/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/import/chips/ocmb/odyssey/procedures/hwp/memory/lib/phy/ody_ddrphy_csr_defines.H $ */
/*                                                                        */
/* OpenPOWER HostBoot Project                                             */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2022,2024                        */
/* [+] International Business Machines Corp.                              */
/* [+] Synopsys, Inc.                                                     */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */

// Note: Synopsys, Inc. owns the original copyright of the code
// This file is ported into IBM's code stream with the permission of Synopsys, Inc.


// EKB-Mirror-To: hostboot
///
/// @file ody_ddrphy_csr_defines.H
/// @brief Odyssey PHY init register defines
///
// *HWP HWP Owner: Stephen Glancy <sglancy@us.ibm.com>
// *HWP HWP Backup: Louis Stermole <stermole@us.ibm.com>
// *HWP Team: Memory
// *HWP Level: 3
// *HWP Consumed by: FSP:HB

#ifndef _ODY_DDRPHY_CSR_DEFINES_H_
#define _ODY_DDRPHY_CSR_DEFINES_H_

// This file generated automatically by rtl/scripts/csrs/csr_cdefines.pl
#define define_pubRev 0x350
#define csr_RxFifoInit_ADDR 0x0
#define csr_PreSequenceReg0b0s0_ADDR 0x0
#define csr_SequenceReg0b71s2_ADDR 0x100
#define csr_SequenceReg0b157s0_ADDR 0x200
#define csr_AcsmSeq0x0_ADDR 0x0
#define csr_DbyteMiscMode_ADDR 0x0
#define csr_MicroContMuxSel_ADDR 0x0
#define csr_Dq0LnSelTg1_ADDR 0x500
#define csr_MapCAA0toDfi_ADDR 0x200
#define csr_PhyInterruptEnable_ADDR 0x100
#define csr_ForceClkDisable_ADDR 0x1
#define csr_TsmByte0_ADDR 0x1
#define csr_PreSequenceReg0b0s1_ADDR 0x1
#define csr_Seq0BGPR1_ADDR ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (((define_pubRev < 0x0350) ? (0x201) : (0x301))) : (0x301))) : (0x201))) : (0x201))) : (0x301))) : (0x301))) : (0x301))
#define csr_SequenceReg0b72s0_ADDR 0x101
#define csr_SequenceReg0b157s1_ADDR 0x201
#define csr_AcsmSeq0x1_ADDR 0x1
#define csr_Dq1LnSelTg1_ADDR 0x501
#define csr_MapCAA1toDfi_ADDR 0x201
#define csr_PhyInterruptFWControl_ADDR 0x101
#define csr_ClockingCtrl_ADDR 0x2
#define csr_TrainingParam_ADDR 0x2
#define csr_PreSequenceReg0b0s2_ADDR 0x2
#define csr_Seq0BGPR2_ADDR ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (((define_pubRev < 0x0350) ? (0x202) : (0x302))) : (0x302))) : (0x202))) : (0x202))) : (0x302))) : (0x302))) : (0x302))
#define csr_SequenceReg0b72s1_ADDR 0x102
#define csr_SequenceReg0b157s2_ADDR 0x202
#define csr_AcsmSeq0x2_ADDR 0x2
#define csr_Dq2LnSelTg1_ADDR 0x502
#define csr_MapCAA2toDfi_ADDR 0x202
#define csr_PhyInterruptMask_ADDR 0x102
#define csr_UseDqsEnReplica_ADDR 0x3
#define csr_ForceInternalUpdate_ADDR 0x3
#define csr_PreSequenceReg0b1s0_ADDR 0x3
#define csr_Seq0BGPR3_ADDR ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (((define_pubRev < 0x0350) ? (0x203) : (0x303))) : (0x303))) : (0x203))) : (0x203))) : (0x303))) : (0x303))) : (0x303))
#define csr_SequenceReg0b72s2_ADDR 0x103
#define csr_SequenceReg0b158s0_ADDR 0x203
#define csr_AcsmSeq0x3_ADDR 0x3
#define csr_Dq3LnSelTg1_ADDR 0x503
#define csr_MapCAA3toDfi_ADDR 0x203
#define csr_PhyInterruptClear_ADDR 0x103
#define csr_PhyConfig_ADDR 0x4
#define csr_TrainingParam1_ADDR 0x4
#define csr_PreSequenceReg0b1s1_ADDR 0x4
#define csr_Seq0BGPR4_ADDR ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (((define_pubRev < 0x0350) ? (0x204) : (0x304))) : (0x304))) : (0x204))) : (0x204))) : (0x304))) : (0x304))) : (0x304))
#define csr_SequenceReg0b73s0_ADDR 0x104
#define csr_SequenceReg0b158s1_ADDR 0x204
#define csr_AcsmSeq0x4_ADDR 0x4
#define csr_DctShadowRegs_ADDR 0x4
#define csr_UctShadowRegs_ADDR 0x4
#define csr_Dq4LnSelTg1_ADDR 0x504
#define csr_MapCAA4toDfi_ADDR 0x204
#define csr_PhyInterruptStatus_ADDR 0x104
#define csr_PGCR_ADDR 0x5
#define csr_PreSequenceReg0b1s2_ADDR 0x5
#define csr_Seq0BGPR5_ADDR ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (((define_pubRev < 0x0350) ? (0x205) : (0x305))) : (0x305))) : (0x205))) : (0x205))) : (0x305))) : (0x305))) : (0x305))
#define csr_SequenceReg0b73s1_ADDR 0x105
#define csr_SequenceReg0b158s2_ADDR 0x205
#define csr_AcsmSeq0x5_ADDR 0x5
#define csr_DbPowerDownStatic_ADDR 0x5
#define csr_Dq5LnSelTg1_ADDR 0x505
#define csr_MapCAA5toDfi_ADDR 0x205
#define csr_PostSequenceReg0b0s0_ADDR 0x6
#define csr_Seq0BGPR6_ADDR ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (((define_pubRev < 0x0350) ? (0x206) : (0x306))) : (0x306))) : (0x206))) : (0x206))) : (0x306))) : (0x306))) : (0x306))
#define csr_SequenceReg0b73s2_ADDR 0x106
#define csr_SequenceReg0b159s0_ADDR 0x206
#define csr_AcsmSeq0x6_ADDR 0x6
#define csr_DbPowerDownDynEn_ADDR 0x6
#define csr_Dq6LnSelTg1_ADDR 0x506
#define csr_MapCAA6toDfi_ADDR 0x206
#define csr_FreqFsp_ADDR 0x6
#define csr_PostSequenceReg0b0s1_ADDR 0x7
#define csr_Seq0BGPR7_ADDR ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (((define_pubRev < 0x0350) ? (0x207) : (0x307))) : (0x307))) : (0x207))) : (0x207))) : (0x307))) : (0x307))) : (0x307))
#define csr_SequenceReg0b74s0_ADDR 0x107
#define csr_SequenceReg0b159s1_ADDR 0x207
#define csr_TestBumpCntrl1_ADDR 0x7
#define csr_AcsmSeq0x7_ADDR 0x7
#define csr_Dq7LnSelTg1_ADDR 0x507
#define csr_MapCAA7toDfi_ADDR 0x207
#define csr_PhyInterruptOverride_ADDR 0x107
#define csr_PostSequenceReg0b0s2_ADDR 0x8
#define csr_Seq0BGPR8_ADDR ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (((define_pubRev < 0x0350) ? (0x208) : (0x308))) : (0x308))) : (0x208))) : (0x208))) : (0x308))) : (0x308))) : (0x308))
#define csr_SequenceReg0b74s1_ADDR 0x108
#define csr_SequenceReg0b159s2_ADDR 0x208
#define csr_AcsmSeq0x8_ADDR 0x8
#define csr_CalUclkInfo_ADDR 0x8
#define csr_Dq0LnSelTg2_ADDR 0x508
#define csr_MapCAA8toDfi_ADDR 0x208
#define csr_ANIBReserved_ADDR 0x8
#define csr_DBYTEReserved_ADDR 0x8
#define csr_PostSequenceReg0b1s0_ADDR 0x9
#define csr_Seq0BGPR9_ADDR 0x309
#define csr_SequenceReg0b74s2_ADDR 0x109
#define csr_SequenceReg0b160s0_ADDR 0x209
#define csr_AcsmSeq0x9_ADDR 0x9
#define csr_Dq1LnSelTg2_ADDR 0x509
#define csr_MapCAA9toDfi_ADDR 0x209
#define csr_MTestDtoCtrl_ADDR 0x9
#define csr_DbyteBypassDqDqsDisable_ADDR 0x9
#define csr_PostSequenceReg0b1s1_ADDR 0xa
#define csr_Seq0BGPR10_ADDR 0x30a
#define csr_SequenceReg0b75s0_ADDR 0x10a
#define csr_SequenceReg0b160s1_ADDR 0x20a
#define csr_TestBumpCntrl_ADDR 0xa
#define csr_AcsmSeq0x10_ADDR 0xa
#define csr_Dq2LnSelTg2_ADDR 0x50a
#define csr_MapCAA10toDfi_ADDR 0x20a
#define csr_PostSequenceReg0b1s2_ADDR 0xb
#define csr_Seq0BGPR11_ADDR 0x30b
#define csr_SequenceReg0b75s1_ADDR 0x10b
#define csr_SequenceReg0b160s2_ADDR 0x20b
#define csr_Seq0BDLY0_ADDR 0xb
#define csr_AcsmSeq0x11_ADDR 0xb
#define csr_Dq3LnSelTg2_ADDR 0x50b
#define csr_MapCAA11toDfi_ADDR 0x20b
#define csr_Seq0BDisableFlag0_ADDR 0xc
#define csr_Seq0BGPR12_ADDR 0x30c
#define csr_SequenceReg0b75s2_ADDR 0x10c
#define csr_SequenceReg0b161s0_ADDR 0x20c
#define csr_Seq0BDLY1_ADDR 0xc
#define csr_AcsmSeq0x12_ADDR 0xc
#define csr_Dq4LnSelTg2_ADDR 0x50c
#define csr_MapCAA12toDfi_ADDR 0x20c
#define csr_Seq0BDisableFlag1_ADDR 0xd
#define csr_Seq0BGPR13_ADDR 0x30d
#define csr_SequenceReg0b76s0_ADDR 0x10d
#define csr_SequenceReg0b161s1_ADDR 0x20d
#define csr_Seq0BDLY2_ADDR 0xd
#define csr_AcsmSeq0x13_ADDR 0xd
#define csr_Dq5LnSelTg2_ADDR 0x50d
#define csr_MapCAA13toDfi_ADDR 0x20d
#define csr_Seq0BDisableFlag2_ADDR 0xe
#define csr_Seq0BGPR14_ADDR 0x30e
#define csr_SequenceReg0b76s1_ADDR 0x10e
#define csr_SequenceReg0b161s2_ADDR 0x20e
#define csr_Seq0BDLY3_ADDR 0xe
#define csr_AcsmSeq0x14_ADDR 0xe
#define csr_Dq6LnSelTg2_ADDR 0x50e
#define csr_Seq0BDisableFlag3_ADDR 0xf
#define csr_Seq0BGPR15_ADDR 0x30f
#define csr_SequenceReg0b76s2_ADDR 0x10f
#define csr_SequenceReg0b162s0_ADDR 0x20f
#define csr_PhyAlertStatus_ADDR 0xf
#define csr_AcsmSeq0x15_ADDR 0xf
#define csr_Dq7LnSelTg2_ADDR 0x50f
#define csr_Seq0BDisableFlag4_ADDR 0x10
#define csr_SequenceReg0b77s0_ADDR 0x110
#define csr_SequenceReg0b162s1_ADDR 0x210
#define csr_AcsmSeq0x16_ADDR 0x10
#define csr_PPTTrainSetup_ADDR 0x10
#define csr_Dq0LnSelTg3_ADDR 0x510
#define csr_MapCAB0toDfi_ADDR 0x210
#define csr_BsiInterfaceAddr_ADDR 0x110
#define csr_TsmByte1_ADDR 0x11
#define csr_Seq0BDisableFlag5_ADDR 0x11
#define csr_SequenceReg0b77s1_ADDR 0x111
#define csr_SequenceReg0b162s2_ADDR 0x211
#define csr_AcsmSeq0x17_ADDR 0x11
#define csr_PPGCCtrl1_ADDR 0x11
#define csr_PPTTrainSetup2_ADDR 0x11
#define csr_Dq1LnSelTg3_ADDR 0x511
#define csr_MapCAB1toDfi_ADDR 0x211
#define csr_BsiInterfaceCtl_ADDR 0x111
#define csr_TsmByte2_ADDR 0x12
#define csr_Seq0BDisableFlag6_ADDR 0x12
#define csr_SequenceReg0b77s2_ADDR 0x112
#define csr_SequenceReg0b163s0_ADDR 0x212
#define csr_AcsmSeq0x18_ADDR 0x12
#define csr_ATestMode_ADDR 0x12
#define csr_Dq2LnSelTg3_ADDR 0x512
#define csr_MapCAB2toDfi_ADDR 0x212
#define csr_BsiInterfaceWrDataLo_ADDR 0x112
#define csr_TsmByte3_ADDR 0x13
#define csr_Seq0BDisableFlag7_ADDR 0x13
#define csr_SequenceReg0b78s0_ADDR 0x113
#define csr_SequenceReg0b163s1_ADDR 0x213
#define csr_AcsmSeq0x19_ADDR 0x13
#define csr_Dq3LnSelTg3_ADDR 0x513
#define csr_MapCAB3toDfi_ADDR 0x213
#define csr_BsiInterfaceWrDataHi_ADDR 0x113
#define csr_DfiCtrlMsgCode_ADDR 0x13
#define csr_TsmByte4_ADDR 0x14
#define csr_SequenceReg0b78s1_ADDR 0x114
#define csr_SequenceReg0b163s2_ADDR 0x214
#define csr_AcsmSeq0x20_ADDR 0x14
#define csr_TxCalBinP_ADDR 0x14
#define csr_Dq4LnSelTg3_ADDR 0x514
#define csr_MapCAB4toDfi_ADDR 0x214
#define csr_BsiInterfaceRdDataLo_ADDR 0x114
#define csr_PpgcLane2CrcInMap0_ADDR 0x15
#define csr_SequenceReg0b78s2_ADDR 0x115
#define csr_SequenceReg0b164s0_ADDR 0x215
#define csr_AcsmSeq0x21_ADDR 0x15
#define csr_TxCalBinN_ADDR 0x15
#define csr_Dq5LnSelTg3_ADDR 0x515
#define csr_MapCAB5toDfi_ADDR 0x215
#define csr_BsiInterfaceRdDataHi_ADDR 0x115
#define csr_PpgcLane2CrcInMap1_ADDR 0x16
#define csr_SequenceReg0b79s0_ADDR 0x116
#define csr_SequenceReg0b164s1_ADDR 0x216
#define csr_AcsmSeq0x22_ADDR 0x16
#define csr_TxCalPOvr_ADDR 0x16
#define csr_Dq6LnSelTg3_ADDR 0x516
#define csr_MapCAB6toDfi_ADDR 0x216
#define csr_BsiInterfaceErr_ADDR 0x116
#define csr_StartVector0b0_ADDR 0x17
#define csr_SequenceReg0b79s1_ADDR 0x117
#define csr_SequenceReg0b164s2_ADDR 0x217
#define csr_AcsmSeq0x23_ADDR 0x17
#define csr_TestModeConfig_ADDR 0x17
#define csr_TxCalNOvr_ADDR 0x17
#define csr_Dq7LnSelTg3_ADDR 0x517
#define csr_MapCAB7toDfi_ADDR 0x217
#define csr_BsiInterfaceRdy_ADDR 0x117
#define csr_TsmByte5_ADDR 0x18
#define csr_StartVector0b1_ADDR 0x18
#define csr_SequenceReg0b79s2_ADDR 0x118
#define csr_SequenceReg0b165s0_ADDR 0x218
#define csr_AcsmSeq0x24_ADDR 0x18
#define csr_DfiMode_ADDR 0x18
#define csr_MapCAB8toDfi_ADDR 0x218
#define csr_TristateModeCA_ADDR 0x19
#define csr_StartVector0b2_ADDR 0x19
#define csr_SequenceReg0b80s0_ADDR 0x119
#define csr_SequenceReg0b165s1_ADDR 0x219
#define csr_AcsmSeq0x25_ADDR 0x19
#define csr_MapCAB9toDfi_ADDR 0x219
#define csr_MtestMuxSel_ADDR 0x1a
#define csr_StartVector0b3_ADDR 0x1a
#define csr_SequenceReg0b80s1_ADDR 0x11a
#define csr_SequenceReg0b165s2_ADDR 0x21a
#define csr_AcsmSeq0x26_ADDR 0x1a
#define csr_MapCAB10toDfi_ADDR 0x21a
#define csr_MtestPgmInfo_ADDR 0x1b
#define csr_StartVector0b4_ADDR 0x1b
#define csr_SequenceReg0b80s2_ADDR 0x11b
#define csr_SequenceReg0b166s0_ADDR 0x21b
#define csr_AcsmSeq0x27_ADDR 0x1b
#define csr_MapCAB11toDfi_ADDR 0x21b
#define csr_StartVector0b5_ADDR 0x1c
#define csr_SequenceReg0b81s0_ADDR 0x11c
#define csr_SequenceReg0b166s1_ADDR 0x21c
#define csr_AcsmSeq0x28_ADDR 0x1c
#define csr_DynPwrDnUp_ADDR 0x1c
#define csr_MapCAB12toDfi_ADDR 0x21c
#define csr_D5ACSMInfiniteOLRC_ADDR 0x11c
#define csr_StartVector0b6_ADDR 0x1d
#define csr_SequenceReg0b81s1_ADDR 0x11d
#define csr_SequenceReg0b166s2_ADDR 0x21d
#define csr_AcsmSeq0x29_ADDR 0x1d
#define csr_PMIEnable_ADDR 0x1d
#define csr_MapCAB13toDfi_ADDR 0x21d
#define csr_D5ACSMRun_ADDR 0x11d
#define csr_StartVector0b7_ADDR 0x1e
#define csr_SequenceReg0b81s2_ADDR 0x11e
#define csr_SequenceReg0b167s0_ADDR 0x21e
#define csr_AcsmSeq0x30_ADDR 0x1e
#define csr_PhyTID_ADDR 0x1e
#define csr_D5ACSMDone_ADDR 0x11e
#define csr_DtsmTrainModeCtrl_ADDR 0x1f
#define csr_StartVector0b8_ADDR 0x1f
#define csr_SequenceReg0b82s0_ADDR 0x11f
#define csr_SequenceReg0b167s1_ADDR 0x21f
#define csr_AcsmSeq0x31_ADDR 0x1f
#define csr_D5ACSMMiscControl_ADDR 0x11f
#define csr_D5RdimmSDRmode_ADDR 0x1f
#define csr_HwtMRL_ADDR 0x20
#define csr_DFIMRL_ADDR 0x20
#define csr_AsyncAnibMode_ADDR 0x20
#define csr_StartVector0b9_ADDR 0x20
#define csr_SequenceReg0b82s1_ADDR 0x120
#define csr_SequenceReg0b167s2_ADDR 0x220
#define csr_AcsmSeq1x0_ADDR 0x20
#define csr_TxTrkStateS0_ADDR 0x520
#define csr_D5ACSM0RxEnPulse_ADDR 0x120
#define csr_DFIMRLmCK_ADDR 0x21
#define csr_DFIPHYUPD_ADDR 0x21
#define csr_AsyncAnibTxEn_ADDR 0x21
#define csr_StartVector0b10_ADDR 0x21
#define csr_SequenceReg0b82s2_ADDR 0x121
#define csr_SequenceReg0b168s0_ADDR 0x221
#define csr_AcsmSeq1x1_ADDR 0x21
#define csr_TxTrkStateS1_ADDR 0x521
#define csr_D5ACSM0RxValPulse_ADDR 0x121
#define csr_AsyncAnibTxData_ADDR 0x22
#define csr_PdaMrsWriteMode_ADDR 0x22
#define csr_StartVector0b11_ADDR 0x22
#define csr_SequenceReg0b83s0_ADDR 0x122
#define csr_SequenceReg0b168s1_ADDR 0x222
#define csr_AcsmSeq1x2_ADDR 0x22
#define csr_TxTrkStateS2_ADDR 0x522
#define csr_D5ACSM0TxEnPulse_ADDR 0x122
#define csr_Dfi2nModeCtl_ADDR 0x23
#define csr_AsyncAnibRxEn_ADDR 0x23
#define csr_StartVector0b12_ADDR 0x23
#define csr_SequenceReg0b83s1_ADDR 0x123
#define csr_SequenceReg0b168s2_ADDR 0x223
#define csr_AcsmSeq1x3_ADDR 0x23
#define csr_TxTrkStateS3_ADDR 0x523
#define csr_D5ACSM0WrcsPulse_ADDR 0x123
#define csr_AsyncAnibRxData_ADDR 0x24
#define csr_PrbsTapDly0_ADDR 0x24
#define csr_DqsPreambleControl_ADDR 0x24
#define csr_StartVector0b13_ADDR 0x24
#define csr_SequenceReg0b83s2_ADDR 0x124
#define csr_SequenceReg0b169s0_ADDR 0x224
#define csr_AcsmSeq1x4_ADDR 0x24
#define csr_TxTrkStateS4_ADDR 0x524
#define csr_AsyncDbyteMode_ADDR 0x24
#define csr_D5ACSM0RdcsPulse_ADDR 0x124
#define csr_PrbsTapDly1_ADDR 0x25
#define csr_MasterX4Config_ADDR 0x25
#define csr_StartVector0b14_ADDR 0x25
#define csr_SequenceReg0b84s0_ADDR 0x125
#define csr_SequenceReg0b169s1_ADDR 0x225
#define csr_AcsmSeq1x5_ADDR 0x25
#define csr_TxTrkStateS5_ADDR 0x525
#define csr_D5ACSM0SnoopPulse_ADDR 0x125
#define csr_PrbsTapDly2_ADDR 0x26
#define csr_WrLevBits_ADDR 0x26
#define csr_StartVector0b15_ADDR 0x26
#define csr_SequenceReg0b84s1_ADDR 0x126
#define csr_SequenceReg0b169s2_ADDR 0x226
#define csr_AcsmSeq1x6_ADDR 0x26
#define csr_TxTrkStateS6_ADDR 0x526
#define csr_AsyncDbyteTxEn_ADDR 0x26
#define csr_D5ACSM0AddressMask_ADDR 0x126
#define csr_PrbsTapDly3_ADDR 0x27
#define csr_EnableCsMulticast_ADDR 0x27
#define csr_AForceDrvCont_ADDR 0x27
#define csr_Seq0bWaitCondSel_ADDR 0x27
#define csr_SequenceReg0b84s2_ADDR 0x127
#define csr_SequenceReg0b170s0_ADDR 0x227
#define csr_AcsmSeq1x7_ADDR 0x27
#define csr_TxTrkStateS7_ADDR 0x527
#define csr_D5ACSM0AlgaIncVal_ADDR 0x127
#define csr_AForceTriCont_ADDR 0x28
#define csr_PhyInLP3_ADDR 0x28
#define csr_SequenceReg0b85s0_ADDR 0x128
#define csr_SequenceReg0b170s1_ADDR 0x228
#define csr_AcsmSeq1x8_ADDR 0x28
#define csr_RxDqsTrkLimit_ADDR 0x28
#define csr_RxTrkStateS0_ADDR 0x528
#define csr_AsyncDbyteTxData_ADDR 0x28
#define csr_D5ACSM0ParityCtlH_ADDR 0x128
#define csr_SequenceReg0b0s0_ADDR 0x29
#define csr_SequenceReg0b85s1_ADDR 0x129
#define csr_SequenceReg0b170s2_ADDR 0x229
#define csr_AcsmSeq1x9_ADDR 0x29
#define csr_RxTrkStateS1_ADDR 0x529
#define csr_VREGCtrl1_ADDR 0x29
#define csr_D5ACSM0ParityCtlL_ADDR 0x129
#define csr_SequenceReg0b0s1_ADDR 0x2a
#define csr_SequenceReg0b85s2_ADDR 0x12a
#define csr_SequenceReg0b171s0_ADDR 0x22a
#define csr_TestBumpCntrl2_ADDR 0x2a
#define csr_AcsmSeq1x10_ADDR 0x2a
#define csr_RxTrkStateS2_ADDR 0x52a
#define csr_AsyncDbyteRxData_ADDR 0x2a
#define csr_D5ACSM0OuterLoopRepeatCnt_ADDR 0x12a
#define csr_SequenceReg0b0s2_ADDR 0x2b
#define csr_SequenceReg0b86s0_ADDR 0x12b
#define csr_SequenceReg0b171s1_ADDR 0x22b
#define csr_AcsmSeq1x11_ADDR 0x2b
#define csr_RxTrkStateS3_ADDR 0x52b
#define csr_VREGCtrl2_ADDR 0x2b
#define csr_D5ACSM0StartAddr_ADDR 0x12b
#define csr_SequenceReg0b1s0_ADDR 0x2c
#define csr_SequenceReg0b86s1_ADDR 0x12c
#define csr_SequenceReg0b171s2_ADDR 0x22c
#define csr_AcsmSeq1x12_ADDR 0x2c
#define csr_TxStandbyControl_ADDR 0x2c
#define csr_Acx4AnibDis_ADDR 0x2c
#define csr_RxTrkStateS4_ADDR 0x52c
#define csr_D5ACSM0StopAddr_ADDR 0x12c
#define csr_DMIPinPresent_ADDR 0x2d
#define csr_SequenceReg0b1s1_ADDR 0x2d
#define csr_SequenceReg0b86s2_ADDR 0x12d
#define csr_SequenceReg0b172s0_ADDR 0x22d
#define csr_AcsmSeq1x13_ADDR 0x2d
#define csr_RxTrkStateS5_ADDR 0x52d
#define csr_D5ACSM0LastAddr_ADDR 0x12d
#define csr_ARdPtrInitVal_ADDR 0x2e
#define csr_SequenceReg0b1s2_ADDR 0x2e
#define csr_SequenceReg0b87s0_ADDR 0x12e
#define csr_SequenceReg0b172s1_ADDR 0x22e
#define csr_AcsmSeq1x14_ADDR 0x2e
#define csr_RxTrkStateS6_ADDR 0x52e
#define csr_D5ACSM0SnoopVal_ADDR 0x12e
#define csr_SequenceReg0b2s0_ADDR 0x2f
#define csr_SequenceReg0b87s1_ADDR 0x12f
#define csr_SequenceReg0b172s2_ADDR 0x22f
#define csr_TestBumpCntrl3_ADDR 0x2f
#define csr_AcsmSeq1x15_ADDR 0x2f
#define csr_RxTrkStateS7_ADDR 0x52f
#define csr_D5ACSM0DefaultAddr_ADDR 0x12f
#define csr_Db0LcdlCalPhDetOut_ADDR 0x30
#define csr_GenPrbsByte0_ADDR 0x30
#define csr_SequenceReg0b2s1_ADDR 0x30
#define csr_SequenceReg0b87s2_ADDR 0x130
#define csr_SequenceReg0b173s0_ADDR 0x230
#define csr_AcsmSeq1x16_ADDR 0x30
#define csr_VrefDAC1_ADDR 0x30
#define csr_DctWriteOnly_ADDR 0x30
#define csr_DctWriteOnlyShadow_ADDR 0x30
#define csr_D5ACSM0DefaultCs_ADDR 0x130
#define csr_Db1LcdlCalPhDetOut_ADDR 0x31
#define csr_GenPrbsByte1_ADDR 0x31
#define csr_SequenceReg0b2s2_ADDR 0x31
#define csr_SequenceReg0b88s0_ADDR 0x131
#define csr_SequenceReg0b173s1_ADDR 0x231
#define csr_AcsmSeq1x17_ADDR 0x31
#define csr_DctWriteProt_ADDR 0x31
#define csr_D5ACSM0MaskCs_ADDR 0x131
#define csr_Db2LcdlCalPhDetOut_ADDR 0x32
#define csr_TrainingCntr_ADDR 0x32
#define csr_GenPrbsByte2_ADDR 0x32
#define csr_SequenceReg0b3s0_ADDR 0x32
#define csr_SequenceReg0b88s1_ADDR 0x132
#define csr_SequenceReg0b173s2_ADDR 0x232
#define csr_AcsmSeq1x18_ADDR 0x32
#define csr_UctWriteOnly_ADDR 0x32
#define csr_UctWriteOnlyShadow_ADDR 0x32
#define csr_Db3LcdlCalPhDetOut_ADDR 0x33
#define csr_GenPrbsByte3_ADDR 0x33
#define csr_SequenceReg0b3s1_ADDR 0x33
#define csr_SequenceReg0b88s2_ADDR 0x133
#define csr_SequenceReg0b174s0_ADDR 0x233
#define csr_AcsmSeq1x19_ADDR 0x33
#define csr_UctWriteProt_ADDR 0x33
#define csr_Db4LcdlCalPhDetOut_ADDR 0x34
#define csr_GenPrbsByte4_ADDR 0x34
#define csr_SequenceReg0b3s2_ADDR 0x34
#define csr_SequenceReg0b89s0_ADDR 0x134
#define csr_SequenceReg0b174s1_ADDR 0x234
#define csr_AcsmSeq1x20_ADDR 0x34
#define csr_UctDatWriteOnly_ADDR 0x34
#define csr_UctDatWriteOnlyShadow_ADDR 0x34
#define csr_Db5LcdlCalPhDetOut_ADDR 0x35
#define csr_GenPrbsByte5_ADDR 0x35
#define csr_SequenceReg0b4s0_ADDR 0x35
#define csr_SequenceReg0b89s1_ADDR 0x135
#define csr_SequenceReg0b174s2_ADDR 0x235
#define csr_AcsmSeq1x21_ADDR 0x35
#define csr_NeverGateCsrClock_ADDR 0x35
#define csr_UctDatWriteProt_ADDR 0x35
#define csr_Db6LcdlCalPhDetOut_ADDR 0x36
#define csr_GenPrbsByte6_ADDR 0x36
#define csr_SequenceReg0b4s1_ADDR 0x36
#define csr_SequenceReg0b89s2_ADDR 0x136
#define csr_SequenceReg0b175s0_ADDR 0x236
#define csr_AcsmSeq1x22_ADDR 0x36
#define csr_UctlErr_ADDR 0x36
#define csr_Db7LcdlCalPhDetOut_ADDR 0x37
#define csr_GenPrbsByte7_ADDR 0x37
#define csr_SequenceReg0b4s2_ADDR 0x37
#define csr_SequenceReg0b90s0_ADDR 0x137
#define csr_SequenceReg0b175s1_ADDR 0x237
#define csr_AcsmSeq1x23_ADDR 0x37
#define csr_DfiCfgRdDataValidTicks_ADDR 0x37
#define csr_Db8LcdlCalPhDetOut_ADDR 0x38
#define csr_GenPrbsByte8_ADDR 0x38
#define csr_SequenceReg0b5s0_ADDR 0x38
#define csr_SequenceReg0b90s1_ADDR 0x138
#define csr_SequenceReg0b175s2_ADDR 0x238
#define csr_AcsmSeq1x24_ADDR 0x38
#define csr_Db9LcdlCalPhDetOut_ADDR 0x39
#define csr_GenPrbsByte9_ADDR 0x39
#define csr_SequenceReg0b5s1_ADDR 0x39
#define csr_SequenceReg0b90s2_ADDR 0x139
#define csr_AcsmSeq1x25_ADDR 0x39
#define csr_GenPrbsByte10_ADDR 0x3a
#define csr_SequenceReg0b5s2_ADDR 0x3a
#define csr_SequenceReg0b91s0_ADDR 0x13a
#define csr_AcsmSeq1x26_ADDR 0x3a
#define csr_DbyteDllModeCntrl_ADDR 0x3a
#define csr_GenPrbsByte11_ADDR 0x3b
#define csr_SequenceReg0b6s0_ADDR 0x3b
#define csr_SequenceReg0b91s1_ADDR 0x13b
#define csr_AcsmSeq1x27_ADDR 0x3b
#define csr_DbyteRxEnTrain_ADDR 0x3b
#define csr_AlertRecovery_ADDR 0x3c
#define csr_GenPrbsByte12_ADDR 0x3c
#define csr_SequenceReg0b6s1_ADDR 0x3c
#define csr_SequenceReg0b91s2_ADDR 0x13c
#define csr_AcsmSeq1x28_ADDR 0x3c
#define csr_GenPrbsByte13_ADDR 0x3d
#define csr_SequenceReg0b6s2_ADDR 0x3d
#define csr_SequenceReg0b92s0_ADDR 0x13d
#define csr_AcsmSeq1x29_ADDR 0x3d
#define csr_GenPrbsByte14_ADDR 0x3e
#define csr_SequenceReg0b7s0_ADDR 0x3e
#define csr_SequenceReg0b92s1_ADDR 0x13e
#define csr_AcsmSeq1x30_ADDR 0x3e
#define csr_AnTxLcdlCalPhDetOut_ADDR 0x3f
#define csr_GenPrbsByte15_ADDR 0x3f
#define csr_SequenceReg0b7s1_ADDR 0x3f
#define csr_SequenceReg0b92s2_ADDR 0x13f
#define csr_AcsmSeq1x31_ADDR 0x3f
#define csr_SequenceReg0b7s2_ADDR 0x40
#define csr_SequenceReg0b93s0_ADDR 0x140
#define csr_AcsmSeq2x0_ADDR 0x40
#define csr_VrefDAC0_ADDR 0x40
#define csr_ATxImpedanceCtrl1_ADDR 0x40
#define csr_TimingModeCntrl_ADDR 0x40
#define csr_D5ACSM1RxEnPulse_ADDR 0x140
#define csr_D5ACSMPtrXlat0_ADDR 0x240
#define csr_Dfi0DebugControl_ADDR 0x40
#define csr_SequenceReg0b8s0_ADDR 0x41
#define csr_SequenceReg0b93s1_ADDR 0x141
#define csr_AcsmSeq2x1_ADDR 0x41
#define csr_TxImpedanceCtrl0_ADDR 0x41
#define csr_ATxImpedanceCtrl2_ADDR 0x41
#define csr_TrackingModeCntrl_ADDR 0x41
#define csr_D5ACSM1RxValPulse_ADDR 0x141
#define csr_D5ACSMPtrXlat1_ADDR 0x241
#define csr_Dfi0DebugCapture0_ADDR 0x41
#define csr_AnTuLcdlCalPhDetOut_ADDR 0x42
#define csr_SequenceReg0b8s1_ADDR 0x42
#define csr_SequenceReg0b93s2_ADDR 0x142
#define csr_AcsmSeq2x2_ADDR 0x42
#define csr_ATxOdtDrvStren_ADDR 0x42
#define csr_DqDqsRcvCntrl3_ADDR 0x42
#define csr_D5ACSM1TxEnPulse_ADDR 0x142
#define csr_D5ACSMPtrXlat2_ADDR 0x242
#define csr_Dfi0DebugCapture1_ADDR 0x42
#define csr_SequenceReg0b8s2_ADDR 0x43
#define csr_SequenceReg0b94s0_ADDR 0x143
#define csr_AcsmSeq2x3_ADDR 0x43
#define csr_ATxImpedance_ADDR 0x43
#define csr_DqDqsRcvCntrl_ADDR 0x43
#define csr_D5ACSM1WrcsPulse_ADDR 0x143
#define csr_D5ACSMPtrXlat3_ADDR 0x243
#define csr_Dfi0DebugPerfCtrEn_ADDR 0x43
#define csr_SequenceReg0b9s0_ADDR 0x44
#define csr_SequenceReg0b94s1_ADDR 0x144
#define csr_AcsmSeq2x4_ADDR 0x44
#define csr_D5ACSM1RdcsPulse_ADDR 0x144
#define csr_D5ACSMPtrXlat4_ADDR 0x244
#define csr_Dfi0DebugPerfCtr_ADDR 0x44
#define csr_SequenceReg0b9s1_ADDR 0x45
#define csr_SequenceReg0b94s2_ADDR 0x145
#define csr_AcsmSeq2x5_ADDR 0x45
#define csr_CalOffsets_ADDR 0x45
#define csr_D5ACSM1SnoopPulse_ADDR 0x145
#define csr_D5ACSMPtrXlat5_ADDR 0x245
#define csr_SequenceReg0b9s2_ADDR 0x46
#define csr_SequenceReg0b95s0_ADDR 0x146
#define csr_AcsmSeq2x6_ADDR 0x46
#define csr_TxCtrl0_ADDR 0x46
#define csr_D5ACSM1AddressMask_ADDR 0x146
#define csr_D5ACSMPtrXlat6_ADDR 0x246
#define csr_SequenceReg0b10s0_ADDR 0x47
#define csr_SequenceReg0b95s1_ADDR 0x147
#define csr_AcsmSeq2x7_ADDR 0x47
#define csr_SarInitVals_ADDR 0x47
#define csr_D5ACSM1AlgaIncVal_ADDR 0x147
#define csr_D5ACSMPtrXlat7_ADDR 0x247
#define csr_SequenceReg0b10s1_ADDR 0x48
#define csr_SequenceReg0b95s2_ADDR 0x148
#define csr_AcsmSeq2x8_ADDR 0x48
#define csr_TxEqualizationMode_ADDR 0x48
#define csr_D5ACSM1ParityCtlH_ADDR 0x148
#define csr_D5ACSMPtrXlat8_ADDR 0x248
#define csr_Dfi1DebugControl_ADDR 0x48
#define csr_SequenceReg0b10s2_ADDR 0x49
#define csr_SequenceReg0b96s0_ADDR 0x149
#define csr_AcsmSeq2x9_ADDR 0x49
#define csr_TxImpedanceCtrl1_ADDR 0x49
#define csr_CalPExtOvr_ADDR 0x49
#define csr_D5ACSM1ParityCtlL_ADDR 0x149
#define csr_D5ACSMPtrXlat9_ADDR 0x249
#define csr_Dfi1DebugCapture0_ADDR 0x49
#define csr_SequenceReg0b11s0_ADDR 0x4a
#define csr_SequenceReg0b96s1_ADDR 0x14a
#define csr_AcsmSeq2x10_ADDR 0x4a
#define csr_DqDqsRcvCntrl1_ADDR 0x4a
#define csr_CalCmpr5Ovr_ADDR 0x4a
#define csr_D5ACSM1OuterLoopRepeatCnt_ADDR 0x14a
#define csr_D5ACSMPtrXlat10_ADDR 0x24a
#define csr_Dfi1DebugCapture1_ADDR 0x4a
#define csr_SequenceReg0b11s1_ADDR 0x4b
#define csr_SequenceReg0b96s2_ADDR 0x14b
#define csr_AcsmSeq2x11_ADDR 0x4b
#define csr_TxImpedanceCtrl2_ADDR 0x4b
#define csr_CalNIntOvr_ADDR 0x4b
#define csr_D5ACSM1StartAddr_ADDR 0x14b
#define csr_D5ACSMPtrXlat11_ADDR 0x24b
#define csr_Dfi1DebugPerfCtrEn_ADDR 0x4b
#define csr_SequenceReg0b11s2_ADDR 0x4c
#define csr_SequenceReg0b97s0_ADDR 0x14c
#define csr_AcsmSeq2x12_ADDR 0x4c
#define csr_DqDqsRcvCntrl2_ADDR 0x4c
#define csr_D5ACSM1StopAddr_ADDR 0x14c
#define csr_D5ACSMPtrXlat12_ADDR 0x24c
#define csr_Dfi1DebugPerfCtr_ADDR 0x4c
#define csr_SequenceReg0b12s0_ADDR 0x4d
#define csr_SequenceReg0b97s1_ADDR 0x14d
#define csr_AcsmSeq2x13_ADDR 0x4d
#define csr_TxOdtDrvStren_ADDR 0x4d
#define csr_D5ACSM1LastAddr_ADDR 0x14d
#define csr_D5ACSMPtrXlat13_ADDR 0x24d
#define csr_SequenceReg0b12s1_ADDR 0x4e
#define csr_SequenceReg0b97s2_ADDR 0x14e
#define csr_AcsmSeq2x14_ADDR 0x4e
#define csr_D5ACSM1SnoopVal_ADDR 0x14e
#define csr_D5ACSMPtrXlat14_ADDR 0x24e
#define csr_SequenceReg0b12s2_ADDR 0x4f
#define csr_SequenceReg0b98s0_ADDR 0x14f
#define csr_AcsmSeq2x15_ADDR 0x4f
#define csr_D5ACSM1DefaultAddr_ADDR 0x14f
#define csr_D5ACSMPtrXlat15_ADDR 0x24f
#define csr_SequenceReg0b13s0_ADDR 0x50
#define csr_SequenceReg0b98s1_ADDR 0x150
#define csr_AcsmSeq2x16_ADDR 0x50
#define csr_VrefDAC2_ADDR 0x50
#define csr_CalDrvStr0_ADDR 0x50
#define csr_D5ACSM1DefaultCs_ADDR 0x150
#define csr_D5ACSMPtrXlat16_ADDR 0x250
#define csr_SequenceReg0b13s1_ADDR 0x51
#define csr_SequenceReg0b98s2_ADDR 0x151
#define csr_AcsmSeq2x17_ADDR 0x51
#define csr_PtrInitTrackingModeCntrl_ADDR 0x51
#define csr_D5ACSM1MaskCs_ADDR 0x151
#define csr_D5ACSMPtrXlat17_ADDR 0x251
#define csr_PhyConfig2_ADDR 0x52
#define csr_SequenceReg0b13s2_ADDR 0x52
#define csr_SequenceReg0b99s0_ADDR 0x152
#define csr_AcsmSeq2x18_ADDR 0x52
#define csr_D5ACSM0RptCntOverride_ADDR 0x152
#define csr_D5ACSMPtrXlat18_ADDR 0x252
#define csr_SequenceReg0b14s0_ADDR 0x53
#define csr_SequenceReg0b99s1_ADDR 0x153
#define csr_AcsmSeq2x19_ADDR 0x53
#define csr_D5ACSM1RptCntOverride_ADDR 0x153
#define csr_D5ACSMPtrXlat19_ADDR 0x253
#define csr_VrefDACSelCtrl_ADDR 0x54
#define csr_SequenceReg0b14s1_ADDR 0x54
#define csr_SequenceReg0b99s2_ADDR 0x154
#define csr_AcsmSeq2x20_ADDR 0x54
#define csr_D5ACSMPtrXlat20_ADDR 0x254
#define csr_SequenceReg0b14s2_ADDR 0x55
#define csr_SequenceReg0b100s0_ADDR 0x155
#define csr_AcsmSeq2x21_ADDR 0x55
#define csr_OdtDebugDisable_ADDR 0x55
#define csr_ATxSlewRate_ADDR 0x55
#define csr_D5ACSMPtrXlat21_ADDR 0x255
#define csr_SequenceReg0b15s0_ADDR 0x56
#define csr_SequenceReg0b100s1_ADDR 0x156
#define csr_AcsmSeq2x22_ADDR 0x56
#define csr_ATestPrbsErrCntln0_ADDR 0x56
#define csr_ATestPrbsErrCntln1_ADDR 0x156
#define csr_ATestPrbsErrCntln2_ADDR 0x256
#define csr_ATestPrbsErrCntln3_ADDR 0x356
#define csr_RxFifoCheckStatus_ADDR 0x56
#define csr_D5ACSMPtrXlat22_ADDR 0x256
#define csr_SequenceReg0b15s1_ADDR 0x57
#define csr_SequenceReg0b100s2_ADDR 0x157
#define csr_AcsmSeq2x23_ADDR 0x57
#define csr_RxFifoCheckErrValues_ADDR 0x57
#define csr_RemoteImpCalCtl_ADDR 0x57
#define csr_D5ACSMPtrXlat23_ADDR 0x257
#define csr_SequenceReg0b15s2_ADDR 0x58
#define csr_SequenceReg0b101s0_ADDR 0x158
#define csr_AcsmSeq2x24_ADDR 0x58
#define csr_RxFifoInfo_ADDR 0x58
#define csr_RemoteImpCalStatus_ADDR 0x58
#define csr_D5ACSMPtrXlat24_ADDR 0x258
#define csr_SequenceReg0b16s0_ADDR 0x59
#define csr_SequenceReg0b101s1_ADDR 0x159
#define csr_AcsmSeq2x25_ADDR 0x59
#define csr_RxFifoVisibility_ADDR 0x59
#define csr_D5ACSMPtrXlat25_ADDR 0x259
#define csr_SequenceReg0b16s1_ADDR 0x5a
#define csr_SequenceReg0b101s2_ADDR 0x15a
#define csr_AcsmSeq2x26_ADDR 0x5a
#define csr_RxFifoContentsDQ3210_ADDR 0x5a
#define csr_D5ACSMPtrXlat26_ADDR 0x25a
#define csr_SequenceReg0b16s2_ADDR 0x5b
#define csr_SequenceReg0b102s0_ADDR 0x15b
#define csr_MAlertControl_ADDR 0x5b
#define csr_AcsmSeq2x27_ADDR 0x5b
#define csr_RxFifoContentsDQ7654_ADDR 0x5b
#define csr_D5ACSMPtrXlat27_ADDR 0x25b
#define csr_SequenceReg0b17s0_ADDR 0x5c
#define csr_SequenceReg0b102s1_ADDR 0x15c
#define csr_AcsmSeq2x28_ADDR 0x5c
#define csr_RxFifoContentsDBI_ADDR 0x5c
#define csr_D5ACSMPtrXlat28_ADDR 0x25c
#define csr_PhyInLP2En_ADDR 0x5c
#define csr_SequenceReg0b17s1_ADDR 0x5d
#define csr_SequenceReg0b102s2_ADDR 0x15d
#define csr_AcsmSeq2x29_ADDR 0x5d
#define csr_D5ACSMPtrXlat29_ADDR 0x25d
#define csr_SequenceReg0b17s2_ADDR 0x5e
#define csr_SequenceReg0b103s0_ADDR 0x15e
#define csr_AcsmSeq2x30_ADDR 0x5e
#define csr_D5ACSMPtrXlat30_ADDR 0x25e
#define csr_SequenceReg0b18s0_ADDR 0x5f
#define csr_SequenceReg0b103s1_ADDR 0x15f
#define csr_AcsmSeq2x31_ADDR 0x5f
#define csr_TxSlewRate_ADDR 0x5f
#define csr_D5ACSMPtrXlat31_ADDR 0x25f
#define csr_AnibRcvControl0_ADDR 0x160
#define csr_PrbsGenCtl_ADDR 0x60
#define csr_SequenceReg0b18s1_ADDR 0x60
#define csr_SequenceReg0b103s2_ADDR 0x160
#define csr_MemResetL_ADDR 0x60
#define csr_AcsmSeq3x0_ADDR 0x60
#define csr_VrefDAC3_ADDR 0x60
#define csr_D5ACSMPtrXlat32_ADDR 0x260
#define csr_AnibRcvControl1_ADDR 0x161
#define csr_PrbsGenStateLo_ADDR 0x61
#define csr_SequenceReg0b18s2_ADDR 0x61
#define csr_SequenceReg0b104s0_ADDR 0x161
#define csr_AcsmSeq3x1_ADDR 0x61
#define csr_D5ACSMPtrXlat33_ADDR 0x261
#define csr_AnibRcvControl2_ADDR 0x162
#define csr_TrainingIncDecDtsmEn_ADDR 0x62
#define csr_PrbsGenStateHi_ADDR 0x62
#define csr_SequenceReg0b19s0_ADDR 0x62
#define csr_SequenceReg0b104s1_ADDR 0x162
#define csr_AcsmSeq3x2_ADDR 0x62
#define csr_D5ACSMPtrXlat34_ADDR 0x262
#define csr_AnibRcvControl3_ADDR 0x163
#define csr_PrbsChkStateLo_ADDR 0x63
#define csr_SequenceReg0b19s1_ADDR 0x63
#define csr_SequenceReg0b104s2_ADDR 0x163
#define csr_AcsmSeq3x3_ADDR 0x63
#define csr_D5ACSMPtrXlat35_ADDR 0x263
#define csr_PrbsChkStateHi_ADDR 0x64
#define csr_SequenceReg0b19s2_ADDR 0x64
#define csr_SequenceReg0b105s0_ADDR 0x164
#define csr_AcsmSeq3x4_ADDR 0x64
#define csr_D5ACSMPtrXlat36_ADDR 0x264
#define csr_PrbsGenCtl1_ADDR 0x65
#define csr_SequenceReg0b20s0_ADDR 0x65
#define csr_SequenceReg0b105s1_ADDR 0x165
#define csr_AcsmSeq3x5_ADDR 0x65
#define csr_RxDFEMisc_ADDR 0x65
#define csr_D5ACSMPtrXlat37_ADDR 0x265
#define csr_PrbsGenCtl2_ADDR 0x66
#define csr_SequenceReg0b20s1_ADDR 0x66
#define csr_SequenceReg0b105s2_ADDR 0x166
#define csr_AcsmSeq3x6_ADDR 0x66
#define csr_VREGCtrl3_ADDR 0x66
#define csr_D5ACSMPtrXlat38_ADDR 0x266
#define csr_SequenceReg0b20s2_ADDR 0x67
#define csr_SequenceReg0b106s0_ADDR 0x167
#define csr_AcsmSeq3x7_ADDR 0x67
#define csr_RxDFETapCtrl_ADDR 0x67
#define csr_D5ACSMPtrXlat39_ADDR 0x267
#define csr_RxPBDlyTg0_ADDR 0x68
#define csr_AnibRcvErr_ADDR 0x168
#define csr_SequenceReg0b21s0_ADDR 0x68
#define csr_SequenceReg0b106s1_ADDR 0x168
#define csr_AcsmSeq3x8_ADDR 0x68
#define csr_D5ACSMPtrXlat40_ADDR 0x268
#define csr_MASTERReserved_ADDR 0x68
#define csr_RxPBDlyTg1_ADDR 0x69
#define csr_AcReceiveFilters_ADDR 0x169
#define csr_SequenceReg0b21s1_ADDR 0x69
#define csr_SequenceReg0b106s2_ADDR 0x169
#define csr_AcsmSeq3x9_ADDR 0x69
#define csr_D5ACSMPtrXlat41_ADDR 0x269
#define csr_RxPBDlyTg2_ADDR 0x6a
#define csr_AnibRcvPtrInitVal_ADDR 0x16a
#define csr_SequenceReg0b21s2_ADDR 0x6a
#define csr_SequenceReg0b107s0_ADDR 0x16a
#define csr_AcsmSeq3x10_ADDR 0x6a
#define csr_D5ACSMPtrXlat42_ADDR 0x26a
#define csr_RxPBDlyTg3_ADDR 0x6b
#define csr_SequenceReg0b22s0_ADDR 0x6b
#define csr_SequenceReg0b107s1_ADDR 0x16b
#define csr_AcsmSeq3x11_ADDR 0x6b
#define csr_D5ACSMPtrXlat43_ADDR 0x26b
#define csr_SequenceReg0b22s1_ADDR 0x6c
#define csr_SequenceReg0b107s2_ADDR 0x16c
#define csr_AcsmSeq3x12_ADDR 0x6c
#define csr_RxDFECalibCtrl_ADDR 0x6c
#define csr_D5ACSMPtrXlat44_ADDR 0x26c
#define csr_SequenceReg0b22s2_ADDR 0x6d
#define csr_SequenceReg0b108s0_ADDR 0x16d
#define csr_AcsmSeq3x13_ADDR 0x6d
#define csr_D5ACSMPtrXlat45_ADDR 0x26d
#define csr_D4PowerControl_ADDR 0x6d
#define csr_SequenceReg0b23s0_ADDR 0x6e
#define csr_SequenceReg0b108s1_ADDR 0x16e
#define csr_PUBMODE_ADDR 0x6e
#define csr_AcsmSeq3x14_ADDR 0x6e
#define csr_D5ACSMPtrXlat46_ADDR 0x26e
#define csr_SequenceReg0b23s1_ADDR 0x6f
#define csr_SequenceReg0b108s2_ADDR 0x16f
#define csr_MiscPhyStatus_ADDR 0x6f
#define csr_AcsmSeq3x15_ADDR 0x6f
#define csr_D5ACSMPtrXlat47_ADDR 0x26f
#define csr_CoreLoopbackSel_ADDR 0x70
#define csr_SequenceReg0b23s2_ADDR 0x70
#define csr_SequenceReg0b109s0_ADDR 0x170
#define csr_AcsmSeq3x16_ADDR 0x70
#define csr_PptDqsCntInvTrnTg0_ADDR 0x70
#define csr_D5ACSMPtrXlat48_ADDR 0x270
#define csr_DllTrainParam_ADDR 0x71
#define csr_SequenceReg0b24s0_ADDR 0x71
#define csr_SequenceReg0b109s1_ADDR 0x171
#define csr_AcsmSeq3x17_ADDR 0x71
#define csr_PptDqsCntInvTrnTg1_ADDR 0x71
#define csr_D5ACSMPtrXlat49_ADDR 0x271
#define csr_HwtLpCsEnA_ADDR 0x72
#define csr_SequenceReg0b24s1_ADDR 0x72
#define csr_SequenceReg0b109s2_ADDR 0x172
#define csr_AcsmSeq3x18_ADDR 0x72
#define csr_PptDqsCntInvTrnTg2_ADDR 0x72
#define csr_D5ACSMPtrXlat50_ADDR 0x272
#define csr_HwtLpCsEnB_ADDR 0x73
#define csr_SequenceReg0b24s2_ADDR 0x73
#define csr_SequenceReg0b110s0_ADDR 0x173
#define csr_AcsmSeq3x19_ADDR 0x73
#define csr_PptDqsCntInvTrnTg3_ADDR 0x73
#define csr_D5ACSMPtrXlat51_ADDR 0x273
#define csr_HwtLpCsEnBypass_ADDR 0x74
#define csr_SequenceReg0b25s0_ADDR 0x74
#define csr_SequenceReg0b110s1_ADDR 0x174
#define csr_AcsmSeq3x20_ADDR 0x74
#define csr_D5ACSMPtrXlat52_ADDR 0x274
#define csr_DfiCAMode_ADDR 0x75
#define csr_SequenceReg0b25s1_ADDR 0x75
#define csr_SequenceReg0b110s2_ADDR 0x175
#define csr_AcsmSeq3x21_ADDR 0x75
#define csr_D5ACSMPtrXlat53_ADDR 0x275
#define csr_HwtCACtl_ADDR 0x76
#define csr_SequenceReg0b25s2_ADDR 0x76
#define csr_SequenceReg0b111s0_ADDR 0x176
#define csr_AcsmSeq3x22_ADDR 0x76
#define csr_D5ACSMPtrXlat54_ADDR 0x276
#define csr_HwtCAMode_ADDR 0x77
#define csr_SequenceReg0b26s0_ADDR 0x77
#define csr_SequenceReg0b111s1_ADDR 0x177
#define csr_AcsmSeq3x23_ADDR 0x77
#define csr_D5ACSMPtrXlat55_ADDR 0x277
#define csr_SequenceReg0b26s1_ADDR 0x78
#define csr_SequenceReg0b111s2_ADDR 0x178
#define csr_AcsmSeq3x24_ADDR 0x78
#define csr_DllControl_ADDR 0x78
#define csr_D5ACSMPtrXlat56_ADDR 0x278
#define csr_SequenceReg0b26s2_ADDR 0x79
#define csr_SequenceReg0b112s0_ADDR 0x179
#define csr_AcsmSeq3x25_ADDR 0x79
#define csr_PulseDllUpdatePhase_ADDR 0x79
#define csr_D5ACSMPtrXlat57_ADDR 0x279
#define csr_HwtControlOvr0_ADDR 0x7a
#define csr_SequenceReg0b27s0_ADDR 0x7a
#define csr_SequenceReg0b112s1_ADDR 0x17a
#define csr_AcsmSeq3x26_ADDR 0x7a
#define csr_D5ACSMPtrXlat58_ADDR 0x27a
#define csr_HwtControlOvr1_ADDR 0x7b
#define csr_SequenceReg0b27s1_ADDR 0x7b
#define csr_SequenceReg0b112s2_ADDR 0x17b
#define csr_AcsmSeq3x27_ADDR 0x7b
#define csr_D5ACSMPtrXlat59_ADDR 0x27b
#define csr_SequenceReg0b27s2_ADDR 0x7c
#define csr_SequenceReg0b113s0_ADDR 0x17c
#define csr_AcsmSeq3x28_ADDR 0x7c
#define csr_DllGainCtl_ADDR 0x7c
#define csr_D5ACSMPtrXlat60_ADDR 0x27c
#define csr_SequenceReg0b28s0_ADDR 0x7d
#define csr_SequenceReg0b113s1_ADDR 0x17d
#define csr_AcsmSeq3x29_ADDR 0x7d
#define csr_DllLockParam_ADDR 0x7d
#define csr_D5ACSMPtrXlat61_ADDR 0x27d
#define csr_HwtControlVal0_ADDR 0x7e
#define csr_SequenceReg0b28s1_ADDR 0x7e
#define csr_SequenceReg0b113s2_ADDR 0x17e
#define csr_AcsmSeq3x30_ADDR 0x7e
#define csr_MicroResetPIE_ADDR 0x7e
#define csr_D5ACSMPtrXlat62_ADDR 0x27e
#define csr_HwtControlVal1_ADDR 0x7f
#define csr_ATuDly_ADDR 0x7f
#define csr_SequenceReg0b28s2_ADDR 0x7f
#define csr_SequenceReg0b114s0_ADDR 0x17f
#define csr_AcsmSeq3x31_ADDR 0x7f
#define csr_D5ACSMPtrXlat63_ADDR 0x27f
#define csr_RxEnDlyTg0_ADDR 0x80
#define csr_ATxDly_ADDR 0x80
#define csr_SequenceReg0b29s0_ADDR 0x80
#define csr_SequenceReg0b114s1_ADDR 0x180
#define csr_UcclkHclkEnables_ADDR 0x80
#define csr_AcsmPlayback0x0_ADDR 0x80
#define csr_D5ACSMProgPtr_ADDR 0x280
#define csr_AltBumpMapCtrl_ADDR 0x80
#define csr_RxEnDlyTg1_ADDR 0x81
#define csr_SequenceReg0b29s1_ADDR 0x81
#define csr_SequenceReg0b114s2_ADDR 0x181
#define csr_CurPstate0b_ADDR 0x81
#define csr_AcsmGlblStart_ADDR 0x81
#define csr_AcPowerDownStatic_ADDR 0x81
#define csr_AcsmPlayback1x0_ADDR 0x81
#define csr_D5ACSMXlatSelect_ADDR 0x281
#define csr_RxEnDlyTg2_ADDR 0x82
#define csr_SequenceReg0b29s2_ADDR 0x82
#define csr_SequenceReg0b115s0_ADDR 0x182
#define csr_AcsmGlblSglStpCtrl_ADDR 0x82
#define csr_AcPowerDownDynEn_ADDR 0x82
#define csr_ArcEccIndications_ADDR 0x82
#define csr_AcsmPlayback0x1_ADDR 0x82
#define csr_RxEnDlyTg3_ADDR 0x83
#define csr_ATxDly2nMode_ADDR 0x83
#define csr_SequenceReg0b30s0_ADDR 0x83
#define csr_SequenceReg0b115s1_ADDR 0x183
#define csr_ArcIccmSbErrCtr_ADDR 0x83
#define csr_AcsmPlayback1x1_ADDR 0x83
#define csr_ATuDly2nMode_ADDR 0x84
#define csr_SequenceReg0b30s1_ADDR 0x84
#define csr_SequenceReg0b115s2_ADDR 0x184
#define csr_LcdlCalPhase_ADDR 0x84
#define csr_ArcDccmSbErrCtr_ADDR 0x84
#define csr_AcsmPlayback0x2_ADDR 0x84
#define csr_ATxDlySelect_ADDR 0x85
#define csr_SequenceReg0b30s2_ADDR 0x85
#define csr_SequenceReg0b116s0_ADDR 0x185
#define csr_LcdlCalCtrl_ADDR 0x85
#define csr_ArcSbCtrEnables_ADDR 0x85
#define csr_AcsmPlayback1x2_ADDR 0x85
#define csr_TxAcPhase1UI_ADDR 0x86
#define csr_SequenceReg0b31s0_ADDR 0x86
#define csr_SequenceReg0b116s1_ADDR 0x186
#define csr_LcdlCharacterization_ADDR 0x86
#define csr_ArcPmuEccCtl_ADDR 0x86
#define csr_AcsmPlayback0x3_ADDR 0x86
#define csr_TuAcPhase1UI_ADDR 0x87
#define csr_SequenceReg0b31s1_ADDR 0x87
#define csr_SequenceReg0b116s2_ADDR 0x187
#define csr_AcsmPlayback1x3_ADDR 0x87
#define csr_SequenceReg0b31s2_ADDR 0x88
#define csr_SequenceReg0b117s0_ADDR 0x188
#define csr_CalRate_ADDR 0x88
#define csr_AcsmPlayback0x4_ADDR 0x88
#define csr_StartDCCMClear_ADDR 0x88
#define csr_SequenceReg0b32s0_ADDR 0x89
#define csr_SequenceReg0b117s1_ADDR 0x189
#define csr_CalZap_ADDR 0x89
#define csr_AcsmPlayback1x4_ADDR 0x89
#define csr_DCCMClearRunning_ADDR 0x89
#define csr_SequenceReg0b32s1_ADDR 0x8a
#define csr_SequenceReg0b117s2_ADDR 0x18a
#define csr_AcsmPlayback0x5_ADDR 0x8a
#define csr_APBMode16BitOverride_ADDR 0x8a
#define csr_SequenceReg0b32s2_ADDR 0x8b
#define csr_SequenceReg0b118s0_ADDR 0x18b
#define csr_PState_ADDR 0x8b
#define csr_AcsmPlayback1x5_ADDR 0x8b
#define csr_APBMode32Bit_ADDR 0x8b
#define csr_RxClkDlyTg0_ADDR 0x8c
#define csr_SequenceReg0b33s0_ADDR 0x8c
#define csr_SequenceReg0b118s1_ADDR 0x18c
#define csr_CalPreDriverOverride_ADDR 0x8c
#define csr_APBArcEccCtrl_ADDR 0x8c
#define csr_AcsmPlayback0x6_ADDR 0x8c
#define csr_RxClkDlyTg1_ADDR 0x8d
#define csr_SequenceReg0b33s1_ADDR 0x8d
#define csr_SequenceReg0b118s2_ADDR 0x18d
#define csr_APBArcEccDbErr_ADDR 0x8d
#define csr_AcsmPlayback1x6_ADDR 0x8d
#define csr_RxClkDlyTg2_ADDR 0x8e
#define csr_SequenceReg0b33s2_ADDR 0x8e
#define csr_SequenceReg0b119s0_ADDR 0x18e
#define csr_AcsmPlayback0x7_ADDR 0x8e
#define csr_RxClkDlyTg3_ADDR 0x8f
#define csr_SequenceReg0b34s0_ADDR 0x8f
#define csr_SequenceReg0b119s1_ADDR 0x18f
#define csr_UcMemResetControl_ADDR 0x8f
#define csr_AcsmPlayback1x7_ADDR 0x8f
#define csr_RxClkcDlyTg0_ADDR 0x90
#define csr_SequenceReg0b34s1_ADDR 0x90
#define csr_SequenceReg0b119s2_ADDR 0x190
#define csr_DlyTestCntRingOscAclcdl0_ADDR 0x190
#define csr_AcsmPStateOvrEn_ADDR 0x90
#define csr_PorControl_ADDR 0x90
#define csr_RxClkcDlyTg1_ADDR 0x91
#define csr_SequenceReg0b34s2_ADDR 0x91
#define csr_SequenceReg0b120s0_ADDR 0x191
#define csr_DlyTestCntRingOscAclcdl1_ADDR 0x191
#define csr_AcsmPStateOvrVal_ADDR 0x91
#define csr_PPGC2Ctrl1_ADDR 0x91
#define csr_RxClkcDlyTg2_ADDR 0x92
#define csr_SequenceReg0b35s0_ADDR 0x92
#define csr_SequenceReg0b120s1_ADDR 0x192
#define csr_DlyTestCntRingOscAclcdl2_ADDR 0x192
#define csr_RxClkcDlyTg3_ADDR 0x93
#define csr_SequenceReg0b35s1_ADDR 0x93
#define csr_SequenceReg0b120s2_ADDR 0x193
#define csr_SequenceReg0b35s2_ADDR 0x94
#define csr_SequenceReg0b121s0_ADDR 0x194
#define csr_SequenceReg0b36s0_ADDR 0x95
#define csr_SequenceReg0b121s1_ADDR 0x195
#define csr_ClrWakeupSticky_ADDR 0x95
#define csr_Ppgc2Lane2CrcInMap0_ADDR 0x95
#define csr_SequenceReg0b36s1_ADDR 0x96
#define csr_SequenceReg0b121s2_ADDR 0x196
#define csr_WakeupMask_ADDR 0x96
#define csr_Ppgc2Lane2CrcInMap1_ADDR 0x96
#define csr_SequenceReg0b36s2_ADDR 0x97
#define csr_SequenceReg0b122s0_ADDR 0x197
#define csr_CalBusy_ADDR 0x97
#define csr_SequenceReg0b37s0_ADDR 0x98
#define csr_SequenceReg0b122s1_ADDR 0x198
#define csr_CalMisc2_ADDR 0x98
#define csr_SequenceReg0b37s1_ADDR 0x99
#define csr_SequenceReg0b122s2_ADDR 0x199
#define csr_MicroReset_ADDR 0x99
#define csr_DfiDataEnLatency_ADDR 0x19a
#define csr_SequenceReg0b37s2_ADDR 0x9a
#define csr_SequenceReg0b123s0_ADDR 0x19a
#define csr_MicroResetPIEEn_ADDR 0x9a
#define csr_CalMisc_ADDR 0x9a
#define csr_SequenceReg0b38s0_ADDR 0x9b
#define csr_SequenceReg0b123s1_ADDR 0x19b
#define csr_SequenceReg0b38s1_ADDR 0x9c
#define csr_SequenceReg0b123s2_ADDR 0x19c
#define csr_CalCmpr5_ADDR 0x9c
#define csr_SequenceReg0b38s2_ADDR 0x9d
#define csr_SequenceReg0b124s0_ADDR 0x19d
#define csr_CalNInt_ADDR 0x9d
#define csr_SequenceReg0b39s0_ADDR 0x9e
#define csr_SequenceReg0b124s1_ADDR 0x19e
#define csr_CalPExt_ADDR 0x9e
#define csr_SequenceReg0b39s1_ADDR 0x9f
#define csr_SequenceReg0b124s2_ADDR 0x19f
#define csr_SequenceReg0b39s2_ADDR 0xa0
#define csr_SequenceReg0b125s0_ADDR 0x1a0
#define csr_PpgcFltCfg0_ADDR 0x1a0
#define csr_Dq0LnSelTg0_ADDR 0xa0
#define csr_DqsPreamblePattern_ADDR 0xa1
#define csr_SequenceReg0b40s0_ADDR 0xa1
#define csr_SequenceReg0b125s1_ADDR 0x1a1
#define csr_PpgcFltCfg1_ADDR 0x1a1
#define csr_Dq1LnSelTg0_ADDR 0xa1
#define csr_DqsPostamblePattern_ADDR 0xa2
#define csr_SequenceReg0b40s1_ADDR 0xa2
#define csr_SequenceReg0b125s2_ADDR 0x1a2
#define csr_PpgcFltCfg2_ADDR 0x1a2
#define csr_Dq2LnSelTg0_ADDR 0xa2
#define csr_SequenceReg0b40s2_ADDR 0xa3
#define csr_SequenceReg0b126s0_ADDR 0x1a3
#define csr_Dq3LnSelTg0_ADDR 0xa3
#define csr_SequenceReg0b41s0_ADDR 0xa4
#define csr_SequenceReg0b126s1_ADDR 0x1a4
#define csr_Dq4LnSelTg0_ADDR 0xa4
#define csr_Ppgc2PrbsTapDly0_ADDR 0xa4
#define csr_SequenceReg0b41s1_ADDR 0xa5
#define csr_SequenceReg0b126s2_ADDR 0x1a5
#define csr_Dq5LnSelTg0_ADDR 0xa5
#define csr_Ppgc2PrbsTapDly1_ADDR 0xa5
#define csr_ForceClkGaterEnables_ADDR 0xa6
#define csr_SequenceReg0b41s2_ADDR 0xa6
#define csr_SequenceReg0b127s0_ADDR 0x1a6
#define csr_Dq6LnSelTg0_ADDR 0xa6
#define csr_Ppgc2PrbsTapDly2_ADDR 0xa6
#define csr_SequenceReg0b42s0_ADDR 0xa7
#define csr_SequenceReg0b127s1_ADDR 0x1a7
#define csr_Dq7LnSelTg0_ADDR 0xa7
#define csr_Ppgc2PrbsTapDly3_ADDR 0xa7
#define csr_SequenceReg0b42s1_ADDR 0xa8
#define csr_SequenceReg0b127s2_ADDR 0x1a8
#define csr_CalCmpInvert_ADDR 0xa8
#define csr_SequenceReg0b42s2_ADDR 0xa9
#define csr_SequenceReg0b128s0_ADDR 0x1a9
#define csr_SequenceReg0b43s0_ADDR 0xaa
#define csr_SequenceReg0b128s1_ADDR 0x1aa
#define csr_PptCtlStatic_ADDR 0xaa
#define csr_SequenceReg0b43s1_ADDR 0xab
#define csr_SequenceReg0b128s2_ADDR 0x1ab
#define csr_PptCtlDyn_ADDR 0xab
#define csr_SequenceReg0b43s2_ADDR 0xac
#define csr_SequenceReg0b129s0_ADDR 0x1ac
#define csr_PptInfo_ADDR 0xac
#define csr_SequenceReg0b44s0_ADDR 0xad
#define csr_SequenceReg0b129s1_ADDR 0x1ad
#define csr_RxDqsTrackInfo_ADDR 0xad
#define csr_SequenceReg0b44s1_ADDR 0xae
#define csr_SequenceReg0b129s2_ADDR 0x1ae
#define csr_CalCmpanaCntrl_ADDR 0xae
#define csr_RxDqsTrackInfoSelect_ADDR 0xae
#define csr_SequenceReg0b44s2_ADDR 0xaf
#define csr_SequenceReg0b130s0_ADDR 0x1af
#define csr_DbCurrentDlyTimingInfoTg0_ADDR 0xaf
#define csr_DbCurrentDlyTimingInfoTg1_ADDR 0x1af
#define csr_DbCurrentDlyTimingInfoTg2_ADDR 0x2af
#define csr_DbCurrentDlyTimingInfoTg3_ADDR 0x3af
#define csr_SequenceReg0b45s0_ADDR 0xb0
#define csr_SequenceReg0b130s1_ADDR 0x1b0
#define csr_DfiRdDataCsDestMap_ADDR 0xb0
#define csr_Ppgc2GenPrbsByte0_ADDR 0xb0
#define csr_DtsmBlankingCtrl_ADDR 0xb1
#define csr_SequenceReg0b45s1_ADDR 0xb1
#define csr_SequenceReg0b130s2_ADDR 0x1b1
#define csr_Ppgc2GenPrbsByte1_ADDR 0xb1
#define csr_Tsm0_ADDR 0xb2
#define csr_SequenceReg0b45s2_ADDR 0xb2
#define csr_SequenceReg0b131s0_ADDR 0x1b2
#define csr_VrefInGlobal_ADDR 0xb2
#define csr_Ppgc2GenPrbsByte2_ADDR 0xb2
#define csr_Tsm1_ADDR 0xb3
#define csr_SequenceReg0b46s0_ADDR 0xb3
#define csr_SequenceReg0b131s1_ADDR 0x1b3
#define csr_Ppgc2GenPrbsByte3_ADDR 0xb3
#define csr_Tsm2_ADDR 0xb4
#define csr_SequenceReg0b46s1_ADDR 0xb4
#define csr_SequenceReg0b131s2_ADDR 0x1b4
#define csr_DfiWrDataCsDestMap_ADDR 0xb4
#define csr_Ppgc2GenPrbsByte4_ADDR 0xb4
#define csr_Tsm3_ADDR 0xb5
#define csr_SequenceReg0b46s2_ADDR 0xb5
#define csr_SequenceReg0b132s0_ADDR 0x1b5
#define csr_MasUpdGoodCtr_ADDR 0xb5
#define csr_Ppgc2GenPrbsByte5_ADDR 0xb5
#define csr_TxChkDataSelects_ADDR 0xb6
#define csr_SequenceReg0b47s0_ADDR 0xb6
#define csr_SequenceReg0b132s1_ADDR 0x1b6
#define csr_PhyUpd0GoodCtr_ADDR 0xb6
#define csr_Ppgc2GenPrbsByte6_ADDR 0xb6
#define csr_DtsmUpThldXingInd_ADDR 0xb7
#define csr_SequenceReg0b47s1_ADDR 0xb7
#define csr_SequenceReg0b132s2_ADDR 0x1b7
#define csr_PhyUpd1GoodCtr_ADDR 0xb7
#define csr_Ppgc2GenPrbsByte7_ADDR 0xb7
#define csr_DtsmLoThldXingInd_ADDR 0xb8
#define csr_SequenceReg0b47s2_ADDR 0xb8
#define csr_SequenceReg0b133s0_ADDR 0x1b8
#define csr_CtlUpd0GoodCtr_ADDR 0xb8
#define csr_Ppgc2GenPrbsByte8_ADDR 0xb8
#define csr_DbyteAllDtsmCtrl0_ADDR 0xb9
#define csr_SequenceReg0b48s0_ADDR 0xb9
#define csr_SequenceReg0b133s1_ADDR 0x1b9
#define csr_CtlUpd1GoodCtr_ADDR 0xb9
#define csr_Ppgc2GenPrbsByte9_ADDR 0xb9
#define csr_DbyteAllDtsmCtrl1_ADDR 0xba
#define csr_SequenceReg0b48s1_ADDR 0xba
#define csr_SequenceReg0b133s2_ADDR 0x1ba
#define csr_MasUpdFailCtr_ADDR 0xba
#define csr_Ppgc2GenPrbsByte10_ADDR 0xba
#define csr_DbyteAllDtsmCtrl2_ADDR 0xbb
#define csr_SequenceReg0b48s2_ADDR 0xbb
#define csr_SequenceReg0b134s0_ADDR 0x1bb
#define csr_PhyUpd0FailCtr_ADDR 0xbb
#define csr_Ppgc2GenPrbsByte11_ADDR 0xbb
#define csr_SequenceReg0b49s0_ADDR 0xbc
#define csr_SequenceReg0b134s1_ADDR 0x1bc
#define csr_PhyUpd1FailCtr_ADDR 0xbc
#define csr_Ppgc2GenPrbsByte12_ADDR 0xbc
#define csr_SequenceReg0b49s1_ADDR 0xbd
#define csr_SequenceReg0b134s2_ADDR 0x1bd
#define csr_PhyPerfCtrEnable_ADDR 0xbd
#define csr_Ppgc2GenPrbsByte13_ADDR 0xbd
#define csr_SequenceReg0b49s2_ADDR 0xbe
#define csr_SequenceReg0b135s0_ADDR 0x1be
#define csr_Ppgc2GenPrbsByte14_ADDR 0xbe
#define csr_SequenceReg0b50s0_ADDR 0xbf
#define csr_SequenceReg0b135s1_ADDR 0x1bf
#define csr_SelDbCurDlyTmngInfo_ADDR 0xbf
#define csr_Ppgc2GenPrbsByte15_ADDR 0xbf
#define csr_TxDqDlyTg0_ADDR 0xc0
#define csr_SequenceReg0b50s1_ADDR 0xc0
#define csr_SequenceReg0b135s2_ADDR 0x1c0
#define csr_AcsmCtrl23_ADDR 0xc0
#define csr_GenData0_ADDR 0xc0
#define csr_AnibRcvPerfCtr0C1_ADDR 0x1c0
#define csr_TxDqDlyTg1_ADDR 0xc1
#define csr_SequenceReg0b50s2_ADDR 0xc1
#define csr_SequenceReg0b136s0_ADDR 0x1c1
#define csr_GenData1_ADDR 0xc1
#define csr_AnibRcvPerfCtr0C2_ADDR 0x1c1
#define csr_TxDqDlyTg2_ADDR 0xc2
#define csr_SequenceReg0b51s0_ADDR 0xc2
#define csr_SequenceReg0b136s1_ADDR 0x1c2
#define csr_AcsmCkeVal_ADDR 0xc2
#define csr_GenData2_ADDR 0xc2
#define csr_AnibRcvPerfCtr0C3_ADDR 0x1c2
#define csr_TxDqDlyTg3_ADDR 0xc3
#define csr_SequenceReg0b51s1_ADDR 0xc3
#define csr_SequenceReg0b136s2_ADDR 0x1c3
#define csr_PllPwrDn_ADDR 0xc3
#define csr_GenData3_ADDR 0xc3
#define csr_AnibRcvPerfCtr0C4_ADDR 0x1c3
#define csr_SequenceReg0b51s2_ADDR 0xc4
#define csr_SequenceReg0b137s0_ADDR 0x1c4
#define csr_ChkData0_ADDR 0xc4
#define csr_AnibRcvPerfCtr0CE_ADDR 0x1c4
#define csr_SequenceReg0b52s0_ADDR 0xc5
#define csr_SequenceReg0b137s1_ADDR 0x1c5
#define csr_PllCtrl2_ADDR 0xc5
#define csr_ChkData1_ADDR 0xc5
#define csr_AnibRcvPerfCtrEn0_ADDR 0x1c5
#define csr_SequenceReg0b52s1_ADDR 0xc6
#define csr_SequenceReg0b137s2_ADDR 0x1c6
#define csr_PllCtrl0_ADDR 0xc6
#define csr_ChkData2_ADDR 0xc6
#define csr_SequenceReg0b52s2_ADDR 0xc7
#define csr_SequenceReg0b138s0_ADDR 0x1c7
#define csr_PllCtrl1_ADDR 0xc7
#define csr_ChkData3_ADDR 0xc7
#define csr_SequenceReg0b53s0_ADDR 0xc8
#define csr_SequenceReg0b138s1_ADDR 0x1c8
#define csr_LowSpeedClockDivider_ADDR 0xc8
#define csr_PllTst_ADDR 0xc8
#define csr_Ppgc2GenData0_ADDR 0xc8
#define csr_AnibRcvPerfCtr1C1_ADDR 0x1c8
#define csr_SequenceReg0b53s1_ADDR 0xc9
#define csr_SequenceReg0b138s2_ADDR 0x1c9
#define csr_PllLockStatus_ADDR 0xc9
#define csr_Ppgc2GenData1_ADDR 0xc9
#define csr_AnibRcvPerfCtr1C2_ADDR 0x1c9
#define csr_SequenceReg0b53s2_ADDR 0xca
#define csr_SequenceReg0b139s0_ADDR 0x1ca
#define csr_PllTestMode_ADDR 0xca
#define csr_Ppgc2GenData2_ADDR 0xca
#define csr_AnibRcvPerfCtr1C3_ADDR 0x1ca
#define csr_SequenceReg0b54s0_ADDR 0xcb
#define csr_SequenceReg0b139s1_ADDR 0x1cb
#define csr_PllCtrl3_ADDR 0xcb
#define csr_Ppgc2GenData3_ADDR 0xcb
#define csr_AnibRcvPerfCtr1C4_ADDR 0x1cb
#define csr_SequenceReg0b54s1_ADDR 0xcc
#define csr_SequenceReg0b139s2_ADDR 0x1cc
#define csr_PllCtrl4_ADDR 0xcc
#define csr_Ppgc2ChkData0_ADDR 0xcc
#define csr_AnibRcvPerfCtr1CE_ADDR 0x1cc
#define csr_SequenceReg0b54s2_ADDR 0xcd
#define csr_SequenceReg0b140s0_ADDR 0x1cd
#define csr_PllEndofCal_ADDR 0xcd
#define csr_Ppgc2ChkData1_ADDR 0xcd
#define csr_AnibRcvPerfCtrEn1_ADDR 0x1cd
#define csr_SequenceReg0b55s0_ADDR 0xce
#define csr_SequenceReg0b140s1_ADDR 0x1ce
#define csr_PllStandbyEff_ADDR 0xce
#define csr_Ppgc2ChkData2_ADDR 0xce
#define csr_SequenceReg0b55s1_ADDR 0xcf
#define csr_SequenceReg0b140s2_ADDR 0x1cf
#define csr_PllDacValOut_ADDR 0xcf
#define csr_Ppgc2ChkData3_ADDR 0xcf
#define csr_TxDqsDlyTg0_ADDR 0xd0
#define csr_SequenceReg0b55s2_ADDR 0xd0
#define csr_SequenceReg0b141s0_ADDR 0x1d0
#define csr_DlyTestSeq_ADDR 0xd0
#define csr_AcsmCsMapCtrl0_ADDR 0xd0
#define csr_PattModeLocCfg_ADDR 0xd0
#define csr_AnibRcvPerfCtr2C1_ADDR 0x1d0
#define csr_TxDqsDlyTg1_ADDR 0xd1
#define csr_SequenceReg0b56s0_ADDR 0xd1
#define csr_SequenceReg0b141s1_ADDR 0x1d1
#define csr_DlyTestRingSel1_ADDR 0xd1
#define csr_AcsmCsMapCtrl1_ADDR 0xd1
#define csr_Ppgc2PattModeLocCfg_ADDR 0xd1
#define csr_AnibRcvPerfCtr2C2_ADDR 0x1d1
#define csr_TxDqsDlyTg2_ADDR 0xd2
#define csr_SequenceReg0b56s1_ADDR 0xd2
#define csr_SequenceReg0b141s2_ADDR 0x1d2
#define csr_DlyTestRingSel2_ADDR 0xd2
#define csr_AcsmCsMapCtrl2_ADDR 0xd2
#define csr_PpgcMskPat0_ADDR 0xd2
#define csr_AnibRcvPerfCtr2C3_ADDR 0x1d2
#define csr_TxDqsDlyTg3_ADDR 0xd3
#define csr_SequenceReg0b56s2_ADDR 0xd3
#define csr_SequenceReg0b142s0_ADDR 0x1d3
#define csr_DlyTestCntDfiClkIV_ADDR 0xd3
#define csr_AcsmCsMapCtrl3_ADDR 0xd3
#define csr_PpgcMskPat1_ADDR 0xd3
#define csr_AnibRcvPerfCtr2C4_ADDR 0x1d3
#define csr_SequenceReg0b57s0_ADDR 0xd4
#define csr_SequenceReg0b142s1_ADDR 0x1d4
#define csr_DlyTestCntDfiClk_ADDR 0xd4
#define csr_AcsmCsMapCtrl4_ADDR 0xd4
#define csr_Ppgc2MskPat0_ADDR 0xd4
#define csr_AnibRcvPerfCtr2CE_ADDR 0x1d4
#define csr_SequenceReg0b57s1_ADDR 0xd5
#define csr_SequenceReg0b142s2_ADDR 0x1d5
#define csr_AcsmCsMapCtrl5_ADDR 0xd5
#define csr_Ppgc2MskPat1_ADDR 0xd5
#define csr_AnibRcvPerfCtrEn2_ADDR 0x1d5
#define csr_PllLockedStatus_ADDR 0xd5
#define csr_SequenceReg0b57s2_ADDR 0xd6
#define csr_SequenceReg0b143s0_ADDR 0x1d6
#define csr_AcsmCsMapCtrl6_ADDR 0xd6
#define csr_Alert1PerfCtrEn_ADDR 0x1d6
#define csr_PllLockedControl_ADDR 0xd6
#define csr_SequenceReg0b58s0_ADDR 0xd7
#define csr_SequenceReg0b143s1_ADDR 0x1d7
#define csr_AcsmCsMapCtrl7_ADDR 0xd7
#define csr_Alert1PerfCtr_ADDR 0x1d7
#define csr_PllLockedHiCtr_ADDR 0xd7
#define csr_SequenceReg0b58s1_ADDR 0xd8
#define csr_SequenceReg0b143s2_ADDR 0x1d8
#define csr_AcsmCsMapCtrl8_ADDR 0xd8
#define csr_AnibRcvPerfCtr3C1_ADDR 0x1d8
#define csr_PllLockedTransCtr_ADDR 0xd8
#define csr_SequenceReg0b58s2_ADDR 0xd9
#define csr_SequenceReg0b144s0_ADDR 0x1d9
#define csr_AcsmCsMapCtrl9_ADDR 0xd9
#define csr_AnibRcvPerfCtr3C2_ADDR 0x1d9
#define csr_SequenceReg0b59s0_ADDR 0xda
#define csr_SequenceReg0b144s1_ADDR 0x1da
#define csr_AcsmCsMapCtrl10_ADDR 0xda
#define csr_PllTestModeHi_ADDR 0xda
#define csr_AnibRcvPerfCtr3C3_ADDR 0x1da
#define csr_SequenceReg0b59s1_ADDR 0xdb
#define csr_SequenceReg0b144s2_ADDR 0x1db
#define csr_AcsmCsMapCtrl11_ADDR 0xdb
#define csr_AnibRcvPerfCtr3C4_ADDR 0x1db
#define csr_SequenceReg0b59s2_ADDR 0xdc
#define csr_SequenceReg0b145s0_ADDR 0x1dc
#define csr_AcsmCsMapCtrl12_ADDR 0xdc
#define csr_AnibRcvPerfCtr3CE_ADDR 0x1dc
#define csr_Master4TapDfeCtrl_ADDR 0xdc
#define csr_SequenceReg0b60s0_ADDR 0xdd
#define csr_SequenceReg0b145s1_ADDR 0x1dd
#define csr_AcsmCsMapCtrl13_ADDR 0xdd
#define csr_AnibRcvPerfCtrEn3_ADDR 0x1dd
#define csr_SequenceReg0b60s1_ADDR 0xde
#define csr_SequenceReg0b145s2_ADDR 0x1de
#define csr_AcsmCsMapCtrl14_ADDR 0xde
#define csr_SequenceReg0b60s2_ADDR 0xdf
#define csr_SequenceReg0b146s0_ADDR 0x1df
#define csr_AcsmCsMapCtrl15_ADDR 0xdf
#define csr_SequenceReg0b61s0_ADDR 0xe0
#define csr_SequenceReg0b146s1_ADDR 0x1e0
#define csr_AcsmOdtCtrl0_ADDR 0xe0
#define csr_ATestMode2_ADDR 0xe0
#define csr_Ppgc2PrbsGenCtl_ADDR 0xe0
#define csr_DfiHandshakeDelays0_ADDR 0xe0
#define csr_Dtsmprbserrsetup_ADDR 0xe1
#define csr_SequenceReg0b61s1_ADDR 0xe1
#define csr_SequenceReg0b146s2_ADDR 0x1e1
#define csr_AcsmOdtCtrl1_ADDR 0xe1
#define csr_ATestMode3_ADDR 0xe1
#define csr_Ppgc2PrbsGenStateLo_ADDR 0xe1
#define csr_DfiHandshakeDelays1_ADDR 0xe1
#define csr_SequenceReg0b61s2_ADDR 0xe2
#define csr_SequenceReg0b147s0_ADDR 0x1e2
#define csr_AcsmOdtCtrl2_ADDR 0xe2
#define csr_APrbsOverride_ADDR 0xe2
#define csr_Ppgc2PrbsGenStateHi_ADDR 0xe2
#define csr_SequenceReg0b62s0_ADDR 0xe3
#define csr_SequenceReg0b147s1_ADDR 0x1e3
#define csr_LcdlDbgCntl_ADDR 0xe3
#define csr_DxPhase1UI_ADDR 0xe3
#define csr_AcsmOdtCtrl3_ADDR 0xe3
#define csr_Ppgc2PrbsChkStateLo_ADDR 0xe3
#define csr_SequenceReg0b62s1_ADDR 0xe4
#define csr_SequenceReg0b147s2_ADDR 0x1e4
#define csr_DxLcdlStatus_ADDR 0xe4
#define csr_AcLcdlStatus_ADDR 0xe4
#define csr_AcsmOdtCtrl4_ADDR 0xe4
#define csr_Ppgc2PrbsChkStateHi_ADDR 0xe4
#define csr_SequenceReg0b62s2_ADDR 0xe5
#define csr_SequenceReg0b148s0_ADDR 0x1e5
#define csr_DlyTestCntRingOscDblcdl0_ADDR 0xe5
#define csr_LcdlDbgCntl2_ADDR 0xe5
#define csr_AcsmOdtCtrl5_ADDR 0xe5
#define csr_Ppgc2PrbsGenCtl1_ADDR 0xe5
#define csr_SequenceReg0b63s0_ADDR 0xe6
#define csr_SequenceReg0b148s1_ADDR 0x1e6
#define csr_DlyTestCntRingOscDblcdl1_ADDR 0xe6
#define csr_AcsmOdtCtrl6_ADDR 0xe6
#define csr_Ppgc2PrbsGenCtl2_ADDR 0xe6
#define csr_PpgcGenOutputInvertMode_ADDR 0xe7
#define csr_SequenceReg0b63s1_ADDR 0xe7
#define csr_SequenceReg0b148s2_ADDR 0x1e7
#define csr_SequencerOverride_ADDR 0xe7
#define csr_DlyTestCntRingOscDblcdl2_ADDR 0xe7
#define csr_AcsmOdtCtrl7_ADDR 0xe7
#define csr_AnibClockAssignment_ADDR 0xe7
#define csr_PpgcChkOutputInvertMode_ADDR 0xe8
#define csr_SequenceReg0b63s2_ADDR 0xe8
#define csr_SequenceReg0b149s0_ADDR 0x1e8
#define csr_DlyTestCntRingOscDblcdl3_ADDR 0xe8
#define csr_AcsmOdtCtrl8_ADDR 0xe8
#define csr_AcLcdlMasDis_ADDR 0xe8
#define csr_SequenceReg0b64s0_ADDR 0xe9
#define csr_SequenceReg0b149s1_ADDR 0x1e9
#define csr_DlyTestCntRingOscDblcdl4_ADDR 0xe9
#define csr_AcsmCtrl16_ADDR 0xe9
#define csr_Ppgc2GenOutputInvertMode_ADDR 0xe9
#define csr_AcClkLcdlControl_ADDR 0xe9
#define csr_SequenceReg0b64s1_ADDR 0xea
#define csr_SequenceReg0b149s2_ADDR 0x1ea
#define csr_LowSpeedClockStopVal_ADDR 0xea
#define csr_DlyTestCntRingOscDblcdl5_ADDR 0xea
#define csr_Ppgc2ChkOutputInvertMode_ADDR 0xea
#define csr_AcClkDLLControl_ADDR 0xea
#define csr_SequenceReg0b64s2_ADDR 0xeb
#define csr_SequenceReg0b150s0_ADDR 0x1eb
#define csr_DlyTestCntRingOscDblcdl6_ADDR 0xeb
#define csr_LcdlDbgCntl3_ADDR 0xeb
#define csr_AcsmCtrl18_ADDR 0xeb
#define csr_SequenceReg0b65s0_ADDR 0xec
#define csr_SequenceReg0b150s1_ADDR 0x1ec
#define csr_DlyTestCntRingOscDblcdl7_ADDR 0xec
#define csr_AcsmCtrl19_ADDR 0xec
#define csr_CUSTPHYREV_ADDR ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (((define_pubRev < 0x0350) ? (((define_pubRev < 0x0340) ? (((define_pubRev < 0x0330) ? (0xed) : (0xec))) : (0xec))) : (0xec))) : (0xec))) : (0xec))) : (0xec))) : (0xec))) : (0xec))) : (0xec))
#define csr_SequenceReg0b65s1_ADDR 0xed
#define csr_SequenceReg0b150s2_ADDR 0x1ed
#define csr_DlyTestCntRingOscDblcdl8_ADDR 0xed
#define csr_AcsmCtrl20_ADDR 0xed
#define csr_CUSTPUBREV_ADDR 0xed
#define csr_SequenceReg0b65s2_ADDR 0xee
#define csr_SequenceReg0b151s0_ADDR 0x1ee
#define csr_DlyTestCntRingOscDblcdl9_ADDR 0xee
#define csr_AcsmCtrl21_ADDR 0xee
#define csr_PUBREV_ADDR 0xee
#define csr_PHYREV_ADDR 0xee
#define csr_SequenceReg0b66s0_ADDR 0xef
#define csr_SequenceReg0b151s1_ADDR 0x1ef
#define csr_LP3ExitSeq0BStartVector_ADDR 0xef
#define csr_DlyTestCntRingOscDblcdl10_ADDR 0xef
#define csr_AcsmCtrl22_ADDR 0xef
#define csr_PUBVAR_ADDR 0xef
#define csr_SequenceReg0b66s1_ADDR 0xf0
#define csr_SequenceReg0b151s2_ADDR 0x1f0
#define csr_DfiFreqXlat0_ADDR 0xf0
#define csr_DlyTestCntRingOscDblcdl11_ADDR 0xf0
#define csr_AcsmCtrl0_ADDR 0xf0
#define csr_LnTgSelForceTg0_ADDR 0x3f0
#define csr_SequenceReg0b66s2_ADDR 0xf1
#define csr_SequenceReg0b152s0_ADDR 0x1f1
#define csr_DfiFreqXlat1_ADDR 0xf1
#define csr_DlyTestCntRingOscDblcdl12_ADDR 0xf1
#define csr_AcsmCtrl1_ADDR 0xf1
#define csr_SequenceReg0b67s0_ADDR 0xf2
#define csr_SequenceReg0b152s1_ADDR 0x1f2
#define csr_DfiFreqXlat2_ADDR 0xf2
#define csr_DlyTestCntRingOscDblcdl13_ADDR 0xf2
#define csr_AcsmCtrl2_ADDR 0xf2
#define csr_SequenceReg0b67s1_ADDR 0xf3
#define csr_SequenceReg0b152s2_ADDR 0x1f3
#define csr_DfiFreqXlat3_ADDR 0xf3
#define csr_DlyTestCntRingOscDblcdl14_ADDR 0xf3
#define csr_AcsmCtrl3_ADDR 0xf3
#define csr_SequenceReg0b67s2_ADDR 0xf4
#define csr_SequenceReg0b153s0_ADDR 0x1f4
#define csr_DfiFreqXlat4_ADDR 0xf4
#define csr_DlyTestCntRingOscDblcdl15_ADDR 0xf4
#define csr_AcsmCtrl4_ADDR 0xf4
#define csr_SequenceReg0b68s0_ADDR 0xf5
#define csr_SequenceReg0b153s1_ADDR 0x1f5
#define csr_DfiFreqXlat5_ADDR 0xf5
#define csr_DlyTestCntRingOscDblcdl16_ADDR 0xf5
#define csr_AcsmCtrl5_ADDR 0xf5
#define csr_SequenceReg0b68s1_ADDR 0xf6
#define csr_SequenceReg0b153s2_ADDR 0x1f6
#define csr_DfiFreqXlat6_ADDR 0xf6
#define csr_DlyTestCntRingOscDblcdl17_ADDR 0xf6
#define csr_AcsmCtrl6_ADDR 0xf6
#define csr_SequenceReg0b68s2_ADDR 0xf7
#define csr_SequenceReg0b154s0_ADDR 0x1f7
#define csr_DfiFreqXlat7_ADDR 0xf7
#define csr_DlyTestCntRingOscDblcdl18_ADDR 0xf7
#define csr_AcsmCtrl7_ADDR 0xf7
#define csr_SequenceReg0b69s0_ADDR 0xf8
#define csr_SequenceReg0b154s1_ADDR 0x1f8
#define csr_TxRdPtrInit_ADDR 0xf8
#define csr_DlyTestCntRingOscDblcdl19_ADDR 0xf8
#define csr_AcsmCtrl8_ADDR 0xf8
#define csr_SequenceReg0b69s1_ADDR 0xf9
#define csr_SequenceReg0b154s2_ADDR 0x1f9
#define csr_DfiInitComplete_ADDR 0xf9
#define csr_DlyTestCntRingOscDblcdl20_ADDR 0xf9
#define csr_AcsmCtrl9_ADDR 0xf9
#define csr_SequenceReg0b69s2_ADDR 0xfa
#define csr_SequenceReg0b155s0_ADDR 0x1fa
#define csr_DfiInitCompleteShadow_ADDR 0xfa
#define csr_DlyTestCntRingOscDblcdl21_ADDR 0xfa
#define csr_AcsmCtrl10_ADDR 0xfa
#define csr_DfiFreqRatio_ADDR 0xfa
#define csr_SequenceReg0b70s0_ADDR 0xfb
#define csr_SequenceReg0b155s1_ADDR 0x1fb
#define csr_DlyTestCntRingOscDblcdl22_ADDR 0xfb
#define csr_AcsmCtrl11_ADDR 0xfb
#define csr_DqPreamblePatternU0_ADDR 0xfc
#define csr_SequenceReg0b70s1_ADDR 0xfc
#define csr_SequenceReg0b155s2_ADDR 0x1fc
#define csr_DlyTestCntRingOscDblcdl23_ADDR 0xfc
#define csr_AcsmCtrl12_ADDR 0xfc
#define csr_DqPreamblePatternU1_ADDR 0xfd
#define csr_SequenceReg0b70s2_ADDR 0xfd
#define csr_SequenceReg0b156s0_ADDR 0x1fd
#define csr_DlyTestCntRingOscDblcdl24_ADDR 0xfd
#define csr_AcsmCtrl13_ADDR 0xfd
#define csr_DmPreamblePattern_ADDR 0xfe
#define csr_SequenceReg0b71s0_ADDR 0xfe
#define csr_SequenceReg0b156s1_ADDR 0x1fe
#define csr_AcsmCtrl14_ADDR 0xfe
#define csr_AlertPerfCtr_ADDR 0x1fe
#define csr_Seq0BFixedAddrBits_ADDR 0x2ff
#define csr_SequenceReg0b71s1_ADDR 0xff
#define csr_SequenceReg0b156s2_ADDR 0x1ff
#define csr_AcsmCtrl15_ADDR 0xff
#define csr_AlertPerfCtrEn_ADDR 0x1ff
#define csr_RxFifoInit_RANGE  0:0
#define csr_RxFifoInit_BITS   0:0
#define csr_RxFifoInit_MSB  0
#define csr_RxFifoInit_LSB  0
#define csr_RxFifoInit_MASK 0x1
#define csr_RxFifoInitPtr_RANGE  0:0
#define csr_RxFifoInitPtr_BITS   0:0
#define csr_RxFifoInitPtr_MSB  0
#define csr_RxFifoInitPtr_LSB  0
#define csr_RxFifoInitPtr_MASK 0x1
#define csr_PreSequenceReg0b0s0_RANGE  15:0
#define csr_PreSequenceReg0b0s0_BITS   15:0
#define csr_PreSequenceReg0b0s0_MSB  15
#define csr_PreSequenceReg0b0s0_LSB  0
#define csr_PreSequenceReg0b0s0_MASK 0xffff
#define csr_SequenceReg0b71s2_RANGE  8:0
#define csr_SequenceReg0b71s2_BITS   8:0
#define csr_SequenceReg0b71s2_MSB  8
#define csr_SequenceReg0b71s2_LSB  0
#define csr_SequenceReg0b71s2_MASK 0x1ff
#define csr_SequenceReg0b157s0_RANGE  15:0
#define csr_SequenceReg0b157s0_BITS   15:0
#define csr_SequenceReg0b157s0_MSB  15
#define csr_SequenceReg0b157s0_LSB  0
#define csr_SequenceReg0b157s0_MASK 0xffff
#define csr_AcsmSeq0x0_RANGE  15:0
#define csr_AcsmSeq0x0_BITS   15:0
#define csr_AcsmSeq0x0_MSB  15
#define csr_AcsmSeq0x0_LSB  0
#define csr_AcsmSeq0x0_MASK 0xffff
#define csr_AcsmMclkDly0_RANGE  7:0
#define csr_AcsmMclkDly0_BITS   7:0
#define csr_AcsmMclkDly0_MSB  7
#define csr_AcsmMclkDly0_LSB  0
#define csr_AcsmMclkDly0_MASK 0xff
#define csr_AcsmDdrWe0_RANGE  8:8
#define csr_AcsmDdrWe0_BITS   0:0
#define csr_AcsmDdrWe0_MSB  8
#define csr_AcsmDdrWe0_LSB  8
#define csr_AcsmDdrWe0_MASK 0x100
#define csr_AcsmDdrCas0_RANGE  9:9
#define csr_AcsmDdrCas0_BITS   0:0
#define csr_AcsmDdrCas0_MSB  9
#define csr_AcsmDdrCas0_LSB  9
#define csr_AcsmDdrCas0_MASK 0x200
#define csr_AcsmDdrRas0_RANGE  10:10
#define csr_AcsmDdrRas0_BITS   0:0
#define csr_AcsmDdrRas0_MSB  10
#define csr_AcsmDdrRas0_LSB  10
#define csr_AcsmDdrRas0_MASK 0x400
#define csr_AcsmDdrCkeSet0_RANGE  11:11
#define csr_AcsmDdrCkeSet0_BITS   0:0
#define csr_AcsmDdrCkeSet0_MSB  11
#define csr_AcsmDdrCkeSet0_LSB  11
#define csr_AcsmDdrCkeSet0_MASK 0x800
#define csr_AcsmDdrCkeClr0_RANGE  12:12
#define csr_AcsmDdrCkeClr0_BITS   0:0
#define csr_AcsmDdrCkeClr0_MSB  12
#define csr_AcsmDdrCkeClr0_LSB  12
#define csr_AcsmDdrCkeClr0_MASK 0x1000
#define csr_AcsmSeqGateCmd0_RANGE  13:13
#define csr_AcsmSeqGateCmd0_BITS   0:0
#define csr_AcsmSeqGateCmd0_MSB  13
#define csr_AcsmSeqGateCmd0_LSB  13
#define csr_AcsmSeqGateCmd0_MASK 0x2000
#define csr_AcsmSeqTerm0_RANGE  14:14
#define csr_AcsmSeqTerm0_BITS   0:0
#define csr_AcsmSeqTerm0_MSB  14
#define csr_AcsmSeqTerm0_LSB  14
#define csr_AcsmSeqTerm0_MASK 0x4000
#define csr_AcsmLp3Ca30_RANGE  15:15
#define csr_AcsmLp3Ca30_BITS   0:0
#define csr_AcsmLp3Ca30_MSB  15
#define csr_AcsmLp3Ca30_LSB  15
#define csr_AcsmLp3Ca30_MASK 0x8000
#define csr_DbyteMiscMode_RANGE  2:2
#define csr_DbyteMiscMode_BITS   0:0
#define csr_DbyteMiscMode_MSB  2
#define csr_DbyteMiscMode_LSB  2
#define csr_DbyteMiscMode_MASK 0x4
#define csr_DByteDisable_RANGE  2:2
#define csr_DByteDisable_BITS   0:0
#define csr_DByteDisable_MSB  2
#define csr_DByteDisable_LSB  2
#define csr_DByteDisable_MASK 0x4
#define csr_MicroContMuxSel_RANGE  0:0
#define csr_MicroContMuxSel_BITS   0:0
#define csr_MicroContMuxSel_MSB  0
#define csr_MicroContMuxSel_LSB  0
#define csr_MicroContMuxSel_MASK 0x1
#define csr_Dq0LnSelTg1_RANGE  2:0
#define csr_Dq0LnSelTg1_BITS   2:0
#define csr_Dq0LnSelTg1_MSB  2
#define csr_Dq0LnSelTg1_LSB  0
#define csr_Dq0LnSelTg1_MASK 0x7
#define csr_MapCAA0toDfi_RANGE  3:0
#define csr_MapCAA0toDfi_BITS   3:0
#define csr_MapCAA0toDfi_MSB  3
#define csr_MapCAA0toDfi_LSB  0
#define csr_MapCAA0toDfi_MASK 0xf
#define csr_PhyInterruptEnable_RANGE  15:0
#define csr_PhyInterruptEnable_BITS   15:0
#define csr_PhyInterruptEnable_MSB  15
#define csr_PhyInterruptEnable_LSB  0
#define csr_PhyInterruptEnable_MASK 0xffff
#define csr_PhyTrngCmpltEn_RANGE  0:0
#define csr_PhyTrngCmpltEn_BITS   0:0
#define csr_PhyTrngCmpltEn_MSB  0
#define csr_PhyTrngCmpltEn_LSB  0
#define csr_PhyTrngCmpltEn_MASK 0x1
#define csr_PhyInitCmpltEn_RANGE  1:1
#define csr_PhyInitCmpltEn_BITS   0:0
#define csr_PhyInitCmpltEn_MSB  1
#define csr_PhyInitCmpltEn_LSB  1
#define csr_PhyInitCmpltEn_MASK 0x2
#define csr_PhyTrngFailEn_RANGE  2:2
#define csr_PhyTrngFailEn_BITS   0:0
#define csr_PhyTrngFailEn_MSB  2
#define csr_PhyTrngFailEn_LSB  2
#define csr_PhyTrngFailEn_MASK 0x4
#define csr_PhyFWReservedEn_RANGE  7:3
#define csr_PhyFWReservedEn_BITS   4:0
#define csr_PhyFWReservedEn_MSB  7
#define csr_PhyFWReservedEn_LSB  3
#define csr_PhyFWReservedEn_MASK 0xf8
#define csr_PhyEccEn_RANGE  8:8
#define csr_PhyEccEn_BITS   0:0
#define csr_PhyEccEn_MSB  8
#define csr_PhyEccEn_LSB  8
#define csr_PhyEccEn_MASK 0x100
#define csr_PhyTxPPTEn_RANGE  9:9
#define csr_PhyTxPPTEn_BITS   0:0
#define csr_PhyTxPPTEn_MSB  9
#define csr_PhyTxPPTEn_LSB  9
#define csr_PhyTxPPTEn_MASK 0x200
#define csr_PhyRxFifoCheckEn_RANGE  10:10
#define csr_PhyRxFifoCheckEn_BITS   0:0
#define csr_PhyRxFifoCheckEn_MSB  10
#define csr_PhyRxFifoCheckEn_LSB  10
#define csr_PhyRxFifoCheckEn_MASK 0x400
#define csr_PhyD5ACSM0ParityEn_RANGE  11:11
#define csr_PhyD5ACSM0ParityEn_BITS   0:0
#define csr_PhyD5ACSM0ParityEn_MSB  11
#define csr_PhyD5ACSM0ParityEn_LSB  11
#define csr_PhyD5ACSM0ParityEn_MASK 0x800
#define csr_PhyD5ACSM1ParityEn_RANGE  12:12
#define csr_PhyD5ACSM1ParityEn_BITS   0:0
#define csr_PhyD5ACSM1ParityEn_MSB  12
#define csr_PhyD5ACSM1ParityEn_LSB  12
#define csr_PhyD5ACSM1ParityEn_MASK 0x1000
#define csr_PhyAnibRcvErrEn_RANGE  13:13
#define csr_PhyAnibRcvErrEn_BITS   0:0
#define csr_PhyAnibRcvErrEn_MSB  13
#define csr_PhyAnibRcvErrEn_LSB  13
#define csr_PhyAnibRcvErrEn_MASK 0x2000
#define csr_PhyBsiEn_RANGE  14:14
#define csr_PhyBsiEn_BITS   0:0
#define csr_PhyBsiEn_MSB  14
#define csr_PhyBsiEn_LSB  14
#define csr_PhyBsiEn_MASK 0x4000
#define csr_PhyStickyUnlockEn_RANGE  15:15
#define csr_PhyStickyUnlockEn_BITS   0:0
#define csr_PhyStickyUnlockEn_MSB  15
#define csr_PhyStickyUnlockEn_LSB  15
#define csr_PhyStickyUnlockEn_MASK 0x8000
#define csr_ForceClkDisable_RANGE  3:0
#define csr_ForceClkDisable_BITS   3:0
#define csr_ForceClkDisable_MSB  3
#define csr_ForceClkDisable_LSB  0
#define csr_ForceClkDisable_MASK 0xf
#define csr_TsmByte0_RANGE  15:0
#define csr_TsmByte0_BITS   15:0
#define csr_TsmByte0_MSB  15
#define csr_TsmByte0_LSB  0
#define csr_TsmByte0_MASK 0xffff
#define csr_PerPhTrainEn_RANGE  0:0
#define csr_PerPhTrainEn_BITS   0:0
#define csr_PerPhTrainEn_MSB  0
#define csr_PerPhTrainEn_LSB  0
#define csr_PerPhTrainEn_MASK 0x1
#define csr_EyeInc_RANGE  1:1
#define csr_EyeInc_BITS   0:0
#define csr_EyeInc_MSB  1
#define csr_EyeInc_LSB  1
#define csr_EyeInc_MASK 0x2
#define csr_EdgeInc_RANGE  2:2
#define csr_EdgeInc_BITS   0:0
#define csr_EdgeInc_MSB  2
#define csr_EdgeInc_LSB  2
#define csr_EdgeInc_MASK 0x4
#define csr_EdgeEyeMxSel_RANGE  3:3
#define csr_EdgeEyeMxSel_BITS   0:0
#define csr_EdgeEyeMxSel_MSB  3
#define csr_EdgeEyeMxSel_LSB  3
#define csr_EdgeEyeMxSel_MASK 0x8
#define csr_TsmByte0Rsvd_RANGE  5:4
#define csr_TsmByte0Rsvd_BITS   1:0
#define csr_TsmByte0Rsvd_MSB  5
#define csr_TsmByte0Rsvd_LSB  4
#define csr_TsmByte0Rsvd_MASK 0x30
#define csr_DimmBroadInc_RANGE  6:6
#define csr_DimmBroadInc_BITS   0:0
#define csr_DimmBroadInc_MSB  6
#define csr_DimmBroadInc_LSB  6
#define csr_DimmBroadInc_MASK 0x40
#define csr_DimmInc_RANGE  8:7
#define csr_DimmInc_BITS   1:0
#define csr_DimmInc_MSB  8
#define csr_DimmInc_LSB  7
#define csr_DimmInc_MASK 0x180
#define csr_CoarseInc_RANGE  9:9
#define csr_CoarseInc_BITS   0:0
#define csr_CoarseInc_MSB  9
#define csr_CoarseInc_LSB  9
#define csr_CoarseInc_MASK 0x200
#define csr_DelayInc_RANGE  10:10
#define csr_DelayInc_BITS   0:0
#define csr_DelayInc_MSB  10
#define csr_DelayInc_LSB  10
#define csr_DelayInc_MASK 0x400
#define csr_RxInc_RANGE  11:11
#define csr_RxInc_BITS   0:0
#define csr_RxInc_MSB  11
#define csr_RxInc_LSB  11
#define csr_RxInc_MASK 0x800
#define csr_RxPerTrain_RANGE  12:12
#define csr_RxPerTrain_BITS   0:0
#define csr_RxPerTrain_MSB  12
#define csr_RxPerTrain_LSB  12
#define csr_RxPerTrain_MASK 0x1000
#define csr_TxPerTrain_RANGE  13:13
#define csr_TxPerTrain_BITS   0:0
#define csr_TxPerTrain_MSB  13
#define csr_TxPerTrain_LSB  13
#define csr_TxPerTrain_MASK 0x2000
#define csr_DmTrain_RANGE  14:14
#define csr_DmTrain_BITS   0:0
#define csr_DmTrain_MSB  14
#define csr_DmTrain_LSB  14
#define csr_DmTrain_MASK 0x4000
#define csr_WrLevTrain_RANGE  15:15
#define csr_WrLevTrain_BITS   0:0
#define csr_WrLevTrain_MSB  15
#define csr_WrLevTrain_LSB  15
#define csr_WrLevTrain_MASK 0x8000
#define csr_PreSequenceReg0b0s1_RANGE  15:0
#define csr_PreSequenceReg0b0s1_BITS   15:0
#define csr_PreSequenceReg0b0s1_MSB  15
#define csr_PreSequenceReg0b0s1_LSB  0
#define csr_PreSequenceReg0b0s1_MASK 0xffff
#define csr_Seq0BGPR1_RANGE  15:0
#define csr_Seq0BGPR1_BITS   15:0
#define csr_Seq0BGPR1_MSB  15
#define csr_Seq0BGPR1_LSB  0
#define csr_Seq0BGPR1_MASK 0xffff
#define csr_SequenceReg0b72s0_RANGE  15:0
#define csr_SequenceReg0b72s0_BITS   15:0
#define csr_SequenceReg0b72s0_MSB  15
#define csr_SequenceReg0b72s0_LSB  0
#define csr_SequenceReg0b72s0_MASK 0xffff
#define csr_SequenceReg0b157s1_RANGE  15:0
#define csr_SequenceReg0b157s1_BITS   15:0
#define csr_SequenceReg0b157s1_MSB  15
#define csr_SequenceReg0b157s1_LSB  0
#define csr_SequenceReg0b157s1_MASK 0xffff
#define csr_AcsmSeq0x1_RANGE  15:0
#define csr_AcsmSeq0x1_BITS   15:0
#define csr_AcsmSeq0x1_MSB  15
#define csr_AcsmSeq0x1_LSB  0
#define csr_AcsmSeq0x1_MASK 0xffff
#define csr_AcsmMclkDly1_RANGE  7:0
#define csr_AcsmMclkDly1_BITS   7:0
#define csr_AcsmMclkDly1_MSB  7
#define csr_AcsmMclkDly1_LSB  0
#define csr_AcsmMclkDly1_MASK 0xff
#define csr_AcsmDdrWe1_RANGE  8:8
#define csr_AcsmDdrWe1_BITS   0:0
#define csr_AcsmDdrWe1_MSB  8
#define csr_AcsmDdrWe1_LSB  8
#define csr_AcsmDdrWe1_MASK 0x100
#define csr_AcsmDdrCas1_RANGE  9:9
#define csr_AcsmDdrCas1_BITS   0:0
#define csr_AcsmDdrCas1_MSB  9
#define csr_AcsmDdrCas1_LSB  9
#define csr_AcsmDdrCas1_MASK 0x200
#define csr_AcsmDdrRas1_RANGE  10:10
#define csr_AcsmDdrRas1_BITS   0:0
#define csr_AcsmDdrRas1_MSB  10
#define csr_AcsmDdrRas1_LSB  10
#define csr_AcsmDdrRas1_MASK 0x400
#define csr_AcsmDdrCkeSet1_RANGE  11:11
#define csr_AcsmDdrCkeSet1_BITS   0:0
#define csr_AcsmDdrCkeSet1_MSB  11
#define csr_AcsmDdrCkeSet1_LSB  11
#define csr_AcsmDdrCkeSet1_MASK 0x800
#define csr_AcsmDdrCkeClr1_RANGE  12:12
#define csr_AcsmDdrCkeClr1_BITS   0:0
#define csr_AcsmDdrCkeClr1_MSB  12
#define csr_AcsmDdrCkeClr1_LSB  12
#define csr_AcsmDdrCkeClr1_MASK 0x1000
#define csr_AcsmSeqGateCmd1_RANGE  13:13
#define csr_AcsmSeqGateCmd1_BITS   0:0
#define csr_AcsmSeqGateCmd1_MSB  13
#define csr_AcsmSeqGateCmd1_LSB  13
#define csr_AcsmSeqGateCmd1_MASK 0x2000
#define csr_AcsmSeqTerm1_RANGE  14:14
#define csr_AcsmSeqTerm1_BITS   0:0
#define csr_AcsmSeqTerm1_MSB  14
#define csr_AcsmSeqTerm1_LSB  14
#define csr_AcsmSeqTerm1_MASK 0x4000
#define csr_AcsmLp3Ca31_RANGE  15:15
#define csr_AcsmLp3Ca31_BITS   0:0
#define csr_AcsmLp3Ca31_MSB  15
#define csr_AcsmLp3Ca31_LSB  15
#define csr_AcsmLp3Ca31_MASK 0x8000
#define csr_Dq1LnSelTg1_RANGE  2:0
#define csr_Dq1LnSelTg1_BITS   2:0
#define csr_Dq1LnSelTg1_MSB  2
#define csr_Dq1LnSelTg1_LSB  0
#define csr_Dq1LnSelTg1_MASK 0x7
#define csr_MapCAA1toDfi_RANGE  3:0
#define csr_MapCAA1toDfi_BITS   3:0
#define csr_MapCAA1toDfi_MSB  3
#define csr_MapCAA1toDfi_LSB  0
#define csr_MapCAA1toDfi_MASK 0xf
#define csr_PhyInterruptFWControl_RANGE  7:0
#define csr_PhyInterruptFWControl_BITS   7:0
#define csr_PhyInterruptFWControl_MSB  7
#define csr_PhyInterruptFWControl_LSB  0
#define csr_PhyInterruptFWControl_MASK 0xff
#define csr_PhyTrngCmpltFW_RANGE  0:0
#define csr_PhyTrngCmpltFW_BITS   0:0
#define csr_PhyTrngCmpltFW_MSB  0
#define csr_PhyTrngCmpltFW_LSB  0
#define csr_PhyTrngCmpltFW_MASK 0x1
#define csr_PhyInitCmpltFW_RANGE  1:1
#define csr_PhyInitCmpltFW_BITS   0:0
#define csr_PhyInitCmpltFW_MSB  1
#define csr_PhyInitCmpltFW_LSB  1
#define csr_PhyInitCmpltFW_MASK 0x2
#define csr_PhyTrngFailFW_RANGE  2:2
#define csr_PhyTrngFailFW_BITS   0:0
#define csr_PhyTrngFailFW_MSB  2
#define csr_PhyTrngFailFW_LSB  2
#define csr_PhyTrngFailFW_MASK 0x4
#define csr_PhyFWReservedFW_RANGE  7:3
#define csr_PhyFWReservedFW_BITS   4:0
#define csr_PhyFWReservedFW_MSB  7
#define csr_PhyFWReservedFW_LSB  3
#define csr_PhyFWReservedFW_MASK 0xf8
#define csr_ClockingCtrl_RANGE  1:0
#define csr_ClockingCtrl_BITS   1:0
#define csr_ClockingCtrl_MSB  1
#define csr_ClockingCtrl_LSB  0
#define csr_ClockingCtrl_MASK 0x3
#define csr_PclkEnAsyncCtrl_RANGE  0:0
#define csr_PclkEnAsyncCtrl_BITS   0:0
#define csr_PclkEnAsyncCtrl_MSB  0
#define csr_PclkEnAsyncCtrl_LSB  0
#define csr_PclkEnAsyncCtrl_MASK 0x1
#define csr_DllTrackEnCtrl_RANGE  1:1
#define csr_DllTrackEnCtrl_BITS   0:0
#define csr_DllTrackEnCtrl_MSB  1
#define csr_DllTrackEnCtrl_LSB  1
#define csr_DllTrackEnCtrl_MASK 0x2
#define csr_TrainingParam_RANGE  15:0
#define csr_TrainingParam_BITS   15:0
#define csr_TrainingParam_MSB  15
#define csr_TrainingParam_LSB  0
#define csr_TrainingParam_MASK 0xffff
#define csr_EnDynRateReduction_RANGE  0:0
#define csr_EnDynRateReduction_BITS   0:0
#define csr_EnDynRateReduction_MSB  0
#define csr_EnDynRateReduction_LSB  0
#define csr_EnDynRateReduction_MASK 0x1
#define csr_TrainingParam01Rsvd_RANGE  1:1
#define csr_TrainingParam01Rsvd_BITS   0:0
#define csr_TrainingParam01Rsvd_MSB  1
#define csr_TrainingParam01Rsvd_LSB  1
#define csr_TrainingParam01Rsvd_MASK 0x2
#define csr_TrainEnRxClk_RANGE  2:2
#define csr_TrainEnRxClk_BITS   0:0
#define csr_TrainEnRxClk_MSB  2
#define csr_TrainEnRxClk_LSB  2
#define csr_TrainEnRxClk_MASK 0x4
#define csr_TrainEnRxEn_RANGE  3:3
#define csr_TrainEnRxEn_BITS   0:0
#define csr_TrainEnRxEn_MSB  3
#define csr_TrainEnRxEn_LSB  3
#define csr_TrainEnRxEn_MASK 0x8
#define csr_TrainEnTxDqs_RANGE  4:4
#define csr_TrainEnTxDqs_BITS   0:0
#define csr_TrainEnTxDqs_MSB  4
#define csr_TrainEnTxDqs_LSB  4
#define csr_TrainEnTxDqs_MASK 0x10
#define csr_TrainEnTxDq_RANGE  5:5
#define csr_TrainEnTxDq_BITS   0:0
#define csr_TrainEnTxDq_MSB  5
#define csr_TrainEnTxDq_LSB  5
#define csr_TrainEnTxDq_MASK 0x20
#define csr_TrainEnVrefDAC1_RANGE  6:6
#define csr_TrainEnVrefDAC1_BITS   0:0
#define csr_TrainEnVrefDAC1_MSB  6
#define csr_TrainEnVrefDAC1_LSB  6
#define csr_TrainEnVrefDAC1_MASK 0x40
#define csr_TrainEnVrefDAC0_RANGE  7:7
#define csr_TrainEnVrefDAC0_BITS   0:0
#define csr_TrainEnVrefDAC0_MSB  7
#define csr_TrainEnVrefDAC0_LSB  7
#define csr_TrainEnVrefDAC0_MASK 0x80
#define csr_TrainEnRxPBD_RANGE  8:8
#define csr_TrainEnRxPBD_BITS   0:0
#define csr_TrainEnRxPBD_MSB  8
#define csr_TrainEnRxPBD_LSB  8
#define csr_TrainEnRxPBD_MASK 0x100
#define csr_RollIntoCoarse_RANGE  9:9
#define csr_RollIntoCoarse_BITS   0:0
#define csr_RollIntoCoarse_MSB  9
#define csr_RollIntoCoarse_LSB  9
#define csr_RollIntoCoarse_MASK 0x200
#define csr_TrainUsingNativeDdlCntl_RANGE  10:10
#define csr_TrainUsingNativeDdlCntl_BITS   0:0
#define csr_TrainUsingNativeDdlCntl_MSB  10
#define csr_TrainUsingNativeDdlCntl_LSB  10
#define csr_TrainUsingNativeDdlCntl_MASK 0x400
#define csr_RxEnTrainDqsSampSel_RANGE  11:11
#define csr_RxEnTrainDqsSampSel_BITS   0:0
#define csr_RxEnTrainDqsSampSel_MSB  11
#define csr_RxEnTrainDqsSampSel_LSB  11
#define csr_RxEnTrainDqsSampSel_MASK 0x800
#define csr_TrainingParam12Rsvd_RANGE  12:12
#define csr_TrainingParam12Rsvd_BITS   0:0
#define csr_TrainingParam12Rsvd_MSB  12
#define csr_TrainingParam12Rsvd_LSB  12
#define csr_TrainingParam12Rsvd_MASK 0x1000
#define csr_IncDecRate_RANGE  15:13
#define csr_IncDecRate_BITS   2:0
#define csr_IncDecRate_MSB  15
#define csr_IncDecRate_LSB  13
#define csr_IncDecRate_MASK 0xe000
#define csr_PreSequenceReg0b0s2_RANGE  8:0
#define csr_PreSequenceReg0b0s2_BITS   8:0
#define csr_PreSequenceReg0b0s2_MSB  8
#define csr_PreSequenceReg0b0s2_LSB  0
#define csr_PreSequenceReg0b0s2_MASK 0x1ff
#define csr_Seq0BGPR2_RANGE  15:0
#define csr_Seq0BGPR2_BITS   15:0
#define csr_Seq0BGPR2_MSB  15
#define csr_Seq0BGPR2_LSB  0
#define csr_Seq0BGPR2_MASK 0xffff
#define csr_SequenceReg0b72s1_RANGE  15:0
#define csr_SequenceReg0b72s1_BITS   15:0
#define csr_SequenceReg0b72s1_MSB  15
#define csr_SequenceReg0b72s1_LSB  0
#define csr_SequenceReg0b72s1_MASK 0xffff
#define csr_SequenceReg0b157s2_RANGE  8:0
#define csr_SequenceReg0b157s2_BITS   8:0
#define csr_SequenceReg0b157s2_MSB  8
#define csr_SequenceReg0b157s2_LSB  0
#define csr_SequenceReg0b157s2_MASK 0x1ff
#define csr_AcsmSeq0x2_RANGE  15:0
#define csr_AcsmSeq0x2_BITS   15:0
#define csr_AcsmSeq0x2_MSB  15
#define csr_AcsmSeq0x2_LSB  0
#define csr_AcsmSeq0x2_MASK 0xffff
#define csr_AcsmMclkDly2_RANGE  7:0
#define csr_AcsmMclkDly2_BITS   7:0
#define csr_AcsmMclkDly2_MSB  7
#define csr_AcsmMclkDly2_LSB  0
#define csr_AcsmMclkDly2_MASK 0xff
#define csr_AcsmDdrWe2_RANGE  8:8
#define csr_AcsmDdrWe2_BITS   0:0
#define csr_AcsmDdrWe2_MSB  8
#define csr_AcsmDdrWe2_LSB  8
#define csr_AcsmDdrWe2_MASK 0x100
#define csr_AcsmDdrCas2_RANGE  9:9
#define csr_AcsmDdrCas2_BITS   0:0
#define csr_AcsmDdrCas2_MSB  9
#define csr_AcsmDdrCas2_LSB  9
#define csr_AcsmDdrCas2_MASK 0x200
#define csr_AcsmDdrRas2_RANGE  10:10
#define csr_AcsmDdrRas2_BITS   0:0
#define csr_AcsmDdrRas2_MSB  10
#define csr_AcsmDdrRas2_LSB  10
#define csr_AcsmDdrRas2_MASK 0x400
#define csr_AcsmDdrCkeSet2_RANGE  11:11
#define csr_AcsmDdrCkeSet2_BITS   0:0
#define csr_AcsmDdrCkeSet2_MSB  11
#define csr_AcsmDdrCkeSet2_LSB  11
#define csr_AcsmDdrCkeSet2_MASK 0x800
#define csr_AcsmDdrCkeClr2_RANGE  12:12
#define csr_AcsmDdrCkeClr2_BITS   0:0
#define csr_AcsmDdrCkeClr2_MSB  12
#define csr_AcsmDdrCkeClr2_LSB  12
#define csr_AcsmDdrCkeClr2_MASK 0x1000
#define csr_AcsmSeqGateCmd2_RANGE  13:13
#define csr_AcsmSeqGateCmd2_BITS   0:0
#define csr_AcsmSeqGateCmd2_MSB  13
#define csr_AcsmSeqGateCmd2_LSB  13
#define csr_AcsmSeqGateCmd2_MASK 0x2000
#define csr_AcsmSeqTerm2_RANGE  14:14
#define csr_AcsmSeqTerm2_BITS   0:0
#define csr_AcsmSeqTerm2_MSB  14
#define csr_AcsmSeqTerm2_LSB  14
#define csr_AcsmSeqTerm2_MASK 0x4000
#define csr_AcsmLp3Ca32_RANGE  15:15
#define csr_AcsmLp3Ca32_BITS   0:0
#define csr_AcsmLp3Ca32_MSB  15
#define csr_AcsmLp3Ca32_LSB  15
#define csr_AcsmLp3Ca32_MASK 0x8000
#define csr_Dq2LnSelTg1_RANGE  2:0
#define csr_Dq2LnSelTg1_BITS   2:0
#define csr_Dq2LnSelTg1_MSB  2
#define csr_Dq2LnSelTg1_LSB  0
#define csr_Dq2LnSelTg1_MASK 0x7
#define csr_MapCAA2toDfi_RANGE  3:0
#define csr_MapCAA2toDfi_BITS   3:0
#define csr_MapCAA2toDfi_MSB  3
#define csr_MapCAA2toDfi_LSB  0
#define csr_MapCAA2toDfi_MASK 0xf
#define csr_PhyInterruptMask_RANGE  15:0
#define csr_PhyInterruptMask_BITS   15:0
#define csr_PhyInterruptMask_MSB  15
#define csr_PhyInterruptMask_LSB  0
#define csr_PhyInterruptMask_MASK 0xffff
#define csr_PhyTrngCmpltMsk_RANGE  0:0
#define csr_PhyTrngCmpltMsk_BITS   0:0
#define csr_PhyTrngCmpltMsk_MSB  0
#define csr_PhyTrngCmpltMsk_LSB  0
#define csr_PhyTrngCmpltMsk_MASK 0x1
#define csr_PhyInitCmpltMsk_RANGE  1:1
#define csr_PhyInitCmpltMsk_BITS   0:0
#define csr_PhyInitCmpltMsk_MSB  1
#define csr_PhyInitCmpltMsk_LSB  1
#define csr_PhyInitCmpltMsk_MASK 0x2
#define csr_PhyTrngFailMsk_RANGE  2:2
#define csr_PhyTrngFailMsk_BITS   0:0
#define csr_PhyTrngFailMsk_MSB  2
#define csr_PhyTrngFailMsk_LSB  2
#define csr_PhyTrngFailMsk_MASK 0x4
#define csr_PhyFWReservedMsk_RANGE  7:3
#define csr_PhyFWReservedMsk_BITS   4:0
#define csr_PhyFWReservedMsk_MSB  7
#define csr_PhyFWReservedMsk_LSB  3
#define csr_PhyFWReservedMsk_MASK 0xf8
#define csr_PhyEccMsk_RANGE  8:8
#define csr_PhyEccMsk_BITS   0:0
#define csr_PhyEccMsk_MSB  8
#define csr_PhyEccMsk_LSB  8
#define csr_PhyEccMsk_MASK 0x100
#define csr_PhyTxPPTMsk_RANGE  9:9
#define csr_PhyTxPPTMsk_BITS   0:0
#define csr_PhyTxPPTMsk_MSB  9
#define csr_PhyTxPPTMsk_LSB  9
#define csr_PhyTxPPTMsk_MASK 0x200
#define csr_PhyRxFifoCheckMsk_RANGE  10:10
#define csr_PhyRxFifoCheckMsk_BITS   0:0
#define csr_PhyRxFifoCheckMsk_MSB  10
#define csr_PhyRxFifoCheckMsk_LSB  10
#define csr_PhyRxFifoCheckMsk_MASK 0x400
#define csr_PhyD5ACSM0ParityMsk_RANGE  11:11
#define csr_PhyD5ACSM0ParityMsk_BITS   0:0
#define csr_PhyD5ACSM0ParityMsk_MSB  11
#define csr_PhyD5ACSM0ParityMsk_LSB  11
#define csr_PhyD5ACSM0ParityMsk_MASK 0x800
#define csr_PhyD5ACSM1ParityMsk_RANGE  12:12
#define csr_PhyD5ACSM1ParityMsk_BITS   0:0
#define csr_PhyD5ACSM1ParityMsk_MSB  12
#define csr_PhyD5ACSM1ParityMsk_LSB  12
#define csr_PhyD5ACSM1ParityMsk_MASK 0x1000
#define csr_PhyAnibRcvErrMsk_RANGE  13:13
#define csr_PhyAnibRcvErrMsk_BITS   0:0
#define csr_PhyAnibRcvErrMsk_MSB  13
#define csr_PhyAnibRcvErrMsk_LSB  13
#define csr_PhyAnibRcvErrMsk_MASK 0x2000
#define csr_PhyBsiMsk_RANGE  14:14
#define csr_PhyBsiMsk_BITS   0:0
#define csr_PhyBsiMsk_MSB  14
#define csr_PhyBsiMsk_LSB  14
#define csr_PhyBsiMsk_MASK 0x4000
#define csr_PhyStickyUnlockMsk_RANGE  15:15
#define csr_PhyStickyUnlockMsk_BITS   0:0
#define csr_PhyStickyUnlockMsk_MSB  15
#define csr_PhyStickyUnlockMsk_LSB  15
#define csr_PhyStickyUnlockMsk_MASK 0x8000
#define csr_UseDqsEnReplica_RANGE  0:0
#define csr_UseDqsEnReplica_BITS   0:0
#define csr_UseDqsEnReplica_MSB  0
#define csr_UseDqsEnReplica_LSB  0
#define csr_UseDqsEnReplica_MASK 0x1
#define csr_ForceInternalUpdate_RANGE  0:0
#define csr_ForceInternalUpdate_BITS   0:0
#define csr_ForceInternalUpdate_MSB  0
#define csr_ForceInternalUpdate_LSB  0
#define csr_ForceInternalUpdate_MASK 0x1
#define csr_PreSequenceReg0b1s0_RANGE  15:0
#define csr_PreSequenceReg0b1s0_BITS   15:0
#define csr_PreSequenceReg0b1s0_MSB  15
#define csr_PreSequenceReg0b1s0_LSB  0
#define csr_PreSequenceReg0b1s0_MASK 0xffff
#define csr_Seq0BGPR3_RANGE  15:0
#define csr_Seq0BGPR3_BITS   15:0
#define csr_Seq0BGPR3_MSB  15
#define csr_Seq0BGPR3_LSB  0
#define csr_Seq0BGPR3_MASK 0xffff
#define csr_SequenceReg0b72s2_RANGE  8:0
#define csr_SequenceReg0b72s2_BITS   8:0
#define csr_SequenceReg0b72s2_MSB  8
#define csr_SequenceReg0b72s2_LSB  0
#define csr_SequenceReg0b72s2_MASK 0x1ff
#define csr_SequenceReg0b158s0_RANGE  15:0
#define csr_SequenceReg0b158s0_BITS   15:0
#define csr_SequenceReg0b158s0_MSB  15
#define csr_SequenceReg0b158s0_LSB  0
#define csr_SequenceReg0b158s0_MASK 0xffff
#define csr_AcsmSeq0x3_RANGE  15:0
#define csr_AcsmSeq0x3_BITS   15:0
#define csr_AcsmSeq0x3_MSB  15
#define csr_AcsmSeq0x3_LSB  0
#define csr_AcsmSeq0x3_MASK 0xffff
#define csr_AcsmMclkDly3_RANGE  7:0
#define csr_AcsmMclkDly3_BITS   7:0
#define csr_AcsmMclkDly3_MSB  7
#define csr_AcsmMclkDly3_LSB  0
#define csr_AcsmMclkDly3_MASK 0xff
#define csr_AcsmDdrWe3_RANGE  8:8
#define csr_AcsmDdrWe3_BITS   0:0
#define csr_AcsmDdrWe3_MSB  8
#define csr_AcsmDdrWe3_LSB  8
#define csr_AcsmDdrWe3_MASK 0x100
#define csr_AcsmDdrCas3_RANGE  9:9
#define csr_AcsmDdrCas3_BITS   0:0
#define csr_AcsmDdrCas3_MSB  9
#define csr_AcsmDdrCas3_LSB  9
#define csr_AcsmDdrCas3_MASK 0x200
#define csr_AcsmDdrRas3_RANGE  10:10
#define csr_AcsmDdrRas3_BITS   0:0
#define csr_AcsmDdrRas3_MSB  10
#define csr_AcsmDdrRas3_LSB  10
#define csr_AcsmDdrRas3_MASK 0x400
#define csr_AcsmDdrCkeSet3_RANGE  11:11
#define csr_AcsmDdrCkeSet3_BITS   0:0
#define csr_AcsmDdrCkeSet3_MSB  11
#define csr_AcsmDdrCkeSet3_LSB  11
#define csr_AcsmDdrCkeSet3_MASK 0x800
#define csr_AcsmDdrCkeClr3_RANGE  12:12
#define csr_AcsmDdrCkeClr3_BITS   0:0
#define csr_AcsmDdrCkeClr3_MSB  12
#define csr_AcsmDdrCkeClr3_LSB  12
#define csr_AcsmDdrCkeClr3_MASK 0x1000
#define csr_AcsmSeqGateCmd3_RANGE  13:13
#define csr_AcsmSeqGateCmd3_BITS   0:0
#define csr_AcsmSeqGateCmd3_MSB  13
#define csr_AcsmSeqGateCmd3_LSB  13
#define csr_AcsmSeqGateCmd3_MASK 0x2000
#define csr_AcsmSeqTerm3_RANGE  14:14
#define csr_AcsmSeqTerm3_BITS   0:0
#define csr_AcsmSeqTerm3_MSB  14
#define csr_AcsmSeqTerm3_LSB  14
#define csr_AcsmSeqTerm3_MASK 0x4000
#define csr_AcsmLp3Ca33_RANGE  15:15
#define csr_AcsmLp3Ca33_BITS   0:0
#define csr_AcsmLp3Ca33_MSB  15
#define csr_AcsmLp3Ca33_LSB  15
#define csr_AcsmLp3Ca33_MASK 0x8000
#define csr_Dq3LnSelTg1_RANGE  2:0
#define csr_Dq3LnSelTg1_BITS   2:0
#define csr_Dq3LnSelTg1_MSB  2
#define csr_Dq3LnSelTg1_LSB  0
#define csr_Dq3LnSelTg1_MASK 0x7
#define csr_MapCAA3toDfi_RANGE  3:0
#define csr_MapCAA3toDfi_BITS   3:0
#define csr_MapCAA3toDfi_MSB  3
#define csr_MapCAA3toDfi_LSB  0
#define csr_MapCAA3toDfi_MASK 0xf
#define csr_PhyInterruptClear_RANGE  15:0
#define csr_PhyInterruptClear_BITS   15:0
#define csr_PhyInterruptClear_MSB  15
#define csr_PhyInterruptClear_LSB  0
#define csr_PhyInterruptClear_MASK 0xffff
#define csr_PhyTrngCmpltClr_RANGE  0:0
#define csr_PhyTrngCmpltClr_BITS   0:0
#define csr_PhyTrngCmpltClr_MSB  0
#define csr_PhyTrngCmpltClr_LSB  0
#define csr_PhyTrngCmpltClr_MASK 0x1
#define csr_PhyInitCmpltClr_RANGE  1:1
#define csr_PhyInitCmpltClr_BITS   0:0
#define csr_PhyInitCmpltClr_MSB  1
#define csr_PhyInitCmpltClr_LSB  1
#define csr_PhyInitCmpltClr_MASK 0x2
#define csr_PhyTrngFailClr_RANGE  2:2
#define csr_PhyTrngFailClr_BITS   0:0
#define csr_PhyTrngFailClr_MSB  2
#define csr_PhyTrngFailClr_LSB  2
#define csr_PhyTrngFailClr_MASK 0x4
#define csr_PhyFWReservedClr_RANGE  7:3
#define csr_PhyFWReservedClr_BITS   4:0
#define csr_PhyFWReservedClr_MSB  7
#define csr_PhyFWReservedClr_LSB  3
#define csr_PhyFWReservedClr_MASK 0xf8
#define csr_PhyEccClr_RANGE  8:8
#define csr_PhyEccClr_BITS   0:0
#define csr_PhyEccClr_MSB  8
#define csr_PhyEccClr_LSB  8
#define csr_PhyEccClr_MASK 0x100
#define csr_PhyTxPPTClr_RANGE  9:9
#define csr_PhyTxPPTClr_BITS   0:0
#define csr_PhyTxPPTClr_MSB  9
#define csr_PhyTxPPTClr_LSB  9
#define csr_PhyTxPPTClr_MASK 0x200
#define csr_PhyRxFifoCheckClr_RANGE  10:10
#define csr_PhyRxFifoCheckClr_BITS   0:0
#define csr_PhyRxFifoCheckClr_MSB  10
#define csr_PhyRxFifoCheckClr_LSB  10
#define csr_PhyRxFifoCheckClr_MASK 0x400
#define csr_PhyD5ACSM0ParityClr_RANGE  11:11
#define csr_PhyD5ACSM0ParityClr_BITS   0:0
#define csr_PhyD5ACSM0ParityClr_MSB  11
#define csr_PhyD5ACSM0ParityClr_LSB  11
#define csr_PhyD5ACSM0ParityClr_MASK 0x800
#define csr_PhyD5ACSM1ParityClr_RANGE  12:12
#define csr_PhyD5ACSM1ParityClr_BITS   0:0
#define csr_PhyD5ACSM1ParityClr_MSB  12
#define csr_PhyD5ACSM1ParityClr_LSB  12
#define csr_PhyD5ACSM1ParityClr_MASK 0x1000
#define csr_PhyAnibRcvErrClr_RANGE  13:13
#define csr_PhyAnibRcvErrClr_BITS   0:0
#define csr_PhyAnibRcvErrClr_MSB  13
#define csr_PhyAnibRcvErrClr_LSB  13
#define csr_PhyAnibRcvErrClr_MASK 0x2000
#define csr_PhyBsiClr_RANGE  14:14
#define csr_PhyBsiClr_BITS   0:0
#define csr_PhyBsiClr_MSB  14
#define csr_PhyBsiClr_LSB  14
#define csr_PhyBsiClr_MASK 0x4000
#define csr_PhyStickyUnlockClr_RANGE  15:15
#define csr_PhyStickyUnlockClr_BITS   0:0
#define csr_PhyStickyUnlockClr_MSB  15
#define csr_PhyStickyUnlockClr_LSB  15
#define csr_PhyStickyUnlockClr_MASK 0x8000
#define csr_PhyConfig_RANGE  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (((define_pubRev < 0x0350) ? (((define_pubRev < 0x0340) ? (((define_pubRev < 0x0330) ? (9:0) : (10:0))) : (10:0))) : (10:0))) : (10:0))) : (10:0))) : (10:0))) : (10:0))) : (10:0))) : (10:0))
#define csr_PhyConfig_BITS   ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (((define_pubRev < 0x0350) ? (((define_pubRev < 0x0340) ? (((define_pubRev < 0x0330) ? (9:0) : (10:0))) : (10:0))) : (10:0))) : (10:0))) : (10:0))) : (10:0))) : (10:0))) : (10:0))) : (10:0))
#define csr_PhyConfig_MSB  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (((define_pubRev < 0x0350) ? (((define_pubRev < 0x0340) ? (((define_pubRev < 0x0330) ? (9) : (10))) : (10))) : (10))) : (10))) : (10))) : (10))) : (10))) : (10))) : (10))
#define csr_PhyConfig_LSB  0
#define csr_PhyConfig_MASK ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (((define_pubRev < 0x0350) ? (((define_pubRev < 0x0340) ? (((define_pubRev < 0x0330) ? (0x3ff) : (0x7ff))) : (0x7ff))) : (0x7ff))) : (0x7ff))) : (0x7ff))) : (0x7ff))) : (0x7ff))) : (0x7ff))) : (0x7ff))
#define csr_PhyConfigAnibs_RANGE  3:0
#define csr_PhyConfigAnibs_BITS   3:0
#define csr_PhyConfigAnibs_MSB  3
#define csr_PhyConfigAnibs_LSB  0
#define csr_PhyConfigAnibs_MASK 0xf
#define csr_PhyConfigDbytes_RANGE  7:4
#define csr_PhyConfigDbytes_BITS   3:0
#define csr_PhyConfigDbytes_MSB  7
#define csr_PhyConfigDbytes_LSB  4
#define csr_PhyConfigDbytes_MASK 0xf0
#define csr_PhyConfigDfi_RANGE  9:8
#define csr_PhyConfigDfi_BITS   1:0
#define csr_PhyConfigDfi_MSB  9
#define csr_PhyConfigDfi_LSB  8
#define csr_PhyConfigDfi_MASK 0x300
#define csr_PhyConfigDfe_RANGE  10:10
#define csr_PhyConfigDfe_BITS   0:0
#define csr_PhyConfigDfe_MSB  10
#define csr_PhyConfigDfe_LSB  10
#define csr_PhyConfigDfe_MASK 0x400
#define csr_TrainingParam1_RANGE  1:0
#define csr_TrainingParam1_BITS   1:0
#define csr_TrainingParam1_MSB  1
#define csr_TrainingParam1_LSB  0
#define csr_TrainingParam1_MASK 0x3
#define csr_TrainEnVrefDAC2_RANGE  0:0
#define csr_TrainEnVrefDAC2_BITS   0:0
#define csr_TrainEnVrefDAC2_MSB  0
#define csr_TrainEnVrefDAC2_LSB  0
#define csr_TrainEnVrefDAC2_MASK 0x1
#define csr_TrainEnVrefDAC3_RANGE  1:1
#define csr_TrainEnVrefDAC3_BITS   0:0
#define csr_TrainEnVrefDAC3_MSB  1
#define csr_TrainEnVrefDAC3_LSB  1
#define csr_TrainEnVrefDAC3_MASK 0x2
#define csr_PreSequenceReg0b1s1_RANGE  15:0
#define csr_PreSequenceReg0b1s1_BITS   15:0
#define csr_PreSequenceReg0b1s1_MSB  15
#define csr_PreSequenceReg0b1s1_LSB  0
#define csr_PreSequenceReg0b1s1_MASK 0xffff
#define csr_Seq0BGPR4_RANGE  15:0
#define csr_Seq0BGPR4_BITS   15:0
#define csr_Seq0BGPR4_MSB  15
#define csr_Seq0BGPR4_LSB  0
#define csr_Seq0BGPR4_MASK 0xffff
#define csr_SequenceReg0b73s0_RANGE  15:0
#define csr_SequenceReg0b73s0_BITS   15:0
#define csr_SequenceReg0b73s0_MSB  15
#define csr_SequenceReg0b73s0_LSB  0
#define csr_SequenceReg0b73s0_MASK 0xffff
#define csr_SequenceReg0b158s1_RANGE  15:0
#define csr_SequenceReg0b158s1_BITS   15:0
#define csr_SequenceReg0b158s1_MSB  15
#define csr_SequenceReg0b158s1_LSB  0
#define csr_SequenceReg0b158s1_MASK 0xffff
#define csr_AcsmSeq0x4_RANGE  15:0
#define csr_AcsmSeq0x4_BITS   15:0
#define csr_AcsmSeq0x4_MSB  15
#define csr_AcsmSeq0x4_LSB  0
#define csr_AcsmSeq0x4_MASK 0xffff
#define csr_AcsmMclkDly4_RANGE  7:0
#define csr_AcsmMclkDly4_BITS   7:0
#define csr_AcsmMclkDly4_MSB  7
#define csr_AcsmMclkDly4_LSB  0
#define csr_AcsmMclkDly4_MASK 0xff
#define csr_AcsmDdrWe4_RANGE  8:8
#define csr_AcsmDdrWe4_BITS   0:0
#define csr_AcsmDdrWe4_MSB  8
#define csr_AcsmDdrWe4_LSB  8
#define csr_AcsmDdrWe4_MASK 0x100
#define csr_AcsmDdrCas4_RANGE  9:9
#define csr_AcsmDdrCas4_BITS   0:0
#define csr_AcsmDdrCas4_MSB  9
#define csr_AcsmDdrCas4_LSB  9
#define csr_AcsmDdrCas4_MASK 0x200
#define csr_AcsmDdrRas4_RANGE  10:10
#define csr_AcsmDdrRas4_BITS   0:0
#define csr_AcsmDdrRas4_MSB  10
#define csr_AcsmDdrRas4_LSB  10
#define csr_AcsmDdrRas4_MASK 0x400
#define csr_AcsmDdrCkeSet4_RANGE  11:11
#define csr_AcsmDdrCkeSet4_BITS   0:0
#define csr_AcsmDdrCkeSet4_MSB  11
#define csr_AcsmDdrCkeSet4_LSB  11
#define csr_AcsmDdrCkeSet4_MASK 0x800
#define csr_AcsmDdrCkeClr4_RANGE  12:12
#define csr_AcsmDdrCkeClr4_BITS   0:0
#define csr_AcsmDdrCkeClr4_MSB  12
#define csr_AcsmDdrCkeClr4_LSB  12
#define csr_AcsmDdrCkeClr4_MASK 0x1000
#define csr_AcsmSeqGateCmd4_RANGE  13:13
#define csr_AcsmSeqGateCmd4_BITS   0:0
#define csr_AcsmSeqGateCmd4_MSB  13
#define csr_AcsmSeqGateCmd4_LSB  13
#define csr_AcsmSeqGateCmd4_MASK 0x2000
#define csr_AcsmSeqTerm4_RANGE  14:14
#define csr_AcsmSeqTerm4_BITS   0:0
#define csr_AcsmSeqTerm4_MSB  14
#define csr_AcsmSeqTerm4_LSB  14
#define csr_AcsmSeqTerm4_MASK 0x4000
#define csr_AcsmLp3Ca34_RANGE  15:15
#define csr_AcsmLp3Ca34_BITS   0:0
#define csr_AcsmLp3Ca34_MSB  15
#define csr_AcsmLp3Ca34_LSB  15
#define csr_AcsmLp3Ca34_MASK 0x8000
#define csr_DctShadowRegs_RANGE  0:0
#define csr_DctShadowRegs_BITS   0:0
#define csr_DctShadowRegs_MSB  0
#define csr_DctShadowRegs_LSB  0
#define csr_DctShadowRegs_MASK 0x1
#define csr_DctWriteProtShadow_RANGE  0:0
#define csr_DctWriteProtShadow_BITS   0:0
#define csr_DctWriteProtShadow_MSB  0
#define csr_DctWriteProtShadow_LSB  0
#define csr_DctWriteProtShadow_MASK 0x1
#define csr_UctShadowRegs_RANGE  1:0
#define csr_UctShadowRegs_BITS   1:0
#define csr_UctShadowRegs_MSB  1
#define csr_UctShadowRegs_LSB  0
#define csr_UctShadowRegs_MASK 0x3
#define csr_UctWriteProtShadow_RANGE  0:0
#define csr_UctWriteProtShadow_BITS   0:0
#define csr_UctWriteProtShadow_MSB  0
#define csr_UctWriteProtShadow_LSB  0
#define csr_UctWriteProtShadow_MASK 0x1
#define csr_UctDatWriteProtShadow_RANGE  1:1
#define csr_UctDatWriteProtShadow_BITS   0:0
#define csr_UctDatWriteProtShadow_MSB  1
#define csr_UctDatWriteProtShadow_LSB  1
#define csr_UctDatWriteProtShadow_MASK 0x2
#define csr_Dq4LnSelTg1_RANGE  2:0
#define csr_Dq4LnSelTg1_BITS   2:0
#define csr_Dq4LnSelTg1_MSB  2
#define csr_Dq4LnSelTg1_LSB  0
#define csr_Dq4LnSelTg1_MASK 0x7
#define csr_MapCAA4toDfi_RANGE  3:0
#define csr_MapCAA4toDfi_BITS   3:0
#define csr_MapCAA4toDfi_MSB  3
#define csr_MapCAA4toDfi_LSB  0
#define csr_MapCAA4toDfi_MASK 0xf
#define csr_PhyInterruptStatus_RANGE  15:0
#define csr_PhyInterruptStatus_BITS   15:0
#define csr_PhyInterruptStatus_MSB  15
#define csr_PhyInterruptStatus_LSB  0
#define csr_PhyInterruptStatus_MASK 0xffff
#define csr_PhyTrngCmplt_RANGE  0:0
#define csr_PhyTrngCmplt_BITS   0:0
#define csr_PhyTrngCmplt_MSB  0
#define csr_PhyTrngCmplt_LSB  0
#define csr_PhyTrngCmplt_MASK 0x1
#define csr_PhyInitCmplt_RANGE  1:1
#define csr_PhyInitCmplt_BITS   0:0
#define csr_PhyInitCmplt_MSB  1
#define csr_PhyInitCmplt_LSB  1
#define csr_PhyInitCmplt_MASK 0x2
#define csr_PhyTrngFail_RANGE  2:2
#define csr_PhyTrngFail_BITS   0:0
#define csr_PhyTrngFail_MSB  2
#define csr_PhyTrngFail_LSB  2
#define csr_PhyTrngFail_MASK 0x4
#define csr_PhyFWReserved_RANGE  7:3
#define csr_PhyFWReserved_BITS   4:0
#define csr_PhyFWReserved_MSB  7
#define csr_PhyFWReserved_LSB  3
#define csr_PhyFWReserved_MASK 0xf8
#define csr_PhyEccErr_RANGE  8:8
#define csr_PhyEccErr_BITS   0:0
#define csr_PhyEccErr_MSB  8
#define csr_PhyEccErr_LSB  8
#define csr_PhyEccErr_MASK 0x100
#define csr_PhyRxTxPPTErr_RANGE  9:9
#define csr_PhyRxTxPPTErr_BITS   0:0
#define csr_PhyRxTxPPTErr_MSB  9
#define csr_PhyRxTxPPTErr_LSB  9
#define csr_PhyRxTxPPTErr_MASK 0x200
#define csr_PhyRxFifoCheckErr_RANGE  10:10
#define csr_PhyRxFifoCheckErr_BITS   0:0
#define csr_PhyRxFifoCheckErr_MSB  10
#define csr_PhyRxFifoCheckErr_LSB  10
#define csr_PhyRxFifoCheckErr_MASK 0x400
#define csr_PhyD5ACSM0ParityErr_RANGE  11:11
#define csr_PhyD5ACSM0ParityErr_BITS   0:0
#define csr_PhyD5ACSM0ParityErr_MSB  11
#define csr_PhyD5ACSM0ParityErr_LSB  11
#define csr_PhyD5ACSM0ParityErr_MASK 0x800
#define csr_PhyD5ACSM1ParityErr_RANGE  12:12
#define csr_PhyD5ACSM1ParityErr_BITS   0:0
#define csr_PhyD5ACSM1ParityErr_MSB  12
#define csr_PhyD5ACSM1ParityErr_LSB  12
#define csr_PhyD5ACSM1ParityErr_MASK 0x1000
#define csr_PhyAnibRcvErr_RANGE  13:13
#define csr_PhyAnibRcvErr_BITS   0:0
#define csr_PhyAnibRcvErr_MSB  13
#define csr_PhyAnibRcvErr_LSB  13
#define csr_PhyAnibRcvErr_MASK 0x2000
#define csr_PhyBsiInt_RANGE  14:14
#define csr_PhyBsiInt_BITS   0:0
#define csr_PhyBsiInt_MSB  14
#define csr_PhyBsiInt_LSB  14
#define csr_PhyBsiInt_MASK 0x4000
#define csr_PhyStickyUnlockErr_RANGE  15:15
#define csr_PhyStickyUnlockErr_BITS   0:0
#define csr_PhyStickyUnlockErr_MSB  15
#define csr_PhyStickyUnlockErr_LSB  15
#define csr_PhyStickyUnlockErr_MASK 0x8000
#define csr_PGCR_RANGE  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (((define_pubRev < 0x0350) ? (((define_pubRev < 0x0340) ? (((define_pubRev < 0x0330) ? (((define_pubRev < 0x0310) ? (((define_pubRev < 0x0241) ? (3:0) : (8:0))) : (8:0))) : (8:0))) : (8:0))) : (8:0))) : (8:0))) : (8:0))) : (8:0))) : (8:0))) : (8:0))) : (8:0))
#define csr_PGCR_BITS   ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (((define_pubRev < 0x0350) ? (((define_pubRev < 0x0340) ? (((define_pubRev < 0x0330) ? (((define_pubRev < 0x0310) ? (((define_pubRev < 0x0241) ? (3:0) : (8:0))) : (8:0))) : (8:0))) : (8:0))) : (8:0))) : (8:0))) : (8:0))) : (8:0))) : (8:0))) : (8:0))) : (8:0))
#define csr_PGCR_MSB  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (((define_pubRev < 0x0350) ? (((define_pubRev < 0x0340) ? (((define_pubRev < 0x0330) ? (((define_pubRev < 0x0310) ? (((define_pubRev < 0x0241) ? (3) : (8))) : (8))) : (8))) : (8))) : (8))) : (8))) : (8))) : (8))) : (8))) : (8))) : (8))
#define csr_PGCR_LSB  0
#define csr_PGCR_MASK ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (((define_pubRev < 0x0350) ? (((define_pubRev < 0x0340) ? (((define_pubRev < 0x0330) ? (((define_pubRev < 0x0310) ? (((define_pubRev < 0x0241) ? (0xf) : (0x1ff))) : (0x1ff))) : (0x1ff))) : (0x1ff))) : (0x1ff))) : (0x1ff))) : (0x1ff))) : (0x1ff))) : (0x1ff))) : (0x1ff))) : (0x1ff))
#define csr_RxClkRiseFallMode_RANGE  0:0
#define csr_RxClkRiseFallMode_BITS   0:0
#define csr_RxClkRiseFallMode_MSB  0
#define csr_RxClkRiseFallMode_LSB  0
#define csr_RxClkRiseFallMode_MASK 0x1
#define csr_DfiCtrlRxFifoRst_RANGE  1:1
#define csr_DfiCtrlRxFifoRst_BITS   0:0
#define csr_DfiCtrlRxFifoRst_MSB  1
#define csr_DfiCtrlRxFifoRst_LSB  1
#define csr_DfiCtrlRxFifoRst_MASK 0x2
#define csr_MAlertAsync_RANGE  2:2
#define csr_MAlertAsync_BITS   0:0
#define csr_MAlertAsync_MSB  2
#define csr_MAlertAsync_LSB  2
#define csr_MAlertAsync_MASK 0x4
#define csr_HardMacroOverride_RANGE  4:3
#define csr_HardMacroOverride_BITS   1:0
#define csr_HardMacroOverride_MSB  4
#define csr_HardMacroOverride_LSB  3
#define csr_HardMacroOverride_MASK 0x18
#define csr_PubCfgClkGateDisable_RANGE  5:5
#define csr_PubCfgClkGateDisable_BITS   0:0
#define csr_PubCfgClkGateDisable_MSB  5
#define csr_PubCfgClkGateDisable_LSB  5
#define csr_PubCfgClkGateDisable_MASK 0x20
#define csr_PubPreCfgClkGateDisable_RANGE  6:6
#define csr_PubPreCfgClkGateDisable_BITS   0:0
#define csr_PubPreCfgClkGateDisable_MSB  6
#define csr_PubPreCfgClkGateDisable_LSB  6
#define csr_PubPreCfgClkGateDisable_MASK 0x40
#define csr_BsiInterfaceEnable_RANGE  7:7
#define csr_BsiInterfaceEnable_BITS   0:0
#define csr_BsiInterfaceEnable_MSB  7
#define csr_BsiInterfaceEnable_LSB  7
#define csr_BsiInterfaceEnable_MASK 0x80
#define csr_LPGaterDis_RANGE  8:8
#define csr_LPGaterDis_BITS   0:0
#define csr_LPGaterDis_MSB  8
#define csr_LPGaterDis_LSB  8
#define csr_LPGaterDis_MASK 0x100
#define csr_PreSequenceReg0b1s2_RANGE  8:0
#define csr_PreSequenceReg0b1s2_BITS   8:0
#define csr_PreSequenceReg0b1s2_MSB  8
#define csr_PreSequenceReg0b1s2_LSB  0
#define csr_PreSequenceReg0b1s2_MASK 0x1ff
#define csr_Seq0BGPR5_RANGE  15:0
#define csr_Seq0BGPR5_BITS   15:0
#define csr_Seq0BGPR5_MSB  15
#define csr_Seq0BGPR5_LSB  0
#define csr_Seq0BGPR5_MASK 0xffff
#define csr_SequenceReg0b73s1_RANGE  15:0
#define csr_SequenceReg0b73s1_BITS   15:0
#define csr_SequenceReg0b73s1_MSB  15
#define csr_SequenceReg0b73s1_LSB  0
#define csr_SequenceReg0b73s1_MASK 0xffff
#define csr_SequenceReg0b158s2_RANGE  8:0
#define csr_SequenceReg0b158s2_BITS   8:0
#define csr_SequenceReg0b158s2_MSB  8
#define csr_SequenceReg0b158s2_LSB  0
#define csr_SequenceReg0b158s2_MASK 0x1ff
#define csr_AcsmSeq0x5_RANGE  15:0
#define csr_AcsmSeq0x5_BITS   15:0
#define csr_AcsmSeq0x5_MSB  15
#define csr_AcsmSeq0x5_LSB  0
#define csr_AcsmSeq0x5_MASK 0xffff
#define csr_AcsmMclkDly5_RANGE  7:0
#define csr_AcsmMclkDly5_BITS   7:0
#define csr_AcsmMclkDly5_MSB  7
#define csr_AcsmMclkDly5_LSB  0
#define csr_AcsmMclkDly5_MASK 0xff
#define csr_AcsmDdrWe5_RANGE  8:8
#define csr_AcsmDdrWe5_BITS   0:0
#define csr_AcsmDdrWe5_MSB  8
#define csr_AcsmDdrWe5_LSB  8
#define csr_AcsmDdrWe5_MASK 0x100
#define csr_AcsmDdrCas5_RANGE  9:9
#define csr_AcsmDdrCas5_BITS   0:0
#define csr_AcsmDdrCas5_MSB  9
#define csr_AcsmDdrCas5_LSB  9
#define csr_AcsmDdrCas5_MASK 0x200
#define csr_AcsmDdrRas5_RANGE  10:10
#define csr_AcsmDdrRas5_BITS   0:0
#define csr_AcsmDdrRas5_MSB  10
#define csr_AcsmDdrRas5_LSB  10
#define csr_AcsmDdrRas5_MASK 0x400
#define csr_AcsmDdrCkeSet5_RANGE  11:11
#define csr_AcsmDdrCkeSet5_BITS   0:0
#define csr_AcsmDdrCkeSet5_MSB  11
#define csr_AcsmDdrCkeSet5_LSB  11
#define csr_AcsmDdrCkeSet5_MASK 0x800
#define csr_AcsmDdrCkeClr5_RANGE  12:12
#define csr_AcsmDdrCkeClr5_BITS   0:0
#define csr_AcsmDdrCkeClr5_MSB  12
#define csr_AcsmDdrCkeClr5_LSB  12
#define csr_AcsmDdrCkeClr5_MASK 0x1000
#define csr_AcsmSeqGateCmd5_RANGE  13:13
#define csr_AcsmSeqGateCmd5_BITS   0:0
#define csr_AcsmSeqGateCmd5_MSB  13
#define csr_AcsmSeqGateCmd5_LSB  13
#define csr_AcsmSeqGateCmd5_MASK 0x2000
#define csr_AcsmSeqTerm5_RANGE  14:14
#define csr_AcsmSeqTerm5_BITS   0:0
#define csr_AcsmSeqTerm5_MSB  14
#define csr_AcsmSeqTerm5_LSB  14
#define csr_AcsmSeqTerm5_MASK 0x4000
#define csr_AcsmLp3Ca35_RANGE  15:15
#define csr_AcsmLp3Ca35_BITS   0:0
#define csr_AcsmLp3Ca35_MSB  15
#define csr_AcsmLp3Ca35_LSB  15
#define csr_AcsmLp3Ca35_MASK 0x8000
#define csr_DbPowerDownStatic_RANGE  9:0
#define csr_DbPowerDownStatic_BITS   9:0
#define csr_DbPowerDownStatic_MSB  9
#define csr_DbPowerDownStatic_LSB  0
#define csr_DbPowerDownStatic_MASK 0x3ff
#define csr_DbTxPowerDownStatic_RANGE  9:0
#define csr_DbTxPowerDownStatic_BITS   9:0
#define csr_DbTxPowerDownStatic_MSB  9
#define csr_DbTxPowerDownStatic_LSB  0
#define csr_DbTxPowerDownStatic_MASK 0x3ff
#define csr_Dq5LnSelTg1_RANGE  2:0
#define csr_Dq5LnSelTg1_BITS   2:0
#define csr_Dq5LnSelTg1_MSB  2
#define csr_Dq5LnSelTg1_LSB  0
#define csr_Dq5LnSelTg1_MASK 0x7
#define csr_MapCAA5toDfi_RANGE  3:0
#define csr_MapCAA5toDfi_BITS   3:0
#define csr_MapCAA5toDfi_MSB  3
#define csr_MapCAA5toDfi_LSB  0
#define csr_MapCAA5toDfi_MASK 0xf
#define csr_PostSequenceReg0b0s0_RANGE  15:0
#define csr_PostSequenceReg0b0s0_BITS   15:0
#define csr_PostSequenceReg0b0s0_MSB  15
#define csr_PostSequenceReg0b0s0_LSB  0
#define csr_PostSequenceReg0b0s0_MASK 0xffff
#define csr_Seq0BGPR6_RANGE  15:0
#define csr_Seq0BGPR6_BITS   15:0
#define csr_Seq0BGPR6_MSB  15
#define csr_Seq0BGPR6_LSB  0
#define csr_Seq0BGPR6_MASK 0xffff
#define csr_SequenceReg0b73s2_RANGE  8:0
#define csr_SequenceReg0b73s2_BITS   8:0
#define csr_SequenceReg0b73s2_MSB  8
#define csr_SequenceReg0b73s2_LSB  0
#define csr_SequenceReg0b73s2_MASK 0x1ff
#define csr_SequenceReg0b159s0_RANGE  15:0
#define csr_SequenceReg0b159s0_BITS   15:0
#define csr_SequenceReg0b159s0_MSB  15
#define csr_SequenceReg0b159s0_LSB  0
#define csr_SequenceReg0b159s0_MASK 0xffff
#define csr_AcsmSeq0x6_RANGE  15:0
#define csr_AcsmSeq0x6_BITS   15:0
#define csr_AcsmSeq0x6_MSB  15
#define csr_AcsmSeq0x6_LSB  0
#define csr_AcsmSeq0x6_MASK 0xffff
#define csr_AcsmMclkDly6_RANGE  7:0
#define csr_AcsmMclkDly6_BITS   7:0
#define csr_AcsmMclkDly6_MSB  7
#define csr_AcsmMclkDly6_LSB  0
#define csr_AcsmMclkDly6_MASK 0xff
#define csr_AcsmDdrWe6_RANGE  8:8
#define csr_AcsmDdrWe6_BITS   0:0
#define csr_AcsmDdrWe6_MSB  8
#define csr_AcsmDdrWe6_LSB  8
#define csr_AcsmDdrWe6_MASK 0x100
#define csr_AcsmDdrCas6_RANGE  9:9
#define csr_AcsmDdrCas6_BITS   0:0
#define csr_AcsmDdrCas6_MSB  9
#define csr_AcsmDdrCas6_LSB  9
#define csr_AcsmDdrCas6_MASK 0x200
#define csr_AcsmDdrRas6_RANGE  10:10
#define csr_AcsmDdrRas6_BITS   0:0
#define csr_AcsmDdrRas6_MSB  10
#define csr_AcsmDdrRas6_LSB  10
#define csr_AcsmDdrRas6_MASK 0x400
#define csr_AcsmDdrCkeSet6_RANGE  11:11
#define csr_AcsmDdrCkeSet6_BITS   0:0
#define csr_AcsmDdrCkeSet6_MSB  11
#define csr_AcsmDdrCkeSet6_LSB  11
#define csr_AcsmDdrCkeSet6_MASK 0x800
#define csr_AcsmDdrCkeClr6_RANGE  12:12
#define csr_AcsmDdrCkeClr6_BITS   0:0
#define csr_AcsmDdrCkeClr6_MSB  12
#define csr_AcsmDdrCkeClr6_LSB  12
#define csr_AcsmDdrCkeClr6_MASK 0x1000
#define csr_AcsmSeqGateCmd6_RANGE  13:13
#define csr_AcsmSeqGateCmd6_BITS   0:0
#define csr_AcsmSeqGateCmd6_MSB  13
#define csr_AcsmSeqGateCmd6_LSB  13
#define csr_AcsmSeqGateCmd6_MASK 0x2000
#define csr_AcsmSeqTerm6_RANGE  14:14
#define csr_AcsmSeqTerm6_BITS   0:0
#define csr_AcsmSeqTerm6_MSB  14
#define csr_AcsmSeqTerm6_LSB  14
#define csr_AcsmSeqTerm6_MASK 0x4000
#define csr_AcsmLp3Ca36_RANGE  15:15
#define csr_AcsmLp3Ca36_BITS   0:0
#define csr_AcsmLp3Ca36_MSB  15
#define csr_AcsmLp3Ca36_LSB  15
#define csr_AcsmLp3Ca36_MASK 0x8000
#define csr_DbPowerDownDynEn_RANGE  1:0
#define csr_DbPowerDownDynEn_BITS   1:0
#define csr_DbPowerDownDynEn_MSB  1
#define csr_DbPowerDownDynEn_LSB  0
#define csr_DbPowerDownDynEn_MASK 0x3
#define csr_DbTxPowerDownDynEn_RANGE  0:0
#define csr_DbTxPowerDownDynEn_BITS   0:0
#define csr_DbTxPowerDownDynEn_MSB  0
#define csr_DbTxPowerDownDynEn_LSB  0
#define csr_DbTxPowerDownDynEn_MASK 0x1
#define csr_DbRxPowerDownDynEn_RANGE  1:1
#define csr_DbRxPowerDownDynEn_BITS   0:0
#define csr_DbRxPowerDownDynEn_MSB  1
#define csr_DbRxPowerDownDynEn_LSB  1
#define csr_DbRxPowerDownDynEn_MASK 0x2
#define csr_Dq6LnSelTg1_RANGE  2:0
#define csr_Dq6LnSelTg1_BITS   2:0
#define csr_Dq6LnSelTg1_MSB  2
#define csr_Dq6LnSelTg1_LSB  0
#define csr_Dq6LnSelTg1_MASK 0x7
#define csr_MapCAA6toDfi_RANGE  3:0
#define csr_MapCAA6toDfi_BITS   3:0
#define csr_MapCAA6toDfi_MSB  3
#define csr_MapCAA6toDfi_LSB  0
#define csr_MapCAA6toDfi_MASK 0xf
#define csr_FreqFsp_RANGE  3:0
#define csr_FreqFsp_BITS   3:0
#define csr_FreqFsp_MSB  3
#define csr_FreqFsp_LSB  0
#define csr_FreqFsp_MASK 0xf
#define csr_FreqFsp0_RANGE  1:0
#define csr_FreqFsp0_BITS   1:0
#define csr_FreqFsp0_MSB  1
#define csr_FreqFsp0_LSB  0
#define csr_FreqFsp0_MASK 0x3
#define csr_FreqFsp1_RANGE  3:2
#define csr_FreqFsp1_BITS   1:0
#define csr_FreqFsp1_MSB  3
#define csr_FreqFsp1_LSB  2
#define csr_FreqFsp1_MASK 0xc
#define csr_PostSequenceReg0b0s1_RANGE  15:0
#define csr_PostSequenceReg0b0s1_BITS   15:0
#define csr_PostSequenceReg0b0s1_MSB  15
#define csr_PostSequenceReg0b0s1_LSB  0
#define csr_PostSequenceReg0b0s1_MASK 0xffff
#define csr_Seq0BGPR7_RANGE  15:0
#define csr_Seq0BGPR7_BITS   15:0
#define csr_Seq0BGPR7_MSB  15
#define csr_Seq0BGPR7_LSB  0
#define csr_Seq0BGPR7_MASK 0xffff
#define csr_SequenceReg0b74s0_RANGE  15:0
#define csr_SequenceReg0b74s0_BITS   15:0
#define csr_SequenceReg0b74s0_MSB  15
#define csr_SequenceReg0b74s0_LSB  0
#define csr_SequenceReg0b74s0_MASK 0xffff
#define csr_SequenceReg0b159s1_RANGE  15:0
#define csr_SequenceReg0b159s1_BITS   15:0
#define csr_SequenceReg0b159s1_MSB  15
#define csr_SequenceReg0b159s1_LSB  0
#define csr_SequenceReg0b159s1_MASK 0xffff
#define csr_TestBumpCntrl1_RANGE  15:0
#define csr_TestBumpCntrl1_BITS   15:0
#define csr_TestBumpCntrl1_MSB  15
#define csr_TestBumpCntrl1_LSB  0
#define csr_TestBumpCntrl1_MASK 0xffff
#define csr_TestMajorMode_RANGE  2:0
#define csr_TestMajorMode_BITS   2:0
#define csr_TestMajorMode_MSB  2
#define csr_TestMajorMode_LSB  0
#define csr_TestMajorMode_MASK 0x7
#define csr_TestBiasBypassEn_RANGE  3:3
#define csr_TestBiasBypassEn_BITS   0:0
#define csr_TestBiasBypassEn_MSB  3
#define csr_TestBiasBypassEn_LSB  3
#define csr_TestBiasBypassEn_MASK 0x8
#define csr_TestAnalogOutCtrl_RANGE  7:4
#define csr_TestAnalogOutCtrl_BITS   3:0
#define csr_TestAnalogOutCtrl_MSB  7
#define csr_TestAnalogOutCtrl_LSB  4
#define csr_TestAnalogOutCtrl_MASK 0xf0
#define csr_TestGainCurrAdj_RANGE  12:8
#define csr_TestGainCurrAdj_BITS   4:0
#define csr_TestGainCurrAdj_MSB  12
#define csr_TestGainCurrAdj_LSB  8
#define csr_TestGainCurrAdj_MASK 0x1f00
#define csr_TestSelExternalVref_RANGE  13:13
#define csr_TestSelExternalVref_BITS   0:0
#define csr_TestSelExternalVref_MSB  13
#define csr_TestSelExternalVref_LSB  13
#define csr_TestSelExternalVref_MASK 0x2000
#define csr_TestExtVrefRange_RANGE  14:14
#define csr_TestExtVrefRange_BITS   0:0
#define csr_TestExtVrefRange_MSB  14
#define csr_TestExtVrefRange_LSB  14
#define csr_TestExtVrefRange_MASK 0x4000
#define csr_TestPowerGateEn_RANGE  15:15
#define csr_TestPowerGateEn_BITS   0:0
#define csr_TestPowerGateEn_MSB  15
#define csr_TestPowerGateEn_LSB  15
#define csr_TestPowerGateEn_MASK 0x8000
#define csr_AcsmSeq0x7_RANGE  15:0
#define csr_AcsmSeq0x7_BITS   15:0
#define csr_AcsmSeq0x7_MSB  15
#define csr_AcsmSeq0x7_LSB  0
#define csr_AcsmSeq0x7_MASK 0xffff
#define csr_AcsmMclkDly7_RANGE  7:0
#define csr_AcsmMclkDly7_BITS   7:0
#define csr_AcsmMclkDly7_MSB  7
#define csr_AcsmMclkDly7_LSB  0
#define csr_AcsmMclkDly7_MASK 0xff
#define csr_AcsmDdrWe7_RANGE  8:8
#define csr_AcsmDdrWe7_BITS   0:0
#define csr_AcsmDdrWe7_MSB  8
#define csr_AcsmDdrWe7_LSB  8
#define csr_AcsmDdrWe7_MASK 0x100
#define csr_AcsmDdrCas7_RANGE  9:9
#define csr_AcsmDdrCas7_BITS   0:0
#define csr_AcsmDdrCas7_MSB  9
#define csr_AcsmDdrCas7_LSB  9
#define csr_AcsmDdrCas7_MASK 0x200
#define csr_AcsmDdrRas7_RANGE  10:10
#define csr_AcsmDdrRas7_BITS   0:0
#define csr_AcsmDdrRas7_MSB  10
#define csr_AcsmDdrRas7_LSB  10
#define csr_AcsmDdrRas7_MASK 0x400
#define csr_AcsmDdrCkeSet7_RANGE  11:11
#define csr_AcsmDdrCkeSet7_BITS   0:0
#define csr_AcsmDdrCkeSet7_MSB  11
#define csr_AcsmDdrCkeSet7_LSB  11
#define csr_AcsmDdrCkeSet7_MASK 0x800
#define csr_AcsmDdrCkeClr7_RANGE  12:12
#define csr_AcsmDdrCkeClr7_BITS   0:0
#define csr_AcsmDdrCkeClr7_MSB  12
#define csr_AcsmDdrCkeClr7_LSB  12
#define csr_AcsmDdrCkeClr7_MASK 0x1000
#define csr_AcsmSeqGateCmd7_RANGE  13:13
#define csr_AcsmSeqGateCmd7_BITS   0:0
#define csr_AcsmSeqGateCmd7_MSB  13
#define csr_AcsmSeqGateCmd7_LSB  13
#define csr_AcsmSeqGateCmd7_MASK 0x2000
#define csr_AcsmSeqTerm7_RANGE  14:14
#define csr_AcsmSeqTerm7_BITS   0:0
#define csr_AcsmSeqTerm7_MSB  14
#define csr_AcsmSeqTerm7_LSB  14
#define csr_AcsmSeqTerm7_MASK 0x4000
#define csr_AcsmLp3Ca37_RANGE  15:15
#define csr_AcsmLp3Ca37_BITS   0:0
#define csr_AcsmLp3Ca37_MSB  15
#define csr_AcsmLp3Ca37_LSB  15
#define csr_AcsmLp3Ca37_MASK 0x8000
#define csr_Dq7LnSelTg1_RANGE  2:0
#define csr_Dq7LnSelTg1_BITS   2:0
#define csr_Dq7LnSelTg1_MSB  2
#define csr_Dq7LnSelTg1_LSB  0
#define csr_Dq7LnSelTg1_MASK 0x7
#define csr_MapCAA7toDfi_RANGE  3:0
#define csr_MapCAA7toDfi_BITS   3:0
#define csr_MapCAA7toDfi_MSB  3
#define csr_MapCAA7toDfi_LSB  0
#define csr_MapCAA7toDfi_MASK 0xf
#define csr_PhyInterruptOverride_RANGE  15:0
#define csr_PhyInterruptOverride_BITS   15:0
#define csr_PhyInterruptOverride_MSB  15
#define csr_PhyInterruptOverride_LSB  0
#define csr_PhyInterruptOverride_MASK 0xffff
#define csr_PostSequenceReg0b0s2_RANGE  8:0
#define csr_PostSequenceReg0b0s2_BITS   8:0
#define csr_PostSequenceReg0b0s2_MSB  8
#define csr_PostSequenceReg0b0s2_LSB  0
#define csr_PostSequenceReg0b0s2_MASK 0x1ff
#define csr_Seq0BGPR8_RANGE  15:0
#define csr_Seq0BGPR8_BITS   15:0
#define csr_Seq0BGPR8_MSB  15
#define csr_Seq0BGPR8_LSB  0
#define csr_Seq0BGPR8_MASK 0xffff
#define csr_SequenceReg0b74s1_RANGE  15:0
#define csr_SequenceReg0b74s1_BITS   15:0
#define csr_SequenceReg0b74s1_MSB  15
#define csr_SequenceReg0b74s1_LSB  0
#define csr_SequenceReg0b74s1_MASK 0xffff
#define csr_SequenceReg0b159s2_RANGE  8:0
#define csr_SequenceReg0b159s2_BITS   8:0
#define csr_SequenceReg0b159s2_MSB  8
#define csr_SequenceReg0b159s2_LSB  0
#define csr_SequenceReg0b159s2_MASK 0x1ff
#define csr_AcsmSeq0x8_RANGE  15:0
#define csr_AcsmSeq0x8_BITS   15:0
#define csr_AcsmSeq0x8_MSB  15
#define csr_AcsmSeq0x8_LSB  0
#define csr_AcsmSeq0x8_MASK 0xffff
#define csr_AcsmMclkDly8_RANGE  7:0
#define csr_AcsmMclkDly8_BITS   7:0
#define csr_AcsmMclkDly8_MSB  7
#define csr_AcsmMclkDly8_LSB  0
#define csr_AcsmMclkDly8_MASK 0xff
#define csr_AcsmDdrWe8_RANGE  8:8
#define csr_AcsmDdrWe8_BITS   0:0
#define csr_AcsmDdrWe8_MSB  8
#define csr_AcsmDdrWe8_LSB  8
#define csr_AcsmDdrWe8_MASK 0x100
#define csr_AcsmDdrCas8_RANGE  9:9
#define csr_AcsmDdrCas8_BITS   0:0
#define csr_AcsmDdrCas8_MSB  9
#define csr_AcsmDdrCas8_LSB  9
#define csr_AcsmDdrCas8_MASK 0x200
#define csr_AcsmDdrRas8_RANGE  10:10
#define csr_AcsmDdrRas8_BITS   0:0
#define csr_AcsmDdrRas8_MSB  10
#define csr_AcsmDdrRas8_LSB  10
#define csr_AcsmDdrRas8_MASK 0x400
#define csr_AcsmDdrCkeSet8_RANGE  11:11
#define csr_AcsmDdrCkeSet8_BITS   0:0
#define csr_AcsmDdrCkeSet8_MSB  11
#define csr_AcsmDdrCkeSet8_LSB  11
#define csr_AcsmDdrCkeSet8_MASK 0x800
#define csr_AcsmDdrCkeClr8_RANGE  12:12
#define csr_AcsmDdrCkeClr8_BITS   0:0
#define csr_AcsmDdrCkeClr8_MSB  12
#define csr_AcsmDdrCkeClr8_LSB  12
#define csr_AcsmDdrCkeClr8_MASK 0x1000
#define csr_AcsmSeqGateCmd8_RANGE  13:13
#define csr_AcsmSeqGateCmd8_BITS   0:0
#define csr_AcsmSeqGateCmd8_MSB  13
#define csr_AcsmSeqGateCmd8_LSB  13
#define csr_AcsmSeqGateCmd8_MASK 0x2000
#define csr_AcsmSeqTerm8_RANGE  14:14
#define csr_AcsmSeqTerm8_BITS   0:0
#define csr_AcsmSeqTerm8_MSB  14
#define csr_AcsmSeqTerm8_LSB  14
#define csr_AcsmSeqTerm8_MASK 0x4000
#define csr_AcsmLp3Ca38_RANGE  15:15
#define csr_AcsmLp3Ca38_BITS   0:0
#define csr_AcsmLp3Ca38_MSB  15
#define csr_AcsmLp3Ca38_LSB  15
#define csr_AcsmLp3Ca38_MASK 0x8000
#define csr_CalUclkInfo_RANGE  10:0
#define csr_CalUclkInfo_BITS   10:0
#define csr_CalUclkInfo_MSB  10
#define csr_CalUclkInfo_LSB  0
#define csr_CalUclkInfo_MASK 0x7ff
#define csr_CalUClkTicksPer1uS_RANGE  10:0
#define csr_CalUClkTicksPer1uS_BITS   10:0
#define csr_CalUClkTicksPer1uS_MSB  10
#define csr_CalUClkTicksPer1uS_LSB  0
#define csr_CalUClkTicksPer1uS_MASK 0x7ff
#define csr_Dq0LnSelTg2_RANGE  2:0
#define csr_Dq0LnSelTg2_BITS   2:0
#define csr_Dq0LnSelTg2_MSB  2
#define csr_Dq0LnSelTg2_LSB  0
#define csr_Dq0LnSelTg2_MASK 0x7
#define csr_MapCAA8toDfi_RANGE  3:0
#define csr_MapCAA8toDfi_BITS   3:0
#define csr_MapCAA8toDfi_MSB  3
#define csr_MapCAA8toDfi_LSB  0
#define csr_MapCAA8toDfi_MASK 0xf
#define csr_ANIBReserved_RANGE  11:0
#define csr_ANIBReserved_BITS   11:0
#define csr_ANIBReserved_MSB  11
#define csr_ANIBReserved_LSB  0
#define csr_ANIBReserved_MASK 0xfff
#define csr_DBYTEReserved_RANGE  11:0
#define csr_DBYTEReserved_BITS   11:0
#define csr_DBYTEReserved_MSB  11
#define csr_DBYTEReserved_LSB  0
#define csr_DBYTEReserved_MASK 0xfff
#define csr_PostSequenceReg0b1s0_RANGE  15:0
#define csr_PostSequenceReg0b1s0_BITS   15:0
#define csr_PostSequenceReg0b1s0_MSB  15
#define csr_PostSequenceReg0b1s0_LSB  0
#define csr_PostSequenceReg0b1s0_MASK 0xffff
#define csr_Seq0BGPR9_RANGE  15:0
#define csr_Seq0BGPR9_BITS   15:0
#define csr_Seq0BGPR9_MSB  15
#define csr_Seq0BGPR9_LSB  0
#define csr_Seq0BGPR9_MASK 0xffff
#define csr_SequenceReg0b74s2_RANGE  8:0
#define csr_SequenceReg0b74s2_BITS   8:0
#define csr_SequenceReg0b74s2_MSB  8
#define csr_SequenceReg0b74s2_LSB  0
#define csr_SequenceReg0b74s2_MASK 0x1ff
#define csr_SequenceReg0b160s0_RANGE  15:0
#define csr_SequenceReg0b160s0_BITS   15:0
#define csr_SequenceReg0b160s0_MSB  15
#define csr_SequenceReg0b160s0_LSB  0
#define csr_SequenceReg0b160s0_MASK 0xffff
#define csr_AcsmSeq0x9_RANGE  15:0
#define csr_AcsmSeq0x9_BITS   15:0
#define csr_AcsmSeq0x9_MSB  15
#define csr_AcsmSeq0x9_LSB  0
#define csr_AcsmSeq0x9_MASK 0xffff
#define csr_AcsmMclkDly9_RANGE  7:0
#define csr_AcsmMclkDly9_BITS   7:0
#define csr_AcsmMclkDly9_MSB  7
#define csr_AcsmMclkDly9_LSB  0
#define csr_AcsmMclkDly9_MASK 0xff
#define csr_AcsmDdrWe9_RANGE  8:8
#define csr_AcsmDdrWe9_BITS   0:0
#define csr_AcsmDdrWe9_MSB  8
#define csr_AcsmDdrWe9_LSB  8
#define csr_AcsmDdrWe9_MASK 0x100
#define csr_AcsmDdrCas9_RANGE  9:9
#define csr_AcsmDdrCas9_BITS   0:0
#define csr_AcsmDdrCas9_MSB  9
#define csr_AcsmDdrCas9_LSB  9
#define csr_AcsmDdrCas9_MASK 0x200
#define csr_AcsmDdrRas9_RANGE  10:10
#define csr_AcsmDdrRas9_BITS   0:0
#define csr_AcsmDdrRas9_MSB  10
#define csr_AcsmDdrRas9_LSB  10
#define csr_AcsmDdrRas9_MASK 0x400
#define csr_AcsmDdrCkeSet9_RANGE  11:11
#define csr_AcsmDdrCkeSet9_BITS   0:0
#define csr_AcsmDdrCkeSet9_MSB  11
#define csr_AcsmDdrCkeSet9_LSB  11
#define csr_AcsmDdrCkeSet9_MASK 0x800
#define csr_AcsmDdrCkeClr9_RANGE  12:12
#define csr_AcsmDdrCkeClr9_BITS   0:0
#define csr_AcsmDdrCkeClr9_MSB  12
#define csr_AcsmDdrCkeClr9_LSB  12
#define csr_AcsmDdrCkeClr9_MASK 0x1000
#define csr_AcsmSeqGateCmd9_RANGE  13:13
#define csr_AcsmSeqGateCmd9_BITS   0:0
#define csr_AcsmSeqGateCmd9_MSB  13
#define csr_AcsmSeqGateCmd9_LSB  13
#define csr_AcsmSeqGateCmd9_MASK 0x2000
#define csr_AcsmSeqTerm9_RANGE  14:14
#define csr_AcsmSeqTerm9_BITS   0:0
#define csr_AcsmSeqTerm9_MSB  14
#define csr_AcsmSeqTerm9_LSB  14
#define csr_AcsmSeqTerm9_MASK 0x4000
#define csr_AcsmLp3Ca39_RANGE  15:15
#define csr_AcsmLp3Ca39_BITS   0:0
#define csr_AcsmLp3Ca39_MSB  15
#define csr_AcsmLp3Ca39_LSB  15
#define csr_AcsmLp3Ca39_MASK 0x8000
#define csr_Dq1LnSelTg2_RANGE  2:0
#define csr_Dq1LnSelTg2_BITS   2:0
#define csr_Dq1LnSelTg2_MSB  2
#define csr_Dq1LnSelTg2_LSB  0
#define csr_Dq1LnSelTg2_MASK 0x7
#define csr_MapCAA9toDfi_RANGE  3:0
#define csr_MapCAA9toDfi_BITS   3:0
#define csr_MapCAA9toDfi_MSB  3
#define csr_MapCAA9toDfi_LSB  0
#define csr_MapCAA9toDfi_MASK 0xf
#define csr_MTestDtoCtrl_RANGE  0:0
#define csr_MTestDtoCtrl_BITS   0:0
#define csr_MTestDtoCtrl_MSB  0
#define csr_MTestDtoCtrl_LSB  0
#define csr_MTestDtoCtrl_MASK 0x1
#define csr_MTESTdtoEn_RANGE  0:0
#define csr_MTESTdtoEn_BITS   0:0
#define csr_MTESTdtoEn_MSB  0
#define csr_MTESTdtoEn_LSB  0
#define csr_MTESTdtoEn_MASK 0x1
#define csr_DbyteBypassDqDqsDisable_RANGE  0:0
#define csr_DbyteBypassDqDqsDisable_BITS   0:0
#define csr_DbyteBypassDqDqsDisable_MSB  0
#define csr_DbyteBypassDqDqsDisable_LSB  0
#define csr_DbyteBypassDqDqsDisable_MASK 0x1
#define csr_PostSequenceReg0b1s1_RANGE  15:0
#define csr_PostSequenceReg0b1s1_BITS   15:0
#define csr_PostSequenceReg0b1s1_MSB  15
#define csr_PostSequenceReg0b1s1_LSB  0
#define csr_PostSequenceReg0b1s1_MASK 0xffff
#define csr_Seq0BGPR10_RANGE  15:0
#define csr_Seq0BGPR10_BITS   15:0
#define csr_Seq0BGPR10_MSB  15
#define csr_Seq0BGPR10_LSB  0
#define csr_Seq0BGPR10_MASK 0xffff
#define csr_SequenceReg0b75s0_RANGE  15:0
#define csr_SequenceReg0b75s0_BITS   15:0
#define csr_SequenceReg0b75s0_MSB  15
#define csr_SequenceReg0b75s0_LSB  0
#define csr_SequenceReg0b75s0_MASK 0xffff
#define csr_SequenceReg0b160s1_RANGE  15:0
#define csr_SequenceReg0b160s1_BITS   15:0
#define csr_SequenceReg0b160s1_MSB  15
#define csr_SequenceReg0b160s1_LSB  0
#define csr_SequenceReg0b160s1_MASK 0xffff
#define csr_TestBumpCntrl_RANGE  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (((define_pubRev < 0x0350) ? (((define_pubRev < 0x0340) ? (((define_pubRev < 0x0330) ? (((define_pubRev < 0x0310) ? (((define_pubRev < 0x0241) ? (11:0) : (12:0))) : (12:0))) : (12:0))) : (12:0))) : (12:0))) : (12:0))) : (12:0))) : (12:0))) : (12:0))) : (15:0))) : (12:0))
#define csr_TestBumpCntrl_BITS   ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (((define_pubRev < 0x0350) ? (((define_pubRev < 0x0340) ? (((define_pubRev < 0x0330) ? (((define_pubRev < 0x0310) ? (((define_pubRev < 0x0241) ? (11:0) : (12:0))) : (12:0))) : (12:0))) : (12:0))) : (12:0))) : (12:0))) : (12:0))) : (12:0))) : (12:0))) : (15:0))) : (12:0))
#define csr_TestBumpCntrl_MSB  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (((define_pubRev < 0x0350) ? (((define_pubRev < 0x0340) ? (((define_pubRev < 0x0330) ? (((define_pubRev < 0x0310) ? (((define_pubRev < 0x0241) ? (11) : (12))) : (12))) : (12))) : (12))) : (12))) : (12))) : (12))) : (12))) : (12))) : (15))) : (12))
#define csr_TestBumpCntrl_LSB  0
#define csr_TestBumpCntrl_MASK ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (((define_pubRev < 0x0350) ? (((define_pubRev < 0x0340) ? (((define_pubRev < 0x0330) ? (((define_pubRev < 0x0310) ? (((define_pubRev < 0x0241) ? (0xfff) : (0x1fff))) : (0x1fff))) : (0x1fff))) : (0x1fff))) : (0x1fff))) : (0x1fff))) : (0x1fff))) : (0x1fff))) : (0x1fff))) : (0xffff))) : (0x1fff))
#define csr_TestBumpEn_RANGE  1:0
#define csr_TestBumpEn_BITS   1:0
#define csr_TestBumpEn_MSB  1
#define csr_TestBumpEn_LSB  0
#define csr_TestBumpEn_MASK 0x3
#define csr_TestBumpToggle_RANGE  2:2
#define csr_TestBumpToggle_BITS   0:0
#define csr_TestBumpToggle_MSB  2
#define csr_TestBumpToggle_LSB  2
#define csr_TestBumpToggle_MASK 0x4
#define csr_TestBumpDataSel_RANGE  8:3
#define csr_TestBumpDataSel_BITS   5:0
#define csr_TestBumpDataSel_MSB  8
#define csr_TestBumpDataSel_LSB  3
#define csr_TestBumpDataSel_MASK 0x1f8
#define csr_ForceMtestOnAlert_RANGE  9:9
#define csr_ForceMtestOnAlert_BITS   0:0
#define csr_ForceMtestOnAlert_MSB  9
#define csr_ForceMtestOnAlert_LSB  9
#define csr_ForceMtestOnAlert_MASK 0x200
#define csr_TestAnalogOutEn_RANGE  10:10
#define csr_TestAnalogOutEn_BITS   0:0
#define csr_TestAnalogOutEn_MSB  10
#define csr_TestAnalogOutEn_LSB  10
#define csr_TestAnalogOutEn_MASK 0x400
#define csr_EnableMalertDriver_RANGE  11:11
#define csr_EnableMalertDriver_BITS   0:0
#define csr_EnableMalertDriver_MSB  11
#define csr_EnableMalertDriver_LSB  11
#define csr_EnableMalertDriver_MASK 0x800
#define csr_EnableMalertDriverLoopback_RANGE  12:12
#define csr_EnableMalertDriverLoopback_BITS   0:0
#define csr_EnableMalertDriverLoopback_MSB  12
#define csr_EnableMalertDriverLoopback_LSB  12
#define csr_EnableMalertDriverLoopback_MASK 0x1000
#define csr_TestRxVrefDACSel_RANGE  13:13
#define csr_TestRxVrefDACSel_BITS   0:0
#define csr_TestRxVrefDACSel_MSB  13
#define csr_TestRxVrefDACSel_LSB  13
#define csr_TestRxVrefDACSel_MASK 0x2000
#define csr_TestRxPowerdown_RANGE  14:14
#define csr_TestRxPowerdown_BITS   0:0
#define csr_TestRxPowerdown_MSB  14
#define csr_TestRxPowerdown_LSB  14
#define csr_TestRxPowerdown_MASK 0x4000
#define csr_TestRxStandby_RANGE  15:15
#define csr_TestRxStandby_BITS   0:0
#define csr_TestRxStandby_MSB  15
#define csr_TestRxStandby_LSB  15
#define csr_TestRxStandby_MASK 0x8000
#define csr_AcsmSeq0x10_RANGE  15:0
#define csr_AcsmSeq0x10_BITS   15:0
#define csr_AcsmSeq0x10_MSB  15
#define csr_AcsmSeq0x10_LSB  0
#define csr_AcsmSeq0x10_MASK 0xffff
#define csr_AcsmMclkDly10_RANGE  7:0
#define csr_AcsmMclkDly10_BITS   7:0
#define csr_AcsmMclkDly10_MSB  7
#define csr_AcsmMclkDly10_LSB  0
#define csr_AcsmMclkDly10_MASK 0xff
#define csr_AcsmDdrWe10_RANGE  8:8
#define csr_AcsmDdrWe10_BITS   0:0
#define csr_AcsmDdrWe10_MSB  8
#define csr_AcsmDdrWe10_LSB  8
#define csr_AcsmDdrWe10_MASK 0x100
#define csr_AcsmDdrCas10_RANGE  9:9
#define csr_AcsmDdrCas10_BITS   0:0
#define csr_AcsmDdrCas10_MSB  9
#define csr_AcsmDdrCas10_LSB  9
#define csr_AcsmDdrCas10_MASK 0x200
#define csr_AcsmDdrRas10_RANGE  10:10
#define csr_AcsmDdrRas10_BITS   0:0
#define csr_AcsmDdrRas10_MSB  10
#define csr_AcsmDdrRas10_LSB  10
#define csr_AcsmDdrRas10_MASK 0x400
#define csr_AcsmDdrCkeSet10_RANGE  11:11
#define csr_AcsmDdrCkeSet10_BITS   0:0
#define csr_AcsmDdrCkeSet10_MSB  11
#define csr_AcsmDdrCkeSet10_LSB  11
#define csr_AcsmDdrCkeSet10_MASK 0x800
#define csr_AcsmDdrCkeClr10_RANGE  12:12
#define csr_AcsmDdrCkeClr10_BITS   0:0
#define csr_AcsmDdrCkeClr10_MSB  12
#define csr_AcsmDdrCkeClr10_LSB  12
#define csr_AcsmDdrCkeClr10_MASK 0x1000
#define csr_AcsmSeqGateCmd10_RANGE  13:13
#define csr_AcsmSeqGateCmd10_BITS   0:0
#define csr_AcsmSeqGateCmd10_MSB  13
#define csr_AcsmSeqGateCmd10_LSB  13
#define csr_AcsmSeqGateCmd10_MASK 0x2000
#define csr_AcsmSeqTerm10_RANGE  14:14
#define csr_AcsmSeqTerm10_BITS   0:0
#define csr_AcsmSeqTerm10_MSB  14
#define csr_AcsmSeqTerm10_LSB  14
#define csr_AcsmSeqTerm10_MASK 0x4000
#define csr_AcsmLp3Ca310_RANGE  15:15
#define csr_AcsmLp3Ca310_BITS   0:0
#define csr_AcsmLp3Ca310_MSB  15
#define csr_AcsmLp3Ca310_LSB  15
#define csr_AcsmLp3Ca310_MASK 0x8000
#define csr_Dq2LnSelTg2_RANGE  2:0
#define csr_Dq2LnSelTg2_BITS   2:0
#define csr_Dq2LnSelTg2_MSB  2
#define csr_Dq2LnSelTg2_LSB  0
#define csr_Dq2LnSelTg2_MASK 0x7
#define csr_MapCAA10toDfi_RANGE  3:0
#define csr_MapCAA10toDfi_BITS   3:0
#define csr_MapCAA10toDfi_MSB  3
#define csr_MapCAA10toDfi_LSB  0
#define csr_MapCAA10toDfi_MASK 0xf
#define csr_PostSequenceReg0b1s2_RANGE  8:0
#define csr_PostSequenceReg0b1s2_BITS   8:0
#define csr_PostSequenceReg0b1s2_MSB  8
#define csr_PostSequenceReg0b1s2_LSB  0
#define csr_PostSequenceReg0b1s2_MASK 0x1ff
#define csr_Seq0BGPR11_RANGE  15:0
#define csr_Seq0BGPR11_BITS   15:0
#define csr_Seq0BGPR11_MSB  15
#define csr_Seq0BGPR11_LSB  0
#define csr_Seq0BGPR11_MASK 0xffff
#define csr_SequenceReg0b75s1_RANGE  15:0
#define csr_SequenceReg0b75s1_BITS   15:0
#define csr_SequenceReg0b75s1_MSB  15
#define csr_SequenceReg0b75s1_LSB  0
#define csr_SequenceReg0b75s1_MASK 0xffff
#define csr_SequenceReg0b160s2_RANGE  8:0
#define csr_SequenceReg0b160s2_BITS   8:0
#define csr_SequenceReg0b160s2_MSB  8
#define csr_SequenceReg0b160s2_LSB  0
#define csr_SequenceReg0b160s2_MASK 0x1ff
#define csr_Seq0BDLY0_RANGE  15:0
#define csr_Seq0BDLY0_BITS   15:0
#define csr_Seq0BDLY0_MSB  15
#define csr_Seq0BDLY0_LSB  0
#define csr_Seq0BDLY0_MASK 0xffff
#define csr_AcsmSeq0x11_RANGE  15:0
#define csr_AcsmSeq0x11_BITS   15:0
#define csr_AcsmSeq0x11_MSB  15
#define csr_AcsmSeq0x11_LSB  0
#define csr_AcsmSeq0x11_MASK 0xffff
#define csr_AcsmMclkDly11_RANGE  7:0
#define csr_AcsmMclkDly11_BITS   7:0
#define csr_AcsmMclkDly11_MSB  7
#define csr_AcsmMclkDly11_LSB  0
#define csr_AcsmMclkDly11_MASK 0xff
#define csr_AcsmDdrWe11_RANGE  8:8
#define csr_AcsmDdrWe11_BITS   0:0
#define csr_AcsmDdrWe11_MSB  8
#define csr_AcsmDdrWe11_LSB  8
#define csr_AcsmDdrWe11_MASK 0x100
#define csr_AcsmDdrCas11_RANGE  9:9
#define csr_AcsmDdrCas11_BITS   0:0
#define csr_AcsmDdrCas11_MSB  9
#define csr_AcsmDdrCas11_LSB  9
#define csr_AcsmDdrCas11_MASK 0x200
#define csr_AcsmDdrRas11_RANGE  10:10
#define csr_AcsmDdrRas11_BITS   0:0
#define csr_AcsmDdrRas11_MSB  10
#define csr_AcsmDdrRas11_LSB  10
#define csr_AcsmDdrRas11_MASK 0x400
#define csr_AcsmDdrCkeSet11_RANGE  11:11
#define csr_AcsmDdrCkeSet11_BITS   0:0
#define csr_AcsmDdrCkeSet11_MSB  11
#define csr_AcsmDdrCkeSet11_LSB  11
#define csr_AcsmDdrCkeSet11_MASK 0x800
#define csr_AcsmDdrCkeClr11_RANGE  12:12
#define csr_AcsmDdrCkeClr11_BITS   0:0
#define csr_AcsmDdrCkeClr11_MSB  12
#define csr_AcsmDdrCkeClr11_LSB  12
#define csr_AcsmDdrCkeClr11_MASK 0x1000
#define csr_AcsmSeqGateCmd11_RANGE  13:13
#define csr_AcsmSeqGateCmd11_BITS   0:0
#define csr_AcsmSeqGateCmd11_MSB  13
#define csr_AcsmSeqGateCmd11_LSB  13
#define csr_AcsmSeqGateCmd11_MASK 0x2000
#define csr_AcsmSeqTerm11_RANGE  14:14
#define csr_AcsmSeqTerm11_BITS   0:0
#define csr_AcsmSeqTerm11_MSB  14
#define csr_AcsmSeqTerm11_LSB  14
#define csr_AcsmSeqTerm11_MASK 0x4000
#define csr_AcsmLp3Ca311_RANGE  15:15
#define csr_AcsmLp3Ca311_BITS   0:0
#define csr_AcsmLp3Ca311_MSB  15
#define csr_AcsmLp3Ca311_LSB  15
#define csr_AcsmLp3Ca311_MASK 0x8000
#define csr_Dq3LnSelTg2_RANGE  2:0
#define csr_Dq3LnSelTg2_BITS   2:0
#define csr_Dq3LnSelTg2_MSB  2
#define csr_Dq3LnSelTg2_LSB  0
#define csr_Dq3LnSelTg2_MASK 0x7
#define csr_MapCAA11toDfi_RANGE  3:0
#define csr_MapCAA11toDfi_BITS   3:0
#define csr_MapCAA11toDfi_MSB  3
#define csr_MapCAA11toDfi_LSB  0
#define csr_MapCAA11toDfi_MASK 0xf
#define csr_Seq0BDisableFlag0_RANGE  15:0
#define csr_Seq0BDisableFlag0_BITS   15:0
#define csr_Seq0BDisableFlag0_MSB  15
#define csr_Seq0BDisableFlag0_LSB  0
#define csr_Seq0BDisableFlag0_MASK 0xffff
#define csr_Seq0BGPR12_RANGE  15:0
#define csr_Seq0BGPR12_BITS   15:0
#define csr_Seq0BGPR12_MSB  15
#define csr_Seq0BGPR12_LSB  0
#define csr_Seq0BGPR12_MASK 0xffff
#define csr_SequenceReg0b75s2_RANGE  8:0
#define csr_SequenceReg0b75s2_BITS   8:0
#define csr_SequenceReg0b75s2_MSB  8
#define csr_SequenceReg0b75s2_LSB  0
#define csr_SequenceReg0b75s2_MASK 0x1ff
#define csr_SequenceReg0b161s0_RANGE  15:0
#define csr_SequenceReg0b161s0_BITS   15:0
#define csr_SequenceReg0b161s0_MSB  15
#define csr_SequenceReg0b161s0_LSB  0
#define csr_SequenceReg0b161s0_MASK 0xffff
#define csr_Seq0BDLY1_RANGE  15:0
#define csr_Seq0BDLY1_BITS   15:0
#define csr_Seq0BDLY1_MSB  15
#define csr_Seq0BDLY1_LSB  0
#define csr_Seq0BDLY1_MASK 0xffff
#define csr_AcsmSeq0x12_RANGE  15:0
#define csr_AcsmSeq0x12_BITS   15:0
#define csr_AcsmSeq0x12_MSB  15
#define csr_AcsmSeq0x12_LSB  0
#define csr_AcsmSeq0x12_MASK 0xffff
#define csr_AcsmMclkDly12_RANGE  7:0
#define csr_AcsmMclkDly12_BITS   7:0
#define csr_AcsmMclkDly12_MSB  7
#define csr_AcsmMclkDly12_LSB  0
#define csr_AcsmMclkDly12_MASK 0xff
#define csr_AcsmDdrWe12_RANGE  8:8
#define csr_AcsmDdrWe12_BITS   0:0
#define csr_AcsmDdrWe12_MSB  8
#define csr_AcsmDdrWe12_LSB  8
#define csr_AcsmDdrWe12_MASK 0x100
#define csr_AcsmDdrCas12_RANGE  9:9
#define csr_AcsmDdrCas12_BITS   0:0
#define csr_AcsmDdrCas12_MSB  9
#define csr_AcsmDdrCas12_LSB  9
#define csr_AcsmDdrCas12_MASK 0x200
#define csr_AcsmDdrRas12_RANGE  10:10
#define csr_AcsmDdrRas12_BITS   0:0
#define csr_AcsmDdrRas12_MSB  10
#define csr_AcsmDdrRas12_LSB  10
#define csr_AcsmDdrRas12_MASK 0x400
#define csr_AcsmDdrCkeSet12_RANGE  11:11
#define csr_AcsmDdrCkeSet12_BITS   0:0
#define csr_AcsmDdrCkeSet12_MSB  11
#define csr_AcsmDdrCkeSet12_LSB  11
#define csr_AcsmDdrCkeSet12_MASK 0x800
#define csr_AcsmDdrCkeClr12_RANGE  12:12
#define csr_AcsmDdrCkeClr12_BITS   0:0
#define csr_AcsmDdrCkeClr12_MSB  12
#define csr_AcsmDdrCkeClr12_LSB  12
#define csr_AcsmDdrCkeClr12_MASK 0x1000
#define csr_AcsmSeqGateCmd12_RANGE  13:13
#define csr_AcsmSeqGateCmd12_BITS   0:0
#define csr_AcsmSeqGateCmd12_MSB  13
#define csr_AcsmSeqGateCmd12_LSB  13
#define csr_AcsmSeqGateCmd12_MASK 0x2000
#define csr_AcsmSeqTerm12_RANGE  14:14
#define csr_AcsmSeqTerm12_BITS   0:0
#define csr_AcsmSeqTerm12_MSB  14
#define csr_AcsmSeqTerm12_LSB  14
#define csr_AcsmSeqTerm12_MASK 0x4000
#define csr_AcsmLp3Ca312_RANGE  15:15
#define csr_AcsmLp3Ca312_BITS   0:0
#define csr_AcsmLp3Ca312_MSB  15
#define csr_AcsmLp3Ca312_LSB  15
#define csr_AcsmLp3Ca312_MASK 0x8000
#define csr_Dq4LnSelTg2_RANGE  2:0
#define csr_Dq4LnSelTg2_BITS   2:0
#define csr_Dq4LnSelTg2_MSB  2
#define csr_Dq4LnSelTg2_LSB  0
#define csr_Dq4LnSelTg2_MASK 0x7
#define csr_MapCAA12toDfi_RANGE  3:0
#define csr_MapCAA12toDfi_BITS   3:0
#define csr_MapCAA12toDfi_MSB  3
#define csr_MapCAA12toDfi_LSB  0
#define csr_MapCAA12toDfi_MASK 0xf
#define csr_Seq0BDisableFlag1_RANGE  15:0
#define csr_Seq0BDisableFlag1_BITS   15:0
#define csr_Seq0BDisableFlag1_MSB  15
#define csr_Seq0BDisableFlag1_LSB  0
#define csr_Seq0BDisableFlag1_MASK 0xffff
#define csr_Seq0BGPR13_RANGE  15:0
#define csr_Seq0BGPR13_BITS   15:0
#define csr_Seq0BGPR13_MSB  15
#define csr_Seq0BGPR13_LSB  0
#define csr_Seq0BGPR13_MASK 0xffff
#define csr_SequenceReg0b76s0_RANGE  15:0
#define csr_SequenceReg0b76s0_BITS   15:0
#define csr_SequenceReg0b76s0_MSB  15
#define csr_SequenceReg0b76s0_LSB  0
#define csr_SequenceReg0b76s0_MASK 0xffff
#define csr_SequenceReg0b161s1_RANGE  15:0
#define csr_SequenceReg0b161s1_BITS   15:0
#define csr_SequenceReg0b161s1_MSB  15
#define csr_SequenceReg0b161s1_LSB  0
#define csr_SequenceReg0b161s1_MASK 0xffff
#define csr_Seq0BDLY2_RANGE  15:0
#define csr_Seq0BDLY2_BITS   15:0
#define csr_Seq0BDLY2_MSB  15
#define csr_Seq0BDLY2_LSB  0
#define csr_Seq0BDLY2_MASK 0xffff
#define csr_AcsmSeq0x13_RANGE  15:0
#define csr_AcsmSeq0x13_BITS   15:0
#define csr_AcsmSeq0x13_MSB  15
#define csr_AcsmSeq0x13_LSB  0
#define csr_AcsmSeq0x13_MASK 0xffff
#define csr_AcsmMclkDly13_RANGE  7:0
#define csr_AcsmMclkDly13_BITS   7:0
#define csr_AcsmMclkDly13_MSB  7
#define csr_AcsmMclkDly13_LSB  0
#define csr_AcsmMclkDly13_MASK 0xff
#define csr_AcsmDdrWe13_RANGE  8:8
#define csr_AcsmDdrWe13_BITS   0:0
#define csr_AcsmDdrWe13_MSB  8
#define csr_AcsmDdrWe13_LSB  8
#define csr_AcsmDdrWe13_MASK 0x100
#define csr_AcsmDdrCas13_RANGE  9:9
#define csr_AcsmDdrCas13_BITS   0:0
#define csr_AcsmDdrCas13_MSB  9
#define csr_AcsmDdrCas13_LSB  9
#define csr_AcsmDdrCas13_MASK 0x200
#define csr_AcsmDdrRas13_RANGE  10:10
#define csr_AcsmDdrRas13_BITS   0:0
#define csr_AcsmDdrRas13_MSB  10
#define csr_AcsmDdrRas13_LSB  10
#define csr_AcsmDdrRas13_MASK 0x400
#define csr_AcsmDdrCkeSet13_RANGE  11:11
#define csr_AcsmDdrCkeSet13_BITS   0:0
#define csr_AcsmDdrCkeSet13_MSB  11
#define csr_AcsmDdrCkeSet13_LSB  11
#define csr_AcsmDdrCkeSet13_MASK 0x800
#define csr_AcsmDdrCkeClr13_RANGE  12:12
#define csr_AcsmDdrCkeClr13_BITS   0:0
#define csr_AcsmDdrCkeClr13_MSB  12
#define csr_AcsmDdrCkeClr13_LSB  12
#define csr_AcsmDdrCkeClr13_MASK 0x1000
#define csr_AcsmSeqGateCmd13_RANGE  13:13
#define csr_AcsmSeqGateCmd13_BITS   0:0
#define csr_AcsmSeqGateCmd13_MSB  13
#define csr_AcsmSeqGateCmd13_LSB  13
#define csr_AcsmSeqGateCmd13_MASK 0x2000
#define csr_AcsmSeqTerm13_RANGE  14:14
#define csr_AcsmSeqTerm13_BITS   0:0
#define csr_AcsmSeqTerm13_MSB  14
#define csr_AcsmSeqTerm13_LSB  14
#define csr_AcsmSeqTerm13_MASK 0x4000
#define csr_AcsmLp3Ca313_RANGE  15:15
#define csr_AcsmLp3Ca313_BITS   0:0
#define csr_AcsmLp3Ca313_MSB  15
#define csr_AcsmLp3Ca313_LSB  15
#define csr_AcsmLp3Ca313_MASK 0x8000
#define csr_Dq5LnSelTg2_RANGE  2:0
#define csr_Dq5LnSelTg2_BITS   2:0
#define csr_Dq5LnSelTg2_MSB  2
#define csr_Dq5LnSelTg2_LSB  0
#define csr_Dq5LnSelTg2_MASK 0x7
#define csr_MapCAA13toDfi_RANGE  3:0
#define csr_MapCAA13toDfi_BITS   3:0
#define csr_MapCAA13toDfi_MSB  3
#define csr_MapCAA13toDfi_LSB  0
#define csr_MapCAA13toDfi_MASK 0xf
#define csr_Seq0BDisableFlag2_RANGE  15:0
#define csr_Seq0BDisableFlag2_BITS   15:0
#define csr_Seq0BDisableFlag2_MSB  15
#define csr_Seq0BDisableFlag2_LSB  0
#define csr_Seq0BDisableFlag2_MASK 0xffff
#define csr_Seq0BGPR14_RANGE  15:0
#define csr_Seq0BGPR14_BITS   15:0
#define csr_Seq0BGPR14_MSB  15
#define csr_Seq0BGPR14_LSB  0
#define csr_Seq0BGPR14_MASK 0xffff
#define csr_SequenceReg0b76s1_RANGE  15:0
#define csr_SequenceReg0b76s1_BITS   15:0
#define csr_SequenceReg0b76s1_MSB  15
#define csr_SequenceReg0b76s1_LSB  0
#define csr_SequenceReg0b76s1_MASK 0xffff
#define csr_SequenceReg0b161s2_RANGE  8:0
#define csr_SequenceReg0b161s2_BITS   8:0
#define csr_SequenceReg0b161s2_MSB  8
#define csr_SequenceReg0b161s2_LSB  0
#define csr_SequenceReg0b161s2_MASK 0x1ff
#define csr_Seq0BDLY3_RANGE  15:0
#define csr_Seq0BDLY3_BITS   15:0
#define csr_Seq0BDLY3_MSB  15
#define csr_Seq0BDLY3_LSB  0
#define csr_Seq0BDLY3_MASK 0xffff
#define csr_AcsmSeq0x14_RANGE  15:0
#define csr_AcsmSeq0x14_BITS   15:0
#define csr_AcsmSeq0x14_MSB  15
#define csr_AcsmSeq0x14_LSB  0
#define csr_AcsmSeq0x14_MASK 0xffff
#define csr_AcsmMclkDly14_RANGE  7:0
#define csr_AcsmMclkDly14_BITS   7:0
#define csr_AcsmMclkDly14_MSB  7
#define csr_AcsmMclkDly14_LSB  0
#define csr_AcsmMclkDly14_MASK 0xff
#define csr_AcsmDdrWe14_RANGE  8:8
#define csr_AcsmDdrWe14_BITS   0:0
#define csr_AcsmDdrWe14_MSB  8
#define csr_AcsmDdrWe14_LSB  8
#define csr_AcsmDdrWe14_MASK 0x100
#define csr_AcsmDdrCas14_RANGE  9:9
#define csr_AcsmDdrCas14_BITS   0:0
#define csr_AcsmDdrCas14_MSB  9
#define csr_AcsmDdrCas14_LSB  9
#define csr_AcsmDdrCas14_MASK 0x200
#define csr_AcsmDdrRas14_RANGE  10:10
#define csr_AcsmDdrRas14_BITS   0:0
#define csr_AcsmDdrRas14_MSB  10
#define csr_AcsmDdrRas14_LSB  10
#define csr_AcsmDdrRas14_MASK 0x400
#define csr_AcsmDdrCkeSet14_RANGE  11:11
#define csr_AcsmDdrCkeSet14_BITS   0:0
#define csr_AcsmDdrCkeSet14_MSB  11
#define csr_AcsmDdrCkeSet14_LSB  11
#define csr_AcsmDdrCkeSet14_MASK 0x800
#define csr_AcsmDdrCkeClr14_RANGE  12:12
#define csr_AcsmDdrCkeClr14_BITS   0:0
#define csr_AcsmDdrCkeClr14_MSB  12
#define csr_AcsmDdrCkeClr14_LSB  12
#define csr_AcsmDdrCkeClr14_MASK 0x1000
#define csr_AcsmSeqGateCmd14_RANGE  13:13
#define csr_AcsmSeqGateCmd14_BITS   0:0
#define csr_AcsmSeqGateCmd14_MSB  13
#define csr_AcsmSeqGateCmd14_LSB  13
#define csr_AcsmSeqGateCmd14_MASK 0x2000
#define csr_AcsmSeqTerm14_RANGE  14:14
#define csr_AcsmSeqTerm14_BITS   0:0
#define csr_AcsmSeqTerm14_MSB  14
#define csr_AcsmSeqTerm14_LSB  14
#define csr_AcsmSeqTerm14_MASK 0x4000
#define csr_AcsmLp3Ca314_RANGE  15:15
#define csr_AcsmLp3Ca314_BITS   0:0
#define csr_AcsmLp3Ca314_MSB  15
#define csr_AcsmLp3Ca314_LSB  15
#define csr_AcsmLp3Ca314_MASK 0x8000
#define csr_Dq6LnSelTg2_RANGE  2:0
#define csr_Dq6LnSelTg2_BITS   2:0
#define csr_Dq6LnSelTg2_MSB  2
#define csr_Dq6LnSelTg2_LSB  0
#define csr_Dq6LnSelTg2_MASK 0x7
#define csr_Seq0BDisableFlag3_RANGE  15:0
#define csr_Seq0BDisableFlag3_BITS   15:0
#define csr_Seq0BDisableFlag3_MSB  15
#define csr_Seq0BDisableFlag3_LSB  0
#define csr_Seq0BDisableFlag3_MASK 0xffff
#define csr_Seq0BGPR15_RANGE  15:0
#define csr_Seq0BGPR15_BITS   15:0
#define csr_Seq0BGPR15_MSB  15
#define csr_Seq0BGPR15_LSB  0
#define csr_Seq0BGPR15_MASK 0xffff
#define csr_SequenceReg0b76s2_RANGE  8:0
#define csr_SequenceReg0b76s2_BITS   8:0
#define csr_SequenceReg0b76s2_MSB  8
#define csr_SequenceReg0b76s2_LSB  0
#define csr_SequenceReg0b76s2_MASK 0x1ff
#define csr_SequenceReg0b162s0_RANGE  15:0
#define csr_SequenceReg0b162s0_BITS   15:0
#define csr_SequenceReg0b162s0_MSB  15
#define csr_SequenceReg0b162s0_LSB  0
#define csr_SequenceReg0b162s0_MASK 0xffff
#define csr_PhyAlertStatus_RANGE  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (((define_pubRev < 0x0350) ? (((define_pubRev < 0x0340) ? (((define_pubRev < 0x0330) ? (((define_pubRev < 0x0310) ? (((define_pubRev < 0x0241) ? (1:0) : (0:0))) : (0:0))) : (0:0))) : (0:0))) : (0:0))) : (0:0))) : (0:0))) : (0:0))) : (0:0))) : (0:0))) : (0:0))
#define csr_PhyAlertStatus_BITS   ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (((define_pubRev < 0x0350) ? (((define_pubRev < 0x0340) ? (((define_pubRev < 0x0330) ? (((define_pubRev < 0x0310) ? (((define_pubRev < 0x0241) ? (1:0) : (0:0))) : (0:0))) : (0:0))) : (0:0))) : (0:0))) : (0:0))) : (0:0))) : (0:0))) : (0:0))) : (0:0))) : (0:0))
#define csr_PhyAlertStatus_MSB  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (((define_pubRev < 0x0350) ? (((define_pubRev < 0x0340) ? (((define_pubRev < 0x0330) ? (((define_pubRev < 0x0310) ? (((define_pubRev < 0x0241) ? (1) : (0))) : (0))) : (0))) : (0))) : (0))) : (0))) : (0))) : (0))) : (0))) : (0))) : (0))
#define csr_PhyAlertStatus_LSB  0
#define csr_PhyAlertStatus_MASK ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (((define_pubRev < 0x0350) ? (((define_pubRev < 0x0340) ? (((define_pubRev < 0x0330) ? (((define_pubRev < 0x0310) ? (((define_pubRev < 0x0241) ? (0x3) : (0x1))) : (0x1))) : (0x1))) : (0x1))) : (0x1))) : (0x1))) : (0x1))) : (0x1))) : (0x1))) : (0x1))) : (0x1))
#define csr_PhyAlert_RANGE  0:0
#define csr_PhyAlert_BITS   0:0
#define csr_PhyAlert_MSB  0
#define csr_PhyAlert_LSB  0
#define csr_PhyAlert_MASK 0x1
#define csr_PhyAlert1_RANGE  1:1
#define csr_PhyAlert1_BITS   0:0
#define csr_PhyAlert1_MSB  1
#define csr_PhyAlert1_LSB  1
#define csr_PhyAlert1_MASK 0x2
#define csr_AcsmSeq0x15_RANGE  15:0
#define csr_AcsmSeq0x15_BITS   15:0
#define csr_AcsmSeq0x15_MSB  15
#define csr_AcsmSeq0x15_LSB  0
#define csr_AcsmSeq0x15_MASK 0xffff
#define csr_AcsmMclkDly15_RANGE  7:0
#define csr_AcsmMclkDly15_BITS   7:0
#define csr_AcsmMclkDly15_MSB  7
#define csr_AcsmMclkDly15_LSB  0
#define csr_AcsmMclkDly15_MASK 0xff
#define csr_AcsmDdrWe15_RANGE  8:8
#define csr_AcsmDdrWe15_BITS   0:0
#define csr_AcsmDdrWe15_MSB  8
#define csr_AcsmDdrWe15_LSB  8
#define csr_AcsmDdrWe15_MASK 0x100
#define csr_AcsmDdrCas15_RANGE  9:9
#define csr_AcsmDdrCas15_BITS   0:0
#define csr_AcsmDdrCas15_MSB  9
#define csr_AcsmDdrCas15_LSB  9
#define csr_AcsmDdrCas15_MASK 0x200
#define csr_AcsmDdrRas15_RANGE  10:10
#define csr_AcsmDdrRas15_BITS   0:0
#define csr_AcsmDdrRas15_MSB  10
#define csr_AcsmDdrRas15_LSB  10
#define csr_AcsmDdrRas15_MASK 0x400
#define csr_AcsmDdrCkeSet15_RANGE  11:11
#define csr_AcsmDdrCkeSet15_BITS   0:0
#define csr_AcsmDdrCkeSet15_MSB  11
#define csr_AcsmDdrCkeSet15_LSB  11
#define csr_AcsmDdrCkeSet15_MASK 0x800
#define csr_AcsmDdrCkeClr15_RANGE  12:12
#define csr_AcsmDdrCkeClr15_BITS   0:0
#define csr_AcsmDdrCkeClr15_MSB  12
#define csr_AcsmDdrCkeClr15_LSB  12
#define csr_AcsmDdrCkeClr15_MASK 0x1000
#define csr_AcsmSeqGateCmd15_RANGE  13:13
#define csr_AcsmSeqGateCmd15_BITS   0:0
#define csr_AcsmSeqGateCmd15_MSB  13
#define csr_AcsmSeqGateCmd15_LSB  13
#define csr_AcsmSeqGateCmd15_MASK 0x2000
#define csr_AcsmSeqTerm15_RANGE  14:14
#define csr_AcsmSeqTerm15_BITS   0:0
#define csr_AcsmSeqTerm15_MSB  14
#define csr_AcsmSeqTerm15_LSB  14
#define csr_AcsmSeqTerm15_MASK 0x4000
#define csr_AcsmLp3Ca315_RANGE  15:15
#define csr_AcsmLp3Ca315_BITS   0:0
#define csr_AcsmLp3Ca315_MSB  15
#define csr_AcsmLp3Ca315_LSB  15
#define csr_AcsmLp3Ca315_MASK 0x8000
#define csr_Dq7LnSelTg2_RANGE  2:0
#define csr_Dq7LnSelTg2_BITS   2:0
#define csr_Dq7LnSelTg2_MSB  2
#define csr_Dq7LnSelTg2_LSB  0
#define csr_Dq7LnSelTg2_MASK 0x7
#define csr_Seq0BDisableFlag4_RANGE  15:0
#define csr_Seq0BDisableFlag4_BITS   15:0
#define csr_Seq0BDisableFlag4_MSB  15
#define csr_Seq0BDisableFlag4_LSB  0
#define csr_Seq0BDisableFlag4_MASK 0xffff
#define csr_SequenceReg0b77s0_RANGE  15:0
#define csr_SequenceReg0b77s0_BITS   15:0
#define csr_SequenceReg0b77s0_MSB  15
#define csr_SequenceReg0b77s0_LSB  0
#define csr_SequenceReg0b77s0_MASK 0xffff
#define csr_SequenceReg0b162s1_RANGE  15:0
#define csr_SequenceReg0b162s1_BITS   15:0
#define csr_SequenceReg0b162s1_MSB  15
#define csr_SequenceReg0b162s1_LSB  0
#define csr_SequenceReg0b162s1_MASK 0xffff
#define csr_AcsmSeq0x16_RANGE  15:0
#define csr_AcsmSeq0x16_BITS   15:0
#define csr_AcsmSeq0x16_MSB  15
#define csr_AcsmSeq0x16_LSB  0
#define csr_AcsmSeq0x16_MASK 0xffff
#define csr_AcsmMclkDly16_RANGE  7:0
#define csr_AcsmMclkDly16_BITS   7:0
#define csr_AcsmMclkDly16_MSB  7
#define csr_AcsmMclkDly16_LSB  0
#define csr_AcsmMclkDly16_MASK 0xff
#define csr_AcsmDdrWe16_RANGE  8:8
#define csr_AcsmDdrWe16_BITS   0:0
#define csr_AcsmDdrWe16_MSB  8
#define csr_AcsmDdrWe16_LSB  8
#define csr_AcsmDdrWe16_MASK 0x100
#define csr_AcsmDdrCas16_RANGE  9:9
#define csr_AcsmDdrCas16_BITS   0:0
#define csr_AcsmDdrCas16_MSB  9
#define csr_AcsmDdrCas16_LSB  9
#define csr_AcsmDdrCas16_MASK 0x200
#define csr_AcsmDdrRas16_RANGE  10:10
#define csr_AcsmDdrRas16_BITS   0:0
#define csr_AcsmDdrRas16_MSB  10
#define csr_AcsmDdrRas16_LSB  10
#define csr_AcsmDdrRas16_MASK 0x400
#define csr_AcsmDdrCkeSet16_RANGE  11:11
#define csr_AcsmDdrCkeSet16_BITS   0:0
#define csr_AcsmDdrCkeSet16_MSB  11
#define csr_AcsmDdrCkeSet16_LSB  11
#define csr_AcsmDdrCkeSet16_MASK 0x800
#define csr_AcsmDdrCkeClr16_RANGE  12:12
#define csr_AcsmDdrCkeClr16_BITS   0:0
#define csr_AcsmDdrCkeClr16_MSB  12
#define csr_AcsmDdrCkeClr16_LSB  12
#define csr_AcsmDdrCkeClr16_MASK 0x1000
#define csr_AcsmSeqGateCmd16_RANGE  13:13
#define csr_AcsmSeqGateCmd16_BITS   0:0
#define csr_AcsmSeqGateCmd16_MSB  13
#define csr_AcsmSeqGateCmd16_LSB  13
#define csr_AcsmSeqGateCmd16_MASK 0x2000
#define csr_AcsmSeqTerm16_RANGE  14:14
#define csr_AcsmSeqTerm16_BITS   0:0
#define csr_AcsmSeqTerm16_MSB  14
#define csr_AcsmSeqTerm16_LSB  14
#define csr_AcsmSeqTerm16_MASK 0x4000
#define csr_AcsmLp3Ca316_RANGE  15:15
#define csr_AcsmLp3Ca316_BITS   0:0
#define csr_AcsmLp3Ca316_MSB  15
#define csr_AcsmLp3Ca316_LSB  15
#define csr_AcsmLp3Ca316_MASK 0x8000
#define csr_PPTTrainSetup_RANGE  7:0
#define csr_PPTTrainSetup_BITS   7:0
#define csr_PPTTrainSetup_MSB  7
#define csr_PPTTrainSetup_LSB  0
#define csr_PPTTrainSetup_MASK 0xff
#define csr_PhyMstrTrainInterval_RANGE  3:0
#define csr_PhyMstrTrainInterval_BITS   3:0
#define csr_PhyMstrTrainInterval_MSB  3
#define csr_PhyMstrTrainInterval_LSB  0
#define csr_PhyMstrTrainInterval_MASK 0xf
#define csr_PhyMstrMaxReqToAck_RANGE  6:4
#define csr_PhyMstrMaxReqToAck_BITS   2:0
#define csr_PhyMstrMaxReqToAck_MSB  6
#define csr_PhyMstrMaxReqToAck_LSB  4
#define csr_PhyMstrMaxReqToAck_MASK 0x70
#define csr_PhyMstrCtrlMode_RANGE  7:7
#define csr_PhyMstrCtrlMode_BITS   0:0
#define csr_PhyMstrCtrlMode_MSB  7
#define csr_PhyMstrCtrlMode_LSB  7
#define csr_PhyMstrCtrlMode_MASK 0x80
#define csr_Dq0LnSelTg3_RANGE  2:0
#define csr_Dq0LnSelTg3_BITS   2:0
#define csr_Dq0LnSelTg3_MSB  2
#define csr_Dq0LnSelTg3_LSB  0
#define csr_Dq0LnSelTg3_MASK 0x7
#define csr_MapCAB0toDfi_RANGE  3:0
#define csr_MapCAB0toDfi_BITS   3:0
#define csr_MapCAB0toDfi_MSB  3
#define csr_MapCAB0toDfi_LSB  0
#define csr_MapCAB0toDfi_MASK 0xf
#define csr_BsiInterfaceAddr_RANGE  11:0
#define csr_BsiInterfaceAddr_BITS   11:0
#define csr_BsiInterfaceAddr_MSB  11
#define csr_BsiInterfaceAddr_LSB  0
#define csr_BsiInterfaceAddr_MASK 0xfff
#define csr_TsmByte1_RANGE  15:0
#define csr_TsmByte1_BITS   15:0
#define csr_TsmByte1_MSB  15
#define csr_TsmByte1_LSB  0
#define csr_TsmByte1_MASK 0xffff
#define csr_DtsmBdStp_RANGE  7:0
#define csr_DtsmBdStp_BITS   7:0
#define csr_DtsmBdStp_MSB  7
#define csr_DtsmBdStp_LSB  0
#define csr_DtsmBdStp_MASK 0xff
#define csr_DtsmGdStp_RANGE  15:8
#define csr_DtsmGdStp_BITS   7:0
#define csr_DtsmGdStp_MSB  15
#define csr_DtsmGdStp_LSB  8
#define csr_DtsmGdStp_MASK 0xff00
#define csr_Seq0BDisableFlag5_RANGE  15:0
#define csr_Seq0BDisableFlag5_BITS   15:0
#define csr_Seq0BDisableFlag5_MSB  15
#define csr_Seq0BDisableFlag5_LSB  0
#define csr_Seq0BDisableFlag5_MASK 0xffff
#define csr_SequenceReg0b77s1_RANGE  15:0
#define csr_SequenceReg0b77s1_BITS   15:0
#define csr_SequenceReg0b77s1_MSB  15
#define csr_SequenceReg0b77s1_LSB  0
#define csr_SequenceReg0b77s1_MASK 0xffff
#define csr_SequenceReg0b162s2_RANGE  8:0
#define csr_SequenceReg0b162s2_BITS   8:0
#define csr_SequenceReg0b162s2_MSB  8
#define csr_SequenceReg0b162s2_LSB  0
#define csr_SequenceReg0b162s2_MASK 0x1ff
#define csr_AcsmSeq0x17_RANGE  15:0
#define csr_AcsmSeq0x17_BITS   15:0
#define csr_AcsmSeq0x17_MSB  15
#define csr_AcsmSeq0x17_LSB  0
#define csr_AcsmSeq0x17_MASK 0xffff
#define csr_AcsmMclkDly17_RANGE  7:0
#define csr_AcsmMclkDly17_BITS   7:0
#define csr_AcsmMclkDly17_MSB  7
#define csr_AcsmMclkDly17_LSB  0
#define csr_AcsmMclkDly17_MASK 0xff
#define csr_AcsmDdrWe17_RANGE  8:8
#define csr_AcsmDdrWe17_BITS   0:0
#define csr_AcsmDdrWe17_MSB  8
#define csr_AcsmDdrWe17_LSB  8
#define csr_AcsmDdrWe17_MASK 0x100
#define csr_AcsmDdrCas17_RANGE  9:9
#define csr_AcsmDdrCas17_BITS   0:0
#define csr_AcsmDdrCas17_MSB  9
#define csr_AcsmDdrCas17_LSB  9
#define csr_AcsmDdrCas17_MASK 0x200
#define csr_AcsmDdrRas17_RANGE  10:10
#define csr_AcsmDdrRas17_BITS   0:0
#define csr_AcsmDdrRas17_MSB  10
#define csr_AcsmDdrRas17_LSB  10
#define csr_AcsmDdrRas17_MASK 0x400
#define csr_AcsmDdrCkeSet17_RANGE  11:11
#define csr_AcsmDdrCkeSet17_BITS   0:0
#define csr_AcsmDdrCkeSet17_MSB  11
#define csr_AcsmDdrCkeSet17_LSB  11
#define csr_AcsmDdrCkeSet17_MASK 0x800
#define csr_AcsmDdrCkeClr17_RANGE  12:12
#define csr_AcsmDdrCkeClr17_BITS   0:0
#define csr_AcsmDdrCkeClr17_MSB  12
#define csr_AcsmDdrCkeClr17_LSB  12
#define csr_AcsmDdrCkeClr17_MASK 0x1000
#define csr_AcsmSeqGateCmd17_RANGE  13:13
#define csr_AcsmSeqGateCmd17_BITS   0:0
#define csr_AcsmSeqGateCmd17_MSB  13
#define csr_AcsmSeqGateCmd17_LSB  13
#define csr_AcsmSeqGateCmd17_MASK 0x2000
#define csr_AcsmSeqTerm17_RANGE  14:14
#define csr_AcsmSeqTerm17_BITS   0:0
#define csr_AcsmSeqTerm17_MSB  14
#define csr_AcsmSeqTerm17_LSB  14
#define csr_AcsmSeqTerm17_MASK 0x4000
#define csr_AcsmLp3Ca317_RANGE  15:15
#define csr_AcsmLp3Ca317_BITS   0:0
#define csr_AcsmLp3Ca317_MSB  15
#define csr_AcsmLp3Ca317_LSB  15
#define csr_AcsmLp3Ca317_MASK 0x8000
#define csr_PPGCCtrl1_RANGE  4:1
#define csr_PPGCCtrl1_BITS   3:0
#define csr_PPGCCtrl1_MSB  4
#define csr_PPGCCtrl1_LSB  1
#define csr_PPGCCtrl1_MASK 0x1e
#define csr_HwtTxDbiEn_RANGE  1:1
#define csr_HwtTxDbiEn_BITS   0:0
#define csr_HwtTxDbiEn_MSB  1
#define csr_HwtTxDbiEn_LSB  1
#define csr_HwtTxDbiEn_MASK 0x2
#define csr_HwtRxDbiEn_RANGE  2:2
#define csr_HwtRxDbiEn_BITS   0:0
#define csr_HwtRxDbiEn_MSB  2
#define csr_HwtRxDbiEn_LSB  2
#define csr_HwtRxDbiEn_MASK 0x4
#define csr_HwtTxDmDbiVal_RANGE  3:3
#define csr_HwtTxDmDbiVal_BITS   0:0
#define csr_HwtTxDmDbiVal_MSB  3
#define csr_HwtTxDmDbiVal_LSB  3
#define csr_HwtTxDmDbiVal_MASK 0x8
#define csr_HwtTxDmDbiSel_RANGE  4:4
#define csr_HwtTxDmDbiSel_BITS   0:0
#define csr_HwtTxDmDbiSel_MSB  4
#define csr_HwtTxDmDbiSel_LSB  4
#define csr_HwtTxDmDbiSel_MASK 0x10
#define csr_PPTTrainSetup2_RANGE  2:0
#define csr_PPTTrainSetup2_BITS   2:0
#define csr_PPTTrainSetup2_MSB  2
#define csr_PPTTrainSetup2_LSB  0
#define csr_PPTTrainSetup2_MASK 0x7
#define csr_PhyMstrFreqOverride_RANGE  2:0
#define csr_PhyMstrFreqOverride_BITS   2:0
#define csr_PhyMstrFreqOverride_MSB  2
#define csr_PhyMstrFreqOverride_LSB  0
#define csr_PhyMstrFreqOverride_MASK 0x7
#define csr_Dq1LnSelTg3_RANGE  2:0
#define csr_Dq1LnSelTg3_BITS   2:0
#define csr_Dq1LnSelTg3_MSB  2
#define csr_Dq1LnSelTg3_LSB  0
#define csr_Dq1LnSelTg3_MASK 0x7
#define csr_MapCAB1toDfi_RANGE  3:0
#define csr_MapCAB1toDfi_BITS   3:0
#define csr_MapCAB1toDfi_MSB  3
#define csr_MapCAB1toDfi_LSB  0
#define csr_MapCAB1toDfi_MASK 0xf
#define csr_BsiInterfaceCtl_RANGE  1:0
#define csr_BsiInterfaceCtl_BITS   1:0
#define csr_BsiInterfaceCtl_MSB  1
#define csr_BsiInterfaceCtl_LSB  0
#define csr_BsiInterfaceCtl_MASK 0x3
#define csr_TsmByte2_RANGE  15:0
#define csr_TsmByte2_BITS   15:0
#define csr_TsmByte2_MSB  15
#define csr_TsmByte2_LSB  0
#define csr_TsmByte2_MASK 0xffff
#define csr_DtsmGdBar_RANGE  15:0
#define csr_DtsmGdBar_BITS   15:0
#define csr_DtsmGdBar_MSB  15
#define csr_DtsmGdBar_LSB  0
#define csr_DtsmGdBar_MASK 0xffff
#define csr_Seq0BDisableFlag6_RANGE  15:0
#define csr_Seq0BDisableFlag6_BITS   15:0
#define csr_Seq0BDisableFlag6_MSB  15
#define csr_Seq0BDisableFlag6_LSB  0
#define csr_Seq0BDisableFlag6_MASK 0xffff
#define csr_SequenceReg0b77s2_RANGE  8:0
#define csr_SequenceReg0b77s2_BITS   8:0
#define csr_SequenceReg0b77s2_MSB  8
#define csr_SequenceReg0b77s2_LSB  0
#define csr_SequenceReg0b77s2_MASK 0x1ff
#define csr_SequenceReg0b163s0_RANGE  15:0
#define csr_SequenceReg0b163s0_BITS   15:0
#define csr_SequenceReg0b163s0_MSB  15
#define csr_SequenceReg0b163s0_LSB  0
#define csr_SequenceReg0b163s0_MASK 0xffff
#define csr_AcsmSeq0x18_RANGE  15:0
#define csr_AcsmSeq0x18_BITS   15:0
#define csr_AcsmSeq0x18_MSB  15
#define csr_AcsmSeq0x18_LSB  0
#define csr_AcsmSeq0x18_MASK 0xffff
#define csr_AcsmMclkDly18_RANGE  7:0
#define csr_AcsmMclkDly18_BITS   7:0
#define csr_AcsmMclkDly18_MSB  7
#define csr_AcsmMclkDly18_LSB  0
#define csr_AcsmMclkDly18_MASK 0xff
#define csr_AcsmDdrWe18_RANGE  8:8
#define csr_AcsmDdrWe18_BITS   0:0
#define csr_AcsmDdrWe18_MSB  8
#define csr_AcsmDdrWe18_LSB  8
#define csr_AcsmDdrWe18_MASK 0x100
#define csr_AcsmDdrCas18_RANGE  9:9
#define csr_AcsmDdrCas18_BITS   0:0
#define csr_AcsmDdrCas18_MSB  9
#define csr_AcsmDdrCas18_LSB  9
#define csr_AcsmDdrCas18_MASK 0x200
#define csr_AcsmDdrRas18_RANGE  10:10
#define csr_AcsmDdrRas18_BITS   0:0
#define csr_AcsmDdrRas18_MSB  10
#define csr_AcsmDdrRas18_LSB  10
#define csr_AcsmDdrRas18_MASK 0x400
#define csr_AcsmDdrCkeSet18_RANGE  11:11
#define csr_AcsmDdrCkeSet18_BITS   0:0
#define csr_AcsmDdrCkeSet18_MSB  11
#define csr_AcsmDdrCkeSet18_LSB  11
#define csr_AcsmDdrCkeSet18_MASK 0x800
#define csr_AcsmDdrCkeClr18_RANGE  12:12
#define csr_AcsmDdrCkeClr18_BITS   0:0
#define csr_AcsmDdrCkeClr18_MSB  12
#define csr_AcsmDdrCkeClr18_LSB  12
#define csr_AcsmDdrCkeClr18_MASK 0x1000
#define csr_AcsmSeqGateCmd18_RANGE  13:13
#define csr_AcsmSeqGateCmd18_BITS   0:0
#define csr_AcsmSeqGateCmd18_MSB  13
#define csr_AcsmSeqGateCmd18_LSB  13
#define csr_AcsmSeqGateCmd18_MASK 0x2000
#define csr_AcsmSeqTerm18_RANGE  14:14
#define csr_AcsmSeqTerm18_BITS   0:0
#define csr_AcsmSeqTerm18_MSB  14
#define csr_AcsmSeqTerm18_LSB  14
#define csr_AcsmSeqTerm18_MASK 0x4000
#define csr_AcsmLp3Ca318_RANGE  15:15
#define csr_AcsmLp3Ca318_BITS   0:0
#define csr_AcsmLp3Ca318_MSB  15
#define csr_AcsmLp3Ca318_LSB  15
#define csr_AcsmLp3Ca318_MASK 0x8000
#define csr_ATestMode_RANGE  5:0
#define csr_ATestMode_BITS   5:0
#define csr_ATestMode_MSB  5
#define csr_ATestMode_LSB  0
#define csr_ATestMode_MASK 0x3f
#define csr_ATestPrbsEn_RANGE  0:0
#define csr_ATestPrbsEn_BITS   0:0
#define csr_ATestPrbsEn_MSB  0
#define csr_ATestPrbsEn_LSB  0
#define csr_ATestPrbsEn_MASK 0x1
#define csr_ATestPrbs7or15Mode_RANGE  1:1
#define csr_ATestPrbs7or15Mode_BITS   0:0
#define csr_ATestPrbs7or15Mode_MSB  1
#define csr_ATestPrbs7or15Mode_LSB  1
#define csr_ATestPrbs7or15Mode_MASK 0x2
#define csr_ATestModeSel_RANGE  4:2
#define csr_ATestModeSel_BITS   2:0
#define csr_ATestModeSel_MSB  4
#define csr_ATestModeSel_LSB  2
#define csr_ATestModeSel_MASK 0x1c
#define csr_ATestPrbsChkmode_RANGE  5:5
#define csr_ATestPrbsChkmode_BITS   0:0
#define csr_ATestPrbsChkmode_MSB  5
#define csr_ATestPrbsChkmode_LSB  5
#define csr_ATestPrbsChkmode_MASK 0x20
#define csr_Dq2LnSelTg3_RANGE  2:0
#define csr_Dq2LnSelTg3_BITS   2:0
#define csr_Dq2LnSelTg3_MSB  2
#define csr_Dq2LnSelTg3_LSB  0
#define csr_Dq2LnSelTg3_MASK 0x7
#define csr_MapCAB2toDfi_RANGE  3:0
#define csr_MapCAB2toDfi_BITS   3:0
#define csr_MapCAB2toDfi_MSB  3
#define csr_MapCAB2toDfi_LSB  0
#define csr_MapCAB2toDfi_MASK 0xf
#define csr_BsiInterfaceWrDataLo_RANGE  15:0
#define csr_BsiInterfaceWrDataLo_BITS   15:0
#define csr_BsiInterfaceWrDataLo_MSB  15
#define csr_BsiInterfaceWrDataLo_LSB  0
#define csr_BsiInterfaceWrDataLo_MASK 0xffff
#define csr_TsmByte3_RANGE  8:0
#define csr_TsmByte3_BITS   8:0
#define csr_TsmByte3_MSB  8
#define csr_TsmByte3_LSB  0
#define csr_TsmByte3_MASK 0x1ff
#define csr_DtsmIncDecMode_RANGE  0:0
#define csr_DtsmIncDecMode_BITS   0:0
#define csr_DtsmIncDecMode_MSB  0
#define csr_DtsmIncDecMode_LSB  0
#define csr_DtsmIncDecMode_MASK 0x1
#define csr_DtsmIncDecCtrl_RANGE  1:1
#define csr_DtsmIncDecCtrl_BITS   0:0
#define csr_DtsmIncDecCtrl_MSB  1
#define csr_DtsmIncDecCtrl_LSB  1
#define csr_DtsmIncDecCtrl_MASK 0x2
#define csr_EnblRxSampFlops_RANGE  2:2
#define csr_EnblRxSampFlops_BITS   0:0
#define csr_EnblRxSampFlops_MSB  2
#define csr_EnblRxSampFlops_LSB  2
#define csr_EnblRxSampFlops_MASK 0x4
#define csr_SelRxSampFlops_RANGE  3:3
#define csr_SelRxSampFlops_BITS   0:0
#define csr_SelRxSampFlops_MSB  3
#define csr_SelRxSampFlops_LSB  3
#define csr_SelRxSampFlops_MASK 0x8
#define csr_SelRxBybass_RANGE  4:4
#define csr_SelRxBybass_BITS   0:0
#define csr_SelRxBybass_MSB  4
#define csr_SelRxBybass_LSB  4
#define csr_SelRxBybass_MASK 0x10
#define csr_DtsmIgnUpdateAck_RANGE  5:5
#define csr_DtsmIgnUpdateAck_BITS   0:0
#define csr_DtsmIgnUpdateAck_MSB  5
#define csr_DtsmIgnUpdateAck_LSB  5
#define csr_DtsmIgnUpdateAck_MASK 0x20
#define csr_EnableRxDqAsync_RANGE  6:6
#define csr_EnableRxDqAsync_BITS   0:0
#define csr_EnableRxDqAsync_MSB  6
#define csr_EnableRxDqAsync_LSB  6
#define csr_EnableRxDqAsync_MASK 0x40
#define csr_DtsmStaticCmpr_RANGE  7:7
#define csr_DtsmStaticCmpr_BITS   0:0
#define csr_DtsmStaticCmpr_MSB  7
#define csr_DtsmStaticCmpr_LSB  7
#define csr_DtsmStaticCmpr_MASK 0x80
#define csr_DtsmStaticCmprVal_RANGE  8:8
#define csr_DtsmStaticCmprVal_BITS   0:0
#define csr_DtsmStaticCmprVal_MSB  8
#define csr_DtsmStaticCmprVal_LSB  8
#define csr_DtsmStaticCmprVal_MASK 0x100
#define csr_Seq0BDisableFlag7_RANGE  15:0
#define csr_Seq0BDisableFlag7_BITS   15:0
#define csr_Seq0BDisableFlag7_MSB  15
#define csr_Seq0BDisableFlag7_LSB  0
#define csr_Seq0BDisableFlag7_MASK 0xffff
#define csr_SequenceReg0b78s0_RANGE  15:0
#define csr_SequenceReg0b78s0_BITS   15:0
#define csr_SequenceReg0b78s0_MSB  15
#define csr_SequenceReg0b78s0_LSB  0
#define csr_SequenceReg0b78s0_MASK 0xffff
#define csr_SequenceReg0b163s1_RANGE  15:0
#define csr_SequenceReg0b163s1_BITS   15:0
#define csr_SequenceReg0b163s1_MSB  15
#define csr_SequenceReg0b163s1_LSB  0
#define csr_SequenceReg0b163s1_MASK 0xffff
#define csr_AcsmSeq0x19_RANGE  15:0
#define csr_AcsmSeq0x19_BITS   15:0
#define csr_AcsmSeq0x19_MSB  15
#define csr_AcsmSeq0x19_LSB  0
#define csr_AcsmSeq0x19_MASK 0xffff
#define csr_AcsmMclkDly19_RANGE  7:0
#define csr_AcsmMclkDly19_BITS   7:0
#define csr_AcsmMclkDly19_MSB  7
#define csr_AcsmMclkDly19_LSB  0
#define csr_AcsmMclkDly19_MASK 0xff
#define csr_AcsmDdrWe19_RANGE  8:8
#define csr_AcsmDdrWe19_BITS   0:0
#define csr_AcsmDdrWe19_MSB  8
#define csr_AcsmDdrWe19_LSB  8
#define csr_AcsmDdrWe19_MASK 0x100
#define csr_AcsmDdrCas19_RANGE  9:9
#define csr_AcsmDdrCas19_BITS   0:0
#define csr_AcsmDdrCas19_MSB  9
#define csr_AcsmDdrCas19_LSB  9
#define csr_AcsmDdrCas19_MASK 0x200
#define csr_AcsmDdrRas19_RANGE  10:10
#define csr_AcsmDdrRas19_BITS   0:0
#define csr_AcsmDdrRas19_MSB  10
#define csr_AcsmDdrRas19_LSB  10
#define csr_AcsmDdrRas19_MASK 0x400
#define csr_AcsmDdrCkeSet19_RANGE  11:11
#define csr_AcsmDdrCkeSet19_BITS   0:0
#define csr_AcsmDdrCkeSet19_MSB  11
#define csr_AcsmDdrCkeSet19_LSB  11
#define csr_AcsmDdrCkeSet19_MASK 0x800
#define csr_AcsmDdrCkeClr19_RANGE  12:12
#define csr_AcsmDdrCkeClr19_BITS   0:0
#define csr_AcsmDdrCkeClr19_MSB  12
#define csr_AcsmDdrCkeClr19_LSB  12
#define csr_AcsmDdrCkeClr19_MASK 0x1000
#define csr_AcsmSeqGateCmd19_RANGE  13:13
#define csr_AcsmSeqGateCmd19_BITS   0:0
#define csr_AcsmSeqGateCmd19_MSB  13
#define csr_AcsmSeqGateCmd19_LSB  13
#define csr_AcsmSeqGateCmd19_MASK 0x2000
#define csr_AcsmSeqTerm19_RANGE  14:14
#define csr_AcsmSeqTerm19_BITS   0:0
#define csr_AcsmSeqTerm19_MSB  14
#define csr_AcsmSeqTerm19_LSB  14
#define csr_AcsmSeqTerm19_MASK 0x4000
#define csr_AcsmLp3Ca319_RANGE  15:15
#define csr_AcsmLp3Ca319_BITS   0:0
#define csr_AcsmLp3Ca319_MSB  15
#define csr_AcsmLp3Ca319_LSB  15
#define csr_AcsmLp3Ca319_MASK 0x8000
#define csr_Dq3LnSelTg3_RANGE  2:0
#define csr_Dq3LnSelTg3_BITS   2:0
#define csr_Dq3LnSelTg3_MSB  2
#define csr_Dq3LnSelTg3_LSB  0
#define csr_Dq3LnSelTg3_MASK 0x7
#define csr_MapCAB3toDfi_RANGE  3:0
#define csr_MapCAB3toDfi_BITS   3:0
#define csr_MapCAB3toDfi_MSB  3
#define csr_MapCAB3toDfi_LSB  0
#define csr_MapCAB3toDfi_MASK 0xf
#define csr_BsiInterfaceWrDataHi_RANGE  15:0
#define csr_BsiInterfaceWrDataHi_BITS   15:0
#define csr_BsiInterfaceWrDataHi_MSB  15
#define csr_BsiInterfaceWrDataHi_LSB  0
#define csr_BsiInterfaceWrDataHi_MASK 0xffff
#define csr_DfiCtrlMsgCode_RANGE  15:0
#define csr_DfiCtrlMsgCode_BITS   15:0
#define csr_DfiCtrlMsgCode_MSB  15
#define csr_DfiCtrlMsgCode_LSB  0
#define csr_DfiCtrlMsgCode_MASK 0xffff
#define csr_TsmByte4_RANGE  3:0
#define csr_TsmByte4_BITS   3:0
#define csr_TsmByte4_MSB  3
#define csr_TsmByte4_LSB  0
#define csr_TsmByte4_MASK 0xf
#define csr_DtsmIncDecPw_RANGE  3:0
#define csr_DtsmIncDecPw_BITS   3:0
#define csr_DtsmIncDecPw_MSB  3
#define csr_DtsmIncDecPw_LSB  0
#define csr_DtsmIncDecPw_MASK 0xf
#define csr_SequenceReg0b78s1_RANGE  15:0
#define csr_SequenceReg0b78s1_BITS   15:0
#define csr_SequenceReg0b78s1_MSB  15
#define csr_SequenceReg0b78s1_LSB  0
#define csr_SequenceReg0b78s1_MASK 0xffff
#define csr_SequenceReg0b163s2_RANGE  8:0
#define csr_SequenceReg0b163s2_BITS   8:0
#define csr_SequenceReg0b163s2_MSB  8
#define csr_SequenceReg0b163s2_LSB  0
#define csr_SequenceReg0b163s2_MASK 0x1ff
#define csr_AcsmSeq0x20_RANGE  15:0
#define csr_AcsmSeq0x20_BITS   15:0
#define csr_AcsmSeq0x20_MSB  15
#define csr_AcsmSeq0x20_LSB  0
#define csr_AcsmSeq0x20_MASK 0xffff
#define csr_AcsmMclkDly20_RANGE  7:0
#define csr_AcsmMclkDly20_BITS   7:0
#define csr_AcsmMclkDly20_MSB  7
#define csr_AcsmMclkDly20_LSB  0
#define csr_AcsmMclkDly20_MASK 0xff
#define csr_AcsmDdrWe20_RANGE  8:8
#define csr_AcsmDdrWe20_BITS   0:0
#define csr_AcsmDdrWe20_MSB  8
#define csr_AcsmDdrWe20_LSB  8
#define csr_AcsmDdrWe20_MASK 0x100
#define csr_AcsmDdrCas20_RANGE  9:9
#define csr_AcsmDdrCas20_BITS   0:0
#define csr_AcsmDdrCas20_MSB  9
#define csr_AcsmDdrCas20_LSB  9
#define csr_AcsmDdrCas20_MASK 0x200
#define csr_AcsmDdrRas20_RANGE  10:10
#define csr_AcsmDdrRas20_BITS   0:0
#define csr_AcsmDdrRas20_MSB  10
#define csr_AcsmDdrRas20_LSB  10
#define csr_AcsmDdrRas20_MASK 0x400
#define csr_AcsmDdrCkeSet20_RANGE  11:11
#define csr_AcsmDdrCkeSet20_BITS   0:0
#define csr_AcsmDdrCkeSet20_MSB  11
#define csr_AcsmDdrCkeSet20_LSB  11
#define csr_AcsmDdrCkeSet20_MASK 0x800
#define csr_AcsmDdrCkeClr20_RANGE  12:12
#define csr_AcsmDdrCkeClr20_BITS   0:0
#define csr_AcsmDdrCkeClr20_MSB  12
#define csr_AcsmDdrCkeClr20_LSB  12
#define csr_AcsmDdrCkeClr20_MASK 0x1000
#define csr_AcsmSeqGateCmd20_RANGE  13:13
#define csr_AcsmSeqGateCmd20_BITS   0:0
#define csr_AcsmSeqGateCmd20_MSB  13
#define csr_AcsmSeqGateCmd20_LSB  13
#define csr_AcsmSeqGateCmd20_MASK 0x2000
#define csr_AcsmSeqTerm20_RANGE  14:14
#define csr_AcsmSeqTerm20_BITS   0:0
#define csr_AcsmSeqTerm20_MSB  14
#define csr_AcsmSeqTerm20_LSB  14
#define csr_AcsmSeqTerm20_MASK 0x4000
#define csr_AcsmLp3Ca320_RANGE  15:15
#define csr_AcsmLp3Ca320_BITS   0:0
#define csr_AcsmLp3Ca320_MSB  15
#define csr_AcsmLp3Ca320_LSB  15
#define csr_AcsmLp3Ca320_MASK 0x8000
#define csr_TxCalBinP_RANGE  4:0
#define csr_TxCalBinP_BITS   4:0
#define csr_TxCalBinP_MSB  4
#define csr_TxCalBinP_LSB  0
#define csr_TxCalBinP_MASK 0x1f
#define csr_Dq4LnSelTg3_RANGE  2:0
#define csr_Dq4LnSelTg3_BITS   2:0
#define csr_Dq4LnSelTg3_MSB  2
#define csr_Dq4LnSelTg3_LSB  0
#define csr_Dq4LnSelTg3_MASK 0x7
#define csr_MapCAB4toDfi_RANGE  3:0
#define csr_MapCAB4toDfi_BITS   3:0
#define csr_MapCAB4toDfi_MSB  3
#define csr_MapCAB4toDfi_LSB  0
#define csr_MapCAB4toDfi_MASK 0xf
#define csr_BsiInterfaceRdDataLo_RANGE  15:0
#define csr_BsiInterfaceRdDataLo_BITS   15:0
#define csr_BsiInterfaceRdDataLo_MSB  15
#define csr_BsiInterfaceRdDataLo_LSB  0
#define csr_BsiInterfaceRdDataLo_MASK 0xffff
#define csr_PpgcLane2CrcInMap0_RANGE  11:0
#define csr_PpgcLane2CrcInMap0_BITS   11:0
#define csr_PpgcLane2CrcInMap0_MSB  11
#define csr_PpgcLane2CrcInMap0_LSB  0
#define csr_PpgcLane2CrcInMap0_MASK 0xfff
#define csr_PpgcCrcLaneMap0_RANGE  2:0
#define csr_PpgcCrcLaneMap0_BITS   2:0
#define csr_PpgcCrcLaneMap0_MSB  2
#define csr_PpgcCrcLaneMap0_LSB  0
#define csr_PpgcCrcLaneMap0_MASK 0x7
#define csr_PpgcCrcLaneMap1_RANGE  5:3
#define csr_PpgcCrcLaneMap1_BITS   2:0
#define csr_PpgcCrcLaneMap1_MSB  5
#define csr_PpgcCrcLaneMap1_LSB  3
#define csr_PpgcCrcLaneMap1_MASK 0x38
#define csr_PpgcCrcLaneMap2_RANGE  8:6
#define csr_PpgcCrcLaneMap2_BITS   2:0
#define csr_PpgcCrcLaneMap2_MSB  8
#define csr_PpgcCrcLaneMap2_LSB  6
#define csr_PpgcCrcLaneMap2_MASK 0x1c0
#define csr_PpgcCrcLaneMap3_RANGE  11:9
#define csr_PpgcCrcLaneMap3_BITS   2:0
#define csr_PpgcCrcLaneMap3_MSB  11
#define csr_PpgcCrcLaneMap3_LSB  9
#define csr_PpgcCrcLaneMap3_MASK 0xe00
#define csr_SequenceReg0b78s2_RANGE  8:0
#define csr_SequenceReg0b78s2_BITS   8:0
#define csr_SequenceReg0b78s2_MSB  8
#define csr_SequenceReg0b78s2_LSB  0
#define csr_SequenceReg0b78s2_MASK 0x1ff
#define csr_SequenceReg0b164s0_RANGE  15:0
#define csr_SequenceReg0b164s0_BITS   15:0
#define csr_SequenceReg0b164s0_MSB  15
#define csr_SequenceReg0b164s0_LSB  0
#define csr_SequenceReg0b164s0_MASK 0xffff
#define csr_AcsmSeq0x21_RANGE  15:0
#define csr_AcsmSeq0x21_BITS   15:0
#define csr_AcsmSeq0x21_MSB  15
#define csr_AcsmSeq0x21_LSB  0
#define csr_AcsmSeq0x21_MASK 0xffff
#define csr_AcsmMclkDly21_RANGE  7:0
#define csr_AcsmMclkDly21_BITS   7:0
#define csr_AcsmMclkDly21_MSB  7
#define csr_AcsmMclkDly21_LSB  0
#define csr_AcsmMclkDly21_MASK 0xff
#define csr_AcsmDdrWe21_RANGE  8:8
#define csr_AcsmDdrWe21_BITS   0:0
#define csr_AcsmDdrWe21_MSB  8
#define csr_AcsmDdrWe21_LSB  8
#define csr_AcsmDdrWe21_MASK 0x100
#define csr_AcsmDdrCas21_RANGE  9:9
#define csr_AcsmDdrCas21_BITS   0:0
#define csr_AcsmDdrCas21_MSB  9
#define csr_AcsmDdrCas21_LSB  9
#define csr_AcsmDdrCas21_MASK 0x200
#define csr_AcsmDdrRas21_RANGE  10:10
#define csr_AcsmDdrRas21_BITS   0:0
#define csr_AcsmDdrRas21_MSB  10
#define csr_AcsmDdrRas21_LSB  10
#define csr_AcsmDdrRas21_MASK 0x400
#define csr_AcsmDdrCkeSet21_RANGE  11:11
#define csr_AcsmDdrCkeSet21_BITS   0:0
#define csr_AcsmDdrCkeSet21_MSB  11
#define csr_AcsmDdrCkeSet21_LSB  11
#define csr_AcsmDdrCkeSet21_MASK 0x800
#define csr_AcsmDdrCkeClr21_RANGE  12:12
#define csr_AcsmDdrCkeClr21_BITS   0:0
#define csr_AcsmDdrCkeClr21_MSB  12
#define csr_AcsmDdrCkeClr21_LSB  12
#define csr_AcsmDdrCkeClr21_MASK 0x1000
#define csr_AcsmSeqGateCmd21_RANGE  13:13
#define csr_AcsmSeqGateCmd21_BITS   0:0
#define csr_AcsmSeqGateCmd21_MSB  13
#define csr_AcsmSeqGateCmd21_LSB  13
#define csr_AcsmSeqGateCmd21_MASK 0x2000
#define csr_AcsmSeqTerm21_RANGE  14:14
#define csr_AcsmSeqTerm21_BITS   0:0
#define csr_AcsmSeqTerm21_MSB  14
#define csr_AcsmSeqTerm21_LSB  14
#define csr_AcsmSeqTerm21_MASK 0x4000
#define csr_AcsmLp3Ca321_RANGE  15:15
#define csr_AcsmLp3Ca321_BITS   0:0
#define csr_AcsmLp3Ca321_MSB  15
#define csr_AcsmLp3Ca321_LSB  15
#define csr_AcsmLp3Ca321_MASK 0x8000
#define csr_TxCalBinN_RANGE  4:0
#define csr_TxCalBinN_BITS   4:0
#define csr_TxCalBinN_MSB  4
#define csr_TxCalBinN_LSB  0
#define csr_TxCalBinN_MASK 0x1f
#define csr_Dq5LnSelTg3_RANGE  2:0
#define csr_Dq5LnSelTg3_BITS   2:0
#define csr_Dq5LnSelTg3_MSB  2
#define csr_Dq5LnSelTg3_LSB  0
#define csr_Dq5LnSelTg3_MASK 0x7
#define csr_MapCAB5toDfi_RANGE  3:0
#define csr_MapCAB5toDfi_BITS   3:0
#define csr_MapCAB5toDfi_MSB  3
#define csr_MapCAB5toDfi_LSB  0
#define csr_MapCAB5toDfi_MASK 0xf
#define csr_BsiInterfaceRdDataHi_RANGE  15:0
#define csr_BsiInterfaceRdDataHi_BITS   15:0
#define csr_BsiInterfaceRdDataHi_MSB  15
#define csr_BsiInterfaceRdDataHi_LSB  0
#define csr_BsiInterfaceRdDataHi_MASK 0xffff
#define csr_PpgcLane2CrcInMap1_RANGE  11:0
#define csr_PpgcLane2CrcInMap1_BITS   11:0
#define csr_PpgcLane2CrcInMap1_MSB  11
#define csr_PpgcLane2CrcInMap1_LSB  0
#define csr_PpgcLane2CrcInMap1_MASK 0xfff
#define csr_PpgcCrcLaneMap4_RANGE  2:0
#define csr_PpgcCrcLaneMap4_BITS   2:0
#define csr_PpgcCrcLaneMap4_MSB  2
#define csr_PpgcCrcLaneMap4_LSB  0
#define csr_PpgcCrcLaneMap4_MASK 0x7
#define csr_PpgcCrcLaneMap5_RANGE  5:3
#define csr_PpgcCrcLaneMap5_BITS   2:0
#define csr_PpgcCrcLaneMap5_MSB  5
#define csr_PpgcCrcLaneMap5_LSB  3
#define csr_PpgcCrcLaneMap5_MASK 0x38
#define csr_PpgcCrcLaneMap6_RANGE  8:6
#define csr_PpgcCrcLaneMap6_BITS   2:0
#define csr_PpgcCrcLaneMap6_MSB  8
#define csr_PpgcCrcLaneMap6_LSB  6
#define csr_PpgcCrcLaneMap6_MASK 0x1c0
#define csr_PpgcCrcLaneMap7_RANGE  11:9
#define csr_PpgcCrcLaneMap7_BITS   2:0
#define csr_PpgcCrcLaneMap7_MSB  11
#define csr_PpgcCrcLaneMap7_LSB  9
#define csr_PpgcCrcLaneMap7_MASK 0xe00
#define csr_SequenceReg0b79s0_RANGE  15:0
#define csr_SequenceReg0b79s0_BITS   15:0
#define csr_SequenceReg0b79s0_MSB  15
#define csr_SequenceReg0b79s0_LSB  0
#define csr_SequenceReg0b79s0_MASK 0xffff
#define csr_SequenceReg0b164s1_RANGE  15:0
#define csr_SequenceReg0b164s1_BITS   15:0
#define csr_SequenceReg0b164s1_MSB  15
#define csr_SequenceReg0b164s1_LSB  0
#define csr_SequenceReg0b164s1_MASK 0xffff
#define csr_AcsmSeq0x22_RANGE  15:0
#define csr_AcsmSeq0x22_BITS   15:0
#define csr_AcsmSeq0x22_MSB  15
#define csr_AcsmSeq0x22_LSB  0
#define csr_AcsmSeq0x22_MASK 0xffff
#define csr_AcsmMclkDly22_RANGE  7:0
#define csr_AcsmMclkDly22_BITS   7:0
#define csr_AcsmMclkDly22_MSB  7
#define csr_AcsmMclkDly22_LSB  0
#define csr_AcsmMclkDly22_MASK 0xff
#define csr_AcsmDdrWe22_RANGE  8:8
#define csr_AcsmDdrWe22_BITS   0:0
#define csr_AcsmDdrWe22_MSB  8
#define csr_AcsmDdrWe22_LSB  8
#define csr_AcsmDdrWe22_MASK 0x100
#define csr_AcsmDdrCas22_RANGE  9:9
#define csr_AcsmDdrCas22_BITS   0:0
#define csr_AcsmDdrCas22_MSB  9
#define csr_AcsmDdrCas22_LSB  9
#define csr_AcsmDdrCas22_MASK 0x200
#define csr_AcsmDdrRas22_RANGE  10:10
#define csr_AcsmDdrRas22_BITS   0:0
#define csr_AcsmDdrRas22_MSB  10
#define csr_AcsmDdrRas22_LSB  10
#define csr_AcsmDdrRas22_MASK 0x400
#define csr_AcsmDdrCkeSet22_RANGE  11:11
#define csr_AcsmDdrCkeSet22_BITS   0:0
#define csr_AcsmDdrCkeSet22_MSB  11
#define csr_AcsmDdrCkeSet22_LSB  11
#define csr_AcsmDdrCkeSet22_MASK 0x800
#define csr_AcsmDdrCkeClr22_RANGE  12:12
#define csr_AcsmDdrCkeClr22_BITS   0:0
#define csr_AcsmDdrCkeClr22_MSB  12
#define csr_AcsmDdrCkeClr22_LSB  12
#define csr_AcsmDdrCkeClr22_MASK 0x1000
#define csr_AcsmSeqGateCmd22_RANGE  13:13
#define csr_AcsmSeqGateCmd22_BITS   0:0
#define csr_AcsmSeqGateCmd22_MSB  13
#define csr_AcsmSeqGateCmd22_LSB  13
#define csr_AcsmSeqGateCmd22_MASK 0x2000
#define csr_AcsmSeqTerm22_RANGE  14:14
#define csr_AcsmSeqTerm22_BITS   0:0
#define csr_AcsmSeqTerm22_MSB  14
#define csr_AcsmSeqTerm22_LSB  14
#define csr_AcsmSeqTerm22_MASK 0x4000
#define csr_AcsmLp3Ca322_RANGE  15:15
#define csr_AcsmLp3Ca322_BITS   0:0
#define csr_AcsmLp3Ca322_MSB  15
#define csr_AcsmLp3Ca322_LSB  15
#define csr_AcsmLp3Ca322_MASK 0x8000
#define csr_TxCalPOvr_RANGE  5:0
#define csr_TxCalPOvr_BITS   5:0
#define csr_TxCalPOvr_MSB  5
#define csr_TxCalPOvr_LSB  0
#define csr_TxCalPOvr_MASK 0x3f
#define csr_TxCalBinPOvrVal_RANGE  4:0
#define csr_TxCalBinPOvrVal_BITS   4:0
#define csr_TxCalBinPOvrVal_MSB  4
#define csr_TxCalBinPOvrVal_LSB  0
#define csr_TxCalBinPOvrVal_MASK 0x1f
#define csr_TxCalBinPOvrEn_RANGE  5:5
#define csr_TxCalBinPOvrEn_BITS   0:0
#define csr_TxCalBinPOvrEn_MSB  5
#define csr_TxCalBinPOvrEn_LSB  5
#define csr_TxCalBinPOvrEn_MASK 0x20
#define csr_Dq6LnSelTg3_RANGE  2:0
#define csr_Dq6LnSelTg3_BITS   2:0
#define csr_Dq6LnSelTg3_MSB  2
#define csr_Dq6LnSelTg3_LSB  0
#define csr_Dq6LnSelTg3_MASK 0x7
#define csr_MapCAB6toDfi_RANGE  3:0
#define csr_MapCAB6toDfi_BITS   3:0
#define csr_MapCAB6toDfi_MSB  3
#define csr_MapCAB6toDfi_LSB  0
#define csr_MapCAB6toDfi_MASK 0xf
#define csr_BsiInterfaceErr_RANGE  2:0
#define csr_BsiInterfaceErr_BITS   2:0
#define csr_BsiInterfaceErr_MSB  2
#define csr_BsiInterfaceErr_LSB  0
#define csr_BsiInterfaceErr_MASK 0x7
#define csr_StartVector0b0_RANGE  7:0
#define csr_StartVector0b0_BITS   7:0
#define csr_StartVector0b0_MSB  7
#define csr_StartVector0b0_LSB  0
#define csr_StartVector0b0_MASK 0xff
#define csr_Seq0BStartVec0_RANGE  7:0
#define csr_Seq0BStartVec0_BITS   7:0
#define csr_Seq0BStartVec0_MSB  7
#define csr_Seq0BStartVec0_LSB  0
#define csr_Seq0BStartVec0_MASK 0xff
#define csr_SequenceReg0b79s1_RANGE  15:0
#define csr_SequenceReg0b79s1_BITS   15:0
#define csr_SequenceReg0b79s1_MSB  15
#define csr_SequenceReg0b79s1_LSB  0
#define csr_SequenceReg0b79s1_MASK 0xffff
#define csr_SequenceReg0b164s2_RANGE  8:0
#define csr_SequenceReg0b164s2_BITS   8:0
#define csr_SequenceReg0b164s2_MSB  8
#define csr_SequenceReg0b164s2_LSB  0
#define csr_SequenceReg0b164s2_MASK 0x1ff
#define csr_AcsmSeq0x23_RANGE  15:0
#define csr_AcsmSeq0x23_BITS   15:0
#define csr_AcsmSeq0x23_MSB  15
#define csr_AcsmSeq0x23_LSB  0
#define csr_AcsmSeq0x23_MASK 0xffff
#define csr_AcsmMclkDly23_RANGE  7:0
#define csr_AcsmMclkDly23_BITS   7:0
#define csr_AcsmMclkDly23_MSB  7
#define csr_AcsmMclkDly23_LSB  0
#define csr_AcsmMclkDly23_MASK 0xff
#define csr_AcsmDdrWe23_RANGE  8:8
#define csr_AcsmDdrWe23_BITS   0:0
#define csr_AcsmDdrWe23_MSB  8
#define csr_AcsmDdrWe23_LSB  8
#define csr_AcsmDdrWe23_MASK 0x100
#define csr_AcsmDdrCas23_RANGE  9:9
#define csr_AcsmDdrCas23_BITS   0:0
#define csr_AcsmDdrCas23_MSB  9
#define csr_AcsmDdrCas23_LSB  9
#define csr_AcsmDdrCas23_MASK 0x200
#define csr_AcsmDdrRas23_RANGE  10:10
#define csr_AcsmDdrRas23_BITS   0:0
#define csr_AcsmDdrRas23_MSB  10
#define csr_AcsmDdrRas23_LSB  10
#define csr_AcsmDdrRas23_MASK 0x400
#define csr_AcsmDdrCkeSet23_RANGE  11:11
#define csr_AcsmDdrCkeSet23_BITS   0:0
#define csr_AcsmDdrCkeSet23_MSB  11
#define csr_AcsmDdrCkeSet23_LSB  11
#define csr_AcsmDdrCkeSet23_MASK 0x800
#define csr_AcsmDdrCkeClr23_RANGE  12:12
#define csr_AcsmDdrCkeClr23_BITS   0:0
#define csr_AcsmDdrCkeClr23_MSB  12
#define csr_AcsmDdrCkeClr23_LSB  12
#define csr_AcsmDdrCkeClr23_MASK 0x1000
#define csr_AcsmSeqGateCmd23_RANGE  13:13
#define csr_AcsmSeqGateCmd23_BITS   0:0
#define csr_AcsmSeqGateCmd23_MSB  13
#define csr_AcsmSeqGateCmd23_LSB  13
#define csr_AcsmSeqGateCmd23_MASK 0x2000
#define csr_AcsmSeqTerm23_RANGE  14:14
#define csr_AcsmSeqTerm23_BITS   0:0
#define csr_AcsmSeqTerm23_MSB  14
#define csr_AcsmSeqTerm23_LSB  14
#define csr_AcsmSeqTerm23_MASK 0x4000
#define csr_AcsmLp3Ca323_RANGE  15:15
#define csr_AcsmLp3Ca323_BITS   0:0
#define csr_AcsmLp3Ca323_MSB  15
#define csr_AcsmLp3Ca323_LSB  15
#define csr_AcsmLp3Ca323_MASK 0x8000
#define csr_TestModeConfig_RANGE  9:0
#define csr_TestModeConfig_BITS   9:0
#define csr_TestModeConfig_MSB  9
#define csr_TestModeConfig_LSB  0
#define csr_TestModeConfig_MASK 0x3ff
#define csr_LoopBackEn_RANGE  0:0
#define csr_LoopBackEn_BITS   0:0
#define csr_LoopBackEn_MSB  0
#define csr_LoopBackEn_LSB  0
#define csr_LoopBackEn_MASK 0x1
#define csr_RSVDTestDllEn_RANGE  1:1
#define csr_RSVDTestDllEn_BITS   0:0
#define csr_RSVDTestDllEn_MSB  1
#define csr_RSVDTestDllEn_LSB  1
#define csr_RSVDTestDllEn_MASK 0x2
#define csr_RSVDTwoTckTxDqsPre_RANGE  2:2
#define csr_RSVDTwoTckTxDqsPre_BITS   0:0
#define csr_RSVDTwoTckTxDqsPre_MSB  2
#define csr_RSVDTwoTckTxDqsPre_LSB  2
#define csr_RSVDTwoTckTxDqsPre_MASK 0x4
#define csr_TestModeRSVD_RANGE  7:3
#define csr_TestModeRSVD_BITS   4:0
#define csr_TestModeRSVD_MSB  7
#define csr_TestModeRSVD_LSB  3
#define csr_TestModeRSVD_MASK 0xf8
#define csr_LoopBackDisDqsTri_RANGE  8:8
#define csr_LoopBackDisDqsTri_BITS   0:0
#define csr_LoopBackDisDqsTri_MSB  8
#define csr_LoopBackDisDqsTri_LSB  8
#define csr_LoopBackDisDqsTri_MASK 0x100
#define csr_RSVDDisTxDqEqPreamble_RANGE  9:9
#define csr_RSVDDisTxDqEqPreamble_BITS   0:0
#define csr_RSVDDisTxDqEqPreamble_MSB  9
#define csr_RSVDDisTxDqEqPreamble_LSB  9
#define csr_RSVDDisTxDqEqPreamble_MASK 0x200
#define csr_TxCalNOvr_RANGE  5:0
#define csr_TxCalNOvr_BITS   5:0
#define csr_TxCalNOvr_MSB  5
#define csr_TxCalNOvr_LSB  0
#define csr_TxCalNOvr_MASK 0x3f
#define csr_TxCalBinNOvrVal_RANGE  4:0
#define csr_TxCalBinNOvrVal_BITS   4:0
#define csr_TxCalBinNOvrVal_MSB  4
#define csr_TxCalBinNOvrVal_LSB  0
#define csr_TxCalBinNOvrVal_MASK 0x1f
#define csr_TxCalBinNOvrEn_RANGE  5:5
#define csr_TxCalBinNOvrEn_BITS   0:0
#define csr_TxCalBinNOvrEn_MSB  5
#define csr_TxCalBinNOvrEn_LSB  5
#define csr_TxCalBinNOvrEn_MASK 0x20
#define csr_Dq7LnSelTg3_RANGE  2:0
#define csr_Dq7LnSelTg3_BITS   2:0
#define csr_Dq7LnSelTg3_MSB  2
#define csr_Dq7LnSelTg3_LSB  0
#define csr_Dq7LnSelTg3_MASK 0x7
#define csr_MapCAB7toDfi_RANGE  3:0
#define csr_MapCAB7toDfi_BITS   3:0
#define csr_MapCAB7toDfi_MSB  3
#define csr_MapCAB7toDfi_LSB  0
#define csr_MapCAB7toDfi_MASK 0xf
#define csr_BsiInterfaceRdy_RANGE  0:0
#define csr_BsiInterfaceRdy_BITS   0:0
#define csr_BsiInterfaceRdy_MSB  0
#define csr_BsiInterfaceRdy_LSB  0
#define csr_BsiInterfaceRdy_MASK 0x1
#define csr_TsmByte5_RANGE  15:0
#define csr_TsmByte5_BITS   15:0
#define csr_TsmByte5_MSB  15
#define csr_TsmByte5_LSB  0
#define csr_TsmByte5_MASK 0xffff
#define csr_DtsmBdBar_RANGE  15:0
#define csr_DtsmBdBar_BITS   15:0
#define csr_DtsmBdBar_MSB  15
#define csr_DtsmBdBar_LSB  0
#define csr_DtsmBdBar_MASK 0xffff
#define csr_StartVector0b1_RANGE  7:0
#define csr_StartVector0b1_BITS   7:0
#define csr_StartVector0b1_MSB  7
#define csr_StartVector0b1_LSB  0
#define csr_StartVector0b1_MASK 0xff
#define csr_Seq0BStartVec1_RANGE  7:0
#define csr_Seq0BStartVec1_BITS   7:0
#define csr_Seq0BStartVec1_MSB  7
#define csr_Seq0BStartVec1_LSB  0
#define csr_Seq0BStartVec1_MASK 0xff
#define csr_SequenceReg0b79s2_RANGE  8:0
#define csr_SequenceReg0b79s2_BITS   8:0
#define csr_SequenceReg0b79s2_MSB  8
#define csr_SequenceReg0b79s2_LSB  0
#define csr_SequenceReg0b79s2_MASK 0x1ff
#define csr_SequenceReg0b165s0_RANGE  15:0
#define csr_SequenceReg0b165s0_BITS   15:0
#define csr_SequenceReg0b165s0_MSB  15
#define csr_SequenceReg0b165s0_LSB  0
#define csr_SequenceReg0b165s0_MASK 0xffff
#define csr_AcsmSeq0x24_RANGE  15:0
#define csr_AcsmSeq0x24_BITS   15:0
#define csr_AcsmSeq0x24_MSB  15
#define csr_AcsmSeq0x24_LSB  0
#define csr_AcsmSeq0x24_MASK 0xffff
#define csr_AcsmMclkDly24_RANGE  7:0
#define csr_AcsmMclkDly24_BITS   7:0
#define csr_AcsmMclkDly24_MSB  7
#define csr_AcsmMclkDly24_LSB  0
#define csr_AcsmMclkDly24_MASK 0xff
#define csr_AcsmDdrWe24_RANGE  8:8
#define csr_AcsmDdrWe24_BITS   0:0
#define csr_AcsmDdrWe24_MSB  8
#define csr_AcsmDdrWe24_LSB  8
#define csr_AcsmDdrWe24_MASK 0x100
#define csr_AcsmDdrCas24_RANGE  9:9
#define csr_AcsmDdrCas24_BITS   0:0
#define csr_AcsmDdrCas24_MSB  9
#define csr_AcsmDdrCas24_LSB  9
#define csr_AcsmDdrCas24_MASK 0x200
#define csr_AcsmDdrRas24_RANGE  10:10
#define csr_AcsmDdrRas24_BITS   0:0
#define csr_AcsmDdrRas24_MSB  10
#define csr_AcsmDdrRas24_LSB  10
#define csr_AcsmDdrRas24_MASK 0x400
#define csr_AcsmDdrCkeSet24_RANGE  11:11
#define csr_AcsmDdrCkeSet24_BITS   0:0
#define csr_AcsmDdrCkeSet24_MSB  11
#define csr_AcsmDdrCkeSet24_LSB  11
#define csr_AcsmDdrCkeSet24_MASK 0x800
#define csr_AcsmDdrCkeClr24_RANGE  12:12
#define csr_AcsmDdrCkeClr24_BITS   0:0
#define csr_AcsmDdrCkeClr24_MSB  12
#define csr_AcsmDdrCkeClr24_LSB  12
#define csr_AcsmDdrCkeClr24_MASK 0x1000
#define csr_AcsmSeqGateCmd24_RANGE  13:13
#define csr_AcsmSeqGateCmd24_BITS   0:0
#define csr_AcsmSeqGateCmd24_MSB  13
#define csr_AcsmSeqGateCmd24_LSB  13
#define csr_AcsmSeqGateCmd24_MASK 0x2000
#define csr_AcsmSeqTerm24_RANGE  14:14
#define csr_AcsmSeqTerm24_BITS   0:0
#define csr_AcsmSeqTerm24_MSB  14
#define csr_AcsmSeqTerm24_LSB  14
#define csr_AcsmSeqTerm24_MASK 0x4000
#define csr_AcsmLp3Ca324_RANGE  15:15
#define csr_AcsmLp3Ca324_BITS   0:0
#define csr_AcsmLp3Ca324_MSB  15
#define csr_AcsmLp3Ca324_LSB  15
#define csr_AcsmLp3Ca324_MASK 0x8000
#define csr_DfiMode_RANGE  2:0
#define csr_DfiMode_BITS   2:0
#define csr_DfiMode_MSB  2
#define csr_DfiMode_LSB  0
#define csr_DfiMode_MASK 0x7
#define csr_Dfi0Enable_RANGE  0:0
#define csr_Dfi0Enable_BITS   0:0
#define csr_Dfi0Enable_MSB  0
#define csr_Dfi0Enable_LSB  0
#define csr_Dfi0Enable_MASK 0x1
#define csr_Dfi1Enable_RANGE  1:1
#define csr_Dfi1Enable_BITS   0:0
#define csr_Dfi1Enable_MSB  1
#define csr_Dfi1Enable_LSB  1
#define csr_Dfi1Enable_MASK 0x2
#define csr_Dfi1Override_RANGE  2:2
#define csr_Dfi1Override_BITS   0:0
#define csr_Dfi1Override_MSB  2
#define csr_Dfi1Override_LSB  2
#define csr_Dfi1Override_MASK 0x4
#define csr_MapCAB8toDfi_RANGE  3:0
#define csr_MapCAB8toDfi_BITS   3:0
#define csr_MapCAB8toDfi_MSB  3
#define csr_MapCAB8toDfi_LSB  0
#define csr_MapCAB8toDfi_MASK 0xf
#define csr_TristateModeCA_RANGE  3:0
#define csr_TristateModeCA_BITS   3:0
#define csr_TristateModeCA_MSB  3
#define csr_TristateModeCA_LSB  0
#define csr_TristateModeCA_MASK 0xf
#define csr_DisDynAdrTri_RANGE  0:0
#define csr_DisDynAdrTri_BITS   0:0
#define csr_DisDynAdrTri_MSB  0
#define csr_DisDynAdrTri_LSB  0
#define csr_DisDynAdrTri_MASK 0x1
#define csr_DDR2TMode_RANGE  1:1
#define csr_DDR2TMode_BITS   0:0
#define csr_DDR2TMode_MSB  1
#define csr_DDR2TMode_LSB  1
#define csr_DDR2TMode_MASK 0x2
#define csr_CkDisVal_RANGE  3:2
#define csr_CkDisVal_BITS   1:0
#define csr_CkDisVal_MSB  3
#define csr_CkDisVal_LSB  2
#define csr_CkDisVal_MASK 0xc
#define csr_StartVector0b2_RANGE  7:0
#define csr_StartVector0b2_BITS   7:0
#define csr_StartVector0b2_MSB  7
#define csr_StartVector0b2_LSB  0
#define csr_StartVector0b2_MASK 0xff
#define csr_Seq0BStartVec2_RANGE  7:0
#define csr_Seq0BStartVec2_BITS   7:0
#define csr_Seq0BStartVec2_MSB  7
#define csr_Seq0BStartVec2_LSB  0
#define csr_Seq0BStartVec2_MASK 0xff
#define csr_SequenceReg0b80s0_RANGE  15:0
#define csr_SequenceReg0b80s0_BITS   15:0
#define csr_SequenceReg0b80s0_MSB  15
#define csr_SequenceReg0b80s0_LSB  0
#define csr_SequenceReg0b80s0_MASK 0xffff
#define csr_SequenceReg0b165s1_RANGE  15:0
#define csr_SequenceReg0b165s1_BITS   15:0
#define csr_SequenceReg0b165s1_MSB  15
#define csr_SequenceReg0b165s1_LSB  0
#define csr_SequenceReg0b165s1_MASK 0xffff
#define csr_AcsmSeq0x25_RANGE  15:0
#define csr_AcsmSeq0x25_BITS   15:0
#define csr_AcsmSeq0x25_MSB  15
#define csr_AcsmSeq0x25_LSB  0
#define csr_AcsmSeq0x25_MASK 0xffff
#define csr_AcsmMclkDly25_RANGE  7:0
#define csr_AcsmMclkDly25_BITS   7:0
#define csr_AcsmMclkDly25_MSB  7
#define csr_AcsmMclkDly25_LSB  0
#define csr_AcsmMclkDly25_MASK 0xff
#define csr_AcsmDdrWe25_RANGE  8:8
#define csr_AcsmDdrWe25_BITS   0:0
#define csr_AcsmDdrWe25_MSB  8
#define csr_AcsmDdrWe25_LSB  8
#define csr_AcsmDdrWe25_MASK 0x100
#define csr_AcsmDdrCas25_RANGE  9:9
#define csr_AcsmDdrCas25_BITS   0:0
#define csr_AcsmDdrCas25_MSB  9
#define csr_AcsmDdrCas25_LSB  9
#define csr_AcsmDdrCas25_MASK 0x200
#define csr_AcsmDdrRas25_RANGE  10:10
#define csr_AcsmDdrRas25_BITS   0:0
#define csr_AcsmDdrRas25_MSB  10
#define csr_AcsmDdrRas25_LSB  10
#define csr_AcsmDdrRas25_MASK 0x400
#define csr_AcsmDdrCkeSet25_RANGE  11:11
#define csr_AcsmDdrCkeSet25_BITS   0:0
#define csr_AcsmDdrCkeSet25_MSB  11
#define csr_AcsmDdrCkeSet25_LSB  11
#define csr_AcsmDdrCkeSet25_MASK 0x800
#define csr_AcsmDdrCkeClr25_RANGE  12:12
#define csr_AcsmDdrCkeClr25_BITS   0:0
#define csr_AcsmDdrCkeClr25_MSB  12
#define csr_AcsmDdrCkeClr25_LSB  12
#define csr_AcsmDdrCkeClr25_MASK 0x1000
#define csr_AcsmSeqGateCmd25_RANGE  13:13
#define csr_AcsmSeqGateCmd25_BITS   0:0
#define csr_AcsmSeqGateCmd25_MSB  13
#define csr_AcsmSeqGateCmd25_LSB  13
#define csr_AcsmSeqGateCmd25_MASK 0x2000
#define csr_AcsmSeqTerm25_RANGE  14:14
#define csr_AcsmSeqTerm25_BITS   0:0
#define csr_AcsmSeqTerm25_MSB  14
#define csr_AcsmSeqTerm25_LSB  14
#define csr_AcsmSeqTerm25_MASK 0x4000
#define csr_AcsmLp3Ca325_RANGE  15:15
#define csr_AcsmLp3Ca325_BITS   0:0
#define csr_AcsmLp3Ca325_MSB  15
#define csr_AcsmLp3Ca325_LSB  15
#define csr_AcsmLp3Ca325_MASK 0x8000
#define csr_MapCAB9toDfi_RANGE  3:0
#define csr_MapCAB9toDfi_BITS   3:0
#define csr_MapCAB9toDfi_MSB  3
#define csr_MapCAB9toDfi_LSB  0
#define csr_MapCAB9toDfi_MASK 0xf
#define csr_MtestMuxSel_RANGE  7:0
#define csr_MtestMuxSel_BITS   7:0
#define csr_MtestMuxSel_MSB  7
#define csr_MtestMuxSel_LSB  0
#define csr_MtestMuxSel_MASK 0xff
#define csr_StartVector0b3_RANGE  7:0
#define csr_StartVector0b3_BITS   7:0
#define csr_StartVector0b3_MSB  7
#define csr_StartVector0b3_LSB  0
#define csr_StartVector0b3_MASK 0xff
#define csr_Seq0BStartVec3_RANGE  7:0
#define csr_Seq0BStartVec3_BITS   7:0
#define csr_Seq0BStartVec3_MSB  7
#define csr_Seq0BStartVec3_LSB  0
#define csr_Seq0BStartVec3_MASK 0xff
#define csr_SequenceReg0b80s1_RANGE  15:0
#define csr_SequenceReg0b80s1_BITS   15:0
#define csr_SequenceReg0b80s1_MSB  15
#define csr_SequenceReg0b80s1_LSB  0
#define csr_SequenceReg0b80s1_MASK 0xffff
#define csr_SequenceReg0b165s2_RANGE  8:0
#define csr_SequenceReg0b165s2_BITS   8:0
#define csr_SequenceReg0b165s2_MSB  8
#define csr_SequenceReg0b165s2_LSB  0
#define csr_SequenceReg0b165s2_MASK 0x1ff
#define csr_AcsmSeq0x26_RANGE  15:0
#define csr_AcsmSeq0x26_BITS   15:0
#define csr_AcsmSeq0x26_MSB  15
#define csr_AcsmSeq0x26_LSB  0
#define csr_AcsmSeq0x26_MASK 0xffff
#define csr_AcsmMclkDly26_RANGE  7:0
#define csr_AcsmMclkDly26_BITS   7:0
#define csr_AcsmMclkDly26_MSB  7
#define csr_AcsmMclkDly26_LSB  0
#define csr_AcsmMclkDly26_MASK 0xff
#define csr_AcsmDdrWe26_RANGE  8:8
#define csr_AcsmDdrWe26_BITS   0:0
#define csr_AcsmDdrWe26_MSB  8
#define csr_AcsmDdrWe26_LSB  8
#define csr_AcsmDdrWe26_MASK 0x100
#define csr_AcsmDdrCas26_RANGE  9:9
#define csr_AcsmDdrCas26_BITS   0:0
#define csr_AcsmDdrCas26_MSB  9
#define csr_AcsmDdrCas26_LSB  9
#define csr_AcsmDdrCas26_MASK 0x200
#define csr_AcsmDdrRas26_RANGE  10:10
#define csr_AcsmDdrRas26_BITS   0:0
#define csr_AcsmDdrRas26_MSB  10
#define csr_AcsmDdrRas26_LSB  10
#define csr_AcsmDdrRas26_MASK 0x400
#define csr_AcsmDdrCkeSet26_RANGE  11:11
#define csr_AcsmDdrCkeSet26_BITS   0:0
#define csr_AcsmDdrCkeSet26_MSB  11
#define csr_AcsmDdrCkeSet26_LSB  11
#define csr_AcsmDdrCkeSet26_MASK 0x800
#define csr_AcsmDdrCkeClr26_RANGE  12:12
#define csr_AcsmDdrCkeClr26_BITS   0:0
#define csr_AcsmDdrCkeClr26_MSB  12
#define csr_AcsmDdrCkeClr26_LSB  12
#define csr_AcsmDdrCkeClr26_MASK 0x1000
#define csr_AcsmSeqGateCmd26_RANGE  13:13
#define csr_AcsmSeqGateCmd26_BITS   0:0
#define csr_AcsmSeqGateCmd26_MSB  13
#define csr_AcsmSeqGateCmd26_LSB  13
#define csr_AcsmSeqGateCmd26_MASK 0x2000
#define csr_AcsmSeqTerm26_RANGE  14:14
#define csr_AcsmSeqTerm26_BITS   0:0
#define csr_AcsmSeqTerm26_MSB  14
#define csr_AcsmSeqTerm26_LSB  14
#define csr_AcsmSeqTerm26_MASK 0x4000
#define csr_AcsmLp3Ca326_RANGE  15:15
#define csr_AcsmLp3Ca326_BITS   0:0
#define csr_AcsmLp3Ca326_MSB  15
#define csr_AcsmLp3Ca326_LSB  15
#define csr_AcsmLp3Ca326_MASK 0x8000
#define csr_MapCAB10toDfi_RANGE  3:0
#define csr_MapCAB10toDfi_BITS   3:0
#define csr_MapCAB10toDfi_MSB  3
#define csr_MapCAB10toDfi_LSB  0
#define csr_MapCAB10toDfi_MASK 0xf
#define csr_MtestPgmInfo_RANGE  0:0
#define csr_MtestPgmInfo_BITS   0:0
#define csr_MtestPgmInfo_MSB  0
#define csr_MtestPgmInfo_LSB  0
#define csr_MtestPgmInfo_MASK 0x1
#define csr_StartVector0b4_RANGE  7:0
#define csr_StartVector0b4_BITS   7:0
#define csr_StartVector0b4_MSB  7
#define csr_StartVector0b4_LSB  0
#define csr_StartVector0b4_MASK 0xff
#define csr_Seq0BStartVec4_RANGE  7:0
#define csr_Seq0BStartVec4_BITS   7:0
#define csr_Seq0BStartVec4_MSB  7
#define csr_Seq0BStartVec4_LSB  0
#define csr_Seq0BStartVec4_MASK 0xff
#define csr_SequenceReg0b80s2_RANGE  8:0
#define csr_SequenceReg0b80s2_BITS   8:0
#define csr_SequenceReg0b80s2_MSB  8
#define csr_SequenceReg0b80s2_LSB  0
#define csr_SequenceReg0b80s2_MASK 0x1ff
#define csr_SequenceReg0b166s0_RANGE  15:0
#define csr_SequenceReg0b166s0_BITS   15:0
#define csr_SequenceReg0b166s0_MSB  15
#define csr_SequenceReg0b166s0_LSB  0
#define csr_SequenceReg0b166s0_MASK 0xffff
#define csr_AcsmSeq0x27_RANGE  15:0
#define csr_AcsmSeq0x27_BITS   15:0
#define csr_AcsmSeq0x27_MSB  15
#define csr_AcsmSeq0x27_LSB  0
#define csr_AcsmSeq0x27_MASK 0xffff
#define csr_AcsmMclkDly27_RANGE  7:0
#define csr_AcsmMclkDly27_BITS   7:0
#define csr_AcsmMclkDly27_MSB  7
#define csr_AcsmMclkDly27_LSB  0
#define csr_AcsmMclkDly27_MASK 0xff
#define csr_AcsmDdrWe27_RANGE  8:8
#define csr_AcsmDdrWe27_BITS   0:0
#define csr_AcsmDdrWe27_MSB  8
#define csr_AcsmDdrWe27_LSB  8
#define csr_AcsmDdrWe27_MASK 0x100
#define csr_AcsmDdrCas27_RANGE  9:9
#define csr_AcsmDdrCas27_BITS   0:0
#define csr_AcsmDdrCas27_MSB  9
#define csr_AcsmDdrCas27_LSB  9
#define csr_AcsmDdrCas27_MASK 0x200
#define csr_AcsmDdrRas27_RANGE  10:10
#define csr_AcsmDdrRas27_BITS   0:0
#define csr_AcsmDdrRas27_MSB  10
#define csr_AcsmDdrRas27_LSB  10
#define csr_AcsmDdrRas27_MASK 0x400
#define csr_AcsmDdrCkeSet27_RANGE  11:11
#define csr_AcsmDdrCkeSet27_BITS   0:0
#define csr_AcsmDdrCkeSet27_MSB  11
#define csr_AcsmDdrCkeSet27_LSB  11
#define csr_AcsmDdrCkeSet27_MASK 0x800
#define csr_AcsmDdrCkeClr27_RANGE  12:12
#define csr_AcsmDdrCkeClr27_BITS   0:0
#define csr_AcsmDdrCkeClr27_MSB  12
#define csr_AcsmDdrCkeClr27_LSB  12
#define csr_AcsmDdrCkeClr27_MASK 0x1000
#define csr_AcsmSeqGateCmd27_RANGE  13:13
#define csr_AcsmSeqGateCmd27_BITS   0:0
#define csr_AcsmSeqGateCmd27_MSB  13
#define csr_AcsmSeqGateCmd27_LSB  13
#define csr_AcsmSeqGateCmd27_MASK 0x2000
#define csr_AcsmSeqTerm27_RANGE  14:14
#define csr_AcsmSeqTerm27_BITS   0:0
#define csr_AcsmSeqTerm27_MSB  14
#define csr_AcsmSeqTerm27_LSB  14
#define csr_AcsmSeqTerm27_MASK 0x4000
#define csr_AcsmLp3Ca327_RANGE  15:15
#define csr_AcsmLp3Ca327_BITS   0:0
#define csr_AcsmLp3Ca327_MSB  15
#define csr_AcsmLp3Ca327_LSB  15
#define csr_AcsmLp3Ca327_MASK 0x8000
#define csr_MapCAB11toDfi_RANGE  3:0
#define csr_MapCAB11toDfi_BITS   3:0
#define csr_MapCAB11toDfi_MSB  3
#define csr_MapCAB11toDfi_LSB  0
#define csr_MapCAB11toDfi_MASK 0xf
#define csr_StartVector0b5_RANGE  7:0
#define csr_StartVector0b5_BITS   7:0
#define csr_StartVector0b5_MSB  7
#define csr_StartVector0b5_LSB  0
#define csr_StartVector0b5_MASK 0xff
#define csr_Seq0BStartVec5_RANGE  7:0
#define csr_Seq0BStartVec5_BITS   7:0
#define csr_Seq0BStartVec5_MSB  7
#define csr_Seq0BStartVec5_LSB  0
#define csr_Seq0BStartVec5_MASK 0xff
#define csr_SequenceReg0b81s0_RANGE  15:0
#define csr_SequenceReg0b81s0_BITS   15:0
#define csr_SequenceReg0b81s0_MSB  15
#define csr_SequenceReg0b81s0_LSB  0
#define csr_SequenceReg0b81s0_MASK 0xffff
#define csr_SequenceReg0b166s1_RANGE  15:0
#define csr_SequenceReg0b166s1_BITS   15:0
#define csr_SequenceReg0b166s1_MSB  15
#define csr_SequenceReg0b166s1_LSB  0
#define csr_SequenceReg0b166s1_MASK 0xffff
#define csr_AcsmSeq0x28_RANGE  15:0
#define csr_AcsmSeq0x28_BITS   15:0
#define csr_AcsmSeq0x28_MSB  15
#define csr_AcsmSeq0x28_LSB  0
#define csr_AcsmSeq0x28_MASK 0xffff
#define csr_AcsmMclkDly28_RANGE  7:0
#define csr_AcsmMclkDly28_BITS   7:0
#define csr_AcsmMclkDly28_MSB  7
#define csr_AcsmMclkDly28_LSB  0
#define csr_AcsmMclkDly28_MASK 0xff
#define csr_AcsmDdrWe28_RANGE  8:8
#define csr_AcsmDdrWe28_BITS   0:0
#define csr_AcsmDdrWe28_MSB  8
#define csr_AcsmDdrWe28_LSB  8
#define csr_AcsmDdrWe28_MASK 0x100
#define csr_AcsmDdrCas28_RANGE  9:9
#define csr_AcsmDdrCas28_BITS   0:0
#define csr_AcsmDdrCas28_MSB  9
#define csr_AcsmDdrCas28_LSB  9
#define csr_AcsmDdrCas28_MASK 0x200
#define csr_AcsmDdrRas28_RANGE  10:10
#define csr_AcsmDdrRas28_BITS   0:0
#define csr_AcsmDdrRas28_MSB  10
#define csr_AcsmDdrRas28_LSB  10
#define csr_AcsmDdrRas28_MASK 0x400
#define csr_AcsmDdrCkeSet28_RANGE  11:11
#define csr_AcsmDdrCkeSet28_BITS   0:0
#define csr_AcsmDdrCkeSet28_MSB  11
#define csr_AcsmDdrCkeSet28_LSB  11
#define csr_AcsmDdrCkeSet28_MASK 0x800
#define csr_AcsmDdrCkeClr28_RANGE  12:12
#define csr_AcsmDdrCkeClr28_BITS   0:0
#define csr_AcsmDdrCkeClr28_MSB  12
#define csr_AcsmDdrCkeClr28_LSB  12
#define csr_AcsmDdrCkeClr28_MASK 0x1000
#define csr_AcsmSeqGateCmd28_RANGE  13:13
#define csr_AcsmSeqGateCmd28_BITS   0:0
#define csr_AcsmSeqGateCmd28_MSB  13
#define csr_AcsmSeqGateCmd28_LSB  13
#define csr_AcsmSeqGateCmd28_MASK 0x2000
#define csr_AcsmSeqTerm28_RANGE  14:14
#define csr_AcsmSeqTerm28_BITS   0:0
#define csr_AcsmSeqTerm28_MSB  14
#define csr_AcsmSeqTerm28_LSB  14
#define csr_AcsmSeqTerm28_MASK 0x4000
#define csr_AcsmLp3Ca328_RANGE  15:15
#define csr_AcsmLp3Ca328_BITS   0:0
#define csr_AcsmLp3Ca328_MSB  15
#define csr_AcsmLp3Ca328_LSB  15
#define csr_AcsmLp3Ca328_MASK 0x8000
#define csr_DynPwrDnUp_RANGE  8:0
#define csr_DynPwrDnUp_BITS   8:0
#define csr_DynPwrDnUp_MSB  8
#define csr_DynPwrDnUp_LSB  0
#define csr_DynPwrDnUp_MASK 0x1ff
#define csr_RxPowerDown_RANGE  0:0
#define csr_RxPowerDown_BITS   0:0
#define csr_RxPowerDown_MSB  0
#define csr_RxPowerDown_LSB  0
#define csr_RxPowerDown_MASK 0x1
#define csr_TxPowerDown_RANGE  1:1
#define csr_TxPowerDown_BITS   0:0
#define csr_TxPowerDown_MSB  1
#define csr_TxPowerDown_LSB  1
#define csr_TxPowerDown_MASK 0x2
#define csr_PowerDownDynAC_RANGE  2:2
#define csr_PowerDownDynAC_BITS   0:0
#define csr_PowerDownDynAC_MSB  2
#define csr_PowerDownDynAC_LSB  2
#define csr_PowerDownDynAC_MASK 0x4
#define csr_PowerDownDynDB_RANGE  3:3
#define csr_PowerDownDynDB_BITS   0:0
#define csr_PowerDownDynDB_MSB  3
#define csr_PowerDownDynDB_LSB  3
#define csr_PowerDownDynDB_MASK 0x8
#define csr_TxStandby_RANGE  4:4
#define csr_TxStandby_BITS   0:0
#define csr_TxStandby_MSB  4
#define csr_TxStandby_LSB  4
#define csr_TxStandby_MASK 0x10
#define csr_StandbyDynAC_RANGE  5:5
#define csr_StandbyDynAC_BITS   0:0
#define csr_StandbyDynAC_MSB  5
#define csr_StandbyDynAC_LSB  5
#define csr_StandbyDynAC_MASK 0x20
#define csr_StandbyDynDB_RANGE  6:6
#define csr_StandbyDynDB_BITS   0:0
#define csr_StandbyDynDB_MSB  6
#define csr_StandbyDynDB_LSB  6
#define csr_StandbyDynDB_MASK 0x40
#define csr_LowPowerStandbyAc_RANGE  7:7
#define csr_LowPowerStandbyAc_BITS   0:0
#define csr_LowPowerStandbyAc_MSB  7
#define csr_LowPowerStandbyAc_LSB  7
#define csr_LowPowerStandbyAc_MASK 0x80
#define csr_LowPowerStandbyDb_RANGE  8:8
#define csr_LowPowerStandbyDb_BITS   0:0
#define csr_LowPowerStandbyDb_MSB  8
#define csr_LowPowerStandbyDb_LSB  8
#define csr_LowPowerStandbyDb_MASK 0x100
#define csr_MapCAB12toDfi_RANGE  3:0
#define csr_MapCAB12toDfi_BITS   3:0
#define csr_MapCAB12toDfi_MSB  3
#define csr_MapCAB12toDfi_LSB  0
#define csr_MapCAB12toDfi_MASK 0xf
#define csr_D5ACSMInfiniteOLRC_RANGE  1:0
#define csr_D5ACSMInfiniteOLRC_BITS   1:0
#define csr_D5ACSMInfiniteOLRC_MSB  1
#define csr_D5ACSMInfiniteOLRC_LSB  0
#define csr_D5ACSMInfiniteOLRC_MASK 0x3
#define csr_StartVector0b6_RANGE  7:0
#define csr_StartVector0b6_BITS   7:0
#define csr_StartVector0b6_MSB  7
#define csr_StartVector0b6_LSB  0
#define csr_StartVector0b6_MASK 0xff
#define csr_Seq0BStartVec6_RANGE  7:0
#define csr_Seq0BStartVec6_BITS   7:0
#define csr_Seq0BStartVec6_MSB  7
#define csr_Seq0BStartVec6_LSB  0
#define csr_Seq0BStartVec6_MASK 0xff
#define csr_SequenceReg0b81s1_RANGE  15:0
#define csr_SequenceReg0b81s1_BITS   15:0
#define csr_SequenceReg0b81s1_MSB  15
#define csr_SequenceReg0b81s1_LSB  0
#define csr_SequenceReg0b81s1_MASK 0xffff
#define csr_SequenceReg0b166s2_RANGE  8:0
#define csr_SequenceReg0b166s2_BITS   8:0
#define csr_SequenceReg0b166s2_MSB  8
#define csr_SequenceReg0b166s2_LSB  0
#define csr_SequenceReg0b166s2_MASK 0x1ff
#define csr_AcsmSeq0x29_RANGE  15:0
#define csr_AcsmSeq0x29_BITS   15:0
#define csr_AcsmSeq0x29_MSB  15
#define csr_AcsmSeq0x29_LSB  0
#define csr_AcsmSeq0x29_MASK 0xffff
#define csr_AcsmMclkDly29_RANGE  7:0
#define csr_AcsmMclkDly29_BITS   7:0
#define csr_AcsmMclkDly29_MSB  7
#define csr_AcsmMclkDly29_LSB  0
#define csr_AcsmMclkDly29_MASK 0xff
#define csr_AcsmDdrWe29_RANGE  8:8
#define csr_AcsmDdrWe29_BITS   0:0
#define csr_AcsmDdrWe29_MSB  8
#define csr_AcsmDdrWe29_LSB  8
#define csr_AcsmDdrWe29_MASK 0x100
#define csr_AcsmDdrCas29_RANGE  9:9
#define csr_AcsmDdrCas29_BITS   0:0
#define csr_AcsmDdrCas29_MSB  9
#define csr_AcsmDdrCas29_LSB  9
#define csr_AcsmDdrCas29_MASK 0x200
#define csr_AcsmDdrRas29_RANGE  10:10
#define csr_AcsmDdrRas29_BITS   0:0
#define csr_AcsmDdrRas29_MSB  10
#define csr_AcsmDdrRas29_LSB  10
#define csr_AcsmDdrRas29_MASK 0x400
#define csr_AcsmDdrCkeSet29_RANGE  11:11
#define csr_AcsmDdrCkeSet29_BITS   0:0
#define csr_AcsmDdrCkeSet29_MSB  11
#define csr_AcsmDdrCkeSet29_LSB  11
#define csr_AcsmDdrCkeSet29_MASK 0x800
#define csr_AcsmDdrCkeClr29_RANGE  12:12
#define csr_AcsmDdrCkeClr29_BITS   0:0
#define csr_AcsmDdrCkeClr29_MSB  12
#define csr_AcsmDdrCkeClr29_LSB  12
#define csr_AcsmDdrCkeClr29_MASK 0x1000
#define csr_AcsmSeqGateCmd29_RANGE  13:13
#define csr_AcsmSeqGateCmd29_BITS   0:0
#define csr_AcsmSeqGateCmd29_MSB  13
#define csr_AcsmSeqGateCmd29_LSB  13
#define csr_AcsmSeqGateCmd29_MASK 0x2000
#define csr_AcsmSeqTerm29_RANGE  14:14
#define csr_AcsmSeqTerm29_BITS   0:0
#define csr_AcsmSeqTerm29_MSB  14
#define csr_AcsmSeqTerm29_LSB  14
#define csr_AcsmSeqTerm29_MASK 0x4000
#define csr_AcsmLp3Ca329_RANGE  15:15
#define csr_AcsmLp3Ca329_BITS   0:0
#define csr_AcsmLp3Ca329_MSB  15
#define csr_AcsmLp3Ca329_LSB  15
#define csr_AcsmLp3Ca329_MASK 0x8000
#define csr_PMIEnable_RANGE  0:0
#define csr_PMIEnable_BITS   0:0
#define csr_PMIEnable_MSB  0
#define csr_PMIEnable_LSB  0
#define csr_PMIEnable_MASK 0x1
#define csr_MapCAB13toDfi_RANGE  3:0
#define csr_MapCAB13toDfi_BITS   3:0
#define csr_MapCAB13toDfi_MSB  3
#define csr_MapCAB13toDfi_LSB  0
#define csr_MapCAB13toDfi_MASK 0xf
#define csr_D5ACSMRun_RANGE  1:0
#define csr_D5ACSMRun_BITS   1:0
#define csr_D5ACSMRun_MSB  1
#define csr_D5ACSMRun_LSB  0
#define csr_D5ACSMRun_MASK 0x3
#define csr_StartVector0b7_RANGE  7:0
#define csr_StartVector0b7_BITS   7:0
#define csr_StartVector0b7_MSB  7
#define csr_StartVector0b7_LSB  0
#define csr_StartVector0b7_MASK 0xff
#define csr_Seq0BStartVec7_RANGE  7:0
#define csr_Seq0BStartVec7_BITS   7:0
#define csr_Seq0BStartVec7_MSB  7
#define csr_Seq0BStartVec7_LSB  0
#define csr_Seq0BStartVec7_MASK 0xff
#define csr_SequenceReg0b81s2_RANGE  8:0
#define csr_SequenceReg0b81s2_BITS   8:0
#define csr_SequenceReg0b81s2_MSB  8
#define csr_SequenceReg0b81s2_LSB  0
#define csr_SequenceReg0b81s2_MASK 0x1ff
#define csr_SequenceReg0b167s0_RANGE  15:0
#define csr_SequenceReg0b167s0_BITS   15:0
#define csr_SequenceReg0b167s0_MSB  15
#define csr_SequenceReg0b167s0_LSB  0
#define csr_SequenceReg0b167s0_MASK 0xffff
#define csr_AcsmSeq0x30_RANGE  15:0
#define csr_AcsmSeq0x30_BITS   15:0
#define csr_AcsmSeq0x30_MSB  15
#define csr_AcsmSeq0x30_LSB  0
#define csr_AcsmSeq0x30_MASK 0xffff
#define csr_AcsmMclkDly30_RANGE  7:0
#define csr_AcsmMclkDly30_BITS   7:0
#define csr_AcsmMclkDly30_MSB  7
#define csr_AcsmMclkDly30_LSB  0
#define csr_AcsmMclkDly30_MASK 0xff
#define csr_AcsmDdrWe30_RANGE  8:8
#define csr_AcsmDdrWe30_BITS   0:0
#define csr_AcsmDdrWe30_MSB  8
#define csr_AcsmDdrWe30_LSB  8
#define csr_AcsmDdrWe30_MASK 0x100
#define csr_AcsmDdrCas30_RANGE  9:9
#define csr_AcsmDdrCas30_BITS   0:0
#define csr_AcsmDdrCas30_MSB  9
#define csr_AcsmDdrCas30_LSB  9
#define csr_AcsmDdrCas30_MASK 0x200
#define csr_AcsmDdrRas30_RANGE  10:10
#define csr_AcsmDdrRas30_BITS   0:0
#define csr_AcsmDdrRas30_MSB  10
#define csr_AcsmDdrRas30_LSB  10
#define csr_AcsmDdrRas30_MASK 0x400
#define csr_AcsmDdrCkeSet30_RANGE  11:11
#define csr_AcsmDdrCkeSet30_BITS   0:0
#define csr_AcsmDdrCkeSet30_MSB  11
#define csr_AcsmDdrCkeSet30_LSB  11
#define csr_AcsmDdrCkeSet30_MASK 0x800
#define csr_AcsmDdrCkeClr30_RANGE  12:12
#define csr_AcsmDdrCkeClr30_BITS   0:0
#define csr_AcsmDdrCkeClr30_MSB  12
#define csr_AcsmDdrCkeClr30_LSB  12
#define csr_AcsmDdrCkeClr30_MASK 0x1000
#define csr_AcsmSeqGateCmd30_RANGE  13:13
#define csr_AcsmSeqGateCmd30_BITS   0:0
#define csr_AcsmSeqGateCmd30_MSB  13
#define csr_AcsmSeqGateCmd30_LSB  13
#define csr_AcsmSeqGateCmd30_MASK 0x2000
#define csr_AcsmSeqTerm30_RANGE  14:14
#define csr_AcsmSeqTerm30_BITS   0:0
#define csr_AcsmSeqTerm30_MSB  14
#define csr_AcsmSeqTerm30_LSB  14
#define csr_AcsmSeqTerm30_MASK 0x4000
#define csr_AcsmLp3Ca330_RANGE  15:15
#define csr_AcsmLp3Ca330_BITS   0:0
#define csr_AcsmLp3Ca330_MSB  15
#define csr_AcsmLp3Ca330_LSB  15
#define csr_AcsmLp3Ca330_MASK 0x8000
#define csr_PhyTID_RANGE  15:0
#define csr_PhyTID_BITS   15:0
#define csr_PhyTID_MSB  15
#define csr_PhyTID_LSB  0
#define csr_PhyTID_MASK 0xffff
#define csr_D5ACSMDone_RANGE  1:0
#define csr_D5ACSMDone_BITS   1:0
#define csr_D5ACSMDone_MSB  1
#define csr_D5ACSMDone_LSB  0
#define csr_D5ACSMDone_MASK 0x3
#define csr_DtsmTrainModeCtrl_RANGE  3:0
#define csr_DtsmTrainModeCtrl_BITS   3:0
#define csr_DtsmTrainModeCtrl_MSB  3
#define csr_DtsmTrainModeCtrl_LSB  0
#define csr_DtsmTrainModeCtrl_MASK 0xf
#define csr_DtsmSoeLaneMode_RANGE  1:0
#define csr_DtsmSoeLaneMode_BITS   1:0
#define csr_DtsmSoeLaneMode_MSB  1
#define csr_DtsmSoeLaneMode_LSB  0
#define csr_DtsmSoeLaneMode_MASK 0x3
#define csr_DtsmByteErrAndMode_RANGE  2:2
#define csr_DtsmByteErrAndMode_BITS   0:0
#define csr_DtsmByteErrAndMode_MSB  2
#define csr_DtsmByteErrAndMode_LSB  2
#define csr_DtsmByteErrAndMode_MASK 0x4
#define csr_DtsmNibErrMode_RANGE  3:3
#define csr_DtsmNibErrMode_BITS   0:0
#define csr_DtsmNibErrMode_MSB  3
#define csr_DtsmNibErrMode_LSB  3
#define csr_DtsmNibErrMode_MASK 0x8
#define csr_StartVector0b8_RANGE  7:0
#define csr_StartVector0b8_BITS   7:0
#define csr_StartVector0b8_MSB  7
#define csr_StartVector0b8_LSB  0
#define csr_StartVector0b8_MASK 0xff
#define csr_Seq0BStartVec8_RANGE  7:0
#define csr_Seq0BStartVec8_BITS   7:0
#define csr_Seq0BStartVec8_MSB  7
#define csr_Seq0BStartVec8_LSB  0
#define csr_Seq0BStartVec8_MASK 0xff
#define csr_SequenceReg0b82s0_RANGE  15:0
#define csr_SequenceReg0b82s0_BITS   15:0
#define csr_SequenceReg0b82s0_MSB  15
#define csr_SequenceReg0b82s0_LSB  0
#define csr_SequenceReg0b82s0_MASK 0xffff
#define csr_SequenceReg0b167s1_RANGE  15:0
#define csr_SequenceReg0b167s1_BITS   15:0
#define csr_SequenceReg0b167s1_MSB  15
#define csr_SequenceReg0b167s1_LSB  0
#define csr_SequenceReg0b167s1_MASK 0xffff
#define csr_AcsmSeq0x31_RANGE  15:0
#define csr_AcsmSeq0x31_BITS   15:0
#define csr_AcsmSeq0x31_MSB  15
#define csr_AcsmSeq0x31_LSB  0
#define csr_AcsmSeq0x31_MASK 0xffff
#define csr_AcsmMclkDly31_RANGE  7:0
#define csr_AcsmMclkDly31_BITS   7:0
#define csr_AcsmMclkDly31_MSB  7
#define csr_AcsmMclkDly31_LSB  0
#define csr_AcsmMclkDly31_MASK 0xff
#define csr_AcsmDdrWe31_RANGE  8:8
#define csr_AcsmDdrWe31_BITS   0:0
#define csr_AcsmDdrWe31_MSB  8
#define csr_AcsmDdrWe31_LSB  8
#define csr_AcsmDdrWe31_MASK 0x100
#define csr_AcsmDdrCas31_RANGE  9:9
#define csr_AcsmDdrCas31_BITS   0:0
#define csr_AcsmDdrCas31_MSB  9
#define csr_AcsmDdrCas31_LSB  9
#define csr_AcsmDdrCas31_MASK 0x200
#define csr_AcsmDdrRas31_RANGE  10:10
#define csr_AcsmDdrRas31_BITS   0:0
#define csr_AcsmDdrRas31_MSB  10
#define csr_AcsmDdrRas31_LSB  10
#define csr_AcsmDdrRas31_MASK 0x400
#define csr_AcsmDdrCkeSet31_RANGE  11:11
#define csr_AcsmDdrCkeSet31_BITS   0:0
#define csr_AcsmDdrCkeSet31_MSB  11
#define csr_AcsmDdrCkeSet31_LSB  11
#define csr_AcsmDdrCkeSet31_MASK 0x800
#define csr_AcsmDdrCkeClr31_RANGE  12:12
#define csr_AcsmDdrCkeClr31_BITS   0:0
#define csr_AcsmDdrCkeClr31_MSB  12
#define csr_AcsmDdrCkeClr31_LSB  12
#define csr_AcsmDdrCkeClr31_MASK 0x1000
#define csr_AcsmSeqGateCmd31_RANGE  13:13
#define csr_AcsmSeqGateCmd31_BITS   0:0
#define csr_AcsmSeqGateCmd31_MSB  13
#define csr_AcsmSeqGateCmd31_LSB  13
#define csr_AcsmSeqGateCmd31_MASK 0x2000
#define csr_AcsmSeqTerm31_RANGE  14:14
#define csr_AcsmSeqTerm31_BITS   0:0
#define csr_AcsmSeqTerm31_MSB  14
#define csr_AcsmSeqTerm31_LSB  14
#define csr_AcsmSeqTerm31_MASK 0x4000
#define csr_AcsmLp3Ca331_RANGE  15:15
#define csr_AcsmLp3Ca331_BITS   0:0
#define csr_AcsmLp3Ca331_MSB  15
#define csr_AcsmLp3Ca331_LSB  15
#define csr_AcsmLp3Ca331_MASK 0x8000
#define csr_D5ACSMMiscControl_RANGE  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (((define_pubRev < 0x0350) ? (((define_pubRev < 0x0340) ? (1:0) : (3:0))) : (3:0))) : (3:0))) : (1:0))) : (3:0))) : (3:0))) : (3:0))) : (3:0))
#define csr_D5ACSMMiscControl_BITS   ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (((define_pubRev < 0x0350) ? (((define_pubRev < 0x0340) ? (1:0) : (3:0))) : (3:0))) : (3:0))) : (1:0))) : (3:0))) : (3:0))) : (3:0))) : (3:0))
#define csr_D5ACSMMiscControl_MSB  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (((define_pubRev < 0x0350) ? (((define_pubRev < 0x0340) ? (1) : (3))) : (3))) : (3))) : (1))) : (3))) : (3))) : (3))) : (3))
#define csr_D5ACSMMiscControl_LSB  0
#define csr_D5ACSMMiscControl_MASK ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (((define_pubRev < 0x0350) ? (((define_pubRev < 0x0340) ? (0x3) : (0xf))) : (0xf))) : (0xf))) : (0x3))) : (0xf))) : (0xf))) : (0xf))) : (0xf))
#define csr_D5ACSM1D4Mode_RANGE  0:0
#define csr_D5ACSM1D4Mode_BITS   0:0
#define csr_D5ACSM1D4Mode_MSB  0
#define csr_D5ACSM1D4Mode_LSB  0
#define csr_D5ACSM1D4Mode_MASK 0x1
#define csr_D5ACSMDtsmEnOnInactiveRank_RANGE  1:1
#define csr_D5ACSMDtsmEnOnInactiveRank_BITS   0:0
#define csr_D5ACSMDtsmEnOnInactiveRank_MSB  1
#define csr_D5ACSMDtsmEnOnInactiveRank_LSB  1
#define csr_D5ACSMDtsmEnOnInactiveRank_MASK 0x2
#define csr_D5ACSM0RptCntOverrideEn_RANGE  2:2
#define csr_D5ACSM0RptCntOverrideEn_BITS   0:0
#define csr_D5ACSM0RptCntOverrideEn_MSB  2
#define csr_D5ACSM0RptCntOverrideEn_LSB  2
#define csr_D5ACSM0RptCntOverrideEn_MASK 0x4
#define csr_D5ACSM1RptCntOverrideEn_RANGE  3:3
#define csr_D5ACSM1RptCntOverrideEn_BITS   0:0
#define csr_D5ACSM1RptCntOverrideEn_MSB  3
#define csr_D5ACSM1RptCntOverrideEn_LSB  3
#define csr_D5ACSM1RptCntOverrideEn_MASK 0x8
#define csr_D5RdimmSDRmode_RANGE  0:0
#define csr_D5RdimmSDRmode_BITS   0:0
#define csr_D5RdimmSDRmode_MSB  0
#define csr_D5RdimmSDRmode_LSB  0
#define csr_D5RdimmSDRmode_MASK 0x1
#define csr_HwtMRL_RANGE  4:0
#define csr_HwtMRL_BITS   4:0
#define csr_HwtMRL_MSB  4
#define csr_HwtMRL_LSB  0
#define csr_HwtMRL_MASK 0x1f
#define csr_DFIMRL_RANGE  4:0
#define csr_DFIMRL_BITS   4:0
#define csr_DFIMRL_MSB  4
#define csr_DFIMRL_LSB  0
#define csr_DFIMRL_MASK 0x1f
#define csr_AsyncAnibMode_RANGE  3:0
#define csr_AsyncAnibMode_BITS   3:0
#define csr_AsyncAnibMode_MSB  3
#define csr_AsyncAnibMode_LSB  0
#define csr_AsyncAnibMode_MASK 0xf
#define csr_StartVector0b9_RANGE  7:0
#define csr_StartVector0b9_BITS   7:0
#define csr_StartVector0b9_MSB  7
#define csr_StartVector0b9_LSB  0
#define csr_StartVector0b9_MASK 0xff
#define csr_Seq0BStartVec9_RANGE  7:0
#define csr_Seq0BStartVec9_BITS   7:0
#define csr_Seq0BStartVec9_MSB  7
#define csr_Seq0BStartVec9_LSB  0
#define csr_Seq0BStartVec9_MASK 0xff
#define csr_SequenceReg0b82s1_RANGE  15:0
#define csr_SequenceReg0b82s1_BITS   15:0
#define csr_SequenceReg0b82s1_MSB  15
#define csr_SequenceReg0b82s1_LSB  0
#define csr_SequenceReg0b82s1_MASK 0xffff
#define csr_SequenceReg0b167s2_RANGE  8:0
#define csr_SequenceReg0b167s2_BITS   8:0
#define csr_SequenceReg0b167s2_MSB  8
#define csr_SequenceReg0b167s2_LSB  0
#define csr_SequenceReg0b167s2_MASK 0x1ff
#define csr_AcsmSeq1x0_RANGE  15:0
#define csr_AcsmSeq1x0_BITS   15:0
#define csr_AcsmSeq1x0_MSB  15
#define csr_AcsmSeq1x0_LSB  0
#define csr_AcsmSeq1x0_MASK 0xffff
#define csr_AcsmDdrCs0_RANGE  7:0
#define csr_AcsmDdrCs0_BITS   7:0
#define csr_AcsmDdrCs0_MSB  7
#define csr_AcsmDdrCs0_LSB  0
#define csr_AcsmDdrCs0_MASK 0xff
#define csr_AcsmSaveGen0_RANGE  8:8
#define csr_AcsmSaveGen0_BITS   0:0
#define csr_AcsmSaveGen0_MSB  8
#define csr_AcsmSaveGen0_LSB  8
#define csr_AcsmSaveGen0_MASK 0x100
#define csr_AcsmLoadChk0_RANGE  9:9
#define csr_AcsmLoadChk0_BITS   0:0
#define csr_AcsmLoadChk0_MSB  9
#define csr_AcsmLoadChk0_LSB  9
#define csr_AcsmLoadChk0_MASK 0x200
#define csr_AcsmNoRxEnb0_RANGE  10:10
#define csr_AcsmNoRxEnb0_BITS   0:0
#define csr_AcsmNoRxEnb0_MSB  10
#define csr_AcsmNoRxEnb0_LSB  10
#define csr_AcsmNoRxEnb0_MASK 0x400
#define csr_AcsmNoRxVal0_RANGE  11:11
#define csr_AcsmNoRxVal0_BITS   0:0
#define csr_AcsmNoRxVal0_MSB  11
#define csr_AcsmNoRxVal0_LSB  11
#define csr_AcsmNoRxVal0_MASK 0x800
#define csr_AcsmDdrBnk0_RANGE  15:12
#define csr_AcsmDdrBnk0_BITS   3:0
#define csr_AcsmDdrBnk0_MSB  15
#define csr_AcsmDdrBnk0_LSB  12
#define csr_AcsmDdrBnk0_MASK 0xf000
#define csr_TxTrkStateS0_RANGE  9:0
#define csr_TxTrkStateS0_BITS   9:0
#define csr_TxTrkStateS0_MSB  9
#define csr_TxTrkStateS0_LSB  0
#define csr_TxTrkStateS0_MASK 0x3ff
#define csr_D5ACSM0RxEnPulse_RANGE  13:0
#define csr_D5ACSM0RxEnPulse_BITS   13:0
#define csr_D5ACSM0RxEnPulse_MSB  13
#define csr_D5ACSM0RxEnPulse_LSB  0
#define csr_D5ACSM0RxEnPulse_MASK 0x3fff
#define csr_D5ACSM0RxEnDelay_RANGE  5:0
#define csr_D5ACSM0RxEnDelay_BITS   5:0
#define csr_D5ACSM0RxEnDelay_MSB  5
#define csr_D5ACSM0RxEnDelay_LSB  0
#define csr_D5ACSM0RxEnDelay_MASK 0x3f
#define csr_D5ACSM0RxEnDelayReserved_RANGE  7:6
#define csr_D5ACSM0RxEnDelayReserved_BITS   1:0
#define csr_D5ACSM0RxEnDelayReserved_MSB  7
#define csr_D5ACSM0RxEnDelayReserved_LSB  6
#define csr_D5ACSM0RxEnDelayReserved_MASK 0xc0
#define csr_D5ACSM0RxEnWidth_RANGE  13:8
#define csr_D5ACSM0RxEnWidth_BITS   5:0
#define csr_D5ACSM0RxEnWidth_MSB  13
#define csr_D5ACSM0RxEnWidth_LSB  8
#define csr_D5ACSM0RxEnWidth_MASK 0x3f00
#define csr_DFIMRLmCK_RANGE  0:0
#define csr_DFIMRLmCK_BITS   0:0
#define csr_DFIMRLmCK_MSB  0
#define csr_DFIMRLmCK_LSB  0
#define csr_DFIMRLmCK_MASK 0x1
#define csr_DFIPHYUPD_RANGE  6:0
#define csr_DFIPHYUPD_BITS   6:0
#define csr_DFIPHYUPD_MSB  6
#define csr_DFIPHYUPD_LSB  0
#define csr_DFIPHYUPD_MASK 0x7f
#define csr_DFIPHYUPDCNT_RANGE  3:0
#define csr_DFIPHYUPDCNT_BITS   3:0
#define csr_DFIPHYUPDCNT_MSB  3
#define csr_DFIPHYUPDCNT_LSB  0
#define csr_DFIPHYUPDCNT_MASK 0xf
#define csr_DFIPHYUPDRESP_RANGE  6:4
#define csr_DFIPHYUPDRESP_BITS   2:0
#define csr_DFIPHYUPDRESP_MSB  6
#define csr_DFIPHYUPDRESP_LSB  4
#define csr_DFIPHYUPDRESP_MASK 0x70
#define csr_AsyncAnibTxEn_RANGE  3:0
#define csr_AsyncAnibTxEn_BITS   3:0
#define csr_AsyncAnibTxEn_MSB  3
#define csr_AsyncAnibTxEn_LSB  0
#define csr_AsyncAnibTxEn_MASK 0xf
#define csr_StartVector0b10_RANGE  7:0
#define csr_StartVector0b10_BITS   7:0
#define csr_StartVector0b10_MSB  7
#define csr_StartVector0b10_LSB  0
#define csr_StartVector0b10_MASK 0xff
#define csr_Seq0BStartVec10_RANGE  7:0
#define csr_Seq0BStartVec10_BITS   7:0
#define csr_Seq0BStartVec10_MSB  7
#define csr_Seq0BStartVec10_LSB  0
#define csr_Seq0BStartVec10_MASK 0xff
#define csr_SequenceReg0b82s2_RANGE  8:0
#define csr_SequenceReg0b82s2_BITS   8:0
#define csr_SequenceReg0b82s2_MSB  8
#define csr_SequenceReg0b82s2_LSB  0
#define csr_SequenceReg0b82s2_MASK 0x1ff
#define csr_SequenceReg0b168s0_RANGE  15:0
#define csr_SequenceReg0b168s0_BITS   15:0
#define csr_SequenceReg0b168s0_MSB  15
#define csr_SequenceReg0b168s0_LSB  0
#define csr_SequenceReg0b168s0_MASK 0xffff
#define csr_AcsmSeq1x1_RANGE  15:0
#define csr_AcsmSeq1x1_BITS   15:0
#define csr_AcsmSeq1x1_MSB  15
#define csr_AcsmSeq1x1_LSB  0
#define csr_AcsmSeq1x1_MASK 0xffff
#define csr_AcsmDdrCs1_RANGE  7:0
#define csr_AcsmDdrCs1_BITS   7:0
#define csr_AcsmDdrCs1_MSB  7
#define csr_AcsmDdrCs1_LSB  0
#define csr_AcsmDdrCs1_MASK 0xff
#define csr_AcsmSaveGen1_RANGE  8:8
#define csr_AcsmSaveGen1_BITS   0:0
#define csr_AcsmSaveGen1_MSB  8
#define csr_AcsmSaveGen1_LSB  8
#define csr_AcsmSaveGen1_MASK 0x100
#define csr_AcsmLoadChk1_RANGE  9:9
#define csr_AcsmLoadChk1_BITS   0:0
#define csr_AcsmLoadChk1_MSB  9
#define csr_AcsmLoadChk1_LSB  9
#define csr_AcsmLoadChk1_MASK 0x200
#define csr_AcsmNoRxEnb1_RANGE  10:10
#define csr_AcsmNoRxEnb1_BITS   0:0
#define csr_AcsmNoRxEnb1_MSB  10
#define csr_AcsmNoRxEnb1_LSB  10
#define csr_AcsmNoRxEnb1_MASK 0x400
#define csr_AcsmNoRxVal1_RANGE  11:11
#define csr_AcsmNoRxVal1_BITS   0:0
#define csr_AcsmNoRxVal1_MSB  11
#define csr_AcsmNoRxVal1_LSB  11
#define csr_AcsmNoRxVal1_MASK 0x800
#define csr_AcsmDdrBnk1_RANGE  15:12
#define csr_AcsmDdrBnk1_BITS   3:0
#define csr_AcsmDdrBnk1_MSB  15
#define csr_AcsmDdrBnk1_LSB  12
#define csr_AcsmDdrBnk1_MASK 0xf000
#define csr_TxTrkStateS1_RANGE  9:0
#define csr_TxTrkStateS1_BITS   9:0
#define csr_TxTrkStateS1_MSB  9
#define csr_TxTrkStateS1_LSB  0
#define csr_TxTrkStateS1_MASK 0x3ff
#define csr_D5ACSM0RxValPulse_RANGE  13:0
#define csr_D5ACSM0RxValPulse_BITS   13:0
#define csr_D5ACSM0RxValPulse_MSB  13
#define csr_D5ACSM0RxValPulse_LSB  0
#define csr_D5ACSM0RxValPulse_MASK 0x3fff
#define csr_D5ACSM0RxValDelay_RANGE  5:0
#define csr_D5ACSM0RxValDelay_BITS   5:0
#define csr_D5ACSM0RxValDelay_MSB  5
#define csr_D5ACSM0RxValDelay_LSB  0
#define csr_D5ACSM0RxValDelay_MASK 0x3f
#define csr_D5ACSM0RxValDelayReserved_RANGE  7:6
#define csr_D5ACSM0RxValDelayReserved_BITS   1:0
#define csr_D5ACSM0RxValDelayReserved_MSB  7
#define csr_D5ACSM0RxValDelayReserved_LSB  6
#define csr_D5ACSM0RxValDelayReserved_MASK 0xc0
#define csr_D5ACSM0RxValWidth_RANGE  13:8
#define csr_D5ACSM0RxValWidth_BITS   5:0
#define csr_D5ACSM0RxValWidth_MSB  13
#define csr_D5ACSM0RxValWidth_LSB  8
#define csr_D5ACSM0RxValWidth_MASK 0x3f00
#define csr_AsyncAnibTxData_RANGE  3:0
#define csr_AsyncAnibTxData_BITS   3:0
#define csr_AsyncAnibTxData_MSB  3
#define csr_AsyncAnibTxData_LSB  0
#define csr_AsyncAnibTxData_MASK 0xf
#define csr_PdaMrsWriteMode_RANGE  0:0
#define csr_PdaMrsWriteMode_BITS   0:0
#define csr_PdaMrsWriteMode_MSB  0
#define csr_PdaMrsWriteMode_LSB  0
#define csr_PdaMrsWriteMode_MASK 0x1
#define csr_StartVector0b11_RANGE  7:0
#define csr_StartVector0b11_BITS   7:0
#define csr_StartVector0b11_MSB  7
#define csr_StartVector0b11_LSB  0
#define csr_StartVector0b11_MASK 0xff
#define csr_Seq0BStartVec11_RANGE  7:0
#define csr_Seq0BStartVec11_BITS   7:0
#define csr_Seq0BStartVec11_MSB  7
#define csr_Seq0BStartVec11_LSB  0
#define csr_Seq0BStartVec11_MASK 0xff
#define csr_SequenceReg0b83s0_RANGE  15:0
#define csr_SequenceReg0b83s0_BITS   15:0
#define csr_SequenceReg0b83s0_MSB  15
#define csr_SequenceReg0b83s0_LSB  0
#define csr_SequenceReg0b83s0_MASK 0xffff
#define csr_SequenceReg0b168s1_RANGE  15:0
#define csr_SequenceReg0b168s1_BITS   15:0
#define csr_SequenceReg0b168s1_MSB  15
#define csr_SequenceReg0b168s1_LSB  0
#define csr_SequenceReg0b168s1_MASK 0xffff
#define csr_AcsmSeq1x2_RANGE  15:0
#define csr_AcsmSeq1x2_BITS   15:0
#define csr_AcsmSeq1x2_MSB  15
#define csr_AcsmSeq1x2_LSB  0
#define csr_AcsmSeq1x2_MASK 0xffff
#define csr_AcsmDdrCs2_RANGE  7:0
#define csr_AcsmDdrCs2_BITS   7:0
#define csr_AcsmDdrCs2_MSB  7
#define csr_AcsmDdrCs2_LSB  0
#define csr_AcsmDdrCs2_MASK 0xff
#define csr_AcsmSaveGen2_RANGE  8:8
#define csr_AcsmSaveGen2_BITS   0:0
#define csr_AcsmSaveGen2_MSB  8
#define csr_AcsmSaveGen2_LSB  8
#define csr_AcsmSaveGen2_MASK 0x100
#define csr_AcsmLoadChk2_RANGE  9:9
#define csr_AcsmLoadChk2_BITS   0:0
#define csr_AcsmLoadChk2_MSB  9
#define csr_AcsmLoadChk2_LSB  9
#define csr_AcsmLoadChk2_MASK 0x200
#define csr_AcsmNoRxEnb2_RANGE  10:10
#define csr_AcsmNoRxEnb2_BITS   0:0
#define csr_AcsmNoRxEnb2_MSB  10
#define csr_AcsmNoRxEnb2_LSB  10
#define csr_AcsmNoRxEnb2_MASK 0x400
#define csr_AcsmNoRxVal2_RANGE  11:11
#define csr_AcsmNoRxVal2_BITS   0:0
#define csr_AcsmNoRxVal2_MSB  11
#define csr_AcsmNoRxVal2_LSB  11
#define csr_AcsmNoRxVal2_MASK 0x800
#define csr_AcsmDdrBnk2_RANGE  15:12
#define csr_AcsmDdrBnk2_BITS   3:0
#define csr_AcsmDdrBnk2_MSB  15
#define csr_AcsmDdrBnk2_LSB  12
#define csr_AcsmDdrBnk2_MASK 0xf000
#define csr_TxTrkStateS2_RANGE  9:0
#define csr_TxTrkStateS2_BITS   9:0
#define csr_TxTrkStateS2_MSB  9
#define csr_TxTrkStateS2_LSB  0
#define csr_TxTrkStateS2_MASK 0x3ff
#define csr_D5ACSM0TxEnPulse_RANGE  13:0
#define csr_D5ACSM0TxEnPulse_BITS   13:0
#define csr_D5ACSM0TxEnPulse_MSB  13
#define csr_D5ACSM0TxEnPulse_LSB  0
#define csr_D5ACSM0TxEnPulse_MASK 0x3fff
#define csr_D5ACSM0TxEnDelay_RANGE  5:0
#define csr_D5ACSM0TxEnDelay_BITS   5:0
#define csr_D5ACSM0TxEnDelay_MSB  5
#define csr_D5ACSM0TxEnDelay_LSB  0
#define csr_D5ACSM0TxEnDelay_MASK 0x3f
#define csr_D5ACSM0TxEnDelayReserved_RANGE  7:6
#define csr_D5ACSM0TxEnDelayReserved_BITS   1:0
#define csr_D5ACSM0TxEnDelayReserved_MSB  7
#define csr_D5ACSM0TxEnDelayReserved_LSB  6
#define csr_D5ACSM0TxEnDelayReserved_MASK 0xc0
#define csr_D5ACSM0TxEnWidth_RANGE  13:8
#define csr_D5ACSM0TxEnWidth_BITS   5:0
#define csr_D5ACSM0TxEnWidth_MSB  13
#define csr_D5ACSM0TxEnWidth_LSB  8
#define csr_D5ACSM0TxEnWidth_MASK 0x3f00
#define csr_Dfi2nModeCtl_RANGE  1:0
#define csr_Dfi2nModeCtl_BITS   1:0
#define csr_Dfi2nModeCtl_MSB  1
#define csr_Dfi2nModeCtl_LSB  0
#define csr_Dfi2nModeCtl_MASK 0x3
#define csr_AsyncAnibRxEn_RANGE  3:0
#define csr_AsyncAnibRxEn_BITS   3:0
#define csr_AsyncAnibRxEn_MSB  3
#define csr_AsyncAnibRxEn_LSB  0
#define csr_AsyncAnibRxEn_MASK 0xf
#define csr_StartVector0b12_RANGE  7:0
#define csr_StartVector0b12_BITS   7:0
#define csr_StartVector0b12_MSB  7
#define csr_StartVector0b12_LSB  0
#define csr_StartVector0b12_MASK 0xff
#define csr_Seq0BStartVec12_RANGE  7:0
#define csr_Seq0BStartVec12_BITS   7:0
#define csr_Seq0BStartVec12_MSB  7
#define csr_Seq0BStartVec12_LSB  0
#define csr_Seq0BStartVec12_MASK 0xff
#define csr_SequenceReg0b83s1_RANGE  15:0
#define csr_SequenceReg0b83s1_BITS   15:0
#define csr_SequenceReg0b83s1_MSB  15
#define csr_SequenceReg0b83s1_LSB  0
#define csr_SequenceReg0b83s1_MASK 0xffff
#define csr_SequenceReg0b168s2_RANGE  8:0
#define csr_SequenceReg0b168s2_BITS   8:0
#define csr_SequenceReg0b168s2_MSB  8
#define csr_SequenceReg0b168s2_LSB  0
#define csr_SequenceReg0b168s2_MASK 0x1ff
#define csr_AcsmSeq1x3_RANGE  15:0
#define csr_AcsmSeq1x3_BITS   15:0
#define csr_AcsmSeq1x3_MSB  15
#define csr_AcsmSeq1x3_LSB  0
#define csr_AcsmSeq1x3_MASK 0xffff
#define csr_AcsmDdrCs3_RANGE  7:0
#define csr_AcsmDdrCs3_BITS   7:0
#define csr_AcsmDdrCs3_MSB  7
#define csr_AcsmDdrCs3_LSB  0
#define csr_AcsmDdrCs3_MASK 0xff
#define csr_AcsmSaveGen3_RANGE  8:8
#define csr_AcsmSaveGen3_BITS   0:0
#define csr_AcsmSaveGen3_MSB  8
#define csr_AcsmSaveGen3_LSB  8
#define csr_AcsmSaveGen3_MASK 0x100
#define csr_AcsmLoadChk3_RANGE  9:9
#define csr_AcsmLoadChk3_BITS   0:0
#define csr_AcsmLoadChk3_MSB  9
#define csr_AcsmLoadChk3_LSB  9
#define csr_AcsmLoadChk3_MASK 0x200
#define csr_AcsmNoRxEnb3_RANGE  10:10
#define csr_AcsmNoRxEnb3_BITS   0:0
#define csr_AcsmNoRxEnb3_MSB  10
#define csr_AcsmNoRxEnb3_LSB  10
#define csr_AcsmNoRxEnb3_MASK 0x400
#define csr_AcsmNoRxVal3_RANGE  11:11
#define csr_AcsmNoRxVal3_BITS   0:0
#define csr_AcsmNoRxVal3_MSB  11
#define csr_AcsmNoRxVal3_LSB  11
#define csr_AcsmNoRxVal3_MASK 0x800
#define csr_AcsmDdrBnk3_RANGE  15:12
#define csr_AcsmDdrBnk3_BITS   3:0
#define csr_AcsmDdrBnk3_MSB  15
#define csr_AcsmDdrBnk3_LSB  12
#define csr_AcsmDdrBnk3_MASK 0xf000
#define csr_TxTrkStateS3_RANGE  9:0
#define csr_TxTrkStateS3_BITS   9:0
#define csr_TxTrkStateS3_MSB  9
#define csr_TxTrkStateS3_LSB  0
#define csr_TxTrkStateS3_MASK 0x3ff
#define csr_D5ACSM0WrcsPulse_RANGE  13:0
#define csr_D5ACSM0WrcsPulse_BITS   13:0
#define csr_D5ACSM0WrcsPulse_MSB  13
#define csr_D5ACSM0WrcsPulse_LSB  0
#define csr_D5ACSM0WrcsPulse_MASK 0x3fff
#define csr_D5ACSM0WrcsDelay_RANGE  5:0
#define csr_D5ACSM0WrcsDelay_BITS   5:0
#define csr_D5ACSM0WrcsDelay_MSB  5
#define csr_D5ACSM0WrcsDelay_LSB  0
#define csr_D5ACSM0WrcsDelay_MASK 0x3f
#define csr_D5ACSM0WrcsDelayReserved_RANGE  7:6
#define csr_D5ACSM0WrcsDelayReserved_BITS   1:0
#define csr_D5ACSM0WrcsDelayReserved_MSB  7
#define csr_D5ACSM0WrcsDelayReserved_LSB  6
#define csr_D5ACSM0WrcsDelayReserved_MASK 0xc0
#define csr_D5ACSM0WrcsWidth_RANGE  13:8
#define csr_D5ACSM0WrcsWidth_BITS   5:0
#define csr_D5ACSM0WrcsWidth_MSB  13
#define csr_D5ACSM0WrcsWidth_LSB  8
#define csr_D5ACSM0WrcsWidth_MASK 0x3f00
#define csr_AsyncAnibRxData_RANGE  3:0
#define csr_AsyncAnibRxData_BITS   3:0
#define csr_AsyncAnibRxData_MSB  3
#define csr_AsyncAnibRxData_LSB  0
#define csr_AsyncAnibRxData_MASK 0xf
#define csr_PrbsTapDly0_RANGE  15:0
#define csr_PrbsTapDly0_BITS   15:0
#define csr_PrbsTapDly0_MSB  15
#define csr_PrbsTapDly0_LSB  0
#define csr_PrbsTapDly0_MASK 0xffff
#define csr_DqsPreambleControl_RANGE  15:0
#define csr_DqsPreambleControl_BITS   15:0
#define csr_DqsPreambleControl_MSB  15
#define csr_DqsPreambleControl_LSB  0
#define csr_DqsPreambleControl_MASK 0xffff
#define csr_TwoTckRxDqsPre_RANGE  0:0
#define csr_TwoTckRxDqsPre_BITS   0:0
#define csr_TwoTckRxDqsPre_MSB  0
#define csr_TwoTckRxDqsPre_LSB  0
#define csr_TwoTckRxDqsPre_MASK 0x1
#define csr_TwoTckTxDqsPre_RANGE  1:1
#define csr_TwoTckTxDqsPre_BITS   0:0
#define csr_TwoTckTxDqsPre_MSB  1
#define csr_TwoTckTxDqsPre_LSB  1
#define csr_TwoTckTxDqsPre_MASK 0x2
#define csr_PositionDfeInit_RANGE  4:2
#define csr_PositionDfeInit_BITS   2:0
#define csr_PositionDfeInit_MSB  4
#define csr_PositionDfeInit_LSB  2
#define csr_PositionDfeInit_MASK 0x1c
#define csr_DisDlyAdjPosDI_RANGE  5:5
#define csr_DisDlyAdjPosDI_BITS   0:0
#define csr_DisDlyAdjPosDI_MSB  5
#define csr_DisDlyAdjPosDI_LSB  5
#define csr_DisDlyAdjPosDI_MASK 0x20
#define csr_WDQSEXTENSION_RANGE  6:6
#define csr_WDQSEXTENSION_BITS   0:0
#define csr_WDQSEXTENSION_MSB  6
#define csr_WDQSEXTENSION_LSB  6
#define csr_WDQSEXTENSION_MASK 0x40
#define csr_DDR5RxPreambleEn_RANGE  7:7
#define csr_DDR5RxPreambleEn_BITS   0:0
#define csr_DDR5RxPreambleEn_MSB  7
#define csr_DDR5RxPreambleEn_LSB  7
#define csr_DDR5RxPreambleEn_MASK 0x80
#define csr_DDR5RxPreamble_RANGE  10:8
#define csr_DDR5RxPreamble_BITS   2:0
#define csr_DDR5RxPreamble_MSB  10
#define csr_DDR5RxPreamble_LSB  8
#define csr_DDR5RxPreamble_MASK 0x700
#define csr_DDR5RxPostamble_RANGE  11:11
#define csr_DDR5RxPostamble_BITS   0:0
#define csr_DDR5RxPostamble_MSB  11
#define csr_DDR5RxPostamble_LSB  11
#define csr_DDR5RxPostamble_MASK 0x800
#define csr_PositionTxPhaseUpdate_RANGE  13:12
#define csr_PositionTxPhaseUpdate_BITS   1:0
#define csr_PositionTxPhaseUpdate_MSB  13
#define csr_PositionTxPhaseUpdate_LSB  12
#define csr_PositionTxPhaseUpdate_MASK 0x3000
#define csr_PositionRxPhaseUpdate_RANGE  15:14
#define csr_PositionRxPhaseUpdate_BITS   1:0
#define csr_PositionRxPhaseUpdate_MSB  15
#define csr_PositionRxPhaseUpdate_LSB  14
#define csr_PositionRxPhaseUpdate_MASK 0xc000
#define csr_StartVector0b13_RANGE  7:0
#define csr_StartVector0b13_BITS   7:0
#define csr_StartVector0b13_MSB  7
#define csr_StartVector0b13_LSB  0
#define csr_StartVector0b13_MASK 0xff
#define csr_Seq0BStartVec13_RANGE  7:0
#define csr_Seq0BStartVec13_BITS   7:0
#define csr_Seq0BStartVec13_MSB  7
#define csr_Seq0BStartVec13_LSB  0
#define csr_Seq0BStartVec13_MASK 0xff
#define csr_SequenceReg0b83s2_RANGE  8:0
#define csr_SequenceReg0b83s2_BITS   8:0
#define csr_SequenceReg0b83s2_MSB  8
#define csr_SequenceReg0b83s2_LSB  0
#define csr_SequenceReg0b83s2_MASK 0x1ff
#define csr_SequenceReg0b169s0_RANGE  15:0
#define csr_SequenceReg0b169s0_BITS   15:0
#define csr_SequenceReg0b169s0_MSB  15
#define csr_SequenceReg0b169s0_LSB  0
#define csr_SequenceReg0b169s0_MASK 0xffff
#define csr_AcsmSeq1x4_RANGE  15:0
#define csr_AcsmSeq1x4_BITS   15:0
#define csr_AcsmSeq1x4_MSB  15
#define csr_AcsmSeq1x4_LSB  0
#define csr_AcsmSeq1x4_MASK 0xffff
#define csr_AcsmDdrCs4_RANGE  7:0
#define csr_AcsmDdrCs4_BITS   7:0
#define csr_AcsmDdrCs4_MSB  7
#define csr_AcsmDdrCs4_LSB  0
#define csr_AcsmDdrCs4_MASK 0xff
#define csr_AcsmSaveGen4_RANGE  8:8
#define csr_AcsmSaveGen4_BITS   0:0
#define csr_AcsmSaveGen4_MSB  8
#define csr_AcsmSaveGen4_LSB  8
#define csr_AcsmSaveGen4_MASK 0x100
#define csr_AcsmLoadChk4_RANGE  9:9
#define csr_AcsmLoadChk4_BITS   0:0
#define csr_AcsmLoadChk4_MSB  9
#define csr_AcsmLoadChk4_LSB  9
#define csr_AcsmLoadChk4_MASK 0x200
#define csr_AcsmNoRxEnb4_RANGE  10:10
#define csr_AcsmNoRxEnb4_BITS   0:0
#define csr_AcsmNoRxEnb4_MSB  10
#define csr_AcsmNoRxEnb4_LSB  10
#define csr_AcsmNoRxEnb4_MASK 0x400
#define csr_AcsmNoRxVal4_RANGE  11:11
#define csr_AcsmNoRxVal4_BITS   0:0
#define csr_AcsmNoRxVal4_MSB  11
#define csr_AcsmNoRxVal4_LSB  11
#define csr_AcsmNoRxVal4_MASK 0x800
#define csr_AcsmDdrBnk4_RANGE  15:12
#define csr_AcsmDdrBnk4_BITS   3:0
#define csr_AcsmDdrBnk4_MSB  15
#define csr_AcsmDdrBnk4_LSB  12
#define csr_AcsmDdrBnk4_MASK 0xf000
#define csr_TxTrkStateS4_RANGE  9:0
#define csr_TxTrkStateS4_BITS   9:0
#define csr_TxTrkStateS4_MSB  9
#define csr_TxTrkStateS4_LSB  0
#define csr_TxTrkStateS4_MASK 0x3ff
#define csr_AsyncDbyteMode_RANGE  8:0
#define csr_AsyncDbyteMode_BITS   8:0
#define csr_AsyncDbyteMode_MSB  8
#define csr_AsyncDbyteMode_LSB  0
#define csr_AsyncDbyteMode_MASK 0x1ff
#define csr_D5ACSM0RdcsPulse_RANGE  13:0
#define csr_D5ACSM0RdcsPulse_BITS   13:0
#define csr_D5ACSM0RdcsPulse_MSB  13
#define csr_D5ACSM0RdcsPulse_LSB  0
#define csr_D5ACSM0RdcsPulse_MASK 0x3fff
#define csr_D5ACSM0RdcsDelay_RANGE  5:0
#define csr_D5ACSM0RdcsDelay_BITS   5:0
#define csr_D5ACSM0RdcsDelay_MSB  5
#define csr_D5ACSM0RdcsDelay_LSB  0
#define csr_D5ACSM0RdcsDelay_MASK 0x3f
#define csr_D5ACSM0RdcsDelayReserved_RANGE  7:6
#define csr_D5ACSM0RdcsDelayReserved_BITS   1:0
#define csr_D5ACSM0RdcsDelayReserved_MSB  7
#define csr_D5ACSM0RdcsDelayReserved_LSB  6
#define csr_D5ACSM0RdcsDelayReserved_MASK 0xc0
#define csr_D5ACSM0RdcsWidth_RANGE  13:8
#define csr_D5ACSM0RdcsWidth_BITS   5:0
#define csr_D5ACSM0RdcsWidth_MSB  13
#define csr_D5ACSM0RdcsWidth_LSB  8
#define csr_D5ACSM0RdcsWidth_MASK 0x3f00
#define csr_PrbsTapDly1_RANGE  15:0
#define csr_PrbsTapDly1_BITS   15:0
#define csr_PrbsTapDly1_MSB  15
#define csr_PrbsTapDly1_LSB  0
#define csr_PrbsTapDly1_MASK 0xffff
#define csr_MasterX4Config_RANGE  3:0
#define csr_MasterX4Config_BITS   3:0
#define csr_MasterX4Config_MSB  3
#define csr_MasterX4Config_LSB  0
#define csr_MasterX4Config_MASK 0xf
#define csr_X4TG_RANGE  3:0
#define csr_X4TG_BITS   3:0
#define csr_X4TG_MSB  3
#define csr_X4TG_LSB  0
#define csr_X4TG_MASK 0xf
#define csr_StartVector0b14_RANGE  7:0
#define csr_StartVector0b14_BITS   7:0
#define csr_StartVector0b14_MSB  7
#define csr_StartVector0b14_LSB  0
#define csr_StartVector0b14_MASK 0xff
#define csr_Seq0BStartVec14_RANGE  7:0
#define csr_Seq0BStartVec14_BITS   7:0
#define csr_Seq0BStartVec14_MSB  7
#define csr_Seq0BStartVec14_LSB  0
#define csr_Seq0BStartVec14_MASK 0xff
#define csr_SequenceReg0b84s0_RANGE  15:0
#define csr_SequenceReg0b84s0_BITS   15:0
#define csr_SequenceReg0b84s0_MSB  15
#define csr_SequenceReg0b84s0_LSB  0
#define csr_SequenceReg0b84s0_MASK 0xffff
#define csr_SequenceReg0b169s1_RANGE  15:0
#define csr_SequenceReg0b169s1_BITS   15:0
#define csr_SequenceReg0b169s1_MSB  15
#define csr_SequenceReg0b169s1_LSB  0
#define csr_SequenceReg0b169s1_MASK 0xffff
#define csr_AcsmSeq1x5_RANGE  15:0
#define csr_AcsmSeq1x5_BITS   15:0
#define csr_AcsmSeq1x5_MSB  15
#define csr_AcsmSeq1x5_LSB  0
#define csr_AcsmSeq1x5_MASK 0xffff
#define csr_AcsmDdrCs5_RANGE  7:0
#define csr_AcsmDdrCs5_BITS   7:0
#define csr_AcsmDdrCs5_MSB  7
#define csr_AcsmDdrCs5_LSB  0
#define csr_AcsmDdrCs5_MASK 0xff
#define csr_AcsmSaveGen5_RANGE  8:8
#define csr_AcsmSaveGen5_BITS   0:0
#define csr_AcsmSaveGen5_MSB  8
#define csr_AcsmSaveGen5_LSB  8
#define csr_AcsmSaveGen5_MASK 0x100
#define csr_AcsmLoadChk5_RANGE  9:9
#define csr_AcsmLoadChk5_BITS   0:0
#define csr_AcsmLoadChk5_MSB  9
#define csr_AcsmLoadChk5_LSB  9
#define csr_AcsmLoadChk5_MASK 0x200
#define csr_AcsmNoRxEnb5_RANGE  10:10
#define csr_AcsmNoRxEnb5_BITS   0:0
#define csr_AcsmNoRxEnb5_MSB  10
#define csr_AcsmNoRxEnb5_LSB  10
#define csr_AcsmNoRxEnb5_MASK 0x400
#define csr_AcsmNoRxVal5_RANGE  11:11
#define csr_AcsmNoRxVal5_BITS   0:0
#define csr_AcsmNoRxVal5_MSB  11
#define csr_AcsmNoRxVal5_LSB  11
#define csr_AcsmNoRxVal5_MASK 0x800
#define csr_AcsmDdrBnk5_RANGE  15:12
#define csr_AcsmDdrBnk5_BITS   3:0
#define csr_AcsmDdrBnk5_MSB  15
#define csr_AcsmDdrBnk5_LSB  12
#define csr_AcsmDdrBnk5_MASK 0xf000
#define csr_TxTrkStateS5_RANGE  9:0
#define csr_TxTrkStateS5_BITS   9:0
#define csr_TxTrkStateS5_MSB  9
#define csr_TxTrkStateS5_LSB  0
#define csr_TxTrkStateS5_MASK 0x3ff
#define csr_D5ACSM0SnoopPulse_RANGE  13:0
#define csr_D5ACSM0SnoopPulse_BITS   13:0
#define csr_D5ACSM0SnoopPulse_MSB  13
#define csr_D5ACSM0SnoopPulse_LSB  0
#define csr_D5ACSM0SnoopPulse_MASK 0x3fff
#define csr_D5ACSM0SnoopDelay_RANGE  5:0
#define csr_D5ACSM0SnoopDelay_BITS   5:0
#define csr_D5ACSM0SnoopDelay_MSB  5
#define csr_D5ACSM0SnoopDelay_LSB  0
#define csr_D5ACSM0SnoopDelay_MASK 0x3f
#define csr_D5ACSM0SnoopDelayReserved_RANGE  7:6
#define csr_D5ACSM0SnoopDelayReserved_BITS   1:0
#define csr_D5ACSM0SnoopDelayReserved_MSB  7
#define csr_D5ACSM0SnoopDelayReserved_LSB  6
#define csr_D5ACSM0SnoopDelayReserved_MASK 0xc0
#define csr_D5ACSM0SnoopWidth_RANGE  13:8
#define csr_D5ACSM0SnoopWidth_BITS   5:0
#define csr_D5ACSM0SnoopWidth_MSB  13
#define csr_D5ACSM0SnoopWidth_LSB  8
#define csr_D5ACSM0SnoopWidth_MASK 0x3f00
#define csr_PrbsTapDly2_RANGE  15:0
#define csr_PrbsTapDly2_BITS   15:0
#define csr_PrbsTapDly2_MSB  15
#define csr_PrbsTapDly2_LSB  0
#define csr_PrbsTapDly2_MASK 0xffff
#define csr_WrLevBits_RANGE  7:0
#define csr_WrLevBits_BITS   7:0
#define csr_WrLevBits_MSB  7
#define csr_WrLevBits_LSB  0
#define csr_WrLevBits_MASK 0xff
#define csr_WrLevForDQSL_RANGE  3:0
#define csr_WrLevForDQSL_BITS   3:0
#define csr_WrLevForDQSL_MSB  3
#define csr_WrLevForDQSL_LSB  0
#define csr_WrLevForDQSL_MASK 0xf
#define csr_WrLevForDQSU_RANGE  7:4
#define csr_WrLevForDQSU_BITS   3:0
#define csr_WrLevForDQSU_MSB  7
#define csr_WrLevForDQSU_LSB  4
#define csr_WrLevForDQSU_MASK 0xf0
#define csr_StartVector0b15_RANGE  7:0
#define csr_StartVector0b15_BITS   7:0
#define csr_StartVector0b15_MSB  7
#define csr_StartVector0b15_LSB  0
#define csr_StartVector0b15_MASK 0xff
#define csr_Seq0BStartVec15_RANGE  7:0
#define csr_Seq0BStartVec15_BITS   7:0
#define csr_Seq0BStartVec15_MSB  7
#define csr_Seq0BStartVec15_LSB  0
#define csr_Seq0BStartVec15_MASK 0xff
#define csr_SequenceReg0b84s1_RANGE  15:0
#define csr_SequenceReg0b84s1_BITS   15:0
#define csr_SequenceReg0b84s1_MSB  15
#define csr_SequenceReg0b84s1_LSB  0
#define csr_SequenceReg0b84s1_MASK 0xffff
#define csr_SequenceReg0b169s2_RANGE  8:0
#define csr_SequenceReg0b169s2_BITS   8:0
#define csr_SequenceReg0b169s2_MSB  8
#define csr_SequenceReg0b169s2_LSB  0
#define csr_SequenceReg0b169s2_MASK 0x1ff
#define csr_AcsmSeq1x6_RANGE  15:0
#define csr_AcsmSeq1x6_BITS   15:0
#define csr_AcsmSeq1x6_MSB  15
#define csr_AcsmSeq1x6_LSB  0
#define csr_AcsmSeq1x6_MASK 0xffff
#define csr_AcsmDdrCs6_RANGE  7:0
#define csr_AcsmDdrCs6_BITS   7:0
#define csr_AcsmDdrCs6_MSB  7
#define csr_AcsmDdrCs6_LSB  0
#define csr_AcsmDdrCs6_MASK 0xff
#define csr_AcsmSaveGen6_RANGE  8:8
#define csr_AcsmSaveGen6_BITS   0:0
#define csr_AcsmSaveGen6_MSB  8
#define csr_AcsmSaveGen6_LSB  8
#define csr_AcsmSaveGen6_MASK 0x100
#define csr_AcsmLoadChk6_RANGE  9:9
#define csr_AcsmLoadChk6_BITS   0:0
#define csr_AcsmLoadChk6_MSB  9
#define csr_AcsmLoadChk6_LSB  9
#define csr_AcsmLoadChk6_MASK 0x200
#define csr_AcsmNoRxEnb6_RANGE  10:10
#define csr_AcsmNoRxEnb6_BITS   0:0
#define csr_AcsmNoRxEnb6_MSB  10
#define csr_AcsmNoRxEnb6_LSB  10
#define csr_AcsmNoRxEnb6_MASK 0x400
#define csr_AcsmNoRxVal6_RANGE  11:11
#define csr_AcsmNoRxVal6_BITS   0:0
#define csr_AcsmNoRxVal6_MSB  11
#define csr_AcsmNoRxVal6_LSB  11
#define csr_AcsmNoRxVal6_MASK 0x800
#define csr_AcsmDdrBnk6_RANGE  15:12
#define csr_AcsmDdrBnk6_BITS   3:0
#define csr_AcsmDdrBnk6_MSB  15
#define csr_AcsmDdrBnk6_LSB  12
#define csr_AcsmDdrBnk6_MASK 0xf000
#define csr_TxTrkStateS6_RANGE  9:0
#define csr_TxTrkStateS6_BITS   9:0
#define csr_TxTrkStateS6_MSB  9
#define csr_TxTrkStateS6_LSB  0
#define csr_TxTrkStateS6_MASK 0x3ff
#define csr_AsyncDbyteTxEn_RANGE  11:0
#define csr_AsyncDbyteTxEn_BITS   11:0
#define csr_AsyncDbyteTxEn_MSB  11
#define csr_AsyncDbyteTxEn_LSB  0
#define csr_AsyncDbyteTxEn_MASK 0xfff
#define csr_D5ACSM0AddressMask_RANGE  13:0
#define csr_D5ACSM0AddressMask_BITS   13:0
#define csr_D5ACSM0AddressMask_MSB  13
#define csr_D5ACSM0AddressMask_LSB  0
#define csr_D5ACSM0AddressMask_MASK 0x3fff
#define csr_PrbsTapDly3_RANGE  15:0
#define csr_PrbsTapDly3_BITS   15:0
#define csr_PrbsTapDly3_MSB  15
#define csr_PrbsTapDly3_LSB  0
#define csr_PrbsTapDly3_MASK 0xffff
#define csr_EnableCsMulticast_RANGE  0:0
#define csr_EnableCsMulticast_BITS   0:0
#define csr_EnableCsMulticast_MSB  0
#define csr_EnableCsMulticast_LSB  0
#define csr_EnableCsMulticast_MASK 0x1
#define csr_AForceDrvCont_RANGE  3:0
#define csr_AForceDrvCont_BITS   3:0
#define csr_AForceDrvCont_MSB  3
#define csr_AForceDrvCont_LSB  0
#define csr_AForceDrvCont_MASK 0xf
#define csr_Seq0bWaitCondSel_RANGE  2:0
#define csr_Seq0bWaitCondSel_BITS   2:0
#define csr_Seq0bWaitCondSel_MSB  2
#define csr_Seq0bWaitCondSel_LSB  0
#define csr_Seq0bWaitCondSel_MASK 0x7
#define csr_SequenceReg0b84s2_RANGE  8:0
#define csr_SequenceReg0b84s2_BITS   8:0
#define csr_SequenceReg0b84s2_MSB  8
#define csr_SequenceReg0b84s2_LSB  0
#define csr_SequenceReg0b84s2_MASK 0x1ff
#define csr_SequenceReg0b170s0_RANGE  15:0
#define csr_SequenceReg0b170s0_BITS   15:0
#define csr_SequenceReg0b170s0_MSB  15
#define csr_SequenceReg0b170s0_LSB  0
#define csr_SequenceReg0b170s0_MASK 0xffff
#define csr_AcsmSeq1x7_RANGE  15:0
#define csr_AcsmSeq1x7_BITS   15:0
#define csr_AcsmSeq1x7_MSB  15
#define csr_AcsmSeq1x7_LSB  0
#define csr_AcsmSeq1x7_MASK 0xffff
#define csr_AcsmDdrCs7_RANGE  7:0
#define csr_AcsmDdrCs7_BITS   7:0
#define csr_AcsmDdrCs7_MSB  7
#define csr_AcsmDdrCs7_LSB  0
#define csr_AcsmDdrCs7_MASK 0xff
#define csr_AcsmSaveGen7_RANGE  8:8
#define csr_AcsmSaveGen7_BITS   0:0
#define csr_AcsmSaveGen7_MSB  8
#define csr_AcsmSaveGen7_LSB  8
#define csr_AcsmSaveGen7_MASK 0x100
#define csr_AcsmLoadChk7_RANGE  9:9
#define csr_AcsmLoadChk7_BITS   0:0
#define csr_AcsmLoadChk7_MSB  9
#define csr_AcsmLoadChk7_LSB  9
#define csr_AcsmLoadChk7_MASK 0x200
#define csr_AcsmNoRxEnb7_RANGE  10:10
#define csr_AcsmNoRxEnb7_BITS   0:0
#define csr_AcsmNoRxEnb7_MSB  10
#define csr_AcsmNoRxEnb7_LSB  10
#define csr_AcsmNoRxEnb7_MASK 0x400
#define csr_AcsmNoRxVal7_RANGE  11:11
#define csr_AcsmNoRxVal7_BITS   0:0
#define csr_AcsmNoRxVal7_MSB  11
#define csr_AcsmNoRxVal7_LSB  11
#define csr_AcsmNoRxVal7_MASK 0x800
#define csr_AcsmDdrBnk7_RANGE  15:12
#define csr_AcsmDdrBnk7_BITS   3:0
#define csr_AcsmDdrBnk7_MSB  15
#define csr_AcsmDdrBnk7_LSB  12
#define csr_AcsmDdrBnk7_MASK 0xf000
#define csr_TxTrkStateS7_RANGE  9:0
#define csr_TxTrkStateS7_BITS   9:0
#define csr_TxTrkStateS7_MSB  9
#define csr_TxTrkStateS7_LSB  0
#define csr_TxTrkStateS7_MASK 0x3ff
#define csr_D5ACSM0AlgaIncVal_RANGE  13:0
#define csr_D5ACSM0AlgaIncVal_BITS   13:0
#define csr_D5ACSM0AlgaIncVal_MSB  13
#define csr_D5ACSM0AlgaIncVal_LSB  0
#define csr_D5ACSM0AlgaIncVal_MASK 0x3fff
#define csr_AForceTriCont_RANGE  3:0
#define csr_AForceTriCont_BITS   3:0
#define csr_AForceTriCont_MSB  3
#define csr_AForceTriCont_LSB  0
#define csr_AForceTriCont_MASK 0xf
#define csr_PhyInLP3_RANGE  0:0
#define csr_PhyInLP3_BITS   0:0
#define csr_PhyInLP3_MSB  0
#define csr_PhyInLP3_LSB  0
#define csr_PhyInLP3_MASK 0x1
#define csr_SequenceReg0b85s0_RANGE  15:0
#define csr_SequenceReg0b85s0_BITS   15:0
#define csr_SequenceReg0b85s0_MSB  15
#define csr_SequenceReg0b85s0_LSB  0
#define csr_SequenceReg0b85s0_MASK 0xffff
#define csr_SequenceReg0b170s1_RANGE  15:0
#define csr_SequenceReg0b170s1_BITS   15:0
#define csr_SequenceReg0b170s1_MSB  15
#define csr_SequenceReg0b170s1_LSB  0
#define csr_SequenceReg0b170s1_MASK 0xffff
#define csr_AcsmSeq1x8_RANGE  15:0
#define csr_AcsmSeq1x8_BITS   15:0
#define csr_AcsmSeq1x8_MSB  15
#define csr_AcsmSeq1x8_LSB  0
#define csr_AcsmSeq1x8_MASK 0xffff
#define csr_AcsmDdrCs8_RANGE  7:0
#define csr_AcsmDdrCs8_BITS   7:0
#define csr_AcsmDdrCs8_MSB  7
#define csr_AcsmDdrCs8_LSB  0
#define csr_AcsmDdrCs8_MASK 0xff
#define csr_AcsmSaveGen8_RANGE  8:8
#define csr_AcsmSaveGen8_BITS   0:0
#define csr_AcsmSaveGen8_MSB  8
#define csr_AcsmSaveGen8_LSB  8
#define csr_AcsmSaveGen8_MASK 0x100
#define csr_AcsmLoadChk8_RANGE  9:9
#define csr_AcsmLoadChk8_BITS   0:0
#define csr_AcsmLoadChk8_MSB  9
#define csr_AcsmLoadChk8_LSB  9
#define csr_AcsmLoadChk8_MASK 0x200
#define csr_AcsmNoRxEnb8_RANGE  10:10
#define csr_AcsmNoRxEnb8_BITS   0:0
#define csr_AcsmNoRxEnb8_MSB  10
#define csr_AcsmNoRxEnb8_LSB  10
#define csr_AcsmNoRxEnb8_MASK 0x400
#define csr_AcsmNoRxVal8_RANGE  11:11
#define csr_AcsmNoRxVal8_BITS   0:0
#define csr_AcsmNoRxVal8_MSB  11
#define csr_AcsmNoRxVal8_LSB  11
#define csr_AcsmNoRxVal8_MASK 0x800
#define csr_AcsmDdrBnk8_RANGE  15:12
#define csr_AcsmDdrBnk8_BITS   3:0
#define csr_AcsmDdrBnk8_MSB  15
#define csr_AcsmDdrBnk8_LSB  12
#define csr_AcsmDdrBnk8_MASK 0xf000
#define csr_RxDqsTrkLimit_RANGE  5:0
#define csr_RxDqsTrkLimit_BITS   5:0
#define csr_RxDqsTrkLimit_MSB  5
#define csr_RxDqsTrkLimit_LSB  0
#define csr_RxDqsTrkLimit_MASK 0x3f
#define csr_RxEnDlyTrkLimitLow_RANGE  2:0
#define csr_RxEnDlyTrkLimitLow_BITS   2:0
#define csr_RxEnDlyTrkLimitLow_MSB  2
#define csr_RxEnDlyTrkLimitLow_LSB  0
#define csr_RxEnDlyTrkLimitLow_MASK 0x7
#define csr_RxEnDlyTrkLimitHigh_RANGE  5:3
#define csr_RxEnDlyTrkLimitHigh_BITS   2:0
#define csr_RxEnDlyTrkLimitHigh_MSB  5
#define csr_RxEnDlyTrkLimitHigh_LSB  3
#define csr_RxEnDlyTrkLimitHigh_MASK 0x38
#define csr_RxTrkStateS0_RANGE  11:0
#define csr_RxTrkStateS0_BITS   11:0
#define csr_RxTrkStateS0_MSB  11
#define csr_RxTrkStateS0_LSB  0
#define csr_RxTrkStateS0_MASK 0xfff
#define csr_AsyncDbyteTxData_RANGE  11:0
#define csr_AsyncDbyteTxData_BITS   11:0
#define csr_AsyncDbyteTxData_MSB  11
#define csr_AsyncDbyteTxData_LSB  0
#define csr_AsyncDbyteTxData_MASK 0xfff
#define csr_D5ACSM0ParityCtlH_RANGE  14:0
#define csr_D5ACSM0ParityCtlH_BITS   14:0
#define csr_D5ACSM0ParityCtlH_MSB  14
#define csr_D5ACSM0ParityCtlH_LSB  0
#define csr_D5ACSM0ParityCtlH_MASK 0x7fff
#define csr_D5ACSM0ParityMaskH_RANGE  13:0
#define csr_D5ACSM0ParityMaskH_BITS   13:0
#define csr_D5ACSM0ParityMaskH_MSB  13
#define csr_D5ACSM0ParityMaskH_LSB  0
#define csr_D5ACSM0ParityMaskH_MASK 0x3fff
#define csr_D5ACSM0ParityOverH_RANGE  14:14
#define csr_D5ACSM0ParityOverH_BITS   0:0
#define csr_D5ACSM0ParityOverH_MSB  14
#define csr_D5ACSM0ParityOverH_LSB  14
#define csr_D5ACSM0ParityOverH_MASK 0x4000
#define csr_SequenceReg0b0s0_RANGE  15:0
#define csr_SequenceReg0b0s0_BITS   15:0
#define csr_SequenceReg0b0s0_MSB  15
#define csr_SequenceReg0b0s0_LSB  0
#define csr_SequenceReg0b0s0_MASK 0xffff
#define csr_SequenceReg0b85s1_RANGE  15:0
#define csr_SequenceReg0b85s1_BITS   15:0
#define csr_SequenceReg0b85s1_MSB  15
#define csr_SequenceReg0b85s1_LSB  0
#define csr_SequenceReg0b85s1_MASK 0xffff
#define csr_SequenceReg0b170s2_RANGE  8:0
#define csr_SequenceReg0b170s2_BITS   8:0
#define csr_SequenceReg0b170s2_MSB  8
#define csr_SequenceReg0b170s2_LSB  0
#define csr_SequenceReg0b170s2_MASK 0x1ff
#define csr_AcsmSeq1x9_RANGE  15:0
#define csr_AcsmSeq1x9_BITS   15:0
#define csr_AcsmSeq1x9_MSB  15
#define csr_AcsmSeq1x9_LSB  0
#define csr_AcsmSeq1x9_MASK 0xffff
#define csr_AcsmDdrCs9_RANGE  7:0
#define csr_AcsmDdrCs9_BITS   7:0
#define csr_AcsmDdrCs9_MSB  7
#define csr_AcsmDdrCs9_LSB  0
#define csr_AcsmDdrCs9_MASK 0xff
#define csr_AcsmSaveGen9_RANGE  8:8
#define csr_AcsmSaveGen9_BITS   0:0
#define csr_AcsmSaveGen9_MSB  8
#define csr_AcsmSaveGen9_LSB  8
#define csr_AcsmSaveGen9_MASK 0x100
#define csr_AcsmLoadChk9_RANGE  9:9
#define csr_AcsmLoadChk9_BITS   0:0
#define csr_AcsmLoadChk9_MSB  9
#define csr_AcsmLoadChk9_LSB  9
#define csr_AcsmLoadChk9_MASK 0x200
#define csr_AcsmNoRxEnb9_RANGE  10:10
#define csr_AcsmNoRxEnb9_BITS   0:0
#define csr_AcsmNoRxEnb9_MSB  10
#define csr_AcsmNoRxEnb9_LSB  10
#define csr_AcsmNoRxEnb9_MASK 0x400
#define csr_AcsmNoRxVal9_RANGE  11:11
#define csr_AcsmNoRxVal9_BITS   0:0
#define csr_AcsmNoRxVal9_MSB  11
#define csr_AcsmNoRxVal9_LSB  11
#define csr_AcsmNoRxVal9_MASK 0x800
#define csr_AcsmDdrBnk9_RANGE  15:12
#define csr_AcsmDdrBnk9_BITS   3:0
#define csr_AcsmDdrBnk9_MSB  15
#define csr_AcsmDdrBnk9_LSB  12
#define csr_AcsmDdrBnk9_MASK 0xf000
#define csr_RxTrkStateS1_RANGE  11:0
#define csr_RxTrkStateS1_BITS   11:0
#define csr_RxTrkStateS1_MSB  11
#define csr_RxTrkStateS1_LSB  0
#define csr_RxTrkStateS1_MASK 0xfff
#define csr_VREGCtrl1_RANGE  8:0
#define csr_VREGCtrl1_BITS   8:0
#define csr_VREGCtrl1_MSB  8
#define csr_VREGCtrl1_LSB  0
#define csr_VREGCtrl1_MASK 0x1ff
#define csr_VshCurrentLoad_RANGE  1:0
#define csr_VshCurrentLoad_BITS   1:0
#define csr_VshCurrentLoad_MSB  1
#define csr_VshCurrentLoad_LSB  0
#define csr_VshCurrentLoad_MASK 0x3
#define csr_VshDAC_RANGE  8:2
#define csr_VshDAC_BITS   6:0
#define csr_VshDAC_MSB  8
#define csr_VshDAC_LSB  2
#define csr_VshDAC_MASK 0x1fc
#define csr_D5ACSM0ParityCtlL_RANGE  14:0
#define csr_D5ACSM0ParityCtlL_BITS   14:0
#define csr_D5ACSM0ParityCtlL_MSB  14
#define csr_D5ACSM0ParityCtlL_LSB  0
#define csr_D5ACSM0ParityCtlL_MASK 0x7fff
#define csr_D5ACSM0ParityMaskL_RANGE  13:0
#define csr_D5ACSM0ParityMaskL_BITS   13:0
#define csr_D5ACSM0ParityMaskL_MSB  13
#define csr_D5ACSM0ParityMaskL_LSB  0
#define csr_D5ACSM0ParityMaskL_MASK 0x3fff
#define csr_D5ACSM0ParityOverL_RANGE  14:14
#define csr_D5ACSM0ParityOverL_BITS   0:0
#define csr_D5ACSM0ParityOverL_MSB  14
#define csr_D5ACSM0ParityOverL_LSB  14
#define csr_D5ACSM0ParityOverL_MASK 0x4000
#define csr_SequenceReg0b0s1_RANGE  15:0
#define csr_SequenceReg0b0s1_BITS   15:0
#define csr_SequenceReg0b0s1_MSB  15
#define csr_SequenceReg0b0s1_LSB  0
#define csr_SequenceReg0b0s1_MASK 0xffff
#define csr_SequenceReg0b85s2_RANGE  8:0
#define csr_SequenceReg0b85s2_BITS   8:0
#define csr_SequenceReg0b85s2_MSB  8
#define csr_SequenceReg0b85s2_LSB  0
#define csr_SequenceReg0b85s2_MASK 0x1ff
#define csr_SequenceReg0b171s0_RANGE  15:0
#define csr_SequenceReg0b171s0_BITS   15:0
#define csr_SequenceReg0b171s0_MSB  15
#define csr_SequenceReg0b171s0_LSB  0
#define csr_SequenceReg0b171s0_MASK 0xffff
#define csr_TestBumpCntrl2_RANGE  15:0
#define csr_TestBumpCntrl2_BITS   15:0
#define csr_TestBumpCntrl2_MSB  15
#define csr_TestBumpCntrl2_LSB  0
#define csr_TestBumpCntrl2_MASK 0xffff
#define csr_TestVrefDAC0_RANGE  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (6:0) : (7:0))) : (6:0))
#define csr_TestVrefDAC0_BITS   ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (6:0) : (7:0))) : (6:0))
#define csr_TestVrefDAC0_MSB  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (6) : (7))) : (6))
#define csr_TestVrefDAC0_LSB  0
#define csr_TestVrefDAC0_MASK ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (0x7f) : (0xff))) : (0x7f))
#define csr_TestVrefDAC1_RANGE  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (13:7) : (15:8))) : (13:7))
#define csr_TestVrefDAC1_BITS   ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (6:0) : (7:0))) : (6:0))
#define csr_TestVrefDAC1_MSB  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (13) : (15))) : (13))
#define csr_TestVrefDAC1_LSB  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (7) : (8))) : (7))
#define csr_TestVrefDAC1_MASK ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (0x3f80) : (0xff00))) : (0x3f80))
#define csr_TestRxPowerdown_RANGE  14:14
#define csr_TestRxPowerdown_BITS   0:0
#define csr_TestRxPowerdown_MSB  14
#define csr_TestRxPowerdown_LSB  14
#define csr_TestRxPowerdown_MASK 0x4000
#define csr_TestRxStandby_RANGE  15:15
#define csr_TestRxStandby_BITS   0:0
#define csr_TestRxStandby_MSB  15
#define csr_TestRxStandby_LSB  15
#define csr_TestRxStandby_MASK 0x8000
#define csr_AcsmSeq1x10_RANGE  15:0
#define csr_AcsmSeq1x10_BITS   15:0
#define csr_AcsmSeq1x10_MSB  15
#define csr_AcsmSeq1x10_LSB  0
#define csr_AcsmSeq1x10_MASK 0xffff
#define csr_AcsmDdrCs10_RANGE  7:0
#define csr_AcsmDdrCs10_BITS   7:0
#define csr_AcsmDdrCs10_MSB  7
#define csr_AcsmDdrCs10_LSB  0
#define csr_AcsmDdrCs10_MASK 0xff
#define csr_AcsmSaveGen10_RANGE  8:8
#define csr_AcsmSaveGen10_BITS   0:0
#define csr_AcsmSaveGen10_MSB  8
#define csr_AcsmSaveGen10_LSB  8
#define csr_AcsmSaveGen10_MASK 0x100
#define csr_AcsmLoadChk10_RANGE  9:9
#define csr_AcsmLoadChk10_BITS   0:0
#define csr_AcsmLoadChk10_MSB  9
#define csr_AcsmLoadChk10_LSB  9
#define csr_AcsmLoadChk10_MASK 0x200
#define csr_AcsmNoRxEnb10_RANGE  10:10
#define csr_AcsmNoRxEnb10_BITS   0:0
#define csr_AcsmNoRxEnb10_MSB  10
#define csr_AcsmNoRxEnb10_LSB  10
#define csr_AcsmNoRxEnb10_MASK 0x400
#define csr_AcsmNoRxVal10_RANGE  11:11
#define csr_AcsmNoRxVal10_BITS   0:0
#define csr_AcsmNoRxVal10_MSB  11
#define csr_AcsmNoRxVal10_LSB  11
#define csr_AcsmNoRxVal10_MASK 0x800
#define csr_AcsmDdrBnk10_RANGE  15:12
#define csr_AcsmDdrBnk10_BITS   3:0
#define csr_AcsmDdrBnk10_MSB  15
#define csr_AcsmDdrBnk10_LSB  12
#define csr_AcsmDdrBnk10_MASK 0xf000
#define csr_RxTrkStateS2_RANGE  11:0
#define csr_RxTrkStateS2_BITS   11:0
#define csr_RxTrkStateS2_MSB  11
#define csr_RxTrkStateS2_LSB  0
#define csr_RxTrkStateS2_MASK 0xfff
#define csr_AsyncDbyteRxData_RANGE  11:0
#define csr_AsyncDbyteRxData_BITS   11:0
#define csr_AsyncDbyteRxData_MSB  11
#define csr_AsyncDbyteRxData_LSB  0
#define csr_AsyncDbyteRxData_MASK 0xfff
#define csr_D5ACSM0OuterLoopRepeatCnt_RANGE  7:0
#define csr_D5ACSM0OuterLoopRepeatCnt_BITS   7:0
#define csr_D5ACSM0OuterLoopRepeatCnt_MSB  7
#define csr_D5ACSM0OuterLoopRepeatCnt_LSB  0
#define csr_D5ACSM0OuterLoopRepeatCnt_MASK 0xff
#define csr_SequenceReg0b0s2_RANGE  8:0
#define csr_SequenceReg0b0s2_BITS   8:0
#define csr_SequenceReg0b0s2_MSB  8
#define csr_SequenceReg0b0s2_LSB  0
#define csr_SequenceReg0b0s2_MASK 0x1ff
#define csr_SequenceReg0b86s0_RANGE  15:0
#define csr_SequenceReg0b86s0_BITS   15:0
#define csr_SequenceReg0b86s0_MSB  15
#define csr_SequenceReg0b86s0_LSB  0
#define csr_SequenceReg0b86s0_MASK 0xffff
#define csr_SequenceReg0b171s1_RANGE  15:0
#define csr_SequenceReg0b171s1_BITS   15:0
#define csr_SequenceReg0b171s1_MSB  15
#define csr_SequenceReg0b171s1_LSB  0
#define csr_SequenceReg0b171s1_MASK 0xffff
#define csr_AcsmSeq1x11_RANGE  15:0
#define csr_AcsmSeq1x11_BITS   15:0
#define csr_AcsmSeq1x11_MSB  15
#define csr_AcsmSeq1x11_LSB  0
#define csr_AcsmSeq1x11_MASK 0xffff
#define csr_AcsmDdrCs11_RANGE  7:0
#define csr_AcsmDdrCs11_BITS   7:0
#define csr_AcsmDdrCs11_MSB  7
#define csr_AcsmDdrCs11_LSB  0
#define csr_AcsmDdrCs11_MASK 0xff
#define csr_AcsmSaveGen11_RANGE  8:8
#define csr_AcsmSaveGen11_BITS   0:0
#define csr_AcsmSaveGen11_MSB  8
#define csr_AcsmSaveGen11_LSB  8
#define csr_AcsmSaveGen11_MASK 0x100
#define csr_AcsmLoadChk11_RANGE  9:9
#define csr_AcsmLoadChk11_BITS   0:0
#define csr_AcsmLoadChk11_MSB  9
#define csr_AcsmLoadChk11_LSB  9
#define csr_AcsmLoadChk11_MASK 0x200
#define csr_AcsmNoRxEnb11_RANGE  10:10
#define csr_AcsmNoRxEnb11_BITS   0:0
#define csr_AcsmNoRxEnb11_MSB  10
#define csr_AcsmNoRxEnb11_LSB  10
#define csr_AcsmNoRxEnb11_MASK 0x400
#define csr_AcsmNoRxVal11_RANGE  11:11
#define csr_AcsmNoRxVal11_BITS   0:0
#define csr_AcsmNoRxVal11_MSB  11
#define csr_AcsmNoRxVal11_LSB  11
#define csr_AcsmNoRxVal11_MASK 0x800
#define csr_AcsmDdrBnk11_RANGE  15:12
#define csr_AcsmDdrBnk11_BITS   3:0
#define csr_AcsmDdrBnk11_MSB  15
#define csr_AcsmDdrBnk11_LSB  12
#define csr_AcsmDdrBnk11_MASK 0xf000
#define csr_RxTrkStateS3_RANGE  11:0
#define csr_RxTrkStateS3_BITS   11:0
#define csr_RxTrkStateS3_MSB  11
#define csr_RxTrkStateS3_LSB  0
#define csr_RxTrkStateS3_MASK 0xfff
#define csr_VREGCtrl2_RANGE  15:0
#define csr_VREGCtrl2_BITS   15:0
#define csr_VREGCtrl2_MSB  15
#define csr_VREGCtrl2_LSB  0
#define csr_VREGCtrl2_MASK 0xffff
#define csr_VshAnalog_RANGE  7:0
#define csr_VshAnalog_BITS   7:0
#define csr_VshAnalog_MSB  7
#define csr_VshAnalog_LSB  0
#define csr_VshAnalog_MASK 0xff
#define csr_VshAnalogOutCtrl_RANGE  10:8
#define csr_VshAnalogOutCtrl_BITS   2:0
#define csr_VshAnalogOutCtrl_MSB  10
#define csr_VshAnalogOutCtrl_LSB  8
#define csr_VshAnalogOutCtrl_MASK 0x700
#define csr_VshPowerModes_RANGE  12:11
#define csr_VshPowerModes_BITS   1:0
#define csr_VshPowerModes_MSB  12
#define csr_VshPowerModes_LSB  11
#define csr_VshPowerModes_MASK 0x1800
#define csr_VshBypassModes_RANGE  14:13
#define csr_VshBypassModes_BITS   1:0
#define csr_VshBypassModes_MSB  14
#define csr_VshBypassModes_LSB  13
#define csr_VshBypassModes_MASK 0x6000
#define csr_VshMissionMode_RANGE  15:15
#define csr_VshMissionMode_BITS   0:0
#define csr_VshMissionMode_MSB  15
#define csr_VshMissionMode_LSB  15
#define csr_VshMissionMode_MASK 0x8000
#define csr_D5ACSM0StartAddr_RANGE  7:0
#define csr_D5ACSM0StartAddr_BITS   7:0
#define csr_D5ACSM0StartAddr_MSB  7
#define csr_D5ACSM0StartAddr_LSB  0
#define csr_D5ACSM0StartAddr_MASK 0xff
#define csr_SequenceReg0b1s0_RANGE  15:0
#define csr_SequenceReg0b1s0_BITS   15:0
#define csr_SequenceReg0b1s0_MSB  15
#define csr_SequenceReg0b1s0_LSB  0
#define csr_SequenceReg0b1s0_MASK 0xffff
#define csr_SequenceReg0b86s1_RANGE  15:0
#define csr_SequenceReg0b86s1_BITS   15:0
#define csr_SequenceReg0b86s1_MSB  15
#define csr_SequenceReg0b86s1_LSB  0
#define csr_SequenceReg0b86s1_MASK 0xffff
#define csr_SequenceReg0b171s2_RANGE  8:0
#define csr_SequenceReg0b171s2_BITS   8:0
#define csr_SequenceReg0b171s2_MSB  8
#define csr_SequenceReg0b171s2_LSB  0
#define csr_SequenceReg0b171s2_MASK 0x1ff
#define csr_AcsmSeq1x12_RANGE  15:0
#define csr_AcsmSeq1x12_BITS   15:0
#define csr_AcsmSeq1x12_MSB  15
#define csr_AcsmSeq1x12_LSB  0
#define csr_AcsmSeq1x12_MASK 0xffff
#define csr_AcsmDdrCs12_RANGE  7:0
#define csr_AcsmDdrCs12_BITS   7:0
#define csr_AcsmDdrCs12_MSB  7
#define csr_AcsmDdrCs12_LSB  0
#define csr_AcsmDdrCs12_MASK 0xff
#define csr_AcsmSaveGen12_RANGE  8:8
#define csr_AcsmSaveGen12_BITS   0:0
#define csr_AcsmSaveGen12_MSB  8
#define csr_AcsmSaveGen12_LSB  8
#define csr_AcsmSaveGen12_MASK 0x100
#define csr_AcsmLoadChk12_RANGE  9:9
#define csr_AcsmLoadChk12_BITS   0:0
#define csr_AcsmLoadChk12_MSB  9
#define csr_AcsmLoadChk12_LSB  9
#define csr_AcsmLoadChk12_MASK 0x200
#define csr_AcsmNoRxEnb12_RANGE  10:10
#define csr_AcsmNoRxEnb12_BITS   0:0
#define csr_AcsmNoRxEnb12_MSB  10
#define csr_AcsmNoRxEnb12_LSB  10
#define csr_AcsmNoRxEnb12_MASK 0x400
#define csr_AcsmNoRxVal12_RANGE  11:11
#define csr_AcsmNoRxVal12_BITS   0:0
#define csr_AcsmNoRxVal12_MSB  11
#define csr_AcsmNoRxVal12_LSB  11
#define csr_AcsmNoRxVal12_MASK 0x800
#define csr_AcsmDdrBnk12_RANGE  15:12
#define csr_AcsmDdrBnk12_BITS   3:0
#define csr_AcsmDdrBnk12_MSB  15
#define csr_AcsmDdrBnk12_LSB  12
#define csr_AcsmDdrBnk12_MASK 0xf000
#define csr_TxStandbyControl_RANGE  0:0
#define csr_TxStandbyControl_BITS   0:0
#define csr_TxStandbyControl_MSB  0
#define csr_TxStandbyControl_LSB  0
#define csr_TxStandbyControl_MASK 0x1
#define csr_TxStandbyEnable_RANGE  0:0
#define csr_TxStandbyEnable_BITS   0:0
#define csr_TxStandbyEnable_MSB  0
#define csr_TxStandbyEnable_LSB  0
#define csr_TxStandbyEnable_MASK 0x1
#define csr_Acx4AnibDis_RANGE  13:0
#define csr_Acx4AnibDis_BITS   13:0
#define csr_Acx4AnibDis_MSB  13
#define csr_Acx4AnibDis_LSB  0
#define csr_Acx4AnibDis_MASK 0x3fff
#define csr_RxTrkStateS4_RANGE  11:0
#define csr_RxTrkStateS4_BITS   11:0
#define csr_RxTrkStateS4_MSB  11
#define csr_RxTrkStateS4_LSB  0
#define csr_RxTrkStateS4_MASK 0xfff
#define csr_D5ACSM0StopAddr_RANGE  7:0
#define csr_D5ACSM0StopAddr_BITS   7:0
#define csr_D5ACSM0StopAddr_MSB  7
#define csr_D5ACSM0StopAddr_LSB  0
#define csr_D5ACSM0StopAddr_MASK 0xff
#define csr_DMIPinPresent_RANGE  0:0
#define csr_DMIPinPresent_BITS   0:0
#define csr_DMIPinPresent_MSB  0
#define csr_DMIPinPresent_LSB  0
#define csr_DMIPinPresent_MASK 0x1
#define csr_RdDbiEnabled_RANGE  0:0
#define csr_RdDbiEnabled_BITS   0:0
#define csr_RdDbiEnabled_MSB  0
#define csr_RdDbiEnabled_LSB  0
#define csr_RdDbiEnabled_MASK 0x1
#define csr_SequenceReg0b1s1_RANGE  15:0
#define csr_SequenceReg0b1s1_BITS   15:0
#define csr_SequenceReg0b1s1_MSB  15
#define csr_SequenceReg0b1s1_LSB  0
#define csr_SequenceReg0b1s1_MASK 0xffff
#define csr_SequenceReg0b86s2_RANGE  8:0
#define csr_SequenceReg0b86s2_BITS   8:0
#define csr_SequenceReg0b86s2_MSB  8
#define csr_SequenceReg0b86s2_LSB  0
#define csr_SequenceReg0b86s2_MASK 0x1ff
#define csr_SequenceReg0b172s0_RANGE  15:0
#define csr_SequenceReg0b172s0_BITS   15:0
#define csr_SequenceReg0b172s0_MSB  15
#define csr_SequenceReg0b172s0_LSB  0
#define csr_SequenceReg0b172s0_MASK 0xffff
#define csr_AcsmSeq1x13_RANGE  15:0
#define csr_AcsmSeq1x13_BITS   15:0
#define csr_AcsmSeq1x13_MSB  15
#define csr_AcsmSeq1x13_LSB  0
#define csr_AcsmSeq1x13_MASK 0xffff
#define csr_AcsmDdrCs13_RANGE  7:0
#define csr_AcsmDdrCs13_BITS   7:0
#define csr_AcsmDdrCs13_MSB  7
#define csr_AcsmDdrCs13_LSB  0
#define csr_AcsmDdrCs13_MASK 0xff
#define csr_AcsmSaveGen13_RANGE  8:8
#define csr_AcsmSaveGen13_BITS   0:0
#define csr_AcsmSaveGen13_MSB  8
#define csr_AcsmSaveGen13_LSB  8
#define csr_AcsmSaveGen13_MASK 0x100
#define csr_AcsmLoadChk13_RANGE  9:9
#define csr_AcsmLoadChk13_BITS   0:0
#define csr_AcsmLoadChk13_MSB  9
#define csr_AcsmLoadChk13_LSB  9
#define csr_AcsmLoadChk13_MASK 0x200
#define csr_AcsmNoRxEnb13_RANGE  10:10
#define csr_AcsmNoRxEnb13_BITS   0:0
#define csr_AcsmNoRxEnb13_MSB  10
#define csr_AcsmNoRxEnb13_LSB  10
#define csr_AcsmNoRxEnb13_MASK 0x400
#define csr_AcsmNoRxVal13_RANGE  11:11
#define csr_AcsmNoRxVal13_BITS   0:0
#define csr_AcsmNoRxVal13_MSB  11
#define csr_AcsmNoRxVal13_LSB  11
#define csr_AcsmNoRxVal13_MASK 0x800
#define csr_AcsmDdrBnk13_RANGE  15:12
#define csr_AcsmDdrBnk13_BITS   3:0
#define csr_AcsmDdrBnk13_MSB  15
#define csr_AcsmDdrBnk13_LSB  12
#define csr_AcsmDdrBnk13_MASK 0xf000
#define csr_RxTrkStateS5_RANGE  11:0
#define csr_RxTrkStateS5_BITS   11:0
#define csr_RxTrkStateS5_MSB  11
#define csr_RxTrkStateS5_LSB  0
#define csr_RxTrkStateS5_MASK 0xfff
#define csr_D5ACSM0LastAddr_RANGE  7:0
#define csr_D5ACSM0LastAddr_BITS   7:0
#define csr_D5ACSM0LastAddr_MSB  7
#define csr_D5ACSM0LastAddr_LSB  0
#define csr_D5ACSM0LastAddr_MASK 0xff
#define csr_ARdPtrInitVal_RANGE  3:0
#define csr_ARdPtrInitVal_BITS   3:0
#define csr_ARdPtrInitVal_MSB  3
#define csr_ARdPtrInitVal_LSB  0
#define csr_ARdPtrInitVal_MASK 0xf
#define csr_SequenceReg0b1s2_RANGE  8:0
#define csr_SequenceReg0b1s2_BITS   8:0
#define csr_SequenceReg0b1s2_MSB  8
#define csr_SequenceReg0b1s2_LSB  0
#define csr_SequenceReg0b1s2_MASK 0x1ff
#define csr_SequenceReg0b87s0_RANGE  15:0
#define csr_SequenceReg0b87s0_BITS   15:0
#define csr_SequenceReg0b87s0_MSB  15
#define csr_SequenceReg0b87s0_LSB  0
#define csr_SequenceReg0b87s0_MASK 0xffff
#define csr_SequenceReg0b172s1_RANGE  15:0
#define csr_SequenceReg0b172s1_BITS   15:0
#define csr_SequenceReg0b172s1_MSB  15
#define csr_SequenceReg0b172s1_LSB  0
#define csr_SequenceReg0b172s1_MASK 0xffff
#define csr_AcsmSeq1x14_RANGE  15:0
#define csr_AcsmSeq1x14_BITS   15:0
#define csr_AcsmSeq1x14_MSB  15
#define csr_AcsmSeq1x14_LSB  0
#define csr_AcsmSeq1x14_MASK 0xffff
#define csr_AcsmDdrCs14_RANGE  7:0
#define csr_AcsmDdrCs14_BITS   7:0
#define csr_AcsmDdrCs14_MSB  7
#define csr_AcsmDdrCs14_LSB  0
#define csr_AcsmDdrCs14_MASK 0xff
#define csr_AcsmSaveGen14_RANGE  8:8
#define csr_AcsmSaveGen14_BITS   0:0
#define csr_AcsmSaveGen14_MSB  8
#define csr_AcsmSaveGen14_LSB  8
#define csr_AcsmSaveGen14_MASK 0x100
#define csr_AcsmLoadChk14_RANGE  9:9
#define csr_AcsmLoadChk14_BITS   0:0
#define csr_AcsmLoadChk14_MSB  9
#define csr_AcsmLoadChk14_LSB  9
#define csr_AcsmLoadChk14_MASK 0x200
#define csr_AcsmNoRxEnb14_RANGE  10:10
#define csr_AcsmNoRxEnb14_BITS   0:0
#define csr_AcsmNoRxEnb14_MSB  10
#define csr_AcsmNoRxEnb14_LSB  10
#define csr_AcsmNoRxEnb14_MASK 0x400
#define csr_AcsmNoRxVal14_RANGE  11:11
#define csr_AcsmNoRxVal14_BITS   0:0
#define csr_AcsmNoRxVal14_MSB  11
#define csr_AcsmNoRxVal14_LSB  11
#define csr_AcsmNoRxVal14_MASK 0x800
#define csr_AcsmDdrBnk14_RANGE  15:12
#define csr_AcsmDdrBnk14_BITS   3:0
#define csr_AcsmDdrBnk14_MSB  15
#define csr_AcsmDdrBnk14_LSB  12
#define csr_AcsmDdrBnk14_MASK 0xf000
#define csr_RxTrkStateS6_RANGE  11:0
#define csr_RxTrkStateS6_BITS   11:0
#define csr_RxTrkStateS6_MSB  11
#define csr_RxTrkStateS6_LSB  0
#define csr_RxTrkStateS6_MASK 0xfff
#define csr_D5ACSM0SnoopVal_RANGE  11:0
#define csr_D5ACSM0SnoopVal_BITS   11:0
#define csr_D5ACSM0SnoopVal_MSB  11
#define csr_D5ACSM0SnoopVal_LSB  0
#define csr_D5ACSM0SnoopVal_MASK 0xfff
#define csr_D5ACSM0HwtSnoopEn1_RANGE  3:0
#define csr_D5ACSM0HwtSnoopEn1_BITS   3:0
#define csr_D5ACSM0HwtSnoopEn1_MSB  3
#define csr_D5ACSM0HwtSnoopEn1_LSB  0
#define csr_D5ACSM0HwtSnoopEn1_MASK 0xf
#define csr_D5ACSM0HwtSnoopEn2_RANGE  7:4
#define csr_D5ACSM0HwtSnoopEn2_BITS   3:0
#define csr_D5ACSM0HwtSnoopEn2_MSB  7
#define csr_D5ACSM0HwtSnoopEn2_LSB  4
#define csr_D5ACSM0HwtSnoopEn2_MASK 0xf0
#define csr_D5ACSM0HwtSnoopEn3_RANGE  11:8
#define csr_D5ACSM0HwtSnoopEn3_BITS   3:0
#define csr_D5ACSM0HwtSnoopEn3_MSB  11
#define csr_D5ACSM0HwtSnoopEn3_LSB  8
#define csr_D5ACSM0HwtSnoopEn3_MASK 0xf00
#define csr_SequenceReg0b2s0_RANGE  15:0
#define csr_SequenceReg0b2s0_BITS   15:0
#define csr_SequenceReg0b2s0_MSB  15
#define csr_SequenceReg0b2s0_LSB  0
#define csr_SequenceReg0b2s0_MASK 0xffff
#define csr_SequenceReg0b87s1_RANGE  15:0
#define csr_SequenceReg0b87s1_BITS   15:0
#define csr_SequenceReg0b87s1_MSB  15
#define csr_SequenceReg0b87s1_LSB  0
#define csr_SequenceReg0b87s1_MASK 0xffff
#define csr_SequenceReg0b172s2_RANGE  8:0
#define csr_SequenceReg0b172s2_BITS   8:0
#define csr_SequenceReg0b172s2_MSB  8
#define csr_SequenceReg0b172s2_LSB  0
#define csr_SequenceReg0b172s2_MASK 0x1ff
#define csr_TestBumpCntrl3_RANGE  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (13:0) : (15:0))) : (13:0))
#define csr_TestBumpCntrl3_BITS   ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (13:0) : (15:0))) : (13:0))
#define csr_TestBumpCntrl3_MSB  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (13) : (15))) : (13))
#define csr_TestBumpCntrl3_LSB  0
#define csr_TestBumpCntrl3_MASK ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (0x3fff) : (0xffff))) : (0x3fff))
#define csr_TestVrefDAC2_RANGE  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (6:0) : (7:0))) : (6:0))
#define csr_TestVrefDAC2_BITS   ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (6:0) : (7:0))) : (6:0))
#define csr_TestVrefDAC2_MSB  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (6) : (7))) : (6))
#define csr_TestVrefDAC2_LSB  0
#define csr_TestVrefDAC2_MASK ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (0x7f) : (0xff))) : (0x7f))
#define csr_TestVrefDAC3_RANGE  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (13:7) : (15:8))) : (13:7))
#define csr_TestVrefDAC3_BITS   ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (6:0) : (7:0))) : (6:0))
#define csr_TestVrefDAC3_MSB  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (13) : (15))) : (13))
#define csr_TestVrefDAC3_LSB  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (7) : (8))) : (7))
#define csr_TestVrefDAC3_MASK ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (0x3f80) : (0xff00))) : (0x3f80))
#define csr_AcsmSeq1x15_RANGE  15:0
#define csr_AcsmSeq1x15_BITS   15:0
#define csr_AcsmSeq1x15_MSB  15
#define csr_AcsmSeq1x15_LSB  0
#define csr_AcsmSeq1x15_MASK 0xffff
#define csr_AcsmDdrCs15_RANGE  7:0
#define csr_AcsmDdrCs15_BITS   7:0
#define csr_AcsmDdrCs15_MSB  7
#define csr_AcsmDdrCs15_LSB  0
#define csr_AcsmDdrCs15_MASK 0xff
#define csr_AcsmSaveGen15_RANGE  8:8
#define csr_AcsmSaveGen15_BITS   0:0
#define csr_AcsmSaveGen15_MSB  8
#define csr_AcsmSaveGen15_LSB  8
#define csr_AcsmSaveGen15_MASK 0x100
#define csr_AcsmLoadChk15_RANGE  9:9
#define csr_AcsmLoadChk15_BITS   0:0
#define csr_AcsmLoadChk15_MSB  9
#define csr_AcsmLoadChk15_LSB  9
#define csr_AcsmLoadChk15_MASK 0x200
#define csr_AcsmNoRxEnb15_RANGE  10:10
#define csr_AcsmNoRxEnb15_BITS   0:0
#define csr_AcsmNoRxEnb15_MSB  10
#define csr_AcsmNoRxEnb15_LSB  10
#define csr_AcsmNoRxEnb15_MASK 0x400
#define csr_AcsmNoRxVal15_RANGE  11:11
#define csr_AcsmNoRxVal15_BITS   0:0
#define csr_AcsmNoRxVal15_MSB  11
#define csr_AcsmNoRxVal15_LSB  11
#define csr_AcsmNoRxVal15_MASK 0x800
#define csr_AcsmDdrBnk15_RANGE  15:12
#define csr_AcsmDdrBnk15_BITS   3:0
#define csr_AcsmDdrBnk15_MSB  15
#define csr_AcsmDdrBnk15_LSB  12
#define csr_AcsmDdrBnk15_MASK 0xf000
#define csr_RxTrkStateS7_RANGE  11:0
#define csr_RxTrkStateS7_BITS   11:0
#define csr_RxTrkStateS7_MSB  11
#define csr_RxTrkStateS7_LSB  0
#define csr_RxTrkStateS7_MASK 0xfff
#define csr_D5ACSM0DefaultAddr_RANGE  13:0
#define csr_D5ACSM0DefaultAddr_BITS   13:0
#define csr_D5ACSM0DefaultAddr_MSB  13
#define csr_D5ACSM0DefaultAddr_LSB  0
#define csr_D5ACSM0DefaultAddr_MASK 0x3fff
#define csr_Db0LcdlCalPhDetOut_RANGE  15:0
#define csr_Db0LcdlCalPhDetOut_BITS   15:0
#define csr_Db0LcdlCalPhDetOut_MSB  15
#define csr_Db0LcdlCalPhDetOut_LSB  0
#define csr_Db0LcdlCalPhDetOut_MASK 0xffff
#define csr_GenPrbsByte0_RANGE  15:0
#define csr_GenPrbsByte0_BITS   15:0
#define csr_GenPrbsByte0_MSB  15
#define csr_GenPrbsByte0_LSB  0
#define csr_GenPrbsByte0_MASK 0xffff
#define csr_SequenceReg0b2s1_RANGE  15:0
#define csr_SequenceReg0b2s1_BITS   15:0
#define csr_SequenceReg0b2s1_MSB  15
#define csr_SequenceReg0b2s1_LSB  0
#define csr_SequenceReg0b2s1_MASK 0xffff
#define csr_SequenceReg0b87s2_RANGE  8:0
#define csr_SequenceReg0b87s2_BITS   8:0
#define csr_SequenceReg0b87s2_MSB  8
#define csr_SequenceReg0b87s2_LSB  0
#define csr_SequenceReg0b87s2_MASK 0x1ff
#define csr_SequenceReg0b173s0_RANGE  15:0
#define csr_SequenceReg0b173s0_BITS   15:0
#define csr_SequenceReg0b173s0_MSB  15
#define csr_SequenceReg0b173s0_LSB  0
#define csr_SequenceReg0b173s0_MASK 0xffff
#define csr_AcsmSeq1x16_RANGE  15:0
#define csr_AcsmSeq1x16_BITS   15:0
#define csr_AcsmSeq1x16_MSB  15
#define csr_AcsmSeq1x16_LSB  0
#define csr_AcsmSeq1x16_MASK 0xffff
#define csr_AcsmDdrCs16_RANGE  7:0
#define csr_AcsmDdrCs16_BITS   7:0
#define csr_AcsmDdrCs16_MSB  7
#define csr_AcsmDdrCs16_LSB  0
#define csr_AcsmDdrCs16_MASK 0xff
#define csr_AcsmSaveGen16_RANGE  8:8
#define csr_AcsmSaveGen16_BITS   0:0
#define csr_AcsmSaveGen16_MSB  8
#define csr_AcsmSaveGen16_LSB  8
#define csr_AcsmSaveGen16_MASK 0x100
#define csr_AcsmLoadChk16_RANGE  9:9
#define csr_AcsmLoadChk16_BITS   0:0
#define csr_AcsmLoadChk16_MSB  9
#define csr_AcsmLoadChk16_LSB  9
#define csr_AcsmLoadChk16_MASK 0x200
#define csr_AcsmNoRxEnb16_RANGE  10:10
#define csr_AcsmNoRxEnb16_BITS   0:0
#define csr_AcsmNoRxEnb16_MSB  10
#define csr_AcsmNoRxEnb16_LSB  10
#define csr_AcsmNoRxEnb16_MASK 0x400
#define csr_AcsmNoRxVal16_RANGE  11:11
#define csr_AcsmNoRxVal16_BITS   0:0
#define csr_AcsmNoRxVal16_MSB  11
#define csr_AcsmNoRxVal16_LSB  11
#define csr_AcsmNoRxVal16_MASK 0x800
#define csr_AcsmDdrBnk16_RANGE  15:12
#define csr_AcsmDdrBnk16_BITS   3:0
#define csr_AcsmDdrBnk16_MSB  15
#define csr_AcsmDdrBnk16_LSB  12
#define csr_AcsmDdrBnk16_MASK 0xf000
#define csr_VrefDAC1_RANGE  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (6:0) : (7:0))) : (6:0))
#define csr_VrefDAC1_BITS   ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (6:0) : (7:0))) : (6:0))
#define csr_VrefDAC1_MSB  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (6) : (7))) : (6))
#define csr_VrefDAC1_LSB  0
#define csr_VrefDAC1_MASK ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (0x7f) : (0xff))) : (0x7f))
#define csr_DctWriteOnly_RANGE  15:0
#define csr_DctWriteOnly_BITS   15:0
#define csr_DctWriteOnly_MSB  15
#define csr_DctWriteOnly_LSB  0
#define csr_DctWriteOnly_MASK 0xffff
#define csr_DctWriteOnlyShadow_RANGE  15:0
#define csr_DctWriteOnlyShadow_BITS   15:0
#define csr_DctWriteOnlyShadow_MSB  15
#define csr_DctWriteOnlyShadow_LSB  0
#define csr_DctWriteOnlyShadow_MASK 0xffff
#define csr_D5ACSM0DefaultCs_RANGE  3:0
#define csr_D5ACSM0DefaultCs_BITS   3:0
#define csr_D5ACSM0DefaultCs_MSB  3
#define csr_D5ACSM0DefaultCs_LSB  0
#define csr_D5ACSM0DefaultCs_MASK 0xf
#define csr_Db1LcdlCalPhDetOut_RANGE  15:0
#define csr_Db1LcdlCalPhDetOut_BITS   15:0
#define csr_Db1LcdlCalPhDetOut_MSB  15
#define csr_Db1LcdlCalPhDetOut_LSB  0
#define csr_Db1LcdlCalPhDetOut_MASK 0xffff
#define csr_GenPrbsByte1_RANGE  15:0
#define csr_GenPrbsByte1_BITS   15:0
#define csr_GenPrbsByte1_MSB  15
#define csr_GenPrbsByte1_LSB  0
#define csr_GenPrbsByte1_MASK 0xffff
#define csr_SequenceReg0b2s2_RANGE  8:0
#define csr_SequenceReg0b2s2_BITS   8:0
#define csr_SequenceReg0b2s2_MSB  8
#define csr_SequenceReg0b2s2_LSB  0
#define csr_SequenceReg0b2s2_MASK 0x1ff
#define csr_SequenceReg0b88s0_RANGE  15:0
#define csr_SequenceReg0b88s0_BITS   15:0
#define csr_SequenceReg0b88s0_MSB  15
#define csr_SequenceReg0b88s0_LSB  0
#define csr_SequenceReg0b88s0_MASK 0xffff
#define csr_SequenceReg0b173s1_RANGE  15:0
#define csr_SequenceReg0b173s1_BITS   15:0
#define csr_SequenceReg0b173s1_MSB  15
#define csr_SequenceReg0b173s1_LSB  0
#define csr_SequenceReg0b173s1_MASK 0xffff
#define csr_AcsmSeq1x17_RANGE  15:0
#define csr_AcsmSeq1x17_BITS   15:0
#define csr_AcsmSeq1x17_MSB  15
#define csr_AcsmSeq1x17_LSB  0
#define csr_AcsmSeq1x17_MASK 0xffff
#define csr_AcsmDdrCs17_RANGE  7:0
#define csr_AcsmDdrCs17_BITS   7:0
#define csr_AcsmDdrCs17_MSB  7
#define csr_AcsmDdrCs17_LSB  0
#define csr_AcsmDdrCs17_MASK 0xff
#define csr_AcsmSaveGen17_RANGE  8:8
#define csr_AcsmSaveGen17_BITS   0:0
#define csr_AcsmSaveGen17_MSB  8
#define csr_AcsmSaveGen17_LSB  8
#define csr_AcsmSaveGen17_MASK 0x100
#define csr_AcsmLoadChk17_RANGE  9:9
#define csr_AcsmLoadChk17_BITS   0:0
#define csr_AcsmLoadChk17_MSB  9
#define csr_AcsmLoadChk17_LSB  9
#define csr_AcsmLoadChk17_MASK 0x200
#define csr_AcsmNoRxEnb17_RANGE  10:10
#define csr_AcsmNoRxEnb17_BITS   0:0
#define csr_AcsmNoRxEnb17_MSB  10
#define csr_AcsmNoRxEnb17_LSB  10
#define csr_AcsmNoRxEnb17_MASK 0x400
#define csr_AcsmNoRxVal17_RANGE  11:11
#define csr_AcsmNoRxVal17_BITS   0:0
#define csr_AcsmNoRxVal17_MSB  11
#define csr_AcsmNoRxVal17_LSB  11
#define csr_AcsmNoRxVal17_MASK 0x800
#define csr_AcsmDdrBnk17_RANGE  15:12
#define csr_AcsmDdrBnk17_BITS   3:0
#define csr_AcsmDdrBnk17_MSB  15
#define csr_AcsmDdrBnk17_LSB  12
#define csr_AcsmDdrBnk17_MASK 0xf000
#define csr_DctWriteProt_RANGE  0:0
#define csr_DctWriteProt_BITS   0:0
#define csr_DctWriteProt_MSB  0
#define csr_DctWriteProt_LSB  0
#define csr_DctWriteProt_MASK 0x1
#define csr_D5ACSM0MaskCs_RANGE  3:0
#define csr_D5ACSM0MaskCs_BITS   3:0
#define csr_D5ACSM0MaskCs_MSB  3
#define csr_D5ACSM0MaskCs_LSB  0
#define csr_D5ACSM0MaskCs_MASK 0xf
#define csr_Db2LcdlCalPhDetOut_RANGE  15:0
#define csr_Db2LcdlCalPhDetOut_BITS   15:0
#define csr_Db2LcdlCalPhDetOut_MSB  15
#define csr_Db2LcdlCalPhDetOut_LSB  0
#define csr_Db2LcdlCalPhDetOut_MASK 0xffff
#define csr_TrainingCntr_RANGE  15:0
#define csr_TrainingCntr_BITS   15:0
#define csr_TrainingCntr_MSB  15
#define csr_TrainingCntr_LSB  0
#define csr_TrainingCntr_MASK 0xffff
#define csr_TrainingCntrFine_RANGE  9:0
#define csr_TrainingCntrFine_BITS   9:0
#define csr_TrainingCntrFine_MSB  9
#define csr_TrainingCntrFine_LSB  0
#define csr_TrainingCntrFine_MASK 0x3ff
#define csr_TrainingCntrCoarse_RANGE  15:10
#define csr_TrainingCntrCoarse_BITS   5:0
#define csr_TrainingCntrCoarse_MSB  15
#define csr_TrainingCntrCoarse_LSB  10
#define csr_TrainingCntrCoarse_MASK 0xfc00
#define csr_GenPrbsByte2_RANGE  15:0
#define csr_GenPrbsByte2_BITS   15:0
#define csr_GenPrbsByte2_MSB  15
#define csr_GenPrbsByte2_LSB  0
#define csr_GenPrbsByte2_MASK 0xffff
#define csr_SequenceReg0b3s0_RANGE  15:0
#define csr_SequenceReg0b3s0_BITS   15:0
#define csr_SequenceReg0b3s0_MSB  15
#define csr_SequenceReg0b3s0_LSB  0
#define csr_SequenceReg0b3s0_MASK 0xffff
#define csr_SequenceReg0b88s1_RANGE  15:0
#define csr_SequenceReg0b88s1_BITS   15:0
#define csr_SequenceReg0b88s1_MSB  15
#define csr_SequenceReg0b88s1_LSB  0
#define csr_SequenceReg0b88s1_MASK 0xffff
#define csr_SequenceReg0b173s2_RANGE  8:0
#define csr_SequenceReg0b173s2_BITS   8:0
#define csr_SequenceReg0b173s2_MSB  8
#define csr_SequenceReg0b173s2_LSB  0
#define csr_SequenceReg0b173s2_MASK 0x1ff
#define csr_AcsmSeq1x18_RANGE  15:0
#define csr_AcsmSeq1x18_BITS   15:0
#define csr_AcsmSeq1x18_MSB  15
#define csr_AcsmSeq1x18_LSB  0
#define csr_AcsmSeq1x18_MASK 0xffff
#define csr_AcsmDdrCs18_RANGE  7:0
#define csr_AcsmDdrCs18_BITS   7:0
#define csr_AcsmDdrCs18_MSB  7
#define csr_AcsmDdrCs18_LSB  0
#define csr_AcsmDdrCs18_MASK 0xff
#define csr_AcsmSaveGen18_RANGE  8:8
#define csr_AcsmSaveGen18_BITS   0:0
#define csr_AcsmSaveGen18_MSB  8
#define csr_AcsmSaveGen18_LSB  8
#define csr_AcsmSaveGen18_MASK 0x100
#define csr_AcsmLoadChk18_RANGE  9:9
#define csr_AcsmLoadChk18_BITS   0:0
#define csr_AcsmLoadChk18_MSB  9
#define csr_AcsmLoadChk18_LSB  9
#define csr_AcsmLoadChk18_MASK 0x200
#define csr_AcsmNoRxEnb18_RANGE  10:10
#define csr_AcsmNoRxEnb18_BITS   0:0
#define csr_AcsmNoRxEnb18_MSB  10
#define csr_AcsmNoRxEnb18_LSB  10
#define csr_AcsmNoRxEnb18_MASK 0x400
#define csr_AcsmNoRxVal18_RANGE  11:11
#define csr_AcsmNoRxVal18_BITS   0:0
#define csr_AcsmNoRxVal18_MSB  11
#define csr_AcsmNoRxVal18_LSB  11
#define csr_AcsmNoRxVal18_MASK 0x800
#define csr_AcsmDdrBnk18_RANGE  15:12
#define csr_AcsmDdrBnk18_BITS   3:0
#define csr_AcsmDdrBnk18_MSB  15
#define csr_AcsmDdrBnk18_LSB  12
#define csr_AcsmDdrBnk18_MASK 0xf000
#define csr_UctWriteOnly_RANGE  15:0
#define csr_UctWriteOnly_BITS   15:0
#define csr_UctWriteOnly_MSB  15
#define csr_UctWriteOnly_LSB  0
#define csr_UctWriteOnly_MASK 0xffff
#define csr_UctWriteOnlyShadow_RANGE  15:0
#define csr_UctWriteOnlyShadow_BITS   15:0
#define csr_UctWriteOnlyShadow_MSB  15
#define csr_UctWriteOnlyShadow_LSB  0
#define csr_UctWriteOnlyShadow_MASK 0xffff
#define csr_Db3LcdlCalPhDetOut_RANGE  15:0
#define csr_Db3LcdlCalPhDetOut_BITS   15:0
#define csr_Db3LcdlCalPhDetOut_MSB  15
#define csr_Db3LcdlCalPhDetOut_LSB  0
#define csr_Db3LcdlCalPhDetOut_MASK 0xffff
#define csr_GenPrbsByte3_RANGE  15:0
#define csr_GenPrbsByte3_BITS   15:0
#define csr_GenPrbsByte3_MSB  15
#define csr_GenPrbsByte3_LSB  0
#define csr_GenPrbsByte3_MASK 0xffff
#define csr_SequenceReg0b3s1_RANGE  15:0
#define csr_SequenceReg0b3s1_BITS   15:0
#define csr_SequenceReg0b3s1_MSB  15
#define csr_SequenceReg0b3s1_LSB  0
#define csr_SequenceReg0b3s1_MASK 0xffff
#define csr_SequenceReg0b88s2_RANGE  8:0
#define csr_SequenceReg0b88s2_BITS   8:0
#define csr_SequenceReg0b88s2_MSB  8
#define csr_SequenceReg0b88s2_LSB  0
#define csr_SequenceReg0b88s2_MASK 0x1ff
#define csr_SequenceReg0b174s0_RANGE  15:0
#define csr_SequenceReg0b174s0_BITS   15:0
#define csr_SequenceReg0b174s0_MSB  15
#define csr_SequenceReg0b174s0_LSB  0
#define csr_SequenceReg0b174s0_MASK 0xffff
#define csr_AcsmSeq1x19_RANGE  15:0
#define csr_AcsmSeq1x19_BITS   15:0
#define csr_AcsmSeq1x19_MSB  15
#define csr_AcsmSeq1x19_LSB  0
#define csr_AcsmSeq1x19_MASK 0xffff
#define csr_AcsmDdrCs19_RANGE  7:0
#define csr_AcsmDdrCs19_BITS   7:0
#define csr_AcsmDdrCs19_MSB  7
#define csr_AcsmDdrCs19_LSB  0
#define csr_AcsmDdrCs19_MASK 0xff
#define csr_AcsmSaveGen19_RANGE  8:8
#define csr_AcsmSaveGen19_BITS   0:0
#define csr_AcsmSaveGen19_MSB  8
#define csr_AcsmSaveGen19_LSB  8
#define csr_AcsmSaveGen19_MASK 0x100
#define csr_AcsmLoadChk19_RANGE  9:9
#define csr_AcsmLoadChk19_BITS   0:0
#define csr_AcsmLoadChk19_MSB  9
#define csr_AcsmLoadChk19_LSB  9
#define csr_AcsmLoadChk19_MASK 0x200
#define csr_AcsmNoRxEnb19_RANGE  10:10
#define csr_AcsmNoRxEnb19_BITS   0:0
#define csr_AcsmNoRxEnb19_MSB  10
#define csr_AcsmNoRxEnb19_LSB  10
#define csr_AcsmNoRxEnb19_MASK 0x400
#define csr_AcsmNoRxVal19_RANGE  11:11
#define csr_AcsmNoRxVal19_BITS   0:0
#define csr_AcsmNoRxVal19_MSB  11
#define csr_AcsmNoRxVal19_LSB  11
#define csr_AcsmNoRxVal19_MASK 0x800
#define csr_AcsmDdrBnk19_RANGE  15:12
#define csr_AcsmDdrBnk19_BITS   3:0
#define csr_AcsmDdrBnk19_MSB  15
#define csr_AcsmDdrBnk19_LSB  12
#define csr_AcsmDdrBnk19_MASK 0xf000
#define csr_UctWriteProt_RANGE  0:0
#define csr_UctWriteProt_BITS   0:0
#define csr_UctWriteProt_MSB  0
#define csr_UctWriteProt_LSB  0
#define csr_UctWriteProt_MASK 0x1
#define csr_Db4LcdlCalPhDetOut_RANGE  15:0
#define csr_Db4LcdlCalPhDetOut_BITS   15:0
#define csr_Db4LcdlCalPhDetOut_MSB  15
#define csr_Db4LcdlCalPhDetOut_LSB  0
#define csr_Db4LcdlCalPhDetOut_MASK 0xffff
#define csr_GenPrbsByte4_RANGE  15:0
#define csr_GenPrbsByte4_BITS   15:0
#define csr_GenPrbsByte4_MSB  15
#define csr_GenPrbsByte4_LSB  0
#define csr_GenPrbsByte4_MASK 0xffff
#define csr_SequenceReg0b3s2_RANGE  8:0
#define csr_SequenceReg0b3s2_BITS   8:0
#define csr_SequenceReg0b3s2_MSB  8
#define csr_SequenceReg0b3s2_LSB  0
#define csr_SequenceReg0b3s2_MASK 0x1ff
#define csr_SequenceReg0b89s0_RANGE  15:0
#define csr_SequenceReg0b89s0_BITS   15:0
#define csr_SequenceReg0b89s0_MSB  15
#define csr_SequenceReg0b89s0_LSB  0
#define csr_SequenceReg0b89s0_MASK 0xffff
#define csr_SequenceReg0b174s1_RANGE  15:0
#define csr_SequenceReg0b174s1_BITS   15:0
#define csr_SequenceReg0b174s1_MSB  15
#define csr_SequenceReg0b174s1_LSB  0
#define csr_SequenceReg0b174s1_MASK 0xffff
#define csr_AcsmSeq1x20_RANGE  15:0
#define csr_AcsmSeq1x20_BITS   15:0
#define csr_AcsmSeq1x20_MSB  15
#define csr_AcsmSeq1x20_LSB  0
#define csr_AcsmSeq1x20_MASK 0xffff
#define csr_AcsmDdrCs20_RANGE  7:0
#define csr_AcsmDdrCs20_BITS   7:0
#define csr_AcsmDdrCs20_MSB  7
#define csr_AcsmDdrCs20_LSB  0
#define csr_AcsmDdrCs20_MASK 0xff
#define csr_AcsmSaveGen20_RANGE  8:8
#define csr_AcsmSaveGen20_BITS   0:0
#define csr_AcsmSaveGen20_MSB  8
#define csr_AcsmSaveGen20_LSB  8
#define csr_AcsmSaveGen20_MASK 0x100
#define csr_AcsmLoadChk20_RANGE  9:9
#define csr_AcsmLoadChk20_BITS   0:0
#define csr_AcsmLoadChk20_MSB  9
#define csr_AcsmLoadChk20_LSB  9
#define csr_AcsmLoadChk20_MASK 0x200
#define csr_AcsmNoRxEnb20_RANGE  10:10
#define csr_AcsmNoRxEnb20_BITS   0:0
#define csr_AcsmNoRxEnb20_MSB  10
#define csr_AcsmNoRxEnb20_LSB  10
#define csr_AcsmNoRxEnb20_MASK 0x400
#define csr_AcsmNoRxVal20_RANGE  11:11
#define csr_AcsmNoRxVal20_BITS   0:0
#define csr_AcsmNoRxVal20_MSB  11
#define csr_AcsmNoRxVal20_LSB  11
#define csr_AcsmNoRxVal20_MASK 0x800
#define csr_AcsmDdrBnk20_RANGE  15:12
#define csr_AcsmDdrBnk20_BITS   3:0
#define csr_AcsmDdrBnk20_MSB  15
#define csr_AcsmDdrBnk20_LSB  12
#define csr_AcsmDdrBnk20_MASK 0xf000
#define csr_UctDatWriteOnly_RANGE  15:0
#define csr_UctDatWriteOnly_BITS   15:0
#define csr_UctDatWriteOnly_MSB  15
#define csr_UctDatWriteOnly_LSB  0
#define csr_UctDatWriteOnly_MASK 0xffff
#define csr_UctDatWriteOnlyShadow_RANGE  15:0
#define csr_UctDatWriteOnlyShadow_BITS   15:0
#define csr_UctDatWriteOnlyShadow_MSB  15
#define csr_UctDatWriteOnlyShadow_LSB  0
#define csr_UctDatWriteOnlyShadow_MASK 0xffff
#define csr_Db5LcdlCalPhDetOut_RANGE  15:0
#define csr_Db5LcdlCalPhDetOut_BITS   15:0
#define csr_Db5LcdlCalPhDetOut_MSB  15
#define csr_Db5LcdlCalPhDetOut_LSB  0
#define csr_Db5LcdlCalPhDetOut_MASK 0xffff
#define csr_GenPrbsByte5_RANGE  15:0
#define csr_GenPrbsByte5_BITS   15:0
#define csr_GenPrbsByte5_MSB  15
#define csr_GenPrbsByte5_LSB  0
#define csr_GenPrbsByte5_MASK 0xffff
#define csr_SequenceReg0b4s0_RANGE  15:0
#define csr_SequenceReg0b4s0_BITS   15:0
#define csr_SequenceReg0b4s0_MSB  15
#define csr_SequenceReg0b4s0_LSB  0
#define csr_SequenceReg0b4s0_MASK 0xffff
#define csr_SequenceReg0b89s1_RANGE  15:0
#define csr_SequenceReg0b89s1_BITS   15:0
#define csr_SequenceReg0b89s1_MSB  15
#define csr_SequenceReg0b89s1_LSB  0
#define csr_SequenceReg0b89s1_MASK 0xffff
#define csr_SequenceReg0b174s2_RANGE  8:0
#define csr_SequenceReg0b174s2_BITS   8:0
#define csr_SequenceReg0b174s2_MSB  8
#define csr_SequenceReg0b174s2_LSB  0
#define csr_SequenceReg0b174s2_MASK 0x1ff
#define csr_AcsmSeq1x21_RANGE  15:0
#define csr_AcsmSeq1x21_BITS   15:0
#define csr_AcsmSeq1x21_MSB  15
#define csr_AcsmSeq1x21_LSB  0
#define csr_AcsmSeq1x21_MASK 0xffff
#define csr_AcsmDdrCs21_RANGE  7:0
#define csr_AcsmDdrCs21_BITS   7:0
#define csr_AcsmDdrCs21_MSB  7
#define csr_AcsmDdrCs21_LSB  0
#define csr_AcsmDdrCs21_MASK 0xff
#define csr_AcsmSaveGen21_RANGE  8:8
#define csr_AcsmSaveGen21_BITS   0:0
#define csr_AcsmSaveGen21_MSB  8
#define csr_AcsmSaveGen21_LSB  8
#define csr_AcsmSaveGen21_MASK 0x100
#define csr_AcsmLoadChk21_RANGE  9:9
#define csr_AcsmLoadChk21_BITS   0:0
#define csr_AcsmLoadChk21_MSB  9
#define csr_AcsmLoadChk21_LSB  9
#define csr_AcsmLoadChk21_MASK 0x200
#define csr_AcsmNoRxEnb21_RANGE  10:10
#define csr_AcsmNoRxEnb21_BITS   0:0
#define csr_AcsmNoRxEnb21_MSB  10
#define csr_AcsmNoRxEnb21_LSB  10
#define csr_AcsmNoRxEnb21_MASK 0x400
#define csr_AcsmNoRxVal21_RANGE  11:11
#define csr_AcsmNoRxVal21_BITS   0:0
#define csr_AcsmNoRxVal21_MSB  11
#define csr_AcsmNoRxVal21_LSB  11
#define csr_AcsmNoRxVal21_MASK 0x800
#define csr_AcsmDdrBnk21_RANGE  15:12
#define csr_AcsmDdrBnk21_BITS   3:0
#define csr_AcsmDdrBnk21_MSB  15
#define csr_AcsmDdrBnk21_LSB  12
#define csr_AcsmDdrBnk21_MASK 0xf000
#define csr_NeverGateCsrClock_RANGE  0:0
#define csr_NeverGateCsrClock_BITS   0:0
#define csr_NeverGateCsrClock_MSB  0
#define csr_NeverGateCsrClock_LSB  0
#define csr_NeverGateCsrClock_MASK 0x1
#define csr_UctDatWriteProt_RANGE  0:0
#define csr_UctDatWriteProt_BITS   0:0
#define csr_UctDatWriteProt_MSB  0
#define csr_UctDatWriteProt_LSB  0
#define csr_UctDatWriteProt_MASK 0x1
#define csr_Db6LcdlCalPhDetOut_RANGE  15:0
#define csr_Db6LcdlCalPhDetOut_BITS   15:0
#define csr_Db6LcdlCalPhDetOut_MSB  15
#define csr_Db6LcdlCalPhDetOut_LSB  0
#define csr_Db6LcdlCalPhDetOut_MASK 0xffff
#define csr_GenPrbsByte6_RANGE  15:0
#define csr_GenPrbsByte6_BITS   15:0
#define csr_GenPrbsByte6_MSB  15
#define csr_GenPrbsByte6_LSB  0
#define csr_GenPrbsByte6_MASK 0xffff
#define csr_SequenceReg0b4s1_RANGE  15:0
#define csr_SequenceReg0b4s1_BITS   15:0
#define csr_SequenceReg0b4s1_MSB  15
#define csr_SequenceReg0b4s1_LSB  0
#define csr_SequenceReg0b4s1_MASK 0xffff
#define csr_SequenceReg0b89s2_RANGE  8:0
#define csr_SequenceReg0b89s2_BITS   8:0
#define csr_SequenceReg0b89s2_MSB  8
#define csr_SequenceReg0b89s2_LSB  0
#define csr_SequenceReg0b89s2_MASK 0x1ff
#define csr_SequenceReg0b175s0_RANGE  15:0
#define csr_SequenceReg0b175s0_BITS   15:0
#define csr_SequenceReg0b175s0_MSB  15
#define csr_SequenceReg0b175s0_LSB  0
#define csr_SequenceReg0b175s0_MASK 0xffff
#define csr_AcsmSeq1x22_RANGE  15:0
#define csr_AcsmSeq1x22_BITS   15:0
#define csr_AcsmSeq1x22_MSB  15
#define csr_AcsmSeq1x22_LSB  0
#define csr_AcsmSeq1x22_MASK 0xffff
#define csr_AcsmDdrCs22_RANGE  7:0
#define csr_AcsmDdrCs22_BITS   7:0
#define csr_AcsmDdrCs22_MSB  7
#define csr_AcsmDdrCs22_LSB  0
#define csr_AcsmDdrCs22_MASK 0xff
#define csr_AcsmSaveGen22_RANGE  8:8
#define csr_AcsmSaveGen22_BITS   0:0
#define csr_AcsmSaveGen22_MSB  8
#define csr_AcsmSaveGen22_LSB  8
#define csr_AcsmSaveGen22_MASK 0x100
#define csr_AcsmLoadChk22_RANGE  9:9
#define csr_AcsmLoadChk22_BITS   0:0
#define csr_AcsmLoadChk22_MSB  9
#define csr_AcsmLoadChk22_LSB  9
#define csr_AcsmLoadChk22_MASK 0x200
#define csr_AcsmNoRxEnb22_RANGE  10:10
#define csr_AcsmNoRxEnb22_BITS   0:0
#define csr_AcsmNoRxEnb22_MSB  10
#define csr_AcsmNoRxEnb22_LSB  10
#define csr_AcsmNoRxEnb22_MASK 0x400
#define csr_AcsmNoRxVal22_RANGE  11:11
#define csr_AcsmNoRxVal22_BITS   0:0
#define csr_AcsmNoRxVal22_MSB  11
#define csr_AcsmNoRxVal22_LSB  11
#define csr_AcsmNoRxVal22_MASK 0x800
#define csr_AcsmDdrBnk22_RANGE  15:12
#define csr_AcsmDdrBnk22_BITS   3:0
#define csr_AcsmDdrBnk22_MSB  15
#define csr_AcsmDdrBnk22_LSB  12
#define csr_AcsmDdrBnk22_MASK 0xf000
#define csr_UctlErr_RANGE  0:0
#define csr_UctlErr_BITS   0:0
#define csr_UctlErr_MSB  0
#define csr_UctlErr_LSB  0
#define csr_UctlErr_MASK 0x1
#define csr_Db7LcdlCalPhDetOut_RANGE  15:0
#define csr_Db7LcdlCalPhDetOut_BITS   15:0
#define csr_Db7LcdlCalPhDetOut_MSB  15
#define csr_Db7LcdlCalPhDetOut_LSB  0
#define csr_Db7LcdlCalPhDetOut_MASK 0xffff
#define csr_GenPrbsByte7_RANGE  15:0
#define csr_GenPrbsByte7_BITS   15:0
#define csr_GenPrbsByte7_MSB  15
#define csr_GenPrbsByte7_LSB  0
#define csr_GenPrbsByte7_MASK 0xffff
#define csr_SequenceReg0b4s2_RANGE  8:0
#define csr_SequenceReg0b4s2_BITS   8:0
#define csr_SequenceReg0b4s2_MSB  8
#define csr_SequenceReg0b4s2_LSB  0
#define csr_SequenceReg0b4s2_MASK 0x1ff
#define csr_SequenceReg0b90s0_RANGE  15:0
#define csr_SequenceReg0b90s0_BITS   15:0
#define csr_SequenceReg0b90s0_MSB  15
#define csr_SequenceReg0b90s0_LSB  0
#define csr_SequenceReg0b90s0_MASK 0xffff
#define csr_SequenceReg0b175s1_RANGE  15:0
#define csr_SequenceReg0b175s1_BITS   15:0
#define csr_SequenceReg0b175s1_MSB  15
#define csr_SequenceReg0b175s1_LSB  0
#define csr_SequenceReg0b175s1_MASK 0xffff
#define csr_AcsmSeq1x23_RANGE  15:0
#define csr_AcsmSeq1x23_BITS   15:0
#define csr_AcsmSeq1x23_MSB  15
#define csr_AcsmSeq1x23_LSB  0
#define csr_AcsmSeq1x23_MASK 0xffff
#define csr_AcsmDdrCs23_RANGE  7:0
#define csr_AcsmDdrCs23_BITS   7:0
#define csr_AcsmDdrCs23_MSB  7
#define csr_AcsmDdrCs23_LSB  0
#define csr_AcsmDdrCs23_MASK 0xff
#define csr_AcsmSaveGen23_RANGE  8:8
#define csr_AcsmSaveGen23_BITS   0:0
#define csr_AcsmSaveGen23_MSB  8
#define csr_AcsmSaveGen23_LSB  8
#define csr_AcsmSaveGen23_MASK 0x100
#define csr_AcsmLoadChk23_RANGE  9:9
#define csr_AcsmLoadChk23_BITS   0:0
#define csr_AcsmLoadChk23_MSB  9
#define csr_AcsmLoadChk23_LSB  9
#define csr_AcsmLoadChk23_MASK 0x200
#define csr_AcsmNoRxEnb23_RANGE  10:10
#define csr_AcsmNoRxEnb23_BITS   0:0
#define csr_AcsmNoRxEnb23_MSB  10
#define csr_AcsmNoRxEnb23_LSB  10
#define csr_AcsmNoRxEnb23_MASK 0x400
#define csr_AcsmNoRxVal23_RANGE  11:11
#define csr_AcsmNoRxVal23_BITS   0:0
#define csr_AcsmNoRxVal23_MSB  11
#define csr_AcsmNoRxVal23_LSB  11
#define csr_AcsmNoRxVal23_MASK 0x800
#define csr_AcsmDdrBnk23_RANGE  15:12
#define csr_AcsmDdrBnk23_BITS   3:0
#define csr_AcsmDdrBnk23_MSB  15
#define csr_AcsmDdrBnk23_LSB  12
#define csr_AcsmDdrBnk23_MASK 0xf000
#define csr_DfiCfgRdDataValidTicks_RANGE  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (((define_pubRev < 0x0350) ? (((define_pubRev < 0x0340) ? (((define_pubRev < 0x0330) ? (((define_pubRev < 0x0310) ? (((define_pubRev < 0x0241) ? (5:0) : (11:0))) : (11:0))) : (11:0))) : (11:0))) : (11:0))) : (11:0))) : (11:0))) : (11:0))) : (11:0))) : (11:0))) : (11:0))
#define csr_DfiCfgRdDataValidTicks_BITS   ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (((define_pubRev < 0x0350) ? (((define_pubRev < 0x0340) ? (((define_pubRev < 0x0330) ? (((define_pubRev < 0x0310) ? (((define_pubRev < 0x0241) ? (5:0) : (11:0))) : (11:0))) : (11:0))) : (11:0))) : (11:0))) : (11:0))) : (11:0))) : (11:0))) : (11:0))) : (11:0))) : (11:0))
#define csr_DfiCfgRdDataValidTicks_MSB  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (((define_pubRev < 0x0350) ? (((define_pubRev < 0x0340) ? (((define_pubRev < 0x0330) ? (((define_pubRev < 0x0310) ? (((define_pubRev < 0x0241) ? (5) : (11))) : (11))) : (11))) : (11))) : (11))) : (11))) : (11))) : (11))) : (11))) : (11))) : (11))
#define csr_DfiCfgRdDataValidTicks_LSB  0
#define csr_DfiCfgRdDataValidTicks_MASK ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (((define_pubRev < 0x0350) ? (((define_pubRev < 0x0340) ? (((define_pubRev < 0x0330) ? (((define_pubRev < 0x0310) ? (((define_pubRev < 0x0241) ? (0x3f) : (0xfff))) : (0xfff))) : (0xfff))) : (0xfff))) : (0xfff))) : (0xfff))) : (0xfff))) : (0xfff))) : (0xfff))) : (0xfff))) : (0xfff))
#define csr_DfiCfgRdDataValidTicksARC_RANGE  5:0
#define csr_DfiCfgRdDataValidTicksARC_BITS   5:0
#define csr_DfiCfgRdDataValidTicksARC_MSB  5
#define csr_DfiCfgRdDataValidTicksARC_LSB  0
#define csr_DfiCfgRdDataValidTicksARC_MASK 0x3f
#define csr_DfiCfgRdDataValidTicksReg_RANGE  11:6
#define csr_DfiCfgRdDataValidTicksReg_BITS   5:0
#define csr_DfiCfgRdDataValidTicksReg_MSB  11
#define csr_DfiCfgRdDataValidTicksReg_LSB  6
#define csr_DfiCfgRdDataValidTicksReg_MASK 0xfc0
#define csr_Db8LcdlCalPhDetOut_RANGE  15:0
#define csr_Db8LcdlCalPhDetOut_BITS   15:0
#define csr_Db8LcdlCalPhDetOut_MSB  15
#define csr_Db8LcdlCalPhDetOut_LSB  0
#define csr_Db8LcdlCalPhDetOut_MASK 0xffff
#define csr_GenPrbsByte8_RANGE  15:0
#define csr_GenPrbsByte8_BITS   15:0
#define csr_GenPrbsByte8_MSB  15
#define csr_GenPrbsByte8_LSB  0
#define csr_GenPrbsByte8_MASK 0xffff
#define csr_SequenceReg0b5s0_RANGE  15:0
#define csr_SequenceReg0b5s0_BITS   15:0
#define csr_SequenceReg0b5s0_MSB  15
#define csr_SequenceReg0b5s0_LSB  0
#define csr_SequenceReg0b5s0_MASK 0xffff
#define csr_SequenceReg0b90s1_RANGE  15:0
#define csr_SequenceReg0b90s1_BITS   15:0
#define csr_SequenceReg0b90s1_MSB  15
#define csr_SequenceReg0b90s1_LSB  0
#define csr_SequenceReg0b90s1_MASK 0xffff
#define csr_SequenceReg0b175s2_RANGE  8:0
#define csr_SequenceReg0b175s2_BITS   8:0
#define csr_SequenceReg0b175s2_MSB  8
#define csr_SequenceReg0b175s2_LSB  0
#define csr_SequenceReg0b175s2_MASK 0x1ff
#define csr_AcsmSeq1x24_RANGE  15:0
#define csr_AcsmSeq1x24_BITS   15:0
#define csr_AcsmSeq1x24_MSB  15
#define csr_AcsmSeq1x24_LSB  0
#define csr_AcsmSeq1x24_MASK 0xffff
#define csr_AcsmDdrCs24_RANGE  7:0
#define csr_AcsmDdrCs24_BITS   7:0
#define csr_AcsmDdrCs24_MSB  7
#define csr_AcsmDdrCs24_LSB  0
#define csr_AcsmDdrCs24_MASK 0xff
#define csr_AcsmSaveGen24_RANGE  8:8
#define csr_AcsmSaveGen24_BITS   0:0
#define csr_AcsmSaveGen24_MSB  8
#define csr_AcsmSaveGen24_LSB  8
#define csr_AcsmSaveGen24_MASK 0x100
#define csr_AcsmLoadChk24_RANGE  9:9
#define csr_AcsmLoadChk24_BITS   0:0
#define csr_AcsmLoadChk24_MSB  9
#define csr_AcsmLoadChk24_LSB  9
#define csr_AcsmLoadChk24_MASK 0x200
#define csr_AcsmNoRxEnb24_RANGE  10:10
#define csr_AcsmNoRxEnb24_BITS   0:0
#define csr_AcsmNoRxEnb24_MSB  10
#define csr_AcsmNoRxEnb24_LSB  10
#define csr_AcsmNoRxEnb24_MASK 0x400
#define csr_AcsmNoRxVal24_RANGE  11:11
#define csr_AcsmNoRxVal24_BITS   0:0
#define csr_AcsmNoRxVal24_MSB  11
#define csr_AcsmNoRxVal24_LSB  11
#define csr_AcsmNoRxVal24_MASK 0x800
#define csr_AcsmDdrBnk24_RANGE  15:12
#define csr_AcsmDdrBnk24_BITS   3:0
#define csr_AcsmDdrBnk24_MSB  15
#define csr_AcsmDdrBnk24_LSB  12
#define csr_AcsmDdrBnk24_MASK 0xf000
#define csr_Db9LcdlCalPhDetOut_RANGE  15:0
#define csr_Db9LcdlCalPhDetOut_BITS   15:0
#define csr_Db9LcdlCalPhDetOut_MSB  15
#define csr_Db9LcdlCalPhDetOut_LSB  0
#define csr_Db9LcdlCalPhDetOut_MASK 0xffff
#define csr_GenPrbsByte9_RANGE  15:0
#define csr_GenPrbsByte9_BITS   15:0
#define csr_GenPrbsByte9_MSB  15
#define csr_GenPrbsByte9_LSB  0
#define csr_GenPrbsByte9_MASK 0xffff
#define csr_SequenceReg0b5s1_RANGE  15:0
#define csr_SequenceReg0b5s1_BITS   15:0
#define csr_SequenceReg0b5s1_MSB  15
#define csr_SequenceReg0b5s1_LSB  0
#define csr_SequenceReg0b5s1_MASK 0xffff
#define csr_SequenceReg0b90s2_RANGE  8:0
#define csr_SequenceReg0b90s2_BITS   8:0
#define csr_SequenceReg0b90s2_MSB  8
#define csr_SequenceReg0b90s2_LSB  0
#define csr_SequenceReg0b90s2_MASK 0x1ff
#define csr_AcsmSeq1x25_RANGE  15:0
#define csr_AcsmSeq1x25_BITS   15:0
#define csr_AcsmSeq1x25_MSB  15
#define csr_AcsmSeq1x25_LSB  0
#define csr_AcsmSeq1x25_MASK 0xffff
#define csr_AcsmDdrCs25_RANGE  7:0
#define csr_AcsmDdrCs25_BITS   7:0
#define csr_AcsmDdrCs25_MSB  7
#define csr_AcsmDdrCs25_LSB  0
#define csr_AcsmDdrCs25_MASK 0xff
#define csr_AcsmSaveGen25_RANGE  8:8
#define csr_AcsmSaveGen25_BITS   0:0
#define csr_AcsmSaveGen25_MSB  8
#define csr_AcsmSaveGen25_LSB  8
#define csr_AcsmSaveGen25_MASK 0x100
#define csr_AcsmLoadChk25_RANGE  9:9
#define csr_AcsmLoadChk25_BITS   0:0
#define csr_AcsmLoadChk25_MSB  9
#define csr_AcsmLoadChk25_LSB  9
#define csr_AcsmLoadChk25_MASK 0x200
#define csr_AcsmNoRxEnb25_RANGE  10:10
#define csr_AcsmNoRxEnb25_BITS   0:0
#define csr_AcsmNoRxEnb25_MSB  10
#define csr_AcsmNoRxEnb25_LSB  10
#define csr_AcsmNoRxEnb25_MASK 0x400
#define csr_AcsmNoRxVal25_RANGE  11:11
#define csr_AcsmNoRxVal25_BITS   0:0
#define csr_AcsmNoRxVal25_MSB  11
#define csr_AcsmNoRxVal25_LSB  11
#define csr_AcsmNoRxVal25_MASK 0x800
#define csr_AcsmDdrBnk25_RANGE  15:12
#define csr_AcsmDdrBnk25_BITS   3:0
#define csr_AcsmDdrBnk25_MSB  15
#define csr_AcsmDdrBnk25_LSB  12
#define csr_AcsmDdrBnk25_MASK 0xf000
#define csr_GenPrbsByte10_RANGE  15:0
#define csr_GenPrbsByte10_BITS   15:0
#define csr_GenPrbsByte10_MSB  15
#define csr_GenPrbsByte10_LSB  0
#define csr_GenPrbsByte10_MASK 0xffff
#define csr_SequenceReg0b5s2_RANGE  8:0
#define csr_SequenceReg0b5s2_BITS   8:0
#define csr_SequenceReg0b5s2_MSB  8
#define csr_SequenceReg0b5s2_LSB  0
#define csr_SequenceReg0b5s2_MASK 0x1ff
#define csr_SequenceReg0b91s0_RANGE  15:0
#define csr_SequenceReg0b91s0_BITS   15:0
#define csr_SequenceReg0b91s0_MSB  15
#define csr_SequenceReg0b91s0_LSB  0
#define csr_SequenceReg0b91s0_MASK 0xffff
#define csr_AcsmSeq1x26_RANGE  15:0
#define csr_AcsmSeq1x26_BITS   15:0
#define csr_AcsmSeq1x26_MSB  15
#define csr_AcsmSeq1x26_LSB  0
#define csr_AcsmSeq1x26_MASK 0xffff
#define csr_AcsmDdrCs26_RANGE  7:0
#define csr_AcsmDdrCs26_BITS   7:0
#define csr_AcsmDdrCs26_MSB  7
#define csr_AcsmDdrCs26_LSB  0
#define csr_AcsmDdrCs26_MASK 0xff
#define csr_AcsmSaveGen26_RANGE  8:8
#define csr_AcsmSaveGen26_BITS   0:0
#define csr_AcsmSaveGen26_MSB  8
#define csr_AcsmSaveGen26_LSB  8
#define csr_AcsmSaveGen26_MASK 0x100
#define csr_AcsmLoadChk26_RANGE  9:9
#define csr_AcsmLoadChk26_BITS   0:0
#define csr_AcsmLoadChk26_MSB  9
#define csr_AcsmLoadChk26_LSB  9
#define csr_AcsmLoadChk26_MASK 0x200
#define csr_AcsmNoRxEnb26_RANGE  10:10
#define csr_AcsmNoRxEnb26_BITS   0:0
#define csr_AcsmNoRxEnb26_MSB  10
#define csr_AcsmNoRxEnb26_LSB  10
#define csr_AcsmNoRxEnb26_MASK 0x400
#define csr_AcsmNoRxVal26_RANGE  11:11
#define csr_AcsmNoRxVal26_BITS   0:0
#define csr_AcsmNoRxVal26_MSB  11
#define csr_AcsmNoRxVal26_LSB  11
#define csr_AcsmNoRxVal26_MASK 0x800
#define csr_AcsmDdrBnk26_RANGE  15:12
#define csr_AcsmDdrBnk26_BITS   3:0
#define csr_AcsmDdrBnk26_MSB  15
#define csr_AcsmDdrBnk26_LSB  12
#define csr_AcsmDdrBnk26_MASK 0xf000
#define csr_DbyteDllModeCntrl_RANGE  2:1
#define csr_DbyteDllModeCntrl_BITS   1:0
#define csr_DbyteDllModeCntrl_MSB  2
#define csr_DbyteDllModeCntrl_LSB  1
#define csr_DbyteDllModeCntrl_MASK 0x6
#define csr_DllRxPreambleMode_RANGE  1:1
#define csr_DllRxPreambleMode_BITS   0:0
#define csr_DllRxPreambleMode_MSB  1
#define csr_DllRxPreambleMode_LSB  1
#define csr_DllRxPreambleMode_MASK 0x2
#define csr_DllRxBurstLengthMode_RANGE  2:2
#define csr_DllRxBurstLengthMode_BITS   0:0
#define csr_DllRxBurstLengthMode_MSB  2
#define csr_DllRxBurstLengthMode_LSB  2
#define csr_DllRxBurstLengthMode_MASK 0x4
#define csr_GenPrbsByte11_RANGE  15:0
#define csr_GenPrbsByte11_BITS   15:0
#define csr_GenPrbsByte11_MSB  15
#define csr_GenPrbsByte11_LSB  0
#define csr_GenPrbsByte11_MASK 0xffff
#define csr_SequenceReg0b6s0_RANGE  15:0
#define csr_SequenceReg0b6s0_BITS   15:0
#define csr_SequenceReg0b6s0_MSB  15
#define csr_SequenceReg0b6s0_LSB  0
#define csr_SequenceReg0b6s0_MASK 0xffff
#define csr_SequenceReg0b91s1_RANGE  15:0
#define csr_SequenceReg0b91s1_BITS   15:0
#define csr_SequenceReg0b91s1_MSB  15
#define csr_SequenceReg0b91s1_LSB  0
#define csr_SequenceReg0b91s1_MASK 0xffff
#define csr_AcsmSeq1x27_RANGE  15:0
#define csr_AcsmSeq1x27_BITS   15:0
#define csr_AcsmSeq1x27_MSB  15
#define csr_AcsmSeq1x27_LSB  0
#define csr_AcsmSeq1x27_MASK 0xffff
#define csr_AcsmDdrCs27_RANGE  7:0
#define csr_AcsmDdrCs27_BITS   7:0
#define csr_AcsmDdrCs27_MSB  7
#define csr_AcsmDdrCs27_LSB  0
#define csr_AcsmDdrCs27_MASK 0xff
#define csr_AcsmSaveGen27_RANGE  8:8
#define csr_AcsmSaveGen27_BITS   0:0
#define csr_AcsmSaveGen27_MSB  8
#define csr_AcsmSaveGen27_LSB  8
#define csr_AcsmSaveGen27_MASK 0x100
#define csr_AcsmLoadChk27_RANGE  9:9
#define csr_AcsmLoadChk27_BITS   0:0
#define csr_AcsmLoadChk27_MSB  9
#define csr_AcsmLoadChk27_LSB  9
#define csr_AcsmLoadChk27_MASK 0x200
#define csr_AcsmNoRxEnb27_RANGE  10:10
#define csr_AcsmNoRxEnb27_BITS   0:0
#define csr_AcsmNoRxEnb27_MSB  10
#define csr_AcsmNoRxEnb27_LSB  10
#define csr_AcsmNoRxEnb27_MASK 0x400
#define csr_AcsmNoRxVal27_RANGE  11:11
#define csr_AcsmNoRxVal27_BITS   0:0
#define csr_AcsmNoRxVal27_MSB  11
#define csr_AcsmNoRxVal27_LSB  11
#define csr_AcsmNoRxVal27_MASK 0x800
#define csr_AcsmDdrBnk27_RANGE  15:12
#define csr_AcsmDdrBnk27_BITS   3:0
#define csr_AcsmDdrBnk27_MSB  15
#define csr_AcsmDdrBnk27_LSB  12
#define csr_AcsmDdrBnk27_MASK 0xf000
#define csr_DbyteRxEnTrain_RANGE  1:0
#define csr_DbyteRxEnTrain_BITS   1:0
#define csr_DbyteRxEnTrain_MSB  1
#define csr_DbyteRxEnTrain_LSB  0
#define csr_DbyteRxEnTrain_MASK 0x3
#define csr_RxEnTrain_RANGE  0:0
#define csr_RxEnTrain_BITS   0:0
#define csr_RxEnTrain_MSB  0
#define csr_RxEnTrain_LSB  0
#define csr_RxEnTrain_MASK 0x1
#define csr_EnDqsSampNegRxEn_RANGE  1:1
#define csr_EnDqsSampNegRxEn_BITS   0:0
#define csr_EnDqsSampNegRxEn_MSB  1
#define csr_EnDqsSampNegRxEn_LSB  1
#define csr_EnDqsSampNegRxEn_MASK 0x2
#define csr_AlertRecovery_RANGE  1:0
#define csr_AlertRecovery_BITS   1:0
#define csr_AlertRecovery_MSB  1
#define csr_AlertRecovery_LSB  0
#define csr_AlertRecovery_MASK 0x3
#define csr_AlertRecoveryEnable_RANGE  0:0
#define csr_AlertRecoveryEnable_BITS   0:0
#define csr_AlertRecoveryEnable_MSB  0
#define csr_AlertRecoveryEnable_LSB  0
#define csr_AlertRecoveryEnable_MASK 0x1
#define csr_RstRxTrkState_RANGE  1:1
#define csr_RstRxTrkState_BITS   0:0
#define csr_RstRxTrkState_MSB  1
#define csr_RstRxTrkState_LSB  1
#define csr_RstRxTrkState_MASK 0x2
#define csr_GenPrbsByte12_RANGE  15:0
#define csr_GenPrbsByte12_BITS   15:0
#define csr_GenPrbsByte12_MSB  15
#define csr_GenPrbsByte12_LSB  0
#define csr_GenPrbsByte12_MASK 0xffff
#define csr_SequenceReg0b6s1_RANGE  15:0
#define csr_SequenceReg0b6s1_BITS   15:0
#define csr_SequenceReg0b6s1_MSB  15
#define csr_SequenceReg0b6s1_LSB  0
#define csr_SequenceReg0b6s1_MASK 0xffff
#define csr_SequenceReg0b91s2_RANGE  8:0
#define csr_SequenceReg0b91s2_BITS   8:0
#define csr_SequenceReg0b91s2_MSB  8
#define csr_SequenceReg0b91s2_LSB  0
#define csr_SequenceReg0b91s2_MASK 0x1ff
#define csr_AcsmSeq1x28_RANGE  15:0
#define csr_AcsmSeq1x28_BITS   15:0
#define csr_AcsmSeq1x28_MSB  15
#define csr_AcsmSeq1x28_LSB  0
#define csr_AcsmSeq1x28_MASK 0xffff
#define csr_AcsmDdrCs28_RANGE  7:0
#define csr_AcsmDdrCs28_BITS   7:0
#define csr_AcsmDdrCs28_MSB  7
#define csr_AcsmDdrCs28_LSB  0
#define csr_AcsmDdrCs28_MASK 0xff
#define csr_AcsmSaveGen28_RANGE  8:8
#define csr_AcsmSaveGen28_BITS   0:0
#define csr_AcsmSaveGen28_MSB  8
#define csr_AcsmSaveGen28_LSB  8
#define csr_AcsmSaveGen28_MASK 0x100
#define csr_AcsmLoadChk28_RANGE  9:9
#define csr_AcsmLoadChk28_BITS   0:0
#define csr_AcsmLoadChk28_MSB  9
#define csr_AcsmLoadChk28_LSB  9
#define csr_AcsmLoadChk28_MASK 0x200
#define csr_AcsmNoRxEnb28_RANGE  10:10
#define csr_AcsmNoRxEnb28_BITS   0:0
#define csr_AcsmNoRxEnb28_MSB  10
#define csr_AcsmNoRxEnb28_LSB  10
#define csr_AcsmNoRxEnb28_MASK 0x400
#define csr_AcsmNoRxVal28_RANGE  11:11
#define csr_AcsmNoRxVal28_BITS   0:0
#define csr_AcsmNoRxVal28_MSB  11
#define csr_AcsmNoRxVal28_LSB  11
#define csr_AcsmNoRxVal28_MASK 0x800
#define csr_AcsmDdrBnk28_RANGE  15:12
#define csr_AcsmDdrBnk28_BITS   3:0
#define csr_AcsmDdrBnk28_MSB  15
#define csr_AcsmDdrBnk28_LSB  12
#define csr_AcsmDdrBnk28_MASK 0xf000
#define csr_GenPrbsByte13_RANGE  15:0
#define csr_GenPrbsByte13_BITS   15:0
#define csr_GenPrbsByte13_MSB  15
#define csr_GenPrbsByte13_LSB  0
#define csr_GenPrbsByte13_MASK 0xffff
#define csr_SequenceReg0b6s2_RANGE  8:0
#define csr_SequenceReg0b6s2_BITS   8:0
#define csr_SequenceReg0b6s2_MSB  8
#define csr_SequenceReg0b6s2_LSB  0
#define csr_SequenceReg0b6s2_MASK 0x1ff
#define csr_SequenceReg0b92s0_RANGE  15:0
#define csr_SequenceReg0b92s0_BITS   15:0
#define csr_SequenceReg0b92s0_MSB  15
#define csr_SequenceReg0b92s0_LSB  0
#define csr_SequenceReg0b92s0_MASK 0xffff
#define csr_AcsmSeq1x29_RANGE  15:0
#define csr_AcsmSeq1x29_BITS   15:0
#define csr_AcsmSeq1x29_MSB  15
#define csr_AcsmSeq1x29_LSB  0
#define csr_AcsmSeq1x29_MASK 0xffff
#define csr_AcsmDdrCs29_RANGE  7:0
#define csr_AcsmDdrCs29_BITS   7:0
#define csr_AcsmDdrCs29_MSB  7
#define csr_AcsmDdrCs29_LSB  0
#define csr_AcsmDdrCs29_MASK 0xff
#define csr_AcsmSaveGen29_RANGE  8:8
#define csr_AcsmSaveGen29_BITS   0:0
#define csr_AcsmSaveGen29_MSB  8
#define csr_AcsmSaveGen29_LSB  8
#define csr_AcsmSaveGen29_MASK 0x100
#define csr_AcsmLoadChk29_RANGE  9:9
#define csr_AcsmLoadChk29_BITS   0:0
#define csr_AcsmLoadChk29_MSB  9
#define csr_AcsmLoadChk29_LSB  9
#define csr_AcsmLoadChk29_MASK 0x200
#define csr_AcsmNoRxEnb29_RANGE  10:10
#define csr_AcsmNoRxEnb29_BITS   0:0
#define csr_AcsmNoRxEnb29_MSB  10
#define csr_AcsmNoRxEnb29_LSB  10
#define csr_AcsmNoRxEnb29_MASK 0x400
#define csr_AcsmNoRxVal29_RANGE  11:11
#define csr_AcsmNoRxVal29_BITS   0:0
#define csr_AcsmNoRxVal29_MSB  11
#define csr_AcsmNoRxVal29_LSB  11
#define csr_AcsmNoRxVal29_MASK 0x800
#define csr_AcsmDdrBnk29_RANGE  15:12
#define csr_AcsmDdrBnk29_BITS   3:0
#define csr_AcsmDdrBnk29_MSB  15
#define csr_AcsmDdrBnk29_LSB  12
#define csr_AcsmDdrBnk29_MASK 0xf000
#define csr_GenPrbsByte14_RANGE  15:0
#define csr_GenPrbsByte14_BITS   15:0
#define csr_GenPrbsByte14_MSB  15
#define csr_GenPrbsByte14_LSB  0
#define csr_GenPrbsByte14_MASK 0xffff
#define csr_SequenceReg0b7s0_RANGE  15:0
#define csr_SequenceReg0b7s0_BITS   15:0
#define csr_SequenceReg0b7s0_MSB  15
#define csr_SequenceReg0b7s0_LSB  0
#define csr_SequenceReg0b7s0_MASK 0xffff
#define csr_SequenceReg0b92s1_RANGE  15:0
#define csr_SequenceReg0b92s1_BITS   15:0
#define csr_SequenceReg0b92s1_MSB  15
#define csr_SequenceReg0b92s1_LSB  0
#define csr_SequenceReg0b92s1_MASK 0xffff
#define csr_AcsmSeq1x30_RANGE  15:0
#define csr_AcsmSeq1x30_BITS   15:0
#define csr_AcsmSeq1x30_MSB  15
#define csr_AcsmSeq1x30_LSB  0
#define csr_AcsmSeq1x30_MASK 0xffff
#define csr_AcsmDdrCs30_RANGE  7:0
#define csr_AcsmDdrCs30_BITS   7:0
#define csr_AcsmDdrCs30_MSB  7
#define csr_AcsmDdrCs30_LSB  0
#define csr_AcsmDdrCs30_MASK 0xff
#define csr_AcsmSaveGen30_RANGE  8:8
#define csr_AcsmSaveGen30_BITS   0:0
#define csr_AcsmSaveGen30_MSB  8
#define csr_AcsmSaveGen30_LSB  8
#define csr_AcsmSaveGen30_MASK 0x100
#define csr_AcsmLoadChk30_RANGE  9:9
#define csr_AcsmLoadChk30_BITS   0:0
#define csr_AcsmLoadChk30_MSB  9
#define csr_AcsmLoadChk30_LSB  9
#define csr_AcsmLoadChk30_MASK 0x200
#define csr_AcsmNoRxEnb30_RANGE  10:10
#define csr_AcsmNoRxEnb30_BITS   0:0
#define csr_AcsmNoRxEnb30_MSB  10
#define csr_AcsmNoRxEnb30_LSB  10
#define csr_AcsmNoRxEnb30_MASK 0x400
#define csr_AcsmNoRxVal30_RANGE  11:11
#define csr_AcsmNoRxVal30_BITS   0:0
#define csr_AcsmNoRxVal30_MSB  11
#define csr_AcsmNoRxVal30_LSB  11
#define csr_AcsmNoRxVal30_MASK 0x800
#define csr_AcsmDdrBnk30_RANGE  15:12
#define csr_AcsmDdrBnk30_BITS   3:0
#define csr_AcsmDdrBnk30_MSB  15
#define csr_AcsmDdrBnk30_LSB  12
#define csr_AcsmDdrBnk30_MASK 0xf000
#define csr_AnTxLcdlCalPhDetOut_RANGE  13:0
#define csr_AnTxLcdlCalPhDetOut_BITS   13:0
#define csr_AnTxLcdlCalPhDetOut_MSB  13
#define csr_AnTxLcdlCalPhDetOut_LSB  0
#define csr_AnTxLcdlCalPhDetOut_MASK 0x3fff
#define csr_GenPrbsByte15_RANGE  15:0
#define csr_GenPrbsByte15_BITS   15:0
#define csr_GenPrbsByte15_MSB  15
#define csr_GenPrbsByte15_LSB  0
#define csr_GenPrbsByte15_MASK 0xffff
#define csr_SequenceReg0b7s1_RANGE  15:0
#define csr_SequenceReg0b7s1_BITS   15:0
#define csr_SequenceReg0b7s1_MSB  15
#define csr_SequenceReg0b7s1_LSB  0
#define csr_SequenceReg0b7s1_MASK 0xffff
#define csr_SequenceReg0b92s2_RANGE  8:0
#define csr_SequenceReg0b92s2_BITS   8:0
#define csr_SequenceReg0b92s2_MSB  8
#define csr_SequenceReg0b92s2_LSB  0
#define csr_SequenceReg0b92s2_MASK 0x1ff
#define csr_AcsmSeq1x31_RANGE  15:0
#define csr_AcsmSeq1x31_BITS   15:0
#define csr_AcsmSeq1x31_MSB  15
#define csr_AcsmSeq1x31_LSB  0
#define csr_AcsmSeq1x31_MASK 0xffff
#define csr_AcsmDdrCs31_RANGE  7:0
#define csr_AcsmDdrCs31_BITS   7:0
#define csr_AcsmDdrCs31_MSB  7
#define csr_AcsmDdrCs31_LSB  0
#define csr_AcsmDdrCs31_MASK 0xff
#define csr_AcsmSaveGen31_RANGE  8:8
#define csr_AcsmSaveGen31_BITS   0:0
#define csr_AcsmSaveGen31_MSB  8
#define csr_AcsmSaveGen31_LSB  8
#define csr_AcsmSaveGen31_MASK 0x100
#define csr_AcsmLoadChk31_RANGE  9:9
#define csr_AcsmLoadChk31_BITS   0:0
#define csr_AcsmLoadChk31_MSB  9
#define csr_AcsmLoadChk31_LSB  9
#define csr_AcsmLoadChk31_MASK 0x200
#define csr_AcsmNoRxEnb31_RANGE  10:10
#define csr_AcsmNoRxEnb31_BITS   0:0
#define csr_AcsmNoRxEnb31_MSB  10
#define csr_AcsmNoRxEnb31_LSB  10
#define csr_AcsmNoRxEnb31_MASK 0x400
#define csr_AcsmNoRxVal31_RANGE  11:11
#define csr_AcsmNoRxVal31_BITS   0:0
#define csr_AcsmNoRxVal31_MSB  11
#define csr_AcsmNoRxVal31_LSB  11
#define csr_AcsmNoRxVal31_MASK 0x800
#define csr_AcsmDdrBnk31_RANGE  15:12
#define csr_AcsmDdrBnk31_BITS   3:0
#define csr_AcsmDdrBnk31_MSB  15
#define csr_AcsmDdrBnk31_LSB  12
#define csr_AcsmDdrBnk31_MASK 0xf000
#define csr_SequenceReg0b7s2_RANGE  8:0
#define csr_SequenceReg0b7s2_BITS   8:0
#define csr_SequenceReg0b7s2_MSB  8
#define csr_SequenceReg0b7s2_LSB  0
#define csr_SequenceReg0b7s2_MASK 0x1ff
#define csr_SequenceReg0b93s0_RANGE  15:0
#define csr_SequenceReg0b93s0_BITS   15:0
#define csr_SequenceReg0b93s0_MSB  15
#define csr_SequenceReg0b93s0_LSB  0
#define csr_SequenceReg0b93s0_MASK 0xffff
#define csr_AcsmSeq2x0_RANGE  15:0
#define csr_AcsmSeq2x0_BITS   15:0
#define csr_AcsmSeq2x0_MSB  15
#define csr_AcsmSeq2x0_LSB  0
#define csr_AcsmSeq2x0_MASK 0xffff
#define csr_AcsmDdrAdrx15x0x0_RANGE  15:0
#define csr_AcsmDdrAdrx15x0x0_BITS   15:0
#define csr_AcsmDdrAdrx15x0x0_MSB  15
#define csr_AcsmDdrAdrx15x0x0_LSB  0
#define csr_AcsmDdrAdrx15x0x0_MASK 0xffff
#define csr_VrefDAC0_RANGE  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (6:0) : (7:0))) : (6:0))
#define csr_VrefDAC0_BITS   ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (6:0) : (7:0))) : (6:0))
#define csr_VrefDAC0_MSB  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (6) : (7))) : (6))
#define csr_VrefDAC0_LSB  0
#define csr_VrefDAC0_MASK ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (0x7f) : (0xff))) : (0x7f))
#define csr_ATxImpedanceCtrl1_RANGE  11:0
#define csr_ATxImpedanceCtrl1_BITS   11:0
#define csr_ATxImpedanceCtrl1_MSB  11
#define csr_ATxImpedanceCtrl1_LSB  0
#define csr_ATxImpedanceCtrl1_MASK 0xfff
#define csr_ATxStrenEqHiPu_RANGE  5:0
#define csr_ATxStrenEqHiPu_BITS   5:0
#define csr_ATxStrenEqHiPu_MSB  5
#define csr_ATxStrenEqHiPu_LSB  0
#define csr_ATxStrenEqHiPu_MASK 0x3f
#define csr_ATxStrenEqLoPd_RANGE  11:6
#define csr_ATxStrenEqLoPd_BITS   5:0
#define csr_ATxStrenEqLoPd_MSB  11
#define csr_ATxStrenEqLoPd_LSB  6
#define csr_ATxStrenEqLoPd_MASK 0xfc0
#define csr_TimingModeCntrl_RANGE  0:0
#define csr_TimingModeCntrl_BITS   0:0
#define csr_TimingModeCntrl_MSB  0
#define csr_TimingModeCntrl_LSB  0
#define csr_TimingModeCntrl_MASK 0x1
#define csr_Dly64Prec_RANGE  0:0
#define csr_Dly64Prec_BITS   0:0
#define csr_Dly64Prec_MSB  0
#define csr_Dly64Prec_LSB  0
#define csr_Dly64Prec_MASK 0x1
#define csr_D5ACSM1RxEnPulse_RANGE  13:0
#define csr_D5ACSM1RxEnPulse_BITS   13:0
#define csr_D5ACSM1RxEnPulse_MSB  13
#define csr_D5ACSM1RxEnPulse_LSB  0
#define csr_D5ACSM1RxEnPulse_MASK 0x3fff
#define csr_D5ACSM1RxEnDelay_RANGE  5:0
#define csr_D5ACSM1RxEnDelay_BITS   5:0
#define csr_D5ACSM1RxEnDelay_MSB  5
#define csr_D5ACSM1RxEnDelay_LSB  0
#define csr_D5ACSM1RxEnDelay_MASK 0x3f
#define csr_D5ACSM1RxEnDelayReserved_RANGE  7:6
#define csr_D5ACSM1RxEnDelayReserved_BITS   1:0
#define csr_D5ACSM1RxEnDelayReserved_MSB  7
#define csr_D5ACSM1RxEnDelayReserved_LSB  6
#define csr_D5ACSM1RxEnDelayReserved_MASK 0xc0
#define csr_D5ACSM1RxEnWidth_RANGE  13:8
#define csr_D5ACSM1RxEnWidth_BITS   5:0
#define csr_D5ACSM1RxEnWidth_MSB  13
#define csr_D5ACSM1RxEnWidth_LSB  8
#define csr_D5ACSM1RxEnWidth_MASK 0x3f00
#define csr_D5ACSMPtrXlat0_RANGE  15:0
#define csr_D5ACSMPtrXlat0_BITS   15:0
#define csr_D5ACSMPtrXlat0_MSB  15
#define csr_D5ACSMPtrXlat0_LSB  0
#define csr_D5ACSMPtrXlat0_MASK 0xffff
#define csr_D5ACSMStartAddrVal0_RANGE  7:0
#define csr_D5ACSMStartAddrVal0_BITS   7:0
#define csr_D5ACSMStartAddrVal0_MSB  7
#define csr_D5ACSMStartAddrVal0_LSB  0
#define csr_D5ACSMStartAddrVal0_MASK 0xff
#define csr_D5ACSMStopAddrVal0_RANGE  15:8
#define csr_D5ACSMStopAddrVal0_BITS   7:0
#define csr_D5ACSMStopAddrVal0_MSB  15
#define csr_D5ACSMStopAddrVal0_LSB  8
#define csr_D5ACSMStopAddrVal0_MASK 0xff00
#define csr_Dfi0DebugControl_RANGE  15:0
#define csr_Dfi0DebugControl_BITS   15:0
#define csr_Dfi0DebugControl_MSB  15
#define csr_Dfi0DebugControl_LSB  0
#define csr_Dfi0DebugControl_MASK 0xffff
#define csr_Dfi0DebugTriggerSelect_RANGE  5:0
#define csr_Dfi0DebugTriggerSelect_BITS   5:0
#define csr_Dfi0DebugTriggerSelect_MSB  5
#define csr_Dfi0DebugTriggerSelect_LSB  0
#define csr_Dfi0DebugTriggerSelect_MASK 0x3f
#define csr_Dfi0DebugEventSelect_RANGE  9:6
#define csr_Dfi0DebugEventSelect_BITS   3:0
#define csr_Dfi0DebugEventSelect_MSB  9
#define csr_Dfi0DebugEventSelect_LSB  6
#define csr_Dfi0DebugEventSelect_MASK 0x3c0
#define csr_Dfi0DebugTriggerFreqSel_RANGE  14:10
#define csr_Dfi0DebugTriggerFreqSel_BITS   4:0
#define csr_Dfi0DebugTriggerFreqSel_MSB  14
#define csr_Dfi0DebugTriggerFreqSel_LSB  10
#define csr_Dfi0DebugTriggerFreqSel_MASK 0x7c00
#define csr_Dfi0DebugCaptureDly_RANGE  15:15
#define csr_Dfi0DebugCaptureDly_BITS   0:0
#define csr_Dfi0DebugCaptureDly_MSB  15
#define csr_Dfi0DebugCaptureDly_LSB  15
#define csr_Dfi0DebugCaptureDly_MASK 0x8000
#define csr_SequenceReg0b8s0_RANGE  15:0
#define csr_SequenceReg0b8s0_BITS   15:0
#define csr_SequenceReg0b8s0_MSB  15
#define csr_SequenceReg0b8s0_LSB  0
#define csr_SequenceReg0b8s0_MASK 0xffff
#define csr_SequenceReg0b93s1_RANGE  15:0
#define csr_SequenceReg0b93s1_BITS   15:0
#define csr_SequenceReg0b93s1_MSB  15
#define csr_SequenceReg0b93s1_LSB  0
#define csr_SequenceReg0b93s1_MASK 0xffff
#define csr_AcsmSeq2x1_RANGE  15:0
#define csr_AcsmSeq2x1_BITS   15:0
#define csr_AcsmSeq2x1_MSB  15
#define csr_AcsmSeq2x1_LSB  0
#define csr_AcsmSeq2x1_MASK 0xffff
#define csr_AcsmDdrAdrx15x0x1_RANGE  15:0
#define csr_AcsmDdrAdrx15x0x1_BITS   15:0
#define csr_AcsmDdrAdrx15x0x1_MSB  15
#define csr_AcsmDdrAdrx15x0x1_LSB  0
#define csr_AcsmDdrAdrx15x0x1_MASK 0xffff
#define csr_TxImpedanceCtrl0_RANGE  11:0
#define csr_TxImpedanceCtrl0_BITS   11:0
#define csr_TxImpedanceCtrl0_MSB  11
#define csr_TxImpedanceCtrl0_LSB  0
#define csr_TxImpedanceCtrl0_MASK 0xfff
#define csr_TxStrenEqHiPu_RANGE  5:0
#define csr_TxStrenEqHiPu_BITS   5:0
#define csr_TxStrenEqHiPu_MSB  5
#define csr_TxStrenEqHiPu_LSB  0
#define csr_TxStrenEqHiPu_MASK 0x3f
#define csr_TxStrenEqLoPd_RANGE  11:6
#define csr_TxStrenEqLoPd_BITS   5:0
#define csr_TxStrenEqLoPd_MSB  11
#define csr_TxStrenEqLoPd_LSB  6
#define csr_TxStrenEqLoPd_MASK 0xfc0
#define csr_ATxImpedanceCtrl2_RANGE  11:0
#define csr_ATxImpedanceCtrl2_BITS   11:0
#define csr_ATxImpedanceCtrl2_MSB  11
#define csr_ATxImpedanceCtrl2_LSB  0
#define csr_ATxImpedanceCtrl2_MASK 0xfff
#define csr_ATxStrenEqLoPu_RANGE  5:0
#define csr_ATxStrenEqLoPu_BITS   5:0
#define csr_ATxStrenEqLoPu_MSB  5
#define csr_ATxStrenEqLoPu_LSB  0
#define csr_ATxStrenEqLoPu_MASK 0x3f
#define csr_ATxStrenEqHiPd_RANGE  11:6
#define csr_ATxStrenEqHiPd_BITS   5:0
#define csr_ATxStrenEqHiPd_MSB  11
#define csr_ATxStrenEqHiPd_LSB  6
#define csr_ATxStrenEqHiPd_MASK 0xfc0
#define csr_TrackingModeCntrl_RANGE  14:0
#define csr_TrackingModeCntrl_BITS   14:0
#define csr_TrackingModeCntrl_MSB  14
#define csr_TrackingModeCntrl_LSB  0
#define csr_TrackingModeCntrl_MASK 0x7fff
#define csr_EnDfiTdqs2dqTrackingTg0_RANGE  0:0
#define csr_EnDfiTdqs2dqTrackingTg0_BITS   0:0
#define csr_EnDfiTdqs2dqTrackingTg0_MSB  0
#define csr_EnDfiTdqs2dqTrackingTg0_LSB  0
#define csr_EnDfiTdqs2dqTrackingTg0_MASK 0x1
#define csr_EnDfiTdqs2dqTrackingTg1_RANGE  1:1
#define csr_EnDfiTdqs2dqTrackingTg1_BITS   0:0
#define csr_EnDfiTdqs2dqTrackingTg1_MSB  1
#define csr_EnDfiTdqs2dqTrackingTg1_LSB  1
#define csr_EnDfiTdqs2dqTrackingTg1_MASK 0x2
#define csr_EnDfiTdqs2dqTrackingTg2_RANGE  2:2
#define csr_EnDfiTdqs2dqTrackingTg2_BITS   0:0
#define csr_EnDfiTdqs2dqTrackingTg2_MSB  2
#define csr_EnDfiTdqs2dqTrackingTg2_LSB  2
#define csr_EnDfiTdqs2dqTrackingTg2_MASK 0x4
#define csr_EnDfiTdqs2dqTrackingTg3_RANGE  3:3
#define csr_EnDfiTdqs2dqTrackingTg3_BITS   0:0
#define csr_EnDfiTdqs2dqTrackingTg3_MSB  3
#define csr_EnDfiTdqs2dqTrackingTg3_LSB  3
#define csr_EnDfiTdqs2dqTrackingTg3_MASK 0x8
#define csr_EnRxDqsTracking_RANGE  4:4
#define csr_EnRxDqsTracking_BITS   0:0
#define csr_EnRxDqsTracking_MSB  4
#define csr_EnRxDqsTracking_LSB  4
#define csr_EnRxDqsTracking_MASK 0x10
#define csr_Tdqs2dqTrackingLimit_RANGE  7:5
#define csr_Tdqs2dqTrackingLimit_BITS   2:0
#define csr_Tdqs2dqTrackingLimit_MSB  7
#define csr_Tdqs2dqTrackingLimit_LSB  5
#define csr_Tdqs2dqTrackingLimit_MASK 0xe0
#define csr_DqsOscRunTimeSel_RANGE  11:8
#define csr_DqsOscRunTimeSel_BITS   3:0
#define csr_DqsOscRunTimeSel_MSB  11
#define csr_DqsOscRunTimeSel_LSB  8
#define csr_DqsOscRunTimeSel_MASK 0xf00
#define csr_RxDqsTrackingThreshold_RANGE  14:12
#define csr_RxDqsTrackingThreshold_BITS   2:0
#define csr_RxDqsTrackingThreshold_MSB  14
#define csr_RxDqsTrackingThreshold_LSB  12
#define csr_RxDqsTrackingThreshold_MASK 0x7000
#define csr_D5ACSM1RxValPulse_RANGE  13:0
#define csr_D5ACSM1RxValPulse_BITS   13:0
#define csr_D5ACSM1RxValPulse_MSB  13
#define csr_D5ACSM1RxValPulse_LSB  0
#define csr_D5ACSM1RxValPulse_MASK 0x3fff
#define csr_D5ACSM1RxValDelay_RANGE  5:0
#define csr_D5ACSM1RxValDelay_BITS   5:0
#define csr_D5ACSM1RxValDelay_MSB  5
#define csr_D5ACSM1RxValDelay_LSB  0
#define csr_D5ACSM1RxValDelay_MASK 0x3f
#define csr_D5ACSM1RxValDelayReserved_RANGE  7:6
#define csr_D5ACSM1RxValDelayReserved_BITS   1:0
#define csr_D5ACSM1RxValDelayReserved_MSB  7
#define csr_D5ACSM1RxValDelayReserved_LSB  6
#define csr_D5ACSM1RxValDelayReserved_MASK 0xc0
#define csr_D5ACSM1RxValWidth_RANGE  13:8
#define csr_D5ACSM1RxValWidth_BITS   5:0
#define csr_D5ACSM1RxValWidth_MSB  13
#define csr_D5ACSM1RxValWidth_LSB  8
#define csr_D5ACSM1RxValWidth_MASK 0x3f00
#define csr_D5ACSMPtrXlat1_RANGE  15:0
#define csr_D5ACSMPtrXlat1_BITS   15:0
#define csr_D5ACSMPtrXlat1_MSB  15
#define csr_D5ACSMPtrXlat1_LSB  0
#define csr_D5ACSMPtrXlat1_MASK 0xffff
#define csr_D5ACSMStartAddrVal1_RANGE  7:0
#define csr_D5ACSMStartAddrVal1_BITS   7:0
#define csr_D5ACSMStartAddrVal1_MSB  7
#define csr_D5ACSMStartAddrVal1_LSB  0
#define csr_D5ACSMStartAddrVal1_MASK 0xff
#define csr_D5ACSMStopAddrVal1_RANGE  15:8
#define csr_D5ACSMStopAddrVal1_BITS   7:0
#define csr_D5ACSMStopAddrVal1_MSB  15
#define csr_D5ACSMStopAddrVal1_LSB  8
#define csr_D5ACSMStopAddrVal1_MASK 0xff00
#define csr_Dfi0DebugCapture0_RANGE  11:0
#define csr_Dfi0DebugCapture0_BITS   11:0
#define csr_Dfi0DebugCapture0_MSB  11
#define csr_Dfi0DebugCapture0_LSB  0
#define csr_Dfi0DebugCapture0_MASK 0xfff
#define csr_AnTuLcdlCalPhDetOut_RANGE  13:0
#define csr_AnTuLcdlCalPhDetOut_BITS   13:0
#define csr_AnTuLcdlCalPhDetOut_MSB  13
#define csr_AnTuLcdlCalPhDetOut_LSB  0
#define csr_AnTuLcdlCalPhDetOut_MASK 0x3fff
#define csr_SequenceReg0b8s1_RANGE  15:0
#define csr_SequenceReg0b8s1_BITS   15:0
#define csr_SequenceReg0b8s1_MSB  15
#define csr_SequenceReg0b8s1_LSB  0
#define csr_SequenceReg0b8s1_MASK 0xffff
#define csr_SequenceReg0b93s2_RANGE  8:0
#define csr_SequenceReg0b93s2_BITS   8:0
#define csr_SequenceReg0b93s2_MSB  8
#define csr_SequenceReg0b93s2_LSB  0
#define csr_SequenceReg0b93s2_MASK 0x1ff
#define csr_AcsmSeq2x2_RANGE  15:0
#define csr_AcsmSeq2x2_BITS   15:0
#define csr_AcsmSeq2x2_MSB  15
#define csr_AcsmSeq2x2_LSB  0
#define csr_AcsmSeq2x2_MASK 0xffff
#define csr_AcsmDdrAdrx15x0x2_RANGE  15:0
#define csr_AcsmDdrAdrx15x0x2_BITS   15:0
#define csr_AcsmDdrAdrx15x0x2_MSB  15
#define csr_AcsmDdrAdrx15x0x2_LSB  0
#define csr_AcsmDdrAdrx15x0x2_MASK 0xffff
#define csr_ATxOdtDrvStren_RANGE  11:0
#define csr_ATxOdtDrvStren_BITS   11:0
#define csr_ATxOdtDrvStren_MSB  11
#define csr_ATxOdtDrvStren_LSB  0
#define csr_ATxOdtDrvStren_MASK 0xfff
#define csr_AODTStrenP_RANGE  5:0
#define csr_AODTStrenP_BITS   5:0
#define csr_AODTStrenP_MSB  5
#define csr_AODTStrenP_LSB  0
#define csr_AODTStrenP_MASK 0x3f
#define csr_AODTStrenN_RANGE  11:6
#define csr_AODTStrenN_BITS   5:0
#define csr_AODTStrenN_MSB  11
#define csr_AODTStrenN_LSB  6
#define csr_AODTStrenN_MASK 0xfc0
#define csr_DqDqsRcvCntrl3_RANGE  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (((define_pubRev < 0x0350) ? (((define_pubRev < 0x0340) ? (2:0) : (3:0))) : (3:0))) : (3:0))) : (2:0))) : (3:0))) : (3:0))) : (3:0))) : (3:0))
#define csr_DqDqsRcvCntrl3_BITS   ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (((define_pubRev < 0x0350) ? (((define_pubRev < 0x0340) ? (2:0) : (3:0))) : (3:0))) : (3:0))) : (2:0))) : (3:0))) : (3:0))) : (3:0))) : (3:0))
#define csr_DqDqsRcvCntrl3_MSB  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (((define_pubRev < 0x0350) ? (((define_pubRev < 0x0340) ? (2) : (3))) : (3))) : (3))) : (2))) : (3))) : (3))) : (3))) : (3))
#define csr_DqDqsRcvCntrl3_LSB  0
#define csr_DqDqsRcvCntrl3_MASK ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (((define_pubRev < 0x0350) ? (((define_pubRev < 0x0340) ? (0x7) : (0xf))) : (0xf))) : (0xf))) : (0x7))) : (0xf))) : (0xf))) : (0xf))) : (0xf))
#define csr_VilVihTestAmp_RANGE  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (((define_pubRev < 0x0350) ? (((define_pubRev < 0x0340) ? (2:0) : (3:0))) : (3:0))) : (3:0))) : (2:0))) : (3:0))) : (3:0))) : (3:0))) : (3:0))
#define csr_VilVihTestAmp_BITS   ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (((define_pubRev < 0x0350) ? (((define_pubRev < 0x0340) ? (2:0) : (3:0))) : (3:0))) : (3:0))) : (2:0))) : (3:0))) : (3:0))) : (3:0))) : (3:0))
#define csr_VilVihTestAmp_MSB  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (((define_pubRev < 0x0350) ? (((define_pubRev < 0x0340) ? (2) : (3))) : (3))) : (3))) : (2))) : (3))) : (3))) : (3))) : (3))
#define csr_VilVihTestAmp_LSB  0
#define csr_VilVihTestAmp_MASK ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (((define_pubRev < 0x0350) ? (((define_pubRev < 0x0340) ? (0x7) : (0xf))) : (0xf))) : (0xf))) : (0x7))) : (0xf))) : (0xf))) : (0xf))) : (0xf))
#define csr_D5ACSM1TxEnPulse_RANGE  13:0
#define csr_D5ACSM1TxEnPulse_BITS   13:0
#define csr_D5ACSM1TxEnPulse_MSB  13
#define csr_D5ACSM1TxEnPulse_LSB  0
#define csr_D5ACSM1TxEnPulse_MASK 0x3fff
#define csr_D5ACSM1TxEnDelay_RANGE  5:0
#define csr_D5ACSM1TxEnDelay_BITS   5:0
#define csr_D5ACSM1TxEnDelay_MSB  5
#define csr_D5ACSM1TxEnDelay_LSB  0
#define csr_D5ACSM1TxEnDelay_MASK 0x3f
#define csr_D5ACSM1TxEnDelayReserved_RANGE  7:6
#define csr_D5ACSM1TxEnDelayReserved_BITS   1:0
#define csr_D5ACSM1TxEnDelayReserved_MSB  7
#define csr_D5ACSM1TxEnDelayReserved_LSB  6
#define csr_D5ACSM1TxEnDelayReserved_MASK 0xc0
#define csr_D5ACSM1TxEnWidth_RANGE  13:8
#define csr_D5ACSM1TxEnWidth_BITS   5:0
#define csr_D5ACSM1TxEnWidth_MSB  13
#define csr_D5ACSM1TxEnWidth_LSB  8
#define csr_D5ACSM1TxEnWidth_MASK 0x3f00
#define csr_D5ACSMPtrXlat2_RANGE  15:0
#define csr_D5ACSMPtrXlat2_BITS   15:0
#define csr_D5ACSMPtrXlat2_MSB  15
#define csr_D5ACSMPtrXlat2_LSB  0
#define csr_D5ACSMPtrXlat2_MASK 0xffff
#define csr_D5ACSMStartAddrVal2_RANGE  7:0
#define csr_D5ACSMStartAddrVal2_BITS   7:0
#define csr_D5ACSMStartAddrVal2_MSB  7
#define csr_D5ACSMStartAddrVal2_LSB  0
#define csr_D5ACSMStartAddrVal2_MASK 0xff
#define csr_D5ACSMStopAddrVal2_RANGE  15:8
#define csr_D5ACSMStopAddrVal2_BITS   7:0
#define csr_D5ACSMStopAddrVal2_MSB  15
#define csr_D5ACSMStopAddrVal2_LSB  8
#define csr_D5ACSMStopAddrVal2_MASK 0xff00
#define csr_Dfi0DebugCapture1_RANGE  9:0
#define csr_Dfi0DebugCapture1_BITS   9:0
#define csr_Dfi0DebugCapture1_MSB  9
#define csr_Dfi0DebugCapture1_LSB  0
#define csr_Dfi0DebugCapture1_MASK 0x3ff
#define csr_SequenceReg0b8s2_RANGE  8:0
#define csr_SequenceReg0b8s2_BITS   8:0
#define csr_SequenceReg0b8s2_MSB  8
#define csr_SequenceReg0b8s2_LSB  0
#define csr_SequenceReg0b8s2_MASK 0x1ff
#define csr_SequenceReg0b94s0_RANGE  15:0
#define csr_SequenceReg0b94s0_BITS   15:0
#define csr_SequenceReg0b94s0_MSB  15
#define csr_SequenceReg0b94s0_LSB  0
#define csr_SequenceReg0b94s0_MASK 0xffff
#define csr_AcsmSeq2x3_RANGE  15:0
#define csr_AcsmSeq2x3_BITS   15:0
#define csr_AcsmSeq2x3_MSB  15
#define csr_AcsmSeq2x3_LSB  0
#define csr_AcsmSeq2x3_MASK 0xffff
#define csr_AcsmDdrAdrx15x0x3_RANGE  15:0
#define csr_AcsmDdrAdrx15x0x3_BITS   15:0
#define csr_AcsmDdrAdrx15x0x3_MSB  15
#define csr_AcsmDdrAdrx15x0x3_LSB  0
#define csr_AcsmDdrAdrx15x0x3_MASK 0xffff
#define csr_ATxImpedance_RANGE  15:0
#define csr_ATxImpedance_BITS   15:0
#define csr_ATxImpedance_MSB  15
#define csr_ATxImpedance_LSB  0
#define csr_ATxImpedance_MASK 0xffff
#define csr_ADrvStrenP_RANGE  5:0
#define csr_ADrvStrenP_BITS   5:0
#define csr_ADrvStrenP_MSB  5
#define csr_ADrvStrenP_LSB  0
#define csr_ADrvStrenP_MASK 0x3f
#define csr_ADrvStrenN_RANGE  11:6
#define csr_ADrvStrenN_BITS   5:0
#define csr_ADrvStrenN_MSB  11
#define csr_ADrvStrenN_LSB  6
#define csr_ADrvStrenN_MASK 0xfc0
#define csr_ATxReserved13x12_RANGE  13:12
#define csr_ATxReserved13x12_BITS   1:0
#define csr_ATxReserved13x12_MSB  13
#define csr_ATxReserved13x12_LSB  12
#define csr_ATxReserved13x12_MASK 0x3000
#define csr_ATxCalBaseN_RANGE  14:14
#define csr_ATxCalBaseN_BITS   0:0
#define csr_ATxCalBaseN_MSB  14
#define csr_ATxCalBaseN_LSB  14
#define csr_ATxCalBaseN_MASK 0x4000
#define csr_ATxCalBaseP_RANGE  15:15
#define csr_ATxCalBaseP_BITS   0:0
#define csr_ATxCalBaseP_MSB  15
#define csr_ATxCalBaseP_LSB  15
#define csr_ATxCalBaseP_MASK 0x8000
#define csr_DqDqsRcvCntrl_RANGE  15:0
#define csr_DqDqsRcvCntrl_BITS   15:0
#define csr_DqDqsRcvCntrl_MSB  15
#define csr_DqDqsRcvCntrl_LSB  0
#define csr_DqDqsRcvCntrl_MASK 0xffff
#define csr_SelAnalogVref_RANGE  0:0
#define csr_SelAnalogVref_BITS   0:0
#define csr_SelAnalogVref_MSB  0
#define csr_SelAnalogVref_LSB  0
#define csr_SelAnalogVref_MASK 0x1
#define csr_ExtVrefRange_RANGE  1:1
#define csr_ExtVrefRange_BITS   0:0
#define csr_ExtVrefRange_MSB  1
#define csr_ExtVrefRange_LSB  1
#define csr_ExtVrefRange_MASK 0x2
#define csr_DfeCtrl_RANGE  4:2
#define csr_DfeCtrl_BITS   2:0
#define csr_DfeCtrl_MSB  4
#define csr_DfeCtrl_LSB  2
#define csr_DfeCtrl_MASK 0x1c
#define csr_DqDqsReserved65_RANGE  6:5
#define csr_DqDqsReserved65_BITS   1:0
#define csr_DqDqsReserved65_MSB  6
#define csr_DqDqsReserved65_LSB  5
#define csr_DqDqsReserved65_MASK 0x60
#define csr_RxEnLEDly_RANGE  7:7
#define csr_RxEnLEDly_BITS   0:0
#define csr_RxEnLEDly_MSB  7
#define csr_RxEnLEDly_LSB  7
#define csr_RxEnLEDly_MASK 0x80
#define csr_GainCurrAdj_RANGE  15:8
#define csr_GainCurrAdj_BITS   7:0
#define csr_GainCurrAdj_MSB  15
#define csr_GainCurrAdj_LSB  8
#define csr_GainCurrAdj_MASK 0xff00
#define csr_D5ACSM1WrcsPulse_RANGE  13:0
#define csr_D5ACSM1WrcsPulse_BITS   13:0
#define csr_D5ACSM1WrcsPulse_MSB  13
#define csr_D5ACSM1WrcsPulse_LSB  0
#define csr_D5ACSM1WrcsPulse_MASK 0x3fff
#define csr_D5ACSM1WrcsDelay_RANGE  5:0
#define csr_D5ACSM1WrcsDelay_BITS   5:0
#define csr_D5ACSM1WrcsDelay_MSB  5
#define csr_D5ACSM1WrcsDelay_LSB  0
#define csr_D5ACSM1WrcsDelay_MASK 0x3f
#define csr_D5ACSM1WrcsDelayReserved_RANGE  7:6
#define csr_D5ACSM1WrcsDelayReserved_BITS   1:0
#define csr_D5ACSM1WrcsDelayReserved_MSB  7
#define csr_D5ACSM1WrcsDelayReserved_LSB  6
#define csr_D5ACSM1WrcsDelayReserved_MASK 0xc0
#define csr_D5ACSM1WrcsWidth_RANGE  13:8
#define csr_D5ACSM1WrcsWidth_BITS   5:0
#define csr_D5ACSM1WrcsWidth_MSB  13
#define csr_D5ACSM1WrcsWidth_LSB  8
#define csr_D5ACSM1WrcsWidth_MASK 0x3f00
#define csr_D5ACSMPtrXlat3_RANGE  15:0
#define csr_D5ACSMPtrXlat3_BITS   15:0
#define csr_D5ACSMPtrXlat3_MSB  15
#define csr_D5ACSMPtrXlat3_LSB  0
#define csr_D5ACSMPtrXlat3_MASK 0xffff
#define csr_D5ACSMStartAddrVal3_RANGE  7:0
#define csr_D5ACSMStartAddrVal3_BITS   7:0
#define csr_D5ACSMStartAddrVal3_MSB  7
#define csr_D5ACSMStartAddrVal3_LSB  0
#define csr_D5ACSMStartAddrVal3_MASK 0xff
#define csr_D5ACSMStopAddrVal3_RANGE  15:8
#define csr_D5ACSMStopAddrVal3_BITS   7:0
#define csr_D5ACSMStopAddrVal3_MSB  15
#define csr_D5ACSMStopAddrVal3_LSB  8
#define csr_D5ACSMStopAddrVal3_MASK 0xff00
#define csr_Dfi0DebugPerfCtrEn_RANGE  0:0
#define csr_Dfi0DebugPerfCtrEn_BITS   0:0
#define csr_Dfi0DebugPerfCtrEn_MSB  0
#define csr_Dfi0DebugPerfCtrEn_LSB  0
#define csr_Dfi0DebugPerfCtrEn_MASK 0x1
#define csr_SequenceReg0b9s0_RANGE  15:0
#define csr_SequenceReg0b9s0_BITS   15:0
#define csr_SequenceReg0b9s0_MSB  15
#define csr_SequenceReg0b9s0_LSB  0
#define csr_SequenceReg0b9s0_MASK 0xffff
#define csr_SequenceReg0b94s1_RANGE  15:0
#define csr_SequenceReg0b94s1_BITS   15:0
#define csr_SequenceReg0b94s1_MSB  15
#define csr_SequenceReg0b94s1_LSB  0
#define csr_SequenceReg0b94s1_MASK 0xffff
#define csr_AcsmSeq2x4_RANGE  15:0
#define csr_AcsmSeq2x4_BITS   15:0
#define csr_AcsmSeq2x4_MSB  15
#define csr_AcsmSeq2x4_LSB  0
#define csr_AcsmSeq2x4_MASK 0xffff
#define csr_AcsmDdrAdrx15x0x4_RANGE  15:0
#define csr_AcsmDdrAdrx15x0x4_BITS   15:0
#define csr_AcsmDdrAdrx15x0x4_MSB  15
#define csr_AcsmDdrAdrx15x0x4_LSB  0
#define csr_AcsmDdrAdrx15x0x4_MASK 0xffff
#define csr_D5ACSM1RdcsPulse_RANGE  13:0
#define csr_D5ACSM1RdcsPulse_BITS   13:0
#define csr_D5ACSM1RdcsPulse_MSB  13
#define csr_D5ACSM1RdcsPulse_LSB  0
#define csr_D5ACSM1RdcsPulse_MASK 0x3fff
#define csr_D5ACSM1RdcsDelay_RANGE  5:0
#define csr_D5ACSM1RdcsDelay_BITS   5:0
#define csr_D5ACSM1RdcsDelay_MSB  5
#define csr_D5ACSM1RdcsDelay_LSB  0
#define csr_D5ACSM1RdcsDelay_MASK 0x3f
#define csr_D5ACSM1RdcsDelayReserved_RANGE  7:6
#define csr_D5ACSM1RdcsDelayReserved_BITS   1:0
#define csr_D5ACSM1RdcsDelayReserved_MSB  7
#define csr_D5ACSM1RdcsDelayReserved_LSB  6
#define csr_D5ACSM1RdcsDelayReserved_MASK 0xc0
#define csr_D5ACSM1RdcsWidth_RANGE  13:8
#define csr_D5ACSM1RdcsWidth_BITS   5:0
#define csr_D5ACSM1RdcsWidth_MSB  13
#define csr_D5ACSM1RdcsWidth_LSB  8
#define csr_D5ACSM1RdcsWidth_MASK 0x3f00
#define csr_D5ACSMPtrXlat4_RANGE  15:0
#define csr_D5ACSMPtrXlat4_BITS   15:0
#define csr_D5ACSMPtrXlat4_MSB  15
#define csr_D5ACSMPtrXlat4_LSB  0
#define csr_D5ACSMPtrXlat4_MASK 0xffff
#define csr_D5ACSMStartAddrVal4_RANGE  7:0
#define csr_D5ACSMStartAddrVal4_BITS   7:0
#define csr_D5ACSMStartAddrVal4_MSB  7
#define csr_D5ACSMStartAddrVal4_LSB  0
#define csr_D5ACSMStartAddrVal4_MASK 0xff
#define csr_D5ACSMStopAddrVal4_RANGE  15:8
#define csr_D5ACSMStopAddrVal4_BITS   7:0
#define csr_D5ACSMStopAddrVal4_MSB  15
#define csr_D5ACSMStopAddrVal4_LSB  8
#define csr_D5ACSMStopAddrVal4_MASK 0xff00
#define csr_Dfi0DebugPerfCtr_RANGE  15:0
#define csr_Dfi0DebugPerfCtr_BITS   15:0
#define csr_Dfi0DebugPerfCtr_MSB  15
#define csr_Dfi0DebugPerfCtr_LSB  0
#define csr_Dfi0DebugPerfCtr_MASK 0xffff
#define csr_SequenceReg0b9s1_RANGE  15:0
#define csr_SequenceReg0b9s1_BITS   15:0
#define csr_SequenceReg0b9s1_MSB  15
#define csr_SequenceReg0b9s1_LSB  0
#define csr_SequenceReg0b9s1_MASK 0xffff
#define csr_SequenceReg0b94s2_RANGE  8:0
#define csr_SequenceReg0b94s2_BITS   8:0
#define csr_SequenceReg0b94s2_MSB  8
#define csr_SequenceReg0b94s2_LSB  0
#define csr_SequenceReg0b94s2_MASK 0x1ff
#define csr_AcsmSeq2x5_RANGE  15:0
#define csr_AcsmSeq2x5_BITS   15:0
#define csr_AcsmSeq2x5_MSB  15
#define csr_AcsmSeq2x5_LSB  0
#define csr_AcsmSeq2x5_MASK 0xffff
#define csr_AcsmDdrAdrx15x0x5_RANGE  15:0
#define csr_AcsmDdrAdrx15x0x5_BITS   15:0
#define csr_AcsmDdrAdrx15x0x5_MSB  15
#define csr_AcsmDdrAdrx15x0x5_LSB  0
#define csr_AcsmDdrAdrx15x0x5_MASK 0xffff
#define csr_CalOffsets_RANGE  13:0
#define csr_CalOffsets_BITS   13:0
#define csr_CalOffsets_MSB  13
#define csr_CalOffsets_LSB  0
#define csr_CalOffsets_MASK 0x3fff
#define csr_CalCmpr5Offset_RANGE  5:0
#define csr_CalCmpr5Offset_BITS   5:0
#define csr_CalCmpr5Offset_MSB  5
#define csr_CalCmpr5Offset_LSB  0
#define csr_CalCmpr5Offset_MASK 0x3f
#define csr_CalDrvPdThOffset_RANGE  9:6
#define csr_CalDrvPdThOffset_BITS   3:0
#define csr_CalDrvPdThOffset_MSB  9
#define csr_CalDrvPdThOffset_LSB  6
#define csr_CalDrvPdThOffset_MASK 0x3c0
#define csr_CalDrvPuThOffset_RANGE  13:10
#define csr_CalDrvPuThOffset_BITS   3:0
#define csr_CalDrvPuThOffset_MSB  13
#define csr_CalDrvPuThOffset_LSB  10
#define csr_CalDrvPuThOffset_MASK 0x3c00
#define csr_D5ACSM1SnoopPulse_RANGE  13:0
#define csr_D5ACSM1SnoopPulse_BITS   13:0
#define csr_D5ACSM1SnoopPulse_MSB  13
#define csr_D5ACSM1SnoopPulse_LSB  0
#define csr_D5ACSM1SnoopPulse_MASK 0x3fff
#define csr_D5ACSM1SnoopDelay_RANGE  5:0
#define csr_D5ACSM1SnoopDelay_BITS   5:0
#define csr_D5ACSM1SnoopDelay_MSB  5
#define csr_D5ACSM1SnoopDelay_LSB  0
#define csr_D5ACSM1SnoopDelay_MASK 0x3f
#define csr_D5ACSM1SnoopDelayReserved_RANGE  7:6
#define csr_D5ACSM1SnoopDelayReserved_BITS   1:0
#define csr_D5ACSM1SnoopDelayReserved_MSB  7
#define csr_D5ACSM1SnoopDelayReserved_LSB  6
#define csr_D5ACSM1SnoopDelayReserved_MASK 0xc0
#define csr_D5ACSM1SnoopWidth_RANGE  13:8
#define csr_D5ACSM1SnoopWidth_BITS   5:0
#define csr_D5ACSM1SnoopWidth_MSB  13
#define csr_D5ACSM1SnoopWidth_LSB  8
#define csr_D5ACSM1SnoopWidth_MASK 0x3f00
#define csr_D5ACSMPtrXlat5_RANGE  15:0
#define csr_D5ACSMPtrXlat5_BITS   15:0
#define csr_D5ACSMPtrXlat5_MSB  15
#define csr_D5ACSMPtrXlat5_LSB  0
#define csr_D5ACSMPtrXlat5_MASK 0xffff
#define csr_D5ACSMStartAddrVal5_RANGE  7:0
#define csr_D5ACSMStartAddrVal5_BITS   7:0
#define csr_D5ACSMStartAddrVal5_MSB  7
#define csr_D5ACSMStartAddrVal5_LSB  0
#define csr_D5ACSMStartAddrVal5_MASK 0xff
#define csr_D5ACSMStopAddrVal5_RANGE  15:8
#define csr_D5ACSMStopAddrVal5_BITS   7:0
#define csr_D5ACSMStopAddrVal5_MSB  15
#define csr_D5ACSMStopAddrVal5_LSB  8
#define csr_D5ACSMStopAddrVal5_MASK 0xff00
#define csr_SequenceReg0b9s2_RANGE  8:0
#define csr_SequenceReg0b9s2_BITS   8:0
#define csr_SequenceReg0b9s2_MSB  8
#define csr_SequenceReg0b9s2_LSB  0
#define csr_SequenceReg0b9s2_MASK 0x1ff
#define csr_SequenceReg0b95s0_RANGE  15:0
#define csr_SequenceReg0b95s0_BITS   15:0
#define csr_SequenceReg0b95s0_MSB  15
#define csr_SequenceReg0b95s0_LSB  0
#define csr_SequenceReg0b95s0_MASK 0xffff
#define csr_AcsmSeq2x6_RANGE  15:0
#define csr_AcsmSeq2x6_BITS   15:0
#define csr_AcsmSeq2x6_MSB  15
#define csr_AcsmSeq2x6_LSB  0
#define csr_AcsmSeq2x6_MASK 0xffff
#define csr_AcsmDdrAdrx15x0x6_RANGE  15:0
#define csr_AcsmDdrAdrx15x0x6_BITS   15:0
#define csr_AcsmDdrAdrx15x0x6_MSB  15
#define csr_AcsmDdrAdrx15x0x6_LSB  0
#define csr_AcsmDdrAdrx15x0x6_MASK 0xffff
#define csr_TxCtrl0_RANGE  1:0
#define csr_TxCtrl0_BITS   1:0
#define csr_TxCtrl0_MSB  1
#define csr_TxCtrl0_LSB  0
#define csr_TxCtrl0_MASK 0x3
#define csr_DbTxCalBaseN_RANGE  0:0
#define csr_DbTxCalBaseN_BITS   0:0
#define csr_DbTxCalBaseN_MSB  0
#define csr_DbTxCalBaseN_LSB  0
#define csr_DbTxCalBaseN_MASK 0x1
#define csr_DbTxCalBaseP_RANGE  1:1
#define csr_DbTxCalBaseP_BITS   0:0
#define csr_DbTxCalBaseP_MSB  1
#define csr_DbTxCalBaseP_LSB  1
#define csr_DbTxCalBaseP_MASK 0x2
#define csr_D5ACSM1AddressMask_RANGE  13:0
#define csr_D5ACSM1AddressMask_BITS   13:0
#define csr_D5ACSM1AddressMask_MSB  13
#define csr_D5ACSM1AddressMask_LSB  0
#define csr_D5ACSM1AddressMask_MASK 0x3fff
#define csr_D5ACSMPtrXlat6_RANGE  15:0
#define csr_D5ACSMPtrXlat6_BITS   15:0
#define csr_D5ACSMPtrXlat6_MSB  15
#define csr_D5ACSMPtrXlat6_LSB  0
#define csr_D5ACSMPtrXlat6_MASK 0xffff
#define csr_D5ACSMStartAddrVal6_RANGE  7:0
#define csr_D5ACSMStartAddrVal6_BITS   7:0
#define csr_D5ACSMStartAddrVal6_MSB  7
#define csr_D5ACSMStartAddrVal6_LSB  0
#define csr_D5ACSMStartAddrVal6_MASK 0xff
#define csr_D5ACSMStopAddrVal6_RANGE  15:8
#define csr_D5ACSMStopAddrVal6_BITS   7:0
#define csr_D5ACSMStopAddrVal6_MSB  15
#define csr_D5ACSMStopAddrVal6_LSB  8
#define csr_D5ACSMStopAddrVal6_MASK 0xff00
#define csr_SequenceReg0b10s0_RANGE  15:0
#define csr_SequenceReg0b10s0_BITS   15:0
#define csr_SequenceReg0b10s0_MSB  15
#define csr_SequenceReg0b10s0_LSB  0
#define csr_SequenceReg0b10s0_MASK 0xffff
#define csr_SequenceReg0b95s1_RANGE  15:0
#define csr_SequenceReg0b95s1_BITS   15:0
#define csr_SequenceReg0b95s1_MSB  15
#define csr_SequenceReg0b95s1_LSB  0
#define csr_SequenceReg0b95s1_MASK 0xffff
#define csr_AcsmSeq2x7_RANGE  15:0
#define csr_AcsmSeq2x7_BITS   15:0
#define csr_AcsmSeq2x7_MSB  15
#define csr_AcsmSeq2x7_LSB  0
#define csr_AcsmSeq2x7_MASK 0xffff
#define csr_AcsmDdrAdrx15x0x7_RANGE  15:0
#define csr_AcsmDdrAdrx15x0x7_BITS   15:0
#define csr_AcsmDdrAdrx15x0x7_MSB  15
#define csr_AcsmDdrAdrx15x0x7_LSB  0
#define csr_AcsmDdrAdrx15x0x7_MASK 0xffff
#define csr_SarInitVals_RANGE  8:0
#define csr_SarInitVals_BITS   8:0
#define csr_SarInitVals_MSB  8
#define csr_SarInitVals_LSB  0
#define csr_SarInitVals_MASK 0x1ff
#define csr_SarInitOFFSET05_RANGE  2:0
#define csr_SarInitOFFSET05_BITS   2:0
#define csr_SarInitOFFSET05_MSB  2
#define csr_SarInitOFFSET05_LSB  0
#define csr_SarInitOFFSET05_MASK 0x7
#define csr_SarInitNINT_RANGE  5:3
#define csr_SarInitNINT_BITS   2:0
#define csr_SarInitNINT_MSB  5
#define csr_SarInitNINT_LSB  3
#define csr_SarInitNINT_MASK 0x38
#define csr_SarInitPEXT_RANGE  8:6
#define csr_SarInitPEXT_BITS   2:0
#define csr_SarInitPEXT_MSB  8
#define csr_SarInitPEXT_LSB  6
#define csr_SarInitPEXT_MASK 0x1c0
#define csr_D5ACSM1AlgaIncVal_RANGE  13:0
#define csr_D5ACSM1AlgaIncVal_BITS   13:0
#define csr_D5ACSM1AlgaIncVal_MSB  13
#define csr_D5ACSM1AlgaIncVal_LSB  0
#define csr_D5ACSM1AlgaIncVal_MASK 0x3fff
#define csr_D5ACSMPtrXlat7_RANGE  15:0
#define csr_D5ACSMPtrXlat7_BITS   15:0
#define csr_D5ACSMPtrXlat7_MSB  15
#define csr_D5ACSMPtrXlat7_LSB  0
#define csr_D5ACSMPtrXlat7_MASK 0xffff
#define csr_D5ACSMStartAddrVal7_RANGE  7:0
#define csr_D5ACSMStartAddrVal7_BITS   7:0
#define csr_D5ACSMStartAddrVal7_MSB  7
#define csr_D5ACSMStartAddrVal7_LSB  0
#define csr_D5ACSMStartAddrVal7_MASK 0xff
#define csr_D5ACSMStopAddrVal7_RANGE  15:8
#define csr_D5ACSMStopAddrVal7_BITS   7:0
#define csr_D5ACSMStopAddrVal7_MSB  15
#define csr_D5ACSMStopAddrVal7_LSB  8
#define csr_D5ACSMStopAddrVal7_MASK 0xff00
#define csr_SequenceReg0b10s1_RANGE  15:0
#define csr_SequenceReg0b10s1_BITS   15:0
#define csr_SequenceReg0b10s1_MSB  15
#define csr_SequenceReg0b10s1_LSB  0
#define csr_SequenceReg0b10s1_MASK 0xffff
#define csr_SequenceReg0b95s2_RANGE  8:0
#define csr_SequenceReg0b95s2_BITS   8:0
#define csr_SequenceReg0b95s2_MSB  8
#define csr_SequenceReg0b95s2_LSB  0
#define csr_SequenceReg0b95s2_MASK 0x1ff
#define csr_AcsmSeq2x8_RANGE  15:0
#define csr_AcsmSeq2x8_BITS   15:0
#define csr_AcsmSeq2x8_MSB  15
#define csr_AcsmSeq2x8_LSB  0
#define csr_AcsmSeq2x8_MASK 0xffff
#define csr_AcsmDdrAdrx15x0x8_RANGE  15:0
#define csr_AcsmDdrAdrx15x0x8_BITS   15:0
#define csr_AcsmDdrAdrx15x0x8_MSB  15
#define csr_AcsmDdrAdrx15x0x8_LSB  0
#define csr_AcsmDdrAdrx15x0x8_MASK 0xffff
#define csr_TxEqualizationMode_RANGE  1:0
#define csr_TxEqualizationMode_BITS   1:0
#define csr_TxEqualizationMode_MSB  1
#define csr_TxEqualizationMode_LSB  0
#define csr_TxEqualizationMode_MASK 0x3
#define csr_TxEqMode_RANGE  1:0
#define csr_TxEqMode_BITS   1:0
#define csr_TxEqMode_MSB  1
#define csr_TxEqMode_LSB  0
#define csr_TxEqMode_MASK 0x3
#define csr_D5ACSM1ParityCtlH_RANGE  14:0
#define csr_D5ACSM1ParityCtlH_BITS   14:0
#define csr_D5ACSM1ParityCtlH_MSB  14
#define csr_D5ACSM1ParityCtlH_LSB  0
#define csr_D5ACSM1ParityCtlH_MASK 0x7fff
#define csr_D5ACSM1ParityMaskH_RANGE  13:0
#define csr_D5ACSM1ParityMaskH_BITS   13:0
#define csr_D5ACSM1ParityMaskH_MSB  13
#define csr_D5ACSM1ParityMaskH_LSB  0
#define csr_D5ACSM1ParityMaskH_MASK 0x3fff
#define csr_D5ACSM1ParityOverH_RANGE  14:14
#define csr_D5ACSM1ParityOverH_BITS   0:0
#define csr_D5ACSM1ParityOverH_MSB  14
#define csr_D5ACSM1ParityOverH_LSB  14
#define csr_D5ACSM1ParityOverH_MASK 0x4000
#define csr_D5ACSMPtrXlat8_RANGE  15:0
#define csr_D5ACSMPtrXlat8_BITS   15:0
#define csr_D5ACSMPtrXlat8_MSB  15
#define csr_D5ACSMPtrXlat8_LSB  0
#define csr_D5ACSMPtrXlat8_MASK 0xffff
#define csr_D5ACSMStartAddrVal8_RANGE  7:0
#define csr_D5ACSMStartAddrVal8_BITS   7:0
#define csr_D5ACSMStartAddrVal8_MSB  7
#define csr_D5ACSMStartAddrVal8_LSB  0
#define csr_D5ACSMStartAddrVal8_MASK 0xff
#define csr_D5ACSMStopAddrVal8_RANGE  15:8
#define csr_D5ACSMStopAddrVal8_BITS   7:0
#define csr_D5ACSMStopAddrVal8_MSB  15
#define csr_D5ACSMStopAddrVal8_LSB  8
#define csr_D5ACSMStopAddrVal8_MASK 0xff00
#define csr_Dfi1DebugControl_RANGE  15:0
#define csr_Dfi1DebugControl_BITS   15:0
#define csr_Dfi1DebugControl_MSB  15
#define csr_Dfi1DebugControl_LSB  0
#define csr_Dfi1DebugControl_MASK 0xffff
#define csr_Dfi1DebugTriggerSelect_RANGE  5:0
#define csr_Dfi1DebugTriggerSelect_BITS   5:0
#define csr_Dfi1DebugTriggerSelect_MSB  5
#define csr_Dfi1DebugTriggerSelect_LSB  0
#define csr_Dfi1DebugTriggerSelect_MASK 0x3f
#define csr_Dfi1DebugEventSelect_RANGE  9:6
#define csr_Dfi1DebugEventSelect_BITS   3:0
#define csr_Dfi1DebugEventSelect_MSB  9
#define csr_Dfi1DebugEventSelect_LSB  6
#define csr_Dfi1DebugEventSelect_MASK 0x3c0
#define csr_Dfi1DebugTriggerFreqSel_RANGE  14:10
#define csr_Dfi1DebugTriggerFreqSel_BITS   4:0
#define csr_Dfi1DebugTriggerFreqSel_MSB  14
#define csr_Dfi1DebugTriggerFreqSel_LSB  10
#define csr_Dfi1DebugTriggerFreqSel_MASK 0x7c00
#define csr_Dfi1DebugCaptureDly_RANGE  15:15
#define csr_Dfi1DebugCaptureDly_BITS   0:0
#define csr_Dfi1DebugCaptureDly_MSB  15
#define csr_Dfi1DebugCaptureDly_LSB  15
#define csr_Dfi1DebugCaptureDly_MASK 0x8000
#define csr_SequenceReg0b10s2_RANGE  8:0
#define csr_SequenceReg0b10s2_BITS   8:0
#define csr_SequenceReg0b10s2_MSB  8
#define csr_SequenceReg0b10s2_LSB  0
#define csr_SequenceReg0b10s2_MASK 0x1ff
#define csr_SequenceReg0b96s0_RANGE  15:0
#define csr_SequenceReg0b96s0_BITS   15:0
#define csr_SequenceReg0b96s0_MSB  15
#define csr_SequenceReg0b96s0_LSB  0
#define csr_SequenceReg0b96s0_MASK 0xffff
#define csr_AcsmSeq2x9_RANGE  15:0
#define csr_AcsmSeq2x9_BITS   15:0
#define csr_AcsmSeq2x9_MSB  15
#define csr_AcsmSeq2x9_LSB  0
#define csr_AcsmSeq2x9_MASK 0xffff
#define csr_AcsmDdrAdrx15x0x9_RANGE  15:0
#define csr_AcsmDdrAdrx15x0x9_BITS   15:0
#define csr_AcsmDdrAdrx15x0x9_MSB  15
#define csr_AcsmDdrAdrx15x0x9_LSB  0
#define csr_AcsmDdrAdrx15x0x9_MASK 0xffff
#define csr_TxImpedanceCtrl1_RANGE  11:0
#define csr_TxImpedanceCtrl1_BITS   11:0
#define csr_TxImpedanceCtrl1_MSB  11
#define csr_TxImpedanceCtrl1_LSB  0
#define csr_TxImpedanceCtrl1_MASK 0xfff
#define csr_TxStrenPu_RANGE  5:0
#define csr_TxStrenPu_BITS   5:0
#define csr_TxStrenPu_MSB  5
#define csr_TxStrenPu_LSB  0
#define csr_TxStrenPu_MASK 0x3f
#define csr_TxStrenPd_RANGE  11:6
#define csr_TxStrenPd_BITS   5:0
#define csr_TxStrenPd_MSB  11
#define csr_TxStrenPd_LSB  6
#define csr_TxStrenPd_MASK 0xfc0
#define csr_CalPExtOvr_RANGE  4:0
#define csr_CalPExtOvr_BITS   4:0
#define csr_CalPExtOvr_MSB  4
#define csr_CalPExtOvr_LSB  0
#define csr_CalPExtOvr_MASK 0x1f
#define csr_D5ACSM1ParityCtlL_RANGE  14:0
#define csr_D5ACSM1ParityCtlL_BITS   14:0
#define csr_D5ACSM1ParityCtlL_MSB  14
#define csr_D5ACSM1ParityCtlL_LSB  0
#define csr_D5ACSM1ParityCtlL_MASK 0x7fff
#define csr_D5ACSM1ParityMaskL_RANGE  13:0
#define csr_D5ACSM1ParityMaskL_BITS   13:0
#define csr_D5ACSM1ParityMaskL_MSB  13
#define csr_D5ACSM1ParityMaskL_LSB  0
#define csr_D5ACSM1ParityMaskL_MASK 0x3fff
#define csr_D5ACSM1ParityOverL_RANGE  14:14
#define csr_D5ACSM1ParityOverL_BITS   0:0
#define csr_D5ACSM1ParityOverL_MSB  14
#define csr_D5ACSM1ParityOverL_LSB  14
#define csr_D5ACSM1ParityOverL_MASK 0x4000
#define csr_D5ACSMPtrXlat9_RANGE  15:0
#define csr_D5ACSMPtrXlat9_BITS   15:0
#define csr_D5ACSMPtrXlat9_MSB  15
#define csr_D5ACSMPtrXlat9_LSB  0
#define csr_D5ACSMPtrXlat9_MASK 0xffff
#define csr_D5ACSMStartAddrVal9_RANGE  7:0
#define csr_D5ACSMStartAddrVal9_BITS   7:0
#define csr_D5ACSMStartAddrVal9_MSB  7
#define csr_D5ACSMStartAddrVal9_LSB  0
#define csr_D5ACSMStartAddrVal9_MASK 0xff
#define csr_D5ACSMStopAddrVal9_RANGE  15:8
#define csr_D5ACSMStopAddrVal9_BITS   7:0
#define csr_D5ACSMStopAddrVal9_MSB  15
#define csr_D5ACSMStopAddrVal9_LSB  8
#define csr_D5ACSMStopAddrVal9_MASK 0xff00
#define csr_Dfi1DebugCapture0_RANGE  11:0
#define csr_Dfi1DebugCapture0_BITS   11:0
#define csr_Dfi1DebugCapture0_MSB  11
#define csr_Dfi1DebugCapture0_LSB  0
#define csr_Dfi1DebugCapture0_MASK 0xfff
#define csr_SequenceReg0b11s0_RANGE  15:0
#define csr_SequenceReg0b11s0_BITS   15:0
#define csr_SequenceReg0b11s0_MSB  15
#define csr_SequenceReg0b11s0_LSB  0
#define csr_SequenceReg0b11s0_MASK 0xffff
#define csr_SequenceReg0b96s1_RANGE  15:0
#define csr_SequenceReg0b96s1_BITS   15:0
#define csr_SequenceReg0b96s1_MSB  15
#define csr_SequenceReg0b96s1_LSB  0
#define csr_SequenceReg0b96s1_MASK 0xffff
#define csr_AcsmSeq2x10_RANGE  15:0
#define csr_AcsmSeq2x10_BITS   15:0
#define csr_AcsmSeq2x10_MSB  15
#define csr_AcsmSeq2x10_LSB  0
#define csr_AcsmSeq2x10_MASK 0xffff
#define csr_AcsmDdrAdrx15x0x10_RANGE  15:0
#define csr_AcsmDdrAdrx15x0x10_BITS   15:0
#define csr_AcsmDdrAdrx15x0x10_MSB  15
#define csr_AcsmDdrAdrx15x0x10_LSB  0
#define csr_AcsmDdrAdrx15x0x10_MASK 0xffff
#define csr_DqDqsRcvCntrl1_RANGE  11:0
#define csr_DqDqsRcvCntrl1_BITS   11:0
#define csr_DqDqsRcvCntrl1_MSB  11
#define csr_DqDqsRcvCntrl1_LSB  0
#define csr_DqDqsRcvCntrl1_MASK 0xfff
#define csr_PowerDownRcvr_RANGE  8:0
#define csr_PowerDownRcvr_BITS   8:0
#define csr_PowerDownRcvr_MSB  8
#define csr_PowerDownRcvr_LSB  0
#define csr_PowerDownRcvr_MASK 0x1ff
#define csr_PowerDownRcvrDqs_RANGE  9:9
#define csr_PowerDownRcvrDqs_BITS   0:0
#define csr_PowerDownRcvrDqs_MSB  9
#define csr_PowerDownRcvrDqs_LSB  9
#define csr_PowerDownRcvrDqs_MASK 0x200
#define csr_RxPadStandbyEn_RANGE  10:10
#define csr_RxPadStandbyEn_BITS   0:0
#define csr_RxPadStandbyEn_MSB  10
#define csr_RxPadStandbyEn_LSB  10
#define csr_RxPadStandbyEn_MASK 0x400
#define csr_EnLPReqPDR_RANGE  11:11
#define csr_EnLPReqPDR_BITS   0:0
#define csr_EnLPReqPDR_MSB  11
#define csr_EnLPReqPDR_LSB  11
#define csr_EnLPReqPDR_MASK 0x800
#define csr_CalCmpr5Ovr_RANGE  7:0
#define csr_CalCmpr5Ovr_BITS   7:0
#define csr_CalCmpr5Ovr_MSB  7
#define csr_CalCmpr5Ovr_LSB  0
#define csr_CalCmpr5Ovr_MASK 0xff
#define csr_D5ACSM1OuterLoopRepeatCnt_RANGE  7:0
#define csr_D5ACSM1OuterLoopRepeatCnt_BITS   7:0
#define csr_D5ACSM1OuterLoopRepeatCnt_MSB  7
#define csr_D5ACSM1OuterLoopRepeatCnt_LSB  0
#define csr_D5ACSM1OuterLoopRepeatCnt_MASK 0xff
#define csr_D5ACSMPtrXlat10_RANGE  15:0
#define csr_D5ACSMPtrXlat10_BITS   15:0
#define csr_D5ACSMPtrXlat10_MSB  15
#define csr_D5ACSMPtrXlat10_LSB  0
#define csr_D5ACSMPtrXlat10_MASK 0xffff
#define csr_D5ACSMStartAddrVal10_RANGE  7:0
#define csr_D5ACSMStartAddrVal10_BITS   7:0
#define csr_D5ACSMStartAddrVal10_MSB  7
#define csr_D5ACSMStartAddrVal10_LSB  0
#define csr_D5ACSMStartAddrVal10_MASK 0xff
#define csr_D5ACSMStopAddrVal10_RANGE  15:8
#define csr_D5ACSMStopAddrVal10_BITS   7:0
#define csr_D5ACSMStopAddrVal10_MSB  15
#define csr_D5ACSMStopAddrVal10_LSB  8
#define csr_D5ACSMStopAddrVal10_MASK 0xff00
#define csr_Dfi1DebugCapture1_RANGE  9:0
#define csr_Dfi1DebugCapture1_BITS   9:0
#define csr_Dfi1DebugCapture1_MSB  9
#define csr_Dfi1DebugCapture1_LSB  0
#define csr_Dfi1DebugCapture1_MASK 0x3ff
#define csr_SequenceReg0b11s1_RANGE  15:0
#define csr_SequenceReg0b11s1_BITS   15:0
#define csr_SequenceReg0b11s1_MSB  15
#define csr_SequenceReg0b11s1_LSB  0
#define csr_SequenceReg0b11s1_MASK 0xffff
#define csr_SequenceReg0b96s2_RANGE  8:0
#define csr_SequenceReg0b96s2_BITS   8:0
#define csr_SequenceReg0b96s2_MSB  8
#define csr_SequenceReg0b96s2_LSB  0
#define csr_SequenceReg0b96s2_MASK 0x1ff
#define csr_AcsmSeq2x11_RANGE  15:0
#define csr_AcsmSeq2x11_BITS   15:0
#define csr_AcsmSeq2x11_MSB  15
#define csr_AcsmSeq2x11_LSB  0
#define csr_AcsmSeq2x11_MASK 0xffff
#define csr_AcsmDdrAdrx15x0x11_RANGE  15:0
#define csr_AcsmDdrAdrx15x0x11_BITS   15:0
#define csr_AcsmDdrAdrx15x0x11_MSB  15
#define csr_AcsmDdrAdrx15x0x11_LSB  0
#define csr_AcsmDdrAdrx15x0x11_MASK 0xffff
#define csr_TxImpedanceCtrl2_RANGE  11:0
#define csr_TxImpedanceCtrl2_BITS   11:0
#define csr_TxImpedanceCtrl2_MSB  11
#define csr_TxImpedanceCtrl2_LSB  0
#define csr_TxImpedanceCtrl2_MASK 0xfff
#define csr_TxStrenEqLoPu_RANGE  5:0
#define csr_TxStrenEqLoPu_BITS   5:0
#define csr_TxStrenEqLoPu_MSB  5
#define csr_TxStrenEqLoPu_LSB  0
#define csr_TxStrenEqLoPu_MASK 0x3f
#define csr_TxStrenEqHiPd_RANGE  11:6
#define csr_TxStrenEqHiPd_BITS   5:0
#define csr_TxStrenEqHiPd_MSB  11
#define csr_TxStrenEqHiPd_LSB  6
#define csr_TxStrenEqHiPd_MASK 0xfc0
#define csr_CalNIntOvr_RANGE  4:0
#define csr_CalNIntOvr_BITS   4:0
#define csr_CalNIntOvr_MSB  4
#define csr_CalNIntOvr_LSB  0
#define csr_CalNIntOvr_MASK 0x1f
#define csr_D5ACSM1StartAddr_RANGE  7:0
#define csr_D5ACSM1StartAddr_BITS   7:0
#define csr_D5ACSM1StartAddr_MSB  7
#define csr_D5ACSM1StartAddr_LSB  0
#define csr_D5ACSM1StartAddr_MASK 0xff
#define csr_D5ACSMPtrXlat11_RANGE  15:0
#define csr_D5ACSMPtrXlat11_BITS   15:0
#define csr_D5ACSMPtrXlat11_MSB  15
#define csr_D5ACSMPtrXlat11_LSB  0
#define csr_D5ACSMPtrXlat11_MASK 0xffff
#define csr_D5ACSMStartAddrVal11_RANGE  7:0
#define csr_D5ACSMStartAddrVal11_BITS   7:0
#define csr_D5ACSMStartAddrVal11_MSB  7
#define csr_D5ACSMStartAddrVal11_LSB  0
#define csr_D5ACSMStartAddrVal11_MASK 0xff
#define csr_D5ACSMStopAddrVal11_RANGE  15:8
#define csr_D5ACSMStopAddrVal11_BITS   7:0
#define csr_D5ACSMStopAddrVal11_MSB  15
#define csr_D5ACSMStopAddrVal11_LSB  8
#define csr_D5ACSMStopAddrVal11_MASK 0xff00
#define csr_Dfi1DebugPerfCtrEn_RANGE  0:0
#define csr_Dfi1DebugPerfCtrEn_BITS   0:0
#define csr_Dfi1DebugPerfCtrEn_MSB  0
#define csr_Dfi1DebugPerfCtrEn_LSB  0
#define csr_Dfi1DebugPerfCtrEn_MASK 0x1
#define csr_SequenceReg0b11s2_RANGE  8:0
#define csr_SequenceReg0b11s2_BITS   8:0
#define csr_SequenceReg0b11s2_MSB  8
#define csr_SequenceReg0b11s2_LSB  0
#define csr_SequenceReg0b11s2_MASK 0x1ff
#define csr_SequenceReg0b97s0_RANGE  15:0
#define csr_SequenceReg0b97s0_BITS   15:0
#define csr_SequenceReg0b97s0_MSB  15
#define csr_SequenceReg0b97s0_LSB  0
#define csr_SequenceReg0b97s0_MASK 0xffff
#define csr_AcsmSeq2x12_RANGE  15:0
#define csr_AcsmSeq2x12_BITS   15:0
#define csr_AcsmSeq2x12_MSB  15
#define csr_AcsmSeq2x12_LSB  0
#define csr_AcsmSeq2x12_MASK 0xffff
#define csr_AcsmDdrAdrx15x0x12_RANGE  15:0
#define csr_AcsmDdrAdrx15x0x12_BITS   15:0
#define csr_AcsmDdrAdrx15x0x12_MSB  15
#define csr_AcsmDdrAdrx15x0x12_LSB  0
#define csr_AcsmDdrAdrx15x0x12_MASK 0xffff
#define csr_DqDqsRcvCntrl2_RANGE  4:0
#define csr_DqDqsRcvCntrl2_BITS   4:0
#define csr_DqDqsRcvCntrl2_MSB  4
#define csr_DqDqsRcvCntrl2_LSB  0
#define csr_DqDqsRcvCntrl2_MASK 0x1f
#define csr_EnRxAgressivePDR_RANGE  0:0
#define csr_EnRxAgressivePDR_BITS   0:0
#define csr_EnRxAgressivePDR_MSB  0
#define csr_EnRxAgressivePDR_LSB  0
#define csr_EnRxAgressivePDR_MASK 0x1
#define csr_RxChPowerDown_RANGE  4:1
#define csr_RxChPowerDown_BITS   3:0
#define csr_RxChPowerDown_MSB  4
#define csr_RxChPowerDown_LSB  1
#define csr_RxChPowerDown_MASK 0x1e
#define csr_D5ACSM1StopAddr_RANGE  7:0
#define csr_D5ACSM1StopAddr_BITS   7:0
#define csr_D5ACSM1StopAddr_MSB  7
#define csr_D5ACSM1StopAddr_LSB  0
#define csr_D5ACSM1StopAddr_MASK 0xff
#define csr_D5ACSMPtrXlat12_RANGE  15:0
#define csr_D5ACSMPtrXlat12_BITS   15:0
#define csr_D5ACSMPtrXlat12_MSB  15
#define csr_D5ACSMPtrXlat12_LSB  0
#define csr_D5ACSMPtrXlat12_MASK 0xffff
#define csr_D5ACSMStartAddrVal12_RANGE  7:0
#define csr_D5ACSMStartAddrVal12_BITS   7:0
#define csr_D5ACSMStartAddrVal12_MSB  7
#define csr_D5ACSMStartAddrVal12_LSB  0
#define csr_D5ACSMStartAddrVal12_MASK 0xff
#define csr_D5ACSMStopAddrVal12_RANGE  15:8
#define csr_D5ACSMStopAddrVal12_BITS   7:0
#define csr_D5ACSMStopAddrVal12_MSB  15
#define csr_D5ACSMStopAddrVal12_LSB  8
#define csr_D5ACSMStopAddrVal12_MASK 0xff00
#define csr_Dfi1DebugPerfCtr_RANGE  15:0
#define csr_Dfi1DebugPerfCtr_BITS   15:0
#define csr_Dfi1DebugPerfCtr_MSB  15
#define csr_Dfi1DebugPerfCtr_LSB  0
#define csr_Dfi1DebugPerfCtr_MASK 0xffff
#define csr_SequenceReg0b12s0_RANGE  15:0
#define csr_SequenceReg0b12s0_BITS   15:0
#define csr_SequenceReg0b12s0_MSB  15
#define csr_SequenceReg0b12s0_LSB  0
#define csr_SequenceReg0b12s0_MASK 0xffff
#define csr_SequenceReg0b97s1_RANGE  15:0
#define csr_SequenceReg0b97s1_BITS   15:0
#define csr_SequenceReg0b97s1_MSB  15
#define csr_SequenceReg0b97s1_LSB  0
#define csr_SequenceReg0b97s1_MASK 0xffff
#define csr_AcsmSeq2x13_RANGE  15:0
#define csr_AcsmSeq2x13_BITS   15:0
#define csr_AcsmSeq2x13_MSB  15
#define csr_AcsmSeq2x13_LSB  0
#define csr_AcsmSeq2x13_MASK 0xffff
#define csr_AcsmDdrAdrx15x0x13_RANGE  15:0
#define csr_AcsmDdrAdrx15x0x13_BITS   15:0
#define csr_AcsmDdrAdrx15x0x13_MSB  15
#define csr_AcsmDdrAdrx15x0x13_LSB  0
#define csr_AcsmDdrAdrx15x0x13_MASK 0xffff
#define csr_TxOdtDrvStren_RANGE  11:0
#define csr_TxOdtDrvStren_BITS   11:0
#define csr_TxOdtDrvStren_MSB  11
#define csr_TxOdtDrvStren_LSB  0
#define csr_TxOdtDrvStren_MASK 0xfff
#define csr_TxOdtStrenPu_RANGE  5:0
#define csr_TxOdtStrenPu_BITS   5:0
#define csr_TxOdtStrenPu_MSB  5
#define csr_TxOdtStrenPu_LSB  0
#define csr_TxOdtStrenPu_MASK 0x3f
#define csr_TxOdtStrenPd_RANGE  11:6
#define csr_TxOdtStrenPd_BITS   5:0
#define csr_TxOdtStrenPd_MSB  11
#define csr_TxOdtStrenPd_LSB  6
#define csr_TxOdtStrenPd_MASK 0xfc0
#define csr_D5ACSM1LastAddr_RANGE  7:0
#define csr_D5ACSM1LastAddr_BITS   7:0
#define csr_D5ACSM1LastAddr_MSB  7
#define csr_D5ACSM1LastAddr_LSB  0
#define csr_D5ACSM1LastAddr_MASK 0xff
#define csr_D5ACSMPtrXlat13_RANGE  15:0
#define csr_D5ACSMPtrXlat13_BITS   15:0
#define csr_D5ACSMPtrXlat13_MSB  15
#define csr_D5ACSMPtrXlat13_LSB  0
#define csr_D5ACSMPtrXlat13_MASK 0xffff
#define csr_D5ACSMStartAddrVal13_RANGE  7:0
#define csr_D5ACSMStartAddrVal13_BITS   7:0
#define csr_D5ACSMStartAddrVal13_MSB  7
#define csr_D5ACSMStartAddrVal13_LSB  0
#define csr_D5ACSMStartAddrVal13_MASK 0xff
#define csr_D5ACSMStopAddrVal13_RANGE  15:8
#define csr_D5ACSMStopAddrVal13_BITS   7:0
#define csr_D5ACSMStopAddrVal13_MSB  15
#define csr_D5ACSMStopAddrVal13_LSB  8
#define csr_D5ACSMStopAddrVal13_MASK 0xff00
#define csr_SequenceReg0b12s1_RANGE  15:0
#define csr_SequenceReg0b12s1_BITS   15:0
#define csr_SequenceReg0b12s1_MSB  15
#define csr_SequenceReg0b12s1_LSB  0
#define csr_SequenceReg0b12s1_MASK 0xffff
#define csr_SequenceReg0b97s2_RANGE  8:0
#define csr_SequenceReg0b97s2_BITS   8:0
#define csr_SequenceReg0b97s2_MSB  8
#define csr_SequenceReg0b97s2_LSB  0
#define csr_SequenceReg0b97s2_MASK 0x1ff
#define csr_AcsmSeq2x14_RANGE  15:0
#define csr_AcsmSeq2x14_BITS   15:0
#define csr_AcsmSeq2x14_MSB  15
#define csr_AcsmSeq2x14_LSB  0
#define csr_AcsmSeq2x14_MASK 0xffff
#define csr_AcsmDdrAdrx15x0x14_RANGE  15:0
#define csr_AcsmDdrAdrx15x0x14_BITS   15:0
#define csr_AcsmDdrAdrx15x0x14_MSB  15
#define csr_AcsmDdrAdrx15x0x14_LSB  0
#define csr_AcsmDdrAdrx15x0x14_MASK 0xffff
#define csr_D5ACSM1SnoopVal_RANGE  11:0
#define csr_D5ACSM1SnoopVal_BITS   11:0
#define csr_D5ACSM1SnoopVal_MSB  11
#define csr_D5ACSM1SnoopVal_LSB  0
#define csr_D5ACSM1SnoopVal_MASK 0xfff
#define csr_D5ACSM1HwtSnoopEn1_RANGE  3:0
#define csr_D5ACSM1HwtSnoopEn1_BITS   3:0
#define csr_D5ACSM1HwtSnoopEn1_MSB  3
#define csr_D5ACSM1HwtSnoopEn1_LSB  0
#define csr_D5ACSM1HwtSnoopEn1_MASK 0xf
#define csr_D5ACSM1HwtSnoopEn2_RANGE  7:4
#define csr_D5ACSM1HwtSnoopEn2_BITS   3:0
#define csr_D5ACSM1HwtSnoopEn2_MSB  7
#define csr_D5ACSM1HwtSnoopEn2_LSB  4
#define csr_D5ACSM1HwtSnoopEn2_MASK 0xf0
#define csr_D5ACSM1HwtSnoopEn3_RANGE  11:8
#define csr_D5ACSM1HwtSnoopEn3_BITS   3:0
#define csr_D5ACSM1HwtSnoopEn3_MSB  11
#define csr_D5ACSM1HwtSnoopEn3_LSB  8
#define csr_D5ACSM1HwtSnoopEn3_MASK 0xf00
#define csr_D5ACSMPtrXlat14_RANGE  15:0
#define csr_D5ACSMPtrXlat14_BITS   15:0
#define csr_D5ACSMPtrXlat14_MSB  15
#define csr_D5ACSMPtrXlat14_LSB  0
#define csr_D5ACSMPtrXlat14_MASK 0xffff
#define csr_D5ACSMStartAddrVal14_RANGE  7:0
#define csr_D5ACSMStartAddrVal14_BITS   7:0
#define csr_D5ACSMStartAddrVal14_MSB  7
#define csr_D5ACSMStartAddrVal14_LSB  0
#define csr_D5ACSMStartAddrVal14_MASK 0xff
#define csr_D5ACSMStopAddrVal14_RANGE  15:8
#define csr_D5ACSMStopAddrVal14_BITS   7:0
#define csr_D5ACSMStopAddrVal14_MSB  15
#define csr_D5ACSMStopAddrVal14_LSB  8
#define csr_D5ACSMStopAddrVal14_MASK 0xff00
#define csr_SequenceReg0b12s2_RANGE  8:0
#define csr_SequenceReg0b12s2_BITS   8:0
#define csr_SequenceReg0b12s2_MSB  8
#define csr_SequenceReg0b12s2_LSB  0
#define csr_SequenceReg0b12s2_MASK 0x1ff
#define csr_SequenceReg0b98s0_RANGE  15:0
#define csr_SequenceReg0b98s0_BITS   15:0
#define csr_SequenceReg0b98s0_MSB  15
#define csr_SequenceReg0b98s0_LSB  0
#define csr_SequenceReg0b98s0_MASK 0xffff
#define csr_AcsmSeq2x15_RANGE  15:0
#define csr_AcsmSeq2x15_BITS   15:0
#define csr_AcsmSeq2x15_MSB  15
#define csr_AcsmSeq2x15_LSB  0
#define csr_AcsmSeq2x15_MASK 0xffff
#define csr_AcsmDdrAdrx15x0x15_RANGE  15:0
#define csr_AcsmDdrAdrx15x0x15_BITS   15:0
#define csr_AcsmDdrAdrx15x0x15_MSB  15
#define csr_AcsmDdrAdrx15x0x15_LSB  0
#define csr_AcsmDdrAdrx15x0x15_MASK 0xffff
#define csr_D5ACSM1DefaultAddr_RANGE  13:0
#define csr_D5ACSM1DefaultAddr_BITS   13:0
#define csr_D5ACSM1DefaultAddr_MSB  13
#define csr_D5ACSM1DefaultAddr_LSB  0
#define csr_D5ACSM1DefaultAddr_MASK 0x3fff
#define csr_D5ACSMPtrXlat15_RANGE  15:0
#define csr_D5ACSMPtrXlat15_BITS   15:0
#define csr_D5ACSMPtrXlat15_MSB  15
#define csr_D5ACSMPtrXlat15_LSB  0
#define csr_D5ACSMPtrXlat15_MASK 0xffff
#define csr_D5ACSMStartAddrVal15_RANGE  7:0
#define csr_D5ACSMStartAddrVal15_BITS   7:0
#define csr_D5ACSMStartAddrVal15_MSB  7
#define csr_D5ACSMStartAddrVal15_LSB  0
#define csr_D5ACSMStartAddrVal15_MASK 0xff
#define csr_D5ACSMStopAddrVal15_RANGE  15:8
#define csr_D5ACSMStopAddrVal15_BITS   7:0
#define csr_D5ACSMStopAddrVal15_MSB  15
#define csr_D5ACSMStopAddrVal15_LSB  8
#define csr_D5ACSMStopAddrVal15_MASK 0xff00
#define csr_SequenceReg0b13s0_RANGE  15:0
#define csr_SequenceReg0b13s0_BITS   15:0
#define csr_SequenceReg0b13s0_MSB  15
#define csr_SequenceReg0b13s0_LSB  0
#define csr_SequenceReg0b13s0_MASK 0xffff
#define csr_SequenceReg0b98s1_RANGE  15:0
#define csr_SequenceReg0b98s1_BITS   15:0
#define csr_SequenceReg0b98s1_MSB  15
#define csr_SequenceReg0b98s1_LSB  0
#define csr_SequenceReg0b98s1_MASK 0xffff
#define csr_AcsmSeq2x16_RANGE  15:0
#define csr_AcsmSeq2x16_BITS   15:0
#define csr_AcsmSeq2x16_MSB  15
#define csr_AcsmSeq2x16_LSB  0
#define csr_AcsmSeq2x16_MASK 0xffff
#define csr_AcsmDdrAdrx15x0x16_RANGE  15:0
#define csr_AcsmDdrAdrx15x0x16_BITS   15:0
#define csr_AcsmDdrAdrx15x0x16_MSB  15
#define csr_AcsmDdrAdrx15x0x16_LSB  0
#define csr_AcsmDdrAdrx15x0x16_MASK 0xffff
#define csr_VrefDAC2_RANGE  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (6:0) : (7:0))) : (6:0))
#define csr_VrefDAC2_BITS   ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (6:0) : (7:0))) : (6:0))
#define csr_VrefDAC2_MSB  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (6) : (7))) : (6))
#define csr_VrefDAC2_LSB  0
#define csr_VrefDAC2_MASK ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (0x7f) : (0xff))) : (0x7f))
#define csr_CalDrvStr0_RANGE  11:0
#define csr_CalDrvStr0_BITS   11:0
#define csr_CalDrvStr0_MSB  11
#define csr_CalDrvStr0_LSB  0
#define csr_CalDrvStr0_MASK 0xfff
#define csr_CalDrvStrPd50_RANGE  5:0
#define csr_CalDrvStrPd50_BITS   5:0
#define csr_CalDrvStrPd50_MSB  5
#define csr_CalDrvStrPd50_LSB  0
#define csr_CalDrvStrPd50_MASK 0x3f
#define csr_CalDrvStrPu50_RANGE  11:6
#define csr_CalDrvStrPu50_BITS   5:0
#define csr_CalDrvStrPu50_MSB  11
#define csr_CalDrvStrPu50_LSB  6
#define csr_CalDrvStrPu50_MASK 0xfc0
#define csr_D5ACSM1DefaultCs_RANGE  3:0
#define csr_D5ACSM1DefaultCs_BITS   3:0
#define csr_D5ACSM1DefaultCs_MSB  3
#define csr_D5ACSM1DefaultCs_LSB  0
#define csr_D5ACSM1DefaultCs_MASK 0xf
#define csr_D5ACSMPtrXlat16_RANGE  15:0
#define csr_D5ACSMPtrXlat16_BITS   15:0
#define csr_D5ACSMPtrXlat16_MSB  15
#define csr_D5ACSMPtrXlat16_LSB  0
#define csr_D5ACSMPtrXlat16_MASK 0xffff
#define csr_D5ACSMStartAddrVal16_RANGE  7:0
#define csr_D5ACSMStartAddrVal16_BITS   7:0
#define csr_D5ACSMStartAddrVal16_MSB  7
#define csr_D5ACSMStartAddrVal16_LSB  0
#define csr_D5ACSMStartAddrVal16_MASK 0xff
#define csr_D5ACSMStopAddrVal16_RANGE  15:8
#define csr_D5ACSMStopAddrVal16_BITS   7:0
#define csr_D5ACSMStopAddrVal16_MSB  15
#define csr_D5ACSMStopAddrVal16_LSB  8
#define csr_D5ACSMStopAddrVal16_MASK 0xff00
#define csr_SequenceReg0b13s1_RANGE  15:0
#define csr_SequenceReg0b13s1_BITS   15:0
#define csr_SequenceReg0b13s1_MSB  15
#define csr_SequenceReg0b13s1_LSB  0
#define csr_SequenceReg0b13s1_MASK 0xffff
#define csr_SequenceReg0b98s2_RANGE  8:0
#define csr_SequenceReg0b98s2_BITS   8:0
#define csr_SequenceReg0b98s2_MSB  8
#define csr_SequenceReg0b98s2_LSB  0
#define csr_SequenceReg0b98s2_MASK 0x1ff
#define csr_AcsmSeq2x17_RANGE  15:0
#define csr_AcsmSeq2x17_BITS   15:0
#define csr_AcsmSeq2x17_MSB  15
#define csr_AcsmSeq2x17_LSB  0
#define csr_AcsmSeq2x17_MASK 0xffff
#define csr_AcsmDdrAdrx15x0x17_RANGE  15:0
#define csr_AcsmDdrAdrx15x0x17_BITS   15:0
#define csr_AcsmDdrAdrx15x0x17_MSB  15
#define csr_AcsmDdrAdrx15x0x17_LSB  0
#define csr_AcsmDdrAdrx15x0x17_MASK 0xffff
#define csr_PtrInitTrackingModeCntrl_RANGE  1:0
#define csr_PtrInitTrackingModeCntrl_BITS   1:0
#define csr_PtrInitTrackingModeCntrl_MSB  1
#define csr_PtrInitTrackingModeCntrl_LSB  0
#define csr_PtrInitTrackingModeCntrl_MASK 0x3
#define csr_DisPtrInitClrTxTracking_RANGE  0:0
#define csr_DisPtrInitClrTxTracking_BITS   0:0
#define csr_DisPtrInitClrTxTracking_MSB  0
#define csr_DisPtrInitClrTxTracking_LSB  0
#define csr_DisPtrInitClrTxTracking_MASK 0x1
#define csr_DisPtrInitClrRxTracking_RANGE  1:1
#define csr_DisPtrInitClrRxTracking_BITS   0:0
#define csr_DisPtrInitClrRxTracking_MSB  1
#define csr_DisPtrInitClrRxTracking_LSB  1
#define csr_DisPtrInitClrRxTracking_MASK 0x2
#define csr_D5ACSM1MaskCs_RANGE  3:0
#define csr_D5ACSM1MaskCs_BITS   3:0
#define csr_D5ACSM1MaskCs_MSB  3
#define csr_D5ACSM1MaskCs_LSB  0
#define csr_D5ACSM1MaskCs_MASK 0xf
#define csr_D5ACSMPtrXlat17_RANGE  15:0
#define csr_D5ACSMPtrXlat17_BITS   15:0
#define csr_D5ACSMPtrXlat17_MSB  15
#define csr_D5ACSMPtrXlat17_LSB  0
#define csr_D5ACSMPtrXlat17_MASK 0xffff
#define csr_D5ACSMStartAddrVal17_RANGE  7:0
#define csr_D5ACSMStartAddrVal17_BITS   7:0
#define csr_D5ACSMStartAddrVal17_MSB  7
#define csr_D5ACSMStartAddrVal17_LSB  0
#define csr_D5ACSMStartAddrVal17_MASK 0xff
#define csr_D5ACSMStopAddrVal17_RANGE  15:8
#define csr_D5ACSMStopAddrVal17_BITS   7:0
#define csr_D5ACSMStopAddrVal17_MSB  15
#define csr_D5ACSMStopAddrVal17_LSB  8
#define csr_D5ACSMStopAddrVal17_MASK 0xff00
#define csr_PhyConfig2_RANGE  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (11:0) : (14:0))) : (11:0))) : (11:0))) : (11:0))) : (14:0))) : (14:0))
#define csr_PhyConfig2_BITS   ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (11:0) : (14:0))) : (11:0))) : (11:0))) : (11:0))) : (14:0))) : (14:0))
#define csr_PhyConfig2_MSB  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (11) : (14))) : (11))) : (11))) : (11))) : (14))) : (14))
#define csr_PhyConfig2_LSB  0
#define csr_PhyConfig2_MASK ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (0xfff) : (0x7fff))) : (0xfff))) : (0xfff))) : (0xfff))) : (0x7fff))) : (0x7fff))
#define csr_PhyConfigMISC_RANGE  2:0
#define csr_PhyConfigMISC_BITS   2:0
#define csr_PhyConfigMISC_MSB  2
#define csr_PhyConfigMISC_LSB  0
#define csr_PhyConfigMISC_MASK 0x7
#define csr_PhyConfigWR_RANGE  5:3
#define csr_PhyConfigWR_BITS   2:0
#define csr_PhyConfigWR_MSB  5
#define csr_PhyConfigWR_LSB  3
#define csr_PhyConfigWR_MASK 0x38
#define csr_PhyConfigRD_RANGE  8:6
#define csr_PhyConfigRD_BITS   2:0
#define csr_PhyConfigRD_MSB  8
#define csr_PhyConfigRD_LSB  6
#define csr_PhyConfigRD_MASK 0x1c0
#define csr_PhyConfigFD_RANGE  9:9
#define csr_PhyConfigFD_BITS   0:0
#define csr_PhyConfigFD_MSB  9
#define csr_PhyConfigFD_LSB  9
#define csr_PhyConfigFD_MASK 0x200
#define csr_PhyConfigCX_RANGE  10:10
#define csr_PhyConfigCX_BITS   0:0
#define csr_PhyConfigCX_MSB  10
#define csr_PhyConfigCX_LSB  10
#define csr_PhyConfigCX_MASK 0x400
#define csr_PhyConfig32_RANGE  11:11
#define csr_PhyConfig32_BITS   0:0
#define csr_PhyConfig32_MSB  11
#define csr_PhyConfig32_LSB  11
#define csr_PhyConfig32_MASK 0x800
#define csr_PhyConfigSIDEBAND_RANGE  14:12
#define csr_PhyConfigSIDEBAND_BITS   2:0
#define csr_PhyConfigSIDEBAND_MSB  14
#define csr_PhyConfigSIDEBAND_LSB  12
#define csr_PhyConfigSIDEBAND_MASK 0x7000
#define csr_SequenceReg0b13s2_RANGE  8:0
#define csr_SequenceReg0b13s2_BITS   8:0
#define csr_SequenceReg0b13s2_MSB  8
#define csr_SequenceReg0b13s2_LSB  0
#define csr_SequenceReg0b13s2_MASK 0x1ff
#define csr_SequenceReg0b99s0_RANGE  15:0
#define csr_SequenceReg0b99s0_BITS   15:0
#define csr_SequenceReg0b99s0_MSB  15
#define csr_SequenceReg0b99s0_LSB  0
#define csr_SequenceReg0b99s0_MASK 0xffff
#define csr_AcsmSeq2x18_RANGE  15:0
#define csr_AcsmSeq2x18_BITS   15:0
#define csr_AcsmSeq2x18_MSB  15
#define csr_AcsmSeq2x18_LSB  0
#define csr_AcsmSeq2x18_MASK 0xffff
#define csr_AcsmDdrAdrx15x0x18_RANGE  15:0
#define csr_AcsmDdrAdrx15x0x18_BITS   15:0
#define csr_AcsmDdrAdrx15x0x18_MSB  15
#define csr_AcsmDdrAdrx15x0x18_LSB  0
#define csr_AcsmDdrAdrx15x0x18_MASK 0xffff
#define csr_D5ACSM0RptCntOverride_RANGE  7:0
#define csr_D5ACSM0RptCntOverride_BITS   7:0
#define csr_D5ACSM0RptCntOverride_MSB  7
#define csr_D5ACSM0RptCntOverride_LSB  0
#define csr_D5ACSM0RptCntOverride_MASK 0xff
#define csr_D5ACSMPtrXlat18_RANGE  15:0
#define csr_D5ACSMPtrXlat18_BITS   15:0
#define csr_D5ACSMPtrXlat18_MSB  15
#define csr_D5ACSMPtrXlat18_LSB  0
#define csr_D5ACSMPtrXlat18_MASK 0xffff
#define csr_D5ACSMStartAddrVal18_RANGE  7:0
#define csr_D5ACSMStartAddrVal18_BITS   7:0
#define csr_D5ACSMStartAddrVal18_MSB  7
#define csr_D5ACSMStartAddrVal18_LSB  0
#define csr_D5ACSMStartAddrVal18_MASK 0xff
#define csr_D5ACSMStopAddrVal18_RANGE  15:8
#define csr_D5ACSMStopAddrVal18_BITS   7:0
#define csr_D5ACSMStopAddrVal18_MSB  15
#define csr_D5ACSMStopAddrVal18_LSB  8
#define csr_D5ACSMStopAddrVal18_MASK 0xff00
#define csr_SequenceReg0b14s0_RANGE  15:0
#define csr_SequenceReg0b14s0_BITS   15:0
#define csr_SequenceReg0b14s0_MSB  15
#define csr_SequenceReg0b14s0_LSB  0
#define csr_SequenceReg0b14s0_MASK 0xffff
#define csr_SequenceReg0b99s1_RANGE  15:0
#define csr_SequenceReg0b99s1_BITS   15:0
#define csr_SequenceReg0b99s1_MSB  15
#define csr_SequenceReg0b99s1_LSB  0
#define csr_SequenceReg0b99s1_MASK 0xffff
#define csr_AcsmSeq2x19_RANGE  15:0
#define csr_AcsmSeq2x19_BITS   15:0
#define csr_AcsmSeq2x19_MSB  15
#define csr_AcsmSeq2x19_LSB  0
#define csr_AcsmSeq2x19_MASK 0xffff
#define csr_AcsmDdrAdrx15x0x19_RANGE  15:0
#define csr_AcsmDdrAdrx15x0x19_BITS   15:0
#define csr_AcsmDdrAdrx15x0x19_MSB  15
#define csr_AcsmDdrAdrx15x0x19_LSB  0
#define csr_AcsmDdrAdrx15x0x19_MASK 0xffff
#define csr_D5ACSM1RptCntOverride_RANGE  7:0
#define csr_D5ACSM1RptCntOverride_BITS   7:0
#define csr_D5ACSM1RptCntOverride_MSB  7
#define csr_D5ACSM1RptCntOverride_LSB  0
#define csr_D5ACSM1RptCntOverride_MASK 0xff
#define csr_D5ACSMPtrXlat19_RANGE  15:0
#define csr_D5ACSMPtrXlat19_BITS   15:0
#define csr_D5ACSMPtrXlat19_MSB  15
#define csr_D5ACSMPtrXlat19_LSB  0
#define csr_D5ACSMPtrXlat19_MASK 0xffff
#define csr_D5ACSMStartAddrVal19_RANGE  7:0
#define csr_D5ACSMStartAddrVal19_BITS   7:0
#define csr_D5ACSMStartAddrVal19_MSB  7
#define csr_D5ACSMStartAddrVal19_LSB  0
#define csr_D5ACSMStartAddrVal19_MASK 0xff
#define csr_D5ACSMStopAddrVal19_RANGE  15:8
#define csr_D5ACSMStopAddrVal19_BITS   7:0
#define csr_D5ACSMStopAddrVal19_MSB  15
#define csr_D5ACSMStopAddrVal19_LSB  8
#define csr_D5ACSMStopAddrVal19_MASK 0xff00
#define csr_VrefDACSelCtrl_RANGE  6:0
#define csr_VrefDACSelCtrl_BITS   6:0
#define csr_VrefDACSelCtrl_MSB  6
#define csr_VrefDACSelCtrl_LSB  0
#define csr_VrefDACSelCtrl_MASK 0x7f
#define csr_DfiRdDataCs2VrefDACSel_RANGE  3:0
#define csr_DfiRdDataCs2VrefDACSel_BITS   3:0
#define csr_DfiRdDataCs2VrefDACSel_MSB  3
#define csr_DfiRdDataCs2VrefDACSel_LSB  0
#define csr_DfiRdDataCs2VrefDACSel_MASK 0xf
#define csr_DfiPositionRxPhaseVrefDACSel_RANGE  6:4
#define csr_DfiPositionRxPhaseVrefDACSel_BITS   2:0
#define csr_DfiPositionRxPhaseVrefDACSel_MSB  6
#define csr_DfiPositionRxPhaseVrefDACSel_LSB  4
#define csr_DfiPositionRxPhaseVrefDACSel_MASK 0x70
#define csr_SequenceReg0b14s1_RANGE  15:0
#define csr_SequenceReg0b14s1_BITS   15:0
#define csr_SequenceReg0b14s1_MSB  15
#define csr_SequenceReg0b14s1_LSB  0
#define csr_SequenceReg0b14s1_MASK 0xffff
#define csr_SequenceReg0b99s2_RANGE  8:0
#define csr_SequenceReg0b99s2_BITS   8:0
#define csr_SequenceReg0b99s2_MSB  8
#define csr_SequenceReg0b99s2_LSB  0
#define csr_SequenceReg0b99s2_MASK 0x1ff
#define csr_AcsmSeq2x20_RANGE  15:0
#define csr_AcsmSeq2x20_BITS   15:0
#define csr_AcsmSeq2x20_MSB  15
#define csr_AcsmSeq2x20_LSB  0
#define csr_AcsmSeq2x20_MASK 0xffff
#define csr_AcsmDdrAdrx15x0x20_RANGE  15:0
#define csr_AcsmDdrAdrx15x0x20_BITS   15:0
#define csr_AcsmDdrAdrx15x0x20_MSB  15
#define csr_AcsmDdrAdrx15x0x20_LSB  0
#define csr_AcsmDdrAdrx15x0x20_MASK 0xffff
#define csr_D5ACSMPtrXlat20_RANGE  15:0
#define csr_D5ACSMPtrXlat20_BITS   15:0
#define csr_D5ACSMPtrXlat20_MSB  15
#define csr_D5ACSMPtrXlat20_LSB  0
#define csr_D5ACSMPtrXlat20_MASK 0xffff
#define csr_D5ACSMStartAddrVal20_RANGE  7:0
#define csr_D5ACSMStartAddrVal20_BITS   7:0
#define csr_D5ACSMStartAddrVal20_MSB  7
#define csr_D5ACSMStartAddrVal20_LSB  0
#define csr_D5ACSMStartAddrVal20_MASK 0xff
#define csr_D5ACSMStopAddrVal20_RANGE  15:8
#define csr_D5ACSMStopAddrVal20_BITS   7:0
#define csr_D5ACSMStopAddrVal20_MSB  15
#define csr_D5ACSMStopAddrVal20_LSB  8
#define csr_D5ACSMStopAddrVal20_MASK 0xff00
#define csr_SequenceReg0b14s2_RANGE  8:0
#define csr_SequenceReg0b14s2_BITS   8:0
#define csr_SequenceReg0b14s2_MSB  8
#define csr_SequenceReg0b14s2_LSB  0
#define csr_SequenceReg0b14s2_MASK 0x1ff
#define csr_SequenceReg0b100s0_RANGE  15:0
#define csr_SequenceReg0b100s0_BITS   15:0
#define csr_SequenceReg0b100s0_MSB  15
#define csr_SequenceReg0b100s0_LSB  0
#define csr_SequenceReg0b100s0_MASK 0xffff
#define csr_AcsmSeq2x21_RANGE  15:0
#define csr_AcsmSeq2x21_BITS   15:0
#define csr_AcsmSeq2x21_MSB  15
#define csr_AcsmSeq2x21_LSB  0
#define csr_AcsmSeq2x21_MASK 0xffff
#define csr_AcsmDdrAdrx15x0x21_RANGE  15:0
#define csr_AcsmDdrAdrx15x0x21_BITS   15:0
#define csr_AcsmDdrAdrx15x0x21_MSB  15
#define csr_AcsmDdrAdrx15x0x21_LSB  0
#define csr_AcsmDdrAdrx15x0x21_MASK 0xffff
#define csr_OdtDebugDisable_RANGE  1:0
#define csr_OdtDebugDisable_BITS   1:0
#define csr_OdtDebugDisable_MSB  1
#define csr_OdtDebugDisable_LSB  0
#define csr_OdtDebugDisable_MASK 0x3
#define csr_OdtDbyteDebugDisable_RANGE  0:0
#define csr_OdtDbyteDebugDisable_BITS   0:0
#define csr_OdtDbyteDebugDisable_MSB  0
#define csr_OdtDbyteDebugDisable_LSB  0
#define csr_OdtDbyteDebugDisable_MASK 0x1
#define csr_OdtAnibDebugDisable_RANGE  1:1
#define csr_OdtAnibDebugDisable_BITS   0:0
#define csr_OdtAnibDebugDisable_MSB  1
#define csr_OdtAnibDebugDisable_LSB  1
#define csr_OdtAnibDebugDisable_MASK 0x2
#define csr_ATxSlewRate_RANGE  14:0
#define csr_ATxSlewRate_BITS   14:0
#define csr_ATxSlewRate_MSB  14
#define csr_ATxSlewRate_LSB  0
#define csr_ATxSlewRate_MASK 0x7fff
#define csr_CsrATxSrc_RANGE  7:0
#define csr_CsrATxSrc_BITS   7:0
#define csr_CsrATxSrc_MSB  7
#define csr_CsrATxSrc_LSB  0
#define csr_CsrATxSrc_MASK 0xff
#define csr_ATxPreDrvMode_RANGE  10:8
#define csr_ATxPreDrvMode_BITS   2:0
#define csr_ATxPreDrvMode_MSB  10
#define csr_ATxPreDrvMode_LSB  8
#define csr_ATxPreDrvMode_MASK 0x700
#define csr_ATxChargeCancel_RANGE  14:11
#define csr_ATxChargeCancel_BITS   3:0
#define csr_ATxChargeCancel_MSB  14
#define csr_ATxChargeCancel_LSB  11
#define csr_ATxChargeCancel_MASK 0x7800
#define csr_D5ACSMPtrXlat21_RANGE  15:0
#define csr_D5ACSMPtrXlat21_BITS   15:0
#define csr_D5ACSMPtrXlat21_MSB  15
#define csr_D5ACSMPtrXlat21_LSB  0
#define csr_D5ACSMPtrXlat21_MASK 0xffff
#define csr_D5ACSMStartAddrVal21_RANGE  7:0
#define csr_D5ACSMStartAddrVal21_BITS   7:0
#define csr_D5ACSMStartAddrVal21_MSB  7
#define csr_D5ACSMStartAddrVal21_LSB  0
#define csr_D5ACSMStartAddrVal21_MASK 0xff
#define csr_D5ACSMStopAddrVal21_RANGE  15:8
#define csr_D5ACSMStopAddrVal21_BITS   7:0
#define csr_D5ACSMStopAddrVal21_MSB  15
#define csr_D5ACSMStopAddrVal21_LSB  8
#define csr_D5ACSMStopAddrVal21_MASK 0xff00
#define csr_SequenceReg0b15s0_RANGE  15:0
#define csr_SequenceReg0b15s0_BITS   15:0
#define csr_SequenceReg0b15s0_MSB  15
#define csr_SequenceReg0b15s0_LSB  0
#define csr_SequenceReg0b15s0_MASK 0xffff
#define csr_SequenceReg0b100s1_RANGE  15:0
#define csr_SequenceReg0b100s1_BITS   15:0
#define csr_SequenceReg0b100s1_MSB  15
#define csr_SequenceReg0b100s1_LSB  0
#define csr_SequenceReg0b100s1_MASK 0xffff
#define csr_AcsmSeq2x22_RANGE  15:0
#define csr_AcsmSeq2x22_BITS   15:0
#define csr_AcsmSeq2x22_MSB  15
#define csr_AcsmSeq2x22_LSB  0
#define csr_AcsmSeq2x22_MASK 0xffff
#define csr_AcsmDdrAdrx15x0x22_RANGE  15:0
#define csr_AcsmDdrAdrx15x0x22_BITS   15:0
#define csr_AcsmDdrAdrx15x0x22_MSB  15
#define csr_AcsmDdrAdrx15x0x22_LSB  0
#define csr_AcsmDdrAdrx15x0x22_MASK 0xffff
#define csr_ATestPrbsErrCntln0_RANGE  15:0
#define csr_ATestPrbsErrCntln0_BITS   15:0
#define csr_ATestPrbsErrCntln0_MSB  15
#define csr_ATestPrbsErrCntln0_LSB  0
#define csr_ATestPrbsErrCntln0_MASK 0xffff
#define csr_ATestPrbsErrCntln1_RANGE  15:0
#define csr_ATestPrbsErrCntln1_BITS   15:0
#define csr_ATestPrbsErrCntln1_MSB  15
#define csr_ATestPrbsErrCntln1_LSB  0
#define csr_ATestPrbsErrCntln1_MASK 0xffff
#define csr_ATestPrbsErrCntln2_RANGE  15:0
#define csr_ATestPrbsErrCntln2_BITS   15:0
#define csr_ATestPrbsErrCntln2_MSB  15
#define csr_ATestPrbsErrCntln2_LSB  0
#define csr_ATestPrbsErrCntln2_MASK 0xffff
#define csr_ATestPrbsErrCntln3_RANGE  15:0
#define csr_ATestPrbsErrCntln3_BITS   15:0
#define csr_ATestPrbsErrCntln3_MSB  15
#define csr_ATestPrbsErrCntln3_LSB  0
#define csr_ATestPrbsErrCntln3_MASK 0xffff
#define csr_RxFifoCheckStatus_RANGE  11:0
#define csr_RxFifoCheckStatus_BITS   11:0
#define csr_RxFifoCheckStatus_MSB  11
#define csr_RxFifoCheckStatus_LSB  0
#define csr_RxFifoCheckStatus_MASK 0xfff
#define csr_RxFifoLocErr0_RANGE  0:0
#define csr_RxFifoLocErr0_BITS   0:0
#define csr_RxFifoLocErr0_MSB  0
#define csr_RxFifoLocErr0_LSB  0
#define csr_RxFifoLocErr0_MASK 0x1
#define csr_RxFifoLocErr1_RANGE  1:1
#define csr_RxFifoLocErr1_BITS   0:0
#define csr_RxFifoLocErr1_MSB  1
#define csr_RxFifoLocErr1_LSB  1
#define csr_RxFifoLocErr1_MASK 0x2
#define csr_RxFifoLocErr2_RANGE  2:2
#define csr_RxFifoLocErr2_BITS   0:0
#define csr_RxFifoLocErr2_MSB  2
#define csr_RxFifoLocErr2_LSB  2
#define csr_RxFifoLocErr2_MASK 0x4
#define csr_RxFifoLocErr3_RANGE  3:3
#define csr_RxFifoLocErr3_BITS   0:0
#define csr_RxFifoLocErr3_MSB  3
#define csr_RxFifoLocErr3_LSB  3
#define csr_RxFifoLocErr3_MASK 0x8
#define csr_RxFifoLocErr4_RANGE  4:4
#define csr_RxFifoLocErr4_BITS   0:0
#define csr_RxFifoLocErr4_MSB  4
#define csr_RxFifoLocErr4_LSB  4
#define csr_RxFifoLocErr4_MASK 0x10
#define csr_RxFifoLocErr5_RANGE  5:5
#define csr_RxFifoLocErr5_BITS   0:0
#define csr_RxFifoLocErr5_MSB  5
#define csr_RxFifoLocErr5_LSB  5
#define csr_RxFifoLocErr5_MASK 0x20
#define csr_RxFifoLocErr6_RANGE  6:6
#define csr_RxFifoLocErr6_BITS   0:0
#define csr_RxFifoLocErr6_MSB  6
#define csr_RxFifoLocErr6_LSB  6
#define csr_RxFifoLocErr6_MASK 0x40
#define csr_RxFifoLocErr7_RANGE  7:7
#define csr_RxFifoLocErr7_BITS   0:0
#define csr_RxFifoLocErr7_MSB  7
#define csr_RxFifoLocErr7_LSB  7
#define csr_RxFifoLocErr7_MASK 0x80
#define csr_RxFifoLocErr8_RANGE  8:8
#define csr_RxFifoLocErr8_BITS   0:0
#define csr_RxFifoLocErr8_MSB  8
#define csr_RxFifoLocErr8_LSB  8
#define csr_RxFifoLocErr8_MASK 0x100
#define csr_RxFifoLocLErr_RANGE  9:9
#define csr_RxFifoLocLErr_BITS   0:0
#define csr_RxFifoLocLErr_MSB  9
#define csr_RxFifoLocLErr_LSB  9
#define csr_RxFifoLocLErr_MASK 0x200
#define csr_RxFifoLocUErr_RANGE  10:10
#define csr_RxFifoLocUErr_BITS   0:0
#define csr_RxFifoLocUErr_MSB  10
#define csr_RxFifoLocUErr_LSB  10
#define csr_RxFifoLocUErr_MASK 0x400
#define csr_RxFifoLocDBErr_RANGE  11:11
#define csr_RxFifoLocDBErr_BITS   0:0
#define csr_RxFifoLocDBErr_MSB  11
#define csr_RxFifoLocDBErr_LSB  11
#define csr_RxFifoLocDBErr_MASK 0x800
#define csr_D5ACSMPtrXlat22_RANGE  15:0
#define csr_D5ACSMPtrXlat22_BITS   15:0
#define csr_D5ACSMPtrXlat22_MSB  15
#define csr_D5ACSMPtrXlat22_LSB  0
#define csr_D5ACSMPtrXlat22_MASK 0xffff
#define csr_D5ACSMStartAddrVal22_RANGE  7:0
#define csr_D5ACSMStartAddrVal22_BITS   7:0
#define csr_D5ACSMStartAddrVal22_MSB  7
#define csr_D5ACSMStartAddrVal22_LSB  0
#define csr_D5ACSMStartAddrVal22_MASK 0xff
#define csr_D5ACSMStopAddrVal22_RANGE  15:8
#define csr_D5ACSMStopAddrVal22_BITS   7:0
#define csr_D5ACSMStopAddrVal22_MSB  15
#define csr_D5ACSMStopAddrVal22_LSB  8
#define csr_D5ACSMStopAddrVal22_MASK 0xff00
#define csr_SequenceReg0b15s1_RANGE  15:0
#define csr_SequenceReg0b15s1_BITS   15:0
#define csr_SequenceReg0b15s1_MSB  15
#define csr_SequenceReg0b15s1_LSB  0
#define csr_SequenceReg0b15s1_MASK 0xffff
#define csr_SequenceReg0b100s2_RANGE  8:0
#define csr_SequenceReg0b100s2_BITS   8:0
#define csr_SequenceReg0b100s2_MSB  8
#define csr_SequenceReg0b100s2_LSB  0
#define csr_SequenceReg0b100s2_MASK 0x1ff
#define csr_AcsmSeq2x23_RANGE  15:0
#define csr_AcsmSeq2x23_BITS   15:0
#define csr_AcsmSeq2x23_MSB  15
#define csr_AcsmSeq2x23_LSB  0
#define csr_AcsmSeq2x23_MASK 0xffff
#define csr_AcsmDdrAdrx15x0x23_RANGE  15:0
#define csr_AcsmDdrAdrx15x0x23_BITS   15:0
#define csr_AcsmDdrAdrx15x0x23_MSB  15
#define csr_AcsmDdrAdrx15x0x23_LSB  0
#define csr_AcsmDdrAdrx15x0x23_MASK 0xffff
#define csr_RxFifoCheckErrValues_RANGE  14:0
#define csr_RxFifoCheckErrValues_BITS   14:0
#define csr_RxFifoCheckErrValues_MSB  14
#define csr_RxFifoCheckErrValues_LSB  0
#define csr_RxFifoCheckErrValues_MASK 0x7fff
#define csr_RxFifoWrLocEvnERR_RANGE  4:0
#define csr_RxFifoWrLocEvnERR_BITS   4:0
#define csr_RxFifoWrLocEvnERR_MSB  4
#define csr_RxFifoWrLocEvnERR_LSB  0
#define csr_RxFifoWrLocEvnERR_MASK 0x1f
#define csr_RxFifoWrLocOddERR_RANGE  9:5
#define csr_RxFifoWrLocOddERR_BITS   4:0
#define csr_RxFifoWrLocOddERR_MSB  9
#define csr_RxFifoWrLocOddERR_LSB  5
#define csr_RxFifoWrLocOddERR_MASK 0x3e0
#define csr_RxFifoRdLocERR_RANGE  14:10
#define csr_RxFifoRdLocERR_BITS   4:0
#define csr_RxFifoRdLocERR_MSB  14
#define csr_RxFifoRdLocERR_LSB  10
#define csr_RxFifoRdLocERR_MASK 0x7c00
#define csr_RemoteImpCalCtl_RANGE  1:0
#define csr_RemoteImpCalCtl_BITS   1:0
#define csr_RemoteImpCalCtl_MSB  1
#define csr_RemoteImpCalCtl_LSB  0
#define csr_RemoteImpCalCtl_MASK 0x3
#define csr_D5ACSMPtrXlat23_RANGE  15:0
#define csr_D5ACSMPtrXlat23_BITS   15:0
#define csr_D5ACSMPtrXlat23_MSB  15
#define csr_D5ACSMPtrXlat23_LSB  0
#define csr_D5ACSMPtrXlat23_MASK 0xffff
#define csr_D5ACSMStartAddrVal23_RANGE  7:0
#define csr_D5ACSMStartAddrVal23_BITS   7:0
#define csr_D5ACSMStartAddrVal23_MSB  7
#define csr_D5ACSMStartAddrVal23_LSB  0
#define csr_D5ACSMStartAddrVal23_MASK 0xff
#define csr_D5ACSMStopAddrVal23_RANGE  15:8
#define csr_D5ACSMStopAddrVal23_BITS   7:0
#define csr_D5ACSMStopAddrVal23_MSB  15
#define csr_D5ACSMStopAddrVal23_LSB  8
#define csr_D5ACSMStopAddrVal23_MASK 0xff00
#define csr_SequenceReg0b15s2_RANGE  8:0
#define csr_SequenceReg0b15s2_BITS   8:0
#define csr_SequenceReg0b15s2_MSB  8
#define csr_SequenceReg0b15s2_LSB  0
#define csr_SequenceReg0b15s2_MASK 0x1ff
#define csr_SequenceReg0b101s0_RANGE  15:0
#define csr_SequenceReg0b101s0_BITS   15:0
#define csr_SequenceReg0b101s0_MSB  15
#define csr_SequenceReg0b101s0_LSB  0
#define csr_SequenceReg0b101s0_MASK 0xffff
#define csr_AcsmSeq2x24_RANGE  15:0
#define csr_AcsmSeq2x24_BITS   15:0
#define csr_AcsmSeq2x24_MSB  15
#define csr_AcsmSeq2x24_LSB  0
#define csr_AcsmSeq2x24_MASK 0xffff
#define csr_AcsmDdrAdrx15x0x24_RANGE  15:0
#define csr_AcsmDdrAdrx15x0x24_BITS   15:0
#define csr_AcsmDdrAdrx15x0x24_MSB  15
#define csr_AcsmDdrAdrx15x0x24_LSB  0
#define csr_AcsmDdrAdrx15x0x24_MASK 0xffff
#define csr_RxFifoInfo_RANGE  14:0
#define csr_RxFifoInfo_BITS   14:0
#define csr_RxFifoInfo_MSB  14
#define csr_RxFifoInfo_LSB  0
#define csr_RxFifoInfo_MASK 0x7fff
#define csr_RxFifoWrLocEvn_RANGE  4:0
#define csr_RxFifoWrLocEvn_BITS   4:0
#define csr_RxFifoWrLocEvn_MSB  4
#define csr_RxFifoWrLocEvn_LSB  0
#define csr_RxFifoWrLocEvn_MASK 0x1f
#define csr_RxFifoWrLocOdd_RANGE  9:5
#define csr_RxFifoWrLocOdd_BITS   4:0
#define csr_RxFifoWrLocOdd_MSB  9
#define csr_RxFifoWrLocOdd_LSB  5
#define csr_RxFifoWrLocOdd_MASK 0x3e0
#define csr_RxFifoRdLoc_RANGE  14:10
#define csr_RxFifoRdLoc_BITS   4:0
#define csr_RxFifoRdLoc_MSB  14
#define csr_RxFifoRdLoc_LSB  10
#define csr_RxFifoRdLoc_MASK 0x7c00
#define csr_RemoteImpCalStatus_RANGE  1:0
#define csr_RemoteImpCalStatus_BITS   1:0
#define csr_RemoteImpCalStatus_MSB  1
#define csr_RemoteImpCalStatus_LSB  0
#define csr_RemoteImpCalStatus_MASK 0x3
#define csr_D5ACSMPtrXlat24_RANGE  15:0
#define csr_D5ACSMPtrXlat24_BITS   15:0
#define csr_D5ACSMPtrXlat24_MSB  15
#define csr_D5ACSMPtrXlat24_LSB  0
#define csr_D5ACSMPtrXlat24_MASK 0xffff
#define csr_D5ACSMStartAddrVal24_RANGE  7:0
#define csr_D5ACSMStartAddrVal24_BITS   7:0
#define csr_D5ACSMStartAddrVal24_MSB  7
#define csr_D5ACSMStartAddrVal24_LSB  0
#define csr_D5ACSMStartAddrVal24_MASK 0xff
#define csr_D5ACSMStopAddrVal24_RANGE  15:8
#define csr_D5ACSMStopAddrVal24_BITS   7:0
#define csr_D5ACSMStopAddrVal24_MSB  15
#define csr_D5ACSMStopAddrVal24_LSB  8
#define csr_D5ACSMStopAddrVal24_MASK 0xff00
#define csr_SequenceReg0b16s0_RANGE  15:0
#define csr_SequenceReg0b16s0_BITS   15:0
#define csr_SequenceReg0b16s0_MSB  15
#define csr_SequenceReg0b16s0_LSB  0
#define csr_SequenceReg0b16s0_MASK 0xffff
#define csr_SequenceReg0b101s1_RANGE  15:0
#define csr_SequenceReg0b101s1_BITS   15:0
#define csr_SequenceReg0b101s1_MSB  15
#define csr_SequenceReg0b101s1_LSB  0
#define csr_SequenceReg0b101s1_MASK 0xffff
#define csr_AcsmSeq2x25_RANGE  15:0
#define csr_AcsmSeq2x25_BITS   15:0
#define csr_AcsmSeq2x25_MSB  15
#define csr_AcsmSeq2x25_LSB  0
#define csr_AcsmSeq2x25_MASK 0xffff
#define csr_AcsmDdrAdrx15x0x25_RANGE  15:0
#define csr_AcsmDdrAdrx15x0x25_BITS   15:0
#define csr_AcsmDdrAdrx15x0x25_MSB  15
#define csr_AcsmDdrAdrx15x0x25_LSB  0
#define csr_AcsmDdrAdrx15x0x25_MASK 0xffff
#define csr_RxFifoVisibility_RANGE  5:0
#define csr_RxFifoVisibility_BITS   5:0
#define csr_RxFifoVisibility_MSB  5
#define csr_RxFifoVisibility_LSB  0
#define csr_RxFifoVisibility_MASK 0x3f
#define csr_RxFifoVisRdPtr_RANGE  4:0
#define csr_RxFifoVisRdPtr_BITS   4:0
#define csr_RxFifoVisRdPtr_MSB  4
#define csr_RxFifoVisRdPtr_LSB  0
#define csr_RxFifoVisRdPtr_MASK 0x1f
#define csr_RxFifoVisRdEn_RANGE  5:5
#define csr_RxFifoVisRdEn_BITS   0:0
#define csr_RxFifoVisRdEn_MSB  5
#define csr_RxFifoVisRdEn_LSB  5
#define csr_RxFifoVisRdEn_MASK 0x20
#define csr_D5ACSMPtrXlat25_RANGE  15:0
#define csr_D5ACSMPtrXlat25_BITS   15:0
#define csr_D5ACSMPtrXlat25_MSB  15
#define csr_D5ACSMPtrXlat25_LSB  0
#define csr_D5ACSMPtrXlat25_MASK 0xffff
#define csr_D5ACSMStartAddrVal25_RANGE  7:0
#define csr_D5ACSMStartAddrVal25_BITS   7:0
#define csr_D5ACSMStartAddrVal25_MSB  7
#define csr_D5ACSMStartAddrVal25_LSB  0
#define csr_D5ACSMStartAddrVal25_MASK 0xff
#define csr_D5ACSMStopAddrVal25_RANGE  15:8
#define csr_D5ACSMStopAddrVal25_BITS   7:0
#define csr_D5ACSMStopAddrVal25_MSB  15
#define csr_D5ACSMStopAddrVal25_LSB  8
#define csr_D5ACSMStopAddrVal25_MASK 0xff00
#define csr_SequenceReg0b16s1_RANGE  15:0
#define csr_SequenceReg0b16s1_BITS   15:0
#define csr_SequenceReg0b16s1_MSB  15
#define csr_SequenceReg0b16s1_LSB  0
#define csr_SequenceReg0b16s1_MASK 0xffff
#define csr_SequenceReg0b101s2_RANGE  8:0
#define csr_SequenceReg0b101s2_BITS   8:0
#define csr_SequenceReg0b101s2_MSB  8
#define csr_SequenceReg0b101s2_LSB  0
#define csr_SequenceReg0b101s2_MASK 0x1ff
#define csr_AcsmSeq2x26_RANGE  15:0
#define csr_AcsmSeq2x26_BITS   15:0
#define csr_AcsmSeq2x26_MSB  15
#define csr_AcsmSeq2x26_LSB  0
#define csr_AcsmSeq2x26_MASK 0xffff
#define csr_AcsmDdrAdrx15x0x26_RANGE  15:0
#define csr_AcsmDdrAdrx15x0x26_BITS   15:0
#define csr_AcsmDdrAdrx15x0x26_MSB  15
#define csr_AcsmDdrAdrx15x0x26_LSB  0
#define csr_AcsmDdrAdrx15x0x26_MASK 0xffff
#define csr_RxFifoContentsDQ3210_RANGE  15:0
#define csr_RxFifoContentsDQ3210_BITS   15:0
#define csr_RxFifoContentsDQ3210_MSB  15
#define csr_RxFifoContentsDQ3210_LSB  0
#define csr_RxFifoContentsDQ3210_MASK 0xffff
#define csr_D5ACSMPtrXlat26_RANGE  15:0
#define csr_D5ACSMPtrXlat26_BITS   15:0
#define csr_D5ACSMPtrXlat26_MSB  15
#define csr_D5ACSMPtrXlat26_LSB  0
#define csr_D5ACSMPtrXlat26_MASK 0xffff
#define csr_D5ACSMStartAddrVal26_RANGE  7:0
#define csr_D5ACSMStartAddrVal26_BITS   7:0
#define csr_D5ACSMStartAddrVal26_MSB  7
#define csr_D5ACSMStartAddrVal26_LSB  0
#define csr_D5ACSMStartAddrVal26_MASK 0xff
#define csr_D5ACSMStopAddrVal26_RANGE  15:8
#define csr_D5ACSMStopAddrVal26_BITS   7:0
#define csr_D5ACSMStopAddrVal26_MSB  15
#define csr_D5ACSMStopAddrVal26_LSB  8
#define csr_D5ACSMStopAddrVal26_MASK 0xff00
#define csr_SequenceReg0b16s2_RANGE  8:0
#define csr_SequenceReg0b16s2_BITS   8:0
#define csr_SequenceReg0b16s2_MSB  8
#define csr_SequenceReg0b16s2_LSB  0
#define csr_SequenceReg0b16s2_MASK 0x1ff
#define csr_SequenceReg0b102s0_RANGE  15:0
#define csr_SequenceReg0b102s0_BITS   15:0
#define csr_SequenceReg0b102s0_MSB  15
#define csr_SequenceReg0b102s0_LSB  0
#define csr_SequenceReg0b102s0_MASK 0xffff
#define csr_MAlertControl_RANGE  15:0
#define csr_MAlertControl_BITS   15:0
#define csr_MAlertControl_MSB  15
#define csr_MAlertControl_LSB  0
#define csr_MAlertControl_MASK 0xffff
#define csr_MalertControlReserved70_RANGE  7:0
#define csr_MalertControlReserved70_BITS   7:0
#define csr_MalertControlReserved70_MSB  7
#define csr_MalertControlReserved70_LSB  0
#define csr_MalertControlReserved70_MASK 0xff
#define csr_MTESTPuStrenReserved118_RANGE  11:8
#define csr_MTESTPuStrenReserved118_BITS   3:0
#define csr_MTESTPuStrenReserved118_MSB  11
#define csr_MTESTPuStrenReserved118_LSB  8
#define csr_MTESTPuStrenReserved118_MASK 0xf00
#define csr_MalertControlReserved12_RANGE  12:12
#define csr_MalertControlReserved12_BITS   0:0
#define csr_MalertControlReserved12_MSB  12
#define csr_MalertControlReserved12_LSB  12
#define csr_MalertControlReserved12_MASK 0x1000
#define csr_MALERTRxEn_RANGE  13:13
#define csr_MALERTRxEn_BITS   0:0
#define csr_MALERTRxEn_MSB  13
#define csr_MALERTRxEn_LSB  13
#define csr_MALERTRxEn_MASK 0x2000
#define csr_MALERTDisableVal_RANGE  14:14
#define csr_MALERTDisableVal_BITS   0:0
#define csr_MALERTDisableVal_MSB  14
#define csr_MALERTDisableVal_LSB  14
#define csr_MALERTDisableVal_MASK 0x4000
#define csr_MALERTForceError_RANGE  15:15
#define csr_MALERTForceError_BITS   0:0
#define csr_MALERTForceError_MSB  15
#define csr_MALERTForceError_LSB  15
#define csr_MALERTForceError_MASK 0x8000
#define csr_AcsmSeq2x27_RANGE  15:0
#define csr_AcsmSeq2x27_BITS   15:0
#define csr_AcsmSeq2x27_MSB  15
#define csr_AcsmSeq2x27_LSB  0
#define csr_AcsmSeq2x27_MASK 0xffff
#define csr_AcsmDdrAdrx15x0x27_RANGE  15:0
#define csr_AcsmDdrAdrx15x0x27_BITS   15:0
#define csr_AcsmDdrAdrx15x0x27_MSB  15
#define csr_AcsmDdrAdrx15x0x27_LSB  0
#define csr_AcsmDdrAdrx15x0x27_MASK 0xffff
#define csr_RxFifoContentsDQ7654_RANGE  15:0
#define csr_RxFifoContentsDQ7654_BITS   15:0
#define csr_RxFifoContentsDQ7654_MSB  15
#define csr_RxFifoContentsDQ7654_LSB  0
#define csr_RxFifoContentsDQ7654_MASK 0xffff
#define csr_D5ACSMPtrXlat27_RANGE  15:0
#define csr_D5ACSMPtrXlat27_BITS   15:0
#define csr_D5ACSMPtrXlat27_MSB  15
#define csr_D5ACSMPtrXlat27_LSB  0
#define csr_D5ACSMPtrXlat27_MASK 0xffff
#define csr_D5ACSMStartAddrVal27_RANGE  7:0
#define csr_D5ACSMStartAddrVal27_BITS   7:0
#define csr_D5ACSMStartAddrVal27_MSB  7
#define csr_D5ACSMStartAddrVal27_LSB  0
#define csr_D5ACSMStartAddrVal27_MASK 0xff
#define csr_D5ACSMStopAddrVal27_RANGE  15:8
#define csr_D5ACSMStopAddrVal27_BITS   7:0
#define csr_D5ACSMStopAddrVal27_MSB  15
#define csr_D5ACSMStopAddrVal27_LSB  8
#define csr_D5ACSMStopAddrVal27_MASK 0xff00
#define csr_SequenceReg0b17s0_RANGE  15:0
#define csr_SequenceReg0b17s0_BITS   15:0
#define csr_SequenceReg0b17s0_MSB  15
#define csr_SequenceReg0b17s0_LSB  0
#define csr_SequenceReg0b17s0_MASK 0xffff
#define csr_SequenceReg0b102s1_RANGE  15:0
#define csr_SequenceReg0b102s1_BITS   15:0
#define csr_SequenceReg0b102s1_MSB  15
#define csr_SequenceReg0b102s1_LSB  0
#define csr_SequenceReg0b102s1_MASK 0xffff
#define csr_AcsmSeq2x28_RANGE  15:0
#define csr_AcsmSeq2x28_BITS   15:0
#define csr_AcsmSeq2x28_MSB  15
#define csr_AcsmSeq2x28_LSB  0
#define csr_AcsmSeq2x28_MASK 0xffff
#define csr_AcsmDdrAdrx15x0x28_RANGE  15:0
#define csr_AcsmDdrAdrx15x0x28_BITS   15:0
#define csr_AcsmDdrAdrx15x0x28_MSB  15
#define csr_AcsmDdrAdrx15x0x28_LSB  0
#define csr_AcsmDdrAdrx15x0x28_MASK 0xffff
#define csr_RxFifoContentsDBI_RANGE  3:0
#define csr_RxFifoContentsDBI_BITS   3:0
#define csr_RxFifoContentsDBI_MSB  3
#define csr_RxFifoContentsDBI_LSB  0
#define csr_RxFifoContentsDBI_MASK 0xf
#define csr_D5ACSMPtrXlat28_RANGE  15:0
#define csr_D5ACSMPtrXlat28_BITS   15:0
#define csr_D5ACSMPtrXlat28_MSB  15
#define csr_D5ACSMPtrXlat28_LSB  0
#define csr_D5ACSMPtrXlat28_MASK 0xffff
#define csr_D5ACSMStartAddrVal28_RANGE  7:0
#define csr_D5ACSMStartAddrVal28_BITS   7:0
#define csr_D5ACSMStartAddrVal28_MSB  7
#define csr_D5ACSMStartAddrVal28_LSB  0
#define csr_D5ACSMStartAddrVal28_MASK 0xff
#define csr_D5ACSMStopAddrVal28_RANGE  15:8
#define csr_D5ACSMStopAddrVal28_BITS   7:0
#define csr_D5ACSMStopAddrVal28_MSB  15
#define csr_D5ACSMStopAddrVal28_LSB  8
#define csr_D5ACSMStopAddrVal28_MASK 0xff00
#define csr_PhyInLP2En_RANGE  0:0
#define csr_PhyInLP2En_BITS   0:0
#define csr_PhyInLP2En_MSB  0
#define csr_PhyInLP2En_LSB  0
#define csr_PhyInLP2En_MASK 0x1
#define csr_SequenceReg0b17s1_RANGE  15:0
#define csr_SequenceReg0b17s1_BITS   15:0
#define csr_SequenceReg0b17s1_MSB  15
#define csr_SequenceReg0b17s1_LSB  0
#define csr_SequenceReg0b17s1_MASK 0xffff
#define csr_SequenceReg0b102s2_RANGE  8:0
#define csr_SequenceReg0b102s2_BITS   8:0
#define csr_SequenceReg0b102s2_MSB  8
#define csr_SequenceReg0b102s2_LSB  0
#define csr_SequenceReg0b102s2_MASK 0x1ff
#define csr_AcsmSeq2x29_RANGE  15:0
#define csr_AcsmSeq2x29_BITS   15:0
#define csr_AcsmSeq2x29_MSB  15
#define csr_AcsmSeq2x29_LSB  0
#define csr_AcsmSeq2x29_MASK 0xffff
#define csr_AcsmDdrAdrx15x0x29_RANGE  15:0
#define csr_AcsmDdrAdrx15x0x29_BITS   15:0
#define csr_AcsmDdrAdrx15x0x29_MSB  15
#define csr_AcsmDdrAdrx15x0x29_LSB  0
#define csr_AcsmDdrAdrx15x0x29_MASK 0xffff
#define csr_D5ACSMPtrXlat29_RANGE  15:0
#define csr_D5ACSMPtrXlat29_BITS   15:0
#define csr_D5ACSMPtrXlat29_MSB  15
#define csr_D5ACSMPtrXlat29_LSB  0
#define csr_D5ACSMPtrXlat29_MASK 0xffff
#define csr_D5ACSMStartAddrVal29_RANGE  7:0
#define csr_D5ACSMStartAddrVal29_BITS   7:0
#define csr_D5ACSMStartAddrVal29_MSB  7
#define csr_D5ACSMStartAddrVal29_LSB  0
#define csr_D5ACSMStartAddrVal29_MASK 0xff
#define csr_D5ACSMStopAddrVal29_RANGE  15:8
#define csr_D5ACSMStopAddrVal29_BITS   7:0
#define csr_D5ACSMStopAddrVal29_MSB  15
#define csr_D5ACSMStopAddrVal29_LSB  8
#define csr_D5ACSMStopAddrVal29_MASK 0xff00
#define csr_SequenceReg0b17s2_RANGE  8:0
#define csr_SequenceReg0b17s2_BITS   8:0
#define csr_SequenceReg0b17s2_MSB  8
#define csr_SequenceReg0b17s2_LSB  0
#define csr_SequenceReg0b17s2_MASK 0x1ff
#define csr_SequenceReg0b103s0_RANGE  15:0
#define csr_SequenceReg0b103s0_BITS   15:0
#define csr_SequenceReg0b103s0_MSB  15
#define csr_SequenceReg0b103s0_LSB  0
#define csr_SequenceReg0b103s0_MASK 0xffff
#define csr_AcsmSeq2x30_RANGE  15:0
#define csr_AcsmSeq2x30_BITS   15:0
#define csr_AcsmSeq2x30_MSB  15
#define csr_AcsmSeq2x30_LSB  0
#define csr_AcsmSeq2x30_MASK 0xffff
#define csr_AcsmDdrAdrx15x0x30_RANGE  15:0
#define csr_AcsmDdrAdrx15x0x30_BITS   15:0
#define csr_AcsmDdrAdrx15x0x30_MSB  15
#define csr_AcsmDdrAdrx15x0x30_LSB  0
#define csr_AcsmDdrAdrx15x0x30_MASK 0xffff
#define csr_D5ACSMPtrXlat30_RANGE  15:0
#define csr_D5ACSMPtrXlat30_BITS   15:0
#define csr_D5ACSMPtrXlat30_MSB  15
#define csr_D5ACSMPtrXlat30_LSB  0
#define csr_D5ACSMPtrXlat30_MASK 0xffff
#define csr_D5ACSMStartAddrVal30_RANGE  7:0
#define csr_D5ACSMStartAddrVal30_BITS   7:0
#define csr_D5ACSMStartAddrVal30_MSB  7
#define csr_D5ACSMStartAddrVal30_LSB  0
#define csr_D5ACSMStartAddrVal30_MASK 0xff
#define csr_D5ACSMStopAddrVal30_RANGE  15:8
#define csr_D5ACSMStopAddrVal30_BITS   7:0
#define csr_D5ACSMStopAddrVal30_MSB  15
#define csr_D5ACSMStopAddrVal30_LSB  8
#define csr_D5ACSMStopAddrVal30_MASK 0xff00
#define csr_SequenceReg0b18s0_RANGE  15:0
#define csr_SequenceReg0b18s0_BITS   15:0
#define csr_SequenceReg0b18s0_MSB  15
#define csr_SequenceReg0b18s0_LSB  0
#define csr_SequenceReg0b18s0_MASK 0xffff
#define csr_SequenceReg0b103s1_RANGE  15:0
#define csr_SequenceReg0b103s1_BITS   15:0
#define csr_SequenceReg0b103s1_MSB  15
#define csr_SequenceReg0b103s1_LSB  0
#define csr_SequenceReg0b103s1_MASK 0xffff
#define csr_AcsmSeq2x31_RANGE  15:0
#define csr_AcsmSeq2x31_BITS   15:0
#define csr_AcsmSeq2x31_MSB  15
#define csr_AcsmSeq2x31_LSB  0
#define csr_AcsmSeq2x31_MASK 0xffff
#define csr_AcsmDdrAdrx15x0x31_RANGE  15:0
#define csr_AcsmDdrAdrx15x0x31_BITS   15:0
#define csr_AcsmDdrAdrx15x0x31_MSB  15
#define csr_AcsmDdrAdrx15x0x31_LSB  0
#define csr_AcsmDdrAdrx15x0x31_MASK 0xffff
#define csr_TxSlewRate_RANGE  14:0
#define csr_TxSlewRate_BITS   14:0
#define csr_TxSlewRate_MSB  14
#define csr_TxSlewRate_LSB  0
#define csr_TxSlewRate_MASK 0x7fff
#define csr_CsrTxSrc_RANGE  7:0
#define csr_CsrTxSrc_BITS   7:0
#define csr_CsrTxSrc_MSB  7
#define csr_CsrTxSrc_LSB  0
#define csr_CsrTxSrc_MASK 0xff
#define csr_TxPreDrvMode_RANGE  10:8
#define csr_TxPreDrvMode_BITS   2:0
#define csr_TxPreDrvMode_MSB  10
#define csr_TxPreDrvMode_LSB  8
#define csr_TxPreDrvMode_MASK 0x700
#define csr_TxChargeCancel_RANGE  14:11
#define csr_TxChargeCancel_BITS   3:0
#define csr_TxChargeCancel_MSB  14
#define csr_TxChargeCancel_LSB  11
#define csr_TxChargeCancel_MASK 0x7800
#define csr_D5ACSMPtrXlat31_RANGE  15:0
#define csr_D5ACSMPtrXlat31_BITS   15:0
#define csr_D5ACSMPtrXlat31_MSB  15
#define csr_D5ACSMPtrXlat31_LSB  0
#define csr_D5ACSMPtrXlat31_MASK 0xffff
#define csr_D5ACSMStartAddrVal31_RANGE  7:0
#define csr_D5ACSMStartAddrVal31_BITS   7:0
#define csr_D5ACSMStartAddrVal31_MSB  7
#define csr_D5ACSMStartAddrVal31_LSB  0
#define csr_D5ACSMStartAddrVal31_MASK 0xff
#define csr_D5ACSMStopAddrVal31_RANGE  15:8
#define csr_D5ACSMStopAddrVal31_BITS   7:0
#define csr_D5ACSMStopAddrVal31_MSB  15
#define csr_D5ACSMStopAddrVal31_LSB  8
#define csr_D5ACSMStopAddrVal31_MASK 0xff00
#define csr_AnibRcvControl0_RANGE  7:0
#define csr_AnibRcvControl0_BITS   7:0
#define csr_AnibRcvControl0_MSB  7
#define csr_AnibRcvControl0_LSB  0
#define csr_AnibRcvControl0_MASK 0xff
#define csr_AnibRcvSel0_RANGE  5:0
#define csr_AnibRcvSel0_BITS   5:0
#define csr_AnibRcvSel0_MSB  5
#define csr_AnibRcvSel0_LSB  0
#define csr_AnibRcvSel0_MASK 0x3f
#define csr_AnibRcvEn0_RANGE  6:6
#define csr_AnibRcvEn0_BITS   0:0
#define csr_AnibRcvEn0_MSB  6
#define csr_AnibRcvEn0_LSB  6
#define csr_AnibRcvEn0_MASK 0x40
#define csr_AnibRcvSErrEn0_RANGE  7:7
#define csr_AnibRcvSErrEn0_BITS   0:0
#define csr_AnibRcvSErrEn0_MSB  7
#define csr_AnibRcvSErrEn0_LSB  7
#define csr_AnibRcvSErrEn0_MASK 0x80
#define csr_PrbsGenCtl_RANGE  6:0
#define csr_PrbsGenCtl_BITS   6:0
#define csr_PrbsGenCtl_MSB  6
#define csr_PrbsGenCtl_LSB  0
#define csr_PrbsGenCtl_MASK 0x7f
#define csr_PpgcMode_RANGE  0:0
#define csr_PpgcMode_BITS   0:0
#define csr_PpgcMode_MSB  0
#define csr_PpgcMode_LSB  0
#define csr_PpgcMode_MASK 0x1
#define csr_PpgcDmMode_RANGE  1:1
#define csr_PpgcDmMode_BITS   0:0
#define csr_PpgcDmMode_MSB  1
#define csr_PpgcDmMode_LSB  1
#define csr_PpgcDmMode_MASK 0x2
#define csr_PpgcLdffMode_RANGE  2:2
#define csr_PpgcLdffMode_BITS   0:0
#define csr_PpgcLdffMode_MSB  2
#define csr_PpgcLdffMode_LSB  2
#define csr_PpgcLdffMode_MASK 0x4
#define csr_PpgcSel23bPrbs_RANGE  3:3
#define csr_PpgcSel23bPrbs_BITS   0:0
#define csr_PpgcSel23bPrbs_MSB  3
#define csr_PpgcSel23bPrbs_LSB  3
#define csr_PpgcSel23bPrbs_MASK 0x8
#define csr_PpgcPatAdv_RANGE  5:4
#define csr_PpgcPatAdv_BITS   1:0
#define csr_PpgcPatAdv_MSB  5
#define csr_PpgcPatAdv_LSB  4
#define csr_PpgcPatAdv_MASK 0x30
#define csr_PpgcEnbPatStressMode_RANGE  6:6
#define csr_PpgcEnbPatStressMode_BITS   0:0
#define csr_PpgcEnbPatStressMode_MSB  6
#define csr_PpgcEnbPatStressMode_LSB  6
#define csr_PpgcEnbPatStressMode_MASK 0x40
#define csr_SequenceReg0b18s1_RANGE  15:0
#define csr_SequenceReg0b18s1_BITS   15:0
#define csr_SequenceReg0b18s1_MSB  15
#define csr_SequenceReg0b18s1_LSB  0
#define csr_SequenceReg0b18s1_MASK 0xffff
#define csr_SequenceReg0b103s2_RANGE  8:0
#define csr_SequenceReg0b103s2_BITS   8:0
#define csr_SequenceReg0b103s2_MSB  8
#define csr_SequenceReg0b103s2_LSB  0
#define csr_SequenceReg0b103s2_MASK 0x1ff
#define csr_MemResetL_RANGE  1:0
#define csr_MemResetL_BITS   1:0
#define csr_MemResetL_MSB  1
#define csr_MemResetL_LSB  0
#define csr_MemResetL_MASK 0x3
#define csr_MemResetLValue_RANGE  0:0
#define csr_MemResetLValue_BITS   0:0
#define csr_MemResetLValue_MSB  0
#define csr_MemResetLValue_LSB  0
#define csr_MemResetLValue_MASK 0x1
#define csr_ProtectMemReset_RANGE  1:1
#define csr_ProtectMemReset_BITS   0:0
#define csr_ProtectMemReset_MSB  1
#define csr_ProtectMemReset_LSB  1
#define csr_ProtectMemReset_MASK 0x2
#define csr_AcsmSeq3x0_RANGE  15:0
#define csr_AcsmSeq3x0_BITS   15:0
#define csr_AcsmSeq3x0_MSB  15
#define csr_AcsmSeq3x0_LSB  0
#define csr_AcsmSeq3x0_MASK 0xffff
#define csr_AcsmCmdRepCnt0_RANGE  7:0
#define csr_AcsmCmdRepCnt0_BITS   7:0
#define csr_AcsmCmdRepCnt0_MSB  7
#define csr_AcsmCmdRepCnt0_LSB  0
#define csr_AcsmCmdRepCnt0_MASK 0xff
#define csr_AcsmAdrAdv0_RANGE  9:8
#define csr_AcsmAdrAdv0_BITS   1:0
#define csr_AcsmAdrAdv0_MSB  9
#define csr_AcsmAdrAdv0_LSB  8
#define csr_AcsmAdrAdv0_MASK 0x300
#define csr_AcsmBnkAdv0_RANGE  11:10
#define csr_AcsmBnkAdv0_BITS   1:0
#define csr_AcsmBnkAdv0_MSB  11
#define csr_AcsmBnkAdv0_LSB  10
#define csr_AcsmBnkAdv0_MASK 0xc00
#define csr_AcsmAdrSelLoad0_RANGE  13:12
#define csr_AcsmAdrSelLoad0_BITS   1:0
#define csr_AcsmAdrSelLoad0_MSB  13
#define csr_AcsmAdrSelLoad0_LSB  12
#define csr_AcsmAdrSelLoad0_MASK 0x3000
#define csr_AcsmBnkSelLoad0_RANGE  14:14
#define csr_AcsmBnkSelLoad0_BITS   0:0
#define csr_AcsmBnkSelLoad0_MSB  14
#define csr_AcsmBnkSelLoad0_LSB  14
#define csr_AcsmBnkSelLoad0_MASK 0x4000
#define csr_AcsmLongBubble0_RANGE  15:15
#define csr_AcsmLongBubble0_BITS   0:0
#define csr_AcsmLongBubble0_MSB  15
#define csr_AcsmLongBubble0_LSB  15
#define csr_AcsmLongBubble0_MASK 0x8000
#define csr_VrefDAC3_RANGE  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (6:0) : (7:0))) : (6:0))
#define csr_VrefDAC3_BITS   ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (6:0) : (7:0))) : (6:0))
#define csr_VrefDAC3_MSB  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (6) : (7))) : (6))
#define csr_VrefDAC3_LSB  0
#define csr_VrefDAC3_MASK ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (0x7f) : (0xff))) : (0x7f))
#define csr_D5ACSMPtrXlat32_RANGE  15:0
#define csr_D5ACSMPtrXlat32_BITS   15:0
#define csr_D5ACSMPtrXlat32_MSB  15
#define csr_D5ACSMPtrXlat32_LSB  0
#define csr_D5ACSMPtrXlat32_MASK 0xffff
#define csr_D5ACSMStartAddrVal32_RANGE  7:0
#define csr_D5ACSMStartAddrVal32_BITS   7:0
#define csr_D5ACSMStartAddrVal32_MSB  7
#define csr_D5ACSMStartAddrVal32_LSB  0
#define csr_D5ACSMStartAddrVal32_MASK 0xff
#define csr_D5ACSMStopAddrVal32_RANGE  15:8
#define csr_D5ACSMStopAddrVal32_BITS   7:0
#define csr_D5ACSMStopAddrVal32_MSB  15
#define csr_D5ACSMStopAddrVal32_LSB  8
#define csr_D5ACSMStopAddrVal32_MASK 0xff00
#define csr_AnibRcvControl1_RANGE  7:0
#define csr_AnibRcvControl1_BITS   7:0
#define csr_AnibRcvControl1_MSB  7
#define csr_AnibRcvControl1_LSB  0
#define csr_AnibRcvControl1_MASK 0xff
#define csr_AnibRcvSel1_RANGE  5:0
#define csr_AnibRcvSel1_BITS   5:0
#define csr_AnibRcvSel1_MSB  5
#define csr_AnibRcvSel1_LSB  0
#define csr_AnibRcvSel1_MASK 0x3f
#define csr_AnibRcvEn1_RANGE  6:6
#define csr_AnibRcvEn1_BITS   0:0
#define csr_AnibRcvEn1_MSB  6
#define csr_AnibRcvEn1_LSB  6
#define csr_AnibRcvEn1_MASK 0x40
#define csr_AnibRcvSErrEn1_RANGE  7:7
#define csr_AnibRcvSErrEn1_BITS   0:0
#define csr_AnibRcvSErrEn1_MSB  7
#define csr_AnibRcvSErrEn1_LSB  7
#define csr_AnibRcvSErrEn1_MASK 0x80
#define csr_PrbsGenStateLo_RANGE  15:0
#define csr_PrbsGenStateLo_BITS   15:0
#define csr_PrbsGenStateLo_MSB  15
#define csr_PrbsGenStateLo_LSB  0
#define csr_PrbsGenStateLo_MASK 0xffff
#define csr_SequenceReg0b18s2_RANGE  8:0
#define csr_SequenceReg0b18s2_BITS   8:0
#define csr_SequenceReg0b18s2_MSB  8
#define csr_SequenceReg0b18s2_LSB  0
#define csr_SequenceReg0b18s2_MASK 0x1ff
#define csr_SequenceReg0b104s0_RANGE  15:0
#define csr_SequenceReg0b104s0_BITS   15:0
#define csr_SequenceReg0b104s0_MSB  15
#define csr_SequenceReg0b104s0_LSB  0
#define csr_SequenceReg0b104s0_MASK 0xffff
#define csr_AcsmSeq3x1_RANGE  15:0
#define csr_AcsmSeq3x1_BITS   15:0
#define csr_AcsmSeq3x1_MSB  15
#define csr_AcsmSeq3x1_LSB  0
#define csr_AcsmSeq3x1_MASK 0xffff
#define csr_AcsmCmdRepCnt1_RANGE  7:0
#define csr_AcsmCmdRepCnt1_BITS   7:0
#define csr_AcsmCmdRepCnt1_MSB  7
#define csr_AcsmCmdRepCnt1_LSB  0
#define csr_AcsmCmdRepCnt1_MASK 0xff
#define csr_AcsmAdrAdv1_RANGE  9:8
#define csr_AcsmAdrAdv1_BITS   1:0
#define csr_AcsmAdrAdv1_MSB  9
#define csr_AcsmAdrAdv1_LSB  8
#define csr_AcsmAdrAdv1_MASK 0x300
#define csr_AcsmBnkAdv1_RANGE  11:10
#define csr_AcsmBnkAdv1_BITS   1:0
#define csr_AcsmBnkAdv1_MSB  11
#define csr_AcsmBnkAdv1_LSB  10
#define csr_AcsmBnkAdv1_MASK 0xc00
#define csr_AcsmAdrSelLoad1_RANGE  13:12
#define csr_AcsmAdrSelLoad1_BITS   1:0
#define csr_AcsmAdrSelLoad1_MSB  13
#define csr_AcsmAdrSelLoad1_LSB  12
#define csr_AcsmAdrSelLoad1_MASK 0x3000
#define csr_AcsmBnkSelLoad1_RANGE  14:14
#define csr_AcsmBnkSelLoad1_BITS   0:0
#define csr_AcsmBnkSelLoad1_MSB  14
#define csr_AcsmBnkSelLoad1_LSB  14
#define csr_AcsmBnkSelLoad1_MASK 0x4000
#define csr_AcsmLongBubble1_RANGE  15:15
#define csr_AcsmLongBubble1_BITS   0:0
#define csr_AcsmLongBubble1_MSB  15
#define csr_AcsmLongBubble1_LSB  15
#define csr_AcsmLongBubble1_MASK 0x8000
#define csr_D5ACSMPtrXlat33_RANGE  15:0
#define csr_D5ACSMPtrXlat33_BITS   15:0
#define csr_D5ACSMPtrXlat33_MSB  15
#define csr_D5ACSMPtrXlat33_LSB  0
#define csr_D5ACSMPtrXlat33_MASK 0xffff
#define csr_D5ACSMStartAddrVal33_RANGE  7:0
#define csr_D5ACSMStartAddrVal33_BITS   7:0
#define csr_D5ACSMStartAddrVal33_MSB  7
#define csr_D5ACSMStartAddrVal33_LSB  0
#define csr_D5ACSMStartAddrVal33_MASK 0xff
#define csr_D5ACSMStopAddrVal33_RANGE  15:8
#define csr_D5ACSMStopAddrVal33_BITS   7:0
#define csr_D5ACSMStopAddrVal33_MSB  15
#define csr_D5ACSMStopAddrVal33_LSB  8
#define csr_D5ACSMStopAddrVal33_MASK 0xff00
#define csr_AnibRcvControl2_RANGE  7:0
#define csr_AnibRcvControl2_BITS   7:0
#define csr_AnibRcvControl2_MSB  7
#define csr_AnibRcvControl2_LSB  0
#define csr_AnibRcvControl2_MASK 0xff
#define csr_AnibRcvSel2_RANGE  5:0
#define csr_AnibRcvSel2_BITS   5:0
#define csr_AnibRcvSel2_MSB  5
#define csr_AnibRcvSel2_LSB  0
#define csr_AnibRcvSel2_MASK 0x3f
#define csr_AnibRcvEn2_RANGE  6:6
#define csr_AnibRcvEn2_BITS   0:0
#define csr_AnibRcvEn2_MSB  6
#define csr_AnibRcvEn2_LSB  6
#define csr_AnibRcvEn2_MASK 0x40
#define csr_AnibRcvSErrEn2_RANGE  7:7
#define csr_AnibRcvSErrEn2_BITS   0:0
#define csr_AnibRcvSErrEn2_MSB  7
#define csr_AnibRcvSErrEn2_LSB  7
#define csr_AnibRcvSErrEn2_MASK 0x80
#define csr_TrainingIncDecDtsmEn_RANGE  8:0
#define csr_TrainingIncDecDtsmEn_BITS   8:0
#define csr_TrainingIncDecDtsmEn_MSB  8
#define csr_TrainingIncDecDtsmEn_LSB  0
#define csr_TrainingIncDecDtsmEn_MASK 0x1ff
#define csr_PrbsGenStateHi_RANGE  6:0
#define csr_PrbsGenStateHi_BITS   6:0
#define csr_PrbsGenStateHi_MSB  6
#define csr_PrbsGenStateHi_LSB  0
#define csr_PrbsGenStateHi_MASK 0x7f
#define csr_SequenceReg0b19s0_RANGE  15:0
#define csr_SequenceReg0b19s0_BITS   15:0
#define csr_SequenceReg0b19s0_MSB  15
#define csr_SequenceReg0b19s0_LSB  0
#define csr_SequenceReg0b19s0_MASK 0xffff
#define csr_SequenceReg0b104s1_RANGE  15:0
#define csr_SequenceReg0b104s1_BITS   15:0
#define csr_SequenceReg0b104s1_MSB  15
#define csr_SequenceReg0b104s1_LSB  0
#define csr_SequenceReg0b104s1_MASK 0xffff
#define csr_AcsmSeq3x2_RANGE  15:0
#define csr_AcsmSeq3x2_BITS   15:0
#define csr_AcsmSeq3x2_MSB  15
#define csr_AcsmSeq3x2_LSB  0
#define csr_AcsmSeq3x2_MASK 0xffff
#define csr_AcsmCmdRepCnt2_RANGE  7:0
#define csr_AcsmCmdRepCnt2_BITS   7:0
#define csr_AcsmCmdRepCnt2_MSB  7
#define csr_AcsmCmdRepCnt2_LSB  0
#define csr_AcsmCmdRepCnt2_MASK 0xff
#define csr_AcsmAdrAdv2_RANGE  9:8
#define csr_AcsmAdrAdv2_BITS   1:0
#define csr_AcsmAdrAdv2_MSB  9
#define csr_AcsmAdrAdv2_LSB  8
#define csr_AcsmAdrAdv2_MASK 0x300
#define csr_AcsmBnkAdv2_RANGE  11:10
#define csr_AcsmBnkAdv2_BITS   1:0
#define csr_AcsmBnkAdv2_MSB  11
#define csr_AcsmBnkAdv2_LSB  10
#define csr_AcsmBnkAdv2_MASK 0xc00
#define csr_AcsmAdrSelLoad2_RANGE  13:12
#define csr_AcsmAdrSelLoad2_BITS   1:0
#define csr_AcsmAdrSelLoad2_MSB  13
#define csr_AcsmAdrSelLoad2_LSB  12
#define csr_AcsmAdrSelLoad2_MASK 0x3000
#define csr_AcsmBnkSelLoad2_RANGE  14:14
#define csr_AcsmBnkSelLoad2_BITS   0:0
#define csr_AcsmBnkSelLoad2_MSB  14
#define csr_AcsmBnkSelLoad2_LSB  14
#define csr_AcsmBnkSelLoad2_MASK 0x4000
#define csr_AcsmLongBubble2_RANGE  15:15
#define csr_AcsmLongBubble2_BITS   0:0
#define csr_AcsmLongBubble2_MSB  15
#define csr_AcsmLongBubble2_LSB  15
#define csr_AcsmLongBubble2_MASK 0x8000
#define csr_D5ACSMPtrXlat34_RANGE  15:0
#define csr_D5ACSMPtrXlat34_BITS   15:0
#define csr_D5ACSMPtrXlat34_MSB  15
#define csr_D5ACSMPtrXlat34_LSB  0
#define csr_D5ACSMPtrXlat34_MASK 0xffff
#define csr_D5ACSMStartAddrVal34_RANGE  7:0
#define csr_D5ACSMStartAddrVal34_BITS   7:0
#define csr_D5ACSMStartAddrVal34_MSB  7
#define csr_D5ACSMStartAddrVal34_LSB  0
#define csr_D5ACSMStartAddrVal34_MASK 0xff
#define csr_D5ACSMStopAddrVal34_RANGE  15:8
#define csr_D5ACSMStopAddrVal34_BITS   7:0
#define csr_D5ACSMStopAddrVal34_MSB  15
#define csr_D5ACSMStopAddrVal34_LSB  8
#define csr_D5ACSMStopAddrVal34_MASK 0xff00
#define csr_AnibRcvControl3_RANGE  7:0
#define csr_AnibRcvControl3_BITS   7:0
#define csr_AnibRcvControl3_MSB  7
#define csr_AnibRcvControl3_LSB  0
#define csr_AnibRcvControl3_MASK 0xff
#define csr_AnibRcvSel3_RANGE  5:0
#define csr_AnibRcvSel3_BITS   5:0
#define csr_AnibRcvSel3_MSB  5
#define csr_AnibRcvSel3_LSB  0
#define csr_AnibRcvSel3_MASK 0x3f
#define csr_AnibRcvEn3_RANGE  6:6
#define csr_AnibRcvEn3_BITS   0:0
#define csr_AnibRcvEn3_MSB  6
#define csr_AnibRcvEn3_LSB  6
#define csr_AnibRcvEn3_MASK 0x40
#define csr_AnibRcvSErrEn3_RANGE  7:7
#define csr_AnibRcvSErrEn3_BITS   0:0
#define csr_AnibRcvSErrEn3_MSB  7
#define csr_AnibRcvSErrEn3_LSB  7
#define csr_AnibRcvSErrEn3_MASK 0x80
#define csr_PrbsChkStateLo_RANGE  15:0
#define csr_PrbsChkStateLo_BITS   15:0
#define csr_PrbsChkStateLo_MSB  15
#define csr_PrbsChkStateLo_LSB  0
#define csr_PrbsChkStateLo_MASK 0xffff
#define csr_SequenceReg0b19s1_RANGE  15:0
#define csr_SequenceReg0b19s1_BITS   15:0
#define csr_SequenceReg0b19s1_MSB  15
#define csr_SequenceReg0b19s1_LSB  0
#define csr_SequenceReg0b19s1_MASK 0xffff
#define csr_SequenceReg0b104s2_RANGE  8:0
#define csr_SequenceReg0b104s2_BITS   8:0
#define csr_SequenceReg0b104s2_MSB  8
#define csr_SequenceReg0b104s2_LSB  0
#define csr_SequenceReg0b104s2_MASK 0x1ff
#define csr_AcsmSeq3x3_RANGE  15:0
#define csr_AcsmSeq3x3_BITS   15:0
#define csr_AcsmSeq3x3_MSB  15
#define csr_AcsmSeq3x3_LSB  0
#define csr_AcsmSeq3x3_MASK 0xffff
#define csr_AcsmCmdRepCnt3_RANGE  7:0
#define csr_AcsmCmdRepCnt3_BITS   7:0
#define csr_AcsmCmdRepCnt3_MSB  7
#define csr_AcsmCmdRepCnt3_LSB  0
#define csr_AcsmCmdRepCnt3_MASK 0xff
#define csr_AcsmAdrAdv3_RANGE  9:8
#define csr_AcsmAdrAdv3_BITS   1:0
#define csr_AcsmAdrAdv3_MSB  9
#define csr_AcsmAdrAdv3_LSB  8
#define csr_AcsmAdrAdv3_MASK 0x300
#define csr_AcsmBnkAdv3_RANGE  11:10
#define csr_AcsmBnkAdv3_BITS   1:0
#define csr_AcsmBnkAdv3_MSB  11
#define csr_AcsmBnkAdv3_LSB  10
#define csr_AcsmBnkAdv3_MASK 0xc00
#define csr_AcsmAdrSelLoad3_RANGE  13:12
#define csr_AcsmAdrSelLoad3_BITS   1:0
#define csr_AcsmAdrSelLoad3_MSB  13
#define csr_AcsmAdrSelLoad3_LSB  12
#define csr_AcsmAdrSelLoad3_MASK 0x3000
#define csr_AcsmBnkSelLoad3_RANGE  14:14
#define csr_AcsmBnkSelLoad3_BITS   0:0
#define csr_AcsmBnkSelLoad3_MSB  14
#define csr_AcsmBnkSelLoad3_LSB  14
#define csr_AcsmBnkSelLoad3_MASK 0x4000
#define csr_AcsmLongBubble3_RANGE  15:15
#define csr_AcsmLongBubble3_BITS   0:0
#define csr_AcsmLongBubble3_MSB  15
#define csr_AcsmLongBubble3_LSB  15
#define csr_AcsmLongBubble3_MASK 0x8000
#define csr_D5ACSMPtrXlat35_RANGE  15:0
#define csr_D5ACSMPtrXlat35_BITS   15:0
#define csr_D5ACSMPtrXlat35_MSB  15
#define csr_D5ACSMPtrXlat35_LSB  0
#define csr_D5ACSMPtrXlat35_MASK 0xffff
#define csr_D5ACSMStartAddrVal35_RANGE  7:0
#define csr_D5ACSMStartAddrVal35_BITS   7:0
#define csr_D5ACSMStartAddrVal35_MSB  7
#define csr_D5ACSMStartAddrVal35_LSB  0
#define csr_D5ACSMStartAddrVal35_MASK 0xff
#define csr_D5ACSMStopAddrVal35_RANGE  15:8
#define csr_D5ACSMStopAddrVal35_BITS   7:0
#define csr_D5ACSMStopAddrVal35_MSB  15
#define csr_D5ACSMStopAddrVal35_LSB  8
#define csr_D5ACSMStopAddrVal35_MASK 0xff00
#define csr_PrbsChkStateHi_RANGE  6:0
#define csr_PrbsChkStateHi_BITS   6:0
#define csr_PrbsChkStateHi_MSB  6
#define csr_PrbsChkStateHi_LSB  0
#define csr_PrbsChkStateHi_MASK 0x7f
#define csr_SequenceReg0b19s2_RANGE  8:0
#define csr_SequenceReg0b19s2_BITS   8:0
#define csr_SequenceReg0b19s2_MSB  8
#define csr_SequenceReg0b19s2_LSB  0
#define csr_SequenceReg0b19s2_MASK 0x1ff
#define csr_SequenceReg0b105s0_RANGE  15:0
#define csr_SequenceReg0b105s0_BITS   15:0
#define csr_SequenceReg0b105s0_MSB  15
#define csr_SequenceReg0b105s0_LSB  0
#define csr_SequenceReg0b105s0_MASK 0xffff
#define csr_AcsmSeq3x4_RANGE  15:0
#define csr_AcsmSeq3x4_BITS   15:0
#define csr_AcsmSeq3x4_MSB  15
#define csr_AcsmSeq3x4_LSB  0
#define csr_AcsmSeq3x4_MASK 0xffff
#define csr_AcsmCmdRepCnt4_RANGE  7:0
#define csr_AcsmCmdRepCnt4_BITS   7:0
#define csr_AcsmCmdRepCnt4_MSB  7
#define csr_AcsmCmdRepCnt4_LSB  0
#define csr_AcsmCmdRepCnt4_MASK 0xff
#define csr_AcsmAdrAdv4_RANGE  9:8
#define csr_AcsmAdrAdv4_BITS   1:0
#define csr_AcsmAdrAdv4_MSB  9
#define csr_AcsmAdrAdv4_LSB  8
#define csr_AcsmAdrAdv4_MASK 0x300
#define csr_AcsmBnkAdv4_RANGE  11:10
#define csr_AcsmBnkAdv4_BITS   1:0
#define csr_AcsmBnkAdv4_MSB  11
#define csr_AcsmBnkAdv4_LSB  10
#define csr_AcsmBnkAdv4_MASK 0xc00
#define csr_AcsmAdrSelLoad4_RANGE  13:12
#define csr_AcsmAdrSelLoad4_BITS   1:0
#define csr_AcsmAdrSelLoad4_MSB  13
#define csr_AcsmAdrSelLoad4_LSB  12
#define csr_AcsmAdrSelLoad4_MASK 0x3000
#define csr_AcsmBnkSelLoad4_RANGE  14:14
#define csr_AcsmBnkSelLoad4_BITS   0:0
#define csr_AcsmBnkSelLoad4_MSB  14
#define csr_AcsmBnkSelLoad4_LSB  14
#define csr_AcsmBnkSelLoad4_MASK 0x4000
#define csr_AcsmLongBubble4_RANGE  15:15
#define csr_AcsmLongBubble4_BITS   0:0
#define csr_AcsmLongBubble4_MSB  15
#define csr_AcsmLongBubble4_LSB  15
#define csr_AcsmLongBubble4_MASK 0x8000
#define csr_D5ACSMPtrXlat36_RANGE  15:0
#define csr_D5ACSMPtrXlat36_BITS   15:0
#define csr_D5ACSMPtrXlat36_MSB  15
#define csr_D5ACSMPtrXlat36_LSB  0
#define csr_D5ACSMPtrXlat36_MASK 0xffff
#define csr_D5ACSMStartAddrVal36_RANGE  7:0
#define csr_D5ACSMStartAddrVal36_BITS   7:0
#define csr_D5ACSMStartAddrVal36_MSB  7
#define csr_D5ACSMStartAddrVal36_LSB  0
#define csr_D5ACSMStartAddrVal36_MASK 0xff
#define csr_D5ACSMStopAddrVal36_RANGE  15:8
#define csr_D5ACSMStopAddrVal36_BITS   7:0
#define csr_D5ACSMStopAddrVal36_MSB  15
#define csr_D5ACSMStopAddrVal36_LSB  8
#define csr_D5ACSMStopAddrVal36_MASK 0xff00
#define csr_PrbsGenCtl1_RANGE  8:0
#define csr_PrbsGenCtl1_BITS   8:0
#define csr_PrbsGenCtl1_MSB  8
#define csr_PrbsGenCtl1_LSB  0
#define csr_PrbsGenCtl1_MASK 0x1ff
#define csr_PpgcModeLane_RANGE  8:0
#define csr_PpgcModeLane_BITS   8:0
#define csr_PpgcModeLane_MSB  8
#define csr_PpgcModeLane_LSB  0
#define csr_PpgcModeLane_MASK 0x1ff
#define csr_SequenceReg0b20s0_RANGE  15:0
#define csr_SequenceReg0b20s0_BITS   15:0
#define csr_SequenceReg0b20s0_MSB  15
#define csr_SequenceReg0b20s0_LSB  0
#define csr_SequenceReg0b20s0_MASK 0xffff
#define csr_SequenceReg0b105s1_RANGE  15:0
#define csr_SequenceReg0b105s1_BITS   15:0
#define csr_SequenceReg0b105s1_MSB  15
#define csr_SequenceReg0b105s1_LSB  0
#define csr_SequenceReg0b105s1_MASK 0xffff
#define csr_AcsmSeq3x5_RANGE  15:0
#define csr_AcsmSeq3x5_BITS   15:0
#define csr_AcsmSeq3x5_MSB  15
#define csr_AcsmSeq3x5_LSB  0
#define csr_AcsmSeq3x5_MASK 0xffff
#define csr_AcsmCmdRepCnt5_RANGE  7:0
#define csr_AcsmCmdRepCnt5_BITS   7:0
#define csr_AcsmCmdRepCnt5_MSB  7
#define csr_AcsmCmdRepCnt5_LSB  0
#define csr_AcsmCmdRepCnt5_MASK 0xff
#define csr_AcsmAdrAdv5_RANGE  9:8
#define csr_AcsmAdrAdv5_BITS   1:0
#define csr_AcsmAdrAdv5_MSB  9
#define csr_AcsmAdrAdv5_LSB  8
#define csr_AcsmAdrAdv5_MASK 0x300
#define csr_AcsmBnkAdv5_RANGE  11:10
#define csr_AcsmBnkAdv5_BITS   1:0
#define csr_AcsmBnkAdv5_MSB  11
#define csr_AcsmBnkAdv5_LSB  10
#define csr_AcsmBnkAdv5_MASK 0xc00
#define csr_AcsmAdrSelLoad5_RANGE  13:12
#define csr_AcsmAdrSelLoad5_BITS   1:0
#define csr_AcsmAdrSelLoad5_MSB  13
#define csr_AcsmAdrSelLoad5_LSB  12
#define csr_AcsmAdrSelLoad5_MASK 0x3000
#define csr_AcsmBnkSelLoad5_RANGE  14:14
#define csr_AcsmBnkSelLoad5_BITS   0:0
#define csr_AcsmBnkSelLoad5_MSB  14
#define csr_AcsmBnkSelLoad5_LSB  14
#define csr_AcsmBnkSelLoad5_MASK 0x4000
#define csr_AcsmLongBubble5_RANGE  15:15
#define csr_AcsmLongBubble5_BITS   0:0
#define csr_AcsmLongBubble5_MSB  15
#define csr_AcsmLongBubble5_LSB  15
#define csr_AcsmLongBubble5_MASK 0x8000
#define csr_RxDFEMisc_RANGE  2:0
#define csr_RxDFEMisc_BITS   2:0
#define csr_RxDFEMisc_MSB  2
#define csr_RxDFEMisc_LSB  0
#define csr_RxDFEMisc_MASK 0x7
#define csr_SDen_RANGE  0:0
#define csr_SDen_BITS   0:0
#define csr_SDen_MSB  0
#define csr_SDen_LSB  0
#define csr_SDen_MASK 0x1
#define csr_DFEbiassel_RANGE  2:1
#define csr_DFEbiassel_BITS   1:0
#define csr_DFEbiassel_MSB  2
#define csr_DFEbiassel_LSB  1
#define csr_DFEbiassel_MASK 0x6
#define csr_D5ACSMPtrXlat37_RANGE  15:0
#define csr_D5ACSMPtrXlat37_BITS   15:0
#define csr_D5ACSMPtrXlat37_MSB  15
#define csr_D5ACSMPtrXlat37_LSB  0
#define csr_D5ACSMPtrXlat37_MASK 0xffff
#define csr_D5ACSMStartAddrVal37_RANGE  7:0
#define csr_D5ACSMStartAddrVal37_BITS   7:0
#define csr_D5ACSMStartAddrVal37_MSB  7
#define csr_D5ACSMStartAddrVal37_LSB  0
#define csr_D5ACSMStartAddrVal37_MASK 0xff
#define csr_D5ACSMStopAddrVal37_RANGE  15:8
#define csr_D5ACSMStopAddrVal37_BITS   7:0
#define csr_D5ACSMStopAddrVal37_MSB  15
#define csr_D5ACSMStopAddrVal37_LSB  8
#define csr_D5ACSMStopAddrVal37_MASK 0xff00
#define csr_PrbsGenCtl2_RANGE  15:0
#define csr_PrbsGenCtl2_BITS   15:0
#define csr_PrbsGenCtl2_MSB  15
#define csr_PrbsGenCtl2_LSB  0
#define csr_PrbsGenCtl2_MASK 0xffff
#define csr_PpgcMskPeriodLim_RANGE  15:0
#define csr_PpgcMskPeriodLim_BITS   15:0
#define csr_PpgcMskPeriodLim_MSB  15
#define csr_PpgcMskPeriodLim_LSB  0
#define csr_PpgcMskPeriodLim_MASK 0xffff
#define csr_SequenceReg0b20s1_RANGE  15:0
#define csr_SequenceReg0b20s1_BITS   15:0
#define csr_SequenceReg0b20s1_MSB  15
#define csr_SequenceReg0b20s1_LSB  0
#define csr_SequenceReg0b20s1_MASK 0xffff
#define csr_SequenceReg0b105s2_RANGE  8:0
#define csr_SequenceReg0b105s2_BITS   8:0
#define csr_SequenceReg0b105s2_MSB  8
#define csr_SequenceReg0b105s2_LSB  0
#define csr_SequenceReg0b105s2_MASK 0x1ff
#define csr_AcsmSeq3x6_RANGE  15:0
#define csr_AcsmSeq3x6_BITS   15:0
#define csr_AcsmSeq3x6_MSB  15
#define csr_AcsmSeq3x6_LSB  0
#define csr_AcsmSeq3x6_MASK 0xffff
#define csr_AcsmCmdRepCnt6_RANGE  7:0
#define csr_AcsmCmdRepCnt6_BITS   7:0
#define csr_AcsmCmdRepCnt6_MSB  7
#define csr_AcsmCmdRepCnt6_LSB  0
#define csr_AcsmCmdRepCnt6_MASK 0xff
#define csr_AcsmAdrAdv6_RANGE  9:8
#define csr_AcsmAdrAdv6_BITS   1:0
#define csr_AcsmAdrAdv6_MSB  9
#define csr_AcsmAdrAdv6_LSB  8
#define csr_AcsmAdrAdv6_MASK 0x300
#define csr_AcsmBnkAdv6_RANGE  11:10
#define csr_AcsmBnkAdv6_BITS   1:0
#define csr_AcsmBnkAdv6_MSB  11
#define csr_AcsmBnkAdv6_LSB  10
#define csr_AcsmBnkAdv6_MASK 0xc00
#define csr_AcsmAdrSelLoad6_RANGE  13:12
#define csr_AcsmAdrSelLoad6_BITS   1:0
#define csr_AcsmAdrSelLoad6_MSB  13
#define csr_AcsmAdrSelLoad6_LSB  12
#define csr_AcsmAdrSelLoad6_MASK 0x3000
#define csr_AcsmBnkSelLoad6_RANGE  14:14
#define csr_AcsmBnkSelLoad6_BITS   0:0
#define csr_AcsmBnkSelLoad6_MSB  14
#define csr_AcsmBnkSelLoad6_LSB  14
#define csr_AcsmBnkSelLoad6_MASK 0x4000
#define csr_AcsmLongBubble6_RANGE  15:15
#define csr_AcsmLongBubble6_BITS   0:0
#define csr_AcsmLongBubble6_MSB  15
#define csr_AcsmLongBubble6_LSB  15
#define csr_AcsmLongBubble6_MASK 0x8000
#define csr_VREGCtrl3_RANGE  0:0
#define csr_VREGCtrl3_BITS   0:0
#define csr_VREGCtrl3_MSB  0
#define csr_VREGCtrl3_LSB  0
#define csr_VREGCtrl3_MASK 0x1
#define csr_VshCtrlUpdate_RANGE  0:0
#define csr_VshCtrlUpdate_BITS   0:0
#define csr_VshCtrlUpdate_MSB  0
#define csr_VshCtrlUpdate_LSB  0
#define csr_VshCtrlUpdate_MASK 0x1
#define csr_D5ACSMPtrXlat38_RANGE  15:0
#define csr_D5ACSMPtrXlat38_BITS   15:0
#define csr_D5ACSMPtrXlat38_MSB  15
#define csr_D5ACSMPtrXlat38_LSB  0
#define csr_D5ACSMPtrXlat38_MASK 0xffff
#define csr_D5ACSMStartAddrVal38_RANGE  7:0
#define csr_D5ACSMStartAddrVal38_BITS   7:0
#define csr_D5ACSMStartAddrVal38_MSB  7
#define csr_D5ACSMStartAddrVal38_LSB  0
#define csr_D5ACSMStartAddrVal38_MASK 0xff
#define csr_D5ACSMStopAddrVal38_RANGE  15:8
#define csr_D5ACSMStopAddrVal38_BITS   7:0
#define csr_D5ACSMStopAddrVal38_MSB  15
#define csr_D5ACSMStopAddrVal38_LSB  8
#define csr_D5ACSMStopAddrVal38_MASK 0xff00
#define csr_SequenceReg0b20s2_RANGE  8:0
#define csr_SequenceReg0b20s2_BITS   8:0
#define csr_SequenceReg0b20s2_MSB  8
#define csr_SequenceReg0b20s2_LSB  0
#define csr_SequenceReg0b20s2_MASK 0x1ff
#define csr_SequenceReg0b106s0_RANGE  15:0
#define csr_SequenceReg0b106s0_BITS   15:0
#define csr_SequenceReg0b106s0_MSB  15
#define csr_SequenceReg0b106s0_LSB  0
#define csr_SequenceReg0b106s0_MASK 0xffff
#define csr_AcsmSeq3x7_RANGE  15:0
#define csr_AcsmSeq3x7_BITS   15:0
#define csr_AcsmSeq3x7_MSB  15
#define csr_AcsmSeq3x7_LSB  0
#define csr_AcsmSeq3x7_MASK 0xffff
#define csr_AcsmCmdRepCnt7_RANGE  7:0
#define csr_AcsmCmdRepCnt7_BITS   7:0
#define csr_AcsmCmdRepCnt7_MSB  7
#define csr_AcsmCmdRepCnt7_LSB  0
#define csr_AcsmCmdRepCnt7_MASK 0xff
#define csr_AcsmAdrAdv7_RANGE  9:8
#define csr_AcsmAdrAdv7_BITS   1:0
#define csr_AcsmAdrAdv7_MSB  9
#define csr_AcsmAdrAdv7_LSB  8
#define csr_AcsmAdrAdv7_MASK 0x300
#define csr_AcsmBnkAdv7_RANGE  11:10
#define csr_AcsmBnkAdv7_BITS   1:0
#define csr_AcsmBnkAdv7_MSB  11
#define csr_AcsmBnkAdv7_LSB  10
#define csr_AcsmBnkAdv7_MASK 0xc00
#define csr_AcsmAdrSelLoad7_RANGE  13:12
#define csr_AcsmAdrSelLoad7_BITS   1:0
#define csr_AcsmAdrSelLoad7_MSB  13
#define csr_AcsmAdrSelLoad7_LSB  12
#define csr_AcsmAdrSelLoad7_MASK 0x3000
#define csr_AcsmBnkSelLoad7_RANGE  14:14
#define csr_AcsmBnkSelLoad7_BITS   0:0
#define csr_AcsmBnkSelLoad7_MSB  14
#define csr_AcsmBnkSelLoad7_LSB  14
#define csr_AcsmBnkSelLoad7_MASK 0x4000
#define csr_AcsmLongBubble7_RANGE  15:15
#define csr_AcsmLongBubble7_BITS   0:0
#define csr_AcsmLongBubble7_MSB  15
#define csr_AcsmLongBubble7_LSB  15
#define csr_AcsmLongBubble7_MASK 0x8000
#define csr_RxDFETapCtrl_RANGE  11:0
#define csr_RxDFETapCtrl_BITS   11:0
#define csr_RxDFETapCtrl_MSB  11
#define csr_RxDFETapCtrl_LSB  0
#define csr_RxDFETapCtrl_MASK 0xfff
#define csr_DFEtap2sel_RANGE  4:0
#define csr_DFEtap2sel_BITS   4:0
#define csr_DFEtap2sel_MSB  4
#define csr_DFEtap2sel_LSB  0
#define csr_DFEtap2sel_MASK 0x1f
#define csr_DFEtap3sel_RANGE  8:5
#define csr_DFEtap3sel_BITS   3:0
#define csr_DFEtap3sel_MSB  8
#define csr_DFEtap3sel_LSB  5
#define csr_DFEtap3sel_MASK 0x1e0
#define csr_DFEtap4sel_RANGE  11:9
#define csr_DFEtap4sel_BITS   2:0
#define csr_DFEtap4sel_MSB  11
#define csr_DFEtap4sel_LSB  9
#define csr_DFEtap4sel_MASK 0xe00
#define csr_D5ACSMPtrXlat39_RANGE  15:0
#define csr_D5ACSMPtrXlat39_BITS   15:0
#define csr_D5ACSMPtrXlat39_MSB  15
#define csr_D5ACSMPtrXlat39_LSB  0
#define csr_D5ACSMPtrXlat39_MASK 0xffff
#define csr_D5ACSMStartAddrVal39_RANGE  7:0
#define csr_D5ACSMStartAddrVal39_BITS   7:0
#define csr_D5ACSMStartAddrVal39_MSB  7
#define csr_D5ACSMStartAddrVal39_LSB  0
#define csr_D5ACSMStartAddrVal39_MASK 0xff
#define csr_D5ACSMStopAddrVal39_RANGE  15:8
#define csr_D5ACSMStopAddrVal39_BITS   7:0
#define csr_D5ACSMStopAddrVal39_MSB  15
#define csr_D5ACSMStopAddrVal39_LSB  8
#define csr_D5ACSMStopAddrVal39_MASK 0xff00
#define csr_RxPBDlyTg0_RANGE  6:0
#define csr_RxPBDlyTg0_BITS   6:0
#define csr_RxPBDlyTg0_MSB  6
#define csr_RxPBDlyTg0_LSB  0
#define csr_RxPBDlyTg0_MASK 0x7f
#define csr_AnibRcvErr_RANGE  3:0
#define csr_AnibRcvErr_BITS   3:0
#define csr_AnibRcvErr_MSB  3
#define csr_AnibRcvErr_LSB  0
#define csr_AnibRcvErr_MASK 0xf
#define csr_SequenceReg0b21s0_RANGE  15:0
#define csr_SequenceReg0b21s0_BITS   15:0
#define csr_SequenceReg0b21s0_MSB  15
#define csr_SequenceReg0b21s0_LSB  0
#define csr_SequenceReg0b21s0_MASK 0xffff
#define csr_SequenceReg0b106s1_RANGE  15:0
#define csr_SequenceReg0b106s1_BITS   15:0
#define csr_SequenceReg0b106s1_MSB  15
#define csr_SequenceReg0b106s1_LSB  0
#define csr_SequenceReg0b106s1_MASK 0xffff
#define csr_AcsmSeq3x8_RANGE  15:0
#define csr_AcsmSeq3x8_BITS   15:0
#define csr_AcsmSeq3x8_MSB  15
#define csr_AcsmSeq3x8_LSB  0
#define csr_AcsmSeq3x8_MASK 0xffff
#define csr_AcsmCmdRepCnt8_RANGE  7:0
#define csr_AcsmCmdRepCnt8_BITS   7:0
#define csr_AcsmCmdRepCnt8_MSB  7
#define csr_AcsmCmdRepCnt8_LSB  0
#define csr_AcsmCmdRepCnt8_MASK 0xff
#define csr_AcsmAdrAdv8_RANGE  9:8
#define csr_AcsmAdrAdv8_BITS   1:0
#define csr_AcsmAdrAdv8_MSB  9
#define csr_AcsmAdrAdv8_LSB  8
#define csr_AcsmAdrAdv8_MASK 0x300
#define csr_AcsmBnkAdv8_RANGE  11:10
#define csr_AcsmBnkAdv8_BITS   1:0
#define csr_AcsmBnkAdv8_MSB  11
#define csr_AcsmBnkAdv8_LSB  10
#define csr_AcsmBnkAdv8_MASK 0xc00
#define csr_AcsmAdrSelLoad8_RANGE  13:12
#define csr_AcsmAdrSelLoad8_BITS   1:0
#define csr_AcsmAdrSelLoad8_MSB  13
#define csr_AcsmAdrSelLoad8_LSB  12
#define csr_AcsmAdrSelLoad8_MASK 0x3000
#define csr_AcsmBnkSelLoad8_RANGE  14:14
#define csr_AcsmBnkSelLoad8_BITS   0:0
#define csr_AcsmBnkSelLoad8_MSB  14
#define csr_AcsmBnkSelLoad8_LSB  14
#define csr_AcsmBnkSelLoad8_MASK 0x4000
#define csr_AcsmLongBubble8_RANGE  15:15
#define csr_AcsmLongBubble8_BITS   0:0
#define csr_AcsmLongBubble8_MSB  15
#define csr_AcsmLongBubble8_LSB  15
#define csr_AcsmLongBubble8_MASK 0x8000
#define csr_D5ACSMPtrXlat40_RANGE  15:0
#define csr_D5ACSMPtrXlat40_BITS   15:0
#define csr_D5ACSMPtrXlat40_MSB  15
#define csr_D5ACSMPtrXlat40_LSB  0
#define csr_D5ACSMPtrXlat40_MASK 0xffff
#define csr_D5ACSMStartAddrVal40_RANGE  7:0
#define csr_D5ACSMStartAddrVal40_BITS   7:0
#define csr_D5ACSMStartAddrVal40_MSB  7
#define csr_D5ACSMStartAddrVal40_LSB  0
#define csr_D5ACSMStartAddrVal40_MASK 0xff
#define csr_D5ACSMStopAddrVal40_RANGE  15:8
#define csr_D5ACSMStopAddrVal40_BITS   7:0
#define csr_D5ACSMStopAddrVal40_MSB  15
#define csr_D5ACSMStopAddrVal40_LSB  8
#define csr_D5ACSMStopAddrVal40_MASK 0xff00
#define csr_MASTERReserved_RANGE  15:0
#define csr_MASTERReserved_BITS   15:0
#define csr_MASTERReserved_MSB  15
#define csr_MASTERReserved_LSB  0
#define csr_MASTERReserved_MASK 0xffff
#define csr_RxPBDlyTg1_RANGE  6:0
#define csr_RxPBDlyTg1_BITS   6:0
#define csr_RxPBDlyTg1_MSB  6
#define csr_RxPBDlyTg1_LSB  0
#define csr_RxPBDlyTg1_MASK 0x7f
#define csr_AcReceiveFilters_RANGE  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (((define_pubRev < 0x0350) ? (((define_pubRev < 0x0340) ? (1:0) : (2:0))) : (2:0))) : (2:0))) : (1:0))) : (2:0))) : (2:0))) : (2:0))) : (2:0))
#define csr_AcReceiveFilters_BITS   ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (((define_pubRev < 0x0350) ? (((define_pubRev < 0x0340) ? (1:0) : (2:0))) : (2:0))) : (2:0))) : (1:0))) : (2:0))) : (2:0))) : (2:0))) : (2:0))
#define csr_AcReceiveFilters_MSB  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (((define_pubRev < 0x0350) ? (((define_pubRev < 0x0340) ? (1) : (2))) : (2))) : (2))) : (1))) : (2))) : (2))) : (2))) : (2))
#define csr_AcReceiveFilters_LSB  0
#define csr_AcReceiveFilters_MASK ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (((define_pubRev < 0x0350) ? (((define_pubRev < 0x0340) ? (0x3) : (0x7))) : (0x7))) : (0x7))) : (0x3))) : (0x7))) : (0x7))) : (0x7))) : (0x7))
#define csr_AnibRcvFilter_RANGE  0:0
#define csr_AnibRcvFilter_BITS   0:0
#define csr_AnibRcvFilter_MSB  0
#define csr_AnibRcvFilter_LSB  0
#define csr_AnibRcvFilter_MASK 0x1
#define csr_AlertFilter_RANGE  1:1
#define csr_AlertFilter_BITS   0:0
#define csr_AlertFilter_MSB  1
#define csr_AlertFilter_LSB  1
#define csr_AlertFilter_MASK 0x2
#define csr_AnibRcvNegPclkIgnore_RANGE  2:2
#define csr_AnibRcvNegPclkIgnore_BITS   0:0
#define csr_AnibRcvNegPclkIgnore_MSB  2
#define csr_AnibRcvNegPclkIgnore_LSB  2
#define csr_AnibRcvNegPclkIgnore_MASK 0x4
#define csr_SequenceReg0b21s1_RANGE  15:0
#define csr_SequenceReg0b21s1_BITS   15:0
#define csr_SequenceReg0b21s1_MSB  15
#define csr_SequenceReg0b21s1_LSB  0
#define csr_SequenceReg0b21s1_MASK 0xffff
#define csr_SequenceReg0b106s2_RANGE  8:0
#define csr_SequenceReg0b106s2_BITS   8:0
#define csr_SequenceReg0b106s2_MSB  8
#define csr_SequenceReg0b106s2_LSB  0
#define csr_SequenceReg0b106s2_MASK 0x1ff
#define csr_AcsmSeq3x9_RANGE  15:0
#define csr_AcsmSeq3x9_BITS   15:0
#define csr_AcsmSeq3x9_MSB  15
#define csr_AcsmSeq3x9_LSB  0
#define csr_AcsmSeq3x9_MASK 0xffff
#define csr_AcsmCmdRepCnt9_RANGE  7:0
#define csr_AcsmCmdRepCnt9_BITS   7:0
#define csr_AcsmCmdRepCnt9_MSB  7
#define csr_AcsmCmdRepCnt9_LSB  0
#define csr_AcsmCmdRepCnt9_MASK 0xff
#define csr_AcsmAdrAdv9_RANGE  9:8
#define csr_AcsmAdrAdv9_BITS   1:0
#define csr_AcsmAdrAdv9_MSB  9
#define csr_AcsmAdrAdv9_LSB  8
#define csr_AcsmAdrAdv9_MASK 0x300
#define csr_AcsmBnkAdv9_RANGE  11:10
#define csr_AcsmBnkAdv9_BITS   1:0
#define csr_AcsmBnkAdv9_MSB  11
#define csr_AcsmBnkAdv9_LSB  10
#define csr_AcsmBnkAdv9_MASK 0xc00
#define csr_AcsmAdrSelLoad9_RANGE  13:12
#define csr_AcsmAdrSelLoad9_BITS   1:0
#define csr_AcsmAdrSelLoad9_MSB  13
#define csr_AcsmAdrSelLoad9_LSB  12
#define csr_AcsmAdrSelLoad9_MASK 0x3000
#define csr_AcsmBnkSelLoad9_RANGE  14:14
#define csr_AcsmBnkSelLoad9_BITS   0:0
#define csr_AcsmBnkSelLoad9_MSB  14
#define csr_AcsmBnkSelLoad9_LSB  14
#define csr_AcsmBnkSelLoad9_MASK 0x4000
#define csr_AcsmLongBubble9_RANGE  15:15
#define csr_AcsmLongBubble9_BITS   0:0
#define csr_AcsmLongBubble9_MSB  15
#define csr_AcsmLongBubble9_LSB  15
#define csr_AcsmLongBubble9_MASK 0x8000
#define csr_D5ACSMPtrXlat41_RANGE  15:0
#define csr_D5ACSMPtrXlat41_BITS   15:0
#define csr_D5ACSMPtrXlat41_MSB  15
#define csr_D5ACSMPtrXlat41_LSB  0
#define csr_D5ACSMPtrXlat41_MASK 0xffff
#define csr_D5ACSMStartAddrVal41_RANGE  7:0
#define csr_D5ACSMStartAddrVal41_BITS   7:0
#define csr_D5ACSMStartAddrVal41_MSB  7
#define csr_D5ACSMStartAddrVal41_LSB  0
#define csr_D5ACSMStartAddrVal41_MASK 0xff
#define csr_D5ACSMStopAddrVal41_RANGE  15:8
#define csr_D5ACSMStopAddrVal41_BITS   7:0
#define csr_D5ACSMStopAddrVal41_MSB  15
#define csr_D5ACSMStopAddrVal41_LSB  8
#define csr_D5ACSMStopAddrVal41_MASK 0xff00
#define csr_RxPBDlyTg2_RANGE  6:0
#define csr_RxPBDlyTg2_BITS   6:0
#define csr_RxPBDlyTg2_MSB  6
#define csr_RxPBDlyTg2_LSB  0
#define csr_RxPBDlyTg2_MASK 0x7f
#define csr_AnibRcvPtrInitVal_RANGE  2:0
#define csr_AnibRcvPtrInitVal_BITS   2:0
#define csr_AnibRcvPtrInitVal_MSB  2
#define csr_AnibRcvPtrInitVal_LSB  0
#define csr_AnibRcvPtrInitVal_MASK 0x7
#define csr_SequenceReg0b21s2_RANGE  8:0
#define csr_SequenceReg0b21s2_BITS   8:0
#define csr_SequenceReg0b21s2_MSB  8
#define csr_SequenceReg0b21s2_LSB  0
#define csr_SequenceReg0b21s2_MASK 0x1ff
#define csr_SequenceReg0b107s0_RANGE  15:0
#define csr_SequenceReg0b107s0_BITS   15:0
#define csr_SequenceReg0b107s0_MSB  15
#define csr_SequenceReg0b107s0_LSB  0
#define csr_SequenceReg0b107s0_MASK 0xffff
#define csr_AcsmSeq3x10_RANGE  15:0
#define csr_AcsmSeq3x10_BITS   15:0
#define csr_AcsmSeq3x10_MSB  15
#define csr_AcsmSeq3x10_LSB  0
#define csr_AcsmSeq3x10_MASK 0xffff
#define csr_AcsmCmdRepCnt10_RANGE  7:0
#define csr_AcsmCmdRepCnt10_BITS   7:0
#define csr_AcsmCmdRepCnt10_MSB  7
#define csr_AcsmCmdRepCnt10_LSB  0
#define csr_AcsmCmdRepCnt10_MASK 0xff
#define csr_AcsmAdrAdv10_RANGE  9:8
#define csr_AcsmAdrAdv10_BITS   1:0
#define csr_AcsmAdrAdv10_MSB  9
#define csr_AcsmAdrAdv10_LSB  8
#define csr_AcsmAdrAdv10_MASK 0x300
#define csr_AcsmBnkAdv10_RANGE  11:10
#define csr_AcsmBnkAdv10_BITS   1:0
#define csr_AcsmBnkAdv10_MSB  11
#define csr_AcsmBnkAdv10_LSB  10
#define csr_AcsmBnkAdv10_MASK 0xc00
#define csr_AcsmAdrSelLoad10_RANGE  13:12
#define csr_AcsmAdrSelLoad10_BITS   1:0
#define csr_AcsmAdrSelLoad10_MSB  13
#define csr_AcsmAdrSelLoad10_LSB  12
#define csr_AcsmAdrSelLoad10_MASK 0x3000
#define csr_AcsmBnkSelLoad10_RANGE  14:14
#define csr_AcsmBnkSelLoad10_BITS   0:0
#define csr_AcsmBnkSelLoad10_MSB  14
#define csr_AcsmBnkSelLoad10_LSB  14
#define csr_AcsmBnkSelLoad10_MASK 0x4000
#define csr_AcsmLongBubble10_RANGE  15:15
#define csr_AcsmLongBubble10_BITS   0:0
#define csr_AcsmLongBubble10_MSB  15
#define csr_AcsmLongBubble10_LSB  15
#define csr_AcsmLongBubble10_MASK 0x8000
#define csr_D5ACSMPtrXlat42_RANGE  15:0
#define csr_D5ACSMPtrXlat42_BITS   15:0
#define csr_D5ACSMPtrXlat42_MSB  15
#define csr_D5ACSMPtrXlat42_LSB  0
#define csr_D5ACSMPtrXlat42_MASK 0xffff
#define csr_D5ACSMStartAddrVal42_RANGE  7:0
#define csr_D5ACSMStartAddrVal42_BITS   7:0
#define csr_D5ACSMStartAddrVal42_MSB  7
#define csr_D5ACSMStartAddrVal42_LSB  0
#define csr_D5ACSMStartAddrVal42_MASK 0xff
#define csr_D5ACSMStopAddrVal42_RANGE  15:8
#define csr_D5ACSMStopAddrVal42_BITS   7:0
#define csr_D5ACSMStopAddrVal42_MSB  15
#define csr_D5ACSMStopAddrVal42_LSB  8
#define csr_D5ACSMStopAddrVal42_MASK 0xff00
#define csr_RxPBDlyTg3_RANGE  6:0
#define csr_RxPBDlyTg3_BITS   6:0
#define csr_RxPBDlyTg3_MSB  6
#define csr_RxPBDlyTg3_LSB  0
#define csr_RxPBDlyTg3_MASK 0x7f
#define csr_SequenceReg0b22s0_RANGE  15:0
#define csr_SequenceReg0b22s0_BITS   15:0
#define csr_SequenceReg0b22s0_MSB  15
#define csr_SequenceReg0b22s0_LSB  0
#define csr_SequenceReg0b22s0_MASK 0xffff
#define csr_SequenceReg0b107s1_RANGE  15:0
#define csr_SequenceReg0b107s1_BITS   15:0
#define csr_SequenceReg0b107s1_MSB  15
#define csr_SequenceReg0b107s1_LSB  0
#define csr_SequenceReg0b107s1_MASK 0xffff
#define csr_AcsmSeq3x11_RANGE  15:0
#define csr_AcsmSeq3x11_BITS   15:0
#define csr_AcsmSeq3x11_MSB  15
#define csr_AcsmSeq3x11_LSB  0
#define csr_AcsmSeq3x11_MASK 0xffff
#define csr_AcsmCmdRepCnt11_RANGE  7:0
#define csr_AcsmCmdRepCnt11_BITS   7:0
#define csr_AcsmCmdRepCnt11_MSB  7
#define csr_AcsmCmdRepCnt11_LSB  0
#define csr_AcsmCmdRepCnt11_MASK 0xff
#define csr_AcsmAdrAdv11_RANGE  9:8
#define csr_AcsmAdrAdv11_BITS   1:0
#define csr_AcsmAdrAdv11_MSB  9
#define csr_AcsmAdrAdv11_LSB  8
#define csr_AcsmAdrAdv11_MASK 0x300
#define csr_AcsmBnkAdv11_RANGE  11:10
#define csr_AcsmBnkAdv11_BITS   1:0
#define csr_AcsmBnkAdv11_MSB  11
#define csr_AcsmBnkAdv11_LSB  10
#define csr_AcsmBnkAdv11_MASK 0xc00
#define csr_AcsmAdrSelLoad11_RANGE  13:12
#define csr_AcsmAdrSelLoad11_BITS   1:0
#define csr_AcsmAdrSelLoad11_MSB  13
#define csr_AcsmAdrSelLoad11_LSB  12
#define csr_AcsmAdrSelLoad11_MASK 0x3000
#define csr_AcsmBnkSelLoad11_RANGE  14:14
#define csr_AcsmBnkSelLoad11_BITS   0:0
#define csr_AcsmBnkSelLoad11_MSB  14
#define csr_AcsmBnkSelLoad11_LSB  14
#define csr_AcsmBnkSelLoad11_MASK 0x4000
#define csr_AcsmLongBubble11_RANGE  15:15
#define csr_AcsmLongBubble11_BITS   0:0
#define csr_AcsmLongBubble11_MSB  15
#define csr_AcsmLongBubble11_LSB  15
#define csr_AcsmLongBubble11_MASK 0x8000
#define csr_D5ACSMPtrXlat43_RANGE  15:0
#define csr_D5ACSMPtrXlat43_BITS   15:0
#define csr_D5ACSMPtrXlat43_MSB  15
#define csr_D5ACSMPtrXlat43_LSB  0
#define csr_D5ACSMPtrXlat43_MASK 0xffff
#define csr_D5ACSMStartAddrVal43_RANGE  7:0
#define csr_D5ACSMStartAddrVal43_BITS   7:0
#define csr_D5ACSMStartAddrVal43_MSB  7
#define csr_D5ACSMStartAddrVal43_LSB  0
#define csr_D5ACSMStartAddrVal43_MASK 0xff
#define csr_D5ACSMStopAddrVal43_RANGE  15:8
#define csr_D5ACSMStopAddrVal43_BITS   7:0
#define csr_D5ACSMStopAddrVal43_MSB  15
#define csr_D5ACSMStopAddrVal43_LSB  8
#define csr_D5ACSMStopAddrVal43_MASK 0xff00
#define csr_SequenceReg0b22s1_RANGE  15:0
#define csr_SequenceReg0b22s1_BITS   15:0
#define csr_SequenceReg0b22s1_MSB  15
#define csr_SequenceReg0b22s1_LSB  0
#define csr_SequenceReg0b22s1_MASK 0xffff
#define csr_SequenceReg0b107s2_RANGE  8:0
#define csr_SequenceReg0b107s2_BITS   8:0
#define csr_SequenceReg0b107s2_MSB  8
#define csr_SequenceReg0b107s2_LSB  0
#define csr_SequenceReg0b107s2_MASK 0x1ff
#define csr_AcsmSeq3x12_RANGE  15:0
#define csr_AcsmSeq3x12_BITS   15:0
#define csr_AcsmSeq3x12_MSB  15
#define csr_AcsmSeq3x12_LSB  0
#define csr_AcsmSeq3x12_MASK 0xffff
#define csr_AcsmCmdRepCnt12_RANGE  7:0
#define csr_AcsmCmdRepCnt12_BITS   7:0
#define csr_AcsmCmdRepCnt12_MSB  7
#define csr_AcsmCmdRepCnt12_LSB  0
#define csr_AcsmCmdRepCnt12_MASK 0xff
#define csr_AcsmAdrAdv12_RANGE  9:8
#define csr_AcsmAdrAdv12_BITS   1:0
#define csr_AcsmAdrAdv12_MSB  9
#define csr_AcsmAdrAdv12_LSB  8
#define csr_AcsmAdrAdv12_MASK 0x300
#define csr_AcsmBnkAdv12_RANGE  11:10
#define csr_AcsmBnkAdv12_BITS   1:0
#define csr_AcsmBnkAdv12_MSB  11
#define csr_AcsmBnkAdv12_LSB  10
#define csr_AcsmBnkAdv12_MASK 0xc00
#define csr_AcsmAdrSelLoad12_RANGE  13:12
#define csr_AcsmAdrSelLoad12_BITS   1:0
#define csr_AcsmAdrSelLoad12_MSB  13
#define csr_AcsmAdrSelLoad12_LSB  12
#define csr_AcsmAdrSelLoad12_MASK 0x3000
#define csr_AcsmBnkSelLoad12_RANGE  14:14
#define csr_AcsmBnkSelLoad12_BITS   0:0
#define csr_AcsmBnkSelLoad12_MSB  14
#define csr_AcsmBnkSelLoad12_LSB  14
#define csr_AcsmBnkSelLoad12_MASK 0x4000
#define csr_AcsmLongBubble12_RANGE  15:15
#define csr_AcsmLongBubble12_BITS   0:0
#define csr_AcsmLongBubble12_MSB  15
#define csr_AcsmLongBubble12_LSB  15
#define csr_AcsmLongBubble12_MASK 0x8000
#define csr_RxDFECalibCtrl_RANGE  15:0
#define csr_RxDFECalibCtrl_BITS   15:0
#define csr_RxDFECalibCtrl_MSB  15
#define csr_RxDFECalibCtrl_LSB  0
#define csr_RxDFECalibCtrl_MASK 0xffff
#define csr_Offseleven0_RANGE  3:0
#define csr_Offseleven0_BITS   3:0
#define csr_Offseleven0_MSB  3
#define csr_Offseleven0_LSB  0
#define csr_Offseleven0_MASK 0xf
#define csr_Offseleven1_RANGE  7:4
#define csr_Offseleven1_BITS   3:0
#define csr_Offseleven1_MSB  7
#define csr_Offseleven1_LSB  4
#define csr_Offseleven1_MASK 0xf0
#define csr_Offselodd0_RANGE  11:8
#define csr_Offselodd0_BITS   3:0
#define csr_Offselodd0_MSB  11
#define csr_Offselodd0_LSB  8
#define csr_Offselodd0_MASK 0xf00
#define csr_Offselodd1_RANGE  15:12
#define csr_Offselodd1_BITS   3:0
#define csr_Offselodd1_MSB  15
#define csr_Offselodd1_LSB  12
#define csr_Offselodd1_MASK 0xf000
#define csr_D5ACSMPtrXlat44_RANGE  15:0
#define csr_D5ACSMPtrXlat44_BITS   15:0
#define csr_D5ACSMPtrXlat44_MSB  15
#define csr_D5ACSMPtrXlat44_LSB  0
#define csr_D5ACSMPtrXlat44_MASK 0xffff
#define csr_D5ACSMStartAddrVal44_RANGE  7:0
#define csr_D5ACSMStartAddrVal44_BITS   7:0
#define csr_D5ACSMStartAddrVal44_MSB  7
#define csr_D5ACSMStartAddrVal44_LSB  0
#define csr_D5ACSMStartAddrVal44_MASK 0xff
#define csr_D5ACSMStopAddrVal44_RANGE  15:8
#define csr_D5ACSMStopAddrVal44_BITS   7:0
#define csr_D5ACSMStopAddrVal44_MSB  15
#define csr_D5ACSMStopAddrVal44_LSB  8
#define csr_D5ACSMStopAddrVal44_MASK 0xff00
#define csr_SequenceReg0b22s2_RANGE  8:0
#define csr_SequenceReg0b22s2_BITS   8:0
#define csr_SequenceReg0b22s2_MSB  8
#define csr_SequenceReg0b22s2_LSB  0
#define csr_SequenceReg0b22s2_MASK 0x1ff
#define csr_SequenceReg0b108s0_RANGE  15:0
#define csr_SequenceReg0b108s0_BITS   15:0
#define csr_SequenceReg0b108s0_MSB  15
#define csr_SequenceReg0b108s0_LSB  0
#define csr_SequenceReg0b108s0_MASK 0xffff
#define csr_AcsmSeq3x13_RANGE  15:0
#define csr_AcsmSeq3x13_BITS   15:0
#define csr_AcsmSeq3x13_MSB  15
#define csr_AcsmSeq3x13_LSB  0
#define csr_AcsmSeq3x13_MASK 0xffff
#define csr_AcsmCmdRepCnt13_RANGE  7:0
#define csr_AcsmCmdRepCnt13_BITS   7:0
#define csr_AcsmCmdRepCnt13_MSB  7
#define csr_AcsmCmdRepCnt13_LSB  0
#define csr_AcsmCmdRepCnt13_MASK 0xff
#define csr_AcsmAdrAdv13_RANGE  9:8
#define csr_AcsmAdrAdv13_BITS   1:0
#define csr_AcsmAdrAdv13_MSB  9
#define csr_AcsmAdrAdv13_LSB  8
#define csr_AcsmAdrAdv13_MASK 0x300
#define csr_AcsmBnkAdv13_RANGE  11:10
#define csr_AcsmBnkAdv13_BITS   1:0
#define csr_AcsmBnkAdv13_MSB  11
#define csr_AcsmBnkAdv13_LSB  10
#define csr_AcsmBnkAdv13_MASK 0xc00
#define csr_AcsmAdrSelLoad13_RANGE  13:12
#define csr_AcsmAdrSelLoad13_BITS   1:0
#define csr_AcsmAdrSelLoad13_MSB  13
#define csr_AcsmAdrSelLoad13_LSB  12
#define csr_AcsmAdrSelLoad13_MASK 0x3000
#define csr_AcsmBnkSelLoad13_RANGE  14:14
#define csr_AcsmBnkSelLoad13_BITS   0:0
#define csr_AcsmBnkSelLoad13_MSB  14
#define csr_AcsmBnkSelLoad13_LSB  14
#define csr_AcsmBnkSelLoad13_MASK 0x4000
#define csr_AcsmLongBubble13_RANGE  15:15
#define csr_AcsmLongBubble13_BITS   0:0
#define csr_AcsmLongBubble13_MSB  15
#define csr_AcsmLongBubble13_LSB  15
#define csr_AcsmLongBubble13_MASK 0x8000
#define csr_D5ACSMPtrXlat45_RANGE  15:0
#define csr_D5ACSMPtrXlat45_BITS   15:0
#define csr_D5ACSMPtrXlat45_MSB  15
#define csr_D5ACSMPtrXlat45_LSB  0
#define csr_D5ACSMPtrXlat45_MASK 0xffff
#define csr_D5ACSMStartAddrVal45_RANGE  7:0
#define csr_D5ACSMStartAddrVal45_BITS   7:0
#define csr_D5ACSMStartAddrVal45_MSB  7
#define csr_D5ACSMStartAddrVal45_LSB  0
#define csr_D5ACSMStartAddrVal45_MASK 0xff
#define csr_D5ACSMStopAddrVal45_RANGE  15:8
#define csr_D5ACSMStopAddrVal45_BITS   7:0
#define csr_D5ACSMStopAddrVal45_MSB  15
#define csr_D5ACSMStopAddrVal45_LSB  8
#define csr_D5ACSMStopAddrVal45_MASK 0xff00
#define csr_D4PowerControl_RANGE  1:0
#define csr_D4PowerControl_BITS   1:0
#define csr_D4PowerControl_MSB  1
#define csr_D4PowerControl_LSB  0
#define csr_D4PowerControl_MASK 0x3
#define csr_D4CATxDllLP_RANGE  0:0
#define csr_D4CATxDllLP_BITS   0:0
#define csr_D4CATxDllLP_MSB  0
#define csr_D4CATxDllLP_LSB  0
#define csr_D4CATxDllLP_MASK 0x1
#define csr_DllClkGatEn_RANGE  1:1
#define csr_DllClkGatEn_BITS   0:0
#define csr_DllClkGatEn_MSB  1
#define csr_DllClkGatEn_LSB  1
#define csr_DllClkGatEn_MASK 0x2
#define csr_SequenceReg0b23s0_RANGE  15:0
#define csr_SequenceReg0b23s0_BITS   15:0
#define csr_SequenceReg0b23s0_MSB  15
#define csr_SequenceReg0b23s0_LSB  0
#define csr_SequenceReg0b23s0_MASK 0xffff
#define csr_SequenceReg0b108s1_RANGE  15:0
#define csr_SequenceReg0b108s1_BITS   15:0
#define csr_SequenceReg0b108s1_MSB  15
#define csr_SequenceReg0b108s1_LSB  0
#define csr_SequenceReg0b108s1_MASK 0xffff
#define csr_PUBMODE_RANGE  0:0
#define csr_PUBMODE_BITS   0:0
#define csr_PUBMODE_MSB  0
#define csr_PUBMODE_LSB  0
#define csr_PUBMODE_MASK 0x1
#define csr_HwtMemSrc_RANGE  0:0
#define csr_HwtMemSrc_BITS   0:0
#define csr_HwtMemSrc_MSB  0
#define csr_HwtMemSrc_LSB  0
#define csr_HwtMemSrc_MASK 0x1
#define csr_AcsmSeq3x14_RANGE  15:0
#define csr_AcsmSeq3x14_BITS   15:0
#define csr_AcsmSeq3x14_MSB  15
#define csr_AcsmSeq3x14_LSB  0
#define csr_AcsmSeq3x14_MASK 0xffff
#define csr_AcsmCmdRepCnt14_RANGE  7:0
#define csr_AcsmCmdRepCnt14_BITS   7:0
#define csr_AcsmCmdRepCnt14_MSB  7
#define csr_AcsmCmdRepCnt14_LSB  0
#define csr_AcsmCmdRepCnt14_MASK 0xff
#define csr_AcsmAdrAdv14_RANGE  9:8
#define csr_AcsmAdrAdv14_BITS   1:0
#define csr_AcsmAdrAdv14_MSB  9
#define csr_AcsmAdrAdv14_LSB  8
#define csr_AcsmAdrAdv14_MASK 0x300
#define csr_AcsmBnkAdv14_RANGE  11:10
#define csr_AcsmBnkAdv14_BITS   1:0
#define csr_AcsmBnkAdv14_MSB  11
#define csr_AcsmBnkAdv14_LSB  10
#define csr_AcsmBnkAdv14_MASK 0xc00
#define csr_AcsmAdrSelLoad14_RANGE  13:12
#define csr_AcsmAdrSelLoad14_BITS   1:0
#define csr_AcsmAdrSelLoad14_MSB  13
#define csr_AcsmAdrSelLoad14_LSB  12
#define csr_AcsmAdrSelLoad14_MASK 0x3000
#define csr_AcsmBnkSelLoad14_RANGE  14:14
#define csr_AcsmBnkSelLoad14_BITS   0:0
#define csr_AcsmBnkSelLoad14_MSB  14
#define csr_AcsmBnkSelLoad14_LSB  14
#define csr_AcsmBnkSelLoad14_MASK 0x4000
#define csr_AcsmLongBubble14_RANGE  15:15
#define csr_AcsmLongBubble14_BITS   0:0
#define csr_AcsmLongBubble14_MSB  15
#define csr_AcsmLongBubble14_LSB  15
#define csr_AcsmLongBubble14_MASK 0x8000
#define csr_D5ACSMPtrXlat46_RANGE  15:0
#define csr_D5ACSMPtrXlat46_BITS   15:0
#define csr_D5ACSMPtrXlat46_MSB  15
#define csr_D5ACSMPtrXlat46_LSB  0
#define csr_D5ACSMPtrXlat46_MASK 0xffff
#define csr_D5ACSMStartAddrVal46_RANGE  7:0
#define csr_D5ACSMStartAddrVal46_BITS   7:0
#define csr_D5ACSMStartAddrVal46_MSB  7
#define csr_D5ACSMStartAddrVal46_LSB  0
#define csr_D5ACSMStartAddrVal46_MASK 0xff
#define csr_D5ACSMStopAddrVal46_RANGE  15:8
#define csr_D5ACSMStopAddrVal46_BITS   7:0
#define csr_D5ACSMStopAddrVal46_MSB  15
#define csr_D5ACSMStopAddrVal46_LSB  8
#define csr_D5ACSMStopAddrVal46_MASK 0xff00
#define csr_SequenceReg0b23s1_RANGE  15:0
#define csr_SequenceReg0b23s1_BITS   15:0
#define csr_SequenceReg0b23s1_MSB  15
#define csr_SequenceReg0b23s1_LSB  0
#define csr_SequenceReg0b23s1_MASK 0xffff
#define csr_SequenceReg0b108s2_RANGE  8:0
#define csr_SequenceReg0b108s2_BITS   8:0
#define csr_SequenceReg0b108s2_MSB  8
#define csr_SequenceReg0b108s2_LSB  0
#define csr_SequenceReg0b108s2_MASK 0x1ff
#define csr_MiscPhyStatus_RANGE  1:0
#define csr_MiscPhyStatus_BITS   1:0
#define csr_MiscPhyStatus_MSB  1
#define csr_MiscPhyStatus_LSB  0
#define csr_MiscPhyStatus_MASK 0x3
#define csr_DctSane_RANGE  0:0
#define csr_DctSane_BITS   0:0
#define csr_DctSane_MSB  0
#define csr_DctSane_LSB  0
#define csr_DctSane_MASK 0x1
#define csr_PORMemReset_RANGE  1:1
#define csr_PORMemReset_BITS   0:0
#define csr_PORMemReset_MSB  1
#define csr_PORMemReset_LSB  1
#define csr_PORMemReset_MASK 0x2
#define csr_AcsmSeq3x15_RANGE  15:0
#define csr_AcsmSeq3x15_BITS   15:0
#define csr_AcsmSeq3x15_MSB  15
#define csr_AcsmSeq3x15_LSB  0
#define csr_AcsmSeq3x15_MASK 0xffff
#define csr_AcsmCmdRepCnt15_RANGE  7:0
#define csr_AcsmCmdRepCnt15_BITS   7:0
#define csr_AcsmCmdRepCnt15_MSB  7
#define csr_AcsmCmdRepCnt15_LSB  0
#define csr_AcsmCmdRepCnt15_MASK 0xff
#define csr_AcsmAdrAdv15_RANGE  9:8
#define csr_AcsmAdrAdv15_BITS   1:0
#define csr_AcsmAdrAdv15_MSB  9
#define csr_AcsmAdrAdv15_LSB  8
#define csr_AcsmAdrAdv15_MASK 0x300
#define csr_AcsmBnkAdv15_RANGE  11:10
#define csr_AcsmBnkAdv15_BITS   1:0
#define csr_AcsmBnkAdv15_MSB  11
#define csr_AcsmBnkAdv15_LSB  10
#define csr_AcsmBnkAdv15_MASK 0xc00
#define csr_AcsmAdrSelLoad15_RANGE  13:12
#define csr_AcsmAdrSelLoad15_BITS   1:0
#define csr_AcsmAdrSelLoad15_MSB  13
#define csr_AcsmAdrSelLoad15_LSB  12
#define csr_AcsmAdrSelLoad15_MASK 0x3000
#define csr_AcsmBnkSelLoad15_RANGE  14:14
#define csr_AcsmBnkSelLoad15_BITS   0:0
#define csr_AcsmBnkSelLoad15_MSB  14
#define csr_AcsmBnkSelLoad15_LSB  14
#define csr_AcsmBnkSelLoad15_MASK 0x4000
#define csr_AcsmLongBubble15_RANGE  15:15
#define csr_AcsmLongBubble15_BITS   0:0
#define csr_AcsmLongBubble15_MSB  15
#define csr_AcsmLongBubble15_LSB  15
#define csr_AcsmLongBubble15_MASK 0x8000
#define csr_D5ACSMPtrXlat47_RANGE  15:0
#define csr_D5ACSMPtrXlat47_BITS   15:0
#define csr_D5ACSMPtrXlat47_MSB  15
#define csr_D5ACSMPtrXlat47_LSB  0
#define csr_D5ACSMPtrXlat47_MASK 0xffff
#define csr_D5ACSMStartAddrVal47_RANGE  7:0
#define csr_D5ACSMStartAddrVal47_BITS   7:0
#define csr_D5ACSMStartAddrVal47_MSB  7
#define csr_D5ACSMStartAddrVal47_LSB  0
#define csr_D5ACSMStartAddrVal47_MASK 0xff
#define csr_D5ACSMStopAddrVal47_RANGE  15:8
#define csr_D5ACSMStopAddrVal47_BITS   7:0
#define csr_D5ACSMStopAddrVal47_MSB  15
#define csr_D5ACSMStopAddrVal47_LSB  8
#define csr_D5ACSMStopAddrVal47_MASK 0xff00
#define csr_CoreLoopbackSel_RANGE  0:0
#define csr_CoreLoopbackSel_BITS   0:0
#define csr_CoreLoopbackSel_MSB  0
#define csr_CoreLoopbackSel_LSB  0
#define csr_CoreLoopbackSel_MASK 0x1
#define csr_SequenceReg0b23s2_RANGE  8:0
#define csr_SequenceReg0b23s2_BITS   8:0
#define csr_SequenceReg0b23s2_MSB  8
#define csr_SequenceReg0b23s2_LSB  0
#define csr_SequenceReg0b23s2_MASK 0x1ff
#define csr_SequenceReg0b109s0_RANGE  15:0
#define csr_SequenceReg0b109s0_BITS   15:0
#define csr_SequenceReg0b109s0_MSB  15
#define csr_SequenceReg0b109s0_LSB  0
#define csr_SequenceReg0b109s0_MASK 0xffff
#define csr_AcsmSeq3x16_RANGE  15:0
#define csr_AcsmSeq3x16_BITS   15:0
#define csr_AcsmSeq3x16_MSB  15
#define csr_AcsmSeq3x16_LSB  0
#define csr_AcsmSeq3x16_MASK 0xffff
#define csr_AcsmCmdRepCnt16_RANGE  7:0
#define csr_AcsmCmdRepCnt16_BITS   7:0
#define csr_AcsmCmdRepCnt16_MSB  7
#define csr_AcsmCmdRepCnt16_LSB  0
#define csr_AcsmCmdRepCnt16_MASK 0xff
#define csr_AcsmAdrAdv16_RANGE  9:8
#define csr_AcsmAdrAdv16_BITS   1:0
#define csr_AcsmAdrAdv16_MSB  9
#define csr_AcsmAdrAdv16_LSB  8
#define csr_AcsmAdrAdv16_MASK 0x300
#define csr_AcsmBnkAdv16_RANGE  11:10
#define csr_AcsmBnkAdv16_BITS   1:0
#define csr_AcsmBnkAdv16_MSB  11
#define csr_AcsmBnkAdv16_LSB  10
#define csr_AcsmBnkAdv16_MASK 0xc00
#define csr_AcsmAdrSelLoad16_RANGE  13:12
#define csr_AcsmAdrSelLoad16_BITS   1:0
#define csr_AcsmAdrSelLoad16_MSB  13
#define csr_AcsmAdrSelLoad16_LSB  12
#define csr_AcsmAdrSelLoad16_MASK 0x3000
#define csr_AcsmBnkSelLoad16_RANGE  14:14
#define csr_AcsmBnkSelLoad16_BITS   0:0
#define csr_AcsmBnkSelLoad16_MSB  14
#define csr_AcsmBnkSelLoad16_LSB  14
#define csr_AcsmBnkSelLoad16_MASK 0x4000
#define csr_AcsmLongBubble16_RANGE  15:15
#define csr_AcsmLongBubble16_BITS   0:0
#define csr_AcsmLongBubble16_MSB  15
#define csr_AcsmLongBubble16_LSB  15
#define csr_AcsmLongBubble16_MASK 0x8000
#define csr_PptDqsCntInvTrnTg0_RANGE  15:0
#define csr_PptDqsCntInvTrnTg0_BITS   15:0
#define csr_PptDqsCntInvTrnTg0_MSB  15
#define csr_PptDqsCntInvTrnTg0_LSB  0
#define csr_PptDqsCntInvTrnTg0_MASK 0xffff
#define csr_D5ACSMPtrXlat48_RANGE  15:0
#define csr_D5ACSMPtrXlat48_BITS   15:0
#define csr_D5ACSMPtrXlat48_MSB  15
#define csr_D5ACSMPtrXlat48_LSB  0
#define csr_D5ACSMPtrXlat48_MASK 0xffff
#define csr_D5ACSMStartAddrVal48_RANGE  7:0
#define csr_D5ACSMStartAddrVal48_BITS   7:0
#define csr_D5ACSMStartAddrVal48_MSB  7
#define csr_D5ACSMStartAddrVal48_LSB  0
#define csr_D5ACSMStartAddrVal48_MASK 0xff
#define csr_D5ACSMStopAddrVal48_RANGE  15:8
#define csr_D5ACSMStopAddrVal48_BITS   7:0
#define csr_D5ACSMStopAddrVal48_MSB  15
#define csr_D5ACSMStopAddrVal48_LSB  8
#define csr_D5ACSMStopAddrVal48_MASK 0xff00
#define csr_DllTrainParam_RANGE  1:0
#define csr_DllTrainParam_BITS   1:0
#define csr_DllTrainParam_MSB  1
#define csr_DllTrainParam_LSB  0
#define csr_DllTrainParam_MASK 0x3
#define csr_ExtendPhdTime_RANGE  1:0
#define csr_ExtendPhdTime_BITS   1:0
#define csr_ExtendPhdTime_MSB  1
#define csr_ExtendPhdTime_LSB  0
#define csr_ExtendPhdTime_MASK 0x3
#define csr_SequenceReg0b24s0_RANGE  15:0
#define csr_SequenceReg0b24s0_BITS   15:0
#define csr_SequenceReg0b24s0_MSB  15
#define csr_SequenceReg0b24s0_LSB  0
#define csr_SequenceReg0b24s0_MASK 0xffff
#define csr_SequenceReg0b109s1_RANGE  15:0
#define csr_SequenceReg0b109s1_BITS   15:0
#define csr_SequenceReg0b109s1_MSB  15
#define csr_SequenceReg0b109s1_LSB  0
#define csr_SequenceReg0b109s1_MASK 0xffff
#define csr_AcsmSeq3x17_RANGE  15:0
#define csr_AcsmSeq3x17_BITS   15:0
#define csr_AcsmSeq3x17_MSB  15
#define csr_AcsmSeq3x17_LSB  0
#define csr_AcsmSeq3x17_MASK 0xffff
#define csr_AcsmCmdRepCnt17_RANGE  7:0
#define csr_AcsmCmdRepCnt17_BITS   7:0
#define csr_AcsmCmdRepCnt17_MSB  7
#define csr_AcsmCmdRepCnt17_LSB  0
#define csr_AcsmCmdRepCnt17_MASK 0xff
#define csr_AcsmAdrAdv17_RANGE  9:8
#define csr_AcsmAdrAdv17_BITS   1:0
#define csr_AcsmAdrAdv17_MSB  9
#define csr_AcsmAdrAdv17_LSB  8
#define csr_AcsmAdrAdv17_MASK 0x300
#define csr_AcsmBnkAdv17_RANGE  11:10
#define csr_AcsmBnkAdv17_BITS   1:0
#define csr_AcsmBnkAdv17_MSB  11
#define csr_AcsmBnkAdv17_LSB  10
#define csr_AcsmBnkAdv17_MASK 0xc00
#define csr_AcsmAdrSelLoad17_RANGE  13:12
#define csr_AcsmAdrSelLoad17_BITS   1:0
#define csr_AcsmAdrSelLoad17_MSB  13
#define csr_AcsmAdrSelLoad17_LSB  12
#define csr_AcsmAdrSelLoad17_MASK 0x3000
#define csr_AcsmBnkSelLoad17_RANGE  14:14
#define csr_AcsmBnkSelLoad17_BITS   0:0
#define csr_AcsmBnkSelLoad17_MSB  14
#define csr_AcsmBnkSelLoad17_LSB  14
#define csr_AcsmBnkSelLoad17_MASK 0x4000
#define csr_AcsmLongBubble17_RANGE  15:15
#define csr_AcsmLongBubble17_BITS   0:0
#define csr_AcsmLongBubble17_MSB  15
#define csr_AcsmLongBubble17_LSB  15
#define csr_AcsmLongBubble17_MASK 0x8000
#define csr_PptDqsCntInvTrnTg1_RANGE  15:0
#define csr_PptDqsCntInvTrnTg1_BITS   15:0
#define csr_PptDqsCntInvTrnTg1_MSB  15
#define csr_PptDqsCntInvTrnTg1_LSB  0
#define csr_PptDqsCntInvTrnTg1_MASK 0xffff
#define csr_D5ACSMPtrXlat49_RANGE  15:0
#define csr_D5ACSMPtrXlat49_BITS   15:0
#define csr_D5ACSMPtrXlat49_MSB  15
#define csr_D5ACSMPtrXlat49_LSB  0
#define csr_D5ACSMPtrXlat49_MASK 0xffff
#define csr_D5ACSMStartAddrVal49_RANGE  7:0
#define csr_D5ACSMStartAddrVal49_BITS   7:0
#define csr_D5ACSMStartAddrVal49_MSB  7
#define csr_D5ACSMStartAddrVal49_LSB  0
#define csr_D5ACSMStartAddrVal49_MASK 0xff
#define csr_D5ACSMStopAddrVal49_RANGE  15:8
#define csr_D5ACSMStopAddrVal49_BITS   7:0
#define csr_D5ACSMStopAddrVal49_MSB  15
#define csr_D5ACSMStopAddrVal49_LSB  8
#define csr_D5ACSMStopAddrVal49_MASK 0xff00
#define csr_HwtLpCsEnA_RANGE  1:0
#define csr_HwtLpCsEnA_BITS   1:0
#define csr_HwtLpCsEnA_MSB  1
#define csr_HwtLpCsEnA_LSB  0
#define csr_HwtLpCsEnA_MASK 0x3
#define csr_SequenceReg0b24s1_RANGE  15:0
#define csr_SequenceReg0b24s1_BITS   15:0
#define csr_SequenceReg0b24s1_MSB  15
#define csr_SequenceReg0b24s1_LSB  0
#define csr_SequenceReg0b24s1_MASK 0xffff
#define csr_SequenceReg0b109s2_RANGE  8:0
#define csr_SequenceReg0b109s2_BITS   8:0
#define csr_SequenceReg0b109s2_MSB  8
#define csr_SequenceReg0b109s2_LSB  0
#define csr_SequenceReg0b109s2_MASK 0x1ff
#define csr_AcsmSeq3x18_RANGE  15:0
#define csr_AcsmSeq3x18_BITS   15:0
#define csr_AcsmSeq3x18_MSB  15
#define csr_AcsmSeq3x18_LSB  0
#define csr_AcsmSeq3x18_MASK 0xffff
#define csr_AcsmCmdRepCnt18_RANGE  7:0
#define csr_AcsmCmdRepCnt18_BITS   7:0
#define csr_AcsmCmdRepCnt18_MSB  7
#define csr_AcsmCmdRepCnt18_LSB  0
#define csr_AcsmCmdRepCnt18_MASK 0xff
#define csr_AcsmAdrAdv18_RANGE  9:8
#define csr_AcsmAdrAdv18_BITS   1:0
#define csr_AcsmAdrAdv18_MSB  9
#define csr_AcsmAdrAdv18_LSB  8
#define csr_AcsmAdrAdv18_MASK 0x300
#define csr_AcsmBnkAdv18_RANGE  11:10
#define csr_AcsmBnkAdv18_BITS   1:0
#define csr_AcsmBnkAdv18_MSB  11
#define csr_AcsmBnkAdv18_LSB  10
#define csr_AcsmBnkAdv18_MASK 0xc00
#define csr_AcsmAdrSelLoad18_RANGE  13:12
#define csr_AcsmAdrSelLoad18_BITS   1:0
#define csr_AcsmAdrSelLoad18_MSB  13
#define csr_AcsmAdrSelLoad18_LSB  12
#define csr_AcsmAdrSelLoad18_MASK 0x3000
#define csr_AcsmBnkSelLoad18_RANGE  14:14
#define csr_AcsmBnkSelLoad18_BITS   0:0
#define csr_AcsmBnkSelLoad18_MSB  14
#define csr_AcsmBnkSelLoad18_LSB  14
#define csr_AcsmBnkSelLoad18_MASK 0x4000
#define csr_AcsmLongBubble18_RANGE  15:15
#define csr_AcsmLongBubble18_BITS   0:0
#define csr_AcsmLongBubble18_MSB  15
#define csr_AcsmLongBubble18_LSB  15
#define csr_AcsmLongBubble18_MASK 0x8000
#define csr_PptDqsCntInvTrnTg2_RANGE  15:0
#define csr_PptDqsCntInvTrnTg2_BITS   15:0
#define csr_PptDqsCntInvTrnTg2_MSB  15
#define csr_PptDqsCntInvTrnTg2_LSB  0
#define csr_PptDqsCntInvTrnTg2_MASK 0xffff
#define csr_D5ACSMPtrXlat50_RANGE  15:0
#define csr_D5ACSMPtrXlat50_BITS   15:0
#define csr_D5ACSMPtrXlat50_MSB  15
#define csr_D5ACSMPtrXlat50_LSB  0
#define csr_D5ACSMPtrXlat50_MASK 0xffff
#define csr_D5ACSMStartAddrVal50_RANGE  7:0
#define csr_D5ACSMStartAddrVal50_BITS   7:0
#define csr_D5ACSMStartAddrVal50_MSB  7
#define csr_D5ACSMStartAddrVal50_LSB  0
#define csr_D5ACSMStartAddrVal50_MASK 0xff
#define csr_D5ACSMStopAddrVal50_RANGE  15:8
#define csr_D5ACSMStopAddrVal50_BITS   7:0
#define csr_D5ACSMStopAddrVal50_MSB  15
#define csr_D5ACSMStopAddrVal50_LSB  8
#define csr_D5ACSMStopAddrVal50_MASK 0xff00
#define csr_HwtLpCsEnB_RANGE  1:0
#define csr_HwtLpCsEnB_BITS   1:0
#define csr_HwtLpCsEnB_MSB  1
#define csr_HwtLpCsEnB_LSB  0
#define csr_HwtLpCsEnB_MASK 0x3
#define csr_SequenceReg0b24s2_RANGE  8:0
#define csr_SequenceReg0b24s2_BITS   8:0
#define csr_SequenceReg0b24s2_MSB  8
#define csr_SequenceReg0b24s2_LSB  0
#define csr_SequenceReg0b24s2_MASK 0x1ff
#define csr_SequenceReg0b110s0_RANGE  15:0
#define csr_SequenceReg0b110s0_BITS   15:0
#define csr_SequenceReg0b110s0_MSB  15
#define csr_SequenceReg0b110s0_LSB  0
#define csr_SequenceReg0b110s0_MASK 0xffff
#define csr_AcsmSeq3x19_RANGE  15:0
#define csr_AcsmSeq3x19_BITS   15:0
#define csr_AcsmSeq3x19_MSB  15
#define csr_AcsmSeq3x19_LSB  0
#define csr_AcsmSeq3x19_MASK 0xffff
#define csr_AcsmCmdRepCnt19_RANGE  7:0
#define csr_AcsmCmdRepCnt19_BITS   7:0
#define csr_AcsmCmdRepCnt19_MSB  7
#define csr_AcsmCmdRepCnt19_LSB  0
#define csr_AcsmCmdRepCnt19_MASK 0xff
#define csr_AcsmAdrAdv19_RANGE  9:8
#define csr_AcsmAdrAdv19_BITS   1:0
#define csr_AcsmAdrAdv19_MSB  9
#define csr_AcsmAdrAdv19_LSB  8
#define csr_AcsmAdrAdv19_MASK 0x300
#define csr_AcsmBnkAdv19_RANGE  11:10
#define csr_AcsmBnkAdv19_BITS   1:0
#define csr_AcsmBnkAdv19_MSB  11
#define csr_AcsmBnkAdv19_LSB  10
#define csr_AcsmBnkAdv19_MASK 0xc00
#define csr_AcsmAdrSelLoad19_RANGE  13:12
#define csr_AcsmAdrSelLoad19_BITS   1:0
#define csr_AcsmAdrSelLoad19_MSB  13
#define csr_AcsmAdrSelLoad19_LSB  12
#define csr_AcsmAdrSelLoad19_MASK 0x3000
#define csr_AcsmBnkSelLoad19_RANGE  14:14
#define csr_AcsmBnkSelLoad19_BITS   0:0
#define csr_AcsmBnkSelLoad19_MSB  14
#define csr_AcsmBnkSelLoad19_LSB  14
#define csr_AcsmBnkSelLoad19_MASK 0x4000
#define csr_AcsmLongBubble19_RANGE  15:15
#define csr_AcsmLongBubble19_BITS   0:0
#define csr_AcsmLongBubble19_MSB  15
#define csr_AcsmLongBubble19_LSB  15
#define csr_AcsmLongBubble19_MASK 0x8000
#define csr_PptDqsCntInvTrnTg3_RANGE  15:0
#define csr_PptDqsCntInvTrnTg3_BITS   15:0
#define csr_PptDqsCntInvTrnTg3_MSB  15
#define csr_PptDqsCntInvTrnTg3_LSB  0
#define csr_PptDqsCntInvTrnTg3_MASK 0xffff
#define csr_D5ACSMPtrXlat51_RANGE  15:0
#define csr_D5ACSMPtrXlat51_BITS   15:0
#define csr_D5ACSMPtrXlat51_MSB  15
#define csr_D5ACSMPtrXlat51_LSB  0
#define csr_D5ACSMPtrXlat51_MASK 0xffff
#define csr_D5ACSMStartAddrVal51_RANGE  7:0
#define csr_D5ACSMStartAddrVal51_BITS   7:0
#define csr_D5ACSMStartAddrVal51_MSB  7
#define csr_D5ACSMStartAddrVal51_LSB  0
#define csr_D5ACSMStartAddrVal51_MASK 0xff
#define csr_D5ACSMStopAddrVal51_RANGE  15:8
#define csr_D5ACSMStopAddrVal51_BITS   7:0
#define csr_D5ACSMStopAddrVal51_MSB  15
#define csr_D5ACSMStopAddrVal51_LSB  8
#define csr_D5ACSMStopAddrVal51_MASK 0xff00
#define csr_HwtLpCsEnBypass_RANGE  0:0
#define csr_HwtLpCsEnBypass_BITS   0:0
#define csr_HwtLpCsEnBypass_MSB  0
#define csr_HwtLpCsEnBypass_LSB  0
#define csr_HwtLpCsEnBypass_MASK 0x1
#define csr_SequenceReg0b25s0_RANGE  15:0
#define csr_SequenceReg0b25s0_BITS   15:0
#define csr_SequenceReg0b25s0_MSB  15
#define csr_SequenceReg0b25s0_LSB  0
#define csr_SequenceReg0b25s0_MASK 0xffff
#define csr_SequenceReg0b110s1_RANGE  15:0
#define csr_SequenceReg0b110s1_BITS   15:0
#define csr_SequenceReg0b110s1_MSB  15
#define csr_SequenceReg0b110s1_LSB  0
#define csr_SequenceReg0b110s1_MASK 0xffff
#define csr_AcsmSeq3x20_RANGE  15:0
#define csr_AcsmSeq3x20_BITS   15:0
#define csr_AcsmSeq3x20_MSB  15
#define csr_AcsmSeq3x20_LSB  0
#define csr_AcsmSeq3x20_MASK 0xffff
#define csr_AcsmCmdRepCnt20_RANGE  7:0
#define csr_AcsmCmdRepCnt20_BITS   7:0
#define csr_AcsmCmdRepCnt20_MSB  7
#define csr_AcsmCmdRepCnt20_LSB  0
#define csr_AcsmCmdRepCnt20_MASK 0xff
#define csr_AcsmAdrAdv20_RANGE  9:8
#define csr_AcsmAdrAdv20_BITS   1:0
#define csr_AcsmAdrAdv20_MSB  9
#define csr_AcsmAdrAdv20_LSB  8
#define csr_AcsmAdrAdv20_MASK 0x300
#define csr_AcsmBnkAdv20_RANGE  11:10
#define csr_AcsmBnkAdv20_BITS   1:0
#define csr_AcsmBnkAdv20_MSB  11
#define csr_AcsmBnkAdv20_LSB  10
#define csr_AcsmBnkAdv20_MASK 0xc00
#define csr_AcsmAdrSelLoad20_RANGE  13:12
#define csr_AcsmAdrSelLoad20_BITS   1:0
#define csr_AcsmAdrSelLoad20_MSB  13
#define csr_AcsmAdrSelLoad20_LSB  12
#define csr_AcsmAdrSelLoad20_MASK 0x3000
#define csr_AcsmBnkSelLoad20_RANGE  14:14
#define csr_AcsmBnkSelLoad20_BITS   0:0
#define csr_AcsmBnkSelLoad20_MSB  14
#define csr_AcsmBnkSelLoad20_LSB  14
#define csr_AcsmBnkSelLoad20_MASK 0x4000
#define csr_AcsmLongBubble20_RANGE  15:15
#define csr_AcsmLongBubble20_BITS   0:0
#define csr_AcsmLongBubble20_MSB  15
#define csr_AcsmLongBubble20_LSB  15
#define csr_AcsmLongBubble20_MASK 0x8000
#define csr_D5ACSMPtrXlat52_RANGE  15:0
#define csr_D5ACSMPtrXlat52_BITS   15:0
#define csr_D5ACSMPtrXlat52_MSB  15
#define csr_D5ACSMPtrXlat52_LSB  0
#define csr_D5ACSMPtrXlat52_MASK 0xffff
#define csr_D5ACSMStartAddrVal52_RANGE  7:0
#define csr_D5ACSMStartAddrVal52_BITS   7:0
#define csr_D5ACSMStartAddrVal52_MSB  7
#define csr_D5ACSMStartAddrVal52_LSB  0
#define csr_D5ACSMStartAddrVal52_MASK 0xff
#define csr_D5ACSMStopAddrVal52_RANGE  15:8
#define csr_D5ACSMStopAddrVal52_BITS   7:0
#define csr_D5ACSMStopAddrVal52_MSB  15
#define csr_D5ACSMStopAddrVal52_LSB  8
#define csr_D5ACSMStopAddrVal52_MASK 0xff00
#define csr_DfiCAMode_RANGE  5:0
#define csr_DfiCAMode_BITS   5:0
#define csr_DfiCAMode_MSB  5
#define csr_DfiCAMode_LSB  0
#define csr_DfiCAMode_MASK 0x3f
#define csr_DfiCAModeReserved0_RANGE  0:0
#define csr_DfiCAModeReserved0_BITS   0:0
#define csr_DfiCAModeReserved0_MSB  0
#define csr_DfiCAModeReserved0_LSB  0
#define csr_DfiCAModeReserved0_MASK 0x1
#define csr_DfiD4CAMode_RANGE  1:1
#define csr_DfiD4CAMode_BITS   0:0
#define csr_DfiD4CAMode_MSB  1
#define csr_DfiD4CAMode_LSB  1
#define csr_DfiD4CAMode_MASK 0x2
#define csr_DfiLp4CAMode_RANGE  2:2
#define csr_DfiLp4CAMode_BITS   0:0
#define csr_DfiLp4CAMode_MSB  2
#define csr_DfiLp4CAMode_LSB  2
#define csr_DfiLp4CAMode_MASK 0x4
#define csr_DfiCAModeReserved3_RANGE  3:3
#define csr_DfiCAModeReserved3_BITS   0:0
#define csr_DfiCAModeReserved3_MSB  3
#define csr_DfiCAModeReserved3_LSB  3
#define csr_DfiCAModeReserved3_MASK 0x8
#define csr_DfiD5CAMode_RANGE  4:4
#define csr_DfiD5CAMode_BITS   0:0
#define csr_DfiD5CAMode_MSB  4
#define csr_DfiD5CAMode_LSB  4
#define csr_DfiD5CAMode_MASK 0x10
#define csr_DfiD5DCAMode_RANGE  5:5
#define csr_DfiD5DCAMode_BITS   0:0
#define csr_DfiD5DCAMode_MSB  5
#define csr_DfiD5DCAMode_LSB  5
#define csr_DfiD5DCAMode_MASK 0x20
#define csr_SequenceReg0b25s1_RANGE  15:0
#define csr_SequenceReg0b25s1_BITS   15:0
#define csr_SequenceReg0b25s1_MSB  15
#define csr_SequenceReg0b25s1_LSB  0
#define csr_SequenceReg0b25s1_MASK 0xffff
#define csr_SequenceReg0b110s2_RANGE  8:0
#define csr_SequenceReg0b110s2_BITS   8:0
#define csr_SequenceReg0b110s2_MSB  8
#define csr_SequenceReg0b110s2_LSB  0
#define csr_SequenceReg0b110s2_MASK 0x1ff
#define csr_AcsmSeq3x21_RANGE  15:0
#define csr_AcsmSeq3x21_BITS   15:0
#define csr_AcsmSeq3x21_MSB  15
#define csr_AcsmSeq3x21_LSB  0
#define csr_AcsmSeq3x21_MASK 0xffff
#define csr_AcsmCmdRepCnt21_RANGE  7:0
#define csr_AcsmCmdRepCnt21_BITS   7:0
#define csr_AcsmCmdRepCnt21_MSB  7
#define csr_AcsmCmdRepCnt21_LSB  0
#define csr_AcsmCmdRepCnt21_MASK 0xff
#define csr_AcsmAdrAdv21_RANGE  9:8
#define csr_AcsmAdrAdv21_BITS   1:0
#define csr_AcsmAdrAdv21_MSB  9
#define csr_AcsmAdrAdv21_LSB  8
#define csr_AcsmAdrAdv21_MASK 0x300
#define csr_AcsmBnkAdv21_RANGE  11:10
#define csr_AcsmBnkAdv21_BITS   1:0
#define csr_AcsmBnkAdv21_MSB  11
#define csr_AcsmBnkAdv21_LSB  10
#define csr_AcsmBnkAdv21_MASK 0xc00
#define csr_AcsmAdrSelLoad21_RANGE  13:12
#define csr_AcsmAdrSelLoad21_BITS   1:0
#define csr_AcsmAdrSelLoad21_MSB  13
#define csr_AcsmAdrSelLoad21_LSB  12
#define csr_AcsmAdrSelLoad21_MASK 0x3000
#define csr_AcsmBnkSelLoad21_RANGE  14:14
#define csr_AcsmBnkSelLoad21_BITS   0:0
#define csr_AcsmBnkSelLoad21_MSB  14
#define csr_AcsmBnkSelLoad21_LSB  14
#define csr_AcsmBnkSelLoad21_MASK 0x4000
#define csr_AcsmLongBubble21_RANGE  15:15
#define csr_AcsmLongBubble21_BITS   0:0
#define csr_AcsmLongBubble21_MSB  15
#define csr_AcsmLongBubble21_LSB  15
#define csr_AcsmLongBubble21_MASK 0x8000
#define csr_D5ACSMPtrXlat53_RANGE  15:0
#define csr_D5ACSMPtrXlat53_BITS   15:0
#define csr_D5ACSMPtrXlat53_MSB  15
#define csr_D5ACSMPtrXlat53_LSB  0
#define csr_D5ACSMPtrXlat53_MASK 0xffff
#define csr_D5ACSMStartAddrVal53_RANGE  7:0
#define csr_D5ACSMStartAddrVal53_BITS   7:0
#define csr_D5ACSMStartAddrVal53_MSB  7
#define csr_D5ACSMStartAddrVal53_LSB  0
#define csr_D5ACSMStartAddrVal53_MASK 0xff
#define csr_D5ACSMStopAddrVal53_RANGE  15:8
#define csr_D5ACSMStopAddrVal53_BITS   7:0
#define csr_D5ACSMStopAddrVal53_MSB  15
#define csr_D5ACSMStopAddrVal53_LSB  8
#define csr_D5ACSMStopAddrVal53_MASK 0xff00
#define csr_HwtCACtl_RANGE  0:0
#define csr_HwtCACtl_BITS   0:0
#define csr_HwtCACtl_MSB  0
#define csr_HwtCACtl_LSB  0
#define csr_HwtCACtl_MASK 0x1
#define csr_HwtDisDynAdrTri_RANGE  0:0
#define csr_HwtDisDynAdrTri_BITS   0:0
#define csr_HwtDisDynAdrTri_MSB  0
#define csr_HwtDisDynAdrTri_LSB  0
#define csr_HwtDisDynAdrTri_MASK 0x1
#define csr_SequenceReg0b25s2_RANGE  8:0
#define csr_SequenceReg0b25s2_BITS   8:0
#define csr_SequenceReg0b25s2_MSB  8
#define csr_SequenceReg0b25s2_LSB  0
#define csr_SequenceReg0b25s2_MASK 0x1ff
#define csr_SequenceReg0b111s0_RANGE  15:0
#define csr_SequenceReg0b111s0_BITS   15:0
#define csr_SequenceReg0b111s0_MSB  15
#define csr_SequenceReg0b111s0_LSB  0
#define csr_SequenceReg0b111s0_MASK 0xffff
#define csr_AcsmSeq3x22_RANGE  15:0
#define csr_AcsmSeq3x22_BITS   15:0
#define csr_AcsmSeq3x22_MSB  15
#define csr_AcsmSeq3x22_LSB  0
#define csr_AcsmSeq3x22_MASK 0xffff
#define csr_AcsmCmdRepCnt22_RANGE  7:0
#define csr_AcsmCmdRepCnt22_BITS   7:0
#define csr_AcsmCmdRepCnt22_MSB  7
#define csr_AcsmCmdRepCnt22_LSB  0
#define csr_AcsmCmdRepCnt22_MASK 0xff
#define csr_AcsmAdrAdv22_RANGE  9:8
#define csr_AcsmAdrAdv22_BITS   1:0
#define csr_AcsmAdrAdv22_MSB  9
#define csr_AcsmAdrAdv22_LSB  8
#define csr_AcsmAdrAdv22_MASK 0x300
#define csr_AcsmBnkAdv22_RANGE  11:10
#define csr_AcsmBnkAdv22_BITS   1:0
#define csr_AcsmBnkAdv22_MSB  11
#define csr_AcsmBnkAdv22_LSB  10
#define csr_AcsmBnkAdv22_MASK 0xc00
#define csr_AcsmAdrSelLoad22_RANGE  13:12
#define csr_AcsmAdrSelLoad22_BITS   1:0
#define csr_AcsmAdrSelLoad22_MSB  13
#define csr_AcsmAdrSelLoad22_LSB  12
#define csr_AcsmAdrSelLoad22_MASK 0x3000
#define csr_AcsmBnkSelLoad22_RANGE  14:14
#define csr_AcsmBnkSelLoad22_BITS   0:0
#define csr_AcsmBnkSelLoad22_MSB  14
#define csr_AcsmBnkSelLoad22_LSB  14
#define csr_AcsmBnkSelLoad22_MASK 0x4000
#define csr_AcsmLongBubble22_RANGE  15:15
#define csr_AcsmLongBubble22_BITS   0:0
#define csr_AcsmLongBubble22_MSB  15
#define csr_AcsmLongBubble22_LSB  15
#define csr_AcsmLongBubble22_MASK 0x8000
#define csr_D5ACSMPtrXlat54_RANGE  15:0
#define csr_D5ACSMPtrXlat54_BITS   15:0
#define csr_D5ACSMPtrXlat54_MSB  15
#define csr_D5ACSMPtrXlat54_LSB  0
#define csr_D5ACSMPtrXlat54_MASK 0xffff
#define csr_D5ACSMStartAddrVal54_RANGE  7:0
#define csr_D5ACSMStartAddrVal54_BITS   7:0
#define csr_D5ACSMStartAddrVal54_MSB  7
#define csr_D5ACSMStartAddrVal54_LSB  0
#define csr_D5ACSMStartAddrVal54_MASK 0xff
#define csr_D5ACSMStopAddrVal54_RANGE  15:8
#define csr_D5ACSMStopAddrVal54_BITS   7:0
#define csr_D5ACSMStopAddrVal54_MSB  15
#define csr_D5ACSMStopAddrVal54_LSB  8
#define csr_D5ACSMStopAddrVal54_MASK 0xff00
#define csr_HwtCAMode_RANGE  7:0
#define csr_HwtCAMode_BITS   7:0
#define csr_HwtCAMode_MSB  7
#define csr_HwtCAMode_LSB  0
#define csr_HwtCAMode_MASK 0xff
#define csr_HwtCAModeReserved0_RANGE  0:0
#define csr_HwtCAModeReserved0_BITS   0:0
#define csr_HwtCAModeReserved0_MSB  0
#define csr_HwtCAModeReserved0_LSB  0
#define csr_HwtCAModeReserved0_MASK 0x1
#define csr_HwtD4CAMode_RANGE  1:1
#define csr_HwtD4CAMode_BITS   0:0
#define csr_HwtD4CAMode_MSB  1
#define csr_HwtD4CAMode_LSB  1
#define csr_HwtD4CAMode_MASK 0x2
#define csr_HwtLp4CAMode_RANGE  2:2
#define csr_HwtLp4CAMode_BITS   0:0
#define csr_HwtLp4CAMode_MSB  2
#define csr_HwtLp4CAMode_LSB  2
#define csr_HwtLp4CAMode_MASK 0x4
#define csr_HwtCAModeReserved3_RANGE  3:3
#define csr_HwtCAModeReserved3_BITS   0:0
#define csr_HwtCAModeReserved3_MSB  3
#define csr_HwtCAModeReserved3_LSB  3
#define csr_HwtCAModeReserved3_MASK 0x8
#define csr_HwtCsInvert_RANGE  4:4
#define csr_HwtCsInvert_BITS   0:0
#define csr_HwtCsInvert_MSB  4
#define csr_HwtCsInvert_LSB  4
#define csr_HwtCsInvert_MASK 0x10
#define csr_HwtDBIInvert_RANGE  5:5
#define csr_HwtDBIInvert_BITS   0:0
#define csr_HwtDBIInvert_MSB  5
#define csr_HwtDBIInvert_LSB  5
#define csr_HwtDBIInvert_MASK 0x20
#define csr_HwtD5CAMode_RANGE  6:6
#define csr_HwtD5CAMode_BITS   0:0
#define csr_HwtD5CAMode_MSB  6
#define csr_HwtD5CAMode_LSB  6
#define csr_HwtD5CAMode_MASK 0x40
#define csr_HwtD5DCAMode_RANGE  7:7
#define csr_HwtD5DCAMode_BITS   0:0
#define csr_HwtD5DCAMode_MSB  7
#define csr_HwtD5DCAMode_LSB  7
#define csr_HwtD5DCAMode_MASK 0x80
#define csr_SequenceReg0b26s0_RANGE  15:0
#define csr_SequenceReg0b26s0_BITS   15:0
#define csr_SequenceReg0b26s0_MSB  15
#define csr_SequenceReg0b26s0_LSB  0
#define csr_SequenceReg0b26s0_MASK 0xffff
#define csr_SequenceReg0b111s1_RANGE  15:0
#define csr_SequenceReg0b111s1_BITS   15:0
#define csr_SequenceReg0b111s1_MSB  15
#define csr_SequenceReg0b111s1_LSB  0
#define csr_SequenceReg0b111s1_MASK 0xffff
#define csr_AcsmSeq3x23_RANGE  15:0
#define csr_AcsmSeq3x23_BITS   15:0
#define csr_AcsmSeq3x23_MSB  15
#define csr_AcsmSeq3x23_LSB  0
#define csr_AcsmSeq3x23_MASK 0xffff
#define csr_AcsmCmdRepCnt23_RANGE  7:0
#define csr_AcsmCmdRepCnt23_BITS   7:0
#define csr_AcsmCmdRepCnt23_MSB  7
#define csr_AcsmCmdRepCnt23_LSB  0
#define csr_AcsmCmdRepCnt23_MASK 0xff
#define csr_AcsmAdrAdv23_RANGE  9:8
#define csr_AcsmAdrAdv23_BITS   1:0
#define csr_AcsmAdrAdv23_MSB  9
#define csr_AcsmAdrAdv23_LSB  8
#define csr_AcsmAdrAdv23_MASK 0x300
#define csr_AcsmBnkAdv23_RANGE  11:10
#define csr_AcsmBnkAdv23_BITS   1:0
#define csr_AcsmBnkAdv23_MSB  11
#define csr_AcsmBnkAdv23_LSB  10
#define csr_AcsmBnkAdv23_MASK 0xc00
#define csr_AcsmAdrSelLoad23_RANGE  13:12
#define csr_AcsmAdrSelLoad23_BITS   1:0
#define csr_AcsmAdrSelLoad23_MSB  13
#define csr_AcsmAdrSelLoad23_LSB  12
#define csr_AcsmAdrSelLoad23_MASK 0x3000
#define csr_AcsmBnkSelLoad23_RANGE  14:14
#define csr_AcsmBnkSelLoad23_BITS   0:0
#define csr_AcsmBnkSelLoad23_MSB  14
#define csr_AcsmBnkSelLoad23_LSB  14
#define csr_AcsmBnkSelLoad23_MASK 0x4000
#define csr_AcsmLongBubble23_RANGE  15:15
#define csr_AcsmLongBubble23_BITS   0:0
#define csr_AcsmLongBubble23_MSB  15
#define csr_AcsmLongBubble23_LSB  15
#define csr_AcsmLongBubble23_MASK 0x8000
#define csr_D5ACSMPtrXlat55_RANGE  15:0
#define csr_D5ACSMPtrXlat55_BITS   15:0
#define csr_D5ACSMPtrXlat55_MSB  15
#define csr_D5ACSMPtrXlat55_LSB  0
#define csr_D5ACSMPtrXlat55_MASK 0xffff
#define csr_D5ACSMStartAddrVal55_RANGE  7:0
#define csr_D5ACSMStartAddrVal55_BITS   7:0
#define csr_D5ACSMStartAddrVal55_MSB  7
#define csr_D5ACSMStartAddrVal55_LSB  0
#define csr_D5ACSMStartAddrVal55_MASK 0xff
#define csr_D5ACSMStopAddrVal55_RANGE  15:8
#define csr_D5ACSMStopAddrVal55_BITS   7:0
#define csr_D5ACSMStopAddrVal55_MSB  15
#define csr_D5ACSMStopAddrVal55_LSB  8
#define csr_D5ACSMStopAddrVal55_MASK 0xff00
#define csr_SequenceReg0b26s1_RANGE  15:0
#define csr_SequenceReg0b26s1_BITS   15:0
#define csr_SequenceReg0b26s1_MSB  15
#define csr_SequenceReg0b26s1_LSB  0
#define csr_SequenceReg0b26s1_MASK 0xffff
#define csr_SequenceReg0b111s2_RANGE  8:0
#define csr_SequenceReg0b111s2_BITS   8:0
#define csr_SequenceReg0b111s2_MSB  8
#define csr_SequenceReg0b111s2_LSB  0
#define csr_SequenceReg0b111s2_MASK 0x1ff
#define csr_AcsmSeq3x24_RANGE  15:0
#define csr_AcsmSeq3x24_BITS   15:0
#define csr_AcsmSeq3x24_MSB  15
#define csr_AcsmSeq3x24_LSB  0
#define csr_AcsmSeq3x24_MASK 0xffff
#define csr_AcsmCmdRepCnt24_RANGE  7:0
#define csr_AcsmCmdRepCnt24_BITS   7:0
#define csr_AcsmCmdRepCnt24_MSB  7
#define csr_AcsmCmdRepCnt24_LSB  0
#define csr_AcsmCmdRepCnt24_MASK 0xff
#define csr_AcsmAdrAdv24_RANGE  9:8
#define csr_AcsmAdrAdv24_BITS   1:0
#define csr_AcsmAdrAdv24_MSB  9
#define csr_AcsmAdrAdv24_LSB  8
#define csr_AcsmAdrAdv24_MASK 0x300
#define csr_AcsmBnkAdv24_RANGE  11:10
#define csr_AcsmBnkAdv24_BITS   1:0
#define csr_AcsmBnkAdv24_MSB  11
#define csr_AcsmBnkAdv24_LSB  10
#define csr_AcsmBnkAdv24_MASK 0xc00
#define csr_AcsmAdrSelLoad24_RANGE  13:12
#define csr_AcsmAdrSelLoad24_BITS   1:0
#define csr_AcsmAdrSelLoad24_MSB  13
#define csr_AcsmAdrSelLoad24_LSB  12
#define csr_AcsmAdrSelLoad24_MASK 0x3000
#define csr_AcsmBnkSelLoad24_RANGE  14:14
#define csr_AcsmBnkSelLoad24_BITS   0:0
#define csr_AcsmBnkSelLoad24_MSB  14
#define csr_AcsmBnkSelLoad24_LSB  14
#define csr_AcsmBnkSelLoad24_MASK 0x4000
#define csr_AcsmLongBubble24_RANGE  15:15
#define csr_AcsmLongBubble24_BITS   0:0
#define csr_AcsmLongBubble24_MSB  15
#define csr_AcsmLongBubble24_LSB  15
#define csr_AcsmLongBubble24_MASK 0x8000
#define csr_DllControl_RANGE  2:0
#define csr_DllControl_BITS   2:0
#define csr_DllControl_MSB  2
#define csr_DllControl_LSB  0
#define csr_DllControl_MASK 0x7
#define csr_DllResetRelock_RANGE  0:0
#define csr_DllResetRelock_BITS   0:0
#define csr_DllResetRelock_MSB  0
#define csr_DllResetRelock_LSB  0
#define csr_DllResetRelock_MASK 0x1
#define csr_DllResetSlave_RANGE  1:1
#define csr_DllResetSlave_BITS   0:0
#define csr_DllResetSlave_MSB  1
#define csr_DllResetSlave_LSB  1
#define csr_DllResetSlave_MASK 0x2
#define csr_DllResetRSVD_RANGE  2:2
#define csr_DllResetRSVD_BITS   0:0
#define csr_DllResetRSVD_MSB  2
#define csr_DllResetRSVD_LSB  2
#define csr_DllResetRSVD_MASK 0x4
#define csr_D5ACSMPtrXlat56_RANGE  15:0
#define csr_D5ACSMPtrXlat56_BITS   15:0
#define csr_D5ACSMPtrXlat56_MSB  15
#define csr_D5ACSMPtrXlat56_LSB  0
#define csr_D5ACSMPtrXlat56_MASK 0xffff
#define csr_D5ACSMStartAddrVal56_RANGE  7:0
#define csr_D5ACSMStartAddrVal56_BITS   7:0
#define csr_D5ACSMStartAddrVal56_MSB  7
#define csr_D5ACSMStartAddrVal56_LSB  0
#define csr_D5ACSMStartAddrVal56_MASK 0xff
#define csr_D5ACSMStopAddrVal56_RANGE  15:8
#define csr_D5ACSMStopAddrVal56_BITS   7:0
#define csr_D5ACSMStopAddrVal56_MSB  15
#define csr_D5ACSMStopAddrVal56_LSB  8
#define csr_D5ACSMStopAddrVal56_MASK 0xff00
#define csr_SequenceReg0b26s2_RANGE  8:0
#define csr_SequenceReg0b26s2_BITS   8:0
#define csr_SequenceReg0b26s2_MSB  8
#define csr_SequenceReg0b26s2_LSB  0
#define csr_SequenceReg0b26s2_MASK 0x1ff
#define csr_SequenceReg0b112s0_RANGE  15:0
#define csr_SequenceReg0b112s0_BITS   15:0
#define csr_SequenceReg0b112s0_MSB  15
#define csr_SequenceReg0b112s0_LSB  0
#define csr_SequenceReg0b112s0_MASK 0xffff
#define csr_AcsmSeq3x25_RANGE  15:0
#define csr_AcsmSeq3x25_BITS   15:0
#define csr_AcsmSeq3x25_MSB  15
#define csr_AcsmSeq3x25_LSB  0
#define csr_AcsmSeq3x25_MASK 0xffff
#define csr_AcsmCmdRepCnt25_RANGE  7:0
#define csr_AcsmCmdRepCnt25_BITS   7:0
#define csr_AcsmCmdRepCnt25_MSB  7
#define csr_AcsmCmdRepCnt25_LSB  0
#define csr_AcsmCmdRepCnt25_MASK 0xff
#define csr_AcsmAdrAdv25_RANGE  9:8
#define csr_AcsmAdrAdv25_BITS   1:0
#define csr_AcsmAdrAdv25_MSB  9
#define csr_AcsmAdrAdv25_LSB  8
#define csr_AcsmAdrAdv25_MASK 0x300
#define csr_AcsmBnkAdv25_RANGE  11:10
#define csr_AcsmBnkAdv25_BITS   1:0
#define csr_AcsmBnkAdv25_MSB  11
#define csr_AcsmBnkAdv25_LSB  10
#define csr_AcsmBnkAdv25_MASK 0xc00
#define csr_AcsmAdrSelLoad25_RANGE  13:12
#define csr_AcsmAdrSelLoad25_BITS   1:0
#define csr_AcsmAdrSelLoad25_MSB  13
#define csr_AcsmAdrSelLoad25_LSB  12
#define csr_AcsmAdrSelLoad25_MASK 0x3000
#define csr_AcsmBnkSelLoad25_RANGE  14:14
#define csr_AcsmBnkSelLoad25_BITS   0:0
#define csr_AcsmBnkSelLoad25_MSB  14
#define csr_AcsmBnkSelLoad25_LSB  14
#define csr_AcsmBnkSelLoad25_MASK 0x4000
#define csr_AcsmLongBubble25_RANGE  15:15
#define csr_AcsmLongBubble25_BITS   0:0
#define csr_AcsmLongBubble25_MSB  15
#define csr_AcsmLongBubble25_LSB  15
#define csr_AcsmLongBubble25_MASK 0x8000
#define csr_PulseDllUpdatePhase_RANGE  7:0
#define csr_PulseDllUpdatePhase_BITS   7:0
#define csr_PulseDllUpdatePhase_MSB  7
#define csr_PulseDllUpdatePhase_LSB  0
#define csr_PulseDllUpdatePhase_MASK 0xff
#define csr_PulseDbyteDllUpdatePhase_RANGE  0:0
#define csr_PulseDbyteDllUpdatePhase_BITS   0:0
#define csr_PulseDbyteDllUpdatePhase_MSB  0
#define csr_PulseDbyteDllUpdatePhase_LSB  0
#define csr_PulseDbyteDllUpdatePhase_MASK 0x1
#define csr_PulseACkDllUpdatePhase_RANGE  1:1
#define csr_PulseACkDllUpdatePhase_BITS   0:0
#define csr_PulseACkDllUpdatePhase_MSB  1
#define csr_PulseACkDllUpdatePhase_LSB  1
#define csr_PulseACkDllUpdatePhase_MASK 0x2
#define csr_PulseACaDllUpdatePhase_RANGE  2:2
#define csr_PulseACaDllUpdatePhase_BITS   0:0
#define csr_PulseACaDllUpdatePhase_MSB  2
#define csr_PulseACaDllUpdatePhase_LSB  2
#define csr_PulseACaDllUpdatePhase_MASK 0x4
#define csr_UpdatePhaseDestReserved_RANGE  5:3
#define csr_UpdatePhaseDestReserved_BITS   2:0
#define csr_UpdatePhaseDestReserved_MSB  5
#define csr_UpdatePhaseDestReserved_LSB  3
#define csr_UpdatePhaseDestReserved_MASK 0x38
#define csr_TrainUpdatePhaseOnLongBubble_RANGE  6:6
#define csr_TrainUpdatePhaseOnLongBubble_BITS   0:0
#define csr_TrainUpdatePhaseOnLongBubble_MSB  6
#define csr_TrainUpdatePhaseOnLongBubble_LSB  6
#define csr_TrainUpdatePhaseOnLongBubble_MASK 0x40
#define csr_AlwaysUpdateLcdlPhase_RANGE  7:7
#define csr_AlwaysUpdateLcdlPhase_BITS   0:0
#define csr_AlwaysUpdateLcdlPhase_MSB  7
#define csr_AlwaysUpdateLcdlPhase_LSB  7
#define csr_AlwaysUpdateLcdlPhase_MASK 0x80
#define csr_D5ACSMPtrXlat57_RANGE  15:0
#define csr_D5ACSMPtrXlat57_BITS   15:0
#define csr_D5ACSMPtrXlat57_MSB  15
#define csr_D5ACSMPtrXlat57_LSB  0
#define csr_D5ACSMPtrXlat57_MASK 0xffff
#define csr_D5ACSMStartAddrVal57_RANGE  7:0
#define csr_D5ACSMStartAddrVal57_BITS   7:0
#define csr_D5ACSMStartAddrVal57_MSB  7
#define csr_D5ACSMStartAddrVal57_LSB  0
#define csr_D5ACSMStartAddrVal57_MASK 0xff
#define csr_D5ACSMStopAddrVal57_RANGE  15:8
#define csr_D5ACSMStopAddrVal57_BITS   7:0
#define csr_D5ACSMStopAddrVal57_MSB  15
#define csr_D5ACSMStopAddrVal57_LSB  8
#define csr_D5ACSMStopAddrVal57_MASK 0xff00
#define csr_HwtControlOvr0_RANGE  12:0
#define csr_HwtControlOvr0_BITS   12:0
#define csr_HwtControlOvr0_MSB  12
#define csr_HwtControlOvr0_LSB  0
#define csr_HwtControlOvr0_MASK 0x1fff
#define csr_HwtCs0Ovr0_RANGE  0:0
#define csr_HwtCs0Ovr0_BITS   0:0
#define csr_HwtCs0Ovr0_MSB  0
#define csr_HwtCs0Ovr0_LSB  0
#define csr_HwtCs0Ovr0_MASK 0x1
#define csr_HwtCs1Ovr0_RANGE  1:1
#define csr_HwtCs1Ovr0_BITS   0:0
#define csr_HwtCs1Ovr0_MSB  1
#define csr_HwtCs1Ovr0_LSB  1
#define csr_HwtCs1Ovr0_MASK 0x2
#define csr_HwtCs2Ovr0_RANGE  2:2
#define csr_HwtCs2Ovr0_BITS   0:0
#define csr_HwtCs2Ovr0_MSB  2
#define csr_HwtCs2Ovr0_LSB  2
#define csr_HwtCs2Ovr0_MASK 0x4
#define csr_HwtCs3Ovr0_RANGE  3:3
#define csr_HwtCs3Ovr0_BITS   0:0
#define csr_HwtCs3Ovr0_MSB  3
#define csr_HwtCs3Ovr0_LSB  3
#define csr_HwtCs3Ovr0_MASK 0x8
#define csr_HwtCke0Ovr0_RANGE  4:4
#define csr_HwtCke0Ovr0_BITS   0:0
#define csr_HwtCke0Ovr0_MSB  4
#define csr_HwtCke0Ovr0_LSB  4
#define csr_HwtCke0Ovr0_MASK 0x10
#define csr_HwtCke1Ovr0_RANGE  5:5
#define csr_HwtCke1Ovr0_BITS   0:0
#define csr_HwtCke1Ovr0_MSB  5
#define csr_HwtCke1Ovr0_LSB  5
#define csr_HwtCke1Ovr0_MASK 0x20
#define csr_HwtCke2Ovr0_RANGE  6:6
#define csr_HwtCke2Ovr0_BITS   0:0
#define csr_HwtCke2Ovr0_MSB  6
#define csr_HwtCke2Ovr0_LSB  6
#define csr_HwtCke2Ovr0_MASK 0x40
#define csr_HwtCke3Ovr0_RANGE  7:7
#define csr_HwtCke3Ovr0_BITS   0:0
#define csr_HwtCke3Ovr0_MSB  7
#define csr_HwtCke3Ovr0_LSB  7
#define csr_HwtCke3Ovr0_MASK 0x80
#define csr_HwtOdt0Ovr0_RANGE  8:8
#define csr_HwtOdt0Ovr0_BITS   0:0
#define csr_HwtOdt0Ovr0_MSB  8
#define csr_HwtOdt0Ovr0_LSB  8
#define csr_HwtOdt0Ovr0_MASK 0x100
#define csr_HwtOdt1Ovr0_RANGE  9:9
#define csr_HwtOdt1Ovr0_BITS   0:0
#define csr_HwtOdt1Ovr0_MSB  9
#define csr_HwtOdt1Ovr0_LSB  9
#define csr_HwtOdt1Ovr0_MASK 0x200
#define csr_HwtOdt2Ovr0_RANGE  10:10
#define csr_HwtOdt2Ovr0_BITS   0:0
#define csr_HwtOdt2Ovr0_MSB  10
#define csr_HwtOdt2Ovr0_LSB  10
#define csr_HwtOdt2Ovr0_MASK 0x400
#define csr_HwtOdt3Ovr0_RANGE  11:11
#define csr_HwtOdt3Ovr0_BITS   0:0
#define csr_HwtOdt3Ovr0_MSB  11
#define csr_HwtOdt3Ovr0_LSB  11
#define csr_HwtOdt3Ovr0_MASK 0x800
#define csr_HwtParityOvr0_RANGE  12:12
#define csr_HwtParityOvr0_BITS   0:0
#define csr_HwtParityOvr0_MSB  12
#define csr_HwtParityOvr0_LSB  12
#define csr_HwtParityOvr0_MASK 0x1000
#define csr_SequenceReg0b27s0_RANGE  15:0
#define csr_SequenceReg0b27s0_BITS   15:0
#define csr_SequenceReg0b27s0_MSB  15
#define csr_SequenceReg0b27s0_LSB  0
#define csr_SequenceReg0b27s0_MASK 0xffff
#define csr_SequenceReg0b112s1_RANGE  15:0
#define csr_SequenceReg0b112s1_BITS   15:0
#define csr_SequenceReg0b112s1_MSB  15
#define csr_SequenceReg0b112s1_LSB  0
#define csr_SequenceReg0b112s1_MASK 0xffff
#define csr_AcsmSeq3x26_RANGE  15:0
#define csr_AcsmSeq3x26_BITS   15:0
#define csr_AcsmSeq3x26_MSB  15
#define csr_AcsmSeq3x26_LSB  0
#define csr_AcsmSeq3x26_MASK 0xffff
#define csr_AcsmCmdRepCnt26_RANGE  7:0
#define csr_AcsmCmdRepCnt26_BITS   7:0
#define csr_AcsmCmdRepCnt26_MSB  7
#define csr_AcsmCmdRepCnt26_LSB  0
#define csr_AcsmCmdRepCnt26_MASK 0xff
#define csr_AcsmAdrAdv26_RANGE  9:8
#define csr_AcsmAdrAdv26_BITS   1:0
#define csr_AcsmAdrAdv26_MSB  9
#define csr_AcsmAdrAdv26_LSB  8
#define csr_AcsmAdrAdv26_MASK 0x300
#define csr_AcsmBnkAdv26_RANGE  11:10
#define csr_AcsmBnkAdv26_BITS   1:0
#define csr_AcsmBnkAdv26_MSB  11
#define csr_AcsmBnkAdv26_LSB  10
#define csr_AcsmBnkAdv26_MASK 0xc00
#define csr_AcsmAdrSelLoad26_RANGE  13:12
#define csr_AcsmAdrSelLoad26_BITS   1:0
#define csr_AcsmAdrSelLoad26_MSB  13
#define csr_AcsmAdrSelLoad26_LSB  12
#define csr_AcsmAdrSelLoad26_MASK 0x3000
#define csr_AcsmBnkSelLoad26_RANGE  14:14
#define csr_AcsmBnkSelLoad26_BITS   0:0
#define csr_AcsmBnkSelLoad26_MSB  14
#define csr_AcsmBnkSelLoad26_LSB  14
#define csr_AcsmBnkSelLoad26_MASK 0x4000
#define csr_AcsmLongBubble26_RANGE  15:15
#define csr_AcsmLongBubble26_BITS   0:0
#define csr_AcsmLongBubble26_MSB  15
#define csr_AcsmLongBubble26_LSB  15
#define csr_AcsmLongBubble26_MASK 0x8000
#define csr_D5ACSMPtrXlat58_RANGE  15:0
#define csr_D5ACSMPtrXlat58_BITS   15:0
#define csr_D5ACSMPtrXlat58_MSB  15
#define csr_D5ACSMPtrXlat58_LSB  0
#define csr_D5ACSMPtrXlat58_MASK 0xffff
#define csr_D5ACSMStartAddrVal58_RANGE  7:0
#define csr_D5ACSMStartAddrVal58_BITS   7:0
#define csr_D5ACSMStartAddrVal58_MSB  7
#define csr_D5ACSMStartAddrVal58_LSB  0
#define csr_D5ACSMStartAddrVal58_MASK 0xff
#define csr_D5ACSMStopAddrVal58_RANGE  15:8
#define csr_D5ACSMStopAddrVal58_BITS   7:0
#define csr_D5ACSMStopAddrVal58_MSB  15
#define csr_D5ACSMStopAddrVal58_LSB  8
#define csr_D5ACSMStopAddrVal58_MASK 0xff00
#define csr_HwtControlOvr1_RANGE  3:0
#define csr_HwtControlOvr1_BITS   3:0
#define csr_HwtControlOvr1_MSB  3
#define csr_HwtControlOvr1_LSB  0
#define csr_HwtControlOvr1_MASK 0xf
#define csr_HwtCs0Ovr1_RANGE  0:0
#define csr_HwtCs0Ovr1_BITS   0:0
#define csr_HwtCs0Ovr1_MSB  0
#define csr_HwtCs0Ovr1_LSB  0
#define csr_HwtCs0Ovr1_MASK 0x1
#define csr_HwtCs1Ovr1_RANGE  1:1
#define csr_HwtCs1Ovr1_BITS   0:0
#define csr_HwtCs1Ovr1_MSB  1
#define csr_HwtCs1Ovr1_LSB  1
#define csr_HwtCs1Ovr1_MASK 0x2
#define csr_HwtCs2Ovr1_RANGE  2:2
#define csr_HwtCs2Ovr1_BITS   0:0
#define csr_HwtCs2Ovr1_MSB  2
#define csr_HwtCs2Ovr1_LSB  2
#define csr_HwtCs2Ovr1_MASK 0x4
#define csr_HwtCs3Ovr1_RANGE  3:3
#define csr_HwtCs3Ovr1_BITS   0:0
#define csr_HwtCs3Ovr1_MSB  3
#define csr_HwtCs3Ovr1_LSB  3
#define csr_HwtCs3Ovr1_MASK 0x8
#define csr_SequenceReg0b27s1_RANGE  15:0
#define csr_SequenceReg0b27s1_BITS   15:0
#define csr_SequenceReg0b27s1_MSB  15
#define csr_SequenceReg0b27s1_LSB  0
#define csr_SequenceReg0b27s1_MASK 0xffff
#define csr_SequenceReg0b112s2_RANGE  8:0
#define csr_SequenceReg0b112s2_BITS   8:0
#define csr_SequenceReg0b112s2_MSB  8
#define csr_SequenceReg0b112s2_LSB  0
#define csr_SequenceReg0b112s2_MASK 0x1ff
#define csr_AcsmSeq3x27_RANGE  15:0
#define csr_AcsmSeq3x27_BITS   15:0
#define csr_AcsmSeq3x27_MSB  15
#define csr_AcsmSeq3x27_LSB  0
#define csr_AcsmSeq3x27_MASK 0xffff
#define csr_AcsmCmdRepCnt27_RANGE  7:0
#define csr_AcsmCmdRepCnt27_BITS   7:0
#define csr_AcsmCmdRepCnt27_MSB  7
#define csr_AcsmCmdRepCnt27_LSB  0
#define csr_AcsmCmdRepCnt27_MASK 0xff
#define csr_AcsmAdrAdv27_RANGE  9:8
#define csr_AcsmAdrAdv27_BITS   1:0
#define csr_AcsmAdrAdv27_MSB  9
#define csr_AcsmAdrAdv27_LSB  8
#define csr_AcsmAdrAdv27_MASK 0x300
#define csr_AcsmBnkAdv27_RANGE  11:10
#define csr_AcsmBnkAdv27_BITS   1:0
#define csr_AcsmBnkAdv27_MSB  11
#define csr_AcsmBnkAdv27_LSB  10
#define csr_AcsmBnkAdv27_MASK 0xc00
#define csr_AcsmAdrSelLoad27_RANGE  13:12
#define csr_AcsmAdrSelLoad27_BITS   1:0
#define csr_AcsmAdrSelLoad27_MSB  13
#define csr_AcsmAdrSelLoad27_LSB  12
#define csr_AcsmAdrSelLoad27_MASK 0x3000
#define csr_AcsmBnkSelLoad27_RANGE  14:14
#define csr_AcsmBnkSelLoad27_BITS   0:0
#define csr_AcsmBnkSelLoad27_MSB  14
#define csr_AcsmBnkSelLoad27_LSB  14
#define csr_AcsmBnkSelLoad27_MASK 0x4000
#define csr_AcsmLongBubble27_RANGE  15:15
#define csr_AcsmLongBubble27_BITS   0:0
#define csr_AcsmLongBubble27_MSB  15
#define csr_AcsmLongBubble27_LSB  15
#define csr_AcsmLongBubble27_MASK 0x8000
#define csr_D5ACSMPtrXlat59_RANGE  15:0
#define csr_D5ACSMPtrXlat59_BITS   15:0
#define csr_D5ACSMPtrXlat59_MSB  15
#define csr_D5ACSMPtrXlat59_LSB  0
#define csr_D5ACSMPtrXlat59_MASK 0xffff
#define csr_D5ACSMStartAddrVal59_RANGE  7:0
#define csr_D5ACSMStartAddrVal59_BITS   7:0
#define csr_D5ACSMStartAddrVal59_MSB  7
#define csr_D5ACSMStartAddrVal59_LSB  0
#define csr_D5ACSMStartAddrVal59_MASK 0xff
#define csr_D5ACSMStopAddrVal59_RANGE  15:8
#define csr_D5ACSMStopAddrVal59_BITS   7:0
#define csr_D5ACSMStopAddrVal59_MSB  15
#define csr_D5ACSMStopAddrVal59_LSB  8
#define csr_D5ACSMStopAddrVal59_MASK 0xff00
#define csr_SequenceReg0b27s2_RANGE  8:0
#define csr_SequenceReg0b27s2_BITS   8:0
#define csr_SequenceReg0b27s2_MSB  8
#define csr_SequenceReg0b27s2_LSB  0
#define csr_SequenceReg0b27s2_MASK 0x1ff
#define csr_SequenceReg0b113s0_RANGE  15:0
#define csr_SequenceReg0b113s0_BITS   15:0
#define csr_SequenceReg0b113s0_MSB  15
#define csr_SequenceReg0b113s0_LSB  0
#define csr_SequenceReg0b113s0_MASK 0xffff
#define csr_AcsmSeq3x28_RANGE  15:0
#define csr_AcsmSeq3x28_BITS   15:0
#define csr_AcsmSeq3x28_MSB  15
#define csr_AcsmSeq3x28_LSB  0
#define csr_AcsmSeq3x28_MASK 0xffff
#define csr_AcsmCmdRepCnt28_RANGE  7:0
#define csr_AcsmCmdRepCnt28_BITS   7:0
#define csr_AcsmCmdRepCnt28_MSB  7
#define csr_AcsmCmdRepCnt28_LSB  0
#define csr_AcsmCmdRepCnt28_MASK 0xff
#define csr_AcsmAdrAdv28_RANGE  9:8
#define csr_AcsmAdrAdv28_BITS   1:0
#define csr_AcsmAdrAdv28_MSB  9
#define csr_AcsmAdrAdv28_LSB  8
#define csr_AcsmAdrAdv28_MASK 0x300
#define csr_AcsmBnkAdv28_RANGE  11:10
#define csr_AcsmBnkAdv28_BITS   1:0
#define csr_AcsmBnkAdv28_MSB  11
#define csr_AcsmBnkAdv28_LSB  10
#define csr_AcsmBnkAdv28_MASK 0xc00
#define csr_AcsmAdrSelLoad28_RANGE  13:12
#define csr_AcsmAdrSelLoad28_BITS   1:0
#define csr_AcsmAdrSelLoad28_MSB  13
#define csr_AcsmAdrSelLoad28_LSB  12
#define csr_AcsmAdrSelLoad28_MASK 0x3000
#define csr_AcsmBnkSelLoad28_RANGE  14:14
#define csr_AcsmBnkSelLoad28_BITS   0:0
#define csr_AcsmBnkSelLoad28_MSB  14
#define csr_AcsmBnkSelLoad28_LSB  14
#define csr_AcsmBnkSelLoad28_MASK 0x4000
#define csr_AcsmLongBubble28_RANGE  15:15
#define csr_AcsmLongBubble28_BITS   0:0
#define csr_AcsmLongBubble28_MSB  15
#define csr_AcsmLongBubble28_LSB  15
#define csr_AcsmLongBubble28_MASK 0x8000
#define csr_DllGainCtl_RANGE  7:0
#define csr_DllGainCtl_BITS   7:0
#define csr_DllGainCtl_MSB  7
#define csr_DllGainCtl_LSB  0
#define csr_DllGainCtl_MASK 0xff
#define csr_DllGainIV_RANGE  3:0
#define csr_DllGainIV_BITS   3:0
#define csr_DllGainIV_MSB  3
#define csr_DllGainIV_LSB  0
#define csr_DllGainIV_MASK 0xf
#define csr_DllGainTV_RANGE  7:4
#define csr_DllGainTV_BITS   3:0
#define csr_DllGainTV_MSB  7
#define csr_DllGainTV_LSB  4
#define csr_DllGainTV_MASK 0xf0
#define csr_D5ACSMPtrXlat60_RANGE  15:0
#define csr_D5ACSMPtrXlat60_BITS   15:0
#define csr_D5ACSMPtrXlat60_MSB  15
#define csr_D5ACSMPtrXlat60_LSB  0
#define csr_D5ACSMPtrXlat60_MASK 0xffff
#define csr_D5ACSMStartAddrVal60_RANGE  7:0
#define csr_D5ACSMStartAddrVal60_BITS   7:0
#define csr_D5ACSMStartAddrVal60_MSB  7
#define csr_D5ACSMStartAddrVal60_LSB  0
#define csr_D5ACSMStartAddrVal60_MASK 0xff
#define csr_D5ACSMStopAddrVal60_RANGE  15:8
#define csr_D5ACSMStopAddrVal60_BITS   7:0
#define csr_D5ACSMStopAddrVal60_MSB  15
#define csr_D5ACSMStopAddrVal60_LSB  8
#define csr_D5ACSMStopAddrVal60_MASK 0xff00
#define csr_SequenceReg0b28s0_RANGE  15:0
#define csr_SequenceReg0b28s0_BITS   15:0
#define csr_SequenceReg0b28s0_MSB  15
#define csr_SequenceReg0b28s0_LSB  0
#define csr_SequenceReg0b28s0_MASK 0xffff
#define csr_SequenceReg0b113s1_RANGE  15:0
#define csr_SequenceReg0b113s1_BITS   15:0
#define csr_SequenceReg0b113s1_MSB  15
#define csr_SequenceReg0b113s1_LSB  0
#define csr_SequenceReg0b113s1_MASK 0xffff
#define csr_AcsmSeq3x29_RANGE  15:0
#define csr_AcsmSeq3x29_BITS   15:0
#define csr_AcsmSeq3x29_MSB  15
#define csr_AcsmSeq3x29_LSB  0
#define csr_AcsmSeq3x29_MASK 0xffff
#define csr_AcsmCmdRepCnt29_RANGE  7:0
#define csr_AcsmCmdRepCnt29_BITS   7:0
#define csr_AcsmCmdRepCnt29_MSB  7
#define csr_AcsmCmdRepCnt29_LSB  0
#define csr_AcsmCmdRepCnt29_MASK 0xff
#define csr_AcsmAdrAdv29_RANGE  9:8
#define csr_AcsmAdrAdv29_BITS   1:0
#define csr_AcsmAdrAdv29_MSB  9
#define csr_AcsmAdrAdv29_LSB  8
#define csr_AcsmAdrAdv29_MASK 0x300
#define csr_AcsmBnkAdv29_RANGE  11:10
#define csr_AcsmBnkAdv29_BITS   1:0
#define csr_AcsmBnkAdv29_MSB  11
#define csr_AcsmBnkAdv29_LSB  10
#define csr_AcsmBnkAdv29_MASK 0xc00
#define csr_AcsmAdrSelLoad29_RANGE  13:12
#define csr_AcsmAdrSelLoad29_BITS   1:0
#define csr_AcsmAdrSelLoad29_MSB  13
#define csr_AcsmAdrSelLoad29_LSB  12
#define csr_AcsmAdrSelLoad29_MASK 0x3000
#define csr_AcsmBnkSelLoad29_RANGE  14:14
#define csr_AcsmBnkSelLoad29_BITS   0:0
#define csr_AcsmBnkSelLoad29_MSB  14
#define csr_AcsmBnkSelLoad29_LSB  14
#define csr_AcsmBnkSelLoad29_MASK 0x4000
#define csr_AcsmLongBubble29_RANGE  15:15
#define csr_AcsmLongBubble29_BITS   0:0
#define csr_AcsmLongBubble29_MSB  15
#define csr_AcsmLongBubble29_LSB  15
#define csr_AcsmLongBubble29_MASK 0x8000
#define csr_DllLockParam_RANGE  9:0
#define csr_DllLockParam_BITS   9:0
#define csr_DllLockParam_MSB  9
#define csr_DllLockParam_LSB  0
#define csr_DllLockParam_MASK 0x3ff
#define csr_LcdlSeed0_RANGE  9:0
#define csr_LcdlSeed0_BITS   9:0
#define csr_LcdlSeed0_MSB  9
#define csr_LcdlSeed0_LSB  0
#define csr_LcdlSeed0_MASK 0x3ff
#define csr_D5ACSMPtrXlat61_RANGE  15:0
#define csr_D5ACSMPtrXlat61_BITS   15:0
#define csr_D5ACSMPtrXlat61_MSB  15
#define csr_D5ACSMPtrXlat61_LSB  0
#define csr_D5ACSMPtrXlat61_MASK 0xffff
#define csr_D5ACSMStartAddrVal61_RANGE  7:0
#define csr_D5ACSMStartAddrVal61_BITS   7:0
#define csr_D5ACSMStartAddrVal61_MSB  7
#define csr_D5ACSMStartAddrVal61_LSB  0
#define csr_D5ACSMStartAddrVal61_MASK 0xff
#define csr_D5ACSMStopAddrVal61_RANGE  15:8
#define csr_D5ACSMStopAddrVal61_BITS   7:0
#define csr_D5ACSMStopAddrVal61_MSB  15
#define csr_D5ACSMStopAddrVal61_LSB  8
#define csr_D5ACSMStopAddrVal61_MASK 0xff00
#define csr_HwtControlVal0_RANGE  12:0
#define csr_HwtControlVal0_BITS   12:0
#define csr_HwtControlVal0_MSB  12
#define csr_HwtControlVal0_LSB  0
#define csr_HwtControlVal0_MASK 0x1fff
#define csr_HwtCs0Val0_RANGE  0:0
#define csr_HwtCs0Val0_BITS   0:0
#define csr_HwtCs0Val0_MSB  0
#define csr_HwtCs0Val0_LSB  0
#define csr_HwtCs0Val0_MASK 0x1
#define csr_HwtCs1Val0_RANGE  1:1
#define csr_HwtCs1Val0_BITS   0:0
#define csr_HwtCs1Val0_MSB  1
#define csr_HwtCs1Val0_LSB  1
#define csr_HwtCs1Val0_MASK 0x2
#define csr_HwtCs2Val0_RANGE  2:2
#define csr_HwtCs2Val0_BITS   0:0
#define csr_HwtCs2Val0_MSB  2
#define csr_HwtCs2Val0_LSB  2
#define csr_HwtCs2Val0_MASK 0x4
#define csr_HwtCs3Val0_RANGE  3:3
#define csr_HwtCs3Val0_BITS   0:0
#define csr_HwtCs3Val0_MSB  3
#define csr_HwtCs3Val0_LSB  3
#define csr_HwtCs3Val0_MASK 0x8
#define csr_HwtCke0Val0_RANGE  4:4
#define csr_HwtCke0Val0_BITS   0:0
#define csr_HwtCke0Val0_MSB  4
#define csr_HwtCke0Val0_LSB  4
#define csr_HwtCke0Val0_MASK 0x10
#define csr_HwtCke1Val0_RANGE  5:5
#define csr_HwtCke1Val0_BITS   0:0
#define csr_HwtCke1Val0_MSB  5
#define csr_HwtCke1Val0_LSB  5
#define csr_HwtCke1Val0_MASK 0x20
#define csr_HwtCke2Val0_RANGE  6:6
#define csr_HwtCke2Val0_BITS   0:0
#define csr_HwtCke2Val0_MSB  6
#define csr_HwtCke2Val0_LSB  6
#define csr_HwtCke2Val0_MASK 0x40
#define csr_HwtCke3Val0_RANGE  7:7
#define csr_HwtCke3Val0_BITS   0:0
#define csr_HwtCke3Val0_MSB  7
#define csr_HwtCke3Val0_LSB  7
#define csr_HwtCke3Val0_MASK 0x80
#define csr_HwtOdt0Val0_RANGE  8:8
#define csr_HwtOdt0Val0_BITS   0:0
#define csr_HwtOdt0Val0_MSB  8
#define csr_HwtOdt0Val0_LSB  8
#define csr_HwtOdt0Val0_MASK 0x100
#define csr_HwtOdt1Val0_RANGE  9:9
#define csr_HwtOdt1Val0_BITS   0:0
#define csr_HwtOdt1Val0_MSB  9
#define csr_HwtOdt1Val0_LSB  9
#define csr_HwtOdt1Val0_MASK 0x200
#define csr_HwtOdt2Val0_RANGE  10:10
#define csr_HwtOdt2Val0_BITS   0:0
#define csr_HwtOdt2Val0_MSB  10
#define csr_HwtOdt2Val0_LSB  10
#define csr_HwtOdt2Val0_MASK 0x400
#define csr_HwtOdt3Val0_RANGE  11:11
#define csr_HwtOdt3Val0_BITS   0:0
#define csr_HwtOdt3Val0_MSB  11
#define csr_HwtOdt3Val0_LSB  11
#define csr_HwtOdt3Val0_MASK 0x800
#define csr_HwtParityVal0_RANGE  12:12
#define csr_HwtParityVal0_BITS   0:0
#define csr_HwtParityVal0_MSB  12
#define csr_HwtParityVal0_LSB  12
#define csr_HwtParityVal0_MASK 0x1000
#define csr_SequenceReg0b28s1_RANGE  15:0
#define csr_SequenceReg0b28s1_BITS   15:0
#define csr_SequenceReg0b28s1_MSB  15
#define csr_SequenceReg0b28s1_LSB  0
#define csr_SequenceReg0b28s1_MASK 0xffff
#define csr_SequenceReg0b113s2_RANGE  8:0
#define csr_SequenceReg0b113s2_BITS   8:0
#define csr_SequenceReg0b113s2_MSB  8
#define csr_SequenceReg0b113s2_LSB  0
#define csr_SequenceReg0b113s2_MASK 0x1ff
#define csr_AcsmSeq3x30_RANGE  15:0
#define csr_AcsmSeq3x30_BITS   15:0
#define csr_AcsmSeq3x30_MSB  15
#define csr_AcsmSeq3x30_LSB  0
#define csr_AcsmSeq3x30_MASK 0xffff
#define csr_AcsmCmdRepCnt30_RANGE  7:0
#define csr_AcsmCmdRepCnt30_BITS   7:0
#define csr_AcsmCmdRepCnt30_MSB  7
#define csr_AcsmCmdRepCnt30_LSB  0
#define csr_AcsmCmdRepCnt30_MASK 0xff
#define csr_AcsmAdrAdv30_RANGE  9:8
#define csr_AcsmAdrAdv30_BITS   1:0
#define csr_AcsmAdrAdv30_MSB  9
#define csr_AcsmAdrAdv30_LSB  8
#define csr_AcsmAdrAdv30_MASK 0x300
#define csr_AcsmBnkAdv30_RANGE  11:10
#define csr_AcsmBnkAdv30_BITS   1:0
#define csr_AcsmBnkAdv30_MSB  11
#define csr_AcsmBnkAdv30_LSB  10
#define csr_AcsmBnkAdv30_MASK 0xc00
#define csr_AcsmAdrSelLoad30_RANGE  13:12
#define csr_AcsmAdrSelLoad30_BITS   1:0
#define csr_AcsmAdrSelLoad30_MSB  13
#define csr_AcsmAdrSelLoad30_LSB  12
#define csr_AcsmAdrSelLoad30_MASK 0x3000
#define csr_AcsmBnkSelLoad30_RANGE  14:14
#define csr_AcsmBnkSelLoad30_BITS   0:0
#define csr_AcsmBnkSelLoad30_MSB  14
#define csr_AcsmBnkSelLoad30_LSB  14
#define csr_AcsmBnkSelLoad30_MASK 0x4000
#define csr_AcsmLongBubble30_RANGE  15:15
#define csr_AcsmLongBubble30_BITS   0:0
#define csr_AcsmLongBubble30_MSB  15
#define csr_AcsmLongBubble30_LSB  15
#define csr_AcsmLongBubble30_MASK 0x8000
#define csr_MicroResetPIE_RANGE  3:0
#define csr_MicroResetPIE_BITS   3:0
#define csr_MicroResetPIE_MSB  3
#define csr_MicroResetPIE_LSB  0
#define csr_MicroResetPIE_MASK 0xf
#define csr_StallToMicroPIE_RANGE  0:0
#define csr_StallToMicroPIE_BITS   0:0
#define csr_StallToMicroPIE_MSB  0
#define csr_StallToMicroPIE_LSB  0
#define csr_StallToMicroPIE_MASK 0x1
#define csr_MicroResetPIEReserved_RANGE  2:1
#define csr_MicroResetPIEReserved_BITS   1:0
#define csr_MicroResetPIEReserved_MSB  2
#define csr_MicroResetPIEReserved_LSB  1
#define csr_MicroResetPIEReserved_MASK 0x6
#define csr_ResetToMicroPIE_RANGE  3:3
#define csr_ResetToMicroPIE_BITS   0:0
#define csr_ResetToMicroPIE_MSB  3
#define csr_ResetToMicroPIE_LSB  3
#define csr_ResetToMicroPIE_MASK 0x8
#define csr_D5ACSMPtrXlat62_RANGE  15:0
#define csr_D5ACSMPtrXlat62_BITS   15:0
#define csr_D5ACSMPtrXlat62_MSB  15
#define csr_D5ACSMPtrXlat62_LSB  0
#define csr_D5ACSMPtrXlat62_MASK 0xffff
#define csr_D5ACSMStartAddrVal62_RANGE  7:0
#define csr_D5ACSMStartAddrVal62_BITS   7:0
#define csr_D5ACSMStartAddrVal62_MSB  7
#define csr_D5ACSMStartAddrVal62_LSB  0
#define csr_D5ACSMStartAddrVal62_MASK 0xff
#define csr_D5ACSMStopAddrVal62_RANGE  15:8
#define csr_D5ACSMStopAddrVal62_BITS   7:0
#define csr_D5ACSMStopAddrVal62_MSB  15
#define csr_D5ACSMStopAddrVal62_LSB  8
#define csr_D5ACSMStopAddrVal62_MASK 0xff00
#define csr_HwtControlVal1_RANGE  3:0
#define csr_HwtControlVal1_BITS   3:0
#define csr_HwtControlVal1_MSB  3
#define csr_HwtControlVal1_LSB  0
#define csr_HwtControlVal1_MASK 0xf
#define csr_HwtCs0Val1_RANGE  0:0
#define csr_HwtCs0Val1_BITS   0:0
#define csr_HwtCs0Val1_MSB  0
#define csr_HwtCs0Val1_LSB  0
#define csr_HwtCs0Val1_MASK 0x1
#define csr_HwtCs1Val1_RANGE  1:1
#define csr_HwtCs1Val1_BITS   0:0
#define csr_HwtCs1Val1_MSB  1
#define csr_HwtCs1Val1_LSB  1
#define csr_HwtCs1Val1_MASK 0x2
#define csr_HwtCs2Val1_RANGE  2:2
#define csr_HwtCs2Val1_BITS   0:0
#define csr_HwtCs2Val1_MSB  2
#define csr_HwtCs2Val1_LSB  2
#define csr_HwtCs2Val1_MASK 0x4
#define csr_HwtCs3Val1_RANGE  3:3
#define csr_HwtCs3Val1_BITS   0:0
#define csr_HwtCs3Val1_MSB  3
#define csr_HwtCs3Val1_LSB  3
#define csr_HwtCs3Val1_MASK 0x8
#define csr_ATuDly_RANGE  7:0
#define csr_ATuDly_BITS   7:0
#define csr_ATuDly_MSB  7
#define csr_ATuDly_LSB  0
#define csr_ATuDly_MASK 0xff
#define csr_SequenceReg0b28s2_RANGE  8:0
#define csr_SequenceReg0b28s2_BITS   8:0
#define csr_SequenceReg0b28s2_MSB  8
#define csr_SequenceReg0b28s2_LSB  0
#define csr_SequenceReg0b28s2_MASK 0x1ff
#define csr_SequenceReg0b114s0_RANGE  15:0
#define csr_SequenceReg0b114s0_BITS   15:0
#define csr_SequenceReg0b114s0_MSB  15
#define csr_SequenceReg0b114s0_LSB  0
#define csr_SequenceReg0b114s0_MASK 0xffff
#define csr_AcsmSeq3x31_RANGE  15:0
#define csr_AcsmSeq3x31_BITS   15:0
#define csr_AcsmSeq3x31_MSB  15
#define csr_AcsmSeq3x31_LSB  0
#define csr_AcsmSeq3x31_MASK 0xffff
#define csr_AcsmCmdRepCnt31_RANGE  7:0
#define csr_AcsmCmdRepCnt31_BITS   7:0
#define csr_AcsmCmdRepCnt31_MSB  7
#define csr_AcsmCmdRepCnt31_LSB  0
#define csr_AcsmCmdRepCnt31_MASK 0xff
#define csr_AcsmAdrAdv31_RANGE  9:8
#define csr_AcsmAdrAdv31_BITS   1:0
#define csr_AcsmAdrAdv31_MSB  9
#define csr_AcsmAdrAdv31_LSB  8
#define csr_AcsmAdrAdv31_MASK 0x300
#define csr_AcsmBnkAdv31_RANGE  11:10
#define csr_AcsmBnkAdv31_BITS   1:0
#define csr_AcsmBnkAdv31_MSB  11
#define csr_AcsmBnkAdv31_LSB  10
#define csr_AcsmBnkAdv31_MASK 0xc00
#define csr_AcsmAdrSelLoad31_RANGE  13:12
#define csr_AcsmAdrSelLoad31_BITS   1:0
#define csr_AcsmAdrSelLoad31_MSB  13
#define csr_AcsmAdrSelLoad31_LSB  12
#define csr_AcsmAdrSelLoad31_MASK 0x3000
#define csr_AcsmBnkSelLoad31_RANGE  14:14
#define csr_AcsmBnkSelLoad31_BITS   0:0
#define csr_AcsmBnkSelLoad31_MSB  14
#define csr_AcsmBnkSelLoad31_LSB  14
#define csr_AcsmBnkSelLoad31_MASK 0x4000
#define csr_AcsmLongBubble31_RANGE  15:15
#define csr_AcsmLongBubble31_BITS   0:0
#define csr_AcsmLongBubble31_MSB  15
#define csr_AcsmLongBubble31_LSB  15
#define csr_AcsmLongBubble31_MASK 0x8000
#define csr_D5ACSMPtrXlat63_RANGE  15:0
#define csr_D5ACSMPtrXlat63_BITS   15:0
#define csr_D5ACSMPtrXlat63_MSB  15
#define csr_D5ACSMPtrXlat63_LSB  0
#define csr_D5ACSMPtrXlat63_MASK 0xffff
#define csr_D5ACSMStartAddrVal63_RANGE  7:0
#define csr_D5ACSMStartAddrVal63_BITS   7:0
#define csr_D5ACSMStartAddrVal63_MSB  7
#define csr_D5ACSMStartAddrVal63_LSB  0
#define csr_D5ACSMStartAddrVal63_MASK 0xff
#define csr_D5ACSMStopAddrVal63_RANGE  15:8
#define csr_D5ACSMStopAddrVal63_BITS   7:0
#define csr_D5ACSMStopAddrVal63_MSB  15
#define csr_D5ACSMStopAddrVal63_LSB  8
#define csr_D5ACSMStopAddrVal63_MASK 0xff00
#define csr_RxEnDlyTg0_RANGE  11:0
#define csr_RxEnDlyTg0_BITS   11:0
#define csr_RxEnDlyTg0_MSB  11
#define csr_RxEnDlyTg0_LSB  0
#define csr_RxEnDlyTg0_MASK 0xfff
#define csr_ATxDly_RANGE  7:0
#define csr_ATxDly_BITS   7:0
#define csr_ATxDly_MSB  7
#define csr_ATxDly_LSB  0
#define csr_ATxDly_MASK 0xff
#define csr_SequenceReg0b29s0_RANGE  15:0
#define csr_SequenceReg0b29s0_BITS   15:0
#define csr_SequenceReg0b29s0_MSB  15
#define csr_SequenceReg0b29s0_LSB  0
#define csr_SequenceReg0b29s0_MASK 0xffff
#define csr_SequenceReg0b114s1_RANGE  15:0
#define csr_SequenceReg0b114s1_BITS   15:0
#define csr_SequenceReg0b114s1_MSB  15
#define csr_SequenceReg0b114s1_LSB  0
#define csr_SequenceReg0b114s1_MASK 0xffff
#define csr_UcclkHclkEnables_RANGE  2:0
#define csr_UcclkHclkEnables_BITS   2:0
#define csr_UcclkHclkEnables_MSB  2
#define csr_UcclkHclkEnables_LSB  0
#define csr_UcclkHclkEnables_MASK 0x7
#define csr_UcclkEn_RANGE  0:0
#define csr_UcclkEn_BITS   0:0
#define csr_UcclkEn_MSB  0
#define csr_UcclkEn_LSB  0
#define csr_UcclkEn_MASK 0x1
#define csr_HclkEn_RANGE  1:1
#define csr_HclkEn_BITS   0:0
#define csr_HclkEn_MSB  1
#define csr_HclkEn_LSB  1
#define csr_HclkEn_MASK 0x2
#define csr_UcClkFull_RANGE  2:2
#define csr_UcClkFull_BITS   0:0
#define csr_UcClkFull_MSB  2
#define csr_UcClkFull_LSB  2
#define csr_UcClkFull_MASK 0x4
#define csr_AcsmPlayback0x0_RANGE  11:0
#define csr_AcsmPlayback0x0_BITS   11:0
#define csr_AcsmPlayback0x0_MSB  11
#define csr_AcsmPlayback0x0_LSB  0
#define csr_AcsmPlayback0x0_MASK 0xfff
#define csr_D5ACSMProgPtr_RANGE  3:0
#define csr_D5ACSMProgPtr_BITS   3:0
#define csr_D5ACSMProgPtr_MSB  3
#define csr_D5ACSMProgPtr_LSB  0
#define csr_D5ACSMProgPtr_MASK 0xf
#define csr_AltBumpMapCtrl_RANGE  2:0
#define csr_AltBumpMapCtrl_BITS   2:0
#define csr_AltBumpMapCtrl_MSB  2
#define csr_AltBumpMapCtrl_LSB  0
#define csr_AltBumpMapCtrl_MASK 0x7
#define csr_RxEnDlyTg1_RANGE  11:0
#define csr_RxEnDlyTg1_BITS   11:0
#define csr_RxEnDlyTg1_MSB  11
#define csr_RxEnDlyTg1_LSB  0
#define csr_RxEnDlyTg1_MASK 0xfff
#define csr_SequenceReg0b29s1_RANGE  15:0
#define csr_SequenceReg0b29s1_BITS   15:0
#define csr_SequenceReg0b29s1_MSB  15
#define csr_SequenceReg0b29s1_LSB  0
#define csr_SequenceReg0b29s1_MASK 0xffff
#define csr_SequenceReg0b114s2_RANGE  8:0
#define csr_SequenceReg0b114s2_BITS   8:0
#define csr_SequenceReg0b114s2_MSB  8
#define csr_SequenceReg0b114s2_LSB  0
#define csr_SequenceReg0b114s2_MASK 0x1ff
#define csr_CurPstate0b_RANGE  3:0
#define csr_CurPstate0b_BITS   3:0
#define csr_CurPstate0b_MSB  3
#define csr_CurPstate0b_LSB  0
#define csr_CurPstate0b_MASK 0xf
#define csr_AcsmGlblStart_RANGE  0:0
#define csr_AcsmGlblStart_BITS   0:0
#define csr_AcsmGlblStart_MSB  0
#define csr_AcsmGlblStart_LSB  0
#define csr_AcsmGlblStart_MASK 0x1
#define csr_AcPowerDownStatic_RANGE  7:0
#define csr_AcPowerDownStatic_BITS   7:0
#define csr_AcPowerDownStatic_MSB  7
#define csr_AcPowerDownStatic_LSB  0
#define csr_AcPowerDownStatic_MASK 0xff
#define csr_AcTxPowerDownStatic_RANGE  3:0
#define csr_AcTxPowerDownStatic_BITS   3:0
#define csr_AcTxPowerDownStatic_MSB  3
#define csr_AcTxPowerDownStatic_LSB  0
#define csr_AcTxPowerDownStatic_MASK 0xf
#define csr_AcRxPowerDownStatic_RANGE  7:4
#define csr_AcRxPowerDownStatic_BITS   3:0
#define csr_AcRxPowerDownStatic_MSB  7
#define csr_AcRxPowerDownStatic_LSB  4
#define csr_AcRxPowerDownStatic_MASK 0xf0
#define csr_AcsmPlayback1x0_RANGE  11:0
#define csr_AcsmPlayback1x0_BITS   11:0
#define csr_AcsmPlayback1x0_MSB  11
#define csr_AcsmPlayback1x0_LSB  0
#define csr_AcsmPlayback1x0_MASK 0xfff
#define csr_D5ACSMXlatSelect_RANGE  0:0
#define csr_D5ACSMXlatSelect_BITS   0:0
#define csr_D5ACSMXlatSelect_MSB  0
#define csr_D5ACSMXlatSelect_LSB  0
#define csr_D5ACSMXlatSelect_MASK 0x1
#define csr_RxEnDlyTg2_RANGE  11:0
#define csr_RxEnDlyTg2_BITS   11:0
#define csr_RxEnDlyTg2_MSB  11
#define csr_RxEnDlyTg2_LSB  0
#define csr_RxEnDlyTg2_MASK 0xfff
#define csr_SequenceReg0b29s2_RANGE  8:0
#define csr_SequenceReg0b29s2_BITS   8:0
#define csr_SequenceReg0b29s2_MSB  8
#define csr_SequenceReg0b29s2_LSB  0
#define csr_SequenceReg0b29s2_MASK 0x1ff
#define csr_SequenceReg0b115s0_RANGE  15:0
#define csr_SequenceReg0b115s0_BITS   15:0
#define csr_SequenceReg0b115s0_MSB  15
#define csr_SequenceReg0b115s0_LSB  0
#define csr_SequenceReg0b115s0_MASK 0xffff
#define csr_AcsmGlblSglStpCtrl_RANGE  1:0
#define csr_AcsmGlblSglStpCtrl_BITS   1:0
#define csr_AcsmGlblSglStpCtrl_MSB  1
#define csr_AcsmGlblSglStpCtrl_LSB  0
#define csr_AcsmGlblSglStpCtrl_MASK 0x3
#define csr_AcsmSglStpMode_RANGE  0:0
#define csr_AcsmSglStpMode_BITS   0:0
#define csr_AcsmSglStpMode_MSB  0
#define csr_AcsmSglStpMode_LSB  0
#define csr_AcsmSglStpMode_MASK 0x1
#define csr_AcsmSglStp_RANGE  1:1
#define csr_AcsmSglStp_BITS   0:0
#define csr_AcsmSglStp_MSB  1
#define csr_AcsmSglStp_LSB  1
#define csr_AcsmSglStp_MASK 0x2
#define csr_AcPowerDownDynEn_RANGE  7:0
#define csr_AcPowerDownDynEn_BITS   7:0
#define csr_AcPowerDownDynEn_MSB  7
#define csr_AcPowerDownDynEn_LSB  0
#define csr_AcPowerDownDynEn_MASK 0xff
#define csr_AcTxPowerDownDynEn_RANGE  3:0
#define csr_AcTxPowerDownDynEn_BITS   3:0
#define csr_AcTxPowerDownDynEn_MSB  3
#define csr_AcTxPowerDownDynEn_LSB  0
#define csr_AcTxPowerDownDynEn_MASK 0xf
#define csr_AcRxPowerDownDynEn_RANGE  7:4
#define csr_AcRxPowerDownDynEn_BITS   3:0
#define csr_AcRxPowerDownDynEn_MSB  7
#define csr_AcRxPowerDownDynEn_LSB  4
#define csr_AcRxPowerDownDynEn_MASK 0xf0
#define csr_ArcEccIndications_RANGE  4:0
#define csr_ArcEccIndications_BITS   4:0
#define csr_ArcEccIndications_MSB  4
#define csr_ArcEccIndications_LSB  0
#define csr_ArcEccIndications_MASK 0x1f
#define csr_ArcIccmDbError_RANGE  0:0
#define csr_ArcIccmDbError_BITS   0:0
#define csr_ArcIccmDbError_MSB  0
#define csr_ArcIccmDbError_LSB  0
#define csr_ArcIccmDbError_MASK 0x1
#define csr_ArcIccmAdrError_RANGE  1:1
#define csr_ArcIccmAdrError_BITS   0:0
#define csr_ArcIccmAdrError_MSB  1
#define csr_ArcIccmAdrError_LSB  1
#define csr_ArcIccmAdrError_MASK 0x2
#define csr_ArcDccmDbError_RANGE  2:2
#define csr_ArcDccmDbError_BITS   0:0
#define csr_ArcDccmDbError_MSB  2
#define csr_ArcDccmDbError_LSB  2
#define csr_ArcDccmDbError_MASK 0x4
#define csr_ArcDccmAdrError_RANGE  3:3
#define csr_ArcDccmAdrError_BITS   0:0
#define csr_ArcDccmAdrError_MSB  3
#define csr_ArcDccmAdrError_LSB  3
#define csr_ArcDccmAdrError_MASK 0x8
#define csr_ArcExceptionError_RANGE  4:4
#define csr_ArcExceptionError_BITS   0:0
#define csr_ArcExceptionError_MSB  4
#define csr_ArcExceptionError_LSB  4
#define csr_ArcExceptionError_MASK 0x10
#define csr_AcsmPlayback0x1_RANGE  11:0
#define csr_AcsmPlayback0x1_BITS   11:0
#define csr_AcsmPlayback0x1_MSB  11
#define csr_AcsmPlayback0x1_LSB  0
#define csr_AcsmPlayback0x1_MASK 0xfff
#define csr_RxEnDlyTg3_RANGE  11:0
#define csr_RxEnDlyTg3_BITS   11:0
#define csr_RxEnDlyTg3_MSB  11
#define csr_RxEnDlyTg3_LSB  0
#define csr_RxEnDlyTg3_MASK 0xfff
#define csr_ATxDly2nMode_RANGE  7:0
#define csr_ATxDly2nMode_BITS   7:0
#define csr_ATxDly2nMode_MSB  7
#define csr_ATxDly2nMode_LSB  0
#define csr_ATxDly2nMode_MASK 0xff
#define csr_SequenceReg0b30s0_RANGE  15:0
#define csr_SequenceReg0b30s0_BITS   15:0
#define csr_SequenceReg0b30s0_MSB  15
#define csr_SequenceReg0b30s0_LSB  0
#define csr_SequenceReg0b30s0_MASK 0xffff
#define csr_SequenceReg0b115s1_RANGE  15:0
#define csr_SequenceReg0b115s1_BITS   15:0
#define csr_SequenceReg0b115s1_MSB  15
#define csr_SequenceReg0b115s1_LSB  0
#define csr_SequenceReg0b115s1_MASK 0xffff
#define csr_ArcIccmSbErrCtr_RANGE  15:0
#define csr_ArcIccmSbErrCtr_BITS   15:0
#define csr_ArcIccmSbErrCtr_MSB  15
#define csr_ArcIccmSbErrCtr_LSB  0
#define csr_ArcIccmSbErrCtr_MASK 0xffff
#define csr_AcsmPlayback1x1_RANGE  11:0
#define csr_AcsmPlayback1x1_BITS   11:0
#define csr_AcsmPlayback1x1_MSB  11
#define csr_AcsmPlayback1x1_LSB  0
#define csr_AcsmPlayback1x1_MASK 0xfff
#define csr_ATuDly2nMode_RANGE  7:0
#define csr_ATuDly2nMode_BITS   7:0
#define csr_ATuDly2nMode_MSB  7
#define csr_ATuDly2nMode_LSB  0
#define csr_ATuDly2nMode_MASK 0xff
#define csr_SequenceReg0b30s1_RANGE  15:0
#define csr_SequenceReg0b30s1_BITS   15:0
#define csr_SequenceReg0b30s1_MSB  15
#define csr_SequenceReg0b30s1_LSB  0
#define csr_SequenceReg0b30s1_MASK 0xffff
#define csr_SequenceReg0b115s2_RANGE  8:0
#define csr_SequenceReg0b115s2_BITS   8:0
#define csr_SequenceReg0b115s2_MSB  8
#define csr_SequenceReg0b115s2_LSB  0
#define csr_SequenceReg0b115s2_MASK 0x1ff
#define csr_LcdlCalPhase_RANGE  9:0
#define csr_LcdlCalPhase_BITS   9:0
#define csr_LcdlCalPhase_MSB  9
#define csr_LcdlCalPhase_LSB  0
#define csr_LcdlCalPhase_MASK 0x3ff
#define csr_ArcDccmSbErrCtr_RANGE  15:0
#define csr_ArcDccmSbErrCtr_BITS   15:0
#define csr_ArcDccmSbErrCtr_MSB  15
#define csr_ArcDccmSbErrCtr_LSB  0
#define csr_ArcDccmSbErrCtr_MASK 0xffff
#define csr_AcsmPlayback0x2_RANGE  11:0
#define csr_AcsmPlayback0x2_BITS   11:0
#define csr_AcsmPlayback0x2_MSB  11
#define csr_AcsmPlayback0x2_LSB  0
#define csr_AcsmPlayback0x2_MASK 0xfff
#define csr_ATxDlySelect_RANGE  1:0
#define csr_ATxDlySelect_BITS   1:0
#define csr_ATxDlySelect_MSB  1
#define csr_ATxDlySelect_LSB  0
#define csr_ATxDlySelect_MASK 0x3
#define csr_SequenceReg0b30s2_RANGE  8:0
#define csr_SequenceReg0b30s2_BITS   8:0
#define csr_SequenceReg0b30s2_MSB  8
#define csr_SequenceReg0b30s2_LSB  0
#define csr_SequenceReg0b30s2_MASK 0x1ff
#define csr_SequenceReg0b116s0_RANGE  15:0
#define csr_SequenceReg0b116s0_BITS   15:0
#define csr_SequenceReg0b116s0_MSB  15
#define csr_SequenceReg0b116s0_LSB  0
#define csr_SequenceReg0b116s0_MASK 0xffff
#define csr_LcdlCalCtrl_RANGE  6:0
#define csr_LcdlCalCtrl_BITS   6:0
#define csr_LcdlCalCtrl_MSB  6
#define csr_LcdlCalCtrl_LSB  0
#define csr_LcdlCalCtrl_MASK 0x7f
#define csr_LcdlCalMode_RANGE  0:0
#define csr_LcdlCalMode_BITS   0:0
#define csr_LcdlCalMode_MSB  0
#define csr_LcdlCalMode_LSB  0
#define csr_LcdlCalMode_MASK 0x1
#define csr_LcdlCalRsvd01_RANGE  1:1
#define csr_LcdlCalRsvd01_BITS   0:0
#define csr_LcdlCalRsvd01_MSB  1
#define csr_LcdlCalRsvd01_LSB  1
#define csr_LcdlCalRsvd01_MASK 0x2
#define csr_LcdlCalEn_RANGE  2:2
#define csr_LcdlCalEn_BITS   0:0
#define csr_LcdlCalEn_MSB  2
#define csr_LcdlCalEn_LSB  2
#define csr_LcdlCalEn_MASK 0x4
#define csr_LcdlCalPhaseUpdate_RANGE  3:3
#define csr_LcdlCalPhaseUpdate_BITS   0:0
#define csr_LcdlCalPhaseUpdate_MSB  3
#define csr_LcdlCalPhaseUpdate_LSB  3
#define csr_LcdlCalPhaseUpdate_MASK 0x8
#define csr_LcdlCalClkEn_RANGE  4:4
#define csr_LcdlCalClkEn_BITS   0:0
#define csr_LcdlCalClkEn_MSB  4
#define csr_LcdlCalClkEn_LSB  4
#define csr_LcdlCalClkEn_MASK 0x10
#define csr_LcdlCalSampEn_RANGE  5:5
#define csr_LcdlCalSampEn_BITS   0:0
#define csr_LcdlCalSampEn_MSB  5
#define csr_LcdlCalSampEn_LSB  5
#define csr_LcdlCalSampEn_MASK 0x20
#define csr_LcdlCalSlowClkEn_RANGE  6:6
#define csr_LcdlCalSlowClkEn_BITS   0:0
#define csr_LcdlCalSlowClkEn_MSB  6
#define csr_LcdlCalSlowClkEn_LSB  6
#define csr_LcdlCalSlowClkEn_MASK 0x40
#define csr_ArcSbCtrEnables_RANGE  1:0
#define csr_ArcSbCtrEnables_BITS   1:0
#define csr_ArcSbCtrEnables_MSB  1
#define csr_ArcSbCtrEnables_LSB  0
#define csr_ArcSbCtrEnables_MASK 0x3
#define csr_ArcIccmSbCtrEn_RANGE  0:0
#define csr_ArcIccmSbCtrEn_BITS   0:0
#define csr_ArcIccmSbCtrEn_MSB  0
#define csr_ArcIccmSbCtrEn_LSB  0
#define csr_ArcIccmSbCtrEn_MASK 0x1
#define csr_ArcDccmSbCtrEn_RANGE  1:1
#define csr_ArcDccmSbCtrEn_BITS   0:0
#define csr_ArcDccmSbCtrEn_MSB  1
#define csr_ArcDccmSbCtrEn_LSB  1
#define csr_ArcDccmSbCtrEn_MASK 0x2
#define csr_AcsmPlayback1x2_RANGE  11:0
#define csr_AcsmPlayback1x2_BITS   11:0
#define csr_AcsmPlayback1x2_MSB  11
#define csr_AcsmPlayback1x2_LSB  0
#define csr_AcsmPlayback1x2_MASK 0xfff
#define csr_TxAcPhase1UI_RANGE  9:0
#define csr_TxAcPhase1UI_BITS   9:0
#define csr_TxAcPhase1UI_MSB  9
#define csr_TxAcPhase1UI_LSB  0
#define csr_TxAcPhase1UI_MASK 0x3ff
#define csr_SequenceReg0b31s0_RANGE  15:0
#define csr_SequenceReg0b31s0_BITS   15:0
#define csr_SequenceReg0b31s0_MSB  15
#define csr_SequenceReg0b31s0_LSB  0
#define csr_SequenceReg0b31s0_MASK 0xffff
#define csr_SequenceReg0b116s1_RANGE  15:0
#define csr_SequenceReg0b116s1_BITS   15:0
#define csr_SequenceReg0b116s1_MSB  15
#define csr_SequenceReg0b116s1_LSB  0
#define csr_SequenceReg0b116s1_MASK 0xffff
#define csr_LcdlCharacterization_RANGE  5:0
#define csr_LcdlCharacterization_BITS   5:0
#define csr_LcdlCharacterization_MSB  5
#define csr_LcdlCharacterization_LSB  0
#define csr_LcdlCharacterization_MASK 0x3f
#define csr_Lcdl0DlyMin_RANGE  5:0
#define csr_Lcdl0DlyMin_BITS   5:0
#define csr_Lcdl0DlyMin_MSB  5
#define csr_Lcdl0DlyMin_LSB  0
#define csr_Lcdl0DlyMin_MASK 0x3f
#define csr_ArcPmuEccCtl_RANGE  5:0
#define csr_ArcPmuEccCtl_BITS   5:0
#define csr_ArcPmuEccCtl_MSB  5
#define csr_ArcPmuEccCtl_LSB  0
#define csr_ArcPmuEccCtl_MASK 0x3f
#define csr_AcsmPlayback0x3_RANGE  11:0
#define csr_AcsmPlayback0x3_BITS   11:0
#define csr_AcsmPlayback0x3_MSB  11
#define csr_AcsmPlayback0x3_LSB  0
#define csr_AcsmPlayback0x3_MASK 0xfff
#define csr_TuAcPhase1UI_RANGE  9:0
#define csr_TuAcPhase1UI_BITS   9:0
#define csr_TuAcPhase1UI_MSB  9
#define csr_TuAcPhase1UI_LSB  0
#define csr_TuAcPhase1UI_MASK 0x3ff
#define csr_SequenceReg0b31s1_RANGE  15:0
#define csr_SequenceReg0b31s1_BITS   15:0
#define csr_SequenceReg0b31s1_MSB  15
#define csr_SequenceReg0b31s1_LSB  0
#define csr_SequenceReg0b31s1_MASK 0xffff
#define csr_SequenceReg0b116s2_RANGE  8:0
#define csr_SequenceReg0b116s2_BITS   8:0
#define csr_SequenceReg0b116s2_MSB  8
#define csr_SequenceReg0b116s2_LSB  0
#define csr_SequenceReg0b116s2_MASK 0x1ff
#define csr_AcsmPlayback1x3_RANGE  11:0
#define csr_AcsmPlayback1x3_BITS   11:0
#define csr_AcsmPlayback1x3_MSB  11
#define csr_AcsmPlayback1x3_LSB  0
#define csr_AcsmPlayback1x3_MASK 0xfff
#define csr_SequenceReg0b31s2_RANGE  8:0
#define csr_SequenceReg0b31s2_BITS   8:0
#define csr_SequenceReg0b31s2_MSB  8
#define csr_SequenceReg0b31s2_LSB  0
#define csr_SequenceReg0b31s2_MASK 0x1ff
#define csr_SequenceReg0b117s0_RANGE  15:0
#define csr_SequenceReg0b117s0_BITS   15:0
#define csr_SequenceReg0b117s0_MSB  15
#define csr_SequenceReg0b117s0_LSB  0
#define csr_SequenceReg0b117s0_MASK 0xffff
#define csr_CalRate_RANGE  6:0
#define csr_CalRate_BITS   6:0
#define csr_CalRate_MSB  6
#define csr_CalRate_LSB  0
#define csr_CalRate_MASK 0x7f
#define csr_CalInterval_RANGE  3:0
#define csr_CalInterval_BITS   3:0
#define csr_CalInterval_MSB  3
#define csr_CalInterval_LSB  0
#define csr_CalInterval_MASK 0xf
#define csr_CalRun_RANGE  4:4
#define csr_CalRun_BITS   0:0
#define csr_CalRun_MSB  4
#define csr_CalRun_LSB  4
#define csr_CalRun_MASK 0x10
#define csr_CalOnce_RANGE  5:5
#define csr_CalOnce_BITS   0:0
#define csr_CalOnce_MSB  5
#define csr_CalOnce_LSB  5
#define csr_CalOnce_MASK 0x20
#define csr_DisableBackgroundZQUpdates_RANGE  6:6
#define csr_DisableBackgroundZQUpdates_BITS   0:0
#define csr_DisableBackgroundZQUpdates_MSB  6
#define csr_DisableBackgroundZQUpdates_LSB  6
#define csr_DisableBackgroundZQUpdates_MASK 0x40
#define csr_AcsmPlayback0x4_RANGE  11:0
#define csr_AcsmPlayback0x4_BITS   11:0
#define csr_AcsmPlayback0x4_MSB  11
#define csr_AcsmPlayback0x4_LSB  0
#define csr_AcsmPlayback0x4_MASK 0xfff
#define csr_StartDCCMClear_RANGE  0:0
#define csr_StartDCCMClear_BITS   0:0
#define csr_StartDCCMClear_MSB  0
#define csr_StartDCCMClear_LSB  0
#define csr_StartDCCMClear_MASK 0x1
#define csr_SequenceReg0b32s0_RANGE  15:0
#define csr_SequenceReg0b32s0_BITS   15:0
#define csr_SequenceReg0b32s0_MSB  15
#define csr_SequenceReg0b32s0_LSB  0
#define csr_SequenceReg0b32s0_MASK 0xffff
#define csr_SequenceReg0b117s1_RANGE  15:0
#define csr_SequenceReg0b117s1_BITS   15:0
#define csr_SequenceReg0b117s1_MSB  15
#define csr_SequenceReg0b117s1_LSB  0
#define csr_SequenceReg0b117s1_MASK 0xffff
#define csr_CalZap_RANGE  0:0
#define csr_CalZap_BITS   0:0
#define csr_CalZap_MSB  0
#define csr_CalZap_LSB  0
#define csr_CalZap_MASK 0x1
#define csr_AcsmPlayback1x4_RANGE  11:0
#define csr_AcsmPlayback1x4_BITS   11:0
#define csr_AcsmPlayback1x4_MSB  11
#define csr_AcsmPlayback1x4_LSB  0
#define csr_AcsmPlayback1x4_MASK 0xfff
#define csr_DCCMClearRunning_RANGE  0:0
#define csr_DCCMClearRunning_BITS   0:0
#define csr_DCCMClearRunning_MSB  0
#define csr_DCCMClearRunning_LSB  0
#define csr_DCCMClearRunning_MASK 0x1
#define csr_SequenceReg0b32s1_RANGE  15:0
#define csr_SequenceReg0b32s1_BITS   15:0
#define csr_SequenceReg0b32s1_MSB  15
#define csr_SequenceReg0b32s1_LSB  0
#define csr_SequenceReg0b32s1_MASK 0xffff
#define csr_SequenceReg0b117s2_RANGE  8:0
#define csr_SequenceReg0b117s2_BITS   8:0
#define csr_SequenceReg0b117s2_MSB  8
#define csr_SequenceReg0b117s2_LSB  0
#define csr_SequenceReg0b117s2_MASK 0x1ff
#define csr_AcsmPlayback0x5_RANGE  11:0
#define csr_AcsmPlayback0x5_BITS   11:0
#define csr_AcsmPlayback0x5_MSB  11
#define csr_AcsmPlayback0x5_LSB  0
#define csr_AcsmPlayback0x5_MASK 0xfff
#define csr_APBMode16BitOverride_RANGE  0:0
#define csr_APBMode16BitOverride_BITS   0:0
#define csr_APBMode16BitOverride_MSB  0
#define csr_APBMode16BitOverride_LSB  0
#define csr_APBMode16BitOverride_MASK 0x1
#define csr_SequenceReg0b32s2_RANGE  8:0
#define csr_SequenceReg0b32s2_BITS   8:0
#define csr_SequenceReg0b32s2_MSB  8
#define csr_SequenceReg0b32s2_LSB  0
#define csr_SequenceReg0b32s2_MASK 0x1ff
#define csr_SequenceReg0b118s0_RANGE  15:0
#define csr_SequenceReg0b118s0_BITS   15:0
#define csr_SequenceReg0b118s0_MSB  15
#define csr_SequenceReg0b118s0_LSB  0
#define csr_SequenceReg0b118s0_MASK 0xffff
#define csr_PState_RANGE  3:0
#define csr_PState_BITS   3:0
#define csr_PState_MSB  3
#define csr_PState_LSB  0
#define csr_PState_MASK 0xf
#define csr_AcsmPlayback1x5_RANGE  11:0
#define csr_AcsmPlayback1x5_BITS   11:0
#define csr_AcsmPlayback1x5_MSB  11
#define csr_AcsmPlayback1x5_LSB  0
#define csr_AcsmPlayback1x5_MASK 0xfff
#define csr_APBMode32Bit_RANGE  0:0
#define csr_APBMode32Bit_BITS   0:0
#define csr_APBMode32Bit_MSB  0
#define csr_APBMode32Bit_LSB  0
#define csr_APBMode32Bit_MASK 0x1
#define csr_RxClkDlyTg0_RANGE  5:0
#define csr_RxClkDlyTg0_BITS   5:0
#define csr_RxClkDlyTg0_MSB  5
#define csr_RxClkDlyTg0_LSB  0
#define csr_RxClkDlyTg0_MASK 0x3f
#define csr_SequenceReg0b33s0_RANGE  15:0
#define csr_SequenceReg0b33s0_BITS   15:0
#define csr_SequenceReg0b33s0_MSB  15
#define csr_SequenceReg0b33s0_LSB  0
#define csr_SequenceReg0b33s0_MASK 0xffff
#define csr_SequenceReg0b118s1_RANGE  15:0
#define csr_SequenceReg0b118s1_BITS   15:0
#define csr_SequenceReg0b118s1_MSB  15
#define csr_SequenceReg0b118s1_LSB  0
#define csr_SequenceReg0b118s1_MASK 0xffff
#define csr_CalPreDriverOverride_RANGE  12:0
#define csr_CalPreDriverOverride_BITS   12:0
#define csr_CalPreDriverOverride_MSB  12
#define csr_CalPreDriverOverride_LSB  0
#define csr_CalPreDriverOverride_MASK 0x1fff
#define csr_CsrTxOvSrc_RANGE  7:0
#define csr_CsrTxOvSrc_BITS   7:0
#define csr_CsrTxOvSrc_MSB  7
#define csr_CsrTxOvSrc_LSB  0
#define csr_CsrTxOvSrc_MASK 0xff
#define csr_TxCalBaseN_RANGE  8:8
#define csr_TxCalBaseN_BITS   0:0
#define csr_TxCalBaseN_MSB  8
#define csr_TxCalBaseN_LSB  8
#define csr_TxCalBaseN_MASK 0x100
#define csr_TxCalBaseP_RANGE  9:9
#define csr_TxCalBaseP_BITS   0:0
#define csr_TxCalBaseP_MSB  9
#define csr_TxCalBaseP_LSB  9
#define csr_TxCalBaseP_MASK 0x200
#define csr_TxCmpRsvd_RANGE  12:10
#define csr_TxCmpRsvd_BITS   2:0
#define csr_TxCmpRsvd_MSB  12
#define csr_TxCmpRsvd_LSB  10
#define csr_TxCmpRsvd_MASK 0x1c00
#define csr_APBArcEccCtrl_RANGE  1:0
#define csr_APBArcEccCtrl_BITS   1:0
#define csr_APBArcEccCtrl_MSB  1
#define csr_APBArcEccCtrl_LSB  0
#define csr_APBArcEccCtrl_MASK 0x3
#define csr_APBArcEccClrErr_RANGE  0:0
#define csr_APBArcEccClrErr_BITS   0:0
#define csr_APBArcEccClrErr_MSB  0
#define csr_APBArcEccClrErr_LSB  0
#define csr_APBArcEccClrErr_MASK 0x1
#define csr_APBArcEccMskErr_RANGE  1:1
#define csr_APBArcEccMskErr_BITS   0:0
#define csr_APBArcEccMskErr_MSB  1
#define csr_APBArcEccMskErr_LSB  1
#define csr_APBArcEccMskErr_MASK 0x2
#define csr_AcsmPlayback0x6_RANGE  11:0
#define csr_AcsmPlayback0x6_BITS   11:0
#define csr_AcsmPlayback0x6_MSB  11
#define csr_AcsmPlayback0x6_LSB  0
#define csr_AcsmPlayback0x6_MASK 0xfff
#define csr_RxClkDlyTg1_RANGE  5:0
#define csr_RxClkDlyTg1_BITS   5:0
#define csr_RxClkDlyTg1_MSB  5
#define csr_RxClkDlyTg1_LSB  0
#define csr_RxClkDlyTg1_MASK 0x3f
#define csr_SequenceReg0b33s1_RANGE  15:0
#define csr_SequenceReg0b33s1_BITS   15:0
#define csr_SequenceReg0b33s1_MSB  15
#define csr_SequenceReg0b33s1_LSB  0
#define csr_SequenceReg0b33s1_MASK 0xffff
#define csr_SequenceReg0b118s2_RANGE  8:0
#define csr_SequenceReg0b118s2_BITS   8:0
#define csr_SequenceReg0b118s2_MSB  8
#define csr_SequenceReg0b118s2_LSB  0
#define csr_SequenceReg0b118s2_MASK 0x1ff
#define csr_APBArcEccDbErr_RANGE  1:0
#define csr_APBArcEccDbErr_BITS   1:0
#define csr_APBArcEccDbErr_MSB  1
#define csr_APBArcEccDbErr_LSB  0
#define csr_APBArcEccDbErr_MASK 0x3
#define csr_APBArcEccIccmDbErr_RANGE  0:0
#define csr_APBArcEccIccmDbErr_BITS   0:0
#define csr_APBArcEccIccmDbErr_MSB  0
#define csr_APBArcEccIccmDbErr_LSB  0
#define csr_APBArcEccIccmDbErr_MASK 0x1
#define csr_APBArcEccDccmDbErr_RANGE  1:1
#define csr_APBArcEccDccmDbErr_BITS   0:0
#define csr_APBArcEccDccmDbErr_MSB  1
#define csr_APBArcEccDccmDbErr_LSB  1
#define csr_APBArcEccDccmDbErr_MASK 0x2
#define csr_AcsmPlayback1x6_RANGE  11:0
#define csr_AcsmPlayback1x6_BITS   11:0
#define csr_AcsmPlayback1x6_MSB  11
#define csr_AcsmPlayback1x6_LSB  0
#define csr_AcsmPlayback1x6_MASK 0xfff
#define csr_RxClkDlyTg2_RANGE  5:0
#define csr_RxClkDlyTg2_BITS   5:0
#define csr_RxClkDlyTg2_MSB  5
#define csr_RxClkDlyTg2_LSB  0
#define csr_RxClkDlyTg2_MASK 0x3f
#define csr_SequenceReg0b33s2_RANGE  8:0
#define csr_SequenceReg0b33s2_BITS   8:0
#define csr_SequenceReg0b33s2_MSB  8
#define csr_SequenceReg0b33s2_LSB  0
#define csr_SequenceReg0b33s2_MASK 0x1ff
#define csr_SequenceReg0b119s0_RANGE  15:0
#define csr_SequenceReg0b119s0_BITS   15:0
#define csr_SequenceReg0b119s0_MSB  15
#define csr_SequenceReg0b119s0_LSB  0
#define csr_SequenceReg0b119s0_MASK 0xffff
#define csr_AcsmPlayback0x7_RANGE  11:0
#define csr_AcsmPlayback0x7_BITS   11:0
#define csr_AcsmPlayback0x7_MSB  11
#define csr_AcsmPlayback0x7_LSB  0
#define csr_AcsmPlayback0x7_MASK 0xfff
#define csr_RxClkDlyTg3_RANGE  5:0
#define csr_RxClkDlyTg3_BITS   5:0
#define csr_RxClkDlyTg3_MSB  5
#define csr_RxClkDlyTg3_LSB  0
#define csr_RxClkDlyTg3_MASK 0x3f
#define csr_SequenceReg0b34s0_RANGE  15:0
#define csr_SequenceReg0b34s0_BITS   15:0
#define csr_SequenceReg0b34s0_MSB  15
#define csr_SequenceReg0b34s0_LSB  0
#define csr_SequenceReg0b34s0_MASK 0xffff
#define csr_SequenceReg0b119s1_RANGE  15:0
#define csr_SequenceReg0b119s1_BITS   15:0
#define csr_SequenceReg0b119s1_MSB  15
#define csr_SequenceReg0b119s1_LSB  0
#define csr_SequenceReg0b119s1_MASK 0xffff
#define csr_UcMemResetControl_RANGE  0:0
#define csr_UcMemResetControl_BITS   0:0
#define csr_UcMemResetControl_MSB  0
#define csr_UcMemResetControl_LSB  0
#define csr_UcMemResetControl_MASK 0x1
#define csr_UcDctSane_RANGE  0:0
#define csr_UcDctSane_BITS   0:0
#define csr_UcDctSane_MSB  0
#define csr_UcDctSane_LSB  0
#define csr_UcDctSane_MASK 0x1
#define csr_AcsmPlayback1x7_RANGE  11:0
#define csr_AcsmPlayback1x7_BITS   11:0
#define csr_AcsmPlayback1x7_MSB  11
#define csr_AcsmPlayback1x7_LSB  0
#define csr_AcsmPlayback1x7_MASK 0xfff
#define csr_RxClkcDlyTg0_RANGE  5:0
#define csr_RxClkcDlyTg0_BITS   5:0
#define csr_RxClkcDlyTg0_MSB  5
#define csr_RxClkcDlyTg0_LSB  0
#define csr_RxClkcDlyTg0_MASK 0x3f
#define csr_SequenceReg0b34s1_RANGE  15:0
#define csr_SequenceReg0b34s1_BITS   15:0
#define csr_SequenceReg0b34s1_MSB  15
#define csr_SequenceReg0b34s1_LSB  0
#define csr_SequenceReg0b34s1_MASK 0xffff
#define csr_SequenceReg0b119s2_RANGE  8:0
#define csr_SequenceReg0b119s2_BITS   8:0
#define csr_SequenceReg0b119s2_MSB  8
#define csr_SequenceReg0b119s2_LSB  0
#define csr_SequenceReg0b119s2_MASK 0x1ff
#define csr_DlyTestCntRingOscAclcdl0_RANGE  15:0
#define csr_DlyTestCntRingOscAclcdl0_BITS   15:0
#define csr_DlyTestCntRingOscAclcdl0_MSB  15
#define csr_DlyTestCntRingOscAclcdl0_LSB  0
#define csr_DlyTestCntRingOscAclcdl0_MASK 0xffff
#define csr_AcsmPStateOvrEn_RANGE  0:0
#define csr_AcsmPStateOvrEn_BITS   0:0
#define csr_AcsmPStateOvrEn_MSB  0
#define csr_AcsmPStateOvrEn_LSB  0
#define csr_AcsmPStateOvrEn_MASK 0x1
#define csr_PorControl_RANGE  0:0
#define csr_PorControl_BITS   0:0
#define csr_PorControl_MSB  0
#define csr_PorControl_LSB  0
#define csr_PorControl_MASK 0x1
#define csr_PllDllLockDone_RANGE  0:0
#define csr_PllDllLockDone_BITS   0:0
#define csr_PllDllLockDone_MSB  0
#define csr_PllDllLockDone_LSB  0
#define csr_PllDllLockDone_MASK 0x1
#define csr_RxClkcDlyTg1_RANGE  5:0
#define csr_RxClkcDlyTg1_BITS   5:0
#define csr_RxClkcDlyTg1_MSB  5
#define csr_RxClkcDlyTg1_LSB  0
#define csr_RxClkcDlyTg1_MASK 0x3f
#define csr_SequenceReg0b34s2_RANGE  8:0
#define csr_SequenceReg0b34s2_BITS   8:0
#define csr_SequenceReg0b34s2_MSB  8
#define csr_SequenceReg0b34s2_LSB  0
#define csr_SequenceReg0b34s2_MASK 0x1ff
#define csr_SequenceReg0b120s0_RANGE  15:0
#define csr_SequenceReg0b120s0_BITS   15:0
#define csr_SequenceReg0b120s0_MSB  15
#define csr_SequenceReg0b120s0_LSB  0
#define csr_SequenceReg0b120s0_MASK 0xffff
#define csr_DlyTestCntRingOscAclcdl1_RANGE  15:0
#define csr_DlyTestCntRingOscAclcdl1_BITS   15:0
#define csr_DlyTestCntRingOscAclcdl1_MSB  15
#define csr_DlyTestCntRingOscAclcdl1_LSB  0
#define csr_DlyTestCntRingOscAclcdl1_MASK 0xffff
#define csr_AcsmPStateOvrVal_RANGE  3:0
#define csr_AcsmPStateOvrVal_BITS   3:0
#define csr_AcsmPStateOvrVal_MSB  3
#define csr_AcsmPStateOvrVal_LSB  0
#define csr_AcsmPStateOvrVal_MASK 0xf
#define csr_PPGC2Ctrl1_RANGE  4:1
#define csr_PPGC2Ctrl1_BITS   3:0
#define csr_PPGC2Ctrl1_MSB  4
#define csr_PPGC2Ctrl1_LSB  1
#define csr_PPGC2Ctrl1_MASK 0x1e
#define csr_Ppgc2HwtTxDbiEn_RANGE  1:1
#define csr_Ppgc2HwtTxDbiEn_BITS   0:0
#define csr_Ppgc2HwtTxDbiEn_MSB  1
#define csr_Ppgc2HwtTxDbiEn_LSB  1
#define csr_Ppgc2HwtTxDbiEn_MASK 0x2
#define csr_Ppgc2HwtRxDbiEn_RANGE  2:2
#define csr_Ppgc2HwtRxDbiEn_BITS   0:0
#define csr_Ppgc2HwtRxDbiEn_MSB  2
#define csr_Ppgc2HwtRxDbiEn_LSB  2
#define csr_Ppgc2HwtRxDbiEn_MASK 0x4
#define csr_Ppgc2HwtTxDmDbiVal_RANGE  3:3
#define csr_Ppgc2HwtTxDmDbiVal_BITS   0:0
#define csr_Ppgc2HwtTxDmDbiVal_MSB  3
#define csr_Ppgc2HwtTxDmDbiVal_LSB  3
#define csr_Ppgc2HwtTxDmDbiVal_MASK 0x8
#define csr_Ppgc2HwtTxDmDbiSel_RANGE  4:4
#define csr_Ppgc2HwtTxDmDbiSel_BITS   0:0
#define csr_Ppgc2HwtTxDmDbiSel_MSB  4
#define csr_Ppgc2HwtTxDmDbiSel_LSB  4
#define csr_Ppgc2HwtTxDmDbiSel_MASK 0x10
#define csr_RxClkcDlyTg2_RANGE  5:0
#define csr_RxClkcDlyTg2_BITS   5:0
#define csr_RxClkcDlyTg2_MSB  5
#define csr_RxClkcDlyTg2_LSB  0
#define csr_RxClkcDlyTg2_MASK 0x3f
#define csr_SequenceReg0b35s0_RANGE  15:0
#define csr_SequenceReg0b35s0_BITS   15:0
#define csr_SequenceReg0b35s0_MSB  15
#define csr_SequenceReg0b35s0_LSB  0
#define csr_SequenceReg0b35s0_MASK 0xffff
#define csr_SequenceReg0b120s1_RANGE  15:0
#define csr_SequenceReg0b120s1_BITS   15:0
#define csr_SequenceReg0b120s1_MSB  15
#define csr_SequenceReg0b120s1_LSB  0
#define csr_SequenceReg0b120s1_MASK 0xffff
#define csr_DlyTestCntRingOscAclcdl2_RANGE  15:0
#define csr_DlyTestCntRingOscAclcdl2_BITS   15:0
#define csr_DlyTestCntRingOscAclcdl2_MSB  15
#define csr_DlyTestCntRingOscAclcdl2_LSB  0
#define csr_DlyTestCntRingOscAclcdl2_MASK 0xffff
#define csr_RxClkcDlyTg3_RANGE  5:0
#define csr_RxClkcDlyTg3_BITS   5:0
#define csr_RxClkcDlyTg3_MSB  5
#define csr_RxClkcDlyTg3_LSB  0
#define csr_RxClkcDlyTg3_MASK 0x3f
#define csr_SequenceReg0b35s1_RANGE  15:0
#define csr_SequenceReg0b35s1_BITS   15:0
#define csr_SequenceReg0b35s1_MSB  15
#define csr_SequenceReg0b35s1_LSB  0
#define csr_SequenceReg0b35s1_MASK 0xffff
#define csr_SequenceReg0b120s2_RANGE  8:0
#define csr_SequenceReg0b120s2_BITS   8:0
#define csr_SequenceReg0b120s2_MSB  8
#define csr_SequenceReg0b120s2_LSB  0
#define csr_SequenceReg0b120s2_MASK 0x1ff
#define csr_SequenceReg0b35s2_RANGE  8:0
#define csr_SequenceReg0b35s2_BITS   8:0
#define csr_SequenceReg0b35s2_MSB  8
#define csr_SequenceReg0b35s2_LSB  0
#define csr_SequenceReg0b35s2_MASK 0x1ff
#define csr_SequenceReg0b121s0_RANGE  15:0
#define csr_SequenceReg0b121s0_BITS   15:0
#define csr_SequenceReg0b121s0_MSB  15
#define csr_SequenceReg0b121s0_LSB  0
#define csr_SequenceReg0b121s0_MASK 0xffff
#define csr_SequenceReg0b36s0_RANGE  15:0
#define csr_SequenceReg0b36s0_BITS   15:0
#define csr_SequenceReg0b36s0_MSB  15
#define csr_SequenceReg0b36s0_LSB  0
#define csr_SequenceReg0b36s0_MASK 0xffff
#define csr_SequenceReg0b121s1_RANGE  15:0
#define csr_SequenceReg0b121s1_BITS   15:0
#define csr_SequenceReg0b121s1_MSB  15
#define csr_SequenceReg0b121s1_LSB  0
#define csr_SequenceReg0b121s1_MASK 0xffff
#define csr_ClrWakeupSticky_RANGE  3:0
#define csr_ClrWakeupSticky_BITS   3:0
#define csr_ClrWakeupSticky_MSB  3
#define csr_ClrWakeupSticky_LSB  0
#define csr_ClrWakeupSticky_MASK 0xf
#define csr_Ppgc2Lane2CrcInMap0_RANGE  11:0
#define csr_Ppgc2Lane2CrcInMap0_BITS   11:0
#define csr_Ppgc2Lane2CrcInMap0_MSB  11
#define csr_Ppgc2Lane2CrcInMap0_LSB  0
#define csr_Ppgc2Lane2CrcInMap0_MASK 0xfff
#define csr_Ppgc2CrcLaneMap0_RANGE  2:0
#define csr_Ppgc2CrcLaneMap0_BITS   2:0
#define csr_Ppgc2CrcLaneMap0_MSB  2
#define csr_Ppgc2CrcLaneMap0_LSB  0
#define csr_Ppgc2CrcLaneMap0_MASK 0x7
#define csr_Ppgc2CrcLaneMap1_RANGE  5:3
#define csr_Ppgc2CrcLaneMap1_BITS   2:0
#define csr_Ppgc2CrcLaneMap1_MSB  5
#define csr_Ppgc2CrcLaneMap1_LSB  3
#define csr_Ppgc2CrcLaneMap1_MASK 0x38
#define csr_Ppgc2CrcLaneMap2_RANGE  8:6
#define csr_Ppgc2CrcLaneMap2_BITS   2:0
#define csr_Ppgc2CrcLaneMap2_MSB  8
#define csr_Ppgc2CrcLaneMap2_LSB  6
#define csr_Ppgc2CrcLaneMap2_MASK 0x1c0
#define csr_Ppgc2CrcLaneMap3_RANGE  11:9
#define csr_Ppgc2CrcLaneMap3_BITS   2:0
#define csr_Ppgc2CrcLaneMap3_MSB  11
#define csr_Ppgc2CrcLaneMap3_LSB  9
#define csr_Ppgc2CrcLaneMap3_MASK 0xe00
#define csr_SequenceReg0b36s1_RANGE  15:0
#define csr_SequenceReg0b36s1_BITS   15:0
#define csr_SequenceReg0b36s1_MSB  15
#define csr_SequenceReg0b36s1_LSB  0
#define csr_SequenceReg0b36s1_MASK 0xffff
#define csr_SequenceReg0b121s2_RANGE  8:0
#define csr_SequenceReg0b121s2_BITS   8:0
#define csr_SequenceReg0b121s2_MSB  8
#define csr_SequenceReg0b121s2_LSB  0
#define csr_SequenceReg0b121s2_MASK 0x1ff
#define csr_WakeupMask_RANGE  3:0
#define csr_WakeupMask_BITS   3:0
#define csr_WakeupMask_MSB  3
#define csr_WakeupMask_LSB  0
#define csr_WakeupMask_MASK 0xf
#define csr_Ppgc2Lane2CrcInMap1_RANGE  11:0
#define csr_Ppgc2Lane2CrcInMap1_BITS   11:0
#define csr_Ppgc2Lane2CrcInMap1_MSB  11
#define csr_Ppgc2Lane2CrcInMap1_LSB  0
#define csr_Ppgc2Lane2CrcInMap1_MASK 0xfff
#define csr_Ppgc2CrcLaneMap4_RANGE  2:0
#define csr_Ppgc2CrcLaneMap4_BITS   2:0
#define csr_Ppgc2CrcLaneMap4_MSB  2
#define csr_Ppgc2CrcLaneMap4_LSB  0
#define csr_Ppgc2CrcLaneMap4_MASK 0x7
#define csr_Ppgc2CrcLaneMap5_RANGE  5:3
#define csr_Ppgc2CrcLaneMap5_BITS   2:0
#define csr_Ppgc2CrcLaneMap5_MSB  5
#define csr_Ppgc2CrcLaneMap5_LSB  3
#define csr_Ppgc2CrcLaneMap5_MASK 0x38
#define csr_Ppgc2CrcLaneMap6_RANGE  8:6
#define csr_Ppgc2CrcLaneMap6_BITS   2:0
#define csr_Ppgc2CrcLaneMap6_MSB  8
#define csr_Ppgc2CrcLaneMap6_LSB  6
#define csr_Ppgc2CrcLaneMap6_MASK 0x1c0
#define csr_Ppgc2CrcLaneMap7_RANGE  11:9
#define csr_Ppgc2CrcLaneMap7_BITS   2:0
#define csr_Ppgc2CrcLaneMap7_MSB  11
#define csr_Ppgc2CrcLaneMap7_LSB  9
#define csr_Ppgc2CrcLaneMap7_MASK 0xe00
#define csr_SequenceReg0b36s2_RANGE  8:0
#define csr_SequenceReg0b36s2_BITS   8:0
#define csr_SequenceReg0b36s2_MSB  8
#define csr_SequenceReg0b36s2_LSB  0
#define csr_SequenceReg0b36s2_MASK 0x1ff
#define csr_SequenceReg0b122s0_RANGE  15:0
#define csr_SequenceReg0b122s0_BITS   15:0
#define csr_SequenceReg0b122s0_MSB  15
#define csr_SequenceReg0b122s0_LSB  0
#define csr_SequenceReg0b122s0_MASK 0xffff
#define csr_CalBusy_RANGE  0:0
#define csr_CalBusy_BITS   0:0
#define csr_CalBusy_MSB  0
#define csr_CalBusy_LSB  0
#define csr_CalBusy_MASK 0x1
#define csr_SequenceReg0b37s0_RANGE  15:0
#define csr_SequenceReg0b37s0_BITS   15:0
#define csr_SequenceReg0b37s0_MSB  15
#define csr_SequenceReg0b37s0_LSB  0
#define csr_SequenceReg0b37s0_MASK 0xffff
#define csr_SequenceReg0b122s1_RANGE  15:0
#define csr_SequenceReg0b122s1_BITS   15:0
#define csr_SequenceReg0b122s1_MSB  15
#define csr_SequenceReg0b122s1_LSB  0
#define csr_SequenceReg0b122s1_MASK 0xffff
#define csr_CalMisc2_RANGE  15:0
#define csr_CalMisc2_BITS   15:0
#define csr_CalMisc2_MSB  15
#define csr_CalMisc2_LSB  0
#define csr_CalMisc2_MASK 0xffff
#define csr_CalNumVotes_RANGE  2:0
#define csr_CalNumVotes_BITS   2:0
#define csr_CalNumVotes_MSB  2
#define csr_CalNumVotes_LSB  0
#define csr_CalNumVotes_MASK 0x7
#define csr_CalMisc2Reserved3x3_RANGE  3:3
#define csr_CalMisc2Reserved3x3_BITS   0:0
#define csr_CalMisc2Reserved3x3_MSB  3
#define csr_CalMisc2Reserved3x3_LSB  3
#define csr_CalMisc2Reserved3x3_MASK 0x8
#define csr_SarRoundUpPd_RANGE  4:4
#define csr_SarRoundUpPd_BITS   0:0
#define csr_SarRoundUpPd_MSB  4
#define csr_SarRoundUpPd_LSB  4
#define csr_SarRoundUpPd_MASK 0x10
#define csr_SarRoundUpPu_RANGE  5:5
#define csr_SarRoundUpPu_BITS   0:0
#define csr_SarRoundUpPu_MSB  5
#define csr_SarRoundUpPu_LSB  5
#define csr_SarRoundUpPu_MASK 0x20
#define csr_CalMisc2Reserved10x6_RANGE  10:6
#define csr_CalMisc2Reserved10x6_BITS   4:0
#define csr_CalMisc2Reserved10x6_MSB  10
#define csr_CalMisc2Reserved10x6_LSB  6
#define csr_CalMisc2Reserved10x6_MASK 0x7c0
#define csr_CalMisc2Reserved11_RANGE  11:11
#define csr_CalMisc2Reserved11_BITS   0:0
#define csr_CalMisc2Reserved11_MSB  11
#define csr_CalMisc2Reserved11_LSB  11
#define csr_CalMisc2Reserved11_MASK 0x800
#define csr_CalCmptrResTrim_RANGE  12:12
#define csr_CalCmptrResTrim_BITS   0:0
#define csr_CalCmptrResTrim_MSB  12
#define csr_CalCmptrResTrim_LSB  12
#define csr_CalCmptrResTrim_MASK 0x1000
#define csr_CalCancelRoundErrDis_RANGE  13:13
#define csr_CalCancelRoundErrDis_BITS   0:0
#define csr_CalCancelRoundErrDis_MSB  13
#define csr_CalCancelRoundErrDis_LSB  13
#define csr_CalCancelRoundErrDis_MASK 0x2000
#define csr_CalSlowCmpana_RANGE  14:14
#define csr_CalSlowCmpana_BITS   0:0
#define csr_CalSlowCmpana_MSB  14
#define csr_CalSlowCmpana_LSB  14
#define csr_CalSlowCmpana_MASK 0x4000
#define csr_CalMisc2Reserved15_RANGE  15:15
#define csr_CalMisc2Reserved15_BITS   0:0
#define csr_CalMisc2Reserved15_MSB  15
#define csr_CalMisc2Reserved15_LSB  15
#define csr_CalMisc2Reserved15_MASK 0x8000
#define csr_SequenceReg0b37s1_RANGE  15:0
#define csr_SequenceReg0b37s1_BITS   15:0
#define csr_SequenceReg0b37s1_MSB  15
#define csr_SequenceReg0b37s1_LSB  0
#define csr_SequenceReg0b37s1_MASK 0xffff
#define csr_SequenceReg0b122s2_RANGE  8:0
#define csr_SequenceReg0b122s2_BITS   8:0
#define csr_SequenceReg0b122s2_MSB  8
#define csr_SequenceReg0b122s2_LSB  0
#define csr_SequenceReg0b122s2_MASK 0x1ff
#define csr_MicroReset_RANGE  3:0
#define csr_MicroReset_BITS   3:0
#define csr_MicroReset_MSB  3
#define csr_MicroReset_LSB  0
#define csr_MicroReset_MASK 0xf
#define csr_StallToMicro_RANGE  0:0
#define csr_StallToMicro_BITS   0:0
#define csr_StallToMicro_MSB  0
#define csr_StallToMicro_LSB  0
#define csr_StallToMicro_MASK 0x1
#define csr_TestWakeup_RANGE  1:1
#define csr_TestWakeup_BITS   0:0
#define csr_TestWakeup_MSB  1
#define csr_TestWakeup_LSB  1
#define csr_TestWakeup_MASK 0x2
#define csr_RSVDMicro_RANGE  2:2
#define csr_RSVDMicro_BITS   0:0
#define csr_RSVDMicro_MSB  2
#define csr_RSVDMicro_LSB  2
#define csr_RSVDMicro_MASK 0x4
#define csr_ResetToMicro_RANGE  3:3
#define csr_ResetToMicro_BITS   0:0
#define csr_ResetToMicro_MSB  3
#define csr_ResetToMicro_LSB  3
#define csr_ResetToMicro_MASK 0x8
#define csr_DfiDataEnLatency_RANGE  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (((define_pubRev < 0x0350) ? (((define_pubRev < 0x0340) ? (((define_pubRev < 0x0330) ? (2:0) : (3:0))) : (4:0))) : (4:0))) : (4:0))) : (3:0))) : (4:0))) : (4:0))) : (4:0))) : (4:0))
#define csr_DfiDataEnLatency_BITS   ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (((define_pubRev < 0x0350) ? (((define_pubRev < 0x0340) ? (((define_pubRev < 0x0330) ? (2:0) : (3:0))) : (4:0))) : (4:0))) : (4:0))) : (3:0))) : (4:0))) : (4:0))) : (4:0))) : (4:0))
#define csr_DfiDataEnLatency_MSB  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (((define_pubRev < 0x0350) ? (((define_pubRev < 0x0340) ? (((define_pubRev < 0x0330) ? (2) : (3))) : (4))) : (4))) : (4))) : (3))) : (4))) : (4))) : (4))) : (4))
#define csr_DfiDataEnLatency_LSB  0
#define csr_DfiDataEnLatency_MASK ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (((define_pubRev < 0x0360) ? (((define_pubRev < 0x0350) ? (((define_pubRev < 0x0340) ? (((define_pubRev < 0x0330) ? (0x7) : (0xf))) : (0x1f))) : (0x1f))) : (0x1f))) : (0xf))) : (0x1f))) : (0x1f))) : (0x1f))) : (0x1f))
#define csr_WLm9_RANGE  0:0
#define csr_WLm9_BITS   0:0
#define csr_WLm9_MSB  0
#define csr_WLm9_LSB  0
#define csr_WLm9_MASK 0x1
#define csr_RLm9_RANGE  1:1
#define csr_RLm9_BITS   0:0
#define csr_RLm9_MSB  1
#define csr_RLm9_LSB  1
#define csr_RLm9_MASK 0x2
#define csr_EnDfiMRLmCK_RANGE  2:2
#define csr_EnDfiMRLmCK_BITS   0:0
#define csr_EnDfiMRLmCK_MSB  2
#define csr_EnDfiMRLmCK_LSB  2
#define csr_EnDfiMRLmCK_MASK 0x4
#define csr_WLm13_RANGE  3:3
#define csr_WLm13_BITS   0:0
#define csr_WLm13_MSB  3
#define csr_WLm13_LSB  3
#define csr_WLm13_MASK 0x8
#define csr_RLm13_RANGE  4:4
#define csr_RLm13_BITS   0:0
#define csr_RLm13_MSB  4
#define csr_RLm13_LSB  4
#define csr_RLm13_MASK 0x10
#define csr_SequenceReg0b37s2_RANGE  8:0
#define csr_SequenceReg0b37s2_BITS   8:0
#define csr_SequenceReg0b37s2_MSB  8
#define csr_SequenceReg0b37s2_LSB  0
#define csr_SequenceReg0b37s2_MASK 0x1ff
#define csr_SequenceReg0b123s0_RANGE  15:0
#define csr_SequenceReg0b123s0_BITS   15:0
#define csr_SequenceReg0b123s0_MSB  15
#define csr_SequenceReg0b123s0_LSB  0
#define csr_SequenceReg0b123s0_MASK 0xffff
#define csr_MicroResetPIEEn_RANGE  0:0
#define csr_MicroResetPIEEn_BITS   0:0
#define csr_MicroResetPIEEn_MSB  0
#define csr_MicroResetPIEEn_LSB  0
#define csr_MicroResetPIEEn_MASK 0x1
#define csr_CalMisc_RANGE  2:0
#define csr_CalMisc_BITS   2:0
#define csr_CalMisc_MSB  2
#define csr_CalMisc_LSB  0
#define csr_CalMisc_MASK 0x7
#define csr_CalCmpr5Dis_RANGE  0:0
#define csr_CalCmpr5Dis_BITS   0:0
#define csr_CalCmpr5Dis_MSB  0
#define csr_CalCmpr5Dis_LSB  0
#define csr_CalCmpr5Dis_MASK 0x1
#define csr_CalNIntDis_RANGE  1:1
#define csr_CalNIntDis_BITS   0:0
#define csr_CalNIntDis_MSB  1
#define csr_CalNIntDis_LSB  1
#define csr_CalNIntDis_MASK 0x2
#define csr_CalPExtDis_RANGE  2:2
#define csr_CalPExtDis_BITS   0:0
#define csr_CalPExtDis_MSB  2
#define csr_CalPExtDis_LSB  2
#define csr_CalPExtDis_MASK 0x4
#define csr_SequenceReg0b38s0_RANGE  15:0
#define csr_SequenceReg0b38s0_BITS   15:0
#define csr_SequenceReg0b38s0_MSB  15
#define csr_SequenceReg0b38s0_LSB  0
#define csr_SequenceReg0b38s0_MASK 0xffff
#define csr_SequenceReg0b123s1_RANGE  15:0
#define csr_SequenceReg0b123s1_BITS   15:0
#define csr_SequenceReg0b123s1_MSB  15
#define csr_SequenceReg0b123s1_LSB  0
#define csr_SequenceReg0b123s1_MASK 0xffff
#define csr_SequenceReg0b38s1_RANGE  15:0
#define csr_SequenceReg0b38s1_BITS   15:0
#define csr_SequenceReg0b38s1_MSB  15
#define csr_SequenceReg0b38s1_LSB  0
#define csr_SequenceReg0b38s1_MASK 0xffff
#define csr_SequenceReg0b123s2_RANGE  8:0
#define csr_SequenceReg0b123s2_BITS   8:0
#define csr_SequenceReg0b123s2_MSB  8
#define csr_SequenceReg0b123s2_LSB  0
#define csr_SequenceReg0b123s2_MASK 0x1ff
#define csr_CalCmpr5_RANGE  7:0
#define csr_CalCmpr5_BITS   7:0
#define csr_CalCmpr5_MSB  7
#define csr_CalCmpr5_LSB  0
#define csr_CalCmpr5_MASK 0xff
#define csr_SequenceReg0b38s2_RANGE  8:0
#define csr_SequenceReg0b38s2_BITS   8:0
#define csr_SequenceReg0b38s2_MSB  8
#define csr_SequenceReg0b38s2_LSB  0
#define csr_SequenceReg0b38s2_MASK 0x1ff
#define csr_SequenceReg0b124s0_RANGE  15:0
#define csr_SequenceReg0b124s0_BITS   15:0
#define csr_SequenceReg0b124s0_MSB  15
#define csr_SequenceReg0b124s0_LSB  0
#define csr_SequenceReg0b124s0_MASK 0xffff
#define csr_CalNInt_RANGE  4:0
#define csr_CalNInt_BITS   4:0
#define csr_CalNInt_MSB  4
#define csr_CalNInt_LSB  0
#define csr_CalNInt_MASK 0x1f
#define csr_CalNIntThB_RANGE  4:0
#define csr_CalNIntThB_BITS   4:0
#define csr_CalNIntThB_MSB  4
#define csr_CalNIntThB_LSB  0
#define csr_CalNIntThB_MASK 0x1f
#define csr_SequenceReg0b39s0_RANGE  15:0
#define csr_SequenceReg0b39s0_BITS   15:0
#define csr_SequenceReg0b39s0_MSB  15
#define csr_SequenceReg0b39s0_LSB  0
#define csr_SequenceReg0b39s0_MASK 0xffff
#define csr_SequenceReg0b124s1_RANGE  15:0
#define csr_SequenceReg0b124s1_BITS   15:0
#define csr_SequenceReg0b124s1_MSB  15
#define csr_SequenceReg0b124s1_LSB  0
#define csr_SequenceReg0b124s1_MASK 0xffff
#define csr_CalPExt_RANGE  4:0
#define csr_CalPExt_BITS   4:0
#define csr_CalPExt_MSB  4
#define csr_CalPExt_LSB  0
#define csr_CalPExt_MASK 0x1f
#define csr_CalPExtThB_RANGE  4:0
#define csr_CalPExtThB_BITS   4:0
#define csr_CalPExtThB_MSB  4
#define csr_CalPExtThB_LSB  0
#define csr_CalPExtThB_MASK 0x1f
#define csr_SequenceReg0b39s1_RANGE  15:0
#define csr_SequenceReg0b39s1_BITS   15:0
#define csr_SequenceReg0b39s1_MSB  15
#define csr_SequenceReg0b39s1_LSB  0
#define csr_SequenceReg0b39s1_MASK 0xffff
#define csr_SequenceReg0b124s2_RANGE  8:0
#define csr_SequenceReg0b124s2_BITS   8:0
#define csr_SequenceReg0b124s2_MSB  8
#define csr_SequenceReg0b124s2_LSB  0
#define csr_SequenceReg0b124s2_MASK 0x1ff
#define csr_SequenceReg0b39s2_RANGE  8:0
#define csr_SequenceReg0b39s2_BITS   8:0
#define csr_SequenceReg0b39s2_MSB  8
#define csr_SequenceReg0b39s2_LSB  0
#define csr_SequenceReg0b39s2_MASK 0x1ff
#define csr_SequenceReg0b125s0_RANGE  15:0
#define csr_SequenceReg0b125s0_BITS   15:0
#define csr_SequenceReg0b125s0_MSB  15
#define csr_SequenceReg0b125s0_LSB  0
#define csr_SequenceReg0b125s0_MASK 0xffff
#define csr_PpgcFltCfg0_RANGE  4:0
#define csr_PpgcFltCfg0_BITS   4:0
#define csr_PpgcFltCfg0_MSB  4
#define csr_PpgcFltCfg0_LSB  0
#define csr_PpgcFltCfg0_MASK 0x1f
#define csr_PpgcEnPreFlt_RANGE  3:0
#define csr_PpgcEnPreFlt_BITS   3:0
#define csr_PpgcEnPreFlt_MSB  3
#define csr_PpgcEnPreFlt_LSB  0
#define csr_PpgcEnPreFlt_MASK 0xf
#define csr_PpgcEnCurrFlt_RANGE  4:4
#define csr_PpgcEnCurrFlt_BITS   0:0
#define csr_PpgcEnCurrFlt_MSB  4
#define csr_PpgcEnCurrFlt_LSB  4
#define csr_PpgcEnCurrFlt_MASK 0x10
#define csr_Dq0LnSelTg0_RANGE  2:0
#define csr_Dq0LnSelTg0_BITS   2:0
#define csr_Dq0LnSelTg0_MSB  2
#define csr_Dq0LnSelTg0_LSB  0
#define csr_Dq0LnSelTg0_MASK 0x7
#define csr_DqsPreamblePattern_RANGE  15:0
#define csr_DqsPreamblePattern_BITS   15:0
#define csr_DqsPreamblePattern_MSB  15
#define csr_DqsPreamblePattern_LSB  0
#define csr_DqsPreamblePattern_MASK 0xffff
#define csr_TxDqsPreamblePattern_RANGE  7:0
#define csr_TxDqsPreamblePattern_BITS   7:0
#define csr_TxDqsPreamblePattern_MSB  7
#define csr_TxDqsPreamblePattern_LSB  0
#define csr_TxDqsPreamblePattern_MASK 0xff
#define csr_EnTxDqsPreamblePattern_RANGE  15:8
#define csr_EnTxDqsPreamblePattern_BITS   7:0
#define csr_EnTxDqsPreamblePattern_MSB  15
#define csr_EnTxDqsPreamblePattern_LSB  8
#define csr_EnTxDqsPreamblePattern_MASK 0xff00
#define csr_SequenceReg0b40s0_RANGE  15:0
#define csr_SequenceReg0b40s0_BITS   15:0
#define csr_SequenceReg0b40s0_MSB  15
#define csr_SequenceReg0b40s0_LSB  0
#define csr_SequenceReg0b40s0_MASK 0xffff
#define csr_SequenceReg0b125s1_RANGE  15:0
#define csr_SequenceReg0b125s1_BITS   15:0
#define csr_SequenceReg0b125s1_MSB  15
#define csr_SequenceReg0b125s1_LSB  0
#define csr_SequenceReg0b125s1_MASK 0xffff
#define csr_PpgcFltCfg1_RANGE  4:0
#define csr_PpgcFltCfg1_BITS   4:0
#define csr_PpgcFltCfg1_MSB  4
#define csr_PpgcFltCfg1_LSB  0
#define csr_PpgcFltCfg1_MASK 0x1f
#define csr_PpgcPrevFltVal_RANGE  3:0
#define csr_PpgcPrevFltVal_BITS   3:0
#define csr_PpgcPrevFltVal_MSB  3
#define csr_PpgcPrevFltVal_LSB  0
#define csr_PpgcPrevFltVal_MASK 0xf
#define csr_PpgcCurrFltVal_RANGE  4:4
#define csr_PpgcCurrFltVal_BITS   0:0
#define csr_PpgcCurrFltVal_MSB  4
#define csr_PpgcCurrFltVal_LSB  4
#define csr_PpgcCurrFltVal_MASK 0x10
#define csr_Dq1LnSelTg0_RANGE  2:0
#define csr_Dq1LnSelTg0_BITS   2:0
#define csr_Dq1LnSelTg0_MSB  2
#define csr_Dq1LnSelTg0_LSB  0
#define csr_Dq1LnSelTg0_MASK 0x7
#define csr_DqsPostamblePattern_RANGE  7:0
#define csr_DqsPostamblePattern_BITS   7:0
#define csr_DqsPostamblePattern_MSB  7
#define csr_DqsPostamblePattern_LSB  0
#define csr_DqsPostamblePattern_MASK 0xff
#define csr_TxDqsPostamblePattern_RANGE  3:0
#define csr_TxDqsPostamblePattern_BITS   3:0
#define csr_TxDqsPostamblePattern_MSB  3
#define csr_TxDqsPostamblePattern_LSB  0
#define csr_TxDqsPostamblePattern_MASK 0xf
#define csr_EnTxDqsPostamblePattern_RANGE  7:4
#define csr_EnTxDqsPostamblePattern_BITS   3:0
#define csr_EnTxDqsPostamblePattern_MSB  7
#define csr_EnTxDqsPostamblePattern_LSB  4
#define csr_EnTxDqsPostamblePattern_MASK 0xf0
#define csr_SequenceReg0b40s1_RANGE  15:0
#define csr_SequenceReg0b40s1_BITS   15:0
#define csr_SequenceReg0b40s1_MSB  15
#define csr_SequenceReg0b40s1_LSB  0
#define csr_SequenceReg0b40s1_MASK 0xffff
#define csr_SequenceReg0b125s2_RANGE  8:0
#define csr_SequenceReg0b125s2_BITS   8:0
#define csr_SequenceReg0b125s2_MSB  8
#define csr_SequenceReg0b125s2_LSB  0
#define csr_SequenceReg0b125s2_MASK 0x1ff
#define csr_PpgcFltCfg2_RANGE  3:0
#define csr_PpgcFltCfg2_BITS   3:0
#define csr_PpgcFltCfg2_MSB  3
#define csr_PpgcFltCfg2_LSB  0
#define csr_PpgcFltCfg2_MASK 0xf
#define csr_PpgcPreInitPat_RANGE  3:0
#define csr_PpgcPreInitPat_BITS   3:0
#define csr_PpgcPreInitPat_MSB  3
#define csr_PpgcPreInitPat_LSB  0
#define csr_PpgcPreInitPat_MASK 0xf
#define csr_Dq2LnSelTg0_RANGE  2:0
#define csr_Dq2LnSelTg0_BITS   2:0
#define csr_Dq2LnSelTg0_MSB  2
#define csr_Dq2LnSelTg0_LSB  0
#define csr_Dq2LnSelTg0_MASK 0x7
#define csr_SequenceReg0b40s2_RANGE  8:0
#define csr_SequenceReg0b40s2_BITS   8:0
#define csr_SequenceReg0b40s2_MSB  8
#define csr_SequenceReg0b40s2_LSB  0
#define csr_SequenceReg0b40s2_MASK 0x1ff
#define csr_SequenceReg0b126s0_RANGE  15:0
#define csr_SequenceReg0b126s0_BITS   15:0
#define csr_SequenceReg0b126s0_MSB  15
#define csr_SequenceReg0b126s0_LSB  0
#define csr_SequenceReg0b126s0_MASK 0xffff
#define csr_Dq3LnSelTg0_RANGE  2:0
#define csr_Dq3LnSelTg0_BITS   2:0
#define csr_Dq3LnSelTg0_MSB  2
#define csr_Dq3LnSelTg0_LSB  0
#define csr_Dq3LnSelTg0_MASK 0x7
#define csr_SequenceReg0b41s0_RANGE  15:0
#define csr_SequenceReg0b41s0_BITS   15:0
#define csr_SequenceReg0b41s0_MSB  15
#define csr_SequenceReg0b41s0_LSB  0
#define csr_SequenceReg0b41s0_MASK 0xffff
#define csr_SequenceReg0b126s1_RANGE  15:0
#define csr_SequenceReg0b126s1_BITS   15:0
#define csr_SequenceReg0b126s1_MSB  15
#define csr_SequenceReg0b126s1_LSB  0
#define csr_SequenceReg0b126s1_MASK 0xffff
#define csr_Dq4LnSelTg0_RANGE  2:0
#define csr_Dq4LnSelTg0_BITS   2:0
#define csr_Dq4LnSelTg0_MSB  2
#define csr_Dq4LnSelTg0_LSB  0
#define csr_Dq4LnSelTg0_MASK 0x7
#define csr_Ppgc2PrbsTapDly0_RANGE  15:0
#define csr_Ppgc2PrbsTapDly0_BITS   15:0
#define csr_Ppgc2PrbsTapDly0_MSB  15
#define csr_Ppgc2PrbsTapDly0_LSB  0
#define csr_Ppgc2PrbsTapDly0_MASK 0xffff
#define csr_SequenceReg0b41s1_RANGE  15:0
#define csr_SequenceReg0b41s1_BITS   15:0
#define csr_SequenceReg0b41s1_MSB  15
#define csr_SequenceReg0b41s1_LSB  0
#define csr_SequenceReg0b41s1_MASK 0xffff
#define csr_SequenceReg0b126s2_RANGE  8:0
#define csr_SequenceReg0b126s2_BITS   8:0
#define csr_SequenceReg0b126s2_MSB  8
#define csr_SequenceReg0b126s2_LSB  0
#define csr_SequenceReg0b126s2_MASK 0x1ff
#define csr_Dq5LnSelTg0_RANGE  2:0
#define csr_Dq5LnSelTg0_BITS   2:0
#define csr_Dq5LnSelTg0_MSB  2
#define csr_Dq5LnSelTg0_LSB  0
#define csr_Dq5LnSelTg0_MASK 0x7
#define csr_Ppgc2PrbsTapDly1_RANGE  15:0
#define csr_Ppgc2PrbsTapDly1_BITS   15:0
#define csr_Ppgc2PrbsTapDly1_MSB  15
#define csr_Ppgc2PrbsTapDly1_LSB  0
#define csr_Ppgc2PrbsTapDly1_MASK 0xffff
#define csr_ForceClkGaterEnables_RANGE  7:0
#define csr_ForceClkGaterEnables_BITS   7:0
#define csr_ForceClkGaterEnables_MSB  7
#define csr_ForceClkGaterEnables_LSB  0
#define csr_ForceClkGaterEnables_MASK 0xff
#define csr_ForcePubDxClkEnHigh_RANGE  0:0
#define csr_ForcePubDxClkEnHigh_BITS   0:0
#define csr_ForcePubDxClkEnHigh_MSB  0
#define csr_ForcePubDxClkEnHigh_LSB  0
#define csr_ForcePubDxClkEnHigh_MASK 0x1
#define csr_ForcePubDxClkEnLow_RANGE  1:1
#define csr_ForcePubDxClkEnLow_BITS   0:0
#define csr_ForcePubDxClkEnLow_MSB  1
#define csr_ForcePubDxClkEnLow_LSB  1
#define csr_ForcePubDxClkEnLow_MASK 0x2
#define csr_ForcePIEClkEnHigh_RANGE  2:2
#define csr_ForcePIEClkEnHigh_BITS   0:0
#define csr_ForcePIEClkEnHigh_MSB  2
#define csr_ForcePIEClkEnHigh_LSB  2
#define csr_ForcePIEClkEnHigh_MASK 0x4
#define csr_ForcePIEClkEnLow_RANGE  3:3
#define csr_ForcePIEClkEnLow_BITS   0:0
#define csr_ForcePIEClkEnLow_MSB  3
#define csr_ForcePIEClkEnLow_LSB  3
#define csr_ForcePIEClkEnLow_MASK 0x8
#define csr_ForceACSMClkEnHigh_RANGE  4:4
#define csr_ForceACSMClkEnHigh_BITS   0:0
#define csr_ForceACSMClkEnHigh_MSB  4
#define csr_ForceACSMClkEnHigh_LSB  4
#define csr_ForceACSMClkEnHigh_MASK 0x10
#define csr_ForceACSMClkEnLow_RANGE  5:5
#define csr_ForceACSMClkEnLow_BITS   0:0
#define csr_ForceACSMClkEnLow_MSB  5
#define csr_ForceACSMClkEnLow_LSB  5
#define csr_ForceACSMClkEnLow_MASK 0x20
#define csr_ForceRdDatClkEnHigh_RANGE  6:6
#define csr_ForceRdDatClkEnHigh_BITS   0:0
#define csr_ForceRdDatClkEnHigh_MSB  6
#define csr_ForceRdDatClkEnHigh_LSB  6
#define csr_ForceRdDatClkEnHigh_MASK 0x40
#define csr_ForceRdDatClkEnLow_RANGE  7:7
#define csr_ForceRdDatClkEnLow_BITS   0:0
#define csr_ForceRdDatClkEnLow_MSB  7
#define csr_ForceRdDatClkEnLow_LSB  7
#define csr_ForceRdDatClkEnLow_MASK 0x80
#define csr_SequenceReg0b41s2_RANGE  8:0
#define csr_SequenceReg0b41s2_BITS   8:0
#define csr_SequenceReg0b41s2_MSB  8
#define csr_SequenceReg0b41s2_LSB  0
#define csr_SequenceReg0b41s2_MASK 0x1ff
#define csr_SequenceReg0b127s0_RANGE  15:0
#define csr_SequenceReg0b127s0_BITS   15:0
#define csr_SequenceReg0b127s0_MSB  15
#define csr_SequenceReg0b127s0_LSB  0
#define csr_SequenceReg0b127s0_MASK 0xffff
#define csr_Dq6LnSelTg0_RANGE  2:0
#define csr_Dq6LnSelTg0_BITS   2:0
#define csr_Dq6LnSelTg0_MSB  2
#define csr_Dq6LnSelTg0_LSB  0
#define csr_Dq6LnSelTg0_MASK 0x7
#define csr_Ppgc2PrbsTapDly2_RANGE  15:0
#define csr_Ppgc2PrbsTapDly2_BITS   15:0
#define csr_Ppgc2PrbsTapDly2_MSB  15
#define csr_Ppgc2PrbsTapDly2_LSB  0
#define csr_Ppgc2PrbsTapDly2_MASK 0xffff
#define csr_SequenceReg0b42s0_RANGE  15:0
#define csr_SequenceReg0b42s0_BITS   15:0
#define csr_SequenceReg0b42s0_MSB  15
#define csr_SequenceReg0b42s0_LSB  0
#define csr_SequenceReg0b42s0_MASK 0xffff
#define csr_SequenceReg0b127s1_RANGE  15:0
#define csr_SequenceReg0b127s1_BITS   15:0
#define csr_SequenceReg0b127s1_MSB  15
#define csr_SequenceReg0b127s1_LSB  0
#define csr_SequenceReg0b127s1_MASK 0xffff
#define csr_Dq7LnSelTg0_RANGE  2:0
#define csr_Dq7LnSelTg0_BITS   2:0
#define csr_Dq7LnSelTg0_MSB  2
#define csr_Dq7LnSelTg0_LSB  0
#define csr_Dq7LnSelTg0_MASK 0x7
#define csr_Ppgc2PrbsTapDly3_RANGE  15:0
#define csr_Ppgc2PrbsTapDly3_BITS   15:0
#define csr_Ppgc2PrbsTapDly3_MSB  15
#define csr_Ppgc2PrbsTapDly3_LSB  0
#define csr_Ppgc2PrbsTapDly3_MASK 0xffff
#define csr_SequenceReg0b42s1_RANGE  15:0
#define csr_SequenceReg0b42s1_BITS   15:0
#define csr_SequenceReg0b42s1_MSB  15
#define csr_SequenceReg0b42s1_LSB  0
#define csr_SequenceReg0b42s1_MASK 0xffff
#define csr_SequenceReg0b127s2_RANGE  8:0
#define csr_SequenceReg0b127s2_BITS   8:0
#define csr_SequenceReg0b127s2_MSB  8
#define csr_SequenceReg0b127s2_LSB  0
#define csr_SequenceReg0b127s2_MASK 0x1ff
#define csr_CalCmpInvert_RANGE  4:0
#define csr_CalCmpInvert_BITS   4:0
#define csr_CalCmpInvert_MSB  4
#define csr_CalCmpInvert_LSB  0
#define csr_CalCmpInvert_MASK 0x1f
#define csr_CmpInvertCalDac50_RANGE  0:0
#define csr_CmpInvertCalDac50_BITS   0:0
#define csr_CmpInvertCalDac50_MSB  0
#define csr_CmpInvertCalDac50_LSB  0
#define csr_CmpInvertCalDac50_MASK 0x1
#define csr_CmpInvertCalDrvPd50_RANGE  1:1
#define csr_CmpInvertCalDrvPd50_BITS   0:0
#define csr_CmpInvertCalDrvPd50_MSB  1
#define csr_CmpInvertCalDrvPd50_LSB  1
#define csr_CmpInvertCalDrvPd50_MASK 0x2
#define csr_CmpInvertCalDrvPu50_RANGE  2:2
#define csr_CmpInvertCalDrvPu50_BITS   0:0
#define csr_CmpInvertCalDrvPu50_MSB  2
#define csr_CmpInvertCalDrvPu50_LSB  2
#define csr_CmpInvertCalDrvPu50_MASK 0x4
#define csr_CmpInvertCalOdtPd_RANGE  3:3
#define csr_CmpInvertCalOdtPd_BITS   0:0
#define csr_CmpInvertCalOdtPd_MSB  3
#define csr_CmpInvertCalOdtPd_LSB  3
#define csr_CmpInvertCalOdtPd_MASK 0x8
#define csr_CmpInvertCalOdtPu_RANGE  4:4
#define csr_CmpInvertCalOdtPu_BITS   0:0
#define csr_CmpInvertCalOdtPu_MSB  4
#define csr_CmpInvertCalOdtPu_LSB  4
#define csr_CmpInvertCalOdtPu_MASK 0x10
#define csr_SequenceReg0b42s2_RANGE  8:0
#define csr_SequenceReg0b42s2_BITS   8:0
#define csr_SequenceReg0b42s2_MSB  8
#define csr_SequenceReg0b42s2_LSB  0
#define csr_SequenceReg0b42s2_MASK 0x1ff
#define csr_SequenceReg0b128s0_RANGE  15:0
#define csr_SequenceReg0b128s0_BITS   15:0
#define csr_SequenceReg0b128s0_MSB  15
#define csr_SequenceReg0b128s0_LSB  0
#define csr_SequenceReg0b128s0_MASK 0xffff
#define csr_SequenceReg0b43s0_RANGE  15:0
#define csr_SequenceReg0b43s0_BITS   15:0
#define csr_SequenceReg0b43s0_MSB  15
#define csr_SequenceReg0b43s0_LSB  0
#define csr_SequenceReg0b43s0_MASK 0xffff
#define csr_SequenceReg0b128s1_RANGE  15:0
#define csr_SequenceReg0b128s1_BITS   15:0
#define csr_SequenceReg0b128s1_MSB  15
#define csr_SequenceReg0b128s1_LSB  0
#define csr_SequenceReg0b128s1_MASK 0xffff
#define csr_PptCtlStatic_RANGE  14:0
#define csr_PptCtlStatic_BITS   14:0
#define csr_PptCtlStatic_MSB  14
#define csr_PptCtlStatic_LSB  0
#define csr_PptCtlStatic_MASK 0x7fff
#define csr_NoX4onUpperNibbleTg0_RANGE  0:0
#define csr_NoX4onUpperNibbleTg0_BITS   0:0
#define csr_NoX4onUpperNibbleTg0_MSB  0
#define csr_NoX4onUpperNibbleTg0_LSB  0
#define csr_NoX4onUpperNibbleTg0_MASK 0x1
#define csr_NoX4onUpperNibbleTg1_RANGE  1:1
#define csr_NoX4onUpperNibbleTg1_BITS   0:0
#define csr_NoX4onUpperNibbleTg1_MSB  1
#define csr_NoX4onUpperNibbleTg1_LSB  1
#define csr_NoX4onUpperNibbleTg1_MASK 0x2
#define csr_NoX4onUpperNibbleTg2_RANGE  2:2
#define csr_NoX4onUpperNibbleTg2_BITS   0:0
#define csr_NoX4onUpperNibbleTg2_MSB  2
#define csr_NoX4onUpperNibbleTg2_LSB  2
#define csr_NoX4onUpperNibbleTg2_MASK 0x4
#define csr_NoX4onUpperNibbleTg3_RANGE  3:3
#define csr_NoX4onUpperNibbleTg3_BITS   0:0
#define csr_NoX4onUpperNibbleTg3_MSB  3
#define csr_NoX4onUpperNibbleTg3_LSB  3
#define csr_NoX4onUpperNibbleTg3_MASK 0x8
#define csr_DOCByteSelTg0_RANGE  4:4
#define csr_DOCByteSelTg0_BITS   0:0
#define csr_DOCByteSelTg0_MSB  4
#define csr_DOCByteSelTg0_LSB  4
#define csr_DOCByteSelTg0_MASK 0x10
#define csr_DOCByteSelTg1_RANGE  5:5
#define csr_DOCByteSelTg1_BITS   0:0
#define csr_DOCByteSelTg1_MSB  5
#define csr_DOCByteSelTg1_LSB  5
#define csr_DOCByteSelTg1_MASK 0x20
#define csr_DOCByteSelTg2_RANGE  6:6
#define csr_DOCByteSelTg2_BITS   0:0
#define csr_DOCByteSelTg2_MSB  6
#define csr_DOCByteSelTg2_LSB  6
#define csr_DOCByteSelTg2_MASK 0x40
#define csr_DOCByteSelTg3_RANGE  7:7
#define csr_DOCByteSelTg3_BITS   0:0
#define csr_DOCByteSelTg3_MSB  7
#define csr_DOCByteSelTg3_LSB  7
#define csr_DOCByteSelTg3_MASK 0x80
#define csr_PptInfoSel_RANGE  13:8
#define csr_PptInfoSel_BITS   5:0
#define csr_PptInfoSel_MSB  13
#define csr_PptInfoSel_LSB  8
#define csr_PptInfoSel_MASK 0x3f00
#define csr_ErrDisTxPPT_RANGE  14:14
#define csr_ErrDisTxPPT_BITS   0:0
#define csr_ErrDisTxPPT_MSB  14
#define csr_ErrDisTxPPT_LSB  14
#define csr_ErrDisTxPPT_MASK 0x4000
#define csr_SequenceReg0b43s1_RANGE  15:0
#define csr_SequenceReg0b43s1_BITS   15:0
#define csr_SequenceReg0b43s1_MSB  15
#define csr_SequenceReg0b43s1_LSB  0
#define csr_SequenceReg0b43s1_MASK 0xffff
#define csr_SequenceReg0b128s2_RANGE  8:0
#define csr_SequenceReg0b128s2_BITS   8:0
#define csr_SequenceReg0b128s2_MSB  8
#define csr_SequenceReg0b128s2_LSB  0
#define csr_SequenceReg0b128s2_MASK 0x1ff
#define csr_PptCtlDyn_RANGE  1:0
#define csr_PptCtlDyn_BITS   1:0
#define csr_PptCtlDyn_MSB  1
#define csr_PptCtlDyn_LSB  0
#define csr_PptCtlDyn_MASK 0x3
#define csr_PptCtlReserved_RANGE  0:0
#define csr_PptCtlReserved_BITS   0:0
#define csr_PptCtlReserved_MSB  0
#define csr_PptCtlReserved_LSB  0
#define csr_PptCtlReserved_MASK 0x1
#define csr_RxEnUseDqsSampVal_RANGE  1:1
#define csr_RxEnUseDqsSampVal_BITS   0:0
#define csr_RxEnUseDqsSampVal_MSB  1
#define csr_RxEnUseDqsSampVal_LSB  1
#define csr_RxEnUseDqsSampVal_MASK 0x2
#define csr_SequenceReg0b43s2_RANGE  8:0
#define csr_SequenceReg0b43s2_BITS   8:0
#define csr_SequenceReg0b43s2_MSB  8
#define csr_SequenceReg0b43s2_LSB  0
#define csr_SequenceReg0b43s2_MASK 0x1ff
#define csr_SequenceReg0b129s0_RANGE  15:0
#define csr_SequenceReg0b129s0_BITS   15:0
#define csr_SequenceReg0b129s0_MSB  15
#define csr_SequenceReg0b129s0_LSB  0
#define csr_SequenceReg0b129s0_MASK 0xffff
#define csr_PptInfo_RANGE  15:0
#define csr_PptInfo_BITS   15:0
#define csr_PptInfo_MSB  15
#define csr_PptInfo_LSB  0
#define csr_PptInfo_MASK 0xffff
#define csr_SequenceReg0b44s0_RANGE  15:0
#define csr_SequenceReg0b44s0_BITS   15:0
#define csr_SequenceReg0b44s0_MSB  15
#define csr_SequenceReg0b44s0_LSB  0
#define csr_SequenceReg0b44s0_MASK 0xffff
#define csr_SequenceReg0b129s1_RANGE  15:0
#define csr_SequenceReg0b129s1_BITS   15:0
#define csr_SequenceReg0b129s1_MSB  15
#define csr_SequenceReg0b129s1_LSB  0
#define csr_SequenceReg0b129s1_MASK 0xffff
#define csr_RxDqsTrackInfo_RANGE  15:0
#define csr_RxDqsTrackInfo_BITS   15:0
#define csr_RxDqsTrackInfo_MSB  15
#define csr_RxDqsTrackInfo_LSB  0
#define csr_RxDqsTrackInfo_MASK 0xffff
#define csr_SequenceReg0b44s1_RANGE  15:0
#define csr_SequenceReg0b44s1_BITS   15:0
#define csr_SequenceReg0b44s1_MSB  15
#define csr_SequenceReg0b44s1_LSB  0
#define csr_SequenceReg0b44s1_MASK 0xffff
#define csr_SequenceReg0b129s2_RANGE  8:0
#define csr_SequenceReg0b129s2_BITS   8:0
#define csr_SequenceReg0b129s2_MSB  8
#define csr_SequenceReg0b129s2_LSB  0
#define csr_SequenceReg0b129s2_MASK 0x1ff
#define csr_CalCmpanaCntrl_RANGE  9:0
#define csr_CalCmpanaCntrl_BITS   9:0
#define csr_CalCmpanaCntrl_MSB  9
#define csr_CalCmpanaCntrl_LSB  0
#define csr_CalCmpanaCntrl_MASK 0x3ff
#define csr_CmprGainCurrAdj_RANGE  7:0
#define csr_CmprGainCurrAdj_BITS   7:0
#define csr_CmprGainCurrAdj_MSB  7
#define csr_CmprGainCurrAdj_LSB  0
#define csr_CmprGainCurrAdj_MASK 0xff
#define csr_CmprGainResAdj_RANGE  8:8
#define csr_CmprGainResAdj_BITS   0:0
#define csr_CmprGainResAdj_MSB  8
#define csr_CmprGainResAdj_LSB  8
#define csr_CmprGainResAdj_MASK 0x100
#define csr_CmprBiasBypassEn_RANGE  9:9
#define csr_CmprBiasBypassEn_BITS   0:0
#define csr_CmprBiasBypassEn_MSB  9
#define csr_CmprBiasBypassEn_LSB  9
#define csr_CmprBiasBypassEn_MASK 0x200
#define csr_RxDqsTrackInfoSelect_RANGE  4:0
#define csr_RxDqsTrackInfoSelect_BITS   4:0
#define csr_RxDqsTrackInfoSelect_MSB  4
#define csr_RxDqsTrackInfoSelect_LSB  0
#define csr_RxDqsTrackInfoSelect_MASK 0x1f
#define csr_SnapRxDqsTrackInfo_RANGE  0:0
#define csr_SnapRxDqsTrackInfo_BITS   0:0
#define csr_SnapRxDqsTrackInfo_MSB  0
#define csr_SnapRxDqsTrackInfo_LSB  0
#define csr_SnapRxDqsTrackInfo_MASK 0x1
#define csr_RxDqsTrackInfoSel_RANGE  4:1
#define csr_RxDqsTrackInfoSel_BITS   3:0
#define csr_RxDqsTrackInfoSel_MSB  4
#define csr_RxDqsTrackInfoSel_LSB  1
#define csr_RxDqsTrackInfoSel_MASK 0x1e
#define csr_SequenceReg0b44s2_RANGE  8:0
#define csr_SequenceReg0b44s2_BITS   8:0
#define csr_SequenceReg0b44s2_MSB  8
#define csr_SequenceReg0b44s2_LSB  0
#define csr_SequenceReg0b44s2_MASK 0x1ff
#define csr_SequenceReg0b130s0_RANGE  15:0
#define csr_SequenceReg0b130s0_BITS   15:0
#define csr_SequenceReg0b130s0_MSB  15
#define csr_SequenceReg0b130s0_LSB  0
#define csr_SequenceReg0b130s0_MASK 0xffff
#define csr_DbCurrentDlyTimingInfoTg0_RANGE  15:0
#define csr_DbCurrentDlyTimingInfoTg0_BITS   15:0
#define csr_DbCurrentDlyTimingInfoTg0_MSB  15
#define csr_DbCurrentDlyTimingInfoTg0_LSB  0
#define csr_DbCurrentDlyTimingInfoTg0_MASK 0xffff
#define csr_DbCurrentDlyTimingInfoTg1_RANGE  15:0
#define csr_DbCurrentDlyTimingInfoTg1_BITS   15:0
#define csr_DbCurrentDlyTimingInfoTg1_MSB  15
#define csr_DbCurrentDlyTimingInfoTg1_LSB  0
#define csr_DbCurrentDlyTimingInfoTg1_MASK 0xffff
#define csr_DbCurrentDlyTimingInfoTg2_RANGE  15:0
#define csr_DbCurrentDlyTimingInfoTg2_BITS   15:0
#define csr_DbCurrentDlyTimingInfoTg2_MSB  15
#define csr_DbCurrentDlyTimingInfoTg2_LSB  0
#define csr_DbCurrentDlyTimingInfoTg2_MASK 0xffff
#define csr_DbCurrentDlyTimingInfoTg3_RANGE  15:0
#define csr_DbCurrentDlyTimingInfoTg3_BITS   15:0
#define csr_DbCurrentDlyTimingInfoTg3_MSB  15
#define csr_DbCurrentDlyTimingInfoTg3_LSB  0
#define csr_DbCurrentDlyTimingInfoTg3_MASK 0xffff
#define csr_SequenceReg0b45s0_RANGE  15:0
#define csr_SequenceReg0b45s0_BITS   15:0
#define csr_SequenceReg0b45s0_MSB  15
#define csr_SequenceReg0b45s0_LSB  0
#define csr_SequenceReg0b45s0_MASK 0xffff
#define csr_SequenceReg0b130s1_RANGE  15:0
#define csr_SequenceReg0b130s1_BITS   15:0
#define csr_SequenceReg0b130s1_MSB  15
#define csr_SequenceReg0b130s1_LSB  0
#define csr_SequenceReg0b130s1_MASK 0xffff
#define csr_DfiRdDataCsDestMap_RANGE  7:0
#define csr_DfiRdDataCsDestMap_BITS   7:0
#define csr_DfiRdDataCsDestMap_MSB  7
#define csr_DfiRdDataCsDestMap_LSB  0
#define csr_DfiRdDataCsDestMap_MASK 0xff
#define csr_DfiRdDestm0_RANGE  1:0
#define csr_DfiRdDestm0_BITS   1:0
#define csr_DfiRdDestm0_MSB  1
#define csr_DfiRdDestm0_LSB  0
#define csr_DfiRdDestm0_MASK 0x3
#define csr_DfiRdDestm1_RANGE  3:2
#define csr_DfiRdDestm1_BITS   1:0
#define csr_DfiRdDestm1_MSB  3
#define csr_DfiRdDestm1_LSB  2
#define csr_DfiRdDestm1_MASK 0xc
#define csr_DfiRdDestm2_RANGE  5:4
#define csr_DfiRdDestm2_BITS   1:0
#define csr_DfiRdDestm2_MSB  5
#define csr_DfiRdDestm2_LSB  4
#define csr_DfiRdDestm2_MASK 0x30
#define csr_DfiRdDestm3_RANGE  7:6
#define csr_DfiRdDestm3_BITS   1:0
#define csr_DfiRdDestm3_MSB  7
#define csr_DfiRdDestm3_LSB  6
#define csr_DfiRdDestm3_MASK 0xc0
#define csr_Ppgc2GenPrbsByte0_RANGE  15:0
#define csr_Ppgc2GenPrbsByte0_BITS   15:0
#define csr_Ppgc2GenPrbsByte0_MSB  15
#define csr_Ppgc2GenPrbsByte0_LSB  0
#define csr_Ppgc2GenPrbsByte0_MASK 0xffff
#define csr_DtsmBlankingCtrl_RANGE  9:0
#define csr_DtsmBlankingCtrl_BITS   9:0
#define csr_DtsmBlankingCtrl_MSB  9
#define csr_DtsmBlankingCtrl_LSB  0
#define csr_DtsmBlankingCtrl_MASK 0x3ff
#define csr_DtsmBlank_RANGE  9:0
#define csr_DtsmBlank_BITS   9:0
#define csr_DtsmBlank_MSB  9
#define csr_DtsmBlank_LSB  0
#define csr_DtsmBlank_MASK 0x3ff
#define csr_SequenceReg0b45s1_RANGE  15:0
#define csr_SequenceReg0b45s1_BITS   15:0
#define csr_SequenceReg0b45s1_MSB  15
#define csr_SequenceReg0b45s1_LSB  0
#define csr_SequenceReg0b45s1_MASK 0xffff
#define csr_SequenceReg0b130s2_RANGE  8:0
#define csr_SequenceReg0b130s2_BITS   8:0
#define csr_SequenceReg0b130s2_MSB  8
#define csr_SequenceReg0b130s2_LSB  0
#define csr_SequenceReg0b130s2_MASK 0x1ff
#define csr_Ppgc2GenPrbsByte1_RANGE  15:0
#define csr_Ppgc2GenPrbsByte1_BITS   15:0
#define csr_Ppgc2GenPrbsByte1_MSB  15
#define csr_Ppgc2GenPrbsByte1_LSB  0
#define csr_Ppgc2GenPrbsByte1_MASK 0xffff
#define csr_Tsm0_RANGE  14:0
#define csr_Tsm0_BITS   14:0
#define csr_Tsm0_MSB  14
#define csr_Tsm0_LSB  0
#define csr_Tsm0_MASK 0x7fff
#define csr_DtsmEnb_RANGE  0:0
#define csr_DtsmEnb_BITS   0:0
#define csr_DtsmEnb_MSB  0
#define csr_DtsmEnb_LSB  0
#define csr_DtsmEnb_MASK 0x1
#define csr_DtsmDir_RANGE  1:1
#define csr_DtsmDir_BITS   0:0
#define csr_DtsmDir_MSB  1
#define csr_DtsmDir_LSB  1
#define csr_DtsmDir_MASK 0x2
#define csr_DtsmIgnFrst_RANGE  2:2
#define csr_DtsmIgnFrst_BITS   0:0
#define csr_DtsmIgnFrst_MSB  2
#define csr_DtsmIgnFrst_LSB  2
#define csr_DtsmIgnFrst_MASK 0x4
#define csr_DtsmOddPhase_RANGE  3:3
#define csr_DtsmOddPhase_BITS   0:0
#define csr_DtsmOddPhase_MSB  3
#define csr_DtsmOddPhase_LSB  3
#define csr_DtsmOddPhase_MASK 0x8
#define csr_DtsmFltPre_RANGE  4:4
#define csr_DtsmFltPre_BITS   0:0
#define csr_DtsmFltPre_MSB  4
#define csr_DtsmFltPre_LSB  4
#define csr_DtsmFltPre_MASK 0x10
#define csr_DtsmFltCur_RANGE  5:5
#define csr_DtsmFltCur_BITS   0:0
#define csr_DtsmFltCur_MSB  5
#define csr_DtsmFltCur_LSB  5
#define csr_DtsmFltCur_MASK 0x20
#define csr_DtsmFltNxt_RANGE  6:6
#define csr_DtsmFltNxt_BITS   0:0
#define csr_DtsmFltNxt_MSB  6
#define csr_DtsmFltNxt_LSB  6
#define csr_DtsmFltNxt_MASK 0x40
#define csr_DtsmFltVal_RANGE  9:7
#define csr_DtsmFltVal_BITS   2:0
#define csr_DtsmFltVal_MSB  9
#define csr_DtsmFltVal_LSB  7
#define csr_DtsmFltVal_MASK 0x380
#define csr_DtsmMskBit_RANGE  13:10
#define csr_DtsmMskBit_BITS   3:0
#define csr_DtsmMskBit_MSB  13
#define csr_DtsmMskBit_LSB  10
#define csr_DtsmMskBit_MASK 0x3c00
#define csr_DtsmFltSchm_RANGE  14:14
#define csr_DtsmFltSchm_BITS   0:0
#define csr_DtsmFltSchm_MSB  14
#define csr_DtsmFltSchm_LSB  14
#define csr_DtsmFltSchm_MASK 0x4000
#define csr_SequenceReg0b45s2_RANGE  8:0
#define csr_SequenceReg0b45s2_BITS   8:0
#define csr_SequenceReg0b45s2_MSB  8
#define csr_SequenceReg0b45s2_LSB  0
#define csr_SequenceReg0b45s2_MASK 0x1ff
#define csr_SequenceReg0b131s0_RANGE  15:0
#define csr_SequenceReg0b131s0_BITS   15:0
#define csr_SequenceReg0b131s0_MSB  15
#define csr_SequenceReg0b131s0_LSB  0
#define csr_SequenceReg0b131s0_MASK 0xffff
#define csr_VrefInGlobal_RANGE  14:0
#define csr_VrefInGlobal_BITS   14:0
#define csr_VrefInGlobal_MSB  14
#define csr_VrefInGlobal_LSB  0
#define csr_VrefInGlobal_MASK 0x7fff
#define csr_GlobalVrefInSel_RANGE  2:0
#define csr_GlobalVrefInSel_BITS   2:0
#define csr_GlobalVrefInSel_MSB  2
#define csr_GlobalVrefInSel_LSB  0
#define csr_GlobalVrefInSel_MASK 0x7
#define csr_GlobalVrefInDAC_RANGE  9:3
#define csr_GlobalVrefInDAC_BITS   6:0
#define csr_GlobalVrefInDAC_MSB  9
#define csr_GlobalVrefInDAC_LSB  3
#define csr_GlobalVrefInDAC_MASK 0x3f8
#define csr_GlobalVrefInTrim_RANGE  13:10
#define csr_GlobalVrefInTrim_BITS   3:0
#define csr_GlobalVrefInTrim_MSB  13
#define csr_GlobalVrefInTrim_LSB  10
#define csr_GlobalVrefInTrim_MASK 0x3c00
#define csr_GlobalVrefInMode_RANGE  14:14
#define csr_GlobalVrefInMode_BITS   0:0
#define csr_GlobalVrefInMode_MSB  14
#define csr_GlobalVrefInMode_LSB  14
#define csr_GlobalVrefInMode_MASK 0x4000
#define csr_Ppgc2GenPrbsByte2_RANGE  15:0
#define csr_Ppgc2GenPrbsByte2_BITS   15:0
#define csr_Ppgc2GenPrbsByte2_MSB  15
#define csr_Ppgc2GenPrbsByte2_LSB  0
#define csr_Ppgc2GenPrbsByte2_MASK 0xffff
#define csr_Tsm1_RANGE  15:0
#define csr_Tsm1_BITS   15:0
#define csr_Tsm1_MSB  15
#define csr_Tsm1_LSB  0
#define csr_Tsm1_MASK 0xffff
#define csr_DtsmErrCnt_RANGE  15:0
#define csr_DtsmErrCnt_BITS   15:0
#define csr_DtsmErrCnt_MSB  15
#define csr_DtsmErrCnt_LSB  0
#define csr_DtsmErrCnt_MASK 0xffff
#define csr_SequenceReg0b46s0_RANGE  15:0
#define csr_SequenceReg0b46s0_BITS   15:0
#define csr_SequenceReg0b46s0_MSB  15
#define csr_SequenceReg0b46s0_LSB  0
#define csr_SequenceReg0b46s0_MASK 0xffff
#define csr_SequenceReg0b131s1_RANGE  15:0
#define csr_SequenceReg0b131s1_BITS   15:0
#define csr_SequenceReg0b131s1_MSB  15
#define csr_SequenceReg0b131s1_LSB  0
#define csr_SequenceReg0b131s1_MASK 0xffff
#define csr_Ppgc2GenPrbsByte3_RANGE  15:0
#define csr_Ppgc2GenPrbsByte3_BITS   15:0
#define csr_Ppgc2GenPrbsByte3_MSB  15
#define csr_Ppgc2GenPrbsByte3_LSB  0
#define csr_Ppgc2GenPrbsByte3_MASK 0xffff
#define csr_Tsm2_RANGE  0:0
#define csr_Tsm2_BITS   0:0
#define csr_Tsm2_MSB  0
#define csr_Tsm2_LSB  0
#define csr_Tsm2_MASK 0x1
#define csr_DtsmDisErrChk_RANGE  0:0
#define csr_DtsmDisErrChk_BITS   0:0
#define csr_DtsmDisErrChk_MSB  0
#define csr_DtsmDisErrChk_LSB  0
#define csr_DtsmDisErrChk_MASK 0x1
#define csr_SequenceReg0b46s1_RANGE  15:0
#define csr_SequenceReg0b46s1_BITS   15:0
#define csr_SequenceReg0b46s1_MSB  15
#define csr_SequenceReg0b46s1_LSB  0
#define csr_SequenceReg0b46s1_MASK 0xffff
#define csr_SequenceReg0b131s2_RANGE  8:0
#define csr_SequenceReg0b131s2_BITS   8:0
#define csr_SequenceReg0b131s2_MSB  8
#define csr_SequenceReg0b131s2_LSB  0
#define csr_SequenceReg0b131s2_MASK 0x1ff
#define csr_DfiWrDataCsDestMap_RANGE  7:0
#define csr_DfiWrDataCsDestMap_BITS   7:0
#define csr_DfiWrDataCsDestMap_MSB  7
#define csr_DfiWrDataCsDestMap_LSB  0
#define csr_DfiWrDataCsDestMap_MASK 0xff
#define csr_DfiWrDestm0_RANGE  1:0
#define csr_DfiWrDestm0_BITS   1:0
#define csr_DfiWrDestm0_MSB  1
#define csr_DfiWrDestm0_LSB  0
#define csr_DfiWrDestm0_MASK 0x3
#define csr_DfiWrDestm1_RANGE  3:2
#define csr_DfiWrDestm1_BITS   1:0
#define csr_DfiWrDestm1_MSB  3
#define csr_DfiWrDestm1_LSB  2
#define csr_DfiWrDestm1_MASK 0xc
#define csr_DfiWrDestm2_RANGE  5:4
#define csr_DfiWrDestm2_BITS   1:0
#define csr_DfiWrDestm2_MSB  5
#define csr_DfiWrDestm2_LSB  4
#define csr_DfiWrDestm2_MASK 0x30
#define csr_DfiWrDestm3_RANGE  7:6
#define csr_DfiWrDestm3_BITS   1:0
#define csr_DfiWrDestm3_MSB  7
#define csr_DfiWrDestm3_LSB  6
#define csr_DfiWrDestm3_MASK 0xc0
#define csr_Ppgc2GenPrbsByte4_RANGE  15:0
#define csr_Ppgc2GenPrbsByte4_BITS   15:0
#define csr_Ppgc2GenPrbsByte4_MSB  15
#define csr_Ppgc2GenPrbsByte4_LSB  0
#define csr_Ppgc2GenPrbsByte4_MASK 0xffff
#define csr_Tsm3_RANGE  9:0
#define csr_Tsm3_BITS   9:0
#define csr_Tsm3_MSB  9
#define csr_Tsm3_LSB  0
#define csr_Tsm3_MASK 0x3ff
#define csr_DtsmClrErrCntMsk_RANGE  8:0
#define csr_DtsmClrErrCntMsk_BITS   8:0
#define csr_DtsmClrErrCntMsk_MSB  8
#define csr_DtsmClrErrCntMsk_LSB  0
#define csr_DtsmClrErrCntMsk_MASK 0x1ff
#define csr_DtsmClrErrCnt_RANGE  9:9
#define csr_DtsmClrErrCnt_BITS   0:0
#define csr_DtsmClrErrCnt_MSB  9
#define csr_DtsmClrErrCnt_LSB  9
#define csr_DtsmClrErrCnt_MASK 0x200
#define csr_SequenceReg0b46s2_RANGE  8:0
#define csr_SequenceReg0b46s2_BITS   8:0
#define csr_SequenceReg0b46s2_MSB  8
#define csr_SequenceReg0b46s2_LSB  0
#define csr_SequenceReg0b46s2_MASK 0x1ff
#define csr_SequenceReg0b132s0_RANGE  15:0
#define csr_SequenceReg0b132s0_BITS   15:0
#define csr_SequenceReg0b132s0_MSB  15
#define csr_SequenceReg0b132s0_LSB  0
#define csr_SequenceReg0b132s0_MASK 0xffff
#define csr_MasUpdGoodCtr_RANGE  15:0
#define csr_MasUpdGoodCtr_BITS   15:0
#define csr_MasUpdGoodCtr_MSB  15
#define csr_MasUpdGoodCtr_LSB  0
#define csr_MasUpdGoodCtr_MASK 0xffff
#define csr_Ppgc2GenPrbsByte5_RANGE  15:0
#define csr_Ppgc2GenPrbsByte5_BITS   15:0
#define csr_Ppgc2GenPrbsByte5_MSB  15
#define csr_Ppgc2GenPrbsByte5_LSB  0
#define csr_Ppgc2GenPrbsByte5_MASK 0xffff
#define csr_TxChkDataSelects_RANGE  1:0
#define csr_TxChkDataSelects_BITS   1:0
#define csr_TxChkDataSelects_MSB  1
#define csr_TxChkDataSelects_LSB  0
#define csr_TxChkDataSelects_MASK 0x3
#define csr_SelChktoTx_RANGE  0:0
#define csr_SelChktoTx_BITS   0:0
#define csr_SelChktoTx_MSB  0
#define csr_SelChktoTx_LSB  0
#define csr_SelChktoTx_MASK 0x1
#define csr_SelTxtoChk_RANGE  1:1
#define csr_SelTxtoChk_BITS   0:0
#define csr_SelTxtoChk_MSB  1
#define csr_SelTxtoChk_LSB  1
#define csr_SelTxtoChk_MASK 0x2
#define csr_SequenceReg0b47s0_RANGE  15:0
#define csr_SequenceReg0b47s0_BITS   15:0
#define csr_SequenceReg0b47s0_MSB  15
#define csr_SequenceReg0b47s0_LSB  0
#define csr_SequenceReg0b47s0_MASK 0xffff
#define csr_SequenceReg0b132s1_RANGE  15:0
#define csr_SequenceReg0b132s1_BITS   15:0
#define csr_SequenceReg0b132s1_MSB  15
#define csr_SequenceReg0b132s1_LSB  0
#define csr_SequenceReg0b132s1_MASK 0xffff
#define csr_PhyUpd0GoodCtr_RANGE  15:0
#define csr_PhyUpd0GoodCtr_BITS   15:0
#define csr_PhyUpd0GoodCtr_MSB  15
#define csr_PhyUpd0GoodCtr_LSB  0
#define csr_PhyUpd0GoodCtr_MASK 0xffff
#define csr_Ppgc2GenPrbsByte6_RANGE  15:0
#define csr_Ppgc2GenPrbsByte6_BITS   15:0
#define csr_Ppgc2GenPrbsByte6_MSB  15
#define csr_Ppgc2GenPrbsByte6_LSB  0
#define csr_Ppgc2GenPrbsByte6_MASK 0xffff
#define csr_DtsmUpThldXingInd_RANGE  8:0
#define csr_DtsmUpThldXingInd_BITS   8:0
#define csr_DtsmUpThldXingInd_MSB  8
#define csr_DtsmUpThldXingInd_LSB  0
#define csr_DtsmUpThldXingInd_MASK 0x1ff
#define csr_SequenceReg0b47s1_RANGE  15:0
#define csr_SequenceReg0b47s1_BITS   15:0
#define csr_SequenceReg0b47s1_MSB  15
#define csr_SequenceReg0b47s1_LSB  0
#define csr_SequenceReg0b47s1_MASK 0xffff
#define csr_SequenceReg0b132s2_RANGE  8:0
#define csr_SequenceReg0b132s2_BITS   8:0
#define csr_SequenceReg0b132s2_MSB  8
#define csr_SequenceReg0b132s2_LSB  0
#define csr_SequenceReg0b132s2_MASK 0x1ff
#define csr_PhyUpd1GoodCtr_RANGE  15:0
#define csr_PhyUpd1GoodCtr_BITS   15:0
#define csr_PhyUpd1GoodCtr_MSB  15
#define csr_PhyUpd1GoodCtr_LSB  0
#define csr_PhyUpd1GoodCtr_MASK 0xffff
#define csr_Ppgc2GenPrbsByte7_RANGE  15:0
#define csr_Ppgc2GenPrbsByte7_BITS   15:0
#define csr_Ppgc2GenPrbsByte7_MSB  15
#define csr_Ppgc2GenPrbsByte7_LSB  0
#define csr_Ppgc2GenPrbsByte7_MASK 0xffff
#define csr_DtsmLoThldXingInd_RANGE  8:0
#define csr_DtsmLoThldXingInd_BITS   8:0
#define csr_DtsmLoThldXingInd_MSB  8
#define csr_DtsmLoThldXingInd_LSB  0
#define csr_DtsmLoThldXingInd_MASK 0x1ff
#define csr_SequenceReg0b47s2_RANGE  8:0
#define csr_SequenceReg0b47s2_BITS   8:0
#define csr_SequenceReg0b47s2_MSB  8
#define csr_SequenceReg0b47s2_LSB  0
#define csr_SequenceReg0b47s2_MASK 0x1ff
#define csr_SequenceReg0b133s0_RANGE  15:0
#define csr_SequenceReg0b133s0_BITS   15:0
#define csr_SequenceReg0b133s0_MSB  15
#define csr_SequenceReg0b133s0_LSB  0
#define csr_SequenceReg0b133s0_MASK 0xffff
#define csr_CtlUpd0GoodCtr_RANGE  15:0
#define csr_CtlUpd0GoodCtr_BITS   15:0
#define csr_CtlUpd0GoodCtr_MSB  15
#define csr_CtlUpd0GoodCtr_LSB  0
#define csr_CtlUpd0GoodCtr_MASK 0xffff
#define csr_Ppgc2GenPrbsByte8_RANGE  15:0
#define csr_Ppgc2GenPrbsByte8_BITS   15:0
#define csr_Ppgc2GenPrbsByte8_MSB  15
#define csr_Ppgc2GenPrbsByte8_LSB  0
#define csr_Ppgc2GenPrbsByte8_MASK 0xffff
#define csr_DbyteAllDtsmCtrl0_RANGE  8:0
#define csr_DbyteAllDtsmCtrl0_BITS   8:0
#define csr_DbyteAllDtsmCtrl0_MSB  8
#define csr_DbyteAllDtsmCtrl0_LSB  0
#define csr_DbyteAllDtsmCtrl0_MASK 0x1ff
#define csr_DtsmInhibDtsm_RANGE  8:0
#define csr_DtsmInhibDtsm_BITS   8:0
#define csr_DtsmInhibDtsm_MSB  8
#define csr_DtsmInhibDtsm_LSB  0
#define csr_DtsmInhibDtsm_MASK 0x1ff
#define csr_SequenceReg0b48s0_RANGE  15:0
#define csr_SequenceReg0b48s0_BITS   15:0
#define csr_SequenceReg0b48s0_MSB  15
#define csr_SequenceReg0b48s0_LSB  0
#define csr_SequenceReg0b48s0_MASK 0xffff
#define csr_SequenceReg0b133s1_RANGE  15:0
#define csr_SequenceReg0b133s1_BITS   15:0
#define csr_SequenceReg0b133s1_MSB  15
#define csr_SequenceReg0b133s1_LSB  0
#define csr_SequenceReg0b133s1_MASK 0xffff
#define csr_CtlUpd1GoodCtr_RANGE  15:0
#define csr_CtlUpd1GoodCtr_BITS   15:0
#define csr_CtlUpd1GoodCtr_MSB  15
#define csr_CtlUpd1GoodCtr_LSB  0
#define csr_CtlUpd1GoodCtr_MASK 0xffff
#define csr_Ppgc2GenPrbsByte9_RANGE  15:0
#define csr_Ppgc2GenPrbsByte9_BITS   15:0
#define csr_Ppgc2GenPrbsByte9_MSB  15
#define csr_Ppgc2GenPrbsByte9_LSB  0
#define csr_Ppgc2GenPrbsByte9_MASK 0xffff
#define csr_DbyteAllDtsmCtrl1_RANGE  8:0
#define csr_DbyteAllDtsmCtrl1_BITS   8:0
#define csr_DbyteAllDtsmCtrl1_MSB  8
#define csr_DbyteAllDtsmCtrl1_LSB  0
#define csr_DbyteAllDtsmCtrl1_MASK 0x1ff
#define csr_DtsmGateInc_RANGE  8:0
#define csr_DtsmGateInc_BITS   8:0
#define csr_DtsmGateInc_MSB  8
#define csr_DtsmGateInc_LSB  0
#define csr_DtsmGateInc_MASK 0x1ff
#define csr_SequenceReg0b48s1_RANGE  15:0
#define csr_SequenceReg0b48s1_BITS   15:0
#define csr_SequenceReg0b48s1_MSB  15
#define csr_SequenceReg0b48s1_LSB  0
#define csr_SequenceReg0b48s1_MASK 0xffff
#define csr_SequenceReg0b133s2_RANGE  8:0
#define csr_SequenceReg0b133s2_BITS   8:0
#define csr_SequenceReg0b133s2_MSB  8
#define csr_SequenceReg0b133s2_LSB  0
#define csr_SequenceReg0b133s2_MASK 0x1ff
#define csr_MasUpdFailCtr_RANGE  15:0
#define csr_MasUpdFailCtr_BITS   15:0
#define csr_MasUpdFailCtr_MSB  15
#define csr_MasUpdFailCtr_LSB  0
#define csr_MasUpdFailCtr_MASK 0xffff
#define csr_Ppgc2GenPrbsByte10_RANGE  15:0
#define csr_Ppgc2GenPrbsByte10_BITS   15:0
#define csr_Ppgc2GenPrbsByte10_MSB  15
#define csr_Ppgc2GenPrbsByte10_LSB  0
#define csr_Ppgc2GenPrbsByte10_MASK 0xffff
#define csr_DbyteAllDtsmCtrl2_RANGE  8:0
#define csr_DbyteAllDtsmCtrl2_BITS   8:0
#define csr_DbyteAllDtsmCtrl2_MSB  8
#define csr_DbyteAllDtsmCtrl2_LSB  0
#define csr_DbyteAllDtsmCtrl2_MASK 0x1ff
#define csr_DtsmGateDec_RANGE  8:0
#define csr_DtsmGateDec_BITS   8:0
#define csr_DtsmGateDec_MSB  8
#define csr_DtsmGateDec_LSB  0
#define csr_DtsmGateDec_MASK 0x1ff
#define csr_SequenceReg0b48s2_RANGE  8:0
#define csr_SequenceReg0b48s2_BITS   8:0
#define csr_SequenceReg0b48s2_MSB  8
#define csr_SequenceReg0b48s2_LSB  0
#define csr_SequenceReg0b48s2_MASK 0x1ff
#define csr_SequenceReg0b134s0_RANGE  15:0
#define csr_SequenceReg0b134s0_BITS   15:0
#define csr_SequenceReg0b134s0_MSB  15
#define csr_SequenceReg0b134s0_LSB  0
#define csr_SequenceReg0b134s0_MASK 0xffff
#define csr_PhyUpd0FailCtr_RANGE  15:0
#define csr_PhyUpd0FailCtr_BITS   15:0
#define csr_PhyUpd0FailCtr_MSB  15
#define csr_PhyUpd0FailCtr_LSB  0
#define csr_PhyUpd0FailCtr_MASK 0xffff
#define csr_Ppgc2GenPrbsByte11_RANGE  15:0
#define csr_Ppgc2GenPrbsByte11_BITS   15:0
#define csr_Ppgc2GenPrbsByte11_MSB  15
#define csr_Ppgc2GenPrbsByte11_LSB  0
#define csr_Ppgc2GenPrbsByte11_MASK 0xffff
#define csr_SequenceReg0b49s0_RANGE  15:0
#define csr_SequenceReg0b49s0_BITS   15:0
#define csr_SequenceReg0b49s0_MSB  15
#define csr_SequenceReg0b49s0_LSB  0
#define csr_SequenceReg0b49s0_MASK 0xffff
#define csr_SequenceReg0b134s1_RANGE  15:0
#define csr_SequenceReg0b134s1_BITS   15:0
#define csr_SequenceReg0b134s1_MSB  15
#define csr_SequenceReg0b134s1_LSB  0
#define csr_SequenceReg0b134s1_MASK 0xffff
#define csr_PhyUpd1FailCtr_RANGE  15:0
#define csr_PhyUpd1FailCtr_BITS   15:0
#define csr_PhyUpd1FailCtr_MSB  15
#define csr_PhyUpd1FailCtr_LSB  0
#define csr_PhyUpd1FailCtr_MASK 0xffff
#define csr_Ppgc2GenPrbsByte12_RANGE  15:0
#define csr_Ppgc2GenPrbsByte12_BITS   15:0
#define csr_Ppgc2GenPrbsByte12_MSB  15
#define csr_Ppgc2GenPrbsByte12_LSB  0
#define csr_Ppgc2GenPrbsByte12_MASK 0xffff
#define csr_SequenceReg0b49s1_RANGE  15:0
#define csr_SequenceReg0b49s1_BITS   15:0
#define csr_SequenceReg0b49s1_MSB  15
#define csr_SequenceReg0b49s1_LSB  0
#define csr_SequenceReg0b49s1_MASK 0xffff
#define csr_SequenceReg0b134s2_RANGE  8:0
#define csr_SequenceReg0b134s2_BITS   8:0
#define csr_SequenceReg0b134s2_MSB  8
#define csr_SequenceReg0b134s2_LSB  0
#define csr_SequenceReg0b134s2_MASK 0x1ff
#define csr_PhyPerfCtrEnable_RANGE  7:0
#define csr_PhyPerfCtrEnable_BITS   7:0
#define csr_PhyPerfCtrEnable_MSB  7
#define csr_PhyPerfCtrEnable_LSB  0
#define csr_PhyPerfCtrEnable_MASK 0xff
#define csr_MasUpdGoodCtl_RANGE  0:0
#define csr_MasUpdGoodCtl_BITS   0:0
#define csr_MasUpdGoodCtl_MSB  0
#define csr_MasUpdGoodCtl_LSB  0
#define csr_MasUpdGoodCtl_MASK 0x1
#define csr_PhyUpd0GoodCtl_RANGE  1:1
#define csr_PhyUpd0GoodCtl_BITS   0:0
#define csr_PhyUpd0GoodCtl_MSB  1
#define csr_PhyUpd0GoodCtl_LSB  1
#define csr_PhyUpd0GoodCtl_MASK 0x2
#define csr_PhyUpd1GoodCtl_RANGE  2:2
#define csr_PhyUpd1GoodCtl_BITS   0:0
#define csr_PhyUpd1GoodCtl_MSB  2
#define csr_PhyUpd1GoodCtl_LSB  2
#define csr_PhyUpd1GoodCtl_MASK 0x4
#define csr_CtlUpd0GoodCtl_RANGE  3:3
#define csr_CtlUpd0GoodCtl_BITS   0:0
#define csr_CtlUpd0GoodCtl_MSB  3
#define csr_CtlUpd0GoodCtl_LSB  3
#define csr_CtlUpd0GoodCtl_MASK 0x8
#define csr_CtlUpd1GoodCtl_RANGE  4:4
#define csr_CtlUpd1GoodCtl_BITS   0:0
#define csr_CtlUpd1GoodCtl_MSB  4
#define csr_CtlUpd1GoodCtl_LSB  4
#define csr_CtlUpd1GoodCtl_MASK 0x10
#define csr_MasUpdFailCtl_RANGE  5:5
#define csr_MasUpdFailCtl_BITS   0:0
#define csr_MasUpdFailCtl_MSB  5
#define csr_MasUpdFailCtl_LSB  5
#define csr_MasUpdFailCtl_MASK 0x20
#define csr_PhyUpd0FailCtl_RANGE  6:6
#define csr_PhyUpd0FailCtl_BITS   0:0
#define csr_PhyUpd0FailCtl_MSB  6
#define csr_PhyUpd0FailCtl_LSB  6
#define csr_PhyUpd0FailCtl_MASK 0x40
#define csr_PhyUpd1FailCtl_RANGE  7:7
#define csr_PhyUpd1FailCtl_BITS   0:0
#define csr_PhyUpd1FailCtl_MSB  7
#define csr_PhyUpd1FailCtl_LSB  7
#define csr_PhyUpd1FailCtl_MASK 0x80
#define csr_Ppgc2GenPrbsByte13_RANGE  15:0
#define csr_Ppgc2GenPrbsByte13_BITS   15:0
#define csr_Ppgc2GenPrbsByte13_MSB  15
#define csr_Ppgc2GenPrbsByte13_LSB  0
#define csr_Ppgc2GenPrbsByte13_MASK 0xffff
#define csr_SequenceReg0b49s2_RANGE  8:0
#define csr_SequenceReg0b49s2_BITS   8:0
#define csr_SequenceReg0b49s2_MSB  8
#define csr_SequenceReg0b49s2_LSB  0
#define csr_SequenceReg0b49s2_MASK 0x1ff
#define csr_SequenceReg0b135s0_RANGE  15:0
#define csr_SequenceReg0b135s0_BITS   15:0
#define csr_SequenceReg0b135s0_MSB  15
#define csr_SequenceReg0b135s0_LSB  0
#define csr_SequenceReg0b135s0_MASK 0xffff
#define csr_Ppgc2GenPrbsByte14_RANGE  15:0
#define csr_Ppgc2GenPrbsByte14_BITS   15:0
#define csr_Ppgc2GenPrbsByte14_MSB  15
#define csr_Ppgc2GenPrbsByte14_LSB  0
#define csr_Ppgc2GenPrbsByte14_MASK 0xffff
#define csr_SequenceReg0b50s0_RANGE  15:0
#define csr_SequenceReg0b50s0_BITS   15:0
#define csr_SequenceReg0b50s0_MSB  15
#define csr_SequenceReg0b50s0_LSB  0
#define csr_SequenceReg0b50s0_MASK 0xffff
#define csr_SequenceReg0b135s1_RANGE  15:0
#define csr_SequenceReg0b135s1_BITS   15:0
#define csr_SequenceReg0b135s1_MSB  15
#define csr_SequenceReg0b135s1_LSB  0
#define csr_SequenceReg0b135s1_MASK 0xffff
#define csr_SelDbCurDlyTmngInfo_RANGE  7:0
#define csr_SelDbCurDlyTmngInfo_BITS   7:0
#define csr_SelDbCurDlyTmngInfo_MSB  7
#define csr_SelDbCurDlyTmngInfo_LSB  0
#define csr_SelDbCurDlyTmngInfo_MASK 0xff
#define csr_SelDbCDTI_RANGE  5:0
#define csr_SelDbCDTI_BITS   5:0
#define csr_SelDbCDTI_MSB  5
#define csr_SelDbCDTI_LSB  0
#define csr_SelDbCDTI_MASK 0x3f
#define csr_FreezeSelDbCDTI_RANGE  6:6
#define csr_FreezeSelDbCDTI_BITS   0:0
#define csr_FreezeSelDbCDTI_MSB  6
#define csr_FreezeSelDbCDTI_LSB  6
#define csr_FreezeSelDbCDTI_MASK 0x40
#define csr_FreezeAllDbCDTI_RANGE  7:7
#define csr_FreezeAllDbCDTI_BITS   0:0
#define csr_FreezeAllDbCDTI_MSB  7
#define csr_FreezeAllDbCDTI_LSB  7
#define csr_FreezeAllDbCDTI_MASK 0x80
#define csr_Ppgc2GenPrbsByte15_RANGE  15:0
#define csr_Ppgc2GenPrbsByte15_BITS   15:0
#define csr_Ppgc2GenPrbsByte15_MSB  15
#define csr_Ppgc2GenPrbsByte15_LSB  0
#define csr_Ppgc2GenPrbsByte15_MASK 0xffff
#define csr_TxDqDlyTg0_RANGE  8:0
#define csr_TxDqDlyTg0_BITS   8:0
#define csr_TxDqDlyTg0_MSB  8
#define csr_TxDqDlyTg0_LSB  0
#define csr_TxDqDlyTg0_MASK 0x1ff
#define csr_SequenceReg0b50s1_RANGE  15:0
#define csr_SequenceReg0b50s1_BITS   15:0
#define csr_SequenceReg0b50s1_MSB  15
#define csr_SequenceReg0b50s1_LSB  0
#define csr_SequenceReg0b50s1_MASK 0xffff
#define csr_SequenceReg0b135s2_RANGE  8:0
#define csr_SequenceReg0b135s2_BITS   8:0
#define csr_SequenceReg0b135s2_MSB  8
#define csr_SequenceReg0b135s2_LSB  0
#define csr_SequenceReg0b135s2_MASK 0x1ff
#define csr_AcsmCtrl23_RANGE  12:0
#define csr_AcsmCtrl23_BITS   12:0
#define csr_AcsmCtrl23_MSB  12
#define csr_AcsmCtrl23_LSB  0
#define csr_AcsmCtrl23_MASK 0x1fff
#define csr_AcsmCsMask_RANGE  7:0
#define csr_AcsmCsMask_BITS   7:0
#define csr_AcsmCsMask_MSB  7
#define csr_AcsmCsMask_LSB  0
#define csr_AcsmCsMask_MASK 0xff
#define csr_AcsmCsMode_RANGE  8:8
#define csr_AcsmCsMode_BITS   0:0
#define csr_AcsmCsMode_MSB  8
#define csr_AcsmCsMode_LSB  8
#define csr_AcsmCsMode_MASK 0x100
#define csr_AcsmParMask_RANGE  12:9
#define csr_AcsmParMask_BITS   3:0
#define csr_AcsmParMask_MSB  12
#define csr_AcsmParMask_LSB  9
#define csr_AcsmParMask_MASK 0x1e00
#define csr_GenData0_RANGE  15:0
#define csr_GenData0_BITS   15:0
#define csr_GenData0_MSB  15
#define csr_GenData0_LSB  0
#define csr_GenData0_MASK 0xffff
#define csr_AnibRcvPerfCtr0C1_RANGE  15:0
#define csr_AnibRcvPerfCtr0C1_BITS   15:0
#define csr_AnibRcvPerfCtr0C1_MSB  15
#define csr_AnibRcvPerfCtr0C1_LSB  0
#define csr_AnibRcvPerfCtr0C1_MASK 0xffff
#define csr_TxDqDlyTg1_RANGE  8:0
#define csr_TxDqDlyTg1_BITS   8:0
#define csr_TxDqDlyTg1_MSB  8
#define csr_TxDqDlyTg1_LSB  0
#define csr_TxDqDlyTg1_MASK 0x1ff
#define csr_SequenceReg0b50s2_RANGE  8:0
#define csr_SequenceReg0b50s2_BITS   8:0
#define csr_SequenceReg0b50s2_MSB  8
#define csr_SequenceReg0b50s2_LSB  0
#define csr_SequenceReg0b50s2_MASK 0x1ff
#define csr_SequenceReg0b136s0_RANGE  15:0
#define csr_SequenceReg0b136s0_BITS   15:0
#define csr_SequenceReg0b136s0_MSB  15
#define csr_SequenceReg0b136s0_LSB  0
#define csr_SequenceReg0b136s0_MASK 0xffff
#define csr_GenData1_RANGE  15:0
#define csr_GenData1_BITS   15:0
#define csr_GenData1_MSB  15
#define csr_GenData1_LSB  0
#define csr_GenData1_MASK 0xffff
#define csr_AnibRcvPerfCtr0C2_RANGE  15:0
#define csr_AnibRcvPerfCtr0C2_BITS   15:0
#define csr_AnibRcvPerfCtr0C2_MSB  15
#define csr_AnibRcvPerfCtr0C2_LSB  0
#define csr_AnibRcvPerfCtr0C2_MASK 0xffff
#define csr_TxDqDlyTg2_RANGE  8:0
#define csr_TxDqDlyTg2_BITS   8:0
#define csr_TxDqDlyTg2_MSB  8
#define csr_TxDqDlyTg2_LSB  0
#define csr_TxDqDlyTg2_MASK 0x1ff
#define csr_SequenceReg0b51s0_RANGE  15:0
#define csr_SequenceReg0b51s0_BITS   15:0
#define csr_SequenceReg0b51s0_MSB  15
#define csr_SequenceReg0b51s0_LSB  0
#define csr_SequenceReg0b51s0_MASK 0xffff
#define csr_SequenceReg0b136s1_RANGE  15:0
#define csr_SequenceReg0b136s1_BITS   15:0
#define csr_SequenceReg0b136s1_MSB  15
#define csr_SequenceReg0b136s1_LSB  0
#define csr_SequenceReg0b136s1_MASK 0xffff
#define csr_AcsmCkeVal_RANGE  3:0
#define csr_AcsmCkeVal_BITS   3:0
#define csr_AcsmCkeVal_MSB  3
#define csr_AcsmCkeVal_LSB  0
#define csr_AcsmCkeVal_MASK 0xf
#define csr_GenData2_RANGE  15:0
#define csr_GenData2_BITS   15:0
#define csr_GenData2_MSB  15
#define csr_GenData2_LSB  0
#define csr_GenData2_MASK 0xffff
#define csr_AnibRcvPerfCtr0C3_RANGE  15:0
#define csr_AnibRcvPerfCtr0C3_BITS   15:0
#define csr_AnibRcvPerfCtr0C3_MSB  15
#define csr_AnibRcvPerfCtr0C3_LSB  0
#define csr_AnibRcvPerfCtr0C3_MASK 0xffff
#define csr_TxDqDlyTg3_RANGE  8:0
#define csr_TxDqDlyTg3_BITS   8:0
#define csr_TxDqDlyTg3_MSB  8
#define csr_TxDqDlyTg3_LSB  0
#define csr_TxDqDlyTg3_MASK 0x1ff
#define csr_SequenceReg0b51s1_RANGE  15:0
#define csr_SequenceReg0b51s1_BITS   15:0
#define csr_SequenceReg0b51s1_MSB  15
#define csr_SequenceReg0b51s1_LSB  0
#define csr_SequenceReg0b51s1_MASK 0xffff
#define csr_SequenceReg0b136s2_RANGE  8:0
#define csr_SequenceReg0b136s2_BITS   8:0
#define csr_SequenceReg0b136s2_MSB  8
#define csr_SequenceReg0b136s2_LSB  0
#define csr_SequenceReg0b136s2_MASK 0x1ff
#define csr_PllPwrDn_RANGE  0:0
#define csr_PllPwrDn_BITS   0:0
#define csr_PllPwrDn_MSB  0
#define csr_PllPwrDn_LSB  0
#define csr_PllPwrDn_MASK 0x1
#define csr_GenData3_RANGE  15:0
#define csr_GenData3_BITS   15:0
#define csr_GenData3_MSB  15
#define csr_GenData3_LSB  0
#define csr_GenData3_MASK 0xffff
#define csr_AnibRcvPerfCtr0C4_RANGE  15:0
#define csr_AnibRcvPerfCtr0C4_BITS   15:0
#define csr_AnibRcvPerfCtr0C4_MSB  15
#define csr_AnibRcvPerfCtr0C4_LSB  0
#define csr_AnibRcvPerfCtr0C4_MASK 0xffff
#define csr_SequenceReg0b51s2_RANGE  8:0
#define csr_SequenceReg0b51s2_BITS   8:0
#define csr_SequenceReg0b51s2_MSB  8
#define csr_SequenceReg0b51s2_LSB  0
#define csr_SequenceReg0b51s2_MASK 0x1ff
#define csr_SequenceReg0b137s0_RANGE  15:0
#define csr_SequenceReg0b137s0_BITS   15:0
#define csr_SequenceReg0b137s0_MSB  15
#define csr_SequenceReg0b137s0_LSB  0
#define csr_SequenceReg0b137s0_MASK 0xffff
#define csr_ChkData0_RANGE  15:0
#define csr_ChkData0_BITS   15:0
#define csr_ChkData0_MSB  15
#define csr_ChkData0_LSB  0
#define csr_ChkData0_MASK 0xffff
#define csr_AnibRcvPerfCtr0CE_RANGE  15:0
#define csr_AnibRcvPerfCtr0CE_BITS   15:0
#define csr_AnibRcvPerfCtr0CE_MSB  15
#define csr_AnibRcvPerfCtr0CE_LSB  0
#define csr_AnibRcvPerfCtr0CE_MASK 0xffff
#define csr_SequenceReg0b52s0_RANGE  15:0
#define csr_SequenceReg0b52s0_BITS   15:0
#define csr_SequenceReg0b52s0_MSB  15
#define csr_SequenceReg0b52s0_LSB  0
#define csr_SequenceReg0b52s0_MASK 0xffff
#define csr_SequenceReg0b137s1_RANGE  15:0
#define csr_SequenceReg0b137s1_BITS   15:0
#define csr_SequenceReg0b137s1_MSB  15
#define csr_SequenceReg0b137s1_LSB  0
#define csr_SequenceReg0b137s1_MASK 0xffff
#define csr_PllCtrl2_RANGE  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (4:0) : (5:0))) : (5:0))) : (5:0))) : (5:0))) : (5:0))
#define csr_PllCtrl2_BITS   ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (4:0) : (5:0))) : (5:0))) : (5:0))) : (5:0))) : (5:0))
#define csr_PllCtrl2_MSB  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (4) : (5))) : (5))) : (5))) : (5))) : (5))
#define csr_PllCtrl2_LSB  0
#define csr_PllCtrl2_MASK ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (0x1f) : (0x3f))) : (0x3f))) : (0x3f))) : (0x3f))) : (0x3f))
#define csr_PllFreqSel_RANGE  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (4:0) : (5:0))) : (5:0))) : (5:0))) : (5:0))) : (5:0))
#define csr_PllFreqSel_BITS   ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (4:0) : (5:0))) : (5:0))) : (5:0))) : (5:0))) : (5:0))
#define csr_PllFreqSel_MSB  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (4) : (5))) : (5))) : (5))) : (5))) : (5))
#define csr_PllFreqSel_LSB  0
#define csr_PllFreqSel_MASK ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (0x1f) : (0x3f))) : (0x3f))) : (0x3f))) : (0x3f))) : (0x3f))
#define csr_ChkData1_RANGE  15:0
#define csr_ChkData1_BITS   15:0
#define csr_ChkData1_MSB  15
#define csr_ChkData1_LSB  0
#define csr_ChkData1_MASK 0xffff
#define csr_AnibRcvPerfCtrEn0_RANGE  4:0
#define csr_AnibRcvPerfCtrEn0_BITS   4:0
#define csr_AnibRcvPerfCtrEn0_MSB  4
#define csr_AnibRcvPerfCtrEn0_LSB  0
#define csr_AnibRcvPerfCtrEn0_MASK 0x1f
#define csr_SequenceReg0b52s1_RANGE  15:0
#define csr_SequenceReg0b52s1_BITS   15:0
#define csr_SequenceReg0b52s1_MSB  15
#define csr_SequenceReg0b52s1_LSB  0
#define csr_SequenceReg0b52s1_MASK 0xffff
#define csr_SequenceReg0b137s2_RANGE  8:0
#define csr_SequenceReg0b137s2_BITS   8:0
#define csr_SequenceReg0b137s2_MSB  8
#define csr_SequenceReg0b137s2_LSB  0
#define csr_SequenceReg0b137s2_MASK 0x1ff
#define csr_PllCtrl0_RANGE  15:0
#define csr_PllCtrl0_BITS   15:0
#define csr_PllCtrl0_MSB  15
#define csr_PllCtrl0_LSB  0
#define csr_PllCtrl0_MASK 0xffff
#define csr_PllStandby_RANGE  0:0
#define csr_PllStandby_BITS   0:0
#define csr_PllStandby_MSB  0
#define csr_PllStandby_LSB  0
#define csr_PllStandby_MASK 0x1
#define csr_PllUnused1x1_RANGE  1:1
#define csr_PllUnused1x1_BITS   0:0
#define csr_PllUnused1x1_MSB  1
#define csr_PllUnused1x1_LSB  1
#define csr_PllUnused1x1_MASK 0x2
#define csr_PllX2Mode_RANGE  2:2
#define csr_PllX2Mode_BITS   0:0
#define csr_PllX2Mode_MSB  2
#define csr_PllX2Mode_LSB  2
#define csr_PllX2Mode_MASK 0x4
#define csr_PllOutBypEn_RANGE  3:3
#define csr_PllOutBypEn_BITS   0:0
#define csr_PllOutBypEn_MSB  3
#define csr_PllOutBypEn_LSB  3
#define csr_PllOutBypEn_MASK 0x8
#define csr_PllPreset_RANGE  4:4
#define csr_PllPreset_BITS   0:0
#define csr_PllPreset_MSB  4
#define csr_PllPreset_LSB  4
#define csr_PllPreset_MASK 0x10
#define csr_PllBypassMode_RANGE  5:5
#define csr_PllBypassMode_BITS   0:0
#define csr_PllBypassMode_MSB  5
#define csr_PllBypassMode_LSB  5
#define csr_PllBypassMode_MASK 0x20
#define csr_PllSelDfiFreqRatio_RANGE  6:6
#define csr_PllSelDfiFreqRatio_BITS   0:0
#define csr_PllSelDfiFreqRatio_MSB  6
#define csr_PllSelDfiFreqRatio_LSB  6
#define csr_PllSelDfiFreqRatio_MASK 0x40
#define csr_PllSyncBusFlush_RANGE  7:7
#define csr_PllSyncBusFlush_BITS   0:0
#define csr_PllSyncBusFlush_MSB  7
#define csr_PllSyncBusFlush_LSB  7
#define csr_PllSyncBusFlush_MASK 0x80
#define csr_PllSyncBusByp_RANGE  8:8
#define csr_PllSyncBusByp_BITS   0:0
#define csr_PllSyncBusByp_MSB  8
#define csr_PllSyncBusByp_LSB  8
#define csr_PllSyncBusByp_MASK 0x100
#define csr_PllReserved10x9_RANGE  10:9
#define csr_PllReserved10x9_BITS   1:0
#define csr_PllReserved10x9_MSB  10
#define csr_PllReserved10x9_LSB  9
#define csr_PllReserved10x9_MASK 0x600
#define csr_PllGearShift_RANGE  11:11
#define csr_PllGearShift_BITS   0:0
#define csr_PllGearShift_MSB  11
#define csr_PllGearShift_LSB  11
#define csr_PllGearShift_MASK 0x800
#define csr_PllLockCntSel_RANGE  12:12
#define csr_PllLockCntSel_BITS   0:0
#define csr_PllLockCntSel_MSB  12
#define csr_PllLockCntSel_LSB  12
#define csr_PllLockCntSel_MASK 0x1000
#define csr_PllLockPhSel_RANGE  14:13
#define csr_PllLockPhSel_BITS   1:0
#define csr_PllLockPhSel_MSB  14
#define csr_PllLockPhSel_LSB  13
#define csr_PllLockPhSel_MASK 0x6000
#define csr_PllSpareCtrl0_RANGE  15:15
#define csr_PllSpareCtrl0_BITS   0:0
#define csr_PllSpareCtrl0_MSB  15
#define csr_PllSpareCtrl0_LSB  15
#define csr_PllSpareCtrl0_MASK 0x8000
#define csr_ChkData2_RANGE  15:0
#define csr_ChkData2_BITS   15:0
#define csr_ChkData2_MSB  15
#define csr_ChkData2_LSB  0
#define csr_ChkData2_MASK 0xffff
#define csr_SequenceReg0b52s2_RANGE  8:0
#define csr_SequenceReg0b52s2_BITS   8:0
#define csr_SequenceReg0b52s2_MSB  8
#define csr_SequenceReg0b52s2_LSB  0
#define csr_SequenceReg0b52s2_MASK 0x1ff
#define csr_SequenceReg0b138s0_RANGE  15:0
#define csr_SequenceReg0b138s0_BITS   15:0
#define csr_SequenceReg0b138s0_MSB  15
#define csr_SequenceReg0b138s0_LSB  0
#define csr_SequenceReg0b138s0_MASK 0xffff
#define csr_PllCtrl1_RANGE  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (8:0) : (13:0))) : (13:0))) : (13:0))) : (13:0))) : (13:0))
#define csr_PllCtrl1_BITS   ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (8:0) : (13:0))) : (13:0))) : (13:0))) : (13:0))) : (13:0))
#define csr_PllCtrl1_MSB  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (8) : (13))) : (13))) : (13))) : (13))) : (13))
#define csr_PllCtrl1_LSB  0
#define csr_PllCtrl1_MASK ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (0x1ff) : (0x3fff))) : (0x3fff))) : (0x3fff))) : (0x3fff))) : (0x3fff))
#define csr_PllCpIntCtrl_RANGE  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (4:0) : (6:0))) : (6:0))) : (6:0))) : (6:0))) : (6:0))
#define csr_PllCpIntCtrl_BITS   ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (4:0) : (6:0))) : (6:0))) : (6:0))) : (6:0))) : (6:0))
#define csr_PllCpIntCtrl_MSB  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (4) : (6))) : (6))) : (6))) : (6))) : (6))
#define csr_PllCpIntCtrl_LSB  0
#define csr_PllCpIntCtrl_MASK ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (0x1f) : (0x7f))) : (0x7f))) : (0x7f))) : (0x7f))) : (0x7f))
#define csr_PllCpPropCtrl_RANGE  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (8:5) : (13:7))) : (13:7))) : (13:7))) : (13:7))) : (13:7))
#define csr_PllCpPropCtrl_BITS   ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (3:0) : (6:0))) : (6:0))) : (6:0))) : (6:0))) : (6:0))
#define csr_PllCpPropCtrl_MSB  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (8) : (13))) : (13))) : (13))) : (13))) : (13))
#define csr_PllCpPropCtrl_LSB  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (5) : (7))) : (7))) : (7))) : (7))) : (7))
#define csr_PllCpPropCtrl_MASK ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (0x1e0) : (0x3f80))) : (0x3f80))) : (0x3f80))) : (0x3f80))) : (0x3f80))
#define csr_ChkData3_RANGE  15:0
#define csr_ChkData3_BITS   15:0
#define csr_ChkData3_MSB  15
#define csr_ChkData3_LSB  0
#define csr_ChkData3_MASK 0xffff
#define csr_SequenceReg0b53s0_RANGE  15:0
#define csr_SequenceReg0b53s0_BITS   15:0
#define csr_SequenceReg0b53s0_MSB  15
#define csr_SequenceReg0b53s0_LSB  0
#define csr_SequenceReg0b53s0_MASK 0xffff
#define csr_SequenceReg0b138s1_RANGE  15:0
#define csr_SequenceReg0b138s1_BITS   15:0
#define csr_SequenceReg0b138s1_MSB  15
#define csr_SequenceReg0b138s1_LSB  0
#define csr_SequenceReg0b138s1_MASK 0xffff
#define csr_LowSpeedClockDivider_RANGE  5:0
#define csr_LowSpeedClockDivider_BITS   5:0
#define csr_LowSpeedClockDivider_MSB  5
#define csr_LowSpeedClockDivider_LSB  0
#define csr_LowSpeedClockDivider_MASK 0x3f
#define csr_PllTst_RANGE  8:0
#define csr_PllTst_BITS   8:0
#define csr_PllTst_MSB  8
#define csr_PllTst_LSB  0
#define csr_PllTst_MASK 0x1ff
#define csr_PllAnaTstEn_RANGE  0:0
#define csr_PllAnaTstEn_BITS   0:0
#define csr_PllAnaTstEn_MSB  0
#define csr_PllAnaTstEn_LSB  0
#define csr_PllAnaTstEn_MASK 0x1
#define csr_PllAnaTstSel_RANGE  4:1
#define csr_PllAnaTstSel_BITS   3:0
#define csr_PllAnaTstSel_MSB  4
#define csr_PllAnaTstSel_LSB  1
#define csr_PllAnaTstSel_MASK 0x1e
#define csr_PllDigTstSel_RANGE  8:5
#define csr_PllDigTstSel_BITS   3:0
#define csr_PllDigTstSel_MSB  8
#define csr_PllDigTstSel_LSB  5
#define csr_PllDigTstSel_MASK 0x1e0
#define csr_Ppgc2GenData0_RANGE  15:0
#define csr_Ppgc2GenData0_BITS   15:0
#define csr_Ppgc2GenData0_MSB  15
#define csr_Ppgc2GenData0_LSB  0
#define csr_Ppgc2GenData0_MASK 0xffff
#define csr_AnibRcvPerfCtr1C1_RANGE  15:0
#define csr_AnibRcvPerfCtr1C1_BITS   15:0
#define csr_AnibRcvPerfCtr1C1_MSB  15
#define csr_AnibRcvPerfCtr1C1_LSB  0
#define csr_AnibRcvPerfCtr1C1_MASK 0xffff
#define csr_SequenceReg0b53s1_RANGE  15:0
#define csr_SequenceReg0b53s1_BITS   15:0
#define csr_SequenceReg0b53s1_MSB  15
#define csr_SequenceReg0b53s1_LSB  0
#define csr_SequenceReg0b53s1_MASK 0xffff
#define csr_SequenceReg0b138s2_RANGE  8:0
#define csr_SequenceReg0b138s2_BITS   8:0
#define csr_SequenceReg0b138s2_MSB  8
#define csr_SequenceReg0b138s2_LSB  0
#define csr_SequenceReg0b138s2_MASK 0x1ff
#define csr_PllLockStatus_RANGE  0:0
#define csr_PllLockStatus_BITS   0:0
#define csr_PllLockStatus_MSB  0
#define csr_PllLockStatus_LSB  0
#define csr_PllLockStatus_MASK 0x1
#define csr_Ppgc2GenData1_RANGE  15:0
#define csr_Ppgc2GenData1_BITS   15:0
#define csr_Ppgc2GenData1_MSB  15
#define csr_Ppgc2GenData1_LSB  0
#define csr_Ppgc2GenData1_MASK 0xffff
#define csr_AnibRcvPerfCtr1C2_RANGE  15:0
#define csr_AnibRcvPerfCtr1C2_BITS   15:0
#define csr_AnibRcvPerfCtr1C2_MSB  15
#define csr_AnibRcvPerfCtr1C2_LSB  0
#define csr_AnibRcvPerfCtr1C2_MASK 0xffff
#define csr_SequenceReg0b53s2_RANGE  8:0
#define csr_SequenceReg0b53s2_BITS   8:0
#define csr_SequenceReg0b53s2_MSB  8
#define csr_SequenceReg0b53s2_LSB  0
#define csr_SequenceReg0b53s2_MASK 0x1ff
#define csr_SequenceReg0b139s0_RANGE  15:0
#define csr_SequenceReg0b139s0_BITS   15:0
#define csr_SequenceReg0b139s0_MSB  15
#define csr_SequenceReg0b139s0_LSB  0
#define csr_SequenceReg0b139s0_MASK 0xffff
#define csr_PllTestMode_RANGE  15:0
#define csr_PllTestMode_BITS   15:0
#define csr_PllTestMode_MSB  15
#define csr_PllTestMode_LSB  0
#define csr_PllTestMode_MASK 0xffff
#define csr_Ppgc2GenData2_RANGE  15:0
#define csr_Ppgc2GenData2_BITS   15:0
#define csr_Ppgc2GenData2_MSB  15
#define csr_Ppgc2GenData2_LSB  0
#define csr_Ppgc2GenData2_MASK 0xffff
#define csr_AnibRcvPerfCtr1C3_RANGE  15:0
#define csr_AnibRcvPerfCtr1C3_BITS   15:0
#define csr_AnibRcvPerfCtr1C3_MSB  15
#define csr_AnibRcvPerfCtr1C3_LSB  0
#define csr_AnibRcvPerfCtr1C3_MASK 0xffff
#define csr_SequenceReg0b54s0_RANGE  15:0
#define csr_SequenceReg0b54s0_BITS   15:0
#define csr_SequenceReg0b54s0_MSB  15
#define csr_SequenceReg0b54s0_LSB  0
#define csr_SequenceReg0b54s0_MASK 0xffff
#define csr_SequenceReg0b139s1_RANGE  15:0
#define csr_SequenceReg0b139s1_BITS   15:0
#define csr_SequenceReg0b139s1_MSB  15
#define csr_SequenceReg0b139s1_LSB  0
#define csr_SequenceReg0b139s1_MASK 0xffff
#define csr_PllCtrl3_RANGE  15:0
#define csr_PllCtrl3_BITS   15:0
#define csr_PllCtrl3_MSB  15
#define csr_PllCtrl3_LSB  0
#define csr_PllCtrl3_MASK 0xffff
#define csr_PllSpare_RANGE  3:0
#define csr_PllSpare_BITS   3:0
#define csr_PllSpare_MSB  3
#define csr_PllSpare_LSB  0
#define csr_PllSpare_MASK 0xf
#define csr_PllMaxRange_RANGE  8:4
#define csr_PllMaxRange_BITS   4:0
#define csr_PllMaxRange_MSB  8
#define csr_PllMaxRange_LSB  4
#define csr_PllMaxRange_MASK 0x1f0
#define csr_PllDacValIn_RANGE  13:9
#define csr_PllDacValIn_BITS   4:0
#define csr_PllDacValIn_MSB  13
#define csr_PllDacValIn_LSB  9
#define csr_PllDacValIn_MASK 0x3e00
#define csr_PllForceCal_RANGE  14:14
#define csr_PllForceCal_BITS   0:0
#define csr_PllForceCal_MSB  14
#define csr_PllForceCal_LSB  14
#define csr_PllForceCal_MASK 0x4000
#define csr_PllEnCal_RANGE  15:15
#define csr_PllEnCal_BITS   0:0
#define csr_PllEnCal_MSB  15
#define csr_PllEnCal_LSB  15
#define csr_PllEnCal_MASK 0x8000
#define csr_Ppgc2GenData3_RANGE  15:0
#define csr_Ppgc2GenData3_BITS   15:0
#define csr_Ppgc2GenData3_MSB  15
#define csr_Ppgc2GenData3_LSB  0
#define csr_Ppgc2GenData3_MASK 0xffff
#define csr_AnibRcvPerfCtr1C4_RANGE  15:0
#define csr_AnibRcvPerfCtr1C4_BITS   15:0
#define csr_AnibRcvPerfCtr1C4_MSB  15
#define csr_AnibRcvPerfCtr1C4_LSB  0
#define csr_AnibRcvPerfCtr1C4_MASK 0xffff
#define csr_SequenceReg0b54s1_RANGE  15:0
#define csr_SequenceReg0b54s1_BITS   15:0
#define csr_SequenceReg0b54s1_MSB  15
#define csr_SequenceReg0b54s1_LSB  0
#define csr_SequenceReg0b54s1_MASK 0xffff
#define csr_SequenceReg0b139s2_RANGE  8:0
#define csr_SequenceReg0b139s2_BITS   8:0
#define csr_SequenceReg0b139s2_MSB  8
#define csr_SequenceReg0b139s2_LSB  0
#define csr_SequenceReg0b139s2_MASK 0x1ff
#define csr_PllCtrl4_RANGE  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (8:0) : (13:0))) : (13:0))) : (13:0))) : (13:0))) : (13:0))
#define csr_PllCtrl4_BITS   ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (8:0) : (13:0))) : (13:0))) : (13:0))) : (13:0))) : (13:0))
#define csr_PllCtrl4_MSB  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (8) : (13))) : (13))) : (13))) : (13))) : (13))
#define csr_PllCtrl4_LSB  0
#define csr_PllCtrl4_MASK ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (0x1ff) : (0x3fff))) : (0x3fff))) : (0x3fff))) : (0x3fff))) : (0x3fff))
#define csr_PllCpIntGsCtrl_RANGE  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (4:0) : (6:0))) : (6:0))) : (6:0))) : (6:0))) : (6:0))
#define csr_PllCpIntGsCtrl_BITS   ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (4:0) : (6:0))) : (6:0))) : (6:0))) : (6:0))) : (6:0))
#define csr_PllCpIntGsCtrl_MSB  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (4) : (6))) : (6))) : (6))) : (6))) : (6))
#define csr_PllCpIntGsCtrl_LSB  0
#define csr_PllCpIntGsCtrl_MASK ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (0x1f) : (0x7f))) : (0x7f))) : (0x7f))) : (0x7f))) : (0x7f))
#define csr_PllCpPropGsCtrl_RANGE  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (8:5) : (13:7))) : (13:7))) : (13:7))) : (13:7))) : (13:7))
#define csr_PllCpPropGsCtrl_BITS   ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (3:0) : (6:0))) : (6:0))) : (6:0))) : (6:0))) : (6:0))
#define csr_PllCpPropGsCtrl_MSB  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (8) : (13))) : (13))) : (13))) : (13))) : (13))
#define csr_PllCpPropGsCtrl_LSB  ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (5) : (7))) : (7))) : (7))) : (7))) : (7))
#define csr_PllCpPropGsCtrl_MASK ((define_pubRev < 0x0430) ? (((define_pubRev < 0x0422) ? (((define_pubRev < 0x0420) ? (((define_pubRev < 0x0410) ? (((define_pubRev < 0x0400) ? (0x1e0) : (0x3f80))) : (0x3f80))) : (0x3f80))) : (0x3f80))) : (0x3f80))
#define csr_Ppgc2ChkData0_RANGE  15:0
#define csr_Ppgc2ChkData0_BITS   15:0
#define csr_Ppgc2ChkData0_MSB  15
#define csr_Ppgc2ChkData0_LSB  0
#define csr_Ppgc2ChkData0_MASK 0xffff
#define csr_AnibRcvPerfCtr1CE_RANGE  15:0
#define csr_AnibRcvPerfCtr1CE_BITS   15:0
#define csr_AnibRcvPerfCtr1CE_MSB  15
#define csr_AnibRcvPerfCtr1CE_LSB  0
#define csr_AnibRcvPerfCtr1CE_MASK 0xffff
#define csr_SequenceReg0b54s2_RANGE  8:0
#define csr_SequenceReg0b54s2_BITS   8:0
#define csr_SequenceReg0b54s2_MSB  8
#define csr_SequenceReg0b54s2_LSB  0
#define csr_SequenceReg0b54s2_MASK 0x1ff
#define csr_SequenceReg0b140s0_RANGE  15:0
#define csr_SequenceReg0b140s0_BITS   15:0
#define csr_SequenceReg0b140s0_MSB  15
#define csr_SequenceReg0b140s0_LSB  0
#define csr_SequenceReg0b140s0_MASK 0xffff
#define csr_PllEndofCal_RANGE  0:0
#define csr_PllEndofCal_BITS   0:0
#define csr_PllEndofCal_MSB  0
#define csr_PllEndofCal_LSB  0
#define csr_PllEndofCal_MASK 0x1
#define csr_Ppgc2ChkData1_RANGE  15:0
#define csr_Ppgc2ChkData1_BITS   15:0
#define csr_Ppgc2ChkData1_MSB  15
#define csr_Ppgc2ChkData1_LSB  0
#define csr_Ppgc2ChkData1_MASK 0xffff
#define csr_AnibRcvPerfCtrEn1_RANGE  4:0
#define csr_AnibRcvPerfCtrEn1_BITS   4:0
#define csr_AnibRcvPerfCtrEn1_MSB  4
#define csr_AnibRcvPerfCtrEn1_LSB  0
#define csr_AnibRcvPerfCtrEn1_MASK 0x1f
#define csr_SequenceReg0b55s0_RANGE  15:0
#define csr_SequenceReg0b55s0_BITS   15:0
#define csr_SequenceReg0b55s0_MSB  15
#define csr_SequenceReg0b55s0_LSB  0
#define csr_SequenceReg0b55s0_MASK 0xffff
#define csr_SequenceReg0b140s1_RANGE  15:0
#define csr_SequenceReg0b140s1_BITS   15:0
#define csr_SequenceReg0b140s1_MSB  15
#define csr_SequenceReg0b140s1_LSB  0
#define csr_SequenceReg0b140s1_MASK 0xffff
#define csr_PllStandbyEff_RANGE  0:0
#define csr_PllStandbyEff_BITS   0:0
#define csr_PllStandbyEff_MSB  0
#define csr_PllStandbyEff_LSB  0
#define csr_PllStandbyEff_MASK 0x1
#define csr_Ppgc2ChkData2_RANGE  15:0
#define csr_Ppgc2ChkData2_BITS   15:0
#define csr_Ppgc2ChkData2_MSB  15
#define csr_Ppgc2ChkData2_LSB  0
#define csr_Ppgc2ChkData2_MASK 0xffff
#define csr_SequenceReg0b55s1_RANGE  15:0
#define csr_SequenceReg0b55s1_BITS   15:0
#define csr_SequenceReg0b55s1_MSB  15
#define csr_SequenceReg0b55s1_LSB  0
#define csr_SequenceReg0b55s1_MASK 0xffff
#define csr_SequenceReg0b140s2_RANGE  8:0
#define csr_SequenceReg0b140s2_BITS   8:0
#define csr_SequenceReg0b140s2_MSB  8
#define csr_SequenceReg0b140s2_LSB  0
#define csr_SequenceReg0b140s2_MASK 0x1ff
#define csr_PllDacValOut_RANGE  4:0
#define csr_PllDacValOut_BITS   4:0
#define csr_PllDacValOut_MSB  4
#define csr_PllDacValOut_LSB  0
#define csr_PllDacValOut_MASK 0x1f
#define csr_Ppgc2ChkData3_RANGE  15:0
#define csr_Ppgc2ChkData3_BITS   15:0
#define csr_Ppgc2ChkData3_MSB  15
#define csr_Ppgc2ChkData3_LSB  0
#define csr_Ppgc2ChkData3_MASK 0xffff
#define csr_TxDqsDlyTg0_RANGE  10:0
#define csr_TxDqsDlyTg0_BITS   10:0
#define csr_TxDqsDlyTg0_MSB  10
#define csr_TxDqsDlyTg0_LSB  0
#define csr_TxDqsDlyTg0_MASK 0x7ff
#define csr_SequenceReg0b55s2_RANGE  8:0
#define csr_SequenceReg0b55s2_BITS   8:0
#define csr_SequenceReg0b55s2_MSB  8
#define csr_SequenceReg0b55s2_LSB  0
#define csr_SequenceReg0b55s2_MASK 0x1ff
#define csr_SequenceReg0b141s0_RANGE  15:0
#define csr_SequenceReg0b141s0_BITS   15:0
#define csr_SequenceReg0b141s0_MSB  15
#define csr_SequenceReg0b141s0_LSB  0
#define csr_SequenceReg0b141s0_MASK 0xffff
#define csr_DlyTestSeq_RANGE  2:0
#define csr_DlyTestSeq_BITS   2:0
#define csr_DlyTestSeq_MSB  2
#define csr_DlyTestSeq_LSB  0
#define csr_DlyTestSeq_MASK 0x7
#define csr_DlyTestEn_RANGE  0:0
#define csr_DlyTestEn_BITS   0:0
#define csr_DlyTestEn_MSB  0
#define csr_DlyTestEn_LSB  0
#define csr_DlyTestEn_MASK 0x1
#define csr_DlyTestCntInit_RANGE  1:1
#define csr_DlyTestCntInit_BITS   0:0
#define csr_DlyTestCntInit_MSB  1
#define csr_DlyTestCntInit_LSB  1
#define csr_DlyTestCntInit_MASK 0x2
#define csr_EnablereadROcnt_RANGE  2:2
#define csr_EnablereadROcnt_BITS   0:0
#define csr_EnablereadROcnt_MSB  2
#define csr_EnablereadROcnt_LSB  2
#define csr_EnablereadROcnt_MASK 0x4
#define csr_AcsmCsMapCtrl0_RANGE  14:0
#define csr_AcsmCsMapCtrl0_BITS   14:0
#define csr_AcsmCsMapCtrl0_MSB  14
#define csr_AcsmCsMapCtrl0_LSB  0
#define csr_AcsmCsMapCtrl0_MASK 0x7fff
#define csr_AcsmCsMap0_RANGE  7:0
#define csr_AcsmCsMap0_BITS   7:0
#define csr_AcsmCsMap0_MSB  7
#define csr_AcsmCsMap0_LSB  0
#define csr_AcsmCsMap0_MASK 0xff
#define csr_AcsmDestMap0_RANGE  11:8
#define csr_AcsmDestMap0_BITS   3:0
#define csr_AcsmDestMap0_MSB  11
#define csr_AcsmDestMap0_LSB  8
#define csr_AcsmDestMap0_MASK 0xf00
#define csr_AcsmOdtMap0_RANGE  14:12
#define csr_AcsmOdtMap0_BITS   2:0
#define csr_AcsmOdtMap0_MSB  14
#define csr_AcsmOdtMap0_LSB  12
#define csr_AcsmOdtMap0_MASK 0x7000
#define csr_PattModeLocCfg_RANGE  0:0
#define csr_PattModeLocCfg_BITS   0:0
#define csr_PattModeLocCfg_MSB  0
#define csr_PattModeLocCfg_LSB  0
#define csr_PattModeLocCfg_MASK 0x1
#define csr_PattModeLoc_RANGE  0:0
#define csr_PattModeLoc_BITS   0:0
#define csr_PattModeLoc_MSB  0
#define csr_PattModeLoc_LSB  0
#define csr_PattModeLoc_MASK 0x1
#define csr_AnibRcvPerfCtr2C1_RANGE  15:0
#define csr_AnibRcvPerfCtr2C1_BITS   15:0
#define csr_AnibRcvPerfCtr2C1_MSB  15
#define csr_AnibRcvPerfCtr2C1_LSB  0
#define csr_AnibRcvPerfCtr2C1_MASK 0xffff
#define csr_TxDqsDlyTg1_RANGE  10:0
#define csr_TxDqsDlyTg1_BITS   10:0
#define csr_TxDqsDlyTg1_MSB  10
#define csr_TxDqsDlyTg1_LSB  0
#define csr_TxDqsDlyTg1_MASK 0x7ff
#define csr_SequenceReg0b56s0_RANGE  15:0
#define csr_SequenceReg0b56s0_BITS   15:0
#define csr_SequenceReg0b56s0_MSB  15
#define csr_SequenceReg0b56s0_LSB  0
#define csr_SequenceReg0b56s0_MASK 0xffff
#define csr_SequenceReg0b141s1_RANGE  15:0
#define csr_SequenceReg0b141s1_BITS   15:0
#define csr_SequenceReg0b141s1_MSB  15
#define csr_SequenceReg0b141s1_LSB  0
#define csr_SequenceReg0b141s1_MASK 0xffff
#define csr_DlyTestRingSel1_RANGE  15:0
#define csr_DlyTestRingSel1_BITS   15:0
#define csr_DlyTestRingSel1_MSB  15
#define csr_DlyTestRingSel1_LSB  0
#define csr_DlyTestRingSel1_MASK 0xffff
#define csr_AcsmCsMapCtrl1_RANGE  14:0
#define csr_AcsmCsMapCtrl1_BITS   14:0
#define csr_AcsmCsMapCtrl1_MSB  14
#define csr_AcsmCsMapCtrl1_LSB  0
#define csr_AcsmCsMapCtrl1_MASK 0x7fff
#define csr_AcsmCsMap1_RANGE  7:0
#define csr_AcsmCsMap1_BITS   7:0
#define csr_AcsmCsMap1_MSB  7
#define csr_AcsmCsMap1_LSB  0
#define csr_AcsmCsMap1_MASK 0xff
#define csr_AcsmDestMap1_RANGE  11:8
#define csr_AcsmDestMap1_BITS   3:0
#define csr_AcsmDestMap1_MSB  11
#define csr_AcsmDestMap1_LSB  8
#define csr_AcsmDestMap1_MASK 0xf00
#define csr_AcsmOdtMap1_RANGE  14:12
#define csr_AcsmOdtMap1_BITS   2:0
#define csr_AcsmOdtMap1_MSB  14
#define csr_AcsmOdtMap1_LSB  12
#define csr_AcsmOdtMap1_MASK 0x7000
#define csr_Ppgc2PattModeLocCfg_RANGE  0:0
#define csr_Ppgc2PattModeLocCfg_BITS   0:0
#define csr_Ppgc2PattModeLocCfg_MSB  0
#define csr_Ppgc2PattModeLocCfg_LSB  0
#define csr_Ppgc2PattModeLocCfg_MASK 0x1
#define csr_Ppgc2PattModeLoc_RANGE  0:0
#define csr_Ppgc2PattModeLoc_BITS   0:0
#define csr_Ppgc2PattModeLoc_MSB  0
#define csr_Ppgc2PattModeLoc_LSB  0
#define csr_Ppgc2PattModeLoc_MASK 0x1
#define csr_AnibRcvPerfCtr2C2_RANGE  15:0
#define csr_AnibRcvPerfCtr2C2_BITS   15:0
#define csr_AnibRcvPerfCtr2C2_MSB  15
#define csr_AnibRcvPerfCtr2C2_LSB  0
#define csr_AnibRcvPerfCtr2C2_MASK 0xffff
#define csr_TxDqsDlyTg2_RANGE  10:0
#define csr_TxDqsDlyTg2_BITS   10:0
#define csr_TxDqsDlyTg2_MSB  10
#define csr_TxDqsDlyTg2_LSB  0
#define csr_TxDqsDlyTg2_MASK 0x7ff
#define csr_SequenceReg0b56s1_RANGE  15:0
#define csr_SequenceReg0b56s1_BITS   15:0
#define csr_SequenceReg0b56s1_MSB  15
#define csr_SequenceReg0b56s1_LSB  0
#define csr_SequenceReg0b56s1_MASK 0xffff
#define csr_SequenceReg0b141s2_RANGE  8:0
#define csr_SequenceReg0b141s2_BITS   8:0
#define csr_SequenceReg0b141s2_MSB  8
#define csr_SequenceReg0b141s2_LSB  0
#define csr_SequenceReg0b141s2_MASK 0x1ff
#define csr_DlyTestRingSel2_RANGE  11:0
#define csr_DlyTestRingSel2_BITS   11:0
#define csr_DlyTestRingSel2_MSB  11
#define csr_DlyTestRingSel2_LSB  0
#define csr_DlyTestRingSel2_MASK 0xfff
#define csr_AcsmCsMapCtrl2_RANGE  14:0
#define csr_AcsmCsMapCtrl2_BITS   14:0
#define csr_AcsmCsMapCtrl2_MSB  14
#define csr_AcsmCsMapCtrl2_LSB  0
#define csr_AcsmCsMapCtrl2_MASK 0x7fff
#define csr_AcsmCsMap2_RANGE  7:0
#define csr_AcsmCsMap2_BITS   7:0
#define csr_AcsmCsMap2_MSB  7
#define csr_AcsmCsMap2_LSB  0
#define csr_AcsmCsMap2_MASK 0xff
#define csr_AcsmDestMap2_RANGE  11:8
#define csr_AcsmDestMap2_BITS   3:0
#define csr_AcsmDestMap2_MSB  11
#define csr_AcsmDestMap2_LSB  8
#define csr_AcsmDestMap2_MASK 0xf00
#define csr_AcsmOdtMap2_RANGE  14:12
#define csr_AcsmOdtMap2_BITS   2:0
#define csr_AcsmOdtMap2_MSB  14
#define csr_AcsmOdtMap2_LSB  12
#define csr_AcsmOdtMap2_MASK 0x7000
#define csr_PpgcMskPat0_RANGE  15:0
#define csr_PpgcMskPat0_BITS   15:0
#define csr_PpgcMskPat0_MSB  15
#define csr_PpgcMskPat0_LSB  0
#define csr_PpgcMskPat0_MASK 0xffff
#define csr_AnibRcvPerfCtr2C3_RANGE  15:0
#define csr_AnibRcvPerfCtr2C3_BITS   15:0
#define csr_AnibRcvPerfCtr2C3_MSB  15
#define csr_AnibRcvPerfCtr2C3_LSB  0
#define csr_AnibRcvPerfCtr2C3_MASK 0xffff
#define csr_TxDqsDlyTg3_RANGE  10:0
#define csr_TxDqsDlyTg3_BITS   10:0
#define csr_TxDqsDlyTg3_MSB  10
#define csr_TxDqsDlyTg3_LSB  0
#define csr_TxDqsDlyTg3_MASK 0x7ff
#define csr_SequenceReg0b56s2_RANGE  8:0
#define csr_SequenceReg0b56s2_BITS   8:0
#define csr_SequenceReg0b56s2_MSB  8
#define csr_SequenceReg0b56s2_LSB  0
#define csr_SequenceReg0b56s2_MASK 0x1ff
#define csr_SequenceReg0b142s0_RANGE  15:0
#define csr_SequenceReg0b142s0_BITS   15:0
#define csr_SequenceReg0b142s0_MSB  15
#define csr_SequenceReg0b142s0_LSB  0
#define csr_SequenceReg0b142s0_MASK 0xffff
#define csr_DlyTestCntDfiClkIV_RANGE  15:0
#define csr_DlyTestCntDfiClkIV_BITS   15:0
#define csr_DlyTestCntDfiClkIV_MSB  15
#define csr_DlyTestCntDfiClkIV_LSB  0
#define csr_DlyTestCntDfiClkIV_MASK 0xffff
#define csr_AcsmCsMapCtrl3_RANGE  14:0
#define csr_AcsmCsMapCtrl3_BITS   14:0
#define csr_AcsmCsMapCtrl3_MSB  14
#define csr_AcsmCsMapCtrl3_LSB  0
#define csr_AcsmCsMapCtrl3_MASK 0x7fff
#define csr_AcsmCsMap3_RANGE  7:0
#define csr_AcsmCsMap3_BITS   7:0
#define csr_AcsmCsMap3_MSB  7
#define csr_AcsmCsMap3_LSB  0
#define csr_AcsmCsMap3_MASK 0xff
#define csr_AcsmDestMap3_RANGE  11:8
#define csr_AcsmDestMap3_BITS   3:0
#define csr_AcsmDestMap3_MSB  11
#define csr_AcsmDestMap3_LSB  8
#define csr_AcsmDestMap3_MASK 0xf00
#define csr_AcsmOdtMap3_RANGE  14:12
#define csr_AcsmOdtMap3_BITS   2:0
#define csr_AcsmOdtMap3_MSB  14
#define csr_AcsmOdtMap3_LSB  12
#define csr_AcsmOdtMap3_MASK 0x7000
#define csr_PpgcMskPat1_RANGE  15:0
#define csr_PpgcMskPat1_BITS   15:0
#define csr_PpgcMskPat1_MSB  15
#define csr_PpgcMskPat1_LSB  0
#define csr_PpgcMskPat1_MASK 0xffff
#define csr_AnibRcvPerfCtr2C4_RANGE  15:0
#define csr_AnibRcvPerfCtr2C4_BITS   15:0
#define csr_AnibRcvPerfCtr2C4_MSB  15
#define csr_AnibRcvPerfCtr2C4_LSB  0
#define csr_AnibRcvPerfCtr2C4_MASK 0xffff
#define csr_SequenceReg0b57s0_RANGE  15:0
#define csr_SequenceReg0b57s0_BITS   15:0
#define csr_SequenceReg0b57s0_MSB  15
#define csr_SequenceReg0b57s0_LSB  0
#define csr_SequenceReg0b57s0_MASK 0xffff
#define csr_SequenceReg0b142s1_RANGE  15:0
#define csr_SequenceReg0b142s1_BITS   15:0
#define csr_SequenceReg0b142s1_MSB  15
#define csr_SequenceReg0b142s1_LSB  0
#define csr_SequenceReg0b142s1_MASK 0xffff
#define csr_DlyTestCntDfiClk_RANGE  15:0
#define csr_DlyTestCntDfiClk_BITS   15:0
#define csr_DlyTestCntDfiClk_MSB  15
#define csr_DlyTestCntDfiClk_LSB  0
#define csr_DlyTestCntDfiClk_MASK 0xffff
#define csr_AcsmCsMapCtrl4_RANGE  14:0
#define csr_AcsmCsMapCtrl4_BITS   14:0
#define csr_AcsmCsMapCtrl4_MSB  14
#define csr_AcsmCsMapCtrl4_LSB  0
#define csr_AcsmCsMapCtrl4_MASK 0x7fff
#define csr_AcsmCsMap4_RANGE  7:0
#define csr_AcsmCsMap4_BITS   7:0
#define csr_AcsmCsMap4_MSB  7
#define csr_AcsmCsMap4_LSB  0
#define csr_AcsmCsMap4_MASK 0xff
#define csr_AcsmDestMap4_RANGE  11:8
#define csr_AcsmDestMap4_BITS   3:0
#define csr_AcsmDestMap4_MSB  11
#define csr_AcsmDestMap4_LSB  8
#define csr_AcsmDestMap4_MASK 0xf00
#define csr_AcsmOdtMap4_RANGE  14:12
#define csr_AcsmOdtMap4_BITS   2:0
#define csr_AcsmOdtMap4_MSB  14
#define csr_AcsmOdtMap4_LSB  12
#define csr_AcsmOdtMap4_MASK 0x7000
#define csr_Ppgc2MskPat0_RANGE  15:0
#define csr_Ppgc2MskPat0_BITS   15:0
#define csr_Ppgc2MskPat0_MSB  15
#define csr_Ppgc2MskPat0_LSB  0
#define csr_Ppgc2MskPat0_MASK 0xffff
#define csr_AnibRcvPerfCtr2CE_RANGE  15:0
#define csr_AnibRcvPerfCtr2CE_BITS   15:0
#define csr_AnibRcvPerfCtr2CE_MSB  15
#define csr_AnibRcvPerfCtr2CE_LSB  0
#define csr_AnibRcvPerfCtr2CE_MASK 0xffff
#define csr_SequenceReg0b57s1_RANGE  15:0
#define csr_SequenceReg0b57s1_BITS   15:0
#define csr_SequenceReg0b57s1_MSB  15
#define csr_SequenceReg0b57s1_LSB  0
#define csr_SequenceReg0b57s1_MASK 0xffff
#define csr_SequenceReg0b142s2_RANGE  8:0
#define csr_SequenceReg0b142s2_BITS   8:0
#define csr_SequenceReg0b142s2_MSB  8
#define csr_SequenceReg0b142s2_LSB  0
#define csr_SequenceReg0b142s2_MASK 0x1ff
#define csr_AcsmCsMapCtrl5_RANGE  14:0
#define csr_AcsmCsMapCtrl5_BITS   14:0
#define csr_AcsmCsMapCtrl5_MSB  14
#define csr_AcsmCsMapCtrl5_LSB  0
#define csr_AcsmCsMapCtrl5_MASK 0x7fff
#define csr_AcsmCsMap5_RANGE  7:0
#define csr_AcsmCsMap5_BITS   7:0
#define csr_AcsmCsMap5_MSB  7
#define csr_AcsmCsMap5_LSB  0
#define csr_AcsmCsMap5_MASK 0xff
#define csr_AcsmDestMap5_RANGE  11:8
#define csr_AcsmDestMap5_BITS   3:0
#define csr_AcsmDestMap5_MSB  11
#define csr_AcsmDestMap5_LSB  8
#define csr_AcsmDestMap5_MASK 0xf00
#define csr_AcsmOdtMap5_RANGE  14:12
#define csr_AcsmOdtMap5_BITS   2:0
#define csr_AcsmOdtMap5_MSB  14
#define csr_AcsmOdtMap5_LSB  12
#define csr_AcsmOdtMap5_MASK 0x7000
#define csr_Ppgc2MskPat1_RANGE  15:0
#define csr_Ppgc2MskPat1_BITS   15:0
#define csr_Ppgc2MskPat1_MSB  15
#define csr_Ppgc2MskPat1_LSB  0
#define csr_Ppgc2MskPat1_MASK 0xffff
#define csr_AnibRcvPerfCtrEn2_RANGE  4:0
#define csr_AnibRcvPerfCtrEn2_BITS   4:0
#define csr_AnibRcvPerfCtrEn2_MSB  4
#define csr_AnibRcvPerfCtrEn2_LSB  0
#define csr_AnibRcvPerfCtrEn2_MASK 0x1f
#define csr_PllLockedStatus_RANGE  1:0
#define csr_PllLockedStatus_BITS   1:0
#define csr_PllLockedStatus_MSB  1
#define csr_PllLockedStatus_LSB  0
#define csr_PllLockedStatus_MASK 0x3
#define csr_PllLocked_RANGE  0:0
#define csr_PllLocked_BITS   0:0
#define csr_PllLocked_MSB  0
#define csr_PllLocked_LSB  0
#define csr_PllLocked_MASK 0x1
#define csr_PllUnlocked_RANGE  1:1
#define csr_PllUnlocked_BITS   0:0
#define csr_PllUnlocked_MSB  1
#define csr_PllUnlocked_LSB  1
#define csr_PllUnlocked_MASK 0x2
#define csr_SequenceReg0b57s2_RANGE  8:0
#define csr_SequenceReg0b57s2_BITS   8:0
#define csr_SequenceReg0b57s2_MSB  8
#define csr_SequenceReg0b57s2_LSB  0
#define csr_SequenceReg0b57s2_MASK 0x1ff
#define csr_SequenceReg0b143s0_RANGE  15:0
#define csr_SequenceReg0b143s0_BITS   15:0
#define csr_SequenceReg0b143s0_MSB  15
#define csr_SequenceReg0b143s0_LSB  0
#define csr_SequenceReg0b143s0_MASK 0xffff
#define csr_AcsmCsMapCtrl6_RANGE  14:0
#define csr_AcsmCsMapCtrl6_BITS   14:0
#define csr_AcsmCsMapCtrl6_MSB  14
#define csr_AcsmCsMapCtrl6_LSB  0
#define csr_AcsmCsMapCtrl6_MASK 0x7fff
#define csr_AcsmCsMap6_RANGE  7:0
#define csr_AcsmCsMap6_BITS   7:0
#define csr_AcsmCsMap6_MSB  7
#define csr_AcsmCsMap6_LSB  0
#define csr_AcsmCsMap6_MASK 0xff
#define csr_AcsmDestMap6_RANGE  11:8
#define csr_AcsmDestMap6_BITS   3:0
#define csr_AcsmDestMap6_MSB  11
#define csr_AcsmDestMap6_LSB  8
#define csr_AcsmDestMap6_MASK 0xf00
#define csr_AcsmOdtMap6_RANGE  14:12
#define csr_AcsmOdtMap6_BITS   2:0
#define csr_AcsmOdtMap6_MSB  14
#define csr_AcsmOdtMap6_LSB  12
#define csr_AcsmOdtMap6_MASK 0x7000
#define csr_Alert1PerfCtrEn_RANGE  0:0
#define csr_Alert1PerfCtrEn_BITS   0:0
#define csr_Alert1PerfCtrEn_MSB  0
#define csr_Alert1PerfCtrEn_LSB  0
#define csr_Alert1PerfCtrEn_MASK 0x1
#define csr_PllLockedControl_RANGE  4:0
#define csr_PllLockedControl_BITS   4:0
#define csr_PllLockedControl_MSB  4
#define csr_PllLockedControl_LSB  0
#define csr_PllLockedControl_MASK 0x1f
#define csr_PllLockedClear_RANGE  0:0
#define csr_PllLockedClear_BITS   0:0
#define csr_PllLockedClear_MSB  0
#define csr_PllLockedClear_LSB  0
#define csr_PllLockedClear_MASK 0x1
#define csr_PllLockedHiCtrMode_RANGE  1:1
#define csr_PllLockedHiCtrMode_BITS   0:0
#define csr_PllLockedHiCtrMode_MSB  1
#define csr_PllLockedHiCtrMode_LSB  1
#define csr_PllLockedHiCtrMode_MASK 0x2
#define csr_PllLockedTransCtrMode_RANGE  2:2
#define csr_PllLockedTransCtrMode_BITS   0:0
#define csr_PllLockedTransCtrMode_MSB  2
#define csr_PllLockedTransCtrMode_LSB  2
#define csr_PllLockedTransCtrMode_MASK 0x4
#define csr_PllLockedCtrsEnable_RANGE  3:3
#define csr_PllLockedCtrsEnable_BITS   0:0
#define csr_PllLockedCtrsEnable_MSB  3
#define csr_PllLockedCtrsEnable_LSB  3
#define csr_PllLockedCtrsEnable_MASK 0x8
#define csr_PllLockedCtrsClear_RANGE  4:4
#define csr_PllLockedCtrsClear_BITS   0:0
#define csr_PllLockedCtrsClear_MSB  4
#define csr_PllLockedCtrsClear_LSB  4
#define csr_PllLockedCtrsClear_MASK 0x10
#define csr_SequenceReg0b58s0_RANGE  15:0
#define csr_SequenceReg0b58s0_BITS   15:0
#define csr_SequenceReg0b58s0_MSB  15
#define csr_SequenceReg0b58s0_LSB  0
#define csr_SequenceReg0b58s0_MASK 0xffff
#define csr_SequenceReg0b143s1_RANGE  15:0
#define csr_SequenceReg0b143s1_BITS   15:0
#define csr_SequenceReg0b143s1_MSB  15
#define csr_SequenceReg0b143s1_LSB  0
#define csr_SequenceReg0b143s1_MASK 0xffff
#define csr_AcsmCsMapCtrl7_RANGE  14:0
#define csr_AcsmCsMapCtrl7_BITS   14:0
#define csr_AcsmCsMapCtrl7_MSB  14
#define csr_AcsmCsMapCtrl7_LSB  0
#define csr_AcsmCsMapCtrl7_MASK 0x7fff
#define csr_AcsmCsMap7_RANGE  7:0
#define csr_AcsmCsMap7_BITS   7:0
#define csr_AcsmCsMap7_MSB  7
#define csr_AcsmCsMap7_LSB  0
#define csr_AcsmCsMap7_MASK 0xff
#define csr_AcsmDestMap7_RANGE  11:8
#define csr_AcsmDestMap7_BITS   3:0
#define csr_AcsmDestMap7_MSB  11
#define csr_AcsmDestMap7_LSB  8
#define csr_AcsmDestMap7_MASK 0xf00
#define csr_AcsmOdtMap7_RANGE  14:12
#define csr_AcsmOdtMap7_BITS   2:0
#define csr_AcsmOdtMap7_MSB  14
#define csr_AcsmOdtMap7_LSB  12
#define csr_AcsmOdtMap7_MASK 0x7000
#define csr_Alert1PerfCtr_RANGE  15:0
#define csr_Alert1PerfCtr_BITS   15:0
#define csr_Alert1PerfCtr_MSB  15
#define csr_Alert1PerfCtr_LSB  0
#define csr_Alert1PerfCtr_MASK 0xffff
#define csr_PllLockedHiCtr_RANGE  15:0
#define csr_PllLockedHiCtr_BITS   15:0
#define csr_PllLockedHiCtr_MSB  15
#define csr_PllLockedHiCtr_LSB  0
#define csr_PllLockedHiCtr_MASK 0xffff
#define csr_SequenceReg0b58s1_RANGE  15:0
#define csr_SequenceReg0b58s1_BITS   15:0
#define csr_SequenceReg0b58s1_MSB  15
#define csr_SequenceReg0b58s1_LSB  0
#define csr_SequenceReg0b58s1_MASK 0xffff
#define csr_SequenceReg0b143s2_RANGE  8:0
#define csr_SequenceReg0b143s2_BITS   8:0
#define csr_SequenceReg0b143s2_MSB  8
#define csr_SequenceReg0b143s2_LSB  0
#define csr_SequenceReg0b143s2_MASK 0x1ff
#define csr_AcsmCsMapCtrl8_RANGE  14:0
#define csr_AcsmCsMapCtrl8_BITS   14:0
#define csr_AcsmCsMapCtrl8_MSB  14
#define csr_AcsmCsMapCtrl8_LSB  0
#define csr_AcsmCsMapCtrl8_MASK 0x7fff
#define csr_AcsmCsMap8_RANGE  7:0
#define csr_AcsmCsMap8_BITS   7:0
#define csr_AcsmCsMap8_MSB  7
#define csr_AcsmCsMap8_LSB  0
#define csr_AcsmCsMap8_MASK 0xff
#define csr_AcsmDestMap8_RANGE  11:8
#define csr_AcsmDestMap8_BITS   3:0
#define csr_AcsmDestMap8_MSB  11
#define csr_AcsmDestMap8_LSB  8
#define csr_AcsmDestMap8_MASK 0xf00
#define csr_AcsmOdtMap8_RANGE  14:12
#define csr_AcsmOdtMap8_BITS   2:0
#define csr_AcsmOdtMap8_MSB  14
#define csr_AcsmOdtMap8_LSB  12
#define csr_AcsmOdtMap8_MASK 0x7000
#define csr_AnibRcvPerfCtr3C1_RANGE  15:0
#define csr_AnibRcvPerfCtr3C1_BITS   15:0
#define csr_AnibRcvPerfCtr3C1_MSB  15
#define csr_AnibRcvPerfCtr3C1_LSB  0
#define csr_AnibRcvPerfCtr3C1_MASK 0xffff
#define csr_PllLockedTransCtr_RANGE  15:0
#define csr_PllLockedTransCtr_BITS   15:0
#define csr_PllLockedTransCtr_MSB  15
#define csr_PllLockedTransCtr_LSB  0
#define csr_PllLockedTransCtr_MASK 0xffff
#define csr_SequenceReg0b58s2_RANGE  8:0
#define csr_SequenceReg0b58s2_BITS   8:0
#define csr_SequenceReg0b58s2_MSB  8
#define csr_SequenceReg0b58s2_LSB  0
#define csr_SequenceReg0b58s2_MASK 0x1ff
#define csr_SequenceReg0b144s0_RANGE  15:0
#define csr_SequenceReg0b144s0_BITS   15:0
#define csr_SequenceReg0b144s0_MSB  15
#define csr_SequenceReg0b144s0_LSB  0
#define csr_SequenceReg0b144s0_MASK 0xffff
#define csr_AcsmCsMapCtrl9_RANGE  14:0
#define csr_AcsmCsMapCtrl9_BITS   14:0
#define csr_AcsmCsMapCtrl9_MSB  14
#define csr_AcsmCsMapCtrl9_LSB  0
#define csr_AcsmCsMapCtrl9_MASK 0x7fff
#define csr_AcsmCsMap9_RANGE  7:0
#define csr_AcsmCsMap9_BITS   7:0
#define csr_AcsmCsMap9_MSB  7
#define csr_AcsmCsMap9_LSB  0
#define csr_AcsmCsMap9_MASK 0xff
#define csr_AcsmDestMap9_RANGE  11:8
#define csr_AcsmDestMap9_BITS   3:0
#define csr_AcsmDestMap9_MSB  11
#define csr_AcsmDestMap9_LSB  8
#define csr_AcsmDestMap9_MASK 0xf00
#define csr_AcsmOdtMap9_RANGE  14:12
#define csr_AcsmOdtMap9_BITS   2:0
#define csr_AcsmOdtMap9_MSB  14
#define csr_AcsmOdtMap9_LSB  12
#define csr_AcsmOdtMap9_MASK 0x7000
#define csr_AnibRcvPerfCtr3C2_RANGE  15:0
#define csr_AnibRcvPerfCtr3C2_BITS   15:0
#define csr_AnibRcvPerfCtr3C2_MSB  15
#define csr_AnibRcvPerfCtr3C2_LSB  0
#define csr_AnibRcvPerfCtr3C2_MASK 0xffff
#define csr_SequenceReg0b59s0_RANGE  15:0
#define csr_SequenceReg0b59s0_BITS   15:0
#define csr_SequenceReg0b59s0_MSB  15
#define csr_SequenceReg0b59s0_LSB  0
#define csr_SequenceReg0b59s0_MASK 0xffff
#define csr_SequenceReg0b144s1_RANGE  15:0
#define csr_SequenceReg0b144s1_BITS   15:0
#define csr_SequenceReg0b144s1_MSB  15
#define csr_SequenceReg0b144s1_LSB  0
#define csr_SequenceReg0b144s1_MASK 0xffff
#define csr_AcsmCsMapCtrl10_RANGE  14:0
#define csr_AcsmCsMapCtrl10_BITS   14:0
#define csr_AcsmCsMapCtrl10_MSB  14
#define csr_AcsmCsMapCtrl10_LSB  0
#define csr_AcsmCsMapCtrl10_MASK 0x7fff
#define csr_AcsmCsMap10_RANGE  7:0
#define csr_AcsmCsMap10_BITS   7:0
#define csr_AcsmCsMap10_MSB  7
#define csr_AcsmCsMap10_LSB  0
#define csr_AcsmCsMap10_MASK 0xff
#define csr_AcsmDestMap10_RANGE  11:8
#define csr_AcsmDestMap10_BITS   3:0
#define csr_AcsmDestMap10_MSB  11
#define csr_AcsmDestMap10_LSB  8
#define csr_AcsmDestMap10_MASK 0xf00
#define csr_AcsmOdtMap10_RANGE  14:12
#define csr_AcsmOdtMap10_BITS   2:0
#define csr_AcsmOdtMap10_MSB  14
#define csr_AcsmOdtMap10_LSB  12
#define csr_AcsmOdtMap10_MASK 0x7000
#define csr_PllTestModeHi_RANGE  15:0
#define csr_PllTestModeHi_BITS   15:0
#define csr_PllTestModeHi_MSB  15
#define csr_PllTestModeHi_LSB  0
#define csr_PllTestModeHi_MASK 0xffff
#define csr_AnibRcvPerfCtr3C3_RANGE  15:0
#define csr_AnibRcvPerfCtr3C3_BITS   15:0
#define csr_AnibRcvPerfCtr3C3_MSB  15
#define csr_AnibRcvPerfCtr3C3_LSB  0
#define csr_AnibRcvPerfCtr3C3_MASK 0xffff
#define csr_SequenceReg0b59s1_RANGE  15:0
#define csr_SequenceReg0b59s1_BITS   15:0
#define csr_SequenceReg0b59s1_MSB  15
#define csr_SequenceReg0b59s1_LSB  0
#define csr_SequenceReg0b59s1_MASK 0xffff
#define csr_SequenceReg0b144s2_RANGE  8:0
#define csr_SequenceReg0b144s2_BITS   8:0
#define csr_SequenceReg0b144s2_MSB  8
#define csr_SequenceReg0b144s2_LSB  0
#define csr_SequenceReg0b144s2_MASK 0x1ff
#define csr_AcsmCsMapCtrl11_RANGE  14:0
#define csr_AcsmCsMapCtrl11_BITS   14:0
#define csr_AcsmCsMapCtrl11_MSB  14
#define csr_AcsmCsMapCtrl11_LSB  0
#define csr_AcsmCsMapCtrl11_MASK 0x7fff
#define csr_AcsmCsMap11_RANGE  7:0
#define csr_AcsmCsMap11_BITS   7:0
#define csr_AcsmCsMap11_MSB  7
#define csr_AcsmCsMap11_LSB  0
#define csr_AcsmCsMap11_MASK 0xff
#define csr_AcsmDestMap11_RANGE  11:8
#define csr_AcsmDestMap11_BITS   3:0
#define csr_AcsmDestMap11_MSB  11
#define csr_AcsmDestMap11_LSB  8
#define csr_AcsmDestMap11_MASK 0xf00
#define csr_AcsmOdtMap11_RANGE  14:12
#define csr_AcsmOdtMap11_BITS   2:0
#define csr_AcsmOdtMap11_MSB  14
#define csr_AcsmOdtMap11_LSB  12
#define csr_AcsmOdtMap11_MASK 0x7000
#define csr_AnibRcvPerfCtr3C4_RANGE  15:0
#define csr_AnibRcvPerfCtr3C4_BITS   15:0
#define csr_AnibRcvPerfCtr3C4_MSB  15
#define csr_AnibRcvPerfCtr3C4_LSB  0
#define csr_AnibRcvPerfCtr3C4_MASK 0xffff
#define csr_SequenceReg0b59s2_RANGE  8:0
#define csr_SequenceReg0b59s2_BITS   8:0
#define csr_SequenceReg0b59s2_MSB  8
#define csr_SequenceReg0b59s2_LSB  0
#define csr_SequenceReg0b59s2_MASK 0x1ff
#define csr_SequenceReg0b145s0_RANGE  15:0
#define csr_SequenceReg0b145s0_BITS   15:0
#define csr_SequenceReg0b145s0_MSB  15
#define csr_SequenceReg0b145s0_LSB  0
#define csr_SequenceReg0b145s0_MASK 0xffff
#define csr_AcsmCsMapCtrl12_RANGE  14:0
#define csr_AcsmCsMapCtrl12_BITS   14:0
#define csr_AcsmCsMapCtrl12_MSB  14
#define csr_AcsmCsMapCtrl12_LSB  0
#define csr_AcsmCsMapCtrl12_MASK 0x7fff
#define csr_AcsmCsMap12_RANGE  7:0
#define csr_AcsmCsMap12_BITS   7:0
#define csr_AcsmCsMap12_MSB  7
#define csr_AcsmCsMap12_LSB  0
#define csr_AcsmCsMap12_MASK 0xff
#define csr_AcsmDestMap12_RANGE  11:8
#define csr_AcsmDestMap12_BITS   3:0
#define csr_AcsmDestMap12_MSB  11
#define csr_AcsmDestMap12_LSB  8
#define csr_AcsmDestMap12_MASK 0xf00
#define csr_AcsmOdtMap12_RANGE  14:12
#define csr_AcsmOdtMap12_BITS   2:0
#define csr_AcsmOdtMap12_MSB  14
#define csr_AcsmOdtMap12_LSB  12
#define csr_AcsmOdtMap12_MASK 0x7000
#define csr_AnibRcvPerfCtr3CE_RANGE  15:0
#define csr_AnibRcvPerfCtr3CE_BITS   15:0
#define csr_AnibRcvPerfCtr3CE_MSB  15
#define csr_AnibRcvPerfCtr3CE_LSB  0
#define csr_AnibRcvPerfCtr3CE_MASK 0xffff
#define csr_Master4TapDfeCtrl_RANGE  13:0
#define csr_Master4TapDfeCtrl_BITS   13:0
#define csr_Master4TapDfeCtrl_MSB  13
#define csr_Master4TapDfeCtrl_LSB  0
#define csr_Master4TapDfeCtrl_MASK 0x3fff
#define csr_MasterDfeCtrl_RANGE  2:0
#define csr_MasterDfeCtrl_BITS   2:0
#define csr_MasterDfeCtrl_MSB  2
#define csr_MasterDfeCtrl_LSB  0
#define csr_MasterDfeCtrl_MASK 0x7
#define csr_MasterDfebiassel_RANGE  4:3
#define csr_MasterDfebiassel_BITS   1:0
#define csr_MasterDfebiassel_MSB  4
#define csr_MasterDfebiassel_LSB  3
#define csr_MasterDfebiassel_MASK 0x18
#define csr_MasterDFEtap2sel_RANGE  8:5
#define csr_MasterDFEtap2sel_BITS   3:0
#define csr_MasterDFEtap2sel_MSB  8
#define csr_MasterDFEtap2sel_LSB  5
#define csr_MasterDFEtap2sel_MASK 0x1e0
#define csr_MasterDFEtap3sel_RANGE  11:9
#define csr_MasterDFEtap3sel_BITS   2:0
#define csr_MasterDFEtap3sel_MSB  11
#define csr_MasterDFEtap3sel_LSB  9
#define csr_MasterDFEtap3sel_MASK 0xe00
#define csr_MasterDFEtap4sel_RANGE  13:12
#define csr_MasterDFEtap4sel_BITS   1:0
#define csr_MasterDFEtap4sel_MSB  13
#define csr_MasterDFEtap4sel_LSB  12
#define csr_MasterDFEtap4sel_MASK 0x3000
#define csr_SequenceReg0b60s0_RANGE  15:0
#define csr_SequenceReg0b60s0_BITS   15:0
#define csr_SequenceReg0b60s0_MSB  15
#define csr_SequenceReg0b60s0_LSB  0
#define csr_SequenceReg0b60s0_MASK 0xffff
#define csr_SequenceReg0b145s1_RANGE  15:0
#define csr_SequenceReg0b145s1_BITS   15:0
#define csr_SequenceReg0b145s1_MSB  15
#define csr_SequenceReg0b145s1_LSB  0
#define csr_SequenceReg0b145s1_MASK 0xffff
#define csr_AcsmCsMapCtrl13_RANGE  14:0
#define csr_AcsmCsMapCtrl13_BITS   14:0
#define csr_AcsmCsMapCtrl13_MSB  14
#define csr_AcsmCsMapCtrl13_LSB  0
#define csr_AcsmCsMapCtrl13_MASK 0x7fff
#define csr_AcsmCsMap13_RANGE  7:0
#define csr_AcsmCsMap13_BITS   7:0
#define csr_AcsmCsMap13_MSB  7
#define csr_AcsmCsMap13_LSB  0
#define csr_AcsmCsMap13_MASK 0xff
#define csr_AcsmDestMap13_RANGE  11:8
#define csr_AcsmDestMap13_BITS   3:0
#define csr_AcsmDestMap13_MSB  11
#define csr_AcsmDestMap13_LSB  8
#define csr_AcsmDestMap13_MASK 0xf00
#define csr_AcsmOdtMap13_RANGE  14:12
#define csr_AcsmOdtMap13_BITS   2:0
#define csr_AcsmOdtMap13_MSB  14
#define csr_AcsmOdtMap13_LSB  12
#define csr_AcsmOdtMap13_MASK 0x7000
#define csr_AnibRcvPerfCtrEn3_RANGE  4:0
#define csr_AnibRcvPerfCtrEn3_BITS   4:0
#define csr_AnibRcvPerfCtrEn3_MSB  4
#define csr_AnibRcvPerfCtrEn3_LSB  0
#define csr_AnibRcvPerfCtrEn3_MASK 0x1f
#define csr_SequenceReg0b60s1_RANGE  15:0
#define csr_SequenceReg0b60s1_BITS   15:0
#define csr_SequenceReg0b60s1_MSB  15
#define csr_SequenceReg0b60s1_LSB  0
#define csr_SequenceReg0b60s1_MASK 0xffff
#define csr_SequenceReg0b145s2_RANGE  8:0
#define csr_SequenceReg0b145s2_BITS   8:0
#define csr_SequenceReg0b145s2_MSB  8
#define csr_SequenceReg0b145s2_LSB  0
#define csr_SequenceReg0b145s2_MASK 0x1ff
#define csr_AcsmCsMapCtrl14_RANGE  14:0
#define csr_AcsmCsMapCtrl14_BITS   14:0
#define csr_AcsmCsMapCtrl14_MSB  14
#define csr_AcsmCsMapCtrl14_LSB  0
#define csr_AcsmCsMapCtrl14_MASK 0x7fff
#define csr_AcsmCsMap14_RANGE  7:0
#define csr_AcsmCsMap14_BITS   7:0
#define csr_AcsmCsMap14_MSB  7
#define csr_AcsmCsMap14_LSB  0
#define csr_AcsmCsMap14_MASK 0xff
#define csr_AcsmDestMap14_RANGE  11:8
#define csr_AcsmDestMap14_BITS   3:0
#define csr_AcsmDestMap14_MSB  11
#define csr_AcsmDestMap14_LSB  8
#define csr_AcsmDestMap14_MASK 0xf00
#define csr_AcsmOdtMap14_RANGE  14:12
#define csr_AcsmOdtMap14_BITS   2:0
#define csr_AcsmOdtMap14_MSB  14
#define csr_AcsmOdtMap14_LSB  12
#define csr_AcsmOdtMap14_MASK 0x7000
#define csr_SequenceReg0b60s2_RANGE  8:0
#define csr_SequenceReg0b60s2_BITS   8:0
#define csr_SequenceReg0b60s2_MSB  8
#define csr_SequenceReg0b60s2_LSB  0
#define csr_SequenceReg0b60s2_MASK 0x1ff
#define csr_SequenceReg0b146s0_RANGE  15:0
#define csr_SequenceReg0b146s0_BITS   15:0
#define csr_SequenceReg0b146s0_MSB  15
#define csr_SequenceReg0b146s0_LSB  0
#define csr_SequenceReg0b146s0_MASK 0xffff
#define csr_AcsmCsMapCtrl15_RANGE  14:0
#define csr_AcsmCsMapCtrl15_BITS   14:0
#define csr_AcsmCsMapCtrl15_MSB  14
#define csr_AcsmCsMapCtrl15_LSB  0
#define csr_AcsmCsMapCtrl15_MASK 0x7fff
#define csr_AcsmCsMap15_RANGE  7:0
#define csr_AcsmCsMap15_BITS   7:0
#define csr_AcsmCsMap15_MSB  7
#define csr_AcsmCsMap15_LSB  0
#define csr_AcsmCsMap15_MASK 0xff
#define csr_AcsmDestMap15_RANGE  11:8
#define csr_AcsmDestMap15_BITS   3:0
#define csr_AcsmDestMap15_MSB  11
#define csr_AcsmDestMap15_LSB  8
#define csr_AcsmDestMap15_MASK 0xf00
#define csr_AcsmOdtMap15_RANGE  14:12
#define csr_AcsmOdtMap15_BITS   2:0
#define csr_AcsmOdtMap15_MSB  14
#define csr_AcsmOdtMap15_LSB  12
#define csr_AcsmOdtMap15_MASK 0x7000
#define csr_SequenceReg0b61s0_RANGE  15:0
#define csr_SequenceReg0b61s0_BITS   15:0
#define csr_SequenceReg0b61s0_MSB  15
#define csr_SequenceReg0b61s0_LSB  0
#define csr_SequenceReg0b61s0_MASK 0xffff
#define csr_SequenceReg0b146s1_RANGE  15:0
#define csr_SequenceReg0b146s1_BITS   15:0
#define csr_SequenceReg0b146s1_MSB  15
#define csr_SequenceReg0b146s1_LSB  0
#define csr_SequenceReg0b146s1_MASK 0xffff
#define csr_AcsmOdtCtrl0_RANGE  7:0
#define csr_AcsmOdtCtrl0_BITS   7:0
#define csr_AcsmOdtCtrl0_MSB  7
#define csr_AcsmOdtCtrl0_LSB  0
#define csr_AcsmOdtCtrl0_MASK 0xff
#define csr_AcsmOdtWrPatCs0_RANGE  3:0
#define csr_AcsmOdtWrPatCs0_BITS   3:0
#define csr_AcsmOdtWrPatCs0_MSB  3
#define csr_AcsmOdtWrPatCs0_LSB  0
#define csr_AcsmOdtWrPatCs0_MASK 0xf
#define csr_AcsmOdtRdPatCs0_RANGE  7:4
#define csr_AcsmOdtRdPatCs0_BITS   3:0
#define csr_AcsmOdtRdPatCs0_MSB  7
#define csr_AcsmOdtRdPatCs0_LSB  4
#define csr_AcsmOdtRdPatCs0_MASK 0xf0
#define csr_ATestMode2_RANGE  14:0
#define csr_ATestMode2_BITS   14:0
#define csr_ATestMode2_MSB  14
#define csr_ATestMode2_LSB  0
#define csr_ATestMode2_MASK 0x7fff
#define csr_Atsmenb_RANGE  0:0
#define csr_Atsmenb_BITS   0:0
#define csr_Atsmenb_MSB  0
#define csr_Atsmenb_LSB  0
#define csr_Atsmenb_MASK 0x1
#define csr_AtsmignFrst_RANGE  1:1
#define csr_AtsmignFrst_BITS   0:0
#define csr_AtsmignFrst_MSB  1
#define csr_AtsmignFrst_LSB  1
#define csr_AtsmignFrst_MASK 0x2
#define csr_AtsmOddPhase_RANGE  2:2
#define csr_AtsmOddPhase_BITS   0:0
#define csr_AtsmOddPhase_MSB  2
#define csr_AtsmOddPhase_LSB  2
#define csr_AtsmOddPhase_MASK 0x4
#define csr_AtsmMskBit_RANGE  6:3
#define csr_AtsmMskBit_BITS   3:0
#define csr_AtsmMskBit_MSB  6
#define csr_AtsmMskBit_LSB  3
#define csr_AtsmMskBit_MASK 0x78
#define csr_AtsmClrErrCnt_RANGE  7:7
#define csr_AtsmClrErrCnt_BITS   0:0
#define csr_AtsmClrErrCnt_MSB  7
#define csr_AtsmClrErrCnt_LSB  7
#define csr_AtsmClrErrCnt_MASK 0x80
#define csr_AtsmInhibDtsm_RANGE  11:8
#define csr_AtsmInhibDtsm_BITS   3:0
#define csr_AtsmInhibDtsm_MSB  11
#define csr_AtsmInhibDtsm_LSB  8
#define csr_AtsmInhibDtsm_MASK 0xf00
#define csr_Atsmstaticrxval_RANGE  12:12
#define csr_Atsmstaticrxval_BITS   0:0
#define csr_Atsmstaticrxval_MSB  12
#define csr_Atsmstaticrxval_LSB  12
#define csr_Atsmstaticrxval_MASK 0x1000
#define csr_Atsmstaticrxvalsel_RANGE  13:13
#define csr_Atsmstaticrxvalsel_BITS   0:0
#define csr_Atsmstaticrxvalsel_MSB  13
#define csr_Atsmstaticrxvalsel_LSB  13
#define csr_Atsmstaticrxvalsel_MASK 0x2000
#define csr_AtsmDisErrChk_RANGE  14:14
#define csr_AtsmDisErrChk_BITS   0:0
#define csr_AtsmDisErrChk_MSB  14
#define csr_AtsmDisErrChk_LSB  14
#define csr_AtsmDisErrChk_MASK 0x4000
#define csr_Ppgc2PrbsGenCtl_RANGE  6:0
#define csr_Ppgc2PrbsGenCtl_BITS   6:0
#define csr_Ppgc2PrbsGenCtl_MSB  6
#define csr_Ppgc2PrbsGenCtl_LSB  0
#define csr_Ppgc2PrbsGenCtl_MASK 0x7f
#define csr_Ppgc2Mode_RANGE  0:0
#define csr_Ppgc2Mode_BITS   0:0
#define csr_Ppgc2Mode_MSB  0
#define csr_Ppgc2Mode_LSB  0
#define csr_Ppgc2Mode_MASK 0x1
#define csr_Ppgc2DmMode_RANGE  1:1
#define csr_Ppgc2DmMode_BITS   0:0
#define csr_Ppgc2DmMode_MSB  1
#define csr_Ppgc2DmMode_LSB  1
#define csr_Ppgc2DmMode_MASK 0x2
#define csr_Ppgc2LdffMode_RANGE  2:2
#define csr_Ppgc2LdffMode_BITS   0:0
#define csr_Ppgc2LdffMode_MSB  2
#define csr_Ppgc2LdffMode_LSB  2
#define csr_Ppgc2LdffMode_MASK 0x4
#define csr_Ppgc2Sel23bPrbs_RANGE  3:3
#define csr_Ppgc2Sel23bPrbs_BITS   0:0
#define csr_Ppgc2Sel23bPrbs_MSB  3
#define csr_Ppgc2Sel23bPrbs_LSB  3
#define csr_Ppgc2Sel23bPrbs_MASK 0x8
#define csr_Ppgc2PatAdv_RANGE  5:4
#define csr_Ppgc2PatAdv_BITS   1:0
#define csr_Ppgc2PatAdv_MSB  5
#define csr_Ppgc2PatAdv_LSB  4
#define csr_Ppgc2PatAdv_MASK 0x30
#define csr_Ppgc2EnbPatStressMode_RANGE  6:6
#define csr_Ppgc2EnbPatStressMode_BITS   0:0
#define csr_Ppgc2EnbPatStressMode_MSB  6
#define csr_Ppgc2EnbPatStressMode_LSB  6
#define csr_Ppgc2EnbPatStressMode_MASK 0x40
#define csr_DfiHandshakeDelays0_RANGE  15:0
#define csr_DfiHandshakeDelays0_BITS   15:0
#define csr_DfiHandshakeDelays0_MSB  15
#define csr_DfiHandshakeDelays0_LSB  0
#define csr_DfiHandshakeDelays0_MASK 0xffff
#define csr_PhyUpdAckDelay0_RANGE  3:0
#define csr_PhyUpdAckDelay0_BITS   3:0
#define csr_PhyUpdAckDelay0_MSB  3
#define csr_PhyUpdAckDelay0_LSB  0
#define csr_PhyUpdAckDelay0_MASK 0xf
#define csr_PhyUpdReqDelay0_RANGE  7:4
#define csr_PhyUpdReqDelay0_BITS   3:0
#define csr_PhyUpdReqDelay0_MSB  7
#define csr_PhyUpdReqDelay0_LSB  4
#define csr_PhyUpdReqDelay0_MASK 0xf0
#define csr_CtrlUpdAckDelay0_RANGE  11:8
#define csr_CtrlUpdAckDelay0_BITS   3:0
#define csr_CtrlUpdAckDelay0_MSB  11
#define csr_CtrlUpdAckDelay0_LSB  8
#define csr_CtrlUpdAckDelay0_MASK 0xf00
#define csr_CtrlUpdReqDelay0_RANGE  15:12
#define csr_CtrlUpdReqDelay0_BITS   3:0
#define csr_CtrlUpdReqDelay0_MSB  15
#define csr_CtrlUpdReqDelay0_LSB  12
#define csr_CtrlUpdReqDelay0_MASK 0xf000
#define csr_Dtsmprbserrsetup_RANGE  5:0
#define csr_Dtsmprbserrsetup_BITS   5:0
#define csr_Dtsmprbserrsetup_MSB  5
#define csr_Dtsmprbserrsetup_LSB  0
#define csr_Dtsmprbserrsetup_MASK 0x3f
#define csr_Prbschken_RANGE  0:0
#define csr_Prbschken_BITS   0:0
#define csr_Prbschken_MSB  0
#define csr_Prbschken_LSB  0
#define csr_Prbschken_MASK 0x1
#define csr_Prbs7or15sel_RANGE  1:1
#define csr_Prbs7or15sel_BITS   0:0
#define csr_Prbs7or15sel_MSB  1
#define csr_Prbs7or15sel_LSB  1
#define csr_Prbs7or15sel_MASK 0x2
#define csr_Dtsmstaticrxval_RANGE  2:2
#define csr_Dtsmstaticrxval_BITS   0:0
#define csr_Dtsmstaticrxval_MSB  2
#define csr_Dtsmstaticrxval_LSB  2
#define csr_Dtsmstaticrxval_MASK 0x4
#define csr_Dtsmstaticrxvalsel_RANGE  3:3
#define csr_Dtsmstaticrxvalsel_BITS   0:0
#define csr_Dtsmstaticrxvalsel_MSB  3
#define csr_Dtsmstaticrxvalsel_LSB  3
#define csr_Dtsmstaticrxvalsel_MASK 0x8
#define csr_DtsmPrbssdrMode_RANGE  4:4
#define csr_DtsmPrbssdrMode_BITS   0:0
#define csr_DtsmPrbssdrMode_MSB  4
#define csr_DtsmPrbssdrMode_LSB  4
#define csr_DtsmPrbssdrMode_MASK 0x10
#define csr_DtsmPrbsChkMode_RANGE  5:5
#define csr_DtsmPrbsChkMode_BITS   0:0
#define csr_DtsmPrbsChkMode_MSB  5
#define csr_DtsmPrbsChkMode_LSB  5
#define csr_DtsmPrbsChkMode_MASK 0x20
#define csr_SequenceReg0b61s1_RANGE  15:0
#define csr_SequenceReg0b61s1_BITS   15:0
#define csr_SequenceReg0b61s1_MSB  15
#define csr_SequenceReg0b61s1_LSB  0
#define csr_SequenceReg0b61s1_MASK 0xffff
#define csr_SequenceReg0b146s2_RANGE  8:0
#define csr_SequenceReg0b146s2_BITS   8:0
#define csr_SequenceReg0b146s2_MSB  8
#define csr_SequenceReg0b146s2_LSB  0
#define csr_SequenceReg0b146s2_MASK 0x1ff
#define csr_AcsmOdtCtrl1_RANGE  7:0
#define csr_AcsmOdtCtrl1_BITS   7:0
#define csr_AcsmOdtCtrl1_MSB  7
#define csr_AcsmOdtCtrl1_LSB  0
#define csr_AcsmOdtCtrl1_MASK 0xff
#define csr_AcsmOdtWrPatCs1_RANGE  3:0
#define csr_AcsmOdtWrPatCs1_BITS   3:0
#define csr_AcsmOdtWrPatCs1_MSB  3
#define csr_AcsmOdtWrPatCs1_LSB  0
#define csr_AcsmOdtWrPatCs1_MASK 0xf
#define csr_AcsmOdtRdPatCs1_RANGE  7:4
#define csr_AcsmOdtRdPatCs1_BITS   3:0
#define csr_AcsmOdtRdPatCs1_MSB  7
#define csr_AcsmOdtRdPatCs1_LSB  4
#define csr_AcsmOdtRdPatCs1_MASK 0xf0
#define csr_ATestMode3_RANGE  3:0
#define csr_ATestMode3_BITS   3:0
#define csr_ATestMode3_MSB  3
#define csr_ATestMode3_LSB  0
#define csr_ATestMode3_MASK 0xf
#define csr_PrbsDdrModeToggle_RANGE  3:0
#define csr_PrbsDdrModeToggle_BITS   3:0
#define csr_PrbsDdrModeToggle_MSB  3
#define csr_PrbsDdrModeToggle_LSB  0
#define csr_PrbsDdrModeToggle_MASK 0xf
#define csr_Ppgc2PrbsGenStateLo_RANGE  15:0
#define csr_Ppgc2PrbsGenStateLo_BITS   15:0
#define csr_Ppgc2PrbsGenStateLo_MSB  15
#define csr_Ppgc2PrbsGenStateLo_LSB  0
#define csr_Ppgc2PrbsGenStateLo_MASK 0xffff
#define csr_DfiHandshakeDelays1_RANGE  15:0
#define csr_DfiHandshakeDelays1_BITS   15:0
#define csr_DfiHandshakeDelays1_MSB  15
#define csr_DfiHandshakeDelays1_LSB  0
#define csr_DfiHandshakeDelays1_MASK 0xffff
#define csr_PhyUpdAckDelay1_RANGE  3:0
#define csr_PhyUpdAckDelay1_BITS   3:0
#define csr_PhyUpdAckDelay1_MSB  3
#define csr_PhyUpdAckDelay1_LSB  0
#define csr_PhyUpdAckDelay1_MASK 0xf
#define csr_PhyUpdReqDelay1_RANGE  7:4
#define csr_PhyUpdReqDelay1_BITS   3:0
#define csr_PhyUpdReqDelay1_MSB  7
#define csr_PhyUpdReqDelay1_LSB  4
#define csr_PhyUpdReqDelay1_MASK 0xf0
#define csr_CtrlUpdAckDelay1_RANGE  11:8
#define csr_CtrlUpdAckDelay1_BITS   3:0
#define csr_CtrlUpdAckDelay1_MSB  11
#define csr_CtrlUpdAckDelay1_LSB  8
#define csr_CtrlUpdAckDelay1_MASK 0xf00
#define csr_CtrlUpdReqDelay1_RANGE  15:12
#define csr_CtrlUpdReqDelay1_BITS   3:0
#define csr_CtrlUpdReqDelay1_MSB  15
#define csr_CtrlUpdReqDelay1_LSB  12
#define csr_CtrlUpdReqDelay1_MASK 0xf000
#define csr_SequenceReg0b61s2_RANGE  8:0
#define csr_SequenceReg0b61s2_BITS   8:0
#define csr_SequenceReg0b61s2_MSB  8
#define csr_SequenceReg0b61s2_LSB  0
#define csr_SequenceReg0b61s2_MASK 0x1ff
#define csr_SequenceReg0b147s0_RANGE  15:0
#define csr_SequenceReg0b147s0_BITS   15:0
#define csr_SequenceReg0b147s0_MSB  15
#define csr_SequenceReg0b147s0_LSB  0
#define csr_SequenceReg0b147s0_MASK 0xffff
#define csr_AcsmOdtCtrl2_RANGE  7:0
#define csr_AcsmOdtCtrl2_BITS   7:0
#define csr_AcsmOdtCtrl2_MSB  7
#define csr_AcsmOdtCtrl2_LSB  0
#define csr_AcsmOdtCtrl2_MASK 0xff
#define csr_AcsmOdtWrPatCs2_RANGE  3:0
#define csr_AcsmOdtWrPatCs2_BITS   3:0
#define csr_AcsmOdtWrPatCs2_MSB  3
#define csr_AcsmOdtWrPatCs2_LSB  0
#define csr_AcsmOdtWrPatCs2_MASK 0xf
#define csr_AcsmOdtRdPatCs2_RANGE  7:4
#define csr_AcsmOdtRdPatCs2_BITS   3:0
#define csr_AcsmOdtRdPatCs2_MSB  7
#define csr_AcsmOdtRdPatCs2_LSB  4
#define csr_AcsmOdtRdPatCs2_MASK 0xf0
#define csr_APrbsOverride_RANGE  3:0
#define csr_APrbsOverride_BITS   3:0
#define csr_APrbsOverride_MSB  3
#define csr_APrbsOverride_LSB  0
#define csr_APrbsOverride_MASK 0xf
#define csr_Ppgc2PrbsGenStateHi_RANGE  6:0
#define csr_Ppgc2PrbsGenStateHi_BITS   6:0
#define csr_Ppgc2PrbsGenStateHi_MSB  6
#define csr_Ppgc2PrbsGenStateHi_LSB  0
#define csr_Ppgc2PrbsGenStateHi_MASK 0x7f
#define csr_SequenceReg0b62s0_RANGE  15:0
#define csr_SequenceReg0b62s0_BITS   15:0
#define csr_SequenceReg0b62s0_MSB  15
#define csr_SequenceReg0b62s0_LSB  0
#define csr_SequenceReg0b62s0_MASK 0xffff
#define csr_SequenceReg0b147s1_RANGE  15:0
#define csr_SequenceReg0b147s1_BITS   15:0
#define csr_SequenceReg0b147s1_MSB  15
#define csr_SequenceReg0b147s1_LSB  0
#define csr_SequenceReg0b147s1_MASK 0xffff
#define csr_LcdlDbgCntl_RANGE  15:0
#define csr_LcdlDbgCntl_BITS   15:0
#define csr_LcdlDbgCntl_MSB  15
#define csr_LcdlDbgCntl_LSB  0
#define csr_LcdlDbgCntl_MASK 0xffff
#define csr_LcdlFineOvrVal_RANGE  8:0
#define csr_LcdlFineOvrVal_BITS   8:0
#define csr_LcdlFineOvrVal_MSB  8
#define csr_LcdlFineOvrVal_LSB  0
#define csr_LcdlFineOvrVal_MASK 0x1ff
#define csr_LcdlFineOvr_RANGE  9:9
#define csr_LcdlFineOvr_BITS   0:0
#define csr_LcdlFineOvr_MSB  9
#define csr_LcdlFineOvr_LSB  9
#define csr_LcdlFineOvr_MASK 0x200
#define csr_LcdlFineSnap_RANGE  10:10
#define csr_LcdlFineSnap_BITS   0:0
#define csr_LcdlFineSnap_MSB  10
#define csr_LcdlFineSnap_LSB  10
#define csr_LcdlFineSnap_MASK 0x400
#define csr_LcdlTstEnable_RANGE  11:11
#define csr_LcdlTstEnable_BITS   0:0
#define csr_LcdlTstEnable_MSB  11
#define csr_LcdlTstEnable_LSB  11
#define csr_LcdlTstEnable_MASK 0x800
#define csr_LcdlStatusSel_RANGE  15:12
#define csr_LcdlStatusSel_BITS   3:0
#define csr_LcdlStatusSel_MSB  15
#define csr_LcdlStatusSel_LSB  12
#define csr_LcdlStatusSel_MASK 0xf000
#define csr_DxPhase1UI_RANGE  9:0
#define csr_DxPhase1UI_BITS   9:0
#define csr_DxPhase1UI_MSB  9
#define csr_DxPhase1UI_LSB  0
#define csr_DxPhase1UI_MASK 0x3ff
#define csr_AcsmOdtCtrl3_RANGE  7:0
#define csr_AcsmOdtCtrl3_BITS   7:0
#define csr_AcsmOdtCtrl3_MSB  7
#define csr_AcsmOdtCtrl3_LSB  0
#define csr_AcsmOdtCtrl3_MASK 0xff
#define csr_AcsmOdtWrPatCs3_RANGE  3:0
#define csr_AcsmOdtWrPatCs3_BITS   3:0
#define csr_AcsmOdtWrPatCs3_MSB  3
#define csr_AcsmOdtWrPatCs3_LSB  0
#define csr_AcsmOdtWrPatCs3_MASK 0xf
#define csr_AcsmOdtRdPatCs3_RANGE  7:4
#define csr_AcsmOdtRdPatCs3_BITS   3:0
#define csr_AcsmOdtRdPatCs3_MSB  7
#define csr_AcsmOdtRdPatCs3_LSB  4
#define csr_AcsmOdtRdPatCs3_MASK 0xf0
#define csr_Ppgc2PrbsChkStateLo_RANGE  15:0
#define csr_Ppgc2PrbsChkStateLo_BITS   15:0
#define csr_Ppgc2PrbsChkStateLo_MSB  15
#define csr_Ppgc2PrbsChkStateLo_LSB  0
#define csr_Ppgc2PrbsChkStateLo_MASK 0xffff
#define csr_SequenceReg0b62s1_RANGE  15:0
#define csr_SequenceReg0b62s1_BITS   15:0
#define csr_SequenceReg0b62s1_MSB  15
#define csr_SequenceReg0b62s1_LSB  0
#define csr_SequenceReg0b62s1_MASK 0xffff
#define csr_SequenceReg0b147s2_RANGE  8:0
#define csr_SequenceReg0b147s2_BITS   8:0
#define csr_SequenceReg0b147s2_MSB  8
#define csr_SequenceReg0b147s2_LSB  0
#define csr_SequenceReg0b147s2_MASK 0x1ff
#define csr_DxLcdlStatus_RANGE  13:0
#define csr_DxLcdlStatus_BITS   13:0
#define csr_DxLcdlStatus_MSB  13
#define csr_DxLcdlStatus_LSB  0
#define csr_DxLcdlStatus_MASK 0x3fff
#define csr_DxLcdlFineSnapVal_RANGE  9:0
#define csr_DxLcdlFineSnapVal_BITS   9:0
#define csr_DxLcdlFineSnapVal_MSB  9
#define csr_DxLcdlFineSnapVal_LSB  0
#define csr_DxLcdlFineSnapVal_MASK 0x3ff
#define csr_DxLcdlPhdSnapVal_RANGE  10:10
#define csr_DxLcdlPhdSnapVal_BITS   0:0
#define csr_DxLcdlPhdSnapVal_MSB  10
#define csr_DxLcdlPhdSnapVal_LSB  10
#define csr_DxLcdlPhdSnapVal_MASK 0x400
#define csr_DxLcdlStickyLock_RANGE  11:11
#define csr_DxLcdlStickyLock_BITS   0:0
#define csr_DxLcdlStickyLock_MSB  11
#define csr_DxLcdlStickyLock_LSB  11
#define csr_DxLcdlStickyLock_MASK 0x800
#define csr_DxLcdlStickyUnlock_RANGE  12:12
#define csr_DxLcdlStickyUnlock_BITS   0:0
#define csr_DxLcdlStickyUnlock_MSB  12
#define csr_DxLcdlStickyUnlock_LSB  12
#define csr_DxLcdlStickyUnlock_MASK 0x1000
#define csr_DxLcdlLiveLock_RANGE  13:13
#define csr_DxLcdlLiveLock_BITS   0:0
#define csr_DxLcdlLiveLock_MSB  13
#define csr_DxLcdlLiveLock_LSB  13
#define csr_DxLcdlLiveLock_MASK 0x2000
#define csr_AcLcdlStatus_RANGE  13:0
#define csr_AcLcdlStatus_BITS   13:0
#define csr_AcLcdlStatus_MSB  13
#define csr_AcLcdlStatus_LSB  0
#define csr_AcLcdlStatus_MASK 0x3fff
#define csr_AcLcdlFineSnapVal_RANGE  9:0
#define csr_AcLcdlFineSnapVal_BITS   9:0
#define csr_AcLcdlFineSnapVal_MSB  9
#define csr_AcLcdlFineSnapVal_LSB  0
#define csr_AcLcdlFineSnapVal_MASK 0x3ff
#define csr_AcLcdlPhdSnapVal_RANGE  10:10
#define csr_AcLcdlPhdSnapVal_BITS   0:0
#define csr_AcLcdlPhdSnapVal_MSB  10
#define csr_AcLcdlPhdSnapVal_LSB  10
#define csr_AcLcdlPhdSnapVal_MASK 0x400
#define csr_AcLcdlStickyLock_RANGE  11:11
#define csr_AcLcdlStickyLock_BITS   0:0
#define csr_AcLcdlStickyLock_MSB  11
#define csr_AcLcdlStickyLock_LSB  11
#define csr_AcLcdlStickyLock_MASK 0x800
#define csr_AcLcdlStickyUnlock_RANGE  12:12
#define csr_AcLcdlStickyUnlock_BITS   0:0
#define csr_AcLcdlStickyUnlock_MSB  12
#define csr_AcLcdlStickyUnlock_LSB  12
#define csr_AcLcdlStickyUnlock_MASK 0x1000
#define csr_AcLcdlLiveLock_RANGE  13:13
#define csr_AcLcdlLiveLock_BITS   0:0
#define csr_AcLcdlLiveLock_MSB  13
#define csr_AcLcdlLiveLock_LSB  13
#define csr_AcLcdlLiveLock_MASK 0x2000
#define csr_AcsmOdtCtrl4_RANGE  7:0
#define csr_AcsmOdtCtrl4_BITS   7:0
#define csr_AcsmOdtCtrl4_MSB  7
#define csr_AcsmOdtCtrl4_LSB  0
#define csr_AcsmOdtCtrl4_MASK 0xff
#define csr_AcsmOdtWrPatCs4_RANGE  3:0
#define csr_AcsmOdtWrPatCs4_BITS   3:0
#define csr_AcsmOdtWrPatCs4_MSB  3
#define csr_AcsmOdtWrPatCs4_LSB  0
#define csr_AcsmOdtWrPatCs4_MASK 0xf
#define csr_AcsmOdtRdPatCs4_RANGE  7:4
#define csr_AcsmOdtRdPatCs4_BITS   3:0
#define csr_AcsmOdtRdPatCs4_MSB  7
#define csr_AcsmOdtRdPatCs4_LSB  4
#define csr_AcsmOdtRdPatCs4_MASK 0xf0
#define csr_Ppgc2PrbsChkStateHi_RANGE  6:0
#define csr_Ppgc2PrbsChkStateHi_BITS   6:0
#define csr_Ppgc2PrbsChkStateHi_MSB  6
#define csr_Ppgc2PrbsChkStateHi_LSB  0
#define csr_Ppgc2PrbsChkStateHi_MASK 0x7f
#define csr_SequenceReg0b62s2_RANGE  8:0
#define csr_SequenceReg0b62s2_BITS   8:0
#define csr_SequenceReg0b62s2_MSB  8
#define csr_SequenceReg0b62s2_LSB  0
#define csr_SequenceReg0b62s2_MASK 0x1ff
#define csr_SequenceReg0b148s0_RANGE  15:0
#define csr_SequenceReg0b148s0_BITS   15:0
#define csr_SequenceReg0b148s0_MSB  15
#define csr_SequenceReg0b148s0_LSB  0
#define csr_SequenceReg0b148s0_MASK 0xffff
#define csr_DlyTestCntRingOscDblcdl0_RANGE  15:0
#define csr_DlyTestCntRingOscDblcdl0_BITS   15:0
#define csr_DlyTestCntRingOscDblcdl0_MSB  15
#define csr_DlyTestCntRingOscDblcdl0_LSB  0
#define csr_DlyTestCntRingOscDblcdl0_MASK 0xffff
#define csr_LcdlDbgCntl2_RANGE  12:0
#define csr_LcdlDbgCntl2_BITS   12:0
#define csr_LcdlDbgCntl2_MSB  12
#define csr_LcdlDbgCntl2_LSB  0
#define csr_LcdlDbgCntl2_MASK 0x1fff
#define csr_LcdlFineOvrVal10b_RANGE  9:0
#define csr_LcdlFineOvrVal10b_BITS   9:0
#define csr_LcdlFineOvrVal10b_MSB  9
#define csr_LcdlFineOvrVal10b_LSB  0
#define csr_LcdlFineOvrVal10b_MASK 0x3ff
#define csr_LcdlPh10b_RANGE  10:10
#define csr_LcdlPh10b_BITS   0:0
#define csr_LcdlPh10b_MSB  10
#define csr_LcdlPh10b_LSB  10
#define csr_LcdlPh10b_MASK 0x400
#define csr_LcdlFineSeed2OvrVal_RANGE  11:11
#define csr_LcdlFineSeed2OvrVal_BITS   0:0
#define csr_LcdlFineSeed2OvrVal_MSB  11
#define csr_LcdlFineSeed2OvrVal_LSB  11
#define csr_LcdlFineSeed2OvrVal_MASK 0x800
#define csr_LcdlTuStatusSel_RANGE  12:12
#define csr_LcdlTuStatusSel_BITS   0:0
#define csr_LcdlTuStatusSel_MSB  12
#define csr_LcdlTuStatusSel_LSB  12
#define csr_LcdlTuStatusSel_MASK 0x1000
#define csr_AcsmOdtCtrl5_RANGE  7:0
#define csr_AcsmOdtCtrl5_BITS   7:0
#define csr_AcsmOdtCtrl5_MSB  7
#define csr_AcsmOdtCtrl5_LSB  0
#define csr_AcsmOdtCtrl5_MASK 0xff
#define csr_AcsmOdtWrPatCs5_RANGE  3:0
#define csr_AcsmOdtWrPatCs5_BITS   3:0
#define csr_AcsmOdtWrPatCs5_MSB  3
#define csr_AcsmOdtWrPatCs5_LSB  0
#define csr_AcsmOdtWrPatCs5_MASK 0xf
#define csr_AcsmOdtRdPatCs5_RANGE  7:4
#define csr_AcsmOdtRdPatCs5_BITS   3:0
#define csr_AcsmOdtRdPatCs5_MSB  7
#define csr_AcsmOdtRdPatCs5_LSB  4
#define csr_AcsmOdtRdPatCs5_MASK 0xf0
#define csr_Ppgc2PrbsGenCtl1_RANGE  8:0
#define csr_Ppgc2PrbsGenCtl1_BITS   8:0
#define csr_Ppgc2PrbsGenCtl1_MSB  8
#define csr_Ppgc2PrbsGenCtl1_LSB  0
#define csr_Ppgc2PrbsGenCtl1_MASK 0x1ff
#define csr_Ppgc2ModeLane_RANGE  8:0
#define csr_Ppgc2ModeLane_BITS   8:0
#define csr_Ppgc2ModeLane_MSB  8
#define csr_Ppgc2ModeLane_LSB  0
#define csr_Ppgc2ModeLane_MASK 0x1ff
#define csr_SequenceReg0b63s0_RANGE  15:0
#define csr_SequenceReg0b63s0_BITS   15:0
#define csr_SequenceReg0b63s0_MSB  15
#define csr_SequenceReg0b63s0_LSB  0
#define csr_SequenceReg0b63s0_MASK 0xffff
#define csr_SequenceReg0b148s1_RANGE  15:0
#define csr_SequenceReg0b148s1_BITS   15:0
#define csr_SequenceReg0b148s1_MSB  15
#define csr_SequenceReg0b148s1_LSB  0
#define csr_SequenceReg0b148s1_MASK 0xffff
#define csr_DlyTestCntRingOscDblcdl1_RANGE  15:0
#define csr_DlyTestCntRingOscDblcdl1_BITS   15:0
#define csr_DlyTestCntRingOscDblcdl1_MSB  15
#define csr_DlyTestCntRingOscDblcdl1_LSB  0
#define csr_DlyTestCntRingOscDblcdl1_MASK 0xffff
#define csr_AcsmOdtCtrl6_RANGE  7:0
#define csr_AcsmOdtCtrl6_BITS   7:0
#define csr_AcsmOdtCtrl6_MSB  7
#define csr_AcsmOdtCtrl6_LSB  0
#define csr_AcsmOdtCtrl6_MASK 0xff
#define csr_AcsmOdtWrPatCs6_RANGE  3:0
#define csr_AcsmOdtWrPatCs6_BITS   3:0
#define csr_AcsmOdtWrPatCs6_MSB  3
#define csr_AcsmOdtWrPatCs6_LSB  0
#define csr_AcsmOdtWrPatCs6_MASK 0xf
#define csr_AcsmOdtRdPatCs6_RANGE  7:4
#define csr_AcsmOdtRdPatCs6_BITS   3:0
#define csr_AcsmOdtRdPatCs6_MSB  7
#define csr_AcsmOdtRdPatCs6_LSB  4
#define csr_AcsmOdtRdPatCs6_MASK 0xf0
#define csr_Ppgc2PrbsGenCtl2_RANGE  15:0
#define csr_Ppgc2PrbsGenCtl2_BITS   15:0
#define csr_Ppgc2PrbsGenCtl2_MSB  15
#define csr_Ppgc2PrbsGenCtl2_LSB  0
#define csr_Ppgc2PrbsGenCtl2_MASK 0xffff
#define csr_Ppgc2MskPeriodLim_RANGE  15:0
#define csr_Ppgc2MskPeriodLim_BITS   15:0
#define csr_Ppgc2MskPeriodLim_MSB  15
#define csr_Ppgc2MskPeriodLim_LSB  0
#define csr_Ppgc2MskPeriodLim_MASK 0xffff
#define csr_PpgcGenOutputInvertMode_RANGE  8:0
#define csr_PpgcGenOutputInvertMode_BITS   8:0
#define csr_PpgcGenOutputInvertMode_MSB  8
#define csr_PpgcGenOutputInvertMode_LSB  0
#define csr_PpgcGenOutputInvertMode_MASK 0x1ff
#define csr_SequenceReg0b63s1_RANGE  15:0
#define csr_SequenceReg0b63s1_BITS   15:0
#define csr_SequenceReg0b63s1_MSB  15
#define csr_SequenceReg0b63s1_LSB  0
#define csr_SequenceReg0b63s1_MASK 0xffff
#define csr_SequenceReg0b148s2_RANGE  8:0
#define csr_SequenceReg0b148s2_BITS   8:0
#define csr_SequenceReg0b148s2_MSB  8
#define csr_SequenceReg0b148s2_LSB  0
#define csr_SequenceReg0b148s2_MASK 0x1ff
#define csr_SequencerOverride_RANGE  10:0
#define csr_SequencerOverride_BITS   10:0
#define csr_SequencerOverride_MSB  10
#define csr_SequencerOverride_LSB  0
#define csr_SequencerOverride_MASK 0x7ff
#define csr_ForceSeq0BDfiFreq_RANGE  4:0
#define csr_ForceSeq0BDfiFreq_BITS   4:0
#define csr_ForceSeq0BDfiFreq_MSB  4
#define csr_ForceSeq0BDfiFreq_LSB  0
#define csr_ForceSeq0BDfiFreq_MASK 0x1f
#define csr_ForceSeq0BStart_RANGE  5:5
#define csr_ForceSeq0BStart_BITS   0:0
#define csr_ForceSeq0BStart_MSB  5
#define csr_ForceSeq0BStart_LSB  5
#define csr_ForceSeq0BStart_MASK 0x20
#define csr_ForceSeq0BStop_RANGE  6:6
#define csr_ForceSeq0BStop_BITS   0:0
#define csr_ForceSeq0BStop_MSB  6
#define csr_ForceSeq0BStop_LSB  6
#define csr_ForceSeq0BStop_MASK 0x40
#define csr_BlockSeq0BRequests_RANGE  7:7
#define csr_BlockSeq0BRequests_BITS   0:0
#define csr_BlockSeq0BRequests_MSB  7
#define csr_BlockSeq0BRequests_LSB  7
#define csr_BlockSeq0BRequests_MASK 0x80
#define csr_BlockSeq0BAck_RANGE  8:8
#define csr_BlockSeq0BAck_BITS   0:0
#define csr_BlockSeq0BAck_MSB  8
#define csr_BlockSeq0BAck_LSB  8
#define csr_BlockSeq0BAck_MASK 0x100
#define csr_DisableTerminateFlag_RANGE  9:9
#define csr_DisableTerminateFlag_BITS   0:0
#define csr_DisableTerminateFlag_MSB  9
#define csr_DisableTerminateFlag_LSB  9
#define csr_DisableTerminateFlag_MASK 0x200
#define csr_SelectDFIFreqToGPRMux_RANGE  10:10
#define csr_SelectDFIFreqToGPRMux_BITS   0:0
#define csr_SelectDFIFreqToGPRMux_MSB  10
#define csr_SelectDFIFreqToGPRMux_LSB  10
#define csr_SelectDFIFreqToGPRMux_MASK 0x400
#define csr_DlyTestCntRingOscDblcdl2_RANGE  15:0
#define csr_DlyTestCntRingOscDblcdl2_BITS   15:0
#define csr_DlyTestCntRingOscDblcdl2_MSB  15
#define csr_DlyTestCntRingOscDblcdl2_LSB  0
#define csr_DlyTestCntRingOscDblcdl2_MASK 0xffff
#define csr_AcsmOdtCtrl7_RANGE  7:0
#define csr_AcsmOdtCtrl7_BITS   7:0
#define csr_AcsmOdtCtrl7_MSB  7
#define csr_AcsmOdtCtrl7_LSB  0
#define csr_AcsmOdtCtrl7_MASK 0xff
#define csr_AcsmOdtWrPatCs7_RANGE  3:0
#define csr_AcsmOdtWrPatCs7_BITS   3:0
#define csr_AcsmOdtWrPatCs7_MSB  3
#define csr_AcsmOdtWrPatCs7_LSB  0
#define csr_AcsmOdtWrPatCs7_MASK 0xf
#define csr_AcsmOdtRdPatCs7_RANGE  7:4
#define csr_AcsmOdtRdPatCs7_BITS   3:0
#define csr_AcsmOdtRdPatCs7_MSB  7
#define csr_AcsmOdtRdPatCs7_LSB  4
#define csr_AcsmOdtRdPatCs7_MASK 0xf0
#define csr_AnibClockAssignment_RANGE  13:0
#define csr_AnibClockAssignment_BITS   13:0
#define csr_AnibClockAssignment_MSB  13
#define csr_AnibClockAssignment_LSB  0
#define csr_AnibClockAssignment_MASK 0x3fff
#define csr_PpgcChkOutputInvertMode_RANGE  8:0
#define csr_PpgcChkOutputInvertMode_BITS   8:0
#define csr_PpgcChkOutputInvertMode_MSB  8
#define csr_PpgcChkOutputInvertMode_LSB  0
#define csr_PpgcChkOutputInvertMode_MASK 0x1ff
#define csr_SequenceReg0b63s2_RANGE  8:0
#define csr_SequenceReg0b63s2_BITS   8:0
#define csr_SequenceReg0b63s2_MSB  8
#define csr_SequenceReg0b63s2_LSB  0
#define csr_SequenceReg0b63s2_MASK 0x1ff
#define csr_SequenceReg0b149s0_RANGE  15:0
#define csr_SequenceReg0b149s0_BITS   15:0
#define csr_SequenceReg0b149s0_MSB  15
#define csr_SequenceReg0b149s0_LSB  0
#define csr_SequenceReg0b149s0_MASK 0xffff
#define csr_DlyTestCntRingOscDblcdl3_RANGE  15:0
#define csr_DlyTestCntRingOscDblcdl3_BITS   15:0
#define csr_DlyTestCntRingOscDblcdl3_MSB  15
#define csr_DlyTestCntRingOscDblcdl3_LSB  0
#define csr_DlyTestCntRingOscDblcdl3_MASK 0xffff
#define csr_AcsmOdtCtrl8_RANGE  15:0
#define csr_AcsmOdtCtrl8_BITS   15:0
#define csr_AcsmOdtCtrl8_MSB  15
#define csr_AcsmOdtCtrl8_LSB  0
#define csr_AcsmOdtCtrl8_MASK 0xffff
#define csr_AcsmOdtWrDurCtrl_RANGE  3:0
#define csr_AcsmOdtWrDurCtrl_BITS   3:0
#define csr_AcsmOdtWrDurCtrl_MSB  3
#define csr_AcsmOdtWrDurCtrl_LSB  0
#define csr_AcsmOdtWrDurCtrl_MASK 0xf
#define csr_AcsmOdtRdDurCtrl_RANGE  7:4
#define csr_AcsmOdtRdDurCtrl_BITS   3:0
#define csr_AcsmOdtRdDurCtrl_MSB  7
#define csr_AcsmOdtRdDurCtrl_LSB  4
#define csr_AcsmOdtRdDurCtrl_MASK 0xf0
#define csr_AcsmOdtWrStrtCtrl_RANGE  11:8
#define csr_AcsmOdtWrStrtCtrl_BITS   3:0
#define csr_AcsmOdtWrStrtCtrl_MSB  11
#define csr_AcsmOdtWrStrtCtrl_LSB  8
#define csr_AcsmOdtWrStrtCtrl_MASK 0xf00
#define csr_AcsmOdtRdStrtCtrl_RANGE  15:12
#define csr_AcsmOdtRdStrtCtrl_BITS   3:0
#define csr_AcsmOdtRdStrtCtrl_MSB  15
#define csr_AcsmOdtRdStrtCtrl_LSB  12
#define csr_AcsmOdtRdStrtCtrl_MASK 0xf000
#define csr_AcLcdlMasDis_RANGE  13:0
#define csr_AcLcdlMasDis_BITS   13:0
#define csr_AcLcdlMasDis_MSB  13
#define csr_AcLcdlMasDis_LSB  0
#define csr_AcLcdlMasDis_MASK 0x3fff
#define csr_SequenceReg0b64s0_RANGE  15:0
#define csr_SequenceReg0b64s0_BITS   15:0
#define csr_SequenceReg0b64s0_MSB  15
#define csr_SequenceReg0b64s0_LSB  0
#define csr_SequenceReg0b64s0_MASK 0xffff
#define csr_SequenceReg0b149s1_RANGE  15:0
#define csr_SequenceReg0b149s1_BITS   15:0
#define csr_SequenceReg0b149s1_MSB  15
#define csr_SequenceReg0b149s1_LSB  0
#define csr_SequenceReg0b149s1_MASK 0xffff
#define csr_DlyTestCntRingOscDblcdl4_RANGE  15:0
#define csr_DlyTestCntRingOscDblcdl4_BITS   15:0
#define csr_DlyTestCntRingOscDblcdl4_MSB  15
#define csr_DlyTestCntRingOscDblcdl4_LSB  0
#define csr_DlyTestCntRingOscDblcdl4_MASK 0xffff
#define csr_AcsmCtrl16_RANGE  15:0
#define csr_AcsmCtrl16_BITS   15:0
#define csr_AcsmCtrl16_MSB  15
#define csr_AcsmCtrl16_LSB  0
#define csr_AcsmCtrl16_MASK 0xffff
#define csr_AcsmDdrAdrUp_RANGE  3:0
#define csr_AcsmDdrAdrUp_BITS   3:0
#define csr_AcsmDdrAdrUp_MSB  3
#define csr_AcsmDdrAdrUp_LSB  0
#define csr_AcsmDdrAdrUp_MASK 0xf
#define csr_AcsmHighAddr_RANGE  4:4
#define csr_AcsmHighAddr_BITS   0:0
#define csr_AcsmHighAddr_MSB  4
#define csr_AcsmHighAddr_LSB  4
#define csr_AcsmHighAddr_MASK 0x10
#define csr_AcsmAdr13PlugHole_RANGE  5:5
#define csr_AcsmAdr13PlugHole_BITS   0:0
#define csr_AcsmAdr13PlugHole_MSB  5
#define csr_AcsmAdr13PlugHole_LSB  5
#define csr_AcsmAdr13PlugHole_MASK 0x20
#define csr_AcsmCtrl16Rsvd_RANGE  6:6
#define csr_AcsmCtrl16Rsvd_BITS   0:0
#define csr_AcsmCtrl16Rsvd_MSB  6
#define csr_AcsmCtrl16Rsvd_LSB  6
#define csr_AcsmCtrl16Rsvd_MASK 0x40
#define csr_AcsmWrtLvlOdtCtrl_RANGE  7:7
#define csr_AcsmWrtLvlOdtCtrl_BITS   0:0
#define csr_AcsmWrtLvlOdtCtrl_MSB  7
#define csr_AcsmWrtLvlOdtCtrl_LSB  7
#define csr_AcsmWrtLvlOdtCtrl_MASK 0x80
#define csr_AcsmWrtLvlOdt_RANGE  11:8
#define csr_AcsmWrtLvlOdt_BITS   3:0
#define csr_AcsmWrtLvlOdt_MSB  11
#define csr_AcsmWrtLvlOdt_LSB  8
#define csr_AcsmWrtLvlOdt_MASK 0xf00
#define csr_Acsm2TGrpInhibit_RANGE  15:12
#define csr_Acsm2TGrpInhibit_BITS   3:0
#define csr_Acsm2TGrpInhibit_MSB  15
#define csr_Acsm2TGrpInhibit_LSB  12
#define csr_Acsm2TGrpInhibit_MASK 0xf000
#define csr_Ppgc2GenOutputInvertMode_RANGE  8:0
#define csr_Ppgc2GenOutputInvertMode_BITS   8:0
#define csr_Ppgc2GenOutputInvertMode_MSB  8
#define csr_Ppgc2GenOutputInvertMode_LSB  0
#define csr_Ppgc2GenOutputInvertMode_MASK 0x1ff
#define csr_AcClkLcdlControl_RANGE  7:0
#define csr_AcClkLcdlControl_BITS   7:0
#define csr_AcClkLcdlControl_MSB  7
#define csr_AcClkLcdlControl_LSB  0
#define csr_AcClkLcdlControl_MASK 0xff
#define csr_AcLcdlRampByp_RANGE  0:0
#define csr_AcLcdlRampByp_BITS   0:0
#define csr_AcLcdlRampByp_MSB  0
#define csr_AcLcdlRampByp_LSB  0
#define csr_AcLcdlRampByp_MASK 0x1
#define csr_AcLcdlPhaseOvr_RANGE  1:1
#define csr_AcLcdlPhaseOvr_BITS   0:0
#define csr_AcLcdlPhaseOvr_MSB  1
#define csr_AcLcdlPhaseOvr_LSB  1
#define csr_AcLcdlPhaseOvr_MASK 0x2
#define csr_AcLcdlMasDllGainTv6_RANGE  2:2
#define csr_AcLcdlMasDllGainTv6_BITS   0:0
#define csr_AcLcdlMasDllGainTv6_MSB  2
#define csr_AcLcdlMasDllGainTv6_LSB  2
#define csr_AcLcdlMasDllGainTv6_MASK 0x4
#define csr_AcLcdlMDllGainTrk_RANGE  3:3
#define csr_AcLcdlMDllGainTrk_BITS   0:0
#define csr_AcLcdlMDllGainTrk_MSB  3
#define csr_AcLcdlMDllGainTrk_LSB  3
#define csr_AcLcdlMDllGainTrk_MASK 0x8
#define csr_MDllGainTrk_RANGE  7:4
#define csr_MDllGainTrk_BITS   3:0
#define csr_MDllGainTrk_MSB  7
#define csr_MDllGainTrk_LSB  4
#define csr_MDllGainTrk_MASK 0xf0
#define csr_SequenceReg0b64s1_RANGE  15:0
#define csr_SequenceReg0b64s1_BITS   15:0
#define csr_SequenceReg0b64s1_MSB  15
#define csr_SequenceReg0b64s1_LSB  0
#define csr_SequenceReg0b64s1_MASK 0xffff
#define csr_SequenceReg0b149s2_RANGE  8:0
#define csr_SequenceReg0b149s2_BITS   8:0
#define csr_SequenceReg0b149s2_MSB  8
#define csr_SequenceReg0b149s2_LSB  0
#define csr_SequenceReg0b149s2_MASK 0x1ff
#define csr_LowSpeedClockStopVal_RANGE  0:0
#define csr_LowSpeedClockStopVal_BITS   0:0
#define csr_LowSpeedClockStopVal_MSB  0
#define csr_LowSpeedClockStopVal_LSB  0
#define csr_LowSpeedClockStopVal_MASK 0x1
#define csr_DlyTestCntRingOscDblcdl5_RANGE  15:0
#define csr_DlyTestCntRingOscDblcdl5_BITS   15:0
#define csr_DlyTestCntRingOscDblcdl5_MSB  15
#define csr_DlyTestCntRingOscDblcdl5_LSB  0
#define csr_DlyTestCntRingOscDblcdl5_MASK 0xffff
#define csr_Ppgc2ChkOutputInvertMode_RANGE  8:0
#define csr_Ppgc2ChkOutputInvertMode_BITS   8:0
#define csr_Ppgc2ChkOutputInvertMode_MSB  8
#define csr_Ppgc2ChkOutputInvertMode_LSB  0
#define csr_Ppgc2ChkOutputInvertMode_MASK 0x1ff
#define csr_AcClkDLLControl_RANGE  13:0
#define csr_AcClkDLLControl_BITS   13:0
#define csr_AcClkDLLControl_MSB  13
#define csr_AcClkDLLControl_LSB  0
#define csr_AcClkDLLControl_MASK 0x3fff
#define csr_AcLcdlUpdInterval_RANGE  11:0
#define csr_AcLcdlUpdInterval_BITS   11:0
#define csr_AcLcdlUpdInterval_MSB  11
#define csr_AcLcdlUpdInterval_LSB  0
#define csr_AcLcdlUpdInterval_MASK 0xfff
#define csr_AcLcdlStepInterval_RANGE  13:12
#define csr_AcLcdlStepInterval_BITS   1:0
#define csr_AcLcdlStepInterval_MSB  13
#define csr_AcLcdlStepInterval_LSB  12
#define csr_AcLcdlStepInterval_MASK 0x3000
#define csr_SequenceReg0b64s2_RANGE  8:0
#define csr_SequenceReg0b64s2_BITS   8:0
#define csr_SequenceReg0b64s2_MSB  8
#define csr_SequenceReg0b64s2_LSB  0
#define csr_SequenceReg0b64s2_MASK 0x1ff
#define csr_SequenceReg0b150s0_RANGE  15:0
#define csr_SequenceReg0b150s0_BITS   15:0
#define csr_SequenceReg0b150s0_MSB  15
#define csr_SequenceReg0b150s0_LSB  0
#define csr_SequenceReg0b150s0_MASK 0xffff
#define csr_DlyTestCntRingOscDblcdl6_RANGE  15:0
#define csr_DlyTestCntRingOscDblcdl6_BITS   15:0
#define csr_DlyTestCntRingOscDblcdl6_MSB  15
#define csr_DlyTestCntRingOscDblcdl6_LSB  0
#define csr_DlyTestCntRingOscDblcdl6_MASK 0xffff
#define csr_LcdlDbgCntl3_RANGE  2:0
#define csr_LcdlDbgCntl3_BITS   2:0
#define csr_LcdlDbgCntl3_MSB  2
#define csr_LcdlDbgCntl3_LSB  0
#define csr_LcdlDbgCntl3_MASK 0x7
#define csr_StickyUnlockThreshold_RANGE  2:0
#define csr_StickyUnlockThreshold_BITS   2:0
#define csr_StickyUnlockThreshold_MSB  2
#define csr_StickyUnlockThreshold_LSB  0
#define csr_StickyUnlockThreshold_MASK 0x7
#define csr_AcsmCtrl18_RANGE  1:0
#define csr_AcsmCtrl18_BITS   1:0
#define csr_AcsmCtrl18_MSB  1
#define csr_AcsmCtrl18_LSB  0
#define csr_AcsmCtrl18_MASK 0x3
#define csr_AcsmLocalDone_RANGE  0:0
#define csr_AcsmLocalDone_BITS   0:0
#define csr_AcsmLocalDone_MSB  0
#define csr_AcsmLocalDone_LSB  0
#define csr_AcsmLocalDone_MASK 0x1
#define csr_AcsmStopOnErrAsrtd_RANGE  1:1
#define csr_AcsmStopOnErrAsrtd_BITS   0:0
#define csr_AcsmStopOnErrAsrtd_MSB  1
#define csr_AcsmStopOnErrAsrtd_LSB  1
#define csr_AcsmStopOnErrAsrtd_MASK 0x2
#define csr_SequenceReg0b65s0_RANGE  15:0
#define csr_SequenceReg0b65s0_BITS   15:0
#define csr_SequenceReg0b65s0_MSB  15
#define csr_SequenceReg0b65s0_LSB  0
#define csr_SequenceReg0b65s0_MASK 0xffff
#define csr_SequenceReg0b150s1_RANGE  15:0
#define csr_SequenceReg0b150s1_BITS   15:0
#define csr_SequenceReg0b150s1_MSB  15
#define csr_SequenceReg0b150s1_LSB  0
#define csr_SequenceReg0b150s1_MASK 0xffff
#define csr_DlyTestCntRingOscDblcdl7_RANGE  15:0
#define csr_DlyTestCntRingOscDblcdl7_BITS   15:0
#define csr_DlyTestCntRingOscDblcdl7_MSB  15
#define csr_DlyTestCntRingOscDblcdl7_LSB  0
#define csr_DlyTestCntRingOscDblcdl7_MASK 0xffff
#define csr_AcsmCtrl19_RANGE  2:0
#define csr_AcsmCtrl19_BITS   2:0
#define csr_AcsmCtrl19_MSB  2
#define csr_AcsmCtrl19_LSB  0
#define csr_AcsmCtrl19_MASK 0x7
#define csr_AcsmVisSel_RANGE  2:0
#define csr_AcsmVisSel_BITS   2:0
#define csr_AcsmVisSel_MSB  2
#define csr_AcsmVisSel_LSB  0
#define csr_AcsmVisSel_MASK 0x7
#define csr_CUSTPHYREV_RANGE  5:0
#define csr_CUSTPHYREV_BITS   5:0
#define csr_CUSTPHYREV_MSB  5
#define csr_CUSTPHYREV_LSB  0
#define csr_CUSTPHYREV_MASK 0x3f
#define csr_SequenceReg0b65s1_RANGE  15:0
#define csr_SequenceReg0b65s1_BITS   15:0
#define csr_SequenceReg0b65s1_MSB  15
#define csr_SequenceReg0b65s1_LSB  0
#define csr_SequenceReg0b65s1_MASK 0xffff
#define csr_SequenceReg0b150s2_RANGE  8:0
#define csr_SequenceReg0b150s2_BITS   8:0
#define csr_SequenceReg0b150s2_MSB  8
#define csr_SequenceReg0b150s2_LSB  0
#define csr_SequenceReg0b150s2_MASK 0x1ff
#define csr_DlyTestCntRingOscDblcdl8_RANGE  15:0
#define csr_DlyTestCntRingOscDblcdl8_BITS   15:0
#define csr_DlyTestCntRingOscDblcdl8_MSB  15
#define csr_DlyTestCntRingOscDblcdl8_LSB  0
#define csr_DlyTestCntRingOscDblcdl8_MASK 0xffff
#define csr_AcsmCtrl20_RANGE  15:0
#define csr_AcsmCtrl20_BITS   15:0
#define csr_AcsmCtrl20_MSB  15
#define csr_AcsmCtrl20_LSB  0
#define csr_AcsmCtrl20_MASK 0xffff
#define csr_AcsmVisVal_RANGE  15:0
#define csr_AcsmVisVal_BITS   15:0
#define csr_AcsmVisVal_MSB  15
#define csr_AcsmVisVal_LSB  0
#define csr_AcsmVisVal_MASK 0xffff
#define csr_CUSTPUBREV_RANGE  5:0
#define csr_CUSTPUBREV_BITS   5:0
#define csr_CUSTPUBREV_MSB  5
#define csr_CUSTPUBREV_LSB  0
#define csr_CUSTPUBREV_MASK 0x3f
#define csr_CUSTPHYREV_RANGE  5:0
#define csr_CUSTPHYREV_BITS   5:0
#define csr_CUSTPHYREV_MSB  5
#define csr_CUSTPHYREV_LSB  0
#define csr_CUSTPHYREV_MASK 0x3f
#define csr_SequenceReg0b65s2_RANGE  8:0
#define csr_SequenceReg0b65s2_BITS   8:0
#define csr_SequenceReg0b65s2_MSB  8
#define csr_SequenceReg0b65s2_LSB  0
#define csr_SequenceReg0b65s2_MASK 0x1ff
#define csr_SequenceReg0b151s0_RANGE  15:0
#define csr_SequenceReg0b151s0_BITS   15:0
#define csr_SequenceReg0b151s0_MSB  15
#define csr_SequenceReg0b151s0_LSB  0
#define csr_SequenceReg0b151s0_MASK 0xffff
#define csr_DlyTestCntRingOscDblcdl9_RANGE  15:0
#define csr_DlyTestCntRingOscDblcdl9_BITS   15:0
#define csr_DlyTestCntRingOscDblcdl9_MSB  15
#define csr_DlyTestCntRingOscDblcdl9_LSB  0
#define csr_DlyTestCntRingOscDblcdl9_MASK 0xffff
#define csr_AcsmCtrl21_RANGE  11:0
#define csr_AcsmCtrl21_BITS   11:0
#define csr_AcsmCtrl21_MSB  11
#define csr_AcsmCtrl21_LSB  0
#define csr_AcsmCtrl21_MASK 0xfff
#define csr_AcsmMapDimmCs0_RANGE  2:0
#define csr_AcsmMapDimmCs0_BITS   2:0
#define csr_AcsmMapDimmCs0_MSB  2
#define csr_AcsmMapDimmCs0_LSB  0
#define csr_AcsmMapDimmCs0_MASK 0x7
#define csr_AcsmMapDimmCs1_RANGE  5:3
#define csr_AcsmMapDimmCs1_BITS   2:0
#define csr_AcsmMapDimmCs1_MSB  5
#define csr_AcsmMapDimmCs1_LSB  3
#define csr_AcsmMapDimmCs1_MASK 0x38
#define csr_AcsmMapDimmCs2_RANGE  8:6
#define csr_AcsmMapDimmCs2_BITS   2:0
#define csr_AcsmMapDimmCs2_MSB  8
#define csr_AcsmMapDimmCs2_LSB  6
#define csr_AcsmMapDimmCs2_MASK 0x1c0
#define csr_AcsmMapDimmCs3_RANGE  11:9
#define csr_AcsmMapDimmCs3_BITS   2:0
#define csr_AcsmMapDimmCs3_MSB  11
#define csr_AcsmMapDimmCs3_LSB  9
#define csr_AcsmMapDimmCs3_MASK 0xe00
#define csr_PUBREV_RANGE  15:0
#define csr_PUBREV_BITS   15:0
#define csr_PUBREV_MSB  15
#define csr_PUBREV_LSB  0
#define csr_PUBREV_MASK 0xffff
#define csr_PUBMNR_RANGE  3:0
#define csr_PUBMNR_BITS   3:0
#define csr_PUBMNR_MSB  3
#define csr_PUBMNR_LSB  0
#define csr_PUBMNR_MASK 0xf
#define csr_PUBMDR_RANGE  7:4
#define csr_PUBMDR_BITS   3:0
#define csr_PUBMDR_MSB  7
#define csr_PUBMDR_LSB  4
#define csr_PUBMDR_MASK 0xf0
#define csr_PUBMJR_RANGE  15:8
#define csr_PUBMJR_BITS   7:0
#define csr_PUBMJR_MSB  15
#define csr_PUBMJR_LSB  8
#define csr_PUBMJR_MASK 0xff00
#define csr_PHYREV_RANGE  15:0
#define csr_PHYREV_BITS   15:0
#define csr_PHYREV_MSB  15
#define csr_PHYREV_LSB  0
#define csr_PHYREV_MASK 0xffff
#define csr_SequenceReg0b66s0_RANGE  15:0
#define csr_SequenceReg0b66s0_BITS   15:0
#define csr_SequenceReg0b66s0_MSB  15
#define csr_SequenceReg0b66s0_LSB  0
#define csr_SequenceReg0b66s0_MASK 0xffff
#define csr_SequenceReg0b151s1_RANGE  15:0
#define csr_SequenceReg0b151s1_BITS   15:0
#define csr_SequenceReg0b151s1_MSB  15
#define csr_SequenceReg0b151s1_LSB  0
#define csr_SequenceReg0b151s1_MASK 0xffff
#define csr_LP3ExitSeq0BStartVector_RANGE  7:0
#define csr_LP3ExitSeq0BStartVector_BITS   7:0
#define csr_LP3ExitSeq0BStartVector_MSB  7
#define csr_LP3ExitSeq0BStartVector_LSB  0
#define csr_LP3ExitSeq0BStartVector_MASK 0xff
#define csr_LP3ExitSeq0BStartVecPllEnabled_RANGE  3:0
#define csr_LP3ExitSeq0BStartVecPllEnabled_BITS   3:0
#define csr_LP3ExitSeq0BStartVecPllEnabled_MSB  3
#define csr_LP3ExitSeq0BStartVecPllEnabled_LSB  0
#define csr_LP3ExitSeq0BStartVecPllEnabled_MASK 0xf
#define csr_LP3ExitSeq0BStartVecPllBypassed_RANGE  7:4
#define csr_LP3ExitSeq0BStartVecPllBypassed_BITS   3:0
#define csr_LP3ExitSeq0BStartVecPllBypassed_MSB  7
#define csr_LP3ExitSeq0BStartVecPllBypassed_LSB  4
#define csr_LP3ExitSeq0BStartVecPllBypassed_MASK 0xf0
#define csr_DlyTestCntRingOscDblcdl10_RANGE  15:0
#define csr_DlyTestCntRingOscDblcdl10_BITS   15:0
#define csr_DlyTestCntRingOscDblcdl10_MSB  15
#define csr_DlyTestCntRingOscDblcdl10_LSB  0
#define csr_DlyTestCntRingOscDblcdl10_MASK 0xffff
#define csr_AcsmCtrl22_RANGE  11:0
#define csr_AcsmCtrl22_BITS   11:0
#define csr_AcsmCtrl22_MSB  11
#define csr_AcsmCtrl22_LSB  0
#define csr_AcsmCtrl22_MASK 0xfff
#define csr_AcsmMapDimmCs4_RANGE  2:0
#define csr_AcsmMapDimmCs4_BITS   2:0
#define csr_AcsmMapDimmCs4_MSB  2
#define csr_AcsmMapDimmCs4_LSB  0
#define csr_AcsmMapDimmCs4_MASK 0x7
#define csr_AcsmMapDimmCs5_RANGE  5:3
#define csr_AcsmMapDimmCs5_BITS   2:0
#define csr_AcsmMapDimmCs5_MSB  5
#define csr_AcsmMapDimmCs5_LSB  3
#define csr_AcsmMapDimmCs5_MASK 0x38
#define csr_AcsmMapDimmCs6_RANGE  8:6
#define csr_AcsmMapDimmCs6_BITS   2:0
#define csr_AcsmMapDimmCs6_MSB  8
#define csr_AcsmMapDimmCs6_LSB  6
#define csr_AcsmMapDimmCs6_MASK 0x1c0
#define csr_AcsmMapDimmCs7_RANGE  11:9
#define csr_AcsmMapDimmCs7_BITS   2:0
#define csr_AcsmMapDimmCs7_MSB  11
#define csr_AcsmMapDimmCs7_LSB  9
#define csr_AcsmMapDimmCs7_MASK 0xe00
#define csr_PUBVAR_RANGE  15:0
#define csr_PUBVAR_BITS   15:0
#define csr_PUBVAR_MSB  15
#define csr_PUBVAR_LSB  0
#define csr_PUBVAR_MASK 0xffff
#define csr_SequenceReg0b66s1_RANGE  15:0
#define csr_SequenceReg0b66s1_BITS   15:0
#define csr_SequenceReg0b66s1_MSB  15
#define csr_SequenceReg0b66s1_LSB  0
#define csr_SequenceReg0b66s1_MASK 0xffff
#define csr_SequenceReg0b151s2_RANGE  8:0
#define csr_SequenceReg0b151s2_BITS   8:0
#define csr_SequenceReg0b151s2_MSB  8
#define csr_SequenceReg0b151s2_LSB  0
#define csr_SequenceReg0b151s2_MASK 0x1ff
#define csr_DfiFreqXlat0_RANGE  15:0
#define csr_DfiFreqXlat0_BITS   15:0
#define csr_DfiFreqXlat0_MSB  15
#define csr_DfiFreqXlat0_LSB  0
#define csr_DfiFreqXlat0_MASK 0xffff
#define csr_DfiFreqXlatVal0_RANGE  3:0
#define csr_DfiFreqXlatVal0_BITS   3:0
#define csr_DfiFreqXlatVal0_MSB  3
#define csr_DfiFreqXlatVal0_LSB  0
#define csr_DfiFreqXlatVal0_MASK 0xf
#define csr_DfiFreqXlatVal1_RANGE  7:4
#define csr_DfiFreqXlatVal1_BITS   3:0
#define csr_DfiFreqXlatVal1_MSB  7
#define csr_DfiFreqXlatVal1_LSB  4
#define csr_DfiFreqXlatVal1_MASK 0xf0
#define csr_DfiFreqXlatVal2_RANGE  11:8
#define csr_DfiFreqXlatVal2_BITS   3:0
#define csr_DfiFreqXlatVal2_MSB  11
#define csr_DfiFreqXlatVal2_LSB  8
#define csr_DfiFreqXlatVal2_MASK 0xf00
#define csr_DfiFreqXlatVal3_RANGE  15:12
#define csr_DfiFreqXlatVal3_BITS   3:0
#define csr_DfiFreqXlatVal3_MSB  15
#define csr_DfiFreqXlatVal3_LSB  12
#define csr_DfiFreqXlatVal3_MASK 0xf000
#define csr_DlyTestCntRingOscDblcdl11_RANGE  15:0
#define csr_DlyTestCntRingOscDblcdl11_BITS   15:0
#define csr_DlyTestCntRingOscDblcdl11_MSB  15
#define csr_DlyTestCntRingOscDblcdl11_LSB  0
#define csr_DlyTestCntRingOscDblcdl11_MASK 0xffff
#define csr_AcsmCtrl0_RANGE  15:0
#define csr_AcsmCtrl0_BITS   15:0
#define csr_AcsmCtrl0_MSB  15
#define csr_AcsmCtrl0_LSB  0
#define csr_AcsmCtrl0_MASK 0xffff
#define csr_AcsmRsvdCtrl00_RANGE  0:0
#define csr_AcsmRsvdCtrl00_BITS   0:0
#define csr_AcsmRsvdCtrl00_MSB  0
#define csr_AcsmRsvdCtrl00_LSB  0
#define csr_AcsmRsvdCtrl00_MASK 0x1
#define csr_AcsmDynBLMode_RANGE  1:1
#define csr_AcsmDynBLMode_BITS   0:0
#define csr_AcsmDynBLMode_MSB  1
#define csr_AcsmDynBLMode_LSB  1
#define csr_AcsmDynBLMode_MASK 0x2
#define csr_AcsmBurstLen_RANGE  2:2
#define csr_AcsmBurstLen_BITS   0:0
#define csr_AcsmBurstLen_MSB  2
#define csr_AcsmBurstLen_LSB  2
#define csr_AcsmBurstLen_MASK 0x4
#define csr_AcsmInfLoop_RANGE  3:3
#define csr_AcsmInfLoop_BITS   0:0
#define csr_AcsmInfLoop_MSB  3
#define csr_AcsmInfLoop_LSB  3
#define csr_AcsmInfLoop_MASK 0x8
#define csr_AcsmRxvalMode_RANGE  4:4
#define csr_AcsmRxvalMode_BITS   0:0
#define csr_AcsmRxvalMode_MSB  4
#define csr_AcsmRxvalMode_LSB  4
#define csr_AcsmRxvalMode_MASK 0x10
#define csr_AcsmReserved5_RANGE  5:5
#define csr_AcsmReserved5_BITS   0:0
#define csr_AcsmReserved5_MSB  5
#define csr_AcsmReserved5_LSB  5
#define csr_AcsmReserved5_MASK 0x20
#define csr_Acsm2TMode_RANGE  6:6
#define csr_Acsm2TMode_BITS   0:0
#define csr_Acsm2TMode_MSB  6
#define csr_Acsm2TMode_LSB  6
#define csr_Acsm2TMode_MASK 0x40
#define csr_AcsmReserved7_RANGE  7:7
#define csr_AcsmReserved7_BITS   0:0
#define csr_AcsmReserved7_MSB  7
#define csr_AcsmReserved7_LSB  7
#define csr_AcsmReserved7_MASK 0x80
#define csr_AcsmGateDdrCmd_RANGE  8:8
#define csr_AcsmGateDdrCmd_BITS   0:0
#define csr_AcsmGateDdrCmd_MSB  8
#define csr_AcsmGateDdrCmd_LSB  8
#define csr_AcsmGateDdrCmd_MASK 0x100
#define csr_AcsmGeardownMode_RANGE  9:9
#define csr_AcsmGeardownMode_BITS   0:0
#define csr_AcsmGeardownMode_MSB  9
#define csr_AcsmGeardownMode_LSB  9
#define csr_AcsmGeardownMode_MASK 0x200
#define csr_AcsmGeardownPhase_RANGE  10:10
#define csr_AcsmGeardownPhase_BITS   0:0
#define csr_AcsmGeardownPhase_MSB  10
#define csr_AcsmGeardownPhase_LSB  10
#define csr_AcsmGeardownPhase_MASK 0x400
#define csr_AcsmGeardownSync_RANGE  11:11
#define csr_AcsmGeardownSync_BITS   0:0
#define csr_AcsmGeardownSync_MSB  11
#define csr_AcsmGeardownSync_LSB  11
#define csr_AcsmGeardownSync_MASK 0x800
#define csr_AcsmCaPrbsMode_RANGE  12:12
#define csr_AcsmCaPrbsMode_BITS   0:0
#define csr_AcsmCaPrbsMode_MSB  12
#define csr_AcsmCaPrbsMode_LSB  12
#define csr_AcsmCaPrbsMode_MASK 0x1000
#define csr_AcsmGateRxFifoWrite_RANGE  13:13
#define csr_AcsmGateRxFifoWrite_BITS   0:0
#define csr_AcsmGateRxFifoWrite_MSB  13
#define csr_AcsmGateRxFifoWrite_LSB  13
#define csr_AcsmGateRxFifoWrite_MASK 0x2000
#define csr_AcsmParMode_RANGE  14:14
#define csr_AcsmParMode_BITS   0:0
#define csr_AcsmParMode_MSB  14
#define csr_AcsmParMode_LSB  14
#define csr_AcsmParMode_MASK 0x4000
#define csr_AcsmTdsMode_RANGE  15:15
#define csr_AcsmTdsMode_BITS   0:0
#define csr_AcsmTdsMode_MSB  15
#define csr_AcsmTdsMode_LSB  15
#define csr_AcsmTdsMode_MASK 0x8000
#define csr_LnTgSelForceTg0_RANGE  0:0
#define csr_LnTgSelForceTg0_BITS   0:0
#define csr_LnTgSelForceTg0_MSB  0
#define csr_LnTgSelForceTg0_LSB  0
#define csr_LnTgSelForceTg0_MASK 0x1
#define csr_SequenceReg0b66s2_RANGE  8:0
#define csr_SequenceReg0b66s2_BITS   8:0
#define csr_SequenceReg0b66s2_MSB  8
#define csr_SequenceReg0b66s2_LSB  0
#define csr_SequenceReg0b66s2_MASK 0x1ff
#define csr_SequenceReg0b152s0_RANGE  15:0
#define csr_SequenceReg0b152s0_BITS   15:0
#define csr_SequenceReg0b152s0_MSB  15
#define csr_SequenceReg0b152s0_LSB  0
#define csr_SequenceReg0b152s0_MASK 0xffff
#define csr_DfiFreqXlat1_RANGE  15:0
#define csr_DfiFreqXlat1_BITS   15:0
#define csr_DfiFreqXlat1_MSB  15
#define csr_DfiFreqXlat1_LSB  0
#define csr_DfiFreqXlat1_MASK 0xffff
#define csr_DfiFreqXlatVal4_RANGE  3:0
#define csr_DfiFreqXlatVal4_BITS   3:0
#define csr_DfiFreqXlatVal4_MSB  3
#define csr_DfiFreqXlatVal4_LSB  0
#define csr_DfiFreqXlatVal4_MASK 0xf
#define csr_DfiFreqXlatVal5_RANGE  7:4
#define csr_DfiFreqXlatVal5_BITS   3:0
#define csr_DfiFreqXlatVal5_MSB  7
#define csr_DfiFreqXlatVal5_LSB  4
#define csr_DfiFreqXlatVal5_MASK 0xf0
#define csr_DfiFreqXlatVal6_RANGE  11:8
#define csr_DfiFreqXlatVal6_BITS   3:0
#define csr_DfiFreqXlatVal6_MSB  11
#define csr_DfiFreqXlatVal6_LSB  8
#define csr_DfiFreqXlatVal6_MASK 0xf00
#define csr_DfiFreqXlatVal7_RANGE  15:12
#define csr_DfiFreqXlatVal7_BITS   3:0
#define csr_DfiFreqXlatVal7_MSB  15
#define csr_DfiFreqXlatVal7_LSB  12
#define csr_DfiFreqXlatVal7_MASK 0xf000
#define csr_DlyTestCntRingOscDblcdl12_RANGE  15:0
#define csr_DlyTestCntRingOscDblcdl12_BITS   15:0
#define csr_DlyTestCntRingOscDblcdl12_MSB  15
#define csr_DlyTestCntRingOscDblcdl12_LSB  0
#define csr_DlyTestCntRingOscDblcdl12_MASK 0xffff
#define csr_AcsmCtrl1_RANGE  15:0
#define csr_AcsmCtrl1_BITS   15:0
#define csr_AcsmCtrl1_MSB  15
#define csr_AcsmCtrl1_LSB  0
#define csr_AcsmCtrl1_MASK 0xffff
#define csr_AcsmRepCnt_RANGE  15:0
#define csr_AcsmRepCnt_BITS   15:0
#define csr_AcsmRepCnt_MSB  15
#define csr_AcsmRepCnt_LSB  0
#define csr_AcsmRepCnt_MASK 0xffff
#define csr_SequenceReg0b67s0_RANGE  15:0
#define csr_SequenceReg0b67s0_BITS   15:0
#define csr_SequenceReg0b67s0_MSB  15
#define csr_SequenceReg0b67s0_LSB  0
#define csr_SequenceReg0b67s0_MASK 0xffff
#define csr_SequenceReg0b152s1_RANGE  15:0
#define csr_SequenceReg0b152s1_BITS   15:0
#define csr_SequenceReg0b152s1_MSB  15
#define csr_SequenceReg0b152s1_LSB  0
#define csr_SequenceReg0b152s1_MASK 0xffff
#define csr_DfiFreqXlat2_RANGE  15:0
#define csr_DfiFreqXlat2_BITS   15:0
#define csr_DfiFreqXlat2_MSB  15
#define csr_DfiFreqXlat2_LSB  0
#define csr_DfiFreqXlat2_MASK 0xffff
#define csr_DfiFreqXlatVal8_RANGE  3:0
#define csr_DfiFreqXlatVal8_BITS   3:0
#define csr_DfiFreqXlatVal8_MSB  3
#define csr_DfiFreqXlatVal8_LSB  0
#define csr_DfiFreqXlatVal8_MASK 0xf
#define csr_DfiFreqXlatVal9_RANGE  7:4
#define csr_DfiFreqXlatVal9_BITS   3:0
#define csr_DfiFreqXlatVal9_MSB  7
#define csr_DfiFreqXlatVal9_LSB  4
#define csr_DfiFreqXlatVal9_MASK 0xf0
#define csr_DfiFreqXlatVal10_RANGE  11:8
#define csr_DfiFreqXlatVal10_BITS   3:0
#define csr_DfiFreqXlatVal10_MSB  11
#define csr_DfiFreqXlatVal10_LSB  8
#define csr_DfiFreqXlatVal10_MASK 0xf00
#define csr_DfiFreqXlatVal11_RANGE  15:12
#define csr_DfiFreqXlatVal11_BITS   3:0
#define csr_DfiFreqXlatVal11_MSB  15
#define csr_DfiFreqXlatVal11_LSB  12
#define csr_DfiFreqXlatVal11_MASK 0xf000
#define csr_DlyTestCntRingOscDblcdl13_RANGE  15:0
#define csr_DlyTestCntRingOscDblcdl13_BITS   15:0
#define csr_DlyTestCntRingOscDblcdl13_MSB  15
#define csr_DlyTestCntRingOscDblcdl13_LSB  0
#define csr_DlyTestCntRingOscDblcdl13_MASK 0xffff
#define csr_AcsmCtrl2_RANGE  4:0
#define csr_AcsmCtrl2_BITS   4:0
#define csr_AcsmCtrl2_MSB  4
#define csr_AcsmCtrl2_LSB  0
#define csr_AcsmCtrl2_MASK 0x1f
#define csr_AcsmStartPtr_RANGE  4:0
#define csr_AcsmStartPtr_BITS   4:0
#define csr_AcsmStartPtr_MSB  4
#define csr_AcsmStartPtr_LSB  0
#define csr_AcsmStartPtr_MASK 0x1f
#define csr_SequenceReg0b67s1_RANGE  15:0
#define csr_SequenceReg0b67s1_BITS   15:0
#define csr_SequenceReg0b67s1_MSB  15
#define csr_SequenceReg0b67s1_LSB  0
#define csr_SequenceReg0b67s1_MASK 0xffff
#define csr_SequenceReg0b152s2_RANGE  8:0
#define csr_SequenceReg0b152s2_BITS   8:0
#define csr_SequenceReg0b152s2_MSB  8
#define csr_SequenceReg0b152s2_LSB  0
#define csr_SequenceReg0b152s2_MASK 0x1ff
#define csr_DfiFreqXlat3_RANGE  15:0
#define csr_DfiFreqXlat3_BITS   15:0
#define csr_DfiFreqXlat3_MSB  15
#define csr_DfiFreqXlat3_LSB  0
#define csr_DfiFreqXlat3_MASK 0xffff
#define csr_DfiFreqXlatVal12_RANGE  3:0
#define csr_DfiFreqXlatVal12_BITS   3:0
#define csr_DfiFreqXlatVal12_MSB  3
#define csr_DfiFreqXlatVal12_LSB  0
#define csr_DfiFreqXlatVal12_MASK 0xf
#define csr_DfiFreqXlatVal13_RANGE  7:4
#define csr_DfiFreqXlatVal13_BITS   3:0
#define csr_DfiFreqXlatVal13_MSB  7
#define csr_DfiFreqXlatVal13_LSB  4
#define csr_DfiFreqXlatVal13_MASK 0xf0
#define csr_DfiFreqXlatVal14_RANGE  11:8
#define csr_DfiFreqXlatVal14_BITS   3:0
#define csr_DfiFreqXlatVal14_MSB  11
#define csr_DfiFreqXlatVal14_LSB  8
#define csr_DfiFreqXlatVal14_MASK 0xf00
#define csr_DfiFreqXlatVal15_RANGE  15:12
#define csr_DfiFreqXlatVal15_BITS   3:0
#define csr_DfiFreqXlatVal15_MSB  15
#define csr_DfiFreqXlatVal15_LSB  12
#define csr_DfiFreqXlatVal15_MASK 0xf000
#define csr_DlyTestCntRingOscDblcdl14_RANGE  15:0
#define csr_DlyTestCntRingOscDblcdl14_BITS   15:0
#define csr_DlyTestCntRingOscDblcdl14_MSB  15
#define csr_DlyTestCntRingOscDblcdl14_LSB  0
#define csr_DlyTestCntRingOscDblcdl14_MASK 0xffff
#define csr_AcsmCtrl3_RANGE  4:0
#define csr_AcsmCtrl3_BITS   4:0
#define csr_AcsmCtrl3_MSB  4
#define csr_AcsmCtrl3_LSB  0
#define csr_AcsmCtrl3_MASK 0x1f
#define csr_AcsmLoopPtr_RANGE  4:0
#define csr_AcsmLoopPtr_BITS   4:0
#define csr_AcsmLoopPtr_MSB  4
#define csr_AcsmLoopPtr_LSB  0
#define csr_AcsmLoopPtr_MASK 0x1f
#define csr_SequenceReg0b67s2_RANGE  8:0
#define csr_SequenceReg0b67s2_BITS   8:0
#define csr_SequenceReg0b67s2_MSB  8
#define csr_SequenceReg0b67s2_LSB  0
#define csr_SequenceReg0b67s2_MASK 0x1ff
#define csr_SequenceReg0b153s0_RANGE  15:0
#define csr_SequenceReg0b153s0_BITS   15:0
#define csr_SequenceReg0b153s0_MSB  15
#define csr_SequenceReg0b153s0_LSB  0
#define csr_SequenceReg0b153s0_MASK 0xffff
#define csr_DfiFreqXlat4_RANGE  15:0
#define csr_DfiFreqXlat4_BITS   15:0
#define csr_DfiFreqXlat4_MSB  15
#define csr_DfiFreqXlat4_LSB  0
#define csr_DfiFreqXlat4_MASK 0xffff
#define csr_DfiFreqXlatVal16_RANGE  3:0
#define csr_DfiFreqXlatVal16_BITS   3:0
#define csr_DfiFreqXlatVal16_MSB  3
#define csr_DfiFreqXlatVal16_LSB  0
#define csr_DfiFreqXlatVal16_MASK 0xf
#define csr_DfiFreqXlatVal17_RANGE  7:4
#define csr_DfiFreqXlatVal17_BITS   3:0
#define csr_DfiFreqXlatVal17_MSB  7
#define csr_DfiFreqXlatVal17_LSB  4
#define csr_DfiFreqXlatVal17_MASK 0xf0
#define csr_DfiFreqXlatVal18_RANGE  11:8
#define csr_DfiFreqXlatVal18_BITS   3:0
#define csr_DfiFreqXlatVal18_MSB  11
#define csr_DfiFreqXlatVal18_LSB  8
#define csr_DfiFreqXlatVal18_MASK 0xf00
#define csr_DfiFreqXlatVal19_RANGE  15:12
#define csr_DfiFreqXlatVal19_BITS   3:0
#define csr_DfiFreqXlatVal19_MSB  15
#define csr_DfiFreqXlatVal19_LSB  12
#define csr_DfiFreqXlatVal19_MASK 0xf000
#define csr_DlyTestCntRingOscDblcdl15_RANGE  15:0
#define csr_DlyTestCntRingOscDblcdl15_BITS   15:0
#define csr_DlyTestCntRingOscDblcdl15_MSB  15
#define csr_DlyTestCntRingOscDblcdl15_LSB  0
#define csr_DlyTestCntRingOscDblcdl15_MASK 0xffff
#define csr_AcsmCtrl4_RANGE  4:0
#define csr_AcsmCtrl4_BITS   4:0
#define csr_AcsmCtrl4_MSB  4
#define csr_AcsmCtrl4_LSB  0
#define csr_AcsmCtrl4_MASK 0x1f
#define csr_AcsmEndPtr_RANGE  4:0
#define csr_AcsmEndPtr_BITS   4:0
#define csr_AcsmEndPtr_MSB  4
#define csr_AcsmEndPtr_LSB  0
#define csr_AcsmEndPtr_MASK 0x1f
#define csr_SequenceReg0b68s0_RANGE  15:0
#define csr_SequenceReg0b68s0_BITS   15:0
#define csr_SequenceReg0b68s0_MSB  15
#define csr_SequenceReg0b68s0_LSB  0
#define csr_SequenceReg0b68s0_MASK 0xffff
#define csr_SequenceReg0b153s1_RANGE  15:0
#define csr_SequenceReg0b153s1_BITS   15:0
#define csr_SequenceReg0b153s1_MSB  15
#define csr_SequenceReg0b153s1_LSB  0
#define csr_SequenceReg0b153s1_MASK 0xffff
#define csr_DfiFreqXlat5_RANGE  15:0
#define csr_DfiFreqXlat5_BITS   15:0
#define csr_DfiFreqXlat5_MSB  15
#define csr_DfiFreqXlat5_LSB  0
#define csr_DfiFreqXlat5_MASK 0xffff
#define csr_DfiFreqXlatVal20_RANGE  3:0
#define csr_DfiFreqXlatVal20_BITS   3:0
#define csr_DfiFreqXlatVal20_MSB  3
#define csr_DfiFreqXlatVal20_LSB  0
#define csr_DfiFreqXlatVal20_MASK 0xf
#define csr_DfiFreqXlatVal21_RANGE  7:4
#define csr_DfiFreqXlatVal21_BITS   3:0
#define csr_DfiFreqXlatVal21_MSB  7
#define csr_DfiFreqXlatVal21_LSB  4
#define csr_DfiFreqXlatVal21_MASK 0xf0
#define csr_DfiFreqXlatVal22_RANGE  11:8
#define csr_DfiFreqXlatVal22_BITS   3:0
#define csr_DfiFreqXlatVal22_MSB  11
#define csr_DfiFreqXlatVal22_LSB  8
#define csr_DfiFreqXlatVal22_MASK 0xf00
#define csr_DfiFreqXlatVal23_RANGE  15:12
#define csr_DfiFreqXlatVal23_BITS   3:0
#define csr_DfiFreqXlatVal23_MSB  15
#define csr_DfiFreqXlatVal23_LSB  12
#define csr_DfiFreqXlatVal23_MASK 0xf000
#define csr_DlyTestCntRingOscDblcdl16_RANGE  15:0
#define csr_DlyTestCntRingOscDblcdl16_BITS   15:0
#define csr_DlyTestCntRingOscDblcdl16_MSB  15
#define csr_DlyTestCntRingOscDblcdl16_LSB  0
#define csr_DlyTestCntRingOscDblcdl16_MASK 0xffff
#define csr_AcsmCtrl5_RANGE  13:0
#define csr_AcsmCtrl5_BITS   13:0
#define csr_AcsmCtrl5_MSB  13
#define csr_AcsmCtrl5_LSB  0
#define csr_AcsmCtrl5_MASK 0x3fff
#define csr_AcsmMxRdLat_RANGE  7:0
#define csr_AcsmMxRdLat_BITS   7:0
#define csr_AcsmMxRdLat_MSB  7
#define csr_AcsmMxRdLat_LSB  0
#define csr_AcsmMxRdLat_MASK 0xff
#define csr_AcsmRCasLat_RANGE  13:8
#define csr_AcsmRCasLat_BITS   5:0
#define csr_AcsmRCasLat_MSB  13
#define csr_AcsmRCasLat_LSB  8
#define csr_AcsmRCasLat_MASK 0x3f00
#define csr_SequenceReg0b68s1_RANGE  15:0
#define csr_SequenceReg0b68s1_BITS   15:0
#define csr_SequenceReg0b68s1_MSB  15
#define csr_SequenceReg0b68s1_LSB  0
#define csr_SequenceReg0b68s1_MASK 0xffff
#define csr_SequenceReg0b153s2_RANGE  8:0
#define csr_SequenceReg0b153s2_BITS   8:0
#define csr_SequenceReg0b153s2_MSB  8
#define csr_SequenceReg0b153s2_LSB  0
#define csr_SequenceReg0b153s2_MASK 0x1ff
#define csr_DfiFreqXlat6_RANGE  15:0
#define csr_DfiFreqXlat6_BITS   15:0
#define csr_DfiFreqXlat6_MSB  15
#define csr_DfiFreqXlat6_LSB  0
#define csr_DfiFreqXlat6_MASK 0xffff
#define csr_DfiFreqXlatVal24_RANGE  3:0
#define csr_DfiFreqXlatVal24_BITS   3:0
#define csr_DfiFreqXlatVal24_MSB  3
#define csr_DfiFreqXlatVal24_LSB  0
#define csr_DfiFreqXlatVal24_MASK 0xf
#define csr_DfiFreqXlatVal25_RANGE  7:4
#define csr_DfiFreqXlatVal25_BITS   3:0
#define csr_DfiFreqXlatVal25_MSB  7
#define csr_DfiFreqXlatVal25_LSB  4
#define csr_DfiFreqXlatVal25_MASK 0xf0
#define csr_DfiFreqXlatVal26_RANGE  11:8
#define csr_DfiFreqXlatVal26_BITS   3:0
#define csr_DfiFreqXlatVal26_MSB  11
#define csr_DfiFreqXlatVal26_LSB  8
#define csr_DfiFreqXlatVal26_MASK 0xf00
#define csr_DfiFreqXlatVal27_RANGE  15:12
#define csr_DfiFreqXlatVal27_BITS   3:0
#define csr_DfiFreqXlatVal27_MSB  15
#define csr_DfiFreqXlatVal27_LSB  12
#define csr_DfiFreqXlatVal27_MASK 0xf000
#define csr_DlyTestCntRingOscDblcdl17_RANGE  15:0
#define csr_DlyTestCntRingOscDblcdl17_BITS   15:0
#define csr_DlyTestCntRingOscDblcdl17_MSB  15
#define csr_DlyTestCntRingOscDblcdl17_LSB  0
#define csr_DlyTestCntRingOscDblcdl17_MASK 0xffff
#define csr_AcsmCtrl6_RANGE  10:0
#define csr_AcsmCtrl6_BITS   10:0
#define csr_AcsmCtrl6_MSB  10
#define csr_AcsmCtrl6_LSB  0
#define csr_AcsmCtrl6_MASK 0x7ff
#define csr_AcsmWCasLat_RANGE  5:0
#define csr_AcsmWCasLat_BITS   5:0
#define csr_AcsmWCasLat_MSB  5
#define csr_AcsmWCasLat_LSB  0
#define csr_AcsmWCasLat_MASK 0x3f
#define csr_AcsmWrRsvd_RANGE  7:6
#define csr_AcsmWrRsvd_BITS   1:0
#define csr_AcsmWrRsvd_MSB  7
#define csr_AcsmWrRsvd_LSB  6
#define csr_AcsmWrRsvd_MASK 0xc0
#define csr_AcsmWrDatLat_RANGE  10:8
#define csr_AcsmWrDatLat_BITS   2:0
#define csr_AcsmWrDatLat_MSB  10
#define csr_AcsmWrDatLat_LSB  8
#define csr_AcsmWrDatLat_MASK 0x700
#define csr_SequenceReg0b68s2_RANGE  8:0
#define csr_SequenceReg0b68s2_BITS   8:0
#define csr_SequenceReg0b68s2_MSB  8
#define csr_SequenceReg0b68s2_LSB  0
#define csr_SequenceReg0b68s2_MASK 0x1ff
#define csr_SequenceReg0b154s0_RANGE  15:0
#define csr_SequenceReg0b154s0_BITS   15:0
#define csr_SequenceReg0b154s0_MSB  15
#define csr_SequenceReg0b154s0_LSB  0
#define csr_SequenceReg0b154s0_MASK 0xffff
#define csr_DfiFreqXlat7_RANGE  15:0
#define csr_DfiFreqXlat7_BITS   15:0
#define csr_DfiFreqXlat7_MSB  15
#define csr_DfiFreqXlat7_LSB  0
#define csr_DfiFreqXlat7_MASK 0xffff
#define csr_DfiFreqXlatVal28_RANGE  3:0
#define csr_DfiFreqXlatVal28_BITS   3:0
#define csr_DfiFreqXlatVal28_MSB  3
#define csr_DfiFreqXlatVal28_LSB  0
#define csr_DfiFreqXlatVal28_MASK 0xf
#define csr_DfiFreqXlatVal29_RANGE  7:4
#define csr_DfiFreqXlatVal29_BITS   3:0
#define csr_DfiFreqXlatVal29_MSB  7
#define csr_DfiFreqXlatVal29_LSB  4
#define csr_DfiFreqXlatVal29_MASK 0xf0
#define csr_DfiFreqXlatVal30_RANGE  11:8
#define csr_DfiFreqXlatVal30_BITS   3:0
#define csr_DfiFreqXlatVal30_MSB  11
#define csr_DfiFreqXlatVal30_LSB  8
#define csr_DfiFreqXlatVal30_MASK 0xf00
#define csr_DfiFreqXlatVal31_RANGE  15:12
#define csr_DfiFreqXlatVal31_BITS   3:0
#define csr_DfiFreqXlatVal31_MSB  15
#define csr_DfiFreqXlatVal31_LSB  12
#define csr_DfiFreqXlatVal31_MASK 0xf000
#define csr_DlyTestCntRingOscDblcdl18_RANGE  15:0
#define csr_DlyTestCntRingOscDblcdl18_BITS   15:0
#define csr_DlyTestCntRingOscDblcdl18_MSB  15
#define csr_DlyTestCntRingOscDblcdl18_LSB  0
#define csr_DlyTestCntRingOscDblcdl18_MASK 0xffff
#define csr_AcsmCtrl7_RANGE  15:0
#define csr_AcsmCtrl7_BITS   15:0
#define csr_AcsmCtrl7_MSB  15
#define csr_AcsmCtrl7_LSB  0
#define csr_AcsmCtrl7_MASK 0xffff
#define csr_AcsmRasPCfg_RANGE  15:0
#define csr_AcsmRasPCfg_BITS   15:0
#define csr_AcsmRasPCfg_MSB  15
#define csr_AcsmRasPCfg_LSB  0
#define csr_AcsmRasPCfg_MASK 0xffff
#define csr_SequenceReg0b69s0_RANGE  15:0
#define csr_SequenceReg0b69s0_BITS   15:0
#define csr_SequenceReg0b69s0_MSB  15
#define csr_SequenceReg0b69s0_LSB  0
#define csr_SequenceReg0b69s0_MASK 0xffff
#define csr_SequenceReg0b154s1_RANGE  15:0
#define csr_SequenceReg0b154s1_BITS   15:0
#define csr_SequenceReg0b154s1_MSB  15
#define csr_SequenceReg0b154s1_LSB  0
#define csr_SequenceReg0b154s1_MASK 0xffff
#define csr_TxRdPtrInit_RANGE  0:0
#define csr_TxRdPtrInit_BITS   0:0
#define csr_TxRdPtrInit_MSB  0
#define csr_TxRdPtrInit_LSB  0
#define csr_TxRdPtrInit_MASK 0x1
#define csr_DlyTestCntRingOscDblcdl19_RANGE  15:0
#define csr_DlyTestCntRingOscDblcdl19_BITS   15:0
#define csr_DlyTestCntRingOscDblcdl19_MSB  15
#define csr_DlyTestCntRingOscDblcdl19_LSB  0
#define csr_DlyTestCntRingOscDblcdl19_MASK 0xffff
#define csr_AcsmCtrl8_RANGE  15:0
#define csr_AcsmCtrl8_BITS   15:0
#define csr_AcsmCtrl8_MSB  15
#define csr_AcsmCtrl8_LSB  0
#define csr_AcsmCtrl8_MASK 0xffff
#define csr_AcsmRasPSeed_RANGE  15:0
#define csr_AcsmRasPSeed_BITS   15:0
#define csr_AcsmRasPSeed_MSB  15
#define csr_AcsmRasPSeed_LSB  0
#define csr_AcsmRasPSeed_MASK 0xffff
#define csr_SequenceReg0b69s1_RANGE  15:0
#define csr_SequenceReg0b69s1_BITS   15:0
#define csr_SequenceReg0b69s1_MSB  15
#define csr_SequenceReg0b69s1_LSB  0
#define csr_SequenceReg0b69s1_MASK 0xffff
#define csr_SequenceReg0b154s2_RANGE  8:0
#define csr_SequenceReg0b154s2_BITS   8:0
#define csr_SequenceReg0b154s2_MSB  8
#define csr_SequenceReg0b154s2_LSB  0
#define csr_SequenceReg0b154s2_MASK 0x1ff
#define csr_DfiInitComplete_RANGE  0:0
#define csr_DfiInitComplete_BITS   0:0
#define csr_DfiInitComplete_MSB  0
#define csr_DfiInitComplete_LSB  0
#define csr_DfiInitComplete_MASK 0x1
#define csr_DlyTestCntRingOscDblcdl20_RANGE  15:0
#define csr_DlyTestCntRingOscDblcdl20_BITS   15:0
#define csr_DlyTestCntRingOscDblcdl20_MSB  15
#define csr_DlyTestCntRingOscDblcdl20_LSB  0
#define csr_DlyTestCntRingOscDblcdl20_MASK 0xffff
#define csr_AcsmCtrl9_RANGE  15:0
#define csr_AcsmCtrl9_BITS   15:0
#define csr_AcsmCtrl9_MSB  15
#define csr_AcsmCtrl9_LSB  0
#define csr_AcsmCtrl9_MASK 0xffff
#define csr_AcsmCasPCfg_RANGE  15:0
#define csr_AcsmCasPCfg_BITS   15:0
#define csr_AcsmCasPCfg_MSB  15
#define csr_AcsmCasPCfg_LSB  0
#define csr_AcsmCasPCfg_MASK 0xffff
#define csr_SequenceReg0b69s2_RANGE  8:0
#define csr_SequenceReg0b69s2_BITS   8:0
#define csr_SequenceReg0b69s2_MSB  8
#define csr_SequenceReg0b69s2_LSB  0
#define csr_SequenceReg0b69s2_MASK 0x1ff
#define csr_SequenceReg0b155s0_RANGE  15:0
#define csr_SequenceReg0b155s0_BITS   15:0
#define csr_SequenceReg0b155s0_MSB  15
#define csr_SequenceReg0b155s0_LSB  0
#define csr_SequenceReg0b155s0_MASK 0xffff
#define csr_DfiInitCompleteShadow_RANGE  0:0
#define csr_DfiInitCompleteShadow_BITS   0:0
#define csr_DfiInitCompleteShadow_MSB  0
#define csr_DfiInitCompleteShadow_LSB  0
#define csr_DfiInitCompleteShadow_MASK 0x1
#define csr_DlyTestCntRingOscDblcdl21_RANGE  15:0
#define csr_DlyTestCntRingOscDblcdl21_BITS   15:0
#define csr_DlyTestCntRingOscDblcdl21_MSB  15
#define csr_DlyTestCntRingOscDblcdl21_LSB  0
#define csr_DlyTestCntRingOscDblcdl21_MASK 0xffff
#define csr_AcsmCtrl10_RANGE  15:0
#define csr_AcsmCtrl10_BITS   15:0
#define csr_AcsmCtrl10_MSB  15
#define csr_AcsmCtrl10_LSB  0
#define csr_AcsmCtrl10_MASK 0xffff
#define csr_AcsmCasPSeed_RANGE  15:0
#define csr_AcsmCasPSeed_BITS   15:0
#define csr_AcsmCasPSeed_MSB  15
#define csr_AcsmCasPSeed_LSB  0
#define csr_AcsmCasPSeed_MASK 0xffff
#define csr_DfiFreqRatio_RANGE  1:0
#define csr_DfiFreqRatio_BITS   1:0
#define csr_DfiFreqRatio_MSB  1
#define csr_DfiFreqRatio_LSB  0
#define csr_DfiFreqRatio_MASK 0x3
#define csr_SequenceReg0b70s0_RANGE  15:0
#define csr_SequenceReg0b70s0_BITS   15:0
#define csr_SequenceReg0b70s0_MSB  15
#define csr_SequenceReg0b70s0_LSB  0
#define csr_SequenceReg0b70s0_MASK 0xffff
#define csr_SequenceReg0b155s1_RANGE  15:0
#define csr_SequenceReg0b155s1_BITS   15:0
#define csr_SequenceReg0b155s1_MSB  15
#define csr_SequenceReg0b155s1_LSB  0
#define csr_SequenceReg0b155s1_MASK 0xffff
#define csr_DlyTestCntRingOscDblcdl22_RANGE  15:0
#define csr_DlyTestCntRingOscDblcdl22_BITS   15:0
#define csr_DlyTestCntRingOscDblcdl22_MSB  15
#define csr_DlyTestCntRingOscDblcdl22_LSB  0
#define csr_DlyTestCntRingOscDblcdl22_MASK 0xffff
#define csr_AcsmCtrl11_RANGE  15:0
#define csr_AcsmCtrl11_BITS   15:0
#define csr_AcsmCtrl11_MSB  15
#define csr_AcsmCtrl11_LSB  0
#define csr_AcsmCtrl11_MASK 0xffff
#define csr_AcsmRasAdrInc_RANGE  7:0
#define csr_AcsmRasAdrInc_BITS   7:0
#define csr_AcsmRasAdrInc_MSB  7
#define csr_AcsmRasAdrInc_LSB  0
#define csr_AcsmRasAdrInc_MASK 0xff
#define csr_AcsmCasAdrInc_RANGE  15:8
#define csr_AcsmCasAdrInc_BITS   7:0
#define csr_AcsmCasAdrInc_MSB  15
#define csr_AcsmCasAdrInc_LSB  8
#define csr_AcsmCasAdrInc_MASK 0xff00
#define csr_DqPreamblePatternU0_RANGE  7:0
#define csr_DqPreamblePatternU0_BITS   7:0
#define csr_DqPreamblePatternU0_MSB  7
#define csr_DqPreamblePatternU0_LSB  0
#define csr_DqPreamblePatternU0_MASK 0xff
#define csr_TxDqPreamblePatternU0_RANGE  3:0
#define csr_TxDqPreamblePatternU0_BITS   3:0
#define csr_TxDqPreamblePatternU0_MSB  3
#define csr_TxDqPreamblePatternU0_LSB  0
#define csr_TxDqPreamblePatternU0_MASK 0xf
#define csr_EnTxDqPreamblePatternU0_RANGE  7:4
#define csr_EnTxDqPreamblePatternU0_BITS   3:0
#define csr_EnTxDqPreamblePatternU0_MSB  7
#define csr_EnTxDqPreamblePatternU0_LSB  4
#define csr_EnTxDqPreamblePatternU0_MASK 0xf0
#define csr_SequenceReg0b70s1_RANGE  15:0
#define csr_SequenceReg0b70s1_BITS   15:0
#define csr_SequenceReg0b70s1_MSB  15
#define csr_SequenceReg0b70s1_LSB  0
#define csr_SequenceReg0b70s1_MASK 0xffff
#define csr_SequenceReg0b155s2_RANGE  8:0
#define csr_SequenceReg0b155s2_BITS   8:0
#define csr_SequenceReg0b155s2_MSB  8
#define csr_SequenceReg0b155s2_LSB  0
#define csr_SequenceReg0b155s2_MASK 0x1ff
#define csr_DlyTestCntRingOscDblcdl23_RANGE  15:0
#define csr_DlyTestCntRingOscDblcdl23_BITS   15:0
#define csr_DlyTestCntRingOscDblcdl23_MSB  15
#define csr_DlyTestCntRingOscDblcdl23_LSB  0
#define csr_DlyTestCntRingOscDblcdl23_MASK 0xffff
#define csr_AcsmCtrl12_RANGE  11:0
#define csr_AcsmCtrl12_BITS   11:0
#define csr_AcsmCtrl12_MSB  11
#define csr_AcsmCtrl12_LSB  0
#define csr_AcsmCtrl12_MASK 0xfff
#define csr_AcsmBnkPCfg_RANGE  3:0
#define csr_AcsmBnkPCfg_BITS   3:0
#define csr_AcsmBnkPCfg_MSB  3
#define csr_AcsmBnkPCfg_LSB  0
#define csr_AcsmBnkPCfg_MASK 0xf
#define csr_AcsmBnkPSeed_RANGE  7:4
#define csr_AcsmBnkPSeed_BITS   3:0
#define csr_AcsmBnkPSeed_MSB  7
#define csr_AcsmBnkPSeed_LSB  4
#define csr_AcsmBnkPSeed_MASK 0xf0
#define csr_AcsmBnkAdrInc_RANGE  11:8
#define csr_AcsmBnkAdrInc_BITS   3:0
#define csr_AcsmBnkAdrInc_MSB  11
#define csr_AcsmBnkAdrInc_LSB  8
#define csr_AcsmBnkAdrInc_MASK 0xf00
#define csr_DqPreamblePatternU1_RANGE  7:0
#define csr_DqPreamblePatternU1_BITS   7:0
#define csr_DqPreamblePatternU1_MSB  7
#define csr_DqPreamblePatternU1_LSB  0
#define csr_DqPreamblePatternU1_MASK 0xff
#define csr_TxDqPreamblePatternU1_RANGE  3:0
#define csr_TxDqPreamblePatternU1_BITS   3:0
#define csr_TxDqPreamblePatternU1_MSB  3
#define csr_TxDqPreamblePatternU1_LSB  0
#define csr_TxDqPreamblePatternU1_MASK 0xf
#define csr_EnTxDqPreamblePatternU1_RANGE  7:4
#define csr_EnTxDqPreamblePatternU1_BITS   3:0
#define csr_EnTxDqPreamblePatternU1_MSB  7
#define csr_EnTxDqPreamblePatternU1_LSB  4
#define csr_EnTxDqPreamblePatternU1_MASK 0xf0
#define csr_SequenceReg0b70s2_RANGE  8:0
#define csr_SequenceReg0b70s2_BITS   8:0
#define csr_SequenceReg0b70s2_MSB  8
#define csr_SequenceReg0b70s2_LSB  0
#define csr_SequenceReg0b70s2_MASK 0x1ff
#define csr_SequenceReg0b156s0_RANGE  15:0
#define csr_SequenceReg0b156s0_BITS   15:0
#define csr_SequenceReg0b156s0_MSB  15
#define csr_SequenceReg0b156s0_LSB  0
#define csr_SequenceReg0b156s0_MASK 0xffff
#define csr_DlyTestCntRingOscDblcdl24_RANGE  15:0
#define csr_DlyTestCntRingOscDblcdl24_BITS   15:0
#define csr_DlyTestCntRingOscDblcdl24_MSB  15
#define csr_DlyTestCntRingOscDblcdl24_LSB  0
#define csr_DlyTestCntRingOscDblcdl24_MASK 0xffff
#define csr_AcsmCtrl13_RANGE  3:0
#define csr_AcsmCtrl13_BITS   3:0
#define csr_AcsmCtrl13_MSB  3
#define csr_AcsmCtrl13_LSB  0
#define csr_AcsmCtrl13_MASK 0xf
#define csr_AcsmCkeEnb_RANGE  3:0
#define csr_AcsmCkeEnb_BITS   3:0
#define csr_AcsmCkeEnb_MSB  3
#define csr_AcsmCkeEnb_LSB  0
#define csr_AcsmCkeEnb_MASK 0xf
#define csr_DmPreamblePattern_RANGE  7:0
#define csr_DmPreamblePattern_BITS   7:0
#define csr_DmPreamblePattern_MSB  7
#define csr_DmPreamblePattern_LSB  0
#define csr_DmPreamblePattern_MASK 0xff
#define csr_TxDmPreamblePattern_RANGE  3:0
#define csr_TxDmPreamblePattern_BITS   3:0
#define csr_TxDmPreamblePattern_MSB  3
#define csr_TxDmPreamblePattern_LSB  0
#define csr_TxDmPreamblePattern_MASK 0xf
#define csr_EnTxDmPreamblePattern_RANGE  7:4
#define csr_EnTxDmPreamblePattern_BITS   3:0
#define csr_EnTxDmPreamblePattern_MSB  7
#define csr_EnTxDmPreamblePattern_LSB  4
#define csr_EnTxDmPreamblePattern_MASK 0xf0
#define csr_SequenceReg0b71s0_RANGE  15:0
#define csr_SequenceReg0b71s0_BITS   15:0
#define csr_SequenceReg0b71s0_MSB  15
#define csr_SequenceReg0b71s0_LSB  0
#define csr_SequenceReg0b71s0_MASK 0xffff
#define csr_SequenceReg0b156s1_RANGE  15:0
#define csr_SequenceReg0b156s1_BITS   15:0
#define csr_SequenceReg0b156s1_MSB  15
#define csr_SequenceReg0b156s1_LSB  0
#define csr_SequenceReg0b156s1_MASK 0xffff
#define csr_AcsmCtrl14_RANGE  3:0
#define csr_AcsmCtrl14_BITS   3:0
#define csr_AcsmCtrl14_MSB  3
#define csr_AcsmCtrl14_LSB  0
#define csr_AcsmCtrl14_MASK 0xf
#define csr_AcsmRasPCfgUp_RANGE  3:0
#define csr_AcsmRasPCfgUp_BITS   3:0
#define csr_AcsmRasPCfgUp_MSB  3
#define csr_AcsmRasPCfgUp_LSB  0
#define csr_AcsmRasPCfgUp_MASK 0xf
#define csr_AlertPerfCtr_RANGE  15:0
#define csr_AlertPerfCtr_BITS   15:0
#define csr_AlertPerfCtr_MSB  15
#define csr_AlertPerfCtr_LSB  0
#define csr_AlertPerfCtr_MASK 0xffff
#define csr_Seq0BFixedAddrBits_RANGE  6:0
#define csr_Seq0BFixedAddrBits_BITS   6:0
#define csr_Seq0BFixedAddrBits_MSB  6
#define csr_Seq0BFixedAddrBits_LSB  0
#define csr_Seq0BFixedAddrBits_MASK 0x7f
#define csr_Seq0BChipletBits_RANGE  3:0
#define csr_Seq0BChipletBits_BITS   3:0
#define csr_Seq0BChipletBits_MSB  3
#define csr_Seq0BChipletBits_LSB  0
#define csr_Seq0BChipletBits_MASK 0xf
#define csr_Seq0BPstateBits_RANGE  6:4
#define csr_Seq0BPstateBits_BITS   2:0
#define csr_Seq0BPstateBits_MSB  6
#define csr_Seq0BPstateBits_LSB  4
#define csr_Seq0BPstateBits_MASK 0x70
#define csr_SequenceReg0b71s1_RANGE  15:0
#define csr_SequenceReg0b71s1_BITS   15:0
#define csr_SequenceReg0b71s1_MSB  15
#define csr_SequenceReg0b71s1_LSB  0
#define csr_SequenceReg0b71s1_MASK 0xffff
#define csr_SequenceReg0b156s2_RANGE  8:0
#define csr_SequenceReg0b156s2_BITS   8:0
#define csr_SequenceReg0b156s2_MSB  8
#define csr_SequenceReg0b156s2_LSB  0
#define csr_SequenceReg0b156s2_MASK 0x1ff
#define csr_AcsmCtrl15_RANGE  3:0
#define csr_AcsmCtrl15_BITS   3:0
#define csr_AcsmCtrl15_MSB  3
#define csr_AcsmCtrl15_LSB  0
#define csr_AcsmCtrl15_MASK 0xf
#define csr_AcsmRasPSeedUp_RANGE  3:0
#define csr_AcsmRasPSeedUp_BITS   3:0
#define csr_AcsmRasPSeedUp_MSB  3
#define csr_AcsmRasPSeedUp_LSB  0
#define csr_AcsmRasPSeedUp_MASK 0xf
#define csr_AlertPerfCtrEn_RANGE  0:0
#define csr_AlertPerfCtrEn_BITS   0:0
#define csr_AlertPerfCtrEn_MSB  0
#define csr_AlertPerfCtrEn_LSB  0
#define csr_AlertPerfCtrEn_MASK 0x1
// Fields brought to you by the letter D
#define D_range 11:8
#define D_min 0
#define D_max 3
#define D0 0x0
#define D1 0x100
#define D2 0x200
#define D3 0x300
#define Dbrd 0xf00
// Fields brought to you by the letter L
#define L_range 11:8
#define L_min 0
#define L_max 13
#define L0 0x0
#define L1 0x100
#define L2 0x200
#define L3 0x300
#define L4 0x400
#define L5 0x500
#define L6 0x600
#define L7 0x700
#define L8 0x800
#define L9 0x900
#define L10 0xa00
#define L11 0xb00
#define L12 0xc00
#define L13 0xd00
#define Lbrd 0xf00
// Fields brought to you by the letter N
#define N_range 11:8
#define N_min 0
#define N_max 15
#define N0 0x0
#define N1 0x100
#define N2 0x200
#define N3 0x300
#define N4 0x400
#define N5 0x500
#define N6 0x600
#define N7 0x700
#define N8 0x800
#define N9 0x900
#define N10 0xa00
#define N11 0xb00
#define N12 0xc00
#define N13 0xd00
#define N14 0xe00
#define N15 0xf00
#define Nbrd 0xf00
// Fields brought to you by the letter P
#define P_range 22:20
#define P_min 0
#define P_max 3
#define P0 0x0
#define P1 0x100000
#define P2 0x200000
#define P3 0x300000
#define Pbrd 0x700000
// Fields brought to you by the letter Q
#define Q_range 22:20
#define Q_min 0
#define Q_max 3
#define Q0 0x0
#define Q1 0x100000
#define Q2 0x200000
#define Q3 0x300000
#define Qbrd 0x700000
// Fields brought to you by the letter Y
#define Y_range 27:24
#define Y_min 0
#define Y_max
#define Y0 0x0
#define Ybrd 0xf000000
// Fields brought to you by the letter b
#define b_range 11:8
#define b_min 0
#define b_max 1
#define b0 0x0
#define b1 0x100
#define bbrd 0xf00
// Fields brought to you by the letter c
#define c_range 15:12
#define c_min 0
#define c_max 15
#define c0 0x0
#define c1 0x1000
#define c2 0x2000
#define c3 0x3000
#define c4 0x4000
#define c5 0x5000
#define c6 0x6000
#define c7 0x7000
#define c8 0x8000
#define c9 0x9000
#define c10 0xa000
#define c11 0xb000
#define c12 0xc000
#define c13 0xd000
#define c14 0xe000
#define c15 0xf000
#define cbrd 0xf000
#define B_range 15:12
#define B_min 0
#define B_max 15
#define B0 0x0
#define B1 0x1000
#define B2 0x2000
#define B3 0x3000
#define B4 0x4000
#define B5 0x5000
#define B6 0x6000
#define B7 0x7000
#define B8 0x8000
#define B9 0x9000
#define B10 0xa000
#define B11 0xb000
#define B12 0xc000
#define B13 0xd000
#define B14 0xe000
#define B15 0xf000
#define Bbrd 0xf000
// Fields brought to you by the letter i
#define i_range 11:8
#define i_min 0
#define i_max 8
#define i0 0x0
#define i1 0x100
#define i2 0x200
#define i3 0x300
#define i4 0x400
#define i5 0x500
#define i6 0x600
#define i7 0x700
#define i8 0x800
#define ibrd 0xf00
// Fields brought to you by the letter j
#define j_range 11:8
#define j_min 0
#define j_max 0
//#define j0 0x0
#define jbrd 0xf00
// Fields brought to you by the letter m
#define m_range 11:8
#define m_min 0
#define m_max 8
#define m0 0x0
#define m1 0x100
#define m2 0x200
#define m3 0x300
#define m4 0x400
#define m5 0x500
#define m6 0x600
#define m7 0x700
#define m8 0x800
#define mbrd 0xf00
// Fields brought to you by the letter p
#define p_range 22:20
#define p_min 0
#define p_max 3
#define p0 0x0
#define p1 0x100000
#define p2 0x200000
#define p3 0x300000
#define pbrd 0x700000
// Fields brought to you by the letter r
#define r_range 11:8
#define r_min 0
#define r_max 8
#define r0 0x0
#define r1 0x100
#define r2 0x200
#define r3 0x300
#define r4 0x400
#define r5 0x500
#define r6 0x600
#define r7 0x700
#define r8 0x800
#define rbrd 0xf00
// Fields brought to you by the letter t
#define t_range 19:16
#define t_min 0
#define t_max 15
#define t0 0x0
#define t1 0x10000
#define t2 0x20000
#define t3 0x30000
#define t4 0x40000
#define t5 0x50000
#define t6 0x60000
#define t7 0x70000
#define t8 0x80000
#define t9 0x90000
#define t10 0xa0000
#define t11 0xb0000
#define t12 0xc0000
#define t13 0xd0000
#define t14 0xe0000
#define t15 0xf0000
#define tbrd 0xf0000
// Fields brought to you by the letter u
#define u_range 11:8
#define u_min 0
#define u_max 1
#define u0 0x0
#define u1 0x100
#define ubrd 0xf00
#define tACSM 0x40000
#define tACSMbrd 0x4f000
#define tALL 0xf0000
#define tALLbrd 0xff000
#define tANIB 0x0
#define tANIBbrd 0xf000
#define tAPBONLY 0xd0000
#define tAPBONLYbrd 0xdf000
#define tDBYTE 0x10000
#define tDBYTEbrd 0x1f000
#define tDRTUB 0xc0000
#define tDRTUBbrd 0xcf000
#define tINITENG 0x90000
#define tINITENGbrd 0x9f000
#define tMASTER 0x20000
#define tMASTERbrd 0x2f000
#define tPPGC 0x70000
#define tPPGCbrd 0x7f000
#define tUCTL_MEM 0x50000
#define tUCTL_MEMbrd 0x5f000
#define DBYTE_NUM 9
#define ANIB_NUM 12

#endif
