`timescale 1ns / 1ns

module VGA_ctrl(
    input  wire        vga_clk,
    input  wire        sys_rst_n,
    input  wire [15:0] pix_data,
    output wire [9:0]  pix_x,
    output wire [9:0]  pix_y,
    output wire        hsync,
    output wire        vsync,
    output wire [15:0] rgb
);

    parameter H_SYNC = 10'd96;
    parameter H_BACK = 10'd40;
    parameter H_LEFT = 10'd8;
    parameter H_ACTIVE = 10'd640; 
    parameter H_RIGHT = 10'd8;
    parameter H_FRONT = 10'd8;
    parameter H_TOTAL = 10'd800;

    parameter V_SYNC = 10'd2;
    parameter V_BACK = 10'd25;
    parameter V_TOP = 10'd8;
    parameter V_ACTIVE = 10'd480; 
    parameter V_BOTTOM = 10'd8;
    parameter V_FRONT = 10'd2;
    parameter V_TOTAL = 10'd525;

    reg [9:0] cnt_h;
    reg [9:0] cnt_v;

    // h-couter
    always @(posedge vga_clk or negedge sys_rst_n) begin
        if(!sys_rst_n) begin
            cnt_h <= 10'd0;
        end else if(cnt_h == H_TOTAL - 1'd1) begin
            cnt_h <= 10'd0;
        end else begin
            cnt_h <= cnt_h + 1'd1;
        end
    end
    assign hsync = (cnt_h <= H_SYNC - 1'd1) ? 1'b1 : 1'b0;

    // v-counter
    always @(posedge vga_clk or negedge sys_rst_n) begin
        if(!sys_rst_n) begin
            cnt_v <= 10'd0;
        end else if((cnt_v == V_TOTAL - 1) && (cnt_h == H_TOTAL - 1)) begin
            cnt_v <= 10'd0;
        end else if(cnt_h == H_TOTAL - 1) begin
            cnt_v <= cnt_v + 1'b1;
        end
    end
    assign vsync = (cnt_v <= V_SYNC - 1'd1) ? 1'b1 : 1'b0;

    //assign hsync = (cnt_h < H_SYNC) ? 1'b0 : 1'b1; 
    //assign vsync = (cnt_v < V_SYNC) ? 1'b0 : 1'b1;

    wire rgb_valid;
    wire pix_data_req;

    assign rgb_valid = ((cnt_h >= H_SYNC + H_BACK + H_LEFT)
                     && (cnt_h <  H_SYNC + H_BACK + H_LEFT + H_ACTIVE)
                     && (cnt_v >= V_SYNC + V_BACK + V_TOP)
                     && (cnt_v <  V_SYNC + V_BACK + V_TOP + V_ACTIVE));
    assign pix_data_req = ((cnt_h >= H_SYNC + H_BACK + H_LEFT - 1'b1)
                        && (cnt_h <  H_SYNC + H_BACK + H_LEFT + H_ACTIVE - 1'b1)
                        && (cnt_v >= V_SYNC + V_BACK + V_TOP)
                        && (cnt_v <  V_SYNC + V_BACK + V_TOP + V_ACTIVE));

    assign pix_x = (pix_data_req == 1'b1) ? (cnt_h - (H_SYNC + H_BACK + H_LEFT - 1'b1)) : 10'h3ff;
    assign pix_y = (pix_data_req == 1'b1) ? (cnt_v - (V_SYNC + V_BACK + V_TOP)) : 10'h3ff;

    assign rgb = (rgb_valid == 1'b1) ? pix_data : 16'h0000;

endmodule