-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLModulatorFull/full_ofdm_modulator_ip_src_Synchronous_constellation_scrambler.vhd
-- Created: 2024-08-31 22:08:52
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: full_ofdm_modulator_ip_src_Synchronous_constellation_scrambler
-- Source Path: HDLModulatorFull/full_ofdm_modulator/sync_constellation_scrambler/Synchronous constellation scrambler
-- Hierarchy Level: 2
-- Model version: 1.21
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY full_ofdm_modulator_ip_src_Synchronous_constellation_scrambler IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb                               :   IN    std_logic;
        valid_in                          :   IN    std_logic;
        init                              :   IN    std_logic_vector(12 DOWNTO 0);  -- boolean [13]
        new_ofdm_symbol                   :   IN    std_logic;
        s1_out                            :   OUT   std_logic;
        s2_out                            :   OUT   std_logic
        );
END full_ofdm_modulator_ip_src_Synchronous_constellation_scrambler;


ARCHITECTURE rtl OF full_ofdm_modulator_ip_src_Synchronous_constellation_scrambler IS

  -- Signals
  SIGNAL From41_out1                      : std_logic;
  SIGNAL init_1                           : std_logic;
  SIGNAL init_2                           : std_logic;
  SIGNAL init_3                           : std_logic;
  SIGNAL init_4                           : std_logic;
  SIGNAL init_5                           : std_logic;
  SIGNAL init_6                           : std_logic;
  SIGNAL init_7                           : std_logic;
  SIGNAL init_8                           : std_logic;
  SIGNAL init_9                           : std_logic;
  SIGNAL init_10                          : std_logic;
  SIGNAL init_11                          : std_logic;
  SIGNAL init_12                          : std_logic;
  SIGNAL init_0                           : std_logic;
  SIGNAL s1                               : std_logic;
  SIGNAL Switch1_out1                     : std_logic;
  SIGNAL s2                               : std_logic;
  SIGNAL s2_ectrl                         : std_logic;
  SIGNAL Switch2_out1                     : std_logic;
  SIGNAL s3_ectrl                         : std_logic;
  SIGNAL s3_ectrl_1                       : std_logic;
  SIGNAL Switch3_out1                     : std_logic;
  SIGNAL s4_ectrl                         : std_logic;
  SIGNAL s4_ectrl_1                       : std_logic;
  SIGNAL Switch4_out1                     : std_logic;
  SIGNAL s5_ectrl                         : std_logic;
  SIGNAL s5_ectrl_1                       : std_logic;
  SIGNAL Switch5_out1                     : std_logic;
  SIGNAL s6_ectrl                         : std_logic;
  SIGNAL s6_ectrl_1                       : std_logic;
  SIGNAL Switch6_out1                     : std_logic;
  SIGNAL s7_ectrl                         : std_logic;
  SIGNAL s7_ectrl_1                       : std_logic;
  SIGNAL Switch7_out1                     : std_logic;
  SIGNAL s8_ectrl                         : std_logic;
  SIGNAL s8_ectrl_1                       : std_logic;
  SIGNAL Switch8_out1                     : std_logic;
  SIGNAL s9_ectrl                         : std_logic;
  SIGNAL s9_ectrl_1                       : std_logic;
  SIGNAL Switch9_out1                     : std_logic;
  SIGNAL s10_ectrl                        : std_logic;
  SIGNAL s10_ectrl_1                      : std_logic;
  SIGNAL Switch10_out1                    : std_logic;
  SIGNAL s11_ectrl                        : std_logic;
  SIGNAL s11_ectrl_1                      : std_logic;
  SIGNAL Switch11_out1                    : std_logic;
  SIGNAL s12_ectrl                        : std_logic;
  SIGNAL s12_ectrl_1                      : std_logic;
  SIGNAL Switch12_out1                    : std_logic;
  SIGNAL s13_ectrl                        : std_logic;
  SIGNAL s13_ectrl_1                      : std_logic;
  SIGNAL Logical_Operator_out1            : std_logic;
  SIGNAL Logical_Operator1_out1           : std_logic;
  SIGNAL Logical_Operator2_out1           : std_logic;
  SIGNAL Switch_out1                      : std_logic;
  SIGNAL Switch_out1_1                    : std_logic;
  SIGNAL s1_1                             : std_logic;

BEGIN
  -- nota: este LFSR deberia correr al doble de clock

  rd_0_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        From41_out1 <= '0';
      ELSIF enb = '1' THEN
        From41_out1 <= valid_in;
      END IF;
    END IF;
  END PROCESS rd_0_process;


  init_1 <= init(1);

  init_2 <= init(2);

  init_3 <= init(3);

  init_4 <= init(4);

  init_5 <= init(5);

  init_6 <= init(6);

  init_7 <= init(7);

  init_8 <= init(8);

  init_9 <= init(9);

  init_10 <= init(10);

  init_11 <= init(11);

  init_12 <= init(12);

  init_0 <= init(0);

  
  Switch1_out1 <= s1 WHEN new_ofdm_symbol = '0' ELSE
      init_1;

  
  s2_ectrl <= s2 WHEN valid_in = '0' ELSE
      Switch1_out1;

  rd_2_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        s2 <= '0';
      ELSIF enb = '1' THEN
        s2 <= s2_ectrl;
      END IF;
    END IF;
  END PROCESS rd_2_process;


  
  Switch2_out1 <= s2 WHEN new_ofdm_symbol = '0' ELSE
      init_2;

  
  s3_ectrl_1 <= s3_ectrl WHEN valid_in = '0' ELSE
      Switch2_out1;

  rd_3_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        s3_ectrl <= '0';
      ELSIF enb = '1' THEN
        s3_ectrl <= s3_ectrl_1;
      END IF;
    END IF;
  END PROCESS rd_3_process;


  
  Switch3_out1 <= s3_ectrl WHEN new_ofdm_symbol = '0' ELSE
      init_3;

  
  s4_ectrl_1 <= s4_ectrl WHEN valid_in = '0' ELSE
      Switch3_out1;

  rd_4_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        s4_ectrl <= '0';
      ELSIF enb = '1' THEN
        s4_ectrl <= s4_ectrl_1;
      END IF;
    END IF;
  END PROCESS rd_4_process;


  
  Switch4_out1 <= s4_ectrl WHEN new_ofdm_symbol = '0' ELSE
      init_4;

  
  s5_ectrl_1 <= s5_ectrl WHEN valid_in = '0' ELSE
      Switch4_out1;

  rd_5_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        s5_ectrl <= '0';
      ELSIF enb = '1' THEN
        s5_ectrl <= s5_ectrl_1;
      END IF;
    END IF;
  END PROCESS rd_5_process;


  
  Switch5_out1 <= s5_ectrl WHEN new_ofdm_symbol = '0' ELSE
      init_5;

  
  s6_ectrl_1 <= s6_ectrl WHEN valid_in = '0' ELSE
      Switch5_out1;

  rd_6_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        s6_ectrl <= '0';
      ELSIF enb = '1' THEN
        s6_ectrl <= s6_ectrl_1;
      END IF;
    END IF;
  END PROCESS rd_6_process;


  
  Switch6_out1 <= s6_ectrl WHEN new_ofdm_symbol = '0' ELSE
      init_6;

  
  s7_ectrl_1 <= s7_ectrl WHEN valid_in = '0' ELSE
      Switch6_out1;

  rd_7_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        s7_ectrl <= '0';
      ELSIF enb = '1' THEN
        s7_ectrl <= s7_ectrl_1;
      END IF;
    END IF;
  END PROCESS rd_7_process;


  
  Switch7_out1 <= s7_ectrl WHEN new_ofdm_symbol = '0' ELSE
      init_7;

  
  s8_ectrl_1 <= s8_ectrl WHEN valid_in = '0' ELSE
      Switch7_out1;

  rd_8_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        s8_ectrl <= '0';
      ELSIF enb = '1' THEN
        s8_ectrl <= s8_ectrl_1;
      END IF;
    END IF;
  END PROCESS rd_8_process;


  
  Switch8_out1 <= s8_ectrl WHEN new_ofdm_symbol = '0' ELSE
      init_8;

  
  s9_ectrl_1 <= s9_ectrl WHEN valid_in = '0' ELSE
      Switch8_out1;

  rd_9_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        s9_ectrl <= '0';
      ELSIF enb = '1' THEN
        s9_ectrl <= s9_ectrl_1;
      END IF;
    END IF;
  END PROCESS rd_9_process;


  
  Switch9_out1 <= s9_ectrl WHEN new_ofdm_symbol = '0' ELSE
      init_9;

  
  s10_ectrl_1 <= s10_ectrl WHEN valid_in = '0' ELSE
      Switch9_out1;

  rd_10_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        s10_ectrl <= '0';
      ELSIF enb = '1' THEN
        s10_ectrl <= s10_ectrl_1;
      END IF;
    END IF;
  END PROCESS rd_10_process;


  
  Switch10_out1 <= s10_ectrl WHEN new_ofdm_symbol = '0' ELSE
      init_10;

  
  s11_ectrl_1 <= s11_ectrl WHEN valid_in = '0' ELSE
      Switch10_out1;

  rd_11_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        s11_ectrl <= '0';
      ELSIF enb = '1' THEN
        s11_ectrl <= s11_ectrl_1;
      END IF;
    END IF;
  END PROCESS rd_11_process;


  
  Switch11_out1 <= s11_ectrl WHEN new_ofdm_symbol = '0' ELSE
      init_11;

  
  s12_ectrl_1 <= s12_ectrl WHEN valid_in = '0' ELSE
      Switch11_out1;

  rd_12_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        s12_ectrl <= '0';
      ELSIF enb = '1' THEN
        s12_ectrl <= s12_ectrl_1;
      END IF;
    END IF;
  END PROCESS rd_12_process;


  
  Switch12_out1 <= s12_ectrl WHEN new_ofdm_symbol = '0' ELSE
      init_12;

  
  s13_ectrl_1 <= s13_ectrl WHEN valid_in = '0' ELSE
      Switch12_out1;

  rd_13_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        s13_ectrl <= '0';
      ELSIF enb = '1' THEN
        s13_ectrl <= s13_ectrl_1;
      END IF;
    END IF;
  END PROCESS rd_13_process;


  Logical_Operator_out1 <= s13_ectrl XOR s12_ectrl;

  Logical_Operator1_out1 <= Logical_Operator_out1 XOR s11_ectrl;

  Logical_Operator2_out1 <= Logical_Operator1_out1 XOR s8_ectrl;

  
  Switch_out1 <= Logical_Operator2_out1 WHEN new_ofdm_symbol = '0' ELSE
      init_0;

  rd_14_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Switch_out1_1 <= '0';
      ELSIF enb = '1' THEN
        Switch_out1_1 <= Switch_out1;
      END IF;
    END IF;
  END PROCESS rd_14_process;


  rd_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        s1_1 <= '0';
      ELSIF enb = '1' THEN
        s1_1 <= s1;
      END IF;
    END IF;
  END PROCESS rd_1_process;


  
  s1 <= s1_1 WHEN From41_out1 = '0' ELSE
      Switch_out1_1;

  s1_out <= s1;

  s2_out <= s2;

END rtl;

