

================================================================
== Vivado HLS Report for 'Conv1DMac_new_1'
================================================================
* Date:           Wed Apr 26 22:20:29 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.198|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  524293|  524293|  524293|  524293|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                                                     |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |                      Loop Name                      |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- loop_ofmChannels_loop_neuronFold_loop_synapseFold  |  524291|  524291|         5|          1|          1|  524288|    yes   |
        +-----------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond_flatten6)
	3  / (!exitcond_flatten6)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.30>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%macRegisters_0_V_4 = alloca i8"   --->   Operation 8 'alloca' 'macRegisters_0_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%macRegisters_1_V_4 = alloca i8"   --->   Operation 9 'alloca' 'macRegisters_1_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%macRegisters_2_V_4 = alloca i8"   --->   Operation 10 'alloca' 'macRegisters_2_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%macRegisters_3_V_4 = alloca i8"   --->   Operation 11 'alloca' 'macRegisters_3_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str580, i32 0, i32 0, [1 x i8]* @p_str581, [1 x i8]* @p_str582, [1 x i8]* @p_str583, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str584, [1 x i8]* @p_str585)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str573, i32 0, i32 0, [1 x i8]* @p_str574, [1 x i8]* @p_str575, [1 x i8]* @p_str576, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str577, [1 x i8]* @p_str578)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_4"   --->   Operation 14 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 15 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_4"   --->   Operation 15 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 16 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_4"   --->   Operation 16 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 17 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_4"   --->   Operation 17 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 18 [1/1] (1.30ns)   --->   "br label %0" [S2/conv1d.h:791]   --->   Operation 18 'br' <Predicate = true> <Delay = 1.30>

State 2 <SV = 1> <Delay = 6.06>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i20 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next6, %._crit_edge ]"   --->   Operation 19 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i14 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next, %._crit_edge ]"   --->   Operation 20 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%nm = phi i6 [ 0, %.preheader177.preheader ], [ %nm_mid2, %._crit_edge ]" [S2/conv1d.h:793]   --->   Operation 21 'phi' 'nm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sf = phi i8 [ 0, %.preheader177.preheader ], [ %sf_2, %._crit_edge ]"   --->   Operation 22 'phi' 'sf' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = trunc i6 %nm to i5" [S2/conv1d.h:793]   --->   Operation 23 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_96 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %tmp, i7 0)" [S2/conv1d.h:817]   --->   Operation 24 'bitconcatenate' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.98ns)   --->   "%exitcond_flatten6 = icmp eq i20 %indvar_flatten6, -524288"   --->   Operation 25 'icmp' 'exitcond_flatten6' <Predicate = true> <Delay = 1.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.85ns)   --->   "%indvar_flatten_next6 = add i20 1, %indvar_flatten6"   --->   Operation 26 'add' 'indvar_flatten_next6' <Predicate = true> <Delay = 1.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten6, label %1, label %.preheader177"   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.76ns)   --->   "%exitcond_flatten = icmp eq i14 %indvar_flatten, 4096"   --->   Operation 28 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten6)> <Delay = 1.76> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.97ns)   --->   "%nm_mid = select i1 %exitcond_flatten, i6 0, i6 %nm" [S2/conv1d.h:793]   --->   Operation 29 'select' 'nm_mid' <Predicate = (!exitcond_flatten6)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node tmp_98)   --->   "%tmp_96_mid = select i1 %exitcond_flatten, i12 0, i12 %tmp_96" [S2/conv1d.h:817]   --->   Operation 30 'select' 'tmp_96_mid' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node nm_t_mid2)   --->   "%nm_t_mid = select i1 %exitcond_flatten, i5 0, i5 %tmp" [S2/conv1d.h:793]   --->   Operation 31 'select' 'nm_t_mid' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node tmp_97_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten, true" [S2/conv1d.h:793]   --->   Operation 32 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.28ns)   --->   "%tmp_54 = icmp eq i8 %sf, -128" [S2/conv1d.h:793]   --->   Operation 33 'icmp' 'tmp_54' <Predicate = (!exitcond_flatten6)> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_97_mid = and i1 %tmp_54, %not_exitcond_flatten" [S2/conv1d.h:793]   --->   Operation 34 'and' 'tmp_97_mid' <Predicate = (!exitcond_flatten6)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.61ns)   --->   "%nm_2 = add i6 1, %nm_mid" [S2/conv1d.h:792]   --->   Operation 35 'add' 'nm_2' <Predicate = (!exitcond_flatten6)> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node sf_mid2)   --->   "%tmp_276 = or i1 %tmp_97_mid, %exitcond_flatten" [S2/conv1d.h:793]   --->   Operation 36 'or' 'tmp_276' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.80ns) (out node of the LUT)   --->   "%sf_mid2 = select i1 %tmp_276, i8 0, i8 %sf" [S2/conv1d.h:793]   --->   Operation 37 'select' 'sf_mid2' <Predicate = (!exitcond_flatten6)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_352 = trunc i6 %nm_2 to i5" [S2/conv1d.h:792]   --->   Operation 38 'trunc' 'tmp_352' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp_98)   --->   "%tmp_96_mid1 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %tmp_352, i7 0)" [S2/conv1d.h:817]   --->   Operation 39 'bitconcatenate' 'tmp_96_mid1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node tmp_98)   --->   "%tmp_96_mid2 = select i1 %tmp_97_mid, i12 %tmp_96_mid1, i12 %tmp_96_mid" [S2/conv1d.h:817]   --->   Operation 40 'select' 'tmp_96_mid2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.97ns) (out node of the LUT)   --->   "%nm_t_mid2 = select i1 %tmp_97_mid, i5 %tmp_352, i5 %nm_t_mid" [S2/conv1d.h:793]   --->   Operation 41 'select' 'nm_t_mid2' <Predicate = (!exitcond_flatten6)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.97ns)   --->   "%nm_mid2 = select i1 %tmp_97_mid, i6 %nm_2, i6 %nm_mid" [S2/conv1d.h:793]   --->   Operation 42 'select' 'nm_mid2' <Predicate = (!exitcond_flatten6)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node tmp_98)   --->   "%sf_cast1 = zext i8 %sf_mid2 to i12" [S2/conv1d.h:793]   --->   Operation 43 'zext' 'sf_cast1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.71ns) (out node of the LUT)   --->   "%tmp_98 = add i12 %sf_cast1, %tmp_96_mid2" [S2/conv1d.h:817]   --->   Operation 44 'add' 'tmp_98' <Predicate = (!exitcond_flatten6)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.28ns)   --->   "%tmp_100 = icmp eq i8 %sf_mid2, 127" [S2/conv1d.h:847]   --->   Operation 45 'icmp' 'tmp_100' <Predicate = (!exitcond_flatten6)> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %tmp_100, label %.preheader.0, label %.preheader177.._crit_edge_crit_edge" [S2/conv1d.h:847]   --->   Operation 46 'br' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.69ns)   --->   "%sf_2 = add i8 %sf_mid2, 1" [S2/conv1d.h:793]   --->   Operation 47 'add' 'sf_2' <Predicate = (!exitcond_flatten6)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.71ns)   --->   "%indvar_flatten_op = add i14 %indvar_flatten, 1"   --->   Operation 48 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten6)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.58ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i14 1, i14 %indvar_flatten_op"   --->   Operation 49 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten6)> <Delay = 0.58> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_99 = zext i12 %tmp_98 to i64" [S2/conv1d.h:817]   --->   Operation 50 'zext' 'tmp_99' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%weights10_m_weights_4 = getelementptr [4096 x i7]* @weights10_m_weights_3, i64 0, i64 %tmp_99" [S2/conv1d.h:817]   --->   Operation 51 'getelementptr' 'weights10_m_weights_4' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (2.77ns)   --->   "%weights10_m_weights_5 = load i7* %weights10_m_weights_4, align 1" [S2/conv1d.h:817]   --->   Operation 52 'load' 'weights10_m_weights_5' <Predicate = (!exitcond_flatten6)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 4096> <ROM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%weights10_m_weights_6 = getelementptr [4096 x i7]* @weights10_m_weights_2, i64 0, i64 %tmp_99" [S2/conv1d.h:817]   --->   Operation 53 'getelementptr' 'weights10_m_weights_6' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (2.77ns)   --->   "%weights10_m_weights_7 = load i7* %weights10_m_weights_6, align 1" [S2/conv1d.h:817]   --->   Operation 54 'load' 'weights10_m_weights_7' <Predicate = (!exitcond_flatten6)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 4096> <ROM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%weights10_m_weights_8 = getelementptr [4096 x i7]* @weights10_m_weights_1, i64 0, i64 %tmp_99" [S2/conv1d.h:817]   --->   Operation 55 'getelementptr' 'weights10_m_weights_8' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (2.77ns)   --->   "%weights10_m_weights_9 = load i7* %weights10_m_weights_8, align 1" [S2/conv1d.h:817]   --->   Operation 56 'load' 'weights10_m_weights_9' <Predicate = (!exitcond_flatten6)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 4096> <ROM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%weights10_m_weights_10 = getelementptr [4096 x i7]* @weights10_m_weights_s, i64 0, i64 %tmp_99" [S2/conv1d.h:817]   --->   Operation 57 'getelementptr' 'weights10_m_weights_10' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (2.77ns)   --->   "%weights10_m_weights_11 = load i7* %weights10_m_weights_10, align 1" [S2/conv1d.h:817]   --->   Operation 58 'load' 'weights10_m_weights_11' <Predicate = (!exitcond_flatten6)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 4096> <ROM>

State 4 <SV = 3> <Delay = 8.19>
ST_4 : Operation 59 [1/1] (3.40ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_V_V)" [S2/conv1d.h:796]   --->   Operation 59 'read' 'tmp_V' <Predicate = (!exitcond_flatten6)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 60 [1/2] (2.77ns)   --->   "%weights10_m_weights_5 = load i7* %weights10_m_weights_4, align 1" [S2/conv1d.h:817]   --->   Operation 60 'load' 'weights10_m_weights_5' <Predicate = (!exitcond_flatten6)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 4096> <ROM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%p_08_cast = sext i8 %tmp_V to i15" [S2/conv1d.h:823]   --->   Operation 61 'sext' 'p_08_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%p_0132_cast = sext i7 %weights10_m_weights_5 to i15" [S2/conv1d.h:823]   --->   Operation 62 'sext' 'p_0132_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (3.61ns)   --->   "%p_Val2_s_133 = mul i15 %p_0132_cast, %p_08_cast" [S2/conv1d.h:823]   --->   Operation 63 'mul' 'p_Val2_s_133' <Predicate = (!exitcond_flatten6)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node tmp_106)   --->   "%tmp_353 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_s_133, i32 14)" [S2/conv1d.h:823]   --->   Operation 64 'bitselect' 'tmp_353' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_101 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %p_Val2_s_133, i32 7, i32 14)" [S2/conv1d.h:823]   --->   Operation 65 'partselect' 'tmp_101' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_354 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_s_133, i32 6)" [S2/conv1d.h:823]   --->   Operation 66 'bitselect' 'tmp_354' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node tmp_106)   --->   "%tmp_355 = trunc i15 %p_Val2_s_133 to i1" [S2/conv1d.h:823]   --->   Operation 67 'trunc' 'tmp_355' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node tmp_106)   --->   "%tmp_103 = or i1 %tmp_355, %tmp_353" [S2/conv1d.h:823]   --->   Operation 68 'or' 'tmp_103' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node tmp_106)   --->   "%tmp_104 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %p_Val2_s_133, i32 1, i32 5)" [S2/conv1d.h:823]   --->   Operation 69 'partselect' 'tmp_104' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node tmp_106)   --->   "%tmp_105 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_104, i1 %tmp_103)" [S2/conv1d.h:823]   --->   Operation 70 'bitconcatenate' 'tmp_105' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_106 = icmp ne i6 %tmp_105, 0" [S2/conv1d.h:823]   --->   Operation 71 'icmp' 'tmp_106' <Predicate = (!exitcond_flatten6)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/2] (2.77ns)   --->   "%weights10_m_weights_7 = load i7* %weights10_m_weights_6, align 1" [S2/conv1d.h:817]   --->   Operation 72 'load' 'weights10_m_weights_7' <Predicate = (!exitcond_flatten6)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 4096> <ROM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%p_0132_1_cast = sext i7 %weights10_m_weights_7 to i15" [S2/conv1d.h:823]   --->   Operation 73 'sext' 'p_0132_1_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (3.61ns)   --->   "%p_Val2_1 = mul i15 %p_0132_1_cast, %p_08_cast" [S2/conv1d.h:823]   --->   Operation 74 'mul' 'p_Val2_1' <Predicate = (!exitcond_flatten6)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_1)   --->   "%tmp_356 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_1, i32 14)" [S2/conv1d.h:823]   --->   Operation 75 'bitselect' 'tmp_356' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_108 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %p_Val2_1, i32 7, i32 14)" [S2/conv1d.h:823]   --->   Operation 76 'partselect' 'tmp_108' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_357 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_1, i32 6)" [S2/conv1d.h:823]   --->   Operation 77 'bitselect' 'tmp_357' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_1)   --->   "%tmp_358 = trunc i15 %p_Val2_1 to i1" [S2/conv1d.h:823]   --->   Operation 78 'trunc' 'tmp_358' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_1)   --->   "%tmp_110 = or i1 %tmp_358, %tmp_356" [S2/conv1d.h:823]   --->   Operation 79 'or' 'tmp_110' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_1)   --->   "%tmp_111 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %p_Val2_1, i32 1, i32 5)" [S2/conv1d.h:823]   --->   Operation 80 'partselect' 'tmp_111' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_1)   --->   "%tmp_112 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_111, i1 %tmp_110)" [S2/conv1d.h:823]   --->   Operation 81 'bitconcatenate' 'tmp_112' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_227_1 = icmp ne i6 %tmp_112, 0" [S2/conv1d.h:823]   --->   Operation 82 'icmp' 'tmp_227_1' <Predicate = (!exitcond_flatten6)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/2] (2.77ns)   --->   "%weights10_m_weights_9 = load i7* %weights10_m_weights_8, align 1" [S2/conv1d.h:817]   --->   Operation 83 'load' 'weights10_m_weights_9' <Predicate = (!exitcond_flatten6)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 4096> <ROM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%p_0132_2_cast = sext i7 %weights10_m_weights_9 to i15" [S2/conv1d.h:823]   --->   Operation 84 'sext' 'p_0132_2_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (3.61ns)   --->   "%p_Val2_2 = mul i15 %p_0132_2_cast, %p_08_cast" [S2/conv1d.h:823]   --->   Operation 85 'mul' 'p_Val2_2' <Predicate = (!exitcond_flatten6)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_2)   --->   "%tmp_359 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_2, i32 14)" [S2/conv1d.h:823]   --->   Operation 86 'bitselect' 'tmp_359' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_113 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %p_Val2_2, i32 7, i32 14)" [S2/conv1d.h:823]   --->   Operation 87 'partselect' 'tmp_113' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_360 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_2, i32 6)" [S2/conv1d.h:823]   --->   Operation 88 'bitselect' 'tmp_360' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_2)   --->   "%tmp_361 = trunc i15 %p_Val2_2 to i1" [S2/conv1d.h:823]   --->   Operation 89 'trunc' 'tmp_361' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_2)   --->   "%tmp_115 = or i1 %tmp_361, %tmp_359" [S2/conv1d.h:823]   --->   Operation 90 'or' 'tmp_115' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_2)   --->   "%tmp_116 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %p_Val2_2, i32 1, i32 5)" [S2/conv1d.h:823]   --->   Operation 91 'partselect' 'tmp_116' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_2)   --->   "%tmp_117 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_116, i1 %tmp_115)" [S2/conv1d.h:823]   --->   Operation 92 'bitconcatenate' 'tmp_117' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_227_2 = icmp ne i6 %tmp_117, 0" [S2/conv1d.h:823]   --->   Operation 93 'icmp' 'tmp_227_2' <Predicate = (!exitcond_flatten6)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/2] (2.77ns)   --->   "%weights10_m_weights_11 = load i7* %weights10_m_weights_10, align 1" [S2/conv1d.h:817]   --->   Operation 94 'load' 'weights10_m_weights_11' <Predicate = (!exitcond_flatten6)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 4096> <ROM>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%p_0132_3_cast = sext i7 %weights10_m_weights_11 to i15" [S2/conv1d.h:823]   --->   Operation 95 'sext' 'p_0132_3_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (3.61ns)   --->   "%p_Val2_3 = mul i15 %p_0132_3_cast, %p_08_cast" [S2/conv1d.h:823]   --->   Operation 96 'mul' 'p_Val2_3' <Predicate = (!exitcond_flatten6)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_3)   --->   "%tmp_362 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_3, i32 14)" [S2/conv1d.h:823]   --->   Operation 97 'bitselect' 'tmp_362' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_118 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %p_Val2_3, i32 7, i32 14)" [S2/conv1d.h:823]   --->   Operation 98 'partselect' 'tmp_118' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_363 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_3, i32 6)" [S2/conv1d.h:823]   --->   Operation 99 'bitselect' 'tmp_363' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_3)   --->   "%tmp_364 = trunc i15 %p_Val2_3 to i1" [S2/conv1d.h:823]   --->   Operation 100 'trunc' 'tmp_364' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_3)   --->   "%tmp_120 = or i1 %tmp_364, %tmp_362" [S2/conv1d.h:823]   --->   Operation 101 'or' 'tmp_120' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_3)   --->   "%tmp_121 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %p_Val2_3, i32 1, i32 5)" [S2/conv1d.h:823]   --->   Operation 102 'partselect' 'tmp_121' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_3)   --->   "%tmp_122 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_121, i1 %tmp_120)" [S2/conv1d.h:823]   --->   Operation 103 'bitconcatenate' 'tmp_122' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_227_3 = icmp ne i6 %tmp_122, 0" [S2/conv1d.h:823]   --->   Operation 104 'icmp' 'tmp_227_3' <Predicate = (!exitcond_flatten6)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.21>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%macRegisters_0_V_4_s = load i8* %macRegisters_0_V_4" [S2/conv1d.h:836]   --->   Operation 105 'load' 'macRegisters_0_V_4_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%macRegisters_1_V_4_s = load i8* %macRegisters_1_V_4" [S2/conv1d.h:836]   --->   Operation 106 'load' 'macRegisters_1_V_4_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%macRegisters_2_V_4_s = load i8* %macRegisters_2_V_4" [S2/conv1d.h:836]   --->   Operation 107 'load' 'macRegisters_2_V_4_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%macRegisters_3_V_4_s = load i8* %macRegisters_3_V_4" [S2/conv1d.h:836]   --->   Operation 108 'load' 'macRegisters_3_V_4_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.80ns)   --->   "%qb_assign_2 = and i1 %tmp_106, %tmp_354" [S2/conv1d.h:823]   --->   Operation 109 'and' 'qb_assign_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_107 = zext i1 %qb_assign_2 to i8" [S2/conv1d.h:823]   --->   Operation 110 'zext' 'tmp_107' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i8 %tmp_107, %macRegisters_0_V_4_s" [S2/conv1d.h:836]   --->   Operation 111 'add' 'tmp1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 112 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_0_V = add i8 %tmp_101, %tmp1" [S2/conv1d.h:836]   --->   Operation 112 'add' 'macRegisters_0_V' <Predicate = (!exitcond_flatten6)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 113 [1/1] (0.80ns)   --->   "%qb_assign_2_1 = and i1 %tmp_227_1, %tmp_357" [S2/conv1d.h:823]   --->   Operation 113 'and' 'qb_assign_2_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_228_1 = zext i1 %qb_assign_2_1 to i8" [S2/conv1d.h:823]   --->   Operation 114 'zext' 'tmp_228_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i8 %tmp_228_1, %macRegisters_1_V_4_s" [S2/conv1d.h:836]   --->   Operation 115 'add' 'tmp2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 116 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_1_V = add i8 %tmp_108, %tmp2" [S2/conv1d.h:836]   --->   Operation 116 'add' 'macRegisters_1_V' <Predicate = (!exitcond_flatten6)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 117 [1/1] (0.80ns)   --->   "%qb_assign_2_2 = and i1 %tmp_227_2, %tmp_360" [S2/conv1d.h:823]   --->   Operation 117 'and' 'qb_assign_2_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_228_2 = zext i1 %qb_assign_2_2 to i8" [S2/conv1d.h:823]   --->   Operation 118 'zext' 'tmp_228_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i8 %tmp_228_2, %macRegisters_2_V_4_s" [S2/conv1d.h:836]   --->   Operation 119 'add' 'tmp3' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 120 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_2_V = add i8 %tmp_113, %tmp3" [S2/conv1d.h:836]   --->   Operation 120 'add' 'macRegisters_2_V' <Predicate = (!exitcond_flatten6)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 121 [1/1] (0.80ns)   --->   "%qb_assign_2_3 = and i1 %tmp_227_3, %tmp_363" [S2/conv1d.h:823]   --->   Operation 121 'and' 'qb_assign_2_3' <Predicate = (!exitcond_flatten6)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_228_3 = zext i1 %qb_assign_2_3 to i8" [S2/conv1d.h:823]   --->   Operation 122 'zext' 'tmp_228_3' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i8 %tmp_228_3, %macRegisters_3_V_4_s" [S2/conv1d.h:836]   --->   Operation 123 'add' 'tmp4' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 124 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_3_V = add i8 %tmp_118, %tmp4" [S2/conv1d.h:836]   --->   Operation 124 'add' 'macRegisters_3_V' <Predicate = (!exitcond_flatten6)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 125 [1/1] (1.30ns)   --->   "store i8 %macRegisters_3_V, i8* %macRegisters_3_V_4" [S2/conv1d.h:844]   --->   Operation 125 'store' <Predicate = (!tmp_100)> <Delay = 1.30>
ST_5 : Operation 126 [1/1] (1.30ns)   --->   "store i8 %macRegisters_2_V, i8* %macRegisters_2_V_4" [S2/conv1d.h:844]   --->   Operation 126 'store' <Predicate = (!tmp_100)> <Delay = 1.30>
ST_5 : Operation 127 [1/1] (1.30ns)   --->   "store i8 %macRegisters_1_V, i8* %macRegisters_1_V_4" [S2/conv1d.h:844]   --->   Operation 127 'store' <Predicate = (!tmp_100)> <Delay = 1.30>
ST_5 : Operation 128 [1/1] (1.30ns)   --->   "store i8 %macRegisters_0_V, i8* %macRegisters_0_V_4" [S2/conv1d.h:844]   --->   Operation 128 'store' <Predicate = (!tmp_100)> <Delay = 1.30>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S2/conv1d.h:847]   --->   Operation 129 'br' <Predicate = (!tmp_100)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_123 = call i8 @_ssdm_op_Mux.ap_auto.32i8.i5(i8 0, i8 1, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 1, i8 0, i8 0, i8 1, i8 0, i8 0, i8 0, i8 0, i8 0, i5 %nm_t_mid2)" [S2/conv1d.h:793]   --->   Operation 130 'mux' 'tmp_123' <Predicate = (tmp_100)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (2.45ns) (out node of the LUT)   --->   "%p_Val2_s = add i8 %macRegisters_0_V, %tmp_123" [S2/conv1d.h:859]   --->   Operation 131 'add' 'p_Val2_s' <Predicate = (tmp_100)> <Delay = 2.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22_1)   --->   "%tmp_124 = call i8 @_ssdm_op_Mux.ap_auto.32i8.i5(i8 0, i8 0, i8 0, i8 1, i8 -1, i8 0, i8 1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i5 %nm_t_mid2)" [S2/conv1d.h:793]   --->   Operation 132 'mux' 'tmp_124' <Predicate = (tmp_100)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (2.45ns) (out node of the LUT)   --->   "%p_Val2_22_1 = add i8 %macRegisters_1_V, %tmp_124" [S2/conv1d.h:859]   --->   Operation 133 'add' 'p_Val2_22_1' <Predicate = (tmp_100)> <Delay = 2.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22_2)   --->   "%tmp_125 = call i8 @_ssdm_op_Mux.ap_auto.32i8.i5(i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 1, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i5 %nm_t_mid2)" [S2/conv1d.h:793]   --->   Operation 134 'mux' 'tmp_125' <Predicate = (tmp_100)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (2.45ns) (out node of the LUT)   --->   "%p_Val2_22_2 = add i8 %macRegisters_2_V, %tmp_125" [S2/conv1d.h:859]   --->   Operation 135 'add' 'p_Val2_22_2' <Predicate = (tmp_100)> <Delay = 2.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22_3)   --->   "%tmp_126 = call i8 @_ssdm_op_Mux.ap_auto.32i8.i5(i8 0, i8 0, i8 1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 -1, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 0, i5 %nm_t_mid2)" [S2/conv1d.h:793]   --->   Operation 136 'mux' 'tmp_126' <Predicate = (tmp_100)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (2.45ns) (out node of the LUT)   --->   "%p_Val2_22_3 = add i8 %macRegisters_3_V, %tmp_126" [S2/conv1d.h:859]   --->   Operation 137 'add' 'p_Val2_22_3' <Predicate = (tmp_100)> <Delay = 2.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_4"   --->   Operation 138 'store' <Predicate = (tmp_100)> <Delay = 1.30>
ST_5 : Operation 139 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_4"   --->   Operation 139 'store' <Predicate = (tmp_100)> <Delay = 1.30>
ST_5 : Operation 140 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_4"   --->   Operation 140 'store' <Predicate = (tmp_100)> <Delay = 1.30>
ST_5 : Operation 141 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_4"   --->   Operation 141 'store' <Predicate = (tmp_100)> <Delay = 1.30>

State 6 <SV = 5> <Delay = 3.40>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([50 x i8]* @loop_ofmChannels_loo)"   --->   Operation 142 'specloopname' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @loop_neuronFold_loop)"   --->   Operation 143 'specloopname' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str50) nounwind" [S2/conv1d.h:793]   --->   Operation 144 'specloopname' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_97 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str50)" [S2/conv1d.h:793]   --->   Operation 145 'specregionbegin' 'tmp_97' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [S2/conv1d.h:794]   --->   Operation 146 'specpipeline' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_V_84 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %p_Val2_22_3, i8 %p_Val2_22_2, i8 %p_Val2_22_1, i8 %p_Val2_s)" [S2/conv1d.h:870]   --->   Operation 147 'bitconcatenate' 'tmp_V_84' <Predicate = (tmp_100)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_84)" [S2/conv1d.h:876]   --->   Operation 148 'write' <Predicate = (tmp_100)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S2/conv1d.h:877]   --->   Operation 149 'br' <Predicate = (tmp_100)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str50, i32 %tmp_97)" [S2/conv1d.h:878]   --->   Operation 150 'specregionend' 'empty' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 151 'br' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "ret void" [S2/conv1d.h:884]   --->   Operation 152 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights10_m_weights_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights10_m_weights_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights10_m_weights_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights10_m_weights_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
macRegisters_0_V_4     (alloca         ) [ 01111110]
macRegisters_1_V_4     (alloca         ) [ 01111110]
macRegisters_2_V_4     (alloca         ) [ 01111110]
macRegisters_3_V_4     (alloca         ) [ 01111110]
StgValue_12            (specinterface  ) [ 00000000]
StgValue_13            (specinterface  ) [ 00000000]
StgValue_14            (store          ) [ 00000000]
StgValue_15            (store          ) [ 00000000]
StgValue_16            (store          ) [ 00000000]
StgValue_17            (store          ) [ 00000000]
StgValue_18            (br             ) [ 01111110]
indvar_flatten6        (phi            ) [ 00100000]
indvar_flatten         (phi            ) [ 00100000]
nm                     (phi            ) [ 00100000]
sf                     (phi            ) [ 00100000]
tmp                    (trunc          ) [ 00000000]
tmp_96                 (bitconcatenate ) [ 00000000]
exitcond_flatten6      (icmp           ) [ 00111110]
indvar_flatten_next6   (add            ) [ 01111110]
StgValue_27            (br             ) [ 00000000]
exitcond_flatten       (icmp           ) [ 00000000]
nm_mid                 (select         ) [ 00000000]
tmp_96_mid             (select         ) [ 00000000]
nm_t_mid               (select         ) [ 00000000]
not_exitcond_flatten   (xor            ) [ 00000000]
tmp_54                 (icmp           ) [ 00000000]
tmp_97_mid             (and            ) [ 00000000]
nm_2                   (add            ) [ 00000000]
tmp_276                (or             ) [ 00000000]
sf_mid2                (select         ) [ 00000000]
tmp_352                (trunc          ) [ 00000000]
tmp_96_mid1            (bitconcatenate ) [ 00000000]
tmp_96_mid2            (select         ) [ 00000000]
nm_t_mid2              (select         ) [ 00111100]
nm_mid2                (select         ) [ 01111110]
sf_cast1               (zext           ) [ 00000000]
tmp_98                 (add            ) [ 00110000]
tmp_100                (icmp           ) [ 00111110]
StgValue_46            (br             ) [ 00000000]
sf_2                   (add            ) [ 01111110]
indvar_flatten_op      (add            ) [ 00000000]
indvar_flatten_next    (select         ) [ 01111110]
tmp_99                 (zext           ) [ 00000000]
weights10_m_weights_4  (getelementptr  ) [ 00101000]
weights10_m_weights_6  (getelementptr  ) [ 00101000]
weights10_m_weights_8  (getelementptr  ) [ 00101000]
weights10_m_weights_10 (getelementptr  ) [ 00101000]
tmp_V                  (read           ) [ 00000000]
weights10_m_weights_5  (load           ) [ 00000000]
p_08_cast              (sext           ) [ 00000000]
p_0132_cast            (sext           ) [ 00000000]
p_Val2_s_133           (mul            ) [ 00000000]
tmp_353                (bitselect      ) [ 00000000]
tmp_101                (partselect     ) [ 00100100]
tmp_354                (bitselect      ) [ 00100100]
tmp_355                (trunc          ) [ 00000000]
tmp_103                (or             ) [ 00000000]
tmp_104                (partselect     ) [ 00000000]
tmp_105                (bitconcatenate ) [ 00000000]
tmp_106                (icmp           ) [ 00100100]
weights10_m_weights_7  (load           ) [ 00000000]
p_0132_1_cast          (sext           ) [ 00000000]
p_Val2_1               (mul            ) [ 00000000]
tmp_356                (bitselect      ) [ 00000000]
tmp_108                (partselect     ) [ 00100100]
tmp_357                (bitselect      ) [ 00100100]
tmp_358                (trunc          ) [ 00000000]
tmp_110                (or             ) [ 00000000]
tmp_111                (partselect     ) [ 00000000]
tmp_112                (bitconcatenate ) [ 00000000]
tmp_227_1              (icmp           ) [ 00100100]
weights10_m_weights_9  (load           ) [ 00000000]
p_0132_2_cast          (sext           ) [ 00000000]
p_Val2_2               (mul            ) [ 00000000]
tmp_359                (bitselect      ) [ 00000000]
tmp_113                (partselect     ) [ 00100100]
tmp_360                (bitselect      ) [ 00100100]
tmp_361                (trunc          ) [ 00000000]
tmp_115                (or             ) [ 00000000]
tmp_116                (partselect     ) [ 00000000]
tmp_117                (bitconcatenate ) [ 00000000]
tmp_227_2              (icmp           ) [ 00100100]
weights10_m_weights_11 (load           ) [ 00000000]
p_0132_3_cast          (sext           ) [ 00000000]
p_Val2_3               (mul            ) [ 00000000]
tmp_362                (bitselect      ) [ 00000000]
tmp_118                (partselect     ) [ 00100100]
tmp_363                (bitselect      ) [ 00100100]
tmp_364                (trunc          ) [ 00000000]
tmp_120                (or             ) [ 00000000]
tmp_121                (partselect     ) [ 00000000]
tmp_122                (bitconcatenate ) [ 00000000]
tmp_227_3              (icmp           ) [ 00100100]
macRegisters_0_V_4_s   (load           ) [ 00000000]
macRegisters_1_V_4_s   (load           ) [ 00000000]
macRegisters_2_V_4_s   (load           ) [ 00000000]
macRegisters_3_V_4_s   (load           ) [ 00000000]
qb_assign_2            (and            ) [ 00000000]
tmp_107                (zext           ) [ 00000000]
tmp1                   (add            ) [ 00000000]
macRegisters_0_V       (add            ) [ 00000000]
qb_assign_2_1          (and            ) [ 00000000]
tmp_228_1              (zext           ) [ 00000000]
tmp2                   (add            ) [ 00000000]
macRegisters_1_V       (add            ) [ 00000000]
qb_assign_2_2          (and            ) [ 00000000]
tmp_228_2              (zext           ) [ 00000000]
tmp3                   (add            ) [ 00000000]
macRegisters_2_V       (add            ) [ 00000000]
qb_assign_2_3          (and            ) [ 00000000]
tmp_228_3              (zext           ) [ 00000000]
tmp4                   (add            ) [ 00000000]
macRegisters_3_V       (add            ) [ 00000000]
StgValue_125           (store          ) [ 00000000]
StgValue_126           (store          ) [ 00000000]
StgValue_127           (store          ) [ 00000000]
StgValue_128           (store          ) [ 00000000]
StgValue_129           (br             ) [ 00000000]
tmp_123                (mux            ) [ 00000000]
p_Val2_s               (add            ) [ 00100010]
tmp_124                (mux            ) [ 00000000]
p_Val2_22_1            (add            ) [ 00100010]
tmp_125                (mux            ) [ 00000000]
p_Val2_22_2            (add            ) [ 00100010]
tmp_126                (mux            ) [ 00000000]
p_Val2_22_3            (add            ) [ 00100010]
StgValue_138           (store          ) [ 00000000]
StgValue_139           (store          ) [ 00000000]
StgValue_140           (store          ) [ 00000000]
StgValue_141           (store          ) [ 00000000]
StgValue_142           (specloopname   ) [ 00000000]
StgValue_143           (specloopname   ) [ 00000000]
StgValue_144           (specloopname   ) [ 00000000]
tmp_97                 (specregionbegin) [ 00000000]
StgValue_146           (specpipeline   ) [ 00000000]
tmp_V_84               (bitconcatenate ) [ 00000000]
StgValue_148           (write          ) [ 00000000]
StgValue_149           (br             ) [ 00000000]
empty                  (specregionend  ) [ 00000000]
StgValue_151           (br             ) [ 01111110]
StgValue_152           (ret            ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights10_m_weights_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights10_m_weights_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights10_m_weights_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights10_m_weights_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights10_m_weights_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights10_m_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights10_m_weights_s">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights10_m_weights_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str580"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str581"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str582"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str583"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str584"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str585"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str573"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str574"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str575"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str576"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str577"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str578"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i5.i7"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i15.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.32i8.i5"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_ofmChannels_loo"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_neuronFold_loop"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="126" class="1004" name="macRegisters_0_V_4_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_0_V_4/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="macRegisters_1_V_4_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_1_V_4/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="macRegisters_2_V_4_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_2_V_4/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="macRegisters_3_V_4_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_3_V_4/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_V_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="StgValue_148_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="32" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_148/6 "/>
</bind>
</comp>

<comp id="155" class="1004" name="weights10_m_weights_4_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="7" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="12" slack="0"/>
<pin id="159" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights10_m_weights_4/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="12" slack="0"/>
<pin id="164" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights10_m_weights_5/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="weights10_m_weights_6_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="7" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="12" slack="0"/>
<pin id="172" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights10_m_weights_6/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="12" slack="0"/>
<pin id="177" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights10_m_weights_7/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="weights10_m_weights_8_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="7" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="12" slack="0"/>
<pin id="185" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights10_m_weights_8/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="12" slack="0"/>
<pin id="190" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights10_m_weights_9/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="weights10_m_weights_10_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="7" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="12" slack="0"/>
<pin id="198" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights10_m_weights_10/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="12" slack="0"/>
<pin id="203" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights10_m_weights_11/3 "/>
</bind>
</comp>

<comp id="207" class="1005" name="indvar_flatten6_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="20" slack="1"/>
<pin id="209" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten6 (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="indvar_flatten6_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="20" slack="0"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten6/2 "/>
</bind>
</comp>

<comp id="218" class="1005" name="indvar_flatten_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="14" slack="1"/>
<pin id="220" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="indvar_flatten_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="1"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="14" slack="0"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="229" class="1005" name="nm_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="6" slack="1"/>
<pin id="231" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="nm (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="nm_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="6" slack="0"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nm/2 "/>
</bind>
</comp>

<comp id="240" class="1005" name="sf_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="1"/>
<pin id="242" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sf (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="sf_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="8" slack="0"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sf/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="8" slack="0"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_14/1 StgValue_138/5 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="8" slack="0"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_15/1 StgValue_139/5 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="8" slack="0"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_16/1 StgValue_140/5 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="8" slack="0"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_17/1 StgValue_141/5 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="6" slack="0"/>
<pin id="273" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_96_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="12" slack="0"/>
<pin id="277" dir="0" index="1" bw="5" slack="0"/>
<pin id="278" dir="0" index="2" bw="1" slack="0"/>
<pin id="279" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_96/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="exitcond_flatten6_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="20" slack="0"/>
<pin id="285" dir="0" index="1" bw="20" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten6/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="indvar_flatten_next6_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="20" slack="0"/>
<pin id="292" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next6/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="exitcond_flatten_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="14" slack="0"/>
<pin id="297" dir="0" index="1" bw="14" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="nm_mid_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="6" slack="0"/>
<pin id="305" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_96_mid_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="12" slack="0"/>
<pin id="313" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_96_mid/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="nm_t_mid_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="0" index="2" bw="5" slack="0"/>
<pin id="321" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="not_exitcond_flatten_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_54_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="0" index="1" bw="8" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_54/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_97_mid_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_97_mid/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="nm_2_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="6" slack="0"/>
<pin id="346" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nm_2/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_276_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_276/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="sf_mid2_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="0" index="2" bw="8" slack="0"/>
<pin id="359" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sf_mid2/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_352_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="6" slack="0"/>
<pin id="365" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_352/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_96_mid1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="12" slack="0"/>
<pin id="369" dir="0" index="1" bw="5" slack="0"/>
<pin id="370" dir="0" index="2" bw="1" slack="0"/>
<pin id="371" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_96_mid1/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_96_mid2_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="12" slack="0"/>
<pin id="378" dir="0" index="2" bw="12" slack="0"/>
<pin id="379" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_96_mid2/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="nm_t_mid2_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="5" slack="0"/>
<pin id="386" dir="0" index="2" bw="5" slack="0"/>
<pin id="387" dir="1" index="3" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid2/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="nm_mid2_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="6" slack="0"/>
<pin id="394" dir="0" index="2" bw="6" slack="0"/>
<pin id="395" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid2/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="sf_cast1_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="0"/>
<pin id="401" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sf_cast1/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_98_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="0"/>
<pin id="405" dir="0" index="1" bw="12" slack="0"/>
<pin id="406" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_98/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_100_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="8" slack="0"/>
<pin id="411" dir="0" index="1" bw="8" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_100/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="sf_2_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sf_2/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="indvar_flatten_op_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="14" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="indvar_flatten_next_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="0" index="2" bw="14" slack="0"/>
<pin id="431" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_99_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="12" slack="1"/>
<pin id="437" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_99/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="p_08_cast_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="0"/>
<pin id="444" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_08_cast/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="p_0132_cast_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="7" slack="0"/>
<pin id="448" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_cast/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="p_Val2_s_133_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="7" slack="0"/>
<pin id="452" dir="0" index="1" bw="8" slack="0"/>
<pin id="453" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s_133/4 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_353_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="15" slack="0"/>
<pin id="459" dir="0" index="2" bw="5" slack="0"/>
<pin id="460" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_353/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_101_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="0"/>
<pin id="466" dir="0" index="1" bw="15" slack="0"/>
<pin id="467" dir="0" index="2" bw="4" slack="0"/>
<pin id="468" dir="0" index="3" bw="5" slack="0"/>
<pin id="469" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_101/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_354_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="15" slack="0"/>
<pin id="477" dir="0" index="2" bw="4" slack="0"/>
<pin id="478" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_354/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_355_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="15" slack="0"/>
<pin id="484" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_355/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_103_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_103/4 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_104_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="5" slack="0"/>
<pin id="494" dir="0" index="1" bw="15" slack="0"/>
<pin id="495" dir="0" index="2" bw="1" slack="0"/>
<pin id="496" dir="0" index="3" bw="4" slack="0"/>
<pin id="497" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_104/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_105_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="6" slack="0"/>
<pin id="504" dir="0" index="1" bw="5" slack="0"/>
<pin id="505" dir="0" index="2" bw="1" slack="0"/>
<pin id="506" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_105/4 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_106_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="6" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_106/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="p_0132_1_cast_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="7" slack="0"/>
<pin id="518" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_1_cast/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="p_Val2_1_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="7" slack="0"/>
<pin id="522" dir="0" index="1" bw="8" slack="0"/>
<pin id="523" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_356_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="15" slack="0"/>
<pin id="529" dir="0" index="2" bw="5" slack="0"/>
<pin id="530" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_356/4 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_108_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="8" slack="0"/>
<pin id="536" dir="0" index="1" bw="15" slack="0"/>
<pin id="537" dir="0" index="2" bw="4" slack="0"/>
<pin id="538" dir="0" index="3" bw="5" slack="0"/>
<pin id="539" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_108/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_357_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="15" slack="0"/>
<pin id="547" dir="0" index="2" bw="4" slack="0"/>
<pin id="548" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_357/4 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_358_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="15" slack="0"/>
<pin id="554" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_358/4 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_110_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_110/4 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_111_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="5" slack="0"/>
<pin id="564" dir="0" index="1" bw="15" slack="0"/>
<pin id="565" dir="0" index="2" bw="1" slack="0"/>
<pin id="566" dir="0" index="3" bw="4" slack="0"/>
<pin id="567" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_111/4 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_112_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="6" slack="0"/>
<pin id="574" dir="0" index="1" bw="5" slack="0"/>
<pin id="575" dir="0" index="2" bw="1" slack="0"/>
<pin id="576" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_112/4 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_227_1_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="6" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_227_1/4 "/>
</bind>
</comp>

<comp id="586" class="1004" name="p_0132_2_cast_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="7" slack="0"/>
<pin id="588" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_2_cast/4 "/>
</bind>
</comp>

<comp id="590" class="1004" name="p_Val2_2_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="7" slack="0"/>
<pin id="592" dir="0" index="1" bw="8" slack="0"/>
<pin id="593" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_2/4 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_359_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="15" slack="0"/>
<pin id="599" dir="0" index="2" bw="5" slack="0"/>
<pin id="600" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_359/4 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp_113_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="8" slack="0"/>
<pin id="606" dir="0" index="1" bw="15" slack="0"/>
<pin id="607" dir="0" index="2" bw="4" slack="0"/>
<pin id="608" dir="0" index="3" bw="5" slack="0"/>
<pin id="609" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_113/4 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_360_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="0"/>
<pin id="616" dir="0" index="1" bw="15" slack="0"/>
<pin id="617" dir="0" index="2" bw="4" slack="0"/>
<pin id="618" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_360/4 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_361_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="15" slack="0"/>
<pin id="624" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_361/4 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_115_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="0"/>
<pin id="628" dir="0" index="1" bw="1" slack="0"/>
<pin id="629" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_115/4 "/>
</bind>
</comp>

<comp id="632" class="1004" name="tmp_116_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="5" slack="0"/>
<pin id="634" dir="0" index="1" bw="15" slack="0"/>
<pin id="635" dir="0" index="2" bw="1" slack="0"/>
<pin id="636" dir="0" index="3" bw="4" slack="0"/>
<pin id="637" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_116/4 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp_117_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="6" slack="0"/>
<pin id="644" dir="0" index="1" bw="5" slack="0"/>
<pin id="645" dir="0" index="2" bw="1" slack="0"/>
<pin id="646" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_117/4 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp_227_2_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="6" slack="0"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_227_2/4 "/>
</bind>
</comp>

<comp id="656" class="1004" name="p_0132_3_cast_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="7" slack="0"/>
<pin id="658" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_3_cast/4 "/>
</bind>
</comp>

<comp id="660" class="1004" name="p_Val2_3_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="7" slack="0"/>
<pin id="662" dir="0" index="1" bw="8" slack="0"/>
<pin id="663" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_3/4 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp_362_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="15" slack="0"/>
<pin id="669" dir="0" index="2" bw="5" slack="0"/>
<pin id="670" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_362/4 "/>
</bind>
</comp>

<comp id="674" class="1004" name="tmp_118_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="8" slack="0"/>
<pin id="676" dir="0" index="1" bw="15" slack="0"/>
<pin id="677" dir="0" index="2" bw="4" slack="0"/>
<pin id="678" dir="0" index="3" bw="5" slack="0"/>
<pin id="679" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_118/4 "/>
</bind>
</comp>

<comp id="684" class="1004" name="tmp_363_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="15" slack="0"/>
<pin id="687" dir="0" index="2" bw="4" slack="0"/>
<pin id="688" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_363/4 "/>
</bind>
</comp>

<comp id="692" class="1004" name="tmp_364_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="15" slack="0"/>
<pin id="694" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_364/4 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_120_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="0"/>
<pin id="698" dir="0" index="1" bw="1" slack="0"/>
<pin id="699" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_120/4 "/>
</bind>
</comp>

<comp id="702" class="1004" name="tmp_121_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="5" slack="0"/>
<pin id="704" dir="0" index="1" bw="15" slack="0"/>
<pin id="705" dir="0" index="2" bw="1" slack="0"/>
<pin id="706" dir="0" index="3" bw="4" slack="0"/>
<pin id="707" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_121/4 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp_122_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="6" slack="0"/>
<pin id="714" dir="0" index="1" bw="5" slack="0"/>
<pin id="715" dir="0" index="2" bw="1" slack="0"/>
<pin id="716" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_122/4 "/>
</bind>
</comp>

<comp id="720" class="1004" name="tmp_227_3_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="6" slack="0"/>
<pin id="722" dir="0" index="1" bw="1" slack="0"/>
<pin id="723" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_227_3/4 "/>
</bind>
</comp>

<comp id="726" class="1004" name="macRegisters_0_V_4_s_load_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="8" slack="4"/>
<pin id="728" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_0_V_4_s/5 "/>
</bind>
</comp>

<comp id="729" class="1004" name="macRegisters_1_V_4_s_load_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="8" slack="4"/>
<pin id="731" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_1_V_4_s/5 "/>
</bind>
</comp>

<comp id="732" class="1004" name="macRegisters_2_V_4_s_load_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="8" slack="4"/>
<pin id="734" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_2_V_4_s/5 "/>
</bind>
</comp>

<comp id="735" class="1004" name="macRegisters_3_V_4_s_load_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="8" slack="4"/>
<pin id="737" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_3_V_4_s/5 "/>
</bind>
</comp>

<comp id="738" class="1004" name="qb_assign_2_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="1"/>
<pin id="740" dir="0" index="1" bw="1" slack="1"/>
<pin id="741" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_2/5 "/>
</bind>
</comp>

<comp id="742" class="1004" name="tmp_107_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="0"/>
<pin id="744" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_107/5 "/>
</bind>
</comp>

<comp id="746" class="1004" name="tmp1_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="0" index="1" bw="8" slack="0"/>
<pin id="749" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="752" class="1004" name="macRegisters_0_V_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="8" slack="1"/>
<pin id="754" dir="0" index="1" bw="8" slack="0"/>
<pin id="755" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_0_V/5 "/>
</bind>
</comp>

<comp id="757" class="1004" name="qb_assign_2_1_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="1"/>
<pin id="759" dir="0" index="1" bw="1" slack="1"/>
<pin id="760" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_2_1/5 "/>
</bind>
</comp>

<comp id="761" class="1004" name="tmp_228_1_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="0"/>
<pin id="763" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_228_1/5 "/>
</bind>
</comp>

<comp id="765" class="1004" name="tmp2_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="0"/>
<pin id="767" dir="0" index="1" bw="8" slack="0"/>
<pin id="768" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="771" class="1004" name="macRegisters_1_V_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="8" slack="1"/>
<pin id="773" dir="0" index="1" bw="8" slack="0"/>
<pin id="774" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_1_V/5 "/>
</bind>
</comp>

<comp id="776" class="1004" name="qb_assign_2_2_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="1"/>
<pin id="778" dir="0" index="1" bw="1" slack="1"/>
<pin id="779" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_2_2/5 "/>
</bind>
</comp>

<comp id="780" class="1004" name="tmp_228_2_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="0"/>
<pin id="782" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_228_2/5 "/>
</bind>
</comp>

<comp id="784" class="1004" name="tmp3_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="0"/>
<pin id="786" dir="0" index="1" bw="8" slack="0"/>
<pin id="787" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/5 "/>
</bind>
</comp>

<comp id="790" class="1004" name="macRegisters_2_V_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="8" slack="1"/>
<pin id="792" dir="0" index="1" bw="8" slack="0"/>
<pin id="793" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_2_V/5 "/>
</bind>
</comp>

<comp id="795" class="1004" name="qb_assign_2_3_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="1"/>
<pin id="797" dir="0" index="1" bw="1" slack="1"/>
<pin id="798" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_2_3/5 "/>
</bind>
</comp>

<comp id="799" class="1004" name="tmp_228_3_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="0"/>
<pin id="801" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_228_3/5 "/>
</bind>
</comp>

<comp id="803" class="1004" name="tmp4_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="0"/>
<pin id="805" dir="0" index="1" bw="8" slack="0"/>
<pin id="806" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/5 "/>
</bind>
</comp>

<comp id="809" class="1004" name="macRegisters_3_V_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="8" slack="1"/>
<pin id="811" dir="0" index="1" bw="8" slack="0"/>
<pin id="812" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_3_V/5 "/>
</bind>
</comp>

<comp id="814" class="1004" name="StgValue_125_store_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="8" slack="0"/>
<pin id="816" dir="0" index="1" bw="8" slack="4"/>
<pin id="817" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_125/5 "/>
</bind>
</comp>

<comp id="819" class="1004" name="StgValue_126_store_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="8" slack="0"/>
<pin id="821" dir="0" index="1" bw="8" slack="4"/>
<pin id="822" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_126/5 "/>
</bind>
</comp>

<comp id="824" class="1004" name="StgValue_127_store_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="8" slack="0"/>
<pin id="826" dir="0" index="1" bw="8" slack="4"/>
<pin id="827" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_127/5 "/>
</bind>
</comp>

<comp id="829" class="1004" name="StgValue_128_store_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="8" slack="0"/>
<pin id="831" dir="0" index="1" bw="8" slack="4"/>
<pin id="832" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_128/5 "/>
</bind>
</comp>

<comp id="834" class="1004" name="tmp_123_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="8" slack="0"/>
<pin id="836" dir="0" index="1" bw="1" slack="0"/>
<pin id="837" dir="0" index="2" bw="1" slack="0"/>
<pin id="838" dir="0" index="3" bw="1" slack="0"/>
<pin id="839" dir="0" index="4" bw="1" slack="0"/>
<pin id="840" dir="0" index="5" bw="1" slack="0"/>
<pin id="841" dir="0" index="6" bw="1" slack="0"/>
<pin id="842" dir="0" index="7" bw="1" slack="0"/>
<pin id="843" dir="0" index="8" bw="1" slack="0"/>
<pin id="844" dir="0" index="9" bw="1" slack="0"/>
<pin id="845" dir="0" index="10" bw="1" slack="0"/>
<pin id="846" dir="0" index="11" bw="1" slack="0"/>
<pin id="847" dir="0" index="12" bw="1" slack="0"/>
<pin id="848" dir="0" index="13" bw="1" slack="0"/>
<pin id="849" dir="0" index="14" bw="1" slack="0"/>
<pin id="850" dir="0" index="15" bw="1" slack="0"/>
<pin id="851" dir="0" index="16" bw="1" slack="0"/>
<pin id="852" dir="0" index="17" bw="1" slack="0"/>
<pin id="853" dir="0" index="18" bw="1" slack="0"/>
<pin id="854" dir="0" index="19" bw="1" slack="0"/>
<pin id="855" dir="0" index="20" bw="1" slack="0"/>
<pin id="856" dir="0" index="21" bw="1" slack="0"/>
<pin id="857" dir="0" index="22" bw="1" slack="0"/>
<pin id="858" dir="0" index="23" bw="1" slack="0"/>
<pin id="859" dir="0" index="24" bw="1" slack="0"/>
<pin id="860" dir="0" index="25" bw="1" slack="0"/>
<pin id="861" dir="0" index="26" bw="1" slack="0"/>
<pin id="862" dir="0" index="27" bw="1" slack="0"/>
<pin id="863" dir="0" index="28" bw="1" slack="0"/>
<pin id="864" dir="0" index="29" bw="1" slack="0"/>
<pin id="865" dir="0" index="30" bw="1" slack="0"/>
<pin id="866" dir="0" index="31" bw="1" slack="0"/>
<pin id="867" dir="0" index="32" bw="1" slack="0"/>
<pin id="868" dir="0" index="33" bw="5" slack="3"/>
<pin id="869" dir="1" index="34" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_123/5 "/>
</bind>
</comp>

<comp id="903" class="1004" name="p_Val2_s_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="8" slack="0"/>
<pin id="905" dir="0" index="1" bw="8" slack="0"/>
<pin id="906" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="909" class="1004" name="tmp_124_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="8" slack="0"/>
<pin id="911" dir="0" index="1" bw="1" slack="0"/>
<pin id="912" dir="0" index="2" bw="1" slack="0"/>
<pin id="913" dir="0" index="3" bw="1" slack="0"/>
<pin id="914" dir="0" index="4" bw="1" slack="0"/>
<pin id="915" dir="0" index="5" bw="1" slack="0"/>
<pin id="916" dir="0" index="6" bw="1" slack="0"/>
<pin id="917" dir="0" index="7" bw="1" slack="0"/>
<pin id="918" dir="0" index="8" bw="1" slack="0"/>
<pin id="919" dir="0" index="9" bw="1" slack="0"/>
<pin id="920" dir="0" index="10" bw="1" slack="0"/>
<pin id="921" dir="0" index="11" bw="1" slack="0"/>
<pin id="922" dir="0" index="12" bw="1" slack="0"/>
<pin id="923" dir="0" index="13" bw="1" slack="0"/>
<pin id="924" dir="0" index="14" bw="1" slack="0"/>
<pin id="925" dir="0" index="15" bw="1" slack="0"/>
<pin id="926" dir="0" index="16" bw="1" slack="0"/>
<pin id="927" dir="0" index="17" bw="1" slack="0"/>
<pin id="928" dir="0" index="18" bw="1" slack="0"/>
<pin id="929" dir="0" index="19" bw="1" slack="0"/>
<pin id="930" dir="0" index="20" bw="1" slack="0"/>
<pin id="931" dir="0" index="21" bw="1" slack="0"/>
<pin id="932" dir="0" index="22" bw="1" slack="0"/>
<pin id="933" dir="0" index="23" bw="1" slack="0"/>
<pin id="934" dir="0" index="24" bw="1" slack="0"/>
<pin id="935" dir="0" index="25" bw="1" slack="0"/>
<pin id="936" dir="0" index="26" bw="1" slack="0"/>
<pin id="937" dir="0" index="27" bw="1" slack="0"/>
<pin id="938" dir="0" index="28" bw="1" slack="0"/>
<pin id="939" dir="0" index="29" bw="1" slack="0"/>
<pin id="940" dir="0" index="30" bw="1" slack="0"/>
<pin id="941" dir="0" index="31" bw="1" slack="0"/>
<pin id="942" dir="0" index="32" bw="1" slack="0"/>
<pin id="943" dir="0" index="33" bw="5" slack="3"/>
<pin id="944" dir="1" index="34" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_124/5 "/>
</bind>
</comp>

<comp id="978" class="1004" name="p_Val2_22_1_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="8" slack="0"/>
<pin id="980" dir="0" index="1" bw="8" slack="0"/>
<pin id="981" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_22_1/5 "/>
</bind>
</comp>

<comp id="984" class="1004" name="tmp_125_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="8" slack="0"/>
<pin id="986" dir="0" index="1" bw="1" slack="0"/>
<pin id="987" dir="0" index="2" bw="1" slack="0"/>
<pin id="988" dir="0" index="3" bw="1" slack="0"/>
<pin id="989" dir="0" index="4" bw="1" slack="0"/>
<pin id="990" dir="0" index="5" bw="1" slack="0"/>
<pin id="991" dir="0" index="6" bw="1" slack="0"/>
<pin id="992" dir="0" index="7" bw="1" slack="0"/>
<pin id="993" dir="0" index="8" bw="1" slack="0"/>
<pin id="994" dir="0" index="9" bw="1" slack="0"/>
<pin id="995" dir="0" index="10" bw="1" slack="0"/>
<pin id="996" dir="0" index="11" bw="1" slack="0"/>
<pin id="997" dir="0" index="12" bw="1" slack="0"/>
<pin id="998" dir="0" index="13" bw="1" slack="0"/>
<pin id="999" dir="0" index="14" bw="1" slack="0"/>
<pin id="1000" dir="0" index="15" bw="1" slack="0"/>
<pin id="1001" dir="0" index="16" bw="1" slack="0"/>
<pin id="1002" dir="0" index="17" bw="1" slack="0"/>
<pin id="1003" dir="0" index="18" bw="1" slack="0"/>
<pin id="1004" dir="0" index="19" bw="1" slack="0"/>
<pin id="1005" dir="0" index="20" bw="1" slack="0"/>
<pin id="1006" dir="0" index="21" bw="1" slack="0"/>
<pin id="1007" dir="0" index="22" bw="1" slack="0"/>
<pin id="1008" dir="0" index="23" bw="1" slack="0"/>
<pin id="1009" dir="0" index="24" bw="1" slack="0"/>
<pin id="1010" dir="0" index="25" bw="1" slack="0"/>
<pin id="1011" dir="0" index="26" bw="1" slack="0"/>
<pin id="1012" dir="0" index="27" bw="1" slack="0"/>
<pin id="1013" dir="0" index="28" bw="1" slack="0"/>
<pin id="1014" dir="0" index="29" bw="1" slack="0"/>
<pin id="1015" dir="0" index="30" bw="1" slack="0"/>
<pin id="1016" dir="0" index="31" bw="1" slack="0"/>
<pin id="1017" dir="0" index="32" bw="1" slack="0"/>
<pin id="1018" dir="0" index="33" bw="5" slack="3"/>
<pin id="1019" dir="1" index="34" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_125/5 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="p_Val2_22_2_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="8" slack="0"/>
<pin id="1055" dir="0" index="1" bw="8" slack="0"/>
<pin id="1056" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_22_2/5 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="tmp_126_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="8" slack="0"/>
<pin id="1061" dir="0" index="1" bw="1" slack="0"/>
<pin id="1062" dir="0" index="2" bw="1" slack="0"/>
<pin id="1063" dir="0" index="3" bw="1" slack="0"/>
<pin id="1064" dir="0" index="4" bw="1" slack="0"/>
<pin id="1065" dir="0" index="5" bw="1" slack="0"/>
<pin id="1066" dir="0" index="6" bw="1" slack="0"/>
<pin id="1067" dir="0" index="7" bw="1" slack="0"/>
<pin id="1068" dir="0" index="8" bw="1" slack="0"/>
<pin id="1069" dir="0" index="9" bw="1" slack="0"/>
<pin id="1070" dir="0" index="10" bw="1" slack="0"/>
<pin id="1071" dir="0" index="11" bw="1" slack="0"/>
<pin id="1072" dir="0" index="12" bw="1" slack="0"/>
<pin id="1073" dir="0" index="13" bw="1" slack="0"/>
<pin id="1074" dir="0" index="14" bw="1" slack="0"/>
<pin id="1075" dir="0" index="15" bw="1" slack="0"/>
<pin id="1076" dir="0" index="16" bw="1" slack="0"/>
<pin id="1077" dir="0" index="17" bw="1" slack="0"/>
<pin id="1078" dir="0" index="18" bw="1" slack="0"/>
<pin id="1079" dir="0" index="19" bw="1" slack="0"/>
<pin id="1080" dir="0" index="20" bw="1" slack="0"/>
<pin id="1081" dir="0" index="21" bw="1" slack="0"/>
<pin id="1082" dir="0" index="22" bw="1" slack="0"/>
<pin id="1083" dir="0" index="23" bw="1" slack="0"/>
<pin id="1084" dir="0" index="24" bw="1" slack="0"/>
<pin id="1085" dir="0" index="25" bw="1" slack="0"/>
<pin id="1086" dir="0" index="26" bw="1" slack="0"/>
<pin id="1087" dir="0" index="27" bw="1" slack="0"/>
<pin id="1088" dir="0" index="28" bw="1" slack="0"/>
<pin id="1089" dir="0" index="29" bw="1" slack="0"/>
<pin id="1090" dir="0" index="30" bw="1" slack="0"/>
<pin id="1091" dir="0" index="31" bw="1" slack="0"/>
<pin id="1092" dir="0" index="32" bw="1" slack="0"/>
<pin id="1093" dir="0" index="33" bw="5" slack="3"/>
<pin id="1094" dir="1" index="34" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_126/5 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="p_Val2_22_3_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="8" slack="0"/>
<pin id="1130" dir="0" index="1" bw="8" slack="0"/>
<pin id="1131" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_22_3/5 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="tmp_V_84_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="32" slack="0"/>
<pin id="1136" dir="0" index="1" bw="8" slack="1"/>
<pin id="1137" dir="0" index="2" bw="8" slack="1"/>
<pin id="1138" dir="0" index="3" bw="8" slack="1"/>
<pin id="1139" dir="0" index="4" bw="8" slack="1"/>
<pin id="1140" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V_84/6 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="macRegisters_0_V_4_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="8" slack="0"/>
<pin id="1145" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_0_V_4 "/>
</bind>
</comp>

<comp id="1150" class="1005" name="macRegisters_1_V_4_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="8" slack="0"/>
<pin id="1152" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_1_V_4 "/>
</bind>
</comp>

<comp id="1157" class="1005" name="macRegisters_2_V_4_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="8" slack="0"/>
<pin id="1159" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_2_V_4 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="macRegisters_3_V_4_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="8" slack="0"/>
<pin id="1166" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_3_V_4 "/>
</bind>
</comp>

<comp id="1171" class="1005" name="exitcond_flatten6_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="1" slack="1"/>
<pin id="1173" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten6 "/>
</bind>
</comp>

<comp id="1175" class="1005" name="indvar_flatten_next6_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="20" slack="0"/>
<pin id="1177" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next6 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="nm_t_mid2_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="5" slack="3"/>
<pin id="1182" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="nm_t_mid2 "/>
</bind>
</comp>

<comp id="1188" class="1005" name="nm_mid2_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="6" slack="0"/>
<pin id="1190" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="nm_mid2 "/>
</bind>
</comp>

<comp id="1193" class="1005" name="tmp_98_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="12" slack="1"/>
<pin id="1195" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_98 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="tmp_100_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="1" slack="3"/>
<pin id="1200" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_100 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="sf_2_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="8" slack="0"/>
<pin id="1204" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="sf_2 "/>
</bind>
</comp>

<comp id="1207" class="1005" name="indvar_flatten_next_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="14" slack="0"/>
<pin id="1209" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1212" class="1005" name="weights10_m_weights_4_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="12" slack="1"/>
<pin id="1214" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weights10_m_weights_4 "/>
</bind>
</comp>

<comp id="1217" class="1005" name="weights10_m_weights_6_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="12" slack="1"/>
<pin id="1219" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weights10_m_weights_6 "/>
</bind>
</comp>

<comp id="1222" class="1005" name="weights10_m_weights_8_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="12" slack="1"/>
<pin id="1224" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weights10_m_weights_8 "/>
</bind>
</comp>

<comp id="1227" class="1005" name="weights10_m_weights_10_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="12" slack="1"/>
<pin id="1229" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weights10_m_weights_10 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="tmp_101_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="8" slack="1"/>
<pin id="1234" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_101 "/>
</bind>
</comp>

<comp id="1237" class="1005" name="tmp_354_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="1" slack="1"/>
<pin id="1239" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_354 "/>
</bind>
</comp>

<comp id="1242" class="1005" name="tmp_106_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="1" slack="1"/>
<pin id="1244" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_106 "/>
</bind>
</comp>

<comp id="1247" class="1005" name="tmp_108_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="8" slack="1"/>
<pin id="1249" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_108 "/>
</bind>
</comp>

<comp id="1252" class="1005" name="tmp_357_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="1" slack="1"/>
<pin id="1254" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_357 "/>
</bind>
</comp>

<comp id="1257" class="1005" name="tmp_227_1_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="1" slack="1"/>
<pin id="1259" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_227_1 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="tmp_113_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="8" slack="1"/>
<pin id="1264" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_113 "/>
</bind>
</comp>

<comp id="1267" class="1005" name="tmp_360_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="1" slack="1"/>
<pin id="1269" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_360 "/>
</bind>
</comp>

<comp id="1272" class="1005" name="tmp_227_2_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="1" slack="1"/>
<pin id="1274" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_227_2 "/>
</bind>
</comp>

<comp id="1277" class="1005" name="tmp_118_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="8" slack="1"/>
<pin id="1279" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_118 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="tmp_363_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="1" slack="1"/>
<pin id="1284" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_363 "/>
</bind>
</comp>

<comp id="1287" class="1005" name="tmp_227_3_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="1" slack="1"/>
<pin id="1289" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_227_3 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="p_Val2_s_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="8" slack="1"/>
<pin id="1294" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1297" class="1005" name="p_Val2_22_1_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="8" slack="1"/>
<pin id="1299" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_22_1 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="p_Val2_22_2_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="8" slack="1"/>
<pin id="1304" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_22_2 "/>
</bind>
</comp>

<comp id="1307" class="1005" name="p_Val2_22_3_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="8" slack="1"/>
<pin id="1309" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_22_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="129"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="84" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="122" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="2" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="4" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="82" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="155" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="6" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="82" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="168" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="8" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="82" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="181" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="199"><net_src comp="10" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="82" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="194" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="50" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="52" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="54" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="48" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="255"><net_src comp="48" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="48" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="48" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="48" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="233" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="56" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="271" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="58" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="287"><net_src comp="211" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="60" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="62" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="211" pin="4"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="222" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="64" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="306"><net_src comp="295" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="54" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="233" pin="4"/><net_sink comp="301" pin=2"/></net>

<net id="314"><net_src comp="295" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="66" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="275" pin="3"/><net_sink comp="309" pin=2"/></net>

<net id="322"><net_src comp="295" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="68" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="271" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="329"><net_src comp="295" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="70" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="244" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="72" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="331" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="325" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="74" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="301" pin="3"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="337" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="295" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="360"><net_src comp="349" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="48" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="244" pin="4"/><net_sink comp="355" pin=2"/></net>

<net id="366"><net_src comp="343" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="372"><net_src comp="56" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="363" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="58" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="380"><net_src comp="337" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="367" pin="3"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="309" pin="3"/><net_sink comp="375" pin=2"/></net>

<net id="388"><net_src comp="337" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="363" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="317" pin="3"/><net_sink comp="383" pin=2"/></net>

<net id="396"><net_src comp="337" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="343" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="301" pin="3"/><net_sink comp="391" pin=2"/></net>

<net id="402"><net_src comp="355" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="399" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="375" pin="3"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="355" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="76" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="355" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="78" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="222" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="80" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="432"><net_src comp="295" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="80" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="421" pin="2"/><net_sink comp="427" pin=2"/></net>

<net id="438"><net_src comp="435" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="440"><net_src comp="435" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="441"><net_src comp="435" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="445"><net_src comp="142" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="162" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="446" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="442" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="461"><net_src comp="86" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="450" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="88" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="470"><net_src comp="90" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="450" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="472"><net_src comp="92" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="473"><net_src comp="88" pin="0"/><net_sink comp="464" pin=3"/></net>

<net id="479"><net_src comp="86" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="450" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="481"><net_src comp="94" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="485"><net_src comp="450" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="482" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="456" pin="3"/><net_sink comp="486" pin=1"/></net>

<net id="498"><net_src comp="96" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="450" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="500"><net_src comp="12" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="501"><net_src comp="98" pin="0"/><net_sink comp="492" pin=3"/></net>

<net id="507"><net_src comp="100" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="492" pin="4"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="486" pin="2"/><net_sink comp="502" pin=2"/></net>

<net id="514"><net_src comp="502" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="54" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="519"><net_src comp="175" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="524"><net_src comp="516" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="442" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="531"><net_src comp="86" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="520" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="88" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="540"><net_src comp="90" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="520" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="542"><net_src comp="92" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="543"><net_src comp="88" pin="0"/><net_sink comp="534" pin=3"/></net>

<net id="549"><net_src comp="86" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="520" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="94" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="555"><net_src comp="520" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="560"><net_src comp="552" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="526" pin="3"/><net_sink comp="556" pin=1"/></net>

<net id="568"><net_src comp="96" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="569"><net_src comp="520" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="570"><net_src comp="12" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="571"><net_src comp="98" pin="0"/><net_sink comp="562" pin=3"/></net>

<net id="577"><net_src comp="100" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="562" pin="4"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="556" pin="2"/><net_sink comp="572" pin=2"/></net>

<net id="584"><net_src comp="572" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="54" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="589"><net_src comp="188" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="594"><net_src comp="586" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="442" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="601"><net_src comp="86" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="590" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="88" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="610"><net_src comp="90" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="590" pin="2"/><net_sink comp="604" pin=1"/></net>

<net id="612"><net_src comp="92" pin="0"/><net_sink comp="604" pin=2"/></net>

<net id="613"><net_src comp="88" pin="0"/><net_sink comp="604" pin=3"/></net>

<net id="619"><net_src comp="86" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="590" pin="2"/><net_sink comp="614" pin=1"/></net>

<net id="621"><net_src comp="94" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="625"><net_src comp="590" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="630"><net_src comp="622" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="596" pin="3"/><net_sink comp="626" pin=1"/></net>

<net id="638"><net_src comp="96" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="590" pin="2"/><net_sink comp="632" pin=1"/></net>

<net id="640"><net_src comp="12" pin="0"/><net_sink comp="632" pin=2"/></net>

<net id="641"><net_src comp="98" pin="0"/><net_sink comp="632" pin=3"/></net>

<net id="647"><net_src comp="100" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="648"><net_src comp="632" pin="4"/><net_sink comp="642" pin=1"/></net>

<net id="649"><net_src comp="626" pin="2"/><net_sink comp="642" pin=2"/></net>

<net id="654"><net_src comp="642" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="54" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="659"><net_src comp="201" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="664"><net_src comp="656" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="442" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="671"><net_src comp="86" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="672"><net_src comp="660" pin="2"/><net_sink comp="666" pin=1"/></net>

<net id="673"><net_src comp="88" pin="0"/><net_sink comp="666" pin=2"/></net>

<net id="680"><net_src comp="90" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="681"><net_src comp="660" pin="2"/><net_sink comp="674" pin=1"/></net>

<net id="682"><net_src comp="92" pin="0"/><net_sink comp="674" pin=2"/></net>

<net id="683"><net_src comp="88" pin="0"/><net_sink comp="674" pin=3"/></net>

<net id="689"><net_src comp="86" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="690"><net_src comp="660" pin="2"/><net_sink comp="684" pin=1"/></net>

<net id="691"><net_src comp="94" pin="0"/><net_sink comp="684" pin=2"/></net>

<net id="695"><net_src comp="660" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="700"><net_src comp="692" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="666" pin="3"/><net_sink comp="696" pin=1"/></net>

<net id="708"><net_src comp="96" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="709"><net_src comp="660" pin="2"/><net_sink comp="702" pin=1"/></net>

<net id="710"><net_src comp="12" pin="0"/><net_sink comp="702" pin=2"/></net>

<net id="711"><net_src comp="98" pin="0"/><net_sink comp="702" pin=3"/></net>

<net id="717"><net_src comp="100" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="718"><net_src comp="702" pin="4"/><net_sink comp="712" pin=1"/></net>

<net id="719"><net_src comp="696" pin="2"/><net_sink comp="712" pin=2"/></net>

<net id="724"><net_src comp="712" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="54" pin="0"/><net_sink comp="720" pin=1"/></net>

<net id="745"><net_src comp="738" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="750"><net_src comp="742" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="726" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="756"><net_src comp="746" pin="2"/><net_sink comp="752" pin=1"/></net>

<net id="764"><net_src comp="757" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="769"><net_src comp="761" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="729" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="775"><net_src comp="765" pin="2"/><net_sink comp="771" pin=1"/></net>

<net id="783"><net_src comp="776" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="788"><net_src comp="780" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="732" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="794"><net_src comp="784" pin="2"/><net_sink comp="790" pin=1"/></net>

<net id="802"><net_src comp="795" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="807"><net_src comp="799" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="808"><net_src comp="735" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="813"><net_src comp="803" pin="2"/><net_sink comp="809" pin=1"/></net>

<net id="818"><net_src comp="809" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="823"><net_src comp="790" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="828"><net_src comp="771" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="833"><net_src comp="752" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="870"><net_src comp="102" pin="0"/><net_sink comp="834" pin=0"/></net>

<net id="871"><net_src comp="48" pin="0"/><net_sink comp="834" pin=1"/></net>

<net id="872"><net_src comp="78" pin="0"/><net_sink comp="834" pin=2"/></net>

<net id="873"><net_src comp="48" pin="0"/><net_sink comp="834" pin=3"/></net>

<net id="874"><net_src comp="48" pin="0"/><net_sink comp="834" pin=4"/></net>

<net id="875"><net_src comp="48" pin="0"/><net_sink comp="834" pin=5"/></net>

<net id="876"><net_src comp="104" pin="0"/><net_sink comp="834" pin=6"/></net>

<net id="877"><net_src comp="48" pin="0"/><net_sink comp="834" pin=7"/></net>

<net id="878"><net_src comp="48" pin="0"/><net_sink comp="834" pin=8"/></net>

<net id="879"><net_src comp="48" pin="0"/><net_sink comp="834" pin=9"/></net>

<net id="880"><net_src comp="48" pin="0"/><net_sink comp="834" pin=10"/></net>

<net id="881"><net_src comp="48" pin="0"/><net_sink comp="834" pin=11"/></net>

<net id="882"><net_src comp="48" pin="0"/><net_sink comp="834" pin=12"/></net>

<net id="883"><net_src comp="48" pin="0"/><net_sink comp="834" pin=13"/></net>

<net id="884"><net_src comp="48" pin="0"/><net_sink comp="834" pin=14"/></net>

<net id="885"><net_src comp="48" pin="0"/><net_sink comp="834" pin=15"/></net>

<net id="886"><net_src comp="48" pin="0"/><net_sink comp="834" pin=16"/></net>

<net id="887"><net_src comp="48" pin="0"/><net_sink comp="834" pin=17"/></net>

<net id="888"><net_src comp="48" pin="0"/><net_sink comp="834" pin=18"/></net>

<net id="889"><net_src comp="48" pin="0"/><net_sink comp="834" pin=19"/></net>

<net id="890"><net_src comp="48" pin="0"/><net_sink comp="834" pin=20"/></net>

<net id="891"><net_src comp="48" pin="0"/><net_sink comp="834" pin=21"/></net>

<net id="892"><net_src comp="48" pin="0"/><net_sink comp="834" pin=22"/></net>

<net id="893"><net_src comp="48" pin="0"/><net_sink comp="834" pin=23"/></net>

<net id="894"><net_src comp="78" pin="0"/><net_sink comp="834" pin=24"/></net>

<net id="895"><net_src comp="48" pin="0"/><net_sink comp="834" pin=25"/></net>

<net id="896"><net_src comp="48" pin="0"/><net_sink comp="834" pin=26"/></net>

<net id="897"><net_src comp="78" pin="0"/><net_sink comp="834" pin=27"/></net>

<net id="898"><net_src comp="48" pin="0"/><net_sink comp="834" pin=28"/></net>

<net id="899"><net_src comp="48" pin="0"/><net_sink comp="834" pin=29"/></net>

<net id="900"><net_src comp="48" pin="0"/><net_sink comp="834" pin=30"/></net>

<net id="901"><net_src comp="48" pin="0"/><net_sink comp="834" pin=31"/></net>

<net id="902"><net_src comp="48" pin="0"/><net_sink comp="834" pin=32"/></net>

<net id="907"><net_src comp="752" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="908"><net_src comp="834" pin="34"/><net_sink comp="903" pin=1"/></net>

<net id="945"><net_src comp="102" pin="0"/><net_sink comp="909" pin=0"/></net>

<net id="946"><net_src comp="48" pin="0"/><net_sink comp="909" pin=1"/></net>

<net id="947"><net_src comp="48" pin="0"/><net_sink comp="909" pin=2"/></net>

<net id="948"><net_src comp="48" pin="0"/><net_sink comp="909" pin=3"/></net>

<net id="949"><net_src comp="78" pin="0"/><net_sink comp="909" pin=4"/></net>

<net id="950"><net_src comp="104" pin="0"/><net_sink comp="909" pin=5"/></net>

<net id="951"><net_src comp="48" pin="0"/><net_sink comp="909" pin=6"/></net>

<net id="952"><net_src comp="78" pin="0"/><net_sink comp="909" pin=7"/></net>

<net id="953"><net_src comp="48" pin="0"/><net_sink comp="909" pin=8"/></net>

<net id="954"><net_src comp="48" pin="0"/><net_sink comp="909" pin=9"/></net>

<net id="955"><net_src comp="48" pin="0"/><net_sink comp="909" pin=10"/></net>

<net id="956"><net_src comp="48" pin="0"/><net_sink comp="909" pin=11"/></net>

<net id="957"><net_src comp="48" pin="0"/><net_sink comp="909" pin=12"/></net>

<net id="958"><net_src comp="48" pin="0"/><net_sink comp="909" pin=13"/></net>

<net id="959"><net_src comp="48" pin="0"/><net_sink comp="909" pin=14"/></net>

<net id="960"><net_src comp="48" pin="0"/><net_sink comp="909" pin=15"/></net>

<net id="961"><net_src comp="48" pin="0"/><net_sink comp="909" pin=16"/></net>

<net id="962"><net_src comp="48" pin="0"/><net_sink comp="909" pin=17"/></net>

<net id="963"><net_src comp="48" pin="0"/><net_sink comp="909" pin=18"/></net>

<net id="964"><net_src comp="48" pin="0"/><net_sink comp="909" pin=19"/></net>

<net id="965"><net_src comp="48" pin="0"/><net_sink comp="909" pin=20"/></net>

<net id="966"><net_src comp="48" pin="0"/><net_sink comp="909" pin=21"/></net>

<net id="967"><net_src comp="48" pin="0"/><net_sink comp="909" pin=22"/></net>

<net id="968"><net_src comp="48" pin="0"/><net_sink comp="909" pin=23"/></net>

<net id="969"><net_src comp="48" pin="0"/><net_sink comp="909" pin=24"/></net>

<net id="970"><net_src comp="78" pin="0"/><net_sink comp="909" pin=25"/></net>

<net id="971"><net_src comp="48" pin="0"/><net_sink comp="909" pin=26"/></net>

<net id="972"><net_src comp="48" pin="0"/><net_sink comp="909" pin=27"/></net>

<net id="973"><net_src comp="48" pin="0"/><net_sink comp="909" pin=28"/></net>

<net id="974"><net_src comp="48" pin="0"/><net_sink comp="909" pin=29"/></net>

<net id="975"><net_src comp="48" pin="0"/><net_sink comp="909" pin=30"/></net>

<net id="976"><net_src comp="48" pin="0"/><net_sink comp="909" pin=31"/></net>

<net id="977"><net_src comp="48" pin="0"/><net_sink comp="909" pin=32"/></net>

<net id="982"><net_src comp="771" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="983"><net_src comp="909" pin="34"/><net_sink comp="978" pin=1"/></net>

<net id="1020"><net_src comp="102" pin="0"/><net_sink comp="984" pin=0"/></net>

<net id="1021"><net_src comp="48" pin="0"/><net_sink comp="984" pin=1"/></net>

<net id="1022"><net_src comp="48" pin="0"/><net_sink comp="984" pin=2"/></net>

<net id="1023"><net_src comp="48" pin="0"/><net_sink comp="984" pin=3"/></net>

<net id="1024"><net_src comp="48" pin="0"/><net_sink comp="984" pin=4"/></net>

<net id="1025"><net_src comp="48" pin="0"/><net_sink comp="984" pin=5"/></net>

<net id="1026"><net_src comp="48" pin="0"/><net_sink comp="984" pin=6"/></net>

<net id="1027"><net_src comp="48" pin="0"/><net_sink comp="984" pin=7"/></net>

<net id="1028"><net_src comp="78" pin="0"/><net_sink comp="984" pin=8"/></net>

<net id="1029"><net_src comp="48" pin="0"/><net_sink comp="984" pin=9"/></net>

<net id="1030"><net_src comp="48" pin="0"/><net_sink comp="984" pin=10"/></net>

<net id="1031"><net_src comp="48" pin="0"/><net_sink comp="984" pin=11"/></net>

<net id="1032"><net_src comp="48" pin="0"/><net_sink comp="984" pin=12"/></net>

<net id="1033"><net_src comp="104" pin="0"/><net_sink comp="984" pin=13"/></net>

<net id="1034"><net_src comp="48" pin="0"/><net_sink comp="984" pin=14"/></net>

<net id="1035"><net_src comp="48" pin="0"/><net_sink comp="984" pin=15"/></net>

<net id="1036"><net_src comp="48" pin="0"/><net_sink comp="984" pin=16"/></net>

<net id="1037"><net_src comp="48" pin="0"/><net_sink comp="984" pin=17"/></net>

<net id="1038"><net_src comp="48" pin="0"/><net_sink comp="984" pin=18"/></net>

<net id="1039"><net_src comp="48" pin="0"/><net_sink comp="984" pin=19"/></net>

<net id="1040"><net_src comp="48" pin="0"/><net_sink comp="984" pin=20"/></net>

<net id="1041"><net_src comp="48" pin="0"/><net_sink comp="984" pin=21"/></net>

<net id="1042"><net_src comp="48" pin="0"/><net_sink comp="984" pin=22"/></net>

<net id="1043"><net_src comp="48" pin="0"/><net_sink comp="984" pin=23"/></net>

<net id="1044"><net_src comp="48" pin="0"/><net_sink comp="984" pin=24"/></net>

<net id="1045"><net_src comp="48" pin="0"/><net_sink comp="984" pin=25"/></net>

<net id="1046"><net_src comp="48" pin="0"/><net_sink comp="984" pin=26"/></net>

<net id="1047"><net_src comp="48" pin="0"/><net_sink comp="984" pin=27"/></net>

<net id="1048"><net_src comp="48" pin="0"/><net_sink comp="984" pin=28"/></net>

<net id="1049"><net_src comp="48" pin="0"/><net_sink comp="984" pin=29"/></net>

<net id="1050"><net_src comp="48" pin="0"/><net_sink comp="984" pin=30"/></net>

<net id="1051"><net_src comp="48" pin="0"/><net_sink comp="984" pin=31"/></net>

<net id="1052"><net_src comp="48" pin="0"/><net_sink comp="984" pin=32"/></net>

<net id="1057"><net_src comp="790" pin="2"/><net_sink comp="1053" pin=0"/></net>

<net id="1058"><net_src comp="984" pin="34"/><net_sink comp="1053" pin=1"/></net>

<net id="1095"><net_src comp="102" pin="0"/><net_sink comp="1059" pin=0"/></net>

<net id="1096"><net_src comp="48" pin="0"/><net_sink comp="1059" pin=1"/></net>

<net id="1097"><net_src comp="48" pin="0"/><net_sink comp="1059" pin=2"/></net>

<net id="1098"><net_src comp="78" pin="0"/><net_sink comp="1059" pin=3"/></net>

<net id="1099"><net_src comp="48" pin="0"/><net_sink comp="1059" pin=4"/></net>

<net id="1100"><net_src comp="48" pin="0"/><net_sink comp="1059" pin=5"/></net>

<net id="1101"><net_src comp="48" pin="0"/><net_sink comp="1059" pin=6"/></net>

<net id="1102"><net_src comp="48" pin="0"/><net_sink comp="1059" pin=7"/></net>

<net id="1103"><net_src comp="48" pin="0"/><net_sink comp="1059" pin=8"/></net>

<net id="1104"><net_src comp="48" pin="0"/><net_sink comp="1059" pin=9"/></net>

<net id="1105"><net_src comp="48" pin="0"/><net_sink comp="1059" pin=10"/></net>

<net id="1106"><net_src comp="48" pin="0"/><net_sink comp="1059" pin=11"/></net>

<net id="1107"><net_src comp="48" pin="0"/><net_sink comp="1059" pin=12"/></net>

<net id="1108"><net_src comp="48" pin="0"/><net_sink comp="1059" pin=13"/></net>

<net id="1109"><net_src comp="48" pin="0"/><net_sink comp="1059" pin=14"/></net>

<net id="1110"><net_src comp="104" pin="0"/><net_sink comp="1059" pin=15"/></net>

<net id="1111"><net_src comp="48" pin="0"/><net_sink comp="1059" pin=16"/></net>

<net id="1112"><net_src comp="48" pin="0"/><net_sink comp="1059" pin=17"/></net>

<net id="1113"><net_src comp="48" pin="0"/><net_sink comp="1059" pin=18"/></net>

<net id="1114"><net_src comp="104" pin="0"/><net_sink comp="1059" pin=19"/></net>

<net id="1115"><net_src comp="48" pin="0"/><net_sink comp="1059" pin=20"/></net>

<net id="1116"><net_src comp="48" pin="0"/><net_sink comp="1059" pin=21"/></net>

<net id="1117"><net_src comp="48" pin="0"/><net_sink comp="1059" pin=22"/></net>

<net id="1118"><net_src comp="48" pin="0"/><net_sink comp="1059" pin=23"/></net>

<net id="1119"><net_src comp="104" pin="0"/><net_sink comp="1059" pin=24"/></net>

<net id="1120"><net_src comp="48" pin="0"/><net_sink comp="1059" pin=25"/></net>

<net id="1121"><net_src comp="104" pin="0"/><net_sink comp="1059" pin=26"/></net>

<net id="1122"><net_src comp="48" pin="0"/><net_sink comp="1059" pin=27"/></net>

<net id="1123"><net_src comp="48" pin="0"/><net_sink comp="1059" pin=28"/></net>

<net id="1124"><net_src comp="104" pin="0"/><net_sink comp="1059" pin=29"/></net>

<net id="1125"><net_src comp="48" pin="0"/><net_sink comp="1059" pin=30"/></net>

<net id="1126"><net_src comp="48" pin="0"/><net_sink comp="1059" pin=31"/></net>

<net id="1127"><net_src comp="48" pin="0"/><net_sink comp="1059" pin=32"/></net>

<net id="1132"><net_src comp="809" pin="2"/><net_sink comp="1128" pin=0"/></net>

<net id="1133"><net_src comp="1059" pin="34"/><net_sink comp="1128" pin=1"/></net>

<net id="1141"><net_src comp="120" pin="0"/><net_sink comp="1134" pin=0"/></net>

<net id="1142"><net_src comp="1134" pin="5"/><net_sink comp="148" pin=2"/></net>

<net id="1146"><net_src comp="126" pin="1"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="1148"><net_src comp="1143" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="1149"><net_src comp="1143" pin="1"/><net_sink comp="829" pin=1"/></net>

<net id="1153"><net_src comp="130" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="1155"><net_src comp="1150" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="1156"><net_src comp="1150" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="1160"><net_src comp="134" pin="1"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="1162"><net_src comp="1157" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="1163"><net_src comp="1157" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="1167"><net_src comp="138" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="1169"><net_src comp="1164" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="1170"><net_src comp="1164" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="1174"><net_src comp="283" pin="2"/><net_sink comp="1171" pin=0"/></net>

<net id="1178"><net_src comp="289" pin="2"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="1183"><net_src comp="383" pin="3"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="834" pin=33"/></net>

<net id="1185"><net_src comp="1180" pin="1"/><net_sink comp="909" pin=33"/></net>

<net id="1186"><net_src comp="1180" pin="1"/><net_sink comp="984" pin=33"/></net>

<net id="1187"><net_src comp="1180" pin="1"/><net_sink comp="1059" pin=33"/></net>

<net id="1191"><net_src comp="391" pin="3"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="1196"><net_src comp="403" pin="2"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="1201"><net_src comp="409" pin="2"/><net_sink comp="1198" pin=0"/></net>

<net id="1205"><net_src comp="415" pin="2"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="1210"><net_src comp="427" pin="3"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="1215"><net_src comp="155" pin="3"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="1220"><net_src comp="168" pin="3"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="1225"><net_src comp="181" pin="3"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="1230"><net_src comp="194" pin="3"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="1235"><net_src comp="464" pin="4"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="1240"><net_src comp="474" pin="3"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="1245"><net_src comp="510" pin="2"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1250"><net_src comp="534" pin="4"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="1255"><net_src comp="544" pin="3"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="1260"><net_src comp="580" pin="2"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="1265"><net_src comp="604" pin="4"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="1270"><net_src comp="614" pin="3"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="1275"><net_src comp="650" pin="2"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="1280"><net_src comp="674" pin="4"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="1285"><net_src comp="684" pin="3"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="1290"><net_src comp="720" pin="2"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="1295"><net_src comp="903" pin="2"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="1134" pin=4"/></net>

<net id="1300"><net_src comp="978" pin="2"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="1134" pin=3"/></net>

<net id="1305"><net_src comp="1053" pin="2"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="1134" pin=2"/></net>

<net id="1310"><net_src comp="1128" pin="2"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="1134" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {6 }
 - Input state : 
	Port: Conv1DMac_new.1 : in_V_V | {4 }
	Port: Conv1DMac_new.1 : weights10_m_weights_3 | {3 4 }
	Port: Conv1DMac_new.1 : weights10_m_weights_2 | {3 4 }
	Port: Conv1DMac_new.1 : weights10_m_weights_1 | {3 4 }
	Port: Conv1DMac_new.1 : weights10_m_weights_s | {3 4 }
  - Chain level:
	State 1
		StgValue_14 : 1
		StgValue_15 : 1
		StgValue_16 : 1
		StgValue_17 : 1
	State 2
		tmp : 1
		tmp_96 : 2
		exitcond_flatten6 : 1
		indvar_flatten_next6 : 1
		StgValue_27 : 2
		exitcond_flatten : 1
		nm_mid : 2
		tmp_96_mid : 3
		nm_t_mid : 2
		not_exitcond_flatten : 2
		tmp_54 : 1
		tmp_97_mid : 2
		nm_2 : 3
		tmp_276 : 2
		sf_mid2 : 2
		tmp_352 : 4
		tmp_96_mid1 : 5
		tmp_96_mid2 : 6
		nm_t_mid2 : 5
		nm_mid2 : 2
		sf_cast1 : 3
		tmp_98 : 4
		tmp_100 : 3
		StgValue_46 : 4
		sf_2 : 3
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 3
		weights10_m_weights_4 : 1
		weights10_m_weights_5 : 2
		weights10_m_weights_6 : 1
		weights10_m_weights_7 : 2
		weights10_m_weights_8 : 1
		weights10_m_weights_9 : 2
		weights10_m_weights_10 : 1
		weights10_m_weights_11 : 2
	State 4
		p_0132_cast : 1
		p_Val2_s_133 : 2
		tmp_353 : 3
		tmp_101 : 3
		tmp_354 : 3
		tmp_355 : 3
		tmp_103 : 4
		tmp_104 : 3
		tmp_105 : 4
		tmp_106 : 5
		p_0132_1_cast : 1
		p_Val2_1 : 2
		tmp_356 : 3
		tmp_108 : 3
		tmp_357 : 3
		tmp_358 : 3
		tmp_110 : 4
		tmp_111 : 3
		tmp_112 : 4
		tmp_227_1 : 5
		p_0132_2_cast : 1
		p_Val2_2 : 2
		tmp_359 : 3
		tmp_113 : 3
		tmp_360 : 3
		tmp_361 : 3
		tmp_115 : 4
		tmp_116 : 3
		tmp_117 : 4
		tmp_227_2 : 5
		p_0132_3_cast : 1
		p_Val2_3 : 2
		tmp_362 : 3
		tmp_118 : 3
		tmp_363 : 3
		tmp_364 : 3
		tmp_120 : 4
		tmp_121 : 3
		tmp_122 : 4
		tmp_227_3 : 5
	State 5
		tmp1 : 1
		macRegisters_0_V : 2
		tmp2 : 1
		macRegisters_1_V : 2
		tmp3 : 1
		macRegisters_2_V : 2
		tmp4 : 1
		macRegisters_3_V : 2
		StgValue_125 : 3
		StgValue_126 : 3
		StgValue_127 : 3
		StgValue_128 : 3
		p_Val2_s : 3
		p_Val2_22_1 : 3
		p_Val2_22_2 : 3
		p_Val2_22_3 : 3
	State 6
		StgValue_148 : 1
		empty : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_123_fu_834       |    0    |    0    |   145   |
|    mux   |        tmp_124_fu_909       |    0    |    0    |   145   |
|          |        tmp_125_fu_984       |    0    |    0    |   145   |
|          |       tmp_126_fu_1059       |    0    |    0    |   145   |
|----------|-----------------------------|---------|---------|---------|
|          | indvar_flatten_next6_fu_289 |    0    |    0    |    27   |
|          |         nm_2_fu_343         |    0    |    0    |    15   |
|          |        tmp_98_fu_403        |    0    |    0    |    19   |
|          |         sf_2_fu_415         |    0    |    0    |    15   |
|          |   indvar_flatten_op_fu_421  |    0    |    0    |    21   |
|          |         tmp1_fu_746         |    0    |    0    |    8    |
|          |   macRegisters_0_V_fu_752   |    0    |    0    |    8    |
|          |         tmp2_fu_765         |    0    |    0    |    8    |
|    add   |   macRegisters_1_V_fu_771   |    0    |    0    |    8    |
|          |         tmp3_fu_784         |    0    |    0    |    8    |
|          |   macRegisters_2_V_fu_790   |    0    |    0    |    8    |
|          |         tmp4_fu_803         |    0    |    0    |    8    |
|          |   macRegisters_3_V_fu_809   |    0    |    0    |    8    |
|          |       p_Val2_s_fu_903       |    0    |    0    |    15   |
|          |      p_Val2_22_1_fu_978     |    0    |    0    |    15   |
|          |     p_Val2_22_2_fu_1053     |    0    |    0    |    15   |
|          |     p_Val2_22_3_fu_1128     |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|
|          |     p_Val2_s_133_fu_450     |    0    |    0    |    41   |
|    mul   |       p_Val2_1_fu_520       |    0    |    0    |    41   |
|          |       p_Val2_2_fu_590       |    0    |    0    |    41   |
|          |       p_Val2_3_fu_660       |    0    |    0    |    41   |
|----------|-----------------------------|---------|---------|---------|
|          |   exitcond_flatten6_fu_283  |    0    |    0    |    18   |
|          |   exitcond_flatten_fu_295   |    0    |    0    |    13   |
|          |        tmp_54_fu_331        |    0    |    0    |    11   |
|   icmp   |        tmp_100_fu_409       |    0    |    0    |    11   |
|          |        tmp_106_fu_510       |    0    |    0    |    11   |
|          |       tmp_227_1_fu_580      |    0    |    0    |    11   |
|          |       tmp_227_2_fu_650      |    0    |    0    |    11   |
|          |       tmp_227_3_fu_720      |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |        nm_mid_fu_301        |    0    |    0    |    6    |
|          |      tmp_96_mid_fu_309      |    0    |    0    |    12   |
|          |       nm_t_mid_fu_317       |    0    |    0    |    5    |
|  select  |        sf_mid2_fu_355       |    0    |    0    |    8    |
|          |      tmp_96_mid2_fu_375     |    0    |    0    |    12   |
|          |       nm_t_mid2_fu_383      |    0    |    0    |    5    |
|          |        nm_mid2_fu_391       |    0    |    0    |    6    |
|          |  indvar_flatten_next_fu_427 |    0    |    0    |    14   |
|----------|-----------------------------|---------|---------|---------|
|          |      tmp_97_mid_fu_337      |    0    |    0    |    2    |
|          |      qb_assign_2_fu_738     |    0    |    0    |    2    |
|    and   |     qb_assign_2_1_fu_757    |    0    |    0    |    2    |
|          |     qb_assign_2_2_fu_776    |    0    |    0    |    2    |
|          |     qb_assign_2_3_fu_795    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_276_fu_349       |    0    |    0    |    2    |
|          |        tmp_103_fu_486       |    0    |    0    |    2    |
|    or    |        tmp_110_fu_556       |    0    |    0    |    2    |
|          |        tmp_115_fu_626       |    0    |    0    |    2    |
|          |        tmp_120_fu_696       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    xor   | not_exitcond_flatten_fu_325 |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|   read   |      tmp_V_read_fu_142      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |  StgValue_148_write_fu_148  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_271         |    0    |    0    |    0    |
|          |        tmp_352_fu_363       |    0    |    0    |    0    |
|   trunc  |        tmp_355_fu_482       |    0    |    0    |    0    |
|          |        tmp_358_fu_552       |    0    |    0    |    0    |
|          |        tmp_361_fu_622       |    0    |    0    |    0    |
|          |        tmp_364_fu_692       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_96_fu_275        |    0    |    0    |    0    |
|          |      tmp_96_mid1_fu_367     |    0    |    0    |    0    |
|          |        tmp_105_fu_502       |    0    |    0    |    0    |
|bitconcatenate|        tmp_112_fu_572       |    0    |    0    |    0    |
|          |        tmp_117_fu_642       |    0    |    0    |    0    |
|          |        tmp_122_fu_712       |    0    |    0    |    0    |
|          |       tmp_V_84_fu_1134      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sf_cast1_fu_399       |    0    |    0    |    0    |
|          |        tmp_99_fu_435        |    0    |    0    |    0    |
|   zext   |        tmp_107_fu_742       |    0    |    0    |    0    |
|          |       tmp_228_1_fu_761      |    0    |    0    |    0    |
|          |       tmp_228_2_fu_780      |    0    |    0    |    0    |
|          |       tmp_228_3_fu_799      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       p_08_cast_fu_442      |    0    |    0    |    0    |
|          |      p_0132_cast_fu_446     |    0    |    0    |    0    |
|   sext   |     p_0132_1_cast_fu_516    |    0    |    0    |    0    |
|          |     p_0132_2_cast_fu_586    |    0    |    0    |    0    |
|          |     p_0132_3_cast_fu_656    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_353_fu_456       |    0    |    0    |    0    |
|          |        tmp_354_fu_474       |    0    |    0    |    0    |
|          |        tmp_356_fu_526       |    0    |    0    |    0    |
| bitselect|        tmp_357_fu_544       |    0    |    0    |    0    |
|          |        tmp_359_fu_596       |    0    |    0    |    0    |
|          |        tmp_360_fu_614       |    0    |    0    |    0    |
|          |        tmp_362_fu_666       |    0    |    0    |    0    |
|          |        tmp_363_fu_684       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_101_fu_464       |    0    |    0    |    0    |
|          |        tmp_104_fu_492       |    0    |    0    |    0    |
|          |        tmp_108_fu_534       |    0    |    0    |    0    |
|partselect|        tmp_111_fu_562       |    0    |    0    |    0    |
|          |        tmp_113_fu_604       |    0    |    0    |    0    |
|          |        tmp_116_fu_632       |    0    |    0    |    0    |
|          |        tmp_118_fu_674       |    0    |    0    |    0    |
|          |        tmp_121_fu_702       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |    0    |   1152  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|   exitcond_flatten6_reg_1171  |    1   |
|    indvar_flatten6_reg_207    |   20   |
| indvar_flatten_next6_reg_1175 |   20   |
|  indvar_flatten_next_reg_1207 |   14   |
|     indvar_flatten_reg_218    |   14   |
|  macRegisters_0_V_4_reg_1143  |    8   |
|  macRegisters_1_V_4_reg_1150  |    8   |
|  macRegisters_2_V_4_reg_1157  |    8   |
|  macRegisters_3_V_4_reg_1164  |    8   |
|        nm_mid2_reg_1188       |    6   |
|           nm_reg_229          |    6   |
|       nm_t_mid2_reg_1180      |    5   |
|      p_Val2_22_1_reg_1297     |    8   |
|      p_Val2_22_2_reg_1302     |    8   |
|      p_Val2_22_3_reg_1307     |    8   |
|       p_Val2_s_reg_1292       |    8   |
|         sf_2_reg_1202         |    8   |
|           sf_reg_240          |    8   |
|        tmp_100_reg_1198       |    1   |
|        tmp_101_reg_1232       |    8   |
|        tmp_106_reg_1242       |    1   |
|        tmp_108_reg_1247       |    8   |
|        tmp_113_reg_1262       |    8   |
|        tmp_118_reg_1277       |    8   |
|       tmp_227_1_reg_1257      |    1   |
|       tmp_227_2_reg_1272      |    1   |
|       tmp_227_3_reg_1287      |    1   |
|        tmp_354_reg_1237       |    1   |
|        tmp_357_reg_1252       |    1   |
|        tmp_360_reg_1267       |    1   |
|        tmp_363_reg_1282       |    1   |
|        tmp_98_reg_1193        |   12   |
|weights10_m_weights_10_reg_1227|   12   |
| weights10_m_weights_4_reg_1212|   12   |
| weights10_m_weights_6_reg_1217|   12   |
| weights10_m_weights_8_reg_1222|   12   |
+-------------------------------+--------+
|             Total             |   267  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_162 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_175 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_188 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_201 |  p0  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   96   ||  5.216  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |  1152  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   36   |
|  Register |    -   |    -   |   267  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   267  |  1188  |
+-----------+--------+--------+--------+--------+
