Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
| Date         : Mon Mar 31 17:18:59 2014
| Host         : joel-MacBookPro running 64-bit unknown
| Command      : report_timing_summary -file leon3mp_timing_summary_routed.rpt -pb leon3mp_timing_summary_routed.pb
| Design       : leon3mp
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.11 2013-11-22
--------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 17 register/latch pins with no clock driven by: apb0/apbo_reg[prdata][31]_i_2/O and possible clock pin by: apb0/r_reg[haddr][9]/Q 
 There are 32 register/latch pins with no clock driven by: n_0_15049_BUFG_inst/O and possible clock pin by: apb0/r_reg[haddr][9]/Q apb0/r_reg[haddr][10]/Q apb0/r_reg[haddr][11]/Q apb0/r_reg[haddr][12]/Q apb0/r_reg[haddr][13]/Q apb0/r_reg[haddr][14]/Q apb0/r_reg[haddr][15]/Q apb0/r_reg[haddr][16]/Q apb0/r_reg[haddr][17]/Q apb0/r_reg[haddr][18]/Q apb0/r_reg[haddr][19]/Q apb0/r_reg[hwrite]/Q apb0/r_reg[penable]/Q apb0/r_reg[psel]/Q 
 There are 32 register/latch pins with no clock driven by: n_2_11376_BUFG_inst/O and possible clock pin by: adderahb_if/r_reg[addr][2]/Q adderahb_if/r_reg[addr][3]/Q 
 There are 2 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 110 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 22 input ports with no input delay specified.

Checking 'no_output_delay'.
 There are 67 ports with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 7 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 0 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.515     -345.175                    137                24363        0.052        0.000                      0                24363        3.000        0.000                       0                 10948  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
clk                            {0.000 5.000}        10.000          100.000         
  CLKFBOUT                     {0.000 5.000}        10.000          100.000         
  CLKFBOUT_1                   {0.000 5.000}        10.000          100.000         
  CLKOUT0                      {0.000 10.000}       20.000          50.000          
  CLKOUT0_1                    {0.000 10.000}       20.000          50.000          
  CLKOUT1                      {5.000 15.000}       20.000          50.000          
  CLKOUT1_1                    {5.000 15.000}       20.000          50.000          
  CLKOUT2                      {0.000 2.500}        5.000           200.000         
io0/inst_top/inst_DMC/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_DMC                 {0.000 5.536}        11.072          90.316          
  clkfbout_DMC                 {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                  6.484        0.000                      0                    4        0.206        0.000                      0                    4        3.000        0.000                       0                    16  
  CLKFBOUT                                                                                                                                                                       8.751        0.000                       0                     2  
  CLKFBOUT_1                                                                                                                                                                     8.751        0.000                       0                     2  
  CLKOUT0                                                                                                                                                                       17.845        0.000                       0                     2  
  CLKOUT0_1                          4.773        0.000                      0                17023        0.052        0.000                      0                17023        8.750        0.000                       0                 10548  
  CLKOUT1                           11.233        0.000                      0                  697        0.118        0.000                      0                  697        9.500        0.000                       0                   345  
  CLKOUT1_1                                                                                                                                                                     18.751        0.000                       0                     1  
  CLKOUT2                                                                                                                                                                        3.751        0.000                       0                     1  
io0/inst_top/inst_DMC/clk_in1                                                                                                                                                    3.000        0.000                       0                     3  
  clk_out1_DMC                       6.717        0.000                      0                   32        0.225        0.000                      0                   32        5.036        0.000                       0                    34  
  clkfbout_DMC                                                                                                                                                                  47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLKOUT0_1     clk                 5.866        0.000                      0                    2        0.213        0.000                      0                    2  
clk_out1_DMC  clk                -4.374      -21.699                      6                    6        0.588        0.000                      0                    6  
clk           CLKOUT0_1           2.333        0.000                      0                 2184        0.677        0.000                      0                 2184  
CLKOUT1       CLKOUT0_1           6.541        0.000                      0                  191        4.409        0.000                      0                  191  
clk_out1_DMC  CLKOUT0_1          -3.433     -113.962                     39                   39        0.113        0.000                      0                   39  
CLKOUT0_1     CLKOUT1            -1.265      -13.947                     49                  103       14.708        0.000                      0                  103  
CLKOUT0_1     clk_out1_DMC       -5.515     -124.387                     30                   30        0.093        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLKOUT0_1          CLKOUT0_1                5.221        0.000                      0                 6420        1.020        0.000                      0                 6420  
**async_default**  CLKOUT0_1          CLKOUT1                  0.707        0.000                      0                    6       15.763        0.000                      0                    6  
**async_default**  CLKOUT0_1          clk                      5.761        0.000                      0                    4        0.915        0.000                      0                    4  
**async_default**  CLKOUT0_1          clk_out1_DMC            -5.493      -71.180                     13                   13        0.916        0.000                      0                   13  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.484ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.484ns  (required time - arrival time)
  Source:                 io0/inst_top/lastsampleEna44kHz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_top/sampleEna44kHzfixed_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.234ns  (logic 0.668ns (20.659%)  route 2.566ns (79.341%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  IBUF/O
                         net (fo=1, routed)           1.780     3.262    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.815     5.174    io0/inst_top/clk_BUFG
    SLICE_X30Y43                                                      r  io0/inst_top/lastsampleEna44kHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.518     5.692 f  io0/inst_top/lastsampleEna44kHz_reg/Q
                         net (fo=2, routed)           0.653     6.345    io0/inst_top/Inst_PWM/lastsampleEna44kHz
    SLICE_X29Y43         LUT2 (Prop_lut2_I0_O)        0.150     6.495 r  io0/inst_top/Inst_PWM/sampleEna44kHzfixed_i_1/O
                         net (fo=1, routed)           1.912     8.407    io0/inst_top/n_7_Inst_PWM
    SLICE_X30Y43         FDCE                                         r  io0/inst_top/sampleEna44kHzfixed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  IBUF/O
                         net (fo=1, routed)           1.683    13.094    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.686    14.871    io0/inst_top/clk_BUFG
    SLICE_X30Y43                                                      r  io0/inst_top/sampleEna44kHzfixed_reg/C
                         clock pessimism              0.302    15.174    
                         clock uncertainty           -0.035    15.138    
    SLICE_X30Y43         FDCE (Setup_fdce_C_D)       -0.247    14.891    io0/inst_top/sampleEna44kHzfixed_reg
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                          -8.407    
  -------------------------------------------------------------------
                         slack                                  6.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 io0/inst_top/lastsampleEna705kHz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_top/sampleEna705kHzfixed_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.370%)  route 0.070ns (23.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=1, routed)           0.558     0.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.637     1.471    io0/inst_top/clk_BUFG
    SLICE_X25Y38                                                      r  io0/inst_top/lastsampleEna705kHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDCE (Prop_fdce_C_Q)         0.128     1.599 f  io0/inst_top/lastsampleEna705kHz_reg/Q
                         net (fo=2, routed)           0.070     1.669    io0/inst_top/Inst_PWM/lastsampleEna705kHz
    SLICE_X25Y38         LUT2 (Prop_lut2_I0_O)        0.099     1.768 r  io0/inst_top/Inst_PWM/sampleEna705kHzfixed_i_1/O
                         net (fo=1, routed)           0.000     1.768    io0/inst_top/n_6_Inst_PWM
    SLICE_X25Y38         FDCE                                         r  io0/inst_top/sampleEna705kHzfixed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=1, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.913     1.982    io0/inst_top/clk_BUFG
    SLICE_X25Y38                                                      r  io0/inst_top/sampleEna705kHzfixed_reg/C
                         clock pessimism             -0.511     1.471    
    SLICE_X25Y38         FDCE (Hold_fdce_C_D)         0.091     1.562    io0/inst_top/sampleEna705kHzfixed_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required  Actual  Slack   Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155     10.000  7.845   BUFGCTRL_X0Y16  clk_BUFG_inst/I
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633    10.000  42.633  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000     5.000   3.000   PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000     5.000   3.000   PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT
  To Clock:  CLKFBOUT

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT
Waveform:           { 0 5 }
Period:             10.000
Sources:            { PLLE2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBIN  n/a            1.249     10.000  8.751   PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633    10.000  42.633  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT_1
  To Clock:  CLKFBOUT_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT_1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBIN  n/a            1.249     10.000  8.751   PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633    10.000  42.633  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0
  To Clock:  CLKOUT0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0
Waveform:           { 0 10 }
Period:             20.000
Sources:            { PLLE2_ADV_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155     20.000  17.845   BUFGCTRL_X0Y1   bufgclk0/I
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.773ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.773ns  (required time - arrival time)
  Source:                 leon3gen.dsugen.dsu0/x0/r_reg[halt][0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        14.675ns  (logic 2.690ns (18.331%)  route 11.985ns (81.669%))
  Logic Levels:           13  (LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.632ns = ( 23.632 - 20.000 ) 
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     2.012    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.108 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10546, routed)       1.607     3.716    leon3gen.dsugen.dsu0/x0/clkm
    SLICE_X56Y72                                                      r  leon3gen.dsugen.dsu0/x0/r_reg[halt][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.478     4.194 f  leon3gen.dsugen.dsu0/x0/r_reg[halt][0]/Q
                         net (fo=15, routed)          1.038     5.232    leon3gen.cpu[0].u0/leon3x0/p0/iu/dbgo[0][halt]
    SLICE_X58Y76         LUT3 (Prop_lut3_I1_O)        0.295     5.527 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[x][rstate][0]_i_3/O
                         net (fo=45, routed)          1.198     6.725    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_4_r[x][rstate][0]_i_3
    SLICE_X53Y87         LUT5 (Prop_lut5_I0_O)        0.124     6.849 f  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[x][annul_all]_i_1/O
                         net (fo=15, routed)          0.611     7.460    leon3gen.cpu[0].u0/leon3x0/p0/iu/annul_all
    SLICE_X55Y87         LUT2 (Prop_lut2_I1_O)        0.124     7.584 f  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[x][ctrl][annul]_i_2/O
                         net (fo=12, routed)          0.868     8.453    leon3gen.cpu[0].u0/leon3x0/p0/iu/v_x_ctrl_annul
    SLICE_X53Y88         LUT4 (Prop_lut4_I0_O)        0.154     8.607 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[x][ctrl][tt][5]_i_4/O
                         net (fo=11, routed)          0.457     9.063    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_4_r[x][ctrl][tt][5]_i_4
    SLICE_X52Y90         LUT2 (Prop_lut2_I1_O)        0.327     9.390 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[x][ctrl][trap]_i_8/O
                         net (fo=1, routed)           0.448     9.839    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_4_r[x][ctrl][trap]_i_8
    SLICE_X53Y89         LUT6 (Prop_lut6_I3_O)        0.124     9.963 f  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[x][ctrl][trap]_i_4/O
                         net (fo=4, routed)           0.468    10.430    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_4_r[x][ctrl][trap]_i_4
    SLICE_X54Y87         LUT4 (Prop_lut4_I3_O)        0.124    10.554 f  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[x][ctrl][tt][5]_i_6/O
                         net (fo=7, routed)           0.324    10.878    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_4_r[x][ctrl][tt][5]_i_6
    SLICE_X54Y88         LUT6 (Prop_lut6_I1_O)        0.124    11.002 f  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[stpend]_i_3/O
                         net (fo=10, routed)          2.342    13.345    leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/dci[nullify]
    SLICE_X77Y60         LUT5 (Prop_lut5_I0_O)        0.118    13.463 f  leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r[wb][data2][31]_i_4/O
                         net (fo=6, routed)           0.642    14.105    leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/n_4_r[wb][data2][31]_i_4
    SLICE_X75Y60         LUT6 (Prop_lut6_I5_O)        0.326    14.431 r  leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/a10.x[0].r_i_132/O
                         net (fo=10, routed)          0.750    15.181    leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/n_4_a10.x[0].r_i_132
    SLICE_X71Y57         LUT6 (Prop_lut6_I0_O)        0.124    15.305 r  leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/a10.x[0].r_i_125/O
                         net (fo=1, routed)           0.637    15.941    leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/n_4_a10.x[0].r_i_125
    SLICE_X71Y58         LUT6 (Prop_lut6_I0_O)        0.124    16.065 r  leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/a10.x[0].r_i_72/O
                         net (fo=1, routed)           0.573    16.638    leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/n_4_a10.x[0].r_i_72
    SLICE_X71Y58         LUT6 (Prop_lut6_I5_O)        0.124    16.762 r  leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/a10.x[0].r_i_21/O
                         net (fo=8, routed)           1.628    18.391    leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/I2[8]
    RAMB18_X2Y30         RAMB18E1                                     r  leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000    20.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.918    21.918    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.009 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10546, routed)       1.623    23.632    leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/clkm
    RAMB18_X2Y30                                                      r  leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r/CLKARDCLK
                         clock pessimism              0.179    23.811    
                         clock uncertainty           -0.082    23.730    
    RAMB18_X2Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    23.164    leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r
  -------------------------------------------------------------------
                         required time                         23.164    
                         arrival time                         -18.391    
  -------------------------------------------------------------------
                         slack                                  4.773    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 apb0/r_reg[pwdata][23]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mg2.sr1/r_reg[mcfg1][iows][3]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.667%)  route 0.244ns (63.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.575ns
    Source Clock Delay      (SCD):    1.246ns
    Clock Pessimism Removal (CPR):    0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.663    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.689 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10546, routed)       0.558     1.246    apb0/clkm
    SLICE_X52Y65                                                      r  apb0/r_reg[pwdata][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDRE (Prop_fdre_C_Q)         0.141     1.387 r  apb0/r_reg[pwdata][23]/Q
                         net (fo=13, routed)          0.244     1.631    mg2.sr1/O13[16]
    SLICE_X49Y64         FDRE                                         r  mg2.sr1/r_reg[mcfg1][iows][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     0.716    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.745 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10546, routed)       0.830     1.575    mg2.sr1/clkm
    SLICE_X49Y64                                                      r  mg2.sr1/r_reg[mcfg1][iows][3]/C
                         clock pessimism             -0.062     1.513    
    SLICE_X49Y64         FDRE (Hold_fdre_C_D)         0.066     1.579    mg2.sr1/r_reg[mcfg1][iows][3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0_1
Waveform:           { 0 10 }
Period:             20.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period        n/a     XADC/DCLK          n/a            4.000     20.000  16.000   XADC_X0Y0       io0/inst_ADC_TOP/inst_ADC/U0/DCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250     10.000  8.750    SLICE_X12Y70    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250     10.000  8.750    SLICE_X12Y70    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1
  To Clock:  CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack       11.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.233ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[speed][1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r_reg[rx_state][2]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT1 rise@25.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        8.422ns  (logic 1.060ns (12.587%)  route 7.362ns (87.413%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.227ns = ( 28.227 - 25.000 ) 
    Source Clock Delay      (SCD):    3.443ns = ( 8.443 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     5.000 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.704     6.704    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.800 r  bufgclk45/O
                         net (fo=343, routed)         1.642     8.443    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I50
    SLICE_X13Y60                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[speed][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDRE (Prop_fdre_C_Q)         0.456     8.899 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[speed][1]/Q
                         net (fo=34, routed)          3.488    12.386    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/speed
    SLICE_X9Y82          LUT4 (Prop_lut4_I0_O)        0.153    12.539 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[rxdp][3]_i_2/O
                         net (fo=41, routed)          1.910    14.449    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/dv12_in
    SLICE_X7Y76          LUT5 (Prop_lut5_I4_O)        0.327    14.776 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r[rx_state][9]_i_5/O
                         net (fo=2, routed)           0.949    15.725    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_4_FSM_onehot_r[rx_state][9]_i_5
    SLICE_X6Y78          LUT6 (Prop_lut6_I2_O)        0.124    15.849 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r[rx_state][9]_i_1/O
                         net (fo=10, routed)          1.016    16.864    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_4_FSM_onehot_r[rx_state][9]_i_1
    SLICE_X9Y80          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r_reg[rx_state][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   25.000    25.000 r  
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000    25.000 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.625    26.625    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    26.716 r  bufgclk45/O
                         net (fo=343, routed)         1.510    28.226    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I50
    SLICE_X9Y80                                                       r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r_reg[rx_state][2]/C
                         clock pessimism              0.164    28.391    
                         clock uncertainty           -0.089    28.302    
    SLICE_X9Y80          FDRE (Setup_fdre_C_CE)      -0.205    28.097    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r_reg[rx_state][2]
  -------------------------------------------------------------------
                         required time                         28.097    
                         arrival time                         -16.864    
  -------------------------------------------------------------------
                         slack                                 11.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[retry_cnt][0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[delay_val][5]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@5.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        0.561ns  (logic 0.271ns (48.287%)  route 0.290ns (51.713%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 6.530 - 5.000 ) 
    Source Clock Delay      (SCD):    1.139ns = ( 6.139 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     5.000 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.510     5.510    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.536 r  bufgclk45/O
                         net (fo=343, routed)         0.603     6.139    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I50
    SLICE_X2Y50                                                       r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[retry_cnt][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.164     6.303 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[retry_cnt][0]/Q
                         net (fo=12, routed)          0.290     6.593    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_4_r_reg[retry_cnt][0]
    SLICE_X3Y48          LUT6 (Prop_lut6_I2_O)        0.045     6.638 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[delay_val][5]_i_2/O
                         net (fo=1, routed)           0.000     6.638    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_4_r[delay_val][5]_i_2
    SLICE_X3Y48          MUXF7 (Prop_muxf7_I0_O)      0.062     6.700 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[delay_val][5]_i_1/O
                         net (fo=1, routed)           0.000     6.700    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/v[delay_val][5]
    SLICE_X3Y48          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[delay_val][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     5.000 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.556     5.556    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     5.585 r  bufgclk45/O
                         net (fo=343, routed)         0.946     6.530    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I50
    SLICE_X3Y48                                                       r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[delay_val][5]/C
                         clock pessimism             -0.054     6.477    
    SLICE_X3Y48          FDRE (Hold_fdre_C_D)         0.105     6.582    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[delay_val][5]
  -------------------------------------------------------------------
                         required time                         -6.582    
                         arrival time                           6.700    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT1
Waveform:           { 5 15 }
Period:             20.000
Sources:            { PLLE2_ADV_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155     20.000  17.845   BUFGCTRL_X0Y2   bufgclk45/I
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKOUT1
Low Pulse Width   Fast    FDSE/C             n/a            0.500     10.000  9.500    SLICE_X8Y80     eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r_reg[rx_state][0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X10Y78    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[byte_count][3]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1_1
  To Clock:  CLKOUT1_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT1_1
Waveform:           { 5 15 }
Period:             20.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249     20.000  18.751   PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT2
  To Clock:  CLKOUT2

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT2
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249     5.000   3.751    PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000   5.000   155.000  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  io0/inst_top/inst_DMC/clk_in1
  To Clock:  io0/inst_top/inst_DMC/clk_in1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         io0/inst_top/inst_DMC/clk_in1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { io0/inst_top/inst_DMC/clk_in1 }

Check Type        Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751   MMCME2_ADV_X0Y0  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKFBOUT
Max Period        n/a     MMCME2_ADV/CLKIN1    n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y0  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1    n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1    n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DMC
  To Clock:  clk_out1_DMC

Setup :            0  Failing Endpoints,  Worst Slack        6.717ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.717ns  (required time - arrival time)
  Source:                 io0/inst_top/Inst_PWM/sampleEna44KHz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMC  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            io0/inst_top/Inst_PWM/sampleEna44KHz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMC  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             clk_out1_DMC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.072ns  (clk_out1_DMC rise@11.072ns - clk_out1_DMC rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 0.580ns (13.590%)  route 3.688ns (86.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 12.759 - 11.072 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.809     1.809    io0/inst_top/inst_DMC/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    io0/inst_top/inst_DMC/inst/clk_out1_DMC
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  io0/inst_top/inst_DMC/inst/clkout1_buf/O
                         net (fo=32, routed)          1.813     1.815    io0/inst_top/Inst_PWM/CLK
    SLICE_X29Y43                                                      r  io0/inst_top/Inst_PWM/sampleEna44KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.456     2.271 r  io0/inst_top/Inst_PWM/sampleEna44KHz_reg/Q
                         net (fo=43, routed)          3.688     5.959    io0/inst_top/Inst_PWM/buff_read
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124     6.083 r  io0/inst_top/Inst_PWM/sampleEna44KHz_i_1/O
                         net (fo=1, routed)           0.000     6.083    io0/inst_top/Inst_PWM/n_4_sampleEna44KHz_i_1
    SLICE_X29Y43         FDRE                                         r  io0/inst_top/Inst_PWM/sampleEna44KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMC rise edge)
                                                     11.072    11.072 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.072 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.683    12.755    io0/inst_top/inst_DMC/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     9.061 r  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    10.984    io0/inst_top/inst_DMC/inst/clk_out1_DMC
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.075 r  io0/inst_top/inst_DMC/inst/clkout1_buf/O
                         net (fo=32, routed)          1.684    12.759    io0/inst_top/Inst_PWM/CLK
    SLICE_X29Y43                                                      r  io0/inst_top/Inst_PWM/sampleEna44KHz_reg/C
                         clock pessimism              0.128    12.888    
                         clock uncertainty           -0.117    12.771    
    SLICE_X29Y43         FDRE (Setup_fdre_C_D)        0.029    12.800    io0/inst_top/Inst_PWM/sampleEna44KHz_reg
  -------------------------------------------------------------------
                         required time                         12.800    
                         arrival time                          -6.083    
  -------------------------------------------------------------------
                         slack                                  6.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 io0/inst_top/Inst_PWM/cnt_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_DMC  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            io0/inst_top/Inst_PWM/cnt_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_DMC  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             clk_out1_DMC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMC rise@0.000ns - clk_out1_DMC rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.476%)  route 0.143ns (43.524%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.624     0.624    io0/inst_top/inst_DMC/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    io0/inst_top/inst_DMC/inst/clk_out1_DMC
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  io0/inst_top/inst_DMC/inst/clkout1_buf/O
                         net (fo=32, routed)          0.636     0.638    io0/inst_top/Inst_PWM/CLK
    SLICE_X27Y40                                                      r  io0/inst_top/Inst_PWM/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDPE (Prop_fdpe_C_Q)         0.141     0.779 r  io0/inst_top/Inst_PWM/cnt_reg[1]/Q
                         net (fo=10, routed)          0.143     0.923    io0/inst_top/Inst_PWM/n_4_cnt_reg[1]
    SLICE_X26Y40         LUT5 (Prop_lut5_I3_O)        0.045     0.968 r  io0/inst_top/Inst_PWM/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.968    io0/inst_top/Inst_PWM/n_4_cnt[4]_i_1
    SLICE_X26Y40         FDPE                                         r  io0/inst_top/Inst_PWM/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.898     0.898    io0/inst_top/inst_DMC/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    io0/inst_top/inst_DMC/inst/clk_out1_DMC
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  io0/inst_top/inst_DMC/inst/clkout1_buf/O
                         net (fo=32, routed)          0.912     0.914    io0/inst_top/Inst_PWM/CLK
    SLICE_X26Y40                                                      r  io0/inst_top/Inst_PWM/cnt_reg[4]/C
                         clock pessimism             -0.262     0.651    
    SLICE_X26Y40         FDPE (Hold_fdpe_C_D)         0.091     0.742    io0/inst_top/Inst_PWM/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_DMC
Waveform:           { 0 5.53613 }
Period:             11.072
Sources:            { io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155     11.072  8.917    BUFGCTRL_X0Y3    io0/inst_top/inst_DMC/inst/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   11.072  202.288  MMCME2_ADV_X0Y0  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500     5.536   5.036    SLICE_X26Y41     io0/inst_top/Inst_PWM/PWMout_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.536   5.036    SLICE_X29Y43     io0/inst_top/Inst_PWM/sampleEna44KHz_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DMC
  To Clock:  clkfbout_DMC

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DMC
Waveform:           { 0 25 }
Period:             50.000
Sources:            { io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155     50.000  47.845  BUFGCTRL_X0Y6    io0/inst_top/inst_DMC/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   50.000  50.000  MMCME2_ADV_X0Y0  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.866ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.866ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/sampleEna705kHzout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        4.974ns  (logic 0.605ns (12.163%)  route 4.369ns (87.837%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    3.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     2.012    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.108 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10546, routed)       1.816     3.925    rst0/clkm
    SLICE_X27Y43                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDCE (Prop_fdce_C_Q)         0.456     4.381 r  rst0/async.rstoutl_reg/Q
                         net (fo=240, routed)         4.369     8.750    io0/inst_top/O3
    SLICE_X28Y39         LUT5 (Prop_lut5_I4_O)        0.149     8.899 r  io0/inst_top/sampleEna705kHzout_i_1/O
                         net (fo=1, routed)           0.000     8.899    io0/inst_top/n_4_sampleEna705kHzout_i_1
    SLICE_X28Y39         FDRE                                         r  io0/inst_top/sampleEna705kHzout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  IBUF/O
                         net (fo=1, routed)           1.683    13.094    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.685    14.870    io0/inst_top/clk_BUFG
    SLICE_X28Y39                                                      r  io0/inst_top/sampleEna705kHzout_reg/C
                         clock pessimism              0.000    14.870    
                         clock uncertainty           -0.180    14.690    
    SLICE_X28Y39         FDRE (Setup_fdre_C_D)        0.075    14.765    io0/inst_top/sampleEna705kHzout_reg
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                  5.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/sampleEna44kHzout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        1.140ns  (logic 0.186ns (16.310%)  route 0.954ns (83.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.663    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.689 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10546, routed)       0.637     1.326    rst0/clkm
    SLICE_X27Y43                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDCE (Prop_fdce_C_Q)         0.141     1.467 r  rst0/async.rstoutl_reg/Q
                         net (fo=240, routed)         0.954     2.421    io0/inst_top/O3
    SLICE_X29Y45         LUT5 (Prop_lut5_I4_O)        0.045     2.466 r  io0/inst_top/sampleEna44kHzout_i_1/O
                         net (fo=1, routed)           0.000     2.466    io0/inst_top/n_4_sampleEna44kHzout_i_1
    SLICE_X29Y45         FDRE                                         r  io0/inst_top/sampleEna44kHzout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=1, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.913     1.982    io0/inst_top/clk_BUFG
    SLICE_X29Y45                                                      r  io0/inst_top/sampleEna44kHzout_reg/C
                         clock pessimism              0.000     1.982    
                         clock uncertainty            0.180     2.162    
    SLICE_X29Y45         FDRE (Hold_fdre_C_D)         0.091     2.253    io0/inst_top/sampleEna44kHzout_reg
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  0.213    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DMC
  To Clock:  clk

Setup :            6  Failing Endpoints,  Worst Slack       -4.374ns,  Total Violation      -21.699ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.588ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.374ns  (required time - arrival time)
  Source:                 io0/inst_top/Inst_PWM/sampleEna705KHz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DMC  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            io0/inst_top/sampleEna705kHzout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.023ns  (clk rise@4440.000ns - clk_out1_DMC rise@4439.977ns)
  Data Path Delay:        7.113ns  (logic 0.743ns (10.446%)  route 6.370ns (89.554%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 4444.870 - 4440.000 ) 
    Source Clock Delay      (SCD):    1.817ns = ( 4441.794 - 4439.977 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.413ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.296ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMC rise edge)
                                                   4439.977  4439.977 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4439.977 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.809  4441.786    io0/inst_top/inst_DMC/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922  4437.864 r  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018  4439.883    io0/inst_top/inst_DMC/inst/clk_out1_DMC
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  4439.979 r  io0/inst_top/inst_DMC/inst/clkout1_buf/O
                         net (fo=32, routed)          1.815  4441.794    io0/inst_top/Inst_PWM/CLK
    SLICE_X26Y41                                                      r  io0/inst_top/Inst_PWM/sampleEna705KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDCE (Prop_fdce_C_Q)         0.419  4442.213 r  io0/inst_top/Inst_PWM/sampleEna705KHz_reg/Q
                         net (fo=3, routed)           6.370  4448.583    io0/inst_top/sampleEna705kHz
    SLICE_X28Y39         LUT5 (Prop_lut5_I3_O)        0.324  4448.907 r  io0/inst_top/sampleEna705kHzout_i_1/O
                         net (fo=1, routed)           0.000  4448.907    io0/inst_top/n_4_sampleEna705kHzout_i_1
    SLICE_X28Y39         FDRE                                         r  io0/inst_top/sampleEna705kHzout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)     4440.000  4440.000 r  
    E3                                                0.000  4440.000 r  clk
                         net (fo=0)                   0.000  4440.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4441.411 r  IBUF/O
                         net (fo=1, routed)           1.683  4443.094    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4443.185 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.685  4444.870    io0/inst_top/clk_BUFG
    SLICE_X28Y39                                                      r  io0/inst_top/sampleEna705kHzout_reg/C
                         clock pessimism              0.000  4444.870    
                         clock uncertainty           -0.413  4444.458    
    SLICE_X28Y39         FDRE (Setup_fdre_C_D)        0.075  4444.533    io0/inst_top/sampleEna705kHzout_reg
  -------------------------------------------------------------------
                         required time                       4444.532    
                         arrival time                       -4448.907    
  -------------------------------------------------------------------
                         slack                                 -4.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 io0/inst_top/Inst_PWM/sampleEna44KHz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMC  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            io0/inst_top/sampleEna44kHzout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_DMC rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 0.186ns (7.637%)  route 2.250ns (92.363%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.413ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.296ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.624     0.624    io0/inst_top/inst_DMC/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    io0/inst_top/inst_DMC/inst/clk_out1_DMC
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  io0/inst_top/inst_DMC/inst/clkout1_buf/O
                         net (fo=32, routed)          0.636     0.638    io0/inst_top/Inst_PWM/CLK
    SLICE_X29Y43                                                      r  io0/inst_top/Inst_PWM/sampleEna44KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141     0.779 r  io0/inst_top/Inst_PWM/sampleEna44KHz_reg/Q
                         net (fo=43, routed)          2.250     3.029    io0/inst_top/buff_read
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.045     3.074 r  io0/inst_top/sampleEna44kHzout_i_1/O
                         net (fo=1, routed)           0.000     3.074    io0/inst_top/n_4_sampleEna44kHzout_i_1
    SLICE_X29Y45         FDRE                                         r  io0/inst_top/sampleEna44kHzout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=1, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.913     1.982    io0/inst_top/clk_BUFG
    SLICE_X29Y45                                                      r  io0/inst_top/sampleEna44kHzout_reg/C
                         clock pessimism              0.000     1.982    
                         clock uncertainty            0.413     2.394    
    SLICE_X29Y45         FDRE (Hold_fdre_C_D)         0.091     2.485    io0/inst_top/sampleEna44kHzout_reg
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           3.074    
  -------------------------------------------------------------------
                         slack                                  0.588    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.677ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.333ns  (required time - arrival time)
  Source:                 io0/inst_top/sampleEna44kHzout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[104][18]/CE
                            (rising edge-triggered cell FDPE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLKOUT0_1 rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        5.621ns  (logic 0.934ns (16.615%)  route 4.687ns (83.385%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -1.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.514ns = ( 23.514 - 20.000 ) 
    Source Clock Delay      (SCD):    5.174ns = ( 15.174 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  IBUF/O
                         net (fo=1, routed)           1.780    13.262    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.358 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.815    15.174    io0/inst_top/clk_BUFG
    SLICE_X29Y45                                                      r  io0/inst_top/sampleEna44kHzout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.456    15.630 r  io0/inst_top/sampleEna44kHzout_reg/Q
                         net (fo=16, routed)          2.421    18.050    io0/inst_ADC_TOP/inst_Buffer/I2
    SLICE_X31Y96         LUT4 (Prop_lut4_I0_O)        0.152    18.202 f  io0/inst_ADC_TOP/inst_Buffer/Memory_array[8][31]_i_2/O
                         net (fo=16, routed)          0.741    18.944    io0/inst_ADC_TOP/inst_Buffer/n_4_Memory_array[8][31]_i_2
    SLICE_X30Y90         LUT5 (Prop_lut5_I0_O)        0.326    19.270 r  io0/inst_ADC_TOP/inst_Buffer/Memory_array[104][31]_i_1__0/O
                         net (fo=17, routed)          1.525    20.795    io0/inst_ADC_TOP/inst_Buffer/n_4_Memory_array[104][31]_i_1__0
    SLICE_X40Y70         FDPE                                         r  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[104][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000    20.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.918    21.918    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.009 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10546, routed)       1.504    23.514    io0/inst_ADC_TOP/inst_Buffer/clkm
    SLICE_X40Y70                                                      r  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[104][18]/C
                         clock pessimism              0.000    23.514    
                         clock uncertainty           -0.180    23.333    
    SLICE_X40Y70         FDPE (Setup_fdpe_C_CE)      -0.205    23.128    io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[104][18]
  -------------------------------------------------------------------
                         required time                         23.128    
                         arrival time                         -20.795    
  -------------------------------------------------------------------
                         slack                                  2.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 io0/inst_top/sampleEna44kHzout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_ADC_TOP/inst_Buffer/Write_index_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.141ns (15.138%)  route 0.790ns (84.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.585ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=1, routed)           0.558     0.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.638     1.472    io0/inst_top/clk_BUFG
    SLICE_X29Y45                                                      r  io0/inst_top/sampleEna44kHzout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  io0/inst_top/sampleEna44kHzout_reg/Q
                         net (fo=16, routed)          0.790     2.403    io0/inst_ADC_TOP/inst_Buffer/I2
    SLICE_X29Y96         FDCE                                         r  io0/inst_ADC_TOP/inst_Buffer/Write_index_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     0.716    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.745 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10546, routed)       0.840     1.585    io0/inst_ADC_TOP/inst_Buffer/clkm
    SLICE_X29Y96                                                      r  io0/inst_ADC_TOP/inst_Buffer/Write_index_reg[0]/C
                         clock pessimism              0.000     1.585    
                         clock uncertainty            0.180     1.765    
    SLICE_X29Y96         FDCE (Hold_fdce_C_CE)       -0.039     1.726    io0/inst_ADC_TOP/inst_Buffer/Write_index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.677    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.409ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.541ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[lentype][5]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/r_reg[rpnt][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        8.203ns  (logic 2.451ns (29.881%)  route 5.752ns (70.119%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.530ns = ( 23.529 - 20.000 ) 
    Source Clock Delay      (SCD):    3.505ns = ( 8.505 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     5.000 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.704     6.704    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.800 r  bufgclk45/O
                         net (fo=343, routed)         1.704     8.505    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I50
    SLICE_X6Y73                                                       r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[lentype][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.518     9.023 f  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[lentype][5]/Q
                         net (fo=4, routed)           1.060    10.083    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_4_r_reg[lentype][5]
    SLICE_X8Y72          LUT6 (Prop_lut6_I1_O)        0.124    10.207 f  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[rxstatus][4]_i_10/O
                         net (fo=1, routed)           0.618    10.824    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_4_r[rxstatus][4]_i_10
    SLICE_X8Y74          LUT6 (Prop_lut6_I5_O)        0.124    10.948 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[rxstatus][4]_i_4/O
                         net (fo=4, routed)           0.724    11.672    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_4_r[rxstatus][4]_i_4
    SLICE_X9Y74          LUT5 (Prop_lut5_I4_O)        0.124    11.796 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[rxstatus][4]_i_6/O
                         net (fo=2, routed)           0.650    12.446    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_4_r[rxstatus][4]_i_6
    SLICE_X9Y73          LUT5 (Prop_lut5_I0_O)        0.124    12.570 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[rxstatus][4]_i_3/O
                         net (fo=2, routed)           0.980    13.551    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_4_r[rxstatus][4]_i_3
    SLICE_X12Y73         LUT6 (Prop_lut6_I2_O)        0.124    13.675 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[abufs][2]_i_10/O
                         net (fo=1, routed)           0.000    13.675    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_4_r[abufs][2]_i_10
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.208 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[abufs][2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    14.208    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_4_r_reg[abufs][2]_i_9
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.325 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[abufs][2]_i_8/CO[3]
                         net (fo=1, routed)           0.009    14.334    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_4_r_reg[abufs][2]_i_8
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.563 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[abufs][2]_i_6/CO[2]
                         net (fo=1, routed)           0.838    15.400    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/v[abufs]2__0
    SLICE_X10Y68         LUT6 (Prop_lut6_I1_O)        0.310    15.710 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[abufs][2]_i_3/O
                         net (fo=5, routed)           0.873    16.583    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_4_r[abufs][2]_i_3
    SLICE_X11Y62         LUT2 (Prop_lut2_I0_O)        0.124    16.707 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[rpnt][0]_i_1/O
                         net (fo=1, routed)           0.000    16.707    eth0.e1/m100.u0/ethc0/n_150_rx_rmii1.rx0
    SLICE_X11Y62         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[rpnt][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000    20.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.918    21.918    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.009 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10546, routed)       1.520    23.529    eth0.e1/m100.u0/ethc0/clkm
    SLICE_X11Y62                                                      r  eth0.e1/m100.u0/ethc0/r_reg[rpnt][0]/C
                         clock pessimism              0.000    23.529    
                         clock uncertainty           -0.310    23.220    
    SLICE_X11Y62         FDRE (Setup_fdre_C_D)        0.029    23.249    eth0.e1/m100.u0/ethc0/r_reg[rpnt][0]
  -------------------------------------------------------------------
                         required time                         23.249    
                         arrival time                         -16.707    
  -------------------------------------------------------------------
                         slack                                  6.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.409ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][9]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.754%)  route 0.181ns (56.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    1.100ns = ( 6.100 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     5.000 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.510     5.510    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.536 r  bufgclk45/O
                         net (fo=343, routed)         0.564     6.100    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I50
    SLICE_X11Y70                                                      r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y70         FDRE (Prop_fdre_C_Q)         0.141     6.240 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][9]/Q
                         net (fo=18, routed)          0.181     6.422    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_6_11/DIB1
    SLICE_X12Y69         RAMD32                                       r  eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     0.716    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.745 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10546, routed)       0.834     1.579    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_6_11/WCLK
    SLICE_X12Y69                                                      r  eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_6_11/RAMB_D1/CLK
                         clock pessimism              0.000     1.579    
                         clock uncertainty            0.310     1.889    
    SLICE_X12Y69         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     2.013    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           6.422    
  -------------------------------------------------------------------
                         slack                                  4.409    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DMC
  To Clock:  CLKOUT0_1

Setup :           39  Failing Endpoints,  Worst Slack       -3.433ns,  Total Violation     -113.962ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.433ns  (required time - arrival time)
  Source:                 io0/inst_top/Inst_PWM/sampleEna44KHz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMC  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            io0/inst_top/inst_DAC_buffer/Buffout_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.023ns  (CLKOUT0_1 rise@4440.000ns - clk_out1_DMC rise@4439.977ns)
  Data Path Delay:        4.628ns  (logic 0.456ns (9.852%)  route 4.172ns (90.148%))
  Logic Levels:           0  
  Clock Path Skew:        1.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.693ns = ( 4443.693 - 4440.000 ) 
    Source Clock Delay      (SCD):    1.815ns = ( 4441.792 - 4439.977 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.500ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMC rise edge)
                                                   4439.977  4439.977 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4439.977 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.809  4441.786    io0/inst_top/inst_DMC/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922  4437.864 r  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018  4439.883    io0/inst_top/inst_DMC/inst/clk_out1_DMC
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  4439.979 r  io0/inst_top/inst_DMC/inst/clkout1_buf/O
                         net (fo=32, routed)          1.813  4441.792    io0/inst_top/Inst_PWM/CLK
    SLICE_X29Y43                                                      r  io0/inst_top/Inst_PWM/sampleEna44KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.456  4442.249 r  io0/inst_top/Inst_PWM/sampleEna44KHz_reg/Q
                         net (fo=43, routed)          4.172  4446.421    io0/inst_top/inst_DAC_buffer/buff_read
    SLICE_X27Y41         FDCE                                         r  io0/inst_top/inst_DAC_buffer/Buffout_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                   4440.000  4440.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000  4440.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.918  4441.918    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4442.009 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10546, routed)       1.684  4443.693    io0/inst_top/inst_DAC_buffer/clkm
    SLICE_X27Y41                                                      r  io0/inst_top/inst_DAC_buffer/Buffout_reg[25]/C
                         clock pessimism              0.000  4443.693    
                         clock uncertainty           -0.500  4443.193    
    SLICE_X27Y41         FDCE (Setup_fdce_C_CE)      -0.205  4442.988    io0/inst_top/inst_DAC_buffer/Buffout_reg[25]
  -------------------------------------------------------------------
                         required time                       4442.988    
                         arrival time                       -4446.420    
  -------------------------------------------------------------------
                         slack                                 -3.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 io0/inst_top/Inst_PWM/sampleEna44KHz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMC  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            io0/inst_top/inst_DAC_buffer/read_index_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - clk_out1_DMC rise@0.000ns)
  Data Path Delay:        1.613ns  (logic 0.141ns (8.740%)  route 1.472ns (91.260%))
  Logic Levels:           0  
  Clock Path Skew:        1.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.500ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.624     0.624    io0/inst_top/inst_DMC/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    io0/inst_top/inst_DMC/inst/clk_out1_DMC
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  io0/inst_top/inst_DMC/inst/clkout1_buf/O
                         net (fo=32, routed)          0.636     0.638    io0/inst_top/Inst_PWM/CLK
    SLICE_X29Y43                                                      r  io0/inst_top/Inst_PWM/sampleEna44KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141     0.779 r  io0/inst_top/Inst_PWM/sampleEna44KHz_reg/Q
                         net (fo=43, routed)          1.472     2.251    io0/inst_top/inst_DAC_buffer/buff_read
    SLICE_X30Y42         FDCE                                         r  io0/inst_top/inst_DAC_buffer/read_index_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     0.716    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.745 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10546, routed)       0.909     1.654    io0/inst_top/inst_DAC_buffer/clkm
    SLICE_X30Y42                                                      r  io0/inst_top/inst_DAC_buffer/read_index_reg[4]/C
                         clock pessimism              0.000     1.654    
                         clock uncertainty            0.500     2.154    
    SLICE_X30Y42         FDCE (Hold_fdce_C_CE)       -0.016     2.138    io0/inst_top/inst_DAC_buffer/read_index_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.113    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT1

Setup :           49  Failing Endpoints,  Worst Slack       -1.265ns,  Total Violation      -13.947ns
Hold  :            0  Failing Endpoints,  Worst Slack       14.708ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.265ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txlength][6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][0]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        5.146ns  (logic 2.003ns (38.923%)  route 3.143ns (61.077%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.316ns = ( 8.316 - 5.000 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     2.012    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.108 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10546, routed)       1.638     3.747    eth0.e1/m100.u0/ethc0/clkm
    SLICE_X30Y58                                                      r  eth0.e1/m100.u0/ethc0/r_reg[txlength][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.518     4.265 r  eth0.e1/m100.u0/ethc0/r_reg[txlength][6]/Q
                         net (fo=8, routed)           1.104     5.368    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I10[6]
    SLICE_X15Y56         LUT6 (Prop_lut6_I2_O)        0.124     5.492 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][8]_i_6/O
                         net (fo=1, routed)           0.000     5.492    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_4_FSM_onehot_r[main_state][8]_i_6
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.890 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][8]_i_2/CO[3]
                         net (fo=8, routed)           1.097     6.987    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_4_FSM_onehot_r_reg[main_state][8]_i_2
    SLICE_X3Y64          LUT2 (Prop_lut2_I1_O)        0.423     7.410 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][6]_i_3/O
                         net (fo=2, routed)           0.466     7.877    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_4_FSM_onehot_r[main_state][6]_i_3
    SLICE_X2Y62          LUT6 (Prop_lut6_I0_O)        0.326     8.203 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[cnt][3]_i_4/O
                         net (fo=1, routed)           0.000     8.203    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_4_r[cnt][3]_i_4
    SLICE_X2Y62          MUXF7 (Prop_muxf7_I1_O)      0.214     8.417 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][3]_i_1/O
                         net (fo=4, routed)           0.476     8.893    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_4_r_reg[cnt][3]_i_1
    SLICE_X0Y61          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     5.000 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.625    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.716 r  bufgclk45/O
                         net (fo=343, routed)         1.599     8.316    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I50
    SLICE_X0Y61                                                       r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][0]/C
                         clock pessimism              0.000     8.316    
                         clock uncertainty           -0.310     8.006    
    SLICE_X0Y61          FDRE (Setup_fdre_C_CE)      -0.378     7.628    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][0]
  -------------------------------------------------------------------
                         required time                          7.628    
                         arrival time                          -8.893    
  -------------------------------------------------------------------
                         slack                                 -1.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.708ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txdata][8]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][8]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -15.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@20.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.389%)  route 0.118ns (45.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 6.458 - 5.000 ) 
    Source Clock Delay      (SCD):    1.288ns = ( 21.288 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000    20.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663    20.663    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.689 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10546, routed)       0.600    21.288    eth0.e1/m100.u0/ethc0/clkm
    SLICE_X7Y58                                                       r  eth0.e1/m100.u0/ethc0/r_reg[txdata][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.141    21.429 r  eth0.e1/m100.u0/ethc0/r_reg[txdata][8]/Q
                         net (fo=1, routed)           0.118    21.548    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I9[8]
    SLICE_X3Y58          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     5.000 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.556     5.556    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     5.585 r  bufgclk45/O
                         net (fo=343, routed)         0.874     6.458    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I50
    SLICE_X3Y58                                                       r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][8]/C
                         clock pessimism              0.000     6.458    
                         clock uncertainty            0.310     6.768    
    SLICE_X3Y58          FDRE (Hold_fdre_C_D)         0.072     6.840    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][8]
  -------------------------------------------------------------------
                         required time                         -6.840    
                         arrival time                          21.548    
  -------------------------------------------------------------------
                         slack                                 14.708    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  clk_out1_DMC

Setup :           30  Failing Endpoints,  Worst Slack       -5.515ns,  Total Violation     -124.387ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.515ns  (required time - arrival time)
  Source:                 io0/inst_top/inst_DAC_buffer/Buffout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/Inst_PWM/samplevalue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMC  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             clk_out1_DMC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.023ns  (clk_out1_DMC rise@5060.023ns - CLKOUT0_1 rise@5060.000ns)
  Data Path Delay:        2.879ns  (logic 0.828ns (28.756%)  route 2.051ns (71.244%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -2.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 5061.708 - 5060.023 ) 
    Source Clock Delay      (SCD):    3.920ns = ( 5063.920 - 5060.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.500ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                   5060.000  5060.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000  5060.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012  5062.012    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  5062.108 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10546, routed)       1.811  5063.920    io0/inst_top/inst_DAC_buffer/clkm
    SLICE_X31Y40                                                      r  io0/inst_top/inst_DAC_buffer/Buffout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.456  5064.376 r  io0/inst_top/inst_DAC_buffer/Buffout_reg[3]/Q
                         net (fo=1, routed)           0.796  5065.172    io0/inst_top/inst_DAC_buffer/p_18_in
    SLICE_X30Y41         LUT6 (Prop_lut6_I2_O)        0.124  5065.296 r  io0/inst_top/inst_DAC_buffer/samplevalue[0]_i_4/O
                         net (fo=1, routed)           0.839  5066.135    io0/inst_top/inst_DAC_buffer/n_4_samplevalue[0]_i_4
    SLICE_X30Y41         LUT6 (Prop_lut6_I4_O)        0.124  5066.259 r  io0/inst_top/inst_DAC_buffer/samplevalue[0]_i_2/O
                         net (fo=1, routed)           0.416  5066.676    io0/inst_top/inst_DAC_buffer/n_4_samplevalue[0]_i_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124  5066.800 r  io0/inst_top/inst_DAC_buffer/samplevalue[0]_i_1/O
                         net (fo=1, routed)           0.000  5066.800    io0/inst_top/Inst_PWM/D[0]
    SLICE_X30Y40         FDRE                                         r  io0/inst_top/Inst_PWM/samplevalue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMC rise edge)
                                                   5060.023  5060.023 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  5060.023 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.683  5061.707    io0/inst_top/inst_DMC/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  5058.012 r  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  5059.936    io0/inst_top/inst_DMC/inst/clk_out1_DMC
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  5060.026 r  io0/inst_top/inst_DMC/inst/clkout1_buf/O
                         net (fo=32, routed)          1.681  5061.708    io0/inst_top/Inst_PWM/CLK
    SLICE_X30Y40                                                      r  io0/inst_top/Inst_PWM/samplevalue_reg[0]/C
                         clock pessimism              0.000  5061.708    
                         clock uncertainty           -0.500  5061.208    
    SLICE_X30Y40         FDRE (Setup_fdre_C_D)        0.077  5061.285    io0/inst_top/Inst_PWM/samplevalue_reg[0]
  -------------------------------------------------------------------
                         required time                       5061.284    
                         arrival time                       -5066.799    
  -------------------------------------------------------------------
                         slack                                 -5.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 io0/inst_top/inst_DAC_buffer/Buffout_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/Inst_PWM/samplevalue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMC  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             clk_out1_DMC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMC rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.524%)  route 0.113ns (44.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.500ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.663    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.689 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10546, routed)       0.635     1.324    io0/inst_top/inst_DAC_buffer/clkm
    SLICE_X27Y39                                                      r  io0/inst_top/inst_DAC_buffer/Buffout_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDCE (Prop_fdce_C_Q)         0.141     1.465 r  io0/inst_top/inst_DAC_buffer/Buffout_reg[22]/Q
                         net (fo=1, routed)           0.113     1.578    io0/inst_top/Inst_PWM/D[1]
    SLICE_X26Y39         FDRE                                         r  io0/inst_top/Inst_PWM/samplevalue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.898     0.898    io0/inst_top/inst_DMC/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    io0/inst_top/inst_DMC/inst/clk_out1_DMC
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  io0/inst_top/inst_DMC/inst/clkout1_buf/O
                         net (fo=32, routed)          0.911     0.913    io0/inst_top/Inst_PWM/CLK
    SLICE_X26Y39                                                      r  io0/inst_top/Inst_PWM/samplevalue_reg[1]/C
                         clock pessimism              0.000     0.913    
                         clock uncertainty            0.500     1.413    
    SLICE_X26Y39         FDRE (Hold_fdre_C_D)         0.072     1.485    io0/inst_top/Inst_PWM/samplevalue_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.093    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.221ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.221ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/inst_DAC_buffer/Memory_array_reg[21][5]/CLR
                            (recovery check against rising-edge clock CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        13.961ns  (logic 0.574ns (4.111%)  route 13.387ns (95.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.680ns = ( 23.680 - 20.000 ) 
    Source Clock Delay      (SCD):    3.925ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     2.012    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.108 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10546, routed)       1.816     3.925    rst0/clkm
    SLICE_X27Y43                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDCE (Prop_fdce_C_Q)         0.456     4.381 r  rst0/async.rstoutl_reg/Q
                         net (fo=240, routed)         1.052     5.433    rst0/O3
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.118     5.551 f  rst0/read_index[6]_i_2/O
                         net (fo=6956, routed)       12.335    17.886    io0/inst_top/inst_DAC_buffer/p_0_in
    SLICE_X64Y38         FDCE                                         f  io0/inst_top/inst_DAC_buffer/Memory_array_reg[21][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000    20.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.918    21.918    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.009 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10546, routed)       1.671    23.680    io0/inst_top/inst_DAC_buffer/clkm
    SLICE_X64Y38                                                      r  io0/inst_top/inst_DAC_buffer/Memory_array_reg[21][5]/C
                         clock pessimism              0.116    23.796    
                         clock uncertainty           -0.082    23.714    
    SLICE_X64Y38         FDCE (Recov_fdce_C_CLR)     -0.607    23.107    io0/inst_top/inst_DAC_buffer/Memory_array_reg[21][5]
  -------------------------------------------------------------------
                         required time                         23.107    
                         arrival time                         -17.886    
  -------------------------------------------------------------------
                         slack                                  5.221    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.020ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/inst_DAC_buffer/Memory_array_reg[82][13]/CLR
                            (removal check against rising-edge clock CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.189ns (21.449%)  route 0.692ns (78.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.663    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.689 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10546, routed)       0.637     1.326    rst0/clkm
    SLICE_X27Y43                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDCE (Prop_fdce_C_Q)         0.141     1.467 r  rst0/async.rstoutl_reg/Q
                         net (fo=240, routed)         0.435     1.902    rst0/O3
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.048     1.950 f  rst0/read_index[6]_i_2/O
                         net (fo=6956, routed)        0.257     2.207    io0/inst_top/inst_DAC_buffer/p_0_in
    SLICE_X25Y42         FDCE                                         f  io0/inst_top/inst_DAC_buffer/Memory_array_reg[82][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     0.716    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.745 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10546, routed)       0.912     1.657    io0/inst_top/inst_DAC_buffer/clkm
    SLICE_X25Y42                                                      r  io0/inst_top/inst_DAC_buffer/Memory_array_reg[82][13]/C
                         clock pessimism             -0.316     1.341    
    SLICE_X25Y42         FDCE (Remov_fdce_C_CLR)     -0.154     1.187    io0/inst_top/inst_DAC_buffer/Memory_array_reg[82][13]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  1.020    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack        0.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       15.763ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/CLR
                            (recovery check against rising-edge clock CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 0.580ns (20.124%)  route 2.302ns (79.876%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.229ns = ( 8.229 - 5.000 ) 
    Source Clock Delay      (SCD):    3.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     2.012    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.108 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10546, routed)       1.816     3.925    rst0/clkm
    SLICE_X27Y43                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDCE (Prop_fdce_C_Q)         0.456     4.381 r  rst0/async.rstoutl_reg/Q
                         net (fo=240, routed)         1.304     5.684    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I78
    SLICE_X15Y63         LUT2 (Prop_lut2_I1_O)        0.124     5.808 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/FSM_onehot_r[rxdstate][7]_i_1/O
                         net (fo=75, routed)          0.999     6.807    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1
    SLICE_X11Y71         FDCE                                         f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     5.000 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.625    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.716 r  bufgclk45/O
                         net (fo=343, routed)         1.512     8.229    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I50
    SLICE_X11Y71                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/C
                         clock pessimism              0.000     8.229    
                         clock uncertainty           -0.310     7.919    
    SLICE_X11Y71         FDCE (Recov_fdce_C_CLR)     -0.405     7.514    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]
  -------------------------------------------------------------------
                         required time                          7.514    
                         arrival time                          -6.807    
  -------------------------------------------------------------------
                         slack                                  0.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.763ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/CLR
                            (removal check against rising-edge clock CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -15.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@20.000ns)
  Data Path Delay:        1.140ns  (logic 0.209ns (18.329%)  route 0.931ns (81.671%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.416ns = ( 6.416 - 5.000 ) 
    Source Clock Delay      (SCD):    1.256ns = ( 21.256 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000    20.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663    20.663    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.689 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10546, routed)       0.568    21.256    eth0.e1/m100.u0/ethc0/clkm
    SLICE_X30Y57                                                      r  eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.164    21.420 f  eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/Q
                         net (fo=60, routed)          0.539    21.959    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I28
    SLICE_X15Y63         LUT2 (Prop_lut2_I0_O)        0.045    22.004 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/FSM_onehot_r[rxdstate][7]_i_1/O
                         net (fo=75, routed)          0.393    22.397    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1
    SLICE_X11Y71         FDCE                                         f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     5.000 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.556     5.556    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     5.585 r  bufgclk45/O
                         net (fo=343, routed)         0.832     6.416    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I50
    SLICE_X11Y71                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/C
                         clock pessimism              0.000     6.416    
                         clock uncertainty            0.310     6.726    
    SLICE_X11Y71         FDCE (Remov_fdce_C_CLR)     -0.092     6.634    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.634    
                         arrival time                          22.397    
  -------------------------------------------------------------------
                         slack                                 15.763    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.761ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.915ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/lastsampleEna44kHz_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 0.574ns (12.800%)  route 3.910ns (87.200%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    3.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     2.012    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.108 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10546, routed)       1.816     3.925    rst0/clkm
    SLICE_X27Y43                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDCE (Prop_fdce_C_Q)         0.456     4.381 r  rst0/async.rstoutl_reg/Q
                         net (fo=240, routed)         1.052     5.433    rst0/O3
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.118     5.551 f  rst0/read_index[6]_i_2/O
                         net (fo=6956, routed)        2.859     8.409    io0/inst_top/p_0_in
    SLICE_X30Y43         FDCE                                         f  io0/inst_top/lastsampleEna44kHz_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  IBUF/O
                         net (fo=1, routed)           1.683    13.094    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.686    14.871    io0/inst_top/clk_BUFG
    SLICE_X30Y43                                                      r  io0/inst_top/lastsampleEna44kHz_reg/C
                         clock pessimism              0.000    14.871    
                         clock uncertainty           -0.180    14.691    
    SLICE_X30Y43         FDCE (Recov_fdce_C_CLR)     -0.521    14.170    io0/inst_top/lastsampleEna44kHz_reg
  -------------------------------------------------------------------
                         required time                         14.170    
                         arrival time                          -8.409    
  -------------------------------------------------------------------
                         slack                                  5.761    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.915ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/lastsampleEna705kHz_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.189ns (11.837%)  route 1.408ns (88.163%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.663    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.689 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10546, routed)       0.637     1.326    rst0/clkm
    SLICE_X27Y43                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDCE (Prop_fdce_C_Q)         0.141     1.467 r  rst0/async.rstoutl_reg/Q
                         net (fo=240, routed)         0.435     1.902    rst0/O3
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.048     1.950 f  rst0/read_index[6]_i_2/O
                         net (fo=6956, routed)        0.973     2.923    io0/inst_top/p_0_in
    SLICE_X25Y38         FDCE                                         f  io0/inst_top/lastsampleEna705kHz_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=1, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.913     1.982    io0/inst_top/clk_BUFG
    SLICE_X25Y38                                                      r  io0/inst_top/lastsampleEna705kHz_reg/C
                         clock pessimism              0.000     1.982    
                         clock uncertainty            0.180     2.162    
    SLICE_X25Y38         FDCE (Remov_fdce_C_CLR)     -0.154     2.008    io0/inst_top/lastsampleEna705kHz_reg
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.923    
  -------------------------------------------------------------------
                         slack                                  0.915    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  clk_out1_DMC

Setup :           13  Failing Endpoints,  Worst Slack       -5.493ns,  Total Violation      -71.180ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.916ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.493ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/Inst_PWM/cnt_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_DMC  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.023ns  (clk_out1_DMC rise@5060.023ns - CLKOUT0_1 rise@5060.000ns)
  Data Path Delay:        2.216ns  (logic 0.574ns (25.897%)  route 1.642ns (74.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 5061.709 - 5060.023 ) 
    Source Clock Delay      (SCD):    3.925ns = ( 5063.925 - 5060.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.500ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                   5060.000  5060.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000  5060.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012  5062.012    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  5062.108 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10546, routed)       1.816  5063.925    rst0/clkm
    SLICE_X27Y43                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDCE (Prop_fdce_C_Q)         0.456  5064.381 r  rst0/async.rstoutl_reg/Q
                         net (fo=240, routed)         1.052  5065.433    rst0/O3
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.118  5065.551 f  rst0/read_index[6]_i_2/O
                         net (fo=6956, routed)        0.591  5066.142    io0/inst_top/Inst_PWM/p_0_in
    SLICE_X26Y40         FDPE                                         f  io0/inst_top/Inst_PWM/cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMC rise edge)
                                                   5060.023  5060.023 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  5060.023 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.683  5061.707    io0/inst_top/inst_DMC/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  5058.012 r  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  5059.936    io0/inst_top/inst_DMC/inst/clk_out1_DMC
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  5060.026 r  io0/inst_top/inst_DMC/inst/clkout1_buf/O
                         net (fo=32, routed)          1.683  5061.709    io0/inst_top/Inst_PWM/CLK
    SLICE_X26Y40                                                      r  io0/inst_top/Inst_PWM/cnt_reg[4]/C
                         clock pessimism              0.000  5061.709    
                         clock uncertainty           -0.500  5061.209    
    SLICE_X26Y40         FDPE (Recov_fdpe_C_PRE)     -0.561  5060.648    io0/inst_top/Inst_PWM/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                       5060.648    
                         arrival time                       -5066.142    
  -------------------------------------------------------------------
                         slack                                 -5.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.916ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/Inst_PWM/PWMout_reg/CLR
                            (removal check against rising-edge clock clk_out1_DMC  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMC rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.189ns (22.234%)  route 0.661ns (77.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.500ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.663    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.689 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10546, routed)       0.637     1.326    rst0/clkm
    SLICE_X27Y43                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDCE (Prop_fdce_C_Q)         0.141     1.467 r  rst0/async.rstoutl_reg/Q
                         net (fo=240, routed)         0.435     1.902    rst0/O3
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.048     1.950 f  rst0/read_index[6]_i_2/O
                         net (fo=6956, routed)        0.226     2.176    io0/inst_top/Inst_PWM/p_0_in
    SLICE_X26Y41         FDCE                                         f  io0/inst_top/Inst_PWM/PWMout_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.898     0.898    io0/inst_top/inst_DMC/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    io0/inst_top/inst_DMC/inst/clk_out1_DMC
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  io0/inst_top/inst_DMC/inst/clkout1_buf/O
                         net (fo=32, routed)          0.912     0.914    io0/inst_top/Inst_PWM/CLK
    SLICE_X26Y41                                                      r  io0/inst_top/Inst_PWM/PWMout_reg/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.500     1.414    
    SLICE_X26Y41         FDCE (Remov_fdce_C_CLR)     -0.154     1.260    io0/inst_top/Inst_PWM/PWMout_reg
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.916    





