[i] processing /home/flynn/workplace/CEMapping/AutoCellLibX/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 1988.608037829399, gates: 763, depth: 192, cec1: true, cec2: true
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/AutoCellLibX/../src/outputs/adder/adder.lib; read_verilog /tmp/MSAZHYLZ49.v; write_blif -impltf /home/flynn/workplace/CEMapping/AutoCellLibX/../benchmark/blif2/adder.blif;' --

1. Executing Liberty frontend.
Imported 31 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/MSAZHYLZ49.v
Parsing Verilog input from `/tmp/MSAZHYLZ49.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7a8995fa14
CPU: user 0.06s system 0.01s, MEM: 22.02 MB total, 15.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 77% 2x read_verilog (0 sec), 15% 2x read_liberty (0 sec), ...
>>> synthesis adder runtime: 0.3044736385345459
[i] processing /home/flynn/workplace/CEMapping/AutoCellLibX/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 16523.77574491501, gates: 6831, depth: 46, cec1: true, cec2: true
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/AutoCellLibX/../src/outputs/adder/adder.lib; read_verilog /tmp/AG2Y6B2HI1.v; write_blif -impltf /home/flynn/workplace/CEMapping/AutoCellLibX/../benchmark/blif2/arbiter.blif;' --

1. Executing Liberty frontend.
Imported 31 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/AG2Y6B2HI1.v
Parsing Verilog input from `/tmp/AG2Y6B2HI1.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3c1c3dc912
CPU: user 0.60s system 0.03s, MEM: 76.45 MB total, 70.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 6% 2x write_blif (0 sec), ...
>>> synthesis arbiter runtime: 1.7457129955291748
[i] processing /home/flynn/workplace/CEMapping/AutoCellLibX/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 4167.680085778236, gates: 1458, depth: 9, cec1: true, cec2: true
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/AutoCellLibX/../src/outputs/adder/adder.lib; read_verilog /tmp/6F4YXV0UUJ.v; write_blif -impltf /home/flynn/workplace/CEMapping/AutoCellLibX/../benchmark/blif2/bar.blif;' --

1. Executing Liberty frontend.
Imported 31 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/6F4YXV0UUJ.v
Parsing Verilog input from `/tmp/6F4YXV0UUJ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 684a1a0d12
CPU: user 0.10s system 0.02s, MEM: 28.52 MB total, 22.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 87% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> synthesis bar runtime: 1.0593695640563965
[i] processing /home/flynn/workplace/CEMapping/AutoCellLibX/../benchmark/aig/cavlc.aig
resyn runtime: 56
[i] area: 1131.0080041885376, gates: 477, depth: 11, cec1: true, cec2: true
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/AutoCellLibX/../src/outputs/adder/adder.lib; read_verilog /tmp/601PUU6HPA.v; write_blif -impltf /home/flynn/workplace/CEMapping/AutoCellLibX/../benchmark/blif2/cavlc.blif;' --

1. Executing Liberty frontend.
Imported 31 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/601PUU6HPA.v
Parsing Verilog input from `/tmp/601PUU6HPA.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4a4410a252
CPU: user 0.05s system 0.01s, MEM: 19.72 MB total, 13.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 71% 2x read_verilog (0 sec), 22% 2x read_liberty (0 sec), ...
>>> synthesis cavlc runtime: 56.54967975616455
[i] processing /home/flynn/workplace/CEMapping/AutoCellLibX/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 228.8640010356903, gates: 102, depth: 5, cec1: true, cec2: true
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/AutoCellLibX/../src/outputs/adder/adder.lib; read_verilog /tmp/WHQO9CIY26.v; write_blif -impltf /home/flynn/workplace/CEMapping/AutoCellLibX/../benchmark/blif2/ctrl.blif;' --

1. Executing Liberty frontend.
Imported 31 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/WHQO9CIY26.v
Parsing Verilog input from `/tmp/WHQO9CIY26.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b4c3c36235
CPU: user 0.02s system 0.00s, MEM: 16.33 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 50% 2x read_liberty (0 sec), 42% 2x read_verilog (0 sec), ...
>>> synthesis ctrl runtime: 0.7038924694061279
[i] processing /home/flynn/workplace/CEMapping/AutoCellLibX/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 648.1920232772827, gates: 310, depth: 4, cec1: true, cec2: true
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/AutoCellLibX/../src/outputs/adder/adder.lib; read_verilog /tmp/J55J31L56Q.v; write_blif -impltf /home/flynn/workplace/CEMapping/AutoCellLibX/../benchmark/blif2/dec.blif;' --

1. Executing Liberty frontend.
Imported 31 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/J55J31L56Q.v
Parsing Verilog input from `/tmp/J55J31L56Q.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4757735bde
CPU: user 0.02s system 0.00s, MEM: 18.01 MB total, 12.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 73% 2x read_verilog (0 sec), 17% 2x read_liberty (0 sec), ...
>>> synthesis dec runtime: 0.17888092994689941
[i] processing /home/flynn/workplace/CEMapping/AutoCellLibX/../benchmark/aig/div.aig
resyn runtime: 5
[i] area: 80787.4573457241, gates: 30957, depth: 2213, cec1: true, cec2: true
mapping runtime: 6

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/AutoCellLibX/../src/outputs/adder/adder.lib; read_verilog /tmp/MA8PUHYR9O.v; write_blif -impltf /home/flynn/workplace/CEMapping/AutoCellLibX/../benchmark/blif2/div.blif;' --

1. Executing Liberty frontend.
Imported 31 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/MA8PUHYR9O.v
Parsing Verilog input from `/tmp/MA8PUHYR9O.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 132d5a8465
CPU: user 2.59s system 0.14s, MEM: 266.86 MB total, 260.44 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> synthesis div runtime: 15.457953453063965
[i] processing /home/flynn/workplace/CEMapping/AutoCellLibX/../benchmark/aig/hyp.aig
resyn runtime: 747
[i] area: 438344.2008239031, gates: 177025, depth: 10747, cec1: true, cec2: true
mapping runtime: 597

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/AutoCellLibX/../src/outputs/adder/adder.lib; read_verilog /tmp/0YKZODZ3BA.v; write_blif -impltf /home/flynn/workplace/CEMapping/AutoCellLibX/../benchmark/blif2/hyp.blif;' --

1. Executing Liberty frontend.
Imported 31 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/0YKZODZ3BA.v
Parsing Verilog input from `/tmp/0YKZODZ3BA.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e36b910a61
CPU: user 15.82s system 0.68s, MEM: 1448.09 MB total, 1432.57 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (15 sec), 7% 2x write_blif (1 sec), ...
>>> synthesis hyp runtime: 1362.426616191864
[i] processing /home/flynn/workplace/CEMapping/AutoCellLibX/../benchmark/aig/i2c.aig
resyn runtime: 7
[i] area: 2306.0480239391327, gates: 970, depth: 11, cec1: true, cec2: true
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/AutoCellLibX/../src/outputs/adder/adder.lib; read_verilog /tmp/HMZ2BXMV1V.v; write_blif -impltf /home/flynn/workplace/CEMapping/AutoCellLibX/../benchmark/blif2/i2c.blif;' --

1. Executing Liberty frontend.
Imported 31 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/HMZ2BXMV1V.v
Parsing Verilog input from `/tmp/HMZ2BXMV1V.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: fa552ca625
CPU: user 0.07s system 0.00s, MEM: 24.02 MB total, 18.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 83% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> synthesis i2c runtime: 7.866320610046387
[i] processing /home/flynn/workplace/CEMapping/AutoCellLibX/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 399.8720006942749, gates: 168, depth: 9, cec1: true, cec2: true
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/AutoCellLibX/../src/outputs/adder/adder.lib; read_verilog /tmp/KLMC7U3SI0.v; write_blif -impltf /home/flynn/workplace/CEMapping/AutoCellLibX/../benchmark/blif2/int2float.blif;' --

1. Executing Liberty frontend.
Imported 31 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/KLMC7U3SI0.v
Parsing Verilog input from `/tmp/KLMC7U3SI0.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: cf7126dbe8
CPU: user 0.02s system 0.00s, MEM: 16.98 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 62% 2x read_verilog (0 sec), 28% 2x read_liberty (0 sec), ...
>>> synthesis int2float runtime: 0.4258108139038086
[i] processing /home/flynn/workplace/CEMapping/AutoCellLibX/../benchmark/aig/log2.aig
resyn runtime: 24
[i] area: 51412.48069190979, gates: 19921, depth: 232, cec1: true, cec2: true
mapping runtime: 20

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/AutoCellLibX/../src/outputs/adder/adder.lib; read_verilog /tmp/73JLT8EZGX.v; write_blif -impltf /home/flynn/workplace/CEMapping/AutoCellLibX/../benchmark/blif2/log2.blif;' --

1. Executing Liberty frontend.
Imported 31 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/73JLT8EZGX.v
Parsing Verilog input from `/tmp/73JLT8EZGX.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5b15f022e4
CPU: user 1.63s system 0.09s, MEM: 183.74 MB total, 176.20 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> synthesis log2 runtime: 46.33051037788391
[i] processing /home/flynn/workplace/CEMapping/AutoCellLibX/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 4969.9840713739395, gates: 2218, depth: 176, cec1: true, cec2: true
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/AutoCellLibX/../src/outputs/adder/adder.lib; read_verilog /tmp/S45JDG47ET.v; write_blif -impltf /home/flynn/workplace/CEMapping/AutoCellLibX/../benchmark/blif2/max.blif;' --

1. Executing Liberty frontend.
Imported 31 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/S45JDG47ET.v
Parsing Verilog input from `/tmp/S45JDG47ET.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3b9b3c8c98
CPU: user 0.17s system 0.00s, MEM: 34.48 MB total, 28.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 85% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> synthesis max runtime: 0.8471767902374268
[i] processing /home/flynn/workplace/CEMapping/AutoCellLibX/../benchmark/aig/mem_ctrl.aig
resyn runtime: 10
[i] area: 72545.79275846481, gates: 29541, depth: 74, cec1: true, cec2: true
mapping runtime: 8
[i] node 4713 driving multiple POs has been duplicated.

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/AutoCellLibX/../src/outputs/adder/adder.lib; read_verilog /tmp/80P5GLMLQJ.v; write_blif -impltf /home/flynn/workplace/CEMapping/AutoCellLibX/../benchmark/blif2/mem_ctrl.blif;' --

1. Executing Liberty frontend.
Imported 31 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/80P5GLMLQJ.v
Parsing Verilog input from `/tmp/80P5GLMLQJ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: fb35d44618
CPU: user 2.69s system 0.12s, MEM: 267.77 MB total, 261.24 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> synthesis mem_ctrl runtime: 21.655296087265015
[i] processing /home/flynn/workplace/CEMapping/AutoCellLibX/../benchmark/aig/multiplier.aig
resyn runtime: 6
[i] area: 40868.86458873749, gates: 15600, depth: 179, cec1: true, cec2: true
mapping runtime: 5

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/AutoCellLibX/../src/outputs/adder/adder.lib; read_verilog /tmp/J6O1XH1QCT.v; write_blif -impltf /home/flynn/workplace/CEMapping/AutoCellLibX/../benchmark/blif2/multiplier.blif;' --

1. Executing Liberty frontend.
Imported 31 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/J6O1XH1QCT.v
Parsing Verilog input from `/tmp/J6O1XH1QCT.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ae26330fd8
CPU: user 1.30s system 0.06s, MEM: 145.71 MB total, 139.34 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> synthesis multiplier runtime: 13.915773153305054
[i] processing /home/flynn/workplace/CEMapping/AutoCellLibX/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 2134.528036594391, gates: 959, depth: 64, cec1: true, cec2: true
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/AutoCellLibX/../src/outputs/adder/adder.lib; read_verilog /tmp/9PNY7TDMX8.v; write_blif -impltf /home/flynn/workplace/CEMapping/AutoCellLibX/../benchmark/blif2/priority.blif;' --

1. Executing Liberty frontend.
Imported 31 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/9PNY7TDMX8.v
Parsing Verilog input from `/tmp/9PNY7TDMX8.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ae93211ca3
CPU: user 0.07s system 0.00s, MEM: 23.59 MB total, 17.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> synthesis priority runtime: 0.478989839553833
[i] processing /home/flynn/workplace/CEMapping/AutoCellLibX/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 603.1360067129135, gates: 266, depth: 24, cec1: true, cec2: true
mapping runtime: 0
[i] node 0 driving multiple POs has been duplicated.

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/AutoCellLibX/../src/outputs/adder/adder.lib; read_verilog /tmp/ALTN6GAM9I.v; write_blif -impltf /home/flynn/workplace/CEMapping/AutoCellLibX/../benchmark/blif2/router.blif;' --

1. Executing Liberty frontend.
Imported 31 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ALTN6GAM9I.v
Parsing Verilog input from `/tmp/ALTN6GAM9I.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 52c907a15e
CPU: user 0.03s system 0.01s, MEM: 17.88 MB total, 12.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 62% 2x read_verilog (0 sec), 31% 2x read_liberty (0 sec), ...
>>> synthesis router runtime: 0.21550536155700684
[i] processing /home/flynn/workplace/CEMapping/AutoCellLibX/../benchmark/aig/sin.aig
resyn runtime: 14
[i] area: 9868.800161242485, gates: 3930, depth: 116, cec1: true, cec2: true
mapping runtime: 2

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/AutoCellLibX/../src/outputs/adder/adder.lib; read_verilog /tmp/ZF9J1PWJCH.v; write_blif -impltf /home/flynn/workplace/CEMapping/AutoCellLibX/../benchmark/blif2/sin.blif;' --

1. Executing Liberty frontend.
Imported 31 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ZF9J1PWJCH.v
Parsing Verilog input from `/tmp/ZF9J1PWJCH.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 08936e6e26
CPU: user 0.31s system 0.01s, MEM: 47.78 MB total, 41.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> synthesis sin runtime: 16.943452835083008
[i] processing /home/flynn/workplace/CEMapping/AutoCellLibX/../benchmark/aig/sqrt.aig
resyn runtime: 3
[i] area: 43836.416271328926, gates: 17838, depth: 3039, cec1: true, cec2: true
mapping runtime: 3

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/AutoCellLibX/../src/outputs/adder/adder.lib; read_verilog /tmp/6QJLEUP4H7.v; write_blif -impltf /home/flynn/workplace/CEMapping/AutoCellLibX/../benchmark/blif2/sqrt.blif;' --

1. Executing Liberty frontend.
Imported 31 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/6QJLEUP4H7.v
Parsing Verilog input from `/tmp/6QJLEUP4H7.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3ba80ce4c3
CPU: user 1.51s system 0.07s, MEM: 167.03 MB total, 159.39 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> synthesis sqrt runtime: 8.647128343582153
[i] processing /home/flynn/workplace/CEMapping/AutoCellLibX/../benchmark/aig/square.aig
resyn runtime: 15
[i] area: 32646.656561255455, gates: 13467, depth: 167, cec1: true, cec2: true
mapping runtime: 5

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/AutoCellLibX/../src/outputs/adder/adder.lib; read_verilog /tmp/E47PXWQH8M.v; write_blif -impltf /home/flynn/workplace/CEMapping/AutoCellLibX/../benchmark/blif2/square.blif;' --

1. Executing Liberty frontend.
Imported 31 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/E47PXWQH8M.v
Parsing Verilog input from `/tmp/E47PXWQH8M.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f11dcaab8f
CPU: user 1.10s system 0.02s, MEM: 125.60 MB total, 118.97 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> synthesis square runtime: 22.004541873931885
[i] processing /home/flynn/workplace/CEMapping/AutoCellLibX/../benchmark/aig/voter.aig
resyn runtime: 3
[i] area: 24720.8964138031, gates: 9725, depth: 37, cec1: true, cec2: true
mapping runtime: 2

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/AutoCellLibX/../src/outputs/adder/adder.lib; read_verilog /tmp/BSY7Z5TFWL.v; write_blif -impltf /home/flynn/workplace/CEMapping/AutoCellLibX/../benchmark/blif2/voter.blif;' --

1. Executing Liberty frontend.
Imported 31 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/BSY7Z5TFWL.v
Parsing Verilog input from `/tmp/BSY7Z5TFWL.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: c84d0f6091
CPU: user 0.71s system 0.04s, MEM: 95.12 MB total, 88.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> synthesis voter runtime: 7.138056516647339
