/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  reg [16:0] celloutsig_0_10z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_2z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [14:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [24:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[141] ? in_data[169] : in_data[123];
  assign celloutsig_0_9z = ~(celloutsig_0_1z & in_data[28]);
  assign celloutsig_1_18z = ~(celloutsig_1_10z & celloutsig_1_3z);
  assign celloutsig_0_5z = ~((celloutsig_0_0z[2] | celloutsig_0_4z) & celloutsig_0_4z);
  assign celloutsig_1_10z = ~((celloutsig_1_0z | 1'h1) & (celloutsig_1_7z | 1'h1));
  assign celloutsig_0_0z = in_data[6:4] / { 1'h1, in_data[15:14] };
  assign celloutsig_1_2z = { in_data[168:159], celloutsig_1_1z } / { 1'h1, in_data[124:120], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_3z = in_data[145:142] > { in_data[121:119], celloutsig_1_0z };
  assign celloutsig_1_19z = celloutsig_1_9z[5:3] > celloutsig_1_6z[7:5];
  assign celloutsig_0_4z = in_data[86:64] && { in_data[36], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z[7:3] };
  assign celloutsig_0_1z = in_data[68:59] && in_data[29:20];
  assign celloutsig_1_8z = { celloutsig_1_2z[12:9], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z } && in_data[142:119];
  assign celloutsig_0_7z = { celloutsig_0_3z[5:3], 2'h0 } % { 1'h1, in_data[50:47] };
  assign celloutsig_1_1z = { in_data[191:188], celloutsig_1_0z } % { 1'h1, in_data[180:178], in_data[96] };
  assign celloutsig_0_2z = - { celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_4z = { celloutsig_1_1z[3:1], celloutsig_1_0z } | celloutsig_1_2z[4:1];
  assign celloutsig_1_7z = ~^ in_data[172:166];
  assign celloutsig_1_6z = { in_data[157:134], celloutsig_1_3z } ^ { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_9z = { in_data[131:122], celloutsig_1_8z } ^ celloutsig_1_6z[12:2];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_10z = 17'h00000;
    else if (!clkin_data[0]) celloutsig_0_10z = { celloutsig_0_2z[3:2], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_3z[7:3] = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } ^ in_data[20:16];
  assign celloutsig_0_3z[2:0] = 3'h0;
  assign { out_data[128], out_data[96], out_data[32], out_data[16:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_9z, celloutsig_0_10z };
endmodule
