
---------- Begin Simulation Statistics ----------
final_tick                                34389788000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 191573                       # Simulator instruction rate (inst/s)
host_mem_usage                                4491036                       # Number of bytes of host memory used
host_op_rate                                   356105                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    83.14                       # Real time elapsed on the host
host_tick_rate                              413625076                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15927792                       # Number of instructions simulated
sim_ops                                      29607441                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.034390                       # Number of seconds simulated
sim_ticks                                 34389788000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               92                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted              287                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             57                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              57                       # Number of indirect misses.
system.cpu0.branchPred.lookups                    287                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           39                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     20977542                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              6.877958                       # CPI: cycles per instruction
system.cpu0.discardedOps                      5692808                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    2460975                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        35063                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1493535                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          533                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       28268941                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.145392                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    5357877                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          612                       # TLB misses on write requests
system.cpu0.numCycles                        68779576                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass             692868      3.30%      3.30% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               16308207     77.74%     81.04% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  2368      0.01%     81.06% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                 162889      0.78%     81.83% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                25090      0.12%     81.95% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     81.95% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                 2096      0.01%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                 24906      0.12%     82.08% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     82.08% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                 86613      0.41%     82.49% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                  6936      0.03%     82.53% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 95642      0.46%     82.98% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                89955      0.43%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                6163      0.03%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd             1714      0.01%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt             8287      0.04%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult              82      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1890985      9.01%     92.50% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1365189      6.51%     99.01% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead           156640      0.75%     99.76% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           50912      0.24%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                20977542                       # Class of committed instruction
system.cpu0.tickCycles                       40510635                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   92                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               83                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     83                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    5927792                       # Number of instructions committed
system.cpu1.committedOps                      8629899                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             11.602899                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1155632                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1117975                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                       214938                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    4277839                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        16687                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       56874036                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.086185                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    1380249                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          271                       # TLB misses on write requests
system.cpu1.numCycles                        68779573                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               1997      0.02%      0.02% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                3021498     35.01%     35.04% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    36      0.00%     35.04% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1447      0.02%     35.05% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               638577      7.40%     42.45% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     42.45% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  112      0.00%     42.45% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     42.45% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     42.45% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     42.45% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     42.45% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     42.45% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1140      0.01%     42.47% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     42.47% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1367      0.02%     42.48% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     42.48% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1866      0.02%     42.50% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                 1287      0.01%     42.52% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     42.52% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     42.52% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 426      0.00%     42.52% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     42.52% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     42.52% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     42.52% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     42.52% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     42.52% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     42.52% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                2      0.00%     42.52% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     42.52% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     42.52% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     42.52% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     42.52% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     42.52% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     42.52% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     42.52% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     42.52% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     42.52% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     42.52% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     42.52% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     42.52% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     42.52% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     42.52% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     42.52% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     42.52% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     42.52% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     42.52% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     42.52% # Class of committed instruction
system.cpu1.op_class_0::MemRead                 42409      0.49%     43.02% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               232800      2.70%     45.71% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead           640659      7.42%     53.14% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         4044264     46.86%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 8629899                       # Class of committed instruction
system.cpu1.tickCycles                       11905537                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   40                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       591247                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1183537                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2083230                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          341                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4166526                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            341                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              42811                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       552402                       # Transaction distribution
system.membus.trans_dist::CleanEvict            38845                       # Transaction distribution
system.membus.trans_dist::ReadExReq            549479                       # Transaction distribution
system.membus.trans_dist::ReadExResp           549479                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         42811                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1775827                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1775827                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1775827                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     73260288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     73260288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                73260288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            592290                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  592290    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              592290                       # Request fanout histogram
system.membus.reqLayer4.occupancy          3609508500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              10.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3105726250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  34389788000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4215381                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4215381                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4215381                       # number of overall hits
system.cpu0.icache.overall_hits::total        4215381                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1142337                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1142337                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1142337                       # number of overall misses
system.cpu0.icache.overall_misses::total      1142337                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  16312856000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  16312856000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  16312856000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  16312856000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      5357718                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      5357718                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      5357718                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      5357718                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.213213                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.213213                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.213213                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.213213                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 14280.248298                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14280.248298                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 14280.248298                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14280.248298                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1142320                       # number of writebacks
system.cpu0.icache.writebacks::total          1142320                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1142337                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1142337                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1142337                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1142337                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  15170520000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  15170520000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  15170520000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  15170520000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.213213                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.213213                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.213213                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.213213                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13280.249173                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13280.249173                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13280.249173                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13280.249173                       # average overall mshr miss latency
system.cpu0.icache.replacements               1142320                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4215381                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4215381                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1142337                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1142337                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  16312856000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  16312856000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      5357718                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      5357718                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.213213                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.213213                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 14280.248298                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14280.248298                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1142337                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1142337                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  15170520000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  15170520000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.213213                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.213213                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13280.249173                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13280.249173                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  34389788000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999603                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            5357717                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1142336                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.690141                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999603                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999975                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         44004080                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        44004080                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34389788000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34389788000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34389788000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34389788000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34389788000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34389788000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3327429                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3327429                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3328385                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3328385                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       462095                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        462095                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       463193                       # number of overall misses
system.cpu0.dcache.overall_misses::total       463193                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  10421961499                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10421961499                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  10421961499                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10421961499                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      3789524                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3789524                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      3791578                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3791578                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.121940                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.121940                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.122164                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.122164                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 22553.720553                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 22553.720553                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 22500.256910                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 22500.256910                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           65                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    21.666667                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       191477                       # number of writebacks
system.cpu0.dcache.writebacks::total           191477                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        76330                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        76330                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        76330                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        76330                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       385765                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       385765                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       386803                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       386803                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   7857913500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7857913500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   7892546500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7892546500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.101798                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.101798                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.102016                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.102016                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20369.690096                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20369.690096                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20404.563822                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20404.563822                       # average overall mshr miss latency
system.cpu0.dcache.replacements                386787                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      2074824                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2074824                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       297599                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       297599                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   5867276500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5867276500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      2372423                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2372423                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.125441                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.125441                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19715.377068                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19715.377068                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        12923                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12923                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       284676                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       284676                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   5297734000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5297734000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.119994                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.119994                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18609.696638                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18609.696638                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1252605                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1252605                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       164496                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       164496                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   4554684999                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   4554684999                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.116079                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.116079                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 27688.727987                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 27688.727987                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        63407                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        63407                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       101089                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       101089                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2560179500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2560179500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.071335                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.071335                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25325.994915                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25325.994915                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          956                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          956                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         1098                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         1098                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.534567                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.534567                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         1038                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         1038                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data     34633000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     34633000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 33365.125241                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 33365.125241                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  34389788000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999628                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3715188                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           386803                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.604858                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999628                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999977                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         30719427                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        30719427                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34389788000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  34389788000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34389788000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1369097                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1369097                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1369097                       # number of overall hits
system.cpu1.icache.overall_hits::total        1369097                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11085                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11085                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11085                       # number of overall misses
system.cpu1.icache.overall_misses::total        11085                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    327376000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    327376000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    327376000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    327376000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1380182                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1380182                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1380182                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1380182                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.008032                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.008032                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.008032                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.008032                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 29533.243121                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 29533.243121                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 29533.243121                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 29533.243121                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        11069                       # number of writebacks
system.cpu1.icache.writebacks::total            11069                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        11085                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11085                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        11085                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11085                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    316291000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    316291000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    316291000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    316291000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.008032                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.008032                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.008032                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.008032                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 28533.243121                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 28533.243121                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 28533.243121                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 28533.243121                       # average overall mshr miss latency
system.cpu1.icache.replacements                 11069                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1369097                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1369097                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11085                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11085                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    327376000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    327376000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1380182                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1380182                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.008032                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.008032                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 29533.243121                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 29533.243121                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        11085                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11085                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    316291000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    316291000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.008032                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.008032                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 28533.243121                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 28533.243121                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  34389788000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999584                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1380182                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11085                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           124.508976                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999584                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999974                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         11052541                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        11052541                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34389788000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34389788000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34389788000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34389788000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34389788000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34389788000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      4307823                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4307823                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      4307823                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4307823                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       863511                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        863511                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       863511                       # number of overall misses
system.cpu1.dcache.overall_misses::total       863511                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  58675972000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  58675972000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  58675972000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  58675972000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      5171334                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      5171334                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      5171334                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      5171334                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.166980                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.166980                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.166980                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.166980                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 67950.462704                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67950.462704                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 67950.462704                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67950.462704                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       535478                       # number of writebacks
system.cpu1.dcache.writebacks::total           535478                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       320440                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       320440                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       320440                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       320440                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       543071                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       543071                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       543071                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       543071                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  46392559000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  46392559000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  46392559000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  46392559000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.105016                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.105016                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.105016                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.105016                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85426.323630                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85426.323630                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85426.323630                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85426.323630                       # average overall mshr miss latency
system.cpu1.dcache.replacements                543054                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       893217                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         893217                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         9377                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9377                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    392057500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    392057500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       902594                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       902594                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.010389                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010389                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 41810.547083                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 41810.547083                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          335                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          335                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data         9042                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9042                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    368023500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    368023500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.010018                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.010018                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 40701.559390                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 40701.559390                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3414606                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3414606                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       854134                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       854134                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  58283914500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  58283914500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4268740                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4268740                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.200090                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.200090                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 68237.436398                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 68237.436398                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       320105                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       320105                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       534029                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       534029                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  46024535500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  46024535500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.125102                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.125102                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 86183.588344                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 86183.588344                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  34389788000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999611                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4850893                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           543070                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.932353                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999611                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999976                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         41913742                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        41913742                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34389788000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  34389788000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34389788000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1127509                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              348127                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8514                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                6856                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1491006                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1127509                       # number of overall hits
system.l2.overall_hits::.cpu0.data             348127                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8514                       # number of overall hits
system.l2.overall_hits::.cpu1.data               6856                       # number of overall hits
system.l2.overall_hits::total                 1491006                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             14828                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             38676                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2571                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            536215                       # number of demand (read+write) misses
system.l2.demand_misses::total                 592290                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            14828                       # number of overall misses
system.l2.overall_misses::.cpu0.data            38676                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2571                       # number of overall misses
system.l2.overall_misses::.cpu1.data           536215                       # number of overall misses
system.l2.overall_misses::total                592290                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1373984500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   3586931000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    204377000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  45478993000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      50644285500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1373984500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   3586931000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    204377000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  45478993000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     50644285500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1142337                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          386803                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           11085                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          543071                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2083296                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1142337                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         386803                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          11085                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         543071                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2083296                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.012980                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.099989                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.231935                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.987375                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.284304                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.012980                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.099989                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.231935                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.987375                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.284304                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 92661.485028                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 92743.070638                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 79493.193310                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 84814.846657                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85505.893228                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 92661.485028                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 92743.070638                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 79493.193310                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 84814.846657                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85505.893228                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              552403                       # number of writebacks
system.l2.writebacks::total                    552403                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst        14828                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        38676                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2571                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       536215                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            592290                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        14828                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        38676                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2571                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       536215                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           592290                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1225704500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   3200171000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    178667000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  40116843000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  44721385500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1225704500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   3200171000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    178667000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  40116843000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  44721385500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.012980                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.099989                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.231935                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.987375                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.284304                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.012980                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.099989                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.231935                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.987375                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.284304                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 82661.485028                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 82743.070638                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 69493.193310                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 74814.846657                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75505.893228                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 82661.485028                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 82743.070638                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 69493.193310                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 74814.846657                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75505.893228                       # average overall mshr miss latency
system.l2.replacements                         591503                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       726955                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           726955                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       726955                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       726955                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1153389                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1153389                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1153389                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1153389                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           86                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            86                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            84335                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1335                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 85670                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          16785                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         532694                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              549479                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1493210000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  45184233000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   46677443000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       101120                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       534029                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            635149                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.165991                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.997500                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.865118                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 88960.977063                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84822.117388                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84948.547624                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        16785                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       532694                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         549479                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1325360000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  39857293000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  41182653000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.165991                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.997500                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.865118                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 78960.977063                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 74822.117388                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74948.547624                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1127509                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8514                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1136023                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        14828                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2571                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            17399                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1373984500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    204377000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1578361500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1142337                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        11085                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1153422                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.012980                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.231935                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.015085                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 92661.485028                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 79493.193310                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90715.644577                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        14828                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2571                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        17399                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1225704500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    178667000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1404371500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.012980                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.231935                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.015085                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 82661.485028                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 69493.193310                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80715.644577                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       263792                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         5521                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            269313                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        21891                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         3521                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           25412                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   2093721000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    294760000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2388481000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       285683                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data         9042                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        294725                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.076627                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.389405                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.086223                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95643.003974                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 83714.853735                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93990.280183                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        21891                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         3521                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        25412                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   1874811000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    259550000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2134361000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.076627                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.389405                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.086223                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85643.003974                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 73714.853735                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83990.280183                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  34389788000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.039350                       # Cycle average of tags in use
system.l2.tags.total_refs                     4166440                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    592527                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.031646                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.572408                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      315.757036                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      449.816100                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.012757                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      253.881048                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001536                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.308356                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.439274                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001966                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.247931                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999062                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          175                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          133                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          129                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          291                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          296                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  33924735                       # Number of tag accesses
system.l2.tags.data_accesses                 33924735                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34389788000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        948992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       2475264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        164544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      34317760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           37906560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       948992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       164544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1113536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     35353728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        35353728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          14828                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          38676                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2571                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         536215                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              592290                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       552402                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             552402                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         27595169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         71976716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          4784676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        997905541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1102262102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     27595169                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      4784676                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         32379845                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1028029833                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1028029833                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1028029833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        27595169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        71976716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         4784676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       997905541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2130291934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    552382.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     14828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     38407.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2571.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    536104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000190822750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        34442                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        34442                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1664122                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             518849                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      592290                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     552402                       # Number of write requests accepted
system.mem_ctrls.readBursts                    592290                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   552402                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    380                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    20                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             37204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             37083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             35739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             35900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             36290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             36888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             36461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             36377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             36980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            40133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            38395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            36496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            35980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            36211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            37661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             34288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             34627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             33976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             34162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             34028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             34652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             34633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             34406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             34783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             34589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            34633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            35709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            34501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            34427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            34432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            34509                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.68                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.36                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9216844750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2959550000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             20315157250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15571.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34321.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   522678                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  507393                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                592290                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               552402                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  343546                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  230343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   17407                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  33913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  34669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  34864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  34644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  34735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  34874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  34681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  36420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  37205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  35123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  37512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  38264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  35235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  35054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  34477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       114187                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    641.333952                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   391.393133                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   434.132019                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        28445     24.91%     24.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10234      8.96%     33.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3625      3.17%     37.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2957      2.59%     39.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2570      2.25%     41.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2493      2.18%     44.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2489      2.18%     46.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2769      2.42%     48.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        58605     51.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       114187                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        34442                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.185413                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.897362                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.125842                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          34338     99.70%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            36      0.10%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            19      0.06%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           20      0.06%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           10      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            9      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         34442                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        34442                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.037251                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.034510                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.314529                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            33845     98.27%     98.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              200      0.58%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              204      0.59%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              112      0.33%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               66      0.19%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               15      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         34442                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               37882240                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   24320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                35350720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                37906560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             35353728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1101.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1027.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1102.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1028.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   34389772000                       # Total gap between requests
system.mem_ctrls.avgGap                      30042.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       948992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      2458048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       164544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     34310656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     35350720                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 27595168.658789057285                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 71476102.149859145284                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 4784676.195154213347                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 997698968.077383995056                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1027942364.750838279724                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        14828                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        38676                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2571                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       536215                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       552402                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    613037750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   1601646000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     73241750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  18027231750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 860470013750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     41343.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     41411.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     28487.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     33619.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1557688.09                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            439966800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            233828925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2141771520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1448983260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2714250240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13640239080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1719161760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        22338201585                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        649.559154                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4300131500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1148160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  28941496500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            375378360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            199510740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2084465880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1434309840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2714250240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12949246320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2301050400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        22058211780                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        641.417498                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5810783500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1148160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  27430844500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  34389788000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           1448146                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1279358                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1153389                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          241986                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           635149                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          635148                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1153422                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       294725                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      3426993                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1160393                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        33239                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1629195                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6249820                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    146217984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     37009920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1417856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     69027072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              253672832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          591503                       # Total snoops (count)
system.tol2bus.snoopTraffic                  35353792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2674799                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000127                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011290                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2674458     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    341      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2674799                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3963607000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         820835514                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          16658937                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         580237434                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1713521465                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  34389788000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
