/******************************************************************************

 @file  common_rom_init.c

 @brief This file contains the entry point for the Common ROM.

 Group: WCS, BTS
 Target Device: CC2650, CC2640

 ******************************************************************************
 
 Copyright (c) 2014-2018, Texas Instruments Incorporated
 All rights reserved.

 IMPORTANT: Your use of this Software is limited to those specific rights
 granted under the terms of a software license agreement between the user
 who downloaded the software, his/her employer (which must be your employer)
 and Texas Instruments Incorporated (the "License"). You may not use this
 Software unless you agree to abide by the terms of the License. The License
 limits your use, and you acknowledge, that the Software may not be modified,
 copied or distributed unless embedded on a Texas Instruments microcontroller
 or used solely and exclusively in conjunction with a Texas Instruments radio
 frequency transceiver, which is integrated into your product. Other than for
 the foregoing purpose, you may not use, reproduce, copy, prepare derivative
 works of, modify, distribute, perform, display or sell this Software and/or
 its documentation for any purpose.

 YOU FURTHER ACKNOWLEDGE AND AGREE THAT THE SOFTWARE AND DOCUMENTATION ARE
 PROVIDED “AS IS” WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED,
 INCLUDING WITHOUT LIMITATION, ANY WARRANTY OF MERCHANTABILITY, TITLE,
 NON-INFRINGEMENT AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL
 TEXAS INSTRUMENTS OR ITS LICENSORS BE LIABLE OR OBLIGATED UNDER CONTRACT,
 NEGLIGENCE, STRICT LIABILITY, CONTRIBUTION, BREACH OF WARRANTY, OR OTHER
 LEGAL EQUITABLE THEORY ANY DIRECT OR INDIRECT DAMAGES OR EXPENSES
 INCLUDING BUT NOT LIMITED TO ANY INCIDENTAL, SPECIAL, INDIRECT, PUNITIVE
 OR CONSEQUENTIAL DAMAGES, LOST PROFITS OR LOST DATA, COST OF PROCUREMENT
 OF SUBSTITUTE GOODS, TECHNOLOGY, SERVICES, OR ANY CLAIMS BY THIRD PARTIES
 (INCLUDING BUT NOT LIMITED TO ANY DEFENSE THEREOF), OR OTHER SIMILAR COSTS.

 Should you have any questions regarding your right to use this Software,
 contact Texas Instruments Incorporated at www.TI.com.

 ******************************************************************************
 Release Name: ble_sdk_2_02_02_25
 Release Date: 2018-04-02 18:03:35
 *****************************************************************************/

/*******************************************************************************
 * INCLUDES
 */

#include "hal_types.h"
#include <inc/hw_types.h>
#include "ll_sleep.h"
#include "rom_jt.h"
//
#include "onboard.h"
#include "osal_bufmgr.h"
#include "hal_assert.h"
//
#include "aes.h"
#include "ccm.h"
#include "aes_ccm_api.h"

/*******************************************************************************
 * EXTERNS
 */

// RAM address containing a pointer to the R2F flash jump table base address.
// Note: This linker imported symbol is treated as a variable by the compiler.

// ROM base address where the ROM's C runtime routine is expected.
extern uint32 COMMON_ROM_BASE_ADDR;

// RAM base address of a table a pointers that are used by ROM and which are
// initialized by ROM_Init.
extern uint32 COMMON_RAM_BASE_ADDR[];

// Function pointers used by the Flash software (provided by RTOS).
extern ICall_Dispatcher ICall_dispatcher;
extern ICall_EnterCS    ICall_enterCriticalSection;
extern ICall_LeaveCS    ICall_leaveCriticalSection;


#if defined( ENABLE_ROM_CHECKSUM_CHECK )
// Checksum start/end address and value for Common ROM.
extern const uint32 __checksum_begin_CommonROM;
extern const uint32 __checksum_end_CommonROM;

// calculate checksum routine
extern uint16 slow_crc16( uint16 crc, uint8 *pAddr, uint32 len );
extern uint8  validChecksum( const uint32 *beginAddr, const uint32 *endAddr );
#endif //defined( ENABLE_ROM_CHECKSUM_CHECK )


extern void ROM_Spinlock( void );

/*******************************************************************************
 * PROTOTYPES
 */

/*******************************************************************************
 * MACROS
 */

// ICall function pointers and R2F/R2R flash JT pointers for Common ROM
#define icallCmnRomDispatchPtr (uint32 *)(COMMON_RAM_BASE_ADDR+0)
#define icallCmnRomEnterCSPtr  (uint32 *)(COMMON_RAM_BASE_ADDR+1)
#define icallCmnRomLeaveCSPtr  (uint32 *)(COMMON_RAM_BASE_ADDR+2)
#define r2fCmnRomPtr           (uint32 *)(COMMON_RAM_BASE_ADDR+3)
#define r2rCmnRomPtr           (uint32 *)(COMMON_RAM_BASE_ADDR+4)

// Runtime Init code for ROM
#define RT_Init_CommonROM ((RT_CommonInit_fp)&COMMON_ROM_BASE_ADDR)

/*******************************************************************************
 * CONSTANTS
 */

/*******************************************************************************
 * TYPEDEFS
 */

typedef void (*RT_CommonInit_fp)(void);

/*******************************************************************************
 * LOCAL VARIABLES
 */

/*******************************************************************************
 * GLOBAL VARIABLES
 */

// ROM-to-Flash Flash Jump Table
// Note: Any change here must accompany a change to R2F_CommonFlashJT.h defines!
#if defined __TI_COMPILER_VERSION || defined __TI_COMPILER_VERSION__
#pragma DATA_ALIGN(R2F_Flash_JT_CommonROM, 4)
#else
#pragma data_alignment=4
#endif
const uint32 R2F_Flash_JT_CommonROM[] =
{
  // ROM-to-Flash Functions
  (uint32)osal_mem_alloc,                                 // R2F_JT_OFFSET[0]
  (uint32)osal_mem_free,                                  // R2F_JT_OFFSET[1]
  (uint32)osal_bm_free,                                   // R2F_JT_OFFSET[2]
  (uint32)osal_memcpy,                                    // R2F_JT_OFFSET[3]
  (uint32)osal_memset,                                    // R2F_JT_OFFSET[4]
  (uint32)halAssertHandler                                // R2F_JT_OFFSET[5]
};

#include "mb.h"
#include "rf_hal.h"

// ROM-to-ROM Flash Jump Table - Common ROM
// Note: Any change here must accompany a change to R2R_CommonFlashJT.h defines!

#if defined __TI_COMPILER_VERSION || defined __TI_COMPILER_VERSION__
#pragma DATA_ALIGN(R2R_Flash_JT_CommonROM, 4)
#else
#pragma data_alignment=4
#endif
const uint32 R2R_Flash_JT_CommonROM[] =
{
#ifndef DISABLE_RF_DRIVER
  (uint32)ROM_Spinlock,                                  // PLACE HOLDER
  (uint32)ROM_Spinlock,                                  // PLACE HOLDER
  (uint32)ROM_Spinlock,                                  // PLACE HOLDER
  (uint32)ROM_Spinlock,                                  // PLACE HOLDER
  (uint32)ROM_Spinlock,                                  // PLACE HOLDER
  (uint32)ROM_Spinlock,                                  // PLACE HOLDER
  (uint32)ROM_Spinlock,                                  // PLACE HOLDER
  (uint32)ROM_Spinlock,                                  // PLACE HOLDER
  (uint32)ROM_Spinlock,                                  // PLACE HOLDER
  (uint32)ROM_Spinlock,                                  // PLACE HOLDER
  (uint32)ROM_Spinlock,                                  // PLACE HOLDER
  (uint32)ROM_Spinlock,                                  // PLACE HOLDER
  (uint32)ROM_Spinlock,                                  // PLACE HOLDER
  (uint32)ROM_Spinlock,                                  // PLACE HOLDER
  #define MB_Init
  #define MB_EnableInts
  #define MB_DisableInts
  #define MB_ClearInts
  #define MB_EnableHWInts
  #define MB_ReadMailboxStatus
  #define MB_SendCommand
  #define MB_SendCommandSynch
  #define MB_RegisterIsrCback
  #define MB_FwDebugDump
  #define mbCpe0Isr
  #define mbCpe0Isr
  #define mbCpe1Isr
  #define mbHwIsr
#else // DISABLE_RF_DRIVER
  (uint32)MB_Init,                                        // R2R_JT_OFFSET[0]
  (uint32)MB_EnableInts,                                  // R2R_JT_OFFSET[1]
  (uint32)MB_DisableInts,                                 // R2R_JT_OFFSET[2]
  (uint32)MB_ClearInts,                                   // R2R_JT_OFFSET[3]
  (uint32)MB_EnableHWInts,                                // R2R_JT_OFFSET[4]
  (uint32)MB_ReadMailboxStatus,                           // R2R_JT_OFFSET[5]
  (uint32)MB_SendCommand,                                 // R2R_JT_OFFSET[6]
  (uint32)MB_SendCommandSynch,                            // R2R_JT_OFFSET[7]
  (uint32)MB_RegisterIsrCback,                            // R2R_JT_OFFSET[8]
  (uint32)MB_FwDebugDump,                                 // R2R_JT_OFFSET[9]
  (uint32)mbCmdAckIsr,                                    // R2R_JT_OFFSET[10]
  (uint32)mbCpe0Isr,                                      // R2R_JT_OFFSET[11]
  (uint32)mbCpe1Isr,                                      // R2R_JT_OFFSET[12]
  (uint32)mbHwIsr,                                        // R2R_JT_OFFSET[13]
#endif // !DISABLE_RF_DRIVER
  //
  (uint32)RFHAL_InitRfHal,                                // R2R_JT_OFFSET[14]
  (uint32)RFHAL_AllocRatChan,                             // R2R_JT_OFFSET[15]
  (uint32)RFHAL_FreeRatChan,                              // R2R_JT_OFFSET[16]
  (uint32)RFHAL_MapRatChansToInt,                         // R2R_JT_OFFSET[17]
  (uint32)RFHAL_RegisterRatChanCallback,                  // R2R_JT_OFFSET[18]
  (uint32)RFHAL_AddTxDataEntry,                           // R2R_JT_OFFSET[19]
  (uint32)RFHAL_InitDataQueue,                            // R2R_JT_OFFSET[20]
  (uint32)RFHAL_FreeNextTxDataEntry,                      // R2R_JT_OFFSET[21]
  (uint32)RFHAL_AllocDataEntryQueue,                      // R2R_JT_OFFSET[22]
  (uint32)RFHAL_FreeDataEntryQueue,                       // R2R_JT_OFFSET[23]
  (uint32)RFHAL_GetNextDataEntry,                         // R2R_JT_OFFSET[24]
  (uint32)RFHAL_GetTempDataEntry,                         // R2R_JT_OFFSET[25]
  (uint32)RFHAL_NextDataEntryDone,                        // R2R_JT_OFFSET[26]
  (uint32)RFHAL_AllocDataEntry,                           // R2R_JT_OFFSET[27]
  (uint32)RFHAL_FreeDataEntry,                            // R2R_JT_OFFSET[28]
  (uint32)RFHAL_BuildRingBuffer,                          // R2R_JT_OFFSET[29]
  (uint32)RFHAL_BuildDataEntryRingBuffer,                 // R2R_JT_OFFSET[30]
  (uint32)RFHAL_BuildLinkedBuffer,                        // R2R_JT_OFFSET[31]
  //AES
  (uint32)ssp_KeyInit_Sw,                                 // R2R_JT_OFFSET[32]
  (uint32)sspAesEncrypt_Sw,                               // R2R_JT_OFFSET[33]
  (uint32)sspKeyExpansion_Sw,                             // R2R_JT_OFFSET[34]
  (uint32)sspAesEncryptKeyExp_Sw,                         // R2R_JT_OFFSET[35]
  (uint32)sspAesEncryptBasic_Sw,                          // R2R_JT_OFFSET[36]
  (uint32)RoundKey_Sw,                                    // R2R_JT_OFFSET[37]
  (uint32)AddRoundKeySubBytes_Sw,                         // R2R_JT_OFFSET[38]
  (uint32)ShiftRows_Sw,                                   // R2R_JT_OFFSET[39]
  (uint32)MixColumns_Sw,                                  // R2R_JT_OFFSET[40]
  (uint32)FFMult_Sw,                                      // R2R_JT_OFFSET[41]
  (uint32)sspAesDecrypt_Sw,                               // R2R_JT_OFFSET[42]
  (uint32)InvAddRoundKey_Sw,                              // R2R_JT_OFFSET[43]
  (uint32)InvRoundKey_Sw,                                 // R2R_JT_OFFSET[44]
  (uint32)InvSubBytes_Sw,                                 // R2R_JT_OFFSET[45]
  (uint32)InvShiftRows_Sw,                                // R2R_JT_OFFSET[46]
  (uint32)InvMixColumns_Sw,                               // R2R_JT_OFFSET[47]
  //CCM
  (uint32)SSP_CCM_Auth_Sw,                                // R2R_JT_OFFSET[48]
  (uint32)SSP_CCM_Encrypt_Sw,                             // R2R_JT_OFFSET[49]
  (uint32)SSP_CCM_Decrypt_Sw,                             // R2R_JT_OFFSET[50]
  (uint32)SSP_CCM_InvAuth_Sw,                             // R2R_JT_OFFSET[51]
  (uint32)SSP_CCM_Auth_Encrypt_Sw,                        // R2R_JT_OFFSET[52]
  (uint32)SSP_CCM_InvAuth_Decrypt_Sw,                     // R2R_JT_OFFSET[53]
  (uint32)SSP_CTR_Decrypt_Sw,                             // R2R_JT_OFFSET[54]
  (uint32)SSP_CTR_Encrypt_Sw,                             // R2R_JT_OFFSET[55]
  //AES-CCM
  (uint32)AesCcm_getNumBlocks_Sw,                         // R2R_JT_OFFSET[56]
  (uint32)Aes_encrypt_Sw,                                 // R2R_JT_OFFSET[57]
  (uint32)Aes_decrypt_Sw,                                 // R2R_JT_OFFSET[58]
  (uint32)AesCcm_authEncrypt_Sw,                          // R2R_JT_OFFSET[59]
  (uint32)AesCcm_decryptAuth_Sw                           // R2R_JT_OFFSET[60]
};


/*******************************************************************************
 * @fn          Common ROM Initialization
 *
 * @brief       This routine initializes the Common ROM software. First,
 *              the image's CRC is verified. Next, its C runtime is initialized.
 *              Then the ICall function pointers for dispatch, and enter/leave
 *              critical section are initialized. Finally, the location of the
 *              R2F and R2R flash jump tables are initialized.
 *
 * input parameters
 *
 * @param       None.
 *
 * output parameters
 *
 * @param       None.
 *
 * @return      None.
 */
void CommonROM_Init( void )
{
#if defined( ENABLE_ROM_CHECKSUM_CHECK )
  volatile uint8 i;

  // verify the Controller ROM image
  i = validChecksum(&__checksum_begin_CommonROM, &__checksum_end_CommonROM);

  // trap a checksum failure - what now?
  while( !i );
#endif // ENABLE_ROM_CHECKSUM_CHECK

  // execute the Common ROM C runtime initialization
  // Note: This is the ROM's C Runtime initialization, not the flash's, which
  //       has already taken place.
  RT_Init_CommonROM();

  // initialize ICall function pointers for Common ROM
  // Note: The address of these functions is determined by the Application, and
  //       is passed to the Stack image via startup_entry.
  *icallCmnRomDispatchPtr = (uint32)ICall_dispatcher;
  *icallCmnRomEnterCSPtr  = (uint32)ICall_enterCriticalSection;
  *icallCmnRomLeaveCSPtr  = (uint32)ICall_leaveCriticalSection;

  // initialize RAM pointer to R2F Flash JT for Common ROM code
  *r2fCmnRomPtr = (uint32)R2F_Flash_JT_CommonROM;

  // initialize RAM pointer to R2R Flash JT for Common ROM code
  *r2rCmnRomPtr = (uint32)R2R_Flash_JT_CommonROM;

  return;
}

/*******************************************************************************
 */
