verilog xil_defaultlib --include "../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/ec67/hdl" --include "../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/6b56/hdl" \
"../../../bd/top_design/ip/top_design_processing_system7_0_0/sim/top_design_processing_system7_0_0.v" \
"../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/a889/hdl/verilog/pynq_sample_func_AXILiteS_s_axi.v" \
"../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/a889/hdl/verilog/pynq_sample_func_extMemPtr_V_m_axi.v" \
"../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/a889/hdl/verilog/pynq_sample_func.v" \
"../../../bd/top_design/ip/top_design_pynq_sample_func_0_0/sim/top_design_pynq_sample_func_0_0.v" \
"../../../bd/top_design/ip/top_design_xbar_0/sim/top_design_xbar_0.v" \
"../../../bd/top_design/ip/top_design_auto_pc_4/sim/top_design_auto_pc_4.v" \
"../../../bd/top_design/ip/top_design_auto_pc_0/sim/top_design_auto_pc_0.v" \
"../../../bd/top_design/ip/top_design_auto_pc_1/sim/top_design_auto_pc_1.v" \
"../../../bd/top_design/ip/top_design_auto_pc_2/sim/top_design_auto_pc_2.v" \
"../../../bd/top_design/ip/top_design_auto_pc_3/sim/top_design_auto_pc_3.v" \
"../../../bd/top_design/sim/top_design.v" \

verilog xil_defaultlib "glbl.v"

nosort
