Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
vmap unisim C:\Users\Naimul Hoque\Documents\Uni Work\Year 2\Digital Design\Assignment 2\UART\Digital-Design-Assignment-2\fullSystem\FULL_SYSTEM/unisim 
Modifying C:\Modeltech_pe_edu_10.4a\modelsim.ini

** Warning: (vcom-159) Mode option -32 is not supported in this context and will be ignored.
Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
Start time: 22:51:21 on Mar 22,2017
vcom -source -93 -explicit -32 -work unisim -f C:\Users\Naimul Hoque\Documents\Uni Work\Year 2\Digital Design\Assignment 2\UART\Digital-Design-Assignment-2\fullSystem\FULL_SYSTEM/unisim/.cxl.vhdl.secureip_vhdl_unisim.unisim.nt.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package VCOMPONENTS
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package VPKG
-- Compiling entity GTPE2_CHANNEL
-- Compiling architecture GTPE2_CHANNEL_V of GTPE2_CHANNEL
-- Compiling entity GTPE2_COMMON
-- Compiling architecture GTPE2_COMMON_V of GTPE2_COMMON
-- Compiling entity GTXE1
-- Compiling architecture GTXE1_V of GTXE1
-- Compiling entity PCIE_2_0
-- Compiling architecture PCIE_2_0_V of PCIE_2_0
-- Compiling entity TEMAC_SINGLE
-- Compiling architecture TEMAC_SINGLE_V of TEMAC_SINGLE
-- Compiling entity GTXE2_CHANNEL
-- Compiling architecture GTXE2_CHANNEL_V of GTXE2_CHANNEL
-- Compiling entity GTXE2_COMMON
-- Compiling architecture GTXE2_COMMON_V of GTXE2_COMMON
-- Compiling entity IN_FIFO
-- Compiling architecture IN_FIFO_V of IN_FIFO
-- Compiling entity ISERDESE2
-- Compiling architecture ISERDESE2_V of ISERDESE2
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package VCOMPONENTS
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package VPKG
-- Compiling entity OSERDESE2
-- Compiling architecture OSERDESE2_V of OSERDESE2
-- Compiling entity OUT_FIFO
-- Compiling architecture OUT_FIFO_V of OUT_FIFO
-- Compiling entity PCIE_2_1
-- Compiling architecture PCIE_2_1_V of PCIE_2_1
-- Loading package NUMERIC_STD
-- Compiling entity PHASER_IN
-- Compiling architecture PHASER_IN_V of PHASER_IN
-- Compiling entity PHASER_IN_PHY
-- Compiling architecture PHASER_IN_PHY_V of PHASER_IN_PHY
-- Compiling entity PHASER_OUT
-- Compiling architecture PHASER_OUT_V of PHASER_OUT
-- Compiling entity PHASER_OUT_PHY
-- Compiling architecture PHASER_OUT_PHY_V of PHASER_OUT_PHY
-- Compiling entity PHY_CONTROL
-- Compiling architecture PHY_CONTROL_V of PHY_CONTROL
-- Compiling entity GTP_DUAL
-- Compiling architecture GTP_DUAL_V of GTP_DUAL
-- Compiling entity PCIE_EP
-- Loading package STANDARD
-- Compiling architecture PCIE_EP_V of PCIE_EP
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package VCOMPONENTS
-- Loading entity PCIE_EP
-- Loading package VITAL_Timing
-- Compiling entity PCIE_INTERNAL_1_1
-- Compiling architecture PCIE_INTERNAL_1_1_V of PCIE_INTERNAL_1_1
-- Compiling entity TEMAC
-- Compiling architecture TEMAC_V of TEMAC
-- Loading package std_logic_arith
-- Loading package VITAL_Primitives
-- Loading package VPKG
-- Compiling entity GTPA1_DUAL
-- Compiling architecture GTPA1_DUAL_V of GTPA1_DUAL
-- Compiling entity MCB
-- Compiling architecture MCB_V of MCB
-- Loading package NUMERIC_STD
-- Compiling entity PCIE_A1
-- Compiling architecture PCIE_A1_V of PCIE_A1
-- Compiling entity JTAGPPC
-- Loading package STANDARD
-- Compiling architecture JTAGPPC_v of JTAGPPC
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package VCOMPONENTS
-- Loading entity JTAGPPC
-- Loading package VITAL_Timing
-- Compiling entity EMAC
-- Compiling architecture EMAC_V of EMAC
-- Compiling entity GT11
-- Compiling architecture GT11_V of GT11
-- Compiling entity GT11CLK
-- Compiling architecture GT11CLK_V of GT11CLK
-- Compiling entity GT11CLK_MGT
-- Compiling architecture GT11CLK_MGT_V of GT11CLK_MGT
-- Compiling entity GT11_CUSTOM
-- Compiling architecture GT11_CUSTOM_V of GT11_CUSTOM
-- Compiling entity GT11_DUAL
-- Compiling architecture GT11_DUAL_V of GT11_DUAL
-- Compiling entity fpga_startup_virtex4
-- Compiling architecture fpga_startup_virtex4_v of fpga_startup_virtex4
-- Compiling entity PPC405_ADV
-- Compiling architecture PPC405_ADV_V of PPC405_ADV
-- Compiling entity GTX_DUAL
-- Compiling architecture GTX_DUAL_V of GTX_DUAL
-- Compiling entity JTAGPPC440
-- Compiling architecture JTAGPPC440_v of JTAGPPC440
-- Compiling entity PPC440
-- Loading package STANDARD
-- Compiling architecture PPC440_V of PPC440
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package VITAL_Timing
-- Loading package VCOMPONENTS
-- Loading entity PPC440
-- Loading package std_logic_arith
-- Loading package VITAL_Primitives
-- Loading package VPKG
-- Compiling entity GTHE1_QUAD
-- Compiling architecture GTHE1_QUAD_V of GTHE1_QUAD
-- Compiling entity GTHE2_CHANNEL
-- Compiling architecture GTHE2_CHANNEL_V of GTHE2_CHANNEL
-- Compiling entity GTHE2_COMMON
-- Compiling architecture GTHE2_COMMON_V of GTHE2_COMMON
-- Compiling entity PCIE_3_0
-- Compiling architecture PCIE_3_0_V of PCIE_3_0
End time: 22:51:26 on Mar 22,2017, Elapsed time: 0:00:05
Errors: 0, Warnings: 1

Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
vmap unisim C:\Users\Naimul Hoque\Documents\Uni Work\Year 2\Digital Design\Assignment 2\UART\Digital-Design-Assignment-2\fullSystem\FULL_SYSTEM/unisim 
Modifying C:\Modeltech_pe_edu_10.4a\modelsim.ini

Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
vmap unisim C:\Users\Naimul Hoque\Documents\Uni Work\Year 2\Digital Design\Assignment 2\UART\Digital-Design-Assignment-2\fullSystem\FULL_SYSTEM/unisim 
Modifying C:\Modeltech_pe_edu_10.4a\modelsim.ini

Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
vmap unisim C:\Users\Naimul Hoque\Documents\Uni Work\Year 2\Digital Design\Assignment 2\UART\Digital-Design-Assignment-2\fullSystem\FULL_SYSTEM/unisim 
Modifying C:\Modeltech_pe_edu_10.4a\modelsim.ini

