Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Sep 11 15:16:21 2024
| Host         : DESKTOP-MEH5DGT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SpaceWire_light_AXI_control_sets_placed.rpt
| Design       : SpaceWire_light_AXI
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    33 |
|    Minimum number of control sets                        |    33 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   106 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    33 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |    10 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            5 |
| No           | No                    | Yes                    |             205 |           76 |
| No           | Yes                   | No                     |              15 |            5 |
| Yes          | No                    | No                     |               9 |            2 |
| Yes          | No                    | Yes                    |             125 |           40 |
| Yes          | Yes                   | No                     |               9 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+----------------+--------------+
|          Clock Signal         |                                 Enable Signal                                |                                     Set/Reset Signal                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  axi_register_aclk_IBUF_BUFG  | SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready             | SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1_n_0 |                1 |              1 |         1.00 |
|  SPW_TX_clk_IBUF_BUFG         |                                                                              | SPW_IF/SYSRSTLOGIC/SPW_rst                                                              |                1 |              1 |         1.00 |
| ~SPW_main_clk_IBUF_BUFG       |                                                                              |                                                                                         |                1 |              1 |         1.00 |
|  SPW_main_clk_IBUF_BUFG       |                                                                              | SPW_IF/SYSRSTLOGIC/SPW_rst                                                              |                1 |              1 |         1.00 |
|  rxclk                        |                                                                              | SPW_IF/LINK_INST/load                                                                   |                1 |              1 |         1.00 |
|  axi_streamin_aclk_IBUF_BUFG  |                                                                              |                                                                                         |                2 |              3 |         1.50 |
| ~rxclk                        |                                                                              | SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]_0                                     |                2 |              4 |         2.00 |
|  SPW_main_clk_IBUF_BUFG       | SPW_IF/LINK_INST/FSM_onehot_state_seq[state][5]_i_1_n_0                      | SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]_0                                                   |                2 |              6 |         3.00 |
|  SPW_main_clk_IBUF_BUFG       | SPW_IF/LINK_INST/vstate[tx_credit]                                           | SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]_0                                                   |                2 |              6 |         3.00 |
|  axi_streamout_aclk_IBUF_BUFG |                                                                              | SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]_i_1_n_0       |                1 |              6 |         6.00 |
| ~axi_streamout_aclk_IBUF_BUFG |                                                                              |                                                                                         |                2 |              7 |         3.50 |
|  SPW_main_clk_IBUF_BUFG       | SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/E[0]                 | SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]_0                                                   |                3 |              8 |         2.67 |
|  SPW_main_clk_IBUF_BUFG       | SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/E[0]                                    | SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]_0                                                   |                3 |              8 |         2.67 |
|  SPW_main_clk_IBUF_BUFG       | SPW_IF/XMIT_FAST_INST/E[0]                                                   | SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]_0                                                   |                2 |              8 |         4.00 |
|  axi_streamin_aclk_IBUF_BUFG  | SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_2_n_0 | SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_1_n_0            |                2 |              8 |         4.00 |
|  SPW_main_clk_IBUF_BUFG       | SPW_IF/RECV_INST/res_seq[disccnt][7]_i_1_n_0                                 | SPW_IF/SYSRSTLOGIC/AR[0]                                                                |                3 |              8 |         2.67 |
|  SPW_main_clk_IBUF_BUFG       | SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/E[0]                                    | SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]_0                                                   |                2 |              8 |         4.00 |
|  SPW_TX_clk_IBUF_BUFG         | SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_update_n_0_]                           | SPW_IF/TXRSTLOGIC/reset_reg_reg[0]_0                                                    |                2 |              9 |         4.50 |
| ~SPW_main_clk_IBUF_BUFG       | SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg_n_0    |                                                                                         |                2 |              9 |         4.50 |
|  SPW_main_clk_IBUF_BUFG       | SPW_IF/LINK_INST/E[0]                                                        | SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]_0                                                   |                4 |              9 |         2.25 |
|  axi_register_aclk_IBUF_BUFG  |                                                                              | SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1_n_0 |                4 |              9 |         2.25 |
|  SPW_TX_clk_IBUF_BUFG         | SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/E[0]                                        | SPW_IF/TXRSTLOGIC/reset_reg_reg[0]_0                                                    |                3 |             11 |         3.67 |
|  SPW_TX_clk_IBUF_BUFG         | SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_update]__0                             | SPW_IF/TXRSTLOGIC/reset_reg_reg[0]_0                                                    |                5 |             11 |         2.20 |
|  SPW_main_clk_IBUF_BUFG       |                                                                              | SPW_IF/SYSRSTLOGIC/AR[0]                                                                |                4 |             11 |         2.75 |
|  SPW_main_clk_IBUF_BUFG       | SPW_IF/__3/s_mem_reg_192_255_0_2_i_1_n_0                                     |                                                                                         |                3 |             12 |         4.00 |
|  SPW_main_clk_IBUF_BUFG       | SPW_IF/__3/s_mem_reg_64_127_0_2_i_1_n_0                                      |                                                                                         |                3 |             12 |         4.00 |
|  SPW_main_clk_IBUF_BUFG       | SPW_IF/__3/s_mem_reg_0_63_0_2_i_1_n_0                                        |                                                                                         |                3 |             12 |         4.00 |
|  SPW_main_clk_IBUF_BUFG       | SPW_IF/__3/s_mem_reg_128_191_0_2_i_1_n_0                                     |                                                                                         |                3 |             12 |         4.00 |
|  SPW_TX_clk_IBUF_BUFG         | SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]__0                              | SPW_IF/TXRSTLOGIC/reset_reg_reg[0]_0                                                    |                4 |             12 |         3.00 |
|  SPW_main_clk_IBUF_BUFG       | SPW_IF/RECVFRONT_INST/recv_inbvalid                                          | SPW_IF/SYSRSTLOGIC/AR[0]                                                                |                5 |             21 |         4.20 |
|  rxclk                        |                                                                              | SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]_0                                     |               11 |             30 |         2.73 |
|  SPW_TX_clk_IBUF_BUFG         |                                                                              | SPW_IF/TXRSTLOGIC/reset_reg_reg[0]_0                                                    |               14 |             48 |         3.43 |
|  SPW_main_clk_IBUF_BUFG       |                                                                              | SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]_0                                                   |               42 |            109 |         2.60 |
+-------------------------------+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+----------------+--------------+


