///Register `IMR1` reader
pub struct R(crate::R<IMR1_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<IMR1_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<IMR1_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<IMR1_SPEC>) -> Self {
        R(reader)
    }
}
///Register `IMR1` writer
pub struct W(crate::W<IMR1_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<IMR1_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<IMR1_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<IMR1_SPEC>) -> Self {
        W(writer)
    }
}
///Field `RTCSTAMPTAMPLSECSSIM` reader - RTCSTAMPTAMPLSECSSIM
pub type RTCSTAMPTAMPLSECSSIM_R = crate::BitReader<bool>;
///Field `RTCSTAMPTAMPLSECSSIM` writer - RTCSTAMPTAMPLSECSSIM
pub type RTCSTAMPTAMPLSECSSIM_W<'a, const O: u8> = crate::BitWriter<'a, u32, IMR1_SPEC, bool, O>;
///Field `RTCSSRUIM` reader - RTCSSRUIM
pub type RTCSSRUIM_R = crate::BitReader<bool>;
///Field `RTCSSRUIM` writer - RTCSSRUIM
pub type RTCSSRUIM_W<'a, const O: u8> = crate::BitWriter<'a, u32, IMR1_SPEC, bool, O>;
///Field `EXTI5IM` reader - EXTI5IM
pub type EXTI5IM_R = crate::BitReader<bool>;
///Field `EXTI5IM` writer - EXTI5IM
pub type EXTI5IM_W<'a, const O: u8> = crate::BitWriter<'a, u32, IMR1_SPEC, bool, O>;
///Field `EXTI6IM` reader - EXTI6IM
pub type EXTI6IM_R = crate::BitReader<bool>;
///Field `EXTI6IM` writer - EXTI6IM
pub type EXTI6IM_W<'a, const O: u8> = crate::BitWriter<'a, u32, IMR1_SPEC, bool, O>;
///Field `EXTI7IM` reader - EXTI7IM
pub type EXTI7IM_R = crate::BitReader<bool>;
///Field `EXTI7IM` writer - EXTI7IM
pub type EXTI7IM_W<'a, const O: u8> = crate::BitWriter<'a, u32, IMR1_SPEC, bool, O>;
///Field `EXTI8IM` reader - EXTI8IM
pub type EXTI8IM_R = crate::BitReader<bool>;
///Field `EXTI8IM` writer - EXTI8IM
pub type EXTI8IM_W<'a, const O: u8> = crate::BitWriter<'a, u32, IMR1_SPEC, bool, O>;
///Field `EXTI9IM` reader - EXTI9IM
pub type EXTI9IM_R = crate::BitReader<bool>;
///Field `EXTI9IM` writer - EXTI9IM
pub type EXTI9IM_W<'a, const O: u8> = crate::BitWriter<'a, u32, IMR1_SPEC, bool, O>;
///Field `EXTI10IM` reader - EXTI10IM
pub type EXTI10IM_R = crate::BitReader<bool>;
///Field `EXTI10IM` writer - EXTI10IM
pub type EXTI10IM_W<'a, const O: u8> = crate::BitWriter<'a, u32, IMR1_SPEC, bool, O>;
///Field `EXTI11IM` reader - EXTI11IM
pub type EXTI11IM_R = crate::BitReader<bool>;
///Field `EXTI11IM` writer - EXTI11IM
pub type EXTI11IM_W<'a, const O: u8> = crate::BitWriter<'a, u32, IMR1_SPEC, bool, O>;
///Field `EXTI12IM` reader - EXTI12IM
pub type EXTI12IM_R = crate::BitReader<bool>;
///Field `EXTI12IM` writer - EXTI12IM
pub type EXTI12IM_W<'a, const O: u8> = crate::BitWriter<'a, u32, IMR1_SPEC, bool, O>;
///Field `EXTI13IM` reader - EXTI13IM
pub type EXTI13IM_R = crate::BitReader<bool>;
///Field `EXTI13IM` writer - EXTI13IM
pub type EXTI13IM_W<'a, const O: u8> = crate::BitWriter<'a, u32, IMR1_SPEC, bool, O>;
///Field `EXTI14IM` reader - EXTI14IM
pub type EXTI14IM_R = crate::BitReader<bool>;
///Field `EXTI14IM` writer - EXTI14IM
pub type EXTI14IM_W<'a, const O: u8> = crate::BitWriter<'a, u32, IMR1_SPEC, bool, O>;
///Field `EXTI15IM` reader - EXTI15IM
pub type EXTI15IM_R = crate::BitReader<bool>;
///Field `EXTI15IM` writer - EXTI15IM
pub type EXTI15IM_W<'a, const O: u8> = crate::BitWriter<'a, u32, IMR1_SPEC, bool, O>;
impl R {
    ///Bit 0 - RTCSTAMPTAMPLSECSSIM
    #[inline(always)]
    pub fn rtcstamptamplsecssim(&self) -> RTCSTAMPTAMPLSECSSIM_R {
        RTCSTAMPTAMPLSECSSIM_R::new((self.bits & 1) != 0)
    }
    ///Bit 2 - RTCSSRUIM
    #[inline(always)]
    pub fn rtcssruim(&self) -> RTCSSRUIM_R {
        RTCSSRUIM_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 21 - EXTI5IM
    #[inline(always)]
    pub fn exti5im(&self) -> EXTI5IM_R {
        EXTI5IM_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22 - EXTI6IM
    #[inline(always)]
    pub fn exti6im(&self) -> EXTI6IM_R {
        EXTI6IM_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - EXTI7IM
    #[inline(always)]
    pub fn exti7im(&self) -> EXTI7IM_R {
        EXTI7IM_R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bit 24 - EXTI8IM
    #[inline(always)]
    pub fn exti8im(&self) -> EXTI8IM_R {
        EXTI8IM_R::new(((self.bits >> 24) & 1) != 0)
    }
    ///Bit 25 - EXTI9IM
    #[inline(always)]
    pub fn exti9im(&self) -> EXTI9IM_R {
        EXTI9IM_R::new(((self.bits >> 25) & 1) != 0)
    }
    ///Bit 26 - EXTI10IM
    #[inline(always)]
    pub fn exti10im(&self) -> EXTI10IM_R {
        EXTI10IM_R::new(((self.bits >> 26) & 1) != 0)
    }
    ///Bit 27 - EXTI11IM
    #[inline(always)]
    pub fn exti11im(&self) -> EXTI11IM_R {
        EXTI11IM_R::new(((self.bits >> 27) & 1) != 0)
    }
    ///Bit 28 - EXTI12IM
    #[inline(always)]
    pub fn exti12im(&self) -> EXTI12IM_R {
        EXTI12IM_R::new(((self.bits >> 28) & 1) != 0)
    }
    ///Bit 29 - EXTI13IM
    #[inline(always)]
    pub fn exti13im(&self) -> EXTI13IM_R {
        EXTI13IM_R::new(((self.bits >> 29) & 1) != 0)
    }
    ///Bit 30 - EXTI14IM
    #[inline(always)]
    pub fn exti14im(&self) -> EXTI14IM_R {
        EXTI14IM_R::new(((self.bits >> 30) & 1) != 0)
    }
    ///Bit 31 - EXTI15IM
    #[inline(always)]
    pub fn exti15im(&self) -> EXTI15IM_R {
        EXTI15IM_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    ///Bit 0 - RTCSTAMPTAMPLSECSSIM
    #[inline(always)]
    #[must_use]
    pub fn rtcstamptamplsecssim(&mut self) -> RTCSTAMPTAMPLSECSSIM_W<0> {
        RTCSTAMPTAMPLSECSSIM_W::new(self)
    }
    ///Bit 2 - RTCSSRUIM
    #[inline(always)]
    #[must_use]
    pub fn rtcssruim(&mut self) -> RTCSSRUIM_W<2> {
        RTCSSRUIM_W::new(self)
    }
    ///Bit 21 - EXTI5IM
    #[inline(always)]
    #[must_use]
    pub fn exti5im(&mut self) -> EXTI5IM_W<21> {
        EXTI5IM_W::new(self)
    }
    ///Bit 22 - EXTI6IM
    #[inline(always)]
    #[must_use]
    pub fn exti6im(&mut self) -> EXTI6IM_W<22> {
        EXTI6IM_W::new(self)
    }
    ///Bit 23 - EXTI7IM
    #[inline(always)]
    #[must_use]
    pub fn exti7im(&mut self) -> EXTI7IM_W<23> {
        EXTI7IM_W::new(self)
    }
    ///Bit 24 - EXTI8IM
    #[inline(always)]
    #[must_use]
    pub fn exti8im(&mut self) -> EXTI8IM_W<24> {
        EXTI8IM_W::new(self)
    }
    ///Bit 25 - EXTI9IM
    #[inline(always)]
    #[must_use]
    pub fn exti9im(&mut self) -> EXTI9IM_W<25> {
        EXTI9IM_W::new(self)
    }
    ///Bit 26 - EXTI10IM
    #[inline(always)]
    #[must_use]
    pub fn exti10im(&mut self) -> EXTI10IM_W<26> {
        EXTI10IM_W::new(self)
    }
    ///Bit 27 - EXTI11IM
    #[inline(always)]
    #[must_use]
    pub fn exti11im(&mut self) -> EXTI11IM_W<27> {
        EXTI11IM_W::new(self)
    }
    ///Bit 28 - EXTI12IM
    #[inline(always)]
    #[must_use]
    pub fn exti12im(&mut self) -> EXTI12IM_W<28> {
        EXTI12IM_W::new(self)
    }
    ///Bit 29 - EXTI13IM
    #[inline(always)]
    #[must_use]
    pub fn exti13im(&mut self) -> EXTI13IM_W<29> {
        EXTI13IM_W::new(self)
    }
    ///Bit 30 - EXTI14IM
    #[inline(always)]
    #[must_use]
    pub fn exti14im(&mut self) -> EXTI14IM_W<30> {
        EXTI14IM_W::new(self)
    }
    ///Bit 31 - EXTI15IM
    #[inline(always)]
    #[must_use]
    pub fn exti15im(&mut self) -> EXTI15IM_W<31> {
        EXTI15IM_W::new(self)
    }
    ///Writes raw bits to the register.
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
///SYSCFG CPU1 interrupt mask register 1
///
///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
///
///For information about available fields see [imr1](index.html) module
pub struct IMR1_SPEC;
impl crate::RegisterSpec for IMR1_SPEC {
    type Ux = u32;
}
///`read()` method returns [imr1::R](R) reader structure
impl crate::Readable for IMR1_SPEC {
    type Reader = R;
}
///`write(|w| ..)` method takes [imr1::W](W) writer structure
impl crate::Writable for IMR1_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
///`reset()` method sets IMR1 to value 0
impl crate::Resettable for IMR1_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}
