#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1148-gef01dd1e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x21717a0 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -9;
v0x21a0e80_0 .var "A", 3 0;
v0x21a0f60_0 .var "B", 3 0;
v0x21a1070_0 .net "RES", 3 0, L_0x21a6570;  1 drivers
v0x21a1160_0 .var "sel", 0 0;
S_0x2171930 .scope module, "my_alu" "alu" 2 9, 3 1 0, S_0x21717a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
L_0x21a37e0 .functor NAND 1, L_0x21a3850, L_0x21a3940, C4<1>, C4<1>;
L_0x21a3a30 .functor NAND 1, L_0x21a3aa0, L_0x21a3b90, C4<1>, C4<1>;
L_0x21a3dc0 .functor NAND 1, L_0x21a3e30, L_0x21a3f20, C4<1>, C4<1>;
L_0x21a4230 .functor NAND 1, L_0x21a42f0, L_0x21a4430, C4<1>, C4<1>;
v0x219fef0_0 .net "A", 3 0, v0x21a0e80_0;  1 drivers
v0x219ffb0_0 .net "B", 3 0, v0x21a0f60_0;  1 drivers
v0x21a0050_0 .net "RES", 3 0, L_0x21a6570;  alias, 1 drivers
v0x21a0120_0 .net "W0", 3 0, L_0x21a3600;  1 drivers
v0x21a0210_0 .net "W1", 3 0, L_0x21a4050;  1 drivers
v0x21a0300_0 .net *"_ivl_0", 0 0, L_0x21a37e0;  1 drivers
v0x21a03c0_0 .net *"_ivl_11", 0 0, L_0x21a3b90;  1 drivers
v0x21a04a0_0 .net *"_ivl_12", 0 0, L_0x21a3dc0;  1 drivers
v0x21a0580_0 .net *"_ivl_15", 0 0, L_0x21a3e30;  1 drivers
v0x21a0660_0 .net *"_ivl_17", 0 0, L_0x21a3f20;  1 drivers
v0x21a0740_0 .net *"_ivl_18", 0 0, L_0x21a4230;  1 drivers
v0x21a0820_0 .net *"_ivl_22", 0 0, L_0x21a42f0;  1 drivers
v0x21a0900_0 .net *"_ivl_24", 0 0, L_0x21a4430;  1 drivers
v0x21a09e0_0 .net *"_ivl_3", 0 0, L_0x21a3850;  1 drivers
v0x21a0ac0_0 .net *"_ivl_5", 0 0, L_0x21a3940;  1 drivers
v0x21a0ba0_0 .net *"_ivl_6", 0 0, L_0x21a3a30;  1 drivers
v0x21a0c80_0 .net *"_ivl_9", 0 0, L_0x21a3aa0;  1 drivers
v0x21a0d60_0 .net "sel", 0 0, v0x21a1160_0;  1 drivers
L_0x21a3850 .part v0x21a0e80_0, 0, 1;
L_0x21a3940 .part v0x21a0f60_0, 0, 1;
L_0x21a3aa0 .part v0x21a0e80_0, 1, 1;
L_0x21a3b90 .part v0x21a0f60_0, 1, 1;
L_0x21a3e30 .part v0x21a0e80_0, 2, 1;
L_0x21a3f20 .part v0x21a0f60_0, 2, 1;
L_0x21a4050 .concat8 [ 1 1 1 1], L_0x21a37e0, L_0x21a3a30, L_0x21a3dc0, L_0x21a4230;
L_0x21a42f0 .part v0x21a0e80_0, 3, 1;
L_0x21a4430 .part v0x21a0f60_0, 3, 1;
S_0x2175b80 .scope module, "mux4_0" "mux4" 3 14, 4 1 0, S_0x2171930;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0x219cc50_0 .net "A", 3 0, L_0x21a3600;  alias, 1 drivers
v0x219cd50_0 .net "B", 3 0, L_0x21a4050;  alias, 1 drivers
v0x219ce30_0 .net "RES", 3 0, L_0x21a6570;  alias, 1 drivers
v0x219cef0_0 .net "sel", 0 0, v0x21a1160_0;  alias, 1 drivers
L_0x21a5e10 .part L_0x21a3600, 0, 1;
L_0x21a5f00 .part L_0x21a3600, 1, 1;
L_0x21a5fa0 .part L_0x21a3600, 2, 1;
L_0x21a6090 .part L_0x21a3600, 3, 1;
L_0x21a61b0 .part L_0x21a4050, 0, 1;
L_0x21a62a0 .part L_0x21a4050, 1, 1;
L_0x21a6390 .part L_0x21a4050, 2, 1;
L_0x21a6430 .part L_0x21a4050, 3, 1;
L_0x21a6570 .concat [ 1 1 1 1], L_0x21a4ac0, L_0x21a5020, L_0x21a5610, L_0x21a5c00;
S_0x2175dd0 .scope module, "my_mux1[0]" "mux1" 4 6, 5 1 0, S_0x2175b80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x21a4520/d .functor NOT 1, v0x21a1160_0, C4<0>, C4<0>, C4<0>;
L_0x21a4520 .delay 1 (1,1,1) L_0x21a4520/d;
L_0x21a4740/d .functor AND 1, L_0x21a5e10, L_0x21a4520, C4<1>, C4<1>;
L_0x21a4740 .delay 1 (3,3,3) L_0x21a4740/d;
L_0x21a48a0/d .functor AND 1, L_0x21a61b0, v0x21a1160_0, C4<1>, C4<1>;
L_0x21a48a0 .delay 1 (3,3,3) L_0x21a48a0/d;
L_0x21a4ac0/d .functor OR 1, L_0x21a4740, L_0x21a48a0, C4<0>, C4<0>;
L_0x21a4ac0 .delay 1 (3,3,3) L_0x21a4ac0/d;
v0x2171b80_0 .net "a", 0 0, L_0x21a5e10;  1 drivers
v0x219ad60_0 .net "a_out", 0 0, L_0x21a4740;  1 drivers
v0x219ae20_0 .net "b", 0 0, L_0x21a61b0;  1 drivers
v0x219aec0_0 .net "b_out", 0 0, L_0x21a48a0;  1 drivers
v0x219af80_0 .net "not_sel", 0 0, L_0x21a4520;  1 drivers
v0x219b090_0 .net "res", 0 0, L_0x21a4ac0;  1 drivers
v0x219b150_0 .net "sel", 0 0, v0x21a1160_0;  alias, 1 drivers
S_0x219b290 .scope module, "my_mux1[1]" "mux1" 4 6, 5 1 0, S_0x2175b80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x21a4ca0/d .functor NOT 1, v0x21a1160_0, C4<0>, C4<0>, C4<0>;
L_0x21a4ca0 .delay 1 (1,1,1) L_0x21a4ca0/d;
L_0x21a4db0/d .functor AND 1, L_0x21a5f00, L_0x21a4ca0, C4<1>, C4<1>;
L_0x21a4db0 .delay 1 (3,3,3) L_0x21a4db0/d;
L_0x21a4f10/d .functor AND 1, L_0x21a62a0, v0x21a1160_0, C4<1>, C4<1>;
L_0x21a4f10 .delay 1 (3,3,3) L_0x21a4f10/d;
L_0x21a5020/d .functor OR 1, L_0x21a4db0, L_0x21a4f10, C4<0>, C4<0>;
L_0x21a5020 .delay 1 (3,3,3) L_0x21a5020/d;
v0x219b520_0 .net "a", 0 0, L_0x21a5f00;  1 drivers
v0x219b5e0_0 .net "a_out", 0 0, L_0x21a4db0;  1 drivers
v0x219b6a0_0 .net "b", 0 0, L_0x21a62a0;  1 drivers
v0x219b740_0 .net "b_out", 0 0, L_0x21a4f10;  1 drivers
v0x219b800_0 .net "not_sel", 0 0, L_0x21a4ca0;  1 drivers
v0x219b910_0 .net "res", 0 0, L_0x21a5020;  1 drivers
v0x219b9d0_0 .net "sel", 0 0, v0x21a1160_0;  alias, 1 drivers
S_0x219bb00 .scope module, "my_mux1[2]" "mux1" 4 6, 5 1 0, S_0x2175b80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x21a5230/d .functor NOT 1, v0x21a1160_0, C4<0>, C4<0>, C4<0>;
L_0x21a5230 .delay 1 (1,1,1) L_0x21a5230/d;
L_0x21a5340/d .functor AND 1, L_0x21a5fa0, L_0x21a5230, C4<1>, C4<1>;
L_0x21a5340 .delay 1 (3,3,3) L_0x21a5340/d;
L_0x21a54d0/d .functor AND 1, L_0x21a6390, v0x21a1160_0, C4<1>, C4<1>;
L_0x21a54d0 .delay 1 (3,3,3) L_0x21a54d0/d;
L_0x21a5610/d .functor OR 1, L_0x21a5340, L_0x21a54d0, C4<0>, C4<0>;
L_0x21a5610 .delay 1 (3,3,3) L_0x21a5610/d;
v0x219bda0_0 .net "a", 0 0, L_0x21a5fa0;  1 drivers
v0x219be60_0 .net "a_out", 0 0, L_0x21a5340;  1 drivers
v0x219bf20_0 .net "b", 0 0, L_0x21a6390;  1 drivers
v0x219bff0_0 .net "b_out", 0 0, L_0x21a54d0;  1 drivers
v0x219c0b0_0 .net "not_sel", 0 0, L_0x21a5230;  1 drivers
v0x219c1c0_0 .net "res", 0 0, L_0x21a5610;  1 drivers
v0x219c280_0 .net "sel", 0 0, v0x21a1160_0;  alias, 1 drivers
S_0x219c3f0 .scope module, "my_mux1[3]" "mux1" 4 6, 5 1 0, S_0x2175b80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x21a5820/d .functor NOT 1, v0x21a1160_0, C4<0>, C4<0>, C4<0>;
L_0x21a5820 .delay 1 (1,1,1) L_0x21a5820/d;
L_0x21a5930/d .functor AND 1, L_0x21a6090, L_0x21a5820, C4<1>, C4<1>;
L_0x21a5930 .delay 1 (3,3,3) L_0x21a5930/d;
L_0x21a5ac0/d .functor AND 1, L_0x21a6430, v0x21a1160_0, C4<1>, C4<1>;
L_0x21a5ac0 .delay 1 (3,3,3) L_0x21a5ac0/d;
L_0x21a5c00/d .functor OR 1, L_0x21a5930, L_0x21a5ac0, C4<0>, C4<0>;
L_0x21a5c00 .delay 1 (3,3,3) L_0x21a5c00/d;
v0x219c660_0 .net "a", 0 0, L_0x21a6090;  1 drivers
v0x219c740_0 .net "a_out", 0 0, L_0x21a5930;  1 drivers
v0x219c800_0 .net "b", 0 0, L_0x21a6430;  1 drivers
v0x219c8a0_0 .net "b_out", 0 0, L_0x21a5ac0;  1 drivers
v0x219c960_0 .net "not_sel", 0 0, L_0x21a5820;  1 drivers
v0x219ca70_0 .net "res", 0 0, L_0x21a5c00;  1 drivers
v0x219cb30_0 .net "sel", 0 0, v0x21a1160_0;  alias, 1 drivers
S_0x219d040 .scope module, "rca0" "rca" 3 8, 6 1 0, S_0x2171930;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "SUM";
v0x219f840_0 .net "A", 3 0, v0x21a0e80_0;  alias, 1 drivers
v0x219f940_0 .net "B", 3 0, v0x21a0f60_0;  alias, 1 drivers
v0x219fa20_0 .net "SUM", 3 0, L_0x21a3600;  alias, 1 drivers
v0x219faf0_0 .net "c_out0", 0 0, L_0x21a1800;  1 drivers
v0x219fbe0_0 .net "c_out1", 0 0, L_0x21a2030;  1 drivers
v0x219fd20_0 .net "c_out2", 0 0, L_0x21a29a0;  1 drivers
v0x219fe10_0 .net "c_out3", 0 0, L_0x21a3270;  1 drivers
L_0x21a19b0 .part v0x21a0e80_0, 0, 1;
L_0x21a1a50 .part v0x21a0f60_0, 0, 1;
L_0x21a21e0 .part v0x21a0e80_0, 1, 1;
L_0x21a2310 .part v0x21a0f60_0, 1, 1;
L_0x21a2b50 .part v0x21a0e80_0, 2, 1;
L_0x21a2bf0 .part v0x21a0f60_0, 2, 1;
L_0x21a3470 .part v0x21a0e80_0, 3, 1;
L_0x21a3510 .part v0x21a0f60_0, 3, 1;
L_0x21a3600 .concat8 [ 1 1 1 1], L_0x21a1670, L_0x21a1ef0, L_0x21a2860, L_0x21a3130;
S_0x219d240 .scope module, "fa0" "fa" 6 6, 7 1 0, S_0x219d040;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x21a1200/d .functor XOR 1, L_0x21a19b0, L_0x21a1a50, C4<0>, C4<0>;
L_0x21a1200 .delay 1 (4,4,4) L_0x21a1200/d;
L_0x21a1330/d .functor AND 1, L_0x21a19b0, L_0x21a1a50, C4<1>, C4<1>;
L_0x21a1330 .delay 1 (3,3,3) L_0x21a1330/d;
L_0x7f3b59a3d018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x21a1510/d .functor AND 1, L_0x21a1200, L_0x7f3b59a3d018, C4<1>, C4<1>;
L_0x21a1510 .delay 1 (3,3,3) L_0x21a1510/d;
L_0x21a1670/d .functor XOR 1, L_0x21a1200, L_0x7f3b59a3d018, C4<0>, C4<0>;
L_0x21a1670 .delay 1 (4,4,4) L_0x21a1670/d;
L_0x21a1800/d .functor OR 1, L_0x21a1330, L_0x21a1510, C4<0>, C4<0>;
L_0x21a1800 .delay 1 (3,3,3) L_0x21a1800/d;
v0x219d4c0_0 .net "a", 0 0, L_0x21a19b0;  1 drivers
v0x219d5a0_0 .net "b", 0 0, L_0x21a1a50;  1 drivers
v0x219d660_0 .net "c_in", 0 0, L_0x7f3b59a3d018;  1 drivers
v0x219d730_0 .net "c_out", 0 0, L_0x21a1800;  alias, 1 drivers
v0x219d7f0_0 .net "sum", 0 0, L_0x21a1670;  1 drivers
v0x219d900_0 .net "w0", 0 0, L_0x21a1200;  1 drivers
v0x219d9c0_0 .net "w1", 0 0, L_0x21a1330;  1 drivers
v0x219da80_0 .net "w2", 0 0, L_0x21a1510;  1 drivers
S_0x219dbe0 .scope module, "fa1" "fa" 6 8, 7 1 0, S_0x219d040;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x21a1af0/d .functor XOR 1, L_0x21a21e0, L_0x21a2310, C4<0>, C4<0>;
L_0x21a1af0 .delay 1 (4,4,4) L_0x21a1af0/d;
L_0x21a1c00/d .functor AND 1, L_0x21a21e0, L_0x21a2310, C4<1>, C4<1>;
L_0x21a1c00 .delay 1 (3,3,3) L_0x21a1c00/d;
L_0x21a1de0/d .functor AND 1, L_0x21a1af0, L_0x21a1800, C4<1>, C4<1>;
L_0x21a1de0 .delay 1 (3,3,3) L_0x21a1de0/d;
L_0x21a1ef0/d .functor XOR 1, L_0x21a1af0, L_0x21a1800, C4<0>, C4<0>;
L_0x21a1ef0 .delay 1 (4,4,4) L_0x21a1ef0/d;
L_0x21a2030/d .functor OR 1, L_0x21a1c00, L_0x21a1de0, C4<0>, C4<0>;
L_0x21a2030 .delay 1 (3,3,3) L_0x21a2030/d;
v0x219de60_0 .net "a", 0 0, L_0x21a21e0;  1 drivers
v0x219df20_0 .net "b", 0 0, L_0x21a2310;  1 drivers
v0x219dfe0_0 .net "c_in", 0 0, L_0x21a1800;  alias, 1 drivers
v0x219e0e0_0 .net "c_out", 0 0, L_0x21a2030;  alias, 1 drivers
v0x219e180_0 .net "sum", 0 0, L_0x21a1ef0;  1 drivers
v0x219e270_0 .net "w0", 0 0, L_0x21a1af0;  1 drivers
v0x219e330_0 .net "w1", 0 0, L_0x21a1c00;  1 drivers
v0x219e3f0_0 .net "w2", 0 0, L_0x21a1de0;  1 drivers
S_0x219e550 .scope module, "fa2" "fa" 6 10, 7 1 0, S_0x219d040;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x21a2470/d .functor XOR 1, L_0x21a2b50, L_0x21a2bf0, C4<0>, C4<0>;
L_0x21a2470 .delay 1 (4,4,4) L_0x21a2470/d;
L_0x21a2530/d .functor AND 1, L_0x21a2b50, L_0x21a2bf0, C4<1>, C4<1>;
L_0x21a2530 .delay 1 (3,3,3) L_0x21a2530/d;
L_0x21a26c0/d .functor AND 1, L_0x21a2470, L_0x21a2030, C4<1>, C4<1>;
L_0x21a26c0 .delay 1 (3,3,3) L_0x21a26c0/d;
L_0x21a2860/d .functor XOR 1, L_0x21a2470, L_0x21a2030, C4<0>, C4<0>;
L_0x21a2860 .delay 1 (4,4,4) L_0x21a2860/d;
L_0x21a29a0/d .functor OR 1, L_0x21a2530, L_0x21a26c0, C4<0>, C4<0>;
L_0x21a29a0 .delay 1 (3,3,3) L_0x21a29a0/d;
v0x219e7e0_0 .net "a", 0 0, L_0x21a2b50;  1 drivers
v0x219e8a0_0 .net "b", 0 0, L_0x21a2bf0;  1 drivers
v0x219e960_0 .net "c_in", 0 0, L_0x21a2030;  alias, 1 drivers
v0x219ea60_0 .net "c_out", 0 0, L_0x21a29a0;  alias, 1 drivers
v0x219eb00_0 .net "sum", 0 0, L_0x21a2860;  1 drivers
v0x219ebf0_0 .net "w0", 0 0, L_0x21a2470;  1 drivers
v0x219ecb0_0 .net "w1", 0 0, L_0x21a2530;  1 drivers
v0x219ed70_0 .net "w2", 0 0, L_0x21a26c0;  1 drivers
S_0x219eed0 .scope module, "fa3" "fa" 6 12, 7 1 0, S_0x219d040;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x21a2cd0/d .functor XOR 1, L_0x21a3470, L_0x21a3510, C4<0>, C4<0>;
L_0x21a2cd0 .delay 1 (4,4,4) L_0x21a2cd0/d;
L_0x21a2de0/d .functor AND 1, L_0x21a3470, L_0x21a3510, C4<1>, C4<1>;
L_0x21a2de0 .delay 1 (3,3,3) L_0x21a2de0/d;
L_0x21a2f90/d .functor AND 1, L_0x21a2cd0, L_0x21a29a0, C4<1>, C4<1>;
L_0x21a2f90 .delay 1 (3,3,3) L_0x21a2f90/d;
L_0x21a3130/d .functor XOR 1, L_0x21a2cd0, L_0x21a29a0, C4<0>, C4<0>;
L_0x21a3130 .delay 1 (4,4,4) L_0x21a3130/d;
L_0x21a3270/d .functor OR 1, L_0x21a2de0, L_0x21a2f90, C4<0>, C4<0>;
L_0x21a3270 .delay 1 (3,3,3) L_0x21a3270/d;
v0x219f130_0 .net "a", 0 0, L_0x21a3470;  1 drivers
v0x219f210_0 .net "b", 0 0, L_0x21a3510;  1 drivers
v0x219f2d0_0 .net "c_in", 0 0, L_0x21a29a0;  alias, 1 drivers
v0x219f3d0_0 .net "c_out", 0 0, L_0x21a3270;  alias, 1 drivers
v0x219f470_0 .net "sum", 0 0, L_0x21a3130;  1 drivers
v0x219f560_0 .net "w0", 0 0, L_0x21a2cd0;  1 drivers
v0x219f620_0 .net "w1", 0 0, L_0x21a2de0;  1 drivers
v0x219f6e0_0 .net "w2", 0 0, L_0x21a2f90;  1 drivers
    .scope S_0x21717a0;
T_0 ;
    %vpi_call 2 12 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x21717a0 {0 0 0};
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x21a0e80_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x21a0f60_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a1160_0, 0, 1;
    %delay 47, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x21a0e80_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x21a0f60_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21a1160_0, 0, 1;
    %delay 47, 0;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "testbench.v";
    "alu.v";
    "../mux4/mux4.v";
    "../mux1/mux1.v";
    "../rca/rca.v";
    "../fa/fa.v";
