{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1599276340793 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1599276340793 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 05 11:25:40 2020 " "Processing started: Sat Sep 05 11:25:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1599276340793 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1599276340793 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off module_test -c module_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off module_test -c module_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1599276340793 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1599276341447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 module_test-main " "Found design unit 1: module_test-main" {  } { { "module_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/module_test.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599276342146 ""} { "Info" "ISGN_ENTITY_NAME" "1 module_test " "Found entity 1: module_test" {  } { { "module_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/module_test.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599276342146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599276342146 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "module_test " "Elaborating entity \"module_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1599276342246 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "num2 module_test.vhd(19) " "VHDL Variable Declaration warning at module_test.vhd(19): used initial value expression for variable \"num2\" because variable was never assigned a value" {  } { { "module_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/module_test.vhd" 19 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1599276342246 "|module_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst module_test.vhd(65) " "VHDL Process Statement warning at module_test.vhd(65): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "module_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/module_test.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1599276342246 "|module_test"}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_display.vhd 2 1 " "Using design file seven_seg_display.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg_display-main " "Found design unit 1: seven_seg_display-main" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599276342278 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_display " "Found entity 1: seven_seg_display" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599276342278 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1599276342278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_display seven_seg_display:U0 " "Elaborating entity \"seven_seg_display\" for hierarchy \"seven_seg_display:U0\"" {  } { { "module_test.vhd" "U0" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/module_test.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599276342283 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cathed seven_seg_display.vhd(33) " "VHDL Process Statement warning at seven_seg_display.vhd(33): signal \"cathed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1599276342286 "|module_test|seven_seg_display:U0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "number seven_seg_display.vhd(26) " "VHDL Process Statement warning at seven_seg_display.vhd(26): inferring latch(es) for signal or variable \"number\", which holds its previous value in one or more paths through the process" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1599276342286 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[14\]\[1\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[14\]\[1\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342297 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[14\]\[2\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[14\]\[2\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342297 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[14\]\[3\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[14\]\[3\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342297 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[14\]\[4\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[14\]\[4\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342297 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[14\]\[5\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[14\]\[5\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342297 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[14\]\[6\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[14\]\[6\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342297 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[14\]\[7\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[14\]\[7\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342297 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[13\]\[1\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[13\]\[1\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342297 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[13\]\[2\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[13\]\[2\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342297 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[13\]\[3\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[13\]\[3\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342297 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[13\]\[4\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[13\]\[4\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342297 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[13\]\[5\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[13\]\[5\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342297 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[13\]\[6\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[13\]\[6\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342297 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[13\]\[7\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[13\]\[7\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342297 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[12\]\[1\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[12\]\[1\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342297 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[12\]\[2\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[12\]\[2\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342297 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[12\]\[3\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[12\]\[3\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342297 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[12\]\[4\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[12\]\[4\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342297 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[12\]\[5\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[12\]\[5\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342297 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[12\]\[6\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[12\]\[6\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342297 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[12\]\[7\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[12\]\[7\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342297 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[11\]\[1\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[11\]\[1\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342297 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[11\]\[2\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[11\]\[2\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342297 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[11\]\[3\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[11\]\[3\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342297 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[11\]\[4\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[11\]\[4\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342297 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[11\]\[5\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[11\]\[5\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342297 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[11\]\[6\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[11\]\[6\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342297 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[11\]\[7\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[11\]\[7\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342297 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[10\]\[1\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[10\]\[1\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342297 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[10\]\[2\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[10\]\[2\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342297 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[10\]\[3\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[10\]\[3\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342297 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[10\]\[4\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[10\]\[4\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342297 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[10\]\[5\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[10\]\[5\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342297 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[10\]\[6\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[10\]\[6\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342297 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[10\]\[7\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[10\]\[7\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342297 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[1\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[9\]\[1\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342297 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[2\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[9\]\[2\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342297 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[3\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[9\]\[3\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342297 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[4\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[9\]\[4\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342297 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[5\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[9\]\[5\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342297 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[6\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[9\]\[6\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342304 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[7\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[9\]\[7\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342304 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[1\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[8\]\[1\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342304 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[2\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[8\]\[2\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342304 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[3\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[8\]\[3\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342304 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[4\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[8\]\[4\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342304 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[5\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[8\]\[5\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342305 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[6\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[8\]\[6\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342305 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[7\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[8\]\[7\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342305 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[1\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[7\]\[1\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342305 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[2\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[7\]\[2\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342305 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[3\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[7\]\[3\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342305 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[4\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[7\]\[4\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342305 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[5\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[7\]\[5\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342306 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[6\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[7\]\[6\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342306 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[7\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[7\]\[7\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342306 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[1\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[6\]\[1\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342306 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[2\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[6\]\[2\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342306 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[3\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[6\]\[3\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342306 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[4\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[6\]\[4\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342307 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[5\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[6\]\[5\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342307 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[6\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[6\]\[6\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342307 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[7\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[6\]\[7\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342307 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[1\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[5\]\[1\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342308 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[2\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[5\]\[2\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342308 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[3\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[5\]\[3\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342308 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[4\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[5\]\[4\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342308 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[5\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[5\]\[5\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342308 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[6\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[5\]\[6\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342309 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[7\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[5\]\[7\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342309 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[1\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[4\]\[1\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342309 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[2\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[4\]\[2\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342309 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[3\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[4\]\[3\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342309 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[4\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[4\]\[4\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342309 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[5\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[4\]\[5\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342310 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[6\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[4\]\[6\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342310 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[7\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[4\]\[7\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342310 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[1\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[3\]\[1\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342310 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[2\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[3\]\[2\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342310 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[3\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[3\]\[3\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342310 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[4\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[3\]\[4\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342311 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[5\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[3\]\[5\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342311 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[6\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[3\]\[6\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342311 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[7\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[3\]\[7\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342311 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[1\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[2\]\[1\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342311 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[2\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[2\]\[2\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342312 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[3\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[2\]\[3\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342312 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[4\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[2\]\[4\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342312 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[5\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[2\]\[5\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342312 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[6\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[2\]\[6\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342312 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[7\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[2\]\[7\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342312 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[1\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[1\]\[1\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342313 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[2\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[1\]\[2\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342313 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[3\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[1\]\[3\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342313 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[4\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[1\]\[4\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342313 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[5\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[1\]\[5\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342313 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[6\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[1\]\[6\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342314 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[7\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[1\]\[7\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342314 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[1\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[0\]\[1\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342314 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[2\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[0\]\[2\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342314 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[3\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[0\]\[3\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342314 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[4\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[0\]\[4\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342314 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[5\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[0\]\[5\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342314 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[6\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[0\]\[6\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342315 "|module_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[7\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[0\]\[7\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599276342315 "|module_test|seven_seg_display:U0"}
{ "Warning" "WSGN_SEARCH_FILE" "parallel_rgbled.vhd 2 1 " "Using design file parallel_rgbled.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parallel_RGBLED-main " "Found design unit 1: parallel_RGBLED-main" {  } { { "parallel_rgbled.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/parallel_rgbled.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599276342377 ""} { "Info" "ISGN_ENTITY_NAME" "1 parallel_RGBLED " "Found entity 1: parallel_RGBLED" {  } { { "parallel_rgbled.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/parallel_rgbled.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599276342377 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1599276342377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_RGBLED parallel_RGBLED:U2 " "Elaborating entity \"parallel_RGBLED\" for hierarchy \"parallel_RGBLED:U2\"" {  } { { "module_test.vhd" "U2" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/module_test.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599276342379 ""}
{ "Warning" "WSGN_SEARCH_FILE" "keyboard_scan.vhd 2 1 " "Using design file keyboard_scan.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard_scan-beh " "Found design unit 1: keyboard_scan-beh" {  } { { "keyboard_scan.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/keyboard_scan.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599276342404 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard_scan " "Found entity 1: keyboard_scan" {  } { { "keyboard_scan.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/keyboard_scan.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599276342404 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1599276342404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_scan keyboard_scan:U3 " "Elaborating entity \"keyboard_scan\" for hierarchy \"keyboard_scan:U3\"" {  } { { "module_test.vhd" "U3" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/module_test.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599276342406 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst keyboard_scan.vhd(29) " "VHDL Process Statement warning at keyboard_scan.vhd(29): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard_scan.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/keyboard_scan.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1599276342408 "|module_test|keyboard_scan:U3"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 30 -1 0 } } { "keyboard_scan.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/keyboard_scan.vhd" 29 -1 0 } } { "module_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/module_test.vhd" 65 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1599276343064 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1599276343064 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2\[4\] GND " "Pin \"ssd2\[4\]\" is stuck at GND" {  } { { "module_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/module_test.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1599276343094 "|module_test|ssd2[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1599276343094 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1599276343235 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "193 " "193 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1599276343369 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1599276343553 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599276343553 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "209 " "Implemented 209 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1599276343644 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1599276343644 ""} { "Info" "ICUT_CUT_TM_LCELLS" "170 " "Implemented 170 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1599276343644 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1599276343644 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4659 " "Peak virtual memory: 4659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1599276343675 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 05 11:25:43 2020 " "Processing ended: Sat Sep 05 11:25:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1599276343675 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1599276343675 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1599276343675 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1599276343675 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1599276345126 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1599276345130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 05 11:25:44 2020 " "Processing started: Sat Sep 05 11:25:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1599276345130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1599276345130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off module_test -c module_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off module_test -c module_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1599276345130 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1599276345271 ""}
{ "Info" "0" "" "Project  = module_test" {  } {  } 0 0 "Project  = module_test" 0 0 "Fitter" 0 0 1599276345271 ""}
{ "Info" "0" "" "Revision = module_test" {  } {  } 0 0 "Revision = module_test" 0 0 "Fitter" 0 0 1599276345271 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1599276345367 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "module_test EP3C16Q240C8 " "Selected device EP3C16Q240C8 for design \"module_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1599276345386 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1599276345446 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1599276345446 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1599276345446 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1599276345547 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1599276345557 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25Q240C8 " "Device EP3C25Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1599276345942 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Device EP3C40Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1599276345942 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1599276345942 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/" { { 0 { 0 ""} 0 478 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1599276345942 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/" { { 0 { 0 ""} 0 480 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1599276345942 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/" { { 0 { 0 ""} 0 482 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1599276345952 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/" { { 0 { 0 ""} 0 484 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1599276345952 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 162 " "Pin ~ALTERA_nCEO~ is reserved at location 162" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/" { { 0 { 0 ""} 0 486 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1599276345952 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1599276345942 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1599276345952 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "module_test.sdc " "Synopsys Design Constraints File file not found: 'module_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1599276346546 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1599276346546 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1599276346556 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1599276346556 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1599276346556 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 31 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk~input (placed in PIN 31 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1599276346566 ""}  } { { "module_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/module_test.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/" { { 0 { 0 ""} 0 473 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599276346566 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FD\[22\]  " "Automatically promoted node FD\[22\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1599276346566 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FD\[22\]~64 " "Destination node FD\[22\]~64" {  } { { "module_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/module_test.vhd" 57 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FD[22]~64 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/" { { 0 { 0 ""} 0 400 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1599276346566 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1599276346566 ""}  } { { "module_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/module_test.vhd" 57 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FD[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599276346566 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "seven_seg_display:U0\|FD\[10\]  " "Automatically promoted node seven_seg_display:U0\|FD\[10\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1599276346566 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_display:U0\|FD\[10\]~19 " "Destination node seven_seg_display:U0\|FD\[10\]~19" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_seg_display:U0|FD[10]~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1599276346566 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1599276346566 ""}  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_seg_display:U0|FD[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599276346566 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "parallel_RGBLED:U2\|FD\[3\]  " "Automatically promoted node parallel_RGBLED:U2\|FD\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1599276346566 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "parallel_RGBLED:U2\|FD\[3\]~5 " "Destination node parallel_RGBLED:U2\|FD\[3\]~5" {  } { { "parallel_rgbled.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/parallel_rgbled.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { parallel_RGBLED:U2|FD[3]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/" { { 0 { 0 ""} 0 330 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1599276346566 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1599276346566 ""}  } { { "parallel_rgbled.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/parallel_rgbled.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { parallel_RGBLED:U2|FD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599276346566 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "seven_seg_display:U1\|FD\[10\]  " "Automatically promoted node seven_seg_display:U1\|FD\[10\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1599276346566 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_display:U1\|FD\[10\]~19 " "Destination node seven_seg_display:U1\|FD\[10\]~19" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_seg_display:U1|FD[10]~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1599276346566 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1599276346566 ""}  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_seg_display:U1|FD[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599276346566 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "keyboard_scan:U3\|FD\[12\]  " "Automatically promoted node keyboard_scan:U3\|FD\[12\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1599276346576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyboard_scan:U3\|FD\[12\]~34 " "Destination node keyboard_scan:U3\|FD\[12\]~34" {  } { { "keyboard_scan.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/keyboard_scan.vhd" 21 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyboard_scan:U3|FD[12]~34 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/" { { 0 { 0 ""} 0 354 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1599276346576 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1599276346576 ""}  } { { "keyboard_scan.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/keyboard_scan.vhd" 21 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyboard_scan:U3|FD[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599276346576 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN 99 (DIFFIO_B21n, DQS4B/CQ5B,DPCLK4)) " "Automatically promoted node rst~input (placed in PIN 99 (DIFFIO_B21n, DQS4B/CQ5B,DPCLK4))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1599276346576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_display:U0\|ssd\[0\] " "Destination node seven_seg_display:U0\|ssd\[0\]" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_seg_display:U0|ssd[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1599276346576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_display:U0\|ssd\[6\] " "Destination node seven_seg_display:U0\|ssd\[6\]" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_seg_display:U0|ssd[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1599276346576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_display:U0\|ssd\[5\] " "Destination node seven_seg_display:U0\|ssd\[5\]" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_seg_display:U0|ssd[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1599276346576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_display:U0\|ssd\[4\] " "Destination node seven_seg_display:U0\|ssd\[4\]" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_seg_display:U0|ssd[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1599276346576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_display:U0\|ssd\[3\] " "Destination node seven_seg_display:U0\|ssd\[3\]" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_seg_display:U0|ssd[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1599276346576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_display:U0\|ssd\[2\] " "Destination node seven_seg_display:U0\|ssd\[2\]" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_seg_display:U0|ssd[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1599276346576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_display:U0\|ssd\[1\] " "Destination node seven_seg_display:U0\|ssd\[1\]" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_seg_display:U0|ssd[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1599276346576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_display:U1\|ssd\[0\] " "Destination node seven_seg_display:U1\|ssd\[0\]" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_seg_display:U1|ssd[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1599276346576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_display:U1\|ssd\[6\] " "Destination node seven_seg_display:U1\|ssd\[6\]" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_seg_display:U1|ssd[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1599276346576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_display:U1\|ssd\[5\] " "Destination node seven_seg_display:U1\|ssd\[5\]" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/seven_seg_display.vhd" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_seg_display:U1|ssd[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1599276346576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1599276346576 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1599276346576 ""}  } { { "module_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/module_test.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/" { { 0 { 0 ""} 0 468 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599276346576 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1599276346818 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1599276346818 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1599276346818 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1599276346818 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1599276346818 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1599276346818 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1599276346818 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1599276346818 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1599276347064 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1599276347064 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1599276347064 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599276347104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1599276347755 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599276347872 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1599276347882 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1599276348882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599276348882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1599276349260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y10 X9_Y19 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y10 to location X9_Y19" {  } { { "loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y10 to location X9_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y10 to location X9_Y19"} 0 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1599276350127 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1599276350127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599276351616 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1599276351616 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1599276351616 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.39 " "Total time spent on timing analysis during the Fitter is 1.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1599276351626 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1599276351662 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1599276351950 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1599276351989 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1599276352151 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599276352592 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/output_files/module_test.fit.smsg " "Generated suppressed messages file C:/Users/willy7086/Desktop/Quartus/VHDL/module_test/output_files/module_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1599276353139 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5540 " "Peak virtual memory: 5540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1599276353411 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 05 11:25:53 2020 " "Processing ended: Sat Sep 05 11:25:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1599276353411 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1599276353411 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1599276353411 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1599276353411 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1599276354510 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1599276354510 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 05 11:25:54 2020 " "Processing started: Sat Sep 05 11:25:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1599276354510 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1599276354510 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off module_test -c module_test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off module_test -c module_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1599276354510 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1599276355455 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1599276355488 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4567 " "Peak virtual memory: 4567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1599276356006 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 05 11:25:56 2020 " "Processing ended: Sat Sep 05 11:25:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1599276356006 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1599276356006 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1599276356006 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1599276356006 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1599276356612 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1599276357379 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1599276357384 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 05 11:25:56 2020 " "Processing started: Sat Sep 05 11:25:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1599276357384 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1599276357384 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta module_test -c module_test " "Command: quartus_sta module_test -c module_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1599276357384 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1599276357543 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1599276357821 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1599276357821 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1599276357871 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1599276357871 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "module_test.sdc " "Synopsys Design Constraints File file not found: 'module_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1599276358110 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1599276358111 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1599276358112 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name parallel_RGBLED:U2\|FD\[3\] parallel_RGBLED:U2\|FD\[3\] " "create_clock -period 1.000 -name parallel_RGBLED:U2\|FD\[3\] parallel_RGBLED:U2\|FD\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1599276358112 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FD\[22\] FD\[22\] " "create_clock -period 1.000 -name FD\[22\] FD\[22\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1599276358112 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name seven_seg_display:U0\|FD\[10\] seven_seg_display:U0\|FD\[10\] " "create_clock -period 1.000 -name seven_seg_display:U0\|FD\[10\] seven_seg_display:U0\|FD\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1599276358112 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name keyboard_scan:U3\|FD\[12\] keyboard_scan:U3\|FD\[12\] " "create_clock -period 1.000 -name keyboard_scan:U3\|FD\[12\] keyboard_scan:U3\|FD\[12\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1599276358112 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name seven_seg_display:U1\|FD\[10\] seven_seg_display:U1\|FD\[10\] " "create_clock -period 1.000 -name seven_seg_display:U1\|FD\[10\] seven_seg_display:U1\|FD\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1599276358112 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1599276358112 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1599276358221 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1599276358221 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1599276358221 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1599276358241 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1599276358265 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1599276358265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.643 " "Worst-case setup slack is -2.643" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276358269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276358269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.643       -17.507 parallel_RGBLED:U2\|FD\[3\]  " "   -2.643       -17.507 parallel_RGBLED:U2\|FD\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276358269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.365       -51.816 clk  " "   -2.365       -51.816 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276358269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.326        -7.259 keyboard_scan:U3\|FD\[12\]  " "   -1.326        -7.259 keyboard_scan:U3\|FD\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276358269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.166        -7.924 seven_seg_display:U0\|FD\[10\]  " "   -1.166        -7.924 seven_seg_display:U0\|FD\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276358269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.766        -2.076 seven_seg_display:U1\|FD\[10\]  " "   -0.766        -2.076 seven_seg_display:U1\|FD\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276358269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.406        -4.864 FD\[22\]  " "   -0.406        -4.864 FD\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276358269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1599276358269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.078 " "Worst-case hold slack is 0.078" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276358274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276358274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.078         0.000 clk  " "    0.078         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276358274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455         0.000 keyboard_scan:U3\|FD\[12\]  " "    0.455         0.000 keyboard_scan:U3\|FD\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276358274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455         0.000 seven_seg_display:U1\|FD\[10\]  " "    0.455         0.000 seven_seg_display:U1\|FD\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276358274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456         0.000 seven_seg_display:U0\|FD\[10\]  " "    0.456         0.000 seven_seg_display:U0\|FD\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276358274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468         0.000 parallel_RGBLED:U2\|FD\[3\]  " "    0.468         0.000 parallel_RGBLED:U2\|FD\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276358274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.512         0.000 FD\[22\]  " "    0.512         0.000 FD\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276358274 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1599276358274 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1599276358279 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1599276358283 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276358286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276358286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -60.993 clk  " "   -3.000       -60.993 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276358286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -35.688 FD\[22\]  " "   -1.487       -35.688 FD\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276358286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -19.331 seven_seg_display:U0\|FD\[10\]  " "   -1.487       -19.331 seven_seg_display:U0\|FD\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276358286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -17.844 parallel_RGBLED:U2\|FD\[3\]  " "   -1.487       -17.844 parallel_RGBLED:U2\|FD\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276358286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -17.844 seven_seg_display:U1\|FD\[10\]  " "   -1.487       -17.844 seven_seg_display:U1\|FD\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276358286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -16.357 keyboard_scan:U3\|FD\[12\]  " "   -1.487       -16.357 keyboard_scan:U3\|FD\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276358286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1599276358286 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1599276358444 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1599276358461 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1599276358934 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359009 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1599276359025 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1599276359025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.273 " "Worst-case setup slack is -2.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.273       -14.922 parallel_RGBLED:U2\|FD\[3\]  " "   -2.273       -14.922 parallel_RGBLED:U2\|FD\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.997       -42.554 clk  " "   -1.997       -42.554 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.204        -6.406 keyboard_scan:U3\|FD\[12\]  " "   -1.204        -6.406 keyboard_scan:U3\|FD\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.971        -6.538 seven_seg_display:U0\|FD\[10\]  " "   -0.971        -6.538 seven_seg_display:U0\|FD\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.636        -1.306 seven_seg_display:U1\|FD\[10\]  " "   -0.636        -1.306 seven_seg_display:U1\|FD\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.347        -3.065 FD\[22\]  " "   -0.347        -3.065 FD\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1599276359033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.161 " "Worst-case hold slack is 0.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161         0.000 clk  " "    0.161         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403         0.000 keyboard_scan:U3\|FD\[12\]  " "    0.403         0.000 keyboard_scan:U3\|FD\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404         0.000 seven_seg_display:U0\|FD\[10\]  " "    0.404         0.000 seven_seg_display:U0\|FD\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404         0.000 seven_seg_display:U1\|FD\[10\]  " "    0.404         0.000 seven_seg_display:U1\|FD\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419         0.000 parallel_RGBLED:U2\|FD\[3\]  " "    0.419         0.000 parallel_RGBLED:U2\|FD\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.480         0.000 FD\[22\]  " "    0.480         0.000 FD\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1599276359045 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1599276359057 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1599276359067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -60.993 clk  " "   -3.000       -60.993 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -35.688 FD\[22\]  " "   -1.487       -35.688 FD\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -19.331 seven_seg_display:U0\|FD\[10\]  " "   -1.487       -19.331 seven_seg_display:U0\|FD\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -17.844 parallel_RGBLED:U2\|FD\[3\]  " "   -1.487       -17.844 parallel_RGBLED:U2\|FD\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -17.844 seven_seg_display:U1\|FD\[10\]  " "   -1.487       -17.844 seven_seg_display:U1\|FD\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -16.357 keyboard_scan:U3\|FD\[12\]  " "   -1.487       -16.357 keyboard_scan:U3\|FD\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1599276359077 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1599276359371 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359484 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1599276359484 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1599276359484 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.579 " "Worst-case setup slack is -0.579" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.579        -1.702 parallel_RGBLED:U2\|FD\[3\]  " "   -0.579        -1.702 parallel_RGBLED:U2\|FD\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.483        -3.606 clk  " "   -0.483        -3.606 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.017        -0.034 keyboard_scan:U3\|FD\[12\]  " "   -0.017        -0.034 keyboard_scan:U3\|FD\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.069         0.000 seven_seg_display:U0\|FD\[10\]  " "    0.069         0.000 seven_seg_display:U0\|FD\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223         0.000 seven_seg_display:U1\|FD\[10\]  " "    0.223         0.000 seven_seg_display:U1\|FD\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387         0.000 FD\[22\]  " "    0.387         0.000 FD\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359502 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1599276359502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.115 " "Worst-case hold slack is -0.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.115        -0.368 clk  " "   -0.115        -0.368 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181         0.000 parallel_RGBLED:U2\|FD\[3\]  " "    0.181         0.000 parallel_RGBLED:U2\|FD\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 keyboard_scan:U3\|FD\[12\]  " "    0.187         0.000 keyboard_scan:U3\|FD\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 seven_seg_display:U0\|FD\[10\]  " "    0.187         0.000 seven_seg_display:U0\|FD\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 seven_seg_display:U1\|FD\[10\]  " "    0.187         0.000 seven_seg_display:U1\|FD\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200         0.000 FD\[22\]  " "    0.200         0.000 FD\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1599276359517 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1599276359527 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1599276359537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -44.376 clk  " "   -3.000       -44.376 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -24.000 FD\[22\]  " "   -1.000       -24.000 FD\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -13.000 seven_seg_display:U0\|FD\[10\]  " "   -1.000       -13.000 seven_seg_display:U0\|FD\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -12.000 parallel_RGBLED:U2\|FD\[3\]  " "   -1.000       -12.000 parallel_RGBLED:U2\|FD\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -12.000 seven_seg_display:U1\|FD\[10\]  " "   -1.000       -12.000 seven_seg_display:U1\|FD\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -11.000 keyboard_scan:U3\|FD\[12\]  " "   -1.000       -11.000 keyboard_scan:U3\|FD\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599276359545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1599276359545 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1599276360084 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1599276360084 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4678 " "Peak virtual memory: 4678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1599276360352 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 05 11:26:00 2020 " "Processing ended: Sat Sep 05 11:26:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1599276360352 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1599276360352 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1599276360352 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1599276360352 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 17 s " "Quartus II Full Compilation was successful. 0 errors, 17 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1599276361211 ""}
