/* SPDX-License-Identifier: GPL-2.0
 * aw883xx_pid_2066_reg.h   aw883xx codec driver
 *
 * Copyright (c) 2020 AWINIC Technology CO., LTD
 *
 *  Author: Bruce zhao <zhaolei@awinic.com>
 *
 * This program is free software; you can redistribute  it and/or modify it
 * under  the terms of  the GNU General  Public License as published by the
 * Free Software Foundation;  either version 2 of the  License, or (at your
 * option) any later version.
 */

#ifndef __AW883XX_PID_2066_REG_H__
#define __AW883XX_PID_2066_REG_H__

/* registers list */
#define AW_PID_2066_ID_REG				(0x00)
#define AW_PID_2066_SYSST_REG			(0x01)
#define AW_PID_2066_SYSINT_REG			(0x02)
#define AW_PID_2066_SYSINTM_REG			(0x03)
#define AW_PID_2066_SYSCTRL_REG			(0x04)
#define AW_PID_2066_SYSCTRL2_REG		(0x05)
#define AW_PID_2066_I2SCTRL1_REG		(0x06)
#define AW_PID_2066_I2SCTRL2_REG		(0x07)
#define AW_PID_2066_I2SCTRL3_REG		(0x08)
#define AW_PID_2066_DACCFG1_REG			(0x09)
#define AW_PID_2066_DACCFG2_REG			(0x0A)
#define AW_PID_2066_DACCFG3_REG			(0x0B)
#define AW_PID_2066_DACCFG4_REG			(0x0C)
#define AW_PID_2066_DACCFG5_REG			(0x0D)
#define AW_PID_2066_DACCFG6_REG			(0x0E)
#define AW_PID_2066_DACCFG7_REG			(0x0F)
#define AW_PID_2066_MPDCFG1_REG			(0x10)
#define AW_PID_2066_MPDCFG2_REG			(0x11)
#define AW_PID_2066_MPDCFG3_REG			(0x12)
#define AW_PID_2066_MPDCFG4_REG			(0x13)
#define AW_PID_2066_PWMCTRL1_REG		(0x14)
#define AW_PID_2066_PWMCTRL2_REG		(0x15)
#define AW_PID_2066_PWMCTRL3_REG		(0x16)
#define AW_PID_2066_I2SCFG1_REG			(0x17)
#define AW_PID_2066_DBGCTRL_REG			(0x18)
#define AW_PID_2066_HAGCST_REG			(0x20)
#define AW_PID_2066_VBAT_REG			(0x21)
#define AW_PID_2066_TEMP_REG			(0x22)
#define AW_PID_2066_PVDD_REG			(0x23)
#define AW_PID_2066_ISNDAT_REG			(0x24)
#define AW_PID_2066_I2SINT_REG			(0x25)
#define AW_PID_2066_I2SCAPCNT_REG		(0x26)
#define AW_PID_2066_ANASTA1_REG			(0x27)
#define AW_PID_2066_ANASTA2_REG			(0x28)
#define AW_PID_2066_ANASTA3_REG			(0x29)
#define AW_PID_2066_TESTDET_REG			(0x2A)
#define AW_PID_2066_TESTIN_REG			(0x38)
#define AW_PID_2066_TESTOUT_REG			(0x39)
#define AW_PID_2066_MEMTEST_REG			(0x3A)
#define AW_PID_2066_DSPMADD_REG			(0x40)
#define AW_PID_2066_DSPMDAT_REG			(0x41)
#define AW_PID_2066_WDT_REG				(0x42)
#define AW_PID_2066_ACR1_REG			(0x43)
#define AW_PID_2066_ACR2_REG			(0x44)
#define AW_PID_2066_ASR1_REG			(0x45)
#define AW_PID_2066_ASR2_REG			(0x46)
#define AW_PID_2066_DSPCFG_REG			(0x47)
#define AW_PID_2066_ASR3_REG			(0x48)
#define AW_PID_2066_ASR4_REG			(0x49)
#define AW_PID_2066_DSPVCALB_REG		(0x4A)
#define AW_PID_2066_CRCCTRL_REG			(0x4B)
#define AW_PID_2066_DSPDBG1_REG			(0x4C)
#define AW_PID_2066_DSPDBG2_REG			(0x4D)
#define AW_PID_2066_DSPDBG3_REG			(0x4E)
#define AW_PID_2066_ISNCTRL1_REG		(0x50)
#define AW_PID_2066_PLLCTRL1_REG		(0x51)
#define AW_PID_2066_PLLCTRL2_REG		(0x52)
#define AW_PID_2066_PLLCTRL3_REG		(0x53)
#define AW_PID_2066_CDACTRL1_REG		(0x54)
#define AW_PID_2066_CDACTRL2_REG		(0x55)
#define AW_PID_2066_CDACTRL3_REG		(0x56)
#define AW_PID_2066_SADCCTRL1_REG		(0x57)
#define AW_PID_2066_SADCCTRL2_REG		(0x58)
#define AW_PID_2066_BOPCTRL1_REG		(0x59)
#define AW_PID_2066_BOPCTRL2_REG		(0x5A)
#define AW_PID_2066_BOPCTRL3_REG		(0x5B)
#define AW_PID_2066_BOPCTRL4_REG		(0x5C)
#define AW_PID_2066_BOPCTRL5_REG		(0x5D)
#define AW_PID_2066_BOPCTRL6_REG		(0x5E)
#define AW_PID_2066_BOPCTRL7_REG		(0x5F)
#define AW_PID_2066_BSTCTRL1_REG		(0x60)
#define AW_PID_2066_BSTCTRL2_REG		(0x61)
#define AW_PID_2066_BSTCTRL3_REG		(0x62)
#define AW_PID_2066_BSTCTRL4_REG		(0x63)
#define AW_PID_2066_BSTCTRL5_REG		(0x64)
#define AW_PID_2066_BSTCTRL6_REG		(0x65)
#define AW_PID_2066_DSMCFG1_REG			(0x66)
#define AW_PID_2066_DSMCFG2_REG			(0x67)
#define AW_PID_2066_DSMCFG3_REG			(0x68)
#define AW_PID_2066_DSMCFG4_REG			(0x69)
#define AW_PID_2066_DSMCFG5_REG			(0x6A)
#define AW_PID_2066_DSMCFG6_REG			(0x6B)
#define AW_PID_2066_DSMCFG7_REG			(0x6C)
#define AW_PID_2066_DSMCFG8_REG			(0x6D)
#define AW_PID_2066_TESTCTRL1_REG		(0x70)
#define AW_PID_2066_TESTCTRL2_REG		(0x71)
#define AW_PID_2066_EFCTRL1_REG			(0x72)
#define AW_PID_2066_EFCTRL2_REG			(0x73)
#define AW_PID_2066_EFWH_REG			(0x74)
#define AW_PID_2066_EFWM2_REG			(0x75)
#define AW_PID_2066_EFWM1_REG			(0x76)
#define AW_PID_2066_EFRH_REG			(0x77)
#define AW_PID_2066_EFRM2_REG			(0x78)
#define AW_PID_2066_EFRM1_REG			(0x79)
#define AW_PID_2066_EFRL_REG			(0x7A)
#define AW_PID_2066_TM_REG				(0x7C)
#define AW_PID_2066_TM2_REG				(0x7D)

/********************************************
 * Register Access
 *******************************************/
#define AW_PID_2066_REG_MAX				(0x7E)

#define REG_NONE_ACCESS					(0)
#define REG_RD_ACCESS					(1 << 0)
#define REG_WR_ACCESS					(1 << 1)

const unsigned char aw_pid_2066_reg_access[AW_PID_2066_REG_MAX] = {
	[AW_PID_2066_ID_REG]		= (REG_RD_ACCESS),
	[AW_PID_2066_SYSST_REG]		= (REG_RD_ACCESS),
	[AW_PID_2066_SYSINT_REG]	= (REG_RD_ACCESS),
	[AW_PID_2066_SYSINTM_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_SYSCTRL_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_SYSCTRL2_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_I2SCTRL1_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_I2SCTRL2_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_I2SCTRL3_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_DACCFG1_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_DACCFG2_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_DACCFG3_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_DACCFG4_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_DACCFG5_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_DACCFG6_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_DACCFG7_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_MPDCFG1_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_MPDCFG2_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_MPDCFG3_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_MPDCFG4_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_PWMCTRL1_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_PWMCTRL2_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_PWMCTRL3_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_I2SCFG1_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_DBGCTRL_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_HAGCST_REG]	= (REG_RD_ACCESS),
	[AW_PID_2066_VBAT_REG]		= (REG_RD_ACCESS),
	[AW_PID_2066_TEMP_REG]		= (REG_RD_ACCESS),
	[AW_PID_2066_PVDD_REG]		= (REG_RD_ACCESS),
	[AW_PID_2066_ISNDAT_REG]	= (REG_RD_ACCESS),
	[AW_PID_2066_I2SINT_REG]	= (REG_RD_ACCESS),
	[AW_PID_2066_I2SCAPCNT_REG]	= (REG_RD_ACCESS),
	[AW_PID_2066_ANASTA1_REG]	= (REG_RD_ACCESS),
	[AW_PID_2066_ANASTA2_REG]	= (REG_RD_ACCESS),
	[AW_PID_2066_ANASTA3_REG]	= (REG_RD_ACCESS),
	[AW_PID_2066_TESTDET_REG]	= (REG_RD_ACCESS),
	[AW_PID_2066_TESTIN_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_TESTOUT_REG]	= (REG_RD_ACCESS),
	[AW_PID_2066_MEMTEST_REG]	= (REG_RD_ACCESS),
	[AW_PID_2066_DSPMADD_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_DSPMDAT_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_WDT_REG]		= (REG_RD_ACCESS),
	[AW_PID_2066_ACR1_REG]		= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_ACR2_REG]		= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_ASR1_REG]		= (REG_RD_ACCESS),
	[AW_PID_2066_ASR2_REG]		= (REG_RD_ACCESS),
	[AW_PID_2066_DSPCFG_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_ASR3_REG]		= (REG_RD_ACCESS),
	[AW_PID_2066_ASR4_REG]		= (REG_RD_ACCESS),
	[AW_PID_2066_DSPVCALB_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_CRCCTRL_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_DSPDBG1_REG]	= (REG_RD_ACCESS),
	[AW_PID_2066_DSPDBG2_REG]	= (REG_RD_ACCESS),
	[AW_PID_2066_DSPDBG3_REG]	= (REG_RD_ACCESS),
	[AW_PID_2066_ISNCTRL1_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_PLLCTRL1_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_PLLCTRL2_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_PLLCTRL3_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_CDACTRL1_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_CDACTRL2_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_CDACTRL3_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_SADCCTRL1_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_SADCCTRL2_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_BOPCTRL1_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_BOPCTRL2_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_BOPCTRL3_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_BOPCTRL4_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_BOPCTRL5_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_BOPCTRL6_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_BOPCTRL7_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_BSTCTRL1_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_BSTCTRL2_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_BSTCTRL3_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_BSTCTRL4_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_BSTCTRL5_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_BSTCTRL6_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_DSMCFG1_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_DSMCFG2_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_DSMCFG3_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_DSMCFG4_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_DSMCFG5_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_DSMCFG6_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_DSMCFG7_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_DSMCFG8_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_TESTCTRL1_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_TESTCTRL2_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_EFCTRL1_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_EFCTRL2_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_EFWH_REG]		= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_EFWM2_REG]		= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_EFWM1_REG]		= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2066_EFRH_REG]		= (REG_RD_ACCESS),
	[AW_PID_2066_EFRM2_REG]		= (REG_RD_ACCESS),
	[AW_PID_2066_EFRM1_REG]		= (REG_RD_ACCESS),
	[AW_PID_2066_EFRL_REG]		= (REG_RD_ACCESS),
	[AW_PID_2066_TM_REG]		= (REG_NONE_ACCESS),
	[AW_PID_2066_TM2_REG]		= (REG_RD_ACCESS | REG_WR_ACCESS),
};

#define AW_PID_2066_VOLUME_STEP_DB		(64)
#define AW_PID_2066_MUTE_VOLUME			(1023)
#define AW_PID_2066_RAM_CLK_ON			(0x4413)
#define AW_PID_2066_RAM_CLK_OFF			(0x4412)

#define AW_PID_2066_CRC_CFG_BASE_ADDR		(0xD80)
#define AW_PID_2066_CRC_FW_BASE_ADDR		(0x4C0)
#define AW_PID_2066_CRC_CHECK_PASS_VAL		(0x4)
#define AW_PID_2066_CRC_FWCHECK_ENABLE_VAL	(1 << 13)
#define AW_PID_2066_CRC_FWCHECK_DISABLE_VAL	(0 << 13)
#define AW_PID_2066_CRC_CFGCHECK_ENABLE_VAL	(1 << 12)
#define AW_PID_2066_CRC_CFGCHECK_DISABLE_VAL	(0 << 12)


/* detail information of registers begin */
/* ID (0x00) detail */
/* IDCODE bit 15:0 (ID 0x00) */
#define AW_PID_2066_IDCODE_START_BIT	(0)
#define AW_PID_2066_IDCODE_BITS_LEN		(16)
#define AW_PID_2066_IDCODE_MASK			\
	(~(((1<<AW_PID_2066_IDCODE_BITS_LEN)-1) << AW_PID_2066_IDCODE_START_BIT))

#define AW_PID_2066_IDCODE_DEFAULT_VALUE	(0x2066)
#define AW_PID_2066_IDCODE_DEFAULT		\
	(AW_PID_2066_IDCODE_DEFAULT_VALUE << AW_PID_2066_IDCODE_START_BIT)

/* default value of ID (0x00) */
/* #define AW_PID_2066_ID_DEFAULT		(0x2066) */

#define AW_PID_2066_SOFT_RESET_VALUE	(0x55aa)

/* SYSST (0x01) detail */
/* PLLS bit 0 (SYSST 0x01) */
#define AW_PID_2066_PLLS_START_BIT		(0)
#define AW_PID_2066_PLLS_BITS_LEN		(1)
#define AW_PID_2066_PLLS_MASK			\
	(~(((1<<AW_PID_2066_PLLS_BITS_LEN)-1) << AW_PID_2066_PLLS_START_BIT))

#define AW_PID_2066_PLLS_UNLOCKED		(0)
#define AW_PID_2066_PLLS_UNLOCKED_VALUE	\
	(AW_PID_2066_PLLS_UNLOCKED << AW_PID_2066_PLLS_START_BIT)

#define AW_PID_2066_PLLS_LOCKED			(1)
#define AW_PID_2066_PLLS_LOCKED_VALUE	\
	(AW_PID_2066_PLLS_LOCKED << AW_PID_2066_PLLS_START_BIT)

#define AW_PID_2066_PLLS_DEFAULT_VALUE	(0)
#define AW_PID_2066_PLLS_DEFAULT		\
	(AW_PID_2066_PLLS_DEFAULT_VALUE << AW_PID_2066_PLLS_START_BIT)

/* OTHS bit 1 (SYSST 0x01) */
#define AW_PID_2066_OTHS_START_BIT		(1)
#define AW_PID_2066_OTHS_BITS_LEN		(1)
#define AW_PID_2066_OTHS_MASK			\
	(~(((1<<AW_PID_2066_OTHS_BITS_LEN)-1) << AW_PID_2066_OTHS_START_BIT))

#define AW_PID_2066_OTHS_NORMAL			(0)
#define AW_PID_2066_OTHS_NORMAL_VALUE	\
	(AW_PID_2066_OTHS_NORMAL << AW_PID_2066_OTHS_START_BIT)

#define AW_PID_2066_OTHS_OT				(1)
#define AW_PID_2066_OTHS_OT_VALUE		\
	(AW_PID_2066_OTHS_OT << AW_PID_2066_OTHS_START_BIT)

#define AW_PID_2066_OTHS_DEFAULT_VALUE	(0)
#define AW_PID_2066_OTHS_DEFAULT		\
	(AW_PID_2066_OTHS_DEFAULT_VALUE << AW_PID_2066_OTHS_START_BIT)

/* UVL_DVDDS bit 2 (SYSST 0x01) */
#define AW_PID_2066_UVL_DVDDS_START_BIT	(2)
#define AW_PID_2066_UVL_DVDDS_BITS_LEN	(1)
#define AW_PID_2066_UVL_DVDDS_MASK		\
	(~(((1<<AW_PID_2066_UVL_DVDDS_BITS_LEN)-1) << AW_PID_2066_UVL_DVDDS_START_BIT))

#define AW_PID_2066_UVL_DVDDS_NORMAL	(0)
#define AW_PID_2066_UVL_DVDDS_NORMAL_VALUE	\
	(AW_PID_2066_UVL_DVDDS_NORMAL << AW_PID_2066_UVL_DVDDS_START_BIT)

#define AW_PID_2066_UVL_DVDDS_DVDDUVLO	(1)
#define AW_PID_2066_UVL_DVDDS_DVDDUVLO_VALUE	\
	(AW_PID_2066_UVL_DVDDS_DVDDUVLO << AW_PID_2066_UVL_DVDDS_START_BIT)

#define AW_PID_2066_UVL_DVDDS_DEFAULT_VALUE	(0)
#define AW_PID_2066_UVL_DVDDS_DEFAULT	\
	(AW_PID_2066_UVL_DVDDS_DEFAULT_VALUE << AW_PID_2066_UVL_DVDDS_START_BIT)

/* OCDS bit 3 (SYSST 0x01) */
#define AW_PID_2066_OCDS_START_BIT		(3)
#define AW_PID_2066_OCDS_BITS_LEN		(1)
#define AW_PID_2066_OCDS_MASK			\
	(~(((1<<AW_PID_2066_OCDS_BITS_LEN)-1) << AW_PID_2066_OCDS_START_BIT))

#define AW_PID_2066_OCDS_NORAML			(0)
#define AW_PID_2066_OCDS_NORAML_VALUE	\
	(AW_PID_2066_OCDS_NORAML << AW_PID_2066_OCDS_START_BIT)

#define AW_PID_2066_OCDS_OC				(1)
#define AW_PID_2066_OCDS_OC_VALUE		\
	(AW_PID_2066_OCDS_OC << AW_PID_2066_OCDS_START_BIT)

#define AW_PID_2066_OCDS_DEFAULT_VALUE	(0)
#define AW_PID_2066_OCDS_DEFAULT		\
	(AW_PID_2066_OCDS_DEFAULT_VALUE << AW_PID_2066_OCDS_START_BIT)

/* CLKS bit 4 (SYSST 0x01) */
#define AW_PID_2066_CLKS_START_BIT		(4)
#define AW_PID_2066_CLKS_BITS_LEN		(1)
#define AW_PID_2066_CLKS_MASK			\
	(~(((1<<AW_PID_2066_CLKS_BITS_LEN)-1) << AW_PID_2066_CLKS_START_BIT))

#define AW_PID_2066_CLKS_NOT_STABLE		(0)
#define AW_PID_2066_CLKS_NOT_STABLE_VALUE	\
	(AW_PID_2066_CLKS_NOT_STABLE << AW_PID_2066_CLKS_START_BIT)

#define AW_PID_2066_CLKS_STABLE			(1)
#define AW_PID_2066_CLKS_STABLE_VALUE	\
	(AW_PID_2066_CLKS_STABLE << AW_PID_2066_CLKS_START_BIT)

#define AW_PID_2066_CLKS_DEFAULT_VALUE	(0)
#define AW_PID_2066_CLKS_DEFAULT		\
	(AW_PID_2066_CLKS_DEFAULT_VALUE << AW_PID_2066_CLKS_START_BIT)

/* NOCLKS bit 5 (SYSST 0x01) */
#define AW_PID_2066_NOCLKS_START_BIT	(5)
#define AW_PID_2066_NOCLKS_BITS_LEN		(1)
#define AW_PID_2066_NOCLKS_MASK			\
	(~(((1<<AW_PID_2066_NOCLKS_BITS_LEN)-1) << AW_PID_2066_NOCLKS_START_BIT))

#define AW_PID_2066_NOCLKS_CLOCK_OK		(0)
#define AW_PID_2066_NOCLKS_CLOCK_OK_VALUE	\
	(AW_PID_2066_NOCLKS_CLOCK_OK << AW_PID_2066_NOCLKS_START_BIT)

#define AW_PID_2066_NOCLKS_NO_CLOCK		(1)
#define AW_PID_2066_NOCLKS_NO_CLOCK_VALUE	\
	(AW_PID_2066_NOCLKS_NO_CLOCK << AW_PID_2066_NOCLKS_START_BIT)

#define AW_PID_2066_NOCLKS_DEFAULT_VALUE	(0)
#define AW_PID_2066_NOCLKS_DEFAULT		\
	(AW_PID_2066_NOCLKS_DEFAULT_VALUE << AW_PID_2066_NOCLKS_START_BIT)

/* WDS bit 6 (SYSST 0x01) */
#define AW_PID_2066_WDS_START_BIT		(6)
#define AW_PID_2066_WDS_BITS_LEN		(1)
#define AW_PID_2066_WDS_MASK			\
	(~(((1<<AW_PID_2066_WDS_BITS_LEN)-1) << AW_PID_2066_WDS_START_BIT))

#define AW_PID_2066_WDS_NORMAL			(0)
#define AW_PID_2066_WDS_NORMAL_VALUE	\
	(AW_PID_2066_WDS_NORMAL << AW_PID_2066_WDS_START_BIT)

#define AW_PID_2066_WDS_ABNORMAL		(1)
#define AW_PID_2066_WDS_ABNORMAL_VALUE	\
	(AW_PID_2066_WDS_ABNORMAL << AW_PID_2066_WDS_START_BIT)

#define AW_PID_2066_WDS_DEFAULT_VALUE	(0)
#define AW_PID_2066_WDS_DEFAULT			\
	(AW_PID_2066_WDS_DEFAULT_VALUE << AW_PID_2066_WDS_START_BIT)

/* BROWN_OUTS bit 7 (SYSST 0x01) */
#define AW_PID_2066_BROWN_OUTS_START_BIT	(7)
#define AW_PID_2066_BROWN_OUTS_BITS_LEN	(1)
#define AW_PID_2066_BROWN_OUTS_MASK		\
	(~(((1<<AW_PID_2066_BROWN_OUTS_BITS_LEN)-1) << AW_PID_2066_BROWN_OUTS_START_BIT))

#define AW_PID_2066_BROWN_OUTS_NOT_ACTIVED	(0)
#define AW_PID_2066_BROWN_OUTS_NOT_ACTIVED_VALUE	\
	(AW_PID_2066_BROWN_OUTS_NOT_ACTIVED << AW_PID_2066_BROWN_OUTS_START_BIT)

#define AW_PID_2066_BROWN_OUTS_ACTIVED	(1)
#define AW_PID_2066_BROWN_OUTS_ACTIVED_VALUE	\
	(AW_PID_2066_BROWN_OUTS_ACTIVED << AW_PID_2066_BROWN_OUTS_START_BIT)

#define AW_PID_2066_BROWN_OUTS_DEFAULT_VALUE	(0)
#define AW_PID_2066_BROWN_OUTS_DEFAULT	\
	(AW_PID_2066_BROWN_OUTS_DEFAULT_VALUE << AW_PID_2066_BROWN_OUTS_START_BIT)

/* SWS bit 8 (SYSST 0x01) */
#define AW_PID_2066_SWS_START_BIT		(8)
#define AW_PID_2066_SWS_BITS_LEN		(1)
#define AW_PID_2066_SWS_MASK			\
	(~(((1<<AW_PID_2066_SWS_BITS_LEN)-1) << AW_PID_2066_SWS_START_BIT))

#define AW_PID_2066_SWS_NOT_SWITCHING	(0)
#define AW_PID_2066_SWS_NOT_SWITCHING_VALUE	\
	(AW_PID_2066_SWS_NOT_SWITCHING << AW_PID_2066_SWS_START_BIT)

#define AW_PID_2066_SWS_SWITCHING		(1)
#define AW_PID_2066_SWS_SWITCHING_VALUE	\
	(AW_PID_2066_SWS_SWITCHING << AW_PID_2066_SWS_START_BIT)

#define AW_PID_2066_SWS_DEFAULT_VALUE	(0)
#define AW_PID_2066_SWS_DEFAULT			\
	(AW_PID_2066_SWS_DEFAULT_VALUE << AW_PID_2066_SWS_START_BIT)

/* BSTS bit 9 (SYSST 0x01) */
#define AW_PID_2066_BSTS_START_BIT		(9)
#define AW_PID_2066_BSTS_BITS_LEN		(1)
#define AW_PID_2066_BSTS_MASK			\
	(~(((1<<AW_PID_2066_BSTS_BITS_LEN)-1) << AW_PID_2066_BSTS_START_BIT))

#define AW_PID_2066_BSTS_NOT_FINISHED	(0)
#define AW_PID_2066_BSTS_NOT_FINISHED_VALUE	\
	(AW_PID_2066_BSTS_NOT_FINISHED << AW_PID_2066_BSTS_START_BIT)

#define AW_PID_2066_BSTS_FINISHED		(1)
#define AW_PID_2066_BSTS_FINISHED_VALUE	\
	(AW_PID_2066_BSTS_FINISHED << AW_PID_2066_BSTS_START_BIT)

#define AW_PID_2066_BSTS_DEFAULT_VALUE	(0)
#define AW_PID_2066_BSTS_DEFAULT		\
	(AW_PID_2066_BSTS_DEFAULT_VALUE << AW_PID_2066_BSTS_START_BIT)

/* OVPS bit 10 (SYSST 0x01) */
#define AW_PID_2066_OVPS_START_BIT		(10)
#define AW_PID_2066_OVPS_BITS_LEN		(1)
#define AW_PID_2066_OVPS_MASK			\
	(~(((1<<AW_PID_2066_OVPS_BITS_LEN)-1) << AW_PID_2066_OVPS_START_BIT))

#define AW_PID_2066_OVPS_NORMAL			(0)
#define AW_PID_2066_OVPS_NORMAL_VALUE	\
	(AW_PID_2066_OVPS_NORMAL << AW_PID_2066_OVPS_START_BIT)

#define AW_PID_2066_OVPS_OVP			(1)
#define AW_PID_2066_OVPS_OVP_VALUE		\
	(AW_PID_2066_OVPS_OVP << AW_PID_2066_OVPS_START_BIT)

#define AW_PID_2066_OVPS_DEFAULT_VALUE	(0)
#define AW_PID_2066_OVPS_DEFAULT		\
	(AW_PID_2066_OVPS_DEFAULT_VALUE << AW_PID_2066_OVPS_START_BIT)

/* BSTOCS bit 11 (SYSST 0x01) */
#define AW_PID_2066_BSTOCS_START_BIT	(11)
#define AW_PID_2066_BSTOCS_BITS_LEN		(1)
#define AW_PID_2066_BSTOCS_MASK			\
	(~(((1<<AW_PID_2066_BSTOCS_BITS_LEN)-1) << AW_PID_2066_BSTOCS_START_BIT))

#define AW_PID_2066_BSTOCS_NORMAL		(0)
#define AW_PID_2066_BSTOCS_NORMAL_VALUE	\
	(AW_PID_2066_BSTOCS_NORMAL << AW_PID_2066_BSTOCS_START_BIT)

#define AW_PID_2066_BSTOCS_OVER_CURRENT	(1)
#define AW_PID_2066_BSTOCS_OVER_CURRENT_VALUE	\
	(AW_PID_2066_BSTOCS_OVER_CURRENT << AW_PID_2066_BSTOCS_START_BIT)

#define AW_PID_2066_BSTOCS_DEFAULT_VALUE	(0)
#define AW_PID_2066_BSTOCS_DEFAULT		\
	(AW_PID_2066_BSTOCS_DEFAULT_VALUE << AW_PID_2066_BSTOCS_START_BIT)

/* DSPS bit 12 (SYSST 0x01) */
#define AW_PID_2066_DSPS_START_BIT		(12)
#define AW_PID_2066_DSPS_BITS_LEN		(1)
#define AW_PID_2066_DSPS_MASK			\
	(~(((1<<AW_PID_2066_DSPS_BITS_LEN)-1) << AW_PID_2066_DSPS_START_BIT))

#define AW_PID_2066_DSPS_NORMAL			(0)
#define AW_PID_2066_DSPS_NORMAL_VALUE	\
	(AW_PID_2066_DSPS_NORMAL << AW_PID_2066_DSPS_START_BIT)

#define AW_PID_2066_DSPS_DSP_REQUEST	(1)
#define AW_PID_2066_DSPS_DSP_REQUEST_VALUE	\
	(AW_PID_2066_DSPS_DSP_REQUEST << AW_PID_2066_DSPS_START_BIT)

#define AW_PID_2066_DSPS_DEFAULT_VALUE	(0)
#define AW_PID_2066_DSPS_DEFAULT		\
	(AW_PID_2066_DSPS_DEFAULT_VALUE << AW_PID_2066_DSPS_START_BIT)

/* ADPS bit 13 (SYSST 0x01) */
#define AW_PID_2066_ADPS_START_BIT		(13)
#define AW_PID_2066_ADPS_BITS_LEN		(1)
#define AW_PID_2066_ADPS_MASK			\
	(~(((1<<AW_PID_2066_ADPS_BITS_LEN)-1) << AW_PID_2066_ADPS_START_BIT))

#define AW_PID_2066_ADPS_PASS_THROUGH	(0)
#define AW_PID_2066_ADPS_PASS_THROUGH_VALUE	\
	(AW_PID_2066_ADPS_PASS_THROUGH << AW_PID_2066_ADPS_START_BIT)

#define AW_PID_2066_ADPS_BOOST			(1)
#define AW_PID_2066_ADPS_BOOST_VALUE	\
	(AW_PID_2066_ADPS_BOOST << AW_PID_2066_ADPS_START_BIT)

#define AW_PID_2066_ADPS_DEFAULT_VALUE	(0)
#define AW_PID_2066_ADPS_DEFAULT		\
	(AW_PID_2066_ADPS_DEFAULT_VALUE << AW_PID_2066_ADPS_START_BIT)

/* UVLS bit 14 (SYSST 0x01) */
#define AW_PID_2066_UVLS_START_BIT		(14)
#define AW_PID_2066_UVLS_BITS_LEN		(1)
#define AW_PID_2066_UVLS_MASK			\
	(~(((1<<AW_PID_2066_UVLS_BITS_LEN)-1) << AW_PID_2066_UVLS_START_BIT))

#define AW_PID_2066_UVLS_NORMAL			(0)
#define AW_PID_2066_UVLS_NORMAL_VALUE	\
	(AW_PID_2066_UVLS_NORMAL << AW_PID_2066_UVLS_START_BIT)

#define AW_PID_2066_UVLS_UVLO			(1)
#define AW_PID_2066_UVLS_UVLO_VALUE		\
	(AW_PID_2066_UVLS_UVLO << AW_PID_2066_UVLS_START_BIT)

#define AW_PID_2066_UVLS_DEFAULT_VALUE	(0)
#define AW_PID_2066_UVLS_DEFAULT		\
	(AW_PID_2066_UVLS_DEFAULT_VALUE << AW_PID_2066_UVLS_START_BIT)

/* OVP2S bit 15 (SYSST 0x01) */
#define AW_PID_2066_OVP2S_START_BIT		(15)
#define AW_PID_2066_OVP2S_BITS_LEN		(1)
#define AW_PID_2066_OVP2S_MASK			\
	(~(((1<<AW_PID_2066_OVP2S_BITS_LEN)-1) << AW_PID_2066_OVP2S_START_BIT))

#define AW_PID_2066_OVP2S_NORMAL		(0)
#define AW_PID_2066_OVP2S_NORMAL_VALUE	\
	(AW_PID_2066_OVP2S_NORMAL << AW_PID_2066_OVP2S_START_BIT)

#define AW_PID_2066_OVP2S_OVP			(1)
#define AW_PID_2066_OVP2S_OVP_VALUE		\
	(AW_PID_2066_OVP2S_OVP << AW_PID_2066_OVP2S_START_BIT)

#define AW_PID_2066_OVP2S_DEFAULT_VALUE	(0)
#define AW_PID_2066_OVP2S_DEFAULT		\
	(AW_PID_2066_OVP2S_DEFAULT_VALUE << AW_PID_2066_OVP2S_START_BIT)

/* default value of SYSST (0x01) */
/* #define AW_PID_2066_SYSST_DEFAULT		(0x0000) */

#define AW_PID_2066_BIT_PLL_CHECK \
		(AW_PID_2066_CLKS_STABLE_VALUE | \
		AW_PID_2066_PLLS_LOCKED_VALUE)

#define AW_PID_2066_BIT_SYSST_CHECK_MASK \
		(~(AW_PID_2066_UVLS_NORMAL_VALUE | \
		AW_PID_2066_BSTOCS_OVER_CURRENT_VALUE | \
		AW_PID_2066_BSTS_FINISHED_VALUE | \
		AW_PID_2066_SWS_SWITCHING_VALUE | \
		AW_PID_2066_NOCLKS_NO_CLOCK_VALUE | \
		AW_PID_2066_CLKS_STABLE_VALUE | \
		AW_PID_2066_OCDS_OC_VALUE | \
		AW_PID_2066_OTHS_OT_VALUE | \
		AW_PID_2066_PLLS_LOCKED_VALUE))

/* Not Check AW_PID_2066_SWS_SWITCHING_VALUE*/

#define AW_PID_2066_BIT_SYSST_NOSWS_CHECK \
		(AW_PID_2066_BSTS_FINISHED_VALUE | \
		AW_PID_2066_CLKS_STABLE_VALUE | \
		AW_PID_2066_PLLS_LOCKED_VALUE)

#define AW_PID_2066_BIT_SYSST_SWS_CHECK \
		(AW_PID_2066_BSTS_FINISHED_VALUE | \
		AW_PID_2066_CLKS_STABLE_VALUE | \
		AW_PID_2066_PLLS_LOCKED_VALUE | \
		AW_PID_2066_SWS_SWITCHING_VALUE)

/* SYSINT (0x02) detail */
/* PLLI bit 0 (SYSINT 0x02) */
#define AW_PID_2066_PLLI_START_BIT		(0)
#define AW_PID_2066_PLLI_BITS_LEN		(1)
#define AW_PID_2066_PLLI_MASK			\
	(~(((1<<AW_PID_2066_PLLI_BITS_LEN)-1) << AW_PID_2066_PLLI_START_BIT))

#define AW_PID_2066_PLLI_DEFAULT_VALUE	(0)
#define AW_PID_2066_PLLI_DEFAULT		\
	(AW_PID_2066_PLLI_DEFAULT_VALUE << AW_PID_2066_PLLI_START_BIT)

/* OTHI bit 1 (SYSINT 0x02) */
#define AW_PID_2066_OTHI_START_BIT		(1)
#define AW_PID_2066_OTHI_BITS_LEN		(1)
#define AW_PID_2066_OTHI_MASK			\
	(~(((1<<AW_PID_2066_OTHI_BITS_LEN)-1) << AW_PID_2066_OTHI_START_BIT))

#define AW_PID_2066_OTHI_DEFAULT_VALUE	(0)
#define AW_PID_2066_OTHI_DEFAULT		\
	(AW_PID_2066_OTHI_DEFAULT_VALUE << AW_PID_2066_OTHI_START_BIT)

/* UVL_DVDDI bit 2 (SYSINT 0x02) */
#define AW_PID_2066_UVL_DVDDI_START_BIT	(2)
#define AW_PID_2066_UVL_DVDDI_BITS_LEN	(1)
#define AW_PID_2066_UVL_DVDDI_MASK		\
	(~(((1<<AW_PID_2066_UVL_DVDDI_BITS_LEN)-1) << AW_PID_2066_UVL_DVDDI_START_BIT))

#define AW_PID_2066_UVL_DVDDI_DEFAULT_VALUE	(0)
#define AW_PID_2066_UVL_DVDDI_DEFAULT	\
	(AW_PID_2066_UVL_DVDDI_DEFAULT_VALUE << AW_PID_2066_UVL_DVDDI_START_BIT)

/* OCDI bit 3 (SYSINT 0x02) */
#define AW_PID_2066_OCDI_START_BIT		(3)
#define AW_PID_2066_OCDI_BITS_LEN		(1)
#define AW_PID_2066_OCDI_MASK			\
	(~(((1<<AW_PID_2066_OCDI_BITS_LEN)-1) << AW_PID_2066_OCDI_START_BIT))

#define AW_PID_2066_OCDI_DEFAULT_VALUE	(0)
#define AW_PID_2066_OCDI_DEFAULT		\
	(AW_PID_2066_OCDI_DEFAULT_VALUE << AW_PID_2066_OCDI_START_BIT)

/* CLKI bit 4 (SYSINT 0x02) */
#define AW_PID_2066_CLKI_START_BIT		(4)
#define AW_PID_2066_CLKI_BITS_LEN		(1)
#define AW_PID_2066_CLKI_MASK			\
	(~(((1<<AW_PID_2066_CLKI_BITS_LEN)-1) << AW_PID_2066_CLKI_START_BIT))

#define AW_PID_2066_CLKI_DEFAULT_VALUE	(0)
#define AW_PID_2066_CLKI_DEFAULT		\
	(AW_PID_2066_CLKI_DEFAULT_VALUE << AW_PID_2066_CLKI_START_BIT)

/* NOCLKI bit 5 (SYSINT 0x02) */
#define AW_PID_2066_NOCLKI_START_BIT	(5)
#define AW_PID_2066_NOCLKI_BITS_LEN		(1)
#define AW_PID_2066_NOCLKI_MASK			\
	(~(((1<<AW_PID_2066_NOCLKI_BITS_LEN)-1) << AW_PID_2066_NOCLKI_START_BIT))

#define AW_PID_2066_NOCLKI_DEFAULT_VALUE	(0)
#define AW_PID_2066_NOCLKI_DEFAULT		\
	(AW_PID_2066_NOCLKI_DEFAULT_VALUE << AW_PID_2066_NOCLKI_START_BIT)

/* WDI bit 6 (SYSINT 0x02) */
#define AW_PID_2066_WDI_START_BIT		(6)
#define AW_PID_2066_WDI_BITS_LEN		(1)
#define AW_PID_2066_WDI_MASK			\
	(~(((1<<AW_PID_2066_WDI_BITS_LEN)-1) << AW_PID_2066_WDI_START_BIT))

#define AW_PID_2066_WDI_DEFAULT_VALUE	(0)
#define AW_PID_2066_WDI_DEFAULT			\
	(AW_PID_2066_WDI_DEFAULT_VALUE << AW_PID_2066_WDI_START_BIT)

/* BROWN_OUTI bit 7 (SYSINT 0x02) */
#define AW_PID_2066_BROWN_OUTI_START_BIT	(7)
#define AW_PID_2066_BROWN_OUTI_BITS_LEN	(1)
#define AW_PID_2066_BROWN_OUTI_MASK		\
	(~(((1<<AW_PID_2066_BROWN_OUTI_BITS_LEN)-1) << AW_PID_2066_BROWN_OUTI_START_BIT))

#define AW_PID_2066_BROWN_OUTI_DEFAULT_VALUE	(0)
#define AW_PID_2066_BROWN_OUTI_DEFAULT	\
	(AW_PID_2066_BROWN_OUTI_DEFAULT_VALUE << AW_PID_2066_BROWN_OUTI_START_BIT)

/* SWI bit 8 (SYSINT 0x02) */
#define AW_PID_2066_SWI_START_BIT		(8)
#define AW_PID_2066_SWI_BITS_LEN		(1)
#define AW_PID_2066_SWI_MASK			\
	(~(((1<<AW_PID_2066_SWI_BITS_LEN)-1) << AW_PID_2066_SWI_START_BIT))

#define AW_PID_2066_SWI_DEFAULT_VALUE	(0)
#define AW_PID_2066_SWI_DEFAULT			\
	(AW_PID_2066_SWI_DEFAULT_VALUE << AW_PID_2066_SWI_START_BIT)

/* BSTI bit 9 (SYSINT 0x02) */
#define AW_PID_2066_BSTI_START_BIT		(9)
#define AW_PID_2066_BSTI_BITS_LEN		(1)
#define AW_PID_2066_BSTI_MASK			\
	(~(((1<<AW_PID_2066_BSTI_BITS_LEN)-1) << AW_PID_2066_BSTI_START_BIT))

#define AW_PID_2066_BSTI_DEFAULT_VALUE	(0)
#define AW_PID_2066_BSTI_DEFAULT		\
	(AW_PID_2066_BSTI_DEFAULT_VALUE << AW_PID_2066_BSTI_START_BIT)

/* OVPI bit 10 (SYSINT 0x02) */
#define AW_PID_2066_OVPI_START_BIT		(10)
#define AW_PID_2066_OVPI_BITS_LEN		(1)
#define AW_PID_2066_OVPI_MASK			\
	(~(((1<<AW_PID_2066_OVPI_BITS_LEN)-1) << AW_PID_2066_OVPI_START_BIT))

#define AW_PID_2066_OVPI_DEFAULT_VALUE	(0)
#define AW_PID_2066_OVPI_DEFAULT		\
	(AW_PID_2066_OVPI_DEFAULT_VALUE << AW_PID_2066_OVPI_START_BIT)

/* BSTOCI bit 11 (SYSINT 0x02) */
#define AW_PID_2066_BSTOCI_START_BIT	(11)
#define AW_PID_2066_BSTOCI_BITS_LEN		(1)
#define AW_PID_2066_BSTOCI_MASK			\
	(~(((1<<AW_PID_2066_BSTOCI_BITS_LEN)-1) << AW_PID_2066_BSTOCI_START_BIT))

#define AW_PID_2066_BSTOCI_DEFAULT_VALUE	(0)
#define AW_PID_2066_BSTOCI_DEFAULT		\
	(AW_PID_2066_BSTOCI_DEFAULT_VALUE << AW_PID_2066_BSTOCI_START_BIT)

/* DSPI bit 12 (SYSINT 0x02) */
#define AW_PID_2066_DSPI_START_BIT		(12)
#define AW_PID_2066_DSPI_BITS_LEN		(1)
#define AW_PID_2066_DSPI_MASK			\
	(~(((1<<AW_PID_2066_DSPI_BITS_LEN)-1) << AW_PID_2066_DSPI_START_BIT))

#define AW_PID_2066_DSPI_DEFAULT_VALUE	(0)
#define AW_PID_2066_DSPI_DEFAULT		\
	(AW_PID_2066_DSPI_DEFAULT_VALUE << AW_PID_2066_DSPI_START_BIT)

/* ADPI bit 13 (SYSINT 0x02) */
#define AW_PID_2066_ADPI_START_BIT		(13)
#define AW_PID_2066_ADPI_BITS_LEN		(1)
#define AW_PID_2066_ADPI_MASK			\
	(~(((1<<AW_PID_2066_ADPI_BITS_LEN)-1) << AW_PID_2066_ADPI_START_BIT))

#define AW_PID_2066_ADPI_DEFAULT_VALUE	(0)
#define AW_PID_2066_ADPI_DEFAULT		\
	(AW_PID_2066_ADPI_DEFAULT_VALUE << AW_PID_2066_ADPI_START_BIT)

/* UVLI bit 14 (SYSINT 0x02) */
#define AW_PID_2066_UVLI_START_BIT		(14)
#define AW_PID_2066_UVLI_BITS_LEN		(1)
#define AW_PID_2066_UVLI_MASK			\
	(~(((1<<AW_PID_2066_UVLI_BITS_LEN)-1) << AW_PID_2066_UVLI_START_BIT))

#define AW_PID_2066_UVLI_DEFAULT_VALUE	(0)
#define AW_PID_2066_UVLI_DEFAULT		\
	(AW_PID_2066_UVLI_DEFAULT_VALUE << AW_PID_2066_UVLI_START_BIT)

/* OVP2I bit 15 (SYSINT 0x02) */
#define AW_PID_2066_OVP2I_START_BIT		(15)
#define AW_PID_2066_OVP2I_BITS_LEN		(1)
#define AW_PID_2066_OVP2I_MASK			\
	(~(((1<<AW_PID_2066_OVP2I_BITS_LEN)-1) << AW_PID_2066_OVP2I_START_BIT))

#define AW_PID_2066_OVP2I_DEFAULT_VALUE	(0)
#define AW_PID_2066_OVP2I_DEFAULT		\
	(AW_PID_2066_OVP2I_DEFAULT_VALUE << AW_PID_2066_OVP2I_START_BIT)

/* default value of SYSINT (0x02) */
/* #define AW_PID_2066_SYSINT_DEFAULT		(0x0000) */

#define AW_PID_2066_PLLI_INT_VALUE		(1)
#define AW_PID_2066_PLLI_INT_INTERRUPT \
	(AW_PID_2066_PLLI_INT_VALUE << AW_PID_2066_PLLI_START_BIT)

#define AW_PID_2066_CLKI_INT_VALUE		(1)
#define AW_PID_2066_CLKI_INT_INTERRUPT \
	(AW_PID_2066_CLKI_INT_VALUE << AW_PID_2066_CLKI_START_BIT)

#define AW_PID_2066_NOCLKI_INT_VALUE		(1)
#define AW_PID_2066_NOCLKI_INT_INTERRUPT \
	(AW_PID_2066_NOCLKI_INT_VALUE << AW_PID_2066_NOCLKI_START_BIT)

#define AW_PID_2066_WDI_INT_VALUE		(1)
#define AW_PID_2066_WDI_INT_INTERRUPT \
	(AW_PID_2066_WDI_INT_VALUE << AW_PID_2066_WDI_START_BIT)

#define AW_PID_2066_BIT_SYSINT_CHECK \
		(AW_PID_2066_PLLI_INT_INTERRUPT | \
		AW_PID_2066_CLKI_INT_INTERRUPT | \
		AW_PID_2066_NOCLKI_INT_INTERRUPT)

/* SYSINTM (0x03) detail */
/* PLLM bit 0 (SYSINTM 0x03) */
#define AW_PID_2066_PLLM_START_BIT		(0)
#define AW_PID_2066_PLLM_BITS_LEN		(1)
#define AW_PID_2066_PLLM_MASK			\
	(~(((1<<AW_PID_2066_PLLM_BITS_LEN)-1) << AW_PID_2066_PLLM_START_BIT))

#define AW_PID_2066_PLLM_DEFAULT_VALUE	(1)
#define AW_PID_2066_PLLM_DEFAULT		\
	(AW_PID_2066_PLLM_DEFAULT_VALUE << AW_PID_2066_PLLM_START_BIT)

/* OTHM bit 1 (SYSINTM 0x03) */
#define AW_PID_2066_OTHM_START_BIT		(1)
#define AW_PID_2066_OTHM_BITS_LEN		(1)
#define AW_PID_2066_OTHM_MASK			\
	(~(((1<<AW_PID_2066_OTHM_BITS_LEN)-1) << AW_PID_2066_OTHM_START_BIT))

#define AW_PID_2066_OTHM_DEFAULT_VALUE	(1)
#define AW_PID_2066_OTHM_DEFAULT		\
	(AW_PID_2066_OTHM_DEFAULT_VALUE << AW_PID_2066_OTHM_START_BIT)

/* UVL_DVDDM bit 2 (SYSINTM 0x03) */
#define AW_PID_2066_UVL_DVDDM_START_BIT	(2)
#define AW_PID_2066_UVL_DVDDM_BITS_LEN	(1)
#define AW_PID_2066_UVL_DVDDM_MASK		\
	(~(((1<<AW_PID_2066_UVL_DVDDM_BITS_LEN)-1) << AW_PID_2066_UVL_DVDDM_START_BIT))

#define AW_PID_2066_UVL_DVDDM_DEFAULT_VALUE	(1)
#define AW_PID_2066_UVL_DVDDM_DEFAULT	\
	(AW_PID_2066_UVL_DVDDM_DEFAULT_VALUE << AW_PID_2066_UVL_DVDDM_START_BIT)

/* OCDM bit 3 (SYSINTM 0x03) */
#define AW_PID_2066_OCDM_START_BIT		(3)
#define AW_PID_2066_OCDM_BITS_LEN		(1)
#define AW_PID_2066_OCDM_MASK			\
	(~(((1<<AW_PID_2066_OCDM_BITS_LEN)-1) << AW_PID_2066_OCDM_START_BIT))

#define AW_PID_2066_OCDM_DEFAULT_VALUE	(1)
#define AW_PID_2066_OCDM_DEFAULT		\
	(AW_PID_2066_OCDM_DEFAULT_VALUE << AW_PID_2066_OCDM_START_BIT)

/* CLKM bit 4 (SYSINTM 0x03) */
#define AW_PID_2066_CLKM_START_BIT		(4)
#define AW_PID_2066_CLKM_BITS_LEN		(1)
#define AW_PID_2066_CLKM_MASK			\
	(~(((1<<AW_PID_2066_CLKM_BITS_LEN)-1) << AW_PID_2066_CLKM_START_BIT))

#define AW_PID_2066_CLKM_DEFAULT_VALUE	(1)
#define AW_PID_2066_CLKM_DEFAULT		\
	(AW_PID_2066_CLKM_DEFAULT_VALUE << AW_PID_2066_CLKM_START_BIT)

/* NOCLKM bit 5 (SYSINTM 0x03) */
#define AW_PID_2066_NOCLKM_START_BIT	(5)
#define AW_PID_2066_NOCLKM_BITS_LEN		(1)
#define AW_PID_2066_NOCLKM_MASK			\
	(~(((1<<AW_PID_2066_NOCLKM_BITS_LEN)-1) << AW_PID_2066_NOCLKM_START_BIT))

#define AW_PID_2066_NOCLKM_DEFAULT_VALUE	(1)
#define AW_PID_2066_NOCLKM_DEFAULT		\
	(AW_PID_2066_NOCLKM_DEFAULT_VALUE << AW_PID_2066_NOCLKM_START_BIT)

/* WDM bit 6 (SYSINTM 0x03) */
#define AW_PID_2066_WDM_START_BIT		(6)
#define AW_PID_2066_WDM_BITS_LEN		(1)
#define AW_PID_2066_WDM_MASK			\
	(~(((1<<AW_PID_2066_WDM_BITS_LEN)-1) << AW_PID_2066_WDM_START_BIT))

#define AW_PID_2066_WDM_DEFAULT_VALUE	(1)
#define AW_PID_2066_WDM_DEFAULT			\
	(AW_PID_2066_WDM_DEFAULT_VALUE << AW_PID_2066_WDM_START_BIT)

/* BROWN_OUTM bit 7 (SYSINTM 0x03) */
#define AW_PID_2066_BROWN_OUTM_START_BIT	(7)
#define AW_PID_2066_BROWN_OUTM_BITS_LEN	(1)
#define AW_PID_2066_BROWN_OUTM_MASK		\
	(~(((1<<AW_PID_2066_BROWN_OUTM_BITS_LEN)-1) << AW_PID_2066_BROWN_OUTM_START_BIT))

#define AW_PID_2066_BROWN_OUTM_DEFAULT_VALUE	(1)
#define AW_PID_2066_BROWN_OUTM_DEFAULT	\
	(AW_PID_2066_BROWN_OUTM_DEFAULT_VALUE << AW_PID_2066_BROWN_OUTM_START_BIT)

/* SWM bit 8 (SYSINTM 0x03) */
#define AW_PID_2066_SWM_START_BIT		(8)
#define AW_PID_2066_SWM_BITS_LEN		(1)
#define AW_PID_2066_SWM_MASK			\
	(~(((1<<AW_PID_2066_SWM_BITS_LEN)-1) << AW_PID_2066_SWM_START_BIT))

#define AW_PID_2066_SWM_DEFAULT_VALUE	(1)
#define AW_PID_2066_SWM_DEFAULT			\
	(AW_PID_2066_SWM_DEFAULT_VALUE << AW_PID_2066_SWM_START_BIT)

/* BSTM bit 9 (SYSINTM 0x03) */
#define AW_PID_2066_BSTM_START_BIT		(9)
#define AW_PID_2066_BSTM_BITS_LEN		(1)
#define AW_PID_2066_BSTM_MASK			\
	(~(((1<<AW_PID_2066_BSTM_BITS_LEN)-1) << AW_PID_2066_BSTM_START_BIT))

#define AW_PID_2066_BSTM_DEFAULT_VALUE	(1)
#define AW_PID_2066_BSTM_DEFAULT		\
	(AW_PID_2066_BSTM_DEFAULT_VALUE << AW_PID_2066_BSTM_START_BIT)

/* OVPM bit 10 (SYSINTM 0x03) */
#define AW_PID_2066_OVPM_START_BIT		(10)
#define AW_PID_2066_OVPM_BITS_LEN		(1)
#define AW_PID_2066_OVPM_MASK			\
	(~(((1<<AW_PID_2066_OVPM_BITS_LEN)-1) << AW_PID_2066_OVPM_START_BIT))

#define AW_PID_2066_OVPM_DEFAULT_VALUE	(1)
#define AW_PID_2066_OVPM_DEFAULT		\
	(AW_PID_2066_OVPM_DEFAULT_VALUE << AW_PID_2066_OVPM_START_BIT)

/* BSTOCM bit 11 (SYSINTM 0x03) */
#define AW_PID_2066_BSTOCM_START_BIT	(11)
#define AW_PID_2066_BSTOCM_BITS_LEN		(1)
#define AW_PID_2066_BSTOCM_MASK			\
	(~(((1<<AW_PID_2066_BSTOCM_BITS_LEN)-1) << AW_PID_2066_BSTOCM_START_BIT))

#define AW_PID_2066_BSTOCM_DEFAULT_VALUE	(1)
#define AW_PID_2066_BSTOCM_DEFAULT		\
	(AW_PID_2066_BSTOCM_DEFAULT_VALUE << AW_PID_2066_BSTOCM_START_BIT)

/* DSPM bit 12 (SYSINTM 0x03) */
#define AW_PID_2066_DSPM_START_BIT		(12)
#define AW_PID_2066_DSPM_BITS_LEN		(1)
#define AW_PID_2066_DSPM_MASK			\
	(~(((1<<AW_PID_2066_DSPM_BITS_LEN)-1) << AW_PID_2066_DSPM_START_BIT))

#define AW_PID_2066_DSPM_DEFAULT_VALUE	(1)
#define AW_PID_2066_DSPM_DEFAULT		\
	(AW_PID_2066_DSPM_DEFAULT_VALUE << AW_PID_2066_DSPM_START_BIT)

/* ADPM bit 13 (SYSINTM 0x03) */
#define AW_PID_2066_ADPM_START_BIT		(13)
#define AW_PID_2066_ADPM_BITS_LEN		(1)
#define AW_PID_2066_ADPM_MASK			\
	(~(((1<<AW_PID_2066_ADPM_BITS_LEN)-1) << AW_PID_2066_ADPM_START_BIT))

#define AW_PID_2066_ADPM_DEFAULT_VALUE	(1)
#define AW_PID_2066_ADPM_DEFAULT		\
	(AW_PID_2066_ADPM_DEFAULT_VALUE << AW_PID_2066_ADPM_START_BIT)

/* UVLM bit 14 (SYSINTM 0x03) */
#define AW_PID_2066_UVLM_START_BIT		(14)
#define AW_PID_2066_UVLM_BITS_LEN		(1)
#define AW_PID_2066_UVLM_MASK			\
	(~(((1<<AW_PID_2066_UVLM_BITS_LEN)-1) << AW_PID_2066_UVLM_START_BIT))

#define AW_PID_2066_UVLM_DEFAULT_VALUE	(1)
#define AW_PID_2066_UVLM_DEFAULT		\
	(AW_PID_2066_UVLM_DEFAULT_VALUE << AW_PID_2066_UVLM_START_BIT)

/* OVP2M bit 15 (SYSINTM 0x03) */
#define AW_PID_2066_OVP2M_START_BIT		(15)
#define AW_PID_2066_OVP2M_BITS_LEN		(1)
#define AW_PID_2066_OVP2M_MASK			\
	(~(((1<<AW_PID_2066_OVP2M_BITS_LEN)-1) << AW_PID_2066_OVP2M_START_BIT))

#define AW_PID_2066_OVP2M_DEFAULT_VALUE	(1)
#define AW_PID_2066_OVP2M_DEFAULT		\
	(AW_PID_2066_OVP2M_DEFAULT_VALUE << AW_PID_2066_OVP2M_START_BIT)

/* default value of SYSINTM (0x03) */
#define AW_PID_2066_SYSINTM_DEFAULT		(0xFFFF)

/* SYSCTRL (0x04) detail */
/* PWDN bit 0 (SYSCTRL 0x04) */
#define AW_PID_2066_PWDN_START_BIT		(0)
#define AW_PID_2066_PWDN_BITS_LEN		(1)
#define AW_PID_2066_PWDN_MASK			\
	(~(((1<<AW_PID_2066_PWDN_BITS_LEN)-1) << AW_PID_2066_PWDN_START_BIT))

#define AW_PID_2066_PWDN_WORKING		(0)
#define AW_PID_2066_PWDN_WORKING_VALUE	\
	(AW_PID_2066_PWDN_WORKING << AW_PID_2066_PWDN_START_BIT)

#define AW_PID_2066_PWDN_POWER_DOWN		(1)
#define AW_PID_2066_PWDN_POWER_DOWN_VALUE	\
	(AW_PID_2066_PWDN_POWER_DOWN << AW_PID_2066_PWDN_START_BIT)

#define AW_PID_2066_PWDN_DEFAULT_VALUE	(1)
#define AW_PID_2066_PWDN_DEFAULT		\
	(AW_PID_2066_PWDN_DEFAULT_VALUE << AW_PID_2066_PWDN_START_BIT)

/* AMPPD bit 1 (SYSCTRL 0x04) */
#define AW_PID_2066_AMPPD_START_BIT		(1)
#define AW_PID_2066_AMPPD_BITS_LEN		(1)
#define AW_PID_2066_AMPPD_MASK			\
	(~(((1<<AW_PID_2066_AMPPD_BITS_LEN)-1) << AW_PID_2066_AMPPD_START_BIT))

#define AW_PID_2066_AMPPD_WORKING		(0)
#define AW_PID_2066_AMPPD_WORKING_VALUE	\
	(AW_PID_2066_AMPPD_WORKING << AW_PID_2066_AMPPD_START_BIT)

#define AW_PID_2066_AMPPD_POWER_DOWN	(1)
#define AW_PID_2066_AMPPD_POWER_DOWN_VALUE	\
	(AW_PID_2066_AMPPD_POWER_DOWN << AW_PID_2066_AMPPD_START_BIT)

#define AW_PID_2066_AMPPD_DEFAULT_VALUE	(1)
#define AW_PID_2066_AMPPD_DEFAULT		\
	(AW_PID_2066_AMPPD_DEFAULT_VALUE << AW_PID_2066_AMPPD_START_BIT)

/* DSPBY bit 2 (SYSCTRL 0x04) */
#define AW_PID_2066_DSPBY_START_BIT		(2)
#define AW_PID_2066_DSPBY_BITS_LEN		(1)
#define AW_PID_2066_DSPBY_MASK			\
	(~(((1<<AW_PID_2066_DSPBY_BITS_LEN)-1) << AW_PID_2066_DSPBY_START_BIT))

#define AW_PID_2066_DSPBY_WORKING		(0)
#define AW_PID_2066_DSPBY_WORKING_VALUE	\
	(AW_PID_2066_DSPBY_WORKING << AW_PID_2066_DSPBY_START_BIT)

#define AW_PID_2066_DSPBY_BYPASS		(1)
#define AW_PID_2066_DSPBY_BYPASS_VALUE	\
	(AW_PID_2066_DSPBY_BYPASS << AW_PID_2066_DSPBY_START_BIT)

#define AW_PID_2066_DSPBY_DEFAULT_VALUE	(1)
#define AW_PID_2066_DSPBY_DEFAULT		\
	(AW_PID_2066_DSPBY_DEFAULT_VALUE << AW_PID_2066_DSPBY_START_BIT)

/* IPLL bit 3 (SYSCTRL 0x04) */
#define AW_PID_2066_IPLL_START_BIT		(3)
#define AW_PID_2066_IPLL_BITS_LEN		(1)
#define AW_PID_2066_IPLL_MASK			\
	(~(((1<<AW_PID_2066_IPLL_BITS_LEN)-1) << AW_PID_2066_IPLL_START_BIT))

#define AW_PID_2066_IPLL_BCK			(0)
#define AW_PID_2066_IPLL_BCK_VALUE		\
	(AW_PID_2066_IPLL_BCK << AW_PID_2066_IPLL_START_BIT)

#define AW_PID_2066_IPLL_WCK			(1)
#define AW_PID_2066_IPLL_WCK_VALUE		\
	(AW_PID_2066_IPLL_WCK << AW_PID_2066_IPLL_START_BIT)

#define AW_PID_2066_IPLL_DEFAULT_VALUE	(0)
#define AW_PID_2066_IPLL_DEFAULT		\
	(AW_PID_2066_IPLL_DEFAULT_VALUE << AW_PID_2066_IPLL_START_BIT)

/* BCKINV bit 4 (SYSCTRL 0x04) */
#define AW_PID_2066_BCKINV_START_BIT	(4)
#define AW_PID_2066_BCKINV_BITS_LEN		(1)
#define AW_PID_2066_BCKINV_MASK			\
	(~(((1<<AW_PID_2066_BCKINV_BITS_LEN)-1) << AW_PID_2066_BCKINV_START_BIT))

#define AW_PID_2066_BCKINV_NOT_INVERT	(0)
#define AW_PID_2066_BCKINV_NOT_INVERT_VALUE	\
	(AW_PID_2066_BCKINV_NOT_INVERT << AW_PID_2066_BCKINV_START_BIT)

#define AW_PID_2066_BCKINV_INVERTED		(1)
#define AW_PID_2066_BCKINV_INVERTED_VALUE	\
	(AW_PID_2066_BCKINV_INVERTED << AW_PID_2066_BCKINV_START_BIT)

#define AW_PID_2066_BCKINV_DEFAULT_VALUE	(0)
#define AW_PID_2066_BCKINV_DEFAULT		\
	(AW_PID_2066_BCKINV_DEFAULT_VALUE << AW_PID_2066_BCKINV_START_BIT)

/* WSINV bit 5 (SYSCTRL 0x04) */
#define AW_PID_2066_WSINV_START_BIT		(5)
#define AW_PID_2066_WSINV_BITS_LEN		(1)
#define AW_PID_2066_WSINV_MASK			\
	(~(((1<<AW_PID_2066_WSINV_BITS_LEN)-1) << AW_PID_2066_WSINV_START_BIT))

#define AW_PID_2066_WSINV_NOT_SWITCH	(0)
#define AW_PID_2066_WSINV_NOT_SWITCH_VALUE	\
	(AW_PID_2066_WSINV_NOT_SWITCH << AW_PID_2066_WSINV_START_BIT)

#define AW_PID_2066_WSINV_SWITCH		(1)
#define AW_PID_2066_WSINV_SWITCH_VALUE	\
	(AW_PID_2066_WSINV_SWITCH << AW_PID_2066_WSINV_START_BIT)

#define AW_PID_2066_WSINV_DEFAULT_VALUE	(0)
#define AW_PID_2066_WSINV_DEFAULT		\
	(AW_PID_2066_WSINV_DEFAULT_VALUE << AW_PID_2066_WSINV_START_BIT)

/* I2SEN bit 6 (SYSCTRL 0x04) */
#define AW_PID_2066_I2SEN_START_BIT		(6)
#define AW_PID_2066_I2SEN_BITS_LEN		(1)
#define AW_PID_2066_I2SEN_MASK			\
	(~(((1<<AW_PID_2066_I2SEN_BITS_LEN)-1) << AW_PID_2066_I2SEN_START_BIT))

#define AW_PID_2066_I2SEN_DISABLE		(0)
#define AW_PID_2066_I2SEN_DISABLE_VALUE	\
	(AW_PID_2066_I2SEN_DISABLE << AW_PID_2066_I2SEN_START_BIT)

#define AW_PID_2066_I2SEN_ENABLE		(1)
#define AW_PID_2066_I2SEN_ENABLE_VALUE	\
	(AW_PID_2066_I2SEN_ENABLE << AW_PID_2066_I2SEN_START_BIT)

#define AW_PID_2066_I2SEN_DEFAULT_VALUE	(0)
#define AW_PID_2066_I2SEN_DEFAULT		\
	(AW_PID_2066_I2SEN_DEFAULT_VALUE << AW_PID_2066_I2SEN_START_BIT)

/* EN_TRAN bit 7 (SYSCTRL 0x04) */
#define AW_PID_2066_EN_TRAN_START_BIT	(7)
#define AW_PID_2066_EN_TRAN_BITS_LEN	(1)
#define AW_PID_2066_EN_TRAN_MASK		\
	(~(((1<<AW_PID_2066_EN_TRAN_BITS_LEN)-1) << AW_PID_2066_EN_TRAN_START_BIT))

#define AW_PID_2066_EN_TRAN_SPK			(0)
#define AW_PID_2066_EN_TRAN_SPK_VALUE	\
	(AW_PID_2066_EN_TRAN_SPK << AW_PID_2066_EN_TRAN_START_BIT)

#define AW_PID_2066_EN_TRAN_RCV			(1)
#define AW_PID_2066_EN_TRAN_RCV_VALUE	\
	(AW_PID_2066_EN_TRAN_RCV << AW_PID_2066_EN_TRAN_START_BIT)

#define AW_PID_2066_EN_TRAN_DEFAULT_VALUE	(0)
#define AW_PID_2066_EN_TRAN_DEFAULT		\
	(AW_PID_2066_EN_TRAN_DEFAULT_VALUE << AW_PID_2066_EN_TRAN_START_BIT)

/* HMUTE bit 8 (SYSCTRL 0x04) */
#define AW_PID_2066_HMUTE_START_BIT		(8)
#define AW_PID_2066_HMUTE_BITS_LEN		(1)
#define AW_PID_2066_HMUTE_MASK			\
	(~(((1<<AW_PID_2066_HMUTE_BITS_LEN)-1) << AW_PID_2066_HMUTE_START_BIT))

#define AW_PID_2066_HMUTE_DISABLE		(0)
#define AW_PID_2066_HMUTE_DISABLE_VALUE	\
	(AW_PID_2066_HMUTE_DISABLE << AW_PID_2066_HMUTE_START_BIT)

#define AW_PID_2066_HMUTE_ENABLE		(1)
#define AW_PID_2066_HMUTE_ENABLE_VALUE	\
	(AW_PID_2066_HMUTE_ENABLE << AW_PID_2066_HMUTE_START_BIT)

#define AW_PID_2066_HMUTE_DEFAULT_VALUE	(1)
#define AW_PID_2066_HMUTE_DEFAULT		\
	(AW_PID_2066_HMUTE_DEFAULT_VALUE << AW_PID_2066_HMUTE_START_BIT)

/* HDCCE bit 9 (SYSCTRL 0x04) */
#define AW_PID_2066_HDCCE_START_BIT		(9)
#define AW_PID_2066_HDCCE_BITS_LEN		(1)
#define AW_PID_2066_HDCCE_MASK			\
	(~(((1<<AW_PID_2066_HDCCE_BITS_LEN)-1) << AW_PID_2066_HDCCE_START_BIT))

#define AW_PID_2066_HDCCE_DISABLE		(0)
#define AW_PID_2066_HDCCE_DISABLE_VALUE	\
	(AW_PID_2066_HDCCE_DISABLE << AW_PID_2066_HDCCE_START_BIT)

#define AW_PID_2066_HDCCE_ENABLE		(1)
#define AW_PID_2066_HDCCE_ENABLE_VALUE	\
	(AW_PID_2066_HDCCE_ENABLE << AW_PID_2066_HDCCE_START_BIT)

#define AW_PID_2066_HDCCE_DEFAULT_VALUE	(1)
#define AW_PID_2066_HDCCE_DEFAULT		\
	(AW_PID_2066_HDCCE_DEFAULT_VALUE << AW_PID_2066_HDCCE_START_BIT)

/* HAGCE bit 10 (SYSCTRL 0x04) */
#define AW_PID_2066_HAGCE_START_BIT		(10)
#define AW_PID_2066_HAGCE_BITS_LEN		(1)
#define AW_PID_2066_HAGCE_MASK			\
	(~(((1<<AW_PID_2066_HAGCE_BITS_LEN)-1) << AW_PID_2066_HAGCE_START_BIT))

#define AW_PID_2066_HAGCE_DISABLE		(0)
#define AW_PID_2066_HAGCE_DISABLE_VALUE	\
	(AW_PID_2066_HAGCE_DISABLE << AW_PID_2066_HAGCE_START_BIT)

#define AW_PID_2066_HAGCE_ENABLE		(1)
#define AW_PID_2066_HAGCE_ENABLE_VALUE	\
	(AW_PID_2066_HAGCE_ENABLE << AW_PID_2066_HAGCE_START_BIT)

#define AW_PID_2066_HAGCE_DEFAULT_VALUE	(0)
#define AW_PID_2066_HAGCE_DEFAULT		\
	(AW_PID_2066_HAGCE_DEFAULT_VALUE << AW_PID_2066_HAGCE_START_BIT)

/* RMSE bit 11 (SYSCTRL 0x04) */
#define AW_PID_2066_RMSE_START_BIT		(11)
#define AW_PID_2066_RMSE_BITS_LEN		(1)
#define AW_PID_2066_RMSE_MASK			\
	(~(((1<<AW_PID_2066_RMSE_BITS_LEN)-1) << AW_PID_2066_RMSE_START_BIT))

#define AW_PID_2066_RMSE_PEAK_AGC		(0)
#define AW_PID_2066_RMSE_PEAK_AGC_VALUE	\
	(AW_PID_2066_RMSE_PEAK_AGC << AW_PID_2066_RMSE_START_BIT)

#define AW_PID_2066_RMSE_RMS_AGC		(1)
#define AW_PID_2066_RMSE_RMS_AGC_VALUE	\
	(AW_PID_2066_RMSE_RMS_AGC << AW_PID_2066_RMSE_START_BIT)

#define AW_PID_2066_RMSE_DEFAULT_VALUE	(0)
#define AW_PID_2066_RMSE_DEFAULT		\
	(AW_PID_2066_RMSE_DEFAULT_VALUE << AW_PID_2066_RMSE_START_BIT)

/* ULS_HMUTE bit 15 (SYSCTRL 0x04) */
#define AW_PID_2066_ULS_HMUTE_START_BIT	(15)
#define AW_PID_2066_ULS_HMUTE_BITS_LEN	(1)
#define AW_PID_2066_ULS_HMUTE_MASK		\
	(~(((1<<AW_PID_2066_ULS_HMUTE_BITS_LEN)-1) << AW_PID_2066_ULS_HMUTE_START_BIT))

#define AW_PID_2066_ULS_HMUTE_NORMAL	(0)
#define AW_PID_2066_ULS_HMUTE_NORMAL_VALUE	\
	(AW_PID_2066_ULS_HMUTE_NORMAL << AW_PID_2066_ULS_HMUTE_START_BIT)

#define AW_PID_2066_ULS_HMUTE_MUTE		(1)
#define AW_PID_2066_ULS_HMUTE_MUTE_VALUE	\
	(AW_PID_2066_ULS_HMUTE_MUTE << AW_PID_2066_ULS_HMUTE_START_BIT)

#define AW_PID_2066_ULS_HMUTE_DEFAULT_VALUE	(1)
#define AW_PID_2066_ULS_HMUTE_DEFAULT	\
	(AW_PID_2066_ULS_HMUTE_DEFAULT_VALUE << AW_PID_2066_ULS_HMUTE_START_BIT)

/* SET_GAIN bit 14:12 (SYSCTRL 0x04) */
#define AW_PID_2066_SET_GAIN_START_BIT	(12)
#define AW_PID_2066_SET_GAIN_BITS_LEN	(3)
#define AW_PID_2066_SET_GAIN_MASK		\
	(~(((1<<AW_PID_2066_SET_GAIN_BITS_LEN)-1) << AW_PID_2066_SET_GAIN_START_BIT))

#define AW_PID_2066_SET_GAIN_3P15_AV	(0)
#define AW_PID_2066_SET_GAIN_3P15_AV_VALUE	\
	(AW_PID_2066_SET_GAIN_3P15_AV << AW_PID_2066_SET_GAIN_START_BIT)

#define AW_PID_2066_SET_GAIN_4P2_AV		(1)
#define AW_PID_2066_SET_GAIN_4P2_AV_VALUE	\
	(AW_PID_2066_SET_GAIN_4P2_AV << AW_PID_2066_SET_GAIN_START_BIT)

#define AW_PID_2066_SET_GAIN_4P5_AV		(2)
#define AW_PID_2066_SET_GAIN_4P5_AV_VALUE	\
	(AW_PID_2066_SET_GAIN_4P5_AV << AW_PID_2066_SET_GAIN_START_BIT)

#define AW_PID_2066_SET_GAIN_5P6_AV		(3)
#define AW_PID_2066_SET_GAIN_5P6_AV_VALUE	\
	(AW_PID_2066_SET_GAIN_5P6_AV << AW_PID_2066_SET_GAIN_START_BIT)

#define AW_PID_2066_SET_GAIN_6P3_AV		(4)
#define AW_PID_2066_SET_GAIN_6P3_AV_VALUE	\
	(AW_PID_2066_SET_GAIN_6P3_AV << AW_PID_2066_SET_GAIN_START_BIT)

#define AW_PID_2066_SET_GAIN_6P75_AV	(5)
#define AW_PID_2066_SET_GAIN_6P75_AV_VALUE	\
	(AW_PID_2066_SET_GAIN_6P75_AV << AW_PID_2066_SET_GAIN_START_BIT)

#define AW_PID_2066_SET_GAIN_8P4_AV		(6)
#define AW_PID_2066_SET_GAIN_8P4_AV_VALUE	\
	(AW_PID_2066_SET_GAIN_8P4_AV << AW_PID_2066_SET_GAIN_START_BIT)

#define AW_PID_2066_SET_GAIN_DEFAULT_VALUE	(0x5)
#define AW_PID_2066_SET_GAIN_DEFAULT	\
	(AW_PID_2066_SET_GAIN_DEFAULT_VALUE << AW_PID_2066_SET_GAIN_START_BIT)

/* default value of SYSCTRL (0x04) */
/* #define AW_PID_2066_SYSCTRL_DEFAULT		(0xD307) */

/* SYSCTRL2 (0x05) detail */
/* INTN bit 10 (SYSCTRL2 0x05) */
#define AW_PID_2066_INTN_START_BIT		(10)
#define AW_PID_2066_INTN_BITS_LEN		(1)
#define AW_PID_2066_INTN_MASK			\
	(~(((1<<AW_PID_2066_INTN_BITS_LEN)-1) << AW_PID_2066_INTN_START_BIT))

#define AW_PID_2066_INTN_SYSINT			(0)
#define AW_PID_2066_INTN_SYSINT_VALUE	\
	(AW_PID_2066_INTN_SYSINT << AW_PID_2066_INTN_START_BIT)

#define AW_PID_2066_INTN_SYSST			(1)
#define AW_PID_2066_INTN_SYSST_VALUE	\
	(AW_PID_2066_INTN_SYSST << AW_PID_2066_INTN_START_BIT)

#define AW_PID_2066_INTN_DEFAULT_VALUE	(0)
#define AW_PID_2066_INTN_DEFAULT		\
	(AW_PID_2066_INTN_DEFAULT_VALUE << AW_PID_2066_INTN_START_BIT)

/* INTMODE bit 11 (SYSCTRL2 0x05) */
#define AW_PID_2066_INTMODE_START_BIT	(11)
#define AW_PID_2066_INTMODE_BITS_LEN	(1)
#define AW_PID_2066_INTMODE_MASK		\
	(~(((1<<AW_PID_2066_INTMODE_BITS_LEN)-1) << AW_PID_2066_INTMODE_START_BIT))

#define AW_PID_2066_INTMODE_OPENMINUSDRAIN	(0)
#define AW_PID_2066_INTMODE_OPENMINUSDRAIN_VALUE	\
	(AW_PID_2066_INTMODE_OPENMINUSDRAIN << AW_PID_2066_INTMODE_START_BIT)

#define AW_PID_2066_INTMODE_PUSHPULL	(1)
#define AW_PID_2066_INTMODE_PUSHPULL_VALUE	\
	(AW_PID_2066_INTMODE_PUSHPULL << AW_PID_2066_INTMODE_START_BIT)

#define AW_PID_2066_INTMODE_DEFAULT_VALUE	(0)
#define AW_PID_2066_INTMODE_DEFAULT		\
	(AW_PID_2066_INTMODE_DEFAULT_VALUE << AW_PID_2066_INTMODE_START_BIT)

/* BOP_EN bit 12 (SYSCTRL2 0x05) */
#define AW_PID_2066_BOP_EN_START_BIT	(12)
#define AW_PID_2066_BOP_EN_BITS_LEN		(1)
#define AW_PID_2066_BOP_EN_MASK			\
	(~(((1<<AW_PID_2066_BOP_EN_BITS_LEN)-1) << AW_PID_2066_BOP_EN_START_BIT))

#define AW_PID_2066_BOP_EN_DISABLE		(0)
#define AW_PID_2066_BOP_EN_DISABLE_VALUE	\
	(AW_PID_2066_BOP_EN_DISABLE << AW_PID_2066_BOP_EN_START_BIT)

#define AW_PID_2066_BOP_EN_ENABLE		(1)
#define AW_PID_2066_BOP_EN_ENABLE_VALUE	\
	(AW_PID_2066_BOP_EN_ENABLE << AW_PID_2066_BOP_EN_START_BIT)

#define AW_PID_2066_BOP_EN_DEFAULT_VALUE	(0)
#define AW_PID_2066_BOP_EN_DEFAULT		\
	(AW_PID_2066_BOP_EN_DEFAULT_VALUE << AW_PID_2066_BOP_EN_START_BIT)

/* BOP_VOL_EN bit 13 (SYSCTRL2 0x05) */
#define AW_PID_2066_BOP_VOL_EN_START_BIT	(13)
#define AW_PID_2066_BOP_VOL_EN_BITS_LEN	(1)
#define AW_PID_2066_BOP_VOL_EN_MASK		\
	(~(((1<<AW_PID_2066_BOP_VOL_EN_BITS_LEN)-1) << AW_PID_2066_BOP_VOL_EN_START_BIT))

#define AW_PID_2066_BOP_VOL_EN_DISABLE	(0)
#define AW_PID_2066_BOP_VOL_EN_DISABLE_VALUE	\
	(AW_PID_2066_BOP_VOL_EN_DISABLE << AW_PID_2066_BOP_VOL_EN_START_BIT)

#define AW_PID_2066_BOP_VOL_EN_ENABLE	(1)
#define AW_PID_2066_BOP_VOL_EN_ENABLE_VALUE	\
	(AW_PID_2066_BOP_VOL_EN_ENABLE << AW_PID_2066_BOP_VOL_EN_START_BIT)

#define AW_PID_2066_BOP_VOL_EN_DEFAULT_VALUE	(0)
#define AW_PID_2066_BOP_VOL_EN_DEFAULT	\
	(AW_PID_2066_BOP_VOL_EN_DEFAULT_VALUE << AW_PID_2066_BOP_VOL_EN_START_BIT)

/* BOP_IPEAK_EN bit 14 (SYSCTRL2 0x05) */
#define AW_PID_2066_BOP_IPEAK_EN_START_BIT	(14)
#define AW_PID_2066_BOP_IPEAK_EN_BITS_LEN	(1)
#define AW_PID_2066_BOP_IPEAK_EN_MASK	\
	(~(((1<<AW_PID_2066_BOP_IPEAK_EN_BITS_LEN)-1) << AW_PID_2066_BOP_IPEAK_EN_START_BIT))

#define AW_PID_2066_BOP_IPEAK_EN_DISABLE	(0)
#define AW_PID_2066_BOP_IPEAK_EN_DISABLE_VALUE	\
	(AW_PID_2066_BOP_IPEAK_EN_DISABLE << AW_PID_2066_BOP_IPEAK_EN_START_BIT)

#define AW_PID_2066_BOP_IPEAK_EN_ENABLE	(1)
#define AW_PID_2066_BOP_IPEAK_EN_ENABLE_VALUE	\
	(AW_PID_2066_BOP_IPEAK_EN_ENABLE << AW_PID_2066_BOP_IPEAK_EN_START_BIT)

#define AW_PID_2066_BOP_IPEAK_EN_DEFAULT_VALUE	(0)
#define AW_PID_2066_BOP_IPEAK_EN_DEFAULT	\
	(AW_PID_2066_BOP_IPEAK_EN_DEFAULT_VALUE << AW_PID_2066_BOP_IPEAK_EN_START_BIT)

/* EN_MPD bit 15 (SYSCTRL2 0x05) */
#define AW_PID_2066_EN_MPD_START_BIT	(15)
#define AW_PID_2066_EN_MPD_BITS_LEN		(1)
#define AW_PID_2066_EN_MPD_MASK			\
	(~(((1<<AW_PID_2066_EN_MPD_BITS_LEN)-1) << AW_PID_2066_EN_MPD_START_BIT))

#define AW_PID_2066_EN_MPD_DISABLE		(0)
#define AW_PID_2066_EN_MPD_DISABLE_VALUE	\
	(AW_PID_2066_EN_MPD_DISABLE << AW_PID_2066_EN_MPD_START_BIT)

#define AW_PID_2066_EN_MPD_ENABLE		(1)
#define AW_PID_2066_EN_MPD_ENABLE_VALUE	\
	(AW_PID_2066_EN_MPD_ENABLE << AW_PID_2066_EN_MPD_START_BIT)

#define AW_PID_2066_EN_MPD_DEFAULT_VALUE	(1)
#define AW_PID_2066_EN_MPD_DEFAULT		\
	(AW_PID_2066_EN_MPD_DEFAULT_VALUE << AW_PID_2066_EN_MPD_START_BIT)

/* VOL bit 9:0 (SYSCTRL2 0x05) */
#define AW_PID_2066_VOL_START_BIT		(0)
#define AW_PID_2066_VOL_BITS_LEN		(10)
#define AW_PID_2066_VOL_MASK			\
	(~(((1<<AW_PID_2066_VOL_BITS_LEN)-1) << AW_PID_2066_VOL_START_BIT))

#define AW_PID_2066_VOL_DEFAULT_VALUE	(0)
#define AW_PID_2066_VOL_DEFAULT			\
	(AW_PID_2066_VOL_DEFAULT_VALUE << AW_PID_2066_VOL_START_BIT)

/* default value of SYSCTRL2 (0x05) */
/* #define AW_PID_2066_SYSCTRL2_DEFAULT		(0x8000) */

/* I2SCTRL1 (0x06) detail */
/* INPLEV bit 15 (I2SCTRL1 0x06) */
#define AW_PID_2066_INPLEV_START_BIT	(15)
#define AW_PID_2066_INPLEV_BITS_LEN		(1)
#define AW_PID_2066_INPLEV_MASK			\
	(~(((1<<AW_PID_2066_INPLEV_BITS_LEN)-1) << AW_PID_2066_INPLEV_START_BIT))

#define AW_PID_2066_INPLEV_0DB			(0)
#define AW_PID_2066_INPLEV_0DB_VALUE	\
	(AW_PID_2066_INPLEV_0DB << AW_PID_2066_INPLEV_START_BIT)

#define AW_PID_2066_INPLEV_MINUS6DB		(1)
#define AW_PID_2066_INPLEV_MINUS6DB_VALUE	\
	(AW_PID_2066_INPLEV_MINUS6DB << AW_PID_2066_INPLEV_START_BIT)

#define AW_PID_2066_INPLEV_DEFAULT_VALUE	(0)
#define AW_PID_2066_INPLEV_DEFAULT		\
	(AW_PID_2066_INPLEV_DEFAULT_VALUE << AW_PID_2066_INPLEV_START_BIT)

/* CFSEL bit 14:12 (I2SCTRL1 0x06) */
#define AW_PID_2066_CFSEL_START_BIT		(12)
#define AW_PID_2066_CFSEL_BITS_LEN		(3)
#define AW_PID_2066_CFSEL_MASK			\
	(~(((1<<AW_PID_2066_CFSEL_BITS_LEN)-1) << AW_PID_2066_CFSEL_START_BIT))

#define AW_PID_2066_CFSEL_HAGC			(0)
#define AW_PID_2066_CFSEL_HAGC_VALUE	\
	(AW_PID_2066_CFSEL_HAGC << AW_PID_2066_CFSEL_START_BIT)

#define AW_PID_2066_CFSEL_DFIFO			(1)
#define AW_PID_2066_CFSEL_DFIFO_VALUE	\
	(AW_PID_2066_CFSEL_DFIFO << AW_PID_2066_CFSEL_START_BIT)

#define AW_PID_2066_CFSEL_ULS			(2)
#define AW_PID_2066_CFSEL_ULS_VALUE		\
	(AW_PID_2066_CFSEL_ULS << AW_PID_2066_CFSEL_START_BIT)

#define AW_PID_2066_CFSEL_SARTEST		(3)
#define AW_PID_2066_CFSEL_SARTEST_VALUE	\
	(AW_PID_2066_CFSEL_SARTEST << AW_PID_2066_CFSEL_START_BIT)

#define AW_PID_2066_CFSEL_IV			(4)
#define AW_PID_2066_CFSEL_IV_VALUE		\
	(AW_PID_2066_CFSEL_IV << AW_PID_2066_CFSEL_START_BIT)

#define AW_PID_2066_CFSEL_IVBT			(5)
#define AW_PID_2066_CFSEL_IVBT_VALUE	\
	(AW_PID_2066_CFSEL_IVBT << AW_PID_2066_CFSEL_START_BIT)

#define AW_PID_2066_CFSEL_FAST_IVBT		(6)
#define AW_PID_2066_CFSEL_FAST_IVBT_VALUE	\
	(AW_PID_2066_CFSEL_FAST_IVBT << AW_PID_2066_CFSEL_START_BIT)

#define AW_PID_2066_CFSEL_DEFAULT_VALUE	(0)
#define AW_PID_2066_CFSEL_DEFAULT		\
	(AW_PID_2066_CFSEL_DEFAULT_VALUE << AW_PID_2066_CFSEL_START_BIT)

/* CHSEL bit 11:10 (I2SCTRL1 0x06) */
#define AW_PID_2066_CHSEL_START_BIT		(10)
#define AW_PID_2066_CHSEL_BITS_LEN		(2)
#define AW_PID_2066_CHSEL_MASK			\
	(~(((1<<AW_PID_2066_CHSEL_BITS_LEN)-1) << AW_PID_2066_CHSEL_START_BIT))

#define AW_PID_2066_CHSEL_RESERVED		(0)
#define AW_PID_2066_CHSEL_RESERVED_VALUE	\
	(AW_PID_2066_CHSEL_RESERVED << AW_PID_2066_CHSEL_START_BIT)

#define AW_PID_2066_CHSEL_LEFT			(1)
#define AW_PID_2066_CHSEL_LEFT_VALUE	\
	(AW_PID_2066_CHSEL_LEFT << AW_PID_2066_CHSEL_START_BIT)

#define AW_PID_2066_CHSEL_RIGHT			(2)
#define AW_PID_2066_CHSEL_RIGHT_VALUE	\
	(AW_PID_2066_CHSEL_RIGHT << AW_PID_2066_CHSEL_START_BIT)

#define AW_PID_2066_CHSEL_MONO			(3)
#define AW_PID_2066_CHSEL_MONO_VALUE	\
	(AW_PID_2066_CHSEL_MONO << AW_PID_2066_CHSEL_START_BIT)

#define AW_PID_2066_CHSEL_DEFAULT_VALUE	(1)
#define AW_PID_2066_CHSEL_DEFAULT		\
	(AW_PID_2066_CHSEL_DEFAULT_VALUE << AW_PID_2066_CHSEL_START_BIT)

/* I2SMD bit 9:8 (I2SCTRL1 0x06) */
#define AW_PID_2066_I2SMD_START_BIT		(8)
#define AW_PID_2066_I2SMD_BITS_LEN		(2)
#define AW_PID_2066_I2SMD_MASK			\
	(~(((1<<AW_PID_2066_I2SMD_BITS_LEN)-1) << AW_PID_2066_I2SMD_START_BIT))

#define AW_PID_2066_I2SMD_PHILIP_STANDARD	(0)
#define AW_PID_2066_I2SMD_PHILIP_STANDARD_VALUE	\
	(AW_PID_2066_I2SMD_PHILIP_STANDARD << AW_PID_2066_I2SMD_START_BIT)

#define AW_PID_2066_I2SMD_MSB_JUSTIFIED	(1)
#define AW_PID_2066_I2SMD_MSB_JUSTIFIED_VALUE	\
	(AW_PID_2066_I2SMD_MSB_JUSTIFIED << AW_PID_2066_I2SMD_START_BIT)

#define AW_PID_2066_I2SMD_LSB_JUSTIFIED	(2)
#define AW_PID_2066_I2SMD_LSB_JUSTIFIED_VALUE	\
	(AW_PID_2066_I2SMD_LSB_JUSTIFIED << AW_PID_2066_I2SMD_START_BIT)

#define AW_PID_2066_I2SMD_RESERVED		(3)
#define AW_PID_2066_I2SMD_RESERVED_VALUE	\
	(AW_PID_2066_I2SMD_RESERVED << AW_PID_2066_I2SMD_START_BIT)

#define AW_PID_2066_I2SMD_DEFAULT_VALUE	(0)
#define AW_PID_2066_I2SMD_DEFAULT		\
	(AW_PID_2066_I2SMD_DEFAULT_VALUE << AW_PID_2066_I2SMD_START_BIT)

/* I2SFS bit 7:6 (I2SCTRL1 0x06) */
#define AW_PID_2066_I2SFS_START_BIT		(6)
#define AW_PID_2066_I2SFS_BITS_LEN		(2)
#define AW_PID_2066_I2SFS_MASK			\
	(~(((1<<AW_PID_2066_I2SFS_BITS_LEN)-1) << AW_PID_2066_I2SFS_START_BIT))

#define AW_PID_2066_I2SFS_16_BITS		(0)
#define AW_PID_2066_I2SFS_16_BITS_VALUE	\
	(AW_PID_2066_I2SFS_16_BITS << AW_PID_2066_I2SFS_START_BIT)

#define AW_PID_2066_I2SFS_20_BITS		(1)
#define AW_PID_2066_I2SFS_20_BITS_VALUE	\
	(AW_PID_2066_I2SFS_20_BITS << AW_PID_2066_I2SFS_START_BIT)

#define AW_PID_2066_I2SFS_24_BITS		(2)
#define AW_PID_2066_I2SFS_24_BITS_VALUE	\
	(AW_PID_2066_I2SFS_24_BITS << AW_PID_2066_I2SFS_START_BIT)

#define AW_PID_2066_I2SFS_32_BITS		(3)
#define AW_PID_2066_I2SFS_32_BITS_VALUE	\
	(AW_PID_2066_I2SFS_32_BITS << AW_PID_2066_I2SFS_START_BIT)

#define AW_PID_2066_I2SFS_DEFAULT_VALUE	(3)
#define AW_PID_2066_I2SFS_DEFAULT		\
	(AW_PID_2066_I2SFS_DEFAULT_VALUE << AW_PID_2066_I2SFS_START_BIT)

/* I2SBCK bit 5:4 (I2SCTRL1 0x06) */
#define AW_PID_2066_I2SBCK_START_BIT	(4)
#define AW_PID_2066_I2SBCK_BITS_LEN		(2)
#define AW_PID_2066_I2SBCK_MASK			\
	(~(((1<<AW_PID_2066_I2SBCK_BITS_LEN)-1) << AW_PID_2066_I2SBCK_START_BIT))

#define AW_PID_2066_I2SBCK_32FS			(0)
#define AW_PID_2066_I2SBCK_32FS_VALUE	\
	(AW_PID_2066_I2SBCK_32FS << AW_PID_2066_I2SBCK_START_BIT)

#define AW_PID_2066_I2SBCK_48FS			(1)
#define AW_PID_2066_I2SBCK_48FS_VALUE	\
	(AW_PID_2066_I2SBCK_48FS << AW_PID_2066_I2SBCK_START_BIT)

#define AW_PID_2066_I2SBCK_64FS			(2)
#define AW_PID_2066_I2SBCK_64FS_VALUE	\
	(AW_PID_2066_I2SBCK_64FS << AW_PID_2066_I2SBCK_START_BIT)

#define AW_PID_2066_I2SBCK_RESERVED		(3)
#define AW_PID_2066_I2SBCK_RESERVED_VALUE	\
	(AW_PID_2066_I2SBCK_RESERVED << AW_PID_2066_I2SBCK_START_BIT)

#define AW_PID_2066_I2SBCK_DEFAULT_VALUE	(2)
#define AW_PID_2066_I2SBCK_DEFAULT		\
	(AW_PID_2066_I2SBCK_DEFAULT_VALUE << AW_PID_2066_I2SBCK_START_BIT)

/* I2SSR bit 3:0 (I2SCTRL1 0x06) */
#define AW_PID_2066_I2SSR_START_BIT		(0)
#define AW_PID_2066_I2SSR_BITS_LEN		(4)
#define AW_PID_2066_I2SSR_MASK			\
	(~(((1<<AW_PID_2066_I2SSR_BITS_LEN)-1) << AW_PID_2066_I2SSR_START_BIT))

#define AW_PID_2066_I2SSR_8_KHZ			(0)
#define AW_PID_2066_I2SSR_8_KHZ_VALUE	\
	(AW_PID_2066_I2SSR_8_KHZ << AW_PID_2066_I2SSR_START_BIT)

#define AW_PID_2066_I2SSR_11P025_KHZ	(1)
#define AW_PID_2066_I2SSR_11P025_KHZ_VALUE	\
	(AW_PID_2066_I2SSR_11P025_KHZ << AW_PID_2066_I2SSR_START_BIT)

#define AW_PID_2066_I2SSR_12_KHZ		(2)
#define AW_PID_2066_I2SSR_12_KHZ_VALUE	\
	(AW_PID_2066_I2SSR_12_KHZ << AW_PID_2066_I2SSR_START_BIT)

#define AW_PID_2066_I2SSR_16_KHZ		(3)
#define AW_PID_2066_I2SSR_16_KHZ_VALUE	\
	(AW_PID_2066_I2SSR_16_KHZ << AW_PID_2066_I2SSR_START_BIT)

#define AW_PID_2066_I2SSR_22P05_KHZ		(4)
#define AW_PID_2066_I2SSR_22P05_KHZ_VALUE	\
	(AW_PID_2066_I2SSR_22P05_KHZ << AW_PID_2066_I2SSR_START_BIT)

#define AW_PID_2066_I2SSR_24_KHZ		(5)
#define AW_PID_2066_I2SSR_24_KHZ_VALUE	\
	(AW_PID_2066_I2SSR_24_KHZ << AW_PID_2066_I2SSR_START_BIT)

#define AW_PID_2066_I2SSR_32_KHZ		(6)
#define AW_PID_2066_I2SSR_32_KHZ_VALUE	\
	(AW_PID_2066_I2SSR_32_KHZ << AW_PID_2066_I2SSR_START_BIT)

#define AW_PID_2066_I2SSR_44P1_KHZ		(7)
#define AW_PID_2066_I2SSR_44P1_KHZ_VALUE	\
	(AW_PID_2066_I2SSR_44P1_KHZ << AW_PID_2066_I2SSR_START_BIT)

#define AW_PID_2066_I2SSR_48_KHZ		(8)
#define AW_PID_2066_I2SSR_48_KHZ_VALUE	\
	(AW_PID_2066_I2SSR_48_KHZ << AW_PID_2066_I2SSR_START_BIT)

#define AW_PID_2066_I2SSR_96_KHZ		(9)
#define AW_PID_2066_I2SSR_96_KHZ_VALUE	\
	(AW_PID_2066_I2SSR_96_KHZ << AW_PID_2066_I2SSR_START_BIT)

#define AW_PID_2066_I2SSR_192KHZ		(10)
#define AW_PID_2066_I2SSR_192KHZ_VALUE	\
	(AW_PID_2066_I2SSR_192KHZ << AW_PID_2066_I2SSR_START_BIT)

#define AW_PID_2066_I2SSR_DEFAULT_VALUE	(8)
#define AW_PID_2066_I2SSR_DEFAULT		\
	(AW_PID_2066_I2SSR_DEFAULT_VALUE << AW_PID_2066_I2SSR_START_BIT)

/* default value of I2SCTRL1 (0x06) */
/* #define AW_PID_2066_I2SCTRL1_DEFAULT		(0x04E8) */

/* I2SCTRL2 (0x07) detail */
/* FSYNC_TYPE bit 15 (I2SCTRL2 0x07) */
#define AW_PID_2066_FSYNC_TYPE_START_BIT	(15)
#define AW_PID_2066_FSYNC_TYPE_BITS_LEN	(1)
#define AW_PID_2066_FSYNC_TYPE_MASK		\
	(~(((1<<AW_PID_2066_FSYNC_TYPE_BITS_LEN)-1) << AW_PID_2066_FSYNC_TYPE_START_BIT))

#define AW_PID_2066_FSYNC_TYPE_ONEMINUSSLOT	(0)
#define AW_PID_2066_FSYNC_TYPE_ONEMINUSSLOT_VALUE	\
	(AW_PID_2066_FSYNC_TYPE_ONEMINUSSLOT << AW_PID_2066_FSYNC_TYPE_START_BIT)

#define AW_PID_2066_FSYNC_TYPE_ONEMINUSBCK	(1)
#define AW_PID_2066_FSYNC_TYPE_ONEMINUSBCK_VALUE	\
	(AW_PID_2066_FSYNC_TYPE_ONEMINUSBCK << AW_PID_2066_FSYNC_TYPE_START_BIT)

#define AW_PID_2066_FSYNC_TYPE_DEFAULT_VALUE	(0)
#define AW_PID_2066_FSYNC_TYPE_DEFAULT	\
	(AW_PID_2066_FSYNC_TYPE_DEFAULT_VALUE << AW_PID_2066_FSYNC_TYPE_START_BIT)

/* SLOT_NUM bit 14:12 (I2SCTRL2 0x07) */
#define AW_PID_2066_SLOT_NUM_START_BIT	(12)
#define AW_PID_2066_SLOT_NUM_BITS_LEN	(3)
#define AW_PID_2066_SLOT_NUM_MASK		\
	(~(((1<<AW_PID_2066_SLOT_NUM_BITS_LEN)-1) << AW_PID_2066_SLOT_NUM_START_BIT))

#define AW_PID_2066_SLOT_NUM_I2S_MODE	(0)
#define AW_PID_2066_SLOT_NUM_I2S_MODE_VALUE	\
	(AW_PID_2066_SLOT_NUM_I2S_MODE << AW_PID_2066_SLOT_NUM_START_BIT)

#define AW_PID_2066_SLOT_NUM_TDM1S		(1)
#define AW_PID_2066_SLOT_NUM_TDM1S_VALUE	\
	(AW_PID_2066_SLOT_NUM_TDM1S << AW_PID_2066_SLOT_NUM_START_BIT)

#define AW_PID_2066_SLOT_NUM_TDM2S		(2)
#define AW_PID_2066_SLOT_NUM_TDM2S_VALUE	\
	(AW_PID_2066_SLOT_NUM_TDM2S << AW_PID_2066_SLOT_NUM_START_BIT)

#define AW_PID_2066_SLOT_NUM_TDM4S		(3)
#define AW_PID_2066_SLOT_NUM_TDM4S_VALUE	\
	(AW_PID_2066_SLOT_NUM_TDM4S << AW_PID_2066_SLOT_NUM_START_BIT)

#define AW_PID_2066_SLOT_NUM_TDM6S		(4)
#define AW_PID_2066_SLOT_NUM_TDM6S_VALUE	\
	(AW_PID_2066_SLOT_NUM_TDM6S << AW_PID_2066_SLOT_NUM_START_BIT)

#define AW_PID_2066_SLOT_NUM_TDM8S		(5)
#define AW_PID_2066_SLOT_NUM_TDM8S_VALUE	\
	(AW_PID_2066_SLOT_NUM_TDM8S << AW_PID_2066_SLOT_NUM_START_BIT)

#define AW_PID_2066_SLOT_NUM_TDM16S		(6)
#define AW_PID_2066_SLOT_NUM_TDM16S_VALUE	\
	(AW_PID_2066_SLOT_NUM_TDM16S << AW_PID_2066_SLOT_NUM_START_BIT)

#define AW_PID_2066_SLOT_NUM_RESERVED	(7)
#define AW_PID_2066_SLOT_NUM_RESERVED_VALUE	\
	(AW_PID_2066_SLOT_NUM_RESERVED << AW_PID_2066_SLOT_NUM_START_BIT)

#define AW_PID_2066_SLOT_NUM_DEFAULT_VALUE	(0)
#define AW_PID_2066_SLOT_NUM_DEFAULT	\
	(AW_PID_2066_SLOT_NUM_DEFAULT_VALUE << AW_PID_2066_SLOT_NUM_START_BIT)

/* I2S_TX_SLOTVLD bit 11:8 (I2SCTRL2 0x07) */
#define AW_PID_2066_I2S_TX_SLOTVLD_START_BIT	(8)
#define AW_PID_2066_I2S_TX_SLOTVLD_BITS_LEN	(4)
#define AW_PID_2066_I2S_TX_SLOTVLD_MASK	\
	(~(((1<<AW_PID_2066_I2S_TX_SLOTVLD_BITS_LEN)-1) << AW_PID_2066_I2S_TX_SLOTVLD_START_BIT))

#define AW_PID_2066_I2S_TX_SLOTVLD_SLOT_0	(0)
#define AW_PID_2066_I2S_TX_SLOTVLD_SLOT_0_VALUE	\
	(AW_PID_2066_I2S_TX_SLOTVLD_SLOT_0 << AW_PID_2066_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2066_I2S_TX_SLOTVLD_SLOT_1	(1)
#define AW_PID_2066_I2S_TX_SLOTVLD_SLOT_1_VALUE	\
	(AW_PID_2066_I2S_TX_SLOTVLD_SLOT_1 << AW_PID_2066_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2066_I2S_TX_SLOTVLD_SLOT_2	(2)
#define AW_PID_2066_I2S_TX_SLOTVLD_SLOT_2_VALUE	\
	(AW_PID_2066_I2S_TX_SLOTVLD_SLOT_2 << AW_PID_2066_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2066_I2S_TX_SLOTVLD_SLOT_3	(3)
#define AW_PID_2066_I2S_TX_SLOTVLD_SLOT_3_VALUE	\
	(AW_PID_2066_I2S_TX_SLOTVLD_SLOT_3 << AW_PID_2066_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2066_I2S_TX_SLOTVLD_SLOT_15	(15)
#define AW_PID_2066_I2S_TX_SLOTVLD_SLOT_15_VALUE	\
	(AW_PID_2066_I2S_TX_SLOTVLD_SLOT_15 << AW_PID_2066_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2066_I2S_TX_SLOTVLD_DEFAULT_VALUE	(0)
#define AW_PID_2066_I2S_TX_SLOTVLD_DEFAULT	\
	(AW_PID_2066_I2S_TX_SLOTVLD_DEFAULT_VALUE << AW_PID_2066_I2S_TX_SLOTVLD_START_BIT)

/* I2S_RXR_SLOTVLD bit 7:4 (I2SCTRL2 0x07) */
#define AW_PID_2066_I2S_RXR_SLOTVLD_START_BIT	(4)
#define AW_PID_2066_I2S_RXR_SLOTVLD_BITS_LEN	(4)
#define AW_PID_2066_I2S_RXR_SLOTVLD_MASK	\
	(~(((1<<AW_PID_2066_I2S_RXR_SLOTVLD_BITS_LEN)-1) << AW_PID_2066_I2S_RXR_SLOTVLD_START_BIT))

#define AW_PID_2066_I2S_RXR_SLOTVLD_SLOT_0	(0)
#define AW_PID_2066_I2S_RXR_SLOTVLD_SLOT_0_VALUE	\
	(AW_PID_2066_I2S_RXR_SLOTVLD_SLOT_0 << AW_PID_2066_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2066_I2S_RXR_SLOTVLD_SLOT_1	(1)
#define AW_PID_2066_I2S_RXR_SLOTVLD_SLOT_1_VALUE	\
	(AW_PID_2066_I2S_RXR_SLOTVLD_SLOT_1 << AW_PID_2066_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2066_I2S_RXR_SLOTVLD_SLOT_2	(2)
#define AW_PID_2066_I2S_RXR_SLOTVLD_SLOT_2_VALUE	\
	(AW_PID_2066_I2S_RXR_SLOTVLD_SLOT_2 << AW_PID_2066_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2066_I2S_RXR_SLOTVLD_SLOT_3	(3)
#define AW_PID_2066_I2S_RXR_SLOTVLD_SLOT_3_VALUE	\
	(AW_PID_2066_I2S_RXR_SLOTVLD_SLOT_3 << AW_PID_2066_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2066_I2S_RXR_SLOTVLD_SLOT_15	(15)
#define AW_PID_2066_I2S_RXR_SLOTVLD_SLOT_15_VALUE	\
	(AW_PID_2066_I2S_RXR_SLOTVLD_SLOT_15 << AW_PID_2066_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2066_I2S_RXR_SLOTVLD_DEFAULT_VALUE	(1)
#define AW_PID_2066_I2S_RXR_SLOTVLD_DEFAULT	\
	(AW_PID_2066_I2S_RXR_SLOTVLD_DEFAULT_VALUE << AW_PID_2066_I2S_RXR_SLOTVLD_START_BIT)

/* I2S_RXL_SLOTVLD bit 3:0 (I2SCTRL2 0x07) */
#define AW_PID_2066_I2S_RXL_SLOTVLD_START_BIT	(0)
#define AW_PID_2066_I2S_RXL_SLOTVLD_BITS_LEN	(4)
#define AW_PID_2066_I2S_RXL_SLOTVLD_MASK	\
	(~(((1<<AW_PID_2066_I2S_RXL_SLOTVLD_BITS_LEN)-1) << AW_PID_2066_I2S_RXL_SLOTVLD_START_BIT))

#define AW_PID_2066_I2S_RXL_SLOTVLD_SLOT_0	(0)
#define AW_PID_2066_I2S_RXL_SLOTVLD_SLOT_0_VALUE	\
	(AW_PID_2066_I2S_RXL_SLOTVLD_SLOT_0 << AW_PID_2066_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2066_I2S_RXL_SLOTVLD_SLOT_1	(1)
#define AW_PID_2066_I2S_RXL_SLOTVLD_SLOT_1_VALUE	\
	(AW_PID_2066_I2S_RXL_SLOTVLD_SLOT_1 << AW_PID_2066_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2066_I2S_RXL_SLOTVLD_SLOT_2	(2)
#define AW_PID_2066_I2S_RXL_SLOTVLD_SLOT_2_VALUE	\
	(AW_PID_2066_I2S_RXL_SLOTVLD_SLOT_2 << AW_PID_2066_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2066_I2S_RXL_SLOTVLD_SLOT_3	(3)
#define AW_PID_2066_I2S_RXL_SLOTVLD_SLOT_3_VALUE	\
	(AW_PID_2066_I2S_RXL_SLOTVLD_SLOT_3 << AW_PID_2066_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2066_I2S_RXL_SLOTVLD_SLOT_15	(15)
#define AW_PID_2066_I2S_RXL_SLOTVLD_SLOT_15_VALUE	\
	(AW_PID_2066_I2S_RXL_SLOTVLD_SLOT_15 << AW_PID_2066_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2066_I2S_RXL_SLOTVLD_DEFAULT_VALUE	(0)
#define AW_PID_2066_I2S_RXL_SLOTVLD_DEFAULT	\
	(AW_PID_2066_I2S_RXL_SLOTVLD_DEFAULT_VALUE << AW_PID_2066_I2S_RXL_SLOTVLD_START_BIT)

/* default value of I2SCTRL2 (0x07) */
/* #define AW_PID_2066_I2SCTRL2_DEFAULT		(0x0010) */

/* I2SCTRL3 (0x08) detail */
/* SPIN_DIRECT bit 2 (I2SCTRL3 0x08) */
#define AW_PID_2066_SPIN_DIRECT_START_BIT	(2)
#define AW_PID_2066_SPIN_DIRECT_BITS_LEN	(1)
#define AW_PID_2066_SPIN_DIRECT_MASK	\
	(~(((1<<AW_PID_2066_SPIN_DIRECT_BITS_LEN)-1) << AW_PID_2066_SPIN_DIRECT_START_BIT))

#define AW_PID_2066_SPIN_DIRECT_STAY_OR_RECOVER	(0)
#define AW_PID_2066_SPIN_DIRECT_STAY_OR_RECOVER_VALUE	\
	(AW_PID_2066_SPIN_DIRECT_STAY_OR_RECOVER << AW_PID_2066_SPIN_DIRECT_START_BIT)

#define AW_PID_2066_SPIN_DIRECT_TURN	(1)
#define AW_PID_2066_SPIN_DIRECT_TURN_VALUE	\
	(AW_PID_2066_SPIN_DIRECT_TURN << AW_PID_2066_SPIN_DIRECT_START_BIT)

#define AW_PID_2066_SPIN_DIRECT_DEFAULT_VALUE	(0)
#define AW_PID_2066_SPIN_DIRECT_DEFAULT	\
	(AW_PID_2066_SPIN_DIRECT_DEFAULT_VALUE << AW_PID_2066_SPIN_DIRECT_START_BIT)

/* SPIN_BYP bit 3 (I2SCTRL3 0x08) */
#define AW_PID_2066_SPIN_BYP_START_BIT	(3)
#define AW_PID_2066_SPIN_BYP_BITS_LEN	(1)
#define AW_PID_2066_SPIN_BYP_MASK		\
	(~(((1<<AW_PID_2066_SPIN_BYP_BITS_LEN)-1) << AW_PID_2066_SPIN_BYP_START_BIT))

#define AW_PID_2066_SPIN_BYP_SPIN_DATA	(0)
#define AW_PID_2066_SPIN_BYP_SPIN_DATA_VALUE	\
	(AW_PID_2066_SPIN_BYP_SPIN_DATA << AW_PID_2066_SPIN_BYP_START_BIT)

#define AW_PID_2066_SPIN_BYP_NORMAL_DATA	(1)
#define AW_PID_2066_SPIN_BYP_NORMAL_DATA_VALUE	\
	(AW_PID_2066_SPIN_BYP_NORMAL_DATA << AW_PID_2066_SPIN_BYP_START_BIT)

#define AW_PID_2066_SPIN_BYP_DEFAULT_VALUE	(1)
#define AW_PID_2066_SPIN_BYP_DEFAULT	\
	(AW_PID_2066_SPIN_BYP_DEFAULT_VALUE << AW_PID_2066_SPIN_BYP_START_BIT)

/* ULS_EN bit 6 (I2SCTRL3 0x08) */
#define AW_PID_2066_ULS_EN_START_BIT	(6)
#define AW_PID_2066_ULS_EN_BITS_LEN		(1)
#define AW_PID_2066_ULS_EN_MASK			\
	(~(((1<<AW_PID_2066_ULS_EN_BITS_LEN)-1) << AW_PID_2066_ULS_EN_START_BIT))

#define AW_PID_2066_ULS_EN_DISABLE		(0)
#define AW_PID_2066_ULS_EN_DISABLE_VALUE	\
	(AW_PID_2066_ULS_EN_DISABLE << AW_PID_2066_ULS_EN_START_BIT)

#define AW_PID_2066_ULS_EN_ENABLE		(1)
#define AW_PID_2066_ULS_EN_ENABLE_VALUE	\
	(AW_PID_2066_ULS_EN_ENABLE << AW_PID_2066_ULS_EN_START_BIT)

#define AW_PID_2066_ULS_EN_DEFAULT_VALUE	(0)
#define AW_PID_2066_ULS_EN_DEFAULT		\
	(AW_PID_2066_ULS_EN_DEFAULT_VALUE << AW_PID_2066_ULS_EN_START_BIT)

/* ULS_MODE bit 7 (I2SCTRL3 0x08) */
#define AW_PID_2066_ULS_MODE_START_BIT	(7)
#define AW_PID_2066_ULS_MODE_BITS_LEN	(1)
#define AW_PID_2066_ULS_MODE_MASK		\
	(~(((1<<AW_PID_2066_ULS_MODE_BITS_LEN)-1) << AW_PID_2066_ULS_MODE_START_BIT))

#define AW_PID_2066_ULS_MODE_LOWPASS	(0)
#define AW_PID_2066_ULS_MODE_LOWPASS_VALUE	\
	(AW_PID_2066_ULS_MODE_LOWPASS << AW_PID_2066_ULS_MODE_START_BIT)

#define AW_PID_2066_ULS_MODE_TDM		(1)
#define AW_PID_2066_ULS_MODE_TDM_VALUE	\
	(AW_PID_2066_ULS_MODE_TDM << AW_PID_2066_ULS_MODE_START_BIT)

#define AW_PID_2066_ULS_MODE_DEFAULT_VALUE	(0)
#define AW_PID_2066_ULS_MODE_DEFAULT	\
	(AW_PID_2066_ULS_MODE_DEFAULT_VALUE << AW_PID_2066_ULS_MODE_START_BIT)

/* I2S_TXEDGE bit 8 (I2SCTRL3 0x08) */
#define AW_PID_2066_I2S_TXEDGE_START_BIT	(8)
#define AW_PID_2066_I2S_TXEDGE_BITS_LEN	(1)
#define AW_PID_2066_I2S_TXEDGE_MASK		\
	(~(((1<<AW_PID_2066_I2S_TXEDGE_BITS_LEN)-1) << AW_PID_2066_I2S_TXEDGE_START_BIT))

#define AW_PID_2066_I2S_TXEDGE_NEGEDGE	(0)
#define AW_PID_2066_I2S_TXEDGE_NEGEDGE_VALUE	\
	(AW_PID_2066_I2S_TXEDGE_NEGEDGE << AW_PID_2066_I2S_TXEDGE_START_BIT)

#define AW_PID_2066_I2S_TXEDGE_POSEDGE	(1)
#define AW_PID_2066_I2S_TXEDGE_POSEDGE_VALUE	\
	(AW_PID_2066_I2S_TXEDGE_POSEDGE << AW_PID_2066_I2S_TXEDGE_START_BIT)

#define AW_PID_2066_I2S_TXEDGE_DEFAULT_VALUE	(0)
#define AW_PID_2066_I2S_TXEDGE_DEFAULT	\
	(AW_PID_2066_I2S_TXEDGE_DEFAULT_VALUE << AW_PID_2066_I2S_TXEDGE_START_BIT)

/* I2STXEN bit 9 (I2SCTRL3 0x08) */
#define AW_PID_2066_I2STXEN_START_BIT	(9)
#define AW_PID_2066_I2STXEN_BITS_LEN	(1)
#define AW_PID_2066_I2STXEN_MASK		\
	(~(((1<<AW_PID_2066_I2STXEN_BITS_LEN)-1) << AW_PID_2066_I2STXEN_START_BIT))

#define AW_PID_2066_I2STXEN_DISABLE		(0)
#define AW_PID_2066_I2STXEN_DISABLE_VALUE	\
	(AW_PID_2066_I2STXEN_DISABLE << AW_PID_2066_I2STXEN_START_BIT)

#define AW_PID_2066_I2STXEN_ENABLE		(1)
#define AW_PID_2066_I2STXEN_ENABLE_VALUE	\
	(AW_PID_2066_I2STXEN_ENABLE << AW_PID_2066_I2STXEN_START_BIT)

#define AW_PID_2066_I2STXEN_DEFAULT_VALUE	(0)
#define AW_PID_2066_I2STXEN_DEFAULT		\
	(AW_PID_2066_I2STXEN_DEFAULT_VALUE << AW_PID_2066_I2STXEN_START_BIT)

/* I2SRXEN bit 10 (I2SCTRL3 0x08) */
#define AW_PID_2066_I2SRXEN_START_BIT	(10)
#define AW_PID_2066_I2SRXEN_BITS_LEN	(1)
#define AW_PID_2066_I2SRXEN_MASK		\
	(~(((1<<AW_PID_2066_I2SRXEN_BITS_LEN)-1) << AW_PID_2066_I2SRXEN_START_BIT))

#define AW_PID_2066_I2SRXEN_DISABLE		(0)
#define AW_PID_2066_I2SRXEN_DISABLE_VALUE	\
	(AW_PID_2066_I2SRXEN_DISABLE << AW_PID_2066_I2SRXEN_START_BIT)

#define AW_PID_2066_I2SRXEN_ENABLE		(1)
#define AW_PID_2066_I2SRXEN_ENABLE_VALUE	\
	(AW_PID_2066_I2SRXEN_ENABLE << AW_PID_2066_I2SRXEN_START_BIT)

#define AW_PID_2066_I2SRXEN_DEFAULT_VALUE	(1)
#define AW_PID_2066_I2SRXEN_DEFAULT		\
	(AW_PID_2066_I2SRXEN_DEFAULT_VALUE << AW_PID_2066_I2SRXEN_START_BIT)

/* DRVSTREN bit 11 (I2SCTRL3 0x08) */
#define AW_PID_2066_DRVSTREN_START_BIT	(11)
#define AW_PID_2066_DRVSTREN_BITS_LEN	(1)
#define AW_PID_2066_DRVSTREN_MASK		\
	(~(((1<<AW_PID_2066_DRVSTREN_BITS_LEN)-1) << AW_PID_2066_DRVSTREN_START_BIT))

#define AW_PID_2066_DRVSTREN_4MA		(0)
#define AW_PID_2066_DRVSTREN_4MA_VALUE	\
	(AW_PID_2066_DRVSTREN_4MA << AW_PID_2066_DRVSTREN_START_BIT)

#define AW_PID_2066_DRVSTREN_12MA		(1)
#define AW_PID_2066_DRVSTREN_12MA_VALUE	\
	(AW_PID_2066_DRVSTREN_12MA << AW_PID_2066_DRVSTREN_START_BIT)

#define AW_PID_2066_DRVSTREN_DEFAULT_VALUE	(1)
#define AW_PID_2066_DRVSTREN_DEFAULT	\
	(AW_PID_2066_DRVSTREN_DEFAULT_VALUE << AW_PID_2066_DRVSTREN_START_BIT)

/* I2SCHS bit 12 (I2SCTRL3 0x08) */
#define AW_PID_2066_I2SCHS_START_BIT	(12)
#define AW_PID_2066_I2SCHS_BITS_LEN		(1)
#define AW_PID_2066_I2SCHS_MASK			\
	(~(((1<<AW_PID_2066_I2SCHS_BITS_LEN)-1) << AW_PID_2066_I2SCHS_START_BIT))

#define AW_PID_2066_I2SCHS_LEFT			(0)
#define AW_PID_2066_I2SCHS_LEFT_VALUE	\
	(AW_PID_2066_I2SCHS_LEFT << AW_PID_2066_I2SCHS_START_BIT)

#define AW_PID_2066_I2SCHS_RIGHT		(1)
#define AW_PID_2066_I2SCHS_RIGHT_VALUE	\
	(AW_PID_2066_I2SCHS_RIGHT << AW_PID_2066_I2SCHS_START_BIT)

#define AW_PID_2066_I2SCHS_DEFAULT_VALUE	(0)
#define AW_PID_2066_I2SCHS_DEFAULT		\
	(AW_PID_2066_I2SCHS_DEFAULT_VALUE << AW_PID_2066_I2SCHS_START_BIT)

/* DOHZ bit 13 (I2SCTRL3 0x08) */
#define AW_PID_2066_DOHZ_START_BIT		(13)
#define AW_PID_2066_DOHZ_BITS_LEN		(1)
#define AW_PID_2066_DOHZ_MASK			\
	(~(((1<<AW_PID_2066_DOHZ_BITS_LEN)-1) << AW_PID_2066_DOHZ_START_BIT))

#define AW_PID_2066_DOHZ_ALL			(0)
#define AW_PID_2066_DOHZ_ALL_VALUE		\
	(AW_PID_2066_DOHZ_ALL << AW_PID_2066_DOHZ_START_BIT)

#define AW_PID_2066_DOHZ_HIZ			(1)
#define AW_PID_2066_DOHZ_HIZ_VALUE		\
	(AW_PID_2066_DOHZ_HIZ << AW_PID_2066_DOHZ_START_BIT)

#define AW_PID_2066_DOHZ_DEFAULT_VALUE	(1)
#define AW_PID_2066_DOHZ_DEFAULT		\
	(AW_PID_2066_DOHZ_DEFAULT_VALUE << AW_PID_2066_DOHZ_START_BIT)

/* I2SDOSEL bit 14 (I2SCTRL3 0x08) */
#define AW_PID_2066_I2SDOSEL_START_BIT	(14)
#define AW_PID_2066_I2SDOSEL_BITS_LEN	(1)
#define AW_PID_2066_I2SDOSEL_MASK		\
	(~(((1<<AW_PID_2066_I2SDOSEL_BITS_LEN)-1) << AW_PID_2066_I2SDOSEL_START_BIT))

#define AW_PID_2066_I2SDOSEL_ZEROS		(0)
#define AW_PID_2066_I2SDOSEL_ZEROS_VALUE	\
	(AW_PID_2066_I2SDOSEL_ZEROS << AW_PID_2066_I2SDOSEL_START_BIT)

#define AW_PID_2066_I2SDOSEL_TXDATA		(1)
#define AW_PID_2066_I2SDOSEL_TXDATA_VALUE	\
	(AW_PID_2066_I2SDOSEL_TXDATA << AW_PID_2066_I2SDOSEL_START_BIT)

#define AW_PID_2066_I2SDOSEL_DEFAULT_VALUE	(0)
#define AW_PID_2066_I2SDOSEL_DEFAULT	\
	(AW_PID_2066_I2SDOSEL_DEFAULT_VALUE << AW_PID_2066_I2SDOSEL_START_BIT)

/* IV2CH bit 15 (I2SCTRL3 0x08) */
#define AW_PID_2066_IV2CH_START_BIT		(15)
#define AW_PID_2066_IV2CH_BITS_LEN		(1)
#define AW_PID_2066_IV2CH_MASK			\
	(~(((1<<AW_PID_2066_IV2CH_BITS_LEN)-1) << AW_PID_2066_IV2CH_START_BIT))

#define AW_PID_2066_IV2CH_LEGACY		(0)
#define AW_PID_2066_IV2CH_LEGACY_VALUE	\
	(AW_PID_2066_IV2CH_LEGACY << AW_PID_2066_IV2CH_START_BIT)

#define AW_PID_2066_IV2CH_SPECIAL		(1)
#define AW_PID_2066_IV2CH_SPECIAL_VALUE	\
	(AW_PID_2066_IV2CH_SPECIAL << AW_PID_2066_IV2CH_START_BIT)

#define AW_PID_2066_IV2CH_DEFAULT_VALUE	(0)
#define AW_PID_2066_IV2CH_DEFAULT		\
	(AW_PID_2066_IV2CH_DEFAULT_VALUE << AW_PID_2066_IV2CH_START_BIT)

/* LPBK bit 5:4 (I2SCTRL3 0x08) */
#define AW_PID_2066_LPBK_START_BIT		(4)
#define AW_PID_2066_LPBK_BITS_LEN		(2)
#define AW_PID_2066_LPBK_MASK			\
	(~(((1<<AW_PID_2066_LPBK_BITS_LEN)-1) << AW_PID_2066_LPBK_START_BIT))

#define AW_PID_2066_LPBK_DISABLE		(0)
#define AW_PID_2066_LPBK_DISABLE_VALUE	\
	(AW_PID_2066_LPBK_DISABLE << AW_PID_2066_LPBK_START_BIT)

#define AW_PID_2066_LPBK_FARMINUSBACK	(1)
#define AW_PID_2066_LPBK_FARMINUSBACK_VALUE	\
	(AW_PID_2066_LPBK_FARMINUSBACK << AW_PID_2066_LPBK_START_BIT)

#define AW_PID_2066_LPBK_NEARMINUSBACK	(2)
#define AW_PID_2066_LPBK_NEARMINUSBACK_VALUE	\
	(AW_PID_2066_LPBK_NEARMINUSBACK << AW_PID_2066_LPBK_START_BIT)

#define AW_PID_2066_LPBK_RESERVED		(3)
#define AW_PID_2066_LPBK_RESERVED_VALUE	\
	(AW_PID_2066_LPBK_RESERVED << AW_PID_2066_LPBK_START_BIT)

#define AW_PID_2066_LPBK_DEFAULT_VALUE	(0)
#define AW_PID_2066_LPBK_DEFAULT		\
	(AW_PID_2066_LPBK_DEFAULT_VALUE << AW_PID_2066_LPBK_START_BIT)

/* SPIN_STEP bit 1:0 (I2SCTRL3 0x08) */
#define AW_PID_2066_SPIN_STEP_START_BIT	(0)
#define AW_PID_2066_SPIN_STEP_BITS_LEN	(2)
#define AW_PID_2066_SPIN_STEP_MASK		\
	(~(((1<<AW_PID_2066_SPIN_STEP_BITS_LEN)-1) << AW_PID_2066_SPIN_STEP_START_BIT))

#define AW_PID_2066_SPIN_STEP_4096		(0)
#define AW_PID_2066_SPIN_STEP_4096_VALUE	\
	(AW_PID_2066_SPIN_STEP_4096 << AW_PID_2066_SPIN_STEP_START_BIT)

#define AW_PID_2066_SPIN_STEP_2048		(1)
#define AW_PID_2066_SPIN_STEP_2048_VALUE	\
	(AW_PID_2066_SPIN_STEP_2048 << AW_PID_2066_SPIN_STEP_START_BIT)

#define AW_PID_2066_SPIN_STEP_1024		(2)
#define AW_PID_2066_SPIN_STEP_1024_VALUE	\
	(AW_PID_2066_SPIN_STEP_1024 << AW_PID_2066_SPIN_STEP_START_BIT)

#define AW_PID_2066_SPIN_STEP_512		(3)
#define AW_PID_2066_SPIN_STEP_512_VALUE	\
	(AW_PID_2066_SPIN_STEP_512 << AW_PID_2066_SPIN_STEP_START_BIT)

#define AW_PID_2066_SPIN_STEP_DEFAULT_VALUE	(0)
#define AW_PID_2066_SPIN_STEP_DEFAULT	\
	(AW_PID_2066_SPIN_STEP_DEFAULT_VALUE << AW_PID_2066_SPIN_STEP_START_BIT)

/* default value of I2SCTRL3 (0x08) */
/* #define AW_PID_2066_I2SCTRL3_DEFAULT		(0x2C08) */

/* DACCFG1 (0x09) detail */
/* RVTH bit 15:8 (DACCFG1 0x09) */
#define AW_PID_2066_RVTH_START_BIT		(8)
#define AW_PID_2066_RVTH_BITS_LEN		(8)
#define AW_PID_2066_RVTH_MASK			\
	(~(((1<<AW_PID_2066_RVTH_BITS_LEN)-1) << AW_PID_2066_RVTH_START_BIT))

#define AW_PID_2066_RVTH_DEFAULT_VALUE	(0x39)
#define AW_PID_2066_RVTH_DEFAULT		\
	(AW_PID_2066_RVTH_DEFAULT_VALUE << AW_PID_2066_RVTH_START_BIT)

/* AVTH bit 7:0 (DACCFG1 0x09) */
#define AW_PID_2066_AVTH_START_BIT		(0)
#define AW_PID_2066_AVTH_BITS_LEN		(8)
#define AW_PID_2066_AVTH_MASK			\
	(~(((1<<AW_PID_2066_AVTH_BITS_LEN)-1) << AW_PID_2066_AVTH_START_BIT))

#define AW_PID_2066_AVTH_DEFAULT_VALUE	(0x40)
#define AW_PID_2066_AVTH_DEFAULT		\
	(AW_PID_2066_AVTH_DEFAULT_VALUE << AW_PID_2066_AVTH_START_BIT)

/* default value of DACCFG1 (0x09) */
/* #define AW_PID_2066_DACCFG1_DEFAULT		(0x3940) */

/* DACCFG2 (0x0A) detail */
/* ATTH bit 15:0 (DACCFG2 0x0A) */
#define AW_PID_2066_ATTH_START_BIT		(0)
#define AW_PID_2066_ATTH_BITS_LEN		(16)
#define AW_PID_2066_ATTH_MASK			\
	(~(((1<<AW_PID_2066_ATTH_BITS_LEN)-1) << AW_PID_2066_ATTH_START_BIT))

#define AW_PID_2066_ATTH_RESERVED		(0)
#define AW_PID_2066_ATTH_RESERVED_VALUE	\
	(AW_PID_2066_ATTH_RESERVED << AW_PID_2066_ATTH_START_BIT)

#define AW_PID_2066_ATTH_DEFAULT_VALUE	(0x0030)
#define AW_PID_2066_ATTH_DEFAULT		\
	(AW_PID_2066_ATTH_DEFAULT_VALUE << AW_PID_2066_ATTH_START_BIT)

/* default value of DACCFG2 (0x0A) */
/* #define AW_PID_2066_DACCFG2_DEFAULT		(0x0030) */

/* DACCFG3 (0x0B) detail */
/* RTTH bit 15:0 (DACCFG3 0x0B) */
#define AW_PID_2066_RTTH_START_BIT		(0)
#define AW_PID_2066_RTTH_BITS_LEN		(16)
#define AW_PID_2066_RTTH_MASK			\
	(~(((1<<AW_PID_2066_RTTH_BITS_LEN)-1) << AW_PID_2066_RTTH_START_BIT))

#define AW_PID_2066_RTTH_RESERVED		(0)
#define AW_PID_2066_RTTH_RESERVED_VALUE	\
	(AW_PID_2066_RTTH_RESERVED << AW_PID_2066_RTTH_START_BIT)

#define AW_PID_2066_RTTH_DEFAULT_VALUE	(0x01E0)
#define AW_PID_2066_RTTH_DEFAULT		\
	(AW_PID_2066_RTTH_DEFAULT_VALUE << AW_PID_2066_RTTH_START_BIT)

/* default value of DACCFG3 (0x0B) */
/* #define AW_PID_2066_DACCFG3_DEFAULT		(0x01E0) */

/* DACCFG4 (0x0C) detail */
/* IIC_GEN_EN bit 8 (DACCFG4 0x0C) */
#define AW_PID_2066_IIC_GEN_EN_START_BIT	(8)
#define AW_PID_2066_IIC_GEN_EN_BITS_LEN	(1)
#define AW_PID_2066_IIC_GEN_EN_MASK		\
	(~(((1<<AW_PID_2066_IIC_GEN_EN_BITS_LEN)-1) << AW_PID_2066_IIC_GEN_EN_START_BIT))

#define AW_PID_2066_IIC_GEN_EN_DISABLE	(0)
#define AW_PID_2066_IIC_GEN_EN_DISABLE_VALUE	\
	(AW_PID_2066_IIC_GEN_EN_DISABLE << AW_PID_2066_IIC_GEN_EN_START_BIT)

#define AW_PID_2066_IIC_GEN_EN_ENABLE	(1)
#define AW_PID_2066_IIC_GEN_EN_ENABLE_VALUE	\
	(AW_PID_2066_IIC_GEN_EN_ENABLE << AW_PID_2066_IIC_GEN_EN_START_BIT)

#define AW_PID_2066_IIC_GEN_EN_DEFAULT_VALUE	(0)
#define AW_PID_2066_IIC_GEN_EN_DEFAULT	\
	(AW_PID_2066_IIC_GEN_EN_DEFAULT_VALUE << AW_PID_2066_IIC_GEN_EN_START_BIT)

/* IIC_GEN_ADDR bit 15:9 (DACCFG4 0x0C) */
#define AW_PID_2066_IIC_GEN_ADDR_START_BIT	(9)
#define AW_PID_2066_IIC_GEN_ADDR_BITS_LEN	(7)
#define AW_PID_2066_IIC_GEN_ADDR_MASK	\
	(~(((1<<AW_PID_2066_IIC_GEN_ADDR_BITS_LEN)-1) << AW_PID_2066_IIC_GEN_ADDR_START_BIT))

#define AW_PID_2066_IIC_GEN_ADDR_DEFAULT_VALUE	(0x0E)
#define AW_PID_2066_IIC_GEN_ADDR_DEFAULT	\
	(AW_PID_2066_IIC_GEN_ADDR_DEFAULT_VALUE << AW_PID_2066_IIC_GEN_ADDR_START_BIT)

/* HOLDTH bit 7:0 (DACCFG4 0x0C) */
#define AW_PID_2066_HOLDTH_START_BIT	(0)
#define AW_PID_2066_HOLDTH_BITS_LEN		(8)
#define AW_PID_2066_HOLDTH_MASK			\
	(~(((1<<AW_PID_2066_HOLDTH_BITS_LEN)-1) << AW_PID_2066_HOLDTH_START_BIT))

#define AW_PID_2066_HOLDTH_RESERVED		(0)
#define AW_PID_2066_HOLDTH_RESERVED_VALUE	\
	(AW_PID_2066_HOLDTH_RESERVED << AW_PID_2066_HOLDTH_START_BIT)

#define AW_PID_2066_HOLDTH_DEFAULT_VALUE	(0x64)
#define AW_PID_2066_HOLDTH_DEFAULT		\
	(AW_PID_2066_HOLDTH_DEFAULT_VALUE << AW_PID_2066_HOLDTH_START_BIT)

/* default value of DACCFG4 (0x0C) */
/* #define AW_PID_2066_DACCFG4_DEFAULT		(0x1C64) */

#define AW_PID_2066_MEM_CLKSEL_START_BIT	(3)
#define AW_PID_2066_MEM_CLKSEL_BITS_LEN		(1)
#define AW_PID_2066_MEM_CLKSEL_MASK		\
	(~(((1<<AW_PID_2066_MEM_CLKSEL_BITS_LEN)-1) << AW_PID_2066_MEM_CLKSEL_START_BIT))

#define AW_PID_2066_MEM_CLKSEL_OSC_CLK	(0)
#define AW_PID_2066_MEM_CLKSEL_OSC_CLK_VALUE	\
	(AW_PID_2066_MEM_CLKSEL_OSC_CLK << AW_PID_2066_MEM_CLKSEL_START_BIT)

#define AW_PID_2066_MEM_CLKSEL_DAP_HCLK	(1)
#define AW_PID_2066_MEM_CLKSEL_DAP_HCLK_VALUE	\
	(AW_PID_2066_MEM_CLKSEL_DAP_HCLK << AW_PID_2066_MEM_CLKSEL_START_BIT)

/* PWMCTRL3 (0x16) detail */
/* NOISE_GATE_EN bit 13 (PWMCTRL3 0x16) */
#define AW_PID_2066_NOISE_GATE_EN_START_BIT	(13)
#define AW_PID_2066_NOISE_GATE_EN_BITS_LEN	(1)
#define AW_PID_2066_NOISE_GATE_EN_MASK	\
	(~(((1<<AW_PID_2066_NOISE_GATE_EN_BITS_LEN)-1) << AW_PID_2066_NOISE_GATE_EN_START_BIT))

#define AW_PID_2066_NOISE_GATE_EN_DISABLE	(0)
#define AW_PID_2066_NOISE_GATE_EN_DISABLE_VALUE	\
	(AW_PID_2066_NOISE_GATE_EN_DISABLE << AW_PID_2066_NOISE_GATE_EN_START_BIT)

#define AW_PID_2066_NOISE_GATE_EN_ENABLE	(1)
#define AW_PID_2066_NOISE_GATE_EN_ENABLE_VALUE	\
	(AW_PID_2066_NOISE_GATE_EN_ENABLE << AW_PID_2066_NOISE_GATE_EN_START_BIT)

#define AW_PID_2066_NOISE_GATE_EN_DEFAULT_VALUE	(0)
#define AW_PID_2066_NOISE_GATE_EN_DEFAULT	\
	(AW_PID_2066_NOISE_GATE_EN_DEFAULT_VALUE << AW_PID_2066_NOISE_GATE_EN_START_BIT)

/* I2SCFG1 (0x17) detail */
/* RAM_CG_BYP bit 0 (I2SCFG1 0x17) */
#define AW_PID_2066_RAM_CG_BYP_START_BIT	(0)
#define AW_PID_2066_RAM_CG_BYP_BITS_LEN	(1)
#define AW_PID_2066_RAM_CG_BYP_MASK		\
	(~(((1<<AW_PID_2066_RAM_CG_BYP_BITS_LEN)-1) << AW_PID_2066_RAM_CG_BYP_START_BIT))

#define AW_PID_2066_RAM_CG_BYP_WORK		(0)
#define AW_PID_2066_RAM_CG_BYP_WORK_VALUE	\
	(AW_PID_2066_RAM_CG_BYP_WORK << AW_PID_2066_RAM_CG_BYP_START_BIT)

#define AW_PID_2066_RAM_CG_BYP_BYPASS	(1)
#define AW_PID_2066_RAM_CG_BYP_BYPASS_VALUE	\
	(AW_PID_2066_RAM_CG_BYP_BYPASS << AW_PID_2066_RAM_CG_BYP_START_BIT)

/* EF_DBMD bit 2 (DBGCTRL 0x18) */
#define AW_PID_2066_EF_DBMD_START_BIT	(2)
#define AW_PID_2066_EF_DBMD_BITS_LEN	(1)
#define AW_PID_2066_EF_DBMD_MASK		\
	(~(((1<<AW_PID_2066_EF_DBMD_BITS_LEN)-1) << AW_PID_2066_EF_DBMD_START_BIT))

#define AW_PID_2066_EF_DBMD_AND			(0)
#define AW_PID_2066_EF_DBMD_AND_VALUE	\
	(AW_PID_2066_EF_DBMD_AND << AW_PID_2066_EF_DBMD_START_BIT)

#define AW_PID_2066_EF_DBMD_OR			(1)
#define AW_PID_2066_EF_DBMD_OR_VALUE	\
	(AW_PID_2066_EF_DBMD_OR << AW_PID_2066_EF_DBMD_START_BIT)

#define AW_PID_2066_EF_DBMD_DEFAULT_VALUE	(1)
#define AW_PID_2066_EF_DBMD_DEFAULT		\
	(AW_PID_2066_EF_DBMD_DEFAULT_VALUE << AW_PID_2066_EF_DBMD_START_BIT)

/* DITHER_EN bit 15 (DBGCTRL 0x18) */
#define AW_PID_2066_DITHER_EN_START_BIT	(15)
#define AW_PID_2066_DITHER_EN_BITS_LEN	(1)
#define AW_PID_2066_DITHER_EN_MASK		\
	(~(((1<<AW_PID_2066_DITHER_EN_BITS_LEN)-1) << AW_PID_2066_DITHER_EN_START_BIT))

#define AW_PID_2066_DITHER_EN_DISABLE	(0)
#define AW_PID_2066_DITHER_EN_DISABLE_VALUE	\
	(AW_PID_2066_DITHER_EN_DISABLE << AW_PID_2066_DITHER_EN_START_BIT)

#define AW_PID_2066_DITHER_EN_ENABLE	(1)
#define AW_PID_2066_DITHER_EN_ENABLE_VALUE	\
	(AW_PID_2066_DITHER_EN_ENABLE << AW_PID_2066_DITHER_EN_START_BIT)

#define AW_PID_2066_DITHER_EN_DEFAULT_VALUE	(0)
#define AW_PID_2066_DITHER_EN_DEFAULT	\
	(AW_PID_2066_DITHER_EN_DEFAULT_VALUE << AW_PID_2066_DITHER_EN_START_BIT)

/* HAGCST (0x20) detail */
/* CRC_CFG_FAIL bit 12 (HAGCST 0x20) */
#define AW_PID_2066_CRC_CHECK_START_BIT	(12)
#define AW_PID_2066_CRC_CHECK_BITS_LEN	(3)
#define AW_PID_2066_CRC_CHECK_BITS_MASK	\
	(~(((1<<AW_PID_2066_CRC_CHECK_BITS_LEN)-1) << AW_PID_2066_CRC_CHECK_START_BIT))

/* VBAT (0x21) detail */
/* VBAT_DET bit 9:0 (VBAT 0x21) */
#define AW_PID_2066_VBAT_DET_START_BIT	(0)
#define AW_PID_2066_VBAT_DET_BITS_LEN	(10)
#define AW_PID_2066_VBAT_DET_MASK		\
	(~(((1<<AW_PID_2066_VBAT_DET_BITS_LEN)-1) << AW_PID_2066_VBAT_DET_START_BIT))

#define AW_PID_2066_VBAT_DET_DEFAULT_VALUE	(0x2eb)
#define AW_PID_2066_VBAT_DET_DEFAULT	\
	(AW_PID_2066_VBAT_DET_DEFAULT_VALUE << AW_PID_2066_VBAT_DET_START_BIT)

/* default value of VBAT (0x21) */
/* #define AW_PID_2066_VBAT_DEFAULT		(0x02EB) */

#define AW_PID_2066_VBAT_RANGE	(6025)
#define AW_PID_2066_INT_10BIT	(1023)

/* TEMP (0x22) detail */
/* TEMP_DET bit 9:0 (TEMP 0x22) */
#define AW_PID_2066_TEMP_DET_START_BIT	(0)
#define AW_PID_2066_TEMP_DET_BITS_LEN	(10)
#define AW_PID_2066_TEMP_DET_MASK		\
	(~(((1<<AW_PID_2066_TEMP_DET_BITS_LEN)-1) << AW_PID_2066_TEMP_DET_START_BIT))

#define AW_PID_2066_TEMP_DET_MINUS40	(0x3D8)
#define AW_PID_2066_TEMP_DET_MINUS40_VALUE	\
	(AW_PID_2066_TEMP_DET_MINUS40 << AW_PID_2066_TEMP_DET_START_BIT)

#define AW_PID_2066_TEMP_DET_0			(0x00)
#define AW_PID_2066_TEMP_DET_0_VALUE	\
	(AW_PID_2066_TEMP_DET_0 << AW_PID_2066_TEMP_DET_START_BIT)

#define AW_PID_2066_TEMP_DET_1			(0x01)
#define AW_PID_2066_TEMP_DET_1_VALUE	\
	(AW_PID_2066_TEMP_DET_1 << AW_PID_2066_TEMP_DET_START_BIT)

#define AW_PID_2066_TEMP_DET_25			(0x19)
#define AW_PID_2066_TEMP_DET_25_VALUE	\
	(AW_PID_2066_TEMP_DET_25 << AW_PID_2066_TEMP_DET_START_BIT)

#define AW_PID_2066_TEMP_DET_55			(0x37)
#define AW_PID_2066_TEMP_DET_55_VALUE	\
	(AW_PID_2066_TEMP_DET_55 << AW_PID_2066_TEMP_DET_START_BIT)

#define AW_PID_2066_TEMP_DET_DEFAULT_VALUE	(0x019)
#define AW_PID_2066_TEMP_DET_DEFAULT	\
	(AW_PID_2066_TEMP_DET_DEFAULT_VALUE << AW_PID_2066_TEMP_DET_START_BIT)

#define AW_PID_2066_TEMP_SIGN_MASK		(~(1 << 9))
#define AW_PID_2066_TEMP_NEG_MASK		(0XFC00)

/* default value of TEMP (0x22) */
/* #define AW_PID_2066_TEMP_DEFAULT		(0x0019) */

/* PVDD (0x23) detail */
/* PVDD_DET bit 9:0 (PVDD 0x23) */
#define AW_PID_2066_PVDD_DET_START_BIT	(0)
#define AW_PID_2066_PVDD_DET_BITS_LEN	(10)
#define AW_PID_2066_PVDD_DET_MASK		\
	(~(((1<<AW_PID_2066_PVDD_DET_BITS_LEN)-1) << AW_PID_2066_PVDD_DET_START_BIT))

#define AW_PID_2066_PVDD_DET_DEFAULT_VALUE	(0x2a0)
#define AW_PID_2066_PVDD_DET_DEFAULT	\
	(AW_PID_2066_PVDD_DET_DEFAULT_VALUE << AW_PID_2066_PVDD_DET_START_BIT)

/* default value of PVDD (0x23) */
/* #define AW_PID_2066_PVDD_DEFAULT		(0x02A0) */

/* WDT_CNT bit 7:0 (WDT 0x42) */
#define AW_PID_2066_WDT_CNT_START_BIT	(0)
#define AW_PID_2066_WDT_CNT_BITS_LEN	(8)
#define AW_PID_2066_WDT_CNT_MASK		\
	(~(((1<<AW_PID_2066_WDT_CNT_BITS_LEN)-1) << AW_PID_2066_WDT_CNT_START_BIT))

/* REABS bit 3 (ASR1 0x45) */
#define AW_PID_2066_REABS_START_BIT		(3)
#define AW_PID_2066_REABS_BITS_LEN		(1)
#define AW_PID_2066_REABS_MASK			\
	(~(((1<<AW_PID_2066_REABS_BITS_LEN)-1) << AW_PID_2066_REABS_START_BIT))

#define AW_PID_2066_REABS_DEFAULT_VALUE	(0)
#define AW_PID_2066_REABS_DEFAULT		\
	(AW_PID_2066_REABS_DEFAULT_VALUE << AW_PID_2066_REABS_START_BIT)

#define AW_PID_2066_DSP_VOL_MUTE			(0XFF00)
#define AW_PID_2066_DSP_VOL_NOISE_ST			(0X0c00)

/* DSPCFG (0x47) detail */
/* DSP_VOL bit 15 - bit 7 (DSPCFG 0x47) */
#define AW_PID_2066_DSP_VOL_START_BIT	(8)
#define AW_PID_2066_DSP_VOL_BITS_LEN	(8)
#define AW_PID_2066_DSP_VOL_MASK		\
	(~(((1<<AW_PID_2066_DSP_VOL_BITS_LEN)-1) << AW_PID_2066_DSP_VOL_START_BIT))

/* CCO_MUX bit 14 (PLLCTRL1 0x52) */
#define AW_PID_2066_CCO_MUX_START_BIT	(14)
#define AW_PID_2066_CCO_MUX_BITS_LEN	(1)
#define AW_PID_2066_CCO_MUX_MASK		\
	(~(((1<<AW_PID_2066_CCO_MUX_BITS_LEN)-1) << AW_PID_2066_CCO_MUX_START_BIT))

#define AW_PID_2066_CCO_MUX_DIVIDED		(0)
#define AW_PID_2066_CCO_MUX_DIVIDED_VALUE	\
	(AW_PID_2066_CCO_MUX_DIVIDED << AW_PID_2066_CCO_MUX_START_BIT)

#define AW_PID_2066_CCO_MUX_BYPASS		(1)
#define AW_PID_2066_CCO_MUX_BYPASS_VALUE	\
	(AW_PID_2066_CCO_MUX_BYPASS << AW_PID_2066_CCO_MUX_START_BIT)

/* CRCCTRL (0x4B) detail */
/* CRC_CFG_EN bit 12 (CRCCTRL 0x4B) */
#define AW_PID_2066_CRC_CFG_EN_START_BIT	(12)
#define AW_PID_2066_CRC_CFG_EN_BITS_LEN	(1)
#define AW_PID_2066_CRC_CFG_EN_MASK		\
	(~(((1<<AW_PID_2066_CRC_CFG_EN_BITS_LEN)-1) << AW_PID_2066_CRC_CFG_EN_START_BIT))

#define AW_PID_2066_CRC_CFG_EN_DISABLE	(0)
#define AW_PID_2066_CRC_CFG_EN_DISABLE_VALUE	\
	(AW_PID_2066_CRC_CFG_EN_DISABLE << AW_PID_2066_CRC_CFG_EN_START_BIT)

#define AW_PID_2066_CRC_CFG_EN_ENABLE	(1)
#define AW_PID_2066_CRC_CFG_EN_ENABLE_VALUE	\
	(AW_PID_2066_CRC_CFG_EN_ENABLE << AW_PID_2066_CRC_CFG_EN_START_BIT)

#define AW_PID_2066_CRC_CFG_EN_DEFAULT_VALUE	(0)
#define AW_PID_2066_CRC_CFG_EN_DEFAULT	\
	(AW_PID_2066_CRC_CFG_EN_DEFAULT_VALUE << AW_PID_2066_CRC_CFG_EN_START_BIT)

/* CRC_CODE_EN bit 13 (CRCCTRL 0x4B) */
#define AW_PID_2066_CRC_CODE_EN_START_BIT	(13)
#define AW_PID_2066_CRC_CODE_EN_BITS_LEN	(1)
#define AW_PID_2066_CRC_CODE_EN_MASK	\
	(~(((1<<AW_PID_2066_CRC_CODE_EN_BITS_LEN)-1) << AW_PID_2066_CRC_CODE_EN_START_BIT))

#define AW_PID_2066_CRC_CODE_EN_DISABLE	(0)
#define AW_PID_2066_CRC_CODE_EN_DISABLE_VALUE	\
	(AW_PID_2066_CRC_CODE_EN_DISABLE << AW_PID_2066_CRC_CODE_EN_START_BIT)

#define AW_PID_2066_CRC_CODE_EN_ENABLE	(1)
#define AW_PID_2066_CRC_CODE_EN_ENABLE_VALUE	\
	(AW_PID_2066_CRC_CODE_EN_ENABLE << AW_PID_2066_CRC_CODE_EN_START_BIT)

#define AW_PID_2066_CRC_CODE_EN_DEFAULT_VALUE	(0)
#define AW_PID_2066_CRC_CODE_EN_DEFAULT	\
	(AW_PID_2066_CRC_CODE_EN_DEFAULT_VALUE << AW_PID_2066_CRC_CODE_EN_START_BIT)

/* CRC_END_ADDR bit 11:0 (CRCCTRL 0x4B) */
#define AW_PID_2066_CRC_END_ADDR_START_BIT	(0)
#define AW_PID_2066_CRC_END_ADDR_BITS_LEN	(12)
#define AW_PID_2066_CRC_END_ADDR_MASK	\
	(~(((1<<AW_PID_2066_CRC_END_ADDR_BITS_LEN)-1) << AW_PID_2066_CRC_END_ADDR_START_BIT))

#define AW_PID_2066_CRC_END_ADDR_DEFAULT_VALUE	(0x5c4)
#define AW_PID_2066_CRC_END_ADDR_DEFAULT	\
	(AW_PID_2066_CRC_END_ADDR_DEFAULT_VALUE << AW_PID_2066_CRC_END_ADDR_START_BIT)


/* BSTCTRL1 (0x60) detail */
/* BURST_FRE bit 7 (BSTCTRL1 0x60) */
#define AW_PID_2066_BURST_FRE_START_BIT	(7)
#define AW_PID_2066_BURST_FRE_BITS_LEN	(1)
#define AW_PID_2066_BURST_FRE_MASK		\
	(~(((1<<AW_PID_2066_BURST_FRE_BITS_LEN)-1) << AW_PID_2066_BURST_FRE_START_BIT))

#define AW_PID_2066_BURST_FRE_20KHZ		(0)
#define AW_PID_2066_BURST_FRE_20KHZ_VALUE	\
	(AW_PID_2066_BURST_FRE_20KHZ << AW_PID_2066_BURST_FRE_START_BIT)

#define AW_PID_2066_BURST_FRE_30KHZ		(1)
#define AW_PID_2066_BURST_FRE_30KHZ_VALUE	\
	(AW_PID_2066_BURST_FRE_30KHZ << AW_PID_2066_BURST_FRE_START_BIT)

#define AW_PID_2066_BURST_FRE_DEFAULT_VALUE	(0)
#define AW_PID_2066_BURST_FRE_DEFAULT	\
	(AW_PID_2066_BURST_FRE_DEFAULT_VALUE << AW_PID_2066_BURST_FRE_START_BIT)

/* BST_OVP2_SEL bit 14 (BSTCTRL1 0x60) */
#define AW_PID_2066_BST_OVP2_SEL_START_BIT	(14)
#define AW_PID_2066_BST_OVP2_SEL_BITS_LEN	(1)
#define AW_PID_2066_BST_OVP2_SEL_MASK	\
	(~(((1<<AW_PID_2066_BST_OVP2_SEL_BITS_LEN)-1) << AW_PID_2066_BST_OVP2_SEL_START_BIT))

#define AW_PID_2066_BST_OVP2_SEL_6P5V	(0)
#define AW_PID_2066_BST_OVP2_SEL_6P5V_VALUE	\
	(AW_PID_2066_BST_OVP2_SEL_6P5V << AW_PID_2066_BST_OVP2_SEL_START_BIT)

#define AW_PID_2066_BST_OVP2_SEL_7P0V	(1)
#define AW_PID_2066_BST_OVP2_SEL_7P0V_VALUE	\
	(AW_PID_2066_BST_OVP2_SEL_7P0V << AW_PID_2066_BST_OVP2_SEL_START_BIT)

#define AW_PID_2066_BST_OVP2_SEL_DEFAULT_VALUE	(0)
#define AW_PID_2066_BST_OVP2_SEL_DEFAULT	\
	(AW_PID_2066_BST_OVP2_SEL_DEFAULT_VALUE << AW_PID_2066_BST_OVP2_SEL_START_BIT)

/* BURST_OVPCTR bit 15 (BSTCTRL1 0x60) */
#define AW_PID_2066_BURST_OVPCTR_START_BIT	(15)
#define AW_PID_2066_BURST_OVPCTR_BITS_LEN	(1)
#define AW_PID_2066_BURST_OVPCTR_MASK	\
	(~(((1<<AW_PID_2066_BURST_OVPCTR_BITS_LEN)-1) << AW_PID_2066_BURST_OVPCTR_START_BIT))

#define AW_PID_2066_BURST_OVPCTR_DISABLE	(0)
#define AW_PID_2066_BURST_OVPCTR_DISABLE_VALUE	\
	(AW_PID_2066_BURST_OVPCTR_DISABLE << AW_PID_2066_BURST_OVPCTR_START_BIT)

#define AW_PID_2066_BURST_OVPCTR_ENABLE	(1)
#define AW_PID_2066_BURST_OVPCTR_ENABLE_VALUE	\
	(AW_PID_2066_BURST_OVPCTR_ENABLE << AW_PID_2066_BURST_OVPCTR_START_BIT)

#define AW_PID_2066_BURST_OVPCTR_DEFAULT_VALUE	(0)
#define AW_PID_2066_BURST_OVPCTR_DEFAULT	\
	(AW_PID_2066_BURST_OVPCTR_DEFAULT_VALUE << AW_PID_2066_BURST_OVPCTR_START_BIT)

/* BST_RTH bit 13:8 (BSTCTRL1 0x60) */
#define AW_PID_2066_BST_RTH_START_BIT	(8)
#define AW_PID_2066_BST_RTH_BITS_LEN	(6)
#define AW_PID_2066_BST_RTH_MASK		\
	(~(((1<<AW_PID_2066_BST_RTH_BITS_LEN)-1) << AW_PID_2066_BST_RTH_START_BIT))

#define AW_PID_2066_BST_RTH_DEFAULT_VALUE	(4)
#define AW_PID_2066_BST_RTH_DEFAULT		\
	(AW_PID_2066_BST_RTH_DEFAULT_VALUE << AW_PID_2066_BST_RTH_START_BIT)

/* BST_ATH bit 5:0 (BSTCTRL1 0x60) */
#define AW_PID_2066_BST_ATH_START_BIT	(0)
#define AW_PID_2066_BST_ATH_BITS_LEN	(6)
#define AW_PID_2066_BST_ATH_MASK		\
	(~(((1<<AW_PID_2066_BST_ATH_BITS_LEN)-1) << AW_PID_2066_BST_ATH_START_BIT))

#define AW_PID_2066_BST_ATH_DEFAULT_VALUE	(2)
#define AW_PID_2066_BST_ATH_DEFAULT		\
	(AW_PID_2066_BST_ATH_DEFAULT_VALUE << AW_PID_2066_BST_ATH_START_BIT)

/* default value of BSTCTRL1 (0x60) */
/* #define AW_PID_2066_BSTCTRL1_DEFAULT		(0x0402) */

/* BSTCTRL2 (0x61) detail */
/* RSQN_DLY_EN bit 7 (BSTCTRL2 0x61) */
#define AW_PID_2066_RSQN_DLY_EN_START_BIT	(7)
#define AW_PID_2066_RSQN_DLY_EN_BITS_LEN	(1)
#define AW_PID_2066_RSQN_DLY_EN_MASK	\
	(~(((1<<AW_PID_2066_RSQN_DLY_EN_BITS_LEN)-1) << AW_PID_2066_RSQN_DLY_EN_START_BIT))

#define AW_PID_2066_RSQN_DLY_EN_6NS		(0)
#define AW_PID_2066_RSQN_DLY_EN_6NS_VALUE	\
	(AW_PID_2066_RSQN_DLY_EN_6NS << AW_PID_2066_RSQN_DLY_EN_START_BIT)

#define AW_PID_2066_RSQN_DLY_EN_12NS	(1)
#define AW_PID_2066_RSQN_DLY_EN_12NS_VALUE	\
	(AW_PID_2066_RSQN_DLY_EN_12NS << AW_PID_2066_RSQN_DLY_EN_START_BIT)

#define AW_PID_2066_RSQN_DLY_EN_DEFAULT_VALUE	(0)
#define AW_PID_2066_RSQN_DLY_EN_DEFAULT	\
	(AW_PID_2066_RSQN_DLY_EN_DEFAULT_VALUE << AW_PID_2066_RSQN_DLY_EN_START_BIT)

/* BST_IPEAK bit 15:12 (BSTCTRL2 0x61) */
#define AW_PID_2066_BST_IPEAK_START_BIT	(12)
#define AW_PID_2066_BST_IPEAK_BITS_LEN	(4)
#define AW_PID_2066_BST_IPEAK_MASK		\
	(~(((1<<AW_PID_2066_BST_IPEAK_BITS_LEN)-1) << AW_PID_2066_BST_IPEAK_START_BIT))

#define AW_PID_2066_BST_IPEAK_1A		(0)
#define AW_PID_2066_BST_IPEAK_1A_VALUE	\
	(AW_PID_2066_BST_IPEAK_1A << AW_PID_2066_BST_IPEAK_START_BIT)

#define AW_PID_2066_BST_IPEAK_1P2A		(1)
#define AW_PID_2066_BST_IPEAK_1P2A_VALUE	\
	(AW_PID_2066_BST_IPEAK_1P2A << AW_PID_2066_BST_IPEAK_START_BIT)

#define AW_PID_2066_BST_IPEAK_1P4A		(2)
#define AW_PID_2066_BST_IPEAK_1P4A_VALUE	\
	(AW_PID_2066_BST_IPEAK_1P4A << AW_PID_2066_BST_IPEAK_START_BIT)

#define AW_PID_2066_BST_IPEAK_1P6A		(3)
#define AW_PID_2066_BST_IPEAK_1P6A_VALUE	\
	(AW_PID_2066_BST_IPEAK_1P6A << AW_PID_2066_BST_IPEAK_START_BIT)

#define AW_PID_2066_BST_IPEAK_1P8A		(4)
#define AW_PID_2066_BST_IPEAK_1P8A_VALUE	\
	(AW_PID_2066_BST_IPEAK_1P8A << AW_PID_2066_BST_IPEAK_START_BIT)

#define AW_PID_2066_BST_IPEAK_2A		(5)
#define AW_PID_2066_BST_IPEAK_2A_VALUE	\
	(AW_PID_2066_BST_IPEAK_2A << AW_PID_2066_BST_IPEAK_START_BIT)

#define AW_PID_2066_BST_IPEAK_2P25A		(6)
#define AW_PID_2066_BST_IPEAK_2P25A_VALUE	\
	(AW_PID_2066_BST_IPEAK_2P25A << AW_PID_2066_BST_IPEAK_START_BIT)

#define AW_PID_2066_BST_IPEAK_2P5A		(7)
#define AW_PID_2066_BST_IPEAK_2P5A_VALUE	\
	(AW_PID_2066_BST_IPEAK_2P5A << AW_PID_2066_BST_IPEAK_START_BIT)

#define AW_PID_2066_BST_IPEAK_2P75A		(8)
#define AW_PID_2066_BST_IPEAK_2P75A_VALUE	\
	(AW_PID_2066_BST_IPEAK_2P75A << AW_PID_2066_BST_IPEAK_START_BIT)

#define AW_PID_2066_BST_IPEAK_3A		(9)
#define AW_PID_2066_BST_IPEAK_3A_VALUE	\
	(AW_PID_2066_BST_IPEAK_3A << AW_PID_2066_BST_IPEAK_START_BIT)

#define AW_PID_2066_BST_IPEAK_3P25A		(10)
#define AW_PID_2066_BST_IPEAK_3P25A_VALUE	\
	(AW_PID_2066_BST_IPEAK_3P25A << AW_PID_2066_BST_IPEAK_START_BIT)

#define AW_PID_2066_BST_IPEAK_3P5A		(11)
#define AW_PID_2066_BST_IPEAK_3P5A_VALUE	\
	(AW_PID_2066_BST_IPEAK_3P5A << AW_PID_2066_BST_IPEAK_START_BIT)

#define AW_PID_2066_BST_IPEAK_3P75A		(12)
#define AW_PID_2066_BST_IPEAK_3P75A_VALUE	\
	(AW_PID_2066_BST_IPEAK_3P75A << AW_PID_2066_BST_IPEAK_START_BIT)

#define AW_PID_2066_BST_IPEAK_DEFAULT_VALUE	(5)
#define AW_PID_2066_BST_IPEAK_DEFAULT	\
	(AW_PID_2066_BST_IPEAK_DEFAULT_VALUE << AW_PID_2066_BST_IPEAK_START_BIT)

/* BST_TDEG bit 11:8 (BSTCTRL2 0x61) */
#define AW_PID_2066_BST_TDEG_START_BIT	(8)
#define AW_PID_2066_BST_TDEG_BITS_LEN	(4)
#define AW_PID_2066_BST_TDEG_MASK		\
	(~(((1<<AW_PID_2066_BST_TDEG_BITS_LEN)-1) << AW_PID_2066_BST_TDEG_START_BIT))

#define AW_PID_2066_BST_TDEG_0P50_MS	(0)
#define AW_PID_2066_BST_TDEG_0P50_MS_VALUE	\
	(AW_PID_2066_BST_TDEG_0P50_MS << AW_PID_2066_BST_TDEG_START_BIT)

#define AW_PID_2066_BST_TDEG_1P00_MS	(1)
#define AW_PID_2066_BST_TDEG_1P00_MS_VALUE	\
	(AW_PID_2066_BST_TDEG_1P00_MS << AW_PID_2066_BST_TDEG_START_BIT)

#define AW_PID_2066_BST_TDEG_2P00_MS	(2)
#define AW_PID_2066_BST_TDEG_2P00_MS_VALUE	\
	(AW_PID_2066_BST_TDEG_2P00_MS << AW_PID_2066_BST_TDEG_START_BIT)

#define AW_PID_2066_BST_TDEG_4P00_MS	(3)
#define AW_PID_2066_BST_TDEG_4P00_MS_VALUE	\
	(AW_PID_2066_BST_TDEG_4P00_MS << AW_PID_2066_BST_TDEG_START_BIT)

#define AW_PID_2066_BST_TDEG_8P00_MS	(4)
#define AW_PID_2066_BST_TDEG_8P00_MS_VALUE	\
	(AW_PID_2066_BST_TDEG_8P00_MS << AW_PID_2066_BST_TDEG_START_BIT)

#define AW_PID_2066_BST_TDEG_10P7_MS	(5)
#define AW_PID_2066_BST_TDEG_10P7_MS_VALUE	\
	(AW_PID_2066_BST_TDEG_10P7_MS << AW_PID_2066_BST_TDEG_START_BIT)

#define AW_PID_2066_BST_TDEG_13P3_MS	(6)
#define AW_PID_2066_BST_TDEG_13P3_MS_VALUE	\
	(AW_PID_2066_BST_TDEG_13P3_MS << AW_PID_2066_BST_TDEG_START_BIT)

#define AW_PID_2066_BST_TDEG_16P0_MS	(7)
#define AW_PID_2066_BST_TDEG_16P0_MS_VALUE	\
	(AW_PID_2066_BST_TDEG_16P0_MS << AW_PID_2066_BST_TDEG_START_BIT)

#define AW_PID_2066_BST_TDEG_18P6_MS	(8)
#define AW_PID_2066_BST_TDEG_18P6_MS_VALUE	\
	(AW_PID_2066_BST_TDEG_18P6_MS << AW_PID_2066_BST_TDEG_START_BIT)

#define AW_PID_2066_BST_TDEG_21P3_MS	(9)
#define AW_PID_2066_BST_TDEG_21P3_MS_VALUE	\
	(AW_PID_2066_BST_TDEG_21P3_MS << AW_PID_2066_BST_TDEG_START_BIT)

#define AW_PID_2066_BST_TDEG_24P0_MS	(10)
#define AW_PID_2066_BST_TDEG_24P0_MS_VALUE	\
	(AW_PID_2066_BST_TDEG_24P0_MS << AW_PID_2066_BST_TDEG_START_BIT)

#define AW_PID_2066_BST_TDEG_32P0_MS	(11)
#define AW_PID_2066_BST_TDEG_32P0_MS_VALUE	\
	(AW_PID_2066_BST_TDEG_32P0_MS << AW_PID_2066_BST_TDEG_START_BIT)

#define AW_PID_2066_BST_TDEG_64P0_MS	(12)
#define AW_PID_2066_BST_TDEG_64P0_MS_VALUE	\
	(AW_PID_2066_BST_TDEG_64P0_MS << AW_PID_2066_BST_TDEG_START_BIT)

#define AW_PID_2066_BST_TDEG_128_MS		(13)
#define AW_PID_2066_BST_TDEG_128_MS_VALUE	\
	(AW_PID_2066_BST_TDEG_128_MS << AW_PID_2066_BST_TDEG_START_BIT)

#define AW_PID_2066_BST_TDEG_256_MS		(14)
#define AW_PID_2066_BST_TDEG_256_MS_VALUE	\
	(AW_PID_2066_BST_TDEG_256_MS << AW_PID_2066_BST_TDEG_START_BIT)

#define AW_PID_2066_BST_TDEG_1200_MS	(15)
#define AW_PID_2066_BST_TDEG_1200_MS_VALUE	\
	(AW_PID_2066_BST_TDEG_1200_MS << AW_PID_2066_BST_TDEG_START_BIT)

#define AW_PID_2066_BST_TDEG_DEFAULT_VALUE	(11)
#define AW_PID_2066_BST_TDEG_DEFAULT	\
	(AW_PID_2066_BST_TDEG_DEFAULT_VALUE << AW_PID_2066_BST_TDEG_START_BIT)

/* BST_MODE bit 6:5 (BSTCTRL2 0x61) */
#define AW_PID_2066_BST_MODE_START_BIT	(5)
#define AW_PID_2066_BST_MODE_BITS_LEN	(2)
#define AW_PID_2066_BST_MODE_MASK		\
	(~(((1<<AW_PID_2066_BST_MODE_BITS_LEN)-1) << AW_PID_2066_BST_MODE_START_BIT))

#define AW_PID_2066_BST_MODE_PASS_THROUGH	(0)
#define AW_PID_2066_BST_MODE_PASS_THROUGH_VALUE	\
	(AW_PID_2066_BST_MODE_PASS_THROUGH << AW_PID_2066_BST_MODE_START_BIT)

#define AW_PID_2066_BST_MODE_FORCE_BOOST	(1)
#define AW_PID_2066_BST_MODE_FORCE_BOOST_VALUE	\
	(AW_PID_2066_BST_MODE_FORCE_BOOST << AW_PID_2066_BST_MODE_START_BIT)

#define AW_PID_2066_BST_MODE_SMARTBOOST_1	(2)
#define AW_PID_2066_BST_MODE_SMARTBOOST_1_VALUE	\
	(AW_PID_2066_BST_MODE_SMARTBOOST_1 << AW_PID_2066_BST_MODE_START_BIT)

#define AW_PID_2066_BST_MODE_SMARTBOOST_2	(3)
#define AW_PID_2066_BST_MODE_SMARTBOOST_2_VALUE	\
	(AW_PID_2066_BST_MODE_SMARTBOOST_2 << AW_PID_2066_BST_MODE_START_BIT)

#define AW_PID_2066_BST_MODE_DEFAULT_VALUE	(0x3)
#define AW_PID_2066_BST_MODE_DEFAULT	\
	(AW_PID_2066_BST_MODE_DEFAULT_VALUE << AW_PID_2066_BST_MODE_START_BIT)

/* BST_VOUT_SET bit 4:0 (BSTCTRL2 0x61) */
#define AW_PID_2066_BST_VOUT_SET_START_BIT	(0)
#define AW_PID_2066_BST_VOUT_SET_BITS_LEN	(5)
#define AW_PID_2066_BST_VOUT_SET_MASK	\
	(~(((1<<AW_PID_2066_BST_VOUT_SET_BITS_LEN)-1) << AW_PID_2066_BST_VOUT_SET_START_BIT))

#define AW_PID_2066_BST_VOUT_SET_3P125V	(0)
#define AW_PID_2066_BST_VOUT_SET_3P125V_VALUE	\
	(AW_PID_2066_BST_VOUT_SET_3P125V << AW_PID_2066_BST_VOUT_SET_START_BIT)

#define AW_PID_2066_BST_VOUT_SET_3P25V	(1)
#define AW_PID_2066_BST_VOUT_SET_3P25V_VALUE	\
	(AW_PID_2066_BST_VOUT_SET_3P25V << AW_PID_2066_BST_VOUT_SET_START_BIT)

#define AW_PID_2066_BST_VOUT_SET_3P375V	(2)
#define AW_PID_2066_BST_VOUT_SET_3P375V_VALUE	\
	(AW_PID_2066_BST_VOUT_SET_3P375V << AW_PID_2066_BST_VOUT_SET_START_BIT)

#define AW_PID_2066_BST_VOUT_SET_3P5V	(3)
#define AW_PID_2066_BST_VOUT_SET_3P5V_VALUE	\
	(AW_PID_2066_BST_VOUT_SET_3P5V << AW_PID_2066_BST_VOUT_SET_START_BIT)

#define AW_PID_2066_BST_VOUT_SET_3P675V	(4)
#define AW_PID_2066_BST_VOUT_SET_3P675V_VALUE	\
	(AW_PID_2066_BST_VOUT_SET_3P675V << AW_PID_2066_BST_VOUT_SET_START_BIT)

#define AW_PID_2066_BST_VOUT_SET_7P000V	(31)
#define AW_PID_2066_BST_VOUT_SET_7P000V_VALUE	\
	(AW_PID_2066_BST_VOUT_SET_7P000V << AW_PID_2066_BST_VOUT_SET_START_BIT)

#define AW_PID_2066_BST_VOUT_SET_DEFAULT_VALUE	(12)
#define AW_PID_2066_BST_VOUT_SET_DEFAULT	\
	(AW_PID_2066_BST_VOUT_SET_DEFAULT_VALUE << AW_PID_2066_BST_VOUT_SET_START_BIT)

/* default value of BSTCTRL2 (0x61) */
/* #define AW_PID_2066_BSTCTRL2_DEFAULT		(0x5B6C) */

/* EFRM2 (0x78) detail */
/* EF_VSN_GESLP bit 15:10 (EFRM2 0x78) */
#define AW_PID_2066_EF_VSN_GESLP_START_BIT	(10)
#define AW_PID_2066_EF_VSN_GESLP_BITS_LEN	(6)
#define AW_PID_2066_EF_VSN_GESLP_MASK	\
	(~(((1<<AW_PID_2066_EF_VSN_GESLP_BITS_LEN)-1) << AW_PID_2066_EF_VSN_GESLP_START_BIT))

#define AW_PID_2066_EF_VSN_GESLP_DEFAULT_VALUE	(0)
#define AW_PID_2066_EF_VSN_GESLP_DEFAULT	\
	(AW_PID_2066_EF_VSN_GESLP_DEFAULT_VALUE << AW_PID_2066_EF_VSN_GESLP_START_BIT)

#define AW_PID_2066_EF_VSN_GESLP_SHIFT		(10)

/* EF_ISN_GESLP bit 9:0 (EFRM2 0x78) */
#define AW_PID_2066_EF_ISN_GESLP_START_BIT	(0)
#define AW_PID_2066_EF_ISN_GESLP_BITS_LEN	(10)
#define AW_PID_2066_EF_ISN_GESLP_MASK	\
	(~(((1<<AW_PID_2066_EF_ISN_GESLP_BITS_LEN)-1) << AW_PID_2066_EF_ISN_GESLP_START_BIT))

#define AW_PID_2066_EF_ISN_GESLP_DEFAULT_VALUE	(0)
#define AW_PID_2066_EF_ISN_GESLP_DEFAULT	\
	(AW_PID_2066_EF_ISN_GESLP_DEFAULT_VALUE << AW_PID_2066_EF_ISN_GESLP_START_BIT)

#define AW_PID_2066_EF_ISN_GESLP_SHIFT		(0)

/* EFRL (0x7A) detail */
/* EF_VSN_H3BITS bit 15:13 (EFRL 0x7A) */
#define AW_PID_2066_EF_VSN_H3BITS_START_BIT	(13)
#define AW_PID_2066_EF_VSN_H3BITS_BITS_LEN	(3)
#define AW_PID_2066_EF_VSN_H3BITS_MASK	\
	(~(((1<<AW_PID_2066_EF_VSN_H3BITS_BITS_LEN)-1) << AW_PID_2066_EF_VSN_H3BITS_START_BIT))

#define AW_PID_2066_EF_VSN_H3BITS_SIGN_MASK	(0x7)
#define AW_PID_2066_EF_VSN_H3BITS_SHIFT		(10)

#define AW_PID_2066_EF_VSN_H3BITS_DEFAULT_VALUE	(0)
#define AW_PID_2066_EF_VSN_H3BITS_DEFAULT	\
	(AW_PID_2066_EF_VSN_H3BITS_DEFAULT_VALUE << AW_PID_2066_EF_VSN_H3BITS_START_BIT)

/* EF_ISN_H5BITS bit 12:8 (EFRL 0x7A) */
#define AW_PID_2066_EF_ISN_H5BITS_START_BIT	(8)
#define AW_PID_2066_EF_ISN_H5BITS_BITS_LEN	(5)
#define AW_PID_2066_EF_ISN_H5BITS_MASK	\
	(~(((1<<AW_PID_2066_EF_ISN_H5BITS_BITS_LEN)-1) << AW_PID_2066_EF_ISN_H5BITS_START_BIT))

#define AW_PID_2066_EF_ISN_H5BITS_SIGN_MASK	(0x1F)
#define AW_PID_2066_EF_ISN_H5BITS_SHIFT		(3)

#define AW_PID_2066_EF_ISN_H5BITS_DEFAULT_VALUE	(0)
#define AW_PID_2066_EF_ISN_H5BITS_DEFAULT	\
	(AW_PID_2066_EF_ISN_H5BITS_DEFAULT_VALUE << AW_PID_2066_EF_ISN_H5BITS_START_BIT)

#define AW_PID_2066_VCALK_SIGN_MASK			(~(1 << 5))
#define AW_PID_2066_VCALK_NEG_MASK			(0xFFE0)

#define AW_PID_2066_ICALK_SIGN_MASK			(~(1 << 9))
#define AW_PID_2066_ICALK_NEG_MASK			(0xFE00)

/* detail information of registers end */

#define AW_PID_2066_CABL_BASE_VALUE			(1000)

#define AW_PID_2066_ISCAL_FACTOR			(34667)
#define AW_PID_2066_VSCAL_FACTOR			(65300)

#define AW_PID_2066_ICABLK_FACTOR			(1)
#define AW_PID_2066_VCABLK_FACTOR			(2)

#define AW_PID_2066_VCALB_ADJ_FACTOR			(12)
#define AW_PID_2066_VCALB_ACCURACY			(1 << 12)

/*A2066 DSP registers*/

#define AW_PID_2066_DSP_CFG_ADDR			(0x9B00)
#define AW_PID_2066_DSP_FW_ADDR				(0x8980)
#define AW_PID_2066_DSP_ROM_CHECK_ADDR		(0x1F40)
#define AW_PID_2066_DSP_ROM_CHECK_DATA		(0xFF99)

#define AW_PID_2066_DSP_REG_VMAX			(0x9B12)

#define AW_PID_2066_DSP_MONITOR_TEMPEN_ADDR		(0x9BEB)
#define AW_PID_2066_DSP_MONITOR_TEMPEN_MASK		(~(1 << 4))
#define AW_PID_2066_DSP_MONITOR_EXTERN_TEMP_MASK	(~(1 << 15))
#define AW_PID_2066_DSP_REG_EXTERN_TEMP_ADDR		(0x8149)

#define AW_PID_2066_DSP_REG_CFG_MBMEC_GLBCFG		(0x9B4A)
#define AW_PID_2066_DSP_MONITOR_VOLTEN_MASK		(~(1 << 0))

#define AW_PID_2066_DSP_REG_CFG_ADPZ_RA			(0x9B68) /*32bit*/
#define AW_PID_2066_DSP_CFG_ADPZ_RA_SHIFT		(12)

#define AW_PID_2066_DSP_REG_CFG_MBMEC_ACTAMPTH		(0x9B4C) /*32bit*/
#define AW_PID_2066_DSP_REG_CFG_MBMEC_NOISEAMPTH	(0x9B4E) /*32bit*/
#define AW_PID_2066_DSP_REG_CFG_ADPZ_USTEPN		(0x9B6E)
#define AW_PID_2066_DSP_REG_CFG_RE_ALPHA		(0x9BD4)

#define AW_PID_2066_DSP_REG_CALRE			(0x8145)
#define AW_PID_2066_DSP_REG_CALRE_SHIFT			(10)

#define AW_PID_2066_DSP_REG_DSPRE			(0x8146) /*32bit*/
#define AW_PID_2066_DSP_RE_SHIFT			(12)

#define AW_PID_2066_CALI_RE_HBITS_MASK			(~(0xFFFF0000))
#define AW_PID_2066_CALI_RE_HBITS_SHIFT			(16)

#define AW_PID_2066_CALI_RE_LBITS_MASK			(~(0xFFFF))
#define AW_PID_2066_CALI_RE_LBITS_SHIFT			(0)

#define AW_PID_2066_DSP_REG_CFG_ADPZ_RE			(0x814B)
#define AW_PID_2066_ADPZ_RE_SHIFT			(10)

#define AW_PID_2066_DSP_REG_NOISE_MASK			(~(1<<4))

#define AW_PID_2066_DSP_REG_RESULT_F0			(0x8142)
#define AW_PID_2066_DSP_F0_SHIFT			(1)
#define AW_PID_2066_DSP_REG_RESULT_Q			(0x8144)
#define AW_PID_2066_DSP_Q_SHIFT				(11)
#define AW_PID_2066_DSP_CALI_F0_DELAY			(0x9B63)
#define AW_PID_2066_DSP_ST_S1				(0x9500)
#define AW_PID_2066_DSP_ST_E1				(0x9A12)
#define AW_PID_2066_DSP_ST_S2				(0x8104)
#define AW_PID_2066_DSP_ST_E2				(0x8368)
#define AW_PID_2066_FIRMWARE_VERSION_REG	(0x89D8)/*16bit*/

#define AW_PID_2066_CRC_FW_THEOVAL_ADDR		(0x9F66)
#define AW_PID_2066_CRC_CFG_THEOVAL_ADDR	(0x9F67)

#define AW_PID_2066_CRC_REALTIME_ADDR		(0x9bec)
#define AW_PID_2066_CRC_REALTIME_MASK		(~(1 << 8))
#define AW_PID_2066_CRC_REALTIME_ENABLE		(1 << 8)
#define AW_PID_2066_CRC_REALTIME_DISABLE	(0 << 8)

#define AW_PID_2066_CRC_REALTIME_CHECK_ADDR		(0x8203)
#define AW_PID_2066_CRC_REALTIME_CHECK_MASK		(~(1 << 0))
#define AW_PID_2066_CRC_REALTIME_CHECK_NORMAL	(0)
#define AW_PID_2066_CRC_REALTIME_CHECK_ABNORMAL	(1)

#endif  /* #ifndef  __AW_PID_2066_REG_H__ */
