

================================================================
== Vitis HLS Report for 'sparse'
================================================================
* Date:           Sat Jun 15 11:56:41 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Sparse_HLS.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+---------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                    |                                                   |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                      Instance                      |                       Module                      |   min   |   max   |    min    |    max   | min | max |   Type  |
        +----------------------------------------------------+---------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |entry_proc_U0                                       |entry_proc                                         |        0|        0|       0 ns|      0 ns|    0|    0|       no|
        |Block_entry4_proc_U0                                |Block_entry4_proc                                  |        0|        0|       0 ns|      0 ns|    0|    0|       no|
        |load_ap_uint_256_ap_int_8_ap_int_8_32u_U0           |load_ap_uint_256_ap_int_8_ap_int_8_32u_s           |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        |mul_ap_uint_256_ap_int_32_ap_int_8_ap_int_8_32u_U0  |mul_ap_uint_256_ap_int_32_ap_int_8_ap_int_8_32u_s  |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        |quant_ap_uint_256_ap_int_32_ap_int_8_32u_U0         |quant_ap_uint_256_ap_int_32_ap_int_8_32u_s         |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        |store_ap_uint_256_ap_int_8_ap_int_8_32u_U0          |store_ap_uint_256_ap_int_8_ap_int_8_32u_s          |        1|        ?|  10.000 ns|         ?|    1|    ?|       no|
        +----------------------------------------------------+---------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      30|    -|
|FIFO             |       72|     -|    1797|    1268|    -|
|Instance         |       17|   236|    8272|   27639|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|       6|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       89|   236|   10075|   28991|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       14|    13|       2|      12|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+---------------------------------------------------+---------+-----+------+-------+-----+
    |                      Instance                      |                       Module                      | BRAM_18K| DSP |  FF  |  LUT  | URAM|
    +----------------------------------------------------+---------------------------------------------------+---------+-----+------+-------+-----+
    |Block_entry4_proc_U0                                |Block_entry4_proc                                  |        0|    0|    83|     38|    0|
    |entry_proc_U0                                       |entry_proc                                         |        0|    0|     3|     47|    0|
    |load_ap_uint_256_ap_int_8_ap_int_8_32u_U0           |load_ap_uint_256_ap_int_8_ap_int_8_32u_s           |       17|    6|  1716|   1613|    0|
    |mul_ap_uint_256_ap_int_32_ap_int_8_ap_int_8_32u_U0  |mul_ap_uint_256_ap_int_32_ap_int_8_ap_int_8_32u_s  |        0|    0|   966|   2283|    0|
    |quant_ap_uint_256_ap_int_32_ap_int_8_32u_U0         |quant_ap_uint_256_ap_int_32_ap_int_8_32u_s         |        0|  227|  3427|  20377|    0|
    |sparse_addr_s_axi_U                                 |sparse_addr_s_axi                                  |        0|    0|   525|    874|    0|
    |sparse_data_m_axi_U                                 |sparse_data_m_axi                                  |        0|    0|  1079|   1746|    0|
    |store_ap_uint_256_ap_int_8_ap_int_8_32u_U0          |store_ap_uint_256_ap_int_8_ap_int_8_32u_s          |        0|    3|   473|    661|    0|
    +----------------------------------------------------+---------------------------------------------------+---------+-----+------+-------+-----+
    |Total                                               |                                                   |       17|  236|  8272|  27639|    0|
    +----------------------------------------------------+---------------------------------------------------+---------+-----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------------------------------------+---------+-----+----+-----+------+------+---------+
    |                     Name                    | BRAM_18K|  FF | LUT| URAM| Depth| Bits | Size:D*B|
    +---------------------------------------------+---------+-----+----+-----+------+------+---------+
    |am_ROWS_c_U                                  |        0|   99|   0|    -|     2|    32|       64|
    |count_stream_U                               |        0|   99|   0|    -|    64|     8|      512|
    |data_out_U                                   |       57|  155|   0|    -|    64|  1024|    65536|
    |fm_COLS_c15_U                                |        0|   99|   0|    -|     2|    32|       64|
    |fm_COLS_c16_U                                |        0|   99|   0|    -|     2|    32|       64|
    |fm_COLS_c_U                                  |        0|   99|   0|    -|     2|    32|       64|
    |fm_ROWS_c14_U                                |        0|   99|   0|    -|     3|    32|       96|
    |fm_ROWS_c_U                                  |        0|   99|   0|    -|     2|    32|       64|
    |fm_stream_U                                  |       15|  157|   0|    -|   128|   256|    32768|
    |idx_stream_U                                 |        0|   99|   0|    -|   128|     8|     1024|
    |input_data_addr1_assign_cast_loc_channel_U   |        0|   99|   0|    -|     2|    27|       54|
    |input_data_addr2_assign_cast_loc_channel_U   |        0|   99|   0|    -|     2|    27|       54|
    |output_data_addr3_assign_cast_loc_channel_U  |        0|   99|   0|    -|     5|    27|      135|
    |outputs_c_U                                  |        0|   99|   0|    -|     6|    64|      384|
    |quant_mul_c_U                                |        0|   99|   0|    -|     5|    32|      160|
    |quant_out_U                                  |        0|   99|   0|    -|     2|   256|      512|
    |quant_shift_c_U                              |        0|   99|   0|    -|     5|    32|      160|
    +---------------------------------------------+---------+-----+----+-----+------+------+---------+
    |Total                                        |       72| 1797|   0|    0|   424|  1953|   101715|
    +---------------------------------------------+---------+-----+----+-----+------+------+---------+

    * Expression: 
    +-----------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                          Variable Name                          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Block_entry4_proc_U0_ap_continue                                 |       and|   0|  0|   2|           1|           1|
    |Block_entry4_proc_U0_ap_start                                    |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_input_data_addr1_assign_cast_loc_channel         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_input_data_addr2_assign_cast_loc_channel         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_output_data_addr3_assign_cast_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_idle                                                          |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                                    |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start                                           |       and|   0|  0|   2|           1|           1|
    |load_ap_uint_256_ap_int_8_ap_int_8_32u_U0_ap_start               |       and|   0|  0|   2|           1|           1|
    |ap_sync_Block_entry4_proc_U0_ap_ready                            |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_input_data_addr1_assign_cast_loc_channel   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_input_data_addr2_assign_cast_loc_channel   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_output_data_addr3_assign_cast_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready                                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_load_ap_uint_256_ap_int_8_ap_int_8_32u_U0_ap_ready       |        or|   0|  0|   2|           1|           1|
    +-----------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                            |          |   0|  0|  30|          15|          15|
    +-----------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                 Name                                | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_Block_entry4_proc_U0_ap_ready                            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_input_data_addr1_assign_cast_loc_channel   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_input_data_addr2_assign_cast_loc_channel   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_output_data_addr3_assign_cast_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc_U0_ap_ready                                   |   9|          2|    1|          2|
    |ap_sync_reg_load_ap_uint_256_ap_int_8_ap_int_8_32u_U0_ap_ready       |   9|          2|    1|          2|
    +---------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                |  54|         12|    6|         12|
    +---------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |                                 Name                                | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_Block_entry4_proc_U0_ap_ready                            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_input_data_addr1_assign_cast_loc_channel   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_input_data_addr2_assign_cast_loc_channel   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_output_data_addr3_assign_cast_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready                                   |  1|   0|    1|          0|
    |ap_sync_reg_load_ap_uint_256_ap_int_8_ap_int_8_32u_U0_ap_ready       |  1|   0|    1|          0|
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                |  6|   0|    6|          0|
    +---------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------------+-----+-----+------------+--------------+--------------+
|s_axi_sparse_addr_AWVALID   |   in|    1|       s_axi|   sparse_addr|       pointer|
|s_axi_sparse_addr_AWREADY   |  out|    1|       s_axi|   sparse_addr|       pointer|
|s_axi_sparse_addr_AWADDR    |   in|    7|       s_axi|   sparse_addr|       pointer|
|s_axi_sparse_addr_WVALID    |   in|    1|       s_axi|   sparse_addr|       pointer|
|s_axi_sparse_addr_WREADY    |  out|    1|       s_axi|   sparse_addr|       pointer|
|s_axi_sparse_addr_WDATA     |   in|   32|       s_axi|   sparse_addr|       pointer|
|s_axi_sparse_addr_WSTRB     |   in|    4|       s_axi|   sparse_addr|       pointer|
|s_axi_sparse_addr_ARVALID   |   in|    1|       s_axi|   sparse_addr|       pointer|
|s_axi_sparse_addr_ARREADY   |  out|    1|       s_axi|   sparse_addr|       pointer|
|s_axi_sparse_addr_ARADDR    |   in|    7|       s_axi|   sparse_addr|       pointer|
|s_axi_sparse_addr_RVALID    |  out|    1|       s_axi|   sparse_addr|       pointer|
|s_axi_sparse_addr_RREADY    |   in|    1|       s_axi|   sparse_addr|       pointer|
|s_axi_sparse_addr_RDATA     |  out|   32|       s_axi|   sparse_addr|       pointer|
|s_axi_sparse_addr_RRESP     |  out|    2|       s_axi|   sparse_addr|       pointer|
|s_axi_sparse_addr_BVALID    |  out|    1|       s_axi|   sparse_addr|       pointer|
|s_axi_sparse_addr_BREADY    |   in|    1|       s_axi|   sparse_addr|       pointer|
|s_axi_sparse_addr_BRESP     |  out|    2|       s_axi|   sparse_addr|       pointer|
|ap_clk                      |   in|    1|  ap_ctrl_hs|        sparse|  return value|
|ap_rst_n                    |   in|    1|  ap_ctrl_hs|        sparse|  return value|
|interrupt                   |  out|    1|  ap_ctrl_hs|        sparse|  return value|
|m_axi_sparse_data_AWVALID   |  out|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_AWREADY   |   in|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_AWADDR    |  out|   64|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_AWID      |  out|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_AWLEN     |  out|    8|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_AWSIZE    |  out|    3|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_AWBURST   |  out|    2|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_AWLOCK    |  out|    2|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_AWCACHE   |  out|    4|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_AWPROT    |  out|    3|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_AWQOS     |  out|    4|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_AWREGION  |  out|    4|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_AWUSER    |  out|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_WVALID    |  out|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_WREADY    |   in|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_WDATA     |  out|  256|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_WSTRB     |  out|   32|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_WLAST     |  out|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_WID       |  out|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_WUSER     |  out|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_ARVALID   |  out|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_ARREADY   |   in|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_ARADDR    |  out|   64|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_ARID      |  out|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_ARLEN     |  out|    8|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_ARSIZE    |  out|    3|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_ARBURST   |  out|    2|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_ARLOCK    |  out|    2|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_ARCACHE   |  out|    4|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_ARPROT    |  out|    3|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_ARQOS     |  out|    4|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_ARREGION  |  out|    4|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_ARUSER    |  out|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_RVALID    |   in|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_RREADY    |  out|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_RDATA     |   in|  256|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_RLAST     |   in|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_RID       |   in|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_RUSER     |   in|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_RRESP     |   in|    2|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_BVALID    |   in|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_BREADY    |  out|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_BRESP     |   in|    2|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_BID       |   in|    1|       m_axi|   sparse_data|       pointer|
|m_axi_sparse_data_BUSER     |   in|    1|       m_axi|   sparse_data|       pointer|
+----------------------------+-----+-----+------------+--------------+--------------+

