Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date              : Mon Jan 26 21:39:42 2026
| Host              : DESKTOP-DI4989O running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : top_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                             Violations  
---------  ----------------  ------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree      1           
TIMING-6   Critical Warning  No common primary clock between related clocks          2           
TIMING-7   Critical Warning  No common node between related clocks                   2           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin               1           
XDCC-1     Warning           Scoped Clock constraint overwritten with the same name  1           
XDCC-7     Warning           Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.335        0.000                      0                19414        0.019        0.000                      0                19414        2.225        0.000                       0                  6815  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
ap_clk    {0.000 2.500}        5.000           200.000         
clk_pl_0  {0.000 5.000}        10.000          100.000         
clk_pl_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.335        0.000                      0                10179        0.019        0.000                      0                10179        2.225        0.000                       0                  5158  
clk_pl_0            4.978        0.000                      0                 4043        0.024        0.000                      0                 4043        3.500        0.000                       0                  1657  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pl_0      ap_clk              1.217        0.000                      0                 5356        0.127        0.000                      0                 5356  
ap_clk        clk_pl_0            1.615        0.000                      0                   90        0.096        0.000                      0                   90  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.335ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[15][49]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 0.318ns (7.553%)  route 3.892ns (92.447%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 6.885 - 5.000 ) 
    Source Clock Delay      (SCD):    2.166ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.166ns (routing 0.768ns, distribution 1.398ns)
  Clock Net Delay (Destination): 1.885ns (routing 0.702ns, distribution 1.183ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.166     2.166    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X8Y183         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y183         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.284 r  top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]_replica/Q
                         net (fo=80, routed)          0.449     2.732    top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg_n_0_[1]_repN
    SLICE_X10Y171        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.156     2.888 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg[6][63]_i_1/O
                         net (fo=1, routed)           1.727     4.615    top_i/keccak_core_0/U0/perm_inst/stage_bufg_place
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.659 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg[6][63]_i_1_bufg_place/O
                         net (fo=1600, routed)        1.717     6.376    top_i/keccak_core_0/U0/perm_inst/stage
    SLICE_X8Y172         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[15][49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.885     6.885    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X8Y172         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[15][49]/C
                         clock pessimism              0.066     6.951    
                         clock uncertainty           -0.160     6.791    
    SLICE_X8Y172         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.080     6.711    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[15][49]
  -------------------------------------------------------------------
                         required time                          6.711    
                         arrival time                          -6.376    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[5][49]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 0.318ns (7.551%)  route 3.893ns (92.449%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 6.885 - 5.000 ) 
    Source Clock Delay      (SCD):    2.166ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.166ns (routing 0.768ns, distribution 1.398ns)
  Clock Net Delay (Destination): 1.885ns (routing 0.702ns, distribution 1.183ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.166     2.166    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X8Y183         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y183         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.284 r  top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]_replica/Q
                         net (fo=80, routed)          0.449     2.732    top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg_n_0_[1]_repN
    SLICE_X10Y171        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.156     2.888 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg[6][63]_i_1/O
                         net (fo=1, routed)           1.727     4.615    top_i/keccak_core_0/U0/perm_inst/stage_bufg_place
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.659 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg[6][63]_i_1_bufg_place/O
                         net (fo=1600, routed)        1.718     6.377    top_i/keccak_core_0/U0/perm_inst/stage
    SLICE_X8Y172         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[5][49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.885     6.885    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X8Y172         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[5][49]/C
                         clock pessimism              0.066     6.951    
                         clock uncertainty           -0.160     6.791    
    SLICE_X8Y172         FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.079     6.712    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[5][49]
  -------------------------------------------------------------------
                         required time                          6.712    
                         arrival time                          -6.377    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[13][30]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 0.318ns (7.562%)  route 3.887ns (92.438%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 6.881 - 5.000 ) 
    Source Clock Delay      (SCD):    2.166ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.166ns (routing 0.768ns, distribution 1.398ns)
  Clock Net Delay (Destination): 1.881ns (routing 0.702ns, distribution 1.179ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.166     2.166    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X8Y183         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y183         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.284 r  top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]_replica/Q
                         net (fo=80, routed)          0.449     2.732    top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg_n_0_[1]_repN
    SLICE_X10Y171        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.156     2.888 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg[6][63]_i_1/O
                         net (fo=1, routed)           1.727     4.615    top_i/keccak_core_0/U0/perm_inst/stage_bufg_place
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.659 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg[6][63]_i_1_bufg_place/O
                         net (fo=1600, routed)        1.712     6.371    top_i/keccak_core_0/U0/perm_inst/stage
    SLICE_X9Y172         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[13][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.881     6.881    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X9Y172         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[13][30]/C
                         clock pessimism              0.066     6.947    
                         clock uncertainty           -0.160     6.787    
    SLICE_X9Y172         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.079     6.708    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[13][30]
  -------------------------------------------------------------------
                         required time                          6.708    
                         arrival time                          -6.371    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.338ns  (required time - arrival time)
  Source:                 top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[3][30]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 0.318ns (7.562%)  route 3.887ns (92.438%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 6.881 - 5.000 ) 
    Source Clock Delay      (SCD):    2.166ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.166ns (routing 0.768ns, distribution 1.398ns)
  Clock Net Delay (Destination): 1.881ns (routing 0.702ns, distribution 1.179ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.166     2.166    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X8Y183         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y183         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.284 r  top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]_replica/Q
                         net (fo=80, routed)          0.449     2.732    top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg_n_0_[1]_repN
    SLICE_X10Y171        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.156     2.888 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg[6][63]_i_1/O
                         net (fo=1, routed)           1.727     4.615    top_i/keccak_core_0/U0/perm_inst/stage_bufg_place
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.659 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg[6][63]_i_1_bufg_place/O
                         net (fo=1600, routed)        1.712     6.371    top_i/keccak_core_0/U0/perm_inst/stage
    SLICE_X9Y172         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[3][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.881     6.881    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X9Y172         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[3][30]/C
                         clock pessimism              0.066     6.947    
                         clock uncertainty           -0.160     6.787    
    SLICE_X9Y172         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.078     6.709    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[3][30]
  -------------------------------------------------------------------
                         required time                          6.709    
                         arrival time                          -6.371    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[20][46]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 0.318ns (7.590%)  route 3.872ns (92.410%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 6.868 - 5.000 ) 
    Source Clock Delay      (SCD):    2.166ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.166ns (routing 0.768ns, distribution 1.398ns)
  Clock Net Delay (Destination): 1.868ns (routing 0.702ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.166     2.166    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X8Y183         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y183         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.284 r  top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]_replica/Q
                         net (fo=80, routed)          0.449     2.732    top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg_n_0_[1]_repN
    SLICE_X10Y171        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.156     2.888 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg[6][63]_i_1/O
                         net (fo=1, routed)           1.727     4.615    top_i/keccak_core_0/U0/perm_inst/stage_bufg_place
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.659 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg[6][63]_i_1_bufg_place/O
                         net (fo=1600, routed)        1.696     6.355    top_i/keccak_core_0/U0/perm_inst/stage
    SLICE_X7Y177         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[20][46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.868     6.868    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X7Y177         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[20][46]/C
                         clock pessimism              0.066     6.934    
                         clock uncertainty           -0.160     6.774    
    SLICE_X7Y177         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.080     6.694    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[20][46]
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[20][48]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 0.318ns (7.590%)  route 3.872ns (92.410%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 6.868 - 5.000 ) 
    Source Clock Delay      (SCD):    2.166ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.166ns (routing 0.768ns, distribution 1.398ns)
  Clock Net Delay (Destination): 1.868ns (routing 0.702ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.166     2.166    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X8Y183         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y183         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.284 r  top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]_replica/Q
                         net (fo=80, routed)          0.449     2.732    top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg_n_0_[1]_repN
    SLICE_X10Y171        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.156     2.888 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg[6][63]_i_1/O
                         net (fo=1, routed)           1.727     4.615    top_i/keccak_core_0/U0/perm_inst/stage_bufg_place
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.659 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg[6][63]_i_1_bufg_place/O
                         net (fo=1600, routed)        1.696     6.355    top_i/keccak_core_0/U0/perm_inst/stage
    SLICE_X7Y178         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[20][48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.868     6.868    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X7Y178         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[20][48]/C
                         clock pessimism              0.066     6.934    
                         clock uncertainty           -0.160     6.774    
    SLICE_X7Y178         FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.080     6.694    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[20][48]
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[21][49]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 0.318ns (7.590%)  route 3.872ns (92.410%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 6.868 - 5.000 ) 
    Source Clock Delay      (SCD):    2.166ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.166ns (routing 0.768ns, distribution 1.398ns)
  Clock Net Delay (Destination): 1.868ns (routing 0.702ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.166     2.166    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X8Y183         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y183         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.284 r  top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]_replica/Q
                         net (fo=80, routed)          0.449     2.732    top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg_n_0_[1]_repN
    SLICE_X10Y171        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.156     2.888 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg[6][63]_i_1/O
                         net (fo=1, routed)           1.727     4.615    top_i/keccak_core_0/U0/perm_inst/stage_bufg_place
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.659 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg[6][63]_i_1_bufg_place/O
                         net (fo=1600, routed)        1.696     6.355    top_i/keccak_core_0/U0/perm_inst/stage
    SLICE_X7Y177         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[21][49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.868     6.868    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X7Y177         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[21][49]/C
                         clock pessimism              0.066     6.934    
                         clock uncertainty           -0.160     6.774    
    SLICE_X7Y177         FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.080     6.694    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[21][49]
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[3][48]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 0.318ns (7.590%)  route 3.872ns (92.410%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 6.868 - 5.000 ) 
    Source Clock Delay      (SCD):    2.166ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.166ns (routing 0.768ns, distribution 1.398ns)
  Clock Net Delay (Destination): 1.868ns (routing 0.702ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.166     2.166    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X8Y183         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y183         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.284 r  top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]_replica/Q
                         net (fo=80, routed)          0.449     2.732    top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg_n_0_[1]_repN
    SLICE_X10Y171        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.156     2.888 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg[6][63]_i_1/O
                         net (fo=1, routed)           1.727     4.615    top_i/keccak_core_0/U0/perm_inst/stage_bufg_place
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.659 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg[6][63]_i_1_bufg_place/O
                         net (fo=1600, routed)        1.696     6.355    top_i/keccak_core_0/U0/perm_inst/stage
    SLICE_X7Y177         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[3][48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.868     6.868    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X7Y177         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[3][48]/C
                         clock pessimism              0.066     6.934    
                         clock uncertainty           -0.160     6.774    
    SLICE_X7Y177         FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.080     6.694    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[3][48]
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[5][48]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 0.318ns (7.590%)  route 3.872ns (92.410%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 6.868 - 5.000 ) 
    Source Clock Delay      (SCD):    2.166ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.166ns (routing 0.768ns, distribution 1.398ns)
  Clock Net Delay (Destination): 1.868ns (routing 0.702ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.166     2.166    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X8Y183         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y183         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.284 r  top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]_replica/Q
                         net (fo=80, routed)          0.449     2.732    top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg_n_0_[1]_repN
    SLICE_X10Y171        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.156     2.888 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg[6][63]_i_1/O
                         net (fo=1, routed)           1.727     4.615    top_i/keccak_core_0/U0/perm_inst/stage_bufg_place
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.659 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg[6][63]_i_1_bufg_place/O
                         net (fo=1600, routed)        1.696     6.355    top_i/keccak_core_0/U0/perm_inst/stage
    SLICE_X7Y178         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[5][48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.868     6.868    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X7Y178         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[5][48]/C
                         clock pessimism              0.066     6.934    
                         clock uncertainty           -0.160     6.774    
    SLICE_X7Y178         FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.080     6.694    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[5][48]
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[7][48]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 0.318ns (7.590%)  route 3.872ns (92.410%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 6.868 - 5.000 ) 
    Source Clock Delay      (SCD):    2.166ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.166ns (routing 0.768ns, distribution 1.398ns)
  Clock Net Delay (Destination): 1.868ns (routing 0.702ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.166     2.166    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X8Y183         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y183         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.284 r  top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]_replica/Q
                         net (fo=80, routed)          0.449     2.732    top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg_n_0_[1]_repN
    SLICE_X10Y171        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.156     2.888 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg[6][63]_i_1/O
                         net (fo=1, routed)           1.727     4.615    top_i/keccak_core_0/U0/perm_inst/stage_bufg_place
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.659 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg[6][63]_i_1_bufg_place/O
                         net (fo=1600, routed)        1.696     6.355    top_i/keccak_core_0/U0/perm_inst/stage
    SLICE_X7Y177         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[7][48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.868     6.868    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X7Y177         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[7][48]/C
                         clock pessimism              0.066     6.934    
                         clock uncertainty           -0.160     6.774    
    SLICE_X7Y177         FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.080     6.694    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[7][48]
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                  0.339    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[17][48]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/keccak_core_0/U0/state_reg[17][48]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.197ns (59.930%)  route 0.132ns (40.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Net Delay (Source):      1.882ns (routing 0.702ns, distribution 1.180ns)
  Clock Net Delay (Destination): 2.157ns (routing 0.768ns, distribution 1.389ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.882     1.882    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X5Y179         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[17][48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y179         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     1.994 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[17][48]/Q
                         net (fo=3, routed)           0.103     2.097    top_i/keccak_core_0/U0/perm_inst/perm_out[17][48]
    SLICE_X6Y180         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.085     2.182 r  top_i/keccak_core_0/U0/perm_inst/state[17][48]_i_1/O
                         net (fo=1, routed)           0.029     2.211    top_i/keccak_core_0/U0/perm_inst_n_464
    SLICE_X6Y180         FDRE                                         r  top_i/keccak_core_0/U0/state_reg[17][48]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.157     2.157    top_i/keccak_core_0/U0/ap_clk
    SLICE_X6Y180         FDRE                                         r  top_i/keccak_core_0/U0/state_reg[17][48]/C
                         clock pessimism             -0.066     2.091    
    SLICE_X6Y180         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.101     2.192    top_i/keccak_core_0/U0/state_reg[17][48]
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[23][48]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[19][40]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.163ns (47.480%)  route 0.180ns (52.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Net Delay (Source):      1.882ns (routing 0.702ns, distribution 1.180ns)
  Clock Net Delay (Destination): 2.163ns (routing 0.768ns, distribution 1.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.882     1.882    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X5Y177         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[23][48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y177         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     1.993 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[23][48]/Q
                         net (fo=3, routed)           0.151     2.145    top_i/keccak_core_0/U0/perm_inst/rol646_in[40]
    SLICE_X6Y182         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.052     2.197 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg[19][40]_i_1/O
                         net (fo=1, routed)           0.029     2.226    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg[19][40]_i_1_n_0
    SLICE_X6Y182         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[19][40]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.163     2.163    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X6Y182         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[19][40]/C
                         clock pessimism             -0.066     2.097    
    SLICE_X6Y182         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     2.198    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[19][40]
  -------------------------------------------------------------------
                         required time                         -2.198    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[8][59]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[8][59]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.159ns (62.251%)  route 0.096ns (37.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Net Delay (Source):      1.897ns (routing 0.702ns, distribution 1.195ns)
  Clock Net Delay (Destination): 2.140ns (routing 0.768ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.897     1.897    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X4Y213         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[8][59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y213         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     2.009 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[8][59]/Q
                         net (fo=3, routed)           0.085     2.094    top_i/keccak_core_0/U0/perm_inst/perm_out[8][59]
    SLICE_X3Y213         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.047     2.141 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg[8][59]_i_1/O
                         net (fo=1, routed)           0.011     2.152    top_i/keccak_core_0/U0/perm_inst/theta_out[8]_1[59]
    SLICE_X3Y213         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[8][59]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.140     2.140    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X3Y213         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[8][59]/C
                         clock pessimism             -0.120     2.019    
    SLICE_X3Y213         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     2.122    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[8][59]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[3][6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.159ns (63.194%)  route 0.093ns (36.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Net Delay (Source):      1.950ns (routing 0.702ns, distribution 1.248ns)
  Clock Net Delay (Destination): 2.188ns (routing 0.768ns, distribution 1.420ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.950     1.950    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X17Y219        FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y219        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     2.062 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[3][6]/Q
                         net (fo=3, routed)           0.082     2.144    top_i/keccak_core_0/U0/perm_inst/perm_out[3][6]
    SLICE_X16Y219        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.047     2.191 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg[3][6]_i_1/O
                         net (fo=1, routed)           0.011     2.202    top_i/keccak_core_0/U0/perm_inst/theta_out[3]_4[6]
    SLICE_X16Y219        FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.188     2.188    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X16Y219        FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[3][6]/C
                         clock pessimism             -0.120     2.068    
    SLICE_X16Y219        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.103     2.171    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[3][6]
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[19][48]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[13][56]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.145ns (41.648%)  route 0.203ns (58.352%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Net Delay (Source):      1.878ns (routing 0.702ns, distribution 1.176ns)
  Clock Net Delay (Destination): 2.161ns (routing 0.768ns, distribution 1.393ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.878     1.878    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X6Y178         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[19][48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y178         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     1.990 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[19][48]/Q
                         net (fo=3, routed)           0.172     2.162    top_i/keccak_core_0/U0/perm_inst/rol6412_in[56]
    SLICE_X6Y187         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.033     2.195 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg[13][56]_i_1/O
                         net (fo=1, routed)           0.031     2.226    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg[13][56]_i_1_n_0
    SLICE_X6Y187         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[13][56]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.161     2.161    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X6Y187         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[13][56]/C
                         clock pessimism             -0.066     2.095    
    SLICE_X6Y187         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.101     2.196    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[13][56]
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[6][51]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[6][51]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.158ns (62.480%)  route 0.095ns (37.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Net Delay (Source):      1.899ns (routing 0.702ns, distribution 1.197ns)
  Clock Net Delay (Destination): 2.138ns (routing 0.768ns, distribution 1.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.899     1.899    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X7Y207         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[6][51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y207         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     2.010 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[6][51]/Q
                         net (fo=3, routed)           0.083     2.093    top_i/keccak_core_0/U0/perm_inst/perm_out[6][51]
    SLICE_X6Y207         LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.047     2.140 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg[6][51]_i_1/O
                         net (fo=1, routed)           0.012     2.152    top_i/keccak_core_0/U0/perm_inst/theta_out[6]_10[51]
    SLICE_X6Y207         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[6][51]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.138     2.138    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X6Y207         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[6][51]/C
                         clock pessimism             -0.120     2.017    
    SLICE_X6Y207         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.102     2.119    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[6][51]
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[0][60]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/keccak_core_0/U0/output_data_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.145ns (59.838%)  route 0.097ns (40.163%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Net Delay (Source):      1.953ns (routing 0.702ns, distribution 1.251ns)
  Clock Net Delay (Destination): 2.182ns (routing 0.768ns, distribution 1.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.953     1.953    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X16Y216        FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[0][60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y216        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.112     2.065 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[0][60]/Q
                         net (fo=4, routed)           0.068     2.134    top_i/keccak_core_0/U0/perm_inst/perm_out[0][60]
    SLICE_X14Y216        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.033     2.167 r  top_i/keccak_core_0/U0/perm_inst/output_data[60]_i_1/O
                         net (fo=1, routed)           0.029     2.196    top_i/keccak_core_0/U0/output_data[60]
    SLICE_X14Y216        FDRE                                         r  top_i/keccak_core_0/U0/output_data_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.182     2.182    top_i/keccak_core_0/U0/ap_clk
    SLICE_X14Y216        FDRE                                         r  top_i/keccak_core_0/U0/output_data_reg[60]/C
                         clock pessimism             -0.120     2.062    
    SLICE_X14Y216        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.101     2.163    top_i/keccak_core_0/U0/output_data_reg[60]
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[4][53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[4][53]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.162ns (59.771%)  route 0.109ns (40.229%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Net Delay (Source):      1.947ns (routing 0.702ns, distribution 1.245ns)
  Clock Net Delay (Destination): 2.202ns (routing 0.768ns, distribution 1.434ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.947     1.947    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X20Y216        FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[4][53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y216        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     2.059 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[4][53]/Q
                         net (fo=3, routed)           0.098     2.157    top_i/keccak_core_0/U0/perm_inst/perm_out[4][53]
    SLICE_X21Y216        LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.050     2.207 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg[4][53]_i_1/O
                         net (fo=1, routed)           0.011     2.218    top_i/keccak_core_0/U0/perm_inst/theta_out[4]_12[53]
    SLICE_X21Y216        FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[4][53]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.202     2.202    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X21Y216        FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[4][53]/C
                         clock pessimism             -0.120     2.082    
    SLICE_X21Y216        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     2.185    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[4][53]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[19][26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/keccak_core_0/U0/state_reg[19][26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.145ns (57.930%)  route 0.105ns (42.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      1.919ns (routing 0.702ns, distribution 1.217ns)
  Clock Net Delay (Destination): 2.151ns (routing 0.768ns, distribution 1.383ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.919     1.919    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X14Y175        FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[19][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y175        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     2.031 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[19][26]/Q
                         net (fo=3, routed)           0.076     2.108    top_i/keccak_core_0/U0/perm_inst/perm_out[19][26]
    SLICE_X15Y175        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.033     2.141 r  top_i/keccak_core_0/U0/perm_inst/state[19][26]_i_1/O
                         net (fo=1, routed)           0.029     2.170    top_i/keccak_core_0/U0/perm_inst_n_678
    SLICE_X15Y175        FDRE                                         r  top_i/keccak_core_0/U0/state_reg[19][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.151     2.151    top_i/keccak_core_0/U0/ap_clk
    SLICE_X15Y175        FDRE                                         r  top_i/keccak_core_0/U0/state_reg[19][26]/C
                         clock pessimism             -0.117     2.034    
    SLICE_X15Y175        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.101     2.135    top_i/keccak_core_0/U0/state_reg[19][26]
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 top_i/keccak_core_0/U0/state_reg[5][19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[5][19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.146ns (55.859%)  route 0.115ns (44.141%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      1.910ns (routing 0.702ns, distribution 1.208ns)
  Clock Net Delay (Destination): 2.152ns (routing 0.768ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.910     1.910    top_i/keccak_core_0/U0/ap_clk
    SLICE_X17Y178        FDRE                                         r  top_i/keccak_core_0/U0/state_reg[5][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y178        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     2.022 r  top_i/keccak_core_0/U0/state_reg[5][19]/Q
                         net (fo=5, routed)           0.086     2.108    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[5][63]_0[19]
    SLICE_X15Y179        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.034     2.142 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg[5][19]_i_1/O
                         net (fo=1, routed)           0.029     2.171    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg[5][19]_i_1_n_0
    SLICE_X15Y179        FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[5][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.152     2.152    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X15Y179        FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[5][19]/C
                         clock pessimism             -0.117     2.035    
    SLICE_X15Y179        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.101     2.136    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[5][19]
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { top_i/keccak_core_0/U0/ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDSE/C   n/a            0.550         5.000       4.450      SLICE_X2Y157   top_i/keccak_core_0/U0/FSM_onehot_axi_wstate_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         5.000       4.450      SLICE_X2Y157   top_i/keccak_core_0/U0/FSM_onehot_axi_wstate_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         5.000       4.450      SLICE_X2Y157   top_i/keccak_core_0/U0/FSM_onehot_axi_wstate_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.550         5.000       4.450      SLICE_X3Y157   top_i/keccak_core_0/U0/FSM_sequential_axi_rstate_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         5.000       4.450      SLICE_X11Y188  top_i/keccak_core_0/U0/FSM_sequential_fsm_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         5.000       4.450      SLICE_X11Y188  top_i/keccak_core_0/U0/FSM_sequential_fsm_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         5.000       4.450      SLICE_X11Y188  top_i/keccak_core_0/U0/FSM_sequential_fsm_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.550         5.000       4.450      SLICE_X10Y172  top_i/keccak_core_0/U0/FSM_sequential_fsm_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.550         5.000       4.450      SLICE_X4Y169   top_i/keccak_core_0/U0/FSM_sequential_fsm_state_reg[3]_rep/C
Min Period        n/a     FDRE/C   n/a            0.550         5.000       4.450      SLICE_X4Y169   top_i/keccak_core_0/U0/FSM_sequential_fsm_state_reg[3]_rep__0/C
Low Pulse Width   Slow    FDSE/C   n/a            0.275         2.500       2.225      SLICE_X2Y157   top_i/keccak_core_0/U0/FSM_onehot_axi_wstate_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.275         2.500       2.225      SLICE_X2Y157   top_i/keccak_core_0/U0/FSM_onehot_axi_wstate_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X2Y157   top_i/keccak_core_0/U0/FSM_onehot_axi_wstate_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X2Y157   top_i/keccak_core_0/U0/FSM_onehot_axi_wstate_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X2Y157   top_i/keccak_core_0/U0/FSM_onehot_axi_wstate_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X2Y157   top_i/keccak_core_0/U0/FSM_onehot_axi_wstate_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X3Y157   top_i/keccak_core_0/U0/FSM_sequential_axi_rstate_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X3Y157   top_i/keccak_core_0/U0/FSM_sequential_axi_rstate_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X11Y188  top_i/keccak_core_0/U0/FSM_sequential_fsm_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X11Y188  top_i/keccak_core_0/U0/FSM_sequential_fsm_state_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.275         2.500       2.225      SLICE_X2Y157   top_i/keccak_core_0/U0/FSM_onehot_axi_wstate_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.275         2.500       2.225      SLICE_X2Y157   top_i/keccak_core_0/U0/FSM_onehot_axi_wstate_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X2Y157   top_i/keccak_core_0/U0/FSM_onehot_axi_wstate_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X2Y157   top_i/keccak_core_0/U0/FSM_onehot_axi_wstate_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X2Y157   top_i/keccak_core_0/U0/FSM_onehot_axi_wstate_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X2Y157   top_i/keccak_core_0/U0/FSM_onehot_axi_wstate_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X3Y157   top_i/keccak_core_0/U0/FSM_sequential_axi_rstate_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X3Y157   top_i/keccak_core_0/U0/FSM_sequential_axi_rstate_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X11Y188  top_i/keccak_core_0/U0/FSM_sequential_fsm_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X11Y188  top_i/keccak_core_0/U0/FSM_sequential_fsm_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        4.978ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.978ns  (required time - arrival time)
  Source:                 top_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_24/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.805ns  (logic 0.267ns (5.557%)  route 4.538ns (94.443%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.277ns = ( 12.277 - 10.000 ) 
    Source Clock Delay      (SCD):    2.497ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.230ns (routing 0.768ns, distribution 1.462ns)
  Clock Net Delay (Destination): 2.061ns (routing 0.702ns, distribution 1.359ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.230     2.497    top_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X23Y93         FDSE                                         r  top_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y93         FDSE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.611 f  top_i/proc_sys_reset_0/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.055     2.666    top_i/proc_sys_reset_0/U0/SEQ/Pr_out
    SLICE_X23Y93         LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.153     2.819 r  top_i/proc_sys_reset_0/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1/O
                         net (fo=31, routed)          4.483     7.302    top_i/proc_sys_reset_0/U0/SEQ_n_4
    SLICE_X23Y202        FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_24/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.061    12.277    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y202        FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_24/C
                         clock pessimism              0.117    12.394    
                         clock uncertainty           -0.160    12.234    
    SLICE_X23Y202        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.046    12.280    top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_24
  -------------------------------------------------------------------
                         required time                         12.280    
                         arrival time                          -7.302    
  -------------------------------------------------------------------
                         slack                                  4.978    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 top_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_25/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.803ns  (logic 0.267ns (5.559%)  route 4.536ns (94.441%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.277ns = ( 12.277 - 10.000 ) 
    Source Clock Delay      (SCD):    2.497ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.230ns (routing 0.768ns, distribution 1.462ns)
  Clock Net Delay (Destination): 2.061ns (routing 0.702ns, distribution 1.359ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.230     2.497    top_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X23Y93         FDSE                                         r  top_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y93         FDSE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.611 f  top_i/proc_sys_reset_0/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.055     2.666    top_i/proc_sys_reset_0/U0/SEQ/Pr_out
    SLICE_X23Y93         LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.153     2.819 r  top_i/proc_sys_reset_0/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1/O
                         net (fo=31, routed)          4.481     7.300    top_i/proc_sys_reset_0/U0/SEQ_n_4
    SLICE_X23Y202        FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_25/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.061    12.277    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y202        FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_25/C
                         clock pessimism              0.117    12.394    
                         clock uncertainty           -0.160    12.234    
    SLICE_X23Y202        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.046    12.280    top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_25
  -------------------------------------------------------------------
                         required time                         12.280    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             5.017ns  (required time - arrival time)
  Source:                 top_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.628ns  (logic 0.267ns (5.770%)  route 4.361ns (94.230%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.140ns = ( 12.140 - 10.000 ) 
    Source Clock Delay      (SCD):    2.497ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.230ns (routing 0.768ns, distribution 1.462ns)
  Clock Net Delay (Destination): 1.924ns (routing 0.702ns, distribution 1.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.230     2.497    top_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X23Y93         FDSE                                         r  top_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y93         FDSE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.611 f  top_i/proc_sys_reset_0/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.055     2.666    top_i/proc_sys_reset_0/U0/SEQ/Pr_out
    SLICE_X23Y93         LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.153     2.819 r  top_i/proc_sys_reset_0/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1/O
                         net (fo=31, routed)          4.306     7.124    top_i/proc_sys_reset_0/U0/SEQ_n_4
    SLICE_X9Y200         FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.924    12.140    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X9Y200         FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_7/C
                         clock pessimism              0.117    12.257    
                         clock uncertainty           -0.160    12.097    
    SLICE_X9Y200         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.044    12.141    top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_7
  -------------------------------------------------------------------
                         required time                         12.141    
                         arrival time                          -7.124    
  -------------------------------------------------------------------
                         slack                                  5.017    

Slack (MET) :             5.039ns  (required time - arrival time)
  Source:                 top_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_26/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 0.267ns (5.629%)  route 4.477ns (94.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.277ns = ( 12.277 - 10.000 ) 
    Source Clock Delay      (SCD):    2.497ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.230ns (routing 0.768ns, distribution 1.462ns)
  Clock Net Delay (Destination): 2.061ns (routing 0.702ns, distribution 1.359ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.230     2.497    top_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X23Y93         FDSE                                         r  top_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y93         FDSE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.611 f  top_i/proc_sys_reset_0/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.055     2.666    top_i/proc_sys_reset_0/U0/SEQ/Pr_out
    SLICE_X23Y93         LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.153     2.819 r  top_i/proc_sys_reset_0/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1/O
                         net (fo=31, routed)          4.422     7.240    top_i/proc_sys_reset_0/U0/SEQ_n_4
    SLICE_X23Y202        FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_26/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.061    12.277    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y202        FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_26/C
                         clock pessimism              0.117    12.394    
                         clock uncertainty           -0.160    12.234    
    SLICE_X23Y202        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.046    12.280    top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_26
  -------------------------------------------------------------------
                         required time                         12.280    
                         arrival time                          -7.240    
  -------------------------------------------------------------------
                         slack                                  5.039    

Slack (MET) :             5.242ns  (required time - arrival time)
  Source:                 top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 0.523ns (11.900%)  route 3.872ns (88.100%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 12.081 - 10.000 ) 
    Source Clock Delay      (SCD):    2.325ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.058ns (routing 0.768ns, distribution 1.290ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.702ns, distribution 1.163ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.058     2.325    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X4Y98          FDRE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     2.441 r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wvalid_i_reg/Q
                         net (fo=4, routed)           1.583     4.024    top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X3Y231         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.219     4.243 r  top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=3, routed)           0.273     4.517    top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_send[1]
    SLICE_X2Y233         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.188     4.705 r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_single_rank.data[53]_i_1/O
                         net (fo=33, routed)          2.015     6.720    top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[18]_0[0]
    SLICE_X0Y141         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.865    12.081    top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X0Y141         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[31]/C
                         clock pessimism              0.120    12.201    
                         clock uncertainty           -0.160    12.041    
    SLICE_X0Y141         FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.079    11.962    top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[31]
  -------------------------------------------------------------------
                         required time                         11.962    
                         arrival time                          -6.720    
  -------------------------------------------------------------------
                         slack                                  5.242    

Slack (MET) :             5.242ns  (required time - arrival time)
  Source:                 top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 0.523ns (11.900%)  route 3.872ns (88.100%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 12.081 - 10.000 ) 
    Source Clock Delay      (SCD):    2.325ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.058ns (routing 0.768ns, distribution 1.290ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.702ns, distribution 1.163ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.058     2.325    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X4Y98          FDRE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     2.441 r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wvalid_i_reg/Q
                         net (fo=4, routed)           1.583     4.024    top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X3Y231         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.219     4.243 r  top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=3, routed)           0.273     4.517    top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_send[1]
    SLICE_X2Y233         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.188     4.705 r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_single_rank.data[53]_i_1/O
                         net (fo=33, routed)          2.015     6.720    top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[18]_0[0]
    SLICE_X0Y141         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.865    12.081    top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X0Y141         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[33]/C
                         clock pessimism              0.120    12.201    
                         clock uncertainty           -0.160    12.041    
    SLICE_X0Y141         FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.079    11.962    top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[33]
  -------------------------------------------------------------------
                         required time                         11.962    
                         arrival time                          -6.720    
  -------------------------------------------------------------------
                         slack                                  5.242    

Slack (MET) :             5.242ns  (required time - arrival time)
  Source:                 top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 0.523ns (11.902%)  route 3.871ns (88.098%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.080ns = ( 12.080 - 10.000 ) 
    Source Clock Delay      (SCD):    2.325ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.058ns (routing 0.768ns, distribution 1.290ns)
  Clock Net Delay (Destination): 1.864ns (routing 0.702ns, distribution 1.162ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.058     2.325    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X4Y98          FDRE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     2.441 r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wvalid_i_reg/Q
                         net (fo=4, routed)           1.583     4.024    top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X3Y231         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.219     4.243 r  top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=3, routed)           0.273     4.517    top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_send[1]
    SLICE_X2Y233         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.188     4.705 r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_single_rank.data[53]_i_1/O
                         net (fo=33, routed)          2.014     6.719    top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[18]_0[0]
    SLICE_X0Y142         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.864    12.080    top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X0Y142         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[39]/C
                         clock pessimism              0.120    12.200    
                         clock uncertainty           -0.160    12.040    
    SLICE_X0Y142         FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.079    11.961    top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[39]
  -------------------------------------------------------------------
                         required time                         11.961    
                         arrival time                          -6.719    
  -------------------------------------------------------------------
                         slack                                  5.242    

Slack (MET) :             5.242ns  (required time - arrival time)
  Source:                 top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[47]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.393ns  (logic 0.523ns (11.905%)  route 3.870ns (88.095%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns = ( 12.079 - 10.000 ) 
    Source Clock Delay      (SCD):    2.325ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.058ns (routing 0.768ns, distribution 1.290ns)
  Clock Net Delay (Destination): 1.863ns (routing 0.702ns, distribution 1.161ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.058     2.325    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X4Y98          FDRE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     2.441 r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wvalid_i_reg/Q
                         net (fo=4, routed)           1.583     4.024    top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X3Y231         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.219     4.243 r  top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=3, routed)           0.273     4.517    top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_send[1]
    SLICE_X2Y233         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.188     4.705 r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_single_rank.data[53]_i_1/O
                         net (fo=33, routed)          2.013     6.718    top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[18]_0[0]
    SLICE_X0Y143         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[47]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.863    12.079    top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X0Y143         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[47]/C
                         clock pessimism              0.120    12.199    
                         clock uncertainty           -0.160    12.039    
    SLICE_X0Y143         FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.079    11.960    top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[47]
  -------------------------------------------------------------------
                         required time                         11.960    
                         arrival time                          -6.718    
  -------------------------------------------------------------------
                         slack                                  5.242    

Slack (MET) :             5.242ns  (required time - arrival time)
  Source:                 top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[53]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 0.523ns (11.902%)  route 3.871ns (88.098%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.080ns = ( 12.080 - 10.000 ) 
    Source Clock Delay      (SCD):    2.325ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.058ns (routing 0.768ns, distribution 1.290ns)
  Clock Net Delay (Destination): 1.864ns (routing 0.702ns, distribution 1.162ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.058     2.325    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X4Y98          FDRE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     2.441 r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wvalid_i_reg/Q
                         net (fo=4, routed)           1.583     4.024    top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X3Y231         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.219     4.243 r  top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=3, routed)           0.273     4.517    top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_send[1]
    SLICE_X2Y233         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.188     4.705 r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_single_rank.data[53]_i_1/O
                         net (fo=33, routed)          2.014     6.719    top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[18]_0[0]
    SLICE_X0Y142         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.864    12.080    top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X0Y142         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[53]/C
                         clock pessimism              0.120    12.200    
                         clock uncertainty           -0.160    12.040    
    SLICE_X0Y142         FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.079    11.961    top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[53]
  -------------------------------------------------------------------
                         required time                         11.961    
                         arrival time                          -6.719    
  -------------------------------------------------------------------
                         slack                                  5.242    

Slack (MET) :             5.242ns  (required time - arrival time)
  Source:                 top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.397ns  (logic 0.523ns (11.894%)  route 3.874ns (88.106%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.083ns = ( 12.083 - 10.000 ) 
    Source Clock Delay      (SCD):    2.325ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.058ns (routing 0.768ns, distribution 1.290ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.702ns, distribution 1.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.058     2.325    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X4Y98          FDRE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     2.441 r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wvalid_i_reg/Q
                         net (fo=4, routed)           1.583     4.024    top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X3Y231         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.219     4.243 r  top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=3, routed)           0.273     4.517    top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_send[1]
    SLICE_X2Y233         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.188     4.705 r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_single_rank.data[53]_i_1/O
                         net (fo=33, routed)          2.017     6.722    top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[18]_0[0]
    SLICE_X0Y139         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.867    12.083    top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X0Y139         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[25]/C
                         clock pessimism              0.120    12.203    
                         clock uncertainty           -0.160    12.043    
    SLICE_X0Y139         FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.079    11.964    top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[25]
  -------------------------------------------------------------------
                         required time                         11.964    
                         arrival time                          -6.722    
  -------------------------------------------------------------------
                         slack                                  5.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i_reg[1029]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.115ns (46.208%)  route 0.134ns (53.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.859ns (routing 0.702ns, distribution 1.157ns)
  Clock Net Delay (Destination): 2.094ns (routing 0.768ns, distribution 1.326ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.859     2.075    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/aclk
    SLICE_X1Y90          FDRE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i_reg[1029]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.190 r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i_reg[1029]/Q
                         net (fo=2, routed)           0.134     2.324    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arid[0]
    SLICE_X2Y91          FDRE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.094     2.361    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/aclk
    SLICE_X2Y91          FDRE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i_reg[0]/C
                         clock pessimism             -0.161     2.199    
    SLICE_X2Y91          FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.101     2.300    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1038]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.112ns (50.615%)  route 0.109ns (49.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.864ns (routing 0.702ns, distribution 1.162ns)
  Clock Net Delay (Destination): 2.061ns (routing 0.768ns, distribution 1.293ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.864     2.080    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X4Y95          FDRE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1038]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     2.192 r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1038]/Q
                         net (fo=2, routed)           0.109     2.301    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awid[9]
    SLICE_X3Y95          FDRE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.061     2.328    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/aclk
    SLICE_X3Y95          FDRE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i_reg[9]/C
                         clock pessimism             -0.161     2.167    
    SLICE_X3Y95          FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.101     2.268    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aresetn_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.114ns (41.455%)  route 0.161ns (58.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.905ns (routing 0.702ns, distribution 1.203ns)
  Clock Net Delay (Destination): 2.155ns (routing 0.768ns, distribution 1.387ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.905     2.121    top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y228         FDCE                                         r  top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y228         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.114     2.235 r  top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/Q
                         net (fo=1, routed)           0.161     2.396    top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aresetn_cdc
    SLICE_X3Y228         FDRE                                         r  top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aresetn_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.155     2.422    top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aclk
    SLICE_X3Y228         FDRE                                         r  top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aresetn_d_reg[0]/C
                         clock pessimism             -0.171     2.250    
    SLICE_X3Y228         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.101     2.351    top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aresetn_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.351    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1041]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.113ns (45.020%)  route 0.138ns (54.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.869ns (routing 0.702ns, distribution 1.167ns)
  Clock Net Delay (Destination): 2.090ns (routing 0.768ns, distribution 1.322ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.869     2.085    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X0Y132         FDRE                                         r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1041]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.113     2.198 r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1041]/Q
                         net (fo=2, routed)           0.138     2.336    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awid[12]
    SLICE_X1Y133         FDRE                                         r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.090     2.357    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/aclk
    SLICE_X1Y133         FDRE                                         r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i_reg[12]/C
                         clock pessimism             -0.168     2.189    
    SLICE_X1Y133         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.101     2.290    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i_reg[1039]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.113ns (41.716%)  route 0.158ns (58.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.859ns (routing 0.702ns, distribution 1.157ns)
  Clock Net Delay (Destination): 2.092ns (routing 0.768ns, distribution 1.324ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.859     2.075    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/aclk
    SLICE_X1Y90          FDRE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i_reg[1039]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.113     2.188 r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i_reg[1039]/Q
                         net (fo=2, routed)           0.158     2.346    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt_reg[7]_0[10]
    SLICE_X2Y91          FDRE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.092     2.359    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/aclk
    SLICE_X2Y91          FDRE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[10]/C
                         clock pessimism             -0.161     2.197    
    SLICE_X2Y91          FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     2.299    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.299    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1039]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.113ns (44.841%)  route 0.139ns (55.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.868ns (routing 0.702ns, distribution 1.166ns)
  Clock Net Delay (Destination): 2.088ns (routing 0.768ns, distribution 1.320ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.868     2.084    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X0Y134         FDRE                                         r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1039]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.113     2.197 r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1039]/Q
                         net (fo=2, routed)           0.139     2.336    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awid[10]
    SLICE_X1Y136         FDRE                                         r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.088     2.355    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/aclk
    SLICE_X1Y136         FDRE                                         r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i_reg[10]/C
                         clock pessimism             -0.168     2.187    
    SLICE_X1Y136         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.102     2.289    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.084ns (46.059%)  route 0.098ns (53.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.489ns
    Source Clock Delay      (SCD):    1.317ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      1.166ns (routing 0.418ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.454ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.166     1.317    top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X3Y233         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y233         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.401 r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=6, routed)           0.098     1.499    top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/A1
    SLICE_X2Y233         RAMD32                                       r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.302     1.489    top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/WCLK
    SLICE_X2Y233         RAMD32                                       r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.125     1.364    
    SLICE_X2Y233         RAMD32 (Hold_G6LUT_SLICEM_CLK_WADR1)
                                                      0.088     1.452    top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.084ns (46.059%)  route 0.098ns (53.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.489ns
    Source Clock Delay      (SCD):    1.317ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      1.166ns (routing 0.418ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.454ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.166     1.317    top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X3Y233         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y233         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.401 r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=6, routed)           0.098     1.499    top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/A1
    SLICE_X2Y233         RAMD32                                       r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.302     1.489    top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/WCLK
    SLICE_X2Y233         RAMD32                                       r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.125     1.364    
    SLICE_X2Y233         RAMD32 (Hold_H6LUT_SLICEM_CLK_WADR1)
                                                      0.088     1.452    top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 top_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.147ns (53.030%)  route 0.130ns (46.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    2.081ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.865ns (routing 0.702ns, distribution 1.163ns)
  Clock Net Delay (Destination): 2.109ns (routing 0.768ns, distribution 1.341ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.865     2.081    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X7Y137         FDRE                                         r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y137         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.113     2.194 r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt_reg[2]/Q
                         net (fo=9, routed)           0.098     2.292    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt_reg_n_0_[2]
    SLICE_X6Y137         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.034     2.326 r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[3]_i_1/O
                         net (fo=1, routed)           0.032     2.358    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[3]_i_1_n_0
    SLICE_X6Y137         FDRE                                         r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.109     2.376    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X6Y137         FDRE                                         r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt_reg[3]/C
                         clock pessimism             -0.168     2.208    
    SLICE_X6Y137         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     2.309    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i_reg[1040]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.111ns (40.319%)  route 0.164ns (59.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.859ns (routing 0.702ns, distribution 1.157ns)
  Clock Net Delay (Destination): 2.094ns (routing 0.768ns, distribution 1.326ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.859     2.075    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/aclk
    SLICE_X1Y90          FDRE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i_reg[1040]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     2.186 r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i_reg[1040]/Q
                         net (fo=2, routed)           0.164     2.350    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arid[11]
    SLICE_X2Y91          FDRE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.094     2.361    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/aclk
    SLICE_X2Y91          FDRE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i_reg[11]/C
                         clock pessimism             -0.161     2.199    
    SLICE_X2Y91          FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.101     2.300    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0      top_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0      top_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1ACLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         10.000      8.476      SLICE_X24Y90  top_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         10.000      8.476      SLICE_X4Y123  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         10.000      8.476      SLICE_X1Y232  top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl16/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         10.000      8.476      SLICE_X1Y232  top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.524         10.000      8.476      SLICE_X2Y233  top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/DP/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.524         10.000      8.476      SLICE_X2Y233  top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/SP/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.524         10.000      8.476      SLICE_X2Y236  top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/DP/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.524         10.000      8.476      SLICE_X2Y236  top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X24Y90  top_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X24Y90  top_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X4Y123  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X4Y123  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X1Y232  top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X1Y232  top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl16/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X24Y90  top_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X24Y90  top_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X4Y123  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X4Y123  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X1Y232  top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X1Y232  top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_17/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[20][60]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.107ns  (logic 0.118ns (3.798%)  route 2.989ns (96.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 6.948 - 5.000 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.199ns (routing 0.768ns, distribution 1.431ns)
  Clock Net Delay (Destination): 1.948ns (routing 0.702ns, distribution 1.246ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.199     2.466    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X21Y199        FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y199        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     2.584 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_17/Q
                         net (fo=118, routed)         2.989     5.572    top_i/keccak_core_0/U0/perm_inst/peripheral_aresetn[0]_repN_17_alias
    SLICE_X17Y217        FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[20][60]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.948     6.948    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X17Y217        FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[20][60]/C
                         clock pessimism              0.120     7.068    
                         clock uncertainty           -0.160     6.908    
    SLICE_X17Y217        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.118     6.790    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[20][60]
  -------------------------------------------------------------------
                         required time                          6.790    
                         arrival time                          -5.572    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_17/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[21][60]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.107ns  (logic 0.118ns (3.798%)  route 2.989ns (96.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 6.948 - 5.000 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.199ns (routing 0.768ns, distribution 1.431ns)
  Clock Net Delay (Destination): 1.948ns (routing 0.702ns, distribution 1.246ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.199     2.466    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X21Y199        FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y199        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     2.584 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_17/Q
                         net (fo=118, routed)         2.989     5.572    top_i/keccak_core_0/U0/perm_inst/peripheral_aresetn[0]_repN_17_alias
    SLICE_X17Y217        FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[21][60]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.948     6.948    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X17Y217        FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[21][60]/C
                         clock pessimism              0.120     7.068    
                         clock uncertainty           -0.160     6.908    
    SLICE_X17Y217        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.118     6.790    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[21][60]
  -------------------------------------------------------------------
                         required time                          6.790    
                         arrival time                          -5.572    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_17/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[22][60]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.107ns  (logic 0.118ns (3.798%)  route 2.989ns (96.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 6.948 - 5.000 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.199ns (routing 0.768ns, distribution 1.431ns)
  Clock Net Delay (Destination): 1.948ns (routing 0.702ns, distribution 1.246ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.199     2.466    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X21Y199        FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y199        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     2.584 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_17/Q
                         net (fo=118, routed)         2.989     5.572    top_i/keccak_core_0/U0/perm_inst/peripheral_aresetn[0]_repN_17_alias
    SLICE_X17Y217        FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[22][60]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.948     6.948    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X17Y217        FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[22][60]/C
                         clock pessimism              0.120     7.068    
                         clock uncertainty           -0.160     6.908    
    SLICE_X17Y217        FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.118     6.790    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[22][60]
  -------------------------------------------------------------------
                         required time                          6.790    
                         arrival time                          -5.572    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_17/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[24][60]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.107ns  (logic 0.118ns (3.798%)  route 2.989ns (96.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 6.948 - 5.000 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.199ns (routing 0.768ns, distribution 1.431ns)
  Clock Net Delay (Destination): 1.948ns (routing 0.702ns, distribution 1.246ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.199     2.466    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X21Y199        FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y199        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     2.584 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_17/Q
                         net (fo=118, routed)         2.989     5.572    top_i/keccak_core_0/U0/perm_inst/peripheral_aresetn[0]_repN_17_alias
    SLICE_X17Y217        FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[24][60]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.948     6.948    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X17Y217        FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[24][60]/C
                         clock pessimism              0.120     7.068    
                         clock uncertainty           -0.160     6.908    
    SLICE_X17Y217        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.118     6.790    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[24][60]
  -------------------------------------------------------------------
                         required time                          6.790    
                         arrival time                          -5.572    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.219ns  (required time - arrival time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_17/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[23][60]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.118ns (3.802%)  route 2.986ns (96.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 6.948 - 5.000 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.199ns (routing 0.768ns, distribution 1.431ns)
  Clock Net Delay (Destination): 1.948ns (routing 0.702ns, distribution 1.246ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.199     2.466    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X21Y199        FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y199        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     2.584 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_17/Q
                         net (fo=118, routed)         2.986     5.569    top_i/keccak_core_0/U0/perm_inst/peripheral_aresetn[0]_repN_17_alias
    SLICE_X17Y217        FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[23][60]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.948     6.948    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X17Y217        FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[23][60]/C
                         clock pessimism              0.120     7.068    
                         clock uncertainty           -0.160     6.908    
    SLICE_X17Y217        FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.119     6.789    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[23][60]
  -------------------------------------------------------------------
                         required time                          6.789    
                         arrival time                          -5.569    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.429ns  (required time - arrival time)
  Source:                 top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/keccak_core_0/U0/reg_rate_bytes_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 0.606ns (21.184%)  route 2.255ns (78.816%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 6.872 - 5.000 ) 
    Source Clock Delay      (SCD):    2.409ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.142ns (routing 0.768ns, distribution 1.374ns)
  Clock Net Delay (Destination): 1.872ns (routing 0.702ns, distribution 1.170ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.142     2.409    top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X5Y234         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y234         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.523 f  top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/Q
                         net (fo=5, routed)           0.109     2.632    top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X5Y233         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.185     2.817 r  top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.304     3.121    top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/s_axi_wvalid
    SLICE_X3Y228         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     3.202 r  top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/m_axi_wvalid_INST_0/O
                         net (fo=13, routed)          1.143     4.346    top_i/keccak_core_0/U0/s_axi_WVALID
    SLICE_X2Y157         LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226     4.572 r  top_i/keccak_core_0/U0/reg_rate_bytes[7]_i_1/O
                         net (fo=8, routed)           0.698     5.269    top_i/keccak_core_0/U0/reg_rate_bytes[7]_i_1_n_0
    SLICE_X5Y166         FDRE                                         r  top_i/keccak_core_0/U0/reg_rate_bytes_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.872     6.872    top_i/keccak_core_0/U0/ap_clk
    SLICE_X5Y166         FDRE                                         r  top_i/keccak_core_0/U0/reg_rate_bytes_reg[7]/C
                         clock pessimism              0.066     6.938    
                         clock uncertainty           -0.160     6.778    
    SLICE_X5Y166         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.080     6.698    top_i/keccak_core_0/U0/reg_rate_bytes_reg[7]
  -------------------------------------------------------------------
                         required time                          6.698    
                         arrival time                          -5.269    
  -------------------------------------------------------------------
                         slack                                  1.429    

Slack (MET) :             1.437ns  (required time - arrival time)
  Source:                 top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/keccak_core_0/U0/reg_rate_bytes_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.853ns  (logic 0.606ns (21.244%)  route 2.247ns (78.756%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        -0.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.871ns = ( 6.871 - 5.000 ) 
    Source Clock Delay      (SCD):    2.409ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.142ns (routing 0.768ns, distribution 1.374ns)
  Clock Net Delay (Destination): 1.871ns (routing 0.702ns, distribution 1.169ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.142     2.409    top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X5Y234         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y234         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.523 f  top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/Q
                         net (fo=5, routed)           0.109     2.632    top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X5Y233         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.185     2.817 r  top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.304     3.121    top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/s_axi_wvalid
    SLICE_X3Y228         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     3.202 r  top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/m_axi_wvalid_INST_0/O
                         net (fo=13, routed)          1.143     4.346    top_i/keccak_core_0/U0/s_axi_WVALID
    SLICE_X2Y157         LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226     4.572 r  top_i/keccak_core_0/U0/reg_rate_bytes[7]_i_1/O
                         net (fo=8, routed)           0.690     5.261    top_i/keccak_core_0/U0/reg_rate_bytes[7]_i_1_n_0
    SLICE_X6Y166         FDRE                                         r  top_i/keccak_core_0/U0/reg_rate_bytes_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.871     6.871    top_i/keccak_core_0/U0/ap_clk
    SLICE_X6Y166         FDRE                                         r  top_i/keccak_core_0/U0/reg_rate_bytes_reg[3]/C
                         clock pessimism              0.066     6.937    
                         clock uncertainty           -0.160     6.777    
    SLICE_X6Y166         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.079     6.698    top_i/keccak_core_0/U0/reg_rate_bytes_reg[3]
  -------------------------------------------------------------------
                         required time                          6.698    
                         arrival time                          -5.261    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.500ns  (required time - arrival time)
  Source:                 top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/keccak_core_0/U0/reg_rate_bytes_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.606ns (21.675%)  route 2.190ns (78.325%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        -0.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.876ns = ( 6.876 - 5.000 ) 
    Source Clock Delay      (SCD):    2.409ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.142ns (routing 0.768ns, distribution 1.374ns)
  Clock Net Delay (Destination): 1.876ns (routing 0.702ns, distribution 1.174ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.142     2.409    top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X5Y234         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y234         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.523 f  top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/Q
                         net (fo=5, routed)           0.109     2.632    top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X5Y233         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.185     2.817 r  top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.304     3.121    top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/s_axi_wvalid
    SLICE_X3Y228         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     3.202 r  top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/m_axi_wvalid_INST_0/O
                         net (fo=13, routed)          1.143     4.346    top_i/keccak_core_0/U0/s_axi_WVALID
    SLICE_X2Y157         LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226     4.572 r  top_i/keccak_core_0/U0/reg_rate_bytes[7]_i_1/O
                         net (fo=8, routed)           0.633     5.204    top_i/keccak_core_0/U0/reg_rate_bytes[7]_i_1_n_0
    SLICE_X3Y167         FDRE                                         r  top_i/keccak_core_0/U0/reg_rate_bytes_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.876     6.876    top_i/keccak_core_0/U0/ap_clk
    SLICE_X3Y167         FDRE                                         r  top_i/keccak_core_0/U0/reg_rate_bytes_reg[5]/C
                         clock pessimism              0.066     6.942    
                         clock uncertainty           -0.160     6.782    
    SLICE_X3Y167         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.078     6.704    top_i/keccak_core_0/U0/reg_rate_bytes_reg[5]
  -------------------------------------------------------------------
                         required time                          6.704    
                         arrival time                          -5.204    
  -------------------------------------------------------------------
                         slack                                  1.500    

Slack (MET) :             1.517ns  (required time - arrival time)
  Source:                 top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/keccak_core_0/U0/reg_rate_bytes_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.778ns  (logic 0.606ns (21.816%)  route 2.172ns (78.184%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.875ns = ( 6.875 - 5.000 ) 
    Source Clock Delay      (SCD):    2.409ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.142ns (routing 0.768ns, distribution 1.374ns)
  Clock Net Delay (Destination): 1.875ns (routing 0.702ns, distribution 1.173ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.142     2.409    top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X5Y234         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y234         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.523 f  top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/Q
                         net (fo=5, routed)           0.109     2.632    top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X5Y233         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.185     2.817 r  top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.304     3.121    top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/s_axi_wvalid
    SLICE_X3Y228         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     3.202 r  top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/m_axi_wvalid_INST_0/O
                         net (fo=13, routed)          1.143     4.346    top_i/keccak_core_0/U0/s_axi_WVALID
    SLICE_X2Y157         LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226     4.572 r  top_i/keccak_core_0/U0/reg_rate_bytes[7]_i_1/O
                         net (fo=8, routed)           0.615     5.187    top_i/keccak_core_0/U0/reg_rate_bytes[7]_i_1_n_0
    SLICE_X6Y168         FDRE                                         r  top_i/keccak_core_0/U0/reg_rate_bytes_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.875     6.875    top_i/keccak_core_0/U0/ap_clk
    SLICE_X6Y168         FDRE                                         r  top_i/keccak_core_0/U0/reg_rate_bytes_reg[4]/C
                         clock pessimism              0.066     6.941    
                         clock uncertainty           -0.160     6.781    
    SLICE_X6Y168         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.078     6.703    top_i/keccak_core_0/U0/reg_rate_bytes_reg[4]
  -------------------------------------------------------------------
                         required time                          6.703    
                         arrival time                          -5.187    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.517ns  (required time - arrival time)
  Source:                 top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/keccak_core_0/U0/reg_rate_bytes_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.778ns  (logic 0.606ns (21.816%)  route 2.172ns (78.184%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.875ns = ( 6.875 - 5.000 ) 
    Source Clock Delay      (SCD):    2.409ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.142ns (routing 0.768ns, distribution 1.374ns)
  Clock Net Delay (Destination): 1.875ns (routing 0.702ns, distribution 1.173ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.142     2.409    top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X5Y234         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y234         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.523 f  top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/Q
                         net (fo=5, routed)           0.109     2.632    top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X5Y233         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.185     2.817 r  top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.304     3.121    top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/s_axi_wvalid
    SLICE_X3Y228         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     3.202 r  top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/m_axi_wvalid_INST_0/O
                         net (fo=13, routed)          1.143     4.346    top_i/keccak_core_0/U0/s_axi_WVALID
    SLICE_X2Y157         LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226     4.572 r  top_i/keccak_core_0/U0/reg_rate_bytes[7]_i_1/O
                         net (fo=8, routed)           0.615     5.187    top_i/keccak_core_0/U0/reg_rate_bytes[7]_i_1_n_0
    SLICE_X6Y168         FDRE                                         r  top_i/keccak_core_0/U0/reg_rate_bytes_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.875     6.875    top_i/keccak_core_0/U0/ap_clk
    SLICE_X6Y168         FDRE                                         r  top_i/keccak_core_0/U0/reg_rate_bytes_reg[6]/C
                         clock pessimism              0.066     6.941    
                         clock uncertainty           -0.160     6.781    
    SLICE_X6Y168         FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.078     6.703    top_i/keccak_core_0/U0/reg_rate_bytes_reg[6]
  -------------------------------------------------------------------
                         required time                          6.703    
                         arrival time                          -5.187    
  -------------------------------------------------------------------
                         slack                                  1.517    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_24/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[10][14]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.085ns (46.037%)  route 0.100ns (53.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.371ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.246ns (routing 0.418ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.454ns, distribution 0.917ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.246     1.397    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y202        FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_24/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y202        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     1.482 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_24/Q
                         net (fo=173, routed)         0.100     1.581    top_i/keccak_core_0/U0/perm_inst/peripheral_aresetn[0]_repN_24_alias
    SLICE_X25Y202        FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[10][14]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.371     1.371    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X25Y202        FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[10][14]/C
                         clock pessimism             -0.069     1.302    
                         clock uncertainty            0.160     1.462    
    SLICE_X25Y202        FDRE (Hold_DFF_SLICEM_C_R)
                                                     -0.008     1.454    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[10][14]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_24/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[19][13]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.085ns (46.037%)  route 0.100ns (53.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.371ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.246ns (routing 0.418ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.454ns, distribution 0.917ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.246     1.397    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y202        FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_24/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y202        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     1.482 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_24/Q
                         net (fo=173, routed)         0.100     1.581    top_i/keccak_core_0/U0/perm_inst/peripheral_aresetn[0]_repN_24_alias
    SLICE_X25Y202        FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[19][13]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.371     1.371    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X25Y202        FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[19][13]/C
                         clock pessimism             -0.069     1.302    
                         clock uncertainty            0.160     1.462    
    SLICE_X25Y202        FDRE (Hold_CFF_SLICEM_C_R)
                                                     -0.008     1.454    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[19][13]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_24/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[20][14]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.085ns (46.037%)  route 0.100ns (53.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.371ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.246ns (routing 0.418ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.454ns, distribution 0.917ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.246     1.397    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y202        FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_24/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y202        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     1.482 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_24/Q
                         net (fo=173, routed)         0.100     1.581    top_i/keccak_core_0/U0/perm_inst/peripheral_aresetn[0]_repN_24_alias
    SLICE_X25Y202        FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[20][14]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.371     1.371    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X25Y202        FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[20][14]/C
                         clock pessimism             -0.069     1.302    
                         clock uncertainty            0.160     1.462    
    SLICE_X25Y202        FDRE (Hold_DFF2_SLICEM_C_R)
                                                     -0.008     1.454    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[20][14]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_24/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[9][13]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.085ns (46.037%)  route 0.100ns (53.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.371ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.246ns (routing 0.418ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.454ns, distribution 0.917ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.246     1.397    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y202        FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_24/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y202        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     1.482 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_24/Q
                         net (fo=173, routed)         0.100     1.581    top_i/keccak_core_0/U0/perm_inst/peripheral_aresetn[0]_repN_24_alias
    SLICE_X25Y202        FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[9][13]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.371     1.371    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X25Y202        FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[9][13]/C
                         clock pessimism             -0.069     1.302    
                         clock uncertainty            0.160     1.462    
    SLICE_X25Y202        FDRE (Hold_CFF2_SLICEM_C_R)
                                                     -0.008     1.454    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[9][13]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_20/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/keccak_core_0/U0/state_reg[24][17]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.085ns (44.175%)  route 0.107ns (55.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.303ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.175ns (routing 0.418ns, distribution 0.757ns)
  Clock Net Delay (Destination): 1.303ns (routing 0.454ns, distribution 0.849ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.175     1.326    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y194        FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_20/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y194        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     1.411 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_20/Q
                         net (fo=225, routed)         0.107     1.518    top_i/keccak_core_0/U0/peripheral_aresetn[0]_repN_20_alias
    SLICE_X15Y194        FDRE                                         r  top_i/keccak_core_0/U0/state_reg[24][17]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.303     1.303    top_i/keccak_core_0/U0/ap_clk
    SLICE_X15Y194        FDRE                                         r  top_i/keccak_core_0/U0/state_reg[24][17]/C
                         clock pessimism             -0.065     1.238    
                         clock uncertainty            0.160     1.398    
    SLICE_X15Y194        FDRE (Hold_HFF_SLICEL_C_R)
                                                     -0.008     1.390    top_i/keccak_core_0/U0/state_reg[24][17]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_20/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/keccak_core_0/U0/state_reg[9][17]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.085ns (44.175%)  route 0.107ns (55.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.303ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.175ns (routing 0.418ns, distribution 0.757ns)
  Clock Net Delay (Destination): 1.303ns (routing 0.454ns, distribution 0.849ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.175     1.326    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y194        FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_20/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y194        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     1.411 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_20/Q
                         net (fo=225, routed)         0.107     1.518    top_i/keccak_core_0/U0/peripheral_aresetn[0]_repN_20_alias
    SLICE_X16Y194        FDRE                                         r  top_i/keccak_core_0/U0/state_reg[9][17]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.303     1.303    top_i/keccak_core_0/U0/ap_clk
    SLICE_X16Y194        FDRE                                         r  top_i/keccak_core_0/U0/state_reg[9][17]/C
                         clock pessimism             -0.065     1.238    
                         clock uncertainty            0.160     1.398    
    SLICE_X16Y194        FDRE (Hold_HFF_SLICEL_C_R)
                                                     -0.008     1.390    top_i/keccak_core_0/U0/state_reg[9][17]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/keccak_core_0/U0/state_reg[10][47]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.084ns (44.555%)  route 0.105ns (55.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.157ns (routing 0.418ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.279ns (routing 0.454ns, distribution 0.825ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.157     1.308    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y186         FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y186         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.392 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_6/Q
                         net (fo=141, routed)         0.105     1.496    top_i/keccak_core_0/U0/peripheral_aresetn[0]_repN_6_alias
    SLICE_X5Y186         FDRE                                         r  top_i/keccak_core_0/U0/state_reg[10][47]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.279     1.279    top_i/keccak_core_0/U0/ap_clk
    SLICE_X5Y186         FDRE                                         r  top_i/keccak_core_0/U0/state_reg[10][47]/C
                         clock pessimism             -0.065     1.213    
                         clock uncertainty            0.160     1.374    
    SLICE_X5Y186         FDRE (Hold_DFF_SLICEM_C_R)
                                                     -0.008     1.366    top_i/keccak_core_0/U0/state_reg[10][47]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/keccak_core_0/U0/state_reg[10][56]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.084ns (44.555%)  route 0.105ns (55.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.157ns (routing 0.418ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.279ns (routing 0.454ns, distribution 0.825ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.157     1.308    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y186         FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y186         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.392 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_6/Q
                         net (fo=141, routed)         0.105     1.496    top_i/keccak_core_0/U0/peripheral_aresetn[0]_repN_6_alias
    SLICE_X5Y186         FDRE                                         r  top_i/keccak_core_0/U0/state_reg[10][56]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.279     1.279    top_i/keccak_core_0/U0/ap_clk
    SLICE_X5Y186         FDRE                                         r  top_i/keccak_core_0/U0/state_reg[10][56]/C
                         clock pessimism             -0.065     1.213    
                         clock uncertainty            0.160     1.374    
    SLICE_X5Y186         FDRE (Hold_CFF_SLICEM_C_R)
                                                     -0.008     1.366    top_i/keccak_core_0/U0/state_reg[10][56]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_29/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[16][2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.085ns (46.122%)  route 0.099ns (53.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.371ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.251ns (routing 0.418ns, distribution 0.833ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.454ns, distribution 0.917ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.251     1.402    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y184        FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_29/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y184        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.085     1.487 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_29/Q
                         net (fo=118, routed)         0.099     1.586    top_i/keccak_core_0/U0/perm_inst/peripheral_aresetn[0]_repN_29_alias
    SLICE_X24Y184        FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[16][2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.371     1.371    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X24Y184        FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[16][2]/C
                         clock pessimism             -0.069     1.302    
                         clock uncertainty            0.160     1.462    
    SLICE_X24Y184        FDRE (Hold_DFF_SLICEM_C_R)
                                                     -0.008     1.454    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[16][2]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_29/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[6][2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.085ns (46.122%)  route 0.099ns (53.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.371ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.251ns (routing 0.418ns, distribution 0.833ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.454ns, distribution 0.917ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.251     1.402    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y184        FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_29/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y184        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.085     1.487 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_29/Q
                         net (fo=118, routed)         0.099     1.586    top_i/keccak_core_0/U0/perm_inst/peripheral_aresetn[0]_repN_29_alias
    SLICE_X24Y184        FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[6][2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.371     1.371    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X24Y184        FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[6][2]/C
                         clock pessimism             -0.069     1.302    
                         clock uncertainty            0.160     1.462    
    SLICE_X24Y184        FDRE (Hold_CFF_SLICEM_C_R)
                                                     -0.008     1.454    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[6][2]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.132    





---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        1.615ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.615ns  (required time - arrival time)
  Source:                 top_i/keccak_core_0/U0/FSM_onehot_axi_wstate_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/is_zero_r_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - ap_clk rise@5.000ns)
  Data Path Delay:        3.365ns  (logic 0.343ns (10.193%)  route 3.022ns (89.807%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.129ns = ( 12.129 - 10.000 ) 
    Source Clock Delay      (SCD):    2.098ns = ( 7.098 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.098ns (routing 0.768ns, distribution 1.330ns)
  Clock Net Delay (Destination): 1.913ns (routing 0.702ns, distribution 1.211ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.098     7.098    top_i/keccak_core_0/U0/ap_clk
    SLICE_X2Y157         FDSE                                         r  top_i/keccak_core_0/U0/FSM_onehot_axi_wstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y157         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     7.211 r  top_i/keccak_core_0/U0/FSM_onehot_axi_wstate_reg[0]/Q
                         net (fo=5, routed)           0.416     7.626    top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/m_axi_awready
    SLICE_X2Y156         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.095     7.721 r  top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/s_axi_awready_INST_0/O
                         net (fo=4, routed)           2.512    10.233    top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/m_sc_recv[0]
    SLICE_X1Y229         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.135    10.368 r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/is_zero_r_i_1__1/O
                         net (fo=1, routed)           0.095    10.463    top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/is_zero_r_i_1__1_n_0
    SLICE_X1Y229         FDSE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/is_zero_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.913    12.129    top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/s_sc_aclk
    SLICE_X1Y229         FDSE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/is_zero_r_reg/C
                         clock pessimism              0.066    12.195    
                         clock uncertainty           -0.160    12.035    
    SLICE_X1Y229         FDSE (Setup_CFF_SLICEM_C_D)
                                                      0.043    12.078    top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/is_zero_r_reg
  -------------------------------------------------------------------
                         required time                         12.078    
                         arrival time                         -10.463    
  -------------------------------------------------------------------
                         slack                                  1.615    

Slack (MET) :             1.759ns  (required time - arrival time)
  Source:                 top_i/keccak_core_0/U0/FSM_onehot_axi_wstate_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/count_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - ap_clk rise@5.000ns)
  Data Path Delay:        3.223ns  (logic 0.362ns (11.231%)  route 2.861ns (88.769%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.129ns = ( 12.129 - 10.000 ) 
    Source Clock Delay      (SCD):    2.098ns = ( 7.098 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.098ns (routing 0.768ns, distribution 1.330ns)
  Clock Net Delay (Destination): 1.913ns (routing 0.702ns, distribution 1.211ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.098     7.098    top_i/keccak_core_0/U0/ap_clk
    SLICE_X2Y157         FDSE                                         r  top_i/keccak_core_0/U0/FSM_onehot_axi_wstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y157         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     7.211 r  top_i/keccak_core_0/U0/FSM_onehot_axi_wstate_reg[0]/Q
                         net (fo=5, routed)           0.416     7.626    top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/m_axi_awready
    SLICE_X2Y156         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.095     7.721 r  top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/s_axi_awready_INST_0/O
                         net (fo=4, routed)           2.405    10.126    top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/m_sc_recv[0]
    SLICE_X1Y229         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.154    10.280 r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/count_r[0]_i_1__1/O
                         net (fo=1, routed)           0.041    10.321    top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/count_r_reg[0]_1
    SLICE_X1Y229         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/count_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.913    12.129    top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/s_sc_aclk
    SLICE_X1Y229         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/count_r_reg[0]/C
                         clock pessimism              0.066    12.195    
                         clock uncertainty           -0.160    12.035    
    SLICE_X1Y229         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.045    12.080    top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/count_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.080    
                         arrival time                         -10.321    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.797ns  (required time - arrival time)
  Source:                 top_i/keccak_core_0/U0/FSM_onehot_axi_wstate_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - ap_clk rise@5.000ns)
  Data Path Delay:        3.184ns  (logic 0.268ns (8.417%)  route 2.916ns (91.583%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.129ns = ( 12.129 - 10.000 ) 
    Source Clock Delay      (SCD):    2.098ns = ( 7.098 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.098ns (routing 0.768ns, distribution 1.330ns)
  Clock Net Delay (Destination): 1.913ns (routing 0.702ns, distribution 1.211ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.098     7.098    top_i/keccak_core_0/U0/ap_clk
    SLICE_X2Y157         FDSE                                         r  top_i/keccak_core_0/U0/FSM_onehot_axi_wstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y157         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     7.211 r  top_i/keccak_core_0/U0/FSM_onehot_axi_wstate_reg[0]/Q
                         net (fo=5, routed)           0.416     7.626    top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/m_axi_awready
    SLICE_X2Y156         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.095     7.721 r  top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/s_axi_awready_INST_0/O
                         net (fo=4, routed)           2.421    10.142    top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/m_sc_recv[0]
    SLICE_X1Y229         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060    10.202 r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/gen_single_rank.empty_r_i_1/O
                         net (fo=1, routed)           0.080    10.282    top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr_n_1
    SLICE_X1Y229         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.913    12.129    top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X1Y229         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
                         clock pessimism              0.066    12.195    
                         clock uncertainty           -0.160    12.035    
    SLICE_X1Y229         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044    12.079    top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg
  -------------------------------------------------------------------
                         required time                         12.079    
                         arrival time                         -10.282    
  -------------------------------------------------------------------
                         slack                                  1.797    

Slack (MET) :             1.803ns  (required time - arrival time)
  Source:                 top_i/keccak_core_0/U0/FSM_onehot_axi_wstate_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.full_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - ap_clk rise@5.000ns)
  Data Path Delay:        3.177ns  (logic 0.265ns (8.341%)  route 2.912ns (91.659%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.129ns = ( 12.129 - 10.000 ) 
    Source Clock Delay      (SCD):    2.098ns = ( 7.098 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.098ns (routing 0.768ns, distribution 1.330ns)
  Clock Net Delay (Destination): 1.913ns (routing 0.702ns, distribution 1.211ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.098     7.098    top_i/keccak_core_0/U0/ap_clk
    SLICE_X2Y157         FDSE                                         r  top_i/keccak_core_0/U0/FSM_onehot_axi_wstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y157         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     7.211 f  top_i/keccak_core_0/U0/FSM_onehot_axi_wstate_reg[0]/Q
                         net (fo=5, routed)           0.416     7.626    top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/m_axi_awready
    SLICE_X2Y156         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.095     7.721 f  top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/s_axi_awready_INST_0/O
                         net (fo=4, routed)           2.417    10.138    top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/m_sc_recv[0]
    SLICE_X1Y229         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.057    10.195 r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/gen_single_rank.full_r_i_1/O
                         net (fo=1, routed)           0.080    10.275    top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr_n_2
    SLICE_X1Y229         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.full_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.913    12.129    top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X1Y229         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.full_r_reg/C
                         clock pessimism              0.066    12.195    
                         clock uncertainty           -0.160    12.035    
    SLICE_X1Y229         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043    12.078    top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.full_r_reg
  -------------------------------------------------------------------
                         required time                         12.078    
                         arrival time                         -10.275    
  -------------------------------------------------------------------
                         slack                                  1.803    

Slack (MET) :             1.992ns  (required time - arrival time)
  Source:                 top_i/keccak_core_0/U0/FSM_sequential_axi_rstate_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - ap_clk rise@5.000ns)
  Data Path Delay:        2.862ns  (logic 0.383ns (13.384%)  route 2.479ns (86.616%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.068ns = ( 12.068 - 10.000 ) 
    Source Clock Delay      (SCD):    2.092ns = ( 7.092 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.092ns (routing 0.768ns, distribution 1.324ns)
  Clock Net Delay (Destination): 1.852ns (routing 0.702ns, distribution 1.150ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.092     7.092    top_i/keccak_core_0/U0/ap_clk
    SLICE_X3Y157         FDRE                                         r  top_i/keccak_core_0/U0/FSM_sequential_axi_rstate_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y157         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     7.207 r  top_i/keccak_core_0/U0/FSM_sequential_axi_rstate_reg/Q
                         net (fo=7, routed)           0.659     7.865    top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X3Y157         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     7.946 r  top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=5, routed)           0.880     8.826    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_send[0]
    SLICE_X4Y157         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.187     9.013 r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[54]_i_1/O
                         net (fo=34, routed)          0.940     9.953    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[54]_i_1_n_0
    SLICE_X4Y152         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.852    12.068    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X4Y152         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[56]/C
                         clock pessimism              0.117    12.185    
                         clock uncertainty           -0.160    12.025    
    SLICE_X4Y152         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.080    11.945    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[56]
  -------------------------------------------------------------------
                         required time                         11.945    
                         arrival time                          -9.953    
  -------------------------------------------------------------------
                         slack                                  1.992    

Slack (MET) :             1.992ns  (required time - arrival time)
  Source:                 top_i/keccak_core_0/U0/FSM_sequential_axi_rstate_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - ap_clk rise@5.000ns)
  Data Path Delay:        2.863ns  (logic 0.383ns (13.379%)  route 2.480ns (86.621%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.068ns = ( 12.068 - 10.000 ) 
    Source Clock Delay      (SCD):    2.092ns = ( 7.092 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.092ns (routing 0.768ns, distribution 1.324ns)
  Clock Net Delay (Destination): 1.852ns (routing 0.702ns, distribution 1.150ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.092     7.092    top_i/keccak_core_0/U0/ap_clk
    SLICE_X3Y157         FDRE                                         r  top_i/keccak_core_0/U0/FSM_sequential_axi_rstate_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y157         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     7.207 r  top_i/keccak_core_0/U0/FSM_sequential_axi_rstate_reg/Q
                         net (fo=7, routed)           0.659     7.865    top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X3Y157         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     7.946 r  top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=5, routed)           0.880     8.826    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_send[0]
    SLICE_X4Y157         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.187     9.013 r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[54]_i_1/O
                         net (fo=34, routed)          0.941     9.954    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[54]_i_1_n_0
    SLICE_X4Y152         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.852    12.068    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X4Y152         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[57]/C
                         clock pessimism              0.117    12.185    
                         clock uncertainty           -0.160    12.025    
    SLICE_X4Y152         FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.079    11.946    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[57]
  -------------------------------------------------------------------
                         required time                         11.946    
                         arrival time                          -9.954    
  -------------------------------------------------------------------
                         slack                                  1.992    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 top_i/keccak_core_0/U0/FSM_sequential_axi_rstate_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[42]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - ap_clk rise@5.000ns)
  Data Path Delay:        2.776ns  (logic 0.383ns (13.796%)  route 2.393ns (86.204%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.071ns = ( 12.071 - 10.000 ) 
    Source Clock Delay      (SCD):    2.092ns = ( 7.092 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.092ns (routing 0.768ns, distribution 1.324ns)
  Clock Net Delay (Destination): 1.855ns (routing 0.702ns, distribution 1.153ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.092     7.092    top_i/keccak_core_0/U0/ap_clk
    SLICE_X3Y157         FDRE                                         r  top_i/keccak_core_0/U0/FSM_sequential_axi_rstate_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y157         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     7.207 r  top_i/keccak_core_0/U0/FSM_sequential_axi_rstate_reg/Q
                         net (fo=7, routed)           0.659     7.865    top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X3Y157         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     7.946 r  top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=5, routed)           0.880     8.826    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_send[0]
    SLICE_X4Y157         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.187     9.013 r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[54]_i_1/O
                         net (fo=34, routed)          0.855     9.868    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[54]_i_1_n_0
    SLICE_X4Y154         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[42]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.855    12.071    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X4Y154         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[42]/C
                         clock pessimism              0.117    12.188    
                         clock uncertainty           -0.160    12.028    
    SLICE_X4Y154         FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.079    11.949    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[42]
  -------------------------------------------------------------------
                         required time                         11.949    
                         arrival time                          -9.868    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.087ns  (required time - arrival time)
  Source:                 top_i/keccak_core_0/U0/FSM_sequential_axi_rstate_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - ap_clk rise@5.000ns)
  Data Path Delay:        2.833ns  (logic 0.383ns (13.519%)  route 2.450ns (86.481%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.082ns = ( 12.082 - 10.000 ) 
    Source Clock Delay      (SCD):    2.092ns = ( 7.092 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.092ns (routing 0.768ns, distribution 1.324ns)
  Clock Net Delay (Destination): 1.866ns (routing 0.702ns, distribution 1.164ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.092     7.092    top_i/keccak_core_0/U0/ap_clk
    SLICE_X3Y157         FDRE                                         r  top_i/keccak_core_0/U0/FSM_sequential_axi_rstate_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y157         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     7.207 r  top_i/keccak_core_0/U0/FSM_sequential_axi_rstate_reg/Q
                         net (fo=7, routed)           0.659     7.865    top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X3Y157         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     7.946 r  top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=5, routed)           0.880     8.826    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_send[0]
    SLICE_X4Y157         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.187     9.013 r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[54]_i_1/O
                         net (fo=34, routed)          0.912     9.925    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[54]_i_1_n_0
    SLICE_X3Y159         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.866    12.082    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X3Y159         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[46]/C
                         clock pessimism              0.169    12.251    
                         clock uncertainty           -0.160    12.091    
    SLICE_X3Y159         FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.079    12.012    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[46]
  -------------------------------------------------------------------
                         required time                         12.012    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                  2.087    

Slack (MET) :             2.088ns  (required time - arrival time)
  Source:                 top_i/keccak_core_0/U0/FSM_sequential_axi_rstate_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - ap_clk rise@5.000ns)
  Data Path Delay:        2.831ns  (logic 0.383ns (13.529%)  route 2.448ns (86.471%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.083ns = ( 12.083 - 10.000 ) 
    Source Clock Delay      (SCD):    2.092ns = ( 7.092 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.092ns (routing 0.768ns, distribution 1.324ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.702ns, distribution 1.165ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.092     7.092    top_i/keccak_core_0/U0/ap_clk
    SLICE_X3Y157         FDRE                                         r  top_i/keccak_core_0/U0/FSM_sequential_axi_rstate_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y157         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     7.207 r  top_i/keccak_core_0/U0/FSM_sequential_axi_rstate_reg/Q
                         net (fo=7, routed)           0.659     7.865    top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X3Y157         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     7.946 r  top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=5, routed)           0.880     8.826    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_send[0]
    SLICE_X4Y157         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.187     9.013 r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[54]_i_1/O
                         net (fo=34, routed)          0.910     9.923    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[54]_i_1_n_0
    SLICE_X2Y159         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.867    12.083    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X2Y159         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[37]/C
                         clock pessimism              0.169    12.252    
                         clock uncertainty           -0.160    12.092    
    SLICE_X2Y159         FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.081    12.011    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[37]
  -------------------------------------------------------------------
                         required time                         12.011    
                         arrival time                          -9.923    
  -------------------------------------------------------------------
                         slack                                  2.088    

Slack (MET) :             2.089ns  (required time - arrival time)
  Source:                 top_i/keccak_core_0/U0/FSM_sequential_axi_rstate_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - ap_clk rise@5.000ns)
  Data Path Delay:        2.831ns  (logic 0.383ns (13.529%)  route 2.448ns (86.471%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.082ns = ( 12.082 - 10.000 ) 
    Source Clock Delay      (SCD):    2.092ns = ( 7.092 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.092ns (routing 0.768ns, distribution 1.324ns)
  Clock Net Delay (Destination): 1.866ns (routing 0.702ns, distribution 1.164ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.092     7.092    top_i/keccak_core_0/U0/ap_clk
    SLICE_X3Y157         FDRE                                         r  top_i/keccak_core_0/U0/FSM_sequential_axi_rstate_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y157         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     7.207 r  top_i/keccak_core_0/U0/FSM_sequential_axi_rstate_reg/Q
                         net (fo=7, routed)           0.659     7.865    top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X3Y157         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     7.946 r  top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=5, routed)           0.880     8.826    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_send[0]
    SLICE_X4Y157         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.187     9.013 r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[54]_i_1/O
                         net (fo=34, routed)          0.910     9.923    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[54]_i_1_n_0
    SLICE_X3Y159         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.866    12.082    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X3Y159         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[24]/C
                         clock pessimism              0.169    12.251    
                         clock uncertainty           -0.160    12.091    
    SLICE_X3Y159         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.079    12.012    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[24]
  -------------------------------------------------------------------
                         required time                         12.012    
                         arrival time                          -9.923    
  -------------------------------------------------------------------
                         slack                                  2.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 top_i/keccak_core_0/U0/s_axi_RDATA_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.083ns (15.962%)  route 0.437ns (84.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.127ns (routing 0.418ns, distribution 0.709ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.454ns, distribution 0.768ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.127     1.127    top_i/keccak_core_0/U0/ap_clk
    SLICE_X5Y169         FDRE                                         r  top_i/keccak_core_0/U0/s_axi_RDATA_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y169         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     1.210 r  top_i/keccak_core_0/U0/s_axi_RDATA_reg[19]/Q
                         net (fo=1, routed)           0.437     1.647    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_payld[23]
    SLICE_X4Y154         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.222     1.409    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X4Y154         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[42]/C
                         clock pessimism             -0.063     1.346    
                         clock uncertainty            0.160     1.506    
    SLICE_X4Y154         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.045     1.551    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 top_i/keccak_core_0/U0/s_axi_RDATA_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.083ns (15.572%)  route 0.450ns (84.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    1.123ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.123ns (routing 0.418ns, distribution 0.705ns)
  Clock Net Delay (Destination): 1.224ns (routing 0.454ns, distribution 0.770ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.123     1.123    top_i/keccak_core_0/U0/ap_clk
    SLICE_X4Y167         FDRE                                         r  top_i/keccak_core_0/U0/s_axi_RDATA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y167         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     1.206 r  top_i/keccak_core_0/U0/s_axi_RDATA_reg[7]/Q
                         net (fo=1, routed)           0.450     1.656    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_payld[11]
    SLICE_X3Y158         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.224     1.411    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X3Y158         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[30]/C
                         clock pessimism             -0.063     1.348    
                         clock uncertainty            0.160     1.508    
    SLICE_X3Y158         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.045     1.553    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 top_i/keccak_core_0/U0/s_axi_RDATA_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.083ns (16.436%)  route 0.422ns (83.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.415ns
    Source Clock Delay      (SCD):    1.133ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.133ns (routing 0.418ns, distribution 0.715ns)
  Clock Net Delay (Destination): 1.228ns (routing 0.454ns, distribution 0.774ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.133     1.133    top_i/keccak_core_0/U0/ap_clk
    SLICE_X2Y168         FDRE                                         r  top_i/keccak_core_0/U0/s_axi_RDATA_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y168         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.216 r  top_i/keccak_core_0/U0/s_axi_RDATA_reg[11]/Q
                         net (fo=1, routed)           0.422     1.638    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_payld[15]
    SLICE_X2Y158         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.228     1.415    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X2Y158         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[34]/C
                         clock pessimism             -0.087     1.328    
                         clock uncertainty            0.160     1.488    
    SLICE_X2Y158         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.045     1.533    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 top_i/keccak_core_0/U0/s_axi_RDATA_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.083ns (15.931%)  route 0.438ns (84.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    1.134ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.134ns (routing 0.418ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.454ns, distribution 0.768ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.134     1.134    top_i/keccak_core_0/U0/ap_clk
    SLICE_X8Y172         FDRE                                         r  top_i/keccak_core_0/U0/s_axi_RDATA_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y172         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     1.217 r  top_i/keccak_core_0/U0/s_axi_RDATA_reg[21]/Q
                         net (fo=1, routed)           0.438     1.655    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_payld[25]
    SLICE_X5Y158         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.222     1.409    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X5Y158         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[44]/C
                         clock pessimism             -0.063     1.346    
                         clock uncertainty            0.160     1.506    
    SLICE_X5Y158         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.044     1.550    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 top_i/keccak_core_0/U0/s_axi_RDATA_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.082ns (15.679%)  route 0.441ns (84.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    1.134ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.134ns (routing 0.418ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.454ns, distribution 0.768ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.134     1.134    top_i/keccak_core_0/U0/ap_clk
    SLICE_X8Y172         FDRE                                         r  top_i/keccak_core_0/U0/s_axi_RDATA_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y172         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.216 r  top_i/keccak_core_0/U0/s_axi_RDATA_reg[29]/Q
                         net (fo=1, routed)           0.441     1.657    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_payld[33]
    SLICE_X5Y158         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.222     1.409    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X5Y158         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[52]/C
                         clock pessimism             -0.063     1.346    
                         clock uncertainty            0.160     1.506    
    SLICE_X5Y158         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.044     1.550    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 top_i/keccak_core_0/U0/s_axi_RDATA_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.082ns (15.356%)  route 0.452ns (84.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.416ns
    Source Clock Delay      (SCD):    1.134ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.134ns (routing 0.418ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.229ns (routing 0.454ns, distribution 0.775ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.134     1.134    top_i/keccak_core_0/U0/ap_clk
    SLICE_X8Y172         FDRE                                         r  top_i/keccak_core_0/U0/s_axi_RDATA_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y172         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     1.216 r  top_i/keccak_core_0/U0/s_axi_RDATA_reg[24]/Q
                         net (fo=1, routed)           0.452     1.668    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_payld[28]
    SLICE_X3Y159         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.229     1.416    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X3Y159         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[47]/C
                         clock pessimism             -0.063     1.353    
                         clock uncertainty            0.160     1.513    
    SLICE_X3Y159         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.044     1.557    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 top_i/keccak_core_0/U0/s_axi_RDATA_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.083ns (15.720%)  route 0.445ns (84.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    1.134ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.134ns (routing 0.418ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.454ns, distribution 0.768ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.134     1.134    top_i/keccak_core_0/U0/ap_clk
    SLICE_X8Y172         FDRE                                         r  top_i/keccak_core_0/U0/s_axi_RDATA_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y172         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.217 r  top_i/keccak_core_0/U0/s_axi_RDATA_reg[20]/Q
                         net (fo=1, routed)           0.445     1.662    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_payld[24]
    SLICE_X5Y158         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.222     1.409    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X5Y158         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[43]/C
                         clock pessimism             -0.063     1.346    
                         clock uncertainty            0.160     1.506    
    SLICE_X5Y158         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.044     1.550    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 top_i/keccak_core_0/U0/s_axi_RDATA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.083ns (16.117%)  route 0.432ns (83.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.404ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.119ns (routing 0.418ns, distribution 0.701ns)
  Clock Net Delay (Destination): 1.217ns (routing 0.454ns, distribution 0.763ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.119     1.119    top_i/keccak_core_0/U0/ap_clk
    SLICE_X4Y160         FDRE                                         r  top_i/keccak_core_0/U0/s_axi_RDATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y160         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     1.202 r  top_i/keccak_core_0/U0/s_axi_RDATA_reg[0]/Q
                         net (fo=1, routed)           0.432     1.634    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_payld[4]
    SLICE_X4Y156         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.217     1.404    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X4Y156         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[23]/C
                         clock pessimism             -0.088     1.316    
                         clock uncertainty            0.160     1.476    
    SLICE_X4Y156         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.044     1.520    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 top_i/keccak_core_0/U0/s_axi_RDATA_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.082ns (14.909%)  route 0.468ns (85.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.412ns
    Source Clock Delay      (SCD):    1.123ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.123ns (routing 0.418ns, distribution 0.705ns)
  Clock Net Delay (Destination): 1.225ns (routing 0.454ns, distribution 0.771ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.123     1.123    top_i/keccak_core_0/U0/ap_clk
    SLICE_X4Y167         FDRE                                         r  top_i/keccak_core_0/U0/s_axi_RDATA_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y167         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     1.205 r  top_i/keccak_core_0/U0/s_axi_RDATA_reg[8]/Q
                         net (fo=1, routed)           0.468     1.673    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_payld[12]
    SLICE_X3Y159         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.225     1.412    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X3Y159         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[31]/C
                         clock pessimism             -0.063     1.349    
                         clock uncertainty            0.160     1.509    
    SLICE_X3Y159         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.045     1.554    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 top_i/keccak_core_0/U0/s_axi_RDATA_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.082ns (15.739%)  route 0.439ns (84.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.415ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.131ns (routing 0.418ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.228ns (routing 0.454ns, distribution 0.774ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.131     1.131    top_i/keccak_core_0/U0/ap_clk
    SLICE_X2Y164         FDRE                                         r  top_i/keccak_core_0/U0/s_axi_RDATA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y164         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     1.213 r  top_i/keccak_core_0/U0/s_axi_RDATA_reg[9]/Q
                         net (fo=1, routed)           0.439     1.652    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_payld[13]
    SLICE_X2Y158         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.228     1.415    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X2Y158         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[32]/C
                         clock pessimism             -0.087     1.328    
                         clock uncertainty            0.160     1.488    
    SLICE_X2Y158         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.044     1.532    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.119    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/zynq_ultra_ps_e_0/U0/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.755ns  (logic 0.224ns (8.131%)  route 2.531ns (91.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.012ns (routing 0.702ns, distribution 1.310ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  top_i/zynq_ultra_ps_e_0/U0/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           2.316     2.316    top_i/proc_sys_reset_0/U0/EXT_LPF/ext_reset_in
    SLICE_X23Y93         LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     2.540 r  top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.215     2.755    top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X23Y93         FDRE                                         r  top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.012     2.228    top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X23Y93         FDRE                                         r  top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/zynq_ultra_ps_e_0/U0/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.112ns  (logic 0.103ns (9.263%)  route 1.009ns (90.737%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.320ns (routing 0.454ns, distribution 0.866ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  top_i/zynq_ultra_ps_e_0/U0/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.954     0.954    top_i/proc_sys_reset_0/U0/EXT_LPF/ext_reset_in
    SLICE_X23Y93         LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.103     1.057 r  top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.055     1.112    top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X23Y93         FDRE                                         r  top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.320     1.507    top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X23Y93         FDRE                                         r  top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.214ns  (logic 0.114ns (5.150%)  route 2.100ns (94.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.080ns (routing 0.768ns, distribution 1.312ns)
  Clock Net Delay (Destination): 1.905ns (routing 0.702ns, distribution 1.203ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.080     2.347    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y123         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.461 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=81, routed)          2.100     4.561    top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X7Y233         FDCE                                         f  top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.905     2.121    top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y233         FDCE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.214ns  (logic 0.114ns (5.150%)  route 2.100ns (94.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.080ns (routing 0.768ns, distribution 1.312ns)
  Clock Net Delay (Destination): 1.905ns (routing 0.702ns, distribution 1.203ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.080     2.347    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y123         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.461 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=81, routed)          2.100     4.561    top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X7Y233         FDCE                                         f  top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.905     2.121    top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y233         FDCE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.214ns  (logic 0.114ns (5.150%)  route 2.100ns (94.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.080ns (routing 0.768ns, distribution 1.312ns)
  Clock Net Delay (Destination): 1.905ns (routing 0.702ns, distribution 1.203ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.080     2.347    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y123         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.461 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=81, routed)          2.100     4.561    top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X7Y233         FDCE                                         f  top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.905     2.121    top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y233         FDCE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.114ns  (logic 0.114ns (5.393%)  route 2.000ns (94.607%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.080ns (routing 0.768ns, distribution 1.312ns)
  Clock Net Delay (Destination): 1.919ns (routing 0.702ns, distribution 1.217ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.080     2.347    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y123         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.461 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=81, routed)          2.000     4.461    top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y233         FDCE                                         f  top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.919     2.135    top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y233         FDCE                                         r  top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.114ns  (logic 0.114ns (5.393%)  route 2.000ns (94.607%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.080ns (routing 0.768ns, distribution 1.312ns)
  Clock Net Delay (Destination): 1.919ns (routing 0.702ns, distribution 1.217ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.080     2.347    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y123         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.461 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=81, routed)          2.000     4.461    top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y233         FDCE                                         f  top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.919     2.135    top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y233         FDCE                                         r  top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.114ns  (logic 0.114ns (5.393%)  route 2.000ns (94.607%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.080ns (routing 0.768ns, distribution 1.312ns)
  Clock Net Delay (Destination): 1.919ns (routing 0.702ns, distribution 1.217ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.080     2.347    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y123         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.461 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=81, routed)          2.000     4.461    top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y233         FDCE                                         f  top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.919     2.135    top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y233         FDCE                                         r  top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.085ns  (logic 0.114ns (5.466%)  route 1.971ns (94.534%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.080ns (routing 0.768ns, distribution 1.312ns)
  Clock Net Delay (Destination): 1.913ns (routing 0.702ns, distribution 1.211ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.080     2.347    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y123         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.461 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=81, routed)          1.971     4.433    top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y232         FDCE                                         f  top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.913     2.129    top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y232         FDCE                                         r  top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.085ns  (logic 0.114ns (5.466%)  route 1.971ns (94.534%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.080ns (routing 0.768ns, distribution 1.312ns)
  Clock Net Delay (Destination): 1.913ns (routing 0.702ns, distribution 1.211ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.080     2.347    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y123         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.461 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=81, routed)          1.971     4.433    top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y232         FDCE                                         f  top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.913     2.129    top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y232         FDCE                                         r  top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.085ns  (logic 0.114ns (5.466%)  route 1.971ns (94.534%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.080ns (routing 0.768ns, distribution 1.312ns)
  Clock Net Delay (Destination): 1.913ns (routing 0.702ns, distribution 1.211ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.080     2.347    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y123         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.461 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=81, routed)          1.971     4.433    top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y232         FDCE                                         f  top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.913     2.129    top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y232         FDCE                                         r  top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.029ns  (logic 0.114ns (5.619%)  route 1.915ns (94.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.080ns (routing 0.768ns, distribution 1.312ns)
  Clock Net Delay (Destination): 1.906ns (routing 0.702ns, distribution 1.204ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        2.080     2.347    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y123         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.461 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=81, routed)          1.915     4.376    top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y229         FDCE                                         f  top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.906     2.122    top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y229         FDCE                                         r  top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.209ns  (logic 0.084ns (40.255%)  route 0.125ns (59.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.416ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.125ns (routing 0.418ns, distribution 0.707ns)
  Clock Net Delay (Destination): 1.229ns (routing 0.454ns, distribution 0.775ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.125     1.276    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y123         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.360 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=81, routed)          0.125     1.484    top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y121         FDCE                                         f  top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.229     1.416    top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y121         FDCE                                         r  top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.209ns  (logic 0.084ns (40.255%)  route 0.125ns (59.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.416ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.125ns (routing 0.418ns, distribution 0.707ns)
  Clock Net Delay (Destination): 1.229ns (routing 0.454ns, distribution 0.775ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.125     1.276    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y123         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.360 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=81, routed)          0.125     1.484    top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y121         FDCE                                         f  top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.229     1.416    top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y121         FDCE                                         r  top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.209ns  (logic 0.084ns (40.255%)  route 0.125ns (59.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.416ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.125ns (routing 0.418ns, distribution 0.707ns)
  Clock Net Delay (Destination): 1.229ns (routing 0.454ns, distribution 0.775ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.125     1.276    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y123         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.360 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=81, routed)          0.125     1.484    top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y121         FDCE                                         f  top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.229     1.416    top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y121         FDCE                                         r  top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.212ns  (logic 0.084ns (39.691%)  route 0.128ns (60.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.426ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.125ns (routing 0.418ns, distribution 0.707ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.454ns, distribution 0.785ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.125     1.276    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y123         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.360 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=81, routed)          0.128     1.487    top_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y119         FDCE                                         f  top_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.239     1.426    top_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y119         FDCE                                         r  top_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.212ns  (logic 0.084ns (39.691%)  route 0.128ns (60.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.426ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.125ns (routing 0.418ns, distribution 0.707ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.454ns, distribution 0.785ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.125     1.276    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y123         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.360 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=81, routed)          0.128     1.487    top_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y119         FDCE                                         f  top_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.239     1.426    top_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y119         FDCE                                         r  top_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.212ns  (logic 0.084ns (39.691%)  route 0.128ns (60.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.426ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.125ns (routing 0.418ns, distribution 0.707ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.454ns, distribution 0.785ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.125     1.276    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y123         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.360 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=81, routed)          0.128     1.487    top_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y119         FDCE                                         f  top_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.239     1.426    top_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y119         FDCE                                         r  top_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.084ns (32.059%)  route 0.178ns (67.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.430ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.125ns (routing 0.418ns, distribution 0.707ns)
  Clock Net Delay (Destination): 1.243ns (routing 0.454ns, distribution 0.789ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.125     1.276    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y123         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.360 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=81, routed)          0.178     1.538    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y115         FDCE                                         f  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.243     1.430    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y115         FDCE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.084ns (32.059%)  route 0.178ns (67.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.430ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.125ns (routing 0.418ns, distribution 0.707ns)
  Clock Net Delay (Destination): 1.243ns (routing 0.454ns, distribution 0.789ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.125     1.276    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y123         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.360 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=81, routed)          0.178     1.538    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y115         FDCE                                         f  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.243     1.430    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y115         FDCE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.084ns (32.059%)  route 0.178ns (67.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.430ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.125ns (routing 0.418ns, distribution 0.707ns)
  Clock Net Delay (Destination): 1.243ns (routing 0.454ns, distribution 0.789ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.125     1.276    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y123         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.360 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=81, routed)          0.178     1.538    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y115         FDCE                                         f  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.243     1.430    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y115         FDCE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.084ns (29.475%)  route 0.201ns (70.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.416ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.125ns (routing 0.418ns, distribution 0.707ns)
  Clock Net Delay (Destination): 1.229ns (routing 0.454ns, distribution 0.775ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.125     1.276    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y123         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.360 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=81, routed)          0.201     1.561    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y135         FDCE                                         f  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=6815, routed)        1.229     1.416    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y135         FDCE                                         r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





