{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 16 00:09:07 2023 " "Info: Processing started: Thu Feb 16 00:09:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock -c clock " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Info: Found entity 1: clock" {  } { { "clock.bdf" "" { Schematic "D:/SE/RISCV/quartus/clock.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file register32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register32 " "Info: Found entity 1: register32" {  } { { "register32.bdf" "" { Schematic "D:/SE/RISCV/quartus/register32.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock8bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clock8bit " "Info: Found entity 1: clock8bit" {  } { { "clock8bit.bdf" "" { Schematic "D:/SE/RISCV/quartus/clock8bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder8.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder8 " "Info: Found entity 1: adder8" {  } { { "adder8.bdf" "" { Schematic "D:/SE/RISCV/quartus/adder8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32_1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file register32_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register32_1 " "Info: Found entity 1: register32_1" {  } { { "register32_1.bdf" "" { Schematic "D:/SE/RISCV/quartus/register32_1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder32_1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder32_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder32_1 " "Info: Found entity 1: adder32_1" {  } { { "adder32_1.bdf" "" { Schematic "D:/SE/RISCV/quartus/adder32_1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog1.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file Verilog1.v" { { "Info" "ISGN_ENTITY_NAME" "1 combo " "Info: Found entity 1: combo" {  } { { "Verilog1.v" "" { Text "D:/SE/RISCV/quartus/Verilog1.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 all_gates " "Info: Found entity 2: all_gates" {  } { { "Verilog1.v" "" { Text "D:/SE/RISCV/quartus/Verilog1.v" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "dff " "Warning: Entity \"dff\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "adder32_2.v" "" { Text "D:/SE/RISCV/quartus/adder32_2.v" 273 -1 0 } }  } 0 0 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder32_2.v 6 6 " "Info: Found 6 design units, including 6 entities, in source file adder32_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_b " "Info: Found entity 1: adder_b" {  } { { "adder32_2.v" "" { Text "D:/SE/RISCV/quartus/adder32_2.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 add_submodule_a " "Info: Found entity 2: add_submodule_a" {  } { { "adder32_2.v" "" { Text "D:/SE/RISCV/quartus/adder32_2.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "3 ma123 " "Info: Found entity 3: ma123" {  } { { "adder32_2.v" "" { Text "D:/SE/RISCV/quartus/adder32_2.v" 76 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "4 tutorial_a " "Info: Found entity 4: tutorial_a" {  } { { "adder32_2.v" "" { Text "D:/SE/RISCV/quartus/adder32_2.v" 86 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "5 adder " "Info: Found entity 5: adder" {  } { { "adder32_2.v" "" { Text "D:/SE/RISCV/quartus/adder32_2.v" 122 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file modules.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "modules.v" "" { Text "D:/SE/RISCV/quartus/modules.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "adder_b " "Info: Elaborating entity \"adder_b\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_submodule_a add_submodule_a:ASSIGN_GEN\[3\].add_submodule_a " "Info: Elaborating entity \"add_submodule_a\" for hierarchy \"add_submodule_a:ASSIGN_GEN\[3\].add_submodule_a\"" {  } { { "adder32_2.v" "ASSIGN_GEN\[3\].add_submodule_a" { Text "D:/SE/RISCV/quartus/adder32_2.v" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_submodule_a add_submodule_a:ASSIGN_GEN\[4\].add_submodule_a " "Info: Elaborating entity \"add_submodule_a\" for hierarchy \"add_submodule_a:ASSIGN_GEN\[4\].add_submodule_a\"" {  } { { "adder32_2.v" "ASSIGN_GEN\[4\].add_submodule_a" { Text "D:/SE/RISCV/quartus/adder32_2.v" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_submodule_a add_submodule_a:ASSIGN_GEN\[5\].add_submodule_a " "Info: Elaborating entity \"add_submodule_a\" for hierarchy \"add_submodule_a:ASSIGN_GEN\[5\].add_submodule_a\"" {  } { { "adder32_2.v" "ASSIGN_GEN\[5\].add_submodule_a" { Text "D:/SE/RISCV/quartus/adder32_2.v" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_submodule_a add_submodule_a:ASSIGN_GEN\[6\].add_submodule_a " "Info: Elaborating entity \"add_submodule_a\" for hierarchy \"add_submodule_a:ASSIGN_GEN\[6\].add_submodule_a\"" {  } { { "adder32_2.v" "ASSIGN_GEN\[6\].add_submodule_a" { Text "D:/SE/RISCV/quartus/adder32_2.v" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_submodule_a add_submodule_a:ASSIGN_GEN\[7\].add_submodule_a " "Info: Elaborating entity \"add_submodule_a\" for hierarchy \"add_submodule_a:ASSIGN_GEN\[7\].add_submodule_a\"" {  } { { "adder32_2.v" "ASSIGN_GEN\[7\].add_submodule_a" { Text "D:/SE/RISCV/quartus/adder32_2.v" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_submodule_a add_submodule_a:ASSIGN_GEN\[8\].add_submodule_a " "Info: Elaborating entity \"add_submodule_a\" for hierarchy \"add_submodule_a:ASSIGN_GEN\[8\].add_submodule_a\"" {  } { { "adder32_2.v" "ASSIGN_GEN\[8\].add_submodule_a" { Text "D:/SE/RISCV/quartus/adder32_2.v" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_submodule_a add_submodule_a:ASSIGN_GEN\[9\].add_submodule_a " "Info: Elaborating entity \"add_submodule_a\" for hierarchy \"add_submodule_a:ASSIGN_GEN\[9\].add_submodule_a\"" {  } { { "adder32_2.v" "ASSIGN_GEN\[9\].add_submodule_a" { Text "D:/SE/RISCV/quartus/adder32_2.v" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_submodule_a add_submodule_a:ASSIGN_GEN\[10\].add_submodule_a " "Info: Elaborating entity \"add_submodule_a\" for hierarchy \"add_submodule_a:ASSIGN_GEN\[10\].add_submodule_a\"" {  } { { "adder32_2.v" "ASSIGN_GEN\[10\].add_submodule_a" { Text "D:/SE/RISCV/quartus/adder32_2.v" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_submodule_a add_submodule_a:ASSIGN_GEN\[11\].add_submodule_a " "Info: Elaborating entity \"add_submodule_a\" for hierarchy \"add_submodule_a:ASSIGN_GEN\[11\].add_submodule_a\"" {  } { { "adder32_2.v" "ASSIGN_GEN\[11\].add_submodule_a" { Text "D:/SE/RISCV/quartus/adder32_2.v" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_submodule_a add_submodule_a:ASSIGN_GEN\[12\].add_submodule_a " "Info: Elaborating entity \"add_submodule_a\" for hierarchy \"add_submodule_a:ASSIGN_GEN\[12\].add_submodule_a\"" {  } { { "adder32_2.v" "ASSIGN_GEN\[12\].add_submodule_a" { Text "D:/SE/RISCV/quartus/adder32_2.v" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_submodule_a add_submodule_a:ASSIGN_GEN\[13\].add_submodule_a " "Info: Elaborating entity \"add_submodule_a\" for hierarchy \"add_submodule_a:ASSIGN_GEN\[13\].add_submodule_a\"" {  } { { "adder32_2.v" "ASSIGN_GEN\[13\].add_submodule_a" { Text "D:/SE/RISCV/quartus/adder32_2.v" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_submodule_a add_submodule_a:ASSIGN_GEN\[14\].add_submodule_a " "Info: Elaborating entity \"add_submodule_a\" for hierarchy \"add_submodule_a:ASSIGN_GEN\[14\].add_submodule_a\"" {  } { { "adder32_2.v" "ASSIGN_GEN\[14\].add_submodule_a" { Text "D:/SE/RISCV/quartus/adder32_2.v" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_submodule_a add_submodule_a:ASSIGN_GEN\[15\].add_submodule_a " "Info: Elaborating entity \"add_submodule_a\" for hierarchy \"add_submodule_a:ASSIGN_GEN\[15\].add_submodule_a\"" {  } { { "adder32_2.v" "ASSIGN_GEN\[15\].add_submodule_a" { Text "D:/SE/RISCV/quartus/adder32_2.v" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "106 " "Info: Implemented 106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Info: Implemented 33 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "57 " "Info: Implemented 57 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 16 00:09:08 2023 " "Info: Processing ended: Thu Feb 16 00:09:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
