.. _style_checking:

Style checking
==============
TBD

VHDL style checking
-------------------

SVG
~~~

Verilog style checking
----------------------

Verible
~~~~~~~

