

================================================================
== Vitis HLS Report for 'fft_16pt_Pipeline_VITIS_LOOP_131_2'
================================================================
* Date:           Sun Aug 31 16:41:44 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        radixfft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_131_2  |        8|        8|         7|          2|          2|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 2, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 10 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%r_imag_V_96_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_imag_V_96"   --->   Operation 11 'read' 'r_imag_V_96_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%r_imag_V_95_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_imag_V_95"   --->   Operation 12 'read' 'r_imag_V_95_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%r_real_V_85_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_real_V_85"   --->   Operation 13 'read' 'r_real_V_85_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%r_real_V_84_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_real_V_84"   --->   Operation 14 'read' 'r_real_V_84_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%r_imag_V_94_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_imag_V_94"   --->   Operation 15 'read' 'r_imag_V_94_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%r_imag_V_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_imag_V"   --->   Operation 16 'read' 'r_imag_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%r_real_V_83_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_real_V_83"   --->   Operation 17 'read' 'r_real_V_83_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%r_real_V_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_real_V"   --->   Operation 18 'read' 'r_real_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%r_imag_V_144_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_imag_V_144"   --->   Operation 19 'read' 'r_imag_V_144_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%r_imag_V_143_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_imag_V_143"   --->   Operation 20 'read' 'r_imag_V_143_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%r_real_V_129_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_real_V_129"   --->   Operation 21 'read' 'r_real_V_129_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%r_real_V_128_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_real_V_128"   --->   Operation 22 'read' 'r_real_V_128_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%r_imag_V_142_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_imag_V_142"   --->   Operation 23 'read' 'r_imag_V_142_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%r_imag_V_141_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_imag_V_141"   --->   Operation 24 'read' 'r_imag_V_141_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%r_real_V_127_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_real_V_127"   --->   Operation 25 'read' 'r_real_V_127_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%r_real_V_126_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_real_V_126"   --->   Operation 26 'read' 'r_real_V_126_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %k"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body23.i"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%k_4 = load i2 %k"   --->   Operation 29 'load' 'k_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.95ns)   --->   "%icmp_ln131 = icmp_eq  i2 %k_4, i2 2" [radixfft/core.cpp:131]   --->   Operation 30 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.56ns)   --->   "%add_ln131 = add i2 %k_4, i2 1" [radixfft/core.cpp:131]   --->   Operation 32 'add' 'add_ln131' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %icmp_ln131, void %for.body23.i.split, void %_ZL7fft_8ptP9complex_tS0_.exit.exitStub" [radixfft/core.cpp:131]   --->   Operation 33 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty_60 = trunc i2 %k_4"   --->   Operation 34 'trunc' 'empty_60' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %empty_60, i3 0"   --->   Operation 35 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i4 %tmp_s" [radixfft/core.cpp:79]   --->   Operation 36 'zext' 'zext_ln79' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%TWIDDLE_REAL_V_addr = getelementptr i18 %TWIDDLE_REAL_V, i64 0, i64 %zext_ln79" [radixfft/core.cpp:79]   --->   Operation 37 'getelementptr' 'TWIDDLE_REAL_V_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (3.25ns)   --->   "%wk_real_V = load i6 %TWIDDLE_REAL_V_addr" [radixfft/core.cpp:79]   --->   Operation 38 'load' 'wk_real_V' <Predicate = (!icmp_ln131)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%TWIDDLE_IMAG_V_addr = getelementptr i18 %TWIDDLE_IMAG_V, i64 0, i64 %zext_ln79" [radixfft/core.cpp:80]   --->   Operation 39 'getelementptr' 'TWIDDLE_IMAG_V_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (3.25ns)   --->   "%wk_imag_V = load i6 %TWIDDLE_IMAG_V_addr" [radixfft/core.cpp:80]   --->   Operation 40 'load' 'wk_imag_V' <Predicate = (!icmp_ln131)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln131 = store i2 %add_ln131, i2 %k" [radixfft/core.cpp:131]   --->   Operation 41 'store' 'store_ln131' <Predicate = (!icmp_ln131)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.07>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln79_7 = zext i4 %tmp_s" [radixfft/core.cpp:79]   --->   Operation 42 'zext' 'zext_ln79_7' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 43 [1/2] (3.25ns)   --->   "%wk_real_V = load i6 %TWIDDLE_REAL_V_addr" [radixfft/core.cpp:79]   --->   Operation 43 'load' 'wk_real_V' <Predicate = (!icmp_ln131)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_2 : Operation 44 [1/2] (3.25ns)   --->   "%wk_imag_V = load i6 %TWIDDLE_IMAG_V_addr" [radixfft/core.cpp:80]   --->   Operation 44 'load' 'wk_imag_V' <Predicate = (!icmp_ln131)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %empty_60, i5 0"   --->   Operation 45 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.82ns)   --->   "%empty_61 = sub i6 %p_shl, i6 %zext_ln79_7" [radixfft/core.cpp:79]   --->   Operation 46 'sub' 'empty_61' <Predicate = (!icmp_ln131)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln79_8 = zext i6 %empty_61" [radixfft/core.cpp:79]   --->   Operation 47 'zext' 'zext_ln79_8' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%TWIDDLE_REAL_V_addr_5 = getelementptr i18 %TWIDDLE_REAL_V, i64 0, i64 %zext_ln79_8" [radixfft/core.cpp:79]   --->   Operation 48 'getelementptr' 'TWIDDLE_REAL_V_addr_5' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (3.25ns)   --->   "%w3k_real_V = load i6 %TWIDDLE_REAL_V_addr_5" [radixfft/core.cpp:79]   --->   Operation 49 'load' 'w3k_real_V' <Predicate = (!icmp_ln131)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%TWIDDLE_IMAG_V_addr_5 = getelementptr i18 %TWIDDLE_IMAG_V, i64 0, i64 %zext_ln79_8" [radixfft/core.cpp:80]   --->   Operation 50 'getelementptr' 'TWIDDLE_IMAG_V_addr_5' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (3.25ns)   --->   "%w3k_imag_V = load i6 %TWIDDLE_IMAG_V_addr_5" [radixfft/core.cpp:80]   --->   Operation 51 'load' 'w3k_imag_V' <Predicate = (!icmp_ln131)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_2 : Operation 52 [1/1] (0.95ns)   --->   "%icmp_ln136 = icmp_eq  i2 %k_4, i2 0" [radixfft/core.cpp:136]   --->   Operation 52 'icmp' 'icmp_ln136' <Predicate = (!icmp_ln131)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.69ns)   --->   "%b_real_V = select i1 %icmp_ln136, i32 %r_real_V_126_read, i32 %r_real_V_127_read" [radixfft/core.cpp:136]   --->   Operation 53 'select' 'b_real_V' <Predicate = (!icmp_ln131)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.69ns)   --->   "%b_imag_V = select i1 %icmp_ln136, i32 %r_imag_V_141_read, i32 %r_imag_V_142_read" [radixfft/core.cpp:136]   --->   Operation 54 'select' 'b_imag_V' <Predicate = (!icmp_ln131)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 55 [1/2] (3.25ns)   --->   "%w3k_real_V = load i6 %TWIDDLE_REAL_V_addr_5" [radixfft/core.cpp:79]   --->   Operation 55 'load' 'w3k_real_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_3 : Operation 56 [1/2] (3.25ns)   --->   "%w3k_imag_V = load i6 %TWIDDLE_IMAG_V_addr_5" [radixfft/core.cpp:80]   --->   Operation 56 'load' 'w3k_imag_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i18 %wk_real_V"   --->   Operation 57 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln1273_29 = sext i32 %b_real_V"   --->   Operation 58 'sext' 'sext_ln1273_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1273_30 = sext i18 %wk_imag_V"   --->   Operation 59 'sext' 'sext_ln1273_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1273_31 = sext i32 %b_imag_V"   --->   Operation 60 'sext' 'sext_ln1273_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (6.91ns)   --->   "%mul_ln813 = mul i48 %sext_ln1273, i48 %sext_ln1273_29"   --->   Operation 61 'mul' 'mul_ln813' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [2/2] (6.91ns)   --->   "%mul_ln1348 = mul i48 %sext_ln1273_30, i48 %sext_ln1273_31"   --->   Operation 62 'mul' 'mul_ln1348' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [2/2] (6.91ns)   --->   "%mul_ln813_13 = mul i48 %sext_ln1273_30, i48 %sext_ln1273_29"   --->   Operation 63 'mul' 'mul_ln813_13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [2/2] (6.91ns)   --->   "%mul_ln1347 = mul i48 %sext_ln1273, i48 %sext_ln1273_31"   --->   Operation 64 'mul' 'mul_ln1347' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.69ns)   --->   "%b_real_V_27 = select i1 %icmp_ln136, i32 %r_real_V_128_read, i32 %r_real_V_129_read" [radixfft/core.cpp:136]   --->   Operation 65 'select' 'b_real_V_27' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.69ns)   --->   "%b_imag_V_36 = select i1 %icmp_ln136, i32 %r_imag_V_143_read, i32 %r_imag_V_144_read" [radixfft/core.cpp:136]   --->   Operation 66 'select' 'b_imag_V_36' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 67 [1/2] (6.91ns)   --->   "%mul_ln813 = mul i48 %sext_ln1273, i48 %sext_ln1273_29"   --->   Operation 67 'mul' 'mul_ln813' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/2] (6.91ns)   --->   "%mul_ln1348 = mul i48 %sext_ln1273_30, i48 %sext_ln1273_31"   --->   Operation 68 'mul' 'mul_ln1348' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/2] (6.91ns)   --->   "%mul_ln813_13 = mul i48 %sext_ln1273_30, i48 %sext_ln1273_29"   --->   Operation 69 'mul' 'mul_ln813_13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/2] (6.91ns)   --->   "%mul_ln1347 = mul i48 %sext_ln1273, i48 %sext_ln1273_31"   --->   Operation 70 'mul' 'mul_ln1347' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1273_32 = sext i18 %w3k_real_V"   --->   Operation 71 'sext' 'sext_ln1273_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln1273_33 = sext i32 %b_real_V_27"   --->   Operation 72 'sext' 'sext_ln1273_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln1273_34 = sext i18 %w3k_imag_V"   --->   Operation 73 'sext' 'sext_ln1273_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln1273_35 = sext i32 %b_imag_V_36"   --->   Operation 74 'sext' 'sext_ln1273_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (6.91ns)   --->   "%mul_ln813_14 = mul i48 %sext_ln1273_32, i48 %sext_ln1273_33"   --->   Operation 75 'mul' 'mul_ln813_14' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [2/2] (6.91ns)   --->   "%mul_ln1348_5 = mul i48 %sext_ln1273_34, i48 %sext_ln1273_35"   --->   Operation 76 'mul' 'mul_ln1348_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [2/2] (6.91ns)   --->   "%mul_ln813_15 = mul i48 %sext_ln1273_34, i48 %sext_ln1273_33"   --->   Operation 77 'mul' 'mul_ln813_15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [2/2] (6.91ns)   --->   "%mul_ln1347_5 = mul i48 %sext_ln1273_32, i48 %sext_ln1273_35"   --->   Operation 78 'mul' 'mul_ln1347_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 79 [1/1] (3.10ns)   --->   "%ret_V = sub i48 %mul_ln813, i48 %mul_ln1348"   --->   Operation 79 'sub' 'ret_V' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%c_real_V = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V, i32 16, i32 47"   --->   Operation 80 'partselect' 'c_real_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (3.10ns)   --->   "%ret_V_18 = add i48 %mul_ln813_13, i48 %mul_ln1347"   --->   Operation 81 'add' 'ret_V_18' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%c_imag_V = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V_18, i32 16, i32 47"   --->   Operation 82 'partselect' 'c_imag_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/2] (6.91ns)   --->   "%mul_ln813_14 = mul i48 %sext_ln1273_32, i48 %sext_ln1273_33"   --->   Operation 83 'mul' 'mul_ln813_14' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/2] (6.91ns)   --->   "%mul_ln1348_5 = mul i48 %sext_ln1273_34, i48 %sext_ln1273_35"   --->   Operation 84 'mul' 'mul_ln1348_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/2] (6.91ns)   --->   "%mul_ln813_15 = mul i48 %sext_ln1273_34, i48 %sext_ln1273_33"   --->   Operation 85 'mul' 'mul_ln813_15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/2] (6.91ns)   --->   "%mul_ln1347_5 = mul i48 %sext_ln1273_32, i48 %sext_ln1273_35"   --->   Operation 86 'mul' 'mul_ln1347_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 129 'ret' 'ret_ln0' <Predicate = (icmp_ln131)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.65>
ST_6 : Operation 87 [1/1] (3.10ns)   --->   "%ret_V_19 = sub i48 %mul_ln813_14, i48 %mul_ln1348_5"   --->   Operation 87 'sub' 'ret_V_19' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%d_real_V = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V_19, i32 16, i32 47"   --->   Operation 88 'partselect' 'd_real_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (3.10ns)   --->   "%ret_V_20 = add i48 %mul_ln813_15, i48 %mul_ln1347_5"   --->   Operation 89 'add' 'ret_V_20' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%d_imag_V = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V_20, i32 16, i32 47"   --->   Operation 90 'partselect' 'd_imag_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (2.55ns)   --->   "%cpd_real_V = add i32 %d_real_V, i32 %c_real_V"   --->   Operation 91 'add' 'cpd_real_V' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (2.55ns)   --->   "%cpd_imag_V = add i32 %d_imag_V, i32 %c_imag_V"   --->   Operation 92 'add' 'cpd_imag_V' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (2.55ns)   --->   "%cmd_real_V = sub i32 %c_real_V, i32 %d_real_V"   --->   Operation 93 'sub' 'cmd_real_V' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (2.55ns)   --->   "%cmd_imag_V = sub i32 %c_imag_V, i32 %d_imag_V"   --->   Operation 94 'sub' 'cmd_imag_V' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.46>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i2 %k_4" [radixfft/core.cpp:131]   --->   Operation 95 'zext' 'zext_ln131' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%specpipeline_ln132 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty" [radixfft/core.cpp:132]   --->   Operation 96 'specpipeline' 'specpipeline_ln132' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [radixfft/core.cpp:75]   --->   Operation 97 'specloopname' 'specloopname_ln75' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (1.58ns)   --->   "%a_real_V_38 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %r_real_V_read, i32 %r_real_V_83_read, i1 %empty_60"   --->   Operation 98 'mux' 'a_real_V_38' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (1.58ns)   --->   "%a_imag_V_33 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %r_imag_V_read, i32 %r_imag_V_94_read, i1 %empty_60"   --->   Operation 99 'mux' 'a_imag_V_33' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (2.55ns)   --->   "%r_real_V_82 = add i32 %cpd_real_V, i32 %a_real_V_38"   --->   Operation 100 'add' 'r_real_V_82' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (2.55ns)   --->   "%r_imag_V_93 = add i32 %cpd_imag_V, i32 %a_imag_V_33"   --->   Operation 101 'add' 'r_imag_V_93' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%e_out_real_V_addr = getelementptr i32 %e_out_real_V, i64 0, i64 %zext_ln131" [radixfft/core.cpp:142]   --->   Operation 102 'getelementptr' 'e_out_real_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%e_out_imag_V_addr = getelementptr i32 %e_out_imag_V, i64 0, i64 %zext_ln131" [radixfft/core.cpp:142]   --->   Operation 103 'getelementptr' 'e_out_imag_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (2.32ns)   --->   "%store_ln142 = store i32 %r_real_V_82, i2 %e_out_real_V_addr" [radixfft/core.cpp:142]   --->   Operation 104 'store' 'store_ln142' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 105 [1/1] (2.32ns)   --->   "%store_ln142 = store i32 %r_imag_V_93, i2 %e_out_imag_V_addr" [radixfft/core.cpp:142]   --->   Operation 105 'store' 'store_ln142' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 106 [1/1] (0.97ns)   --->   "%xor_ln143 = xor i2 %k_4, i2 2" [radixfft/core.cpp:143]   --->   Operation 106 'xor' 'xor_ln143' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%add_ln143_cast = zext i2 %xor_ln143" [radixfft/core.cpp:143]   --->   Operation 107 'zext' 'add_ln143_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (1.58ns)   --->   "%a_real_V_40 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %r_real_V_84_read, i32 %r_real_V_85_read, i1 %empty_60"   --->   Operation 108 'mux' 'a_real_V_40' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (1.58ns)   --->   "%a_imag_V_35 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %r_imag_V_95_read, i32 %r_imag_V_96_read, i1 %empty_60"   --->   Operation 109 'mux' 'a_imag_V_35' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (2.55ns)   --->   "%r_real_V_86 = add i32 %cmd_imag_V, i32 %a_real_V_40"   --->   Operation 110 'add' 'r_real_V_86' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (2.55ns)   --->   "%r_imag_V_98 = sub i32 %a_imag_V_35, i32 %cmd_real_V"   --->   Operation 111 'sub' 'r_imag_V_98' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%e_out_real_V_addr_1 = getelementptr i32 %e_out_real_V, i64 0, i64 %add_ln143_cast" [radixfft/core.cpp:143]   --->   Operation 112 'getelementptr' 'e_out_real_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%e_out_imag_V_addr_1 = getelementptr i32 %e_out_imag_V, i64 0, i64 %add_ln143_cast" [radixfft/core.cpp:143]   --->   Operation 113 'getelementptr' 'e_out_imag_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (2.32ns)   --->   "%store_ln143 = store i32 %r_real_V_86, i2 %e_out_real_V_addr_1" [radixfft/core.cpp:143]   --->   Operation 114 'store' 'store_ln143' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 115 [1/1] (2.32ns)   --->   "%store_ln143 = store i32 %r_imag_V_98, i2 %e_out_imag_V_addr_1" [radixfft/core.cpp:143]   --->   Operation 115 'store' 'store_ln143' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 116 [1/1] (2.55ns)   --->   "%r_real_V_87 = sub i32 %a_real_V_38, i32 %cpd_real_V"   --->   Operation 116 'sub' 'r_real_V_87' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (2.55ns)   --->   "%r_imag_V_99 = sub i32 %a_imag_V_33, i32 %cpd_imag_V"   --->   Operation 117 'sub' 'r_imag_V_99' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%e_out_real_V_11_addr = getelementptr i32 %e_out_real_V_11, i64 0, i64 %zext_ln131" [radixfft/core.cpp:144]   --->   Operation 118 'getelementptr' 'e_out_real_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%e_out_imag_V_11_addr = getelementptr i32 %e_out_imag_V_11, i64 0, i64 %zext_ln131" [radixfft/core.cpp:144]   --->   Operation 119 'getelementptr' 'e_out_imag_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (2.32ns)   --->   "%store_ln144 = store i32 %r_real_V_87, i2 %e_out_real_V_11_addr" [radixfft/core.cpp:144]   --->   Operation 120 'store' 'store_ln144' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 121 [1/1] (2.32ns)   --->   "%store_ln144 = store i32 %r_imag_V_99, i2 %e_out_imag_V_11_addr" [radixfft/core.cpp:144]   --->   Operation 121 'store' 'store_ln144' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 122 [1/1] (2.55ns)   --->   "%r_real_V_88 = sub i32 %a_real_V_40, i32 %cmd_imag_V"   --->   Operation 122 'sub' 'r_real_V_88' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (2.55ns)   --->   "%r_imag_V_100 = add i32 %a_imag_V_35, i32 %cmd_real_V"   --->   Operation 123 'add' 'r_imag_V_100' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%e_out_real_V_11_addr_1 = getelementptr i32 %e_out_real_V_11, i64 0, i64 %add_ln143_cast" [radixfft/core.cpp:145]   --->   Operation 124 'getelementptr' 'e_out_real_V_11_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%e_out_imag_V_11_addr_1 = getelementptr i32 %e_out_imag_V_11, i64 0, i64 %add_ln143_cast" [radixfft/core.cpp:145]   --->   Operation 125 'getelementptr' 'e_out_imag_V_11_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (2.32ns)   --->   "%store_ln145 = store i32 %r_real_V_88, i2 %e_out_real_V_11_addr_1" [radixfft/core.cpp:145]   --->   Operation 126 'store' 'store_ln145' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 127 [1/1] (2.32ns)   --->   "%store_ln145 = store i32 %r_imag_V_100, i2 %e_out_imag_V_11_addr_1" [radixfft/core.cpp:145]   --->   Operation 127 'store' 'store_ln145' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln131 = br void %for.body23.i" [radixfft/core.cpp:131]   --->   Operation 128 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ e_out_imag_V_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ e_out_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ e_out_real_V_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ e_out_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ r_real_V_126]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_real_V_127]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_imag_V_141]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_imag_V_142]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_real_V_128]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_real_V_129]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_imag_V_143]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_imag_V_144]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_real_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_real_V_83]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_imag_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_imag_V_94]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_real_V_84]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_real_V_85]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_imag_V_95]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_imag_V_96]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ TWIDDLE_REAL_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ TWIDDLE_IMAG_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                      (alloca           ) [ 01000000]
r_imag_V_96_read       (read             ) [ 01111111]
r_imag_V_95_read       (read             ) [ 01111111]
r_real_V_85_read       (read             ) [ 01111111]
r_real_V_84_read       (read             ) [ 01111111]
r_imag_V_94_read       (read             ) [ 01111111]
r_imag_V_read          (read             ) [ 01111111]
r_real_V_83_read       (read             ) [ 01111111]
r_real_V_read          (read             ) [ 01111111]
r_imag_V_144_read      (read             ) [ 01110000]
r_imag_V_143_read      (read             ) [ 01110000]
r_real_V_129_read      (read             ) [ 01110000]
r_real_V_128_read      (read             ) [ 01110000]
r_imag_V_142_read      (read             ) [ 00100000]
r_imag_V_141_read      (read             ) [ 00100000]
r_real_V_127_read      (read             ) [ 00100000]
r_real_V_126_read      (read             ) [ 00100000]
store_ln0              (store            ) [ 00000000]
br_ln0                 (br               ) [ 00000000]
k_4                    (load             ) [ 01111111]
icmp_ln131             (icmp             ) [ 01111100]
empty                  (speclooptripcount) [ 00000000]
add_ln131              (add              ) [ 00000000]
br_ln131               (br               ) [ 00000000]
empty_60               (trunc            ) [ 01111111]
tmp_s                  (bitconcatenate   ) [ 00100000]
zext_ln79              (zext             ) [ 00000000]
TWIDDLE_REAL_V_addr    (getelementptr    ) [ 00100000]
TWIDDLE_IMAG_V_addr    (getelementptr    ) [ 00100000]
store_ln131            (store            ) [ 00000000]
zext_ln79_7            (zext             ) [ 00000000]
wk_real_V              (load             ) [ 01010000]
wk_imag_V              (load             ) [ 01010000]
p_shl                  (bitconcatenate   ) [ 00000000]
empty_61               (sub              ) [ 00000000]
zext_ln79_8            (zext             ) [ 00000000]
TWIDDLE_REAL_V_addr_5  (getelementptr    ) [ 01010000]
TWIDDLE_IMAG_V_addr_5  (getelementptr    ) [ 01010000]
icmp_ln136             (icmp             ) [ 01010000]
b_real_V               (select           ) [ 01010000]
b_imag_V               (select           ) [ 01010000]
w3k_real_V             (load             ) [ 00101000]
w3k_imag_V             (load             ) [ 00101000]
sext_ln1273            (sext             ) [ 00101000]
sext_ln1273_29         (sext             ) [ 00101000]
sext_ln1273_30         (sext             ) [ 00101000]
sext_ln1273_31         (sext             ) [ 00101000]
b_real_V_27            (select           ) [ 00101000]
b_imag_V_36            (select           ) [ 00101000]
mul_ln813              (mul              ) [ 01000100]
mul_ln1348             (mul              ) [ 01000100]
mul_ln813_13           (mul              ) [ 01000100]
mul_ln1347             (mul              ) [ 01000100]
sext_ln1273_32         (sext             ) [ 01000100]
sext_ln1273_33         (sext             ) [ 01000100]
sext_ln1273_34         (sext             ) [ 01000100]
sext_ln1273_35         (sext             ) [ 01000100]
ret_V                  (sub              ) [ 00000000]
c_real_V               (partselect       ) [ 00100010]
ret_V_18               (add              ) [ 00000000]
c_imag_V               (partselect       ) [ 00100010]
mul_ln813_14           (mul              ) [ 00100010]
mul_ln1348_5           (mul              ) [ 00100010]
mul_ln813_15           (mul              ) [ 00100010]
mul_ln1347_5           (mul              ) [ 00100010]
ret_V_19               (sub              ) [ 00000000]
d_real_V               (partselect       ) [ 00000000]
ret_V_20               (add              ) [ 00000000]
d_imag_V               (partselect       ) [ 00000000]
cpd_real_V             (add              ) [ 01000001]
cpd_imag_V             (add              ) [ 01000001]
cmd_real_V             (sub              ) [ 01000001]
cmd_imag_V             (sub              ) [ 01000001]
zext_ln131             (zext             ) [ 00000000]
specpipeline_ln132     (specpipeline     ) [ 00000000]
specloopname_ln75      (specloopname     ) [ 00000000]
a_real_V_38            (mux              ) [ 00000000]
a_imag_V_33            (mux              ) [ 00000000]
r_real_V_82            (add              ) [ 00000000]
r_imag_V_93            (add              ) [ 00000000]
e_out_real_V_addr      (getelementptr    ) [ 00000000]
e_out_imag_V_addr      (getelementptr    ) [ 00000000]
store_ln142            (store            ) [ 00000000]
store_ln142            (store            ) [ 00000000]
xor_ln143              (xor              ) [ 00000000]
add_ln143_cast         (zext             ) [ 00000000]
a_real_V_40            (mux              ) [ 00000000]
a_imag_V_35            (mux              ) [ 00000000]
r_real_V_86            (add              ) [ 00000000]
r_imag_V_98            (sub              ) [ 00000000]
e_out_real_V_addr_1    (getelementptr    ) [ 00000000]
e_out_imag_V_addr_1    (getelementptr    ) [ 00000000]
store_ln143            (store            ) [ 00000000]
store_ln143            (store            ) [ 00000000]
r_real_V_87            (sub              ) [ 00000000]
r_imag_V_99            (sub              ) [ 00000000]
e_out_real_V_11_addr   (getelementptr    ) [ 00000000]
e_out_imag_V_11_addr   (getelementptr    ) [ 00000000]
store_ln144            (store            ) [ 00000000]
store_ln144            (store            ) [ 00000000]
r_real_V_88            (sub              ) [ 00000000]
r_imag_V_100           (add              ) [ 00000000]
e_out_real_V_11_addr_1 (getelementptr    ) [ 00000000]
e_out_imag_V_11_addr_1 (getelementptr    ) [ 00000000]
store_ln145            (store            ) [ 00000000]
store_ln145            (store            ) [ 00000000]
br_ln131               (br               ) [ 00000000]
ret_ln0                (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="e_out_imag_V_11">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_out_imag_V_11"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="e_out_imag_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_out_imag_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="e_out_real_V_11">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_out_real_V_11"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="e_out_real_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_out_real_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="r_real_V_126">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_real_V_126"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="r_real_V_127">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_real_V_127"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="r_imag_V_141">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_imag_V_141"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="r_imag_V_142">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_imag_V_142"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="r_real_V_128">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_real_V_128"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="r_real_V_129">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_real_V_129"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="r_imag_V_143">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_imag_V_143"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="r_imag_V_144">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_imag_V_144"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="r_real_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_real_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="r_real_V_83">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_real_V_83"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="r_imag_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_imag_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="r_imag_V_94">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_imag_V_94"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="r_real_V_84">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_real_V_84"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="r_real_V_85">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_real_V_85"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="r_imag_V_95">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_imag_V_95"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="r_imag_V_96">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_imag_V_96"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="TWIDDLE_REAL_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="TWIDDLE_REAL_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="TWIDDLE_IMAG_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="TWIDDLE_IMAG_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2i32.i1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="k_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="r_imag_V_96_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_imag_V_96_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="r_imag_V_95_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_imag_V_95_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="r_real_V_85_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_real_V_85_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="r_real_V_84_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_real_V_84_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="r_imag_V_94_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_imag_V_94_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="r_imag_V_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_imag_V_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="r_real_V_83_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_real_V_83_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="r_real_V_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_real_V_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="r_imag_V_144_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_imag_V_144_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="r_imag_V_143_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_imag_V_143_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="r_real_V_129_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_real_V_129_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="r_real_V_128_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_real_V_128_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="r_imag_V_142_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_imag_V_142_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="r_imag_V_141_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_imag_V_141_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="r_real_V_127_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_real_V_127_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="r_real_V_126_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_real_V_126_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="TWIDDLE_REAL_V_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="18" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="4" slack="0"/>
<pin id="192" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="TWIDDLE_REAL_V_addr/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="6" slack="0"/>
<pin id="197" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wk_real_V/1 w3k_real_V/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="TWIDDLE_IMAG_V_addr_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="18" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="4" slack="0"/>
<pin id="205" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="TWIDDLE_IMAG_V_addr/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="6" slack="0"/>
<pin id="210" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wk_imag_V/1 w3k_imag_V/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="TWIDDLE_REAL_V_addr_5_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="18" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="6" slack="0"/>
<pin id="218" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="TWIDDLE_REAL_V_addr_5/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="TWIDDLE_IMAG_V_addr_5_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="18" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="6" slack="0"/>
<pin id="226" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="TWIDDLE_IMAG_V_addr_5/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="e_out_real_V_addr_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="2" slack="0"/>
<pin id="234" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_out_real_V_addr/7 "/>
</bind>
</comp>

<comp id="237" class="1004" name="e_out_imag_V_addr_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="2" slack="0"/>
<pin id="241" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_out_imag_V_addr/7 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="2" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="0" index="2" bw="0" slack="0"/>
<pin id="249" dir="0" index="4" bw="2" slack="0"/>
<pin id="250" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="251" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="252" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/7 store_ln143/7 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_access_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="2" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="0" index="2" bw="0" slack="0"/>
<pin id="259" dir="0" index="4" bw="2" slack="0"/>
<pin id="260" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="261" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="262" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/7 store_ln143/7 "/>
</bind>
</comp>

<comp id="264" class="1004" name="e_out_real_V_addr_1_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="2" slack="0"/>
<pin id="268" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_out_real_V_addr_1/7 "/>
</bind>
</comp>

<comp id="271" class="1004" name="e_out_imag_V_addr_1_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="2" slack="0"/>
<pin id="275" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_out_imag_V_addr_1/7 "/>
</bind>
</comp>

<comp id="280" class="1004" name="e_out_real_V_11_addr_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="2" slack="0"/>
<pin id="284" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_out_real_V_11_addr/7 "/>
</bind>
</comp>

<comp id="287" class="1004" name="e_out_imag_V_11_addr_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="2" slack="0"/>
<pin id="291" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_out_imag_V_11_addr/7 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_access_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="2" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="0" index="2" bw="0" slack="0"/>
<pin id="299" dir="0" index="4" bw="2" slack="0"/>
<pin id="300" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="301" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="302" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/7 store_ln145/7 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_access_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="2" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="0" index="2" bw="0" slack="0"/>
<pin id="309" dir="0" index="4" bw="2" slack="0"/>
<pin id="310" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="311" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="312" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/7 store_ln145/7 "/>
</bind>
</comp>

<comp id="314" class="1004" name="e_out_real_V_11_addr_1_gep_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="2" slack="0"/>
<pin id="318" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_out_real_V_11_addr_1/7 "/>
</bind>
</comp>

<comp id="321" class="1004" name="e_out_imag_V_11_addr_1_gep_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="0" index="2" bw="2" slack="0"/>
<pin id="325" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_out_imag_V_11_addr_1/7 "/>
</bind>
</comp>

<comp id="330" class="1005" name="reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="18" slack="1"/>
<pin id="332" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="wk_real_V w3k_real_V "/>
</bind>
</comp>

<comp id="334" class="1005" name="reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="18" slack="1"/>
<pin id="336" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="wk_imag_V w3k_imag_V "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln0_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="2" slack="0"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="k_4_load_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="2" slack="0"/>
<pin id="345" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_4/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="icmp_ln131_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="2" slack="0"/>
<pin id="348" dir="0" index="1" bw="2" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln131/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="add_ln131_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="2" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln131/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="empty_60_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="2" slack="0"/>
<pin id="360" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_60/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_s_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="0" index="2" bw="1" slack="0"/>
<pin id="366" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln79_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="0"/>
<pin id="372" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="store_ln131_store_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="2" slack="0"/>
<pin id="378" dir="0" index="1" bw="2" slack="0"/>
<pin id="379" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln131/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln79_7_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="4" slack="1"/>
<pin id="383" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_7/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="p_shl_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="6" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="1"/>
<pin id="387" dir="0" index="2" bw="1" slack="0"/>
<pin id="388" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="empty_61_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="6" slack="0"/>
<pin id="393" dir="0" index="1" bw="4" slack="0"/>
<pin id="394" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_61/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln79_8_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="6" slack="0"/>
<pin id="399" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_8/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="icmp_ln136_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="2" slack="1"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="b_real_V_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="1"/>
<pin id="411" dir="0" index="2" bw="32" slack="1"/>
<pin id="412" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_real_V/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="b_imag_V_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="1"/>
<pin id="417" dir="0" index="2" bw="32" slack="1"/>
<pin id="418" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_imag_V/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="sext_ln1273_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="18" slack="1"/>
<pin id="422" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="sext_ln1273_29_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="1"/>
<pin id="426" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_29/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="sext_ln1273_30_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="18" slack="1"/>
<pin id="429" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_30/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="sext_ln1273_31_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="1"/>
<pin id="433" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_31/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="grp_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="18" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="0"/>
<pin id="437" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln813/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="grp_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="18" slack="0"/>
<pin id="442" dir="0" index="1" bw="32" slack="0"/>
<pin id="443" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1348/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="grp_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="18" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="0"/>
<pin id="449" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln813_13/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="grp_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="18" slack="0"/>
<pin id="454" dir="0" index="1" bw="32" slack="0"/>
<pin id="455" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1347/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="b_real_V_27_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="1"/>
<pin id="460" dir="0" index="1" bw="32" slack="2"/>
<pin id="461" dir="0" index="2" bw="32" slack="2"/>
<pin id="462" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_real_V_27/3 "/>
</bind>
</comp>

<comp id="463" class="1004" name="b_imag_V_36_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="1"/>
<pin id="465" dir="0" index="1" bw="32" slack="2"/>
<pin id="466" dir="0" index="2" bw="32" slack="2"/>
<pin id="467" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_imag_V_36/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="sext_ln1273_32_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="18" slack="1"/>
<pin id="470" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_32/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="sext_ln1273_33_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="1"/>
<pin id="474" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_33/4 "/>
</bind>
</comp>

<comp id="475" class="1004" name="sext_ln1273_34_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="18" slack="1"/>
<pin id="477" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_34/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="sext_ln1273_35_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="1"/>
<pin id="481" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_35/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="grp_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="18" slack="0"/>
<pin id="484" dir="0" index="1" bw="32" slack="0"/>
<pin id="485" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln813_14/4 "/>
</bind>
</comp>

<comp id="488" class="1004" name="grp_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="18" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="0"/>
<pin id="491" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1348_5/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="grp_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="18" slack="0"/>
<pin id="496" dir="0" index="1" bw="32" slack="0"/>
<pin id="497" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln813_15/4 "/>
</bind>
</comp>

<comp id="500" class="1004" name="grp_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="18" slack="0"/>
<pin id="502" dir="0" index="1" bw="32" slack="0"/>
<pin id="503" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1347_5/4 "/>
</bind>
</comp>

<comp id="506" class="1004" name="ret_V_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="48" slack="1"/>
<pin id="508" dir="0" index="1" bw="48" slack="1"/>
<pin id="509" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/5 "/>
</bind>
</comp>

<comp id="510" class="1004" name="c_real_V_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="0" index="1" bw="48" slack="0"/>
<pin id="513" dir="0" index="2" bw="6" slack="0"/>
<pin id="514" dir="0" index="3" bw="7" slack="0"/>
<pin id="515" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="c_real_V/5 "/>
</bind>
</comp>

<comp id="520" class="1004" name="ret_V_18_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="48" slack="1"/>
<pin id="522" dir="0" index="1" bw="48" slack="1"/>
<pin id="523" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_18/5 "/>
</bind>
</comp>

<comp id="524" class="1004" name="c_imag_V_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="0"/>
<pin id="526" dir="0" index="1" bw="48" slack="0"/>
<pin id="527" dir="0" index="2" bw="6" slack="0"/>
<pin id="528" dir="0" index="3" bw="7" slack="0"/>
<pin id="529" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="c_imag_V/5 "/>
</bind>
</comp>

<comp id="534" class="1004" name="ret_V_19_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="48" slack="1"/>
<pin id="536" dir="0" index="1" bw="48" slack="1"/>
<pin id="537" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_19/6 "/>
</bind>
</comp>

<comp id="538" class="1004" name="d_real_V_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="0"/>
<pin id="540" dir="0" index="1" bw="48" slack="0"/>
<pin id="541" dir="0" index="2" bw="6" slack="0"/>
<pin id="542" dir="0" index="3" bw="7" slack="0"/>
<pin id="543" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_real_V/6 "/>
</bind>
</comp>

<comp id="548" class="1004" name="ret_V_20_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="48" slack="1"/>
<pin id="550" dir="0" index="1" bw="48" slack="1"/>
<pin id="551" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_20/6 "/>
</bind>
</comp>

<comp id="552" class="1004" name="d_imag_V_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="0"/>
<pin id="554" dir="0" index="1" bw="48" slack="0"/>
<pin id="555" dir="0" index="2" bw="6" slack="0"/>
<pin id="556" dir="0" index="3" bw="7" slack="0"/>
<pin id="557" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_imag_V/6 "/>
</bind>
</comp>

<comp id="562" class="1004" name="cpd_real_V_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="0"/>
<pin id="564" dir="0" index="1" bw="32" slack="1"/>
<pin id="565" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cpd_real_V/6 "/>
</bind>
</comp>

<comp id="567" class="1004" name="cpd_imag_V_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="0"/>
<pin id="569" dir="0" index="1" bw="32" slack="1"/>
<pin id="570" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cpd_imag_V/6 "/>
</bind>
</comp>

<comp id="572" class="1004" name="cmd_real_V_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="1"/>
<pin id="574" dir="0" index="1" bw="32" slack="0"/>
<pin id="575" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="cmd_real_V/6 "/>
</bind>
</comp>

<comp id="577" class="1004" name="cmd_imag_V_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="1"/>
<pin id="579" dir="0" index="1" bw="32" slack="0"/>
<pin id="580" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="cmd_imag_V/6 "/>
</bind>
</comp>

<comp id="582" class="1004" name="zext_ln131_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="2" slack="6"/>
<pin id="584" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131/7 "/>
</bind>
</comp>

<comp id="589" class="1004" name="a_real_V_38_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="0"/>
<pin id="591" dir="0" index="1" bw="32" slack="6"/>
<pin id="592" dir="0" index="2" bw="32" slack="6"/>
<pin id="593" dir="0" index="3" bw="1" slack="6"/>
<pin id="594" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="a_real_V_38/7 "/>
</bind>
</comp>

<comp id="596" class="1004" name="a_imag_V_33_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="0"/>
<pin id="598" dir="0" index="1" bw="32" slack="6"/>
<pin id="599" dir="0" index="2" bw="32" slack="6"/>
<pin id="600" dir="0" index="3" bw="1" slack="6"/>
<pin id="601" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="a_imag_V_33/7 "/>
</bind>
</comp>

<comp id="603" class="1004" name="r_real_V_82_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="1"/>
<pin id="605" dir="0" index="1" bw="32" slack="0"/>
<pin id="606" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_real_V_82/7 "/>
</bind>
</comp>

<comp id="609" class="1004" name="r_imag_V_93_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="1"/>
<pin id="611" dir="0" index="1" bw="32" slack="0"/>
<pin id="612" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_imag_V_93/7 "/>
</bind>
</comp>

<comp id="615" class="1004" name="xor_ln143_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="2" slack="6"/>
<pin id="617" dir="0" index="1" bw="2" slack="0"/>
<pin id="618" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln143/7 "/>
</bind>
</comp>

<comp id="620" class="1004" name="add_ln143_cast_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="2" slack="0"/>
<pin id="622" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add_ln143_cast/7 "/>
</bind>
</comp>

<comp id="628" class="1004" name="a_real_V_40_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="0"/>
<pin id="630" dir="0" index="1" bw="32" slack="6"/>
<pin id="631" dir="0" index="2" bw="32" slack="6"/>
<pin id="632" dir="0" index="3" bw="1" slack="6"/>
<pin id="633" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="a_real_V_40/7 "/>
</bind>
</comp>

<comp id="635" class="1004" name="a_imag_V_35_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="0"/>
<pin id="637" dir="0" index="1" bw="32" slack="6"/>
<pin id="638" dir="0" index="2" bw="32" slack="6"/>
<pin id="639" dir="0" index="3" bw="1" slack="6"/>
<pin id="640" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="a_imag_V_35/7 "/>
</bind>
</comp>

<comp id="642" class="1004" name="r_real_V_86_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="1"/>
<pin id="644" dir="0" index="1" bw="32" slack="0"/>
<pin id="645" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_real_V_86/7 "/>
</bind>
</comp>

<comp id="648" class="1004" name="r_imag_V_98_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="0"/>
<pin id="650" dir="0" index="1" bw="32" slack="1"/>
<pin id="651" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_imag_V_98/7 "/>
</bind>
</comp>

<comp id="654" class="1004" name="r_real_V_87_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="0"/>
<pin id="656" dir="0" index="1" bw="32" slack="1"/>
<pin id="657" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_real_V_87/7 "/>
</bind>
</comp>

<comp id="660" class="1004" name="r_imag_V_99_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="0"/>
<pin id="662" dir="0" index="1" bw="32" slack="1"/>
<pin id="663" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_imag_V_99/7 "/>
</bind>
</comp>

<comp id="666" class="1004" name="r_real_V_88_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="0"/>
<pin id="668" dir="0" index="1" bw="32" slack="1"/>
<pin id="669" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_real_V_88/7 "/>
</bind>
</comp>

<comp id="672" class="1004" name="r_imag_V_100_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="0"/>
<pin id="674" dir="0" index="1" bw="32" slack="1"/>
<pin id="675" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_imag_V_100/7 "/>
</bind>
</comp>

<comp id="678" class="1005" name="k_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="2" slack="0"/>
<pin id="680" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="685" class="1005" name="r_imag_V_96_read_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="6"/>
<pin id="687" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="r_imag_V_96_read "/>
</bind>
</comp>

<comp id="690" class="1005" name="r_imag_V_95_read_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="6"/>
<pin id="692" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="r_imag_V_95_read "/>
</bind>
</comp>

<comp id="695" class="1005" name="r_real_V_85_read_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="6"/>
<pin id="697" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="r_real_V_85_read "/>
</bind>
</comp>

<comp id="700" class="1005" name="r_real_V_84_read_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="6"/>
<pin id="702" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="r_real_V_84_read "/>
</bind>
</comp>

<comp id="705" class="1005" name="r_imag_V_94_read_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="6"/>
<pin id="707" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="r_imag_V_94_read "/>
</bind>
</comp>

<comp id="710" class="1005" name="r_imag_V_read_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="6"/>
<pin id="712" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="r_imag_V_read "/>
</bind>
</comp>

<comp id="715" class="1005" name="r_real_V_83_read_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="6"/>
<pin id="717" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="r_real_V_83_read "/>
</bind>
</comp>

<comp id="720" class="1005" name="r_real_V_read_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="6"/>
<pin id="722" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="r_real_V_read "/>
</bind>
</comp>

<comp id="725" class="1005" name="r_imag_V_144_read_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="2"/>
<pin id="727" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="r_imag_V_144_read "/>
</bind>
</comp>

<comp id="730" class="1005" name="r_imag_V_143_read_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="2"/>
<pin id="732" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="r_imag_V_143_read "/>
</bind>
</comp>

<comp id="735" class="1005" name="r_real_V_129_read_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="2"/>
<pin id="737" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="r_real_V_129_read "/>
</bind>
</comp>

<comp id="740" class="1005" name="r_real_V_128_read_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="2"/>
<pin id="742" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="r_real_V_128_read "/>
</bind>
</comp>

<comp id="745" class="1005" name="r_imag_V_142_read_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="1"/>
<pin id="747" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_imag_V_142_read "/>
</bind>
</comp>

<comp id="750" class="1005" name="r_imag_V_141_read_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="1"/>
<pin id="752" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_imag_V_141_read "/>
</bind>
</comp>

<comp id="755" class="1005" name="r_real_V_127_read_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="1"/>
<pin id="757" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_real_V_127_read "/>
</bind>
</comp>

<comp id="760" class="1005" name="r_real_V_126_read_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="32" slack="1"/>
<pin id="762" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_real_V_126_read "/>
</bind>
</comp>

<comp id="765" class="1005" name="k_4_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="2" slack="1"/>
<pin id="767" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k_4 "/>
</bind>
</comp>

<comp id="772" class="1005" name="icmp_ln131_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="1"/>
<pin id="774" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln131 "/>
</bind>
</comp>

<comp id="776" class="1005" name="empty_60_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="1"/>
<pin id="778" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty_60 "/>
</bind>
</comp>

<comp id="785" class="1005" name="tmp_s_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="4" slack="1"/>
<pin id="787" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="790" class="1005" name="TWIDDLE_REAL_V_addr_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="6" slack="1"/>
<pin id="792" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="TWIDDLE_REAL_V_addr "/>
</bind>
</comp>

<comp id="795" class="1005" name="TWIDDLE_IMAG_V_addr_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="6" slack="1"/>
<pin id="797" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="TWIDDLE_IMAG_V_addr "/>
</bind>
</comp>

<comp id="800" class="1005" name="TWIDDLE_REAL_V_addr_5_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="6" slack="1"/>
<pin id="802" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="TWIDDLE_REAL_V_addr_5 "/>
</bind>
</comp>

<comp id="805" class="1005" name="TWIDDLE_IMAG_V_addr_5_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="6" slack="1"/>
<pin id="807" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="TWIDDLE_IMAG_V_addr_5 "/>
</bind>
</comp>

<comp id="810" class="1005" name="icmp_ln136_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="1"/>
<pin id="812" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln136 "/>
</bind>
</comp>

<comp id="816" class="1005" name="b_real_V_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="1"/>
<pin id="818" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_real_V "/>
</bind>
</comp>

<comp id="821" class="1005" name="b_imag_V_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="1"/>
<pin id="823" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_imag_V "/>
</bind>
</comp>

<comp id="826" class="1005" name="sext_ln1273_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="48" slack="1"/>
<pin id="828" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273 "/>
</bind>
</comp>

<comp id="832" class="1005" name="sext_ln1273_29_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="48" slack="1"/>
<pin id="834" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_29 "/>
</bind>
</comp>

<comp id="838" class="1005" name="sext_ln1273_30_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="48" slack="1"/>
<pin id="840" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_30 "/>
</bind>
</comp>

<comp id="844" class="1005" name="sext_ln1273_31_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="48" slack="1"/>
<pin id="846" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_31 "/>
</bind>
</comp>

<comp id="850" class="1005" name="b_real_V_27_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="32" slack="1"/>
<pin id="852" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_real_V_27 "/>
</bind>
</comp>

<comp id="855" class="1005" name="b_imag_V_36_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="32" slack="1"/>
<pin id="857" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_imag_V_36 "/>
</bind>
</comp>

<comp id="860" class="1005" name="mul_ln813_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="48" slack="1"/>
<pin id="862" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln813 "/>
</bind>
</comp>

<comp id="865" class="1005" name="mul_ln1348_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="48" slack="1"/>
<pin id="867" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1348 "/>
</bind>
</comp>

<comp id="870" class="1005" name="mul_ln813_13_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="48" slack="1"/>
<pin id="872" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln813_13 "/>
</bind>
</comp>

<comp id="875" class="1005" name="mul_ln1347_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="48" slack="1"/>
<pin id="877" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1347 "/>
</bind>
</comp>

<comp id="880" class="1005" name="sext_ln1273_32_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="48" slack="1"/>
<pin id="882" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_32 "/>
</bind>
</comp>

<comp id="886" class="1005" name="sext_ln1273_33_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="48" slack="1"/>
<pin id="888" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_33 "/>
</bind>
</comp>

<comp id="892" class="1005" name="sext_ln1273_34_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="48" slack="1"/>
<pin id="894" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_34 "/>
</bind>
</comp>

<comp id="898" class="1005" name="sext_ln1273_35_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="48" slack="1"/>
<pin id="900" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_35 "/>
</bind>
</comp>

<comp id="904" class="1005" name="c_real_V_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="32" slack="1"/>
<pin id="906" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_real_V "/>
</bind>
</comp>

<comp id="910" class="1005" name="c_imag_V_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="32" slack="1"/>
<pin id="912" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_imag_V "/>
</bind>
</comp>

<comp id="916" class="1005" name="mul_ln813_14_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="48" slack="1"/>
<pin id="918" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln813_14 "/>
</bind>
</comp>

<comp id="921" class="1005" name="mul_ln1348_5_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="48" slack="1"/>
<pin id="923" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1348_5 "/>
</bind>
</comp>

<comp id="926" class="1005" name="mul_ln813_15_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="48" slack="1"/>
<pin id="928" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln813_15 "/>
</bind>
</comp>

<comp id="931" class="1005" name="mul_ln1347_5_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="48" slack="1"/>
<pin id="933" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1347_5 "/>
</bind>
</comp>

<comp id="936" class="1005" name="cpd_real_V_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="32" slack="1"/>
<pin id="938" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cpd_real_V "/>
</bind>
</comp>

<comp id="942" class="1005" name="cpd_imag_V_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="32" slack="1"/>
<pin id="944" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cpd_imag_V "/>
</bind>
</comp>

<comp id="948" class="1005" name="cmd_real_V_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="32" slack="1"/>
<pin id="950" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cmd_real_V "/>
</bind>
</comp>

<comp id="954" class="1005" name="cmd_imag_V_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="32" slack="1"/>
<pin id="956" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cmd_imag_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="44" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="46" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="38" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="46" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="36" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="46" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="34" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="46" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="32" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="46" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="30" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="46" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="28" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="46" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="26" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="46" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="24" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="46" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="22" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="46" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="20" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="46" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="18" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="46" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="46" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="14" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="46" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="12" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="46" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="10" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="46" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="8" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="40" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="62" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="188" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="42" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="62" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="201" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="40" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="62" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="214" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="227"><net_src comp="42" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="62" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="222" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="235"><net_src comp="6" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="62" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="2" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="62" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="253"><net_src comp="230" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="263"><net_src comp="237" pin="3"/><net_sink comp="254" pin=2"/></net>

<net id="269"><net_src comp="6" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="62" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="2" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="62" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="264" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="279"><net_src comp="271" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="285"><net_src comp="4" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="62" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="292"><net_src comp="0" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="62" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="303"><net_src comp="280" pin="3"/><net_sink comp="294" pin=2"/></net>

<net id="313"><net_src comp="287" pin="3"/><net_sink comp="304" pin=2"/></net>

<net id="319"><net_src comp="4" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="62" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="326"><net_src comp="0" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="62" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="314" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="329"><net_src comp="321" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="333"><net_src comp="195" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="208" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="48" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="350"><net_src comp="343" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="50" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="343" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="56" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="361"><net_src comp="343" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="367"><net_src comp="58" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="358" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="60" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="373"><net_src comp="362" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="375"><net_src comp="370" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="380"><net_src comp="352" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="389"><net_src comp="64" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="66" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="395"><net_src comp="384" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="381" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="400"><net_src comp="391" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="407"><net_src comp="48" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="403" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="419"><net_src comp="403" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="423"><net_src comp="330" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="430"><net_src comp="334" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="438"><net_src comp="420" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="424" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="427" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="431" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="427" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="424" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="420" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="431" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="471"><net_src comp="330" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="478"><net_src comp="334" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="486"><net_src comp="468" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="472" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="475" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="479" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="475" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="472" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="468" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="479" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="516"><net_src comp="68" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="506" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="518"><net_src comp="70" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="519"><net_src comp="72" pin="0"/><net_sink comp="510" pin=3"/></net>

<net id="530"><net_src comp="68" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="520" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="532"><net_src comp="70" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="533"><net_src comp="72" pin="0"/><net_sink comp="524" pin=3"/></net>

<net id="544"><net_src comp="68" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="534" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="546"><net_src comp="70" pin="0"/><net_sink comp="538" pin=2"/></net>

<net id="547"><net_src comp="72" pin="0"/><net_sink comp="538" pin=3"/></net>

<net id="558"><net_src comp="68" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="548" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="560"><net_src comp="70" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="561"><net_src comp="72" pin="0"/><net_sink comp="552" pin=3"/></net>

<net id="566"><net_src comp="538" pin="4"/><net_sink comp="562" pin=0"/></net>

<net id="571"><net_src comp="552" pin="4"/><net_sink comp="567" pin=0"/></net>

<net id="576"><net_src comp="538" pin="4"/><net_sink comp="572" pin=1"/></net>

<net id="581"><net_src comp="552" pin="4"/><net_sink comp="577" pin=1"/></net>

<net id="585"><net_src comp="582" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="587"><net_src comp="582" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="588"><net_src comp="582" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="595"><net_src comp="86" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="602"><net_src comp="86" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="607"><net_src comp="589" pin="4"/><net_sink comp="603" pin=1"/></net>

<net id="608"><net_src comp="603" pin="2"/><net_sink comp="244" pin=4"/></net>

<net id="613"><net_src comp="596" pin="4"/><net_sink comp="609" pin=1"/></net>

<net id="614"><net_src comp="609" pin="2"/><net_sink comp="254" pin=4"/></net>

<net id="619"><net_src comp="50" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="623"><net_src comp="615" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="625"><net_src comp="620" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="626"><net_src comp="620" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="627"><net_src comp="620" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="634"><net_src comp="86" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="641"><net_src comp="86" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="646"><net_src comp="628" pin="4"/><net_sink comp="642" pin=1"/></net>

<net id="647"><net_src comp="642" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="652"><net_src comp="635" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="648" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="658"><net_src comp="589" pin="4"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="654" pin="2"/><net_sink comp="294" pin=4"/></net>

<net id="664"><net_src comp="596" pin="4"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="660" pin="2"/><net_sink comp="304" pin=4"/></net>

<net id="670"><net_src comp="628" pin="4"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="666" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="676"><net_src comp="635" pin="4"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="672" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="681"><net_src comp="88" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="683"><net_src comp="678" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="684"><net_src comp="678" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="688"><net_src comp="92" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="635" pin=2"/></net>

<net id="693"><net_src comp="98" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="698"><net_src comp="104" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="628" pin=2"/></net>

<net id="703"><net_src comp="110" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="708"><net_src comp="116" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="596" pin=2"/></net>

<net id="713"><net_src comp="122" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="718"><net_src comp="128" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="589" pin=2"/></net>

<net id="723"><net_src comp="134" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="728"><net_src comp="140" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="463" pin=2"/></net>

<net id="733"><net_src comp="146" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="738"><net_src comp="152" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="743"><net_src comp="158" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="748"><net_src comp="164" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="753"><net_src comp="170" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="758"><net_src comp="176" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="763"><net_src comp="182" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="768"><net_src comp="343" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="770"><net_src comp="765" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="771"><net_src comp="765" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="775"><net_src comp="346" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="779"><net_src comp="358" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="781"><net_src comp="776" pin="1"/><net_sink comp="589" pin=3"/></net>

<net id="782"><net_src comp="776" pin="1"/><net_sink comp="596" pin=3"/></net>

<net id="783"><net_src comp="776" pin="1"/><net_sink comp="628" pin=3"/></net>

<net id="784"><net_src comp="776" pin="1"/><net_sink comp="635" pin=3"/></net>

<net id="788"><net_src comp="362" pin="3"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="793"><net_src comp="188" pin="3"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="798"><net_src comp="201" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="803"><net_src comp="214" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="808"><net_src comp="222" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="813"><net_src comp="403" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="815"><net_src comp="810" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="819"><net_src comp="408" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="824"><net_src comp="414" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="829"><net_src comp="420" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="831"><net_src comp="826" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="835"><net_src comp="424" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="837"><net_src comp="832" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="841"><net_src comp="427" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="843"><net_src comp="838" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="847"><net_src comp="431" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="849"><net_src comp="844" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="853"><net_src comp="458" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="858"><net_src comp="463" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="863"><net_src comp="434" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="868"><net_src comp="440" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="873"><net_src comp="446" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="878"><net_src comp="452" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="883"><net_src comp="468" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="885"><net_src comp="880" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="889"><net_src comp="472" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="891"><net_src comp="886" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="895"><net_src comp="475" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="897"><net_src comp="892" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="901"><net_src comp="479" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="903"><net_src comp="898" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="907"><net_src comp="510" pin="4"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="909"><net_src comp="904" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="913"><net_src comp="524" pin="4"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="915"><net_src comp="910" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="919"><net_src comp="482" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="924"><net_src comp="488" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="929"><net_src comp="494" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="934"><net_src comp="500" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="939"><net_src comp="562" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="941"><net_src comp="936" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="945"><net_src comp="567" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="947"><net_src comp="942" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="951"><net_src comp="572" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="953"><net_src comp="948" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="957"><net_src comp="577" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="959"><net_src comp="954" pin="1"/><net_sink comp="666" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: e_out_imag_V_11 | {7 }
	Port: e_out_imag_V | {7 }
	Port: e_out_real_V_11 | {7 }
	Port: e_out_real_V | {7 }
 - Input state : 
	Port: fft_16pt_Pipeline_VITIS_LOOP_131_2 : r_real_V_126 | {1 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_131_2 : r_real_V_127 | {1 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_131_2 : r_imag_V_141 | {1 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_131_2 : r_imag_V_142 | {1 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_131_2 : r_real_V_128 | {1 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_131_2 : r_real_V_129 | {1 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_131_2 : r_imag_V_143 | {1 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_131_2 : r_imag_V_144 | {1 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_131_2 : r_real_V | {1 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_131_2 : r_real_V_83 | {1 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_131_2 : r_imag_V | {1 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_131_2 : r_imag_V_94 | {1 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_131_2 : r_real_V_84 | {1 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_131_2 : r_real_V_85 | {1 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_131_2 : r_imag_V_95 | {1 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_131_2 : r_imag_V_96 | {1 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_131_2 : TWIDDLE_REAL_V | {1 2 3 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_131_2 : TWIDDLE_IMAG_V | {1 2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		k_4 : 1
		icmp_ln131 : 2
		add_ln131 : 2
		br_ln131 : 3
		empty_60 : 2
		tmp_s : 3
		zext_ln79 : 4
		TWIDDLE_REAL_V_addr : 5
		wk_real_V : 6
		TWIDDLE_IMAG_V_addr : 5
		wk_imag_V : 6
		store_ln131 : 3
	State 2
		empty_61 : 1
		zext_ln79_8 : 2
		TWIDDLE_REAL_V_addr_5 : 3
		w3k_real_V : 4
		TWIDDLE_IMAG_V_addr_5 : 3
		w3k_imag_V : 4
		b_real_V : 1
		b_imag_V : 1
	State 3
		mul_ln813 : 1
		mul_ln1348 : 1
		mul_ln813_13 : 1
		mul_ln1347 : 1
	State 4
		mul_ln813_14 : 1
		mul_ln1348_5 : 1
		mul_ln813_15 : 1
		mul_ln1347_5 : 1
	State 5
		c_real_V : 1
		c_imag_V : 1
	State 6
		d_real_V : 1
		d_imag_V : 1
		cpd_real_V : 2
		cpd_imag_V : 2
		cmd_real_V : 2
		cmd_imag_V : 2
	State 7
		r_real_V_82 : 1
		r_imag_V_93 : 1
		e_out_real_V_addr : 1
		e_out_imag_V_addr : 1
		store_ln142 : 2
		store_ln142 : 2
		r_real_V_86 : 1
		r_imag_V_98 : 1
		e_out_real_V_addr_1 : 1
		e_out_imag_V_addr_1 : 1
		store_ln143 : 2
		store_ln143 : 2
		r_real_V_87 : 1
		r_imag_V_99 : 1
		e_out_real_V_11_addr : 1
		e_out_imag_V_11_addr : 1
		store_ln144 : 2
		store_ln144 : 2
		r_real_V_88 : 1
		r_imag_V_100 : 1
		e_out_real_V_11_addr_1 : 1
		e_out_imag_V_11_addr_1 : 1
		store_ln145 : 2
		store_ln145 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_434          |    2    |   165   |    50   |
|          |           grp_fu_440          |    2    |   165   |    50   |
|          |           grp_fu_446          |    2    |   165   |    50   |
|    mul   |           grp_fu_452          |    2    |   165   |    50   |
|          |           grp_fu_482          |    2    |   165   |    50   |
|          |           grp_fu_488          |    2    |   165   |    50   |
|          |           grp_fu_494          |    2    |   165   |    50   |
|          |           grp_fu_500          |    2    |   165   |    50   |
|----------|-------------------------------|---------|---------|---------|
|          |        empty_61_fu_391        |    0    |    0    |    14   |
|          |          ret_V_fu_506         |    0    |    0    |    55   |
|          |        ret_V_19_fu_534        |    0    |    0    |    55   |
|          |       cmd_real_V_fu_572       |    0    |    0    |    39   |
|    sub   |       cmd_imag_V_fu_577       |    0    |    0    |    39   |
|          |       r_imag_V_98_fu_648      |    0    |    0    |    39   |
|          |       r_real_V_87_fu_654      |    0    |    0    |    39   |
|          |       r_imag_V_99_fu_660      |    0    |    0    |    39   |
|          |       r_real_V_88_fu_666      |    0    |    0    |    39   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln131_fu_352       |    0    |    0    |    10   |
|          |        ret_V_18_fu_520        |    0    |    0    |    55   |
|          |        ret_V_20_fu_548        |    0    |    0    |    55   |
|          |       cpd_real_V_fu_562       |    0    |    0    |    39   |
|    add   |       cpd_imag_V_fu_567       |    0    |    0    |    39   |
|          |       r_real_V_82_fu_603      |    0    |    0    |    39   |
|          |       r_imag_V_93_fu_609      |    0    |    0    |    39   |
|          |       r_real_V_86_fu_642      |    0    |    0    |    39   |
|          |      r_imag_V_100_fu_672      |    0    |    0    |    39   |
|----------|-------------------------------|---------|---------|---------|
|          |        b_real_V_fu_408        |    0    |    0    |    32   |
|  select  |        b_imag_V_fu_414        |    0    |    0    |    32   |
|          |       b_real_V_27_fu_458      |    0    |    0    |    32   |
|          |       b_imag_V_36_fu_463      |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|          |       a_real_V_38_fu_589      |    0    |    0    |    9    |
|    mux   |       a_imag_V_33_fu_596      |    0    |    0    |    9    |
|          |       a_real_V_40_fu_628      |    0    |    0    |    9    |
|          |       a_imag_V_35_fu_635      |    0    |    0    |    9    |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln131_fu_346       |    0    |    0    |    8    |
|          |       icmp_ln136_fu_403       |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|    xor   |        xor_ln143_fu_615       |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |  r_imag_V_96_read_read_fu_92  |    0    |    0    |    0    |
|          |  r_imag_V_95_read_read_fu_98  |    0    |    0    |    0    |
|          |  r_real_V_85_read_read_fu_104 |    0    |    0    |    0    |
|          |  r_real_V_84_read_read_fu_110 |    0    |    0    |    0    |
|          |  r_imag_V_94_read_read_fu_116 |    0    |    0    |    0    |
|          |   r_imag_V_read_read_fu_122   |    0    |    0    |    0    |
|          |  r_real_V_83_read_read_fu_128 |    0    |    0    |    0    |
|   read   |   r_real_V_read_read_fu_134   |    0    |    0    |    0    |
|          | r_imag_V_144_read_read_fu_140 |    0    |    0    |    0    |
|          | r_imag_V_143_read_read_fu_146 |    0    |    0    |    0    |
|          | r_real_V_129_read_read_fu_152 |    0    |    0    |    0    |
|          | r_real_V_128_read_read_fu_158 |    0    |    0    |    0    |
|          | r_imag_V_142_read_read_fu_164 |    0    |    0    |    0    |
|          | r_imag_V_141_read_read_fu_170 |    0    |    0    |    0    |
|          | r_real_V_127_read_read_fu_176 |    0    |    0    |    0    |
|          | r_real_V_126_read_read_fu_182 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |        empty_60_fu_358        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|          tmp_s_fu_362         |    0    |    0    |    0    |
|          |          p_shl_fu_384         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        zext_ln79_fu_370       |    0    |    0    |    0    |
|          |       zext_ln79_7_fu_381      |    0    |    0    |    0    |
|   zext   |       zext_ln79_8_fu_397      |    0    |    0    |    0    |
|          |       zext_ln131_fu_582       |    0    |    0    |    0    |
|          |     add_ln143_cast_fu_620     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       sext_ln1273_fu_420      |    0    |    0    |    0    |
|          |     sext_ln1273_29_fu_424     |    0    |    0    |    0    |
|          |     sext_ln1273_30_fu_427     |    0    |    0    |    0    |
|   sext   |     sext_ln1273_31_fu_431     |    0    |    0    |    0    |
|          |     sext_ln1273_32_fu_468     |    0    |    0    |    0    |
|          |     sext_ln1273_33_fu_472     |    0    |    0    |    0    |
|          |     sext_ln1273_34_fu_475     |    0    |    0    |    0    |
|          |     sext_ln1273_35_fu_479     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        c_real_V_fu_510        |    0    |    0    |    0    |
|partselect|        c_imag_V_fu_524        |    0    |    0    |    0    |
|          |        d_real_V_fu_538        |    0    |    0    |    0    |
|          |        d_imag_V_fu_552        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    16   |   1320  |   1294  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|TWIDDLE_IMAG_V_addr_5_reg_805|    6   |
| TWIDDLE_IMAG_V_addr_reg_795 |    6   |
|TWIDDLE_REAL_V_addr_5_reg_800|    6   |
| TWIDDLE_REAL_V_addr_reg_790 |    6   |
|     b_imag_V_36_reg_855     |   32   |
|       b_imag_V_reg_821      |   32   |
|     b_real_V_27_reg_850     |   32   |
|       b_real_V_reg_816      |   32   |
|       c_imag_V_reg_910      |   32   |
|       c_real_V_reg_904      |   32   |
|      cmd_imag_V_reg_954     |   32   |
|      cmd_real_V_reg_948     |   32   |
|      cpd_imag_V_reg_942     |   32   |
|      cpd_real_V_reg_936     |   32   |
|       empty_60_reg_776      |    1   |
|      icmp_ln131_reg_772     |    1   |
|      icmp_ln136_reg_810     |    1   |
|         k_4_reg_765         |    2   |
|          k_reg_678          |    2   |
|     mul_ln1347_5_reg_931    |   48   |
|      mul_ln1347_reg_875     |   48   |
|     mul_ln1348_5_reg_921    |   48   |
|      mul_ln1348_reg_865     |   48   |
|     mul_ln813_13_reg_870    |   48   |
|     mul_ln813_14_reg_916    |   48   |
|     mul_ln813_15_reg_926    |   48   |
|      mul_ln813_reg_860      |   48   |
|  r_imag_V_141_read_reg_750  |   32   |
|  r_imag_V_142_read_reg_745  |   32   |
|  r_imag_V_143_read_reg_730  |   32   |
|  r_imag_V_144_read_reg_725  |   32   |
|   r_imag_V_94_read_reg_705  |   32   |
|   r_imag_V_95_read_reg_690  |   32   |
|   r_imag_V_96_read_reg_685  |   32   |
|    r_imag_V_read_reg_710    |   32   |
|  r_real_V_126_read_reg_760  |   32   |
|  r_real_V_127_read_reg_755  |   32   |
|  r_real_V_128_read_reg_740  |   32   |
|  r_real_V_129_read_reg_735  |   32   |
|   r_real_V_83_read_reg_715  |   32   |
|   r_real_V_84_read_reg_700  |   32   |
|   r_real_V_85_read_reg_695  |   32   |
|    r_real_V_read_reg_720    |   32   |
|           reg_330           |   18   |
|           reg_334           |   18   |
|    sext_ln1273_29_reg_832   |   48   |
|    sext_ln1273_30_reg_838   |   48   |
|    sext_ln1273_31_reg_844   |   48   |
|    sext_ln1273_32_reg_880   |   48   |
|    sext_ln1273_33_reg_886   |   48   |
|    sext_ln1273_34_reg_892   |   48   |
|    sext_ln1273_35_reg_898   |   48   |
|     sext_ln1273_reg_826     |   48   |
|        tmp_s_reg_785        |    4   |
+-----------------------------+--------+
|            Total            |  1671  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_195 |  p0  |   4  |   6  |   24   ||    20   |
| grp_access_fu_208 |  p0  |   4  |   6  |   24   ||    20   |
|     grp_fu_434    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_434    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_440    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_440    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_446    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_446    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_452    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_452    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_482    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_482    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_488    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_488    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_494    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_494    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_500    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_500    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   848  || 29.0612 ||   184   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |  1320  |  1294  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   29   |    -   |   184  |
|  Register |    -   |    -   |  1671  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   29   |  2991  |  1478  |
+-----------+--------+--------+--------+--------+
