INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/dgn_MBMmul8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dgn_MBMmul8bit
INFO: [VRFC 10-311] analyzing module SteeringLogicREM8
INFO: [VRFC 10-311] analyzing module ArithmeticBlockREM8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/dgn_REALM8x8mul8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dgn_REALM8x8mul8bit
INFO: [VRFC 10-311] analyzing module SteeringLogic_SMBM_8x8_8_ConfigurableARD_08
INFO: [VRFC 10-311] analyzing module ArithmeticBlock_SMBM_8x8_8_ConfigurableARD_08
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/dgn_mitchellmul8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dgn_mitchellmul8bit
INFO: [VRFC 10-311] analyzing module SteeringLogicM8
INFO: [VRFC 10-311] analyzing module ArithmeticBlockM8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Github_repository/COMP3601/VHDL Work/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/packages.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Processor'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/ascii_array_to_chars.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ascii_array_to_chars'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/chars_to_ascii_array.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'chars_to_ascii_array'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'generate_A'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_A_by_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'generate_A_by_file'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'generate_B'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_E_by_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'generate_E_by_file'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_S_by_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'generate_S_by_file'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_UV.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'generate_UV'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_e.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'generate_e'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'generate_s'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/random_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'random_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/sim/Processor_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Processor_TB'
