ERROR: Exception caught trying to open file D:\Code\Verilog\project0_intro\project0_intro.runs\synth_1/runme.log
	Exception name: Error
	Exception error code: 70
	Exception message: 没有权限
