$date
	Sat Oct 22 21:44:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#815770
b1010 &
b1010 %
1$
b1010 !
1"
#815771
0"
#815774
b101 &
b101 %
#815778
b10000 &
b10000 %
#815782
b1000 &
b1000 %
#815786
b100 &
b100 %
#815790
b10 &
b10 %
#815794
b1 &
b1 %
1#
#815798
b0 &
0#
b0 %
0$
#1856449
b10010 !
1"
#1856450
b10010 &
b10010 %
1$
#1856451
0"
#1856454
b1001 &
b1001 %
#1856458
b11100 &
b11100 %
#1856462
b1110 &
b1110 %
#1856466
b111 &
b111 %
#1856470
b10110 &
b10110 %
#1856474
b1011 &
b1011 %
#1856478
b100010 &
b100010 %
#1856482
b10001 &
b10001 %
#1856486
b110100 &
b110100 %
#1856490
b11010 &
b11010 %
#1856494
b1101 &
b1101 %
#1856498
b101000 &
b101000 %
#1856502
b10100 &
b10100 %
#1856506
b1010 &
b1010 %
#1856510
b101 &
b101 %
#1856514
b10000 &
b10000 %
#1856518
b1000 &
b1000 %
#1856522
b100 &
b100 %
#1856526
b10 &
b10 %
#1856530
b1 &
b1 %
1#
#1856534
b0 &
0#
b0 %
0$
#2783041
b10 !
1"
#2783042
b10 &
b10 %
1$
#2783043
0"
#2783046
b1 &
1#
b1 %
#2783050
b0 &
b0 %
0#
0$
#4500012
