# Compile of gene_net.v was successful.
# Compile of fixed_point_checker.v was successful.
# Compile of cycle.v was successful.
# Compile of testbench.v was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui work.tb_gene_net
quit -sim
# Load canceled
# Compile of gene_net.v was successful.
# Compile of fixed_point_checker.v was successful.
# Compile of cycle.v was successful.
# Compile of testbench.v was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui work.tb_gene_net
run
# Break in Module tb_gene_net at C:/Verilog/Gene_Network/testbench.v line 29
run
# Break in Module gene_net at gene_net.v line 9
run -continue
# Break in Module gene_net at gene_net.v line 9
run
# Break in Module gene_net at gene_net.v line 13
run
# Break in Module gene_net at gene_net.v line 13
run
run
# Break in Module gene_net at gene_net.v line 13
run
# Break in Module gene_net at gene_net.v line 13
add wave -position end  sim:/tb_gene_net/G1/clk
add wave -position end  sim:/tb_gene_net/G1/x_in
add wave -position end  sim:/tb_gene_net/G1/x_out
add wave -position end  sim:/tb_gene_net/G1/state
run
run
# Break in Module gene_net at gene_net.v line 13
run
# Break in Module gene_net at gene_net.v line 13
run
step
step
step
step
step
step
step
step
step
step
step
step
step
step
# Next activity is in 1 ns.
step
step
# Next activity is in 1 ns.
step
step
step
step
step
step
step
step
step
step
step
step
step
# Next activity is in 1 ns.
step
step
# Next activity is in 1 ns.
step
step
step
step
step
step
step
step
step
step
step
step
step
# Next activity is in 1 ns.
step
step
# Next activity is in 1 ns.
step
step
step
step
step
step
step
step
step
step
step
# Break key hit
quit -sim
# Compile of testbench.v failed with 8 errors.
# Compile of gene_net.v failed with 8 errors.
# Compile of fixed_point_checker.v was successful.
# Compile of cycle.v was successful.
# Compile of testbench.v failed with 8 errors.
# 4 compiles, 2 failed with 16 errors.
# Compile of gene_net.v failed with 8 errors.
# Compile of fixed_point_checker.v was successful.
# Compile of cycle.v was successful.
# Compile of testbench.v failed with 8 errors.
# 4 compiles, 2 failed with 16 errors.
# Compile of gene_net.v was successful.
# Compile of fixed_point_checker.v was successful.
# Compile of cycle.v was successful.
# Compile of testbench.v was successful.
# 4 compiles, 0 failed with no errors.
# Compile of gene_net.v was successful.
# Compile of fixed_point_checker.v was successful.
# Compile of cycle.v was successful.
# Compile of testbench.v was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui work.tb_gene_net
add wave -position end  sim:/tb_gene_net/clk
add wave -position end  sim:/tb_gene_net/init_val
add wave -position end  sim:/tb_gene_net/x_out
run -all
# 1
# Break in Module tb_gene_net at C:/Verilog/Gene_Network/testbench.v line 42
quit -sim
# Compile of gene_net.v was successful.
# Compile of fixed_point_checker.v was successful.
# Compile of cycle.v was successful.
# Compile of testbench.v was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui work.tb_gene_net
add wave -position end  sim:/tb_gene_net/clk
add wave -position end  sim:/tb_gene_net/init_val
add wave -position end  sim:/tb_gene_net/x_out
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
# Next activity is in 1 ns.
quit -sim
# Compile of testbench.v was successful.
# Compile of gene_net.v was successful.
# Compile of fixed_point_checker.v was successful.
# Compile of cycle.v was successful.
# Compile of testbench.v was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui work.tb_gene_net
add wave -position end  sim:/tb_gene_net/clk
add wave -position end  sim:/tb_gene_net/init_val
add wave -position end  sim:/tb_gene_net/x_out
step
step
step
step
step
step
step
step
step
step
step
# Next activity is in 1 ns.
step
step
step
step
step
step
step
step
step
step
step
step
step
# Next activity is in 1 ns.
quit -sim
# Compile of gene_net.v failed with 11 errors.
# Compile of fixed_point_checker.v was successful.
# Compile of cycle.v was successful.
# Compile of testbench.v failed with 15 errors.
# 4 compiles, 2 failed with 26 errors.
# Compile of gene_net.v failed with 10 errors.
# Compile of fixed_point_checker.v was successful.
# Compile of cycle.v was successful.
# Compile of testbench.v failed with 14 errors.
# 4 compiles, 2 failed with 24 errors.
# Compile of gene_net.v failed with 1 errors.
# Compile of fixed_point_checker.v was successful.
# Compile of cycle.v was successful.
# Compile of testbench.v failed with 1 errors.
# 4 compiles, 2 failed with 2 errors.
# Compile of gene_net.v failed with 8 errors.
# Compile of fixed_point_checker.v was successful.
# Compile of cycle.v was successful.
# Compile of testbench.v failed with 8 errors.
# 4 compiles, 2 failed with 16 errors.
# Compile of gene_net.v was successful.
# Compile of fixed_point_checker.v was successful.
# Compile of cycle.v was successful.
# Compile of testbench.v was successful.
# 4 compiles, 0 failed with no errors.
# Load canceled
vsim -gui work.tb_gene_net
add wave -position end  sim:/tb_gene_net/clk
add wave -position end  sim:/tb_gene_net/init_val
add wave -position end  sim:/tb_gene_net/x_out
step
step
step
step
step
step
step
step
step
step
step
# Next activity is in 1 ns.
step
step
step
step
step
step
step
step
step
step
step
step
step
step
# Next activity is in 1 ns.
step
step
# Next activity is in 1 ns.
step
step
step
step
step
step
step
step
step
step
step
step
step
step
# Next activity is in 1 ns.
step
step
step
# Next activity is in 1 ns.
step
step
step
step
step
step
step
step
step
step
step
step
step
step
# Next activity is in 1 ns.
quit -sim
# Compile of gene_net.v was successful.
# Compile of fixed_point_checker.v was successful.
# Compile of cycle.v was successful.
# Compile of testbench.v was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui work.tb_gene_net
add wave -position end  sim:/tb_gene_net/clk
add wave -position end  sim:/tb_gene_net/init_val
add wave -position end  sim:/tb_gene_net/x_out
step -over
step -over
step -over
step -over
step
step
step
step
add wave -position end  sim:/tb_gene_net/G1/x_in
add wave -position end  sim:/tb_gene_net/G1/x_out
add wave -position end  sim:/tb_gene_net/G1/state
step
step
step
# Next activity is in 1 ns.
step
step
step
step
step
add wave -position end  sim:/tb_gene_net/G1/x
step
step
step
step
step
step
step
step
step
# Next activity is in 1 ns.
step
step
step
# Next activity is in 1 ns.
step
step
step
step
step
step
step
step
step
step
step
step
step
step
# Next activity is in 1 ns.
step
step
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# 1
# Break in Module tb_gene_net at C:/Verilog/Gene_Network/testbench.v line 42
run
run
run
run
run
