 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : mem_system
Version: Q-2019.12-SP3
Date   : Tue Dec 15 15:31:50 2020
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: gscl45nm
Wire Load Model Mode: top

  Startpoint: state_ff[1]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m0/reg1[7]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_ff[1]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  state_ff[1]/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  state_ff[1]/q (dff_217)                                 0.00       0.11 f
  U998/Y (NOR2X1)                                         0.03       0.14 r
  U935/Y (AND2X2)                                         0.03       0.17 r
  U964/Y (AND2X2)                                         0.03       0.21 r
  U952/Y (OR2X2)                                          0.04       0.25 r
  U1002/Y (NOR2X1)                                        0.01       0.26 f
  U1000/Y (INVX1)                                         0.00       0.26 r
  U1382/Y (NOR3X1)                                        0.02       0.28 f
  U1384/Y (NAND3X1)                                       0.03       0.31 r
  U994/Y (BUFX2)                                          0.04       0.35 r
  c1/enable (cache_cache_id2)                             0.00       0.35 r
  c1/U16/Y (INVX1)                                        0.02       0.37 f
  c1/U17/Y (NOR3X1)                                       0.03       0.40 r
  c1/mem_tg/write (memc_Size5_0)                          0.00       0.40 r
  c1/mem_tg/U116/Y (INVX2)                                0.02       0.42 f
  c1/mem_tg/U128/Y (AND2X2)                               0.04       0.46 f
  c1/mem_tg/U930/Y (AND2X2)                               0.04       0.50 f
  c1/mem_tg/data_out<0> (memc_Size5_0)                    0.00       0.50 f
  c1/U127/Y (INVX1)                                       0.00       0.49 r
  c1/U73/Y (AND2X2)                                       0.03       0.52 r
  c1/U74/Y (INVX1)                                        0.01       0.54 f
  c1/U117/Y (AND2X2)                                      0.03       0.57 f
  c1/U26/Y (INVX1)                                        0.00       0.57 r
  c1/U67/Y (AND2X2)                                       0.03       0.60 r
  c1/U68/Y (INVX1)                                        0.02       0.61 f
  c1/U157/Y (NOR3X1)                                      0.03       0.64 r
  c1/U158/Y (NAND3X1)                                     0.02       0.66 f
  c1/U66/Y (BUFX2)                                        0.03       0.69 f
  c1/U149/Y (INVX1)                                       0.00       0.69 r
  c1/hit (cache_cache_id2)                                0.00       0.69 r
  U1321/Y (INVX1)                                         0.02       0.71 f
  U1381/Y (AOI21X1)                                       0.03       0.74 r
  c1/write (cache_cache_id2)                              0.00       0.74 r
  c1/U77/Y (BUFX2)                                        0.04       0.78 r
  c1/U31/Y (INVX1)                                        0.02       0.79 f
  c1/U159/Y (OAI21X1)                                     0.04       0.84 r
  c1/U130/Y (INVX2)                                       0.03       0.86 f
  c1/U129/Y (NOR2X1)                                      0.03       0.89 r
  c1/mem_w0/write (memc_Size16_3)                         0.00       0.89 r
  c1/mem_w0/U565/Y (INVX1)                                0.02       0.91 f
  c1/mem_w0/U1967/Y (INVX1)                               0.01       0.92 r
  c1/mem_w0/U512/Y (OR2X2)                                0.04       0.96 r
  c1/mem_w0/U563/Y (INVX1)                                0.02       0.98 f
  c1/mem_w0/U2239/Y (AND2X2)                              0.03       1.01 f
  c1/mem_w0/data_out<7> (memc_Size16_3)                   0.00       1.01 f
  c1/U147/Y (NAND2X1)                                     0.01       1.02 r
  c1/U148/Y (AND2X2)                                      0.03       1.05 r
  c1/U50/Y (AND2X2)                                       0.03       1.08 r
  c1/U51/Y (INVX1)                                        0.02       1.10 f
  c1/data_out<7> (cache_cache_id2)                        0.00       1.10 f
  U1395/Y (AOI22X1)                                       0.03       1.13 r
  U1182/Y (INVX1)                                         0.02       1.15 f
  U1181/Y (BUFX2)                                         0.04       1.18 f
  mem/data_in<7> (four_bank_mem)                          0.00       1.18 f
  mem/m0/data_in<7> (final_memory_3)                      0.00       1.18 f
  mem/m0/reg1[7]/d (dff_23)                               0.00       1.18 f
  mem/m0/reg1[7]/U3/Y (INVX1)                             0.00       1.18 r
  mem/m0/reg1[7]/U4/Y (NOR2X1)                            0.01       1.19 f
  mem/m0/reg1[7]/state_reg/D (DFFPOSX1)                   0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m0/reg1[7]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


  Startpoint: state_ff[1]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m0/reg1[8]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_ff[1]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  state_ff[1]/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  state_ff[1]/q (dff_217)                                 0.00       0.11 f
  U998/Y (NOR2X1)                                         0.03       0.14 r
  U935/Y (AND2X2)                                         0.03       0.17 r
  U964/Y (AND2X2)                                         0.03       0.21 r
  U952/Y (OR2X2)                                          0.04       0.25 r
  U1002/Y (NOR2X1)                                        0.01       0.26 f
  U1000/Y (INVX1)                                         0.00       0.26 r
  U1382/Y (NOR3X1)                                        0.02       0.28 f
  U1384/Y (NAND3X1)                                       0.03       0.31 r
  U994/Y (BUFX2)                                          0.04       0.35 r
  c1/enable (cache_cache_id2)                             0.00       0.35 r
  c1/U16/Y (INVX1)                                        0.02       0.37 f
  c1/U17/Y (NOR3X1)                                       0.03       0.40 r
  c1/mem_tg/write (memc_Size5_0)                          0.00       0.40 r
  c1/mem_tg/U116/Y (INVX2)                                0.02       0.42 f
  c1/mem_tg/U128/Y (AND2X2)                               0.04       0.46 f
  c1/mem_tg/U930/Y (AND2X2)                               0.04       0.50 f
  c1/mem_tg/data_out<0> (memc_Size5_0)                    0.00       0.50 f
  c1/U127/Y (INVX1)                                       0.00       0.49 r
  c1/U73/Y (AND2X2)                                       0.03       0.52 r
  c1/U74/Y (INVX1)                                        0.01       0.54 f
  c1/U117/Y (AND2X2)                                      0.03       0.57 f
  c1/U26/Y (INVX1)                                        0.00       0.57 r
  c1/U67/Y (AND2X2)                                       0.03       0.60 r
  c1/U68/Y (INVX1)                                        0.02       0.61 f
  c1/U157/Y (NOR3X1)                                      0.03       0.64 r
  c1/U158/Y (NAND3X1)                                     0.02       0.66 f
  c1/U66/Y (BUFX2)                                        0.03       0.69 f
  c1/U149/Y (INVX1)                                       0.00       0.69 r
  c1/hit (cache_cache_id2)                                0.00       0.69 r
  U1321/Y (INVX1)                                         0.02       0.71 f
  U1381/Y (AOI21X1)                                       0.03       0.74 r
  c1/write (cache_cache_id2)                              0.00       0.74 r
  c1/U77/Y (BUFX2)                                        0.04       0.78 r
  c1/U31/Y (INVX1)                                        0.02       0.79 f
  c1/U159/Y (OAI21X1)                                     0.04       0.84 r
  c1/U130/Y (INVX2)                                       0.03       0.86 f
  c1/U132/Y (NOR2X1)                                      0.03       0.89 r
  c1/mem_w2/write (memc_Size16_1)                         0.00       0.89 r
  c1/mem_w2/U167/Y (BUFX2)                                0.04       0.93 r
  c1/mem_w2/U160/Y (INVX1)                                0.02       0.95 f
  c1/mem_w2/U353/Y (AND2X2)                               0.04       0.99 f
  c1/mem_w2/U2124/Y (AND2X2)                              0.03       1.03 f
  c1/mem_w2/data_out<8> (memc_Size16_1)                   0.00       1.03 f
  c1/U180/Y (AOI22X1)                                     0.02       1.05 r
  c1/U52/Y (AND2X2)                                       0.03       1.08 r
  c1/U53/Y (INVX1)                                        0.02       1.10 f
  c1/data_out<8> (cache_cache_id2)                        0.00       1.10 f
  U1394/Y (AOI22X1)                                       0.03       1.13 r
  U1184/Y (INVX1)                                         0.02       1.15 f
  U1183/Y (BUFX2)                                         0.04       1.18 f
  mem/data_in<8> (four_bank_mem)                          0.00       1.18 f
  mem/m0/data_in<8> (final_memory_3)                      0.00       1.18 f
  mem/m0/reg1[8]/d (dff_24)                               0.00       1.18 f
  mem/m0/reg1[8]/U3/Y (INVX1)                             0.00       1.18 r
  mem/m0/reg1[8]/U4/Y (NOR2X1)                            0.01       1.19 f
  mem/m0/reg1[8]/state_reg/D (DFFPOSX1)                   0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m0/reg1[8]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


  Startpoint: state_ff[1]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m0/reg1[3]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_ff[1]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  state_ff[1]/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  state_ff[1]/q (dff_217)                                 0.00       0.11 f
  U998/Y (NOR2X1)                                         0.03       0.14 r
  U935/Y (AND2X2)                                         0.03       0.17 r
  U964/Y (AND2X2)                                         0.03       0.21 r
  U952/Y (OR2X2)                                          0.04       0.25 r
  U1002/Y (NOR2X1)                                        0.01       0.26 f
  U1000/Y (INVX1)                                         0.00       0.26 r
  U1382/Y (NOR3X1)                                        0.02       0.28 f
  U1384/Y (NAND3X1)                                       0.03       0.31 r
  U994/Y (BUFX2)                                          0.04       0.35 r
  c1/enable (cache_cache_id2)                             0.00       0.35 r
  c1/U16/Y (INVX1)                                        0.02       0.37 f
  c1/U17/Y (NOR3X1)                                       0.03       0.40 r
  c1/mem_tg/write (memc_Size5_0)                          0.00       0.40 r
  c1/mem_tg/U116/Y (INVX2)                                0.02       0.42 f
  c1/mem_tg/U128/Y (AND2X2)                               0.04       0.46 f
  c1/mem_tg/U930/Y (AND2X2)                               0.04       0.50 f
  c1/mem_tg/data_out<0> (memc_Size5_0)                    0.00       0.50 f
  c1/U127/Y (INVX1)                                       0.00       0.49 r
  c1/U73/Y (AND2X2)                                       0.03       0.52 r
  c1/U74/Y (INVX1)                                        0.01       0.54 f
  c1/U117/Y (AND2X2)                                      0.03       0.57 f
  c1/U26/Y (INVX1)                                        0.00       0.57 r
  c1/U67/Y (AND2X2)                                       0.03       0.60 r
  c1/U68/Y (INVX1)                                        0.02       0.61 f
  c1/U157/Y (NOR3X1)                                      0.03       0.64 r
  c1/U158/Y (NAND3X1)                                     0.02       0.66 f
  c1/U66/Y (BUFX2)                                        0.03       0.69 f
  c1/U149/Y (INVX1)                                       0.00       0.69 r
  c1/hit (cache_cache_id2)                                0.00       0.69 r
  U1321/Y (INVX1)                                         0.02       0.71 f
  U1381/Y (AOI21X1)                                       0.03       0.74 r
  c1/write (cache_cache_id2)                              0.00       0.74 r
  c1/U77/Y (BUFX2)                                        0.04       0.78 r
  c1/U31/Y (INVX1)                                        0.02       0.79 f
  c1/U159/Y (OAI21X1)                                     0.04       0.84 r
  c1/U130/Y (INVX2)                                       0.03       0.86 f
  c1/U132/Y (NOR2X1)                                      0.03       0.89 r
  c1/mem_w2/write (memc_Size16_1)                         0.00       0.89 r
  c1/mem_w2/U167/Y (BUFX2)                                0.04       0.93 r
  c1/mem_w2/U159/Y (INVX1)                                0.02       0.95 f
  c1/mem_w2/U427/Y (AND2X2)                               0.04       0.99 f
  c1/mem_w2/U2119/Y (AND2X2)                              0.03       1.03 f
  c1/mem_w2/data_out<3> (memc_Size16_1)                   0.00       1.03 f
  c1/U172/Y (AOI22X1)                                     0.02       1.05 r
  c1/U42/Y (AND2X2)                                       0.03       1.08 r
  c1/U43/Y (INVX1)                                        0.02       1.10 f
  c1/data_out<3> (cache_cache_id2)                        0.00       1.10 f
  U1399/Y (AOI22X1)                                       0.03       1.12 r
  U1114/Y (INVX1)                                         0.02       1.15 f
  U1113/Y (BUFX2)                                         0.04       1.18 f
  mem/data_in<3> (four_bank_mem)                          0.00       1.18 f
  mem/m0/data_in<3> (final_memory_3)                      0.00       1.18 f
  mem/m0/reg1[3]/d (dff_19)                               0.00       1.18 f
  mem/m0/reg1[3]/U3/Y (INVX1)                             0.00       1.18 r
  mem/m0/reg1[3]/U4/Y (NOR2X1)                            0.01       1.19 f
  mem/m0/reg1[3]/state_reg/D (DFFPOSX1)                   0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m0/reg1[3]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


  Startpoint: state_ff[1]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m0/reg1[10]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_ff[1]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  state_ff[1]/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  state_ff[1]/q (dff_217)                                 0.00       0.11 f
  U998/Y (NOR2X1)                                         0.03       0.14 r
  U935/Y (AND2X2)                                         0.03       0.17 r
  U964/Y (AND2X2)                                         0.03       0.21 r
  U952/Y (OR2X2)                                          0.04       0.25 r
  U1002/Y (NOR2X1)                                        0.01       0.26 f
  U1000/Y (INVX1)                                         0.00       0.26 r
  U1382/Y (NOR3X1)                                        0.02       0.28 f
  U1384/Y (NAND3X1)                                       0.03       0.31 r
  U994/Y (BUFX2)                                          0.04       0.35 r
  c1/enable (cache_cache_id2)                             0.00       0.35 r
  c1/U16/Y (INVX1)                                        0.02       0.37 f
  c1/U17/Y (NOR3X1)                                       0.03       0.40 r
  c1/mem_tg/write (memc_Size5_0)                          0.00       0.40 r
  c1/mem_tg/U116/Y (INVX2)                                0.02       0.42 f
  c1/mem_tg/U128/Y (AND2X2)                               0.04       0.46 f
  c1/mem_tg/U930/Y (AND2X2)                               0.04       0.50 f
  c1/mem_tg/data_out<0> (memc_Size5_0)                    0.00       0.50 f
  c1/U127/Y (INVX1)                                       0.00       0.49 r
  c1/U73/Y (AND2X2)                                       0.03       0.52 r
  c1/U74/Y (INVX1)                                        0.01       0.54 f
  c1/U117/Y (AND2X2)                                      0.03       0.57 f
  c1/U26/Y (INVX1)                                        0.00       0.57 r
  c1/U67/Y (AND2X2)                                       0.03       0.60 r
  c1/U68/Y (INVX1)                                        0.02       0.61 f
  c1/U157/Y (NOR3X1)                                      0.03       0.64 r
  c1/U158/Y (NAND3X1)                                     0.02       0.66 f
  c1/U66/Y (BUFX2)                                        0.03       0.69 f
  c1/U149/Y (INVX1)                                       0.00       0.69 r
  c1/hit (cache_cache_id2)                                0.00       0.69 r
  U1321/Y (INVX1)                                         0.02       0.71 f
  U1381/Y (AOI21X1)                                       0.03       0.74 r
  c1/write (cache_cache_id2)                              0.00       0.74 r
  c1/U77/Y (BUFX2)                                        0.04       0.78 r
  c1/U31/Y (INVX1)                                        0.02       0.79 f
  c1/U159/Y (OAI21X1)                                     0.04       0.84 r
  c1/U130/Y (INVX2)                                       0.03       0.86 f
  c1/U132/Y (NOR2X1)                                      0.03       0.89 r
  c1/mem_w2/write (memc_Size16_1)                         0.00       0.89 r
  c1/mem_w2/U167/Y (BUFX2)                                0.04       0.93 r
  c1/mem_w2/U159/Y (INVX1)                                0.02       0.95 f
  c1/mem_w2/U427/Y (AND2X2)                               0.04       0.99 f
  c1/mem_w2/U2126/Y (AND2X2)                              0.03       1.03 f
  c1/mem_w2/data_out<10> (memc_Size16_1)                  0.00       1.03 f
  c1/U184/Y (AOI22X1)                                     0.02       1.05 r
  c1/U56/Y (AND2X2)                                       0.03       1.08 r
  c1/U57/Y (INVX1)                                        0.02       1.10 f
  c1/data_out<10> (cache_cache_id2)                       0.00       1.10 f
  U1392/Y (AOI22X1)                                       0.03       1.12 r
  U1172/Y (INVX1)                                         0.02       1.15 f
  U1171/Y (BUFX2)                                         0.04       1.18 f
  mem/data_in<10> (four_bank_mem)                         0.00       1.18 f
  mem/m0/data_in<10> (final_memory_3)                     0.00       1.18 f
  mem/m0/reg1[10]/d (dff_26)                              0.00       1.18 f
  mem/m0/reg1[10]/U3/Y (INVX1)                            0.00       1.18 r
  mem/m0/reg1[10]/U4/Y (NOR2X1)                           0.01       1.19 f
  mem/m0/reg1[10]/state_reg/D (DFFPOSX1)                  0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m0/reg1[10]/state_reg/CLK (DFFPOSX1)                0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


  Startpoint: state_ff[1]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m0/reg1[1]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_ff[1]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  state_ff[1]/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  state_ff[1]/q (dff_217)                                 0.00       0.11 f
  U998/Y (NOR2X1)                                         0.03       0.14 r
  U935/Y (AND2X2)                                         0.03       0.17 r
  U964/Y (AND2X2)                                         0.03       0.21 r
  U952/Y (OR2X2)                                          0.04       0.25 r
  U1002/Y (NOR2X1)                                        0.01       0.26 f
  U1000/Y (INVX1)                                         0.00       0.26 r
  U1382/Y (NOR3X1)                                        0.02       0.28 f
  U1384/Y (NAND3X1)                                       0.03       0.31 r
  U994/Y (BUFX2)                                          0.04       0.35 r
  c1/enable (cache_cache_id2)                             0.00       0.35 r
  c1/U16/Y (INVX1)                                        0.02       0.37 f
  c1/U17/Y (NOR3X1)                                       0.03       0.40 r
  c1/mem_tg/write (memc_Size5_0)                          0.00       0.40 r
  c1/mem_tg/U116/Y (INVX2)                                0.02       0.42 f
  c1/mem_tg/U128/Y (AND2X2)                               0.04       0.46 f
  c1/mem_tg/U930/Y (AND2X2)                               0.04       0.50 f
  c1/mem_tg/data_out<0> (memc_Size5_0)                    0.00       0.50 f
  c1/U127/Y (INVX1)                                       0.00       0.49 r
  c1/U73/Y (AND2X2)                                       0.03       0.52 r
  c1/U74/Y (INVX1)                                        0.01       0.54 f
  c1/U117/Y (AND2X2)                                      0.03       0.57 f
  c1/U26/Y (INVX1)                                        0.00       0.57 r
  c1/U67/Y (AND2X2)                                       0.03       0.60 r
  c1/U68/Y (INVX1)                                        0.02       0.61 f
  c1/U157/Y (NOR3X1)                                      0.03       0.64 r
  c1/U158/Y (NAND3X1)                                     0.02       0.66 f
  c1/U66/Y (BUFX2)                                        0.03       0.69 f
  c1/U149/Y (INVX1)                                       0.00       0.69 r
  c1/hit (cache_cache_id2)                                0.00       0.69 r
  U1321/Y (INVX1)                                         0.02       0.71 f
  U1381/Y (AOI21X1)                                       0.03       0.74 r
  c1/write (cache_cache_id2)                              0.00       0.74 r
  c1/U77/Y (BUFX2)                                        0.04       0.78 r
  c1/U31/Y (INVX1)                                        0.02       0.79 f
  c1/U159/Y (OAI21X1)                                     0.04       0.84 r
  c1/U130/Y (INVX2)                                       0.03       0.86 f
  c1/U132/Y (NOR2X1)                                      0.03       0.89 r
  c1/mem_w2/write (memc_Size16_1)                         0.00       0.89 r
  c1/mem_w2/U167/Y (BUFX2)                                0.04       0.93 r
  c1/mem_w2/U160/Y (INVX1)                                0.02       0.95 f
  c1/mem_w2/U426/Y (AND2X2)                               0.04       0.99 f
  c1/mem_w2/U2117/Y (AND2X2)                              0.03       1.02 f
  c1/mem_w2/data_out<1> (memc_Size16_1)                   0.00       1.02 f
  c1/U168/Y (AOI22X1)                                     0.02       1.05 r
  c1/U38/Y (AND2X2)                                       0.03       1.08 r
  c1/U39/Y (INVX1)                                        0.02       1.10 f
  c1/data_out<1> (cache_cache_id2)                        0.00       1.10 f
  U1401/Y (AOI22X1)                                       0.03       1.12 r
  U1190/Y (INVX1)                                         0.02       1.15 f
  U1189/Y (BUFX2)                                         0.04       1.18 f
  mem/data_in<1> (four_bank_mem)                          0.00       1.18 f
  mem/m0/data_in<1> (final_memory_3)                      0.00       1.18 f
  mem/m0/reg1[1]/d (dff_17)                               0.00       1.18 f
  mem/m0/reg1[1]/U3/Y (INVX1)                             0.00       1.18 r
  mem/m0/reg1[1]/U4/Y (NOR2X1)                            0.01       1.19 f
  mem/m0/reg1[1]/state_reg/D (DFFPOSX1)                   0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m0/reg1[1]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


  Startpoint: state_ff[1]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DataOut<2> (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_ff[1]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  state_ff[1]/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  state_ff[1]/q (dff_217)                                 0.00       0.11 f
  U998/Y (NOR2X1)                                         0.03       0.14 r
  U935/Y (AND2X2)                                         0.03       0.17 r
  U964/Y (AND2X2)                                         0.03       0.21 r
  U952/Y (OR2X2)                                          0.04       0.25 r
  U1002/Y (NOR2X1)                                        0.01       0.26 f
  U1000/Y (INVX1)                                         0.00       0.26 r
  U1382/Y (NOR3X1)                                        0.02       0.28 f
  U1384/Y (NAND3X1)                                       0.03       0.31 r
  U994/Y (BUFX2)                                          0.04       0.35 r
  c1/enable (cache_cache_id2)                             0.00       0.35 r
  c1/U16/Y (INVX1)                                        0.02       0.37 f
  c1/U17/Y (NOR3X1)                                       0.03       0.40 r
  c1/mem_tg/write (memc_Size5_0)                          0.00       0.40 r
  c1/mem_tg/U116/Y (INVX2)                                0.02       0.42 f
  c1/mem_tg/U128/Y (AND2X2)                               0.04       0.46 f
  c1/mem_tg/U930/Y (AND2X2)                               0.04       0.50 f
  c1/mem_tg/data_out<0> (memc_Size5_0)                    0.00       0.50 f
  c1/U127/Y (INVX1)                                       0.00       0.49 r
  c1/U73/Y (AND2X2)                                       0.03       0.52 r
  c1/U74/Y (INVX1)                                        0.01       0.54 f
  c1/U117/Y (AND2X2)                                      0.03       0.57 f
  c1/U26/Y (INVX1)                                        0.00       0.57 r
  c1/U67/Y (AND2X2)                                       0.03       0.60 r
  c1/U68/Y (INVX1)                                        0.02       0.61 f
  c1/U157/Y (NOR3X1)                                      0.03       0.64 r
  c1/U158/Y (NAND3X1)                                     0.02       0.66 f
  c1/U66/Y (BUFX2)                                        0.03       0.69 f
  c1/U149/Y (INVX1)                                       0.00       0.69 r
  c1/hit (cache_cache_id2)                                0.00       0.69 r
  U1321/Y (INVX1)                                         0.02       0.71 f
  U1381/Y (AOI21X1)                                       0.03       0.74 r
  c1/write (cache_cache_id2)                              0.00       0.74 r
  c1/U77/Y (BUFX2)                                        0.04       0.78 r
  c1/U31/Y (INVX1)                                        0.02       0.79 f
  c1/U159/Y (OAI21X1)                                     0.04       0.84 r
  c1/U130/Y (INVX2)                                       0.03       0.86 f
  c1/U132/Y (NOR2X1)                                      0.03       0.89 r
  c1/mem_w2/write (memc_Size16_1)                         0.00       0.89 r
  c1/mem_w2/U167/Y (BUFX2)                                0.04       0.93 r
  c1/mem_w2/U160/Y (INVX1)                                0.02       0.95 f
  c1/mem_w2/U353/Y (AND2X2)                               0.04       0.99 f
  c1/mem_w2/U2118/Y (AND2X2)                              0.04       1.03 f
  c1/mem_w2/data_out<2> (memc_Size16_1)                   0.00       1.03 f
  c1/U170/Y (AOI22X1)                                     0.02       1.05 r
  c1/U40/Y (AND2X2)                                       0.03       1.09 r
  c1/U41/Y (INVX1)                                        0.02       1.10 f
  c1/data_out<2> (cache_cache_id2)                        0.00       1.10 f
  U1400/Y (AOI22X1)                                       0.03       1.13 r
  U1110/Y (INVX1)                                         0.02       1.15 f
  DataOut<2> (out)                                        0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.10       0.90
  data required time                                                 0.90
  --------------------------------------------------------------------------
  data required time                                                 0.90
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


  Startpoint: state_ff[1]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m0/reg1[0]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_ff[1]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  state_ff[1]/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  state_ff[1]/q (dff_217)                                 0.00       0.11 f
  U998/Y (NOR2X1)                                         0.03       0.14 r
  U935/Y (AND2X2)                                         0.03       0.17 r
  U964/Y (AND2X2)                                         0.03       0.21 r
  U952/Y (OR2X2)                                          0.04       0.25 r
  U1002/Y (NOR2X1)                                        0.01       0.26 f
  U1000/Y (INVX1)                                         0.00       0.26 r
  U1382/Y (NOR3X1)                                        0.02       0.28 f
  U1384/Y (NAND3X1)                                       0.03       0.31 r
  U994/Y (BUFX2)                                          0.04       0.35 r
  c1/enable (cache_cache_id2)                             0.00       0.35 r
  c1/U16/Y (INVX1)                                        0.02       0.37 f
  c1/U17/Y (NOR3X1)                                       0.03       0.40 r
  c1/mem_tg/write (memc_Size5_0)                          0.00       0.40 r
  c1/mem_tg/U116/Y (INVX2)                                0.02       0.42 f
  c1/mem_tg/U128/Y (AND2X2)                               0.04       0.46 f
  c1/mem_tg/U930/Y (AND2X2)                               0.04       0.50 f
  c1/mem_tg/data_out<0> (memc_Size5_0)                    0.00       0.50 f
  c1/U127/Y (INVX1)                                       0.00       0.49 r
  c1/U73/Y (AND2X2)                                       0.03       0.52 r
  c1/U74/Y (INVX1)                                        0.01       0.54 f
  c1/U117/Y (AND2X2)                                      0.03       0.57 f
  c1/U26/Y (INVX1)                                        0.00       0.57 r
  c1/U67/Y (AND2X2)                                       0.03       0.60 r
  c1/U68/Y (INVX1)                                        0.02       0.61 f
  c1/U157/Y (NOR3X1)                                      0.03       0.64 r
  c1/U158/Y (NAND3X1)                                     0.02       0.66 f
  c1/U66/Y (BUFX2)                                        0.03       0.69 f
  c1/U149/Y (INVX1)                                       0.00       0.69 r
  c1/hit (cache_cache_id2)                                0.00       0.69 r
  U1321/Y (INVX1)                                         0.02       0.71 f
  U1381/Y (AOI21X1)                                       0.03       0.74 r
  c1/write (cache_cache_id2)                              0.00       0.74 r
  c1/U77/Y (BUFX2)                                        0.04       0.78 r
  c1/U31/Y (INVX1)                                        0.02       0.79 f
  c1/U159/Y (OAI21X1)                                     0.04       0.84 r
  c1/U130/Y (INVX2)                                       0.03       0.86 f
  c1/U132/Y (NOR2X1)                                      0.03       0.89 r
  c1/mem_w2/write (memc_Size16_1)                         0.00       0.89 r
  c1/mem_w2/U167/Y (BUFX2)                                0.04       0.93 r
  c1/mem_w2/U159/Y (INVX1)                                0.02       0.95 f
  c1/mem_w2/U428/Y (AND2X2)                               0.04       0.99 f
  c1/mem_w2/U2116/Y (AND2X2)                              0.04       1.03 f
  c1/mem_w2/data_out<0> (memc_Size16_1)                   0.00       1.03 f
  c1/U164/Y (AOI22X1)                                     0.02       1.05 r
  c1/U36/Y (AND2X2)                                       0.03       1.08 r
  c1/U37/Y (INVX1)                                        0.02       1.10 f
  c1/data_out<0> (cache_cache_id2)                        0.00       1.10 f
  U1402/Y (AOI22X1)                                       0.03       1.12 r
  U1188/Y (INVX1)                                         0.02       1.15 f
  U1187/Y (BUFX2)                                         0.04       1.18 f
  mem/data_in<0> (four_bank_mem)                          0.00       1.18 f
  mem/m0/data_in<0> (final_memory_3)                      0.00       1.18 f
  mem/m0/reg1[0]/d (dff_16)                               0.00       1.18 f
  mem/m0/reg1[0]/U3/Y (INVX1)                             0.00       1.18 r
  mem/m0/reg1[0]/U4/Y (NOR2X1)                            0.01       1.19 f
  mem/m0/reg1[0]/state_reg/D (DFFPOSX1)                   0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m0/reg1[0]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


  Startpoint: state_ff[1]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m0/reg1[9]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_ff[1]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  state_ff[1]/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  state_ff[1]/q (dff_217)                                 0.00       0.11 f
  U998/Y (NOR2X1)                                         0.03       0.14 r
  U935/Y (AND2X2)                                         0.03       0.17 r
  U964/Y (AND2X2)                                         0.03       0.21 r
  U952/Y (OR2X2)                                          0.04       0.25 r
  U1002/Y (NOR2X1)                                        0.01       0.26 f
  U1000/Y (INVX1)                                         0.00       0.26 r
  U1382/Y (NOR3X1)                                        0.02       0.28 f
  U1384/Y (NAND3X1)                                       0.03       0.31 r
  U994/Y (BUFX2)                                          0.04       0.35 r
  c1/enable (cache_cache_id2)                             0.00       0.35 r
  c1/U16/Y (INVX1)                                        0.02       0.37 f
  c1/U17/Y (NOR3X1)                                       0.03       0.40 r
  c1/mem_tg/write (memc_Size5_0)                          0.00       0.40 r
  c1/mem_tg/U116/Y (INVX2)                                0.02       0.42 f
  c1/mem_tg/U128/Y (AND2X2)                               0.04       0.46 f
  c1/mem_tg/U930/Y (AND2X2)                               0.04       0.50 f
  c1/mem_tg/data_out<0> (memc_Size5_0)                    0.00       0.50 f
  c1/U127/Y (INVX1)                                       0.00       0.49 r
  c1/U73/Y (AND2X2)                                       0.03       0.52 r
  c1/U74/Y (INVX1)                                        0.01       0.54 f
  c1/U117/Y (AND2X2)                                      0.03       0.57 f
  c1/U26/Y (INVX1)                                        0.00       0.57 r
  c1/U67/Y (AND2X2)                                       0.03       0.60 r
  c1/U68/Y (INVX1)                                        0.02       0.61 f
  c1/U157/Y (NOR3X1)                                      0.03       0.64 r
  c1/U158/Y (NAND3X1)                                     0.02       0.66 f
  c1/U66/Y (BUFX2)                                        0.03       0.69 f
  c1/U149/Y (INVX1)                                       0.00       0.69 r
  c1/hit (cache_cache_id2)                                0.00       0.69 r
  U1321/Y (INVX1)                                         0.02       0.71 f
  U1381/Y (AOI21X1)                                       0.03       0.74 r
  c1/write (cache_cache_id2)                              0.00       0.74 r
  c1/U77/Y (BUFX2)                                        0.04       0.78 r
  c1/U31/Y (INVX1)                                        0.02       0.79 f
  c1/U159/Y (OAI21X1)                                     0.04       0.84 r
  c1/U130/Y (INVX2)                                       0.03       0.86 f
  c1/U132/Y (NOR2X1)                                      0.03       0.89 r
  c1/mem_w2/write (memc_Size16_1)                         0.00       0.89 r
  c1/mem_w2/U167/Y (BUFX2)                                0.04       0.93 r
  c1/mem_w2/U159/Y (INVX1)                                0.02       0.95 f
  c1/mem_w2/U428/Y (AND2X2)                               0.04       0.99 f
  c1/mem_w2/U2125/Y (AND2X2)                              0.04       1.03 f
  c1/mem_w2/data_out<9> (memc_Size16_1)                   0.00       1.03 f
  c1/U182/Y (AOI22X1)                                     0.02       1.05 r
  c1/U54/Y (AND2X2)                                       0.03       1.08 r
  c1/U55/Y (INVX1)                                        0.02       1.10 f
  c1/data_out<9> (cache_cache_id2)                        0.00       1.10 f
  U1393/Y (AOI22X1)                                       0.03       1.12 r
  U1178/Y (INVX1)                                         0.02       1.15 f
  U1177/Y (BUFX2)                                         0.04       1.18 f
  mem/data_in<9> (four_bank_mem)                          0.00       1.18 f
  mem/m0/data_in<9> (final_memory_3)                      0.00       1.18 f
  mem/m0/reg1[9]/d (dff_25)                               0.00       1.18 f
  mem/m0/reg1[9]/U3/Y (INVX1)                             0.00       1.18 r
  mem/m0/reg1[9]/U4/Y (NOR2X1)                            0.01       1.19 f
  mem/m0/reg1[9]/state_reg/D (DFFPOSX1)                   0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m0/reg1[9]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


  Startpoint: state_ff[1]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m0/reg1[13]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_ff[1]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  state_ff[1]/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  state_ff[1]/q (dff_217)                                 0.00       0.11 f
  U998/Y (NOR2X1)                                         0.03       0.14 r
  U935/Y (AND2X2)                                         0.03       0.17 r
  U964/Y (AND2X2)                                         0.03       0.21 r
  U952/Y (OR2X2)                                          0.04       0.25 r
  U1002/Y (NOR2X1)                                        0.01       0.26 f
  U1000/Y (INVX1)                                         0.00       0.26 r
  U1382/Y (NOR3X1)                                        0.02       0.28 f
  U1384/Y (NAND3X1)                                       0.03       0.31 r
  U994/Y (BUFX2)                                          0.04       0.35 r
  c1/enable (cache_cache_id2)                             0.00       0.35 r
  c1/U16/Y (INVX1)                                        0.02       0.37 f
  c1/U17/Y (NOR3X1)                                       0.03       0.40 r
  c1/mem_tg/write (memc_Size5_0)                          0.00       0.40 r
  c1/mem_tg/U116/Y (INVX2)                                0.02       0.42 f
  c1/mem_tg/U128/Y (AND2X2)                               0.04       0.46 f
  c1/mem_tg/U930/Y (AND2X2)                               0.04       0.50 f
  c1/mem_tg/data_out<0> (memc_Size5_0)                    0.00       0.50 f
  c1/U127/Y (INVX1)                                       0.00       0.49 r
  c1/U73/Y (AND2X2)                                       0.03       0.52 r
  c1/U74/Y (INVX1)                                        0.01       0.54 f
  c1/U117/Y (AND2X2)                                      0.03       0.57 f
  c1/U26/Y (INVX1)                                        0.00       0.57 r
  c1/U67/Y (AND2X2)                                       0.03       0.60 r
  c1/U68/Y (INVX1)                                        0.02       0.61 f
  c1/U157/Y (NOR3X1)                                      0.03       0.64 r
  c1/U158/Y (NAND3X1)                                     0.02       0.66 f
  c1/U66/Y (BUFX2)                                        0.03       0.69 f
  c1/U149/Y (INVX1)                                       0.00       0.69 r
  c1/hit (cache_cache_id2)                                0.00       0.69 r
  U1321/Y (INVX1)                                         0.02       0.71 f
  U1381/Y (AOI21X1)                                       0.03       0.74 r
  c1/write (cache_cache_id2)                              0.00       0.74 r
  c1/U77/Y (BUFX2)                                        0.04       0.78 r
  c1/U31/Y (INVX1)                                        0.02       0.79 f
  c1/U159/Y (OAI21X1)                                     0.04       0.84 r
  c1/U130/Y (INVX2)                                       0.03       0.86 f
  c1/U131/Y (NOR2X1)                                      0.03       0.89 r
  c1/mem_w1/write (memc_Size16_2)                         0.00       0.89 r
  c1/mem_w1/U451/Y (INVX1)                                0.03       0.92 f
  c1/mem_w1/U1779/Y (INVX1)                               0.02       0.94 r
  c1/mem_w1/U442/Y (NOR2X1)                               0.01       0.95 f
  c1/mem_w1/U439/Y (INVX1)                                0.00       0.95 r
  c1/mem_w1/U441/Y (INVX1)                                0.02       0.97 f
  c1/mem_w1/U2198/Y (AND2X2)                              0.04       1.00 f
  c1/mem_w1/data_out<13> (memc_Size16_2)                  0.00       1.00 f
  c1/U191/Y (AOI22X1)                                     0.04       1.05 r
  c1/U60/Y (AND2X2)                                       0.03       1.08 r
  c1/U61/Y (INVX1)                                        0.02       1.10 f
  c1/data_out<13> (cache_cache_id2)                       0.00       1.10 f
  U1390/Y (AOI22X1)                                       0.03       1.12 r
  U1176/Y (INVX1)                                         0.02       1.15 f
  U1175/Y (BUFX2)                                         0.04       1.18 f
  mem/data_in<13> (four_bank_mem)                         0.00       1.18 f
  mem/m0/data_in<13> (final_memory_3)                     0.00       1.18 f
  mem/m0/reg1[13]/d (dff_29)                              0.00       1.18 f
  mem/m0/reg1[13]/U3/Y (INVX1)                            0.00       1.18 r
  mem/m0/reg1[13]/U4/Y (NOR2X1)                           0.01       1.19 f
  mem/m0/reg1[13]/state_reg/D (DFFPOSX1)                  0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m0/reg1[13]/state_reg/CLK (DFFPOSX1)                0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


  Startpoint: state_ff[1]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DataOut<15>
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_ff[1]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  state_ff[1]/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  state_ff[1]/q (dff_217)                                 0.00       0.11 f
  U998/Y (NOR2X1)                                         0.03       0.14 r
  U935/Y (AND2X2)                                         0.03       0.17 r
  U964/Y (AND2X2)                                         0.03       0.21 r
  U952/Y (OR2X2)                                          0.04       0.25 r
  U1002/Y (NOR2X1)                                        0.01       0.26 f
  U1000/Y (INVX1)                                         0.00       0.26 r
  U1382/Y (NOR3X1)                                        0.02       0.28 f
  U1384/Y (NAND3X1)                                       0.03       0.31 r
  U994/Y (BUFX2)                                          0.04       0.35 r
  c1/enable (cache_cache_id2)                             0.00       0.35 r
  c1/U16/Y (INVX1)                                        0.02       0.37 f
  c1/U17/Y (NOR3X1)                                       0.03       0.40 r
  c1/mem_tg/write (memc_Size5_0)                          0.00       0.40 r
  c1/mem_tg/U116/Y (INVX2)                                0.02       0.42 f
  c1/mem_tg/U128/Y (AND2X2)                               0.04       0.46 f
  c1/mem_tg/U930/Y (AND2X2)                               0.04       0.50 f
  c1/mem_tg/data_out<0> (memc_Size5_0)                    0.00       0.50 f
  c1/U127/Y (INVX1)                                       0.00       0.49 r
  c1/U73/Y (AND2X2)                                       0.03       0.52 r
  c1/U74/Y (INVX1)                                        0.01       0.54 f
  c1/U117/Y (AND2X2)                                      0.03       0.57 f
  c1/U26/Y (INVX1)                                        0.00       0.57 r
  c1/U67/Y (AND2X2)                                       0.03       0.60 r
  c1/U68/Y (INVX1)                                        0.02       0.61 f
  c1/U157/Y (NOR3X1)                                      0.03       0.64 r
  c1/U158/Y (NAND3X1)                                     0.02       0.66 f
  c1/U66/Y (BUFX2)                                        0.03       0.69 f
  c1/U149/Y (INVX1)                                       0.00       0.69 r
  c1/hit (cache_cache_id2)                                0.00       0.69 r
  U1321/Y (INVX1)                                         0.02       0.71 f
  U1381/Y (AOI21X1)                                       0.03       0.74 r
  c1/write (cache_cache_id2)                              0.00       0.74 r
  c1/U77/Y (BUFX2)                                        0.04       0.78 r
  c1/U31/Y (INVX1)                                        0.02       0.79 f
  c1/U159/Y (OAI21X1)                                     0.04       0.84 r
  c1/U130/Y (INVX2)                                       0.03       0.86 f
  c1/U132/Y (NOR2X1)                                      0.03       0.89 r
  c1/mem_w2/write (memc_Size16_1)                         0.00       0.89 r
  c1/mem_w2/U167/Y (BUFX2)                                0.04       0.93 r
  c1/mem_w2/U159/Y (INVX1)                                0.02       0.95 f
  c1/mem_w2/U427/Y (AND2X2)                               0.04       0.99 f
  c1/mem_w2/U2131/Y (AND2X2)                              0.04       1.03 f
  c1/mem_w2/data_out<15> (memc_Size16_1)                  0.00       1.03 f
  c1/U194/Y (AOI22X1)                                     0.02       1.05 r
  c1/U64/Y (AND2X2)                                       0.03       1.09 r
  c1/U65/Y (INVX1)                                        0.02       1.10 f
  c1/data_out<15> (cache_cache_id2)                       0.00       1.10 f
  U1388/Y (AOI22X1)                                       0.03       1.13 r
  U1154/Y (INVX1)                                         0.02       1.15 f
  DataOut<15> (out)                                       0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.10       0.90
  data required time                                                 0.90
  --------------------------------------------------------------------------
  data required time                                                 0.90
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


  Startpoint: state_ff[1]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m1/reg1[7]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_ff[1]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  state_ff[1]/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  state_ff[1]/q (dff_217)                                 0.00       0.11 f
  U998/Y (NOR2X1)                                         0.03       0.14 r
  U935/Y (AND2X2)                                         0.03       0.17 r
  U964/Y (AND2X2)                                         0.03       0.21 r
  U952/Y (OR2X2)                                          0.04       0.25 r
  U1002/Y (NOR2X1)                                        0.01       0.26 f
  U1000/Y (INVX1)                                         0.00       0.26 r
  U1382/Y (NOR3X1)                                        0.02       0.28 f
  U1384/Y (NAND3X1)                                       0.03       0.31 r
  U994/Y (BUFX2)                                          0.04       0.35 r
  c1/enable (cache_cache_id2)                             0.00       0.35 r
  c1/U16/Y (INVX1)                                        0.02       0.37 f
  c1/U17/Y (NOR3X1)                                       0.03       0.40 r
  c1/mem_tg/write (memc_Size5_0)                          0.00       0.40 r
  c1/mem_tg/U116/Y (INVX2)                                0.02       0.42 f
  c1/mem_tg/U128/Y (AND2X2)                               0.04       0.46 f
  c1/mem_tg/U930/Y (AND2X2)                               0.04       0.50 f
  c1/mem_tg/data_out<0> (memc_Size5_0)                    0.00       0.50 f
  c1/U127/Y (INVX1)                                       0.00       0.49 r
  c1/U73/Y (AND2X2)                                       0.03       0.52 r
  c1/U74/Y (INVX1)                                        0.01       0.54 f
  c1/U117/Y (AND2X2)                                      0.03       0.57 f
  c1/U26/Y (INVX1)                                        0.00       0.57 r
  c1/U67/Y (AND2X2)                                       0.03       0.60 r
  c1/U68/Y (INVX1)                                        0.02       0.61 f
  c1/U157/Y (NOR3X1)                                      0.03       0.64 r
  c1/U158/Y (NAND3X1)                                     0.02       0.66 f
  c1/U66/Y (BUFX2)                                        0.03       0.69 f
  c1/U149/Y (INVX1)                                       0.00       0.69 r
  c1/hit (cache_cache_id2)                                0.00       0.69 r
  U1321/Y (INVX1)                                         0.02       0.71 f
  U1381/Y (AOI21X1)                                       0.03       0.74 r
  c1/write (cache_cache_id2)                              0.00       0.74 r
  c1/U77/Y (BUFX2)                                        0.04       0.78 r
  c1/U31/Y (INVX1)                                        0.02       0.79 f
  c1/U159/Y (OAI21X1)                                     0.04       0.84 r
  c1/U130/Y (INVX2)                                       0.03       0.86 f
  c1/U129/Y (NOR2X1)                                      0.03       0.89 r
  c1/mem_w0/write (memc_Size16_3)                         0.00       0.89 r
  c1/mem_w0/U565/Y (INVX1)                                0.02       0.91 f
  c1/mem_w0/U1967/Y (INVX1)                               0.01       0.92 r
  c1/mem_w0/U512/Y (OR2X2)                                0.04       0.96 r
  c1/mem_w0/U563/Y (INVX1)                                0.02       0.98 f
  c1/mem_w0/U2239/Y (AND2X2)                              0.03       1.01 f
  c1/mem_w0/data_out<7> (memc_Size16_3)                   0.00       1.01 f
  c1/U147/Y (NAND2X1)                                     0.01       1.02 r
  c1/U148/Y (AND2X2)                                      0.03       1.05 r
  c1/U50/Y (AND2X2)                                       0.03       1.08 r
  c1/U51/Y (INVX1)                                        0.02       1.10 f
  c1/data_out<7> (cache_cache_id2)                        0.00       1.10 f
  U1395/Y (AOI22X1)                                       0.03       1.13 r
  U1182/Y (INVX1)                                         0.02       1.15 f
  U1181/Y (BUFX2)                                         0.04       1.18 f
  mem/data_in<7> (four_bank_mem)                          0.00       1.18 f
  mem/m1/data_in<7> (final_memory_2)                      0.00       1.18 f
  mem/m1/reg1[7]/d (dff_186)                              0.00       1.18 f
  mem/m1/reg1[7]/U3/Y (INVX1)                             0.00       1.18 r
  mem/m1/reg1[7]/U4/Y (NOR2X1)                            0.01       1.19 f
  mem/m1/reg1[7]/state_reg/D (DFFPOSX1)                   0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m1/reg1[7]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


  Startpoint: state_ff[1]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m2/reg1[7]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_ff[1]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  state_ff[1]/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  state_ff[1]/q (dff_217)                                 0.00       0.11 f
  U998/Y (NOR2X1)                                         0.03       0.14 r
  U935/Y (AND2X2)                                         0.03       0.17 r
  U964/Y (AND2X2)                                         0.03       0.21 r
  U952/Y (OR2X2)                                          0.04       0.25 r
  U1002/Y (NOR2X1)                                        0.01       0.26 f
  U1000/Y (INVX1)                                         0.00       0.26 r
  U1382/Y (NOR3X1)                                        0.02       0.28 f
  U1384/Y (NAND3X1)                                       0.03       0.31 r
  U994/Y (BUFX2)                                          0.04       0.35 r
  c1/enable (cache_cache_id2)                             0.00       0.35 r
  c1/U16/Y (INVX1)                                        0.02       0.37 f
  c1/U17/Y (NOR3X1)                                       0.03       0.40 r
  c1/mem_tg/write (memc_Size5_0)                          0.00       0.40 r
  c1/mem_tg/U116/Y (INVX2)                                0.02       0.42 f
  c1/mem_tg/U128/Y (AND2X2)                               0.04       0.46 f
  c1/mem_tg/U930/Y (AND2X2)                               0.04       0.50 f
  c1/mem_tg/data_out<0> (memc_Size5_0)                    0.00       0.50 f
  c1/U127/Y (INVX1)                                       0.00       0.49 r
  c1/U73/Y (AND2X2)                                       0.03       0.52 r
  c1/U74/Y (INVX1)                                        0.01       0.54 f
  c1/U117/Y (AND2X2)                                      0.03       0.57 f
  c1/U26/Y (INVX1)                                        0.00       0.57 r
  c1/U67/Y (AND2X2)                                       0.03       0.60 r
  c1/U68/Y (INVX1)                                        0.02       0.61 f
  c1/U157/Y (NOR3X1)                                      0.03       0.64 r
  c1/U158/Y (NAND3X1)                                     0.02       0.66 f
  c1/U66/Y (BUFX2)                                        0.03       0.69 f
  c1/U149/Y (INVX1)                                       0.00       0.69 r
  c1/hit (cache_cache_id2)                                0.00       0.69 r
  U1321/Y (INVX1)                                         0.02       0.71 f
  U1381/Y (AOI21X1)                                       0.03       0.74 r
  c1/write (cache_cache_id2)                              0.00       0.74 r
  c1/U77/Y (BUFX2)                                        0.04       0.78 r
  c1/U31/Y (INVX1)                                        0.02       0.79 f
  c1/U159/Y (OAI21X1)                                     0.04       0.84 r
  c1/U130/Y (INVX2)                                       0.03       0.86 f
  c1/U129/Y (NOR2X1)                                      0.03       0.89 r
  c1/mem_w0/write (memc_Size16_3)                         0.00       0.89 r
  c1/mem_w0/U565/Y (INVX1)                                0.02       0.91 f
  c1/mem_w0/U1967/Y (INVX1)                               0.01       0.92 r
  c1/mem_w0/U512/Y (OR2X2)                                0.04       0.96 r
  c1/mem_w0/U563/Y (INVX1)                                0.02       0.98 f
  c1/mem_w0/U2239/Y (AND2X2)                              0.03       1.01 f
  c1/mem_w0/data_out<7> (memc_Size16_3)                   0.00       1.01 f
  c1/U147/Y (NAND2X1)                                     0.01       1.02 r
  c1/U148/Y (AND2X2)                                      0.03       1.05 r
  c1/U50/Y (AND2X2)                                       0.03       1.08 r
  c1/U51/Y (INVX1)                                        0.02       1.10 f
  c1/data_out<7> (cache_cache_id2)                        0.00       1.10 f
  U1395/Y (AOI22X1)                                       0.03       1.13 r
  U1182/Y (INVX1)                                         0.02       1.15 f
  U1181/Y (BUFX2)                                         0.04       1.18 f
  mem/data_in<7> (four_bank_mem)                          0.00       1.18 f
  mem/m2/data_in<7> (final_memory_1)                      0.00       1.18 f
  mem/m2/reg1[7]/d (dff_135)                              0.00       1.18 f
  mem/m2/reg1[7]/U3/Y (INVX1)                             0.00       1.18 r
  mem/m2/reg1[7]/U4/Y (NOR2X1)                            0.01       1.19 f
  mem/m2/reg1[7]/state_reg/D (DFFPOSX1)                   0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m2/reg1[7]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


  Startpoint: state_ff[1]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m3/reg1[7]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_ff[1]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  state_ff[1]/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  state_ff[1]/q (dff_217)                                 0.00       0.11 f
  U998/Y (NOR2X1)                                         0.03       0.14 r
  U935/Y (AND2X2)                                         0.03       0.17 r
  U964/Y (AND2X2)                                         0.03       0.21 r
  U952/Y (OR2X2)                                          0.04       0.25 r
  U1002/Y (NOR2X1)                                        0.01       0.26 f
  U1000/Y (INVX1)                                         0.00       0.26 r
  U1382/Y (NOR3X1)                                        0.02       0.28 f
  U1384/Y (NAND3X1)                                       0.03       0.31 r
  U994/Y (BUFX2)                                          0.04       0.35 r
  c1/enable (cache_cache_id2)                             0.00       0.35 r
  c1/U16/Y (INVX1)                                        0.02       0.37 f
  c1/U17/Y (NOR3X1)                                       0.03       0.40 r
  c1/mem_tg/write (memc_Size5_0)                          0.00       0.40 r
  c1/mem_tg/U116/Y (INVX2)                                0.02       0.42 f
  c1/mem_tg/U128/Y (AND2X2)                               0.04       0.46 f
  c1/mem_tg/U930/Y (AND2X2)                               0.04       0.50 f
  c1/mem_tg/data_out<0> (memc_Size5_0)                    0.00       0.50 f
  c1/U127/Y (INVX1)                                       0.00       0.49 r
  c1/U73/Y (AND2X2)                                       0.03       0.52 r
  c1/U74/Y (INVX1)                                        0.01       0.54 f
  c1/U117/Y (AND2X2)                                      0.03       0.57 f
  c1/U26/Y (INVX1)                                        0.00       0.57 r
  c1/U67/Y (AND2X2)                                       0.03       0.60 r
  c1/U68/Y (INVX1)                                        0.02       0.61 f
  c1/U157/Y (NOR3X1)                                      0.03       0.64 r
  c1/U158/Y (NAND3X1)                                     0.02       0.66 f
  c1/U66/Y (BUFX2)                                        0.03       0.69 f
  c1/U149/Y (INVX1)                                       0.00       0.69 r
  c1/hit (cache_cache_id2)                                0.00       0.69 r
  U1321/Y (INVX1)                                         0.02       0.71 f
  U1381/Y (AOI21X1)                                       0.03       0.74 r
  c1/write (cache_cache_id2)                              0.00       0.74 r
  c1/U77/Y (BUFX2)                                        0.04       0.78 r
  c1/U31/Y (INVX1)                                        0.02       0.79 f
  c1/U159/Y (OAI21X1)                                     0.04       0.84 r
  c1/U130/Y (INVX2)                                       0.03       0.86 f
  c1/U129/Y (NOR2X1)                                      0.03       0.89 r
  c1/mem_w0/write (memc_Size16_3)                         0.00       0.89 r
  c1/mem_w0/U565/Y (INVX1)                                0.02       0.91 f
  c1/mem_w0/U1967/Y (INVX1)                               0.01       0.92 r
  c1/mem_w0/U512/Y (OR2X2)                                0.04       0.96 r
  c1/mem_w0/U563/Y (INVX1)                                0.02       0.98 f
  c1/mem_w0/U2239/Y (AND2X2)                              0.03       1.01 f
  c1/mem_w0/data_out<7> (memc_Size16_3)                   0.00       1.01 f
  c1/U147/Y (NAND2X1)                                     0.01       1.02 r
  c1/U148/Y (AND2X2)                                      0.03       1.05 r
  c1/U50/Y (AND2X2)                                       0.03       1.08 r
  c1/U51/Y (INVX1)                                        0.02       1.10 f
  c1/data_out<7> (cache_cache_id2)                        0.00       1.10 f
  U1395/Y (AOI22X1)                                       0.03       1.13 r
  U1182/Y (INVX1)                                         0.02       1.15 f
  U1181/Y (BUFX2)                                         0.04       1.18 f
  mem/data_in<7> (four_bank_mem)                          0.00       1.18 f
  mem/m3/data_in<7> (final_memory_0)                      0.00       1.18 f
  mem/m3/reg1[7]/d (dff_84)                               0.00       1.18 f
  mem/m3/reg1[7]/U3/Y (INVX1)                             0.00       1.18 r
  mem/m3/reg1[7]/U4/Y (NOR2X1)                            0.01       1.19 f
  mem/m3/reg1[7]/state_reg/D (DFFPOSX1)                   0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m3/reg1[7]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


  Startpoint: state_ff[1]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m1/reg1[8]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_ff[1]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  state_ff[1]/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  state_ff[1]/q (dff_217)                                 0.00       0.11 f
  U998/Y (NOR2X1)                                         0.03       0.14 r
  U935/Y (AND2X2)                                         0.03       0.17 r
  U964/Y (AND2X2)                                         0.03       0.21 r
  U952/Y (OR2X2)                                          0.04       0.25 r
  U1002/Y (NOR2X1)                                        0.01       0.26 f
  U1000/Y (INVX1)                                         0.00       0.26 r
  U1382/Y (NOR3X1)                                        0.02       0.28 f
  U1384/Y (NAND3X1)                                       0.03       0.31 r
  U994/Y (BUFX2)                                          0.04       0.35 r
  c1/enable (cache_cache_id2)                             0.00       0.35 r
  c1/U16/Y (INVX1)                                        0.02       0.37 f
  c1/U17/Y (NOR3X1)                                       0.03       0.40 r
  c1/mem_tg/write (memc_Size5_0)                          0.00       0.40 r
  c1/mem_tg/U116/Y (INVX2)                                0.02       0.42 f
  c1/mem_tg/U128/Y (AND2X2)                               0.04       0.46 f
  c1/mem_tg/U930/Y (AND2X2)                               0.04       0.50 f
  c1/mem_tg/data_out<0> (memc_Size5_0)                    0.00       0.50 f
  c1/U127/Y (INVX1)                                       0.00       0.49 r
  c1/U73/Y (AND2X2)                                       0.03       0.52 r
  c1/U74/Y (INVX1)                                        0.01       0.54 f
  c1/U117/Y (AND2X2)                                      0.03       0.57 f
  c1/U26/Y (INVX1)                                        0.00       0.57 r
  c1/U67/Y (AND2X2)                                       0.03       0.60 r
  c1/U68/Y (INVX1)                                        0.02       0.61 f
  c1/U157/Y (NOR3X1)                                      0.03       0.64 r
  c1/U158/Y (NAND3X1)                                     0.02       0.66 f
  c1/U66/Y (BUFX2)                                        0.03       0.69 f
  c1/U149/Y (INVX1)                                       0.00       0.69 r
  c1/hit (cache_cache_id2)                                0.00       0.69 r
  U1321/Y (INVX1)                                         0.02       0.71 f
  U1381/Y (AOI21X1)                                       0.03       0.74 r
  c1/write (cache_cache_id2)                              0.00       0.74 r
  c1/U77/Y (BUFX2)                                        0.04       0.78 r
  c1/U31/Y (INVX1)                                        0.02       0.79 f
  c1/U159/Y (OAI21X1)                                     0.04       0.84 r
  c1/U130/Y (INVX2)                                       0.03       0.86 f
  c1/U132/Y (NOR2X1)                                      0.03       0.89 r
  c1/mem_w2/write (memc_Size16_1)                         0.00       0.89 r
  c1/mem_w2/U167/Y (BUFX2)                                0.04       0.93 r
  c1/mem_w2/U160/Y (INVX1)                                0.02       0.95 f
  c1/mem_w2/U353/Y (AND2X2)                               0.04       0.99 f
  c1/mem_w2/U2124/Y (AND2X2)                              0.03       1.03 f
  c1/mem_w2/data_out<8> (memc_Size16_1)                   0.00       1.03 f
  c1/U180/Y (AOI22X1)                                     0.02       1.05 r
  c1/U52/Y (AND2X2)                                       0.03       1.08 r
  c1/U53/Y (INVX1)                                        0.02       1.10 f
  c1/data_out<8> (cache_cache_id2)                        0.00       1.10 f
  U1394/Y (AOI22X1)                                       0.03       1.13 r
  U1184/Y (INVX1)                                         0.02       1.15 f
  U1183/Y (BUFX2)                                         0.04       1.18 f
  mem/data_in<8> (four_bank_mem)                          0.00       1.18 f
  mem/m1/data_in<8> (final_memory_2)                      0.00       1.18 f
  mem/m1/reg1[8]/d (dff_187)                              0.00       1.18 f
  mem/m1/reg1[8]/U3/Y (INVX1)                             0.00       1.18 r
  mem/m1/reg1[8]/U4/Y (NOR2X1)                            0.01       1.19 f
  mem/m1/reg1[8]/state_reg/D (DFFPOSX1)                   0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m1/reg1[8]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


  Startpoint: state_ff[1]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m2/reg1[8]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_ff[1]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  state_ff[1]/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  state_ff[1]/q (dff_217)                                 0.00       0.11 f
  U998/Y (NOR2X1)                                         0.03       0.14 r
  U935/Y (AND2X2)                                         0.03       0.17 r
  U964/Y (AND2X2)                                         0.03       0.21 r
  U952/Y (OR2X2)                                          0.04       0.25 r
  U1002/Y (NOR2X1)                                        0.01       0.26 f
  U1000/Y (INVX1)                                         0.00       0.26 r
  U1382/Y (NOR3X1)                                        0.02       0.28 f
  U1384/Y (NAND3X1)                                       0.03       0.31 r
  U994/Y (BUFX2)                                          0.04       0.35 r
  c1/enable (cache_cache_id2)                             0.00       0.35 r
  c1/U16/Y (INVX1)                                        0.02       0.37 f
  c1/U17/Y (NOR3X1)                                       0.03       0.40 r
  c1/mem_tg/write (memc_Size5_0)                          0.00       0.40 r
  c1/mem_tg/U116/Y (INVX2)                                0.02       0.42 f
  c1/mem_tg/U128/Y (AND2X2)                               0.04       0.46 f
  c1/mem_tg/U930/Y (AND2X2)                               0.04       0.50 f
  c1/mem_tg/data_out<0> (memc_Size5_0)                    0.00       0.50 f
  c1/U127/Y (INVX1)                                       0.00       0.49 r
  c1/U73/Y (AND2X2)                                       0.03       0.52 r
  c1/U74/Y (INVX1)                                        0.01       0.54 f
  c1/U117/Y (AND2X2)                                      0.03       0.57 f
  c1/U26/Y (INVX1)                                        0.00       0.57 r
  c1/U67/Y (AND2X2)                                       0.03       0.60 r
  c1/U68/Y (INVX1)                                        0.02       0.61 f
  c1/U157/Y (NOR3X1)                                      0.03       0.64 r
  c1/U158/Y (NAND3X1)                                     0.02       0.66 f
  c1/U66/Y (BUFX2)                                        0.03       0.69 f
  c1/U149/Y (INVX1)                                       0.00       0.69 r
  c1/hit (cache_cache_id2)                                0.00       0.69 r
  U1321/Y (INVX1)                                         0.02       0.71 f
  U1381/Y (AOI21X1)                                       0.03       0.74 r
  c1/write (cache_cache_id2)                              0.00       0.74 r
  c1/U77/Y (BUFX2)                                        0.04       0.78 r
  c1/U31/Y (INVX1)                                        0.02       0.79 f
  c1/U159/Y (OAI21X1)                                     0.04       0.84 r
  c1/U130/Y (INVX2)                                       0.03       0.86 f
  c1/U132/Y (NOR2X1)                                      0.03       0.89 r
  c1/mem_w2/write (memc_Size16_1)                         0.00       0.89 r
  c1/mem_w2/U167/Y (BUFX2)                                0.04       0.93 r
  c1/mem_w2/U160/Y (INVX1)                                0.02       0.95 f
  c1/mem_w2/U353/Y (AND2X2)                               0.04       0.99 f
  c1/mem_w2/U2124/Y (AND2X2)                              0.03       1.03 f
  c1/mem_w2/data_out<8> (memc_Size16_1)                   0.00       1.03 f
  c1/U180/Y (AOI22X1)                                     0.02       1.05 r
  c1/U52/Y (AND2X2)                                       0.03       1.08 r
  c1/U53/Y (INVX1)                                        0.02       1.10 f
  c1/data_out<8> (cache_cache_id2)                        0.00       1.10 f
  U1394/Y (AOI22X1)                                       0.03       1.13 r
  U1184/Y (INVX1)                                         0.02       1.15 f
  U1183/Y (BUFX2)                                         0.04       1.18 f
  mem/data_in<8> (four_bank_mem)                          0.00       1.18 f
  mem/m2/data_in<8> (final_memory_1)                      0.00       1.18 f
  mem/m2/reg1[8]/d (dff_136)                              0.00       1.18 f
  mem/m2/reg1[8]/U3/Y (INVX1)                             0.00       1.18 r
  mem/m2/reg1[8]/U4/Y (NOR2X1)                            0.01       1.19 f
  mem/m2/reg1[8]/state_reg/D (DFFPOSX1)                   0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m2/reg1[8]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


  Startpoint: state_ff[1]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m3/reg1[8]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_ff[1]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  state_ff[1]/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  state_ff[1]/q (dff_217)                                 0.00       0.11 f
  U998/Y (NOR2X1)                                         0.03       0.14 r
  U935/Y (AND2X2)                                         0.03       0.17 r
  U964/Y (AND2X2)                                         0.03       0.21 r
  U952/Y (OR2X2)                                          0.04       0.25 r
  U1002/Y (NOR2X1)                                        0.01       0.26 f
  U1000/Y (INVX1)                                         0.00       0.26 r
  U1382/Y (NOR3X1)                                        0.02       0.28 f
  U1384/Y (NAND3X1)                                       0.03       0.31 r
  U994/Y (BUFX2)                                          0.04       0.35 r
  c1/enable (cache_cache_id2)                             0.00       0.35 r
  c1/U16/Y (INVX1)                                        0.02       0.37 f
  c1/U17/Y (NOR3X1)                                       0.03       0.40 r
  c1/mem_tg/write (memc_Size5_0)                          0.00       0.40 r
  c1/mem_tg/U116/Y (INVX2)                                0.02       0.42 f
  c1/mem_tg/U128/Y (AND2X2)                               0.04       0.46 f
  c1/mem_tg/U930/Y (AND2X2)                               0.04       0.50 f
  c1/mem_tg/data_out<0> (memc_Size5_0)                    0.00       0.50 f
  c1/U127/Y (INVX1)                                       0.00       0.49 r
  c1/U73/Y (AND2X2)                                       0.03       0.52 r
  c1/U74/Y (INVX1)                                        0.01       0.54 f
  c1/U117/Y (AND2X2)                                      0.03       0.57 f
  c1/U26/Y (INVX1)                                        0.00       0.57 r
  c1/U67/Y (AND2X2)                                       0.03       0.60 r
  c1/U68/Y (INVX1)                                        0.02       0.61 f
  c1/U157/Y (NOR3X1)                                      0.03       0.64 r
  c1/U158/Y (NAND3X1)                                     0.02       0.66 f
  c1/U66/Y (BUFX2)                                        0.03       0.69 f
  c1/U149/Y (INVX1)                                       0.00       0.69 r
  c1/hit (cache_cache_id2)                                0.00       0.69 r
  U1321/Y (INVX1)                                         0.02       0.71 f
  U1381/Y (AOI21X1)                                       0.03       0.74 r
  c1/write (cache_cache_id2)                              0.00       0.74 r
  c1/U77/Y (BUFX2)                                        0.04       0.78 r
  c1/U31/Y (INVX1)                                        0.02       0.79 f
  c1/U159/Y (OAI21X1)                                     0.04       0.84 r
  c1/U130/Y (INVX2)                                       0.03       0.86 f
  c1/U132/Y (NOR2X1)                                      0.03       0.89 r
  c1/mem_w2/write (memc_Size16_1)                         0.00       0.89 r
  c1/mem_w2/U167/Y (BUFX2)                                0.04       0.93 r
  c1/mem_w2/U160/Y (INVX1)                                0.02       0.95 f
  c1/mem_w2/U353/Y (AND2X2)                               0.04       0.99 f
  c1/mem_w2/U2124/Y (AND2X2)                              0.03       1.03 f
  c1/mem_w2/data_out<8> (memc_Size16_1)                   0.00       1.03 f
  c1/U180/Y (AOI22X1)                                     0.02       1.05 r
  c1/U52/Y (AND2X2)                                       0.03       1.08 r
  c1/U53/Y (INVX1)                                        0.02       1.10 f
  c1/data_out<8> (cache_cache_id2)                        0.00       1.10 f
  U1394/Y (AOI22X1)                                       0.03       1.13 r
  U1184/Y (INVX1)                                         0.02       1.15 f
  U1183/Y (BUFX2)                                         0.04       1.18 f
  mem/data_in<8> (four_bank_mem)                          0.00       1.18 f
  mem/m3/data_in<8> (final_memory_0)                      0.00       1.18 f
  mem/m3/reg1[8]/d (dff_85)                               0.00       1.18 f
  mem/m3/reg1[8]/U3/Y (INVX1)                             0.00       1.18 r
  mem/m3/reg1[8]/U4/Y (NOR2X1)                            0.01       1.19 f
  mem/m3/reg1[8]/state_reg/D (DFFPOSX1)                   0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m3/reg1[8]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


  Startpoint: state_ff[1]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m0/reg1[11]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_ff[1]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  state_ff[1]/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  state_ff[1]/q (dff_217)                                 0.00       0.11 f
  U998/Y (NOR2X1)                                         0.03       0.14 r
  U935/Y (AND2X2)                                         0.03       0.17 r
  U964/Y (AND2X2)                                         0.03       0.21 r
  U952/Y (OR2X2)                                          0.04       0.25 r
  U1002/Y (NOR2X1)                                        0.01       0.26 f
  U1000/Y (INVX1)                                         0.00       0.26 r
  U1382/Y (NOR3X1)                                        0.02       0.28 f
  U1384/Y (NAND3X1)                                       0.03       0.31 r
  U994/Y (BUFX2)                                          0.04       0.35 r
  c1/enable (cache_cache_id2)                             0.00       0.35 r
  c1/U16/Y (INVX1)                                        0.02       0.37 f
  c1/U17/Y (NOR3X1)                                       0.03       0.40 r
  c1/mem_tg/write (memc_Size5_0)                          0.00       0.40 r
  c1/mem_tg/U116/Y (INVX2)                                0.02       0.42 f
  c1/mem_tg/U128/Y (AND2X2)                               0.04       0.46 f
  c1/mem_tg/U930/Y (AND2X2)                               0.04       0.50 f
  c1/mem_tg/data_out<0> (memc_Size5_0)                    0.00       0.50 f
  c1/U127/Y (INVX1)                                       0.00       0.49 r
  c1/U73/Y (AND2X2)                                       0.03       0.52 r
  c1/U74/Y (INVX1)                                        0.01       0.54 f
  c1/U117/Y (AND2X2)                                      0.03       0.57 f
  c1/U26/Y (INVX1)                                        0.00       0.57 r
  c1/U67/Y (AND2X2)                                       0.03       0.60 r
  c1/U68/Y (INVX1)                                        0.02       0.61 f
  c1/U157/Y (NOR3X1)                                      0.03       0.64 r
  c1/U158/Y (NAND3X1)                                     0.02       0.66 f
  c1/U66/Y (BUFX2)                                        0.03       0.69 f
  c1/U149/Y (INVX1)                                       0.00       0.69 r
  c1/hit (cache_cache_id2)                                0.00       0.69 r
  U1321/Y (INVX1)                                         0.02       0.71 f
  U1381/Y (AOI21X1)                                       0.03       0.74 r
  c1/write (cache_cache_id2)                              0.00       0.74 r
  c1/U77/Y (BUFX2)                                        0.04       0.78 r
  c1/U31/Y (INVX1)                                        0.02       0.79 f
  c1/U159/Y (OAI21X1)                                     0.04       0.84 r
  c1/U130/Y (INVX2)                                       0.03       0.86 f
  c1/U132/Y (NOR2X1)                                      0.03       0.89 r
  c1/mem_w2/write (memc_Size16_1)                         0.00       0.89 r
  c1/mem_w2/U167/Y (BUFX2)                                0.04       0.93 r
  c1/mem_w2/U160/Y (INVX1)                                0.02       0.95 f
  c1/mem_w2/U353/Y (AND2X2)                               0.04       0.99 f
  c1/mem_w2/U2127/Y (AND2X2)                              0.04       1.03 f
  c1/mem_w2/data_out<11> (memc_Size16_1)                  0.00       1.03 f
  c1/U186/Y (AOI22X1)                                     0.02       1.05 r
  c1/U33/Y (AND2X2)                                       0.03       1.09 r
  c1/U34/Y (INVX1)                                        0.01       1.10 f
  c1/data_out<11> (cache_cache_id2)                       0.00       1.10 f
  U974/Y (AND2X2)                                         0.03       1.13 f
  U975/Y (INVX1)                                          0.00       1.13 r
  U1115/Y (NAND2X1)                                       0.01       1.14 f
  mem/data_in<11> (four_bank_mem)                         0.00       1.14 f
  mem/U5/Y (BUFX2)                                        0.04       1.18 f
  mem/m0/data_in<11> (final_memory_3)                     0.00       1.18 f
  mem/m0/reg1[11]/d (dff_27)                              0.00       1.18 f
  mem/m0/reg1[11]/U3/Y (INVX1)                            0.00       1.18 r
  mem/m0/reg1[11]/U4/Y (NOR2X1)                           0.01       1.19 f
  mem/m0/reg1[11]/state_reg/D (DFFPOSX1)                  0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m0/reg1[11]/state_reg/CLK (DFFPOSX1)                0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


  Startpoint: state_ff[1]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m1/reg1[3]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_ff[1]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  state_ff[1]/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  state_ff[1]/q (dff_217)                                 0.00       0.11 f
  U998/Y (NOR2X1)                                         0.03       0.14 r
  U935/Y (AND2X2)                                         0.03       0.17 r
  U964/Y (AND2X2)                                         0.03       0.21 r
  U952/Y (OR2X2)                                          0.04       0.25 r
  U1002/Y (NOR2X1)                                        0.01       0.26 f
  U1000/Y (INVX1)                                         0.00       0.26 r
  U1382/Y (NOR3X1)                                        0.02       0.28 f
  U1384/Y (NAND3X1)                                       0.03       0.31 r
  U994/Y (BUFX2)                                          0.04       0.35 r
  c1/enable (cache_cache_id2)                             0.00       0.35 r
  c1/U16/Y (INVX1)                                        0.02       0.37 f
  c1/U17/Y (NOR3X1)                                       0.03       0.40 r
  c1/mem_tg/write (memc_Size5_0)                          0.00       0.40 r
  c1/mem_tg/U116/Y (INVX2)                                0.02       0.42 f
  c1/mem_tg/U128/Y (AND2X2)                               0.04       0.46 f
  c1/mem_tg/U930/Y (AND2X2)                               0.04       0.50 f
  c1/mem_tg/data_out<0> (memc_Size5_0)                    0.00       0.50 f
  c1/U127/Y (INVX1)                                       0.00       0.49 r
  c1/U73/Y (AND2X2)                                       0.03       0.52 r
  c1/U74/Y (INVX1)                                        0.01       0.54 f
  c1/U117/Y (AND2X2)                                      0.03       0.57 f
  c1/U26/Y (INVX1)                                        0.00       0.57 r
  c1/U67/Y (AND2X2)                                       0.03       0.60 r
  c1/U68/Y (INVX1)                                        0.02       0.61 f
  c1/U157/Y (NOR3X1)                                      0.03       0.64 r
  c1/U158/Y (NAND3X1)                                     0.02       0.66 f
  c1/U66/Y (BUFX2)                                        0.03       0.69 f
  c1/U149/Y (INVX1)                                       0.00       0.69 r
  c1/hit (cache_cache_id2)                                0.00       0.69 r
  U1321/Y (INVX1)                                         0.02       0.71 f
  U1381/Y (AOI21X1)                                       0.03       0.74 r
  c1/write (cache_cache_id2)                              0.00       0.74 r
  c1/U77/Y (BUFX2)                                        0.04       0.78 r
  c1/U31/Y (INVX1)                                        0.02       0.79 f
  c1/U159/Y (OAI21X1)                                     0.04       0.84 r
  c1/U130/Y (INVX2)                                       0.03       0.86 f
  c1/U132/Y (NOR2X1)                                      0.03       0.89 r
  c1/mem_w2/write (memc_Size16_1)                         0.00       0.89 r
  c1/mem_w2/U167/Y (BUFX2)                                0.04       0.93 r
  c1/mem_w2/U159/Y (INVX1)                                0.02       0.95 f
  c1/mem_w2/U427/Y (AND2X2)                               0.04       0.99 f
  c1/mem_w2/U2119/Y (AND2X2)                              0.03       1.03 f
  c1/mem_w2/data_out<3> (memc_Size16_1)                   0.00       1.03 f
  c1/U172/Y (AOI22X1)                                     0.02       1.05 r
  c1/U42/Y (AND2X2)                                       0.03       1.08 r
  c1/U43/Y (INVX1)                                        0.02       1.10 f
  c1/data_out<3> (cache_cache_id2)                        0.00       1.10 f
  U1399/Y (AOI22X1)                                       0.03       1.12 r
  U1114/Y (INVX1)                                         0.02       1.15 f
  U1113/Y (BUFX2)                                         0.04       1.18 f
  mem/data_in<3> (four_bank_mem)                          0.00       1.18 f
  mem/m1/data_in<3> (final_memory_2)                      0.00       1.18 f
  mem/m1/reg1[3]/d (dff_182)                              0.00       1.18 f
  mem/m1/reg1[3]/U3/Y (INVX1)                             0.00       1.18 r
  mem/m1/reg1[3]/U4/Y (NOR2X1)                            0.01       1.19 f
  mem/m1/reg1[3]/state_reg/D (DFFPOSX1)                   0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m1/reg1[3]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


  Startpoint: state_ff[1]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m1/reg1[10]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_ff[1]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  state_ff[1]/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  state_ff[1]/q (dff_217)                                 0.00       0.11 f
  U998/Y (NOR2X1)                                         0.03       0.14 r
  U935/Y (AND2X2)                                         0.03       0.17 r
  U964/Y (AND2X2)                                         0.03       0.21 r
  U952/Y (OR2X2)                                          0.04       0.25 r
  U1002/Y (NOR2X1)                                        0.01       0.26 f
  U1000/Y (INVX1)                                         0.00       0.26 r
  U1382/Y (NOR3X1)                                        0.02       0.28 f
  U1384/Y (NAND3X1)                                       0.03       0.31 r
  U994/Y (BUFX2)                                          0.04       0.35 r
  c1/enable (cache_cache_id2)                             0.00       0.35 r
  c1/U16/Y (INVX1)                                        0.02       0.37 f
  c1/U17/Y (NOR3X1)                                       0.03       0.40 r
  c1/mem_tg/write (memc_Size5_0)                          0.00       0.40 r
  c1/mem_tg/U116/Y (INVX2)                                0.02       0.42 f
  c1/mem_tg/U128/Y (AND2X2)                               0.04       0.46 f
  c1/mem_tg/U930/Y (AND2X2)                               0.04       0.50 f
  c1/mem_tg/data_out<0> (memc_Size5_0)                    0.00       0.50 f
  c1/U127/Y (INVX1)                                       0.00       0.49 r
  c1/U73/Y (AND2X2)                                       0.03       0.52 r
  c1/U74/Y (INVX1)                                        0.01       0.54 f
  c1/U117/Y (AND2X2)                                      0.03       0.57 f
  c1/U26/Y (INVX1)                                        0.00       0.57 r
  c1/U67/Y (AND2X2)                                       0.03       0.60 r
  c1/U68/Y (INVX1)                                        0.02       0.61 f
  c1/U157/Y (NOR3X1)                                      0.03       0.64 r
  c1/U158/Y (NAND3X1)                                     0.02       0.66 f
  c1/U66/Y (BUFX2)                                        0.03       0.69 f
  c1/U149/Y (INVX1)                                       0.00       0.69 r
  c1/hit (cache_cache_id2)                                0.00       0.69 r
  U1321/Y (INVX1)                                         0.02       0.71 f
  U1381/Y (AOI21X1)                                       0.03       0.74 r
  c1/write (cache_cache_id2)                              0.00       0.74 r
  c1/U77/Y (BUFX2)                                        0.04       0.78 r
  c1/U31/Y (INVX1)                                        0.02       0.79 f
  c1/U159/Y (OAI21X1)                                     0.04       0.84 r
  c1/U130/Y (INVX2)                                       0.03       0.86 f
  c1/U132/Y (NOR2X1)                                      0.03       0.89 r
  c1/mem_w2/write (memc_Size16_1)                         0.00       0.89 r
  c1/mem_w2/U167/Y (BUFX2)                                0.04       0.93 r
  c1/mem_w2/U159/Y (INVX1)                                0.02       0.95 f
  c1/mem_w2/U427/Y (AND2X2)                               0.04       0.99 f
  c1/mem_w2/U2126/Y (AND2X2)                              0.03       1.03 f
  c1/mem_w2/data_out<10> (memc_Size16_1)                  0.00       1.03 f
  c1/U184/Y (AOI22X1)                                     0.02       1.05 r
  c1/U56/Y (AND2X2)                                       0.03       1.08 r
  c1/U57/Y (INVX1)                                        0.02       1.10 f
  c1/data_out<10> (cache_cache_id2)                       0.00       1.10 f
  U1392/Y (AOI22X1)                                       0.03       1.12 r
  U1172/Y (INVX1)                                         0.02       1.15 f
  U1171/Y (BUFX2)                                         0.04       1.18 f
  mem/data_in<10> (four_bank_mem)                         0.00       1.18 f
  mem/m1/data_in<10> (final_memory_2)                     0.00       1.18 f
  mem/m1/reg1[10]/d (dff_189)                             0.00       1.18 f
  mem/m1/reg1[10]/U3/Y (INVX1)                            0.00       1.18 r
  mem/m1/reg1[10]/U4/Y (NOR2X1)                           0.01       1.19 f
  mem/m1/reg1[10]/state_reg/D (DFFPOSX1)                  0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m1/reg1[10]/state_reg/CLK (DFFPOSX1)                0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


  Startpoint: state_ff[1]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m2/reg1[3]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_ff[1]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  state_ff[1]/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  state_ff[1]/q (dff_217)                                 0.00       0.11 f
  U998/Y (NOR2X1)                                         0.03       0.14 r
  U935/Y (AND2X2)                                         0.03       0.17 r
  U964/Y (AND2X2)                                         0.03       0.21 r
  U952/Y (OR2X2)                                          0.04       0.25 r
  U1002/Y (NOR2X1)                                        0.01       0.26 f
  U1000/Y (INVX1)                                         0.00       0.26 r
  U1382/Y (NOR3X1)                                        0.02       0.28 f
  U1384/Y (NAND3X1)                                       0.03       0.31 r
  U994/Y (BUFX2)                                          0.04       0.35 r
  c1/enable (cache_cache_id2)                             0.00       0.35 r
  c1/U16/Y (INVX1)                                        0.02       0.37 f
  c1/U17/Y (NOR3X1)                                       0.03       0.40 r
  c1/mem_tg/write (memc_Size5_0)                          0.00       0.40 r
  c1/mem_tg/U116/Y (INVX2)                                0.02       0.42 f
  c1/mem_tg/U128/Y (AND2X2)                               0.04       0.46 f
  c1/mem_tg/U930/Y (AND2X2)                               0.04       0.50 f
  c1/mem_tg/data_out<0> (memc_Size5_0)                    0.00       0.50 f
  c1/U127/Y (INVX1)                                       0.00       0.49 r
  c1/U73/Y (AND2X2)                                       0.03       0.52 r
  c1/U74/Y (INVX1)                                        0.01       0.54 f
  c1/U117/Y (AND2X2)                                      0.03       0.57 f
  c1/U26/Y (INVX1)                                        0.00       0.57 r
  c1/U67/Y (AND2X2)                                       0.03       0.60 r
  c1/U68/Y (INVX1)                                        0.02       0.61 f
  c1/U157/Y (NOR3X1)                                      0.03       0.64 r
  c1/U158/Y (NAND3X1)                                     0.02       0.66 f
  c1/U66/Y (BUFX2)                                        0.03       0.69 f
  c1/U149/Y (INVX1)                                       0.00       0.69 r
  c1/hit (cache_cache_id2)                                0.00       0.69 r
  U1321/Y (INVX1)                                         0.02       0.71 f
  U1381/Y (AOI21X1)                                       0.03       0.74 r
  c1/write (cache_cache_id2)                              0.00       0.74 r
  c1/U77/Y (BUFX2)                                        0.04       0.78 r
  c1/U31/Y (INVX1)                                        0.02       0.79 f
  c1/U159/Y (OAI21X1)                                     0.04       0.84 r
  c1/U130/Y (INVX2)                                       0.03       0.86 f
  c1/U132/Y (NOR2X1)                                      0.03       0.89 r
  c1/mem_w2/write (memc_Size16_1)                         0.00       0.89 r
  c1/mem_w2/U167/Y (BUFX2)                                0.04       0.93 r
  c1/mem_w2/U159/Y (INVX1)                                0.02       0.95 f
  c1/mem_w2/U427/Y (AND2X2)                               0.04       0.99 f
  c1/mem_w2/U2119/Y (AND2X2)                              0.03       1.03 f
  c1/mem_w2/data_out<3> (memc_Size16_1)                   0.00       1.03 f
  c1/U172/Y (AOI22X1)                                     0.02       1.05 r
  c1/U42/Y (AND2X2)                                       0.03       1.08 r
  c1/U43/Y (INVX1)                                        0.02       1.10 f
  c1/data_out<3> (cache_cache_id2)                        0.00       1.10 f
  U1399/Y (AOI22X1)                                       0.03       1.12 r
  U1114/Y (INVX1)                                         0.02       1.15 f
  U1113/Y (BUFX2)                                         0.04       1.18 f
  mem/data_in<3> (four_bank_mem)                          0.00       1.18 f
  mem/m2/data_in<3> (final_memory_1)                      0.00       1.18 f
  mem/m2/reg1[3]/d (dff_131)                              0.00       1.18 f
  mem/m2/reg1[3]/U3/Y (INVX1)                             0.00       1.18 r
  mem/m2/reg1[3]/U4/Y (NOR2X1)                            0.01       1.19 f
  mem/m2/reg1[3]/state_reg/D (DFFPOSX1)                   0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m2/reg1[3]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


1
