# Synplicity, Inc. constraint file
# N:\cvswork\admxrc\dev\apirev4\fpga\vhdl\common\synpro_bus.sdc
# Written on Thu Dec 06 16:18:04 2001
# by Synplify Pro, 7.0.2    Scope Editor

#
# Clocks
#

#
# Inputs/Outputs
#

#
# Registers
#

#
# Multicycle Path
#

#
# False Path
#

#
# Attributes
#

#
# Other Constraints
#

define_global_attribute syn_edif_bit_format {%n<%i>}

