testabl design repeaterless low swing chip interconnect naveen dinesh sharma depart electr engin indian institut institut technolog bombay powai mumbai india email naveen abstract repeaterless low swing interconnect mix signal circuit achiev high perform low power interconnect larg scale high volum digit system testabl paper discuss testabl low swing repeaterless chip interconnect equal clock synchron capacit coupl transmitt weak driver transmitt receiv sampl low swing input data center data eye convert rail rail level synchron data clock domain system mix signal circuit digit compon scan testabl analog test fault coverag structur fault simpl techniqu allow integr analog compon digit scan chain increas coverag final bist low overhead enhanc coverag structur fault design simul umc cmos technolog term scan test dft bist repeaterless interconnect mesochron synchron introduct low swing repeaterless interconnect research extens improv perform long intercon nect keep power consumpt accept level techniqu low swing equal enhanc bandwidth pro pose architectur circuit capacit coupl transmitt promis architectur simplic robust interconnect link unknown latenc multipl cycl requir appropri clock synchron circuit receiv interconnect design report current mode signal receiv digit control delay generat set clock phase foreground calibr routin select phase closest center data eye system advantag digit circuit clock synchron limit phase quantiz error track vironment chang break normal oper author cite problem propos background phase synchron circuit digit coars correct analog fine correct repeaterless interconnect sophist mix signal circuit achiev high perform robust repeaterless interconnect solut promis circuit testabl will appeal larg scale deploy digit compon circuit typic simpl test fair standard test method test analog compon digit system larg design challeng problem paper discuss testabl repeaterless low swing interconnect mix signal circuit achiev best perform transmitt capacit coupl feed forward equal report receiv ploy coars digit correct fine analog correct accur adapt synchron paper discuss test low swing interconnect circuit transmitt receiv solut present low swing interconnect system well receiv synchron circuit phase delay lock loop bist general perform delay input phase detector captur output techniqu attract interconnect test will delay clock data path fault base test interfer critic path prefer circuit interconnect test paper standard scan test digit compon digit circuit simpl coverag analog section test full link detect structur fault simpl techniqu integr analog compon digit scan chain enhanc fault coverag fault coverag increas bist lock detector fault set cover scan test bist intersect subset achiev coverag test requir circuit alter critic path design notat fault model addit circuitri purpos test shade grey figur circuit will turn normal oper structur fault model analog circuit paper organ paper organ discuss architectur capacit coupl transmitt clock synchron test circuit iii describ alexand phase charg charg pump pump weak strong logic upst dnstdn counter divid switch matrix dll vcdl window compar retim data fine tune loop coars tune loop tiv scan chain scan chain scan clock data lock detector detector sen sen fsm ten fig block diagram clock synchron system divid fine tune coars tune loop vcdl voltag control delay control voltag sen scan enabl signal transmitt clock phase receiv clock phase sampl clock phase ten test mode enabl bist link discuss simul conclud paper capacit coupl transmitt clock synchron receiv fig block diagram repeaterless inter connect transmitt capacit coupl transmitt receiv fig clock recoveri circuit generat sampl clock sampl data center data eye circuit control loop coars fine phase correct coars phase correct loop perform correct discret step quantiz dll phase fine correct loop perform continu ous correct voltag control delay circuit phase detector sens phase differ receiv data sampl clock error signal phase detector integr integr output control vcdl delay sampl clock negat feedback loop form push sampl clock center eye vcdl design rang greater phase step dll rang control voltag correspond window compar threshold fine control loop fail lock control voltag window threshold coars phase correct request issu window compar control voltag reset lie window strong charg pump process repeat till lock achiev steadi state dll phase chosen vcdl rang center data eye control voltag tune vcdl sampl data center data eye fig waveform control voltag chosen phase dll time circuit lock correct phase startup simul circuit design umc cmos technolog suppli voltag data rate gbps lock achiev phase differ sampl clock receiv clock coars tune control word accuraci vcdl phase tune rang sampl clock half cycl clock data delay half clock cycl ensur reliabl crossov receiv clock domain receiv transmitt oper clock domain circuit test separ scan chain data path scan chain scan chain clock control path scan chain scan chain data path scan chain transmitt interconnect phase detector receiv output scan chain retim data output phase detector clock control path scan chain window compar strong weak charg pump control fsm counter final lock detector block test enabl coars correct clock input driven extern scan clock fig divid circuit share multipl receiv chip test separ data path scan chain low swing transmitt fig compon data path scan chain seri capacitor boost high frequenc content data compens time lta fig evolut fine correct control voltag coars correct dll phase synchron startup lock condit low pass characterist interconnect capacitor effect form bit feed forward equal weak driver shunt capacitor drive interconnect current sourc enabl arbitrarili low data activ factor valu capacitor optim worst case design method describ singl end version breviti actual implement differenti interconnect flip flop probe driver side seri capacitor shade flip flop fig enabl scan chain cover node seri capacitor addit latch data path option introduc half cycl delay transmitt requir test phase detector receiv latch transpar normal oper absorb buffer drive interconnect high latenc critic path delay latch degrad maximum oper frequenc system fig circuit diagram receiv termin test circuit compar program offset test circuit singl stage opamp invert fig input transistor compar fig delib ate mismatch offset interconnect design logic swing circuit fault compar input input transistor size suffici overcom mismatch manufactur process window compar compar bias generat receiv voltag divid bias generat clock recoveri circuit window compar construct compar program offset fault weak driver latch vcm data scan scan outlin fig capacit feed forward equal weak driver flip flop clock transmitt clock sin clock window compar compar offset fig fig vmid fig scan scan fig termin interconnect receiv seri capacitor transmitt termin resistor receiv mismatch arm differenti interconnect fault detect compar fault drain open transistor transmiss gate resistor result dynam mismatch detect window compar design oper scan frequenc assum mhz fault detect simpl toggl data pattern scan common centroid layout techniqu reduc inher offset compar compar scan frequenc addit parasit common centroid layout problem compon data path scan chain alexand phase detector receiv circuit diagram phase detector fig link oper scan frequenc phase detector assert signal test signal path half qin vbn fig compar offset receiv termin label transistor vbn clock fig window compar receiv termin circuit label transistor cycl delay transmitt side enabl phase detector assert signal pass path test flip flop driven data path insert clock half clock cycl delay requir transfer data receiv clock domain half cycl delay chosen sampl clock half clock cycl receiv clock drive flip flop test purpos control clock control path scan chain chosen increas length scan chain regist flip flop clock control path scan chain circuit block scan chain compris window compar charg pump control fsm fig circuit diagram system charg pump analog circuit includ scan chain work problem charg pump convert combin circuit scan test enabl connect bias voltag current sourc charg pump gnd pmos sourc vdd nmos sink essenti scan outqd scan chain clock inp fig alexand phase detector scan convert analog charg pump combin circuit input output scan enabl window input connect middl threshold forc output flip flop captur output read clock control path scan chain scan chain phase detector assert signal control voltag driven logic scan disabl circuit clock enabl scan mode control fsm reset control voltag window fault charg pump result control voltag reset window driven desir logic level scan enabl compar output detect fault charg pump circuit test ring counter preload hot scan chain drive control voltag charg pump logic window compar output enabl ring counter condit signal driven depend control voltag complet pre load step assert scan enabl sen clock circuit ring counter count desir direct enabl scan read circuit block clock control path scan chain switch matrix defect block lead inabl select desir phase lock inabl deselect phase test pre load ring counter zero pattern phase pick scan chain clock simpl continu test scan chain detect perman select phase pre load hot valu ring counter test continu scan chain path switch matrix test iii bist lock detector fig simpl satur counter log number time coars correct request issu initi condit number coars correct need half number upst upst upst dnst dnst dnst sen sen sen sen vbp vbn rst rst bist enabl scan chain bscan scan vmid fig control logic generat enabl signal ring counter upst dnst signal strong charg pump upper lower threshold window compar flip flop clock divid clock coars control loop dll phase design phase dll bit satur counter suffici lock detector bist interconnect random data speed receiv expect lock correspond cycl gbps fault charg pump detect scan test detect test scan test charg current sourc switch mask drain sourc short fault current sourc transistor bist lock detector detect fault scan test charg pump test main charg pump path charg balanc path drive node fig test fault second path fault amplifi charg pump result node drift vdd gnd push current sourc linear region result increas jitter recov clock degrad interconnect perform bist block fig window compar design window fig circuit diagram window compar built compar program offset lock achiev compar output high indic fault charg pump detect scan test dll receiv test complet bist dll treat stand unit techniqu report complet test dll integr interconnect test simul interconnect system design umc cmos technolog suppli voltag digit compon test scan test circuit logic simpl natur stuck fault coverag digit coars correct oper divid clock frequenc rang scan test frequenc delay fault path test coverag vbn fig window compar charg pump bist label transistor tabl coverag type fault defect coverag gate open drain open sourc open gate drain short gate sourc short drain sourc short capacitor short total analog compon test intercon nect input logic logic detect structur fault circuit scan test analog circuit receiv convert charg pump combin circuit enhanc coverag fault miss scan test detect bist improv fault coverag tabl tabul type fault coverag statist total addit circuit requir tabl tabl circuit control input overhead entiti number flip flop compar compar mhz latch multiplex bit satur counter control signal logic gate conclus paper describ test repeaterless low swing interconnect mix signal circuit low swing interconnect consid capacit feed forward equal izat transmitt clock synchron receiv digit coars correct analog fine correct digit circuit scan testabl easili simpl techniqu test analog compon digit circuit scan test fault coverag achiev test enhanc scan test bist enabl low swing interconnect larg scale high volum digit system acknowledg author prof maryam shojaei bhaghini prof virendra singh iit bombay discuss author tata consult servic tcs smdp programm govern india student scholarship provid fund eda tool refer eiss mensink daniel schinkel eric kiumperink van tuiji brain nauta transceiv cmos chip interconnect ieee int solid state circuit conf isscc dig tech paper feb ono liu hopkin chow schauer drost high speed low energi capacit driven chip wire ieee int solid state circuit conf isscc dig tech paper byungsub kim stojanov energi effici equal transceiv domin channel ieee solid state circuit june seung hun lee seon kyoo lee byungsub kim hong june park jae yoon sim current mode transceiv silicon interpos channel ieee solid state circuit sept ono hopkin chow schauer liu drost high speed low energi capacit driven chip wire ieee solid state circuit jan mensink schinkel klumperink van tuijl nauta power effici gigabit communic capacit driven limit chip interconnect ieee solid state circuit feb naveen dave baghini sharma feed forward equal capacit coupl chip interconnect proc ieee conf vlsi design kadayinti shojaei baghini sharma clock synchron repeaterless low swing chip link arxiv print oct http chun lung hsu yite lai shu wei wang built test phase lock loop ieee tran instrum mea june kim soma digit built test high speed phase lock loop ieee tran circuit syst feb cheng jia milor bist circuit dll fault detect ieee tran vlsi syst dec sunter roy pure digit bist pll dll proc ieee eur test symp 