
Gateway_v04_2_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00009e1c  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000150  20000000  00009e1c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00001038  20000150  00009f6c  00020150  2**2
                  ALLOC
  3 .stack        00002000  20001188  0000afa4  00020150  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020150  2**0
                  CONTENTS, READONLY
  5 .comment      0000008c  00000000  00000000  00020178  2**0
                  CONTENTS, READONLY
  6 .debug_info   000746cb  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000b7ca  00000000  00000000  000948cf  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00018a0b  00000000  00000000  000a0099  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00001258  00000000  00000000  000b8aa4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00001c50  00000000  00000000  000b9cfc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0002abcd  00000000  00000000  000bb94c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0002ded8  00000000  00000000  000e6519  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000954d5  00000000  00000000  001143f1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000038c8  00000000  00000000  001a98c8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	88 31 00 20 f9 54 00 00 f5 54 00 00 f5 54 00 00     .1. .T...T...T..
	...
      2c:	f5 54 00 00 00 00 00 00 00 00 00 00 f5 54 00 00     .T...........T..
      3c:	f5 54 00 00 f5 54 00 00 f5 54 00 00 f5 54 00 00     .T...T...T...T..
      4c:	f5 54 00 00 55 3f 00 00 f5 54 00 00 f5 54 00 00     .T..U?...T...T..
      5c:	f5 54 00 00 f5 54 00 00 c1 44 00 00 d1 44 00 00     .T...T...D...D..
      6c:	e1 44 00 00 f1 44 00 00 01 45 00 00 11 45 00 00     .D...D...E...E..
      7c:	e5 39 00 00 f5 39 00 00 05 3a 00 00 d5 51 00 00     .9...9...:...Q..
      8c:	e5 51 00 00 f5 51 00 00 00 00 00 00 00 00 00 00     .Q...Q..........
      9c:	f5 54 00 00 f5 54 00 00 00 00 00 00 f5 54 00 00     .T...T.......T..
	...

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000150 	.word	0x20000150
      d4:	00000000 	.word	0x00000000
      d8:	00009e1c 	.word	0x00009e1c

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000154 	.word	0x20000154
     108:	00009e1c 	.word	0x00009e1c
     10c:	00009e1c 	.word	0x00009e1c
     110:	00000000 	.word	0x00000000

00000114 <chip_isr>:
#include "conf_winc.h"

static tpfNmBspIsr gpfIsr;

static void chip_isr(void)
{
     114:	b510      	push	{r4, lr}
	if (gpfIsr) {
     116:	4b03      	ldr	r3, [pc, #12]	; (124 <chip_isr+0x10>)
     118:	681b      	ldr	r3, [r3, #0]
     11a:	2b00      	cmp	r3, #0
     11c:	d000      	beq.n	120 <chip_isr+0xc>
		gpfIsr();
     11e:	4798      	blx	r3
	}
}
     120:	bd10      	pop	{r4, pc}
     122:	46c0      	nop			; (mov r8, r8)
     124:	2000016c 	.word	0x2000016c

00000128 <nm_bsp_sleep>:
 *	@brief	Sleep in units of mSec
 *	@param[IN]	u32TimeMsec
 *				Time in milliseconds
 */
void nm_bsp_sleep(uint32 u32TimeMsec)
{
     128:	b570      	push	{r4, r5, r6, lr}
	while (u32TimeMsec--) {
     12a:	1e44      	subs	r4, r0, #1
     12c:	2800      	cmp	r0, #0
     12e:	d004      	beq.n	13a <nm_bsp_sleep+0x12>
		delay_ms(1);
     130:	4d02      	ldr	r5, [pc, #8]	; (13c <nm_bsp_sleep+0x14>)
     132:	2001      	movs	r0, #1
     134:	47a8      	blx	r5
	while (u32TimeMsec--) {
     136:	3c01      	subs	r4, #1
     138:	d2fb      	bcs.n	132 <nm_bsp_sleep+0xa>
	}
}
     13a:	bd70      	pop	{r4, r5, r6, pc}
     13c:	00003e4d 	.word	0x00003e4d

00000140 <nm_bsp_reset>:
{
     140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     142:	4c07      	ldr	r4, [pc, #28]	; (160 <nm_bsp_reset+0x20>)
     144:	2780      	movs	r7, #128	; 0x80
     146:	01ff      	lsls	r7, r7, #7
     148:	6167      	str	r7, [r4, #20]
     14a:	2580      	movs	r5, #128	; 0x80
     14c:	01ad      	lsls	r5, r5, #6
     14e:	6165      	str	r5, [r4, #20]
	nm_bsp_sleep(1);
     150:	2001      	movs	r0, #1
     152:	4e04      	ldr	r6, [pc, #16]	; (164 <nm_bsp_reset+0x24>)
     154:	47b0      	blx	r6
		port_base->OUTSET.reg = pin_mask;
     156:	61a7      	str	r7, [r4, #24]
	nm_bsp_sleep(10);
     158:	200a      	movs	r0, #10
     15a:	47b0      	blx	r6
     15c:	61a5      	str	r5, [r4, #24]
}
     15e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     160:	41004400 	.word	0x41004400
     164:	00000129 	.word	0x00000129

00000168 <nm_bsp_init>:
{
     168:	b570      	push	{r4, r5, r6, lr}
     16a:	b082      	sub	sp, #8
	gpfIsr = NULL;
     16c:	2300      	movs	r3, #0
     16e:	4a16      	ldr	r2, [pc, #88]	; (1c8 <nm_bsp_init+0x60>)
     170:	6013      	str	r3, [r2, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     172:	ac01      	add	r4, sp, #4
     174:	2501      	movs	r5, #1
     176:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
     178:	70a3      	strb	r3, [r4, #2]
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     17a:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(CONF_WINC_PIN_RESET, &pin_conf);
     17c:	0021      	movs	r1, r4
     17e:	200d      	movs	r0, #13
     180:	4e12      	ldr	r6, [pc, #72]	; (1cc <nm_bsp_init+0x64>)
     182:	47b0      	blx	r6
	port_pin_set_config(CONF_WINC_PIN_CHIP_ENABLE, &pin_conf);
     184:	0021      	movs	r1, r4
     186:	200e      	movs	r0, #14
     188:	47b0      	blx	r6
	port_pin_set_config(CONF_WINC_PIN_WAKE, &pin_conf);
     18a:	0021      	movs	r1, r4
     18c:	2016      	movs	r0, #22
     18e:	47b0      	blx	r6
		port_base->OUTCLR.reg = pin_mask;
     190:	4b0f      	ldr	r3, [pc, #60]	; (1d0 <nm_bsp_init+0x68>)
     192:	2280      	movs	r2, #128	; 0x80
     194:	01d2      	lsls	r2, r2, #7
     196:	615a      	str	r2, [r3, #20]
     198:	2280      	movs	r2, #128	; 0x80
     19a:	0192      	lsls	r2, r2, #6
     19c:	615a      	str	r2, [r3, #20]
    if(!(SysTick->CTRL & SysTick_CTRL_ENABLE_Msk && SysTick->CTRL & SysTick_CTRL_TICKINT_Msk)) 
     19e:	4b0d      	ldr	r3, [pc, #52]	; (1d4 <nm_bsp_init+0x6c>)
     1a0:	681b      	ldr	r3, [r3, #0]
     1a2:	421d      	tst	r5, r3
     1a4:	d003      	beq.n	1ae <nm_bsp_init+0x46>
     1a6:	4b0b      	ldr	r3, [pc, #44]	; (1d4 <nm_bsp_init+0x6c>)
     1a8:	681b      	ldr	r3, [r3, #0]
     1aa:	079b      	lsls	r3, r3, #30
     1ac:	d401      	bmi.n	1b2 <nm_bsp_init+0x4a>
	    delay_init();
     1ae:	4b0a      	ldr	r3, [pc, #40]	; (1d8 <nm_bsp_init+0x70>)
     1b0:	4798      	blx	r3
	nm_bsp_reset();
     1b2:	4b0a      	ldr	r3, [pc, #40]	; (1dc <nm_bsp_init+0x74>)
     1b4:	4798      	blx	r3
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
     1b6:	2201      	movs	r2, #1
     1b8:	4b09      	ldr	r3, [pc, #36]	; (1e0 <nm_bsp_init+0x78>)
     1ba:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     1bc:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
     1c0:	b662      	cpsie	i
}
     1c2:	2000      	movs	r0, #0
     1c4:	b002      	add	sp, #8
     1c6:	bd70      	pop	{r4, r5, r6, pc}
     1c8:	2000016c 	.word	0x2000016c
     1cc:	000040b9 	.word	0x000040b9
     1d0:	41004400 	.word	0x41004400
     1d4:	e000e010 	.word	0xe000e010
     1d8:	00003de1 	.word	0x00003de1
     1dc:	00000141 	.word	0x00000141
     1e0:	2000000c 	.word	0x2000000c

000001e4 <nm_bsp_register_isr>:
 *	@brief	Register interrupt service routine
 *	@param[IN]	pfIsr
 *				Pointer to ISR handler
 */
void nm_bsp_register_isr(tpfNmBspIsr pfIsr)
{
     1e4:	b510      	push	{r4, lr}
     1e6:	b084      	sub	sp, #16
	struct extint_chan_conf config_extint_chan;

	gpfIsr = pfIsr;
     1e8:	4b0e      	ldr	r3, [pc, #56]	; (224 <nm_bsp_register_isr+0x40>)
     1ea:	6018      	str	r0, [r3, #0]

	extint_chan_get_config_defaults(&config_extint_chan);
     1ec:	ac01      	add	r4, sp, #4
     1ee:	0020      	movs	r0, r4
     1f0:	4b0d      	ldr	r3, [pc, #52]	; (228 <nm_bsp_register_isr+0x44>)
     1f2:	4798      	blx	r3
	config_extint_chan.gpio_pin = CONF_WINC_SPI_INT_PIN;
     1f4:	230f      	movs	r3, #15
     1f6:	9301      	str	r3, [sp, #4]
	config_extint_chan.gpio_pin_mux = CONF_WINC_SPI_INT_MUX;
     1f8:	2300      	movs	r3, #0
     1fa:	6063      	str	r3, [r4, #4]
	config_extint_chan.gpio_pin_pull = EXTINT_PULL_UP;
     1fc:	3301      	adds	r3, #1
     1fe:	7223      	strb	r3, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_FALLING;
     200:	3301      	adds	r3, #1
     202:	72e3      	strb	r3, [r4, #11]

	extint_chan_set_config(CONF_WINC_SPI_INT_EIC, &config_extint_chan);
     204:	0021      	movs	r1, r4
     206:	200f      	movs	r0, #15
     208:	4b08      	ldr	r3, [pc, #32]	; (22c <nm_bsp_register_isr+0x48>)
     20a:	4798      	blx	r3
	extint_register_callback(chip_isr, CONF_WINC_SPI_INT_EIC,
     20c:	2200      	movs	r2, #0
     20e:	210f      	movs	r1, #15
     210:	4807      	ldr	r0, [pc, #28]	; (230 <nm_bsp_register_isr+0x4c>)
     212:	4b08      	ldr	r3, [pc, #32]	; (234 <nm_bsp_register_isr+0x50>)
     214:	4798      	blx	r3
			EXTINT_CALLBACK_TYPE_DETECT);
	extint_chan_enable_callback(CONF_WINC_SPI_INT_EIC,
     216:	2100      	movs	r1, #0
     218:	200f      	movs	r0, #15
     21a:	4b07      	ldr	r3, [pc, #28]	; (238 <nm_bsp_register_isr+0x54>)
     21c:	4798      	blx	r3
			EXTINT_CALLBACK_TYPE_DETECT);
}
     21e:	b004      	add	sp, #16
     220:	bd10      	pop	{r4, pc}
     222:	46c0      	nop			; (mov r8, r8)
     224:	2000016c 	.word	0x2000016c
     228:	0000402d 	.word	0x0000402d
     22c:	00004041 	.word	0x00004041
     230:	00000115 	.word	0x00000115
     234:	00003ee9 	.word	0x00003ee9
     238:	00003f15 	.word	0x00003f15

0000023c <nm_bsp_interrupt_ctrl>:
 *	@brief	Enable/Disable interrupts
 *	@param[IN]	u8Enable
 *				'0' disable interrupts. '1' enable interrupts
 */
void nm_bsp_interrupt_ctrl(uint8 u8Enable)
{
     23c:	b510      	push	{r4, lr}
	if (u8Enable) {
     23e:	2800      	cmp	r0, #0
     240:	d104      	bne.n	24c <nm_bsp_interrupt_ctrl+0x10>
		extint_chan_enable_callback(CONF_WINC_SPI_INT_EIC,
				EXTINT_CALLBACK_TYPE_DETECT);
	} else {
		extint_chan_disable_callback(CONF_WINC_SPI_INT_EIC,
     242:	2100      	movs	r1, #0
     244:	200f      	movs	r0, #15
     246:	4b04      	ldr	r3, [pc, #16]	; (258 <nm_bsp_interrupt_ctrl+0x1c>)
     248:	4798      	blx	r3
				EXTINT_CALLBACK_TYPE_DETECT);
	}
}
     24a:	bd10      	pop	{r4, pc}
		extint_chan_enable_callback(CONF_WINC_SPI_INT_EIC,
     24c:	2100      	movs	r1, #0
     24e:	200f      	movs	r0, #15
     250:	4b02      	ldr	r3, [pc, #8]	; (25c <nm_bsp_interrupt_ctrl+0x20>)
     252:	4798      	blx	r3
     254:	e7f9      	b.n	24a <nm_bsp_interrupt_ctrl+0xe>
     256:	46c0      	nop			; (mov r8, r8)
     258:	00003f35 	.word	0x00003f35
     25c:	00003f15 	.word	0x00003f15

00000260 <nm_bus_init>:
*	@fn		nm_bus_init
*	@brief	Initialize the bus wrapper
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*/
sint8 nm_bus_init(void *pvinit)
{
     260:	b530      	push	{r4, r5, lr}
     262:	b091      	sub	sp, #68	; 0x44
		const struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
     264:	4c30      	ldr	r4, [pc, #192]	; (328 <nm_bus_init+0xc8>)
     266:	2311      	movs	r3, #17
     268:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
     26a:	2300      	movs	r3, #0
     26c:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
     26e:	70a3      	strb	r3, [r4, #2]
	config->input_pull = PORT_PIN_PULL_UP;
     270:	a901      	add	r1, sp, #4
     272:	2201      	movs	r2, #1
     274:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
     276:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
     278:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
     27a:	2011      	movs	r0, #17
     27c:	4b2b      	ldr	r3, [pc, #172]	; (32c <nm_bus_init+0xcc>)
     27e:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
     280:	7822      	ldrb	r2, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     282:	09d1      	lsrs	r1, r2, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     284:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     286:	2900      	cmp	r1, #0
     288:	d104      	bne.n	294 <nm_bus_init+0x34>
		return &(ports[port_index]->Group[group_index]);
     28a:	0953      	lsrs	r3, r2, #5
     28c:	01db      	lsls	r3, r3, #7
     28e:	4928      	ldr	r1, [pc, #160]	; (330 <nm_bus_init+0xd0>)
     290:	468c      	mov	ip, r1
     292:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     294:	211f      	movs	r1, #31
     296:	4011      	ands	r1, r2
     298:	2201      	movs	r2, #1
     29a:	0010      	movs	r0, r2
     29c:	4088      	lsls	r0, r1
		port_base->OUTSET.reg = pin_mask;
     29e:	6198      	str	r0, [r3, #24]
	config->mode             = SPI_MODE_MASTER;
     2a0:	ac02      	add	r4, sp, #8
     2a2:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
     2a4:	2300      	movs	r3, #0
     2a6:	9303      	str	r3, [sp, #12]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
     2a8:	9304      	str	r3, [sp, #16]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
     2aa:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
     2ac:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
     2ae:	74a2      	strb	r2, [r4, #18]
	config->select_slave_low_detect_enable= true;
     2b0:	74e2      	strb	r2, [r4, #19]
	config->master_slave_select_enable= false;
     2b2:	7523      	strb	r3, [r4, #20]
	config->generator_source = GCLK_GENERATOR_0;
     2b4:	3223      	adds	r2, #35	; 0x23
     2b6:	54a3      	strb	r3, [r4, r2]
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
     2b8:	3a18      	subs	r2, #24
     2ba:	2100      	movs	r1, #0
     2bc:	a808      	add	r0, sp, #32
     2be:	4b1d      	ldr	r3, [pc, #116]	; (334 <nm_bus_init+0xd4>)
     2c0:	4798      	blx	r3
	slave_config.ss_pin = CONF_WINC_SPI_CS_PIN;
	spi_attach_slave(&slave_inst, &slave_config);

	/* Configure the SPI master. */
	spi_get_config_defaults(&config);
	config.mux_setting = CONF_WINC_SPI_SERCOM_MUX;
     2c2:	2380      	movs	r3, #128	; 0x80
     2c4:	025b      	lsls	r3, r3, #9
     2c6:	60e3      	str	r3, [r4, #12]
	config.pinmux_pad0 = CONF_WINC_SPI_PINMUX_PAD0;
     2c8:	4b1b      	ldr	r3, [pc, #108]	; (338 <nm_bus_init+0xd8>)
     2ca:	62a3      	str	r3, [r4, #40]	; 0x28
	config.pinmux_pad1 = CONF_WINC_SPI_PINMUX_PAD1;
     2cc:	2301      	movs	r3, #1
     2ce:	425b      	negs	r3, r3
     2d0:	62e3      	str	r3, [r4, #44]	; 0x2c
	config.pinmux_pad2 = CONF_WINC_SPI_PINMUX_PAD2;
     2d2:	4b1a      	ldr	r3, [pc, #104]	; (33c <nm_bus_init+0xdc>)
     2d4:	6323      	str	r3, [r4, #48]	; 0x30
	config.pinmux_pad3 = CONF_WINC_SPI_PINMUX_PAD3;
     2d6:	4b1a      	ldr	r3, [pc, #104]	; (340 <nm_bus_init+0xe0>)
     2d8:	6363      	str	r3, [r4, #52]	; 0x34
	config.master_slave_select_enable = false;

	config.mode_specific.master.baudrate = CONF_WINC_SPI_CLOCK;
     2da:	4b1a      	ldr	r3, [pc, #104]	; (344 <nm_bus_init+0xe4>)
     2dc:	61a3      	str	r3, [r4, #24]
	if(spi_init(&master_wifi, CONF_WINC_SPI_MODULE, &config) != STATUS_OK) 
     2de:	0022      	movs	r2, r4
     2e0:	4919      	ldr	r1, [pc, #100]	; (348 <nm_bus_init+0xe8>)
     2e2:	481a      	ldr	r0, [pc, #104]	; (34c <nm_bus_init+0xec>)
     2e4:	4b1a      	ldr	r3, [pc, #104]	; (350 <nm_bus_init+0xf0>)
     2e6:	4798      	blx	r3
     2e8:	2800      	cmp	r0, #0
     2ea:	d11a      	bne.n	322 <nm_bus_init+0xc2>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     2ec:	4d17      	ldr	r5, [pc, #92]	; (34c <nm_bus_init+0xec>)
     2ee:	682c      	ldr	r4, [r5, #0]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     2f0:	0020      	movs	r0, r4
     2f2:	4b18      	ldr	r3, [pc, #96]	; (354 <nm_bus_init+0xf4>)
     2f4:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     2f6:	231f      	movs	r3, #31
     2f8:	4018      	ands	r0, r3
     2fa:	3b1e      	subs	r3, #30
     2fc:	4083      	lsls	r3, r0
     2fe:	4a16      	ldr	r2, [pc, #88]	; (358 <nm_bus_init+0xf8>)
     300:	6013      	str	r3, [r2, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
     302:	682a      	ldr	r2, [r5, #0]
	return (spi_module->SYNCBUSY.reg);
     304:	69d3      	ldr	r3, [r2, #28]
#  endif

	while (spi_is_syncing(module)) {
     306:	2b00      	cmp	r3, #0
     308:	d1fc      	bne.n	304 <nm_bus_init+0xa4>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
     30a:	6823      	ldr	r3, [r4, #0]
     30c:	2202      	movs	r2, #2
     30e:	4313      	orrs	r3, r2
     310:	6023      	str	r3, [r4, #0]
	}

	/* Enable the SPI master. */
	spi_enable(&master_wifi);

	nm_bsp_reset();
     312:	4b12      	ldr	r3, [pc, #72]	; (35c <nm_bus_init+0xfc>)
     314:	4798      	blx	r3
	nm_bsp_sleep(1);
     316:	2001      	movs	r0, #1
     318:	4b11      	ldr	r3, [pc, #68]	; (360 <nm_bus_init+0x100>)
     31a:	4798      	blx	r3
	
	return result;
     31c:	2000      	movs	r0, #0
}
     31e:	b011      	add	sp, #68	; 0x44
     320:	bd30      	pop	{r4, r5, pc}
		return M2M_ERR_BUS_FAIL;
     322:	2006      	movs	r0, #6
     324:	4240      	negs	r0, r0
     326:	e7fa      	b.n	31e <nm_bus_init+0xbe>
     328:	20000a6c 	.word	0x20000a6c
     32c:	000040b9 	.word	0x000040b9
     330:	41004400 	.word	0x41004400
     334:	00007b1b 	.word	0x00007b1b
     338:	00100003 	.word	0x00100003
     33c:	00120003 	.word	0x00120003
     340:	00130003 	.word	0x00130003
     344:	00b71b00 	.word	0x00b71b00
     348:	42001400 	.word	0x42001400
     34c:	20000a70 	.word	0x20000a70
     350:	00004521 	.word	0x00004521
     354:	00004491 	.word	0x00004491
     358:	e000e100 	.word	0xe000e100
     35c:	00000141 	.word	0x00000141
     360:	00000129 	.word	0x00000129

00000364 <nm_bus_ioctl>:
*					Arbitrary parameter depenging on IOCTL
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*	@note	For SPI only, it's important to be able to send/receive at the same time
*/
sint8 nm_bus_ioctl(uint8 u8Cmd, void* pvParameter)
{
     364:	b5f0      	push	{r4, r5, r6, r7, lr}
     366:	46de      	mov	lr, fp
     368:	4657      	mov	r7, sl
     36a:	464e      	mov	r6, r9
     36c:	4645      	mov	r5, r8
     36e:	b5e0      	push	{r5, r6, r7, lr}
     370:	b083      	sub	sp, #12
	sint8 s8Ret = 0;
	switch(u8Cmd)
     372:	2803      	cmp	r0, #3
     374:	d000      	beq.n	378 <nm_bus_ioctl+0x14>
     376:	e075      	b.n	464 <nm_bus_ioctl+0x100>
		}
		break;
#elif defined CONF_WINC_USE_SPI
		case NM_BUS_IOCTL_RW: {
			tstrNmSpiRw *pstrParam = (tstrNmSpiRw *)pvParameter;
			s8Ret = spi_rw(pstrParam->pu8InBuf, pstrParam->pu8OutBuf, pstrParam->u16Sz);
     378:	680e      	ldr	r6, [r1, #0]
     37a:	684d      	ldr	r5, [r1, #4]
     37c:	890c      	ldrh	r4, [r1, #8]
	uint8 u8Dummy = 0;
     37e:	2200      	movs	r2, #0
     380:	466b      	mov	r3, sp
     382:	71da      	strb	r2, [r3, #7]
	if(((pu8Miso == NULL) && (pu8Mosi == NULL)) ||(u16Sz == 0)) {
     384:	2d00      	cmp	r5, #0
     386:	d027      	beq.n	3d8 <nm_bus_ioctl+0x74>
     388:	2c00      	cmp	r4, #0
     38a:	d065      	beq.n	458 <nm_bus_ioctl+0xf4>
	if (pu8Mosi == NULL) {
     38c:	2e00      	cmp	r6, #0
     38e:	d100      	bne.n	392 <nm_bus_ioctl+0x2e>
     390:	e076      	b.n	480 <nm_bus_ioctl+0x11c>
	uint8 u8SkipMosi = 0, u8SkipMiso = 0;
     392:	2300      	movs	r3, #0
     394:	4698      	mov	r8, r3
     396:	2300      	movs	r3, #0
     398:	469b      	mov	fp, r3
	spi_select_slave(&master_wifi, &slave_inst, true);
     39a:	2201      	movs	r2, #1
     39c:	493b      	ldr	r1, [pc, #236]	; (48c <nm_bus_ioctl+0x128>)
     39e:	483c      	ldr	r0, [pc, #240]	; (490 <nm_bus_ioctl+0x12c>)
     3a0:	4b3c      	ldr	r3, [pc, #240]	; (494 <nm_bus_ioctl+0x130>)
     3a2:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     3a4:	4b3a      	ldr	r3, [pc, #232]	; (490 <nm_bus_ioctl+0x12c>)
     3a6:	469a      	mov	sl, r3
		while(!spi_is_ready_to_write(&master_wifi));
     3a8:	2701      	movs	r7, #1
		while (!spi_is_ready_to_read(&master_wifi));
     3aa:	2204      	movs	r2, #4
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     3ac:	4699      	mov	r9, r3
			pu8Miso++;
     3ae:	4659      	mov	r1, fp
     3b0:	424b      	negs	r3, r1
     3b2:	4159      	adcs	r1, r3
     3b4:	468b      	mov	fp, r1
		txd_data = *pu8Mosi;
     3b6:	7830      	ldrb	r0, [r6, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
     3b8:	4653      	mov	r3, sl
     3ba:	681b      	ldr	r3, [r3, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     3bc:	7e19      	ldrb	r1, [r3, #24]
		while(!spi_is_ready_to_write(&master_wifi));
     3be:	4239      	tst	r1, r7
     3c0:	d0fc      	beq.n	3bc <nm_bus_ioctl+0x58>
     3c2:	7e19      	ldrb	r1, [r3, #24]
	if(!spi_is_ready_to_write(module)) 
     3c4:	4239      	tst	r1, r7
     3c6:	d0fc      	beq.n	3c2 <nm_bus_ioctl+0x5e>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     3c8:	6298      	str	r0, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     3ca:	7e19      	ldrb	r1, [r3, #24]
		while (!spi_is_ready_to_read(&master_wifi));
     3cc:	4211      	tst	r1, r2
     3ce:	d0fc      	beq.n	3ca <nm_bus_ioctl+0x66>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     3d0:	4649      	mov	r1, r9
     3d2:	7989      	ldrb	r1, [r1, #6]
     3d4:	468c      	mov	ip, r1
     3d6:	e011      	b.n	3fc <nm_bus_ioctl+0x98>
	if(((pu8Miso == NULL) && (pu8Mosi == NULL)) ||(u16Sz == 0)) {
     3d8:	2e00      	cmp	r6, #0
     3da:	d03a      	beq.n	452 <nm_bus_ioctl+0xee>
     3dc:	2c00      	cmp	r4, #0
     3de:	d03e      	beq.n	45e <nm_bus_ioctl+0xfa>
	uint8 u8SkipMosi = 0, u8SkipMiso = 0;
     3e0:	2300      	movs	r3, #0
     3e2:	4698      	mov	r8, r3
		u8SkipMiso = 1;
     3e4:	3301      	adds	r3, #1
     3e6:	469b      	mov	fp, r3
		pu8Miso = &u8Dummy;
     3e8:	466b      	mov	r3, sp
     3ea:	1ddd      	adds	r5, r3, #7
     3ec:	e7d5      	b.n	39a <nm_bus_ioctl+0x36>
     3ee:	4660      	mov	r0, ip
     3f0:	2801      	cmp	r0, #1
     3f2:	d00d      	beq.n	410 <nm_bus_ioctl+0xac>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
     3f4:	6a98      	ldr	r0, [r3, #40]	; 0x28
     3f6:	b2c0      	uxtb	r0, r0
		while (spi_read(&master_wifi, &rxd_data) != STATUS_OK);
     3f8:	2900      	cmp	r1, #0
     3fa:	d00d      	beq.n	418 <nm_bus_ioctl+0xb4>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     3fc:	7e19      	ldrb	r1, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
     3fe:	4211      	tst	r1, r2
     400:	d0fc      	beq.n	3fc <nm_bus_ioctl+0x98>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     402:	8b58      	ldrh	r0, [r3, #26]
	enum status_code retval = STATUS_OK;
     404:	2100      	movs	r1, #0
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     406:	4210      	tst	r0, r2
     408:	d0f1      	beq.n	3ee <nm_bus_ioctl+0x8a>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
     40a:	835a      	strh	r2, [r3, #26]
		retval = STATUS_ERR_OVERFLOW;
     40c:	311e      	adds	r1, #30
     40e:	e7ee      	b.n	3ee <nm_bus_ioctl+0x8a>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     410:	6a98      	ldr	r0, [r3, #40]	; 0x28
     412:	05c0      	lsls	r0, r0, #23
     414:	0dc0      	lsrs	r0, r0, #23
     416:	e7ef      	b.n	3f8 <nm_bus_ioctl+0x94>
		*pu8Miso = rxd_data;
     418:	7028      	strb	r0, [r5, #0]
		u16Sz--;
     41a:	3c01      	subs	r4, #1
     41c:	b2a4      	uxth	r4, r4
			pu8Miso++;
     41e:	445d      	add	r5, fp
			pu8Mosi++;
     420:	4643      	mov	r3, r8
     422:	4259      	negs	r1, r3
     424:	414b      	adcs	r3, r1
     426:	18f6      	adds	r6, r6, r3
	while(u16Sz) 
     428:	2c00      	cmp	r4, #0
     42a:	d1c4      	bne.n	3b6 <nm_bus_ioctl+0x52>
	SercomSpi *const spi_module = &(module->hw->SPI);
     42c:	4b18      	ldr	r3, [pc, #96]	; (490 <nm_bus_ioctl+0x12c>)
     42e:	6819      	ldr	r1, [r3, #0]
	while(!spi_is_write_complete(&master_wifi));
     430:	2202      	movs	r2, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
     432:	7e0b      	ldrb	r3, [r1, #24]
     434:	4213      	tst	r3, r2
     436:	d0fc      	beq.n	432 <nm_bus_ioctl+0xce>
	spi_select_slave(&master_wifi, &slave_inst, false);
     438:	2200      	movs	r2, #0
     43a:	4914      	ldr	r1, [pc, #80]	; (48c <nm_bus_ioctl+0x128>)
     43c:	4814      	ldr	r0, [pc, #80]	; (490 <nm_bus_ioctl+0x12c>)
     43e:	4b15      	ldr	r3, [pc, #84]	; (494 <nm_bus_ioctl+0x130>)
     440:	4798      	blx	r3
	return M2M_SUCCESS;
     442:	2000      	movs	r0, #0
			M2M_ERR("invalide ioclt cmd\n");
			break;
	}

	return s8Ret;
}
     444:	b003      	add	sp, #12
     446:	bc3c      	pop	{r2, r3, r4, r5}
     448:	4690      	mov	r8, r2
     44a:	4699      	mov	r9, r3
     44c:	46a2      	mov	sl, r4
     44e:	46ab      	mov	fp, r5
     450:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return M2M_ERR_INVALID_ARG;
     452:	200f      	movs	r0, #15
     454:	4240      	negs	r0, r0
     456:	e7f5      	b.n	444 <nm_bus_ioctl+0xe0>
     458:	200f      	movs	r0, #15
     45a:	4240      	negs	r0, r0
     45c:	e7f2      	b.n	444 <nm_bus_ioctl+0xe0>
     45e:	200f      	movs	r0, #15
     460:	4240      	negs	r0, r0
		break;
     462:	e7ef      	b.n	444 <nm_bus_ioctl+0xe0>
			M2M_ERR("invalide ioclt cmd\n");
     464:	22fd      	movs	r2, #253	; 0xfd
     466:	490c      	ldr	r1, [pc, #48]	; (498 <nm_bus_ioctl+0x134>)
     468:	480c      	ldr	r0, [pc, #48]	; (49c <nm_bus_ioctl+0x138>)
     46a:	4b0d      	ldr	r3, [pc, #52]	; (4a0 <nm_bus_ioctl+0x13c>)
     46c:	4798      	blx	r3
     46e:	480d      	ldr	r0, [pc, #52]	; (4a4 <nm_bus_ioctl+0x140>)
     470:	4b0d      	ldr	r3, [pc, #52]	; (4a8 <nm_bus_ioctl+0x144>)
     472:	4798      	blx	r3
     474:	200d      	movs	r0, #13
     476:	4b0d      	ldr	r3, [pc, #52]	; (4ac <nm_bus_ioctl+0x148>)
     478:	4798      	blx	r3
			s8Ret = -1;
     47a:	2001      	movs	r0, #1
     47c:	4240      	negs	r0, r0
	return s8Ret;
     47e:	e7e1      	b.n	444 <nm_bus_ioctl+0xe0>
		u8SkipMosi = 1;
     480:	2301      	movs	r3, #1
     482:	4698      	mov	r8, r3
		pu8Mosi = &u8Dummy;
     484:	466b      	mov	r3, sp
     486:	1dde      	adds	r6, r3, #7
     488:	e785      	b.n	396 <nm_bus_ioctl+0x32>
     48a:	46c0      	nop			; (mov r8, r8)
     48c:	20000a6c 	.word	0x20000a6c
     490:	20000a70 	.word	0x20000a70
     494:	000046f9 	.word	0x000046f9
     498:	00008d4c 	.word	0x00008d4c
     49c:	00008d5c 	.word	0x00008d5c
     4a0:	00007b2d 	.word	0x00007b2d
     4a4:	00008d70 	.word	0x00008d70
     4a8:	00007c49 	.word	0x00007c49
     4ac:	00007b61 	.word	0x00007b61

000004b0 <nm_bus_deinit>:
/*
*	@fn		nm_bus_deinit
*	@brief	De-initialize the bus wrapper
*/
sint8 nm_bus_deinit(void)
{
     4b0:	b530      	push	{r4, r5, lr}
     4b2:	b083      	sub	sp, #12
	config->direction  = PORT_PIN_DIR_INPUT;
     4b4:	ab01      	add	r3, sp, #4
     4b6:	2200      	movs	r2, #0
     4b8:	701a      	strb	r2, [r3, #0]
	config->powersave  = false;
     4ba:	709a      	strb	r2, [r3, #2]
	struct port_config pin_conf;
		
	port_get_config_defaults(&pin_conf);
	/* Configure control pins as input no pull up. */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
	pin_conf.input_pull = PORT_PIN_PULL_NONE;
     4bc:	705a      	strb	r2, [r3, #1]
	SercomSpi *const spi_module = &(module->hw->SPI);
     4be:	4d13      	ldr	r5, [pc, #76]	; (50c <nm_bus_deinit+0x5c>)
     4c0:	682c      	ldr	r4, [r5, #0]
	system_interrupt_disable(_sercom_get_interrupt_vector(module->hw));
     4c2:	0020      	movs	r0, r4
     4c4:	4b12      	ldr	r3, [pc, #72]	; (510 <nm_bus_deinit+0x60>)
     4c6:	4798      	blx	r3
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     4c8:	231f      	movs	r3, #31
     4ca:	4018      	ands	r0, r3
     4cc:	3b1e      	subs	r3, #30
     4ce:	4083      	lsls	r3, r0
     4d0:	2280      	movs	r2, #128	; 0x80
     4d2:	4910      	ldr	r1, [pc, #64]	; (514 <nm_bus_deinit+0x64>)
     4d4:	508b      	str	r3, [r1, r2]
	SercomSpi *const spi_module = &(module->hw->SPI);
     4d6:	682a      	ldr	r2, [r5, #0]
	return (spi_module->SYNCBUSY.reg);
     4d8:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
     4da:	2b00      	cmp	r3, #0
     4dc:	d1fc      	bne.n	4d8 <nm_bus_deinit+0x28>
	spi_module->INTENCLR.reg = SERCOM_SPI_INTENCLR_MASK;
     4de:	338f      	adds	r3, #143	; 0x8f
     4e0:	7523      	strb	r3, [r4, #20]
	spi_module->INTFLAG.reg = SERCOM_SPI_INTFLAG_MASK;
     4e2:	7623      	strb	r3, [r4, #24]
	spi_module->CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
     4e4:	6823      	ldr	r3, [r4, #0]
     4e6:	2202      	movs	r2, #2
     4e8:	4393      	bics	r3, r2
     4ea:	6023      	str	r3, [r4, #0]
	port_pin_set_config(CONF_WINC_I2C_SCL, &pin_conf);
	port_pin_set_config(CONF_WINC_I2C_SDA, &pin_conf);
#endif /* CONF_WINC_USE_I2C */
#ifdef CONF_WINC_USE_SPI
	spi_disable(&master_wifi);
	port_pin_set_config(CONF_WINC_SPI_MOSI, &pin_conf);
     4ec:	a901      	add	r1, sp, #4
     4ee:	2012      	movs	r0, #18
     4f0:	4c09      	ldr	r4, [pc, #36]	; (518 <nm_bus_deinit+0x68>)
     4f2:	47a0      	blx	r4
	port_pin_set_config(CONF_WINC_SPI_MISO, &pin_conf);
     4f4:	a901      	add	r1, sp, #4
     4f6:	2010      	movs	r0, #16
     4f8:	47a0      	blx	r4
	port_pin_set_config(CONF_WINC_SPI_SCK,  &pin_conf);
     4fa:	a901      	add	r1, sp, #4
     4fc:	2013      	movs	r0, #19
     4fe:	47a0      	blx	r4
	port_pin_set_config(CONF_WINC_SPI_SS,   &pin_conf);
     500:	a901      	add	r1, sp, #4
     502:	2011      	movs	r0, #17
     504:	47a0      	blx	r4
	//port_pin_set_output_level(CONF_WINC_SPI_MISO, false);
	//port_pin_set_output_level(CONF_WINC_SPI_SCK,  false);
	//port_pin_set_output_level(CONF_WINC_SPI_SS,   false);
#endif /* CONF_WINC_USE_SPI */
	return result;
}
     506:	2000      	movs	r0, #0
     508:	b003      	add	sp, #12
     50a:	bd30      	pop	{r4, r5, pc}
     50c:	20000a70 	.word	0x20000a70
     510:	00004491 	.word	0x00004491
     514:	e000e100 	.word	0xe000e100
     518:	000040b9 	.word	0x000040b9

0000051c <m2m_memcpy>:
 */
#include "common/include/nm_common.h"

void m2m_memcpy(uint8* pDst,uint8* pSrc,uint32 sz)
{
	if(sz == 0) return;
     51c:	2a00      	cmp	r2, #0
     51e:	d006      	beq.n	52e <m2m_memcpy+0x12>
     520:	1882      	adds	r2, r0, r2
	do
	{
		*pDst = *pSrc;
     522:	780b      	ldrb	r3, [r1, #0]
     524:	7003      	strb	r3, [r0, #0]
		pDst++;
     526:	3001      	adds	r0, #1
		pSrc++;
     528:	3101      	adds	r1, #1
	}while(--sz);
     52a:	4290      	cmp	r0, r2
     52c:	d1f9      	bne.n	522 <m2m_memcpy+0x6>
}
     52e:	4770      	bx	lr

00000530 <m2m_memset>:
	return cs;
}

void m2m_memset(uint8* pBuf,uint8 val,uint32 sz)
{
	if(sz == 0) return;
     530:	2a00      	cmp	r2, #0
     532:	d004      	beq.n	53e <m2m_memset+0xe>
     534:	1882      	adds	r2, r0, r2
	do
	{
		*pBuf = val;
     536:	7001      	strb	r1, [r0, #0]
		pBuf++;
     538:	3001      	adds	r0, #1
	}while(--sz);
     53a:	4290      	cmp	r0, r2
     53c:	d1fb      	bne.n	536 <m2m_memset+0x6>
}
     53e:	4770      	bx	lr

00000540 <m2m_strlen>:

uint16 m2m_strlen(uint8 * pcStr)
{
     540:	0003      	movs	r3, r0
	uint16	u16StrLen = 0;
	while(*pcStr)
     542:	7802      	ldrb	r2, [r0, #0]
     544:	2a00      	cmp	r2, #0
     546:	d007      	beq.n	558 <m2m_strlen+0x18>
     548:	2000      	movs	r0, #0
	{
		u16StrLen ++;
     54a:	3001      	adds	r0, #1
     54c:	b280      	uxth	r0, r0
		pcStr++;
     54e:	3301      	adds	r3, #1
	while(*pcStr)
     550:	781a      	ldrb	r2, [r3, #0]
     552:	2a00      	cmp	r2, #0
     554:	d1f9      	bne.n	54a <m2m_strlen+0xa>
	}
	return u16StrLen;
}
     556:	4770      	bx	lr
	uint16	u16StrLen = 0;
     558:	2000      	movs	r0, #0
     55a:	e7fc      	b.n	556 <m2m_strlen+0x16>

0000055c <isr>:

volatile tstrHifContext gstrHifCxt;

static void isr(void)
{
	gstrHifCxt.u8Interrupt++;
     55c:	4a02      	ldr	r2, [pc, #8]	; (568 <isr+0xc>)
     55e:	78d3      	ldrb	r3, [r2, #3]
     560:	3301      	adds	r3, #1
     562:	b2db      	uxtb	r3, r3
     564:	70d3      	strb	r3, [r2, #3]
#ifdef NM_LEVEL_INTERRUPT
	nm_bsp_interrupt_ctrl(0);
#endif
}
     566:	4770      	bx	lr
     568:	20000aac 	.word	0x20000aac

0000056c <m2m_hif_cb>:
*/
static void m2m_hif_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{


}
     56c:	4770      	bx	lr
	...

00000570 <hif_set_rx_done>:
{
     570:	b500      	push	{lr}
     572:	b083      	sub	sp, #12
	gstrHifCxt.u8HifRXDone = 0;
     574:	2200      	movs	r2, #0
     576:	4b0a      	ldr	r3, [pc, #40]	; (5a0 <hif_set_rx_done+0x30>)
     578:	709a      	strb	r2, [r3, #2]
	nm_bsp_interrupt_ctrl(1);
     57a:	2001      	movs	r0, #1
     57c:	4b09      	ldr	r3, [pc, #36]	; (5a4 <hif_set_rx_done+0x34>)
     57e:	4798      	blx	r3
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
     580:	a901      	add	r1, sp, #4
     582:	4809      	ldr	r0, [pc, #36]	; (5a8 <hif_set_rx_done+0x38>)
     584:	4b09      	ldr	r3, [pc, #36]	; (5ac <hif_set_rx_done+0x3c>)
     586:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
     588:	2800      	cmp	r0, #0
     58a:	d001      	beq.n	590 <hif_set_rx_done+0x20>
}
     58c:	b003      	add	sp, #12
     58e:	bd00      	pop	{pc}
	reg |= NBIT1;
     590:	2102      	movs	r1, #2
     592:	9b01      	ldr	r3, [sp, #4]
     594:	4319      	orrs	r1, r3
     596:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
     598:	4803      	ldr	r0, [pc, #12]	; (5a8 <hif_set_rx_done+0x38>)
     59a:	4b05      	ldr	r3, [pc, #20]	; (5b0 <hif_set_rx_done+0x40>)
     59c:	4798      	blx	r3
     59e:	e7f5      	b.n	58c <hif_set_rx_done+0x1c>
     5a0:	20000aac 	.word	0x20000aac
     5a4:	0000023d 	.word	0x0000023d
     5a8:	00001070 	.word	0x00001070
     5ac:	0000197d 	.word	0x0000197d
     5b0:	00001989 	.word	0x00001989

000005b4 <hif_chip_wake>:
*	@brief	To Wakeup the chip.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_wake(void)
{
     5b4:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;
	
	if(gstrHifCxt.u8HifRXDone)
     5b6:	4b0c      	ldr	r3, [pc, #48]	; (5e8 <hif_chip_wake+0x34>)
     5b8:	789b      	ldrb	r3, [r3, #2]
	{
		/*chip already wake for the rx not done no need to send wake request*/
		return ret;
     5ba:	2000      	movs	r0, #0
	if(gstrHifCxt.u8HifRXDone)
     5bc:	2b00      	cmp	r3, #0
     5be:	d10d      	bne.n	5dc <hif_chip_wake+0x28>
	}
	if(gstrHifCxt.u8ChipSleep == 0)
     5c0:	4b09      	ldr	r3, [pc, #36]	; (5e8 <hif_chip_wake+0x34>)
     5c2:	785b      	ldrb	r3, [r3, #1]
     5c4:	2b00      	cmp	r3, #0
     5c6:	d103      	bne.n	5d0 <hif_chip_wake+0x1c>
	{
		if(gstrHifCxt.u8ChipMode != M2M_NO_PS)
     5c8:	4b07      	ldr	r3, [pc, #28]	; (5e8 <hif_chip_wake+0x34>)
     5ca:	781b      	ldrb	r3, [r3, #0]
     5cc:	2b00      	cmp	r3, #0
     5ce:	d106      	bne.n	5de <hif_chip_wake+0x2a>
			if(ret != M2M_SUCCESS)goto ERR1;
		}
		else;
	}
	
	gstrHifCxt.u8ChipSleep++;
     5d0:	4a05      	ldr	r2, [pc, #20]	; (5e8 <hif_chip_wake+0x34>)
     5d2:	7853      	ldrb	r3, [r2, #1]
     5d4:	3301      	adds	r3, #1
     5d6:	b2db      	uxtb	r3, r3
     5d8:	7053      	strb	r3, [r2, #1]
     5da:	2000      	movs	r0, #0
ERR1:
	return ret;
}
     5dc:	bd10      	pop	{r4, pc}
			ret = chip_wake();
     5de:	4b03      	ldr	r3, [pc, #12]	; (5ec <hif_chip_wake+0x38>)
     5e0:	4798      	blx	r3
			if(ret != M2M_SUCCESS)goto ERR1;
     5e2:	2800      	cmp	r0, #0
     5e4:	d0f4      	beq.n	5d0 <hif_chip_wake+0x1c>
     5e6:	e7f9      	b.n	5dc <hif_chip_wake+0x28>
     5e8:	20000aac 	.word	0x20000aac
     5ec:	00001665 	.word	0x00001665

000005f0 <hif_chip_sleep_sc>:
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_sleep_sc(void)
{
	if(gstrHifCxt.u8ChipSleep >= 1)
     5f0:	4b05      	ldr	r3, [pc, #20]	; (608 <hif_chip_sleep_sc+0x18>)
     5f2:	785b      	ldrb	r3, [r3, #1]
     5f4:	2b00      	cmp	r3, #0
     5f6:	d004      	beq.n	602 <hif_chip_sleep_sc+0x12>
	{
		gstrHifCxt.u8ChipSleep--;
     5f8:	4a03      	ldr	r2, [pc, #12]	; (608 <hif_chip_sleep_sc+0x18>)
     5fa:	7853      	ldrb	r3, [r2, #1]
     5fc:	3b01      	subs	r3, #1
     5fe:	b2db      	uxtb	r3, r3
     600:	7053      	strb	r3, [r2, #1]
	}
	return M2M_SUCCESS;
}
     602:	2000      	movs	r0, #0
     604:	4770      	bx	lr
     606:	46c0      	nop			; (mov r8, r8)
     608:	20000aac 	.word	0x20000aac

0000060c <hif_chip_sleep>:
*	@brief	To make the chip sleep.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_sleep(void)
{
     60c:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;

	if(gstrHifCxt.u8ChipSleep >= 1)
     60e:	4b0b      	ldr	r3, [pc, #44]	; (63c <hif_chip_sleep+0x30>)
     610:	785b      	ldrb	r3, [r3, #1]
     612:	2b00      	cmp	r3, #0
     614:	d004      	beq.n	620 <hif_chip_sleep+0x14>
	{
		gstrHifCxt.u8ChipSleep--;
     616:	4a09      	ldr	r2, [pc, #36]	; (63c <hif_chip_sleep+0x30>)
     618:	7853      	ldrb	r3, [r2, #1]
     61a:	3b01      	subs	r3, #1
     61c:	b2db      	uxtb	r3, r3
     61e:	7053      	strb	r3, [r2, #1]
	}
	
	if(gstrHifCxt.u8ChipSleep == 0)
     620:	4b06      	ldr	r3, [pc, #24]	; (63c <hif_chip_sleep+0x30>)
     622:	785b      	ldrb	r3, [r3, #1]
	sint8 ret = M2M_SUCCESS;
     624:	2000      	movs	r0, #0
	if(gstrHifCxt.u8ChipSleep == 0)
     626:	2b00      	cmp	r3, #0
     628:	d103      	bne.n	632 <hif_chip_sleep+0x26>
	{
		if(gstrHifCxt.u8ChipMode != M2M_NO_PS)
     62a:	4b04      	ldr	r3, [pc, #16]	; (63c <hif_chip_sleep+0x30>)
     62c:	781b      	ldrb	r3, [r3, #0]
     62e:	2b00      	cmp	r3, #0
     630:	d100      	bne.n	634 <hif_chip_sleep+0x28>
		}
		else;
	}
ERR1:
	return ret;
}
     632:	bd10      	pop	{r4, pc}
			ret = chip_sleep();
     634:	4b02      	ldr	r3, [pc, #8]	; (640 <hif_chip_sleep+0x34>)
     636:	4798      	blx	r3
     638:	e7fb      	b.n	632 <hif_chip_sleep+0x26>
     63a:	46c0      	nop			; (mov r8, r8)
     63c:	20000aac 	.word	0x20000aac
     640:	000015fd 	.word	0x000015fd

00000644 <hif_send>:
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_send(uint8 u8Gid,uint8 u8Opcode,uint8 *pu8CtrlBuf,uint16 u16CtrlBufSize,
			   uint8 *pu8DataBuf,uint16 u16DataSize, uint16 u16DataOffset)
{
     644:	b5f0      	push	{r4, r5, r6, r7, lr}
     646:	46de      	mov	lr, fp
     648:	4657      	mov	r7, sl
     64a:	b580      	push	{r7, lr}
     64c:	b089      	sub	sp, #36	; 0x24
     64e:	4683      	mov	fp, r0
     650:	468a      	mov	sl, r1
     652:	9201      	str	r2, [sp, #4]
     654:	9300      	str	r3, [sp, #0]
     656:	ab10      	add	r3, sp, #64	; 0x40
     658:	cb80      	ldmia	r3!, {r7}
     65a:	881e      	ldrh	r6, [r3, #0]
     65c:	ab12      	add	r3, sp, #72	; 0x48
     65e:	881d      	ldrh	r5, [r3, #0]
	sint8 ret = M2M_ERR_SEND;
	volatile tstrHifHdr	strHif;

	strHif.u8Opcode		= u8Opcode&(~NBIT7);
     660:	227f      	movs	r2, #127	; 0x7f
     662:	400a      	ands	r2, r1
     664:	ab07      	add	r3, sp, #28
     666:	705a      	strb	r2, [r3, #1]
	strHif.u8Gid		= u8Gid;
     668:	7018      	strb	r0, [r3, #0]
	strHif.u16Length	= M2M_HIF_HDR_OFFSET;
     66a:	2208      	movs	r2, #8
     66c:	805a      	strh	r2, [r3, #2]
	
	if(pu8DataBuf != NULL)
     66e:	2f00      	cmp	r7, #0
     670:	d03d      	beq.n	6ee <hif_send+0xaa>
	{
		strHif.u16Length += u16DataOffset + u16DataSize;
     672:	885a      	ldrh	r2, [r3, #2]
     674:	1992      	adds	r2, r2, r6
     676:	18aa      	adds	r2, r5, r2
     678:	b292      	uxth	r2, r2
     67a:	805a      	strh	r2, [r3, #2]
	else
	{
		strHif.u16Length += u16CtrlBufSize;
	}
	
	ret = hif_chip_wake();
     67c:	4b69      	ldr	r3, [pc, #420]	; (824 <hif_send+0x1e0>)
     67e:	4798      	blx	r3
     680:	1e04      	subs	r4, r0, #0
	
	if(ret == M2M_SUCCESS)
     682:	d000      	beq.n	686 <hif_send+0x42>
     684:	e0c1      	b.n	80a <hif_send+0x1c6>
	{
		volatile uint32 reg, dma_addr = 0;
     686:	2300      	movs	r3, #0
     688:	9305      	str	r3, [sp, #20]
		volatile uint16 cnt = 0;
     68a:	aa02      	add	r2, sp, #8
     68c:	80d3      	strh	r3, [r2, #6]
//#define OPTIMIZE_BUS 
/*please define in firmware also*/
#ifndef OPTIMIZE_BUS
		reg = 0UL;
     68e:	9304      	str	r3, [sp, #16]
		reg |= (uint32)u8Gid;
     690:	9b04      	ldr	r3, [sp, #16]
     692:	465a      	mov	r2, fp
     694:	431a      	orrs	r2, r3
     696:	9204      	str	r2, [sp, #16]
		reg |= ((uint32)u8Opcode<<8);
     698:	9a04      	ldr	r2, [sp, #16]
     69a:	4653      	mov	r3, sl
     69c:	021b      	lsls	r3, r3, #8
     69e:	4313      	orrs	r3, r2
     6a0:	9304      	str	r3, [sp, #16]
		reg |= ((uint32)strHif.u16Length<<16);
     6a2:	ab07      	add	r3, sp, #28
     6a4:	885b      	ldrh	r3, [r3, #2]
     6a6:	9a04      	ldr	r2, [sp, #16]
     6a8:	041b      	lsls	r3, r3, #16
     6aa:	4313      	orrs	r3, r2
     6ac:	9304      	str	r3, [sp, #16]
		ret = nm_write_reg(NMI_STATE_REG,reg);	//
     6ae:	9904      	ldr	r1, [sp, #16]
     6b0:	485d      	ldr	r0, [pc, #372]	; (828 <hif_send+0x1e4>)
     6b2:	4b5e      	ldr	r3, [pc, #376]	; (82c <hif_send+0x1e8>)
     6b4:	4798      	blx	r3
     6b6:	1e04      	subs	r4, r0, #0
		if(M2M_SUCCESS != ret) goto ERR1;
     6b8:	d157      	bne.n	76a <hif_send+0x126>

		reg = 0UL;
     6ba:	2300      	movs	r3, #0
     6bc:	9304      	str	r3, [sp, #16]
		reg |= NBIT1;
     6be:	9b04      	ldr	r3, [sp, #16]
     6c0:	2202      	movs	r2, #2
     6c2:	4313      	orrs	r3, r2
     6c4:	9304      	str	r3, [sp, #16]
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
     6c6:	9904      	ldr	r1, [sp, #16]
     6c8:	4859      	ldr	r0, [pc, #356]	; (830 <hif_send+0x1ec>)
     6ca:	4b58      	ldr	r3, [pc, #352]	; (82c <hif_send+0x1e8>)
     6cc:	4798      	blx	r3
     6ce:	1e04      	subs	r4, r0, #0
		if(M2M_SUCCESS != ret) goto ERR1;
     6d0:	d14b      	bne.n	76a <hif_send+0x126>
		reg |= (u8Gid == M2M_REQ_GROUP_IP) ? (NBIT3):(0); /*IP = 1 or non IP*/
		reg |= ((uint32)strHif.u16Length << 4); /*length of pkt max = 4096*/
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
		if(M2M_SUCCESS != ret) goto ERR1;
#endif
		dma_addr = 0;
     6d2:	2200      	movs	r2, #0
     6d4:	9205      	str	r2, [sp, #20]
		
		for(cnt = 0; cnt < 1000; cnt ++)
     6d6:	ab02      	add	r3, sp, #8
     6d8:	80da      	strh	r2, [r3, #6]
     6da:	3306      	adds	r3, #6
     6dc:	881b      	ldrh	r3, [r3, #0]
     6de:	b29b      	uxth	r3, r3
     6e0:	4a54      	ldr	r2, [pc, #336]	; (834 <hif_send+0x1f0>)
     6e2:	4293      	cmp	r3, r2
     6e4:	d849      	bhi.n	77a <hif_send+0x136>
		{
			ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_2,(uint32 *)&reg);
     6e6:	4c54      	ldr	r4, [pc, #336]	; (838 <hif_send+0x1f4>)
			{
				if(cnt < 501) 
				{
					M2M_INFO("Slowing down...\n");
				}
				nm_bsp_sleep(1);
     6e8:	4b54      	ldr	r3, [pc, #336]	; (83c <hif_send+0x1f8>)
     6ea:	469a      	mov	sl, r3
     6ec:	e017      	b.n	71e <hif_send+0xda>
		strHif.u16Length += u16CtrlBufSize;
     6ee:	ab07      	add	r3, sp, #28
     6f0:	885a      	ldrh	r2, [r3, #2]
     6f2:	9900      	ldr	r1, [sp, #0]
     6f4:	468c      	mov	ip, r1
     6f6:	4462      	add	r2, ip
     6f8:	b292      	uxth	r2, r2
     6fa:	805a      	strh	r2, [r3, #2]
     6fc:	e7be      	b.n	67c <hif_send+0x38>
				nm_bsp_sleep(1);
     6fe:	2001      	movs	r0, #1
     700:	47d0      	blx	sl
			}
			if(!(reg & NBIT1))
     702:	9b04      	ldr	r3, [sp, #16]
     704:	079b      	lsls	r3, r3, #30
     706:	d528      	bpl.n	75a <hif_send+0x116>
		for(cnt = 0; cnt < 1000; cnt ++)
     708:	ab02      	add	r3, sp, #8
     70a:	88da      	ldrh	r2, [r3, #6]
     70c:	3201      	adds	r2, #1
     70e:	b292      	uxth	r2, r2
     710:	80da      	strh	r2, [r3, #6]
     712:	3306      	adds	r3, #6
     714:	881b      	ldrh	r3, [r3, #0]
     716:	b29b      	uxth	r3, r3
     718:	4a46      	ldr	r2, [pc, #280]	; (834 <hif_send+0x1f0>)
     71a:	4293      	cmp	r3, r2
     71c:	d82d      	bhi.n	77a <hif_send+0x136>
			ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_2,(uint32 *)&reg);
     71e:	a904      	add	r1, sp, #16
     720:	4843      	ldr	r0, [pc, #268]	; (830 <hif_send+0x1ec>)
     722:	47a0      	blx	r4
			if(ret != M2M_SUCCESS) break;
     724:	2800      	cmp	r0, #0
     726:	d128      	bne.n	77a <hif_send+0x136>
			if(cnt >= 500) 
     728:	ab02      	add	r3, sp, #8
     72a:	3306      	adds	r3, #6
     72c:	881b      	ldrh	r3, [r3, #0]
     72e:	b29b      	uxth	r3, r3
     730:	22f4      	movs	r2, #244	; 0xf4
     732:	32ff      	adds	r2, #255	; 0xff
     734:	4293      	cmp	r3, r2
     736:	d9e4      	bls.n	702 <hif_send+0xbe>
				if(cnt < 501) 
     738:	ab02      	add	r3, sp, #8
     73a:	3306      	adds	r3, #6
     73c:	881b      	ldrh	r3, [r3, #0]
     73e:	b29b      	uxth	r3, r3
     740:	3201      	adds	r2, #1
     742:	4293      	cmp	r3, r2
     744:	d8db      	bhi.n	6fe <hif_send+0xba>
					M2M_INFO("Slowing down...\n");
     746:	483e      	ldr	r0, [pc, #248]	; (840 <hif_send+0x1fc>)
     748:	4b3e      	ldr	r3, [pc, #248]	; (844 <hif_send+0x200>)
     74a:	4798      	blx	r3
     74c:	483e      	ldr	r0, [pc, #248]	; (848 <hif_send+0x204>)
     74e:	4b3f      	ldr	r3, [pc, #252]	; (84c <hif_send+0x208>)
     750:	4798      	blx	r3
     752:	200d      	movs	r0, #13
     754:	4b3e      	ldr	r3, [pc, #248]	; (850 <hif_send+0x20c>)
     756:	4798      	blx	r3
     758:	e7d1      	b.n	6fe <hif_send+0xba>
			{
				ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_4,(uint32 *)&dma_addr);
     75a:	a905      	add	r1, sp, #20
     75c:	483d      	ldr	r0, [pc, #244]	; (854 <hif_send+0x210>)
     75e:	4b36      	ldr	r3, [pc, #216]	; (838 <hif_send+0x1f4>)
     760:	4798      	blx	r3
     762:	1e04      	subs	r4, r0, #0
				if(ret != M2M_SUCCESS) 
     764:	d009      	beq.n	77a <hif_send+0x136>
				{
					/*in case of read error clear the DMA address and return error*/
					dma_addr = 0;
     766:	2300      	movs	r3, #0
     768:	9305      	str	r3, [sp, #20]
	/*actual sleep ret = M2M_SUCCESS*/
 	ret = hif_chip_sleep();
	return ret;
ERR1:
	/*reset the count but no actual sleep as it already bus error*/
	hif_chip_sleep_sc();
     76a:	4b3b      	ldr	r3, [pc, #236]	; (858 <hif_send+0x214>)
     76c:	4798      	blx	r3
ERR2:
	/*logical error*/
	return ret;
}
     76e:	0020      	movs	r0, r4
     770:	b009      	add	sp, #36	; 0x24
     772:	bc0c      	pop	{r2, r3}
     774:	4692      	mov	sl, r2
     776:	469b      	mov	fp, r3
     778:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if(dma_addr != 0)
     77a:	9b05      	ldr	r3, [sp, #20]
     77c:	2b00      	cmp	r3, #0
     77e:	d03f      	beq.n	800 <hif_send+0x1bc>
			u32CurrAddr = dma_addr;
     780:	9b05      	ldr	r3, [sp, #20]
     782:	9306      	str	r3, [sp, #24]
			strHif.u16Length=NM_BSP_B_L_16(strHif.u16Length);
     784:	a907      	add	r1, sp, #28
     786:	884b      	ldrh	r3, [r1, #2]
     788:	b29b      	uxth	r3, r3
     78a:	804b      	strh	r3, [r1, #2]
			ret = nm_write_block(u32CurrAddr, (uint8*)&strHif, M2M_HIF_HDR_OFFSET);
     78c:	9806      	ldr	r0, [sp, #24]
     78e:	2208      	movs	r2, #8
     790:	4b32      	ldr	r3, [pc, #200]	; (85c <hif_send+0x218>)
     792:	4798      	blx	r3
     794:	1e04      	subs	r4, r0, #0
			if(M2M_SUCCESS != ret) goto ERR1;
     796:	d1e8      	bne.n	76a <hif_send+0x126>
			u32CurrAddr += M2M_HIF_HDR_OFFSET;
     798:	9b06      	ldr	r3, [sp, #24]
     79a:	3308      	adds	r3, #8
     79c:	9306      	str	r3, [sp, #24]
			if(pu8CtrlBuf != NULL)
     79e:	9b01      	ldr	r3, [sp, #4]
     7a0:	2b00      	cmp	r3, #0
     7a2:	d00b      	beq.n	7bc <hif_send+0x178>
				ret = nm_write_block(u32CurrAddr, pu8CtrlBuf, u16CtrlBufSize);
     7a4:	9806      	ldr	r0, [sp, #24]
     7a6:	9a00      	ldr	r2, [sp, #0]
     7a8:	0019      	movs	r1, r3
     7aa:	4b2c      	ldr	r3, [pc, #176]	; (85c <hif_send+0x218>)
     7ac:	4798      	blx	r3
     7ae:	1e04      	subs	r4, r0, #0
				if(M2M_SUCCESS != ret) goto ERR1;
     7b0:	d1db      	bne.n	76a <hif_send+0x126>
				u32CurrAddr += u16CtrlBufSize;
     7b2:	9b06      	ldr	r3, [sp, #24]
     7b4:	9a00      	ldr	r2, [sp, #0]
     7b6:	4694      	mov	ip, r2
     7b8:	4463      	add	r3, ip
     7ba:	9306      	str	r3, [sp, #24]
			if(pu8DataBuf != NULL)
     7bc:	2f00      	cmp	r7, #0
     7be:	d00e      	beq.n	7de <hif_send+0x19a>
				u32CurrAddr += (u16DataOffset - u16CtrlBufSize);
     7c0:	9b06      	ldr	r3, [sp, #24]
     7c2:	9a00      	ldr	r2, [sp, #0]
     7c4:	1aad      	subs	r5, r5, r2
     7c6:	18ed      	adds	r5, r5, r3
     7c8:	9506      	str	r5, [sp, #24]
				ret = nm_write_block(u32CurrAddr, pu8DataBuf, u16DataSize);
     7ca:	9806      	ldr	r0, [sp, #24]
     7cc:	0032      	movs	r2, r6
     7ce:	0039      	movs	r1, r7
     7d0:	4b22      	ldr	r3, [pc, #136]	; (85c <hif_send+0x218>)
     7d2:	4798      	blx	r3
     7d4:	1e04      	subs	r4, r0, #0
				if(M2M_SUCCESS != ret) goto ERR1;
     7d6:	d1c8      	bne.n	76a <hif_send+0x126>
				u32CurrAddr += u16DataSize;
     7d8:	9b06      	ldr	r3, [sp, #24]
     7da:	18f3      	adds	r3, r6, r3
     7dc:	9306      	str	r3, [sp, #24]
			reg = dma_addr << 2;
     7de:	9b05      	ldr	r3, [sp, #20]
     7e0:	009b      	lsls	r3, r3, #2
     7e2:	9304      	str	r3, [sp, #16]
			reg |= NBIT1;
     7e4:	9b04      	ldr	r3, [sp, #16]
     7e6:	2202      	movs	r2, #2
     7e8:	4313      	orrs	r3, r2
     7ea:	9304      	str	r3, [sp, #16]
			ret = nm_write_reg(WIFI_HOST_RCV_CTRL_3, reg);
     7ec:	9904      	ldr	r1, [sp, #16]
     7ee:	481c      	ldr	r0, [pc, #112]	; (860 <hif_send+0x21c>)
     7f0:	4b0e      	ldr	r3, [pc, #56]	; (82c <hif_send+0x1e8>)
     7f2:	4798      	blx	r3
     7f4:	1e04      	subs	r4, r0, #0
			if(M2M_SUCCESS != ret) goto ERR1;
     7f6:	d1b8      	bne.n	76a <hif_send+0x126>
 	ret = hif_chip_sleep();
     7f8:	4b1a      	ldr	r3, [pc, #104]	; (864 <hif_send+0x220>)
     7fa:	4798      	blx	r3
     7fc:	0004      	movs	r4, r0
	return ret;
     7fe:	e7b6      	b.n	76e <hif_send+0x12a>
			ret = hif_chip_sleep();
     800:	4b18      	ldr	r3, [pc, #96]	; (864 <hif_send+0x220>)
     802:	4798      	blx	r3
			ret = M2M_ERR_MEM_ALLOC;
     804:	2403      	movs	r4, #3
     806:	4264      	negs	r4, r4
			goto ERR2;
     808:	e7b1      	b.n	76e <hif_send+0x12a>
		M2M_ERR("(HIF)Fail to wakup the chip\n");
     80a:	229a      	movs	r2, #154	; 0x9a
     80c:	32ff      	adds	r2, #255	; 0xff
     80e:	4916      	ldr	r1, [pc, #88]	; (868 <hif_send+0x224>)
     810:	4816      	ldr	r0, [pc, #88]	; (86c <hif_send+0x228>)
     812:	4b0c      	ldr	r3, [pc, #48]	; (844 <hif_send+0x200>)
     814:	4798      	blx	r3
     816:	4816      	ldr	r0, [pc, #88]	; (870 <hif_send+0x22c>)
     818:	4b0c      	ldr	r3, [pc, #48]	; (84c <hif_send+0x208>)
     81a:	4798      	blx	r3
     81c:	200d      	movs	r0, #13
     81e:	4b0c      	ldr	r3, [pc, #48]	; (850 <hif_send+0x20c>)
     820:	4798      	blx	r3
		goto ERR2;
     822:	e7a4      	b.n	76e <hif_send+0x12a>
     824:	000005b5 	.word	0x000005b5
     828:	0000108c 	.word	0x0000108c
     82c:	00001989 	.word	0x00001989
     830:	00001078 	.word	0x00001078
     834:	000003e7 	.word	0x000003e7
     838:	0000197d 	.word	0x0000197d
     83c:	00000129 	.word	0x00000129
     840:	0000908c 	.word	0x0000908c
     844:	00007b2d 	.word	0x00007b2d
     848:	00009098 	.word	0x00009098
     84c:	00007c49 	.word	0x00007c49
     850:	00007b61 	.word	0x00007b61
     854:	00150400 	.word	0x00150400
     858:	000005f1 	.word	0x000005f1
     85c:	000019fd 	.word	0x000019fd
     860:	0000106c 	.word	0x0000106c
     864:	0000060d 	.word	0x0000060d
     868:	00008da4 	.word	0x00008da4
     86c:	00008d5c 	.word	0x00008d5c
     870:	000090a8 	.word	0x000090a8

00000874 <hif_handle_isr>:
*	@brief	Handle interrupt received from NMC1500 firmware.
*   @return     The function SHALL return 0 for success and a negative value otherwise.
*/

sint8 hif_handle_isr(void)
{
     874:	b5f0      	push	{r4, r5, r6, r7, lr}
     876:	46ce      	mov	lr, r9
     878:	4647      	mov	r7, r8
     87a:	b580      	push	{r7, lr}
     87c:	b087      	sub	sp, #28
	sint8 ret = M2M_SUCCESS;
	
	while(gstrHifCxt.u8Interrupt) 
     87e:	4bcf      	ldr	r3, [pc, #828]	; (bbc <hif_handle_isr+0x348>)
     880:	4698      	mov	r8, r3
	{
		/*must be at that place because of the race of interrupt increment and that decrement*/
		/*when the interrupt enabled*/
		gstrHifCxt.u8Interrupt--;
     882:	4699      	mov	r9, r3
	while(gstrHifCxt.u8Interrupt) 
     884:	e081      	b.n	98a <hif_handle_isr+0x116>
				gstrHifCxt.u32RxAddr = address;
     886:	4bcd      	ldr	r3, [pc, #820]	; (bbc <hif_handle_isr+0x348>)
     888:	9a05      	ldr	r2, [sp, #20]
     88a:	605a      	str	r2, [r3, #4]
				gstrHifCxt.u32RxSize = size;
     88c:	609d      	str	r5, [r3, #8]
				ret = nm_read_block(address, (uint8*)&strHif, sizeof(tstrHifHdr));
     88e:	af04      	add	r7, sp, #16
     890:	2204      	movs	r2, #4
     892:	0039      	movs	r1, r7
     894:	9805      	ldr	r0, [sp, #20]
     896:	4bca      	ldr	r3, [pc, #808]	; (bc0 <hif_handle_isr+0x34c>)
     898:	4798      	blx	r3
     89a:	0004      	movs	r4, r0
				strHif.u16Length = NM_BSP_B_L_16(strHif.u16Length);
     89c:	887b      	ldrh	r3, [r7, #2]
     89e:	b29b      	uxth	r3, r3
     8a0:	807b      	strh	r3, [r7, #2]
				if(M2M_SUCCESS != ret)
     8a2:	2800      	cmp	r0, #0
     8a4:	d134      	bne.n	910 <hif_handle_isr+0x9c>
				if(strHif.u16Length != size)
     8a6:	ab04      	add	r3, sp, #16
     8a8:	885b      	ldrh	r3, [r3, #2]
     8aa:	b29b      	uxth	r3, r3
     8ac:	429d      	cmp	r5, r3
     8ae:	d004      	beq.n	8ba <hif_handle_isr+0x46>
					if((size - strHif.u16Length) > 4)
     8b0:	ab04      	add	r3, sp, #16
     8b2:	885b      	ldrh	r3, [r3, #2]
     8b4:	1aeb      	subs	r3, r5, r3
     8b6:	2b04      	cmp	r3, #4
     8b8:	dc3a      	bgt.n	930 <hif_handle_isr+0xbc>
				if(M2M_REQ_GROUP_WIFI == strHif.u8Gid)
     8ba:	ab04      	add	r3, sp, #16
     8bc:	781b      	ldrb	r3, [r3, #0]
     8be:	2b01      	cmp	r3, #1
     8c0:	d04f      	beq.n	962 <hif_handle_isr+0xee>
				else if(M2M_REQ_GROUP_IP == strHif.u8Gid)
     8c2:	ab04      	add	r3, sp, #16
     8c4:	781b      	ldrb	r3, [r3, #0]
     8c6:	2b02      	cmp	r3, #2
     8c8:	d079      	beq.n	9be <hif_handle_isr+0x14a>
				else if(M2M_REQ_GROUP_OTA == strHif.u8Gid)
     8ca:	ab04      	add	r3, sp, #16
     8cc:	781b      	ldrb	r3, [r3, #0]
     8ce:	2b04      	cmp	r3, #4
     8d0:	d100      	bne.n	8d4 <hif_handle_isr+0x60>
     8d2:	e091      	b.n	9f8 <hif_handle_isr+0x184>
				else if(M2M_REQ_GROUP_CRYPTO == strHif.u8Gid)
     8d4:	ab04      	add	r3, sp, #16
     8d6:	781b      	ldrb	r3, [r3, #0]
     8d8:	2b06      	cmp	r3, #6
     8da:	d100      	bne.n	8de <hif_handle_isr+0x6a>
     8dc:	e0a9      	b.n	a32 <hif_handle_isr+0x1be>
				else if(M2M_REQ_GROUP_SIGMA == strHif.u8Gid)
     8de:	ab04      	add	r3, sp, #16
     8e0:	781b      	ldrb	r3, [r3, #0]
     8e2:	2b07      	cmp	r3, #7
     8e4:	d100      	bne.n	8e8 <hif_handle_isr+0x74>
     8e6:	e0c1      	b.n	a6c <hif_handle_isr+0x1f8>
				else if(M2M_REQ_GROUP_SSL == strHif.u8Gid)
     8e8:	ab04      	add	r3, sp, #16
     8ea:	781b      	ldrb	r3, [r3, #0]
     8ec:	2b05      	cmp	r3, #5
     8ee:	d100      	bne.n	8f2 <hif_handle_isr+0x7e>
     8f0:	e0d8      	b.n	aa4 <hif_handle_isr+0x230>
					M2M_ERR("(hif) invalid group ID\n");
     8f2:	2285      	movs	r2, #133	; 0x85
     8f4:	0092      	lsls	r2, r2, #2
     8f6:	49b3      	ldr	r1, [pc, #716]	; (bc4 <hif_handle_isr+0x350>)
     8f8:	48b3      	ldr	r0, [pc, #716]	; (bc8 <hif_handle_isr+0x354>)
     8fa:	4bb4      	ldr	r3, [pc, #720]	; (bcc <hif_handle_isr+0x358>)
     8fc:	4798      	blx	r3
     8fe:	48b4      	ldr	r0, [pc, #720]	; (bd0 <hif_handle_isr+0x35c>)
     900:	4bb4      	ldr	r3, [pc, #720]	; (bd4 <hif_handle_isr+0x360>)
     902:	4798      	blx	r3
     904:	200d      	movs	r0, #13
     906:	4bb4      	ldr	r3, [pc, #720]	; (bd8 <hif_handle_isr+0x364>)
     908:	4798      	blx	r3
					ret = M2M_ERR_BUS_FAIL;
     90a:	2406      	movs	r4, #6
     90c:	4264      	negs	r4, r4
     90e:	e115      	b.n	b3c <hif_handle_isr+0x2c8>
					M2M_ERR("(hif) address bus fail\n");
     910:	22eb      	movs	r2, #235	; 0xeb
     912:	0052      	lsls	r2, r2, #1
     914:	49ab      	ldr	r1, [pc, #684]	; (bc4 <hif_handle_isr+0x350>)
     916:	48ac      	ldr	r0, [pc, #688]	; (bc8 <hif_handle_isr+0x354>)
     918:	4bac      	ldr	r3, [pc, #688]	; (bcc <hif_handle_isr+0x358>)
     91a:	4798      	blx	r3
     91c:	48af      	ldr	r0, [pc, #700]	; (bdc <hif_handle_isr+0x368>)
     91e:	4bad      	ldr	r3, [pc, #692]	; (bd4 <hif_handle_isr+0x360>)
     920:	4798      	blx	r3
     922:	200d      	movs	r0, #13
     924:	4bac      	ldr	r3, [pc, #688]	; (bd8 <hif_handle_isr+0x364>)
     926:	4798      	blx	r3
					nm_bsp_interrupt_ctrl(1);
     928:	2001      	movs	r0, #1
     92a:	4bad      	ldr	r3, [pc, #692]	; (be0 <hif_handle_isr+0x36c>)
     92c:	4798      	blx	r3
     92e:	e105      	b.n	b3c <hif_handle_isr+0x2c8>
						M2M_ERR("(hif) Corrupted packet Size = %u <L = %u, G = %u, OP = %02X>\n",
     930:	22e0      	movs	r2, #224	; 0xe0
     932:	32ff      	adds	r2, #255	; 0xff
     934:	49a3      	ldr	r1, [pc, #652]	; (bc4 <hif_handle_isr+0x350>)
     936:	48a4      	ldr	r0, [pc, #656]	; (bc8 <hif_handle_isr+0x354>)
     938:	4ca4      	ldr	r4, [pc, #656]	; (bcc <hif_handle_isr+0x358>)
     93a:	47a0      	blx	r4
     93c:	a904      	add	r1, sp, #16
     93e:	884a      	ldrh	r2, [r1, #2]
     940:	b292      	uxth	r2, r2
     942:	780b      	ldrb	r3, [r1, #0]
     944:	b2db      	uxtb	r3, r3
     946:	7849      	ldrb	r1, [r1, #1]
     948:	9100      	str	r1, [sp, #0]
     94a:	0029      	movs	r1, r5
     94c:	48a5      	ldr	r0, [pc, #660]	; (be4 <hif_handle_isr+0x370>)
     94e:	47a0      	blx	r4
     950:	200d      	movs	r0, #13
     952:	4ba1      	ldr	r3, [pc, #644]	; (bd8 <hif_handle_isr+0x364>)
     954:	4798      	blx	r3
						nm_bsp_interrupt_ctrl(1);
     956:	2001      	movs	r0, #1
     958:	4ba1      	ldr	r3, [pc, #644]	; (be0 <hif_handle_isr+0x36c>)
     95a:	4798      	blx	r3
						ret = M2M_ERR_BUS_FAIL;
     95c:	2406      	movs	r4, #6
     95e:	4264      	negs	r4, r4
     960:	e0ec      	b.n	b3c <hif_handle_isr+0x2c8>
					if(gstrHifCxt.pfWifiCb)
     962:	4b96      	ldr	r3, [pc, #600]	; (bbc <hif_handle_isr+0x348>)
     964:	68db      	ldr	r3, [r3, #12]
     966:	2b00      	cmp	r3, #0
     968:	d01c      	beq.n	9a4 <hif_handle_isr+0x130>
						gstrHifCxt.pfWifiCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
     96a:	4b94      	ldr	r3, [pc, #592]	; (bbc <hif_handle_isr+0x348>)
     96c:	68db      	ldr	r3, [r3, #12]
     96e:	aa04      	add	r2, sp, #16
     970:	7850      	ldrb	r0, [r2, #1]
     972:	b2c0      	uxtb	r0, r0
     974:	8851      	ldrh	r1, [r2, #2]
     976:	9a05      	ldr	r2, [sp, #20]
     978:	3208      	adds	r2, #8
     97a:	3908      	subs	r1, #8
     97c:	b289      	uxth	r1, r1
     97e:	4798      	blx	r3
				if(gstrHifCxt.u8HifRXDone)
     980:	4b8e      	ldr	r3, [pc, #568]	; (bbc <hif_handle_isr+0x348>)
     982:	789b      	ldrb	r3, [r3, #2]
     984:	2b00      	cmp	r3, #0
     986:	d000      	beq.n	98a <hif_handle_isr+0x116>
     988:	e09d      	b.n	ac6 <hif_handle_isr+0x252>
	while(gstrHifCxt.u8Interrupt) 
     98a:	4643      	mov	r3, r8
     98c:	78db      	ldrb	r3, [r3, #3]
     98e:	2b00      	cmp	r3, #0
     990:	d100      	bne.n	994 <hif_handle_isr+0x120>
     992:	e157      	b.n	c44 <hif_handle_isr+0x3d0>
		gstrHifCxt.u8Interrupt--;
     994:	464b      	mov	r3, r9
     996:	78db      	ldrb	r3, [r3, #3]
     998:	3b01      	subs	r3, #1
     99a:	b2db      	uxtb	r3, r3
     99c:	464a      	mov	r2, r9
     99e:	70d3      	strb	r3, [r2, #3]
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0, &reg);
     9a0:	4e91      	ldr	r6, [pc, #580]	; (be8 <hif_handle_isr+0x374>)
     9a2:	e0d6      	b.n	b52 <hif_handle_isr+0x2de>
						M2M_ERR("WIFI callback is not registered\n");
     9a4:	22ec      	movs	r2, #236	; 0xec
     9a6:	32ff      	adds	r2, #255	; 0xff
     9a8:	4986      	ldr	r1, [pc, #536]	; (bc4 <hif_handle_isr+0x350>)
     9aa:	4887      	ldr	r0, [pc, #540]	; (bc8 <hif_handle_isr+0x354>)
     9ac:	4b87      	ldr	r3, [pc, #540]	; (bcc <hif_handle_isr+0x358>)
     9ae:	4798      	blx	r3
     9b0:	488e      	ldr	r0, [pc, #568]	; (bec <hif_handle_isr+0x378>)
     9b2:	4b88      	ldr	r3, [pc, #544]	; (bd4 <hif_handle_isr+0x360>)
     9b4:	4798      	blx	r3
     9b6:	200d      	movs	r0, #13
     9b8:	4b87      	ldr	r3, [pc, #540]	; (bd8 <hif_handle_isr+0x364>)
     9ba:	4798      	blx	r3
     9bc:	e7e0      	b.n	980 <hif_handle_isr+0x10c>
					if(gstrHifCxt.pfIpCb)
     9be:	4b7f      	ldr	r3, [pc, #508]	; (bbc <hif_handle_isr+0x348>)
     9c0:	691b      	ldr	r3, [r3, #16]
     9c2:	2b00      	cmp	r3, #0
     9c4:	d00b      	beq.n	9de <hif_handle_isr+0x16a>
						gstrHifCxt.pfIpCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
     9c6:	4b7d      	ldr	r3, [pc, #500]	; (bbc <hif_handle_isr+0x348>)
     9c8:	691b      	ldr	r3, [r3, #16]
     9ca:	aa04      	add	r2, sp, #16
     9cc:	7850      	ldrb	r0, [r2, #1]
     9ce:	b2c0      	uxtb	r0, r0
     9d0:	8851      	ldrh	r1, [r2, #2]
     9d2:	9a05      	ldr	r2, [sp, #20]
     9d4:	3208      	adds	r2, #8
     9d6:	3908      	subs	r1, #8
     9d8:	b289      	uxth	r1, r1
     9da:	4798      	blx	r3
     9dc:	e7d0      	b.n	980 <hif_handle_isr+0x10c>
						M2M_ERR("Scoket callback is not registered\n");
     9de:	22f4      	movs	r2, #244	; 0xf4
     9e0:	32ff      	adds	r2, #255	; 0xff
     9e2:	4978      	ldr	r1, [pc, #480]	; (bc4 <hif_handle_isr+0x350>)
     9e4:	4878      	ldr	r0, [pc, #480]	; (bc8 <hif_handle_isr+0x354>)
     9e6:	4b79      	ldr	r3, [pc, #484]	; (bcc <hif_handle_isr+0x358>)
     9e8:	4798      	blx	r3
     9ea:	4881      	ldr	r0, [pc, #516]	; (bf0 <hif_handle_isr+0x37c>)
     9ec:	4b79      	ldr	r3, [pc, #484]	; (bd4 <hif_handle_isr+0x360>)
     9ee:	4798      	blx	r3
     9f0:	200d      	movs	r0, #13
     9f2:	4b79      	ldr	r3, [pc, #484]	; (bd8 <hif_handle_isr+0x364>)
     9f4:	4798      	blx	r3
     9f6:	e7c3      	b.n	980 <hif_handle_isr+0x10c>
					if(gstrHifCxt.pfOtaCb)
     9f8:	4b70      	ldr	r3, [pc, #448]	; (bbc <hif_handle_isr+0x348>)
     9fa:	695b      	ldr	r3, [r3, #20]
     9fc:	2b00      	cmp	r3, #0
     9fe:	d00b      	beq.n	a18 <hif_handle_isr+0x1a4>
						gstrHifCxt.pfOtaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
     a00:	4b6e      	ldr	r3, [pc, #440]	; (bbc <hif_handle_isr+0x348>)
     a02:	695b      	ldr	r3, [r3, #20]
     a04:	aa04      	add	r2, sp, #16
     a06:	7850      	ldrb	r0, [r2, #1]
     a08:	b2c0      	uxtb	r0, r0
     a0a:	8851      	ldrh	r1, [r2, #2]
     a0c:	9a05      	ldr	r2, [sp, #20]
     a0e:	3208      	adds	r2, #8
     a10:	3908      	subs	r1, #8
     a12:	b289      	uxth	r1, r1
     a14:	4798      	blx	r3
     a16:	e7b3      	b.n	980 <hif_handle_isr+0x10c>
						M2M_ERR("Ota callback is not registered\n");
     a18:	22fc      	movs	r2, #252	; 0xfc
     a1a:	32ff      	adds	r2, #255	; 0xff
     a1c:	4969      	ldr	r1, [pc, #420]	; (bc4 <hif_handle_isr+0x350>)
     a1e:	486a      	ldr	r0, [pc, #424]	; (bc8 <hif_handle_isr+0x354>)
     a20:	4b6a      	ldr	r3, [pc, #424]	; (bcc <hif_handle_isr+0x358>)
     a22:	4798      	blx	r3
     a24:	4873      	ldr	r0, [pc, #460]	; (bf4 <hif_handle_isr+0x380>)
     a26:	4b6b      	ldr	r3, [pc, #428]	; (bd4 <hif_handle_isr+0x360>)
     a28:	4798      	blx	r3
     a2a:	200d      	movs	r0, #13
     a2c:	4b6a      	ldr	r3, [pc, #424]	; (bd8 <hif_handle_isr+0x364>)
     a2e:	4798      	blx	r3
     a30:	e7a6      	b.n	980 <hif_handle_isr+0x10c>
					if(gstrHifCxt.pfCryptoCb)
     a32:	4b62      	ldr	r3, [pc, #392]	; (bbc <hif_handle_isr+0x348>)
     a34:	6a1b      	ldr	r3, [r3, #32]
     a36:	2b00      	cmp	r3, #0
     a38:	d00b      	beq.n	a52 <hif_handle_isr+0x1de>
						gstrHifCxt.pfCryptoCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
     a3a:	4b60      	ldr	r3, [pc, #384]	; (bbc <hif_handle_isr+0x348>)
     a3c:	6a1b      	ldr	r3, [r3, #32]
     a3e:	aa04      	add	r2, sp, #16
     a40:	7850      	ldrb	r0, [r2, #1]
     a42:	b2c0      	uxtb	r0, r0
     a44:	8851      	ldrh	r1, [r2, #2]
     a46:	9a05      	ldr	r2, [sp, #20]
     a48:	3208      	adds	r2, #8
     a4a:	3908      	subs	r1, #8
     a4c:	b289      	uxth	r1, r1
     a4e:	4798      	blx	r3
     a50:	e796      	b.n	980 <hif_handle_isr+0x10c>
						M2M_ERR("Crypto callback is not registered\n");
     a52:	2281      	movs	r2, #129	; 0x81
     a54:	0092      	lsls	r2, r2, #2
     a56:	495b      	ldr	r1, [pc, #364]	; (bc4 <hif_handle_isr+0x350>)
     a58:	485b      	ldr	r0, [pc, #364]	; (bc8 <hif_handle_isr+0x354>)
     a5a:	4b5c      	ldr	r3, [pc, #368]	; (bcc <hif_handle_isr+0x358>)
     a5c:	4798      	blx	r3
     a5e:	4866      	ldr	r0, [pc, #408]	; (bf8 <hif_handle_isr+0x384>)
     a60:	4b5c      	ldr	r3, [pc, #368]	; (bd4 <hif_handle_isr+0x360>)
     a62:	4798      	blx	r3
     a64:	200d      	movs	r0, #13
     a66:	4b5c      	ldr	r3, [pc, #368]	; (bd8 <hif_handle_isr+0x364>)
     a68:	4798      	blx	r3
     a6a:	e789      	b.n	980 <hif_handle_isr+0x10c>
					if(gstrHifCxt.pfSigmaCb)
     a6c:	4b53      	ldr	r3, [pc, #332]	; (bbc <hif_handle_isr+0x348>)
     a6e:	699b      	ldr	r3, [r3, #24]
     a70:	2b00      	cmp	r3, #0
     a72:	d00b      	beq.n	a8c <hif_handle_isr+0x218>
						gstrHifCxt.pfSigmaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
     a74:	4b51      	ldr	r3, [pc, #324]	; (bbc <hif_handle_isr+0x348>)
     a76:	699b      	ldr	r3, [r3, #24]
     a78:	aa04      	add	r2, sp, #16
     a7a:	7850      	ldrb	r0, [r2, #1]
     a7c:	b2c0      	uxtb	r0, r0
     a7e:	8851      	ldrh	r1, [r2, #2]
     a80:	9a05      	ldr	r2, [sp, #20]
     a82:	3208      	adds	r2, #8
     a84:	3908      	subs	r1, #8
     a86:	b289      	uxth	r1, r1
     a88:	4798      	blx	r3
     a8a:	e779      	b.n	980 <hif_handle_isr+0x10c>
						M2M_ERR("Sigma callback is not registered\n");
     a8c:	4a5b      	ldr	r2, [pc, #364]	; (bfc <hif_handle_isr+0x388>)
     a8e:	494d      	ldr	r1, [pc, #308]	; (bc4 <hif_handle_isr+0x350>)
     a90:	484d      	ldr	r0, [pc, #308]	; (bc8 <hif_handle_isr+0x354>)
     a92:	4b4e      	ldr	r3, [pc, #312]	; (bcc <hif_handle_isr+0x358>)
     a94:	4798      	blx	r3
     a96:	485a      	ldr	r0, [pc, #360]	; (c00 <hif_handle_isr+0x38c>)
     a98:	4b4e      	ldr	r3, [pc, #312]	; (bd4 <hif_handle_isr+0x360>)
     a9a:	4798      	blx	r3
     a9c:	200d      	movs	r0, #13
     a9e:	4b4e      	ldr	r3, [pc, #312]	; (bd8 <hif_handle_isr+0x364>)
     aa0:	4798      	blx	r3
     aa2:	e76d      	b.n	980 <hif_handle_isr+0x10c>
				    if(gstrHifCxt.pfSslCb)
     aa4:	4b45      	ldr	r3, [pc, #276]	; (bbc <hif_handle_isr+0x348>)
     aa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
     aa8:	2b00      	cmp	r3, #0
     aaa:	d100      	bne.n	aae <hif_handle_isr+0x23a>
     aac:	e768      	b.n	980 <hif_handle_isr+0x10c>
						gstrHifCxt.pfSslCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
     aae:	4b43      	ldr	r3, [pc, #268]	; (bbc <hif_handle_isr+0x348>)
     ab0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
     ab2:	aa04      	add	r2, sp, #16
     ab4:	7850      	ldrb	r0, [r2, #1]
     ab6:	b2c0      	uxtb	r0, r0
     ab8:	8851      	ldrh	r1, [r2, #2]
     aba:	9a05      	ldr	r2, [sp, #20]
     abc:	3208      	adds	r2, #8
     abe:	3908      	subs	r1, #8
     ac0:	b289      	uxth	r1, r1
     ac2:	4798      	blx	r3
     ac4:	e75c      	b.n	980 <hif_handle_isr+0x10c>
					M2M_ERR("(hif) host app didn't set RX Done <%u><%X>\n", strHif.u8Gid, strHif.u8Opcode);
     ac6:	4a4f      	ldr	r2, [pc, #316]	; (c04 <hif_handle_isr+0x390>)
     ac8:	493e      	ldr	r1, [pc, #248]	; (bc4 <hif_handle_isr+0x350>)
     aca:	483f      	ldr	r0, [pc, #252]	; (bc8 <hif_handle_isr+0x354>)
     acc:	4c3f      	ldr	r4, [pc, #252]	; (bcc <hif_handle_isr+0x358>)
     ace:	47a0      	blx	r4
     ad0:	ab04      	add	r3, sp, #16
     ad2:	7819      	ldrb	r1, [r3, #0]
     ad4:	b2c9      	uxtb	r1, r1
     ad6:	785a      	ldrb	r2, [r3, #1]
     ad8:	b2d2      	uxtb	r2, r2
     ada:	484b      	ldr	r0, [pc, #300]	; (c08 <hif_handle_isr+0x394>)
     adc:	47a0      	blx	r4
     ade:	200d      	movs	r0, #13
     ae0:	4b3d      	ldr	r3, [pc, #244]	; (bd8 <hif_handle_isr+0x364>)
     ae2:	4798      	blx	r3
					ret = hif_set_rx_done();
     ae4:	4b49      	ldr	r3, [pc, #292]	; (c0c <hif_handle_isr+0x398>)
     ae6:	4798      	blx	r3
     ae8:	1e04      	subs	r4, r0, #0
					if(ret != M2M_SUCCESS) goto ERR1;
     aea:	d127      	bne.n	b3c <hif_handle_isr+0x2c8>
     aec:	e74d      	b.n	98a <hif_handle_isr+0x116>
				M2M_ERR("(hif) Wrong Size\n");
     aee:	4a48      	ldr	r2, [pc, #288]	; (c10 <hif_handle_isr+0x39c>)
     af0:	4934      	ldr	r1, [pc, #208]	; (bc4 <hif_handle_isr+0x350>)
     af2:	4835      	ldr	r0, [pc, #212]	; (bc8 <hif_handle_isr+0x354>)
     af4:	4b35      	ldr	r3, [pc, #212]	; (bcc <hif_handle_isr+0x358>)
     af6:	4798      	blx	r3
     af8:	4846      	ldr	r0, [pc, #280]	; (c14 <hif_handle_isr+0x3a0>)
     afa:	4b36      	ldr	r3, [pc, #216]	; (bd4 <hif_handle_isr+0x360>)
     afc:	4798      	blx	r3
     afe:	200d      	movs	r0, #13
     b00:	4b35      	ldr	r3, [pc, #212]	; (bd8 <hif_handle_isr+0x364>)
     b02:	4798      	blx	r3
				ret = M2M_ERR_RCV;
     b04:	2402      	movs	r4, #2
     b06:	4264      	negs	r4, r4
     b08:	e018      	b.n	b3c <hif_handle_isr+0x2c8>
			M2M_ERR("(hif) False interrupt %lx",reg);
     b0a:	4a43      	ldr	r2, [pc, #268]	; (c18 <hif_handle_isr+0x3a4>)
     b0c:	492d      	ldr	r1, [pc, #180]	; (bc4 <hif_handle_isr+0x350>)
     b0e:	482e      	ldr	r0, [pc, #184]	; (bc8 <hif_handle_isr+0x354>)
     b10:	4c2e      	ldr	r4, [pc, #184]	; (bcc <hif_handle_isr+0x358>)
     b12:	47a0      	blx	r4
     b14:	9903      	ldr	r1, [sp, #12]
     b16:	4841      	ldr	r0, [pc, #260]	; (c1c <hif_handle_isr+0x3a8>)
     b18:	47a0      	blx	r4
     b1a:	200d      	movs	r0, #13
     b1c:	4b2e      	ldr	r3, [pc, #184]	; (bd8 <hif_handle_isr+0x364>)
     b1e:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
     b20:	240c      	movs	r4, #12
     b22:	4264      	negs	r4, r4
     b24:	e00a      	b.n	b3c <hif_handle_isr+0x2c8>
		M2M_ERR("(hif) Fail to Read interrupt reg\n");
     b26:	4a3e      	ldr	r2, [pc, #248]	; (c20 <hif_handle_isr+0x3ac>)
     b28:	4926      	ldr	r1, [pc, #152]	; (bc4 <hif_handle_isr+0x350>)
     b2a:	4827      	ldr	r0, [pc, #156]	; (bc8 <hif_handle_isr+0x354>)
     b2c:	4b27      	ldr	r3, [pc, #156]	; (bcc <hif_handle_isr+0x358>)
     b2e:	4798      	blx	r3
     b30:	483c      	ldr	r0, [pc, #240]	; (c24 <hif_handle_isr+0x3b0>)
     b32:	4b28      	ldr	r3, [pc, #160]	; (bd4 <hif_handle_isr+0x360>)
     b34:	4798      	blx	r3
     b36:	200d      	movs	r0, #13
     b38:	4b27      	ldr	r3, [pc, #156]	; (bd8 <hif_handle_isr+0x364>)
     b3a:	4798      	blx	r3
				/*Fail return errors here due to bus errors (reading expected values)*/
				break;
			} 
			else 
			{
				M2M_ERR("(HIF) Fail to handle interrupt %d try Again..\n",ret);
     b3c:	4a3a      	ldr	r2, [pc, #232]	; (c28 <hif_handle_isr+0x3b4>)
     b3e:	493b      	ldr	r1, [pc, #236]	; (c2c <hif_handle_isr+0x3b8>)
     b40:	4821      	ldr	r0, [pc, #132]	; (bc8 <hif_handle_isr+0x354>)
     b42:	4f22      	ldr	r7, [pc, #136]	; (bcc <hif_handle_isr+0x358>)
     b44:	47b8      	blx	r7
     b46:	0021      	movs	r1, r4
     b48:	4839      	ldr	r0, [pc, #228]	; (c30 <hif_handle_isr+0x3bc>)
     b4a:	47b8      	blx	r7
     b4c:	200d      	movs	r0, #13
     b4e:	4b22      	ldr	r3, [pc, #136]	; (bd8 <hif_handle_isr+0x364>)
     b50:	4798      	blx	r3
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0, &reg);
     b52:	a903      	add	r1, sp, #12
     b54:	4837      	ldr	r0, [pc, #220]	; (c34 <hif_handle_isr+0x3c0>)
     b56:	47b0      	blx	r6
     b58:	1e04      	subs	r4, r0, #0
	if(M2M_SUCCESS == ret)
     b5a:	d1e4      	bne.n	b26 <hif_handle_isr+0x2b2>
		if(reg & 0x1)	/* New interrupt has been received */
     b5c:	9b03      	ldr	r3, [sp, #12]
     b5e:	07db      	lsls	r3, r3, #31
     b60:	d5d3      	bpl.n	b0a <hif_handle_isr+0x296>
			nm_bsp_interrupt_ctrl(0);
     b62:	2000      	movs	r0, #0
     b64:	4b1e      	ldr	r3, [pc, #120]	; (be0 <hif_handle_isr+0x36c>)
     b66:	4798      	blx	r3
			reg &= ~NBIT0;
     b68:	2301      	movs	r3, #1
     b6a:	9903      	ldr	r1, [sp, #12]
     b6c:	4399      	bics	r1, r3
     b6e:	9103      	str	r1, [sp, #12]
			ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
     b70:	4830      	ldr	r0, [pc, #192]	; (c34 <hif_handle_isr+0x3c0>)
     b72:	4b31      	ldr	r3, [pc, #196]	; (c38 <hif_handle_isr+0x3c4>)
     b74:	4798      	blx	r3
     b76:	1e04      	subs	r4, r0, #0
			if(ret != M2M_SUCCESS)goto ERR1;
     b78:	d1e0      	bne.n	b3c <hif_handle_isr+0x2c8>
			gstrHifCxt.u8HifRXDone = 1;
     b7a:	2201      	movs	r2, #1
     b7c:	4b0f      	ldr	r3, [pc, #60]	; (bbc <hif_handle_isr+0x348>)
     b7e:	709a      	strb	r2, [r3, #2]
			size = (uint16)((reg >> 2) & 0xfff);
     b80:	9b03      	ldr	r3, [sp, #12]
     b82:	049d      	lsls	r5, r3, #18
     b84:	0d2d      	lsrs	r5, r5, #20
			if(size > 0) 
     b86:	d0b2      	beq.n	aee <hif_handle_isr+0x27a>
				uint32 address = 0;
     b88:	2300      	movs	r3, #0
     b8a:	9305      	str	r3, [sp, #20]
				ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_1, &address);
     b8c:	a905      	add	r1, sp, #20
     b8e:	482b      	ldr	r0, [pc, #172]	; (c3c <hif_handle_isr+0x3c8>)
     b90:	4b15      	ldr	r3, [pc, #84]	; (be8 <hif_handle_isr+0x374>)
     b92:	4798      	blx	r3
     b94:	1e04      	subs	r4, r0, #0
				if(M2M_SUCCESS != ret)
     b96:	d100      	bne.n	b9a <hif_handle_isr+0x326>
     b98:	e675      	b.n	886 <hif_handle_isr+0x12>
					M2M_ERR("(hif) WIFI_HOST_RCV_CTRL_1 bus fail\n");
     b9a:	22e6      	movs	r2, #230	; 0xe6
     b9c:	0052      	lsls	r2, r2, #1
     b9e:	4909      	ldr	r1, [pc, #36]	; (bc4 <hif_handle_isr+0x350>)
     ba0:	4809      	ldr	r0, [pc, #36]	; (bc8 <hif_handle_isr+0x354>)
     ba2:	4b0a      	ldr	r3, [pc, #40]	; (bcc <hif_handle_isr+0x358>)
     ba4:	4798      	blx	r3
     ba6:	4826      	ldr	r0, [pc, #152]	; (c40 <hif_handle_isr+0x3cc>)
     ba8:	4b0a      	ldr	r3, [pc, #40]	; (bd4 <hif_handle_isr+0x360>)
     baa:	4798      	blx	r3
     bac:	200d      	movs	r0, #13
     bae:	4b0a      	ldr	r3, [pc, #40]	; (bd8 <hif_handle_isr+0x364>)
     bb0:	4798      	blx	r3
					nm_bsp_interrupt_ctrl(1);
     bb2:	2001      	movs	r0, #1
     bb4:	4b0a      	ldr	r3, [pc, #40]	; (be0 <hif_handle_isr+0x36c>)
     bb6:	4798      	blx	r3
     bb8:	e7c0      	b.n	b3c <hif_handle_isr+0x2c8>
     bba:	46c0      	nop			; (mov r8, r8)
     bbc:	20000aac 	.word	0x20000aac
     bc0:	00001995 	.word	0x00001995
     bc4:	00008db0 	.word	0x00008db0
     bc8:	00008d5c 	.word	0x00008d5c
     bcc:	00007b2d 	.word	0x00007b2d
     bd0:	00008f0c 	.word	0x00008f0c
     bd4:	00007c49 	.word	0x00007c49
     bd8:	00007b61 	.word	0x00007b61
     bdc:	00008e08 	.word	0x00008e08
     be0:	0000023d 	.word	0x0000023d
     be4:	00008e20 	.word	0x00008e20
     be8:	0000197d 	.word	0x0000197d
     bec:	00008e60 	.word	0x00008e60
     bf0:	00008e80 	.word	0x00008e80
     bf4:	00008ea4 	.word	0x00008ea4
     bf8:	00008ec4 	.word	0x00008ec4
     bfc:	0000020b 	.word	0x0000020b
     c00:	00008ee8 	.word	0x00008ee8
     c04:	0000021a 	.word	0x0000021a
     c08:	00008f24 	.word	0x00008f24
     c0c:	00000571 	.word	0x00000571
     c10:	00000221 	.word	0x00000221
     c14:	00008f50 	.word	0x00008f50
     c18:	00000229 	.word	0x00000229
     c1c:	00008f64 	.word	0x00008f64
     c20:	00000232 	.word	0x00000232
     c24:	00008f80 	.word	0x00008f80
     c28:	00000256 	.word	0x00000256
     c2c:	00008db8 	.word	0x00008db8
     c30:	00008fa4 	.word	0x00008fa4
     c34:	00001070 	.word	0x00001070
     c38:	00001989 	.word	0x00001989
     c3c:	00001084 	.word	0x00001084
     c40:	00008de4 	.word	0x00008de4
			}
		}
	}

	return ret;
}
     c44:	2000      	movs	r0, #0
     c46:	b007      	add	sp, #28
     c48:	bc0c      	pop	{r2, r3}
     c4a:	4690      	mov	r8, r2
     c4c:	4699      	mov	r9, r3
     c4e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00000c50 <hif_receive>:
*	@param [in]	isDone
*				If you don't need any more packets send True otherwise send false
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/
sint8 hif_receive(uint32 u32Addr, uint8 *pu8Buf, uint16 u16Sz, uint8 isDone)
{
     c50:	b570      	push	{r4, r5, r6, lr}
     c52:	0014      	movs	r4, r2
     c54:	001d      	movs	r5, r3
	sint8 ret = M2M_SUCCESS;
	if((u32Addr == 0)||(pu8Buf == NULL) || (u16Sz == 0))
     c56:	2800      	cmp	r0, #0
     c58:	d003      	beq.n	c62 <hif_receive+0x12>
     c5a:	2900      	cmp	r1, #0
     c5c:	d001      	beq.n	c62 <hif_receive+0x12>
     c5e:	2a00      	cmp	r2, #0
     c60:	d112      	bne.n	c88 <hif_receive+0x38>
	{
		if(isDone)
     c62:	2d00      	cmp	r5, #0
     c64:	d002      	beq.n	c6c <hif_receive+0x1c>
		{			
			/* set RX done */
			ret = hif_set_rx_done();
     c66:	4b27      	ldr	r3, [pc, #156]	; (d04 <hif_receive+0xb4>)
     c68:	4798      	blx	r3
		ret = hif_set_rx_done();
	}

ERR1:
	return ret;
}
     c6a:	bd70      	pop	{r4, r5, r6, pc}
			M2M_ERR(" hif_receive: Invalid argument\n");
     c6c:	4a26      	ldr	r2, [pc, #152]	; (d08 <hif_receive+0xb8>)
     c6e:	4927      	ldr	r1, [pc, #156]	; (d0c <hif_receive+0xbc>)
     c70:	4827      	ldr	r0, [pc, #156]	; (d10 <hif_receive+0xc0>)
     c72:	4b28      	ldr	r3, [pc, #160]	; (d14 <hif_receive+0xc4>)
     c74:	4798      	blx	r3
     c76:	4828      	ldr	r0, [pc, #160]	; (d18 <hif_receive+0xc8>)
     c78:	4b28      	ldr	r3, [pc, #160]	; (d1c <hif_receive+0xcc>)
     c7a:	4798      	blx	r3
     c7c:	200d      	movs	r0, #13
     c7e:	4b28      	ldr	r3, [pc, #160]	; (d20 <hif_receive+0xd0>)
     c80:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
     c82:	200c      	movs	r0, #12
     c84:	4240      	negs	r0, r0
     c86:	e7f0      	b.n	c6a <hif_receive+0x1a>
	if(u16Sz > gstrHifCxt.u32RxSize)
     c88:	4b26      	ldr	r3, [pc, #152]	; (d24 <hif_receive+0xd4>)
     c8a:	689b      	ldr	r3, [r3, #8]
     c8c:	429a      	cmp	r2, r3
     c8e:	d81a      	bhi.n	cc6 <hif_receive+0x76>
	if((u32Addr < gstrHifCxt.u32RxAddr)||((u32Addr + u16Sz)>(gstrHifCxt.u32RxAddr + gstrHifCxt.u32RxSize)))
     c90:	4b24      	ldr	r3, [pc, #144]	; (d24 <hif_receive+0xd4>)
     c92:	685b      	ldr	r3, [r3, #4]
     c94:	4298      	cmp	r0, r3
     c96:	d326      	bcc.n	ce6 <hif_receive+0x96>
     c98:	1886      	adds	r6, r0, r2
     c9a:	4a22      	ldr	r2, [pc, #136]	; (d24 <hif_receive+0xd4>)
     c9c:	6853      	ldr	r3, [r2, #4]
     c9e:	6892      	ldr	r2, [r2, #8]
     ca0:	189b      	adds	r3, r3, r2
     ca2:	429e      	cmp	r6, r3
     ca4:	d81f      	bhi.n	ce6 <hif_receive+0x96>
	ret = nm_read_block(u32Addr, pu8Buf, u16Sz);
     ca6:	0022      	movs	r2, r4
     ca8:	4b1f      	ldr	r3, [pc, #124]	; (d28 <hif_receive+0xd8>)
     caa:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
     cac:	2800      	cmp	r0, #0
     cae:	d1dc      	bne.n	c6a <hif_receive+0x1a>
	if((((gstrHifCxt.u32RxAddr + gstrHifCxt.u32RxSize) - (u32Addr + u16Sz)) <= 0) || isDone)
     cb0:	4a1c      	ldr	r2, [pc, #112]	; (d24 <hif_receive+0xd4>)
     cb2:	6853      	ldr	r3, [r2, #4]
     cb4:	6892      	ldr	r2, [r2, #8]
     cb6:	189b      	adds	r3, r3, r2
     cb8:	429e      	cmp	r6, r3
     cba:	d001      	beq.n	cc0 <hif_receive+0x70>
     cbc:	2d00      	cmp	r5, #0
     cbe:	d0d4      	beq.n	c6a <hif_receive+0x1a>
		ret = hif_set_rx_done();
     cc0:	4b10      	ldr	r3, [pc, #64]	; (d04 <hif_receive+0xb4>)
     cc2:	4798      	blx	r3
     cc4:	e7d1      	b.n	c6a <hif_receive+0x1a>
		M2M_ERR("APP Requested Size is larger than the recived buffer size <%u><%lu>\n",u16Sz, gstrHifCxt.u32RxSize);
     cc6:	4a19      	ldr	r2, [pc, #100]	; (d2c <hif_receive+0xdc>)
     cc8:	4910      	ldr	r1, [pc, #64]	; (d0c <hif_receive+0xbc>)
     cca:	4811      	ldr	r0, [pc, #68]	; (d10 <hif_receive+0xc0>)
     ccc:	4d11      	ldr	r5, [pc, #68]	; (d14 <hif_receive+0xc4>)
     cce:	47a8      	blx	r5
     cd0:	4b14      	ldr	r3, [pc, #80]	; (d24 <hif_receive+0xd4>)
     cd2:	689a      	ldr	r2, [r3, #8]
     cd4:	0021      	movs	r1, r4
     cd6:	4816      	ldr	r0, [pc, #88]	; (d30 <hif_receive+0xe0>)
     cd8:	47a8      	blx	r5
     cda:	200d      	movs	r0, #13
     cdc:	4b10      	ldr	r3, [pc, #64]	; (d20 <hif_receive+0xd0>)
     cde:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
     ce0:	200c      	movs	r0, #12
     ce2:	4240      	negs	r0, r0
		goto ERR1;
     ce4:	e7c1      	b.n	c6a <hif_receive+0x1a>
		M2M_ERR("APP Requested Address beyond the recived buffer address and length\n");
     ce6:	4a13      	ldr	r2, [pc, #76]	; (d34 <hif_receive+0xe4>)
     ce8:	4908      	ldr	r1, [pc, #32]	; (d0c <hif_receive+0xbc>)
     cea:	4809      	ldr	r0, [pc, #36]	; (d10 <hif_receive+0xc0>)
     cec:	4b09      	ldr	r3, [pc, #36]	; (d14 <hif_receive+0xc4>)
     cee:	4798      	blx	r3
     cf0:	4811      	ldr	r0, [pc, #68]	; (d38 <hif_receive+0xe8>)
     cf2:	4b0a      	ldr	r3, [pc, #40]	; (d1c <hif_receive+0xcc>)
     cf4:	4798      	blx	r3
     cf6:	200d      	movs	r0, #13
     cf8:	4b09      	ldr	r3, [pc, #36]	; (d20 <hif_receive+0xd0>)
     cfa:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
     cfc:	200c      	movs	r0, #12
     cfe:	4240      	negs	r0, r0
		goto ERR1;
     d00:	e7b3      	b.n	c6a <hif_receive+0x1a>
     d02:	46c0      	nop			; (mov r8, r8)
     d04:	00000571 	.word	0x00000571
     d08:	00000277 	.word	0x00000277
     d0c:	00008dc8 	.word	0x00008dc8
     d10:	00008d5c 	.word	0x00008d5c
     d14:	00007b2d 	.word	0x00007b2d
     d18:	00008fd4 	.word	0x00008fd4
     d1c:	00007c49 	.word	0x00007c49
     d20:	00007b61 	.word	0x00007b61
     d24:	20000aac 	.word	0x20000aac
     d28:	00001995 	.word	0x00001995
     d2c:	0000027f 	.word	0x0000027f
     d30:	00008ff4 	.word	0x00008ff4
     d34:	00000285 	.word	0x00000285
     d38:	0000903c 	.word	0x0000903c

00000d3c <hif_register_cb>:
*				function to be set
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
     d3c:	b570      	push	{r4, r5, r6, lr}
     d3e:	0004      	movs	r4, r0
	sint8 ret = M2M_SUCCESS;
	switch(u8Grp)
     d40:	2807      	cmp	r0, #7
     d42:	d81f      	bhi.n	d84 <hif_register_cb+0x48>
     d44:	0083      	lsls	r3, r0, #2
     d46:	4a16      	ldr	r2, [pc, #88]	; (da0 <hif_register_cb+0x64>)
     d48:	58d3      	ldr	r3, [r2, r3]
     d4a:	469f      	mov	pc, r3
	{
		case M2M_REQ_GROUP_IP:
			gstrHifCxt.pfIpCb = fn;
     d4c:	4b15      	ldr	r3, [pc, #84]	; (da4 <hif_register_cb+0x68>)
     d4e:	6119      	str	r1, [r3, #16]
	sint8 ret = M2M_SUCCESS;
     d50:	2000      	movs	r0, #0
			M2M_ERR("GRp ? %d\n",u8Grp);
			ret = M2M_ERR_FAIL;
			break;
	}
	return ret;
}
     d52:	bd70      	pop	{r4, r5, r6, pc}
			gstrHifCxt.pfWifiCb = fn;
     d54:	4b13      	ldr	r3, [pc, #76]	; (da4 <hif_register_cb+0x68>)
     d56:	60d9      	str	r1, [r3, #12]
	sint8 ret = M2M_SUCCESS;
     d58:	2000      	movs	r0, #0
			break;
     d5a:	e7fa      	b.n	d52 <hif_register_cb+0x16>
			gstrHifCxt.pfOtaCb = fn;
     d5c:	4b11      	ldr	r3, [pc, #68]	; (da4 <hif_register_cb+0x68>)
     d5e:	6159      	str	r1, [r3, #20]
	sint8 ret = M2M_SUCCESS;
     d60:	2000      	movs	r0, #0
			break;
     d62:	e7f6      	b.n	d52 <hif_register_cb+0x16>
			gstrHifCxt.pfHifCb = fn;
     d64:	4b0f      	ldr	r3, [pc, #60]	; (da4 <hif_register_cb+0x68>)
     d66:	61d9      	str	r1, [r3, #28]
	sint8 ret = M2M_SUCCESS;
     d68:	2000      	movs	r0, #0
			break;
     d6a:	e7f2      	b.n	d52 <hif_register_cb+0x16>
			gstrHifCxt.pfCryptoCb = fn;
     d6c:	4b0d      	ldr	r3, [pc, #52]	; (da4 <hif_register_cb+0x68>)
     d6e:	6219      	str	r1, [r3, #32]
	sint8 ret = M2M_SUCCESS;
     d70:	2000      	movs	r0, #0
			break;
     d72:	e7ee      	b.n	d52 <hif_register_cb+0x16>
			gstrHifCxt.pfSigmaCb = fn;
     d74:	4b0b      	ldr	r3, [pc, #44]	; (da4 <hif_register_cb+0x68>)
     d76:	6199      	str	r1, [r3, #24]
	sint8 ret = M2M_SUCCESS;
     d78:	2000      	movs	r0, #0
			break;
     d7a:	e7ea      	b.n	d52 <hif_register_cb+0x16>
			gstrHifCxt.pfSslCb = fn;
     d7c:	4b09      	ldr	r3, [pc, #36]	; (da4 <hif_register_cb+0x68>)
     d7e:	6259      	str	r1, [r3, #36]	; 0x24
	sint8 ret = M2M_SUCCESS;
     d80:	2000      	movs	r0, #0
			break;
     d82:	e7e6      	b.n	d52 <hif_register_cb+0x16>
			M2M_ERR("GRp ? %d\n",u8Grp);
     d84:	4a08      	ldr	r2, [pc, #32]	; (da8 <hif_register_cb+0x6c>)
     d86:	4909      	ldr	r1, [pc, #36]	; (dac <hif_register_cb+0x70>)
     d88:	4809      	ldr	r0, [pc, #36]	; (db0 <hif_register_cb+0x74>)
     d8a:	4d0a      	ldr	r5, [pc, #40]	; (db4 <hif_register_cb+0x78>)
     d8c:	47a8      	blx	r5
     d8e:	0021      	movs	r1, r4
     d90:	4809      	ldr	r0, [pc, #36]	; (db8 <hif_register_cb+0x7c>)
     d92:	47a8      	blx	r5
     d94:	200d      	movs	r0, #13
     d96:	4b09      	ldr	r3, [pc, #36]	; (dbc <hif_register_cb+0x80>)
     d98:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
     d9a:	200c      	movs	r0, #12
     d9c:	4240      	negs	r0, r0
			break;
     d9e:	e7d8      	b.n	d52 <hif_register_cb+0x16>
     da0:	00008d84 	.word	0x00008d84
     da4:	20000aac 	.word	0x20000aac
     da8:	000002bd 	.word	0x000002bd
     dac:	00008dd4 	.word	0x00008dd4
     db0:	00008d5c 	.word	0x00008d5c
     db4:	00007b2d 	.word	0x00007b2d
     db8:	00009080 	.word	0x00009080
     dbc:	00007b61 	.word	0x00007b61

00000dc0 <hif_init>:
{
     dc0:	b510      	push	{r4, lr}
	m2m_memset((uint8*)&gstrHifCxt,0,sizeof(tstrHifContext));
     dc2:	2228      	movs	r2, #40	; 0x28
     dc4:	2100      	movs	r1, #0
     dc6:	4806      	ldr	r0, [pc, #24]	; (de0 <hif_init+0x20>)
     dc8:	4b06      	ldr	r3, [pc, #24]	; (de4 <hif_init+0x24>)
     dca:	4798      	blx	r3
	nm_bsp_register_isr(isr);
     dcc:	4806      	ldr	r0, [pc, #24]	; (de8 <hif_init+0x28>)
     dce:	4b07      	ldr	r3, [pc, #28]	; (dec <hif_init+0x2c>)
     dd0:	4798      	blx	r3
	hif_register_cb(M2M_REQ_GROUP_HIF,m2m_hif_cb);
     dd2:	4907      	ldr	r1, [pc, #28]	; (df0 <hif_init+0x30>)
     dd4:	2003      	movs	r0, #3
     dd6:	4b07      	ldr	r3, [pc, #28]	; (df4 <hif_init+0x34>)
     dd8:	4798      	blx	r3
}
     dda:	2000      	movs	r0, #0
     ddc:	bd10      	pop	{r4, pc}
     dde:	46c0      	nop			; (mov r8, r8)
     de0:	20000aac 	.word	0x20000aac
     de4:	00000531 	.word	0x00000531
     de8:	0000055d 	.word	0x0000055d
     dec:	000001e5 	.word	0x000001e5
     df0:	0000056d 	.word	0x0000056d
     df4:	00000d3d 	.word	0x00000d3d

00000df8 <m2m_wifi_cb>:
*	@author
*	@date
*	@version	1.0
*/
static void m2m_wifi_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{
     df8:	b530      	push	{r4, r5, lr}
     dfa:	b09f      	sub	sp, #124	; 0x7c
     dfc:	0004      	movs	r4, r0
     dfe:	0015      	movs	r5, r2
	uint8 rx_buf[8];
	if (u8OpCode == M2M_WIFI_RESP_CON_STATE_CHANGED)
     e00:	282c      	cmp	r0, #44	; 0x2c
     e02:	d02f      	beq.n	e64 <m2m_wifi_cb+0x6c>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CON_STATE_CHANGED, &strState);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_GET_SYS_TIME)
     e04:	281b      	cmp	r0, #27
     e06:	d03d      	beq.n	e84 <m2m_wifi_cb+0x8c>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_GET_SYS_TIME, &strSysTime);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_CONN_INFO)
     e08:	2806      	cmp	r0, #6
     e0a:	d04b      	beq.n	ea4 <m2m_wifi_cb+0xac>
		{
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CONN_INFO, &strConnInfo);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_MEMORY_RECOVER)
     e0c:	280e      	cmp	r0, #14
     e0e:	d027      	beq.n	e60 <m2m_wifi_cb+0x68>
			if (app_wifi_recover_cb)
				app_wifi_recover_cb(strState.u8CurrState);
		}
#endif
	}
	else if (u8OpCode == M2M_WIFI_REQ_DHCP_CONF)
     e10:	2832      	cmp	r0, #50	; 0x32
     e12:	d057      	beq.n	ec4 <m2m_wifi_cb+0xcc>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_REQ_DHCP_CONF, (uint8 *)&strIpConfig);
		}
	}
	else if (u8OpCode == M2M_WIFI_REQ_WPS)
     e14:	282f      	cmp	r0, #47	; 0x2f
     e16:	d065      	beq.n	ee4 <m2m_wifi_cb+0xec>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_REQ_WPS, &strWps);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_IP_CONFLICT)
     e18:	2834      	cmp	r0, #52	; 0x34
     e1a:	d100      	bne.n	e1e <m2m_wifi_cb+0x26>
     e1c:	e077      	b.n	f0e <m2m_wifi_cb+0x116>
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_IP_CONFLICT, NULL);

		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_DONE)
     e1e:	2811      	cmp	r0, #17
     e20:	d100      	bne.n	e24 <m2m_wifi_cb+0x2c>
     e22:	e096      	b.n	f52 <m2m_wifi_cb+0x15a>
			gu8ChNum = strState.u8NumofCh;
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_DONE, &strState);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_RESULT)
     e24:	2813      	cmp	r0, #19
     e26:	d100      	bne.n	e2a <m2m_wifi_cb+0x32>
     e28:	e0ac      	b.n	f84 <m2m_wifi_cb+0x18c>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_RESULT, &strScanResult);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_CURRENT_RSSI)
     e2a:	2804      	cmp	r0, #4
     e2c:	d100      	bne.n	e30 <m2m_wifi_cb+0x38>
     e2e:	e0bb      	b.n	fa8 <m2m_wifi_cb+0x1b0>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CURRENT_RSSI, rx_buf);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_CLIENT_INFO)
     e30:	2865      	cmp	r0, #101	; 0x65
     e32:	d100      	bne.n	e36 <m2m_wifi_cb+0x3e>
     e34:	e0ca      	b.n	fcc <m2m_wifi_cb+0x1d4>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CLIENT_INFO, rx_buf);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_PROVISION_INFO)
     e36:	2809      	cmp	r0, #9
     e38:	d100      	bne.n	e3c <m2m_wifi_cb+0x44>
     e3a:	e0d9      	b.n	ff0 <m2m_wifi_cb+0x1f8>
		{
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_PROVISION_INFO, &strProvInfo);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_DEFAULT_CONNECT)
     e3c:	282a      	cmp	r0, #42	; 0x2a
     e3e:	d100      	bne.n	e42 <m2m_wifi_cb+0x4a>
     e40:	e0e8      	b.n	1014 <m2m_wifi_cb+0x21c>
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_DEFAULT_CONNECT, &strResp);
		}
	}
	
	else if(u8OpCode == M2M_WIFI_RESP_GET_PRNG)
     e42:	2820      	cmp	r0, #32
     e44:	d100      	bne.n	e48 <m2m_wifi_cb+0x50>
     e46:	e0f7      	b.n	1038 <m2m_wifi_cb+0x240>
		}
	}
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
     e48:	2295      	movs	r2, #149	; 0x95
     e4a:	0052      	lsls	r2, r2, #1
     e4c:	4989      	ldr	r1, [pc, #548]	; (1074 <m2m_wifi_cb+0x27c>)
     e4e:	488a      	ldr	r0, [pc, #552]	; (1078 <m2m_wifi_cb+0x280>)
     e50:	4d8a      	ldr	r5, [pc, #552]	; (107c <m2m_wifi_cb+0x284>)
     e52:	47a8      	blx	r5
     e54:	0021      	movs	r1, r4
     e56:	488a      	ldr	r0, [pc, #552]	; (1080 <m2m_wifi_cb+0x288>)
     e58:	47a8      	blx	r5
     e5a:	200d      	movs	r0, #13
     e5c:	4b89      	ldr	r3, [pc, #548]	; (1084 <m2m_wifi_cb+0x28c>)
     e5e:	4798      	blx	r3
	}
}
     e60:	b01f      	add	sp, #124	; 0x7c
     e62:	bd30      	pop	{r4, r5, pc}
		if (hif_receive(u32Addr, (uint8*) &strState,sizeof(tstrM2mWifiStateChanged), 0) == M2M_SUCCESS)
     e64:	2300      	movs	r3, #0
     e66:	2204      	movs	r2, #4
     e68:	a903      	add	r1, sp, #12
     e6a:	0028      	movs	r0, r5
     e6c:	4c86      	ldr	r4, [pc, #536]	; (1088 <m2m_wifi_cb+0x290>)
     e6e:	47a0      	blx	r4
     e70:	2800      	cmp	r0, #0
     e72:	d1f5      	bne.n	e60 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
     e74:	4b85      	ldr	r3, [pc, #532]	; (108c <m2m_wifi_cb+0x294>)
     e76:	681b      	ldr	r3, [r3, #0]
     e78:	2b00      	cmp	r3, #0
     e7a:	d0f1      	beq.n	e60 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_CON_STATE_CHANGED, &strState);
     e7c:	a903      	add	r1, sp, #12
     e7e:	302c      	adds	r0, #44	; 0x2c
     e80:	4798      	blx	r3
     e82:	e7ed      	b.n	e60 <m2m_wifi_cb+0x68>
		if (hif_receive(u32Addr, (uint8*) &strSysTime,sizeof(tstrSystemTime), 0) == M2M_SUCCESS)
     e84:	2300      	movs	r3, #0
     e86:	2208      	movs	r2, #8
     e88:	a903      	add	r1, sp, #12
     e8a:	0028      	movs	r0, r5
     e8c:	4c7e      	ldr	r4, [pc, #504]	; (1088 <m2m_wifi_cb+0x290>)
     e8e:	47a0      	blx	r4
     e90:	2800      	cmp	r0, #0
     e92:	d1e5      	bne.n	e60 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
     e94:	4b7d      	ldr	r3, [pc, #500]	; (108c <m2m_wifi_cb+0x294>)
     e96:	681b      	ldr	r3, [r3, #0]
     e98:	2b00      	cmp	r3, #0
     e9a:	d0e1      	beq.n	e60 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_GET_SYS_TIME, &strSysTime);
     e9c:	a903      	add	r1, sp, #12
     e9e:	301b      	adds	r0, #27
     ea0:	4798      	blx	r3
     ea2:	e7dd      	b.n	e60 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strConnInfo, sizeof(tstrM2MConnInfo), 1) == M2M_SUCCESS)
     ea4:	2301      	movs	r3, #1
     ea6:	2230      	movs	r2, #48	; 0x30
     ea8:	a903      	add	r1, sp, #12
     eaa:	0028      	movs	r0, r5
     eac:	4c76      	ldr	r4, [pc, #472]	; (1088 <m2m_wifi_cb+0x290>)
     eae:	47a0      	blx	r4
     eb0:	2800      	cmp	r0, #0
     eb2:	d1d5      	bne.n	e60 <m2m_wifi_cb+0x68>
			if(gpfAppWifiCb)
     eb4:	4b75      	ldr	r3, [pc, #468]	; (108c <m2m_wifi_cb+0x294>)
     eb6:	681b      	ldr	r3, [r3, #0]
     eb8:	2b00      	cmp	r3, #0
     eba:	d0d1      	beq.n	e60 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_CONN_INFO, &strConnInfo);
     ebc:	a903      	add	r1, sp, #12
     ebe:	3006      	adds	r0, #6
     ec0:	4798      	blx	r3
     ec2:	e7cd      	b.n	e60 <m2m_wifi_cb+0x68>
		if (hif_receive(u32Addr, (uint8 *)&strIpConfig, sizeof(tstrM2MIPConfig), 0) == M2M_SUCCESS)
     ec4:	2300      	movs	r3, #0
     ec6:	2214      	movs	r2, #20
     ec8:	a903      	add	r1, sp, #12
     eca:	0028      	movs	r0, r5
     ecc:	4c6e      	ldr	r4, [pc, #440]	; (1088 <m2m_wifi_cb+0x290>)
     ece:	47a0      	blx	r4
     ed0:	2800      	cmp	r0, #0
     ed2:	d1c5      	bne.n	e60 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
     ed4:	4b6d      	ldr	r3, [pc, #436]	; (108c <m2m_wifi_cb+0x294>)
     ed6:	681b      	ldr	r3, [r3, #0]
     ed8:	2b00      	cmp	r3, #0
     eda:	d0c1      	beq.n	e60 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_REQ_DHCP_CONF, (uint8 *)&strIpConfig);
     edc:	a903      	add	r1, sp, #12
     ede:	3032      	adds	r0, #50	; 0x32
     ee0:	4798      	blx	r3
     ee2:	e7bd      	b.n	e60 <m2m_wifi_cb+0x68>
		m2m_memset((uint8*)&strWps,0,sizeof(tstrM2MWPSInfo));
     ee4:	2264      	movs	r2, #100	; 0x64
     ee6:	2100      	movs	r1, #0
     ee8:	a803      	add	r0, sp, #12
     eea:	4b69      	ldr	r3, [pc, #420]	; (1090 <m2m_wifi_cb+0x298>)
     eec:	4798      	blx	r3
		if(hif_receive(u32Addr, (uint8*)&strWps, sizeof(tstrM2MWPSInfo), 0) == M2M_SUCCESS)
     eee:	2300      	movs	r3, #0
     ef0:	2264      	movs	r2, #100	; 0x64
     ef2:	a903      	add	r1, sp, #12
     ef4:	0028      	movs	r0, r5
     ef6:	4c64      	ldr	r4, [pc, #400]	; (1088 <m2m_wifi_cb+0x290>)
     ef8:	47a0      	blx	r4
     efa:	2800      	cmp	r0, #0
     efc:	d1b0      	bne.n	e60 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
     efe:	4b63      	ldr	r3, [pc, #396]	; (108c <m2m_wifi_cb+0x294>)
     f00:	681b      	ldr	r3, [r3, #0]
     f02:	2b00      	cmp	r3, #0
     f04:	d0ac      	beq.n	e60 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_REQ_WPS, &strWps);
     f06:	a903      	add	r1, sp, #12
     f08:	302f      	adds	r0, #47	; 0x2f
     f0a:	4798      	blx	r3
     f0c:	e7a8      	b.n	e60 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8 *)&u32ConflictedIP, sizeof(u32ConflictedIP), 0) == M2M_SUCCESS)
     f0e:	2300      	movs	r3, #0
     f10:	2204      	movs	r2, #4
     f12:	a903      	add	r1, sp, #12
     f14:	0028      	movs	r0, r5
     f16:	4c5c      	ldr	r4, [pc, #368]	; (1088 <m2m_wifi_cb+0x290>)
     f18:	47a0      	blx	r4
     f1a:	2800      	cmp	r0, #0
     f1c:	d1a0      	bne.n	e60 <m2m_wifi_cb+0x68>
			M2M_INFO("Conflicted IP \" %u.%u.%u.%u \" \n", 
     f1e:	485d      	ldr	r0, [pc, #372]	; (1094 <m2m_wifi_cb+0x29c>)
     f20:	4d56      	ldr	r5, [pc, #344]	; (107c <m2m_wifi_cb+0x284>)
     f22:	47a8      	blx	r5
     f24:	9c03      	ldr	r4, [sp, #12]
     f26:	0a23      	lsrs	r3, r4, #8
     f28:	20ff      	movs	r0, #255	; 0xff
     f2a:	4003      	ands	r3, r0
     f2c:	0c22      	lsrs	r2, r4, #16
     f2e:	4002      	ands	r2, r0
     f30:	0e21      	lsrs	r1, r4, #24
     f32:	4020      	ands	r0, r4
     f34:	9000      	str	r0, [sp, #0]
     f36:	4858      	ldr	r0, [pc, #352]	; (1098 <m2m_wifi_cb+0x2a0>)
     f38:	47a8      	blx	r5
     f3a:	200d      	movs	r0, #13
     f3c:	4b51      	ldr	r3, [pc, #324]	; (1084 <m2m_wifi_cb+0x28c>)
     f3e:	4798      	blx	r3
			if (gpfAppWifiCb)
     f40:	4b52      	ldr	r3, [pc, #328]	; (108c <m2m_wifi_cb+0x294>)
     f42:	681b      	ldr	r3, [r3, #0]
     f44:	2b00      	cmp	r3, #0
     f46:	d100      	bne.n	f4a <m2m_wifi_cb+0x152>
     f48:	e78a      	b.n	e60 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_IP_CONFLICT, NULL);
     f4a:	2100      	movs	r1, #0
     f4c:	2034      	movs	r0, #52	; 0x34
     f4e:	4798      	blx	r3
     f50:	e786      	b.n	e60 <m2m_wifi_cb+0x68>
		gu8scanInProgress = 0;
     f52:	2200      	movs	r2, #0
     f54:	4b51      	ldr	r3, [pc, #324]	; (109c <m2m_wifi_cb+0x2a4>)
     f56:	701a      	strb	r2, [r3, #0]
		if(hif_receive(u32Addr, (uint8*)&strState, sizeof(tstrM2mScanDone), 0) == M2M_SUCCESS)
     f58:	2300      	movs	r3, #0
     f5a:	3204      	adds	r2, #4
     f5c:	a903      	add	r1, sp, #12
     f5e:	0028      	movs	r0, r5
     f60:	4c49      	ldr	r4, [pc, #292]	; (1088 <m2m_wifi_cb+0x290>)
     f62:	47a0      	blx	r4
     f64:	2800      	cmp	r0, #0
     f66:	d000      	beq.n	f6a <m2m_wifi_cb+0x172>
     f68:	e77a      	b.n	e60 <m2m_wifi_cb+0x68>
			gu8ChNum = strState.u8NumofCh;
     f6a:	ab03      	add	r3, sp, #12
     f6c:	781a      	ldrb	r2, [r3, #0]
     f6e:	4b4c      	ldr	r3, [pc, #304]	; (10a0 <m2m_wifi_cb+0x2a8>)
     f70:	701a      	strb	r2, [r3, #0]
			if (gpfAppWifiCb)
     f72:	4b46      	ldr	r3, [pc, #280]	; (108c <m2m_wifi_cb+0x294>)
     f74:	681b      	ldr	r3, [r3, #0]
     f76:	2b00      	cmp	r3, #0
     f78:	d100      	bne.n	f7c <m2m_wifi_cb+0x184>
     f7a:	e771      	b.n	e60 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_DONE, &strState);
     f7c:	a903      	add	r1, sp, #12
     f7e:	3011      	adds	r0, #17
     f80:	4798      	blx	r3
     f82:	e76d      	b.n	e60 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strScanResult, sizeof(tstrM2mWifiscanResult), 0) == M2M_SUCCESS)
     f84:	2300      	movs	r3, #0
     f86:	222c      	movs	r2, #44	; 0x2c
     f88:	a903      	add	r1, sp, #12
     f8a:	0028      	movs	r0, r5
     f8c:	4c3e      	ldr	r4, [pc, #248]	; (1088 <m2m_wifi_cb+0x290>)
     f8e:	47a0      	blx	r4
     f90:	2800      	cmp	r0, #0
     f92:	d000      	beq.n	f96 <m2m_wifi_cb+0x19e>
     f94:	e764      	b.n	e60 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
     f96:	4b3d      	ldr	r3, [pc, #244]	; (108c <m2m_wifi_cb+0x294>)
     f98:	681b      	ldr	r3, [r3, #0]
     f9a:	2b00      	cmp	r3, #0
     f9c:	d100      	bne.n	fa0 <m2m_wifi_cb+0x1a8>
     f9e:	e75f      	b.n	e60 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_RESULT, &strScanResult);
     fa0:	a903      	add	r1, sp, #12
     fa2:	3013      	adds	r0, #19
     fa4:	4798      	blx	r3
     fa6:	e75b      	b.n	e60 <m2m_wifi_cb+0x68>
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
     fa8:	2300      	movs	r3, #0
     faa:	2204      	movs	r2, #4
     fac:	a91c      	add	r1, sp, #112	; 0x70
     fae:	0028      	movs	r0, r5
     fb0:	4c35      	ldr	r4, [pc, #212]	; (1088 <m2m_wifi_cb+0x290>)
     fb2:	47a0      	blx	r4
     fb4:	2800      	cmp	r0, #0
     fb6:	d000      	beq.n	fba <m2m_wifi_cb+0x1c2>
     fb8:	e752      	b.n	e60 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
     fba:	4b34      	ldr	r3, [pc, #208]	; (108c <m2m_wifi_cb+0x294>)
     fbc:	681b      	ldr	r3, [r3, #0]
     fbe:	2b00      	cmp	r3, #0
     fc0:	d100      	bne.n	fc4 <m2m_wifi_cb+0x1cc>
     fc2:	e74d      	b.n	e60 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_CURRENT_RSSI, rx_buf);
     fc4:	a91c      	add	r1, sp, #112	; 0x70
     fc6:	3004      	adds	r0, #4
     fc8:	4798      	blx	r3
     fca:	e749      	b.n	e60 <m2m_wifi_cb+0x68>
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
     fcc:	2300      	movs	r3, #0
     fce:	2204      	movs	r2, #4
     fd0:	a91c      	add	r1, sp, #112	; 0x70
     fd2:	0028      	movs	r0, r5
     fd4:	4c2c      	ldr	r4, [pc, #176]	; (1088 <m2m_wifi_cb+0x290>)
     fd6:	47a0      	blx	r4
     fd8:	2800      	cmp	r0, #0
     fda:	d000      	beq.n	fde <m2m_wifi_cb+0x1e6>
     fdc:	e740      	b.n	e60 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
     fde:	4b2b      	ldr	r3, [pc, #172]	; (108c <m2m_wifi_cb+0x294>)
     fe0:	681b      	ldr	r3, [r3, #0]
     fe2:	2b00      	cmp	r3, #0
     fe4:	d100      	bne.n	fe8 <m2m_wifi_cb+0x1f0>
     fe6:	e73b      	b.n	e60 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_CLIENT_INFO, rx_buf);
     fe8:	a91c      	add	r1, sp, #112	; 0x70
     fea:	3065      	adds	r0, #101	; 0x65
     fec:	4798      	blx	r3
     fee:	e737      	b.n	e60 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strProvInfo, sizeof(tstrM2MProvisionInfo), 1) == M2M_SUCCESS)
     ff0:	2301      	movs	r3, #1
     ff2:	2264      	movs	r2, #100	; 0x64
     ff4:	a903      	add	r1, sp, #12
     ff6:	0028      	movs	r0, r5
     ff8:	4c23      	ldr	r4, [pc, #140]	; (1088 <m2m_wifi_cb+0x290>)
     ffa:	47a0      	blx	r4
     ffc:	2800      	cmp	r0, #0
     ffe:	d000      	beq.n	1002 <m2m_wifi_cb+0x20a>
    1000:	e72e      	b.n	e60 <m2m_wifi_cb+0x68>
			if(gpfAppWifiCb)
    1002:	4b22      	ldr	r3, [pc, #136]	; (108c <m2m_wifi_cb+0x294>)
    1004:	681b      	ldr	r3, [r3, #0]
    1006:	2b00      	cmp	r3, #0
    1008:	d100      	bne.n	100c <m2m_wifi_cb+0x214>
    100a:	e729      	b.n	e60 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_PROVISION_INFO, &strProvInfo);
    100c:	a903      	add	r1, sp, #12
    100e:	3009      	adds	r0, #9
    1010:	4798      	blx	r3
    1012:	e725      	b.n	e60 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strResp, sizeof(tstrM2MDefaultConnResp), 1) == M2M_SUCCESS)
    1014:	2301      	movs	r3, #1
    1016:	2204      	movs	r2, #4
    1018:	a903      	add	r1, sp, #12
    101a:	0028      	movs	r0, r5
    101c:	4c1a      	ldr	r4, [pc, #104]	; (1088 <m2m_wifi_cb+0x290>)
    101e:	47a0      	blx	r4
    1020:	2800      	cmp	r0, #0
    1022:	d000      	beq.n	1026 <m2m_wifi_cb+0x22e>
    1024:	e71c      	b.n	e60 <m2m_wifi_cb+0x68>
			if(gpfAppWifiCb)
    1026:	4b19      	ldr	r3, [pc, #100]	; (108c <m2m_wifi_cb+0x294>)
    1028:	681b      	ldr	r3, [r3, #0]
    102a:	2b00      	cmp	r3, #0
    102c:	d100      	bne.n	1030 <m2m_wifi_cb+0x238>
    102e:	e717      	b.n	e60 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_DEFAULT_CONNECT, &strResp);
    1030:	a903      	add	r1, sp, #12
    1032:	302a      	adds	r0, #42	; 0x2a
    1034:	4798      	blx	r3
    1036:	e713      	b.n	e60 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strPrng,sizeof(tstrPrng), 0) == M2M_SUCCESS)
    1038:	2300      	movs	r3, #0
    103a:	2208      	movs	r2, #8
    103c:	a903      	add	r1, sp, #12
    103e:	0028      	movs	r0, r5
    1040:	4c11      	ldr	r4, [pc, #68]	; (1088 <m2m_wifi_cb+0x290>)
    1042:	47a0      	blx	r4
    1044:	2800      	cmp	r0, #0
    1046:	d000      	beq.n	104a <m2m_wifi_cb+0x252>
    1048:	e70a      	b.n	e60 <m2m_wifi_cb+0x68>
			if(hif_receive(u32Addr + sizeof(tstrPrng),strPrng.pu8RngBuff,strPrng.u16PrngSize, 1) == M2M_SUCCESS)
    104a:	ab03      	add	r3, sp, #12
    104c:	889a      	ldrh	r2, [r3, #4]
    104e:	0028      	movs	r0, r5
    1050:	3008      	adds	r0, #8
    1052:	2301      	movs	r3, #1
    1054:	9903      	ldr	r1, [sp, #12]
    1056:	4c0c      	ldr	r4, [pc, #48]	; (1088 <m2m_wifi_cb+0x290>)
    1058:	47a0      	blx	r4
    105a:	2800      	cmp	r0, #0
    105c:	d000      	beq.n	1060 <m2m_wifi_cb+0x268>
    105e:	e6ff      	b.n	e60 <m2m_wifi_cb+0x68>
				if(gpfAppWifiCb)
    1060:	4b0a      	ldr	r3, [pc, #40]	; (108c <m2m_wifi_cb+0x294>)
    1062:	681b      	ldr	r3, [r3, #0]
    1064:	2b00      	cmp	r3, #0
    1066:	d100      	bne.n	106a <m2m_wifi_cb+0x272>
    1068:	e6fa      	b.n	e60 <m2m_wifi_cb+0x68>
					gpfAppWifiCb(M2M_WIFI_RESP_GET_PRNG,&strPrng);
    106a:	a903      	add	r1, sp, #12
    106c:	3020      	adds	r0, #32
    106e:	4798      	blx	r3
    1070:	e6f6      	b.n	e60 <m2m_wifi_cb+0x68>
    1072:	46c0      	nop			; (mov r8, r8)
    1074:	000090c4 	.word	0x000090c4
    1078:	00008d5c 	.word	0x00008d5c
    107c:	00007b2d 	.word	0x00007b2d
    1080:	00009114 	.word	0x00009114
    1084:	00007b61 	.word	0x00007b61
    1088:	00000c51 	.word	0x00000c51
    108c:	20000170 	.word	0x20000170
    1090:	00000531 	.word	0x00000531
    1094:	0000908c 	.word	0x0000908c
    1098:	000090f4 	.word	0x000090f4
    109c:	20000175 	.word	0x20000175
    10a0:	20000174 	.word	0x20000174

000010a4 <m2m_wifi_init>:
	s8Ret = hif_send(M2M_REQ_GROUP_SSL, M2M_SSL_IND_CRL|M2M_REQ_DATA_PKT, NULL, 0, (uint8*)pCRL, sizeof(tstrTlsCrlInfo), 0);
	return s8Ret;
}

sint8 m2m_wifi_init(tstrWifiInitParam * param)
{
    10a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    10a6:	b08f      	sub	sp, #60	; 0x3c
	tstrM2mRev strtmp;
	sint8 ret = M2M_SUCCESS;
	uint8 u8WifiMode = M2M_WIFI_MODE_NORMAL;
    10a8:	2201      	movs	r2, #1
    10aa:	230f      	movs	r3, #15
    10ac:	446b      	add	r3, sp
    10ae:	701a      	strb	r2, [r3, #0]
	
	if(param == NULL) 
    10b0:	2800      	cmp	r0, #0
    10b2:	d061      	beq.n	1178 <m2m_wifi_init+0xd4>
	{
		ret = M2M_ERR_FAIL;
		goto _EXIT0;
	}
	
	gpfAppWifiCb = param->pfAppWifiCb;
    10b4:	6802      	ldr	r2, [r0, #0]
    10b6:	4b32      	ldr	r3, [pc, #200]	; (1180 <m2m_wifi_init+0xdc>)
    10b8:	601a      	str	r2, [r3, #0]
#ifdef CONF_MGMT
	gpfAppMonCb  = param->pfAppMonCb;
#endif
*/

	gu8scanInProgress = 0;
    10ba:	2200      	movs	r2, #0
    10bc:	4b31      	ldr	r3, [pc, #196]	; (1184 <m2m_wifi_init+0xe0>)
    10be:	701a      	strb	r2, [r3, #0]
	/* Apply device specific initialization. */
	ret = nm_drv_init(&u8WifiMode);
    10c0:	200f      	movs	r0, #15
    10c2:	4468      	add	r0, sp
    10c4:	4b30      	ldr	r3, [pc, #192]	; (1188 <m2m_wifi_init+0xe4>)
    10c6:	4798      	blx	r3
    10c8:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS) 	goto _EXIT0;
    10ca:	d002      	beq.n	10d2 <m2m_wifi_init+0x2e>

_EXIT1:
	nm_drv_deinit(NULL);
_EXIT0:
	return ret;
}
    10cc:	0020      	movs	r0, r4
    10ce:	b00f      	add	sp, #60	; 0x3c
    10d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	ret = hif_init(NULL);
    10d2:	2000      	movs	r0, #0
    10d4:	4b2d      	ldr	r3, [pc, #180]	; (118c <m2m_wifi_init+0xe8>)
    10d6:	4798      	blx	r3
    10d8:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS) 	goto _EXIT1;
    10da:	d149      	bne.n	1170 <m2m_wifi_init+0xcc>
	hif_register_cb(M2M_REQ_GROUP_WIFI,m2m_wifi_cb);
    10dc:	492c      	ldr	r1, [pc, #176]	; (1190 <m2m_wifi_init+0xec>)
    10de:	2001      	movs	r0, #1
    10e0:	4b2c      	ldr	r3, [pc, #176]	; (1194 <m2m_wifi_init+0xf0>)
    10e2:	4798      	blx	r3
	ret = nm_get_firmware_full_info(&strtmp);
    10e4:	ae04      	add	r6, sp, #16
    10e6:	0030      	movs	r0, r6
    10e8:	4b2b      	ldr	r3, [pc, #172]	; (1198 <m2m_wifi_init+0xf4>)
    10ea:	4798      	blx	r3
    10ec:	0004      	movs	r4, r0
	M2M_INFO("Firmware ver   : %u.%u.%u Svnrev %u\n", strtmp.u8FirmwareMajor, strtmp.u8FirmwareMinor, strtmp.u8FirmwarePatch,strtmp.u16FirmwareSvnNum);
    10ee:	482b      	ldr	r0, [pc, #172]	; (119c <m2m_wifi_init+0xf8>)
    10f0:	4d2b      	ldr	r5, [pc, #172]	; (11a0 <m2m_wifi_init+0xfc>)
    10f2:	47a8      	blx	r5
    10f4:	79b3      	ldrb	r3, [r6, #6]
    10f6:	7972      	ldrb	r2, [r6, #5]
    10f8:	7931      	ldrb	r1, [r6, #4]
    10fa:	8c30      	ldrh	r0, [r6, #32]
    10fc:	9000      	str	r0, [sp, #0]
    10fe:	4829      	ldr	r0, [pc, #164]	; (11a4 <m2m_wifi_init+0x100>)
    1100:	47a8      	blx	r5
    1102:	200d      	movs	r0, #13
    1104:	4f28      	ldr	r7, [pc, #160]	; (11a8 <m2m_wifi_init+0x104>)
    1106:	47b8      	blx	r7
	M2M_INFO("Firmware Build %s Time %s\n",strtmp.BuildDate,strtmp.BuildTime);
    1108:	4824      	ldr	r0, [pc, #144]	; (119c <m2m_wifi_init+0xf8>)
    110a:	47a8      	blx	r5
    110c:	2226      	movs	r2, #38	; 0x26
    110e:	446a      	add	r2, sp
    1110:	211a      	movs	r1, #26
    1112:	4469      	add	r1, sp
    1114:	4825      	ldr	r0, [pc, #148]	; (11ac <m2m_wifi_init+0x108>)
    1116:	47a8      	blx	r5
    1118:	200d      	movs	r0, #13
    111a:	47b8      	blx	r7
	M2M_INFO("Firmware Min driver ver : %u.%u.%u\n", strtmp.u8DriverMajor, strtmp.u8DriverMinor, strtmp.u8DriverPatch);
    111c:	481f      	ldr	r0, [pc, #124]	; (119c <m2m_wifi_init+0xf8>)
    111e:	47a8      	blx	r5
    1120:	7a73      	ldrb	r3, [r6, #9]
    1122:	7a32      	ldrb	r2, [r6, #8]
    1124:	79f1      	ldrb	r1, [r6, #7]
    1126:	4822      	ldr	r0, [pc, #136]	; (11b0 <m2m_wifi_init+0x10c>)
    1128:	47a8      	blx	r5
    112a:	200d      	movs	r0, #13
    112c:	47b8      	blx	r7
	M2M_INFO("Driver ver: %u.%u.%u\n", M2M_RELEASE_VERSION_MAJOR_NO, M2M_RELEASE_VERSION_MINOR_NO, M2M_RELEASE_VERSION_PATCH_NO);
    112e:	481b      	ldr	r0, [pc, #108]	; (119c <m2m_wifi_init+0xf8>)
    1130:	47a8      	blx	r5
    1132:	2302      	movs	r3, #2
    1134:	2205      	movs	r2, #5
    1136:	2113      	movs	r1, #19
    1138:	481e      	ldr	r0, [pc, #120]	; (11b4 <m2m_wifi_init+0x110>)
    113a:	47a8      	blx	r5
    113c:	200d      	movs	r0, #13
    113e:	47b8      	blx	r7
	M2M_INFO("Driver built at %s\t%s\n",__DATE__,__TIME__);
    1140:	4816      	ldr	r0, [pc, #88]	; (119c <m2m_wifi_init+0xf8>)
    1142:	47a8      	blx	r5
    1144:	4a1c      	ldr	r2, [pc, #112]	; (11b8 <m2m_wifi_init+0x114>)
    1146:	491d      	ldr	r1, [pc, #116]	; (11bc <m2m_wifi_init+0x118>)
    1148:	481d      	ldr	r0, [pc, #116]	; (11c0 <m2m_wifi_init+0x11c>)
    114a:	47a8      	blx	r5
    114c:	200d      	movs	r0, #13
    114e:	47b8      	blx	r7
	if(M2M_ERR_FW_VER_MISMATCH == ret)
    1150:	0023      	movs	r3, r4
    1152:	330d      	adds	r3, #13
    1154:	d1ba      	bne.n	10cc <m2m_wifi_init+0x28>
		M2M_ERR("Mismatch Firmawre Version\n");
    1156:	22f8      	movs	r2, #248	; 0xf8
    1158:	0052      	lsls	r2, r2, #1
    115a:	491a      	ldr	r1, [pc, #104]	; (11c4 <m2m_wifi_init+0x120>)
    115c:	481a      	ldr	r0, [pc, #104]	; (11c8 <m2m_wifi_init+0x124>)
    115e:	4b10      	ldr	r3, [pc, #64]	; (11a0 <m2m_wifi_init+0xfc>)
    1160:	4798      	blx	r3
    1162:	481a      	ldr	r0, [pc, #104]	; (11cc <m2m_wifi_init+0x128>)
    1164:	4b1a      	ldr	r3, [pc, #104]	; (11d0 <m2m_wifi_init+0x12c>)
    1166:	4798      	blx	r3
    1168:	200d      	movs	r0, #13
    116a:	4b0f      	ldr	r3, [pc, #60]	; (11a8 <m2m_wifi_init+0x104>)
    116c:	4798      	blx	r3
    116e:	e7ad      	b.n	10cc <m2m_wifi_init+0x28>
	nm_drv_deinit(NULL);
    1170:	2000      	movs	r0, #0
    1172:	4b18      	ldr	r3, [pc, #96]	; (11d4 <m2m_wifi_init+0x130>)
    1174:	4798      	blx	r3
    1176:	e7a9      	b.n	10cc <m2m_wifi_init+0x28>
		ret = M2M_ERR_FAIL;
    1178:	240c      	movs	r4, #12
    117a:	4264      	negs	r4, r4
    117c:	e7a6      	b.n	10cc <m2m_wifi_init+0x28>
    117e:	46c0      	nop			; (mov r8, r8)
    1180:	20000170 	.word	0x20000170
    1184:	20000175 	.word	0x20000175
    1188:	00001b49 	.word	0x00001b49
    118c:	00000dc1 	.word	0x00000dc1
    1190:	00000df9 	.word	0x00000df9
    1194:	00000d3d 	.word	0x00000d3d
    1198:	00001a65 	.word	0x00001a65
    119c:	0000908c 	.word	0x0000908c
    11a0:	00007b2d 	.word	0x00007b2d
    11a4:	000091d0 	.word	0x000091d0
    11a8:	00007b61 	.word	0x00007b61
    11ac:	000091f8 	.word	0x000091f8
    11b0:	00009214 	.word	0x00009214
    11b4:	00009238 	.word	0x00009238
    11b8:	00009250 	.word	0x00009250
    11bc:	0000925c 	.word	0x0000925c
    11c0:	00009268 	.word	0x00009268
    11c4:	000090d0 	.word	0x000090d0
    11c8:	00008d5c 	.word	0x00008d5c
    11cc:	00009280 	.word	0x00009280
    11d0:	00007c49 	.word	0x00007c49
    11d4:	00001c1d 	.word	0x00001c1d

000011d8 <m2m_wifi_handle_events>:
	return M2M_SUCCESS;
}


sint8 m2m_wifi_handle_events(void * arg)
{
    11d8:	b510      	push	{r4, lr}
	return hif_handle_isr();
    11da:	4b01      	ldr	r3, [pc, #4]	; (11e0 <m2m_wifi_handle_events+0x8>)
    11dc:	4798      	blx	r3
}
    11de:	bd10      	pop	{r4, pc}
    11e0:	00000875 	.word	0x00000875

000011e4 <m2m_wifi_connect_sc>:
{
	return m2m_wifi_connect_sc(pcSsid, u8SsidLen, u8SecType, pvAuthInfo,  u16Ch,0);
}

sint8 m2m_wifi_connect_sc(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch, uint8 u8NoSaveCred)
{
    11e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    11e6:	46ce      	mov	lr, r9
    11e8:	4647      	mov	r7, r8
    11ea:	b580      	push	{r7, lr}
    11ec:	b0a3      	sub	sp, #140	; 0x8c
    11ee:	9005      	str	r0, [sp, #20]
    11f0:	000c      	movs	r4, r1
    11f2:	0015      	movs	r5, r2
    11f4:	001f      	movs	r7, r3
    11f6:	ab2a      	add	r3, sp, #168	; 0xa8
    11f8:	881b      	ldrh	r3, [r3, #0]
    11fa:	4699      	mov	r9, r3
    11fc:	ab2b      	add	r3, sp, #172	; 0xac
    11fe:	781b      	ldrb	r3, [r3, #0]
    1200:	4698      	mov	r8, r3
	sint8				ret = M2M_SUCCESS;
	tstrM2mWifiConnect	strConnect;
	tstrM2MWifiSecInfo	*pstrAuthInfo;

	if(u8SecType != M2M_WIFI_SEC_OPEN)
    1202:	2a01      	cmp	r2, #1
    1204:	d003      	beq.n	120e <m2m_wifi_connect_sc+0x2a>
	{
		if(pvAuthInfo == NULL)
    1206:	2f00      	cmp	r7, #0
    1208:	d040      	beq.n	128c <m2m_wifi_connect_sc+0xa8>
		{
			M2M_ERR("Key is not valid\n");
			ret = M2M_ERR_FAIL;
			goto ERR1;
		}
		if((u8SecType == M2M_WIFI_SEC_WPA_PSK) && (m2m_strlen(pvAuthInfo) == (M2M_MAX_PSK_LEN-1)))
    120a:	2a02      	cmp	r2, #2
    120c:	d04c      	beq.n	12a8 <m2m_wifi_connect_sc+0xc4>
				i++;
			}
		}
	}
	
	if((u8SsidLen<=0)||(u8SsidLen>=M2M_MAX_SSID_LEN))
    120e:	1e63      	subs	r3, r4, #1
    1210:	2b1f      	cmp	r3, #31
    1212:	d900      	bls.n	1216 <m2m_wifi_connect_sc+0x32>
    1214:	e078      	b.n	1308 <m2m_wifi_connect_sc+0x124>
		M2M_ERR("SSID LEN INVALID\n");
		ret = M2M_ERR_FAIL;
		goto ERR1;
	}

	if(u16Ch < M2M_WIFI_CH_1|| u16Ch > M2M_WIFI_CH_14)
    1216:	464b      	mov	r3, r9
    1218:	3b01      	subs	r3, #1
    121a:	b29b      	uxth	r3, r3
    121c:	2b0d      	cmp	r3, #13
    121e:	d903      	bls.n	1228 <m2m_wifi_connect_sc+0x44>
	{
		if(u16Ch!=M2M_WIFI_CH_ALL)
    1220:	464b      	mov	r3, r9
    1222:	2bff      	cmp	r3, #255	; 0xff
    1224:	d000      	beq.n	1228 <m2m_wifi_connect_sc+0x44>
    1226:	e07d      	b.n	1324 <m2m_wifi_connect_sc+0x140>
			ret = M2M_ERR_FAIL;
			goto ERR1;
		}
	}

	m2m_memcpy(strConnect.au8SSID, (uint8*)pcSsid, u8SsidLen);
    1228:	ae07      	add	r6, sp, #28
    122a:	0022      	movs	r2, r4
    122c:	9905      	ldr	r1, [sp, #20]
    122e:	205a      	movs	r0, #90	; 0x5a
    1230:	ab02      	add	r3, sp, #8
    1232:	469c      	mov	ip, r3
    1234:	4460      	add	r0, ip
    1236:	4b78      	ldr	r3, [pc, #480]	; (1418 <m2m_wifi_connect_sc+0x234>)
    1238:	4798      	blx	r3
	strConnect.au8SSID[u8SsidLen] = 0;
    123a:	1934      	adds	r4, r6, r4
    123c:	3446      	adds	r4, #70	; 0x46
    123e:	2300      	movs	r3, #0
    1240:	7023      	strb	r3, [r4, #0]
	strConnect.u16Ch = NM_BSP_B_L_16(u16Ch);
    1242:	3344      	adds	r3, #68	; 0x44
    1244:	464a      	mov	r2, r9
    1246:	52f2      	strh	r2, [r6, r3]
	
	/* Credentials will be Not be saved if u8NoSaveCred is set */ 
	strConnect.u8NoSaveCred = u8NoSaveCred ? 1:0;
    1248:	4643      	mov	r3, r8
    124a:	1e5a      	subs	r2, r3, #1
    124c:	4193      	sbcs	r3, r2
    124e:	2267      	movs	r2, #103	; 0x67
    1250:	54b3      	strb	r3, [r6, r2]
	pstrAuthInfo = &strConnect.strSec;
	pstrAuthInfo->u8SecType	= u8SecType;
    1252:	2341      	movs	r3, #65	; 0x41
    1254:	54f5      	strb	r5, [r6, r3]

	if(u8SecType == M2M_WIFI_SEC_WEP)
    1256:	2d03      	cmp	r5, #3
    1258:	d100      	bne.n	125c <m2m_wifi_connect_sc+0x78>
    125a:	e071      	b.n	1340 <m2m_wifi_connect_sc+0x15c>
			goto ERR1;
		}
		m2m_memcpy((uint8*)pstrWep->au8WepKey,(uint8*)pstrWepParams->au8WepKey, pstrWepParams->u8KeySz);
		pstrWep->au8WepKey[pstrWepParams->u8KeySz] = 0;
	}
	else if(u8SecType == M2M_WIFI_SEC_WPA_PSK)
    125c:	2d02      	cmp	r5, #2
    125e:	d100      	bne.n	1262 <m2m_wifi_connect_sc+0x7e>
    1260:	e0aa      	b.n	13b8 <m2m_wifi_connect_sc+0x1d4>
			ret = M2M_ERR_FAIL;
			goto ERR1;
		}
		m2m_memcpy(pstrAuthInfo->uniAuth.au8PSK, (uint8*)pvAuthInfo, u16KeyLen + 1);
	}
	else if(u8SecType == M2M_WIFI_SEC_802_1X)
    1262:	2d04      	cmp	r5, #4
    1264:	d100      	bne.n	1268 <m2m_wifi_connect_sc+0x84>
    1266:	e0c2      	b.n	13ee <m2m_wifi_connect_sc+0x20a>
	{
		m2m_memcpy((uint8*)&pstrAuthInfo->uniAuth.strCred1x, (uint8*)pvAuthInfo, sizeof(tstr1xAuthCredentials));
	}
	else if(u8SecType == M2M_WIFI_SEC_OPEN);
    1268:	2d01      	cmp	r5, #1
    126a:	d000      	beq.n	126e <m2m_wifi_connect_sc+0x8a>
    126c:	e0c5      	b.n	13fa <m2m_wifi_connect_sc+0x216>
		M2M_ERR("undefined sec type\n");
		ret = M2M_ERR_FAIL;
		goto ERR1;
	}

	ret = hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_CONNECT, (uint8*)&strConnect, sizeof(tstrM2mWifiConnect),NULL, 0,0);
    126e:	2300      	movs	r3, #0
    1270:	9302      	str	r3, [sp, #8]
    1272:	9301      	str	r3, [sp, #4]
    1274:	9300      	str	r3, [sp, #0]
    1276:	336c      	adds	r3, #108	; 0x6c
    1278:	aa07      	add	r2, sp, #28
    127a:	2128      	movs	r1, #40	; 0x28
    127c:	2001      	movs	r0, #1
    127e:	4c67      	ldr	r4, [pc, #412]	; (141c <m2m_wifi_connect_sc+0x238>)
    1280:	47a0      	blx	r4

ERR1:
	return ret;
}
    1282:	b023      	add	sp, #140	; 0x8c
    1284:	bc0c      	pop	{r2, r3}
    1286:	4690      	mov	r8, r2
    1288:	4699      	mov	r9, r3
    128a:	bdf0      	pop	{r4, r5, r6, r7, pc}
			M2M_ERR("Key is not valid\n");
    128c:	4a64      	ldr	r2, [pc, #400]	; (1420 <m2m_wifi_connect_sc+0x23c>)
    128e:	4965      	ldr	r1, [pc, #404]	; (1424 <m2m_wifi_connect_sc+0x240>)
    1290:	4865      	ldr	r0, [pc, #404]	; (1428 <m2m_wifi_connect_sc+0x244>)
    1292:	4b66      	ldr	r3, [pc, #408]	; (142c <m2m_wifi_connect_sc+0x248>)
    1294:	4798      	blx	r3
    1296:	4866      	ldr	r0, [pc, #408]	; (1430 <m2m_wifi_connect_sc+0x24c>)
    1298:	4b66      	ldr	r3, [pc, #408]	; (1434 <m2m_wifi_connect_sc+0x250>)
    129a:	4798      	blx	r3
    129c:	200d      	movs	r0, #13
    129e:	4b66      	ldr	r3, [pc, #408]	; (1438 <m2m_wifi_connect_sc+0x254>)
    12a0:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    12a2:	200c      	movs	r0, #12
    12a4:	4240      	negs	r0, r0
			goto ERR1;
    12a6:	e7ec      	b.n	1282 <m2m_wifi_connect_sc+0x9e>
		if((u8SecType == M2M_WIFI_SEC_WPA_PSK) && (m2m_strlen(pvAuthInfo) == (M2M_MAX_PSK_LEN-1)))
    12a8:	0038      	movs	r0, r7
    12aa:	4b64      	ldr	r3, [pc, #400]	; (143c <m2m_wifi_connect_sc+0x258>)
    12ac:	4798      	blx	r3
    12ae:	2840      	cmp	r0, #64	; 0x40
    12b0:	d1ad      	bne.n	120e <m2m_wifi_connect_sc+0x2a>
				if(pu8Psk[i]<'0' || (pu8Psk[i]>'9' && pu8Psk[i] < 'A')|| (pu8Psk[i]>'F' && pu8Psk[i] < 'a') || pu8Psk[i] > 'f')
    12b2:	783b      	ldrb	r3, [r7, #0]
    12b4:	001a      	movs	r2, r3
    12b6:	3a30      	subs	r2, #48	; 0x30
    12b8:	2a36      	cmp	r2, #54	; 0x36
    12ba:	d817      	bhi.n	12ec <m2m_wifi_connect_sc+0x108>
    12bc:	3a0a      	subs	r2, #10
    12be:	2a06      	cmp	r2, #6
    12c0:	d914      	bls.n	12ec <m2m_wifi_connect_sc+0x108>
    12c2:	3b47      	subs	r3, #71	; 0x47
    12c4:	2b19      	cmp	r3, #25
    12c6:	d911      	bls.n	12ec <m2m_wifi_connect_sc+0x108>
    12c8:	1c7a      	adds	r2, r7, #1
    12ca:	0038      	movs	r0, r7
    12cc:	3040      	adds	r0, #64	; 0x40
    12ce:	7813      	ldrb	r3, [r2, #0]
    12d0:	0019      	movs	r1, r3
    12d2:	3930      	subs	r1, #48	; 0x30
    12d4:	2936      	cmp	r1, #54	; 0x36
    12d6:	d809      	bhi.n	12ec <m2m_wifi_connect_sc+0x108>
    12d8:	390a      	subs	r1, #10
    12da:	2906      	cmp	r1, #6
    12dc:	d906      	bls.n	12ec <m2m_wifi_connect_sc+0x108>
    12de:	3b47      	subs	r3, #71	; 0x47
    12e0:	2b19      	cmp	r3, #25
    12e2:	d903      	bls.n	12ec <m2m_wifi_connect_sc+0x108>
    12e4:	3201      	adds	r2, #1
			while(i < (M2M_MAX_PSK_LEN-1))
    12e6:	4282      	cmp	r2, r0
    12e8:	d1f1      	bne.n	12ce <m2m_wifi_connect_sc+0xea>
    12ea:	e790      	b.n	120e <m2m_wifi_connect_sc+0x2a>
					M2M_ERR("Invalid Key\n");
    12ec:	4a54      	ldr	r2, [pc, #336]	; (1440 <m2m_wifi_connect_sc+0x25c>)
    12ee:	494d      	ldr	r1, [pc, #308]	; (1424 <m2m_wifi_connect_sc+0x240>)
    12f0:	484d      	ldr	r0, [pc, #308]	; (1428 <m2m_wifi_connect_sc+0x244>)
    12f2:	4b4e      	ldr	r3, [pc, #312]	; (142c <m2m_wifi_connect_sc+0x248>)
    12f4:	4798      	blx	r3
    12f6:	4853      	ldr	r0, [pc, #332]	; (1444 <m2m_wifi_connect_sc+0x260>)
    12f8:	4b4e      	ldr	r3, [pc, #312]	; (1434 <m2m_wifi_connect_sc+0x250>)
    12fa:	4798      	blx	r3
    12fc:	200d      	movs	r0, #13
    12fe:	4b4e      	ldr	r3, [pc, #312]	; (1438 <m2m_wifi_connect_sc+0x254>)
    1300:	4798      	blx	r3
					ret = M2M_ERR_FAIL;
    1302:	200c      	movs	r0, #12
    1304:	4240      	negs	r0, r0
					goto ERR1;
    1306:	e7bc      	b.n	1282 <m2m_wifi_connect_sc+0x9e>
		M2M_ERR("SSID LEN INVALID\n");
    1308:	4a4f      	ldr	r2, [pc, #316]	; (1448 <m2m_wifi_connect_sc+0x264>)
    130a:	4946      	ldr	r1, [pc, #280]	; (1424 <m2m_wifi_connect_sc+0x240>)
    130c:	4846      	ldr	r0, [pc, #280]	; (1428 <m2m_wifi_connect_sc+0x244>)
    130e:	4b47      	ldr	r3, [pc, #284]	; (142c <m2m_wifi_connect_sc+0x248>)
    1310:	4798      	blx	r3
    1312:	484e      	ldr	r0, [pc, #312]	; (144c <m2m_wifi_connect_sc+0x268>)
    1314:	4b47      	ldr	r3, [pc, #284]	; (1434 <m2m_wifi_connect_sc+0x250>)
    1316:	4798      	blx	r3
    1318:	200d      	movs	r0, #13
    131a:	4b47      	ldr	r3, [pc, #284]	; (1438 <m2m_wifi_connect_sc+0x254>)
    131c:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
    131e:	200c      	movs	r0, #12
    1320:	4240      	negs	r0, r0
		goto ERR1;
    1322:	e7ae      	b.n	1282 <m2m_wifi_connect_sc+0x9e>
			M2M_ERR("CH INVALID\n");
    1324:	4a4a      	ldr	r2, [pc, #296]	; (1450 <m2m_wifi_connect_sc+0x26c>)
    1326:	493f      	ldr	r1, [pc, #252]	; (1424 <m2m_wifi_connect_sc+0x240>)
    1328:	483f      	ldr	r0, [pc, #252]	; (1428 <m2m_wifi_connect_sc+0x244>)
    132a:	4b40      	ldr	r3, [pc, #256]	; (142c <m2m_wifi_connect_sc+0x248>)
    132c:	4798      	blx	r3
    132e:	4849      	ldr	r0, [pc, #292]	; (1454 <m2m_wifi_connect_sc+0x270>)
    1330:	4b40      	ldr	r3, [pc, #256]	; (1434 <m2m_wifi_connect_sc+0x250>)
    1332:	4798      	blx	r3
    1334:	200d      	movs	r0, #13
    1336:	4b40      	ldr	r3, [pc, #256]	; (1438 <m2m_wifi_connect_sc+0x254>)
    1338:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    133a:	200c      	movs	r0, #12
    133c:	4240      	negs	r0, r0
			goto ERR1;
    133e:	e7a0      	b.n	1282 <m2m_wifi_connect_sc+0x9e>
		pstrWep->u8KeyIndx =pstrWepParams->u8KeyIndx-1;
    1340:	783b      	ldrb	r3, [r7, #0]
    1342:	3b01      	subs	r3, #1
    1344:	b2db      	uxtb	r3, r3
    1346:	aa07      	add	r2, sp, #28
    1348:	7013      	strb	r3, [r2, #0]
		if(pstrWep->u8KeyIndx >= WEP_KEY_MAX_INDEX)
    134a:	2b03      	cmp	r3, #3
    134c:	d817      	bhi.n	137e <m2m_wifi_connect_sc+0x19a>
		pstrWep->u8KeySz = pstrWepParams->u8KeySz-1;
    134e:	787a      	ldrb	r2, [r7, #1]
    1350:	1e51      	subs	r1, r2, #1
    1352:	ab07      	add	r3, sp, #28
    1354:	7059      	strb	r1, [r3, #1]
		if ((pstrWep->u8KeySz != WEP_40_KEY_STRING_SIZE)&& (pstrWep->u8KeySz != WEP_104_KEY_STRING_SIZE))
    1356:	2310      	movs	r3, #16
    1358:	0011      	movs	r1, r2
    135a:	4399      	bics	r1, r3
    135c:	290b      	cmp	r1, #11
    135e:	d01d      	beq.n	139c <m2m_wifi_connect_sc+0x1b8>
			M2M_ERR("Invalid Wep key length %d\n", pstrWep->u8KeySz);
    1360:	4a3d      	ldr	r2, [pc, #244]	; (1458 <m2m_wifi_connect_sc+0x274>)
    1362:	4930      	ldr	r1, [pc, #192]	; (1424 <m2m_wifi_connect_sc+0x240>)
    1364:	4830      	ldr	r0, [pc, #192]	; (1428 <m2m_wifi_connect_sc+0x244>)
    1366:	4c31      	ldr	r4, [pc, #196]	; (142c <m2m_wifi_connect_sc+0x248>)
    1368:	47a0      	blx	r4
    136a:	ab07      	add	r3, sp, #28
    136c:	7859      	ldrb	r1, [r3, #1]
    136e:	483b      	ldr	r0, [pc, #236]	; (145c <m2m_wifi_connect_sc+0x278>)
    1370:	47a0      	blx	r4
    1372:	200d      	movs	r0, #13
    1374:	4b30      	ldr	r3, [pc, #192]	; (1438 <m2m_wifi_connect_sc+0x254>)
    1376:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    1378:	200c      	movs	r0, #12
    137a:	4240      	negs	r0, r0
			goto ERR1;
    137c:	e781      	b.n	1282 <m2m_wifi_connect_sc+0x9e>
			M2M_ERR("Invalid Wep key index %d\n", pstrWep->u8KeyIndx);
    137e:	4a38      	ldr	r2, [pc, #224]	; (1460 <m2m_wifi_connect_sc+0x27c>)
    1380:	4928      	ldr	r1, [pc, #160]	; (1424 <m2m_wifi_connect_sc+0x240>)
    1382:	4829      	ldr	r0, [pc, #164]	; (1428 <m2m_wifi_connect_sc+0x244>)
    1384:	4c29      	ldr	r4, [pc, #164]	; (142c <m2m_wifi_connect_sc+0x248>)
    1386:	47a0      	blx	r4
    1388:	ab07      	add	r3, sp, #28
    138a:	7819      	ldrb	r1, [r3, #0]
    138c:	4835      	ldr	r0, [pc, #212]	; (1464 <m2m_wifi_connect_sc+0x280>)
    138e:	47a0      	blx	r4
    1390:	200d      	movs	r0, #13
    1392:	4b29      	ldr	r3, [pc, #164]	; (1438 <m2m_wifi_connect_sc+0x254>)
    1394:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    1396:	200c      	movs	r0, #12
    1398:	4240      	negs	r0, r0
			goto ERR1;
    139a:	e772      	b.n	1282 <m2m_wifi_connect_sc+0x9e>
		m2m_memcpy((uint8*)pstrWep->au8WepKey,(uint8*)pstrWepParams->au8WepKey, pstrWepParams->u8KeySz);
    139c:	1cb9      	adds	r1, r7, #2
    139e:	2016      	movs	r0, #22
    13a0:	ab02      	add	r3, sp, #8
    13a2:	469c      	mov	ip, r3
    13a4:	4460      	add	r0, ip
    13a6:	4b1c      	ldr	r3, [pc, #112]	; (1418 <m2m_wifi_connect_sc+0x234>)
    13a8:	4798      	blx	r3
		pstrWep->au8WepKey[pstrWepParams->u8KeySz] = 0;
    13aa:	787b      	ldrb	r3, [r7, #1]
    13ac:	aa07      	add	r2, sp, #28
    13ae:	4694      	mov	ip, r2
    13b0:	4463      	add	r3, ip
    13b2:	2200      	movs	r2, #0
    13b4:	709a      	strb	r2, [r3, #2]
    13b6:	e75a      	b.n	126e <m2m_wifi_connect_sc+0x8a>
		uint16	u16KeyLen = m2m_strlen((uint8*)pvAuthInfo);
    13b8:	0038      	movs	r0, r7
    13ba:	4b20      	ldr	r3, [pc, #128]	; (143c <m2m_wifi_connect_sc+0x258>)
    13bc:	4798      	blx	r3
		if((u16KeyLen <= 0)||(u16KeyLen >= M2M_MAX_PSK_LEN))
    13be:	1e43      	subs	r3, r0, #1
    13c0:	b29b      	uxth	r3, r3
    13c2:	2b3f      	cmp	r3, #63	; 0x3f
    13c4:	d805      	bhi.n	13d2 <m2m_wifi_connect_sc+0x1ee>
		m2m_memcpy(pstrAuthInfo->uniAuth.au8PSK, (uint8*)pvAuthInfo, u16KeyLen + 1);
    13c6:	1c42      	adds	r2, r0, #1
    13c8:	0039      	movs	r1, r7
    13ca:	a807      	add	r0, sp, #28
    13cc:	4b12      	ldr	r3, [pc, #72]	; (1418 <m2m_wifi_connect_sc+0x234>)
    13ce:	4798      	blx	r3
    13d0:	e74d      	b.n	126e <m2m_wifi_connect_sc+0x8a>
			M2M_ERR("Incorrect PSK key length\n");
    13d2:	4a25      	ldr	r2, [pc, #148]	; (1468 <m2m_wifi_connect_sc+0x284>)
    13d4:	4913      	ldr	r1, [pc, #76]	; (1424 <m2m_wifi_connect_sc+0x240>)
    13d6:	4814      	ldr	r0, [pc, #80]	; (1428 <m2m_wifi_connect_sc+0x244>)
    13d8:	4b14      	ldr	r3, [pc, #80]	; (142c <m2m_wifi_connect_sc+0x248>)
    13da:	4798      	blx	r3
    13dc:	4823      	ldr	r0, [pc, #140]	; (146c <m2m_wifi_connect_sc+0x288>)
    13de:	4b15      	ldr	r3, [pc, #84]	; (1434 <m2m_wifi_connect_sc+0x250>)
    13e0:	4798      	blx	r3
    13e2:	200d      	movs	r0, #13
    13e4:	4b14      	ldr	r3, [pc, #80]	; (1438 <m2m_wifi_connect_sc+0x254>)
    13e6:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    13e8:	200c      	movs	r0, #12
    13ea:	4240      	negs	r0, r0
			goto ERR1;
    13ec:	e749      	b.n	1282 <m2m_wifi_connect_sc+0x9e>
		m2m_memcpy((uint8*)&pstrAuthInfo->uniAuth.strCred1x, (uint8*)pvAuthInfo, sizeof(tstr1xAuthCredentials));
    13ee:	223e      	movs	r2, #62	; 0x3e
    13f0:	0039      	movs	r1, r7
    13f2:	a807      	add	r0, sp, #28
    13f4:	4b08      	ldr	r3, [pc, #32]	; (1418 <m2m_wifi_connect_sc+0x234>)
    13f6:	4798      	blx	r3
    13f8:	e739      	b.n	126e <m2m_wifi_connect_sc+0x8a>
		M2M_ERR("undefined sec type\n");
    13fa:	4a1d      	ldr	r2, [pc, #116]	; (1470 <m2m_wifi_connect_sc+0x28c>)
    13fc:	4909      	ldr	r1, [pc, #36]	; (1424 <m2m_wifi_connect_sc+0x240>)
    13fe:	480a      	ldr	r0, [pc, #40]	; (1428 <m2m_wifi_connect_sc+0x244>)
    1400:	4b0a      	ldr	r3, [pc, #40]	; (142c <m2m_wifi_connect_sc+0x248>)
    1402:	4798      	blx	r3
    1404:	481b      	ldr	r0, [pc, #108]	; (1474 <m2m_wifi_connect_sc+0x290>)
    1406:	4b0b      	ldr	r3, [pc, #44]	; (1434 <m2m_wifi_connect_sc+0x250>)
    1408:	4798      	blx	r3
    140a:	200d      	movs	r0, #13
    140c:	4b0a      	ldr	r3, [pc, #40]	; (1438 <m2m_wifi_connect_sc+0x254>)
    140e:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
    1410:	200c      	movs	r0, #12
    1412:	4240      	negs	r0, r0
		goto ERR1;
    1414:	e735      	b.n	1282 <m2m_wifi_connect_sc+0x9e>
    1416:	46c0      	nop			; (mov r8, r8)
    1418:	0000051d 	.word	0x0000051d
    141c:	00000645 	.word	0x00000645
    1420:	0000021f 	.word	0x0000021f
    1424:	000090e0 	.word	0x000090e0
    1428:	00008d5c 	.word	0x00008d5c
    142c:	00007b2d 	.word	0x00007b2d
    1430:	00009128 	.word	0x00009128
    1434:	00007c49 	.word	0x00007c49
    1438:	00007b61 	.word	0x00007b61
    143c:	00000541 	.word	0x00000541
    1440:	0000022b 	.word	0x0000022b
    1444:	0000913c 	.word	0x0000913c
    1448:	00000236 	.word	0x00000236
    144c:	00009148 	.word	0x00009148
    1450:	0000023f 	.word	0x0000023f
    1454:	0000915c 	.word	0x0000915c
    1458:	0000025d 	.word	0x0000025d
    145c:	00009184 	.word	0x00009184
    1460:	00000256 	.word	0x00000256
    1464:	00009168 	.word	0x00009168
    1468:	00000269 	.word	0x00000269
    146c:	000091a0 	.word	0x000091a0
    1470:	00000276 	.word	0x00000276
    1474:	000091bc 	.word	0x000091bc

00001478 <m2m_wifi_connect>:
{
    1478:	b530      	push	{r4, r5, lr}
    147a:	b083      	sub	sp, #12
    147c:	ac06      	add	r4, sp, #24
    147e:	8824      	ldrh	r4, [r4, #0]
	return m2m_wifi_connect_sc(pcSsid, u8SsidLen, u8SecType, pvAuthInfo,  u16Ch,0);
    1480:	2500      	movs	r5, #0
    1482:	9501      	str	r5, [sp, #4]
    1484:	9400      	str	r4, [sp, #0]
    1486:	4c02      	ldr	r4, [pc, #8]	; (1490 <m2m_wifi_connect+0x18>)
    1488:	47a0      	blx	r4
}
    148a:	b003      	add	sp, #12
    148c:	bd30      	pop	{r4, r5, pc}
    148e:	46c0      	nop			; (mov r8, r8)
    1490:	000011e5 	.word	0x000011e5

00001494 <m2m_wifi_request_dhcp_client>:

sint8 m2m_wifi_request_dhcp_client(void)
{
	/*legacy API should be removed */
	return 0;
}
    1494:	2000      	movs	r0, #0
    1496:	4770      	bx	lr

00001498 <chip_apply_conf>:

#define TIMEOUT						(0xfffffffful)
#define WAKUP_TRAILS_TIMEOUT		(4)

sint8 chip_apply_conf(uint32 u32Conf)
{
    1498:	b5f0      	push	{r4, r5, r6, r7, lr}
    149a:	b083      	sub	sp, #12
#endif
#ifdef __DISABLE_FIRMWARE_LOGS__
	val32 |= rHAVE_LOGS_DISABLED_BIT;
#endif

	val32 |= rHAVE_RESERVED1_BIT;
    149c:	2580      	movs	r5, #128	; 0x80
    149e:	006d      	lsls	r5, r5, #1
    14a0:	4305      	orrs	r5, r0
	do  {
		nm_write_reg(rNMI_GP_REG_1, val32);
    14a2:	24a5      	movs	r4, #165	; 0xa5
    14a4:	0164      	lsls	r4, r4, #5
    14a6:	4f08      	ldr	r7, [pc, #32]	; (14c8 <chip_apply_conf+0x30>)
		if(val32 != 0) {		
			uint32 reg = 0;
			ret = nm_read_reg_with_ret(rNMI_GP_REG_1, &reg);
    14a8:	4e08      	ldr	r6, [pc, #32]	; (14cc <chip_apply_conf+0x34>)
		nm_write_reg(rNMI_GP_REG_1, val32);
    14aa:	0029      	movs	r1, r5
    14ac:	0020      	movs	r0, r4
    14ae:	47b8      	blx	r7
			uint32 reg = 0;
    14b0:	2300      	movs	r3, #0
    14b2:	9301      	str	r3, [sp, #4]
			ret = nm_read_reg_with_ret(rNMI_GP_REG_1, &reg);
    14b4:	a901      	add	r1, sp, #4
    14b6:	0020      	movs	r0, r4
    14b8:	47b0      	blx	r6
			if(ret == M2M_SUCCESS) {
    14ba:	2800      	cmp	r0, #0
    14bc:	d1f5      	bne.n	14aa <chip_apply_conf+0x12>
				if(reg == val32)
    14be:	9b01      	ldr	r3, [sp, #4]
    14c0:	429d      	cmp	r5, r3
    14c2:	d1f2      	bne.n	14aa <chip_apply_conf+0x12>
			break;
		}
	} while(1);

	return M2M_SUCCESS;
}
    14c4:	b003      	add	sp, #12
    14c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    14c8:	00001989 	.word	0x00001989
    14cc:	0000197d 	.word	0x0000197d

000014d0 <enable_interrupts>:
		nm_write_reg(WAKE_CLK_REG, reg);
	}
}

sint8 enable_interrupts(void)
{
    14d0:	b500      	push	{lr}
    14d2:	b083      	sub	sp, #12
	uint32 reg = 0;
    14d4:	2300      	movs	r3, #0
    14d6:	9301      	str	r3, [sp, #4]
	sint8 ret = M2M_SUCCESS;
	/**
	interrupt pin mux select
	**/
	ret = nm_read_reg_with_ret(NMI_PIN_MUX_0, &reg);
    14d8:	a901      	add	r1, sp, #4
    14da:	4811      	ldr	r0, [pc, #68]	; (1520 <enable_interrupts+0x50>)
    14dc:	4b11      	ldr	r3, [pc, #68]	; (1524 <enable_interrupts+0x54>)
    14de:	4798      	blx	r3
	if (M2M_SUCCESS != ret) goto ERR1;
    14e0:	2800      	cmp	r0, #0
    14e2:	d001      	beq.n	14e8 <enable_interrupts+0x18>
	reg |= ((uint32) 1 << 16);
	ret = nm_write_reg(NMI_INTR_ENABLE, reg);
	if (M2M_SUCCESS != ret) goto ERR1;
ERR1:	
	return ret;
}
    14e4:	b003      	add	sp, #12
    14e6:	bd00      	pop	{pc}
	reg |= ((uint32) 1 << 8);
    14e8:	2180      	movs	r1, #128	; 0x80
    14ea:	0049      	lsls	r1, r1, #1
    14ec:	9b01      	ldr	r3, [sp, #4]
    14ee:	4319      	orrs	r1, r3
    14f0:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_PIN_MUX_0, reg);
    14f2:	480b      	ldr	r0, [pc, #44]	; (1520 <enable_interrupts+0x50>)
    14f4:	4b0c      	ldr	r3, [pc, #48]	; (1528 <enable_interrupts+0x58>)
    14f6:	4798      	blx	r3
	if (M2M_SUCCESS != ret) goto ERR1;
    14f8:	2800      	cmp	r0, #0
    14fa:	d1f3      	bne.n	14e4 <enable_interrupts+0x14>
	ret = nm_read_reg_with_ret(NMI_INTR_ENABLE, &reg);
    14fc:	a901      	add	r1, sp, #4
    14fe:	20d0      	movs	r0, #208	; 0xd0
    1500:	0140      	lsls	r0, r0, #5
    1502:	4b08      	ldr	r3, [pc, #32]	; (1524 <enable_interrupts+0x54>)
    1504:	4798      	blx	r3
	if (M2M_SUCCESS != ret) goto ERR1;
    1506:	2800      	cmp	r0, #0
    1508:	d1ec      	bne.n	14e4 <enable_interrupts+0x14>
	reg |= ((uint32) 1 << 16);
    150a:	2180      	movs	r1, #128	; 0x80
    150c:	0249      	lsls	r1, r1, #9
    150e:	9b01      	ldr	r3, [sp, #4]
    1510:	4319      	orrs	r1, r3
    1512:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_INTR_ENABLE, reg);
    1514:	20d0      	movs	r0, #208	; 0xd0
    1516:	0140      	lsls	r0, r0, #5
    1518:	4b03      	ldr	r3, [pc, #12]	; (1528 <enable_interrupts+0x58>)
    151a:	4798      	blx	r3
    151c:	e7e2      	b.n	14e4 <enable_interrupts+0x14>
    151e:	46c0      	nop			; (mov r8, r8)
    1520:	00001408 	.word	0x00001408
    1524:	0000197d 	.word	0x0000197d
    1528:	00001989 	.word	0x00001989

0000152c <nmi_get_chipid>:
	nm_bsp_sleep(1);
	return ret;
}

uint32 nmi_get_chipid(void)
{
    152c:	b510      	push	{r4, lr}
    152e:	b082      	sub	sp, #8
	static uint32 chipid = 0;

	if (chipid == 0) {
    1530:	4b28      	ldr	r3, [pc, #160]	; (15d4 <nmi_get_chipid+0xa8>)
    1532:	681c      	ldr	r4, [r3, #0]
    1534:	2c00      	cmp	r4, #0
    1536:	d004      	beq.n	1542 <nmi_get_chipid+0x16>
		/*M2M is by default have SPI flash*/
		chipid &= ~(0x0f0000);
		chipid |= 0x050000;
#endif /* PROBE_FLASH */
	}
	return chipid;
    1538:	4b26      	ldr	r3, [pc, #152]	; (15d4 <nmi_get_chipid+0xa8>)
    153a:	681c      	ldr	r4, [r3, #0]
}
    153c:	0020      	movs	r0, r4
    153e:	b002      	add	sp, #8
    1540:	bd10      	pop	{r4, pc}
		if((nm_read_reg_with_ret(0x1000, &chipid)) != M2M_SUCCESS) {
    1542:	0019      	movs	r1, r3
    1544:	2080      	movs	r0, #128	; 0x80
    1546:	0140      	lsls	r0, r0, #5
    1548:	4b23      	ldr	r3, [pc, #140]	; (15d8 <nmi_get_chipid+0xac>)
    154a:	4798      	blx	r3
    154c:	2800      	cmp	r0, #0
    154e:	d003      	beq.n	1558 <nmi_get_chipid+0x2c>
			chipid = 0;
    1550:	2200      	movs	r2, #0
    1552:	4b20      	ldr	r3, [pc, #128]	; (15d4 <nmi_get_chipid+0xa8>)
    1554:	601a      	str	r2, [r3, #0]
			return 0;
    1556:	e7f1      	b.n	153c <nmi_get_chipid+0x10>
		if((nm_read_reg_with_ret(0x13f4, &rfrevid)) != M2M_SUCCESS) {
    1558:	a901      	add	r1, sp, #4
    155a:	4820      	ldr	r0, [pc, #128]	; (15dc <nmi_get_chipid+0xb0>)
    155c:	4b1e      	ldr	r3, [pc, #120]	; (15d8 <nmi_get_chipid+0xac>)
    155e:	4798      	blx	r3
    1560:	2800      	cmp	r0, #0
    1562:	d003      	beq.n	156c <nmi_get_chipid+0x40>
			chipid = 0;
    1564:	2200      	movs	r2, #0
    1566:	4b1b      	ldr	r3, [pc, #108]	; (15d4 <nmi_get_chipid+0xa8>)
    1568:	601a      	str	r2, [r3, #0]
			return 0;
    156a:	e7e7      	b.n	153c <nmi_get_chipid+0x10>
		if (chipid == 0x1002a0)  {
    156c:	4b19      	ldr	r3, [pc, #100]	; (15d4 <nmi_get_chipid+0xa8>)
    156e:	681b      	ldr	r3, [r3, #0]
    1570:	4a1b      	ldr	r2, [pc, #108]	; (15e0 <nmi_get_chipid+0xb4>)
    1572:	4293      	cmp	r3, r2
    1574:	d00e      	beq.n	1594 <nmi_get_chipid+0x68>
		} else if(chipid == 0x1002b0) {
    1576:	4a1b      	ldr	r2, [pc, #108]	; (15e4 <nmi_get_chipid+0xb8>)
    1578:	4293      	cmp	r3, r2
    157a:	d012      	beq.n	15a2 <nmi_get_chipid+0x76>
		}else if(chipid == 0x1000F0) { 
    157c:	4a1a      	ldr	r2, [pc, #104]	; (15e8 <nmi_get_chipid+0xbc>)
    157e:	4293      	cmp	r3, r2
    1580:	d01c      	beq.n	15bc <nmi_get_chipid+0x90>
		chipid |= 0x050000;
    1582:	4914      	ldr	r1, [pc, #80]	; (15d4 <nmi_get_chipid+0xa8>)
		chipid &= ~(0x0f0000);
    1584:	4a19      	ldr	r2, [pc, #100]	; (15ec <nmi_get_chipid+0xc0>)
    1586:	680b      	ldr	r3, [r1, #0]
    1588:	401a      	ands	r2, r3
		chipid |= 0x050000;
    158a:	23a0      	movs	r3, #160	; 0xa0
    158c:	02db      	lsls	r3, r3, #11
    158e:	4313      	orrs	r3, r2
    1590:	600b      	str	r3, [r1, #0]
    1592:	e7d1      	b.n	1538 <nmi_get_chipid+0xc>
			if (rfrevid == 0x1) { /* 1002A0 */
    1594:	9b01      	ldr	r3, [sp, #4]
    1596:	2b01      	cmp	r3, #1
    1598:	d0f3      	beq.n	1582 <nmi_get_chipid+0x56>
				chipid = 0x1002a1;
    159a:	4a15      	ldr	r2, [pc, #84]	; (15f0 <nmi_get_chipid+0xc4>)
    159c:	4b0d      	ldr	r3, [pc, #52]	; (15d4 <nmi_get_chipid+0xa8>)
    159e:	601a      	str	r2, [r3, #0]
    15a0:	e7ef      	b.n	1582 <nmi_get_chipid+0x56>
			if(rfrevid == 3) { /* 1002B0 */
    15a2:	9b01      	ldr	r3, [sp, #4]
    15a4:	2b03      	cmp	r3, #3
    15a6:	d0ec      	beq.n	1582 <nmi_get_chipid+0x56>
			} else if(rfrevid == 4) { /* 1002B1 */
    15a8:	2b04      	cmp	r3, #4
    15aa:	d003      	beq.n	15b4 <nmi_get_chipid+0x88>
				chipid = 0x1002b2;
    15ac:	4a11      	ldr	r2, [pc, #68]	; (15f4 <nmi_get_chipid+0xc8>)
    15ae:	4b09      	ldr	r3, [pc, #36]	; (15d4 <nmi_get_chipid+0xa8>)
    15b0:	601a      	str	r2, [r3, #0]
    15b2:	e7e6      	b.n	1582 <nmi_get_chipid+0x56>
				chipid = 0x1002b1;
    15b4:	4a10      	ldr	r2, [pc, #64]	; (15f8 <nmi_get_chipid+0xcc>)
    15b6:	4b07      	ldr	r3, [pc, #28]	; (15d4 <nmi_get_chipid+0xa8>)
    15b8:	601a      	str	r2, [r3, #0]
    15ba:	e7e2      	b.n	1582 <nmi_get_chipid+0x56>
			if((nm_read_reg_with_ret(0x3B0000, &chipid)) != M2M_SUCCESS) {
    15bc:	4905      	ldr	r1, [pc, #20]	; (15d4 <nmi_get_chipid+0xa8>)
    15be:	20ec      	movs	r0, #236	; 0xec
    15c0:	0380      	lsls	r0, r0, #14
    15c2:	4b05      	ldr	r3, [pc, #20]	; (15d8 <nmi_get_chipid+0xac>)
    15c4:	4798      	blx	r3
    15c6:	2800      	cmp	r0, #0
    15c8:	d0db      	beq.n	1582 <nmi_get_chipid+0x56>
			chipid = 0;
    15ca:	2200      	movs	r2, #0
    15cc:	4b01      	ldr	r3, [pc, #4]	; (15d4 <nmi_get_chipid+0xa8>)
    15ce:	601a      	str	r2, [r3, #0]
			return 0;
    15d0:	e7b4      	b.n	153c <nmi_get_chipid+0x10>
    15d2:	46c0      	nop			; (mov r8, r8)
    15d4:	20000178 	.word	0x20000178
    15d8:	0000197d 	.word	0x0000197d
    15dc:	000013f4 	.word	0x000013f4
    15e0:	001002a0 	.word	0x001002a0
    15e4:	001002b0 	.word	0x001002b0
    15e8:	001000f0 	.word	0x001000f0
    15ec:	fff0ffff 	.word	0xfff0ffff
    15f0:	001002a1 	.word	0x001002a1
    15f4:	001002b2 	.word	0x001002b2
    15f8:	001002b1 	.word	0x001002b1

000015fc <chip_sleep>:

	/* Do PLL update */
	nmi_update_pll();
}
sint8 chip_sleep(void)
{
    15fc:	b530      	push	{r4, r5, lr}
    15fe:	b083      	sub	sp, #12
	uint32 reg;
	sint8 ret = M2M_SUCCESS;
	
	while(1)
	{
		ret = nm_read_reg_with_ret(CORT_HOST_COMM,&reg);
    1600:	4c16      	ldr	r4, [pc, #88]	; (165c <chip_sleep+0x60>)
		if(ret != M2M_SUCCESS) goto ERR1;
		if((reg & NBIT0) == 0) break;
    1602:	2501      	movs	r5, #1
		ret = nm_read_reg_with_ret(CORT_HOST_COMM,&reg);
    1604:	a901      	add	r1, sp, #4
    1606:	2010      	movs	r0, #16
    1608:	47a0      	blx	r4
		if(ret != M2M_SUCCESS) goto ERR1;
    160a:	2800      	cmp	r0, #0
    160c:	d11c      	bne.n	1648 <chip_sleep+0x4c>
		if((reg & NBIT0) == 0) break;
    160e:	9b01      	ldr	r3, [sp, #4]
    1610:	422b      	tst	r3, r5
    1612:	d1f7      	bne.n	1604 <chip_sleep+0x8>
	}
	
	/* Clear bit 1 */
	ret = nm_read_reg_with_ret(WAKE_CLK_REG, &reg);
    1614:	a901      	add	r1, sp, #4
    1616:	3001      	adds	r0, #1
    1618:	4b10      	ldr	r3, [pc, #64]	; (165c <chip_sleep+0x60>)
    161a:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
    161c:	2800      	cmp	r0, #0
    161e:	d113      	bne.n	1648 <chip_sleep+0x4c>
	if(reg & NBIT1)
    1620:	9901      	ldr	r1, [sp, #4]
    1622:	078b      	lsls	r3, r1, #30
    1624:	d507      	bpl.n	1636 <chip_sleep+0x3a>
	{
		reg &=~NBIT1;
    1626:	2302      	movs	r3, #2
    1628:	4399      	bics	r1, r3
    162a:	9101      	str	r1, [sp, #4]
		ret = nm_write_reg(WAKE_CLK_REG, reg);
    162c:	3001      	adds	r0, #1
    162e:	4b0c      	ldr	r3, [pc, #48]	; (1660 <chip_sleep+0x64>)
    1630:	4798      	blx	r3
		if(ret != M2M_SUCCESS)goto ERR1;
    1632:	2800      	cmp	r0, #0
    1634:	d108      	bne.n	1648 <chip_sleep+0x4c>
	}
	
	ret = nm_read_reg_with_ret(HOST_CORT_COMM, &reg);
    1636:	a901      	add	r1, sp, #4
    1638:	200b      	movs	r0, #11
    163a:	4b08      	ldr	r3, [pc, #32]	; (165c <chip_sleep+0x60>)
    163c:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
    163e:	2800      	cmp	r0, #0
    1640:	d102      	bne.n	1648 <chip_sleep+0x4c>
	if(reg & NBIT0)
    1642:	9901      	ldr	r1, [sp, #4]
    1644:	07cb      	lsls	r3, r1, #31
    1646:	d401      	bmi.n	164c <chip_sleep+0x50>
		if(ret != M2M_SUCCESS)goto ERR1;
	}

ERR1:
	return ret;
}
    1648:	b003      	add	sp, #12
    164a:	bd30      	pop	{r4, r5, pc}
		reg &= ~NBIT0;
    164c:	2301      	movs	r3, #1
    164e:	4399      	bics	r1, r3
    1650:	9101      	str	r1, [sp, #4]
		ret = nm_write_reg(HOST_CORT_COMM, reg);
    1652:	300b      	adds	r0, #11
    1654:	4b02      	ldr	r3, [pc, #8]	; (1660 <chip_sleep+0x64>)
    1656:	4798      	blx	r3
    1658:	e7f6      	b.n	1648 <chip_sleep+0x4c>
    165a:	46c0      	nop			; (mov r8, r8)
    165c:	0000197d 	.word	0x0000197d
    1660:	00001989 	.word	0x00001989

00001664 <chip_wake>:
sint8 chip_wake(void)
{
    1664:	b5f0      	push	{r4, r5, r6, r7, lr}
    1666:	b083      	sub	sp, #12
	sint8 ret = M2M_SUCCESS;
	uint32 reg = 0, clk_status_reg = 0,trials = 0;
    1668:	2300      	movs	r3, #0
    166a:	9301      	str	r3, [sp, #4]
    166c:	9300      	str	r3, [sp, #0]

	ret = nm_read_reg_with_ret(HOST_CORT_COMM, &reg);
    166e:	a901      	add	r1, sp, #4
    1670:	200b      	movs	r0, #11
    1672:	4b28      	ldr	r3, [pc, #160]	; (1714 <chip_wake+0xb0>)
    1674:	4798      	blx	r3
    1676:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    1678:	d130      	bne.n	16dc <chip_wake+0x78>
	
	if(!(reg & NBIT0))
    167a:	9901      	ldr	r1, [sp, #4]
    167c:	07cb      	lsls	r3, r1, #31
    167e:	d406      	bmi.n	168e <chip_wake+0x2a>
	{
		/*USE bit 0 to indicate host wakeup*/
		ret = nm_write_reg(HOST_CORT_COMM, reg|NBIT0);
    1680:	2301      	movs	r3, #1
    1682:	4319      	orrs	r1, r3
    1684:	200b      	movs	r0, #11
    1686:	4b24      	ldr	r3, [pc, #144]	; (1718 <chip_wake+0xb4>)
    1688:	4798      	blx	r3
    168a:	1e04      	subs	r4, r0, #0
		if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    168c:	d126      	bne.n	16dc <chip_wake+0x78>
	}
		
	ret = nm_read_reg_with_ret(WAKE_CLK_REG, &reg);
    168e:	a901      	add	r1, sp, #4
    1690:	2001      	movs	r0, #1
    1692:	4b20      	ldr	r3, [pc, #128]	; (1714 <chip_wake+0xb0>)
    1694:	4798      	blx	r3
    1696:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    1698:	d120      	bne.n	16dc <chip_wake+0x78>
	/* Set bit 1 */
	if(!(reg & NBIT1))
    169a:	9901      	ldr	r1, [sp, #4]
    169c:	078b      	lsls	r3, r1, #30
    169e:	d520      	bpl.n	16e2 <chip_wake+0x7e>
{
    16a0:	2505      	movs	r5, #5
		if(ret != M2M_SUCCESS) goto _WAKE_EXIT;	
	}

	do
	{
		ret = nm_read_reg_with_ret(CLOCKS_EN_REG, &clk_status_reg);
    16a2:	4f1c      	ldr	r7, [pc, #112]	; (1714 <chip_wake+0xb0>)
			goto _WAKE_EXIT;
		}
		if(clk_status_reg & NBIT2) {
			break;
		}
		nm_bsp_sleep(2);
    16a4:	4e1d      	ldr	r6, [pc, #116]	; (171c <chip_wake+0xb8>)
		ret = nm_read_reg_with_ret(CLOCKS_EN_REG, &clk_status_reg);
    16a6:	4669      	mov	r1, sp
    16a8:	200f      	movs	r0, #15
    16aa:	47b8      	blx	r7
    16ac:	1e04      	subs	r4, r0, #0
		if(ret != M2M_SUCCESS) {
    16ae:	d120      	bne.n	16f2 <chip_wake+0x8e>
		if(clk_status_reg & NBIT2) {
    16b0:	9b00      	ldr	r3, [sp, #0]
    16b2:	075b      	lsls	r3, r3, #29
    16b4:	d42b      	bmi.n	170e <chip_wake+0xaa>
		nm_bsp_sleep(2);
    16b6:	2002      	movs	r0, #2
    16b8:	47b0      	blx	r6
    16ba:	3d01      	subs	r5, #1
		trials++;
		if(trials > WAKUP_TRAILS_TIMEOUT)
    16bc:	2d00      	cmp	r5, #0
    16be:	d1f2      	bne.n	16a6 <chip_wake+0x42>
		{
			M2M_ERR("Failed to wakup the chip\n");
    16c0:	22af      	movs	r2, #175	; 0xaf
    16c2:	0052      	lsls	r2, r2, #1
    16c4:	4916      	ldr	r1, [pc, #88]	; (1720 <chip_wake+0xbc>)
    16c6:	4817      	ldr	r0, [pc, #92]	; (1724 <chip_wake+0xc0>)
    16c8:	4b17      	ldr	r3, [pc, #92]	; (1728 <chip_wake+0xc4>)
    16ca:	4798      	blx	r3
    16cc:	4817      	ldr	r0, [pc, #92]	; (172c <chip_wake+0xc8>)
    16ce:	4b18      	ldr	r3, [pc, #96]	; (1730 <chip_wake+0xcc>)
    16d0:	4798      	blx	r3
    16d2:	200d      	movs	r0, #13
    16d4:	4b17      	ldr	r3, [pc, #92]	; (1734 <chip_wake+0xd0>)
    16d6:	4798      	blx	r3
			ret = M2M_ERR_TIME_OUT;
    16d8:	2404      	movs	r4, #4
    16da:	4264      	negs	r4, r4
	/*workaround sometimes spi fail to read clock regs after reading/writing clockless registers*/
	nm_bus_reset();
	
_WAKE_EXIT:
	return ret;
}
    16dc:	0020      	movs	r0, r4
    16de:	b003      	add	sp, #12
    16e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		ret = nm_write_reg(WAKE_CLK_REG, reg | NBIT1);
    16e2:	2302      	movs	r3, #2
    16e4:	4319      	orrs	r1, r3
    16e6:	2001      	movs	r0, #1
    16e8:	4b0b      	ldr	r3, [pc, #44]	; (1718 <chip_wake+0xb4>)
    16ea:	4798      	blx	r3
    16ec:	1e04      	subs	r4, r0, #0
		if(ret != M2M_SUCCESS) goto _WAKE_EXIT;	
    16ee:	d0d7      	beq.n	16a0 <chip_wake+0x3c>
    16f0:	e7f4      	b.n	16dc <chip_wake+0x78>
			M2M_ERR("Bus error (5).%d %lx\n",ret,clk_status_reg);
    16f2:	22aa      	movs	r2, #170	; 0xaa
    16f4:	0052      	lsls	r2, r2, #1
    16f6:	490a      	ldr	r1, [pc, #40]	; (1720 <chip_wake+0xbc>)
    16f8:	480a      	ldr	r0, [pc, #40]	; (1724 <chip_wake+0xc0>)
    16fa:	4d0b      	ldr	r5, [pc, #44]	; (1728 <chip_wake+0xc4>)
    16fc:	47a8      	blx	r5
    16fe:	9a00      	ldr	r2, [sp, #0]
    1700:	0021      	movs	r1, r4
    1702:	480d      	ldr	r0, [pc, #52]	; (1738 <chip_wake+0xd4>)
    1704:	47a8      	blx	r5
    1706:	200d      	movs	r0, #13
    1708:	4b0a      	ldr	r3, [pc, #40]	; (1734 <chip_wake+0xd0>)
    170a:	4798      	blx	r3
			goto _WAKE_EXIT;
    170c:	e7e6      	b.n	16dc <chip_wake+0x78>
	nm_bus_reset();
    170e:	4b0b      	ldr	r3, [pc, #44]	; (173c <chip_wake+0xd8>)
    1710:	4798      	blx	r3
    1712:	e7e3      	b.n	16dc <chip_wake+0x78>
    1714:	0000197d 	.word	0x0000197d
    1718:	00001989 	.word	0x00001989
    171c:	00000129 	.word	0x00000129
    1720:	0000929c 	.word	0x0000929c
    1724:	00008d5c 	.word	0x00008d5c
    1728:	00007b2d 	.word	0x00007b2d
    172c:	000092e4 	.word	0x000092e4
    1730:	00007c49 	.word	0x00007c49
    1734:	00007b61 	.word	0x00007b61
    1738:	000092cc 	.word	0x000092cc
    173c:	00001965 	.word	0x00001965

00001740 <wait_for_bootrom>:
	nm_bsp_sleep(50);
	return ret;
}

sint8 wait_for_bootrom(uint8 arg)
{
    1740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1742:	0007      	movs	r7, r0
				M2M_RELEASE_VERSION_PATCH_NO);


	reg = 0;
	while(1) {
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
    1744:	4d2d      	ldr	r5, [pc, #180]	; (17fc <wait_for_bootrom+0xbc>)
    1746:	4c2e      	ldr	r4, [pc, #184]	; (1800 <wait_for_bootrom+0xc0>)
		if (reg & 0x80000000) {
			break;
		}
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
    1748:	4e2e      	ldr	r6, [pc, #184]	; (1804 <wait_for_bootrom+0xc4>)
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
    174a:	0028      	movs	r0, r5
    174c:	47a0      	blx	r4
		if (reg & 0x80000000) {
    174e:	2800      	cmp	r0, #0
    1750:	db02      	blt.n	1758 <wait_for_bootrom+0x18>
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
    1752:	2001      	movs	r0, #1
    1754:	47b0      	blx	r6
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
    1756:	e7f8      	b.n	174a <wait_for_bootrom+0xa>
	}
	reg = nm_read_reg(M2M_WAIT_FOR_HOST_REG);
    1758:	482b      	ldr	r0, [pc, #172]	; (1808 <wait_for_bootrom+0xc8>)
    175a:	4b29      	ldr	r3, [pc, #164]	; (1800 <wait_for_bootrom+0xc0>)
    175c:	4798      	blx	r3
	reg &= 0x1;

	/* check if waiting for the host will be skipped or not */
	if(reg == 0)
    175e:	07c3      	lsls	r3, r0, #31
    1760:	d409      	bmi.n	1776 <wait_for_bootrom+0x36>
	{
		reg = 0;
		while(reg != M2M_FINISH_BOOT_ROM)
		{
			nm_bsp_sleep(1);
    1762:	4e28      	ldr	r6, [pc, #160]	; (1804 <wait_for_bootrom+0xc4>)
			reg = nm_read_reg(BOOTROM_REG);
    1764:	4c29      	ldr	r4, [pc, #164]	; (180c <wait_for_bootrom+0xcc>)
    1766:	4d26      	ldr	r5, [pc, #152]	; (1800 <wait_for_bootrom+0xc0>)
			nm_bsp_sleep(1);
    1768:	2001      	movs	r0, #1
    176a:	47b0      	blx	r6
			reg = nm_read_reg(BOOTROM_REG);
    176c:	0020      	movs	r0, r4
    176e:	47a8      	blx	r5
		while(reg != M2M_FINISH_BOOT_ROM)
    1770:	4b27      	ldr	r3, [pc, #156]	; (1810 <wait_for_bootrom+0xd0>)
    1772:	4298      	cmp	r0, r3
    1774:	d1f8      	bne.n	1768 <wait_for_bootrom+0x28>
				goto ERR2;
			}
		}
	}
	
	if(M2M_WIFI_MODE_ATE_HIGH == arg) {
    1776:	2f02      	cmp	r7, #2
    1778:	d021      	beq.n	17be <wait_for_bootrom+0x7e>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
		nm_write_reg(NMI_STATE_REG, NBIT20);
	}else if(M2M_WIFI_MODE_ATE_LOW == arg) {
    177a:	2f03      	cmp	r7, #3
    177c:	d029      	beq.n	17d2 <wait_for_bootrom+0x92>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
		nm_write_reg(NMI_STATE_REG, 0);
	}else if(M2M_WIFI_MODE_ETHERNET == arg){
    177e:	2f04      	cmp	r7, #4
    1780:	d030      	beq.n	17e4 <wait_for_bootrom+0xa4>
		u32GpReg1 = rHAVE_ETHERNET_MODE_BIT;
		nm_write_reg(NMI_STATE_REG, u32DriverVerInfo);
	} else {
		/*bypass this step*/
		nm_write_reg(NMI_STATE_REG, u32DriverVerInfo);
    1782:	4924      	ldr	r1, [pc, #144]	; (1814 <wait_for_bootrom+0xd4>)
    1784:	4824      	ldr	r0, [pc, #144]	; (1818 <wait_for_bootrom+0xd8>)
    1786:	4b25      	ldr	r3, [pc, #148]	; (181c <wait_for_bootrom+0xdc>)
    1788:	4798      	blx	r3
	uint32 u32GpReg1 = 0;
    178a:	2400      	movs	r4, #0
	}

	if(REV(nmi_get_chipid()) >= REV_3A0){
    178c:	4b24      	ldr	r3, [pc, #144]	; (1820 <wait_for_bootrom+0xe0>)
    178e:	4798      	blx	r3
    1790:	0500      	lsls	r0, r0, #20
    1792:	0d00      	lsrs	r0, r0, #20
    1794:	4b23      	ldr	r3, [pc, #140]	; (1824 <wait_for_bootrom+0xe4>)
    1796:	4298      	cmp	r0, r3
    1798:	d82a      	bhi.n	17f0 <wait_for_bootrom+0xb0>
		chip_apply_conf(u32GpReg1 | rHAVE_USE_PMU_BIT);
	} else {
		chip_apply_conf(u32GpReg1);
    179a:	0020      	movs	r0, r4
    179c:	4b22      	ldr	r3, [pc, #136]	; (1828 <wait_for_bootrom+0xe8>)
    179e:	4798      	blx	r3
	}
	M2M_INFO("DriverVerInfo: 0x%08lx\n",u32DriverVerInfo);
    17a0:	4822      	ldr	r0, [pc, #136]	; (182c <wait_for_bootrom+0xec>)
    17a2:	4c23      	ldr	r4, [pc, #140]	; (1830 <wait_for_bootrom+0xf0>)
    17a4:	47a0      	blx	r4
    17a6:	491b      	ldr	r1, [pc, #108]	; (1814 <wait_for_bootrom+0xd4>)
    17a8:	4822      	ldr	r0, [pc, #136]	; (1834 <wait_for_bootrom+0xf4>)
    17aa:	47a0      	blx	r4
    17ac:	200d      	movs	r0, #13
    17ae:	4b22      	ldr	r3, [pc, #136]	; (1838 <wait_for_bootrom+0xf8>)
    17b0:	4798      	blx	r3

	nm_write_reg(BOOTROM_REG,M2M_START_FIRMWARE);
    17b2:	4922      	ldr	r1, [pc, #136]	; (183c <wait_for_bootrom+0xfc>)
    17b4:	4815      	ldr	r0, [pc, #84]	; (180c <wait_for_bootrom+0xcc>)
    17b6:	4b19      	ldr	r3, [pc, #100]	; (181c <wait_for_bootrom+0xdc>)
    17b8:	4798      	blx	r3
	rom_test();
#endif /* __ROM_TEST__ */

ERR2:
	return ret;
}
    17ba:	2000      	movs	r0, #0
    17bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
    17be:	4920      	ldr	r1, [pc, #128]	; (1840 <wait_for_bootrom+0x100>)
    17c0:	4820      	ldr	r0, [pc, #128]	; (1844 <wait_for_bootrom+0x104>)
    17c2:	4c16      	ldr	r4, [pc, #88]	; (181c <wait_for_bootrom+0xdc>)
    17c4:	47a0      	blx	r4
		nm_write_reg(NMI_STATE_REG, NBIT20);
    17c6:	2180      	movs	r1, #128	; 0x80
    17c8:	0349      	lsls	r1, r1, #13
    17ca:	4813      	ldr	r0, [pc, #76]	; (1818 <wait_for_bootrom+0xd8>)
    17cc:	47a0      	blx	r4
	uint32 u32GpReg1 = 0;
    17ce:	2400      	movs	r4, #0
    17d0:	e7dc      	b.n	178c <wait_for_bootrom+0x4c>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
    17d2:	491b      	ldr	r1, [pc, #108]	; (1840 <wait_for_bootrom+0x100>)
    17d4:	481b      	ldr	r0, [pc, #108]	; (1844 <wait_for_bootrom+0x104>)
    17d6:	4c11      	ldr	r4, [pc, #68]	; (181c <wait_for_bootrom+0xdc>)
    17d8:	47a0      	blx	r4
		nm_write_reg(NMI_STATE_REG, 0);
    17da:	2100      	movs	r1, #0
    17dc:	480e      	ldr	r0, [pc, #56]	; (1818 <wait_for_bootrom+0xd8>)
    17de:	47a0      	blx	r4
	uint32 u32GpReg1 = 0;
    17e0:	2400      	movs	r4, #0
    17e2:	e7d3      	b.n	178c <wait_for_bootrom+0x4c>
		nm_write_reg(NMI_STATE_REG, u32DriverVerInfo);
    17e4:	490b      	ldr	r1, [pc, #44]	; (1814 <wait_for_bootrom+0xd4>)
    17e6:	480c      	ldr	r0, [pc, #48]	; (1818 <wait_for_bootrom+0xd8>)
    17e8:	4b0c      	ldr	r3, [pc, #48]	; (181c <wait_for_bootrom+0xdc>)
    17ea:	4798      	blx	r3
		u32GpReg1 = rHAVE_ETHERNET_MODE_BIT;
    17ec:	2480      	movs	r4, #128	; 0x80
    17ee:	e7cd      	b.n	178c <wait_for_bootrom+0x4c>
		chip_apply_conf(u32GpReg1 | rHAVE_USE_PMU_BIT);
    17f0:	2002      	movs	r0, #2
    17f2:	4320      	orrs	r0, r4
    17f4:	4b0c      	ldr	r3, [pc, #48]	; (1828 <wait_for_bootrom+0xe8>)
    17f6:	4798      	blx	r3
    17f8:	e7d2      	b.n	17a0 <wait_for_bootrom+0x60>
    17fa:	46c0      	nop			; (mov r8, r8)
    17fc:	00001014 	.word	0x00001014
    1800:	00001971 	.word	0x00001971
    1804:	00000129 	.word	0x00000129
    1808:	000207bc 	.word	0x000207bc
    180c:	000c000c 	.word	0x000c000c
    1810:	10add09e 	.word	0x10add09e
    1814:	13521352 	.word	0x13521352
    1818:	0000108c 	.word	0x0000108c
    181c:	00001989 	.word	0x00001989
    1820:	0000152d 	.word	0x0000152d
    1824:	0000039f 	.word	0x0000039f
    1828:	00001499 	.word	0x00001499
    182c:	0000908c 	.word	0x0000908c
    1830:	00007b2d 	.word	0x00007b2d
    1834:	00009300 	.word	0x00009300
    1838:	00007b61 	.word	0x00007b61
    183c:	ef522f61 	.word	0xef522f61
    1840:	3c1cd57d 	.word	0x3c1cd57d
    1844:	000207ac 	.word	0x000207ac

00001848 <wait_for_firmware_start>:

sint8 wait_for_firmware_start(uint8 arg)
{
    1848:	b570      	push	{r4, r5, r6, lr}
    184a:	b082      	sub	sp, #8
	sint8 ret = M2M_SUCCESS;
	uint32 reg = 0, cnt = 0;
	uint32 u32Timeout = TIMEOUT;
	volatile uint32 regAddress = NMI_STATE_REG;
    184c:	4b15      	ldr	r3, [pc, #84]	; (18a4 <wait_for_firmware_start+0x5c>)
    184e:	9301      	str	r3, [sp, #4]
	volatile uint32 checkValue = M2M_FINISH_INIT_STATE;
    1850:	4b15      	ldr	r3, [pc, #84]	; (18a8 <wait_for_firmware_start+0x60>)
    1852:	9300      	str	r3, [sp, #0]
	
	if((M2M_WIFI_MODE_ATE_HIGH == arg)||(M2M_WIFI_MODE_ATE_LOW == arg)) {
    1854:	3802      	subs	r0, #2
    1856:	2801      	cmp	r0, #1
    1858:	d911      	bls.n	187e <wait_for_firmware_start+0x36>
{
    185a:	2401      	movs	r4, #1
    185c:	4264      	negs	r4, r4
    185e:	2000      	movs	r0, #0
	}
	
	
	while (checkValue != reg)
	{
		nm_bsp_sleep(2); /* TODO: Why bus error if this delay is not here. */
    1860:	4e12      	ldr	r6, [pc, #72]	; (18ac <wait_for_firmware_start+0x64>)
		M2M_DBG("%x %x %x\n",(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x14A0));
		reg = nm_read_reg(regAddress);
    1862:	4d13      	ldr	r5, [pc, #76]	; (18b0 <wait_for_firmware_start+0x68>)
	while (checkValue != reg)
    1864:	9b00      	ldr	r3, [sp, #0]
    1866:	4298      	cmp	r0, r3
    1868:	d00e      	beq.n	1888 <wait_for_firmware_start+0x40>
		nm_bsp_sleep(2); /* TODO: Why bus error if this delay is not here. */
    186a:	2002      	movs	r0, #2
    186c:	47b0      	blx	r6
		reg = nm_read_reg(regAddress);
    186e:	9801      	ldr	r0, [sp, #4]
    1870:	47a8      	blx	r5
    1872:	3c01      	subs	r4, #1
		if(++cnt >= u32Timeout)
    1874:	2c00      	cmp	r4, #0
    1876:	d1f5      	bne.n	1864 <wait_for_firmware_start+0x1c>
		{
			M2M_DBG("Time out for wait firmware Run\n");
			ret = M2M_ERR_INIT;
    1878:	2005      	movs	r0, #5
    187a:	4240      	negs	r0, r0
    187c:	e009      	b.n	1892 <wait_for_firmware_start+0x4a>
		regAddress = NMI_REV_REG;
    187e:	4b0d      	ldr	r3, [pc, #52]	; (18b4 <wait_for_firmware_start+0x6c>)
    1880:	9301      	str	r3, [sp, #4]
		checkValue = M2M_ATE_FW_IS_UP_VALUE;
    1882:	4b0d      	ldr	r3, [pc, #52]	; (18b8 <wait_for_firmware_start+0x70>)
    1884:	9300      	str	r3, [sp, #0]
    1886:	e7e8      	b.n	185a <wait_for_firmware_start+0x12>
			goto ERR;
		}
	}
	if(M2M_FINISH_INIT_STATE == checkValue)
    1888:	9a00      	ldr	r2, [sp, #0]
    188a:	4b07      	ldr	r3, [pc, #28]	; (18a8 <wait_for_firmware_start+0x60>)
	sint8 ret = M2M_SUCCESS;
    188c:	2000      	movs	r0, #0
	if(M2M_FINISH_INIT_STATE == checkValue)
    188e:	429a      	cmp	r2, r3
    1890:	d001      	beq.n	1896 <wait_for_firmware_start+0x4e>
	{
		nm_write_reg(NMI_STATE_REG, 0);
	}
ERR:
	return ret;
}
    1892:	b002      	add	sp, #8
    1894:	bd70      	pop	{r4, r5, r6, pc}
		nm_write_reg(NMI_STATE_REG, 0);
    1896:	2100      	movs	r1, #0
    1898:	4802      	ldr	r0, [pc, #8]	; (18a4 <wait_for_firmware_start+0x5c>)
    189a:	4b08      	ldr	r3, [pc, #32]	; (18bc <wait_for_firmware_start+0x74>)
    189c:	4798      	blx	r3
	sint8 ret = M2M_SUCCESS;
    189e:	2000      	movs	r0, #0
    18a0:	e7f7      	b.n	1892 <wait_for_firmware_start+0x4a>
    18a2:	46c0      	nop			; (mov r8, r8)
    18a4:	0000108c 	.word	0x0000108c
    18a8:	02532636 	.word	0x02532636
    18ac:	00000129 	.word	0x00000129
    18b0:	00001971 	.word	0x00001971
    18b4:	000207ac 	.word	0x000207ac
    18b8:	d75dc1c3 	.word	0xd75dc1c3
    18bc:	00001989 	.word	0x00001989

000018c0 <chip_deinit>:

sint8 chip_deinit(void)
{
    18c0:	b510      	push	{r4, lr}
    18c2:	b082      	sub	sp, #8
	uint32 reg = 0;
    18c4:	2300      	movs	r3, #0
    18c6:	9301      	str	r3, [sp, #4]
	sint8 ret;

	/**
	stop the firmware, need a re-download
	**/
	ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
    18c8:	a901      	add	r1, sp, #4
    18ca:	20a0      	movs	r0, #160	; 0xa0
    18cc:	0140      	lsls	r0, r0, #5
    18ce:	4b14      	ldr	r3, [pc, #80]	; (1920 <chip_deinit+0x60>)
    18d0:	4798      	blx	r3
    18d2:	1e04      	subs	r4, r0, #0
	if (ret != M2M_SUCCESS) {
    18d4:	d115      	bne.n	1902 <chip_deinit+0x42>
		M2M_ERR("failed to de-initialize\n");
		goto ERR1;
	}
	reg &= ~(1 << 10);
    18d6:	4913      	ldr	r1, [pc, #76]	; (1924 <chip_deinit+0x64>)
    18d8:	9b01      	ldr	r3, [sp, #4]
    18da:	4019      	ands	r1, r3
    18dc:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_GLB_RESET_0, reg);
    18de:	20a0      	movs	r0, #160	; 0xa0
    18e0:	0140      	lsls	r0, r0, #5
    18e2:	4b11      	ldr	r3, [pc, #68]	; (1928 <chip_deinit+0x68>)
    18e4:	4798      	blx	r3
    18e6:	1e04      	subs	r4, r0, #0
	if (ret != M2M_SUCCESS) {
    18e8:	d016      	beq.n	1918 <chip_deinit+0x58>
		M2M_ERR("failed to de-initialize\n");
    18ea:	4a10      	ldr	r2, [pc, #64]	; (192c <chip_deinit+0x6c>)
    18ec:	4910      	ldr	r1, [pc, #64]	; (1930 <chip_deinit+0x70>)
    18ee:	4811      	ldr	r0, [pc, #68]	; (1934 <chip_deinit+0x74>)
    18f0:	4b11      	ldr	r3, [pc, #68]	; (1938 <chip_deinit+0x78>)
    18f2:	4798      	blx	r3
    18f4:	4811      	ldr	r0, [pc, #68]	; (193c <chip_deinit+0x7c>)
    18f6:	4b12      	ldr	r3, [pc, #72]	; (1940 <chip_deinit+0x80>)
    18f8:	4798      	blx	r3
    18fa:	200d      	movs	r0, #13
    18fc:	4b11      	ldr	r3, [pc, #68]	; (1944 <chip_deinit+0x84>)
    18fe:	4798      	blx	r3
		goto ERR1;
    1900:	e00a      	b.n	1918 <chip_deinit+0x58>
		M2M_ERR("failed to de-initialize\n");
    1902:	4a11      	ldr	r2, [pc, #68]	; (1948 <chip_deinit+0x88>)
    1904:	490a      	ldr	r1, [pc, #40]	; (1930 <chip_deinit+0x70>)
    1906:	480b      	ldr	r0, [pc, #44]	; (1934 <chip_deinit+0x74>)
    1908:	4b0b      	ldr	r3, [pc, #44]	; (1938 <chip_deinit+0x78>)
    190a:	4798      	blx	r3
    190c:	480b      	ldr	r0, [pc, #44]	; (193c <chip_deinit+0x7c>)
    190e:	4b0c      	ldr	r3, [pc, #48]	; (1940 <chip_deinit+0x80>)
    1910:	4798      	blx	r3
    1912:	200d      	movs	r0, #13
    1914:	4b0b      	ldr	r3, [pc, #44]	; (1944 <chip_deinit+0x84>)
    1916:	4798      	blx	r3
	}

ERR1:
	return ret;
}
    1918:	0020      	movs	r0, r4
    191a:	b002      	add	sp, #8
    191c:	bd10      	pop	{r4, pc}
    191e:	46c0      	nop			; (mov r8, r8)
    1920:	0000197d 	.word	0x0000197d
    1924:	fffffbff 	.word	0xfffffbff
    1928:	00001989 	.word	0x00001989
    192c:	0000020b 	.word	0x0000020b
    1930:	000092a8 	.word	0x000092a8
    1934:	00008d5c 	.word	0x00008d5c
    1938:	00007b2d 	.word	0x00007b2d
    193c:	000092b4 	.word	0x000092b4
    1940:	00007c49 	.word	0x00007c49
    1944:	00007b61 	.word	0x00007b61
    1948:	00000205 	.word	0x00000205

0000194c <nm_bus_iface_init>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_bus_iface_init(void *pvInitVal)
{
    194c:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;
	ret = nm_bus_init(pvInitVal);
    194e:	4b01      	ldr	r3, [pc, #4]	; (1954 <nm_bus_iface_init+0x8>)
    1950:	4798      	blx	r3
	return ret;
}
    1952:	bd10      	pop	{r4, pc}
    1954:	00000261 	.word	0x00000261

00001958 <nm_bus_iface_deinit>:
*	@author	Samer Sarhan
*	@date	07 April 2014
*	@version	1.0
*/
sint8 nm_bus_iface_deinit(void)
{
    1958:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;
	ret = nm_bus_deinit();
    195a:	4b01      	ldr	r3, [pc, #4]	; (1960 <nm_bus_iface_deinit+0x8>)
    195c:	4798      	blx	r3

	return ret;
}
    195e:	bd10      	pop	{r4, pc}
    1960:	000004b1 	.word	0x000004b1

00001964 <nm_bus_reset>:
*	@brief	reset bus interface
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*	@version	1.0
*/
sint8 nm_bus_reset(void)
{
    1964:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;
#ifdef CONF_WINC_USE_UART
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_reset();
    1966:	4b01      	ldr	r3, [pc, #4]	; (196c <nm_bus_reset+0x8>)
    1968:	4798      	blx	r3
#else
#error "Plesae define bus usage"
#endif

	return ret;
}
    196a:	bd10      	pop	{r4, pc}
    196c:	00002311 	.word	0x00002311

00001970 <nm_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_read_reg(uint32 u32Addr)
{
    1970:	b510      	push	{r4, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg(u32Addr);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg(u32Addr);
    1972:	4b01      	ldr	r3, [pc, #4]	; (1978 <nm_read_reg+0x8>)
    1974:	4798      	blx	r3
	return nm_i2c_read_reg(u32Addr);
#else
#error "Plesae define bus usage"
#endif

}
    1976:	bd10      	pop	{r4, pc}
    1978:	00002349 	.word	0x00002349

0000197c <nm_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
    197c:	b510      	push	{r4, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg_with_ret(u32Addr,pu32RetVal);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg_with_ret(u32Addr,pu32RetVal);
    197e:	4b01      	ldr	r3, [pc, #4]	; (1984 <nm_read_reg_with_ret+0x8>)
    1980:	4798      	blx	r3
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_read_reg_with_ret(u32Addr,pu32RetVal);
#else
#error "Plesae define bus usage"
#endif
}
    1982:	bd10      	pop	{r4, pc}
    1984:	0000235d 	.word	0x0000235d

00001988 <nm_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_write_reg(uint32 u32Addr, uint32 u32Val)
{
    1988:	b510      	push	{r4, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_write_reg(u32Addr,u32Val);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_write_reg(u32Addr,u32Val);
    198a:	4b01      	ldr	r3, [pc, #4]	; (1990 <nm_write_reg+0x8>)
    198c:	4798      	blx	r3
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_write_reg(u32Addr,u32Val);
#else
#error "Plesae define bus usage"
#endif
}
    198e:	bd10      	pop	{r4, pc}
    1990:	00002375 	.word	0x00002375

00001994 <nm_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/ 
sint8 nm_read_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
    1994:	b5f0      	push	{r4, r5, r6, r7, lr}
    1996:	46d6      	mov	lr, sl
    1998:	464f      	mov	r7, r9
    199a:	4646      	mov	r6, r8
    199c:	b5c0      	push	{r6, r7, lr}
    199e:	b082      	sub	sp, #8
    19a0:	4680      	mov	r8, r0
    19a2:	4689      	mov	r9, r1
    19a4:	0015      	movs	r5, r2
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
    19a6:	4b13      	ldr	r3, [pc, #76]	; (19f4 <nm_read_block+0x60>)
    19a8:	881f      	ldrh	r7, [r3, #0]
    19aa:	3f08      	subs	r7, #8
    19ac:	b2bb      	uxth	r3, r7
    19ae:	9301      	str	r3, [sp, #4]
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
    19b0:	001e      	movs	r6, r3
    19b2:	0004      	movs	r4, r0
    19b4:	429a      	cmp	r2, r3
    19b6:	d91a      	bls.n	19ee <nm_read_block+0x5a>
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
    19b8:	4b0f      	ldr	r3, [pc, #60]	; (19f8 <nm_read_block+0x64>)
    19ba:	469a      	mov	sl, r3
    19bc:	1a37      	subs	r7, r6, r0
    19be:	4643      	mov	r3, r8
    19c0:	1ae1      	subs	r1, r4, r3
    19c2:	4449      	add	r1, r9
    19c4:	9a01      	ldr	r2, [sp, #4]
    19c6:	0020      	movs	r0, r4
    19c8:	47d0      	blx	sl
			break;
		}
		else
		{
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], u16MaxTrxSz);
			if(M2M_SUCCESS != s8Ret) break;
    19ca:	2800      	cmp	r0, #0
    19cc:	d109      	bne.n	19e2 <nm_read_block+0x4e>
			u32Sz -= u16MaxTrxSz;
    19ce:	1bad      	subs	r5, r5, r6
    19d0:	1939      	adds	r1, r7, r4
			off += u16MaxTrxSz;
			u32Addr += u16MaxTrxSz;
    19d2:	19a4      	adds	r4, r4, r6
		if(u32Sz <= u16MaxTrxSz)
    19d4:	42b5      	cmp	r5, r6
    19d6:	d8f2      	bhi.n	19be <nm_read_block+0x2a>
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
    19d8:	b2aa      	uxth	r2, r5
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], (uint16)u32Sz);	
    19da:	4449      	add	r1, r9
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
    19dc:	0020      	movs	r0, r4
    19de:	4b06      	ldr	r3, [pc, #24]	; (19f8 <nm_read_block+0x64>)
    19e0:	4798      	blx	r3
		}
	}

	return s8Ret;
}
    19e2:	b002      	add	sp, #8
    19e4:	bc1c      	pop	{r2, r3, r4}
    19e6:	4690      	mov	r8, r2
    19e8:	4699      	mov	r9, r3
    19ea:	46a2      	mov	sl, r4
    19ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32 off = 0;
    19ee:	2100      	movs	r1, #0
    19f0:	e7f2      	b.n	19d8 <nm_read_block+0x44>
    19f2:	46c0      	nop			; (mov r8, r8)
    19f4:	20000000 	.word	0x20000000
    19f8:	000024b9 	.word	0x000024b9

000019fc <nm_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/ 
sint8 nm_write_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
    19fc:	b5f0      	push	{r4, r5, r6, r7, lr}
    19fe:	46d6      	mov	lr, sl
    1a00:	464f      	mov	r7, r9
    1a02:	4646      	mov	r6, r8
    1a04:	b5c0      	push	{r6, r7, lr}
    1a06:	b082      	sub	sp, #8
    1a08:	4680      	mov	r8, r0
    1a0a:	4689      	mov	r9, r1
    1a0c:	0015      	movs	r5, r2
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
    1a0e:	4b13      	ldr	r3, [pc, #76]	; (1a5c <nm_write_block+0x60>)
    1a10:	881f      	ldrh	r7, [r3, #0]
    1a12:	3f08      	subs	r7, #8
    1a14:	b2bb      	uxth	r3, r7
    1a16:	9301      	str	r3, [sp, #4]
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
    1a18:	001e      	movs	r6, r3
    1a1a:	0004      	movs	r4, r0
    1a1c:	429a      	cmp	r2, r3
    1a1e:	d91a      	bls.n	1a56 <nm_write_block+0x5a>
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
    1a20:	4b0f      	ldr	r3, [pc, #60]	; (1a60 <nm_write_block+0x64>)
    1a22:	469a      	mov	sl, r3
    1a24:	1a37      	subs	r7, r6, r0
    1a26:	4643      	mov	r3, r8
    1a28:	1ae1      	subs	r1, r4, r3
    1a2a:	4449      	add	r1, r9
    1a2c:	9a01      	ldr	r2, [sp, #4]
    1a2e:	0020      	movs	r0, r4
    1a30:	47d0      	blx	sl
			break;
		}
		else
		{
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], u16MaxTrxSz);
			if(M2M_SUCCESS != s8Ret) break;
    1a32:	2800      	cmp	r0, #0
    1a34:	d109      	bne.n	1a4a <nm_write_block+0x4e>
			u32Sz -= u16MaxTrxSz;
    1a36:	1bad      	subs	r5, r5, r6
    1a38:	1939      	adds	r1, r7, r4
			off += u16MaxTrxSz;
			u32Addr += u16MaxTrxSz;
    1a3a:	19a4      	adds	r4, r4, r6
		if(u32Sz <= u16MaxTrxSz)
    1a3c:	42b5      	cmp	r5, r6
    1a3e:	d8f2      	bhi.n	1a26 <nm_write_block+0x2a>
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
    1a40:	b2aa      	uxth	r2, r5
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], (uint16)u32Sz);	
    1a42:	4449      	add	r1, r9
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
    1a44:	0020      	movs	r0, r4
    1a46:	4b06      	ldr	r3, [pc, #24]	; (1a60 <nm_write_block+0x64>)
    1a48:	4798      	blx	r3
		}
	}

	return s8Ret;
}
    1a4a:	b002      	add	sp, #8
    1a4c:	bc1c      	pop	{r2, r3, r4}
    1a4e:	4690      	mov	r8, r2
    1a50:	4699      	mov	r9, r3
    1a52:	46a2      	mov	sl, r4
    1a54:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32 off = 0;
    1a56:	2100      	movs	r1, #0
    1a58:	e7f2      	b.n	1a40 <nm_write_block+0x44>
    1a5a:	46c0      	nop			; (mov r8, r8)
    1a5c:	20000000 	.word	0x20000000
    1a60:	00002611 	.word	0x00002611

00001a64 <nm_get_firmware_full_info>:
*	@param [out]	M2mRev
*			    pointer holds address of structure "tstrM2mRev" that contains the firmware version parameters
*	@version	1.0
*/
sint8 nm_get_firmware_full_info(tstrM2mRev* pstrRev)
{
    1a64:	b570      	push	{r4, r5, r6, lr}
    1a66:	b084      	sub	sp, #16
    1a68:	0004      	movs	r4, r0
	uint16  curr_drv_ver, min_req_drv_ver,curr_firm_ver;
	uint32	reg = 0;
    1a6a:	2300      	movs	r3, #0
    1a6c:	9303      	str	r3, [sp, #12]
	sint8	ret = M2M_SUCCESS;
	tstrGpRegs strgp = {0};
    1a6e:	2208      	movs	r2, #8
    1a70:	2100      	movs	r1, #0
    1a72:	a801      	add	r0, sp, #4
    1a74:	4b2d      	ldr	r3, [pc, #180]	; (1b2c <nm_get_firmware_full_info+0xc8>)
    1a76:	4798      	blx	r3
	if (pstrRev != NULL)
    1a78:	2c00      	cmp	r4, #0
    1a7a:	d044      	beq.n	1b06 <nm_get_firmware_full_info+0xa2>
	{
		m2m_memset((uint8*)pstrRev,0,sizeof(tstrM2mRev));
    1a7c:	2228      	movs	r2, #40	; 0x28
    1a7e:	2100      	movs	r1, #0
    1a80:	0020      	movs	r0, r4
    1a82:	4b2b      	ldr	r3, [pc, #172]	; (1b30 <nm_get_firmware_full_info+0xcc>)
    1a84:	4798      	blx	r3
		ret = nm_read_reg_with_ret(rNMI_GP_REG_2, &reg);
    1a86:	a903      	add	r1, sp, #12
    1a88:	482a      	ldr	r0, [pc, #168]	; (1b34 <nm_get_firmware_full_info+0xd0>)
    1a8a:	4b2b      	ldr	r3, [pc, #172]	; (1b38 <nm_get_firmware_full_info+0xd4>)
    1a8c:	4798      	blx	r3
		if(ret == M2M_SUCCESS)
    1a8e:	2800      	cmp	r0, #0
    1a90:	d13a      	bne.n	1b08 <nm_get_firmware_full_info+0xa4>
		{
			if(reg != 0)
    1a92:	9b03      	ldr	r3, [sp, #12]
    1a94:	2b00      	cmp	r3, #0
    1a96:	d039      	beq.n	1b0c <nm_get_firmware_full_info+0xa8>
			{
				ret = nm_read_block(reg|0x30000,(uint8*)&strgp,sizeof(tstrGpRegs));
    1a98:	20c0      	movs	r0, #192	; 0xc0
    1a9a:	0280      	lsls	r0, r0, #10
    1a9c:	4318      	orrs	r0, r3
    1a9e:	2208      	movs	r2, #8
    1aa0:	a901      	add	r1, sp, #4
    1aa2:	4b26      	ldr	r3, [pc, #152]	; (1b3c <nm_get_firmware_full_info+0xd8>)
    1aa4:	4798      	blx	r3
				if(ret == M2M_SUCCESS)
    1aa6:	2800      	cmp	r0, #0
    1aa8:	d12e      	bne.n	1b08 <nm_get_firmware_full_info+0xa4>
				{
					reg = strgp.u32Firmware_Ota_rev;
					reg &= 0x0000ffff;
    1aaa:	9b02      	ldr	r3, [sp, #8]
    1aac:	0418      	lsls	r0, r3, #16
    1aae:	0c00      	lsrs	r0, r0, #16
    1ab0:	9003      	str	r0, [sp, #12]
					if(reg != 0)
    1ab2:	d02e      	beq.n	1b12 <nm_get_firmware_full_info+0xae>
					{
						ret = nm_read_block(reg|0x30000,(uint8*)pstrRev,sizeof(tstrM2mRev));
    1ab4:	23c0      	movs	r3, #192	; 0xc0
    1ab6:	029b      	lsls	r3, r3, #10
    1ab8:	4318      	orrs	r0, r3
    1aba:	2228      	movs	r2, #40	; 0x28
    1abc:	0021      	movs	r1, r4
    1abe:	4b1f      	ldr	r3, [pc, #124]	; (1b3c <nm_get_firmware_full_info+0xd8>)
    1ac0:	4798      	blx	r3
						if(ret == M2M_SUCCESS)
    1ac2:	2800      	cmp	r0, #0
    1ac4:	d120      	bne.n	1b08 <nm_get_firmware_full_info+0xa4>
						{
							curr_firm_ver   = M2M_MAKE_VERSION(pstrRev->u8FirmwareMajor, pstrRev->u8FirmwareMinor,pstrRev->u8FirmwarePatch);
    1ac6:	7921      	ldrb	r1, [r4, #4]
    1ac8:	0209      	lsls	r1, r1, #8
    1aca:	79a2      	ldrb	r2, [r4, #6]
    1acc:	230f      	movs	r3, #15
    1ace:	401a      	ands	r2, r3
    1ad0:	430a      	orrs	r2, r1
    1ad2:	7961      	ldrb	r1, [r4, #5]
    1ad4:	0109      	lsls	r1, r1, #4
    1ad6:	25ff      	movs	r5, #255	; 0xff
    1ad8:	4029      	ands	r1, r5
    1ada:	430a      	orrs	r2, r1
							curr_drv_ver    = M2M_MAKE_VERSION(M2M_RELEASE_VERSION_MAJOR_NO, M2M_RELEASE_VERSION_MINOR_NO, M2M_RELEASE_VERSION_PATCH_NO);
							min_req_drv_ver = M2M_MAKE_VERSION(pstrRev->u8DriverMajor, pstrRev->u8DriverMinor,pstrRev->u8DriverPatch);
    1adc:	79e1      	ldrb	r1, [r4, #7]
    1ade:	0209      	lsls	r1, r1, #8
    1ae0:	7a66      	ldrb	r6, [r4, #9]
    1ae2:	4033      	ands	r3, r6
    1ae4:	430b      	orrs	r3, r1
    1ae6:	7a21      	ldrb	r1, [r4, #8]
    1ae8:	0109      	lsls	r1, r1, #4
    1aea:	400d      	ands	r5, r1
    1aec:	432b      	orrs	r3, r5
							if((curr_firm_ver == 0)||(min_req_drv_ver == 0)||(min_req_drv_ver == 0)){
    1aee:	2a00      	cmp	r2, #0
    1af0:	d012      	beq.n	1b18 <nm_get_firmware_full_info+0xb4>
    1af2:	2b00      	cmp	r3, #0
    1af4:	d013      	beq.n	1b1e <nm_get_firmware_full_info+0xba>
								ret = M2M_ERR_FAIL;
								goto EXIT;
							}
							if(curr_drv_ver <  min_req_drv_ver) {
    1af6:	4912      	ldr	r1, [pc, #72]	; (1b40 <nm_get_firmware_full_info+0xdc>)
    1af8:	428b      	cmp	r3, r1
    1afa:	d813      	bhi.n	1b24 <nm_get_firmware_full_info+0xc0>
								/*The current driver version should be larger or equal 
								than the min driver that the current firmware support  */
								ret = M2M_ERR_FW_VER_MISMATCH;
								goto EXIT;
							}
							if(curr_drv_ver >  curr_firm_ver) {
    1afc:	4b11      	ldr	r3, [pc, #68]	; (1b44 <nm_get_firmware_full_info+0xe0>)
    1afe:	429a      	cmp	r2, r3
    1b00:	d802      	bhi.n	1b08 <nm_get_firmware_full_info+0xa4>
								/*The current driver should be equal or less than the firmware version*/
								ret = M2M_ERR_FW_VER_MISMATCH;
    1b02:	380d      	subs	r0, #13
    1b04:	e000      	b.n	1b08 <nm_get_firmware_full_info+0xa4>
	sint8	ret = M2M_SUCCESS;
    1b06:	2000      	movs	r0, #0
			}
		}
	}
EXIT:
	return ret;
}
    1b08:	b004      	add	sp, #16
    1b0a:	bd70      	pop	{r4, r5, r6, pc}
				ret = M2M_ERR_FAIL;
    1b0c:	200c      	movs	r0, #12
    1b0e:	4240      	negs	r0, r0
    1b10:	e7fa      	b.n	1b08 <nm_get_firmware_full_info+0xa4>
						ret = M2M_ERR_FAIL;
    1b12:	200c      	movs	r0, #12
    1b14:	4240      	negs	r0, r0
    1b16:	e7f7      	b.n	1b08 <nm_get_firmware_full_info+0xa4>
								ret = M2M_ERR_FAIL;
    1b18:	200c      	movs	r0, #12
    1b1a:	4240      	negs	r0, r0
    1b1c:	e7f4      	b.n	1b08 <nm_get_firmware_full_info+0xa4>
    1b1e:	200c      	movs	r0, #12
    1b20:	4240      	negs	r0, r0
    1b22:	e7f1      	b.n	1b08 <nm_get_firmware_full_info+0xa4>
								ret = M2M_ERR_FW_VER_MISMATCH;
    1b24:	200d      	movs	r0, #13
    1b26:	4240      	negs	r0, r0
    1b28:	e7ee      	b.n	1b08 <nm_get_firmware_full_info+0xa4>
    1b2a:	46c0      	nop			; (mov r8, r8)
    1b2c:	00007b1b 	.word	0x00007b1b
    1b30:	00000531 	.word	0x00000531
    1b34:	000c0008 	.word	0x000c0008
    1b38:	0000197d 	.word	0x0000197d
    1b3c:	00001995 	.word	0x00001995
    1b40:	00001352 	.word	0x00001352
    1b44:	00001351 	.word	0x00001351

00001b48 <nm_drv_init>:
*	@author	M. Abdelmawla
*	@date	15 July 2012
*	@version	1.0
*/
sint8 nm_drv_init(void * arg)
{
    1b48:	b570      	push	{r4, r5, r6, lr}
	sint8 ret = M2M_SUCCESS;
	uint8 u8Mode;
	
	if(NULL != arg) 
    1b4a:	2800      	cmp	r0, #0
    1b4c:	d037      	beq.n	1bbe <nm_drv_init+0x76>
	{
		u8Mode = *((uint8 *)arg);
    1b4e:	7805      	ldrb	r5, [r0, #0]
		if((u8Mode < M2M_WIFI_MODE_NORMAL)||(u8Mode >= M2M_WIFI_MODE_MAX)) 
    1b50:	1e6b      	subs	r3, r5, #1
    1b52:	2b03      	cmp	r3, #3
    1b54:	d900      	bls.n	1b58 <nm_drv_init+0x10>
		{
			u8Mode = M2M_WIFI_MODE_NORMAL;
    1b56:	2501      	movs	r5, #1
	else 
	{
		u8Mode = M2M_WIFI_MODE_NORMAL;
	}
	
	ret = nm_bus_iface_init(NULL);
    1b58:	2000      	movs	r0, #0
    1b5a:	4b20      	ldr	r3, [pc, #128]	; (1bdc <nm_drv_init+0x94>)
    1b5c:	4798      	blx	r3
    1b5e:	1e04      	subs	r4, r0, #0
	if(M2M_SUCCESS != ret) 
    1b60:	d12f      	bne.n	1bc2 <nm_drv_init+0x7a>
	if(M2M_SUCCESS != ret) 
	{
		goto ERR2;
	}
#endif
	M2M_INFO("Chip ID %lx\n", nmi_get_chipid());
    1b62:	481f      	ldr	r0, [pc, #124]	; (1be0 <nm_drv_init+0x98>)
    1b64:	4c1f      	ldr	r4, [pc, #124]	; (1be4 <nm_drv_init+0x9c>)
    1b66:	47a0      	blx	r4
    1b68:	4b1f      	ldr	r3, [pc, #124]	; (1be8 <nm_drv_init+0xa0>)
    1b6a:	4798      	blx	r3
    1b6c:	0001      	movs	r1, r0
    1b6e:	481f      	ldr	r0, [pc, #124]	; (1bec <nm_drv_init+0xa4>)
    1b70:	47a0      	blx	r4
    1b72:	200d      	movs	r0, #13
    1b74:	4b1e      	ldr	r3, [pc, #120]	; (1bf0 <nm_drv_init+0xa8>)
    1b76:	4798      	blx	r3
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_init();
    1b78:	4b1e      	ldr	r3, [pc, #120]	; (1bf4 <nm_drv_init+0xac>)
    1b7a:	4798      	blx	r3
#endif
	ret = wait_for_bootrom(u8Mode);
    1b7c:	0028      	movs	r0, r5
    1b7e:	4b1e      	ldr	r3, [pc, #120]	; (1bf8 <nm_drv_init+0xb0>)
    1b80:	4798      	blx	r3
    1b82:	1e04      	subs	r4, r0, #0
	if(M2M_SUCCESS != ret) 
    1b84:	d117      	bne.n	1bb6 <nm_drv_init+0x6e>
	{
		goto ERR2;
	}
		
	ret = wait_for_firmware_start(u8Mode);
    1b86:	0028      	movs	r0, r5
    1b88:	4b1c      	ldr	r3, [pc, #112]	; (1bfc <nm_drv_init+0xb4>)
    1b8a:	4798      	blx	r3
    1b8c:	1e04      	subs	r4, r0, #0
	if(M2M_SUCCESS != ret) 
    1b8e:	d112      	bne.n	1bb6 <nm_drv_init+0x6e>
	{
		goto ERR2;
	}
	
	if((M2M_WIFI_MODE_ATE_HIGH == u8Mode)||(M2M_WIFI_MODE_ATE_LOW == u8Mode)) 
    1b90:	3d02      	subs	r5, #2
    1b92:	2d01      	cmp	r5, #1
    1b94:	d911      	bls.n	1bba <nm_drv_init+0x72>
	{
		goto ERR1;
	} 
	else;
	
	ret = enable_interrupts();
    1b96:	4b1a      	ldr	r3, [pc, #104]	; (1c00 <nm_drv_init+0xb8>)
    1b98:	4798      	blx	r3
    1b9a:	1e04      	subs	r4, r0, #0
	if(M2M_SUCCESS != ret) 
    1b9c:	d00d      	beq.n	1bba <nm_drv_init+0x72>
	{
		M2M_ERR("failed to enable interrupts..\n");
    1b9e:	2260      	movs	r2, #96	; 0x60
    1ba0:	32ff      	adds	r2, #255	; 0xff
    1ba2:	4918      	ldr	r1, [pc, #96]	; (1c04 <nm_drv_init+0xbc>)
    1ba4:	4818      	ldr	r0, [pc, #96]	; (1c08 <nm_drv_init+0xc0>)
    1ba6:	4b0f      	ldr	r3, [pc, #60]	; (1be4 <nm_drv_init+0x9c>)
    1ba8:	4798      	blx	r3
    1baa:	4818      	ldr	r0, [pc, #96]	; (1c0c <nm_drv_init+0xc4>)
    1bac:	4b18      	ldr	r3, [pc, #96]	; (1c10 <nm_drv_init+0xc8>)
    1bae:	4798      	blx	r3
    1bb0:	200d      	movs	r0, #13
    1bb2:	4b0f      	ldr	r3, [pc, #60]	; (1bf0 <nm_drv_init+0xa8>)
    1bb4:	4798      	blx	r3
		goto ERR2;
	}
	return ret;
ERR2:
	nm_bus_iface_deinit();
    1bb6:	4b17      	ldr	r3, [pc, #92]	; (1c14 <nm_drv_init+0xcc>)
    1bb8:	4798      	blx	r3
ERR1:
	return ret;
}
    1bba:	0020      	movs	r0, r4
    1bbc:	bd70      	pop	{r4, r5, r6, pc}
		u8Mode = M2M_WIFI_MODE_NORMAL;
    1bbe:	2501      	movs	r5, #1
    1bc0:	e7ca      	b.n	1b58 <nm_drv_init+0x10>
		M2M_ERR("[nmi start]: fail init bus\n");
    1bc2:	2296      	movs	r2, #150	; 0x96
    1bc4:	0052      	lsls	r2, r2, #1
    1bc6:	490f      	ldr	r1, [pc, #60]	; (1c04 <nm_drv_init+0xbc>)
    1bc8:	480f      	ldr	r0, [pc, #60]	; (1c08 <nm_drv_init+0xc0>)
    1bca:	4b06      	ldr	r3, [pc, #24]	; (1be4 <nm_drv_init+0x9c>)
    1bcc:	4798      	blx	r3
    1bce:	4812      	ldr	r0, [pc, #72]	; (1c18 <nm_drv_init+0xd0>)
    1bd0:	4b0f      	ldr	r3, [pc, #60]	; (1c10 <nm_drv_init+0xc8>)
    1bd2:	4798      	blx	r3
    1bd4:	200d      	movs	r0, #13
    1bd6:	4b06      	ldr	r3, [pc, #24]	; (1bf0 <nm_drv_init+0xa8>)
    1bd8:	4798      	blx	r3
		goto ERR1;
    1bda:	e7ee      	b.n	1bba <nm_drv_init+0x72>
    1bdc:	0000194d 	.word	0x0000194d
    1be0:	0000908c 	.word	0x0000908c
    1be4:	00007b2d 	.word	0x00007b2d
    1be8:	0000152d 	.word	0x0000152d
    1bec:	000093d0 	.word	0x000093d0
    1bf0:	00007b61 	.word	0x00007b61
    1bf4:	0000238d 	.word	0x0000238d
    1bf8:	00001741 	.word	0x00001741
    1bfc:	00001849 	.word	0x00001849
    1c00:	000014d1 	.word	0x000014d1
    1c04:	00009318 	.word	0x00009318
    1c08:	00008d5c 	.word	0x00008d5c
    1c0c:	00009394 	.word	0x00009394
    1c10:	00007c49 	.word	0x00007c49
    1c14:	00001959 	.word	0x00001959
    1c18:	000093b4 	.word	0x000093b4

00001c1c <nm_drv_deinit>:
*	@author	M. Abdelmawla
*	@date	17 July 2012
*	@version	1.0
*/
sint8 nm_drv_deinit(void * arg)
{
    1c1c:	b510      	push	{r4, lr}
	sint8 ret;

	ret = chip_deinit();
    1c1e:	4b1c      	ldr	r3, [pc, #112]	; (1c90 <nm_drv_deinit+0x74>)
    1c20:	4798      	blx	r3
    1c22:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    1c24:	d10b      	bne.n	1c3e <nm_drv_deinit+0x22>
		M2M_ERR("[nmi stop]: chip_deinit fail\n");
		goto ERR1;
	}
	
	/* Disable SPI flash to save power when the chip is off */
	ret = spi_flash_enable(0);
    1c26:	2000      	movs	r0, #0
    1c28:	4b1a      	ldr	r3, [pc, #104]	; (1c94 <nm_drv_deinit+0x78>)
    1c2a:	4798      	blx	r3
    1c2c:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    1c2e:	d114      	bne.n	1c5a <nm_drv_deinit+0x3e>
		M2M_ERR("[nmi stop]: SPI flash disable fail\n");
		goto ERR1;
	}

	ret = nm_bus_iface_deinit();
    1c30:	4b19      	ldr	r3, [pc, #100]	; (1c98 <nm_drv_deinit+0x7c>)
    1c32:	4798      	blx	r3
    1c34:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    1c36:	d11d      	bne.n	1c74 <nm_drv_deinit+0x58>
		M2M_ERR("[nmi stop]: fail init bus\n");
		goto ERR1;
	}
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_deinit();
    1c38:	4b18      	ldr	r3, [pc, #96]	; (1c9c <nm_drv_deinit+0x80>)
    1c3a:	4798      	blx	r3
    1c3c:	e00b      	b.n	1c56 <nm_drv_deinit+0x3a>
		M2M_ERR("[nmi stop]: chip_deinit fail\n");
    1c3e:	22bb      	movs	r2, #187	; 0xbb
    1c40:	0052      	lsls	r2, r2, #1
    1c42:	4917      	ldr	r1, [pc, #92]	; (1ca0 <nm_drv_deinit+0x84>)
    1c44:	4817      	ldr	r0, [pc, #92]	; (1ca4 <nm_drv_deinit+0x88>)
    1c46:	4b18      	ldr	r3, [pc, #96]	; (1ca8 <nm_drv_deinit+0x8c>)
    1c48:	4798      	blx	r3
    1c4a:	4818      	ldr	r0, [pc, #96]	; (1cac <nm_drv_deinit+0x90>)
    1c4c:	4b18      	ldr	r3, [pc, #96]	; (1cb0 <nm_drv_deinit+0x94>)
    1c4e:	4798      	blx	r3
    1c50:	200d      	movs	r0, #13
    1c52:	4b18      	ldr	r3, [pc, #96]	; (1cb4 <nm_drv_deinit+0x98>)
    1c54:	4798      	blx	r3
#endif

ERR1:
	return ret;
}
    1c56:	0020      	movs	r0, r4
    1c58:	bd10      	pop	{r4, pc}
		M2M_ERR("[nmi stop]: SPI flash disable fail\n");
    1c5a:	227e      	movs	r2, #126	; 0x7e
    1c5c:	32ff      	adds	r2, #255	; 0xff
    1c5e:	4910      	ldr	r1, [pc, #64]	; (1ca0 <nm_drv_deinit+0x84>)
    1c60:	4810      	ldr	r0, [pc, #64]	; (1ca4 <nm_drv_deinit+0x88>)
    1c62:	4b11      	ldr	r3, [pc, #68]	; (1ca8 <nm_drv_deinit+0x8c>)
    1c64:	4798      	blx	r3
    1c66:	4814      	ldr	r0, [pc, #80]	; (1cb8 <nm_drv_deinit+0x9c>)
    1c68:	4b11      	ldr	r3, [pc, #68]	; (1cb0 <nm_drv_deinit+0x94>)
    1c6a:	4798      	blx	r3
    1c6c:	200d      	movs	r0, #13
    1c6e:	4b11      	ldr	r3, [pc, #68]	; (1cb4 <nm_drv_deinit+0x98>)
    1c70:	4798      	blx	r3
		goto ERR1;
    1c72:	e7f0      	b.n	1c56 <nm_drv_deinit+0x3a>
		M2M_ERR("[nmi stop]: fail init bus\n");
    1c74:	2284      	movs	r2, #132	; 0x84
    1c76:	32ff      	adds	r2, #255	; 0xff
    1c78:	4909      	ldr	r1, [pc, #36]	; (1ca0 <nm_drv_deinit+0x84>)
    1c7a:	480a      	ldr	r0, [pc, #40]	; (1ca4 <nm_drv_deinit+0x88>)
    1c7c:	4b0a      	ldr	r3, [pc, #40]	; (1ca8 <nm_drv_deinit+0x8c>)
    1c7e:	4798      	blx	r3
    1c80:	480e      	ldr	r0, [pc, #56]	; (1cbc <nm_drv_deinit+0xa0>)
    1c82:	4b0b      	ldr	r3, [pc, #44]	; (1cb0 <nm_drv_deinit+0x94>)
    1c84:	4798      	blx	r3
    1c86:	200d      	movs	r0, #13
    1c88:	4b0a      	ldr	r3, [pc, #40]	; (1cb4 <nm_drv_deinit+0x98>)
    1c8a:	4798      	blx	r3
		goto ERR1;
    1c8c:	e7e3      	b.n	1c56 <nm_drv_deinit+0x3a>
    1c8e:	46c0      	nop			; (mov r8, r8)
    1c90:	000018c1 	.word	0x000018c1
    1c94:	000031c1 	.word	0x000031c1
    1c98:	00001959 	.word	0x00001959
    1c9c:	00002339 	.word	0x00002339
    1ca0:	00009324 	.word	0x00009324
    1ca4:	00008d5c 	.word	0x00008d5c
    1ca8:	00007b2d 	.word	0x00007b2d
    1cac:	00009334 	.word	0x00009334
    1cb0:	00007c49 	.word	0x00007c49
    1cb4:	00007b61 	.word	0x00007b61
    1cb8:	00009354 	.word	0x00009354
    1cbc:	00009378 	.word	0x00009378

00001cc0 <nmi_spi_write>:
	spi.u16Sz = sz;
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
}

static sint8 nmi_spi_write(uint8* b, uint16 sz)
{
    1cc0:	b500      	push	{lr}
    1cc2:	b085      	sub	sp, #20
	tstrNmSpiRw spi;
	spi.pu8InBuf = b;
    1cc4:	ab01      	add	r3, sp, #4
    1cc6:	9001      	str	r0, [sp, #4]
	spi.pu8OutBuf = NULL;
    1cc8:	2200      	movs	r2, #0
    1cca:	9202      	str	r2, [sp, #8]
	spi.u16Sz = sz;
    1ccc:	8119      	strh	r1, [r3, #8]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
    1cce:	0019      	movs	r1, r3
    1cd0:	2003      	movs	r0, #3
    1cd2:	4b02      	ldr	r3, [pc, #8]	; (1cdc <nmi_spi_write+0x1c>)
    1cd4:	4798      	blx	r3
}
    1cd6:	b005      	add	sp, #20
    1cd8:	bd00      	pop	{pc}
    1cda:	46c0      	nop			; (mov r8, r8)
    1cdc:	00000365 	.word	0x00000365

00001ce0 <spi_cmd>:
#define DATA_PKT_SZ_4K			(4 * 1024)
#define DATA_PKT_SZ_8K			(8 * 1024)
#define DATA_PKT_SZ				DATA_PKT_SZ_8K

static sint8 spi_cmd(uint8 cmd, uint32 adr, uint32 u32data, uint32 sz,uint8 clockless)
{
    1ce0:	b570      	push	{r4, r5, r6, lr}
    1ce2:	b084      	sub	sp, #16
    1ce4:	ac08      	add	r4, sp, #32
    1ce6:	7825      	ldrb	r5, [r4, #0]
	uint8 bc[9];
	uint8 len = 5;
	sint8 result = N_OK;

	bc[0] = cmd;
    1ce8:	ac01      	add	r4, sp, #4
    1cea:	7020      	strb	r0, [r4, #0]
	switch(cmd) 
    1cec:	303f      	adds	r0, #63	; 0x3f
    1cee:	b2c4      	uxtb	r4, r0
    1cf0:	2c0e      	cmp	r4, #14
    1cf2:	d900      	bls.n	1cf6 <spi_cmd+0x16>
    1cf4:	e084      	b.n	1e00 <spi_cmd+0x120>
    1cf6:	00a0      	lsls	r0, r4, #2
    1cf8:	4c4f      	ldr	r4, [pc, #316]	; (1e38 <spi_cmd+0x158>)
    1cfa:	5820      	ldr	r0, [r4, r0]
    1cfc:	4687      	mov	pc, r0
	{
		case CMD_SINGLE_READ:				/* single word (4 bytes) read */
			bc[1] = (uint8)(adr >> 16);
    1cfe:	ab01      	add	r3, sp, #4
    1d00:	0c0a      	lsrs	r2, r1, #16
    1d02:	705a      	strb	r2, [r3, #1]
			bc[2] = (uint8)(adr >> 8);
    1d04:	0a0a      	lsrs	r2, r1, #8
    1d06:	709a      	strb	r2, [r3, #2]
			bc[3] = (uint8)adr;
    1d08:	70d9      	strb	r1, [r3, #3]
			len = 5;
    1d0a:	2105      	movs	r1, #5
			break;
	}

	if(result) 
	{
		if (!gu8Crc_off)
    1d0c:	4b4b      	ldr	r3, [pc, #300]	; (1e3c <spi_cmd+0x15c>)
    1d0e:	781b      	ldrb	r3, [r3, #0]
    1d10:	2b00      	cmp	r3, #0
    1d12:	d077      	beq.n	1e04 <spi_cmd+0x124>
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
		else
			len-=1;
    1d14:	3901      	subs	r1, #1
    1d16:	b2c9      	uxtb	r1, r1
    1d18:	e083      	b.n	1e22 <spi_cmd+0x142>
			bc[1] = (uint8)(adr >> 8);
    1d1a:	0a0b      	lsrs	r3, r1, #8
    1d1c:	b2db      	uxtb	r3, r3
			if(clockless)  bc[1] |= (1 << 7);
    1d1e:	2d00      	cmp	r5, #0
    1d20:	d107      	bne.n	1d32 <spi_cmd+0x52>
			bc[1] = (uint8)(adr >> 8);
    1d22:	aa01      	add	r2, sp, #4
    1d24:	7053      	strb	r3, [r2, #1]
			bc[2] = (uint8)adr;
    1d26:	ab01      	add	r3, sp, #4
    1d28:	7099      	strb	r1, [r3, #2]
			bc[3] = 0x00;
    1d2a:	2200      	movs	r2, #0
    1d2c:	70da      	strb	r2, [r3, #3]
			len = 5;
    1d2e:	2105      	movs	r1, #5
			break;
    1d30:	e7ec      	b.n	1d0c <spi_cmd+0x2c>
			if(clockless)  bc[1] |= (1 << 7);
    1d32:	2280      	movs	r2, #128	; 0x80
    1d34:	4252      	negs	r2, r2
    1d36:	4313      	orrs	r3, r2
    1d38:	aa01      	add	r2, sp, #4
    1d3a:	7053      	strb	r3, [r2, #1]
    1d3c:	e7f3      	b.n	1d26 <spi_cmd+0x46>
			bc[1] = 0x00;
    1d3e:	ab01      	add	r3, sp, #4
    1d40:	2200      	movs	r2, #0
    1d42:	705a      	strb	r2, [r3, #1]
			bc[2] = 0x00;
    1d44:	709a      	strb	r2, [r3, #2]
			bc[3] = 0x00;
    1d46:	70da      	strb	r2, [r3, #3]
			len = 5;
    1d48:	2105      	movs	r1, #5
			break;
    1d4a:	e7df      	b.n	1d0c <spi_cmd+0x2c>
			bc[1] = 0x00;
    1d4c:	ab01      	add	r3, sp, #4
    1d4e:	2200      	movs	r2, #0
    1d50:	705a      	strb	r2, [r3, #1]
			bc[2] = 0x00;
    1d52:	709a      	strb	r2, [r3, #2]
			bc[3] = 0x00;
    1d54:	70da      	strb	r2, [r3, #3]
			len = 5;
    1d56:	2105      	movs	r1, #5
			break;
    1d58:	e7d8      	b.n	1d0c <spi_cmd+0x2c>
			bc[1] = 0xff;
    1d5a:	ab01      	add	r3, sp, #4
    1d5c:	22ff      	movs	r2, #255	; 0xff
    1d5e:	705a      	strb	r2, [r3, #1]
			bc[2] = 0xff;
    1d60:	709a      	strb	r2, [r3, #2]
			bc[3] = 0xff;
    1d62:	70da      	strb	r2, [r3, #3]
			len = 5;
    1d64:	2105      	movs	r1, #5
			break;
    1d66:	e7d1      	b.n	1d0c <spi_cmd+0x2c>
			bc[1] = (uint8)(adr >> 16);
    1d68:	aa01      	add	r2, sp, #4
    1d6a:	0c08      	lsrs	r0, r1, #16
    1d6c:	7050      	strb	r0, [r2, #1]
			bc[2] = (uint8)(adr >> 8);
    1d6e:	0a08      	lsrs	r0, r1, #8
    1d70:	7090      	strb	r0, [r2, #2]
			bc[3] = (uint8)adr;
    1d72:	70d1      	strb	r1, [r2, #3]
			bc[4] = (uint8)(sz >> 8);
    1d74:	0a19      	lsrs	r1, r3, #8
    1d76:	7111      	strb	r1, [r2, #4]
			bc[5] = (uint8)(sz);
    1d78:	7153      	strb	r3, [r2, #5]
			len = 7;
    1d7a:	2107      	movs	r1, #7
			break;
    1d7c:	e7c6      	b.n	1d0c <spi_cmd+0x2c>
			bc[1] = (uint8)(adr >> 16);
    1d7e:	aa01      	add	r2, sp, #4
    1d80:	0c08      	lsrs	r0, r1, #16
    1d82:	7050      	strb	r0, [r2, #1]
			bc[2] = (uint8)(adr >> 8);
    1d84:	0a08      	lsrs	r0, r1, #8
    1d86:	7090      	strb	r0, [r2, #2]
			bc[3] = (uint8)adr;
    1d88:	70d1      	strb	r1, [r2, #3]
			bc[4] = (uint8)(sz >> 16);
    1d8a:	0c19      	lsrs	r1, r3, #16
    1d8c:	7111      	strb	r1, [r2, #4]
			bc[5] = (uint8)(sz >> 8);
    1d8e:	0a19      	lsrs	r1, r3, #8
    1d90:	7151      	strb	r1, [r2, #5]
			bc[6] = (uint8)(sz);
    1d92:	7193      	strb	r3, [r2, #6]
			len = 8;
    1d94:	2108      	movs	r1, #8
			break;
    1d96:	e7b9      	b.n	1d0c <spi_cmd+0x2c>
			bc[1] = (uint8)(adr >> 8);
    1d98:	0a0b      	lsrs	r3, r1, #8
    1d9a:	b2db      	uxtb	r3, r3
			if(clockless)  bc[1] |= (1 << 7);
    1d9c:	2d00      	cmp	r5, #0
    1d9e:	d10c      	bne.n	1dba <spi_cmd+0xda>
			bc[1] = (uint8)(adr >> 8);
    1da0:	a801      	add	r0, sp, #4
    1da2:	7043      	strb	r3, [r0, #1]
			bc[2] = (uint8)(adr);
    1da4:	ab01      	add	r3, sp, #4
    1da6:	7099      	strb	r1, [r3, #2]
			bc[3] = (uint8)(u32data >> 24);
    1da8:	0e11      	lsrs	r1, r2, #24
    1daa:	70d9      	strb	r1, [r3, #3]
			bc[4] = (uint8)(u32data >> 16);
    1dac:	0c11      	lsrs	r1, r2, #16
    1dae:	7119      	strb	r1, [r3, #4]
			bc[5] = (uint8)(u32data >> 8);
    1db0:	0a11      	lsrs	r1, r2, #8
    1db2:	7159      	strb	r1, [r3, #5]
			bc[6] = (uint8)(u32data);
    1db4:	719a      	strb	r2, [r3, #6]
			len = 8;
    1db6:	2108      	movs	r1, #8
			break;
    1db8:	e7a8      	b.n	1d0c <spi_cmd+0x2c>
			if(clockless)  bc[1] |= (1 << 7);
    1dba:	2080      	movs	r0, #128	; 0x80
    1dbc:	4240      	negs	r0, r0
    1dbe:	4303      	orrs	r3, r0
    1dc0:	a801      	add	r0, sp, #4
    1dc2:	7043      	strb	r3, [r0, #1]
    1dc4:	e7ee      	b.n	1da4 <spi_cmd+0xc4>
			bc[1] = (uint8)(adr >> 16);
    1dc6:	ab01      	add	r3, sp, #4
    1dc8:	0c08      	lsrs	r0, r1, #16
    1dca:	7058      	strb	r0, [r3, #1]
			bc[2] = (uint8)(adr >> 8);
    1dcc:	0a08      	lsrs	r0, r1, #8
    1dce:	7098      	strb	r0, [r3, #2]
			bc[3] = (uint8)(adr);
    1dd0:	70d9      	strb	r1, [r3, #3]
			bc[4] = (uint8)(u32data >> 24);
    1dd2:	0e11      	lsrs	r1, r2, #24
    1dd4:	7119      	strb	r1, [r3, #4]
			bc[5] = (uint8)(u32data >> 16);
    1dd6:	0c11      	lsrs	r1, r2, #16
    1dd8:	7159      	strb	r1, [r3, #5]
			bc[6] = (uint8)(u32data >> 8);
    1dda:	0a11      	lsrs	r1, r2, #8
    1ddc:	7199      	strb	r1, [r3, #6]
			bc[7] = (uint8)(u32data);
    1dde:	71da      	strb	r2, [r3, #7]
			len = 9;
    1de0:	2109      	movs	r1, #9
			break;
    1de2:	e793      	b.n	1d0c <spi_cmd+0x2c>

		if(M2M_SUCCESS != nmi_spi_write(bc, len)) 
		{
			M2M_ERR("[nmi spi]: Failed cmd write, bus error...\n");
    1de4:	2234      	movs	r2, #52	; 0x34
    1de6:	32ff      	adds	r2, #255	; 0xff
    1de8:	4915      	ldr	r1, [pc, #84]	; (1e40 <spi_cmd+0x160>)
    1dea:	4816      	ldr	r0, [pc, #88]	; (1e44 <spi_cmd+0x164>)
    1dec:	4b16      	ldr	r3, [pc, #88]	; (1e48 <spi_cmd+0x168>)
    1dee:	4798      	blx	r3
    1df0:	4816      	ldr	r0, [pc, #88]	; (1e4c <spi_cmd+0x16c>)
    1df2:	4b17      	ldr	r3, [pc, #92]	; (1e50 <spi_cmd+0x170>)
    1df4:	4798      	blx	r3
    1df6:	200d      	movs	r0, #13
    1df8:	4b16      	ldr	r3, [pc, #88]	; (1e54 <spi_cmd+0x174>)
    1dfa:	4798      	blx	r3
			result = N_FAIL;
    1dfc:	2300      	movs	r3, #0
    1dfe:	e017      	b.n	1e30 <spi_cmd+0x150>
	switch(cmd) 
    1e00:	2300      	movs	r3, #0
    1e02:	e015      	b.n	1e30 <spi_cmd+0x150>
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
    1e04:	1e4e      	subs	r6, r1, #1
    1e06:	aa01      	add	r2, sp, #4
    1e08:	1995      	adds	r5, r2, r6
    1e0a:	237f      	movs	r3, #127	; 0x7f
	return crc7_syndrome_table[(crc << 1) ^ data];
    1e0c:	4c12      	ldr	r4, [pc, #72]	; (1e58 <spi_cmd+0x178>)
    1e0e:	005b      	lsls	r3, r3, #1
    1e10:	7810      	ldrb	r0, [r2, #0]
    1e12:	4043      	eors	r3, r0
    1e14:	5ce3      	ldrb	r3, [r4, r3]
    1e16:	3201      	adds	r2, #1
	while (len--)
    1e18:	42aa      	cmp	r2, r5
    1e1a:	d1f8      	bne.n	1e0e <spi_cmd+0x12e>
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
    1e1c:	005b      	lsls	r3, r3, #1
    1e1e:	aa01      	add	r2, sp, #4
    1e20:	5593      	strb	r3, [r2, r6]
		if(M2M_SUCCESS != nmi_spi_write(bc, len)) 
    1e22:	b289      	uxth	r1, r1
    1e24:	a801      	add	r0, sp, #4
    1e26:	4b0d      	ldr	r3, [pc, #52]	; (1e5c <spi_cmd+0x17c>)
    1e28:	4798      	blx	r3
    1e2a:	2301      	movs	r3, #1
    1e2c:	2800      	cmp	r0, #0
    1e2e:	d1d9      	bne.n	1de4 <spi_cmd+0x104>
		}
	}

	return result;
}
    1e30:	0018      	movs	r0, r3
    1e32:	b004      	add	sp, #16
    1e34:	bd70      	pop	{r4, r5, r6, pc}
    1e36:	46c0      	nop			; (mov r8, r8)
    1e38:	000093e0 	.word	0x000093e0
    1e3c:	2000017c 	.word	0x2000017c
    1e40:	00009420 	.word	0x00009420
    1e44:	00008d5c 	.word	0x00008d5c
    1e48:	00007b2d 	.word	0x00007b2d
    1e4c:	000098b0 	.word	0x000098b0
    1e50:	00007c49 	.word	0x00007c49
    1e54:	00007b61 	.word	0x00007b61
    1e58:	000094ac 	.word	0x000094ac
    1e5c:	00001cc1 	.word	0x00001cc1

00001e60 <nmi_spi_read>:
{
    1e60:	b500      	push	{lr}
    1e62:	b085      	sub	sp, #20
	spi.pu8InBuf = NULL;
    1e64:	ab01      	add	r3, sp, #4
    1e66:	2200      	movs	r2, #0
    1e68:	9201      	str	r2, [sp, #4]
	spi.pu8OutBuf = b;
    1e6a:	9002      	str	r0, [sp, #8]
	spi.u16Sz = sz;
    1e6c:	8119      	strh	r1, [r3, #8]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
    1e6e:	0019      	movs	r1, r3
    1e70:	2003      	movs	r0, #3
    1e72:	4b02      	ldr	r3, [pc, #8]	; (1e7c <nmi_spi_read+0x1c>)
    1e74:	4798      	blx	r3
}
    1e76:	b005      	add	sp, #20
    1e78:	bd00      	pop	{pc}
    1e7a:	46c0      	nop			; (mov r8, r8)
    1e7c:	00000365 	.word	0x00000365

00001e80 <spi_cmd_rsp>:

	return result;
}

static sint8 spi_cmd_rsp(uint8 cmd)
{
    1e80:	b5f0      	push	{r4, r5, r6, r7, lr}
    1e82:	46c6      	mov	lr, r8
    1e84:	b500      	push	{lr}
    1e86:	b082      	sub	sp, #8
    1e88:	0007      	movs	r7, r0
	sint8 s8RetryCnt;

	/**
		Command/Control response
	**/
	if ((cmd == CMD_RESET) ||
    1e8a:	28cf      	cmp	r0, #207	; 0xcf
    1e8c:	d02b      	beq.n	1ee6 <spi_cmd_rsp+0x66>
    1e8e:	0003      	movs	r3, r0
    1e90:	333b      	adds	r3, #59	; 0x3b
    1e92:	b2db      	uxtb	r3, r3
    1e94:	2b01      	cmp	r3, #1
    1e96:	d926      	bls.n	1ee6 <spi_cmd_rsp+0x66>
{
    1e98:	240b      	movs	r4, #11

	/* wait for response */
	s8RetryCnt = SPI_RESP_RETRY_COUNT;
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    1e9a:	466b      	mov	r3, sp
    1e9c:	1dde      	adds	r6, r3, #7
    1e9e:	4b26      	ldr	r3, [pc, #152]	; (1f38 <spi_cmd_rsp+0xb8>)
    1ea0:	4698      	mov	r8, r3
    1ea2:	2101      	movs	r1, #1
    1ea4:	0030      	movs	r0, r6
    1ea6:	47c0      	blx	r8
    1ea8:	1e05      	subs	r5, r0, #0
    1eaa:	d125      	bne.n	1ef8 <spi_cmd_rsp+0x78>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
			result = N_FAIL;
			goto _fail_;
		}
	} while((rsp != cmd) && (s8RetryCnt-- >0));
    1eac:	7833      	ldrb	r3, [r6, #0]
    1eae:	42bb      	cmp	r3, r7
    1eb0:	d030      	beq.n	1f14 <spi_cmd_rsp+0x94>
    1eb2:	3c01      	subs	r4, #1
    1eb4:	b2e4      	uxtb	r4, r4
    1eb6:	2c00      	cmp	r4, #0
    1eb8:	d1f3      	bne.n	1ea2 <spi_cmd_rsp+0x22>
    1eba:	340b      	adds	r4, #11
	**/
	/* wait for response */
	s8RetryCnt = SPI_RESP_RETRY_COUNT;
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    1ebc:	466b      	mov	r3, sp
    1ebe:	1dde      	adds	r6, r3, #7
    1ec0:	4f1d      	ldr	r7, [pc, #116]	; (1f38 <spi_cmd_rsp+0xb8>)
    1ec2:	2101      	movs	r1, #1
    1ec4:	0030      	movs	r0, r6
    1ec6:	47b8      	blx	r7
    1ec8:	2800      	cmp	r0, #0
    1eca:	d125      	bne.n	1f18 <spi_cmd_rsp+0x98>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
			result = N_FAIL;
			goto _fail_;
		}
	} while((rsp != 0x00) && (s8RetryCnt-- >0));
    1ecc:	7833      	ldrb	r3, [r6, #0]
    1ece:	2b00      	cmp	r3, #0
    1ed0:	d02f      	beq.n	1f32 <spi_cmd_rsp+0xb2>
    1ed2:	3c01      	subs	r4, #1
    1ed4:	b2e4      	uxtb	r4, r4
    1ed6:	2c00      	cmp	r4, #0
    1ed8:	d1f3      	bne.n	1ec2 <spi_cmd_rsp+0x42>
	sint8 result = N_OK;
    1eda:	2501      	movs	r5, #1

_fail_:

	return result;
}
    1edc:	0028      	movs	r0, r5
    1ede:	b002      	add	sp, #8
    1ee0:	bc04      	pop	{r2}
    1ee2:	4690      	mov	r8, r2
    1ee4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    1ee6:	2101      	movs	r1, #1
    1ee8:	466b      	mov	r3, sp
    1eea:	1dd8      	adds	r0, r3, #7
    1eec:	4b12      	ldr	r3, [pc, #72]	; (1f38 <spi_cmd_rsp+0xb8>)
    1eee:	4798      	blx	r3
			result = N_FAIL;
    1ef0:	2500      	movs	r5, #0
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    1ef2:	2800      	cmp	r0, #0
    1ef4:	d0d0      	beq.n	1e98 <spi_cmd_rsp+0x18>
    1ef6:	e7f1      	b.n	1edc <spi_cmd_rsp+0x5c>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
    1ef8:	22b7      	movs	r2, #183	; 0xb7
    1efa:	0052      	lsls	r2, r2, #1
    1efc:	490f      	ldr	r1, [pc, #60]	; (1f3c <spi_cmd_rsp+0xbc>)
    1efe:	4810      	ldr	r0, [pc, #64]	; (1f40 <spi_cmd_rsp+0xc0>)
    1f00:	4b10      	ldr	r3, [pc, #64]	; (1f44 <spi_cmd_rsp+0xc4>)
    1f02:	4798      	blx	r3
    1f04:	4810      	ldr	r0, [pc, #64]	; (1f48 <spi_cmd_rsp+0xc8>)
    1f06:	4b11      	ldr	r3, [pc, #68]	; (1f4c <spi_cmd_rsp+0xcc>)
    1f08:	4798      	blx	r3
    1f0a:	200d      	movs	r0, #13
    1f0c:	4b10      	ldr	r3, [pc, #64]	; (1f50 <spi_cmd_rsp+0xd0>)
    1f0e:	4798      	blx	r3
			result = N_FAIL;
    1f10:	2500      	movs	r5, #0
			goto _fail_;
    1f12:	e7e3      	b.n	1edc <spi_cmd_rsp+0x5c>
    1f14:	240b      	movs	r4, #11
    1f16:	e7d1      	b.n	1ebc <spi_cmd_rsp+0x3c>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
    1f18:	22be      	movs	r2, #190	; 0xbe
    1f1a:	0052      	lsls	r2, r2, #1
    1f1c:	4907      	ldr	r1, [pc, #28]	; (1f3c <spi_cmd_rsp+0xbc>)
    1f1e:	4808      	ldr	r0, [pc, #32]	; (1f40 <spi_cmd_rsp+0xc0>)
    1f20:	4b08      	ldr	r3, [pc, #32]	; (1f44 <spi_cmd_rsp+0xc4>)
    1f22:	4798      	blx	r3
    1f24:	4808      	ldr	r0, [pc, #32]	; (1f48 <spi_cmd_rsp+0xc8>)
    1f26:	4b09      	ldr	r3, [pc, #36]	; (1f4c <spi_cmd_rsp+0xcc>)
    1f28:	4798      	blx	r3
    1f2a:	200d      	movs	r0, #13
    1f2c:	4b08      	ldr	r3, [pc, #32]	; (1f50 <spi_cmd_rsp+0xd0>)
    1f2e:	4798      	blx	r3
			goto _fail_;
    1f30:	e7d4      	b.n	1edc <spi_cmd_rsp+0x5c>
	sint8 result = N_OK;
    1f32:	2501      	movs	r5, #1
    1f34:	e7d2      	b.n	1edc <spi_cmd_rsp+0x5c>
    1f36:	46c0      	nop			; (mov r8, r8)
    1f38:	00001e61 	.word	0x00001e61
    1f3c:	00009438 	.word	0x00009438
    1f40:	00008d5c 	.word	0x00008d5c
    1f44:	00007b2d 	.word	0x00007b2d
    1f48:	000098dc 	.word	0x000098dc
    1f4c:	00007c49 	.word	0x00007c49
    1f50:	00007b61 	.word	0x00007b61

00001f54 <spi_data_read>:
	return result;
}
#endif

static sint8 spi_data_read(uint8 *b, uint16 sz,uint8 clockless)
{
    1f54:	b5f0      	push	{r4, r5, r6, r7, lr}
    1f56:	46de      	mov	lr, fp
    1f58:	4657      	mov	r7, sl
    1f5a:	464e      	mov	r6, r9
    1f5c:	4645      	mov	r5, r8
    1f5e:	b5e0      	push	{r5, r6, r7, lr}
    1f60:	b087      	sub	sp, #28
    1f62:	9001      	str	r0, [sp, #4]
    1f64:	4689      	mov	r9, r1
    1f66:	9202      	str	r2, [sp, #8]
	uint8 rsp;

	/**
		Data
	**/
	ix = 0;
    1f68:	2300      	movs	r3, #0
    1f6a:	469a      	mov	sl, r3
    1f6c:	2380      	movs	r3, #128	; 0x80
    1f6e:	019b      	lsls	r3, r3, #6
    1f70:	469b      	mov	fp, r3
    1f72:	466a      	mov	r2, sp
    1f74:	81d3      	strh	r3, [r2, #14]
		/**
			Data Respnose header
		**/
		retry = SPI_RESP_RETRY_COUNT;
		do{
			if(M2M_SUCCESS != nmi_spi_read(&rsp, 1)) 
    1f76:	4b3b      	ldr	r3, [pc, #236]	; (2064 <STACK_SIZE+0x64>)
    1f78:	4698      	mov	r8, r3
    1f7a:	e02f      	b.n	1fdc <spi_data_read+0x88>
			{
				M2M_ERR("[nmi spi]: Failed data response read, bus error...\n");
    1f7c:	22c3      	movs	r2, #195	; 0xc3
    1f7e:	0092      	lsls	r2, r2, #2
    1f80:	4939      	ldr	r1, [pc, #228]	; (2068 <STACK_SIZE+0x68>)
    1f82:	483a      	ldr	r0, [pc, #232]	; (206c <STACK_SIZE+0x6c>)
    1f84:	4b3a      	ldr	r3, [pc, #232]	; (2070 <STACK_SIZE+0x70>)
    1f86:	4798      	blx	r3
    1f88:	483a      	ldr	r0, [pc, #232]	; (2074 <STACK_SIZE+0x74>)
    1f8a:	4b3b      	ldr	r3, [pc, #236]	; (2078 <STACK_SIZE+0x78>)
    1f8c:	4798      	blx	r3
    1f8e:	200d      	movs	r0, #13
    1f90:	4b3a      	ldr	r3, [pc, #232]	; (207c <STACK_SIZE+0x7c>)
    1f92:	4798      	blx	r3
    1f94:	2500      	movs	r5, #0
		sz -= nbytes;

	}while(sz);

	return result;
}
    1f96:	0028      	movs	r0, r5
    1f98:	b007      	add	sp, #28
    1f9a:	bc3c      	pop	{r2, r3, r4, r5}
    1f9c:	4690      	mov	r8, r2
    1f9e:	4699      	mov	r9, r3
    1fa0:	46a2      	mov	sl, r4
    1fa2:	46ab      	mov	fp, r5
    1fa4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if(retry <= 0) 
    1fa6:	2c00      	cmp	r4, #0
    1fa8:	dd2e      	ble.n	2008 <STACK_SIZE+0x8>
		if(M2M_SUCCESS != nmi_spi_read(&b[ix], nbytes)) 
    1faa:	9b01      	ldr	r3, [sp, #4]
    1fac:	4453      	add	r3, sl
    1fae:	0018      	movs	r0, r3
    1fb0:	0039      	movs	r1, r7
    1fb2:	4b2c      	ldr	r3, [pc, #176]	; (2064 <STACK_SIZE+0x64>)
    1fb4:	4798      	blx	r3
    1fb6:	1e04      	subs	r4, r0, #0
    1fb8:	d133      	bne.n	2022 <STACK_SIZE+0x22>
		if(!clockless)
    1fba:	9b02      	ldr	r3, [sp, #8]
    1fbc:	2b00      	cmp	r3, #0
    1fbe:	d103      	bne.n	1fc8 <spi_data_read+0x74>
			if(!gu8Crc_off) 
    1fc0:	4b2f      	ldr	r3, [pc, #188]	; (2080 <STACK_SIZE+0x80>)
    1fc2:	781b      	ldrb	r3, [r3, #0]
    1fc4:	2b00      	cmp	r3, #0
    1fc6:	d038      	beq.n	203a <STACK_SIZE+0x3a>
		ix += nbytes;
    1fc8:	4653      	mov	r3, sl
    1fca:	18fb      	adds	r3, r7, r3
    1fcc:	b21b      	sxth	r3, r3
    1fce:	469a      	mov	sl, r3
		sz -= nbytes;
    1fd0:	464b      	mov	r3, r9
    1fd2:	1bdf      	subs	r7, r3, r7
    1fd4:	b2bb      	uxth	r3, r7
    1fd6:	4699      	mov	r9, r3
	}while(sz);
    1fd8:	2b00      	cmp	r3, #0
    1fda:	d041      	beq.n	2060 <STACK_SIZE+0x60>
    1fdc:	464f      	mov	r7, r9
    1fde:	45d9      	cmp	r9, fp
    1fe0:	d901      	bls.n	1fe6 <spi_data_read+0x92>
    1fe2:	466b      	mov	r3, sp
    1fe4:	89df      	ldrh	r7, [r3, #14]
    1fe6:	b2bf      	uxth	r7, r7
		retry = SPI_RESP_RETRY_COUNT;
    1fe8:	240a      	movs	r4, #10
			if(M2M_SUCCESS != nmi_spi_read(&rsp, 1)) 
    1fea:	ab04      	add	r3, sp, #16
    1fec:	1cde      	adds	r6, r3, #3
    1fee:	2101      	movs	r1, #1
    1ff0:	0030      	movs	r0, r6
    1ff2:	47c0      	blx	r8
    1ff4:	1e05      	subs	r5, r0, #0
    1ff6:	d1c1      	bne.n	1f7c <spi_data_read+0x28>
			if(((rsp >> 4) & 0xf) == 0xf){break;}
    1ff8:	7833      	ldrb	r3, [r6, #0]
    1ffa:	091b      	lsrs	r3, r3, #4
    1ffc:	2b0f      	cmp	r3, #15
    1ffe:	d0d2      	beq.n	1fa6 <spi_data_read+0x52>
    2000:	3c01      	subs	r4, #1
    2002:	b224      	sxth	r4, r4
		} while (retry--);
    2004:	1c63      	adds	r3, r4, #1
    2006:	d1f2      	bne.n	1fee <spi_data_read+0x9a>
			M2M_ERR("[nmi spi]: Failed data response read...(%02x)\n", rsp);
    2008:	4a1e      	ldr	r2, [pc, #120]	; (2084 <STACK_SIZE+0x84>)
    200a:	4917      	ldr	r1, [pc, #92]	; (2068 <STACK_SIZE+0x68>)
    200c:	4817      	ldr	r0, [pc, #92]	; (206c <STACK_SIZE+0x6c>)
    200e:	4c18      	ldr	r4, [pc, #96]	; (2070 <STACK_SIZE+0x70>)
    2010:	47a0      	blx	r4
    2012:	ab04      	add	r3, sp, #16
    2014:	78d9      	ldrb	r1, [r3, #3]
    2016:	481c      	ldr	r0, [pc, #112]	; (2088 <STACK_SIZE+0x88>)
    2018:	47a0      	blx	r4
    201a:	200d      	movs	r0, #13
    201c:	4b17      	ldr	r3, [pc, #92]	; (207c <STACK_SIZE+0x7c>)
    201e:	4798      	blx	r3
			break;
    2020:	e7b9      	b.n	1f96 <spi_data_read+0x42>
			M2M_ERR("[nmi spi]: Failed data block read, bus error...\n");
    2022:	4a1a      	ldr	r2, [pc, #104]	; (208c <STACK_SIZE+0x8c>)
    2024:	4910      	ldr	r1, [pc, #64]	; (2068 <STACK_SIZE+0x68>)
    2026:	4811      	ldr	r0, [pc, #68]	; (206c <STACK_SIZE+0x6c>)
    2028:	4b11      	ldr	r3, [pc, #68]	; (2070 <STACK_SIZE+0x70>)
    202a:	4798      	blx	r3
    202c:	4818      	ldr	r0, [pc, #96]	; (2090 <STACK_SIZE+0x90>)
    202e:	4b12      	ldr	r3, [pc, #72]	; (2078 <STACK_SIZE+0x78>)
    2030:	4798      	blx	r3
    2032:	200d      	movs	r0, #13
    2034:	4b11      	ldr	r3, [pc, #68]	; (207c <STACK_SIZE+0x7c>)
    2036:	4798      	blx	r3
			break;
    2038:	e7ad      	b.n	1f96 <spi_data_read+0x42>
				if(M2M_SUCCESS != nmi_spi_read(crc, 2)) 
    203a:	2102      	movs	r1, #2
    203c:	a805      	add	r0, sp, #20
    203e:	4b09      	ldr	r3, [pc, #36]	; (2064 <STACK_SIZE+0x64>)
    2040:	4798      	blx	r3
    2042:	2800      	cmp	r0, #0
    2044:	d0c0      	beq.n	1fc8 <spi_data_read+0x74>
					M2M_ERR("[nmi spi]: Failed data block crc read, bus error...\n");
    2046:	4a13      	ldr	r2, [pc, #76]	; (2094 <STACK_SIZE+0x94>)
    2048:	4907      	ldr	r1, [pc, #28]	; (2068 <STACK_SIZE+0x68>)
    204a:	4808      	ldr	r0, [pc, #32]	; (206c <STACK_SIZE+0x6c>)
    204c:	4b08      	ldr	r3, [pc, #32]	; (2070 <STACK_SIZE+0x70>)
    204e:	4798      	blx	r3
    2050:	4811      	ldr	r0, [pc, #68]	; (2098 <STACK_SIZE+0x98>)
    2052:	4b09      	ldr	r3, [pc, #36]	; (2078 <STACK_SIZE+0x78>)
    2054:	4798      	blx	r3
    2056:	200d      	movs	r0, #13
    2058:	4b08      	ldr	r3, [pc, #32]	; (207c <STACK_SIZE+0x7c>)
    205a:	4798      	blx	r3
					result = N_FAIL;
    205c:	0025      	movs	r5, r4
					break;
    205e:	e79a      	b.n	1f96 <spi_data_read+0x42>
    2060:	2501      	movs	r5, #1
    2062:	e798      	b.n	1f96 <spi_data_read+0x42>
    2064:	00001e61 	.word	0x00001e61
    2068:	00009444 	.word	0x00009444
    206c:	00008d5c 	.word	0x00008d5c
    2070:	00007b2d 	.word	0x00007b2d
    2074:	00009910 	.word	0x00009910
    2078:	00007c49 	.word	0x00007c49
    207c:	00007b61 	.word	0x00007b61
    2080:	2000017c 	.word	0x2000017c
    2084:	00000317 	.word	0x00000317
    2088:	00009944 	.word	0x00009944
    208c:	00000321 	.word	0x00000321
    2090:	00009974 	.word	0x00009974
    2094:	0000032f 	.word	0x0000032f
    2098:	000099a4 	.word	0x000099a4

0000209c <spi_write_reg>:
	Spi interfaces

********************************************/

static sint8 spi_write_reg(uint32 addr, uint32 u32data)
{
    209c:	b5f0      	push	{r4, r5, r6, r7, lr}
    209e:	46d6      	mov	lr, sl
    20a0:	464f      	mov	r7, r9
    20a2:	4646      	mov	r6, r8
    20a4:	b5c0      	push	{r6, r7, lr}
    20a6:	b086      	sub	sp, #24
    20a8:	9003      	str	r0, [sp, #12]
    20aa:	9104      	str	r1, [sp, #16]
    20ac:	2830      	cmp	r0, #48	; 0x30
    20ae:	d80f      	bhi.n	20d0 <spi_write_reg+0x34>
    20b0:	4b30      	ldr	r3, [pc, #192]	; (2174 <spi_write_reg+0xd8>)
    20b2:	781f      	ldrb	r7, [r3, #0]
    20b4:	b2fb      	uxtb	r3, r7
    20b6:	9305      	str	r3, [sp, #20]
    20b8:	2300      	movs	r3, #0
    20ba:	2230      	movs	r2, #48	; 0x30
    20bc:	9903      	ldr	r1, [sp, #12]
    20be:	428a      	cmp	r2, r1
    20c0:	415b      	adcs	r3, r3
    20c2:	b2db      	uxtb	r3, r3
    20c4:	469a      	mov	sl, r3
    20c6:	250a      	movs	r5, #10
		cmd = CMD_SINGLE_WRITE;
		clockless = 0;
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, u32data, 4, clockless);
    20c8:	4b2b      	ldr	r3, [pc, #172]	; (2178 <spi_write_reg+0xdc>)
    20ca:	4698      	mov	r8, r3
		goto _FAIL_;
	}

	result = spi_cmd_rsp(cmd);
	if (result != N_OK) {
		M2M_ERR("[nmi spi]: Failed cmd response, write reg (%08x)...\n", (unsigned int)addr);
    20cc:	46d1      	mov	r9, sl
    20ce:	e033      	b.n	2138 <spi_write_reg+0x9c>
    20d0:	4b2a      	ldr	r3, [pc, #168]	; (217c <spi_write_reg+0xe0>)
    20d2:	781f      	ldrb	r7, [r3, #0]
    20d4:	e7ee      	b.n	20b4 <spi_write_reg+0x18>
	result = spi_cmd_rsp(cmd);
    20d6:	9805      	ldr	r0, [sp, #20]
    20d8:	4b29      	ldr	r3, [pc, #164]	; (2180 <spi_write_reg+0xe4>)
    20da:	4798      	blx	r3
    20dc:	0004      	movs	r4, r0
	if (result != N_OK) {
    20de:	2801      	cmp	r0, #1
    20e0:	d041      	beq.n	2166 <spi_write_reg+0xca>
		M2M_ERR("[nmi spi]: Failed cmd response, write reg (%08x)...\n", (unsigned int)addr);
    20e2:	4a28      	ldr	r2, [pc, #160]	; (2184 <spi_write_reg+0xe8>)
    20e4:	4928      	ldr	r1, [pc, #160]	; (2188 <spi_write_reg+0xec>)
    20e6:	4829      	ldr	r0, [pc, #164]	; (218c <spi_write_reg+0xf0>)
    20e8:	4e29      	ldr	r6, [pc, #164]	; (2190 <spi_write_reg+0xf4>)
    20ea:	47b0      	blx	r6
    20ec:	9903      	ldr	r1, [sp, #12]
    20ee:	4829      	ldr	r0, [pc, #164]	; (2194 <spi_write_reg+0xf8>)
    20f0:	47b0      	blx	r6
    20f2:	200d      	movs	r0, #13
    20f4:	4b28      	ldr	r3, [pc, #160]	; (2198 <spi_write_reg+0xfc>)
    20f6:	4798      	blx	r3

#endif
_FAIL_:
	if(result != N_OK)
	{
		nm_bsp_sleep(1);
    20f8:	2001      	movs	r0, #1
    20fa:	4e28      	ldr	r6, [pc, #160]	; (219c <spi_write_reg+0x100>)
    20fc:	47b0      	blx	r6
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    20fe:	2300      	movs	r3, #0
    2100:	9300      	str	r3, [sp, #0]
    2102:	2200      	movs	r2, #0
    2104:	2100      	movs	r1, #0
    2106:	20cf      	movs	r0, #207	; 0xcf
    2108:	4f1b      	ldr	r7, [pc, #108]	; (2178 <spi_write_reg+0xdc>)
    210a:	47b8      	blx	r7
		spi_cmd_rsp(CMD_RESET);
    210c:	20cf      	movs	r0, #207	; 0xcf
    210e:	4b1c      	ldr	r3, [pc, #112]	; (2180 <spi_write_reg+0xe4>)
    2110:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx %lx\n",retry,addr,u32data);
    2112:	22f0      	movs	r2, #240	; 0xf0
    2114:	0092      	lsls	r2, r2, #2
    2116:	491c      	ldr	r1, [pc, #112]	; (2188 <spi_write_reg+0xec>)
    2118:	481c      	ldr	r0, [pc, #112]	; (218c <spi_write_reg+0xf0>)
    211a:	4f1d      	ldr	r7, [pc, #116]	; (2190 <spi_write_reg+0xf4>)
    211c:	47b8      	blx	r7
    211e:	9b04      	ldr	r3, [sp, #16]
    2120:	9a03      	ldr	r2, [sp, #12]
    2122:	0029      	movs	r1, r5
    2124:	481e      	ldr	r0, [pc, #120]	; (21a0 <spi_write_reg+0x104>)
    2126:	47b8      	blx	r7
    2128:	200d      	movs	r0, #13
    212a:	4b1b      	ldr	r3, [pc, #108]	; (2198 <spi_write_reg+0xfc>)
    212c:	4798      	blx	r3
		nm_bsp_sleep(1);
    212e:	2001      	movs	r0, #1
    2130:	47b0      	blx	r6
    2132:	3d01      	subs	r5, #1
		retry--;
		if(retry) goto _RETRY_;
    2134:	2d00      	cmp	r5, #0
    2136:	d016      	beq.n	2166 <spi_write_reg+0xca>
	result = spi_cmd(cmd, addr, u32data, 4, clockless);
    2138:	464b      	mov	r3, r9
    213a:	9300      	str	r3, [sp, #0]
    213c:	2304      	movs	r3, #4
    213e:	9a04      	ldr	r2, [sp, #16]
    2140:	9f03      	ldr	r7, [sp, #12]
    2142:	0039      	movs	r1, r7
    2144:	9805      	ldr	r0, [sp, #20]
    2146:	47c0      	blx	r8
    2148:	0004      	movs	r4, r0
	if (result != N_OK) {
    214a:	2801      	cmp	r0, #1
    214c:	d0c3      	beq.n	20d6 <spi_write_reg+0x3a>
		M2M_ERR("[nmi spi]: Failed cmd, write reg (%08x)...\n", (unsigned int)addr);
    214e:	4a15      	ldr	r2, [pc, #84]	; (21a4 <spi_write_reg+0x108>)
    2150:	490d      	ldr	r1, [pc, #52]	; (2188 <spi_write_reg+0xec>)
    2152:	480e      	ldr	r0, [pc, #56]	; (218c <spi_write_reg+0xf0>)
    2154:	4e0e      	ldr	r6, [pc, #56]	; (2190 <spi_write_reg+0xf4>)
    2156:	47b0      	blx	r6
    2158:	0039      	movs	r1, r7
    215a:	4813      	ldr	r0, [pc, #76]	; (21a8 <spi_write_reg+0x10c>)
    215c:	47b0      	blx	r6
    215e:	200d      	movs	r0, #13
    2160:	4b0d      	ldr	r3, [pc, #52]	; (2198 <spi_write_reg+0xfc>)
    2162:	4798      	blx	r3
		goto _FAIL_;
    2164:	e7c8      	b.n	20f8 <spi_write_reg+0x5c>
	}

	return result;
}
    2166:	0020      	movs	r0, r4
    2168:	b006      	add	sp, #24
    216a:	bc1c      	pop	{r2, r3, r4}
    216c:	4690      	mov	r8, r2
    216e:	4699      	mov	r9, r3
    2170:	46a2      	mov	sl, r4
    2172:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2174:	0000941c 	.word	0x0000941c
    2178:	00001ce1 	.word	0x00001ce1
    217c:	0000941d 	.word	0x0000941d
    2180:	00001e81 	.word	0x00001e81
    2184:	000003ad 	.word	0x000003ad
    2188:	00009464 	.word	0x00009464
    218c:	00008d5c 	.word	0x00008d5c
    2190:	00007b2d 	.word	0x00007b2d
    2194:	00009a9c 	.word	0x00009a9c
    2198:	00007b61 	.word	0x00007b61
    219c:	00000129 	.word	0x00000129
    21a0:	00009ad4 	.word	0x00009ad4
    21a4:	000003a7 	.word	0x000003a7
    21a8:	00009a70 	.word	0x00009a70

000021ac <spi_read_reg>:

	return result;
}

static sint8 spi_read_reg(uint32 addr, uint32 *u32data)
{
    21ac:	b5f0      	push	{r4, r5, r6, r7, lr}
    21ae:	46de      	mov	lr, fp
    21b0:	4657      	mov	r7, sl
    21b2:	464e      	mov	r6, r9
    21b4:	4645      	mov	r5, r8
    21b6:	b5e0      	push	{r5, r6, r7, lr}
    21b8:	b087      	sub	sp, #28
    21ba:	9002      	str	r0, [sp, #8]
    21bc:	468b      	mov	fp, r1
    21be:	28ff      	cmp	r0, #255	; 0xff
    21c0:	d80f      	bhi.n	21e2 <spi_read_reg+0x36>
    21c2:	4b42      	ldr	r3, [pc, #264]	; (22cc <spi_read_reg+0x120>)
    21c4:	781f      	ldrb	r7, [r3, #0]
    21c6:	b2fb      	uxtb	r3, r7
    21c8:	9303      	str	r3, [sp, #12]
    21ca:	2300      	movs	r3, #0
    21cc:	22ff      	movs	r2, #255	; 0xff
    21ce:	9902      	ldr	r1, [sp, #8]
    21d0:	428a      	cmp	r2, r1
    21d2:	415b      	adcs	r3, r3
    21d4:	b2db      	uxtb	r3, r3
    21d6:	469a      	mov	sl, r3
    21d8:	250a      	movs	r5, #10
		cmd = CMD_SINGLE_READ;
		clockless = 0;
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, 0, 4, clockless);
    21da:	4b3d      	ldr	r3, [pc, #244]	; (22d0 <spi_read_reg+0x124>)
    21dc:	4698      	mov	r8, r3
		M2M_ERR("[nmi spi]: Failed cmd response, read reg (%08x)...\n", (unsigned int)addr);
		goto _FAIL_;
	}

	/* to avoid endianess issues */
	result = spi_data_read(&tmp[0], 4, clockless);
    21de:	46d1      	mov	r9, sl
    21e0:	e032      	b.n	2248 <spi_read_reg+0x9c>
    21e2:	4b3c      	ldr	r3, [pc, #240]	; (22d4 <spi_read_reg+0x128>)
    21e4:	781f      	ldrb	r7, [r3, #0]
    21e6:	e7ee      	b.n	21c6 <spi_read_reg+0x1a>
	result = spi_cmd_rsp(cmd);
    21e8:	9803      	ldr	r0, [sp, #12]
    21ea:	4b3b      	ldr	r3, [pc, #236]	; (22d8 <spi_read_reg+0x12c>)
    21ec:	4798      	blx	r3
    21ee:	0004      	movs	r4, r0
	if(result != N_OK) 
    21f0:	2801      	cmp	r0, #1
    21f2:	d040      	beq.n	2276 <spi_read_reg+0xca>
		M2M_ERR("[nmi spi]: Failed cmd response, read reg (%08x)...\n", (unsigned int)addr);
    21f4:	2286      	movs	r2, #134	; 0x86
    21f6:	00d2      	lsls	r2, r2, #3
    21f8:	4938      	ldr	r1, [pc, #224]	; (22dc <spi_read_reg+0x130>)
    21fa:	4839      	ldr	r0, [pc, #228]	; (22e0 <spi_read_reg+0x134>)
    21fc:	4e39      	ldr	r6, [pc, #228]	; (22e4 <spi_read_reg+0x138>)
    21fe:	47b0      	blx	r6
    2200:	9902      	ldr	r1, [sp, #8]
    2202:	4839      	ldr	r0, [pc, #228]	; (22e8 <spi_read_reg+0x13c>)
    2204:	47b0      	blx	r6
    2206:	200d      	movs	r0, #13
    2208:	4b38      	ldr	r3, [pc, #224]	; (22ec <spi_read_reg+0x140>)
    220a:	4798      	blx	r3
		
_FAIL_:
	if(result != N_OK)
	{
		
		nm_bsp_sleep(1);
    220c:	2001      	movs	r0, #1
    220e:	4e38      	ldr	r6, [pc, #224]	; (22f0 <spi_read_reg+0x144>)
    2210:	47b0      	blx	r6
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    2212:	2300      	movs	r3, #0
    2214:	9300      	str	r3, [sp, #0]
    2216:	2200      	movs	r2, #0
    2218:	2100      	movs	r1, #0
    221a:	20cf      	movs	r0, #207	; 0xcf
    221c:	4f2c      	ldr	r7, [pc, #176]	; (22d0 <spi_read_reg+0x124>)
    221e:	47b8      	blx	r7
		spi_cmd_rsp(CMD_RESET);
    2220:	20cf      	movs	r0, #207	; 0xcf
    2222:	4b2d      	ldr	r3, [pc, #180]	; (22d8 <spi_read_reg+0x12c>)
    2224:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx\n",retry,addr);
    2226:	4a33      	ldr	r2, [pc, #204]	; (22f4 <spi_read_reg+0x148>)
    2228:	492c      	ldr	r1, [pc, #176]	; (22dc <spi_read_reg+0x130>)
    222a:	482d      	ldr	r0, [pc, #180]	; (22e0 <spi_read_reg+0x134>)
    222c:	4f2d      	ldr	r7, [pc, #180]	; (22e4 <spi_read_reg+0x138>)
    222e:	47b8      	blx	r7
    2230:	9a02      	ldr	r2, [sp, #8]
    2232:	0029      	movs	r1, r5
    2234:	4830      	ldr	r0, [pc, #192]	; (22f8 <spi_read_reg+0x14c>)
    2236:	47b8      	blx	r7
    2238:	200d      	movs	r0, #13
    223a:	4b2c      	ldr	r3, [pc, #176]	; (22ec <spi_read_reg+0x140>)
    223c:	4798      	blx	r3
		nm_bsp_sleep(1);
    223e:	2001      	movs	r0, #1
    2240:	47b0      	blx	r6
    2242:	3d01      	subs	r5, #1
		retry--;
		if(retry) goto _RETRY_;
    2244:	2d00      	cmp	r5, #0
    2246:	d038      	beq.n	22ba <spi_read_reg+0x10e>
	result = spi_cmd(cmd, addr, 0, 4, clockless);
    2248:	464b      	mov	r3, r9
    224a:	9300      	str	r3, [sp, #0]
    224c:	2304      	movs	r3, #4
    224e:	2200      	movs	r2, #0
    2250:	9f02      	ldr	r7, [sp, #8]
    2252:	0039      	movs	r1, r7
    2254:	9803      	ldr	r0, [sp, #12]
    2256:	47c0      	blx	r8
    2258:	0004      	movs	r4, r0
	if(result != N_OK) 
    225a:	2801      	cmp	r0, #1
    225c:	d0c4      	beq.n	21e8 <spi_read_reg+0x3c>
		M2M_ERR("[nmi spi]: Failed cmd, read reg (%08x)...\n", (unsigned int)addr);
    225e:	4a27      	ldr	r2, [pc, #156]	; (22fc <spi_read_reg+0x150>)
    2260:	491e      	ldr	r1, [pc, #120]	; (22dc <spi_read_reg+0x130>)
    2262:	481f      	ldr	r0, [pc, #124]	; (22e0 <spi_read_reg+0x134>)
    2264:	4e1f      	ldr	r6, [pc, #124]	; (22e4 <spi_read_reg+0x138>)
    2266:	47b0      	blx	r6
    2268:	0039      	movs	r1, r7
    226a:	4825      	ldr	r0, [pc, #148]	; (2300 <spi_read_reg+0x154>)
    226c:	47b0      	blx	r6
    226e:	200d      	movs	r0, #13
    2270:	4b1e      	ldr	r3, [pc, #120]	; (22ec <spi_read_reg+0x140>)
    2272:	4798      	blx	r3
		goto _FAIL_;
    2274:	e7ca      	b.n	220c <spi_read_reg+0x60>
	result = spi_data_read(&tmp[0], 4, clockless);
    2276:	464a      	mov	r2, r9
    2278:	2104      	movs	r1, #4
    227a:	a805      	add	r0, sp, #20
    227c:	4b21      	ldr	r3, [pc, #132]	; (2304 <spi_read_reg+0x158>)
    227e:	4798      	blx	r3
    2280:	0004      	movs	r4, r0
	if(result != N_OK) 
    2282:	2801      	cmp	r0, #1
    2284:	d00c      	beq.n	22a0 <spi_read_reg+0xf4>
		M2M_ERR("[nmi spi]: Failed data read...\n");
    2286:	2287      	movs	r2, #135	; 0x87
    2288:	00d2      	lsls	r2, r2, #3
    228a:	4914      	ldr	r1, [pc, #80]	; (22dc <spi_read_reg+0x130>)
    228c:	4814      	ldr	r0, [pc, #80]	; (22e0 <spi_read_reg+0x134>)
    228e:	4b15      	ldr	r3, [pc, #84]	; (22e4 <spi_read_reg+0x138>)
    2290:	4798      	blx	r3
    2292:	481d      	ldr	r0, [pc, #116]	; (2308 <spi_read_reg+0x15c>)
    2294:	4b1d      	ldr	r3, [pc, #116]	; (230c <spi_read_reg+0x160>)
    2296:	4798      	blx	r3
    2298:	200d      	movs	r0, #13
    229a:	4b14      	ldr	r3, [pc, #80]	; (22ec <spi_read_reg+0x140>)
    229c:	4798      	blx	r3
		goto _FAIL_;
    229e:	e7b5      	b.n	220c <spi_read_reg+0x60>
		((uint32)tmp[1] << 8) |
    22a0:	aa05      	add	r2, sp, #20
    22a2:	7853      	ldrb	r3, [r2, #1]
    22a4:	021b      	lsls	r3, r3, #8
		((uint32)tmp[2] << 16) |
    22a6:	7891      	ldrb	r1, [r2, #2]
    22a8:	0409      	lsls	r1, r1, #16
		((uint32)tmp[1] << 8) |
    22aa:	430b      	orrs	r3, r1
	*u32data = tmp[0] |
    22ac:	7811      	ldrb	r1, [r2, #0]
		((uint32)tmp[1] << 8) |
    22ae:	430b      	orrs	r3, r1
		((uint32)tmp[3] << 24);
    22b0:	78d2      	ldrb	r2, [r2, #3]
    22b2:	0612      	lsls	r2, r2, #24
		((uint32)tmp[2] << 16) |
    22b4:	4313      	orrs	r3, r2
	*u32data = tmp[0] |
    22b6:	465a      	mov	r2, fp
    22b8:	6013      	str	r3, [r2, #0]
	}
		
	return result;
}
    22ba:	0020      	movs	r0, r4
    22bc:	b007      	add	sp, #28
    22be:	bc3c      	pop	{r2, r3, r4, r5}
    22c0:	4690      	mov	r8, r2
    22c2:	4699      	mov	r9, r3
    22c4:	46a2      	mov	sl, r4
    22c6:	46ab      	mov	fp, r5
    22c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    22ca:	46c0      	nop			; (mov r8, r8)
    22cc:	0000941e 	.word	0x0000941e
    22d0:	00001ce1 	.word	0x00001ce1
    22d4:	0000941f 	.word	0x0000941f
    22d8:	00001e81 	.word	0x00001e81
    22dc:	00009484 	.word	0x00009484
    22e0:	00008d5c 	.word	0x00008d5c
    22e4:	00007b2d 	.word	0x00007b2d
    22e8:	00009a04 	.word	0x00009a04
    22ec:	00007b61 	.word	0x00007b61
    22f0:	00000129 	.word	0x00000129
    22f4:	00000451 	.word	0x00000451
    22f8:	00009a58 	.word	0x00009a58
    22fc:	00000429 	.word	0x00000429
    2300:	000099d8 	.word	0x000099d8
    2304:	00001f55 	.word	0x00001f55
    2308:	00009a38 	.word	0x00009a38
    230c:	00007c49 	.word	0x00007c49

00002310 <nm_spi_reset>:
	}
	nm_spi_write_reg(SPI_BASE+0x24, val32);
}

sint8 nm_spi_reset(void)
{
    2310:	b510      	push	{r4, lr}
    2312:	b082      	sub	sp, #8
	spi_cmd(CMD_RESET, 0, 0, 0, 0);
    2314:	2300      	movs	r3, #0
    2316:	9300      	str	r3, [sp, #0]
    2318:	2200      	movs	r2, #0
    231a:	2100      	movs	r1, #0
    231c:	20cf      	movs	r0, #207	; 0xcf
    231e:	4c04      	ldr	r4, [pc, #16]	; (2330 <nm_spi_reset+0x20>)
    2320:	47a0      	blx	r4
	spi_cmd_rsp(CMD_RESET);
    2322:	20cf      	movs	r0, #207	; 0xcf
    2324:	4b03      	ldr	r3, [pc, #12]	; (2334 <nm_spi_reset+0x24>)
    2326:	4798      	blx	r3
	return M2M_SUCCESS;
}
    2328:	2000      	movs	r0, #0
    232a:	b002      	add	sp, #8
    232c:	bd10      	pop	{r4, pc}
    232e:	46c0      	nop			; (mov r8, r8)
    2330:	00001ce1 	.word	0x00001ce1
    2334:	00001e81 	.word	0x00001e81

00002338 <nm_spi_deinit>:
*	@date	27 Feb 2015
*	@version	1.0
*/ 
sint8 nm_spi_deinit(void)
{
	gu8Crc_off = 0;
    2338:	2200      	movs	r2, #0
    233a:	4b02      	ldr	r3, [pc, #8]	; (2344 <nm_spi_deinit+0xc>)
    233c:	701a      	strb	r2, [r3, #0]
	return M2M_SUCCESS;
}
    233e:	2000      	movs	r0, #0
    2340:	4770      	bx	lr
    2342:	46c0      	nop			; (mov r8, r8)
    2344:	2000017c 	.word	0x2000017c

00002348 <nm_spi_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_spi_read_reg(uint32 u32Addr)
{
    2348:	b500      	push	{lr}
    234a:	b083      	sub	sp, #12
	uint32 u32Val;

	spi_read_reg(u32Addr, &u32Val);
    234c:	a901      	add	r1, sp, #4
    234e:	4b02      	ldr	r3, [pc, #8]	; (2358 <nm_spi_read_reg+0x10>)
    2350:	4798      	blx	r3

	return u32Val;
}
    2352:	9801      	ldr	r0, [sp, #4]
    2354:	b003      	add	sp, #12
    2356:	bd00      	pop	{pc}
    2358:	000021ad 	.word	0x000021ad

0000235c <nm_spi_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
    235c:	b510      	push	{r4, lr}
	sint8 s8Ret;

	s8Ret = spi_read_reg(u32Addr,pu32RetVal);
    235e:	4b04      	ldr	r3, [pc, #16]	; (2370 <nm_spi_read_reg_with_ret+0x14>)
    2360:	4798      	blx	r3

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    2362:	2300      	movs	r3, #0
    2364:	2801      	cmp	r0, #1
    2366:	d101      	bne.n	236c <nm_spi_read_reg_with_ret+0x10>
	else s8Ret = M2M_ERR_BUS_FAIL;

	return s8Ret;
}
    2368:	0018      	movs	r0, r3
    236a:	bd10      	pop	{r4, pc}
	else s8Ret = M2M_ERR_BUS_FAIL;
    236c:	3b06      	subs	r3, #6
    236e:	e7fb      	b.n	2368 <nm_spi_read_reg_with_ret+0xc>
    2370:	000021ad 	.word	0x000021ad

00002374 <nm_spi_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_reg(uint32 u32Addr, uint32 u32Val)
{
    2374:	b510      	push	{r4, lr}
	sint8 s8Ret;

	s8Ret = spi_write_reg(u32Addr, u32Val);
    2376:	4b04      	ldr	r3, [pc, #16]	; (2388 <nm_spi_write_reg+0x14>)
    2378:	4798      	blx	r3

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    237a:	2300      	movs	r3, #0
    237c:	2801      	cmp	r0, #1
    237e:	d101      	bne.n	2384 <nm_spi_write_reg+0x10>
	else s8Ret = M2M_ERR_BUS_FAIL;

	return s8Ret;
}
    2380:	0018      	movs	r0, r3
    2382:	bd10      	pop	{r4, pc}
	else s8Ret = M2M_ERR_BUS_FAIL;
    2384:	3b06      	subs	r3, #6
    2386:	e7fb      	b.n	2380 <nm_spi_write_reg+0xc>
    2388:	0000209d 	.word	0x0000209d

0000238c <nm_spi_init>:
{
    238c:	b510      	push	{r4, lr}
    238e:	b082      	sub	sp, #8
	uint32 reg = 0;
    2390:	2300      	movs	r3, #0
    2392:	9300      	str	r3, [sp, #0]
	gu8Crc_off = 0;
    2394:	4a35      	ldr	r2, [pc, #212]	; (246c <nm_spi_init+0xe0>)
    2396:	7013      	strb	r3, [r2, #0]
	if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)) {
    2398:	4669      	mov	r1, sp
    239a:	4835      	ldr	r0, [pc, #212]	; (2470 <nm_spi_init+0xe4>)
    239c:	4b35      	ldr	r3, [pc, #212]	; (2474 <nm_spi_init+0xe8>)
    239e:	4798      	blx	r3
    23a0:	2800      	cmp	r0, #0
    23a2:	d028      	beq.n	23f6 <nm_spi_init+0x6a>
	if(gu8Crc_off == 0)
    23a4:	4b31      	ldr	r3, [pc, #196]	; (246c <nm_spi_init+0xe0>)
    23a6:	781b      	ldrb	r3, [r3, #0]
    23a8:	2b00      	cmp	r3, #0
    23aa:	d10d      	bne.n	23c8 <nm_spi_init+0x3c>
		reg &= ~0x70;
    23ac:	337c      	adds	r3, #124	; 0x7c
    23ae:	9900      	ldr	r1, [sp, #0]
    23b0:	4399      	bics	r1, r3
		reg |= (0x5 << 4);
    23b2:	3b2c      	subs	r3, #44	; 0x2c
    23b4:	4319      	orrs	r1, r3
    23b6:	9100      	str	r1, [sp, #0]
		if (!spi_write_reg(NMI_SPI_PROTOCOL_CONFIG, reg)) {
    23b8:	482d      	ldr	r0, [pc, #180]	; (2470 <nm_spi_init+0xe4>)
    23ba:	4b2f      	ldr	r3, [pc, #188]	; (2478 <nm_spi_init+0xec>)
    23bc:	4798      	blx	r3
    23be:	1e04      	subs	r4, r0, #0
    23c0:	d039      	beq.n	2436 <nm_spi_init+0xaa>
		gu8Crc_off = 1;
    23c2:	2201      	movs	r2, #1
    23c4:	4b29      	ldr	r3, [pc, #164]	; (246c <nm_spi_init+0xe0>)
    23c6:	701a      	strb	r2, [r3, #0]
	if (!spi_read_reg(0x1000, &chipid)) {
    23c8:	a901      	add	r1, sp, #4
    23ca:	2080      	movs	r0, #128	; 0x80
    23cc:	0140      	lsls	r0, r0, #5
    23ce:	4b29      	ldr	r3, [pc, #164]	; (2474 <nm_spi_init+0xe8>)
    23d0:	4798      	blx	r3
    23d2:	2800      	cmp	r0, #0
    23d4:	d03b      	beq.n	244e <nm_spi_init+0xc2>
	val32 = nm_spi_read_reg(SPI_BASE+0x24);
    23d6:	4c26      	ldr	r4, [pc, #152]	; (2470 <nm_spi_init+0xe4>)
    23d8:	0020      	movs	r0, r4
    23da:	4b28      	ldr	r3, [pc, #160]	; (247c <nm_spi_init+0xf0>)
    23dc:	4798      	blx	r3
	val32 &= ~(0x7 << 4);
    23de:	2370      	movs	r3, #112	; 0x70
    23e0:	0001      	movs	r1, r0
    23e2:	4399      	bics	r1, r3
	case 8192: val32 |= (5 << 4); break;
    23e4:	2050      	movs	r0, #80	; 0x50
    23e6:	4301      	orrs	r1, r0
	nm_spi_write_reg(SPI_BASE+0x24, val32);
    23e8:	0020      	movs	r0, r4
    23ea:	4b25      	ldr	r3, [pc, #148]	; (2480 <nm_spi_init+0xf4>)
    23ec:	4798      	blx	r3
	return M2M_SUCCESS;
    23ee:	2400      	movs	r4, #0
}
    23f0:	0020      	movs	r0, r4
    23f2:	b002      	add	sp, #8
    23f4:	bd10      	pop	{r4, pc}
		gu8Crc_off = 1;
    23f6:	2201      	movs	r2, #1
    23f8:	4b1c      	ldr	r3, [pc, #112]	; (246c <nm_spi_init+0xe0>)
    23fa:	701a      	strb	r2, [r3, #0]
		M2M_ERR("[nmi spi]: Failed internal read protocol with CRC on, retyring with CRC off...\n");
    23fc:	4a21      	ldr	r2, [pc, #132]	; (2484 <nm_spi_init+0xf8>)
    23fe:	4922      	ldr	r1, [pc, #136]	; (2488 <nm_spi_init+0xfc>)
    2400:	4822      	ldr	r0, [pc, #136]	; (248c <nm_spi_init+0x100>)
    2402:	4b23      	ldr	r3, [pc, #140]	; (2490 <nm_spi_init+0x104>)
    2404:	4798      	blx	r3
    2406:	4823      	ldr	r0, [pc, #140]	; (2494 <nm_spi_init+0x108>)
    2408:	4b23      	ldr	r3, [pc, #140]	; (2498 <nm_spi_init+0x10c>)
    240a:	4798      	blx	r3
    240c:	200d      	movs	r0, #13
    240e:	4b23      	ldr	r3, [pc, #140]	; (249c <nm_spi_init+0x110>)
    2410:	4798      	blx	r3
		if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)){
    2412:	4669      	mov	r1, sp
    2414:	4816      	ldr	r0, [pc, #88]	; (2470 <nm_spi_init+0xe4>)
    2416:	4b17      	ldr	r3, [pc, #92]	; (2474 <nm_spi_init+0xe8>)
    2418:	4798      	blx	r3
    241a:	1e04      	subs	r4, r0, #0
    241c:	d1c2      	bne.n	23a4 <nm_spi_init+0x18>
			M2M_ERR( "[nmi spi]: Failed internal read protocol...\n");
    241e:	4a20      	ldr	r2, [pc, #128]	; (24a0 <nm_spi_init+0x114>)
    2420:	4919      	ldr	r1, [pc, #100]	; (2488 <nm_spi_init+0xfc>)
    2422:	481a      	ldr	r0, [pc, #104]	; (248c <nm_spi_init+0x100>)
    2424:	4b1a      	ldr	r3, [pc, #104]	; (2490 <nm_spi_init+0x104>)
    2426:	4798      	blx	r3
    2428:	481e      	ldr	r0, [pc, #120]	; (24a4 <nm_spi_init+0x118>)
    242a:	4b1b      	ldr	r3, [pc, #108]	; (2498 <nm_spi_init+0x10c>)
    242c:	4798      	blx	r3
    242e:	200d      	movs	r0, #13
    2430:	4b1a      	ldr	r3, [pc, #104]	; (249c <nm_spi_init+0x110>)
    2432:	4798      	blx	r3
			return 0;
    2434:	e7dc      	b.n	23f0 <nm_spi_init+0x64>
			M2M_ERR( "[nmi spi]: Failed internal write protocol reg...\n");
    2436:	4a1c      	ldr	r2, [pc, #112]	; (24a8 <nm_spi_init+0x11c>)
    2438:	4913      	ldr	r1, [pc, #76]	; (2488 <nm_spi_init+0xfc>)
    243a:	4814      	ldr	r0, [pc, #80]	; (248c <nm_spi_init+0x100>)
    243c:	4b14      	ldr	r3, [pc, #80]	; (2490 <nm_spi_init+0x104>)
    243e:	4798      	blx	r3
    2440:	481a      	ldr	r0, [pc, #104]	; (24ac <nm_spi_init+0x120>)
    2442:	4b15      	ldr	r3, [pc, #84]	; (2498 <nm_spi_init+0x10c>)
    2444:	4798      	blx	r3
    2446:	200d      	movs	r0, #13
    2448:	4b14      	ldr	r3, [pc, #80]	; (249c <nm_spi_init+0x110>)
    244a:	4798      	blx	r3
			return 0;
    244c:	e7d0      	b.n	23f0 <nm_spi_init+0x64>
		M2M_ERR("[nmi spi]: Fail cmd read chip id...\n");
    244e:	4a18      	ldr	r2, [pc, #96]	; (24b0 <nm_spi_init+0x124>)
    2450:	490d      	ldr	r1, [pc, #52]	; (2488 <nm_spi_init+0xfc>)
    2452:	480e      	ldr	r0, [pc, #56]	; (248c <nm_spi_init+0x100>)
    2454:	4b0e      	ldr	r3, [pc, #56]	; (2490 <nm_spi_init+0x104>)
    2456:	4798      	blx	r3
    2458:	4816      	ldr	r0, [pc, #88]	; (24b4 <nm_spi_init+0x128>)
    245a:	4b0f      	ldr	r3, [pc, #60]	; (2498 <nm_spi_init+0x10c>)
    245c:	4798      	blx	r3
    245e:	200d      	movs	r0, #13
    2460:	4b0e      	ldr	r3, [pc, #56]	; (249c <nm_spi_init+0x110>)
    2462:	4798      	blx	r3
		return M2M_ERR_BUS_FAIL;
    2464:	2406      	movs	r4, #6
    2466:	4264      	negs	r4, r4
    2468:	e7c2      	b.n	23f0 <nm_spi_init+0x64>
    246a:	46c0      	nop			; (mov r8, r8)
    246c:	2000017c 	.word	0x2000017c
    2470:	0000e824 	.word	0x0000e824
    2474:	000021ad 	.word	0x000021ad
    2478:	0000209d 	.word	0x0000209d
    247c:	00002349 	.word	0x00002349
    2480:	00002375 	.word	0x00002375
    2484:	000004dc 	.word	0x000004dc
    2488:	000094a0 	.word	0x000094a0
    248c:	00008d5c 	.word	0x00008d5c
    2490:	00007b2d 	.word	0x00007b2d
    2494:	000095ac 	.word	0x000095ac
    2498:	00007c49 	.word	0x00007c49
    249c:	00007b61 	.word	0x00007b61
    24a0:	000004df 	.word	0x000004df
    24a4:	000095fc 	.word	0x000095fc
    24a8:	000004e9 	.word	0x000004e9
    24ac:	00009628 	.word	0x00009628
    24b0:	000004f3 	.word	0x000004f3
    24b4:	0000965c 	.word	0x0000965c

000024b8 <nm_spi_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
    24b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    24ba:	46de      	mov	lr, fp
    24bc:	4657      	mov	r7, sl
    24be:	464e      	mov	r6, r9
    24c0:	4645      	mov	r5, r8
    24c2:	b5e0      	push	{r5, r6, r7, lr}
    24c4:	b087      	sub	sp, #28
    24c6:	9002      	str	r0, [sp, #8]
    24c8:	9103      	str	r1, [sp, #12]
    24ca:	0016      	movs	r6, r2
    24cc:	250a      	movs	r5, #10
	uint8 single_byte_workaround = 0;
    24ce:	2300      	movs	r3, #0
    24d0:	469b      	mov	fp, r3
	result = spi_cmd(cmd, addr, 0, size,0);
    24d2:	2400      	movs	r4, #0
    24d4:	4b3f      	ldr	r3, [pc, #252]	; (25d4 <nm_spi_read_block+0x11c>)
    24d6:	4698      	mov	r8, r3
	result = spi_cmd_rsp(cmd);
    24d8:	46a9      	mov	r9, r5
    24da:	e038      	b.n	254e <nm_spi_read_block+0x96>
		single_byte_workaround = 1;
    24dc:	2301      	movs	r3, #1
    24de:	469b      	mov	fp, r3
		size = 2;
    24e0:	3601      	adds	r6, #1
    24e2:	e036      	b.n	2552 <nm_spi_read_block+0x9a>
	result = spi_cmd_rsp(cmd);
    24e4:	20c8      	movs	r0, #200	; 0xc8
    24e6:	4b3c      	ldr	r3, [pc, #240]	; (25d8 <nm_spi_read_block+0x120>)
    24e8:	4798      	blx	r3
	if (result != N_OK) {
    24ea:	2801      	cmp	r0, #1
    24ec:	d046      	beq.n	257c <nm_spi_read_block+0xc4>
		M2M_ERR("[nmi spi]: Failed cmd response, read block (%08x)...\n", (unsigned int)addr);
    24ee:	228f      	movs	r2, #143	; 0x8f
    24f0:	00d2      	lsls	r2, r2, #3
    24f2:	493a      	ldr	r1, [pc, #232]	; (25dc <nm_spi_read_block+0x124>)
    24f4:	483a      	ldr	r0, [pc, #232]	; (25e0 <nm_spi_read_block+0x128>)
    24f6:	4f3b      	ldr	r7, [pc, #236]	; (25e4 <nm_spi_read_block+0x12c>)
    24f8:	47b8      	blx	r7
    24fa:	9902      	ldr	r1, [sp, #8]
    24fc:	483a      	ldr	r0, [pc, #232]	; (25e8 <nm_spi_read_block+0x130>)
    24fe:	47b8      	blx	r7
    2500:	200d      	movs	r0, #13
    2502:	4b3a      	ldr	r3, [pc, #232]	; (25ec <nm_spi_read_block+0x134>)
    2504:	4798      	blx	r3
		nm_bsp_sleep(1);
    2506:	2001      	movs	r0, #1
    2508:	4f39      	ldr	r7, [pc, #228]	; (25f0 <nm_spi_read_block+0x138>)
    250a:	47b8      	blx	r7
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    250c:	9400      	str	r4, [sp, #0]
    250e:	0023      	movs	r3, r4
    2510:	0022      	movs	r2, r4
    2512:	0021      	movs	r1, r4
    2514:	20cf      	movs	r0, #207	; 0xcf
    2516:	4d2f      	ldr	r5, [pc, #188]	; (25d4 <nm_spi_read_block+0x11c>)
    2518:	47a8      	blx	r5
		spi_cmd_rsp(CMD_RESET);
    251a:	20cf      	movs	r0, #207	; 0xcf
    251c:	4b2e      	ldr	r3, [pc, #184]	; (25d8 <nm_spi_read_block+0x120>)
    251e:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx %d\n",retry,addr,size);
    2520:	4a34      	ldr	r2, [pc, #208]	; (25f4 <nm_spi_read_block+0x13c>)
    2522:	492e      	ldr	r1, [pc, #184]	; (25dc <nm_spi_read_block+0x124>)
    2524:	482e      	ldr	r0, [pc, #184]	; (25e0 <nm_spi_read_block+0x128>)
    2526:	4b2f      	ldr	r3, [pc, #188]	; (25e4 <nm_spi_read_block+0x12c>)
    2528:	469a      	mov	sl, r3
    252a:	4798      	blx	r3
    252c:	0033      	movs	r3, r6
    252e:	9a02      	ldr	r2, [sp, #8]
    2530:	4649      	mov	r1, r9
    2532:	4831      	ldr	r0, [pc, #196]	; (25f8 <nm_spi_read_block+0x140>)
    2534:	47d0      	blx	sl
    2536:	200d      	movs	r0, #13
    2538:	4b2c      	ldr	r3, [pc, #176]	; (25ec <nm_spi_read_block+0x134>)
    253a:	4798      	blx	r3
		nm_bsp_sleep(1);
    253c:	2001      	movs	r0, #1
    253e:	47b8      	blx	r7
    2540:	2301      	movs	r3, #1
    2542:	425b      	negs	r3, r3
    2544:	469c      	mov	ip, r3
    2546:	44e1      	add	r9, ip
		if(retry) goto _RETRY_;
    2548:	464b      	mov	r3, r9
    254a:	2b00      	cmp	r3, #0
    254c:	d039      	beq.n	25c2 <nm_spi_read_block+0x10a>
	if (size == 1)
    254e:	2e01      	cmp	r6, #1
    2550:	d0c4      	beq.n	24dc <nm_spi_read_block+0x24>
	result = spi_cmd(cmd, addr, 0, size,0);
    2552:	9400      	str	r4, [sp, #0]
    2554:	0033      	movs	r3, r6
    2556:	0022      	movs	r2, r4
    2558:	9d02      	ldr	r5, [sp, #8]
    255a:	0029      	movs	r1, r5
    255c:	20c8      	movs	r0, #200	; 0xc8
    255e:	47c0      	blx	r8
	if (result != N_OK) {
    2560:	2801      	cmp	r0, #1
    2562:	d0bf      	beq.n	24e4 <nm_spi_read_block+0x2c>
		M2M_ERR("[nmi spi]: Failed cmd, read block (%08x)...\n", (unsigned int)addr);
    2564:	4a25      	ldr	r2, [pc, #148]	; (25fc <nm_spi_read_block+0x144>)
    2566:	491d      	ldr	r1, [pc, #116]	; (25dc <nm_spi_read_block+0x124>)
    2568:	481d      	ldr	r0, [pc, #116]	; (25e0 <nm_spi_read_block+0x128>)
    256a:	4f1e      	ldr	r7, [pc, #120]	; (25e4 <nm_spi_read_block+0x12c>)
    256c:	47b8      	blx	r7
    256e:	0029      	movs	r1, r5
    2570:	4823      	ldr	r0, [pc, #140]	; (2600 <nm_spi_read_block+0x148>)
    2572:	47b8      	blx	r7
    2574:	200d      	movs	r0, #13
    2576:	4b1d      	ldr	r3, [pc, #116]	; (25ec <nm_spi_read_block+0x134>)
    2578:	4798      	blx	r3
    257a:	e7c4      	b.n	2506 <nm_spi_read_block+0x4e>
	if (single_byte_workaround)
    257c:	465b      	mov	r3, fp
    257e:	2b00      	cmp	r3, #0
    2580:	d017      	beq.n	25b2 <nm_spi_read_block+0xfa>
		result = spi_data_read(tmp, size,0);
    2582:	af05      	add	r7, sp, #20
    2584:	0022      	movs	r2, r4
    2586:	0031      	movs	r1, r6
    2588:	0038      	movs	r0, r7
    258a:	4b1e      	ldr	r3, [pc, #120]	; (2604 <nm_spi_read_block+0x14c>)
    258c:	4798      	blx	r3
		buf[0] = tmp[0];
    258e:	783b      	ldrb	r3, [r7, #0]
    2590:	9a03      	ldr	r2, [sp, #12]
    2592:	7013      	strb	r3, [r2, #0]
	if (result != N_OK) {
    2594:	2801      	cmp	r0, #1
    2596:	d012      	beq.n	25be <nm_spi_read_block+0x106>
		M2M_ERR("[nmi spi]: Failed block data read...\n");
    2598:	2291      	movs	r2, #145	; 0x91
    259a:	00d2      	lsls	r2, r2, #3
    259c:	490f      	ldr	r1, [pc, #60]	; (25dc <nm_spi_read_block+0x124>)
    259e:	4810      	ldr	r0, [pc, #64]	; (25e0 <nm_spi_read_block+0x128>)
    25a0:	4b10      	ldr	r3, [pc, #64]	; (25e4 <nm_spi_read_block+0x12c>)
    25a2:	4798      	blx	r3
    25a4:	4818      	ldr	r0, [pc, #96]	; (2608 <nm_spi_read_block+0x150>)
    25a6:	4b19      	ldr	r3, [pc, #100]	; (260c <nm_spi_read_block+0x154>)
    25a8:	4798      	blx	r3
    25aa:	200d      	movs	r0, #13
    25ac:	4b0f      	ldr	r3, [pc, #60]	; (25ec <nm_spi_read_block+0x134>)
    25ae:	4798      	blx	r3
    25b0:	e7a9      	b.n	2506 <nm_spi_read_block+0x4e>
		result = spi_data_read(buf, size,0);
    25b2:	0022      	movs	r2, r4
    25b4:	0031      	movs	r1, r6
    25b6:	9803      	ldr	r0, [sp, #12]
    25b8:	4b12      	ldr	r3, [pc, #72]	; (2604 <nm_spi_read_block+0x14c>)
    25ba:	4798      	blx	r3
    25bc:	e7ea      	b.n	2594 <nm_spi_read_block+0xdc>
	sint8 s8Ret;

	s8Ret = nm_spi_read(u32Addr, puBuf, u16Sz);

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    25be:	2000      	movs	r0, #0
    25c0:	e001      	b.n	25c6 <nm_spi_read_block+0x10e>
	else s8Ret = M2M_ERR_BUS_FAIL;
    25c2:	2006      	movs	r0, #6
    25c4:	4240      	negs	r0, r0

	return s8Ret;
}
    25c6:	b007      	add	sp, #28
    25c8:	bc3c      	pop	{r2, r3, r4, r5}
    25ca:	4690      	mov	r8, r2
    25cc:	4699      	mov	r9, r3
    25ce:	46a2      	mov	sl, r4
    25d0:	46ab      	mov	fp, r5
    25d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    25d4:	00001ce1 	.word	0x00001ce1
    25d8:	00001e81 	.word	0x00001e81
    25dc:	00009494 	.word	0x00009494
    25e0:	00008d5c 	.word	0x00008d5c
    25e4:	00007b2d 	.word	0x00007b2d
    25e8:	000096b0 	.word	0x000096b0
    25ec:	00007b61 	.word	0x00007b61
    25f0:	00000129 	.word	0x00000129
    25f4:	00000499 	.word	0x00000499
    25f8:	00009710 	.word	0x00009710
    25fc:	00000472 	.word	0x00000472
    2600:	00009680 	.word	0x00009680
    2604:	00001f55 	.word	0x00001f55
    2608:	000096e8 	.word	0x000096e8
    260c:	00007c49 	.word	0x00007c49

00002610 <nm_spi_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
    2610:	b5f0      	push	{r4, r5, r6, r7, lr}
    2612:	46de      	mov	lr, fp
    2614:	4647      	mov	r7, r8
    2616:	b580      	push	{r7, lr}
    2618:	b089      	sub	sp, #36	; 0x24
    261a:	9004      	str	r0, [sp, #16]
    261c:	468b      	mov	fp, r1
    261e:	9203      	str	r2, [sp, #12]
    2620:	260a      	movs	r6, #10
    2622:	2780      	movs	r7, #128	; 0x80
    2624:	01bf      	lsls	r7, r7, #6
    2626:	466b      	mov	r3, sp
    2628:	82df      	strh	r7, [r3, #22]
    262a:	0035      	movs	r5, r6
    262c:	e02d      	b.n	268a <nm_spi_write_block+0x7a>
		size = 2;
    262e:	3301      	adds	r3, #1
    2630:	9303      	str	r3, [sp, #12]
    2632:	e02d      	b.n	2690 <nm_spi_write_block+0x80>
		M2M_ERR("[nmi spi]: Failed cmd, write block (%08x)...\n", (unsigned int)addr);
    2634:	4a82      	ldr	r2, [pc, #520]	; (2840 <nm_spi_write_block+0x230>)
    2636:	4983      	ldr	r1, [pc, #524]	; (2844 <nm_spi_write_block+0x234>)
    2638:	4883      	ldr	r0, [pc, #524]	; (2848 <nm_spi_write_block+0x238>)
    263a:	4c84      	ldr	r4, [pc, #528]	; (284c <nm_spi_write_block+0x23c>)
    263c:	47a0      	blx	r4
    263e:	0031      	movs	r1, r6
    2640:	4883      	ldr	r0, [pc, #524]	; (2850 <nm_spi_write_block+0x240>)
    2642:	47a0      	blx	r4
    2644:	200d      	movs	r0, #13
    2646:	4b83      	ldr	r3, [pc, #524]	; (2854 <nm_spi_write_block+0x244>)
    2648:	4798      	blx	r3
		nm_bsp_sleep(1);
    264a:	2001      	movs	r0, #1
    264c:	4c82      	ldr	r4, [pc, #520]	; (2858 <nm_spi_write_block+0x248>)
    264e:	47a0      	blx	r4
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    2650:	2300      	movs	r3, #0
    2652:	9300      	str	r3, [sp, #0]
    2654:	2200      	movs	r2, #0
    2656:	2100      	movs	r1, #0
    2658:	20cf      	movs	r0, #207	; 0xcf
    265a:	4e80      	ldr	r6, [pc, #512]	; (285c <nm_spi_write_block+0x24c>)
    265c:	47b0      	blx	r6
		spi_cmd_rsp(CMD_RESET);
    265e:	20cf      	movs	r0, #207	; 0xcf
    2660:	4b7f      	ldr	r3, [pc, #508]	; (2860 <nm_spi_write_block+0x250>)
    2662:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx %d\n",retry,addr,size);
    2664:	4a7f      	ldr	r2, [pc, #508]	; (2864 <nm_spi_write_block+0x254>)
    2666:	4977      	ldr	r1, [pc, #476]	; (2844 <nm_spi_write_block+0x234>)
    2668:	4877      	ldr	r0, [pc, #476]	; (2848 <nm_spi_write_block+0x238>)
    266a:	4e78      	ldr	r6, [pc, #480]	; (284c <nm_spi_write_block+0x23c>)
    266c:	47b0      	blx	r6
    266e:	9b03      	ldr	r3, [sp, #12]
    2670:	9a04      	ldr	r2, [sp, #16]
    2672:	0029      	movs	r1, r5
    2674:	487c      	ldr	r0, [pc, #496]	; (2868 <nm_spi_write_block+0x258>)
    2676:	47b0      	blx	r6
    2678:	200d      	movs	r0, #13
    267a:	4b76      	ldr	r3, [pc, #472]	; (2854 <nm_spi_write_block+0x244>)
    267c:	4798      	blx	r3
		nm_bsp_sleep(1);
    267e:	2001      	movs	r0, #1
    2680:	47a0      	blx	r4
    2682:	3d01      	subs	r5, #1
		if(retry) goto _RETRY_;
    2684:	2d00      	cmp	r5, #0
    2686:	d100      	bne.n	268a <nm_spi_write_block+0x7a>
    2688:	e0d2      	b.n	2830 <nm_spi_write_block+0x220>
	if (size == 1)
    268a:	9b03      	ldr	r3, [sp, #12]
    268c:	2b01      	cmp	r3, #1
    268e:	d0ce      	beq.n	262e <nm_spi_write_block+0x1e>
	result = spi_cmd(cmd, addr, 0, size,0);
    2690:	2300      	movs	r3, #0
    2692:	9300      	str	r3, [sp, #0]
    2694:	9b03      	ldr	r3, [sp, #12]
    2696:	2200      	movs	r2, #0
    2698:	9e04      	ldr	r6, [sp, #16]
    269a:	0031      	movs	r1, r6
    269c:	20c7      	movs	r0, #199	; 0xc7
    269e:	4c6f      	ldr	r4, [pc, #444]	; (285c <nm_spi_write_block+0x24c>)
    26a0:	47a0      	blx	r4
	if (result != N_OK) {
    26a2:	2801      	cmp	r0, #1
    26a4:	d1c6      	bne.n	2634 <nm_spi_write_block+0x24>
	result = spi_cmd_rsp(cmd);
    26a6:	20c7      	movs	r0, #199	; 0xc7
    26a8:	4b6d      	ldr	r3, [pc, #436]	; (2860 <nm_spi_write_block+0x250>)
    26aa:	4798      	blx	r3
	if (result != N_OK) {
    26ac:	2801      	cmp	r0, #1
    26ae:	d00b      	beq.n	26c8 <nm_spi_write_block+0xb8>
		M2M_ERR("[nmi spi ]: Failed cmd response, write block (%08x)...\n", (unsigned int)addr);
    26b0:	4a6e      	ldr	r2, [pc, #440]	; (286c <nm_spi_write_block+0x25c>)
    26b2:	4964      	ldr	r1, [pc, #400]	; (2844 <nm_spi_write_block+0x234>)
    26b4:	4864      	ldr	r0, [pc, #400]	; (2848 <nm_spi_write_block+0x238>)
    26b6:	4c65      	ldr	r4, [pc, #404]	; (284c <nm_spi_write_block+0x23c>)
    26b8:	47a0      	blx	r4
    26ba:	9904      	ldr	r1, [sp, #16]
    26bc:	486c      	ldr	r0, [pc, #432]	; (2870 <nm_spi_write_block+0x260>)
    26be:	47a0      	blx	r4
    26c0:	200d      	movs	r0, #13
    26c2:	4b64      	ldr	r3, [pc, #400]	; (2854 <nm_spi_write_block+0x244>)
    26c4:	4798      	blx	r3
    26c6:	e7c0      	b.n	264a <nm_spi_write_block+0x3a>
	uint8 cmd, order, crc[2] = {0};
    26c8:	2200      	movs	r2, #0
    26ca:	ab07      	add	r3, sp, #28
    26cc:	801a      	strh	r2, [r3, #0]
    26ce:	9c03      	ldr	r4, [sp, #12]
	ix = 0;
    26d0:	2600      	movs	r6, #0
				order = 0x1;
    26d2:	46a8      	mov	r8, r5
    26d4:	0035      	movs	r5, r6
    26d6:	0026      	movs	r6, r4
    26d8:	e021      	b.n	271e <nm_spi_write_block+0x10e>
				order = 0x2;
    26da:	2300      	movs	r3, #0
    26dc:	42b7      	cmp	r7, r6
    26de:	415b      	adcs	r3, r3
    26e0:	3302      	adds	r3, #2
		cmd |= order;
    26e2:	200b      	movs	r0, #11
    26e4:	aa04      	add	r2, sp, #16
    26e6:	4694      	mov	ip, r2
    26e8:	4460      	add	r0, ip
    26ea:	2210      	movs	r2, #16
    26ec:	4252      	negs	r2, r2
    26ee:	4313      	orrs	r3, r2
    26f0:	7003      	strb	r3, [r0, #0]
		if (M2M_SUCCESS != nmi_spi_write(&cmd, 1)) {
    26f2:	2101      	movs	r1, #1
    26f4:	4b5f      	ldr	r3, [pc, #380]	; (2874 <nm_spi_write_block+0x264>)
    26f6:	4798      	blx	r3
    26f8:	2800      	cmp	r0, #0
    26fa:	d11d      	bne.n	2738 <nm_spi_write_block+0x128>
		if (M2M_SUCCESS != nmi_spi_write(&b[ix], nbytes)) {
    26fc:	465b      	mov	r3, fp
    26fe:	1958      	adds	r0, r3, r5
    2700:	0021      	movs	r1, r4
    2702:	4b5c      	ldr	r3, [pc, #368]	; (2874 <nm_spi_write_block+0x264>)
    2704:	4798      	blx	r3
    2706:	2800      	cmp	r0, #0
    2708:	d12e      	bne.n	2768 <nm_spi_write_block+0x158>
		if (!gu8Crc_off) {
    270a:	4b5b      	ldr	r3, [pc, #364]	; (2878 <nm_spi_write_block+0x268>)
    270c:	781b      	ldrb	r3, [r3, #0]
    270e:	2b00      	cmp	r3, #0
    2710:	d037      	beq.n	2782 <nm_spi_write_block+0x172>
		ix += nbytes;
    2712:	1965      	adds	r5, r4, r5
    2714:	b22d      	sxth	r5, r5
		sz -= nbytes;
    2716:	1b36      	subs	r6, r6, r4
    2718:	b2b6      	uxth	r6, r6
	} while (sz);
    271a:	2e00      	cmp	r6, #0
    271c:	d052      	beq.n	27c4 <nm_spi_write_block+0x1b4>
    271e:	1c34      	adds	r4, r6, #0
    2720:	42be      	cmp	r6, r7
    2722:	d901      	bls.n	2728 <nm_spi_write_block+0x118>
    2724:	466b      	mov	r3, sp
    2726:	8adc      	ldrh	r4, [r3, #22]
    2728:	b2a4      	uxth	r4, r4
		if (ix == 0)  {
    272a:	2d00      	cmp	r5, #0
    272c:	d1d5      	bne.n	26da <nm_spi_write_block+0xca>
				order = 0x3;
    272e:	2303      	movs	r3, #3
			if (sz <= DATA_PKT_SZ)
    2730:	42be      	cmp	r6, r7
    2732:	d9d6      	bls.n	26e2 <nm_spi_write_block+0xd2>
				order = 0x1;
    2734:	3b02      	subs	r3, #2
    2736:	e7d4      	b.n	26e2 <nm_spi_write_block+0xd2>
    2738:	4645      	mov	r5, r8
			M2M_ERR("[nmi spi]: Failed data block cmd write, bus error...\n");
    273a:	4a50      	ldr	r2, [pc, #320]	; (287c <nm_spi_write_block+0x26c>)
    273c:	4950      	ldr	r1, [pc, #320]	; (2880 <nm_spi_write_block+0x270>)
    273e:	4842      	ldr	r0, [pc, #264]	; (2848 <nm_spi_write_block+0x238>)
    2740:	4b42      	ldr	r3, [pc, #264]	; (284c <nm_spi_write_block+0x23c>)
    2742:	4798      	blx	r3
    2744:	484f      	ldr	r0, [pc, #316]	; (2884 <nm_spi_write_block+0x274>)
    2746:	4b50      	ldr	r3, [pc, #320]	; (2888 <nm_spi_write_block+0x278>)
    2748:	4798      	blx	r3
    274a:	200d      	movs	r0, #13
    274c:	4b41      	ldr	r3, [pc, #260]	; (2854 <nm_spi_write_block+0x244>)
    274e:	4798      	blx	r3
		M2M_ERR("[nmi spi]: Failed block data write...\n");
    2750:	4a4e      	ldr	r2, [pc, #312]	; (288c <nm_spi_write_block+0x27c>)
    2752:	493c      	ldr	r1, [pc, #240]	; (2844 <nm_spi_write_block+0x234>)
    2754:	483c      	ldr	r0, [pc, #240]	; (2848 <nm_spi_write_block+0x238>)
    2756:	4b3d      	ldr	r3, [pc, #244]	; (284c <nm_spi_write_block+0x23c>)
    2758:	4798      	blx	r3
    275a:	484d      	ldr	r0, [pc, #308]	; (2890 <nm_spi_write_block+0x280>)
    275c:	4b4a      	ldr	r3, [pc, #296]	; (2888 <nm_spi_write_block+0x278>)
    275e:	4798      	blx	r3
    2760:	200d      	movs	r0, #13
    2762:	4b3c      	ldr	r3, [pc, #240]	; (2854 <nm_spi_write_block+0x244>)
    2764:	4798      	blx	r3
    2766:	e770      	b.n	264a <nm_spi_write_block+0x3a>
    2768:	4645      	mov	r5, r8
			M2M_ERR("[nmi spi]: Failed data block write, bus error...\n");
    276a:	4a4a      	ldr	r2, [pc, #296]	; (2894 <nm_spi_write_block+0x284>)
    276c:	4944      	ldr	r1, [pc, #272]	; (2880 <nm_spi_write_block+0x270>)
    276e:	4836      	ldr	r0, [pc, #216]	; (2848 <nm_spi_write_block+0x238>)
    2770:	4b36      	ldr	r3, [pc, #216]	; (284c <nm_spi_write_block+0x23c>)
    2772:	4798      	blx	r3
    2774:	4848      	ldr	r0, [pc, #288]	; (2898 <nm_spi_write_block+0x288>)
    2776:	4b44      	ldr	r3, [pc, #272]	; (2888 <nm_spi_write_block+0x278>)
    2778:	4798      	blx	r3
    277a:	200d      	movs	r0, #13
    277c:	4b35      	ldr	r3, [pc, #212]	; (2854 <nm_spi_write_block+0x244>)
    277e:	4798      	blx	r3
    2780:	e7e6      	b.n	2750 <nm_spi_write_block+0x140>
			if (M2M_SUCCESS != nmi_spi_write(crc, 2)) {
    2782:	2102      	movs	r1, #2
    2784:	a807      	add	r0, sp, #28
    2786:	4b3b      	ldr	r3, [pc, #236]	; (2874 <nm_spi_write_block+0x264>)
    2788:	4798      	blx	r3
    278a:	2800      	cmp	r0, #0
    278c:	d0c1      	beq.n	2712 <nm_spi_write_block+0x102>
    278e:	4645      	mov	r5, r8
				M2M_ERR("[nmi spi]: Failed data block crc write, bus error...\n");
    2790:	22dd      	movs	r2, #221	; 0xdd
    2792:	0092      	lsls	r2, r2, #2
    2794:	493a      	ldr	r1, [pc, #232]	; (2880 <nm_spi_write_block+0x270>)
    2796:	482c      	ldr	r0, [pc, #176]	; (2848 <nm_spi_write_block+0x238>)
    2798:	4b2c      	ldr	r3, [pc, #176]	; (284c <nm_spi_write_block+0x23c>)
    279a:	4798      	blx	r3
    279c:	483f      	ldr	r0, [pc, #252]	; (289c <nm_spi_write_block+0x28c>)
    279e:	4b3a      	ldr	r3, [pc, #232]	; (2888 <nm_spi_write_block+0x278>)
    27a0:	4798      	blx	r3
    27a2:	200d      	movs	r0, #13
    27a4:	4b2b      	ldr	r3, [pc, #172]	; (2854 <nm_spi_write_block+0x244>)
    27a6:	4798      	blx	r3
    27a8:	e7d2      	b.n	2750 <nm_spi_write_block+0x140>
		M2M_ERR("[nmi spi]: Failed bus error...\n");
    27aa:	2248      	movs	r2, #72	; 0x48
    27ac:	32ff      	adds	r2, #255	; 0xff
    27ae:	493c      	ldr	r1, [pc, #240]	; (28a0 <nm_spi_write_block+0x290>)
    27b0:	4825      	ldr	r0, [pc, #148]	; (2848 <nm_spi_write_block+0x238>)
    27b2:	4b26      	ldr	r3, [pc, #152]	; (284c <nm_spi_write_block+0x23c>)
    27b4:	4798      	blx	r3
    27b6:	483b      	ldr	r0, [pc, #236]	; (28a4 <nm_spi_write_block+0x294>)
    27b8:	4b33      	ldr	r3, [pc, #204]	; (2888 <nm_spi_write_block+0x278>)
    27ba:	4798      	blx	r3
    27bc:	200d      	movs	r0, #13
    27be:	4b25      	ldr	r3, [pc, #148]	; (2854 <nm_spi_write_block+0x244>)
    27c0:	4798      	blx	r3
    27c2:	e027      	b.n	2814 <nm_spi_write_block+0x204>
    27c4:	4645      	mov	r5, r8
    if (!gu8Crc_off)
    27c6:	4b2c      	ldr	r3, [pc, #176]	; (2878 <nm_spi_write_block+0x268>)
    27c8:	781c      	ldrb	r4, [r3, #0]
		len = 3;
    27ca:	1e63      	subs	r3, r4, #1
    27cc:	419c      	sbcs	r4, r3
    27ce:	3402      	adds	r4, #2
	if (M2M_SUCCESS != nmi_spi_read(&rsp[0], len)) {
    27d0:	b2a1      	uxth	r1, r4
    27d2:	a807      	add	r0, sp, #28
    27d4:	4b34      	ldr	r3, [pc, #208]	; (28a8 <nm_spi_write_block+0x298>)
    27d6:	4798      	blx	r3
    27d8:	2800      	cmp	r0, #0
    27da:	d1e6      	bne.n	27aa <nm_spi_write_block+0x19a>
	if((rsp[len-1] != 0)||(rsp[len-2] != 0xC3))
    27dc:	ab08      	add	r3, sp, #32
    27de:	191b      	adds	r3, r3, r4
    27e0:	3b05      	subs	r3, #5
    27e2:	781b      	ldrb	r3, [r3, #0]
    27e4:	2b00      	cmp	r3, #0
    27e6:	d106      	bne.n	27f6 <nm_spi_write_block+0x1e6>
    27e8:	ab08      	add	r3, sp, #32
    27ea:	469c      	mov	ip, r3
    27ec:	4464      	add	r4, ip
    27ee:	3c06      	subs	r4, #6
    27f0:	7823      	ldrb	r3, [r4, #0]
    27f2:	2bc3      	cmp	r3, #195	; 0xc3
    27f4:	d01a      	beq.n	282c <nm_spi_write_block+0x21c>
		M2M_ERR("[nmi spi]: Failed data response read, %x %x %x\n",rsp[0],rsp[1],rsp[2]);
    27f6:	22a7      	movs	r2, #167	; 0xa7
    27f8:	0052      	lsls	r2, r2, #1
    27fa:	4929      	ldr	r1, [pc, #164]	; (28a0 <nm_spi_write_block+0x290>)
    27fc:	4812      	ldr	r0, [pc, #72]	; (2848 <nm_spi_write_block+0x238>)
    27fe:	4c13      	ldr	r4, [pc, #76]	; (284c <nm_spi_write_block+0x23c>)
    2800:	47a0      	blx	r4
    2802:	a907      	add	r1, sp, #28
    2804:	788b      	ldrb	r3, [r1, #2]
    2806:	784a      	ldrb	r2, [r1, #1]
    2808:	7809      	ldrb	r1, [r1, #0]
    280a:	4828      	ldr	r0, [pc, #160]	; (28ac <nm_spi_write_block+0x29c>)
    280c:	47a0      	blx	r4
    280e:	200d      	movs	r0, #13
    2810:	4b10      	ldr	r3, [pc, #64]	; (2854 <nm_spi_write_block+0x244>)
    2812:	4798      	blx	r3
		M2M_ERR("[nmi spi]: Failed block data write...\n");
    2814:	4a26      	ldr	r2, [pc, #152]	; (28b0 <nm_spi_write_block+0x2a0>)
    2816:	490b      	ldr	r1, [pc, #44]	; (2844 <nm_spi_write_block+0x234>)
    2818:	480b      	ldr	r0, [pc, #44]	; (2848 <nm_spi_write_block+0x238>)
    281a:	4b0c      	ldr	r3, [pc, #48]	; (284c <nm_spi_write_block+0x23c>)
    281c:	4798      	blx	r3
    281e:	481c      	ldr	r0, [pc, #112]	; (2890 <nm_spi_write_block+0x280>)
    2820:	4b19      	ldr	r3, [pc, #100]	; (2888 <nm_spi_write_block+0x278>)
    2822:	4798      	blx	r3
    2824:	200d      	movs	r0, #13
    2826:	4b0b      	ldr	r3, [pc, #44]	; (2854 <nm_spi_write_block+0x244>)
    2828:	4798      	blx	r3
    282a:	e70e      	b.n	264a <nm_spi_write_block+0x3a>
	sint8 s8Ret;

	s8Ret = nm_spi_write(u32Addr, puBuf, u16Sz);

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    282c:	2000      	movs	r0, #0
    282e:	e001      	b.n	2834 <nm_spi_write_block+0x224>
	else s8Ret = M2M_ERR_BUS_FAIL;
    2830:	2006      	movs	r0, #6
    2832:	4240      	negs	r0, r0

	return s8Ret;
}
    2834:	b009      	add	sp, #36	; 0x24
    2836:	bc0c      	pop	{r2, r3}
    2838:	4690      	mov	r8, r2
    283a:	469b      	mov	fp, r3
    283c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    283e:	46c0      	nop			; (mov r8, r8)
    2840:	000003db 	.word	0x000003db
    2844:	00009474 	.word	0x00009474
    2848:	00008d5c 	.word	0x00008d5c
    284c:	00007b2d 	.word	0x00007b2d
    2850:	0000972c 	.word	0x0000972c
    2854:	00007b61 	.word	0x00007b61
    2858:	00000129 	.word	0x00000129
    285c:	00001ce1 	.word	0x00001ce1
    2860:	00001e81 	.word	0x00001e81
    2864:	00000403 	.word	0x00000403
    2868:	00009710 	.word	0x00009710
    286c:	000003e1 	.word	0x000003e1
    2870:	0000975c 	.word	0x0000975c
    2874:	00001cc1 	.word	0x00001cc1
    2878:	2000017c 	.word	0x2000017c
    287c:	00000361 	.word	0x00000361
    2880:	00009454 	.word	0x00009454
    2884:	00009794 	.word	0x00009794
    2888:	00007c49 	.word	0x00007c49
    288c:	000003f1 	.word	0x000003f1
    2890:	00009888 	.word	0x00009888
    2894:	0000036a 	.word	0x0000036a
    2898:	000097cc 	.word	0x000097cc
    289c:	00009800 	.word	0x00009800
    28a0:	00009428 	.word	0x00009428
    28a4:	00009838 	.word	0x00009838
    28a8:	00001e61 	.word	0x00001e61
    28ac:	00009858 	.word	0x00009858
    28b0:	000003f9 	.word	0x000003f9

000028b4 <Socket_ReadSocketData>:
Date
		17 July 2012
*********************************************************************/
NMI_API void Socket_ReadSocketData(SOCKET sock, tstrSocketRecvMsg *pstrRecv,uint8 u8SocketMsg,
								  uint32 u32StartAddress,uint16 u16ReadCount)
{
    28b4:	b5f0      	push	{r4, r5, r6, r7, lr}
    28b6:	46de      	mov	lr, fp
    28b8:	4657      	mov	r7, sl
    28ba:	464e      	mov	r6, r9
    28bc:	4645      	mov	r5, r8
    28be:	b5e0      	push	{r5, r6, r7, lr}
    28c0:	b085      	sub	sp, #20
    28c2:	9001      	str	r0, [sp, #4]
    28c4:	000e      	movs	r6, r1
    28c6:	9202      	str	r2, [sp, #8]
    28c8:	001d      	movs	r5, r3
    28ca:	ab0e      	add	r3, sp, #56	; 0x38
    28cc:	881c      	ldrh	r4, [r3, #0]
	if((u16ReadCount > 0) && (gastrSockets[sock].pu8UserBuffer != NULL) && (gastrSockets[sock].u16UserBufferSize > 0) && (gastrSockets[sock].bIsUsed == 1))
    28ce:	2c00      	cmp	r4, #0
    28d0:	d064      	beq.n	299c <Socket_ReadSocketData+0xe8>
    28d2:	0103      	lsls	r3, r0, #4
    28d4:	4935      	ldr	r1, [pc, #212]	; (29ac <Socket_ReadSocketData+0xf8>)
    28d6:	585b      	ldr	r3, [r3, r1]
    28d8:	2b00      	cmp	r3, #0
    28da:	d05f      	beq.n	299c <Socket_ReadSocketData+0xe8>
    28dc:	0101      	lsls	r1, r0, #4
    28de:	4b33      	ldr	r3, [pc, #204]	; (29ac <Socket_ReadSocketData+0xf8>)
    28e0:	185b      	adds	r3, r3, r1
    28e2:	889b      	ldrh	r3, [r3, #4]
    28e4:	b29b      	uxth	r3, r3
    28e6:	2b00      	cmp	r3, #0
    28e8:	d058      	beq.n	299c <Socket_ReadSocketData+0xe8>
    28ea:	4b30      	ldr	r3, [pc, #192]	; (29ac <Socket_ReadSocketData+0xf8>)
    28ec:	185b      	adds	r3, r3, r1
    28ee:	7a9b      	ldrb	r3, [r3, #10]
    28f0:	2b01      	cmp	r3, #1
    28f2:	d153      	bne.n	299c <Socket_ReadSocketData+0xe8>
		uint32	u32Address = u32StartAddress;
		uint16	u16Read;
		sint16	s16Diff;
		uint8	u8SetRxDone;

		pstrRecv->u16RemainingSize = u16ReadCount;
    28f4:	80f4      	strh	r4, [r6, #6]
		do
		{
			u8SetRxDone = 1;
			u16Read = u16ReadCount;
			s16Diff	= u16Read - gastrSockets[sock].u16UserBufferSize;
    28f6:	4b2d      	ldr	r3, [pc, #180]	; (29ac <Socket_ReadSocketData+0xf8>)
    28f8:	469b      	mov	fp, r3
    28fa:	448b      	add	fp, r1
					gpfAppSocketCb(sock,u8SocketMsg, pstrRecv);

				u16ReadCount -= u16Read;
				u32Address += u16Read;

				if((!gastrSockets[sock].bIsUsed) && (u16ReadCount))
    28fc:	465b      	mov	r3, fp
    28fe:	220a      	movs	r2, #10
    2900:	4690      	mov	r8, r2
    2902:	44d8      	add	r8, fp
    2904:	468a      	mov	sl, r1
    2906:	9500      	str	r5, [sp, #0]
    2908:	9303      	str	r3, [sp, #12]
    290a:	e015      	b.n	2938 <Socket_ReadSocketData+0x84>
    290c:	0025      	movs	r5, r4
			u8SetRxDone = 1;
    290e:	2301      	movs	r3, #1
    2910:	e01c      	b.n	294c <Socket_ReadSocketData+0x98>
				{
					M2M_DBG("Application Closed Socket While Rx Is not Complete\n");
					if(hif_receive(0, NULL, 0, 1) == M2M_SUCCESS)
    2912:	3301      	adds	r3, #1
    2914:	2200      	movs	r2, #0
    2916:	2100      	movs	r1, #0
    2918:	2000      	movs	r0, #0
    291a:	4c25      	ldr	r4, [pc, #148]	; (29b0 <Socket_ReadSocketData+0xfc>)
    291c:	47a0      	blx	r4
    291e:	e03d      	b.n	299c <Socket_ReadSocketData+0xe8>
					break;
				}
			}
			else
			{
				M2M_INFO("(ERRR)Current <%d>\n", u16ReadCount);
    2920:	4824      	ldr	r0, [pc, #144]	; (29b4 <Socket_ReadSocketData+0x100>)
    2922:	4d25      	ldr	r5, [pc, #148]	; (29b8 <Socket_ReadSocketData+0x104>)
    2924:	47a8      	blx	r5
    2926:	0021      	movs	r1, r4
    2928:	4824      	ldr	r0, [pc, #144]	; (29bc <Socket_ReadSocketData+0x108>)
    292a:	47a8      	blx	r5
    292c:	200d      	movs	r0, #13
    292e:	4b24      	ldr	r3, [pc, #144]	; (29c0 <Socket_ReadSocketData+0x10c>)
    2930:	4798      	blx	r3
				break;
    2932:	e033      	b.n	299c <Socket_ReadSocketData+0xe8>
			}
		}while(u16ReadCount != 0);
    2934:	2c00      	cmp	r4, #0
    2936:	d031      	beq.n	299c <Socket_ReadSocketData+0xe8>
			s16Diff	= u16Read - gastrSockets[sock].u16UserBufferSize;
    2938:	465b      	mov	r3, fp
    293a:	889b      	ldrh	r3, [r3, #4]
    293c:	1ae3      	subs	r3, r4, r3
			if(s16Diff > 0)
    293e:	b21b      	sxth	r3, r3
    2940:	2b00      	cmp	r3, #0
    2942:	dde3      	ble.n	290c <Socket_ReadSocketData+0x58>
				u16Read		= gastrSockets[sock].u16UserBufferSize;
    2944:	9b03      	ldr	r3, [sp, #12]
    2946:	889d      	ldrh	r5, [r3, #4]
    2948:	b2ad      	uxth	r5, r5
				u8SetRxDone = 0;
    294a:	2300      	movs	r3, #0
			if(hif_receive(u32Address, gastrSockets[sock].pu8UserBuffer, u16Read, u8SetRxDone) == M2M_SUCCESS)
    294c:	4a17      	ldr	r2, [pc, #92]	; (29ac <Socket_ReadSocketData+0xf8>)
    294e:	4651      	mov	r1, sl
    2950:	5889      	ldr	r1, [r1, r2]
    2952:	002a      	movs	r2, r5
    2954:	9800      	ldr	r0, [sp, #0]
    2956:	4f16      	ldr	r7, [pc, #88]	; (29b0 <Socket_ReadSocketData+0xfc>)
    2958:	47b8      	blx	r7
    295a:	2800      	cmp	r0, #0
    295c:	d1e0      	bne.n	2920 <Socket_ReadSocketData+0x6c>
				pstrRecv->pu8Buffer			= gastrSockets[sock].pu8UserBuffer;
    295e:	4b13      	ldr	r3, [pc, #76]	; (29ac <Socket_ReadSocketData+0xf8>)
    2960:	4652      	mov	r2, sl
    2962:	58d3      	ldr	r3, [r2, r3]
    2964:	6033      	str	r3, [r6, #0]
				pstrRecv->s16BufferSize		= u16Read;
    2966:	80b5      	strh	r5, [r6, #4]
				pstrRecv->u16RemainingSize	-= u16Read;
    2968:	88f3      	ldrh	r3, [r6, #6]
    296a:	1b5b      	subs	r3, r3, r5
    296c:	80f3      	strh	r3, [r6, #6]
				if (gpfAppSocketCb)
    296e:	4b15      	ldr	r3, [pc, #84]	; (29c4 <Socket_ReadSocketData+0x110>)
    2970:	681b      	ldr	r3, [r3, #0]
    2972:	2b00      	cmp	r3, #0
    2974:	d005      	beq.n	2982 <Socket_ReadSocketData+0xce>
					gpfAppSocketCb(sock,u8SocketMsg, pstrRecv);
    2976:	4b13      	ldr	r3, [pc, #76]	; (29c4 <Socket_ReadSocketData+0x110>)
    2978:	681b      	ldr	r3, [r3, #0]
    297a:	0032      	movs	r2, r6
    297c:	9902      	ldr	r1, [sp, #8]
    297e:	9801      	ldr	r0, [sp, #4]
    2980:	4798      	blx	r3
				u16ReadCount -= u16Read;
    2982:	1b64      	subs	r4, r4, r5
    2984:	b2a4      	uxth	r4, r4
				u32Address += u16Read;
    2986:	9b00      	ldr	r3, [sp, #0]
    2988:	469c      	mov	ip, r3
    298a:	44ac      	add	ip, r5
    298c:	4663      	mov	r3, ip
    298e:	9300      	str	r3, [sp, #0]
				if((!gastrSockets[sock].bIsUsed) && (u16ReadCount))
    2990:	4643      	mov	r3, r8
    2992:	781b      	ldrb	r3, [r3, #0]
    2994:	2b00      	cmp	r3, #0
    2996:	d1cd      	bne.n	2934 <Socket_ReadSocketData+0x80>
    2998:	2c00      	cmp	r4, #0
    299a:	d1ba      	bne.n	2912 <Socket_ReadSocketData+0x5e>
	}
}
    299c:	b005      	add	sp, #20
    299e:	bc3c      	pop	{r2, r3, r4, r5}
    29a0:	4690      	mov	r8, r2
    29a2:	4699      	mov	r9, r3
    29a4:	46a2      	mov	sl, r4
    29a6:	46ab      	mov	fp, r5
    29a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    29aa:	46c0      	nop			; (mov r8, r8)
    29ac:	20000ad8 	.word	0x20000ad8
    29b0:	00000c51 	.word	0x00000c51
    29b4:	0000908c 	.word	0x0000908c
    29b8:	00007b2d 	.word	0x00007b2d
    29bc:	00009af0 	.word	0x00009af0
    29c0:	00007b61 	.word	0x00007b61
    29c4:	20000b88 	.word	0x20000b88

000029c8 <m2m_ip_cb>:

Date
		17 July 2012
*********************************************************************/
static void m2m_ip_cb(uint8 u8OpCode, uint16 u16BufferSize,uint32 u32Address)
{	
    29c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    29ca:	46d6      	mov	lr, sl
    29cc:	464f      	mov	r7, r9
    29ce:	4646      	mov	r6, r8
    29d0:	b5c0      	push	{r6, r7, lr}
    29d2:	b09a      	sub	sp, #104	; 0x68
    29d4:	000d      	movs	r5, r1
    29d6:	0014      	movs	r4, r2
	if((u8OpCode == SOCKET_CMD_BIND) || (u8OpCode == SOCKET_CMD_SSL_BIND))
    29d8:	2841      	cmp	r0, #65	; 0x41
    29da:	d039      	beq.n	2a50 <m2m_ip_cb+0x88>
    29dc:	2854      	cmp	r0, #84	; 0x54
    29de:	d037      	beq.n	2a50 <m2m_ip_cb+0x88>
			strBind.status = strBindReply.s8Status;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strBindReply.sock,SOCKET_MSG_BIND,&strBind);
		}
	}
	else if(u8OpCode == SOCKET_CMD_LISTEN)
    29e0:	2842      	cmp	r0, #66	; 0x42
    29e2:	d053      	beq.n	2a8c <m2m_ip_cb+0xc4>
			strListen.status = strListenReply.s8Status;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strListenReply.sock,SOCKET_MSG_LISTEN, &strListen);
		}
	}
	else if(u8OpCode == SOCKET_CMD_ACCEPT)
    29e4:	2843      	cmp	r0, #67	; 0x43
    29e6:	d06a      	beq.n	2abe <m2m_ip_cb+0xf6>
			strAccept.strAddr.sin_addr.s_addr = strAcceptReply.strAddr.u32IPAddr;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
		}
	}
	else if((u8OpCode == SOCKET_CMD_CONNECT) || (u8OpCode == SOCKET_CMD_SSL_CONNECT))
    29e8:	2844      	cmp	r0, #68	; 0x44
    29ea:	d100      	bne.n	29ee <m2m_ip_cb+0x26>
    29ec:	e0af      	b.n	2b4e <m2m_ip_cb+0x186>
    29ee:	284b      	cmp	r0, #75	; 0x4b
    29f0:	d100      	bne.n	29f4 <m2m_ip_cb+0x2c>
    29f2:	e0ac      	b.n	2b4e <m2m_ip_cb+0x186>
			}
			if(gpfAppSocketCb)
				gpfAppSocketCb(strConnectReply.sock,SOCKET_MSG_CONNECT, &strConnMsg);
		}
	}
	else if(u8OpCode == SOCKET_CMD_DNS_RESOLVE)
    29f4:	284a      	cmp	r0, #74	; 0x4a
    29f6:	d100      	bne.n	29fa <m2m_ip_cb+0x32>
    29f8:	e0cf      	b.n	2b9a <m2m_ip_cb+0x1d2>
		{
			if(gpfAppResolveCb)
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
		}
	}
	else if((u8OpCode == SOCKET_CMD_RECV) || (u8OpCode == SOCKET_CMD_RECVFROM) || (u8OpCode == SOCKET_CMD_SSL_RECV))
    29fa:	2846      	cmp	r0, #70	; 0x46
    29fc:	d100      	bne.n	2a00 <m2m_ip_cb+0x38>
    29fe:	e0e5      	b.n	2bcc <m2m_ip_cb+0x204>
    2a00:	2848      	cmp	r0, #72	; 0x48
    2a02:	d100      	bne.n	2a06 <m2m_ip_cb+0x3e>
    2a04:	e10e      	b.n	2c24 <m2m_ip_cb+0x25c>
    2a06:	284d      	cmp	r0, #77	; 0x4d
    2a08:	d100      	bne.n	2a0c <m2m_ip_cb+0x44>
    2a0a:	e0dc      	b.n	2bc6 <m2m_ip_cb+0x1fe>
						M2M_DBG("hif_receive Fail\n");
				}
			}
		}
	}
	else if((u8OpCode == SOCKET_CMD_SEND) || (u8OpCode == SOCKET_CMD_SENDTO) || (u8OpCode == SOCKET_CMD_SSL_SEND))
    2a0c:	2845      	cmp	r0, #69	; 0x45
    2a0e:	d100      	bne.n	2a12 <m2m_ip_cb+0x4a>
    2a10:	e12c      	b.n	2c6c <m2m_ip_cb+0x2a4>
    2a12:	2847      	cmp	r0, #71	; 0x47
    2a14:	d100      	bne.n	2a18 <m2m_ip_cb+0x50>
    2a16:	e14d      	b.n	2cb4 <m2m_ip_cb+0x2ec>
	{
		SOCKET			sock;
		sint16			s16Rcvd;
		tstrSendReply	strReply;
		uint8			u8CallbackMsgID = SOCKET_MSG_SEND;
    2a18:	2507      	movs	r5, #7
	else if((u8OpCode == SOCKET_CMD_SEND) || (u8OpCode == SOCKET_CMD_SENDTO) || (u8OpCode == SOCKET_CMD_SSL_SEND))
    2a1a:	284c      	cmp	r0, #76	; 0x4c
    2a1c:	d100      	bne.n	2a20 <m2m_ip_cb+0x58>
    2a1e:	e126      	b.n	2c6e <m2m_ip_cb+0x2a6>
			{
				M2M_DBG("Discard send callback %d %d \r\n",u16SessionID , gastrSockets[sock].u16SessionID);
			}
		}
	}
	else if(u8OpCode == SOCKET_CMD_PING)
    2a20:	2852      	cmp	r0, #82	; 0x52
    2a22:	d12d      	bne.n	2a80 <m2m_ip_cb+0xb8>
	{
		tstrPingReply	strPingReply;
		if(hif_receive(u32Address, (uint8*)&strPingReply, sizeof(tstrPingReply), 1) == M2M_SUCCESS)
    2a24:	2301      	movs	r3, #1
    2a26:	2214      	movs	r2, #20
    2a28:	a909      	add	r1, sp, #36	; 0x24
    2a2a:	0020      	movs	r0, r4
    2a2c:	4ca2      	ldr	r4, [pc, #648]	; (2cb8 <m2m_ip_cb+0x2f0>)
    2a2e:	47a0      	blx	r4
    2a30:	2800      	cmp	r0, #0
    2a32:	d125      	bne.n	2a80 <m2m_ip_cb+0xb8>
		{
			gfpPingCb = (void (*)(uint32 , uint32 , uint8))strPingReply.u32CmdPrivate;
    2a34:	4ba1      	ldr	r3, [pc, #644]	; (2cbc <m2m_ip_cb+0x2f4>)
    2a36:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    2a38:	601a      	str	r2, [r3, #0]
			if(gfpPingCb != NULL)
    2a3a:	681b      	ldr	r3, [r3, #0]
    2a3c:	2b00      	cmp	r3, #0
    2a3e:	d01f      	beq.n	2a80 <m2m_ip_cb+0xb8>
			{
				gfpPingCb(strPingReply.u32IPAddr, strPingReply.u32RTT, strPingReply.u8ErrorCode);
    2a40:	4b9e      	ldr	r3, [pc, #632]	; (2cbc <m2m_ip_cb+0x2f4>)
    2a42:	681c      	ldr	r4, [r3, #0]
    2a44:	ab09      	add	r3, sp, #36	; 0x24
    2a46:	7c1a      	ldrb	r2, [r3, #16]
    2a48:	990b      	ldr	r1, [sp, #44]	; 0x2c
    2a4a:	9809      	ldr	r0, [sp, #36]	; 0x24
    2a4c:	47a0      	blx	r4
			}
		}
	}
}
    2a4e:	e017      	b.n	2a80 <m2m_ip_cb+0xb8>
		if(hif_receive(u32Address, (uint8*)&strBindReply, sizeof(tstrBindReply), 0) == M2M_SUCCESS)
    2a50:	2300      	movs	r3, #0
    2a52:	2204      	movs	r2, #4
    2a54:	a909      	add	r1, sp, #36	; 0x24
    2a56:	0020      	movs	r0, r4
    2a58:	4c97      	ldr	r4, [pc, #604]	; (2cb8 <m2m_ip_cb+0x2f0>)
    2a5a:	47a0      	blx	r4
    2a5c:	2800      	cmp	r0, #0
    2a5e:	d10f      	bne.n	2a80 <m2m_ip_cb+0xb8>
			strBind.status = strBindReply.s8Status;
    2a60:	ab09      	add	r3, sp, #36	; 0x24
    2a62:	785a      	ldrb	r2, [r3, #1]
    2a64:	ab05      	add	r3, sp, #20
    2a66:	701a      	strb	r2, [r3, #0]
			if(gpfAppSocketCb)
    2a68:	4b95      	ldr	r3, [pc, #596]	; (2cc0 <m2m_ip_cb+0x2f8>)
    2a6a:	681b      	ldr	r3, [r3, #0]
    2a6c:	2b00      	cmp	r3, #0
    2a6e:	d007      	beq.n	2a80 <m2m_ip_cb+0xb8>
				gpfAppSocketCb(strBindReply.sock,SOCKET_MSG_BIND,&strBind);
    2a70:	4b93      	ldr	r3, [pc, #588]	; (2cc0 <m2m_ip_cb+0x2f8>)
    2a72:	681b      	ldr	r3, [r3, #0]
    2a74:	aa09      	add	r2, sp, #36	; 0x24
    2a76:	2000      	movs	r0, #0
    2a78:	5610      	ldrsb	r0, [r2, r0]
    2a7a:	aa05      	add	r2, sp, #20
    2a7c:	2101      	movs	r1, #1
    2a7e:	4798      	blx	r3
}
    2a80:	b01a      	add	sp, #104	; 0x68
    2a82:	bc1c      	pop	{r2, r3, r4}
    2a84:	4690      	mov	r8, r2
    2a86:	4699      	mov	r9, r3
    2a88:	46a2      	mov	sl, r4
    2a8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if(hif_receive(u32Address, (uint8*)&strListenReply, sizeof(tstrListenReply), 0) == M2M_SUCCESS)
    2a8c:	2300      	movs	r3, #0
    2a8e:	2204      	movs	r2, #4
    2a90:	a909      	add	r1, sp, #36	; 0x24
    2a92:	0020      	movs	r0, r4
    2a94:	4c88      	ldr	r4, [pc, #544]	; (2cb8 <m2m_ip_cb+0x2f0>)
    2a96:	47a0      	blx	r4
    2a98:	2800      	cmp	r0, #0
    2a9a:	d1f1      	bne.n	2a80 <m2m_ip_cb+0xb8>
			strListen.status = strListenReply.s8Status;
    2a9c:	ab09      	add	r3, sp, #36	; 0x24
    2a9e:	785a      	ldrb	r2, [r3, #1]
    2aa0:	ab05      	add	r3, sp, #20
    2aa2:	701a      	strb	r2, [r3, #0]
			if(gpfAppSocketCb)
    2aa4:	4b86      	ldr	r3, [pc, #536]	; (2cc0 <m2m_ip_cb+0x2f8>)
    2aa6:	681b      	ldr	r3, [r3, #0]
    2aa8:	2b00      	cmp	r3, #0
    2aaa:	d0e9      	beq.n	2a80 <m2m_ip_cb+0xb8>
				gpfAppSocketCb(strListenReply.sock,SOCKET_MSG_LISTEN, &strListen);
    2aac:	4b84      	ldr	r3, [pc, #528]	; (2cc0 <m2m_ip_cb+0x2f8>)
    2aae:	681b      	ldr	r3, [r3, #0]
    2ab0:	aa09      	add	r2, sp, #36	; 0x24
    2ab2:	2000      	movs	r0, #0
    2ab4:	5610      	ldrsb	r0, [r2, r0]
    2ab6:	aa05      	add	r2, sp, #20
    2ab8:	2102      	movs	r1, #2
    2aba:	4798      	blx	r3
    2abc:	e7e0      	b.n	2a80 <m2m_ip_cb+0xb8>
		if(hif_receive(u32Address, (uint8*)&strAcceptReply, sizeof(tstrAcceptReply), 0) == M2M_SUCCESS)
    2abe:	2300      	movs	r3, #0
    2ac0:	220c      	movs	r2, #12
    2ac2:	a905      	add	r1, sp, #20
    2ac4:	0020      	movs	r0, r4
    2ac6:	4c7c      	ldr	r4, [pc, #496]	; (2cb8 <m2m_ip_cb+0x2f0>)
    2ac8:	47a0      	blx	r4
    2aca:	2800      	cmp	r0, #0
    2acc:	d1d8      	bne.n	2a80 <m2m_ip_cb+0xb8>
			if(strAcceptReply.sConnectedSock >= 0)
    2ace:	ab05      	add	r3, sp, #20
    2ad0:	2209      	movs	r2, #9
    2ad2:	569a      	ldrsb	r2, [r3, r2]
    2ad4:	2a00      	cmp	r2, #0
    2ad6:	db24      	blt.n	2b22 <m2m_ip_cb+0x15a>
				gastrSockets[strAcceptReply.sConnectedSock].u8SSLFlags 		= gastrSockets[strAcceptReply.sListenSock].u8SSLFlags;
    2ad8:	0018      	movs	r0, r3
    2ada:	2108      	movs	r1, #8
    2adc:	5659      	ldrsb	r1, [r3, r1]
    2ade:	4b79      	ldr	r3, [pc, #484]	; (2cc4 <m2m_ip_cb+0x2fc>)
    2ae0:	0109      	lsls	r1, r1, #4
    2ae2:	1859      	adds	r1, r3, r1
    2ae4:	7ac9      	ldrb	r1, [r1, #11]
    2ae6:	b2c9      	uxtb	r1, r1
    2ae8:	0114      	lsls	r4, r2, #4
    2aea:	191b      	adds	r3, r3, r4
    2aec:	72d9      	strb	r1, [r3, #11]
				gastrSockets[strAcceptReply.sConnectedSock].bIsUsed 		= 1;
    2aee:	2101      	movs	r1, #1
    2af0:	7299      	strb	r1, [r3, #10]
				gastrSockets[strAcceptReply.sConnectedSock].u16DataOffset 	= strAcceptReply.u16AppDataOffset - M2M_HIF_HDR_OFFSET;
    2af2:	8941      	ldrh	r1, [r0, #10]
    2af4:	3908      	subs	r1, #8
    2af6:	b289      	uxth	r1, r1
    2af8:	8119      	strh	r1, [r3, #8]
				++gu16SessionID;
    2afa:	4973      	ldr	r1, [pc, #460]	; (2cc8 <m2m_ip_cb+0x300>)
    2afc:	880b      	ldrh	r3, [r1, #0]
    2afe:	3301      	adds	r3, #1
    2b00:	b29b      	uxth	r3, r3
    2b02:	800b      	strh	r3, [r1, #0]
				if(gu16SessionID == 0)
    2b04:	880b      	ldrh	r3, [r1, #0]
    2b06:	b29b      	uxth	r3, r3
    2b08:	2b00      	cmp	r3, #0
    2b0a:	d103      	bne.n	2b14 <m2m_ip_cb+0x14c>
					++gu16SessionID;
    2b0c:	880b      	ldrh	r3, [r1, #0]
    2b0e:	3301      	adds	r3, #1
    2b10:	b29b      	uxth	r3, r3
    2b12:	800b      	strh	r3, [r1, #0]
				gastrSockets[strAcceptReply.sConnectedSock].u16SessionID = gu16SessionID;
    2b14:	4b6c      	ldr	r3, [pc, #432]	; (2cc8 <m2m_ip_cb+0x300>)
    2b16:	8819      	ldrh	r1, [r3, #0]
    2b18:	b289      	uxth	r1, r1
    2b1a:	0110      	lsls	r0, r2, #4
    2b1c:	4b69      	ldr	r3, [pc, #420]	; (2cc4 <m2m_ip_cb+0x2fc>)
    2b1e:	181b      	adds	r3, r3, r0
    2b20:	80d9      	strh	r1, [r3, #6]
			strAccept.sock = strAcceptReply.sConnectedSock;
    2b22:	ab09      	add	r3, sp, #36	; 0x24
    2b24:	701a      	strb	r2, [r3, #0]
			strAccept.strAddr.sin_family		= AF_INET;
    2b26:	2202      	movs	r2, #2
    2b28:	809a      	strh	r2, [r3, #4]
			strAccept.strAddr.sin_port = strAcceptReply.strAddr.u16Port;
    2b2a:	aa05      	add	r2, sp, #20
    2b2c:	8851      	ldrh	r1, [r2, #2]
    2b2e:	80d9      	strh	r1, [r3, #6]
			strAccept.strAddr.sin_addr.s_addr = strAcceptReply.strAddr.u32IPAddr;
    2b30:	9a06      	ldr	r2, [sp, #24]
    2b32:	920b      	str	r2, [sp, #44]	; 0x2c
			if(gpfAppSocketCb)
    2b34:	4b62      	ldr	r3, [pc, #392]	; (2cc0 <m2m_ip_cb+0x2f8>)
    2b36:	681b      	ldr	r3, [r3, #0]
    2b38:	2b00      	cmp	r3, #0
    2b3a:	d0a1      	beq.n	2a80 <m2m_ip_cb+0xb8>
				gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
    2b3c:	4b60      	ldr	r3, [pc, #384]	; (2cc0 <m2m_ip_cb+0x2f8>)
    2b3e:	681b      	ldr	r3, [r3, #0]
    2b40:	aa05      	add	r2, sp, #20
    2b42:	2008      	movs	r0, #8
    2b44:	5610      	ldrsb	r0, [r2, r0]
    2b46:	aa09      	add	r2, sp, #36	; 0x24
    2b48:	2104      	movs	r1, #4
    2b4a:	4798      	blx	r3
    2b4c:	e798      	b.n	2a80 <m2m_ip_cb+0xb8>
		if(hif_receive(u32Address, (uint8*)&strConnectReply, sizeof(tstrConnectReply), 0) == M2M_SUCCESS)
    2b4e:	2300      	movs	r3, #0
    2b50:	2204      	movs	r2, #4
    2b52:	a909      	add	r1, sp, #36	; 0x24
    2b54:	0020      	movs	r0, r4
    2b56:	4c58      	ldr	r4, [pc, #352]	; (2cb8 <m2m_ip_cb+0x2f0>)
    2b58:	47a0      	blx	r4
    2b5a:	2800      	cmp	r0, #0
    2b5c:	d000      	beq.n	2b60 <m2m_ip_cb+0x198>
    2b5e:	e78f      	b.n	2a80 <m2m_ip_cb+0xb8>
			strConnMsg.sock		= strConnectReply.sock;
    2b60:	ab09      	add	r3, sp, #36	; 0x24
    2b62:	2000      	movs	r0, #0
    2b64:	5618      	ldrsb	r0, [r3, r0]
    2b66:	aa05      	add	r2, sp, #20
    2b68:	7010      	strb	r0, [r2, #0]
			strConnMsg.s8Error	= strConnectReply.s8Error;
    2b6a:	785b      	ldrb	r3, [r3, #1]
    2b6c:	b25b      	sxtb	r3, r3
    2b6e:	7053      	strb	r3, [r2, #1]
			if(strConnectReply.s8Error == SOCK_ERR_NO_ERROR)
    2b70:	2b00      	cmp	r3, #0
    2b72:	d107      	bne.n	2b84 <m2m_ip_cb+0x1bc>
				gastrSockets[strConnectReply.sock].u16DataOffset = strConnectReply.u16AppDataOffset - M2M_HIF_HDR_OFFSET;
    2b74:	ab09      	add	r3, sp, #36	; 0x24
    2b76:	885b      	ldrh	r3, [r3, #2]
    2b78:	3b08      	subs	r3, #8
    2b7a:	b29b      	uxth	r3, r3
    2b7c:	0101      	lsls	r1, r0, #4
    2b7e:	4a51      	ldr	r2, [pc, #324]	; (2cc4 <m2m_ip_cb+0x2fc>)
    2b80:	1852      	adds	r2, r2, r1
    2b82:	8113      	strh	r3, [r2, #8]
			if(gpfAppSocketCb)
    2b84:	4b4e      	ldr	r3, [pc, #312]	; (2cc0 <m2m_ip_cb+0x2f8>)
    2b86:	681b      	ldr	r3, [r3, #0]
    2b88:	2b00      	cmp	r3, #0
    2b8a:	d100      	bne.n	2b8e <m2m_ip_cb+0x1c6>
    2b8c:	e778      	b.n	2a80 <m2m_ip_cb+0xb8>
				gpfAppSocketCb(strConnectReply.sock,SOCKET_MSG_CONNECT, &strConnMsg);
    2b8e:	4b4c      	ldr	r3, [pc, #304]	; (2cc0 <m2m_ip_cb+0x2f8>)
    2b90:	681b      	ldr	r3, [r3, #0]
    2b92:	aa05      	add	r2, sp, #20
    2b94:	2105      	movs	r1, #5
    2b96:	4798      	blx	r3
	{
    2b98:	e772      	b.n	2a80 <m2m_ip_cb+0xb8>
		if(hif_receive(u32Address, (uint8*)&strDnsReply, sizeof(tstrDnsReply), 0) == M2M_SUCCESS)
    2b9a:	2300      	movs	r3, #0
    2b9c:	2244      	movs	r2, #68	; 0x44
    2b9e:	a909      	add	r1, sp, #36	; 0x24
    2ba0:	0020      	movs	r0, r4
    2ba2:	4c45      	ldr	r4, [pc, #276]	; (2cb8 <m2m_ip_cb+0x2f0>)
    2ba4:	47a0      	blx	r4
    2ba6:	2800      	cmp	r0, #0
    2ba8:	d000      	beq.n	2bac <m2m_ip_cb+0x1e4>
    2baa:	e769      	b.n	2a80 <m2m_ip_cb+0xb8>
			if(gpfAppResolveCb)
    2bac:	4b47      	ldr	r3, [pc, #284]	; (2ccc <m2m_ip_cb+0x304>)
    2bae:	681b      	ldr	r3, [r3, #0]
    2bb0:	2b00      	cmp	r3, #0
    2bb2:	d100      	bne.n	2bb6 <m2m_ip_cb+0x1ee>
    2bb4:	e764      	b.n	2a80 <m2m_ip_cb+0xb8>
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
    2bb6:	4b45      	ldr	r3, [pc, #276]	; (2ccc <m2m_ip_cb+0x304>)
    2bb8:	681b      	ldr	r3, [r3, #0]
    2bba:	9a19      	ldr	r2, [sp, #100]	; 0x64
    2bbc:	9203      	str	r2, [sp, #12]
    2bbe:	0011      	movs	r1, r2
    2bc0:	a809      	add	r0, sp, #36	; 0x24
    2bc2:	4798      	blx	r3
    2bc4:	e75c      	b.n	2a80 <m2m_ip_cb+0xb8>
		uint8				u8CallbackMsgID = SOCKET_MSG_RECV;
    2bc6:	2306      	movs	r3, #6
    2bc8:	469a      	mov	sl, r3
    2bca:	e001      	b.n	2bd0 <m2m_ip_cb+0x208>
    2bcc:	2306      	movs	r3, #6
    2bce:	469a      	mov	sl, r3
		if(hif_receive(u32Address, (uint8*)&strRecvReply, u16ReadSize, 0) == M2M_SUCCESS)
    2bd0:	2300      	movs	r3, #0
    2bd2:	2210      	movs	r2, #16
    2bd4:	a905      	add	r1, sp, #20
    2bd6:	0020      	movs	r0, r4
    2bd8:	4f37      	ldr	r7, [pc, #220]	; (2cb8 <m2m_ip_cb+0x2f0>)
    2bda:	47b8      	blx	r7
    2bdc:	2800      	cmp	r0, #0
    2bde:	d000      	beq.n	2be2 <m2m_ip_cb+0x21a>
    2be0:	e74e      	b.n	2a80 <m2m_ip_cb+0xb8>
			sock			= strRecvReply.sock;
    2be2:	aa05      	add	r2, sp, #20
    2be4:	200c      	movs	r0, #12
    2be6:	5610      	ldrsb	r0, [r2, r0]
			u16SessionID = strRecvReply.u16SessionID;
    2be8:	89d3      	ldrh	r3, [r2, #14]
			gastrSockets[sock].bIsRecvPending = 0;
    2bea:	0107      	lsls	r7, r0, #4
    2bec:	4935      	ldr	r1, [pc, #212]	; (2cc4 <m2m_ip_cb+0x2fc>)
    2bee:	19c9      	adds	r1, r1, r7
    2bf0:	2700      	movs	r7, #0
    2bf2:	730f      	strb	r7, [r1, #12]
			s16RecvStatus	= NM_BSP_B_L_16(strRecvReply.s16RecvStatus);
    2bf4:	2608      	movs	r6, #8
    2bf6:	5f97      	ldrsh	r7, [r2, r6]
    2bf8:	46b8      	mov	r8, r7
			u16DataOffset	= NM_BSP_B_L_16(strRecvReply.u16DataOffset);
    2bfa:	8957      	ldrh	r7, [r2, #10]
    2bfc:	46b9      	mov	r9, r7
			strRecvMsg.strRemoteAddr.sin_port 			= strRecvReply.strRemoteAddr.u16Port;
    2bfe:	af09      	add	r7, sp, #36	; 0x24
    2c00:	8856      	ldrh	r6, [r2, #2]
    2c02:	817e      	strh	r6, [r7, #10]
			strRecvMsg.strRemoteAddr.sin_addr.s_addr 	= strRecvReply.strRemoteAddr.u32IPAddr;
    2c04:	9a06      	ldr	r2, [sp, #24]
    2c06:	920c      	str	r2, [sp, #48]	; 0x30
			if(u16SessionID == gastrSockets[sock].u16SessionID)
    2c08:	88ca      	ldrh	r2, [r1, #6]
    2c0a:	b292      	uxth	r2, r2
    2c0c:	4293      	cmp	r3, r2
    2c0e:	d00c      	beq.n	2c2a <m2m_ip_cb+0x262>
				if(u16ReadSize < u16BufferSize)
    2c10:	2d10      	cmp	r5, #16
    2c12:	d800      	bhi.n	2c16 <m2m_ip_cb+0x24e>
    2c14:	e734      	b.n	2a80 <m2m_ip_cb+0xb8>
					if(hif_receive(0, NULL, 0, 1) == M2M_SUCCESS)
    2c16:	2301      	movs	r3, #1
    2c18:	2200      	movs	r2, #0
    2c1a:	2100      	movs	r1, #0
    2c1c:	2000      	movs	r0, #0
    2c1e:	4c26      	ldr	r4, [pc, #152]	; (2cb8 <m2m_ip_cb+0x2f0>)
    2c20:	47a0      	blx	r4
	{
    2c22:	e72d      	b.n	2a80 <m2m_ip_cb+0xb8>
			u8CallbackMsgID = SOCKET_MSG_RECVFROM;
    2c24:	2309      	movs	r3, #9
    2c26:	469a      	mov	sl, r3
    2c28:	e7d2      	b.n	2bd0 <m2m_ip_cb+0x208>
				if((s16RecvStatus > 0) && (s16RecvStatus < u16BufferSize))
    2c2a:	4643      	mov	r3, r8
    2c2c:	2b00      	cmp	r3, #0
    2c2e:	dd01      	ble.n	2c34 <m2m_ip_cb+0x26c>
    2c30:	45a8      	cmp	r8, r5
    2c32:	db0f      	blt.n	2c54 <m2m_ip_cb+0x28c>
					strRecvMsg.s16BufferSize	= s16RecvStatus;
    2c34:	ab09      	add	r3, sp, #36	; 0x24
    2c36:	4642      	mov	r2, r8
    2c38:	809a      	strh	r2, [r3, #4]
					strRecvMsg.pu8Buffer		= NULL;
    2c3a:	2300      	movs	r3, #0
    2c3c:	9309      	str	r3, [sp, #36]	; 0x24
					if(gpfAppSocketCb)
    2c3e:	4b20      	ldr	r3, [pc, #128]	; (2cc0 <m2m_ip_cb+0x2f8>)
    2c40:	681b      	ldr	r3, [r3, #0]
    2c42:	2b00      	cmp	r3, #0
    2c44:	d100      	bne.n	2c48 <m2m_ip_cb+0x280>
    2c46:	e71b      	b.n	2a80 <m2m_ip_cb+0xb8>
						gpfAppSocketCb(sock,u8CallbackMsgID, &strRecvMsg);
    2c48:	4b1d      	ldr	r3, [pc, #116]	; (2cc0 <m2m_ip_cb+0x2f8>)
    2c4a:	681b      	ldr	r3, [r3, #0]
    2c4c:	aa09      	add	r2, sp, #36	; 0x24
    2c4e:	4651      	mov	r1, sl
    2c50:	4798      	blx	r3
    2c52:	e715      	b.n	2a80 <m2m_ip_cb+0xb8>
					u32Address += u16DataOffset;
    2c54:	0023      	movs	r3, r4
    2c56:	444b      	add	r3, r9
					Socket_ReadSocketData(sock, &strRecvMsg, u8CallbackMsgID, u32Address, u16ReadSize);
    2c58:	4642      	mov	r2, r8
    2c5a:	4669      	mov	r1, sp
    2c5c:	818a      	strh	r2, [r1, #12]
    2c5e:	898a      	ldrh	r2, [r1, #12]
    2c60:	9200      	str	r2, [sp, #0]
    2c62:	4652      	mov	r2, sl
    2c64:	0039      	movs	r1, r7
    2c66:	4c1a      	ldr	r4, [pc, #104]	; (2cd0 <m2m_ip_cb+0x308>)
    2c68:	47a0      	blx	r4
    2c6a:	e709      	b.n	2a80 <m2m_ip_cb+0xb8>
		uint8			u8CallbackMsgID = SOCKET_MSG_SEND;
    2c6c:	2507      	movs	r5, #7
		if(hif_receive(u32Address, (uint8*)&strReply, sizeof(tstrSendReply), 0) == M2M_SUCCESS)
    2c6e:	2300      	movs	r3, #0
    2c70:	2208      	movs	r2, #8
    2c72:	a909      	add	r1, sp, #36	; 0x24
    2c74:	0020      	movs	r0, r4
    2c76:	4c10      	ldr	r4, [pc, #64]	; (2cb8 <m2m_ip_cb+0x2f0>)
    2c78:	47a0      	blx	r4
    2c7a:	2800      	cmp	r0, #0
    2c7c:	d000      	beq.n	2c80 <m2m_ip_cb+0x2b8>
    2c7e:	e6ff      	b.n	2a80 <m2m_ip_cb+0xb8>
			sock = strReply.sock;
    2c80:	ab09      	add	r3, sp, #36	; 0x24
    2c82:	2000      	movs	r0, #0
    2c84:	5618      	ldrsb	r0, [r3, r0]
			u16SessionID = strReply.u16SessionID;
    2c86:	889a      	ldrh	r2, [r3, #4]
			s16Rcvd = NM_BSP_B_L_16(strReply.s16SentBytes);
    2c88:	8859      	ldrh	r1, [r3, #2]
    2c8a:	ab05      	add	r3, sp, #20
    2c8c:	8019      	strh	r1, [r3, #0]
			if(u16SessionID == gastrSockets[sock].u16SessionID)
    2c8e:	0101      	lsls	r1, r0, #4
    2c90:	4b0c      	ldr	r3, [pc, #48]	; (2cc4 <m2m_ip_cb+0x2fc>)
    2c92:	185b      	adds	r3, r3, r1
    2c94:	88db      	ldrh	r3, [r3, #6]
    2c96:	b29b      	uxth	r3, r3
    2c98:	429a      	cmp	r2, r3
    2c9a:	d000      	beq.n	2c9e <m2m_ip_cb+0x2d6>
    2c9c:	e6f0      	b.n	2a80 <m2m_ip_cb+0xb8>
				if(gpfAppSocketCb)
    2c9e:	4b08      	ldr	r3, [pc, #32]	; (2cc0 <m2m_ip_cb+0x2f8>)
    2ca0:	681b      	ldr	r3, [r3, #0]
    2ca2:	2b00      	cmp	r3, #0
    2ca4:	d100      	bne.n	2ca8 <m2m_ip_cb+0x2e0>
    2ca6:	e6eb      	b.n	2a80 <m2m_ip_cb+0xb8>
					gpfAppSocketCb(sock,u8CallbackMsgID, &s16Rcvd);
    2ca8:	4b05      	ldr	r3, [pc, #20]	; (2cc0 <m2m_ip_cb+0x2f8>)
    2caa:	681b      	ldr	r3, [r3, #0]
    2cac:	aa05      	add	r2, sp, #20
    2cae:	0029      	movs	r1, r5
    2cb0:	4798      	blx	r3
	{
    2cb2:	e6e5      	b.n	2a80 <m2m_ip_cb+0xb8>
			u8CallbackMsgID = SOCKET_MSG_SENDTO;
    2cb4:	2508      	movs	r5, #8
    2cb6:	e7da      	b.n	2c6e <m2m_ip_cb+0x2a6>
    2cb8:	00000c51 	.word	0x00000c51
    2cbc:	20000b8c 	.word	0x20000b8c
    2cc0:	20000b88 	.word	0x20000b88
    2cc4:	20000ad8 	.word	0x20000ad8
    2cc8:	2000017e 	.word	0x2000017e
    2ccc:	20000b90 	.word	0x20000b90
    2cd0:	000028b5 	.word	0x000028b5

00002cd4 <socketInit>:

Date
		4 June 2012
*********************************************************************/
void socketInit(void)
{
    2cd4:	b510      	push	{r4, lr}
	if(gbSocketInit == 0)
    2cd6:	4b0a      	ldr	r3, [pc, #40]	; (2d00 <socketInit+0x2c>)
    2cd8:	781b      	ldrb	r3, [r3, #0]
    2cda:	2b00      	cmp	r3, #0
    2cdc:	d000      	beq.n	2ce0 <socketInit+0xc>
		m2m_memset((uint8*)gastrSockets, 0, MAX_SOCKET * sizeof(tstrSocket));
		hif_register_cb(M2M_REQ_GROUP_IP,m2m_ip_cb);
		gbSocketInit	= 1;
		gu16SessionID	= 0;
	}
}
    2cde:	bd10      	pop	{r4, pc}
		m2m_memset((uint8*)gastrSockets, 0, MAX_SOCKET * sizeof(tstrSocket));
    2ce0:	22b0      	movs	r2, #176	; 0xb0
    2ce2:	2100      	movs	r1, #0
    2ce4:	4807      	ldr	r0, [pc, #28]	; (2d04 <socketInit+0x30>)
    2ce6:	4b08      	ldr	r3, [pc, #32]	; (2d08 <socketInit+0x34>)
    2ce8:	4798      	blx	r3
		hif_register_cb(M2M_REQ_GROUP_IP,m2m_ip_cb);
    2cea:	4908      	ldr	r1, [pc, #32]	; (2d0c <socketInit+0x38>)
    2cec:	2002      	movs	r0, #2
    2cee:	4b08      	ldr	r3, [pc, #32]	; (2d10 <socketInit+0x3c>)
    2cf0:	4798      	blx	r3
		gbSocketInit	= 1;
    2cf2:	2201      	movs	r2, #1
    2cf4:	4b02      	ldr	r3, [pc, #8]	; (2d00 <socketInit+0x2c>)
    2cf6:	701a      	strb	r2, [r3, #0]
		gu16SessionID	= 0;
    2cf8:	2200      	movs	r2, #0
    2cfa:	4b06      	ldr	r3, [pc, #24]	; (2d14 <socketInit+0x40>)
    2cfc:	801a      	strh	r2, [r3, #0]
}
    2cfe:	e7ee      	b.n	2cde <socketInit+0xa>
    2d00:	2000017d 	.word	0x2000017d
    2d04:	20000ad8 	.word	0x20000ad8
    2d08:	00000531 	.word	0x00000531
    2d0c:	000029c9 	.word	0x000029c9
    2d10:	00000d3d 	.word	0x00000d3d
    2d14:	2000017e 	.word	0x2000017e

00002d18 <registerSocketCallback>:
Date
		4 June 2012
*********************************************************************/
void registerSocketCallback(tpfAppSocketCb pfAppSocketCb, tpfAppResolveCb pfAppResolveCb)
{
	gpfAppSocketCb = pfAppSocketCb;
    2d18:	4b02      	ldr	r3, [pc, #8]	; (2d24 <registerSocketCallback+0xc>)
    2d1a:	6018      	str	r0, [r3, #0]
	gpfAppResolveCb = pfAppResolveCb;
    2d1c:	4b02      	ldr	r3, [pc, #8]	; (2d28 <registerSocketCallback+0x10>)
    2d1e:	6019      	str	r1, [r3, #0]
}
    2d20:	4770      	bx	lr
    2d22:	46c0      	nop			; (mov r8, r8)
    2d24:	20000b88 	.word	0x20000b88
    2d28:	20000b90 	.word	0x20000b90

00002d2c <socket>:

Date
		4 June 2012
*********************************************************************/
SOCKET socket(uint16 u16Domain, uint8 u8Type, uint8 u8Flags)
{
    2d2c:	b5f0      	push	{r4, r5, r6, r7, lr}
    2d2e:	46d6      	mov	lr, sl
    2d30:	464f      	mov	r7, r9
    2d32:	b580      	push	{r7, lr}
    2d34:	b089      	sub	sp, #36	; 0x24
    2d36:	9205      	str	r2, [sp, #20]
	volatile tstrSocket		*pstrSock;
	static volatile uint8	u8NextTcpSock	= 0;
	static volatile uint8	u8NextUdpSock	= 0;

	/* The only supported family is the AF_INET for UDP and TCP transport layer protocols. */
	if(u16Domain == AF_INET)
    2d38:	2802      	cmp	r0, #2
    2d3a:	d000      	beq.n	2d3e <socket+0x12>
    2d3c:	e090      	b.n	2e60 <socket+0x134>
	{
		if(u8Type == SOCK_STREAM)
    2d3e:	2901      	cmp	r1, #1
    2d40:	d009      	beq.n	2d56 <socket+0x2a>
					sock = (SOCKET)u8SockID;
					break;
				}
			}
		}
		else if(u8Type == SOCK_DGRAM)
    2d42:	2902      	cmp	r1, #2
    2d44:	d065      	beq.n	2e12 <socket+0xe6>
	SOCKET					sock = -1;
    2d46:	2501      	movs	r5, #1
    2d48:	426d      	negs	r5, r5
				SOCKET_REQUEST(SOCKET_CMD_SSL_CREATE, (uint8*)&strSSLCreate, sizeof(tstrSSLSocketCreateCmd), 0, 0, 0);
			}
		}
	}
	return sock;
}
    2d4a:	0028      	movs	r0, r5
    2d4c:	b009      	add	sp, #36	; 0x24
    2d4e:	bc0c      	pop	{r2, r3}
    2d50:	4691      	mov	r9, r2
    2d52:	469a      	mov	sl, r3
    2d54:	bdf0      	pop	{r4, r5, r6, r7, pc}
				u8SockID	= u8NextTcpSock;
    2d56:	4f44      	ldr	r7, [pc, #272]	; (2e68 <socket+0x13c>)
    2d58:	783d      	ldrb	r5, [r7, #0]
    2d5a:	b2ed      	uxtb	r5, r5
				pstrSock	= &gastrSockets[u8NextTcpSock];
    2d5c:	783c      	ldrb	r4, [r7, #0]
    2d5e:	b2e4      	uxtb	r4, r4
				u8NextTcpSock = (u8NextTcpSock + 1) % TCP_SOCK_MAX;
    2d60:	7838      	ldrb	r0, [r7, #0]
    2d62:	3001      	adds	r0, #1
    2d64:	3106      	adds	r1, #6
    2d66:	4b41      	ldr	r3, [pc, #260]	; (2e6c <socket+0x140>)
    2d68:	4798      	blx	r3
    2d6a:	b2c9      	uxtb	r1, r1
    2d6c:	7039      	strb	r1, [r7, #0]
				if(!pstrSock->bIsUsed)
    2d6e:	0122      	lsls	r2, r4, #4
    2d70:	4b3f      	ldr	r3, [pc, #252]	; (2e70 <socket+0x144>)
    2d72:	189b      	adds	r3, r3, r2
    2d74:	7a9b      	ldrb	r3, [r3, #10]
    2d76:	2706      	movs	r7, #6
    2d78:	2b00      	cmp	r3, #0
    2d7a:	d018      	beq.n	2dae <socket+0x82>
				u8SockID	= u8NextTcpSock;
    2d7c:	4e3a      	ldr	r6, [pc, #232]	; (2e68 <socket+0x13c>)
				u8NextTcpSock = (u8NextTcpSock + 1) % TCP_SOCK_MAX;
    2d7e:	4b3b      	ldr	r3, [pc, #236]	; (2e6c <socket+0x140>)
    2d80:	469a      	mov	sl, r3
				if(!pstrSock->bIsUsed)
    2d82:	4b3b      	ldr	r3, [pc, #236]	; (2e70 <socket+0x144>)
    2d84:	4699      	mov	r9, r3
				u8SockID	= u8NextTcpSock;
    2d86:	7835      	ldrb	r5, [r6, #0]
    2d88:	b2ed      	uxtb	r5, r5
				pstrSock	= &gastrSockets[u8NextTcpSock];
    2d8a:	7834      	ldrb	r4, [r6, #0]
    2d8c:	b2e4      	uxtb	r4, r4
				u8NextTcpSock = (u8NextTcpSock + 1) % TCP_SOCK_MAX;
    2d8e:	7830      	ldrb	r0, [r6, #0]
    2d90:	3001      	adds	r0, #1
    2d92:	2107      	movs	r1, #7
    2d94:	47d0      	blx	sl
    2d96:	b2c9      	uxtb	r1, r1
    2d98:	7031      	strb	r1, [r6, #0]
				if(!pstrSock->bIsUsed)
    2d9a:	0123      	lsls	r3, r4, #4
    2d9c:	444b      	add	r3, r9
    2d9e:	7a9b      	ldrb	r3, [r3, #10]
    2da0:	2b00      	cmp	r3, #0
    2da2:	d007      	beq.n	2db4 <socket+0x88>
    2da4:	3f01      	subs	r7, #1
    2da6:	b2ff      	uxtb	r7, r7
			for(u8Count = 0; u8Count < TCP_SOCK_MAX; u8Count ++)
    2da8:	2f00      	cmp	r7, #0
    2daa:	d1ec      	bne.n	2d86 <socket+0x5a>
    2dac:	e7cb      	b.n	2d46 <socket+0x1a>
				pstrSock	= &gastrSockets[u8NextTcpSock];
    2dae:	4b30      	ldr	r3, [pc, #192]	; (2e70 <socket+0x144>)
    2db0:	18d4      	adds	r4, r2, r3
    2db2:	e002      	b.n	2dba <socket+0x8e>
    2db4:	0124      	lsls	r4, r4, #4
    2db6:	4b2e      	ldr	r3, [pc, #184]	; (2e70 <socket+0x144>)
    2db8:	18e4      	adds	r4, r4, r3
					sock = (SOCKET)u8SockID;
    2dba:	b26d      	sxtb	r5, r5
		if(sock >= 0)
    2dbc:	2d00      	cmp	r5, #0
    2dbe:	dbc4      	blt.n	2d4a <socket+0x1e>
			m2m_memset((uint8*)pstrSock, 0, sizeof(tstrSocket));
    2dc0:	2210      	movs	r2, #16
    2dc2:	2100      	movs	r1, #0
    2dc4:	0020      	movs	r0, r4
    2dc6:	4b2b      	ldr	r3, [pc, #172]	; (2e74 <socket+0x148>)
    2dc8:	4798      	blx	r3
			pstrSock->bIsUsed = 1;
    2dca:	2301      	movs	r3, #1
    2dcc:	72a3      	strb	r3, [r4, #10]
			++gu16SessionID;
    2dce:	4a2a      	ldr	r2, [pc, #168]	; (2e78 <socket+0x14c>)
    2dd0:	8813      	ldrh	r3, [r2, #0]
    2dd2:	3301      	adds	r3, #1
    2dd4:	b29b      	uxth	r3, r3
    2dd6:	8013      	strh	r3, [r2, #0]
			if(gu16SessionID == 0)
    2dd8:	8813      	ldrh	r3, [r2, #0]
    2dda:	b29b      	uxth	r3, r3
    2ddc:	2b00      	cmp	r3, #0
    2dde:	d103      	bne.n	2de8 <socket+0xbc>
				++gu16SessionID;
    2de0:	8813      	ldrh	r3, [r2, #0]
    2de2:	3301      	adds	r3, #1
    2de4:	b29b      	uxth	r3, r3
    2de6:	8013      	strh	r3, [r2, #0]
			pstrSock->u16SessionID = gu16SessionID;
    2de8:	4b23      	ldr	r3, [pc, #140]	; (2e78 <socket+0x14c>)
    2dea:	881b      	ldrh	r3, [r3, #0]
    2dec:	b29b      	uxth	r3, r3
    2dee:	80e3      	strh	r3, [r4, #6]
			if(u8Flags & SOCKET_FLAGS_SSL)
    2df0:	9b05      	ldr	r3, [sp, #20]
    2df2:	07db      	lsls	r3, r3, #31
    2df4:	d5a9      	bpl.n	2d4a <socket+0x1e>
				strSSLCreate.sslSock = sock;
    2df6:	aa07      	add	r2, sp, #28
    2df8:	7015      	strb	r5, [r2, #0]
				pstrSock->u8SSLFlags = SSL_FLAGS_ACTIVE | SSL_FLAGS_NO_TX_COPY;
    2dfa:	2321      	movs	r3, #33	; 0x21
    2dfc:	72e3      	strb	r3, [r4, #11]
				SOCKET_REQUEST(SOCKET_CMD_SSL_CREATE, (uint8*)&strSSLCreate, sizeof(tstrSSLSocketCreateCmd), 0, 0, 0);
    2dfe:	2300      	movs	r3, #0
    2e00:	9302      	str	r3, [sp, #8]
    2e02:	9301      	str	r3, [sp, #4]
    2e04:	9300      	str	r3, [sp, #0]
    2e06:	3304      	adds	r3, #4
    2e08:	2150      	movs	r1, #80	; 0x50
    2e0a:	2002      	movs	r0, #2
    2e0c:	4c1b      	ldr	r4, [pc, #108]	; (2e7c <socket+0x150>)
    2e0e:	47a0      	blx	r4
    2e10:	e79b      	b.n	2d4a <socket+0x1e>
				u8SockID		= u8NextUdpSock;
    2e12:	4b1b      	ldr	r3, [pc, #108]	; (2e80 <socket+0x154>)
    2e14:	781d      	ldrb	r5, [r3, #0]
    2e16:	b2ed      	uxtb	r5, r5
				pstrSock		= &pastrUDPSockets[u8NextUdpSock];
    2e18:	781c      	ldrb	r4, [r3, #0]
    2e1a:	0124      	lsls	r4, r4, #4
    2e1c:	4a19      	ldr	r2, [pc, #100]	; (2e84 <socket+0x158>)
    2e1e:	18a4      	adds	r4, r4, r2
				u8NextUdpSock	= (u8NextUdpSock + 1) % UDP_SOCK_MAX;
    2e20:	7819      	ldrb	r1, [r3, #0]
    2e22:	3101      	adds	r1, #1
    2e24:	2203      	movs	r2, #3
    2e26:	400a      	ands	r2, r1
    2e28:	701a      	strb	r2, [r3, #0]
				if(!pstrSock->bIsUsed)
    2e2a:	7aa3      	ldrb	r3, [r4, #10]
    2e2c:	2b00      	cmp	r3, #0
    2e2e:	d014      	beq.n	2e5a <socket+0x12e>
    2e30:	2203      	movs	r2, #3
				u8SockID		= u8NextUdpSock;
    2e32:	4913      	ldr	r1, [pc, #76]	; (2e80 <socket+0x154>)
				pstrSock		= &pastrUDPSockets[u8NextUdpSock];
    2e34:	4f13      	ldr	r7, [pc, #76]	; (2e84 <socket+0x158>)
				u8NextUdpSock	= (u8NextUdpSock + 1) % UDP_SOCK_MAX;
    2e36:	2003      	movs	r0, #3
				u8SockID		= u8NextUdpSock;
    2e38:	780d      	ldrb	r5, [r1, #0]
    2e3a:	b2ed      	uxtb	r5, r5
				pstrSock		= &pastrUDPSockets[u8NextUdpSock];
    2e3c:	780c      	ldrb	r4, [r1, #0]
    2e3e:	0124      	lsls	r4, r4, #4
    2e40:	19e4      	adds	r4, r4, r7
				u8NextUdpSock	= (u8NextUdpSock + 1) % UDP_SOCK_MAX;
    2e42:	780b      	ldrb	r3, [r1, #0]
    2e44:	3301      	adds	r3, #1
    2e46:	4003      	ands	r3, r0
    2e48:	700b      	strb	r3, [r1, #0]
				if(!pstrSock->bIsUsed)
    2e4a:	7aa3      	ldrb	r3, [r4, #10]
    2e4c:	2b00      	cmp	r3, #0
    2e4e:	d004      	beq.n	2e5a <socket+0x12e>
    2e50:	3a01      	subs	r2, #1
    2e52:	b2d2      	uxtb	r2, r2
			for(u8Count = 0; u8Count < UDP_SOCK_MAX; u8Count ++)
    2e54:	2a00      	cmp	r2, #0
    2e56:	d1ef      	bne.n	2e38 <socket+0x10c>
    2e58:	e775      	b.n	2d46 <socket+0x1a>
					sock = (SOCKET)(u8SockID + TCP_SOCK_MAX);
    2e5a:	3507      	adds	r5, #7
    2e5c:	b26d      	sxtb	r5, r5
					break;
    2e5e:	e7ad      	b.n	2dbc <socket+0x90>
	SOCKET					sock = -1;
    2e60:	2501      	movs	r5, #1
    2e62:	426d      	negs	r5, r5
    2e64:	e771      	b.n	2d4a <socket+0x1e>
    2e66:	46c0      	nop			; (mov r8, r8)
    2e68:	20000180 	.word	0x20000180
    2e6c:	00007a61 	.word	0x00007a61
    2e70:	20000ad8 	.word	0x20000ad8
    2e74:	00000531 	.word	0x00000531
    2e78:	2000017e 	.word	0x2000017e
    2e7c:	00000645 	.word	0x00000645
    2e80:	20000181 	.word	0x20000181
    2e84:	20000b48 	.word	0x20000b48

00002e88 <bind>:

Date
		5 June 2012
*********************************************************************/
sint8 bind(SOCKET sock, struct sockaddr *pstrAddr, uint8 u8AddrLen)
{
    2e88:	b570      	push	{r4, r5, r6, lr}
    2e8a:	b088      	sub	sp, #32
    2e8c:	0004      	movs	r4, r0
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	if((pstrAddr != NULL) && (sock >= 0) && (gastrSockets[sock].bIsUsed == 1) && (u8AddrLen != 0))
    2e8e:	2900      	cmp	r1, #0
    2e90:	d02b      	beq.n	2eea <bind+0x62>
    2e92:	2800      	cmp	r0, #0
    2e94:	db2c      	blt.n	2ef0 <bind+0x68>
    2e96:	0100      	lsls	r0, r0, #4
    2e98:	4b1a      	ldr	r3, [pc, #104]	; (2f04 <bind+0x7c>)
    2e9a:	181b      	adds	r3, r3, r0
    2e9c:	7a9b      	ldrb	r3, [r3, #10]
    2e9e:	2b01      	cmp	r3, #1
    2ea0:	d129      	bne.n	2ef6 <bind+0x6e>
    2ea2:	2a00      	cmp	r2, #0
    2ea4:	d02a      	beq.n	2efc <bind+0x74>
	{
		tstrBindCmd			strBind;
		uint8				u8CMD = SOCKET_CMD_BIND;
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    2ea6:	4b17      	ldr	r3, [pc, #92]	; (2f04 <bind+0x7c>)
    2ea8:	181b      	adds	r3, r3, r0
    2eaa:	7adb      	ldrb	r3, [r3, #11]
		uint8				u8CMD = SOCKET_CMD_BIND;
    2eac:	2641      	movs	r6, #65	; 0x41
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    2eae:	07db      	lsls	r3, r3, #31
    2eb0:	d500      	bpl.n	2eb4 <bind+0x2c>
		{
			u8CMD = SOCKET_CMD_SSL_BIND;
    2eb2:	3613      	adds	r6, #19
		}

		/* Build the bind request. */
		strBind.sock = sock;
    2eb4:	ad05      	add	r5, sp, #20
    2eb6:	722c      	strb	r4, [r5, #8]
		m2m_memcpy((uint8 *)&strBind.strAddr, (uint8 *)pstrAddr, sizeof(tstrSockAddr));
    2eb8:	2208      	movs	r2, #8
    2eba:	0028      	movs	r0, r5
    2ebc:	4b12      	ldr	r3, [pc, #72]	; (2f08 <bind+0x80>)
    2ebe:	4798      	blx	r3
		strBind.u16SessionID		= gastrSockets[sock].u16SessionID;
    2ec0:	0124      	lsls	r4, r4, #4
    2ec2:	4b10      	ldr	r3, [pc, #64]	; (2f04 <bind+0x7c>)
    2ec4:	191c      	adds	r4, r3, r4
    2ec6:	88e3      	ldrh	r3, [r4, #6]
    2ec8:	816b      	strh	r3, [r5, #10]
		
		/* Send the request. */
		s8Ret = SOCKET_REQUEST(u8CMD, (uint8*)&strBind,sizeof(tstrBindCmd) , NULL , 0, 0);
    2eca:	2300      	movs	r3, #0
    2ecc:	9302      	str	r3, [sp, #8]
    2ece:	9301      	str	r3, [sp, #4]
    2ed0:	9300      	str	r3, [sp, #0]
    2ed2:	330c      	adds	r3, #12
    2ed4:	002a      	movs	r2, r5
    2ed6:	0031      	movs	r1, r6
    2ed8:	2002      	movs	r0, #2
    2eda:	4c0c      	ldr	r4, [pc, #48]	; (2f0c <bind+0x84>)
    2edc:	47a0      	blx	r4
		if(s8Ret != SOCK_ERR_NO_ERROR)
    2ede:	2800      	cmp	r0, #0
    2ee0:	d001      	beq.n	2ee6 <bind+0x5e>
		{
			s8Ret = SOCK_ERR_INVALID;
    2ee2:	2009      	movs	r0, #9
    2ee4:	4240      	negs	r0, r0
		}
	}
	return s8Ret;
}
    2ee6:	b008      	add	sp, #32
    2ee8:	bd70      	pop	{r4, r5, r6, pc}
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    2eea:	2006      	movs	r0, #6
    2eec:	4240      	negs	r0, r0
    2eee:	e7fa      	b.n	2ee6 <bind+0x5e>
    2ef0:	2006      	movs	r0, #6
    2ef2:	4240      	negs	r0, r0
    2ef4:	e7f7      	b.n	2ee6 <bind+0x5e>
    2ef6:	2006      	movs	r0, #6
    2ef8:	4240      	negs	r0, r0
    2efa:	e7f4      	b.n	2ee6 <bind+0x5e>
    2efc:	2006      	movs	r0, #6
    2efe:	4240      	negs	r0, r0
    2f00:	e7f1      	b.n	2ee6 <bind+0x5e>
    2f02:	46c0      	nop			; (mov r8, r8)
    2f04:	20000ad8 	.word	0x20000ad8
    2f08:	0000051d 	.word	0x0000051d
    2f0c:	00000645 	.word	0x00000645

00002f10 <listen>:

Date
		5 June 2012
*********************************************************************/
sint8 listen(SOCKET sock, uint8 backlog)
{
    2f10:	b510      	push	{r4, lr}
    2f12:	b086      	sub	sp, #24
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	
	if(sock >= 0 && (gastrSockets[sock].bIsUsed == 1))
    2f14:	2800      	cmp	r0, #0
    2f16:	db1c      	blt.n	2f52 <listen+0x42>
    2f18:	0102      	lsls	r2, r0, #4
    2f1a:	4b11      	ldr	r3, [pc, #68]	; (2f60 <listen+0x50>)
    2f1c:	189b      	adds	r3, r3, r2
    2f1e:	7a9b      	ldrb	r3, [r3, #10]
    2f20:	2b01      	cmp	r3, #1
    2f22:	d119      	bne.n	2f58 <listen+0x48>
	{
		tstrListenCmd		strListen;

		strListen.sock = sock;
    2f24:	aa05      	add	r2, sp, #20
    2f26:	7010      	strb	r0, [r2, #0]
		strListen.u8BackLog = backlog;
    2f28:	7051      	strb	r1, [r2, #1]
		strListen.u16SessionID		= gastrSockets[sock].u16SessionID;
    2f2a:	0100      	lsls	r0, r0, #4
    2f2c:	4b0c      	ldr	r3, [pc, #48]	; (2f60 <listen+0x50>)
    2f2e:	1818      	adds	r0, r3, r0
    2f30:	88c3      	ldrh	r3, [r0, #6]
    2f32:	8053      	strh	r3, [r2, #2]

		s8Ret = SOCKET_REQUEST(SOCKET_CMD_LISTEN, (uint8*)&strListen, sizeof(tstrListenCmd), NULL, 0, 0);
    2f34:	2300      	movs	r3, #0
    2f36:	9302      	str	r3, [sp, #8]
    2f38:	9301      	str	r3, [sp, #4]
    2f3a:	9300      	str	r3, [sp, #0]
    2f3c:	3304      	adds	r3, #4
    2f3e:	2142      	movs	r1, #66	; 0x42
    2f40:	2002      	movs	r0, #2
    2f42:	4c08      	ldr	r4, [pc, #32]	; (2f64 <listen+0x54>)
    2f44:	47a0      	blx	r4
		if(s8Ret != SOCK_ERR_NO_ERROR)
    2f46:	2800      	cmp	r0, #0
    2f48:	d001      	beq.n	2f4e <listen+0x3e>
		{
			s8Ret = SOCK_ERR_INVALID;
    2f4a:	2009      	movs	r0, #9
    2f4c:	4240      	negs	r0, r0
		}
	}
	return s8Ret;
}
    2f4e:	b006      	add	sp, #24
    2f50:	bd10      	pop	{r4, pc}
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    2f52:	2006      	movs	r0, #6
    2f54:	4240      	negs	r0, r0
    2f56:	e7fa      	b.n	2f4e <listen+0x3e>
    2f58:	2006      	movs	r0, #6
    2f5a:	4240      	negs	r0, r0
    2f5c:	e7f7      	b.n	2f4e <listen+0x3e>
    2f5e:	46c0      	nop			; (mov r8, r8)
    2f60:	20000ad8 	.word	0x20000ad8
    2f64:	00000645 	.word	0x00000645

00002f68 <accept>:
*********************************************************************/
sint8 accept(SOCKET sock, struct sockaddr *addr, uint8 *addrlen)
{
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	
	if(sock >= 0 && (gastrSockets[sock].bIsUsed == 1) )
    2f68:	2800      	cmp	r0, #0
    2f6a:	db07      	blt.n	2f7c <accept+0x14>
    2f6c:	0100      	lsls	r0, r0, #4
    2f6e:	4b06      	ldr	r3, [pc, #24]	; (2f88 <accept+0x20>)
    2f70:	1818      	adds	r0, r3, r0
    2f72:	7a83      	ldrb	r3, [r0, #10]
    2f74:	2b01      	cmp	r3, #1
    2f76:	d104      	bne.n	2f82 <accept+0x1a>
	{
		s8Ret = SOCK_ERR_NO_ERROR;
    2f78:	2000      	movs	r0, #0
	}
	return s8Ret;
}
    2f7a:	4770      	bx	lr
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    2f7c:	2006      	movs	r0, #6
    2f7e:	4240      	negs	r0, r0
    2f80:	e7fb      	b.n	2f7a <accept+0x12>
    2f82:	2006      	movs	r0, #6
    2f84:	4240      	negs	r0, r0
    2f86:	e7f8      	b.n	2f7a <accept+0x12>
    2f88:	20000ad8 	.word	0x20000ad8

00002f8c <connect>:

Date
		5 June 2012
*********************************************************************/
sint8 connect(SOCKET sock, struct sockaddr *pstrAddr, uint8 u8AddrLen)
{
    2f8c:	b570      	push	{r4, r5, r6, lr}
    2f8e:	b088      	sub	sp, #32
    2f90:	1e04      	subs	r4, r0, #0
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	if((sock >= 0) && (pstrAddr != NULL) && (gastrSockets[sock].bIsUsed == 1) && (u8AddrLen != 0))
    2f92:	db30      	blt.n	2ff6 <connect+0x6a>
    2f94:	2900      	cmp	r1, #0
    2f96:	d031      	beq.n	2ffc <connect+0x70>
    2f98:	0100      	lsls	r0, r0, #4
    2f9a:	4b1d      	ldr	r3, [pc, #116]	; (3010 <connect+0x84>)
    2f9c:	181b      	adds	r3, r3, r0
    2f9e:	7a9b      	ldrb	r3, [r3, #10]
    2fa0:	2b01      	cmp	r3, #1
    2fa2:	d12e      	bne.n	3002 <connect+0x76>
    2fa4:	2a00      	cmp	r2, #0
    2fa6:	d02f      	beq.n	3008 <connect+0x7c>
	{
		tstrConnectCmd	strConnect;
		uint8			u8Cmd = SOCKET_CMD_CONNECT;
		if((gastrSockets[sock].u8SSLFlags) & SSL_FLAGS_ACTIVE)
    2fa8:	4b19      	ldr	r3, [pc, #100]	; (3010 <connect+0x84>)
    2faa:	181b      	adds	r3, r3, r0
    2fac:	7adb      	ldrb	r3, [r3, #11]
		uint8			u8Cmd = SOCKET_CMD_CONNECT;
    2fae:	2644      	movs	r6, #68	; 0x44
		if((gastrSockets[sock].u8SSLFlags) & SSL_FLAGS_ACTIVE)
    2fb0:	07db      	lsls	r3, r3, #31
    2fb2:	d505      	bpl.n	2fc0 <connect+0x34>
		{
			u8Cmd = SOCKET_CMD_SSL_CONNECT;
			strConnect.u8SslFlags = gastrSockets[sock].u8SSLFlags;
    2fb4:	4b16      	ldr	r3, [pc, #88]	; (3010 <connect+0x84>)
    2fb6:	181b      	adds	r3, r3, r0
    2fb8:	7ada      	ldrb	r2, [r3, #11]
    2fba:	ab05      	add	r3, sp, #20
    2fbc:	725a      	strb	r2, [r3, #9]
			u8Cmd = SOCKET_CMD_SSL_CONNECT;
    2fbe:	3607      	adds	r6, #7
		}
		strConnect.sock = sock;
    2fc0:	ad05      	add	r5, sp, #20
    2fc2:	722c      	strb	r4, [r5, #8]
		m2m_memcpy((uint8 *)&strConnect.strAddr, (uint8 *)pstrAddr, sizeof(tstrSockAddr));
    2fc4:	2208      	movs	r2, #8
    2fc6:	0028      	movs	r0, r5
    2fc8:	4b12      	ldr	r3, [pc, #72]	; (3014 <connect+0x88>)
    2fca:	4798      	blx	r3

		strConnect.u16SessionID		= gastrSockets[sock].u16SessionID;
    2fcc:	0124      	lsls	r4, r4, #4
    2fce:	4b10      	ldr	r3, [pc, #64]	; (3010 <connect+0x84>)
    2fd0:	191c      	adds	r4, r3, r4
    2fd2:	88e3      	ldrh	r3, [r4, #6]
    2fd4:	816b      	strh	r3, [r5, #10]
		s8Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strConnect,sizeof(tstrConnectCmd), NULL, 0, 0);
    2fd6:	2300      	movs	r3, #0
    2fd8:	9302      	str	r3, [sp, #8]
    2fda:	9301      	str	r3, [sp, #4]
    2fdc:	9300      	str	r3, [sp, #0]
    2fde:	330c      	adds	r3, #12
    2fe0:	002a      	movs	r2, r5
    2fe2:	0031      	movs	r1, r6
    2fe4:	2002      	movs	r0, #2
    2fe6:	4c0c      	ldr	r4, [pc, #48]	; (3018 <connect+0x8c>)
    2fe8:	47a0      	blx	r4
		if(s8Ret != SOCK_ERR_NO_ERROR)
    2fea:	2800      	cmp	r0, #0
    2fec:	d001      	beq.n	2ff2 <connect+0x66>
		{
			s8Ret = SOCK_ERR_INVALID;
    2fee:	2009      	movs	r0, #9
    2ff0:	4240      	negs	r0, r0
		}
	}
	return s8Ret;
}
    2ff2:	b008      	add	sp, #32
    2ff4:	bd70      	pop	{r4, r5, r6, pc}
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    2ff6:	2006      	movs	r0, #6
    2ff8:	4240      	negs	r0, r0
    2ffa:	e7fa      	b.n	2ff2 <connect+0x66>
    2ffc:	2006      	movs	r0, #6
    2ffe:	4240      	negs	r0, r0
    3000:	e7f7      	b.n	2ff2 <connect+0x66>
    3002:	2006      	movs	r0, #6
    3004:	4240      	negs	r0, r0
    3006:	e7f4      	b.n	2ff2 <connect+0x66>
    3008:	2006      	movs	r0, #6
    300a:	4240      	negs	r0, r0
    300c:	e7f1      	b.n	2ff2 <connect+0x66>
    300e:	46c0      	nop			; (mov r8, r8)
    3010:	20000ad8 	.word	0x20000ad8
    3014:	0000051d 	.word	0x0000051d
    3018:	00000645 	.word	0x00000645

0000301c <send>:

Date
		5 June 2012
*********************************************************************/
sint16 send(SOCKET sock, void *pvSendBuffer, uint16 u16SendLength, uint16 flags)
{
    301c:	b530      	push	{r4, r5, lr}
    301e:	b089      	sub	sp, #36	; 0x24
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
	
	if((sock >= 0) && (pvSendBuffer != NULL) && (u16SendLength <= SOCKET_BUFFER_MAX_LENGTH) && (gastrSockets[sock].bIsUsed == 1))
    3020:	2800      	cmp	r0, #0
    3022:	db36      	blt.n	3092 <send+0x76>
    3024:	2900      	cmp	r1, #0
    3026:	d037      	beq.n	3098 <send+0x7c>
    3028:	23af      	movs	r3, #175	; 0xaf
    302a:	00db      	lsls	r3, r3, #3
    302c:	429a      	cmp	r2, r3
    302e:	d836      	bhi.n	309e <send+0x82>
    3030:	0104      	lsls	r4, r0, #4
    3032:	4b1e      	ldr	r3, [pc, #120]	; (30ac <send+0x90>)
    3034:	191b      	adds	r3, r3, r4
    3036:	7a9b      	ldrb	r3, [r3, #10]
    3038:	2b01      	cmp	r3, #1
    303a:	d133      	bne.n	30a4 <send+0x88>
		uint8			u8Cmd;

		u8Cmd			= SOCKET_CMD_SEND;
		u16DataOffset	= TCP_TX_PACKET_OFFSET;

		strSend.sock			= sock;
    303c:	ab04      	add	r3, sp, #16
    303e:	7018      	strb	r0, [r3, #0]
		strSend.u16DataSize		= NM_BSP_B_L_16(u16SendLength);
    3040:	805a      	strh	r2, [r3, #2]
		strSend.u16SessionID	= gastrSockets[sock].u16SessionID;
    3042:	0025      	movs	r5, r4
    3044:	4c19      	ldr	r4, [pc, #100]	; (30ac <send+0x90>)
    3046:	1964      	adds	r4, r4, r5
    3048:	88e4      	ldrh	r4, [r4, #6]
    304a:	819c      	strh	r4, [r3, #12]
		u16DataOffset	= TCP_TX_PACKET_OFFSET;
    304c:	2550      	movs	r5, #80	; 0x50

		if(sock >= TCP_SOCK_MAX)
    304e:	2806      	cmp	r0, #6
    3050:	dd00      	ble.n	3054 <send+0x38>
		{
			u16DataOffset = UDP_TX_PACKET_OFFSET;
    3052:	3d0c      	subs	r5, #12
		}
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    3054:	0104      	lsls	r4, r0, #4
    3056:	4b15      	ldr	r3, [pc, #84]	; (30ac <send+0x90>)
    3058:	191b      	adds	r3, r3, r4
    305a:	7adc      	ldrb	r4, [r3, #11]
		u8Cmd			= SOCKET_CMD_SEND;
    305c:	2345      	movs	r3, #69	; 0x45
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    305e:	07e4      	lsls	r4, r4, #31
    3060:	d505      	bpl.n	306e <send+0x52>
		{
			u8Cmd			= SOCKET_CMD_SSL_SEND;
			u16DataOffset	= gastrSockets[sock].u16DataOffset;
    3062:	0100      	lsls	r0, r0, #4
    3064:	4b11      	ldr	r3, [pc, #68]	; (30ac <send+0x90>)
    3066:	1818      	adds	r0, r3, r0
    3068:	8905      	ldrh	r5, [r0, #8]
    306a:	b2ad      	uxth	r5, r5
			u8Cmd			= SOCKET_CMD_SSL_SEND;
    306c:	234c      	movs	r3, #76	; 0x4c
		}

		s16Ret =  SOCKET_REQUEST(u8Cmd|M2M_REQ_DATA_PKT, (uint8*)&strSend, sizeof(tstrSendCmd), pvSendBuffer, u16SendLength, u16DataOffset);
    306e:	2080      	movs	r0, #128	; 0x80
    3070:	4318      	orrs	r0, r3
    3072:	9502      	str	r5, [sp, #8]
    3074:	9201      	str	r2, [sp, #4]
    3076:	9100      	str	r1, [sp, #0]
    3078:	2310      	movs	r3, #16
    307a:	aa04      	add	r2, sp, #16
    307c:	0001      	movs	r1, r0
    307e:	2002      	movs	r0, #2
    3080:	4c0b      	ldr	r4, [pc, #44]	; (30b0 <send+0x94>)
    3082:	47a0      	blx	r4
    3084:	2300      	movs	r3, #0
		if(s16Ret != SOCK_ERR_NO_ERROR)
    3086:	2800      	cmp	r0, #0
    3088:	d000      	beq.n	308c <send+0x70>
		{
			s16Ret = SOCK_ERR_BUFFER_FULL;
    308a:	3b0e      	subs	r3, #14
		}
	}
	return s16Ret;
}
    308c:	0018      	movs	r0, r3
    308e:	b009      	add	sp, #36	; 0x24
    3090:	bd30      	pop	{r4, r5, pc}
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
    3092:	2306      	movs	r3, #6
    3094:	425b      	negs	r3, r3
    3096:	e7f9      	b.n	308c <send+0x70>
    3098:	2306      	movs	r3, #6
    309a:	425b      	negs	r3, r3
    309c:	e7f6      	b.n	308c <send+0x70>
    309e:	2306      	movs	r3, #6
    30a0:	425b      	negs	r3, r3
    30a2:	e7f3      	b.n	308c <send+0x70>
    30a4:	2306      	movs	r3, #6
    30a6:	425b      	negs	r3, r3
    30a8:	e7f0      	b.n	308c <send+0x70>
    30aa:	46c0      	nop			; (mov r8, r8)
    30ac:	20000ad8 	.word	0x20000ad8
    30b0:	00000645 	.word	0x00000645

000030b4 <recv>:

Date
		5 June 2012
*********************************************************************/
sint16 recv(SOCKET sock, void *pvRecvBuf, uint16 u16BufLen, uint32 u32Timeoutmsec)
{
    30b4:	b530      	push	{r4, r5, lr}
    30b6:	b087      	sub	sp, #28
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
	
	if((sock >= 0) && (pvRecvBuf != NULL) && (u16BufLen != 0) && (gastrSockets[sock].bIsUsed == 1))
    30b8:	2800      	cmp	r0, #0
    30ba:	db34      	blt.n	3126 <recv+0x72>
    30bc:	2900      	cmp	r1, #0
    30be:	d035      	beq.n	312c <recv+0x78>
    30c0:	2a00      	cmp	r2, #0
    30c2:	d036      	beq.n	3132 <recv+0x7e>
    30c4:	0105      	lsls	r5, r0, #4
    30c6:	4c1e      	ldr	r4, [pc, #120]	; (3140 <recv+0x8c>)
    30c8:	1964      	adds	r4, r4, r5
    30ca:	7aa4      	ldrb	r4, [r4, #10]
    30cc:	2c01      	cmp	r4, #1
    30ce:	d133      	bne.n	3138 <recv+0x84>
	{
		s16Ret = SOCK_ERR_NO_ERROR;
		gastrSockets[sock].pu8UserBuffer 		= (uint8*)pvRecvBuf;
    30d0:	4c1b      	ldr	r4, [pc, #108]	; (3140 <recv+0x8c>)
    30d2:	5129      	str	r1, [r5, r4]
		gastrSockets[sock].u16UserBufferSize 	= u16BufLen;
    30d4:	1964      	adds	r4, r4, r5
    30d6:	80a2      	strh	r2, [r4, #4]

		if(!gastrSockets[sock].bIsRecvPending)
    30d8:	7b21      	ldrb	r1, [r4, #12]
		s16Ret = SOCK_ERR_NO_ERROR;
    30da:	2200      	movs	r2, #0
		if(!gastrSockets[sock].bIsRecvPending)
    30dc:	2900      	cmp	r1, #0
    30de:	d11d      	bne.n	311c <recv+0x68>
		{
			tstrRecvCmd	strRecv;
			uint8		u8Cmd = SOCKET_CMD_RECV;

			gastrSockets[sock].bIsRecvPending = 1;
    30e0:	2101      	movs	r1, #1
    30e2:	7321      	strb	r1, [r4, #12]
			if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    30e4:	7ae2      	ldrb	r2, [r4, #11]
			uint8		u8Cmd = SOCKET_CMD_RECV;
    30e6:	3145      	adds	r1, #69	; 0x45
			if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    30e8:	07d2      	lsls	r2, r2, #31
    30ea:	d500      	bpl.n	30ee <recv+0x3a>
			{
				u8Cmd = SOCKET_CMD_SSL_RECV;
    30ec:	3107      	adds	r1, #7
			}

			/* Check the timeout value. */
			if(u32Timeoutmsec == 0)
    30ee:	2b00      	cmp	r3, #0
    30f0:	d117      	bne.n	3122 <recv+0x6e>
				strRecv.u32Timeoutmsec = 0xFFFFFFFF;
    30f2:	3b01      	subs	r3, #1
    30f4:	9304      	str	r3, [sp, #16]
			else
				strRecv.u32Timeoutmsec = NM_BSP_B_L_32(u32Timeoutmsec);
			strRecv.sock = sock;
    30f6:	aa04      	add	r2, sp, #16
    30f8:	7110      	strb	r0, [r2, #4]
			strRecv.u16SessionID		= gastrSockets[sock].u16SessionID;
    30fa:	0100      	lsls	r0, r0, #4
    30fc:	4b10      	ldr	r3, [pc, #64]	; (3140 <recv+0x8c>)
    30fe:	1818      	adds	r0, r3, r0
    3100:	88c3      	ldrh	r3, [r0, #6]
    3102:	80d3      	strh	r3, [r2, #6]
		
			s16Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strRecv, sizeof(tstrRecvCmd), NULL , 0, 0);
    3104:	2300      	movs	r3, #0
    3106:	9302      	str	r3, [sp, #8]
    3108:	9301      	str	r3, [sp, #4]
    310a:	9300      	str	r3, [sp, #0]
    310c:	3308      	adds	r3, #8
    310e:	2002      	movs	r0, #2
    3110:	4c0c      	ldr	r4, [pc, #48]	; (3144 <recv+0x90>)
    3112:	47a0      	blx	r4
    3114:	2200      	movs	r2, #0
			if(s16Ret != SOCK_ERR_NO_ERROR)
    3116:	2800      	cmp	r0, #0
    3118:	d000      	beq.n	311c <recv+0x68>
			{
				s16Ret = SOCK_ERR_BUFFER_FULL;
    311a:	3a0e      	subs	r2, #14
			}
		}
	}
	return s16Ret;
}
    311c:	0010      	movs	r0, r2
    311e:	b007      	add	sp, #28
    3120:	bd30      	pop	{r4, r5, pc}
				strRecv.u32Timeoutmsec = NM_BSP_B_L_32(u32Timeoutmsec);
    3122:	9304      	str	r3, [sp, #16]
    3124:	e7e7      	b.n	30f6 <recv+0x42>
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
    3126:	2206      	movs	r2, #6
    3128:	4252      	negs	r2, r2
    312a:	e7f7      	b.n	311c <recv+0x68>
    312c:	2206      	movs	r2, #6
    312e:	4252      	negs	r2, r2
    3130:	e7f4      	b.n	311c <recv+0x68>
    3132:	2206      	movs	r2, #6
    3134:	4252      	negs	r2, r2
    3136:	e7f1      	b.n	311c <recv+0x68>
    3138:	2206      	movs	r2, #6
    313a:	4252      	negs	r2, r2
    313c:	e7ee      	b.n	311c <recv+0x68>
    313e:	46c0      	nop			; (mov r8, r8)
    3140:	20000ad8 	.word	0x20000ad8
    3144:	00000645 	.word	0x00000645

00003148 <close>:

Date
		4 June 2012
*********************************************************************/
sint8 close(SOCKET sock)
{
    3148:	b530      	push	{r4, r5, lr}
    314a:	b087      	sub	sp, #28
    314c:	1e04      	subs	r4, r0, #0
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    //M2M_INFO("Sock to delete <%d>\n", sock);
	if(sock >= 0 && (gastrSockets[sock].bIsUsed == 1))
    314e:	db2a      	blt.n	31a6 <close+0x5e>
    3150:	0102      	lsls	r2, r0, #4
    3152:	4b18      	ldr	r3, [pc, #96]	; (31b4 <close+0x6c>)
    3154:	189b      	adds	r3, r3, r2
    3156:	7a9b      	ldrb	r3, [r3, #10]
    3158:	2b01      	cmp	r3, #1
    315a:	d127      	bne.n	31ac <close+0x64>
	{
		uint8	u8Cmd = SOCKET_CMD_CLOSE;
		tstrCloseCmd strclose;
		strclose.sock = sock; 
    315c:	a905      	add	r1, sp, #20
    315e:	7008      	strb	r0, [r1, #0]
		strclose.u16SessionID		= gastrSockets[sock].u16SessionID;
    3160:	4b14      	ldr	r3, [pc, #80]	; (31b4 <close+0x6c>)
    3162:	189b      	adds	r3, r3, r2
    3164:	88da      	ldrh	r2, [r3, #6]
    3166:	804a      	strh	r2, [r1, #2]
		
		gastrSockets[sock].bIsUsed = 0;
    3168:	2200      	movs	r2, #0
    316a:	729a      	strb	r2, [r3, #10]
		gastrSockets[sock].u16SessionID =0;
    316c:	80da      	strh	r2, [r3, #6]
		
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    316e:	7adb      	ldrb	r3, [r3, #11]
		uint8	u8Cmd = SOCKET_CMD_CLOSE;
    3170:	2149      	movs	r1, #73	; 0x49
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    3172:	07db      	lsls	r3, r3, #31
    3174:	d500      	bpl.n	3178 <close+0x30>
		{
			u8Cmd = SOCKET_CMD_SSL_CLOSE;
    3176:	3105      	adds	r1, #5
		}
		s8Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strclose, sizeof(tstrCloseCmd), NULL,0, 0);
    3178:	2300      	movs	r3, #0
    317a:	9302      	str	r3, [sp, #8]
    317c:	9301      	str	r3, [sp, #4]
    317e:	9300      	str	r3, [sp, #0]
    3180:	3304      	adds	r3, #4
    3182:	aa05      	add	r2, sp, #20
    3184:	2002      	movs	r0, #2
    3186:	4d0c      	ldr	r5, [pc, #48]	; (31b8 <close+0x70>)
    3188:	47a8      	blx	r5
    318a:	1e05      	subs	r5, r0, #0
		if(s8Ret != SOCK_ERR_NO_ERROR)
    318c:	d001      	beq.n	3192 <close+0x4a>
		{
			s8Ret = SOCK_ERR_INVALID;
    318e:	2509      	movs	r5, #9
    3190:	426d      	negs	r5, r5
		}
		m2m_memset((uint8*)&gastrSockets[sock], 0, sizeof(tstrSocket));
    3192:	0124      	lsls	r4, r4, #4
    3194:	4807      	ldr	r0, [pc, #28]	; (31b4 <close+0x6c>)
    3196:	1820      	adds	r0, r4, r0
    3198:	2210      	movs	r2, #16
    319a:	2100      	movs	r1, #0
    319c:	4b07      	ldr	r3, [pc, #28]	; (31bc <close+0x74>)
    319e:	4798      	blx	r3
	}
	return s8Ret;
}
    31a0:	0028      	movs	r0, r5
    31a2:	b007      	add	sp, #28
    31a4:	bd30      	pop	{r4, r5, pc}
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    31a6:	2506      	movs	r5, #6
    31a8:	426d      	negs	r5, r5
    31aa:	e7f9      	b.n	31a0 <close+0x58>
    31ac:	2506      	movs	r5, #6
    31ae:	426d      	negs	r5, r5
    31b0:	e7f6      	b.n	31a0 <close+0x58>
    31b2:	46c0      	nop			; (mov r8, r8)
    31b4:	20000ad8 	.word	0x20000ad8
    31b8:	00000645 	.word	0x00000645
    31bc:	00000531 	.word	0x00000531

000031c0 <spi_flash_enable>:
 *	@brief	Enable spi flash operations
 *	@author	M. Abdelmawla
 *	@version	1.0
 */
sint8 spi_flash_enable(uint8 enable)
{
    31c0:	b570      	push	{r4, r5, r6, lr}
    31c2:	b082      	sub	sp, #8
    31c4:	0004      	movs	r4, r0
	sint8 s8Ret = M2M_SUCCESS;
	if(REV(nmi_get_chipid()) >= REV_3A0) {		
    31c6:	4b2a      	ldr	r3, [pc, #168]	; (3270 <spi_flash_enable+0xb0>)
    31c8:	4798      	blx	r3
    31ca:	0500      	lsls	r0, r0, #20
    31cc:	0d00      	lsrs	r0, r0, #20
    31ce:	4b29      	ldr	r3, [pc, #164]	; (3274 <spi_flash_enable+0xb4>)
	sint8 s8Ret = M2M_SUCCESS;
    31d0:	2500      	movs	r5, #0
	if(REV(nmi_get_chipid()) >= REV_3A0) {		
    31d2:	4298      	cmp	r0, r3
    31d4:	d802      	bhi.n	31dc <spi_flash_enable+0x1c>
		u32Val |= ((0x0010ul) << 12);
		nm_write_reg(0x1410, u32Val);
	}
ERR1:
	return s8Ret;
}
    31d6:	0028      	movs	r0, r5
    31d8:	b002      	add	sp, #8
    31da:	bd70      	pop	{r4, r5, r6, pc}
		s8Ret = nm_read_reg_with_ret(0x1410, &u32Val);
    31dc:	a901      	add	r1, sp, #4
    31de:	4826      	ldr	r0, [pc, #152]	; (3278 <spi_flash_enable+0xb8>)
    31e0:	4b26      	ldr	r3, [pc, #152]	; (327c <spi_flash_enable+0xbc>)
    31e2:	4798      	blx	r3
    31e4:	1e05      	subs	r5, r0, #0
		if(s8Ret != M2M_SUCCESS) {
    31e6:	d1f6      	bne.n	31d6 <spi_flash_enable+0x16>
		u32Val &= ~((0x7777ul) << 12);
    31e8:	4b25      	ldr	r3, [pc, #148]	; (3280 <spi_flash_enable+0xc0>)
    31ea:	9a01      	ldr	r2, [sp, #4]
    31ec:	4013      	ands	r3, r2
		u32Val |= ((0x1111ul) << 12);
    31ee:	4925      	ldr	r1, [pc, #148]	; (3284 <spi_flash_enable+0xc4>)
    31f0:	4319      	orrs	r1, r3
    31f2:	9101      	str	r1, [sp, #4]
		nm_write_reg(0x1410, u32Val);
    31f4:	4820      	ldr	r0, [pc, #128]	; (3278 <spi_flash_enable+0xb8>)
    31f6:	4b24      	ldr	r3, [pc, #144]	; (3288 <spi_flash_enable+0xc8>)
    31f8:	4798      	blx	r3
		if(enable) {
    31fa:	2c00      	cmp	r4, #0
    31fc:	d020      	beq.n	3240 <spi_flash_enable+0x80>
	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
    31fe:	2100      	movs	r1, #0
    3200:	4822      	ldr	r0, [pc, #136]	; (328c <spi_flash_enable+0xcc>)
    3202:	4c21      	ldr	r4, [pc, #132]	; (3288 <spi_flash_enable+0xc8>)
    3204:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
    3206:	21ab      	movs	r1, #171	; 0xab
    3208:	4821      	ldr	r0, [pc, #132]	; (3290 <spi_flash_enable+0xd0>)
    320a:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
    320c:	2101      	movs	r1, #1
    320e:	4821      	ldr	r0, [pc, #132]	; (3294 <spi_flash_enable+0xd4>)
    3210:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
    3212:	2100      	movs	r1, #0
    3214:	4820      	ldr	r0, [pc, #128]	; (3298 <spi_flash_enable+0xd8>)
    3216:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_CMD_CNT,  1 | (1 << 7));
    3218:	2181      	movs	r1, #129	; 0x81
    321a:	4820      	ldr	r0, [pc, #128]	; (329c <spi_flash_enable+0xdc>)
    321c:	47a0      	blx	r4
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
    321e:	4e20      	ldr	r6, [pc, #128]	; (32a0 <spi_flash_enable+0xe0>)
    3220:	4c20      	ldr	r4, [pc, #128]	; (32a4 <spi_flash_enable+0xe4>)
    3222:	0030      	movs	r0, r6
    3224:	47a0      	blx	r4
    3226:	2801      	cmp	r0, #1
    3228:	d1fb      	bne.n	3222 <spi_flash_enable+0x62>
		u32Val &= ~((0x7777ul) << 12);
    322a:	4b15      	ldr	r3, [pc, #84]	; (3280 <spi_flash_enable+0xc0>)
    322c:	9a01      	ldr	r2, [sp, #4]
    322e:	4013      	ands	r3, r2
		u32Val |= ((0x0010ul) << 12);
    3230:	2180      	movs	r1, #128	; 0x80
    3232:	0249      	lsls	r1, r1, #9
    3234:	4319      	orrs	r1, r3
    3236:	9101      	str	r1, [sp, #4]
		nm_write_reg(0x1410, u32Val);
    3238:	480f      	ldr	r0, [pc, #60]	; (3278 <spi_flash_enable+0xb8>)
    323a:	4b13      	ldr	r3, [pc, #76]	; (3288 <spi_flash_enable+0xc8>)
    323c:	4798      	blx	r3
    323e:	e7ca      	b.n	31d6 <spi_flash_enable+0x16>
	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
    3240:	2100      	movs	r1, #0
    3242:	4812      	ldr	r0, [pc, #72]	; (328c <spi_flash_enable+0xcc>)
    3244:	4c10      	ldr	r4, [pc, #64]	; (3288 <spi_flash_enable+0xc8>)
    3246:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
    3248:	21b9      	movs	r1, #185	; 0xb9
    324a:	4811      	ldr	r0, [pc, #68]	; (3290 <spi_flash_enable+0xd0>)
    324c:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
    324e:	2101      	movs	r1, #1
    3250:	4810      	ldr	r0, [pc, #64]	; (3294 <spi_flash_enable+0xd4>)
    3252:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
    3254:	2100      	movs	r1, #0
    3256:	4810      	ldr	r0, [pc, #64]	; (3298 <spi_flash_enable+0xd8>)
    3258:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_CMD_CNT, 1 | (1 << 7));
    325a:	2181      	movs	r1, #129	; 0x81
    325c:	480f      	ldr	r0, [pc, #60]	; (329c <spi_flash_enable+0xdc>)
    325e:	47a0      	blx	r4
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
    3260:	4e0f      	ldr	r6, [pc, #60]	; (32a0 <spi_flash_enable+0xe0>)
    3262:	4c10      	ldr	r4, [pc, #64]	; (32a4 <spi_flash_enable+0xe4>)
    3264:	0030      	movs	r0, r6
    3266:	47a0      	blx	r4
    3268:	2801      	cmp	r0, #1
    326a:	d1fb      	bne.n	3264 <spi_flash_enable+0xa4>
    326c:	e7dd      	b.n	322a <spi_flash_enable+0x6a>
    326e:	46c0      	nop			; (mov r8, r8)
    3270:	0000152d 	.word	0x0000152d
    3274:	0000039f 	.word	0x0000039f
    3278:	00001410 	.word	0x00001410
    327c:	0000197d 	.word	0x0000197d
    3280:	f8888fff 	.word	0xf8888fff
    3284:	01111000 	.word	0x01111000
    3288:	00001989 	.word	0x00001989
    328c:	00010208 	.word	0x00010208
    3290:	0001020c 	.word	0x0001020c
    3294:	00010214 	.word	0x00010214
    3298:	0001021c 	.word	0x0001021c
    329c:	00010204 	.word	0x00010204
    32a0:	00010218 	.word	0x00010218
    32a4:	00001971 	.word	0x00001971

000032a8 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    32a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    32aa:	46de      	mov	lr, fp
    32ac:	4657      	mov	r7, sl
    32ae:	464e      	mov	r6, r9
    32b0:	4645      	mov	r5, r8
    32b2:	b5e0      	push	{r5, r6, r7, lr}
    32b4:	b091      	sub	sp, #68	; 0x44
    32b6:	0005      	movs	r5, r0
    32b8:	000c      	movs	r4, r1
    32ba:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    32bc:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    32be:	0008      	movs	r0, r1
    32c0:	4bbc      	ldr	r3, [pc, #752]	; (35b4 <usart_init+0x30c>)
    32c2:	4798      	blx	r3
    32c4:	0002      	movs	r2, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    32c6:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    32c8:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    32ca:	07db      	lsls	r3, r3, #31
    32cc:	d506      	bpl.n	32dc <usart_init+0x34>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    32ce:	b011      	add	sp, #68	; 0x44
    32d0:	bc3c      	pop	{r2, r3, r4, r5}
    32d2:	4690      	mov	r8, r2
    32d4:	4699      	mov	r9, r3
    32d6:	46a2      	mov	sl, r4
    32d8:	46ab      	mov	fp, r5
    32da:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    32dc:	6823      	ldr	r3, [r4, #0]
		return STATUS_ERR_DENIED;
    32de:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    32e0:	079b      	lsls	r3, r3, #30
    32e2:	d4f4      	bmi.n	32ce <usart_init+0x26>
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    32e4:	49b4      	ldr	r1, [pc, #720]	; (35b8 <usart_init+0x310>)
    32e6:	6a08      	ldr	r0, [r1, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    32e8:	1c97      	adds	r7, r2, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    32ea:	2301      	movs	r3, #1
    32ec:	40bb      	lsls	r3, r7
    32ee:	4303      	orrs	r3, r0
    32f0:	620b      	str	r3, [r1, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    32f2:	a90f      	add	r1, sp, #60	; 0x3c
    32f4:	272d      	movs	r7, #45	; 0x2d
    32f6:	5df3      	ldrb	r3, [r6, r7]
    32f8:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    32fa:	3214      	adds	r2, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    32fc:	b2d3      	uxtb	r3, r2
    32fe:	9302      	str	r3, [sp, #8]
    3300:	0018      	movs	r0, r3
    3302:	4bae      	ldr	r3, [pc, #696]	; (35bc <usart_init+0x314>)
    3304:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    3306:	9802      	ldr	r0, [sp, #8]
    3308:	4bad      	ldr	r3, [pc, #692]	; (35c0 <usart_init+0x318>)
    330a:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    330c:	5df0      	ldrb	r0, [r6, r7]
    330e:	2100      	movs	r1, #0
    3310:	4bac      	ldr	r3, [pc, #688]	; (35c4 <usart_init+0x31c>)
    3312:	4798      	blx	r3
	module->character_size = config->character_size;
    3314:	7af3      	ldrb	r3, [r6, #11]
    3316:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
    3318:	2324      	movs	r3, #36	; 0x24
    331a:	5cf3      	ldrb	r3, [r6, r3]
    331c:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    331e:	2325      	movs	r3, #37	; 0x25
    3320:	5cf3      	ldrb	r3, [r6, r3]
    3322:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
    3324:	7ef3      	ldrb	r3, [r6, #27]
    3326:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    3328:	7f33      	ldrb	r3, [r6, #28]
    332a:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
    332c:	682b      	ldr	r3, [r5, #0]
    332e:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    3330:	0018      	movs	r0, r3
    3332:	4ba0      	ldr	r3, [pc, #640]	; (35b4 <usart_init+0x30c>)
    3334:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    3336:	3014      	adds	r0, #20
	uint16_t baud  = 0;
    3338:	2200      	movs	r2, #0
    333a:	230e      	movs	r3, #14
    333c:	a906      	add	r1, sp, #24
    333e:	468c      	mov	ip, r1
    3340:	4463      	add	r3, ip
    3342:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
    3344:	8a32      	ldrh	r2, [r6, #16]
    3346:	9202      	str	r2, [sp, #8]
    3348:	2380      	movs	r3, #128	; 0x80
    334a:	01db      	lsls	r3, r3, #7
    334c:	429a      	cmp	r2, r3
    334e:	d100      	bne.n	3352 <usart_init+0xaa>
    3350:	e09e      	b.n	3490 <usart_init+0x1e8>
    3352:	d90f      	bls.n	3374 <usart_init+0xcc>
    3354:	23c0      	movs	r3, #192	; 0xc0
    3356:	01db      	lsls	r3, r3, #7
    3358:	9a02      	ldr	r2, [sp, #8]
    335a:	429a      	cmp	r2, r3
    335c:	d100      	bne.n	3360 <usart_init+0xb8>
    335e:	e092      	b.n	3486 <usart_init+0x1de>
    3360:	2380      	movs	r3, #128	; 0x80
    3362:	021b      	lsls	r3, r3, #8
    3364:	429a      	cmp	r2, r3
    3366:	d000      	beq.n	336a <usart_init+0xc2>
    3368:	e11f      	b.n	35aa <usart_init+0x302>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    336a:	2303      	movs	r3, #3
    336c:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    336e:	2300      	movs	r3, #0
    3370:	9307      	str	r3, [sp, #28]
    3372:	e008      	b.n	3386 <usart_init+0xde>
	switch (config->sample_rate) {
    3374:	2380      	movs	r3, #128	; 0x80
    3376:	019b      	lsls	r3, r3, #6
    3378:	429a      	cmp	r2, r3
    337a:	d000      	beq.n	337e <usart_init+0xd6>
    337c:	e115      	b.n	35aa <usart_init+0x302>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    337e:	2310      	movs	r3, #16
    3380:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    3382:	3b0f      	subs	r3, #15
    3384:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
    3386:	6833      	ldr	r3, [r6, #0]
    3388:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    338a:	68f3      	ldr	r3, [r6, #12]
    338c:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
    338e:	6973      	ldr	r3, [r6, #20]
    3390:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    3392:	7e33      	ldrb	r3, [r6, #24]
    3394:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    3396:	2326      	movs	r3, #38	; 0x26
    3398:	5cf3      	ldrb	r3, [r6, r3]
    339a:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    339c:	6873      	ldr	r3, [r6, #4]
    339e:	4699      	mov	r9, r3
	switch (transfer_mode)
    33a0:	2b00      	cmp	r3, #0
    33a2:	d100      	bne.n	33a6 <usart_init+0xfe>
    33a4:	e0a0      	b.n	34e8 <usart_init+0x240>
    33a6:	2380      	movs	r3, #128	; 0x80
    33a8:	055b      	lsls	r3, r3, #21
    33aa:	4599      	cmp	r9, r3
    33ac:	d100      	bne.n	33b0 <usart_init+0x108>
    33ae:	e084      	b.n	34ba <usart_init+0x212>
	if(config->encoding_format_enable) {
    33b0:	7e73      	ldrb	r3, [r6, #25]
    33b2:	2b00      	cmp	r3, #0
    33b4:	d002      	beq.n	33bc <usart_init+0x114>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    33b6:	7eb3      	ldrb	r3, [r6, #26]
    33b8:	4642      	mov	r2, r8
    33ba:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    33bc:	682a      	ldr	r2, [r5, #0]
    33be:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    33c0:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    33c2:	2b00      	cmp	r3, #0
    33c4:	d1fc      	bne.n	33c0 <usart_init+0x118>
	usart_hw->BAUD.reg = baud;
    33c6:	330e      	adds	r3, #14
    33c8:	aa06      	add	r2, sp, #24
    33ca:	4694      	mov	ip, r2
    33cc:	4463      	add	r3, ip
    33ce:	881b      	ldrh	r3, [r3, #0]
    33d0:	4642      	mov	r2, r8
    33d2:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
    33d4:	9b05      	ldr	r3, [sp, #20]
    33d6:	9a03      	ldr	r2, [sp, #12]
    33d8:	4313      	orrs	r3, r2
    33da:	9a04      	ldr	r2, [sp, #16]
    33dc:	4313      	orrs	r3, r2
    33de:	464a      	mov	r2, r9
    33e0:	4313      	orrs	r3, r2
    33e2:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    33e4:	465b      	mov	r3, fp
    33e6:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
    33e8:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    33ea:	4653      	mov	r3, sl
    33ec:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
    33ee:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
    33f0:	2327      	movs	r3, #39	; 0x27
    33f2:	5cf3      	ldrb	r3, [r6, r3]
    33f4:	2b00      	cmp	r3, #0
    33f6:	d101      	bne.n	33fc <usart_init+0x154>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    33f8:	3304      	adds	r3, #4
    33fa:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    33fc:	7e73      	ldrb	r3, [r6, #25]
    33fe:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    3400:	7f32      	ldrb	r2, [r6, #28]
    3402:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    3404:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    3406:	7f72      	ldrb	r2, [r6, #29]
    3408:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    340a:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    340c:	2224      	movs	r2, #36	; 0x24
    340e:	5cb2      	ldrb	r2, [r6, r2]
    3410:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    3412:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    3414:	2225      	movs	r2, #37	; 0x25
    3416:	5cb2      	ldrb	r2, [r6, r2]
    3418:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    341a:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
    341c:	7ab1      	ldrb	r1, [r6, #10]
    341e:	7af2      	ldrb	r2, [r6, #11]
    3420:	4311      	orrs	r1, r2
    3422:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
    3424:	8933      	ldrh	r3, [r6, #8]
    3426:	2bff      	cmp	r3, #255	; 0xff
    3428:	d100      	bne.n	342c <usart_init+0x184>
    342a:	e081      	b.n	3530 <usart_init+0x288>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    342c:	2280      	movs	r2, #128	; 0x80
    342e:	0452      	lsls	r2, r2, #17
    3430:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    3432:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
    3434:	232c      	movs	r3, #44	; 0x2c
    3436:	5cf3      	ldrb	r3, [r6, r3]
    3438:	2b00      	cmp	r3, #0
    343a:	d103      	bne.n	3444 <usart_init+0x19c>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    343c:	4b62      	ldr	r3, [pc, #392]	; (35c8 <usart_init+0x320>)
    343e:	789b      	ldrb	r3, [r3, #2]
    3440:	079b      	lsls	r3, r3, #30
    3442:	d501      	bpl.n	3448 <usart_init+0x1a0>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    3444:	2380      	movs	r3, #128	; 0x80
    3446:	431f      	orrs	r7, r3
	SercomUsart *const usart_hw = &(module->hw->USART);
    3448:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    344a:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    344c:	2b00      	cmp	r3, #0
    344e:	d1fc      	bne.n	344a <usart_init+0x1a2>
	usart_hw->CTRLB.reg = ctrlb;
    3450:	4643      	mov	r3, r8
    3452:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    3454:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    3456:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    3458:	2b00      	cmp	r3, #0
    345a:	d1fc      	bne.n	3456 <usart_init+0x1ae>
	usart_hw->CTRLA.reg = ctrla;
    345c:	4643      	mov	r3, r8
    345e:	601f      	str	r7, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    3460:	ab0e      	add	r3, sp, #56	; 0x38
    3462:	2280      	movs	r2, #128	; 0x80
    3464:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    3466:	2200      	movs	r2, #0
    3468:	705a      	strb	r2, [r3, #1]
	config->powersave    = false;
    346a:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    346c:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    346e:	6b33      	ldr	r3, [r6, #48]	; 0x30
    3470:	930a      	str	r3, [sp, #40]	; 0x28
    3472:	6b73      	ldr	r3, [r6, #52]	; 0x34
    3474:	930b      	str	r3, [sp, #44]	; 0x2c
    3476:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    3478:	930c      	str	r3, [sp, #48]	; 0x30
    347a:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    347c:	9302      	str	r3, [sp, #8]
    347e:	930d      	str	r3, [sp, #52]	; 0x34
    3480:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    3482:	ae0a      	add	r6, sp, #40	; 0x28
    3484:	e063      	b.n	354e <usart_init+0x2a6>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    3486:	2308      	movs	r3, #8
    3488:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    348a:	3b07      	subs	r3, #7
    348c:	9307      	str	r3, [sp, #28]
    348e:	e77a      	b.n	3386 <usart_init+0xde>
	ctrla = (uint32_t)config->data_order |
    3490:	6833      	ldr	r3, [r6, #0]
    3492:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    3494:	68f3      	ldr	r3, [r6, #12]
    3496:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
    3498:	6973      	ldr	r3, [r6, #20]
    349a:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    349c:	7e33      	ldrb	r3, [r6, #24]
    349e:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    34a0:	2326      	movs	r3, #38	; 0x26
    34a2:	5cf3      	ldrb	r3, [r6, r3]
    34a4:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    34a6:	6873      	ldr	r3, [r6, #4]
    34a8:	4699      	mov	r9, r3
	switch (transfer_mode)
    34aa:	2b00      	cmp	r3, #0
    34ac:	d018      	beq.n	34e0 <usart_init+0x238>
    34ae:	2380      	movs	r3, #128	; 0x80
    34b0:	055b      	lsls	r3, r3, #21
    34b2:	4599      	cmp	r9, r3
    34b4:	d001      	beq.n	34ba <usart_init+0x212>
	enum status_code status_code = STATUS_OK;
    34b6:	2000      	movs	r0, #0
    34b8:	e025      	b.n	3506 <usart_init+0x25e>
			if (!config->use_external_clock) {
    34ba:	2327      	movs	r3, #39	; 0x27
    34bc:	5cf3      	ldrb	r3, [r6, r3]
    34be:	2b00      	cmp	r3, #0
    34c0:	d000      	beq.n	34c4 <usart_init+0x21c>
    34c2:	e775      	b.n	33b0 <usart_init+0x108>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    34c4:	6a33      	ldr	r3, [r6, #32]
    34c6:	001f      	movs	r7, r3
    34c8:	b2c0      	uxtb	r0, r0
    34ca:	4b40      	ldr	r3, [pc, #256]	; (35cc <usart_init+0x324>)
    34cc:	4798      	blx	r3
    34ce:	0001      	movs	r1, r0
    34d0:	220e      	movs	r2, #14
    34d2:	ab06      	add	r3, sp, #24
    34d4:	469c      	mov	ip, r3
    34d6:	4462      	add	r2, ip
    34d8:	0038      	movs	r0, r7
    34da:	4b3d      	ldr	r3, [pc, #244]	; (35d0 <usart_init+0x328>)
    34dc:	4798      	blx	r3
    34de:	e012      	b.n	3506 <usart_init+0x25e>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    34e0:	2308      	movs	r3, #8
    34e2:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    34e4:	2300      	movs	r3, #0
    34e6:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
    34e8:	2327      	movs	r3, #39	; 0x27
    34ea:	5cf3      	ldrb	r3, [r6, r3]
    34ec:	2b00      	cmp	r3, #0
    34ee:	d00e      	beq.n	350e <usart_init+0x266>
				status_code =
    34f0:	9b06      	ldr	r3, [sp, #24]
    34f2:	9300      	str	r3, [sp, #0]
    34f4:	9b07      	ldr	r3, [sp, #28]
    34f6:	220e      	movs	r2, #14
    34f8:	a906      	add	r1, sp, #24
    34fa:	468c      	mov	ip, r1
    34fc:	4462      	add	r2, ip
    34fe:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    3500:	6a30      	ldr	r0, [r6, #32]
    3502:	4f34      	ldr	r7, [pc, #208]	; (35d4 <usart_init+0x32c>)
    3504:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
    3506:	2800      	cmp	r0, #0
    3508:	d000      	beq.n	350c <usart_init+0x264>
    350a:	e6e0      	b.n	32ce <usart_init+0x26>
    350c:	e750      	b.n	33b0 <usart_init+0x108>
						_sercom_get_async_baud_val(config->baudrate,
    350e:	6a33      	ldr	r3, [r6, #32]
    3510:	001f      	movs	r7, r3
    3512:	b2c0      	uxtb	r0, r0
    3514:	4b2d      	ldr	r3, [pc, #180]	; (35cc <usart_init+0x324>)
    3516:	4798      	blx	r3
    3518:	0001      	movs	r1, r0
				status_code =
    351a:	9b06      	ldr	r3, [sp, #24]
    351c:	9300      	str	r3, [sp, #0]
    351e:	9b07      	ldr	r3, [sp, #28]
    3520:	220e      	movs	r2, #14
    3522:	a806      	add	r0, sp, #24
    3524:	4684      	mov	ip, r0
    3526:	4462      	add	r2, ip
    3528:	0038      	movs	r0, r7
    352a:	4f2a      	ldr	r7, [pc, #168]	; (35d4 <usart_init+0x32c>)
    352c:	47b8      	blx	r7
    352e:	e7ea      	b.n	3506 <usart_init+0x25e>
		if(config->lin_slave_enable) {
    3530:	7ef3      	ldrb	r3, [r6, #27]
    3532:	2b00      	cmp	r3, #0
    3534:	d100      	bne.n	3538 <usart_init+0x290>
    3536:	e77d      	b.n	3434 <usart_init+0x18c>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    3538:	2380      	movs	r3, #128	; 0x80
    353a:	04db      	lsls	r3, r3, #19
    353c:	431f      	orrs	r7, r3
    353e:	e779      	b.n	3434 <usart_init+0x18c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    3540:	0020      	movs	r0, r4
    3542:	4b25      	ldr	r3, [pc, #148]	; (35d8 <usart_init+0x330>)
    3544:	4798      	blx	r3
    3546:	e007      	b.n	3558 <usart_init+0x2b0>
    3548:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    354a:	2f04      	cmp	r7, #4
    354c:	d00d      	beq.n	356a <usart_init+0x2c2>
    354e:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    3550:	00bb      	lsls	r3, r7, #2
    3552:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
    3554:	2800      	cmp	r0, #0
    3556:	d0f3      	beq.n	3540 <usart_init+0x298>
		if (current_pinmux != PINMUX_UNUSED) {
    3558:	1c43      	adds	r3, r0, #1
    355a:	d0f5      	beq.n	3548 <usart_init+0x2a0>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    355c:	a90e      	add	r1, sp, #56	; 0x38
    355e:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    3560:	0c00      	lsrs	r0, r0, #16
    3562:	b2c0      	uxtb	r0, r0
    3564:	4b1d      	ldr	r3, [pc, #116]	; (35dc <usart_init+0x334>)
    3566:	4798      	blx	r3
    3568:	e7ee      	b.n	3548 <usart_init+0x2a0>
		module->callback[i]            = NULL;
    356a:	2300      	movs	r3, #0
    356c:	60eb      	str	r3, [r5, #12]
    356e:	612b      	str	r3, [r5, #16]
    3570:	616b      	str	r3, [r5, #20]
    3572:	61ab      	str	r3, [r5, #24]
    3574:	61eb      	str	r3, [r5, #28]
    3576:	622b      	str	r3, [r5, #32]
	module->tx_buffer_ptr              = NULL;
    3578:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    357a:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    357c:	2200      	movs	r2, #0
    357e:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    3580:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    3582:	3330      	adds	r3, #48	; 0x30
    3584:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    3586:	3301      	adds	r3, #1
    3588:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    358a:	3301      	adds	r3, #1
    358c:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    358e:	3301      	adds	r3, #1
    3590:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    3592:	6828      	ldr	r0, [r5, #0]
    3594:	4b07      	ldr	r3, [pc, #28]	; (35b4 <usart_init+0x30c>)
    3596:	4798      	blx	r3
    3598:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    359a:	4911      	ldr	r1, [pc, #68]	; (35e0 <usart_init+0x338>)
    359c:	4b11      	ldr	r3, [pc, #68]	; (35e4 <usart_init+0x33c>)
    359e:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    35a0:	00a4      	lsls	r4, r4, #2
    35a2:	4b11      	ldr	r3, [pc, #68]	; (35e8 <usart_init+0x340>)
    35a4:	50e5      	str	r5, [r4, r3]
	return status_code;
    35a6:	2000      	movs	r0, #0
    35a8:	e691      	b.n	32ce <usart_init+0x26>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    35aa:	2310      	movs	r3, #16
    35ac:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    35ae:	2300      	movs	r3, #0
    35b0:	9307      	str	r3, [sp, #28]
    35b2:	e6e8      	b.n	3386 <usart_init+0xde>
    35b4:	00004419 	.word	0x00004419
    35b8:	40000400 	.word	0x40000400
    35bc:	00004fed 	.word	0x00004fed
    35c0:	00004f61 	.word	0x00004f61
    35c4:	00004255 	.word	0x00004255
    35c8:	41002000 	.word	0x41002000
    35cc:	00005009 	.word	0x00005009
    35d0:	00004197 	.word	0x00004197
    35d4:	000041c1 	.word	0x000041c1
    35d8:	000042a1 	.word	0x000042a1
    35dc:	000050e5 	.word	0x000050e5
    35e0:	00003805 	.word	0x00003805
    35e4:	00004455 	.word	0x00004455
    35e8:	20000bf0 	.word	0x20000bf0

000035ec <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    35ec:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    35ee:	231c      	movs	r3, #28
	if (!(module->transmitter_enabled)) {
    35f0:	2a00      	cmp	r2, #0
    35f2:	d101      	bne.n	35f8 <usart_write_wait+0xc>
		/* Wait until data is sent */
	}
	//PORT->Group[0].OUTCLR.bit.OUTCLR=PORT_PA27;
	
	return STATUS_OK;
}
    35f4:	0018      	movs	r0, r3
    35f6:	4770      	bx	lr
	if (module->remaining_tx_buffer_length > 0) {
    35f8:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    35fa:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    35fc:	3b17      	subs	r3, #23
	if (module->remaining_tx_buffer_length > 0) {
    35fe:	2a00      	cmp	r2, #0
    3600:	d1f8      	bne.n	35f4 <usart_write_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    3602:	6803      	ldr	r3, [r0, #0]
	return (usart_hw->SYNCBUSY.reg);
    3604:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    3606:	2a00      	cmp	r2, #0
    3608:	d1fc      	bne.n	3604 <usart_write_wait+0x18>
	usart_hw->DATA.reg = tx_data;
    360a:	8519      	strh	r1, [r3, #40]	; 0x28
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    360c:	2102      	movs	r1, #2
    360e:	7e1a      	ldrb	r2, [r3, #24]
    3610:	420a      	tst	r2, r1
    3612:	d0fc      	beq.n	360e <usart_write_wait+0x22>
	return STATUS_OK;
    3614:	2300      	movs	r3, #0
    3616:	e7ed      	b.n	35f4 <usart_write_wait+0x8>

00003618 <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    3618:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    361a:	231c      	movs	r3, #28
	if (!(module->receiver_enabled)) {
    361c:	2a00      	cmp	r2, #0
    361e:	d101      	bne.n	3624 <usart_read_wait+0xc>

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;

	return STATUS_OK;
}
    3620:	0018      	movs	r0, r3
    3622:	4770      	bx	lr
	if (module->remaining_rx_buffer_length > 0) {
    3624:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    3626:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    3628:	3b17      	subs	r3, #23
	if (module->remaining_rx_buffer_length > 0) {
    362a:	2a00      	cmp	r2, #0
    362c:	d1f8      	bne.n	3620 <usart_read_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    362e:	6802      	ldr	r2, [r0, #0]
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    3630:	7e10      	ldrb	r0, [r2, #24]
    3632:	0740      	lsls	r0, r0, #29
    3634:	d5f4      	bpl.n	3620 <usart_read_wait+0x8>
	return (usart_hw->SYNCBUSY.reg);
    3636:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    3638:	2b00      	cmp	r3, #0
    363a:	d1fc      	bne.n	3636 <usart_read_wait+0x1e>
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    363c:	8b53      	ldrh	r3, [r2, #26]
    363e:	b2db      	uxtb	r3, r3
	if (error_code) {
    3640:	0698      	lsls	r0, r3, #26
    3642:	d01d      	beq.n	3680 <usart_read_wait+0x68>
		if (error_code & SERCOM_USART_STATUS_FERR) {
    3644:	0798      	lsls	r0, r3, #30
    3646:	d503      	bpl.n	3650 <usart_read_wait+0x38>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    3648:	2302      	movs	r3, #2
    364a:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_FORMAT;
    364c:	3318      	adds	r3, #24
    364e:	e7e7      	b.n	3620 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    3650:	0758      	lsls	r0, r3, #29
    3652:	d503      	bpl.n	365c <usart_read_wait+0x44>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    3654:	2304      	movs	r3, #4
    3656:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_OVERFLOW;
    3658:	331a      	adds	r3, #26
    365a:	e7e1      	b.n	3620 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    365c:	07d8      	lsls	r0, r3, #31
    365e:	d503      	bpl.n	3668 <usart_read_wait+0x50>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    3660:	2301      	movs	r3, #1
    3662:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_DATA;
    3664:	3312      	adds	r3, #18
    3666:	e7db      	b.n	3620 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    3668:	06d8      	lsls	r0, r3, #27
    366a:	d503      	bpl.n	3674 <usart_read_wait+0x5c>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    366c:	2310      	movs	r3, #16
    366e:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PROTOCOL;
    3670:	3332      	adds	r3, #50	; 0x32
    3672:	e7d5      	b.n	3620 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    3674:	069b      	lsls	r3, r3, #26
    3676:	d503      	bpl.n	3680 <usart_read_wait+0x68>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    3678:	2320      	movs	r3, #32
    367a:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PACKET_COLLISION;
    367c:	3321      	adds	r3, #33	; 0x21
    367e:	e7cf      	b.n	3620 <usart_read_wait+0x8>
	*rx_data = usart_hw->DATA.reg;
    3680:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    3682:	800b      	strh	r3, [r1, #0]
	return STATUS_OK;
    3684:	2300      	movs	r3, #0
    3686:	e7cb      	b.n	3620 <usart_read_wait+0x8>

00003688 <usart_read_buffer_wait>:
 */
enum status_code usart_read_buffer_wait(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    3688:	b5f0      	push	{r4, r5, r6, r7, lr}
    368a:	46d6      	mov	lr, sl
    368c:	b500      	push	{lr}
    368e:	b084      	sub	sp, #16
    3690:	0004      	movs	r4, r0
    3692:	9101      	str	r1, [sp, #4]
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    3694:	2017      	movs	r0, #23
	if (length == 0) {
    3696:	2a00      	cmp	r2, #0
    3698:	d103      	bne.n	36a2 <usart_read_buffer_wait+0x1a>
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
}
    369a:	b004      	add	sp, #16
    369c:	bc04      	pop	{r2}
    369e:	4692      	mov	sl, r2
    36a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (!(module->receiver_enabled)) {
    36a2:	79a3      	ldrb	r3, [r4, #6]
		return STATUS_ERR_DENIED;
    36a4:	3005      	adds	r0, #5
	if (!(module->receiver_enabled)) {
    36a6:	2b00      	cmp	r3, #0
    36a8:	d0f7      	beq.n	369a <usart_read_buffer_wait+0x12>
	SercomUsart *const usart_hw = &(module->hw->USART);
    36aa:	6826      	ldr	r6, [r4, #0]
	while (length--) {
    36ac:	3a01      	subs	r2, #1
    36ae:	b293      	uxth	r3, r2
    36b0:	469a      	mov	sl, r3
    36b2:	2500      	movs	r5, #0
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
    36b4:	2704      	movs	r7, #4
    36b6:	e019      	b.n	36ec <usart_read_buffer_wait+0x64>
		uint16_t received_data = 0;
    36b8:	2300      	movs	r3, #0
    36ba:	aa02      	add	r2, sp, #8
    36bc:	80d3      	strh	r3, [r2, #6]
		retval = usart_read_wait(module, &received_data);
    36be:	1d91      	adds	r1, r2, #6
    36c0:	0020      	movs	r0, r4
    36c2:	4b15      	ldr	r3, [pc, #84]	; (3718 <usart_read_buffer_wait+0x90>)
    36c4:	4798      	blx	r3
		if (retval != STATUS_OK) {
    36c6:	2800      	cmp	r0, #0
    36c8:	d1e7      	bne.n	369a <usart_read_buffer_wait+0x12>
		rx_data[rx_pos++] = received_data;
    36ca:	1c69      	adds	r1, r5, #1
    36cc:	b289      	uxth	r1, r1
    36ce:	ab02      	add	r3, sp, #8
    36d0:	88db      	ldrh	r3, [r3, #6]
    36d2:	9a01      	ldr	r2, [sp, #4]
    36d4:	5553      	strb	r3, [r2, r5]
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    36d6:	7962      	ldrb	r2, [r4, #5]
    36d8:	2a01      	cmp	r2, #1
    36da:	d014      	beq.n	3706 <usart_read_buffer_wait+0x7e>
		rx_data[rx_pos++] = received_data;
    36dc:	000d      	movs	r5, r1
	while (length--) {
    36de:	4653      	mov	r3, sl
    36e0:	3b01      	subs	r3, #1
    36e2:	b29b      	uxth	r3, r3
    36e4:	469a      	mov	sl, r3
    36e6:	4b0d      	ldr	r3, [pc, #52]	; (371c <usart_read_buffer_wait+0x94>)
    36e8:	459a      	cmp	sl, r3
    36ea:	d0d6      	beq.n	369a <usart_read_buffer_wait+0x12>
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
    36ec:	7e33      	ldrb	r3, [r6, #24]
    36ee:	423b      	tst	r3, r7
    36f0:	d1e2      	bne.n	36b8 <usart_read_buffer_wait+0x30>
    36f2:	4b0a      	ldr	r3, [pc, #40]	; (371c <usart_read_buffer_wait+0x94>)
    36f4:	7e32      	ldrb	r2, [r6, #24]
    36f6:	423a      	tst	r2, r7
    36f8:	d1de      	bne.n	36b8 <usart_read_buffer_wait+0x30>
			} else if (i == USART_TIMEOUT) {
    36fa:	2b01      	cmp	r3, #1
    36fc:	d009      	beq.n	3712 <usart_read_buffer_wait+0x8a>
    36fe:	3b01      	subs	r3, #1
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    3700:	2b00      	cmp	r3, #0
    3702:	d1f7      	bne.n	36f4 <usart_read_buffer_wait+0x6c>
    3704:	e7d8      	b.n	36b8 <usart_read_buffer_wait+0x30>
			rx_data[rx_pos++] = (received_data >> 8);
    3706:	3502      	adds	r5, #2
    3708:	b2ad      	uxth	r5, r5
    370a:	0a1b      	lsrs	r3, r3, #8
    370c:	9a01      	ldr	r2, [sp, #4]
    370e:	5453      	strb	r3, [r2, r1]
    3710:	e7e5      	b.n	36de <usart_read_buffer_wait+0x56>
				return STATUS_ERR_TIMEOUT;
    3712:	2012      	movs	r0, #18
    3714:	e7c1      	b.n	369a <usart_read_buffer_wait+0x12>
    3716:	46c0      	nop			; (mov r8, r8)
    3718:	00003619 	.word	0x00003619
    371c:	0000ffff 	.word	0x0000ffff

00003720 <_usart_write_buffer>:
 */
enum status_code _usart_write_buffer(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    3720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3722:	0006      	movs	r6, r0
    3724:	000c      	movs	r4, r1
    3726:	0015      	movs	r5, r2
	Assert(module);
	Assert(module->hw);
	Assert(tx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    3728:	6807      	ldr	r7, [r0, #0]
	cpu_irq_enter_critical();
    372a:	4b0a      	ldr	r3, [pc, #40]	; (3754 <_usart_write_buffer+0x34>)
    372c:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART transmitter is busy */
	if (module->remaining_tx_buffer_length > 0) {
    372e:	8df3      	ldrh	r3, [r6, #46]	; 0x2e
    3730:	b29b      	uxth	r3, r3
    3732:	2b00      	cmp	r3, #0
    3734:	d003      	beq.n	373e <_usart_write_buffer+0x1e>
	cpu_irq_leave_critical();
    3736:	4b08      	ldr	r3, [pc, #32]	; (3758 <_usart_write_buffer+0x38>)
    3738:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    373a:	2005      	movs	r0, #5

	/* Enable the Data Register Empty Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE;

	return STATUS_OK;
}
    373c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	module->remaining_tx_buffer_length = length;
    373e:	85f5      	strh	r5, [r6, #46]	; 0x2e
    3740:	4b05      	ldr	r3, [pc, #20]	; (3758 <_usart_write_buffer+0x38>)
    3742:	4798      	blx	r3
	module->tx_buffer_ptr              = tx_data;
    3744:	62b4      	str	r4, [r6, #40]	; 0x28
	module->tx_status                  = STATUS_BUSY;
    3746:	2205      	movs	r2, #5
    3748:	2333      	movs	r3, #51	; 0x33
    374a:	54f2      	strb	r2, [r6, r3]
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE;
    374c:	3b32      	subs	r3, #50	; 0x32
    374e:	75bb      	strb	r3, [r7, #22]
	return STATUS_OK;
    3750:	2000      	movs	r0, #0
    3752:	e7f3      	b.n	373c <_usart_write_buffer+0x1c>
    3754:	00003e79 	.word	0x00003e79
    3758:	00003eb9 	.word	0x00003eb9

0000375c <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    375c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    375e:	0004      	movs	r4, r0
    3760:	000d      	movs	r5, r1
    3762:	0016      	movs	r6, r2
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    3764:	6807      	ldr	r7, [r0, #0]
	cpu_irq_enter_critical();
    3766:	4b0f      	ldr	r3, [pc, #60]	; (37a4 <_usart_read_buffer+0x48>)
    3768:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
    376a:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
    376c:	b29b      	uxth	r3, r3
    376e:	2b00      	cmp	r3, #0
    3770:	d003      	beq.n	377a <_usart_read_buffer+0x1e>
	cpu_irq_leave_critical();
    3772:	4b0d      	ldr	r3, [pc, #52]	; (37a8 <_usart_read_buffer+0x4c>)
    3774:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    3776:	2005      	movs	r0, #5
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
	}
#endif

	return STATUS_OK;
}
    3778:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	module->remaining_rx_buffer_length = length;
    377a:	85a6      	strh	r6, [r4, #44]	; 0x2c
    377c:	4b0a      	ldr	r3, [pc, #40]	; (37a8 <_usart_read_buffer+0x4c>)
    377e:	4798      	blx	r3
	module->rx_buffer_ptr              = rx_data;
    3780:	6265      	str	r5, [r4, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
    3782:	2205      	movs	r2, #5
    3784:	2332      	movs	r3, #50	; 0x32
    3786:	54e2      	strb	r2, [r4, r3]
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
    3788:	3b2e      	subs	r3, #46	; 0x2e
    378a:	75bb      	strb	r3, [r7, #22]
	if(module->lin_slave_enabled) {
    378c:	7a23      	ldrb	r3, [r4, #8]
    378e:	2b00      	cmp	r3, #0
    3790:	d001      	beq.n	3796 <_usart_read_buffer+0x3a>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
    3792:	2320      	movs	r3, #32
    3794:	75bb      	strb	r3, [r7, #22]
	if(module->start_frame_detection_enabled) {
    3796:	7a63      	ldrb	r3, [r4, #9]
	return STATUS_OK;
    3798:	2000      	movs	r0, #0
	if(module->start_frame_detection_enabled) {
    379a:	2b00      	cmp	r3, #0
    379c:	d0ec      	beq.n	3778 <_usart_read_buffer+0x1c>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
    379e:	2308      	movs	r3, #8
    37a0:	75bb      	strb	r3, [r7, #22]
    37a2:	e7e9      	b.n	3778 <_usart_read_buffer+0x1c>
    37a4:	00003e79 	.word	0x00003e79
    37a8:	00003eb9 	.word	0x00003eb9

000037ac <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    37ac:	1c93      	adds	r3, r2, #2
    37ae:	009b      	lsls	r3, r3, #2
    37b0:	18c3      	adds	r3, r0, r3
    37b2:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
    37b4:	2130      	movs	r1, #48	; 0x30
    37b6:	2301      	movs	r3, #1
    37b8:	4093      	lsls	r3, r2
    37ba:	001a      	movs	r2, r3
    37bc:	5c43      	ldrb	r3, [r0, r1]
    37be:	4313      	orrs	r3, r2
    37c0:	5443      	strb	r3, [r0, r1]
}
    37c2:	4770      	bx	lr

000037c4 <usart_write_buffer_job>:
 */
enum status_code usart_write_buffer_job(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    37c4:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    37c6:	2317      	movs	r3, #23
	if (length == 0) {
    37c8:	2a00      	cmp	r2, #0
    37ca:	d101      	bne.n	37d0 <usart_write_buffer_job+0xc>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous write */
	return _usart_write_buffer(module, tx_data, length);
}
    37cc:	0018      	movs	r0, r3
    37ce:	bd10      	pop	{r4, pc}
	if (!(module->transmitter_enabled)) {
    37d0:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
    37d2:	3305      	adds	r3, #5
	if (!(module->transmitter_enabled)) {
    37d4:	2c00      	cmp	r4, #0
    37d6:	d0f9      	beq.n	37cc <usart_write_buffer_job+0x8>
	return _usart_write_buffer(module, tx_data, length);
    37d8:	4b01      	ldr	r3, [pc, #4]	; (37e0 <usart_write_buffer_job+0x1c>)
    37da:	4798      	blx	r3
    37dc:	0003      	movs	r3, r0
    37de:	e7f5      	b.n	37cc <usart_write_buffer_job+0x8>
    37e0:	00003721 	.word	0x00003721

000037e4 <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    37e4:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    37e6:	2317      	movs	r3, #23
	if (length == 0) {
    37e8:	2a00      	cmp	r2, #0
    37ea:	d101      	bne.n	37f0 <usart_read_buffer_job+0xc>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous read */
	return _usart_read_buffer(module, rx_data, length);
}
    37ec:	0018      	movs	r0, r3
    37ee:	bd10      	pop	{r4, pc}
	if (!(module->receiver_enabled)) {
    37f0:	7984      	ldrb	r4, [r0, #6]
		return STATUS_ERR_DENIED;
    37f2:	3305      	adds	r3, #5
	if (!(module->receiver_enabled)) {
    37f4:	2c00      	cmp	r4, #0
    37f6:	d0f9      	beq.n	37ec <usart_read_buffer_job+0x8>
	return _usart_read_buffer(module, rx_data, length);
    37f8:	4b01      	ldr	r3, [pc, #4]	; (3800 <usart_read_buffer_job+0x1c>)
    37fa:	4798      	blx	r3
    37fc:	0003      	movs	r3, r0
    37fe:	e7f5      	b.n	37ec <usart_read_buffer_job+0x8>
    3800:	0000375d 	.word	0x0000375d

00003804 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    3804:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    3806:	0080      	lsls	r0, r0, #2
    3808:	4b62      	ldr	r3, [pc, #392]	; (3994 <_usart_interrupt_handler+0x190>)
    380a:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    380c:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    380e:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
    3810:	2b00      	cmp	r3, #0
    3812:	d1fc      	bne.n	380e <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    3814:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    3816:	7da6      	ldrb	r6, [r4, #22]
    3818:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    381a:	2330      	movs	r3, #48	; 0x30
    381c:	5ceb      	ldrb	r3, [r5, r3]
    381e:	2231      	movs	r2, #49	; 0x31
    3820:	5caf      	ldrb	r7, [r5, r2]
    3822:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    3824:	07f3      	lsls	r3, r6, #31
    3826:	d522      	bpl.n	386e <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    3828:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    382a:	b29b      	uxth	r3, r3
    382c:	2b00      	cmp	r3, #0
    382e:	d01c      	beq.n	386a <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    3830:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    3832:	7813      	ldrb	r3, [r2, #0]
    3834:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    3836:	1c51      	adds	r1, r2, #1
    3838:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    383a:	7969      	ldrb	r1, [r5, #5]
    383c:	2901      	cmp	r1, #1
    383e:	d00e      	beq.n	385e <_usart_interrupt_handler+0x5a>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    3840:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    3842:	05db      	lsls	r3, r3, #23
    3844:	0ddb      	lsrs	r3, r3, #23
    3846:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    3848:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    384a:	3b01      	subs	r3, #1
    384c:	b29b      	uxth	r3, r3
    384e:	85eb      	strh	r3, [r5, #46]	; 0x2e
    3850:	2b00      	cmp	r3, #0
    3852:	d10c      	bne.n	386e <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    3854:	3301      	adds	r3, #1
    3856:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    3858:	3301      	adds	r3, #1
    385a:	75a3      	strb	r3, [r4, #22]
    385c:	e007      	b.n	386e <_usart_interrupt_handler+0x6a>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    385e:	7851      	ldrb	r1, [r2, #1]
    3860:	0209      	lsls	r1, r1, #8
    3862:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
    3864:	3202      	adds	r2, #2
    3866:	62aa      	str	r2, [r5, #40]	; 0x28
    3868:	e7eb      	b.n	3842 <_usart_interrupt_handler+0x3e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    386a:	2301      	movs	r3, #1
    386c:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    386e:	07b3      	lsls	r3, r6, #30
    3870:	d506      	bpl.n	3880 <_usart_interrupt_handler+0x7c>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    3872:	2302      	movs	r3, #2
    3874:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    3876:	2200      	movs	r2, #0
    3878:	3331      	adds	r3, #49	; 0x31
    387a:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    387c:	07fb      	lsls	r3, r7, #31
    387e:	d41a      	bmi.n	38b6 <_usart_interrupt_handler+0xb2>
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    3880:	0773      	lsls	r3, r6, #29
    3882:	d565      	bpl.n	3950 <_usart_interrupt_handler+0x14c>

		if (module->remaining_rx_buffer_length) {
    3884:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    3886:	b29b      	uxth	r3, r3
    3888:	2b00      	cmp	r3, #0
    388a:	d05f      	beq.n	394c <_usart_interrupt_handler+0x148>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    388c:	8b63      	ldrh	r3, [r4, #26]
    388e:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    3890:	071a      	lsls	r2, r3, #28
    3892:	d414      	bmi.n	38be <_usart_interrupt_handler+0xba>
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    3894:	223f      	movs	r2, #63	; 0x3f
    3896:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    3898:	2b00      	cmp	r3, #0
    389a:	d034      	beq.n	3906 <_usart_interrupt_handler+0x102>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    389c:	079a      	lsls	r2, r3, #30
    389e:	d511      	bpl.n	38c4 <_usart_interrupt_handler+0xc0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    38a0:	221a      	movs	r2, #26
    38a2:	2332      	movs	r3, #50	; 0x32
    38a4:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    38a6:	3b30      	subs	r3, #48	; 0x30
    38a8:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    38aa:	077b      	lsls	r3, r7, #29
    38ac:	d550      	bpl.n	3950 <_usart_interrupt_handler+0x14c>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    38ae:	0028      	movs	r0, r5
    38b0:	696b      	ldr	r3, [r5, #20]
    38b2:	4798      	blx	r3
    38b4:	e04c      	b.n	3950 <_usart_interrupt_handler+0x14c>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    38b6:	0028      	movs	r0, r5
    38b8:	68eb      	ldr	r3, [r5, #12]
    38ba:	4798      	blx	r3
    38bc:	e7e0      	b.n	3880 <_usart_interrupt_handler+0x7c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    38be:	2237      	movs	r2, #55	; 0x37
    38c0:	4013      	ands	r3, r2
    38c2:	e7e9      	b.n	3898 <_usart_interrupt_handler+0x94>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    38c4:	075a      	lsls	r2, r3, #29
    38c6:	d505      	bpl.n	38d4 <_usart_interrupt_handler+0xd0>
					module->rx_status = STATUS_ERR_OVERFLOW;
    38c8:	221e      	movs	r2, #30
    38ca:	2332      	movs	r3, #50	; 0x32
    38cc:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    38ce:	3b2e      	subs	r3, #46	; 0x2e
    38d0:	8363      	strh	r3, [r4, #26]
    38d2:	e7ea      	b.n	38aa <_usart_interrupt_handler+0xa6>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    38d4:	07da      	lsls	r2, r3, #31
    38d6:	d505      	bpl.n	38e4 <_usart_interrupt_handler+0xe0>
					module->rx_status = STATUS_ERR_BAD_DATA;
    38d8:	2213      	movs	r2, #19
    38da:	2332      	movs	r3, #50	; 0x32
    38dc:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    38de:	3b31      	subs	r3, #49	; 0x31
    38e0:	8363      	strh	r3, [r4, #26]
    38e2:	e7e2      	b.n	38aa <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    38e4:	06da      	lsls	r2, r3, #27
    38e6:	d505      	bpl.n	38f4 <_usart_interrupt_handler+0xf0>
					module->rx_status = STATUS_ERR_PROTOCOL;
    38e8:	2242      	movs	r2, #66	; 0x42
    38ea:	2332      	movs	r3, #50	; 0x32
    38ec:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    38ee:	3b22      	subs	r3, #34	; 0x22
    38f0:	8363      	strh	r3, [r4, #26]
    38f2:	e7da      	b.n	38aa <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    38f4:	2220      	movs	r2, #32
    38f6:	421a      	tst	r2, r3
    38f8:	d0d7      	beq.n	38aa <_usart_interrupt_handler+0xa6>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    38fa:	3221      	adds	r2, #33	; 0x21
    38fc:	2332      	movs	r3, #50	; 0x32
    38fe:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    3900:	3b12      	subs	r3, #18
    3902:	8363      	strh	r3, [r4, #26]
    3904:	e7d1      	b.n	38aa <_usart_interrupt_handler+0xa6>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    3906:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    3908:	05db      	lsls	r3, r3, #23
    390a:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    390c:	b2da      	uxtb	r2, r3
    390e:	6a69      	ldr	r1, [r5, #36]	; 0x24
    3910:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    3912:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    3914:	1c51      	adds	r1, r2, #1
    3916:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    3918:	7969      	ldrb	r1, [r5, #5]
    391a:	2901      	cmp	r1, #1
    391c:	d010      	beq.n	3940 <_usart_interrupt_handler+0x13c>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    391e:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    3920:	3b01      	subs	r3, #1
    3922:	b29b      	uxth	r3, r3
    3924:	85ab      	strh	r3, [r5, #44]	; 0x2c
    3926:	2b00      	cmp	r3, #0
    3928:	d112      	bne.n	3950 <_usart_interrupt_handler+0x14c>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    392a:	3304      	adds	r3, #4
    392c:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    392e:	2200      	movs	r2, #0
    3930:	332e      	adds	r3, #46	; 0x2e
    3932:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    3934:	07bb      	lsls	r3, r7, #30
    3936:	d50b      	bpl.n	3950 <_usart_interrupt_handler+0x14c>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    3938:	0028      	movs	r0, r5
    393a:	692b      	ldr	r3, [r5, #16]
    393c:	4798      	blx	r3
    393e:	e007      	b.n	3950 <_usart_interrupt_handler+0x14c>
					*(module->rx_buffer_ptr) = (received_data >> 8);
    3940:	0a1b      	lsrs	r3, r3, #8
    3942:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
    3944:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    3946:	3301      	adds	r3, #1
    3948:	626b      	str	r3, [r5, #36]	; 0x24
    394a:	e7e8      	b.n	391e <_usart_interrupt_handler+0x11a>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    394c:	2304      	movs	r3, #4
    394e:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    3950:	06f3      	lsls	r3, r6, #27
    3952:	d504      	bpl.n	395e <_usart_interrupt_handler+0x15a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    3954:	2310      	movs	r3, #16
    3956:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    3958:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    395a:	06fb      	lsls	r3, r7, #27
    395c:	d40e      	bmi.n	397c <_usart_interrupt_handler+0x178>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    395e:	06b3      	lsls	r3, r6, #26
    3960:	d504      	bpl.n	396c <_usart_interrupt_handler+0x168>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    3962:	2320      	movs	r3, #32
    3964:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    3966:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    3968:	073b      	lsls	r3, r7, #28
    396a:	d40b      	bmi.n	3984 <_usart_interrupt_handler+0x180>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    396c:	0733      	lsls	r3, r6, #28
    396e:	d504      	bpl.n	397a <_usart_interrupt_handler+0x176>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    3970:	2308      	movs	r3, #8
    3972:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    3974:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    3976:	06bb      	lsls	r3, r7, #26
    3978:	d408      	bmi.n	398c <_usart_interrupt_handler+0x188>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
    397a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    397c:	0028      	movs	r0, r5
    397e:	69eb      	ldr	r3, [r5, #28]
    3980:	4798      	blx	r3
    3982:	e7ec      	b.n	395e <_usart_interrupt_handler+0x15a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    3984:	0028      	movs	r0, r5
    3986:	69ab      	ldr	r3, [r5, #24]
    3988:	4798      	blx	r3
    398a:	e7ef      	b.n	396c <_usart_interrupt_handler+0x168>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    398c:	6a2b      	ldr	r3, [r5, #32]
    398e:	0028      	movs	r0, r5
    3990:	4798      	blx	r3
}
    3992:	e7f2      	b.n	397a <_usart_interrupt_handler+0x176>
    3994:	20000bf0 	.word	0x20000bf0

00003998 <_tcc_interrupt_handler>:
 * \param[in]  module_index  ID of the TCC instance calling the interrupt
 *                           handler
 */
void _tcc_interrupt_handler(
		uint8_t module_index)
{
    3998:	b5f0      	push	{r4, r5, r6, r7, lr}
    399a:	46c6      	mov	lr, r8
    399c:	b500      	push	{lr}
	int i;

	uint32_t interrupt_and_callback_status_mask;

	struct tcc_module *module =
    399e:	0080      	lsls	r0, r0, #2
    39a0:	4b0e      	ldr	r3, [pc, #56]	; (39dc <_tcc_interrupt_handler+0x44>)
    39a2:	58c7      	ldr	r7, [r0, r3]
			(struct tcc_module *)_tcc_instances[module_index];

	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    39a4:	683b      	ldr	r3, [r7, #0]
    39a6:	6ade      	ldr	r6, [r3, #44]	; 0x2c
    39a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    39aa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
    39ac:	4013      	ands	r3, r2
    39ae:	401e      	ands	r6, r3
    39b0:	2400      	movs	r4, #0
			module->register_callback_mask &
			module->enable_callback_mask);

	/* Check if callback interrupt has occured */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
    39b2:	4b0b      	ldr	r3, [pc, #44]	; (39e0 <_tcc_interrupt_handler+0x48>)
    39b4:	4698      	mov	r8, r3
    39b6:	e002      	b.n	39be <_tcc_interrupt_handler+0x26>
    39b8:	3404      	adds	r4, #4
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    39ba:	2c30      	cmp	r4, #48	; 0x30
    39bc:	d00a      	beq.n	39d4 <_tcc_interrupt_handler+0x3c>
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
    39be:	4643      	mov	r3, r8
    39c0:	58e5      	ldr	r5, [r4, r3]
    39c2:	4235      	tst	r5, r6
    39c4:	d0f8      	beq.n	39b8 <_tcc_interrupt_handler+0x20>
			/* Invoke the registered and enabled callback function */
			(module->callback[i])(module);
    39c6:	193b      	adds	r3, r7, r4
    39c8:	685b      	ldr	r3, [r3, #4]
    39ca:	0038      	movs	r0, r7
    39cc:	4798      	blx	r3
			/* Clear interrupt flag */
			module->hw->INTFLAG.reg = _tcc_intflag[i];
    39ce:	683b      	ldr	r3, [r7, #0]
    39d0:	62dd      	str	r5, [r3, #44]	; 0x2c
    39d2:	e7f1      	b.n	39b8 <_tcc_interrupt_handler+0x20>
		}
	}
}
    39d4:	bc04      	pop	{r2}
    39d6:	4690      	mov	r8, r2
    39d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    39da:	46c0      	nop			; (mov r8, r8)
    39dc:	20000b94 	.word	0x20000b94
    39e0:	00009b04 	.word	0x00009b04

000039e4 <TCC0_Handler>:
MREPEAT(TCC_INST_NUM, _TCC_INTERRUPT_HANDLER, 0)
    39e4:	b510      	push	{r4, lr}
    39e6:	2000      	movs	r0, #0
    39e8:	4b01      	ldr	r3, [pc, #4]	; (39f0 <TCC0_Handler+0xc>)
    39ea:	4798      	blx	r3
    39ec:	bd10      	pop	{r4, pc}
    39ee:	46c0      	nop			; (mov r8, r8)
    39f0:	00003999 	.word	0x00003999

000039f4 <TCC1_Handler>:
    39f4:	b510      	push	{r4, lr}
    39f6:	2001      	movs	r0, #1
    39f8:	4b01      	ldr	r3, [pc, #4]	; (3a00 <TCC1_Handler+0xc>)
    39fa:	4798      	blx	r3
    39fc:	bd10      	pop	{r4, pc}
    39fe:	46c0      	nop			; (mov r8, r8)
    3a00:	00003999 	.word	0x00003999

00003a04 <TCC2_Handler>:
    3a04:	b510      	push	{r4, lr}
    3a06:	2002      	movs	r0, #2
    3a08:	4b01      	ldr	r3, [pc, #4]	; (3a10 <TCC2_Handler+0xc>)
    3a0a:	4798      	blx	r3
    3a0c:	bd10      	pop	{r4, pc}
    3a0e:	46c0      	nop			; (mov r8, r8)
    3a10:	00003999 	.word	0x00003999

00003a14 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    3a14:	b5f0      	push	{r4, r5, r6, r7, lr}
    3a16:	46c6      	mov	lr, r8
    3a18:	b500      	push	{lr}
    3a1a:	000c      	movs	r4, r1
    3a1c:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    3a1e:	2800      	cmp	r0, #0
    3a20:	d10f      	bne.n	3a42 <_read+0x2e>
		return -1;
	}

	for (; len > 0; --len) {
    3a22:	2a00      	cmp	r2, #0
    3a24:	dd11      	ble.n	3a4a <_read+0x36>
    3a26:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    3a28:	4e09      	ldr	r6, [pc, #36]	; (3a50 <_read+0x3c>)
    3a2a:	4d0a      	ldr	r5, [pc, #40]	; (3a54 <_read+0x40>)
    3a2c:	6830      	ldr	r0, [r6, #0]
    3a2e:	0021      	movs	r1, r4
    3a30:	682b      	ldr	r3, [r5, #0]
    3a32:	4798      	blx	r3
		ptr++;
    3a34:	3401      	adds	r4, #1
	for (; len > 0; --len) {
    3a36:	42bc      	cmp	r4, r7
    3a38:	d1f8      	bne.n	3a2c <_read+0x18>
		nChars++;
	}
	return nChars;
}
    3a3a:	4640      	mov	r0, r8
    3a3c:	bc04      	pop	{r2}
    3a3e:	4690      	mov	r8, r2
    3a40:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -1;
    3a42:	2301      	movs	r3, #1
    3a44:	425b      	negs	r3, r3
    3a46:	4698      	mov	r8, r3
    3a48:	e7f7      	b.n	3a3a <_read+0x26>
	for (; len > 0; --len) {
    3a4a:	4680      	mov	r8, r0
    3a4c:	e7f5      	b.n	3a3a <_read+0x26>
    3a4e:	46c0      	nop			; (mov r8, r8)
    3a50:	20000ba8 	.word	0x20000ba8
    3a54:	20000ba0 	.word	0x20000ba0

00003a58 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    3a58:	b5f0      	push	{r4, r5, r6, r7, lr}
    3a5a:	46c6      	mov	lr, r8
    3a5c:	b500      	push	{lr}
    3a5e:	000e      	movs	r6, r1
    3a60:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    3a62:	3801      	subs	r0, #1
    3a64:	2802      	cmp	r0, #2
    3a66:	d810      	bhi.n	3a8a <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    3a68:	2a00      	cmp	r2, #0
    3a6a:	d011      	beq.n	3a90 <_write+0x38>
    3a6c:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    3a6e:	4b0c      	ldr	r3, [pc, #48]	; (3aa0 <_write+0x48>)
    3a70:	4698      	mov	r8, r3
    3a72:	4f0c      	ldr	r7, [pc, #48]	; (3aa4 <_write+0x4c>)
    3a74:	4643      	mov	r3, r8
    3a76:	6818      	ldr	r0, [r3, #0]
    3a78:	5d31      	ldrb	r1, [r6, r4]
    3a7a:	683b      	ldr	r3, [r7, #0]
    3a7c:	4798      	blx	r3
    3a7e:	2800      	cmp	r0, #0
    3a80:	db08      	blt.n	3a94 <_write+0x3c>
			return -1;
		}
		++nChars;
    3a82:	3401      	adds	r4, #1
	for (; len != 0; --len) {
    3a84:	42a5      	cmp	r5, r4
    3a86:	d1f5      	bne.n	3a74 <_write+0x1c>
    3a88:	e006      	b.n	3a98 <_write+0x40>
		return -1;
    3a8a:	2401      	movs	r4, #1
    3a8c:	4264      	negs	r4, r4
    3a8e:	e003      	b.n	3a98 <_write+0x40>
	for (; len != 0; --len) {
    3a90:	0014      	movs	r4, r2
    3a92:	e001      	b.n	3a98 <_write+0x40>
			return -1;
    3a94:	2401      	movs	r4, #1
    3a96:	4264      	negs	r4, r4
	}
	return nChars;
}
    3a98:	0020      	movs	r0, r4
    3a9a:	bc04      	pop	{r2}
    3a9c:	4690      	mov	r8, r2
    3a9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3aa0:	20000ba8 	.word	0x20000ba8
    3aa4:	20000ba4 	.word	0x20000ba4

00003aa8 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    3aa8:	b570      	push	{r4, r5, r6, lr}
    3aaa:	b082      	sub	sp, #8
    3aac:	0005      	movs	r5, r0
    3aae:	000e      	movs	r6, r1
	uint16_t temp = 0;
    3ab0:	2200      	movs	r2, #0
    3ab2:	466b      	mov	r3, sp
    3ab4:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    3ab6:	4c06      	ldr	r4, [pc, #24]	; (3ad0 <usart_serial_getchar+0x28>)
    3ab8:	466b      	mov	r3, sp
    3aba:	1d99      	adds	r1, r3, #6
    3abc:	0028      	movs	r0, r5
    3abe:	47a0      	blx	r4
    3ac0:	2800      	cmp	r0, #0
    3ac2:	d1f9      	bne.n	3ab8 <usart_serial_getchar+0x10>

	*c = temp;
    3ac4:	466b      	mov	r3, sp
    3ac6:	3306      	adds	r3, #6
    3ac8:	881b      	ldrh	r3, [r3, #0]
    3aca:	7033      	strb	r3, [r6, #0]
}
    3acc:	b002      	add	sp, #8
    3ace:	bd70      	pop	{r4, r5, r6, pc}
    3ad0:	00003619 	.word	0x00003619

00003ad4 <usart_serial_putchar>:
{
    3ad4:	b570      	push	{r4, r5, r6, lr}
    3ad6:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
    3ad8:	b28c      	uxth	r4, r1
    3ada:	4e03      	ldr	r6, [pc, #12]	; (3ae8 <usart_serial_putchar+0x14>)
    3adc:	0021      	movs	r1, r4
    3ade:	0028      	movs	r0, r5
    3ae0:	47b0      	blx	r6
    3ae2:	2800      	cmp	r0, #0
    3ae4:	d1fa      	bne.n	3adc <usart_serial_putchar+0x8>
}
    3ae6:	bd70      	pop	{r4, r5, r6, pc}
    3ae8:	000035ed 	.word	0x000035ed

00003aec <USART_HOST_ISR_VECT>:
#if SAMD || SAMR21 || SAML21 || SAMR30
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
    3aec:	b510      	push	{r4, lr}
    3aee:	b082      	sub	sp, #8
static inline enum status_code usart_serial_read_packet(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
	return usart_read_buffer_wait(module, rx_data, length);
    3af0:	466b      	mov	r3, sp
    3af2:	1ddc      	adds	r4, r3, #7
    3af4:	2201      	movs	r2, #1
    3af6:	0021      	movs	r1, r4
    3af8:	480f      	ldr	r0, [pc, #60]	; (3b38 <USART_HOST_ISR_VECT+0x4c>)
    3afa:	4b10      	ldr	r3, [pc, #64]	; (3b3c <USART_HOST_ISR_VECT+0x50>)
    3afc:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    3afe:	b672      	cpsid	i
    3b00:	f3bf 8f5f 	dmb	sy
#else
    usart_serial_read_packet(USART_HOST, &temp, 1);
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
    3b04:	2200      	movs	r2, #0
    3b06:	4b0e      	ldr	r3, [pc, #56]	; (3b40 <USART_HOST_ISR_VECT+0x54>)
    3b08:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */

	serial_rx_buf[serial_rx_buf_tail] = temp;
    3b0a:	4b0e      	ldr	r3, [pc, #56]	; (3b44 <USART_HOST_ISR_VECT+0x58>)
    3b0c:	781b      	ldrb	r3, [r3, #0]
    3b0e:	7821      	ldrb	r1, [r4, #0]
    3b10:	4a0d      	ldr	r2, [pc, #52]	; (3b48 <USART_HOST_ISR_VECT+0x5c>)
    3b12:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
    3b14:	2b9b      	cmp	r3, #155	; 0x9b
    3b16:	d00a      	beq.n	3b2e <USART_HOST_ISR_VECT+0x42>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
	} else {
		serial_rx_buf_tail++;
    3b18:	3301      	adds	r3, #1
    3b1a:	4a0a      	ldr	r2, [pc, #40]	; (3b44 <USART_HOST_ISR_VECT+0x58>)
    3b1c:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
    3b1e:	2201      	movs	r2, #1
    3b20:	4b07      	ldr	r3, [pc, #28]	; (3b40 <USART_HOST_ISR_VECT+0x54>)
    3b22:	701a      	strb	r2, [r3, #0]
    3b24:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    3b28:	b662      	cpsie	i
}
    3b2a:	b002      	add	sp, #8
    3b2c:	bd10      	pop	{r4, pc}
		serial_rx_buf_tail = 0x00;
    3b2e:	2200      	movs	r2, #0
    3b30:	4b04      	ldr	r3, [pc, #16]	; (3b44 <USART_HOST_ISR_VECT+0x58>)
    3b32:	701a      	strb	r2, [r3, #0]
    3b34:	e7f3      	b.n	3b1e <USART_HOST_ISR_VECT+0x32>
    3b36:	46c0      	nop			; (mov r8, r8)
    3b38:	20000184 	.word	0x20000184
    3b3c:	00003689 	.word	0x00003689
    3b40:	2000000c 	.word	0x2000000c
    3b44:	20000254 	.word	0x20000254
    3b48:	200001b8 	.word	0x200001b8

00003b4c <sio2host_init>:
{
    3b4c:	b5f0      	push	{r4, r5, r6, r7, lr}
    3b4e:	b091      	sub	sp, #68	; 0x44
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    3b50:	2380      	movs	r3, #128	; 0x80
    3b52:	05db      	lsls	r3, r3, #23
    3b54:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    3b56:	2300      	movs	r3, #0
    3b58:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    3b5a:	22ff      	movs	r2, #255	; 0xff
    3b5c:	4669      	mov	r1, sp
    3b5e:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    3b60:	2200      	movs	r2, #0
    3b62:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    3b64:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
    3b66:	2196      	movs	r1, #150	; 0x96
    3b68:	0189      	lsls	r1, r1, #6
    3b6a:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
    3b6c:	2401      	movs	r4, #1
    3b6e:	2124      	movs	r1, #36	; 0x24
    3b70:	4668      	mov	r0, sp
    3b72:	5444      	strb	r4, [r0, r1]
	config->transmitter_enable = true;
    3b74:	3101      	adds	r1, #1
    3b76:	5444      	strb	r4, [r0, r1]
	config->clock_polarity_inverted = false;
    3b78:	3101      	adds	r1, #1
    3b7a:	5443      	strb	r3, [r0, r1]
	config->use_external_clock = false;
    3b7c:	3101      	adds	r1, #1
    3b7e:	5443      	strb	r3, [r0, r1]
	config->ext_clock_freq   = 0;
    3b80:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    3b82:	3105      	adds	r1, #5
    3b84:	5443      	strb	r3, [r0, r1]
	config->generator_source = GCLK_GENERATOR_0;
    3b86:	3101      	adds	r1, #1
    3b88:	5443      	strb	r3, [r0, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    3b8a:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    3b8c:	8203      	strh	r3, [r0, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    3b8e:	76c3      	strb	r3, [r0, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    3b90:	7602      	strb	r2, [r0, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    3b92:	7702      	strb	r2, [r0, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    3b94:	7642      	strb	r2, [r0, #25]
	config->receive_pulse_length                    = 19;
    3b96:	2313      	movs	r3, #19
    3b98:	7683      	strb	r3, [r0, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    3b9a:	7742      	strb	r2, [r0, #29]
	host_uart_config.mux_setting = HOST_SERCOM_MUX_SETTING;
    3b9c:	23c4      	movs	r3, #196	; 0xc4
    3b9e:	039b      	lsls	r3, r3, #14
    3ba0:	9303      	str	r3, [sp, #12]
	host_uart_config.pinmux_pad0 = HOST_SERCOM_PINMUX_PAD0;
    3ba2:	2301      	movs	r3, #1
    3ba4:	425b      	negs	r3, r3
    3ba6:	930c      	str	r3, [sp, #48]	; 0x30
	host_uart_config.pinmux_pad1 = HOST_SERCOM_PINMUX_PAD1;
    3ba8:	930d      	str	r3, [sp, #52]	; 0x34
	host_uart_config.pinmux_pad2 = HOST_SERCOM_PINMUX_PAD2;
    3baa:	4b2c      	ldr	r3, [pc, #176]	; (3c5c <sio2host_init+0x110>)
    3bac:	930e      	str	r3, [sp, #56]	; 0x38
	host_uart_config.pinmux_pad3 = HOST_SERCOM_PINMUX_PAD3;
    3bae:	4b2c      	ldr	r3, [pc, #176]	; (3c60 <sio2host_init+0x114>)
    3bb0:	930f      	str	r3, [sp, #60]	; 0x3c
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    3bb2:	4d2c      	ldr	r5, [pc, #176]	; (3c64 <sio2host_init+0x118>)
    3bb4:	4b2c      	ldr	r3, [pc, #176]	; (3c68 <sio2host_init+0x11c>)
    3bb6:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    3bb8:	4a2c      	ldr	r2, [pc, #176]	; (3c6c <sio2host_init+0x120>)
    3bba:	4b2d      	ldr	r3, [pc, #180]	; (3c70 <sio2host_init+0x124>)
    3bbc:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    3bbe:	4a2d      	ldr	r2, [pc, #180]	; (3c74 <sio2host_init+0x128>)
    3bc0:	4b2d      	ldr	r3, [pc, #180]	; (3c78 <sio2host_init+0x12c>)
    3bc2:	601a      	str	r2, [r3, #0]
	if (usart_init(module, hw, config) == STATUS_OK) {
    3bc4:	466a      	mov	r2, sp
    3bc6:	492d      	ldr	r1, [pc, #180]	; (3c7c <sio2host_init+0x130>)
    3bc8:	0028      	movs	r0, r5
    3bca:	4b2d      	ldr	r3, [pc, #180]	; (3c80 <sio2host_init+0x134>)
    3bcc:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    3bce:	4f2d      	ldr	r7, [pc, #180]	; (3c84 <sio2host_init+0x138>)
    3bd0:	683b      	ldr	r3, [r7, #0]
    3bd2:	6898      	ldr	r0, [r3, #8]
    3bd4:	2100      	movs	r1, #0
    3bd6:	4e2c      	ldr	r6, [pc, #176]	; (3c88 <sio2host_init+0x13c>)
    3bd8:	47b0      	blx	r6
	setbuf(stdin, NULL);
    3bda:	683b      	ldr	r3, [r7, #0]
    3bdc:	6858      	ldr	r0, [r3, #4]
    3bde:	2100      	movs	r1, #0
    3be0:	47b0      	blx	r6
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    3be2:	682e      	ldr	r6, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    3be4:	0030      	movs	r0, r6
    3be6:	4b29      	ldr	r3, [pc, #164]	; (3c8c <sio2host_init+0x140>)
    3be8:	4798      	blx	r3
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    3bea:	231f      	movs	r3, #31
    3bec:	4018      	ands	r0, r3
    3bee:	4084      	lsls	r4, r0
    3bf0:	4b27      	ldr	r3, [pc, #156]	; (3c90 <sio2host_init+0x144>)
    3bf2:	601c      	str	r4, [r3, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    3bf4:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    3bf6:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    3bf8:	2b00      	cmp	r3, #0
    3bfa:	d1fc      	bne.n	3bf6 <sio2host_init+0xaa>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    3bfc:	6833      	ldr	r3, [r6, #0]
    3bfe:	2202      	movs	r2, #2
    3c00:	4313      	orrs	r3, r2
    3c02:	6033      	str	r3, [r6, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    3c04:	4b17      	ldr	r3, [pc, #92]	; (3c64 <sio2host_init+0x118>)
    3c06:	681b      	ldr	r3, [r3, #0]
	return (usart_hw->SYNCBUSY.reg);
    3c08:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    3c0a:	2a00      	cmp	r2, #0
    3c0c:	d1fc      	bne.n	3c08 <sio2host_init+0xbc>
			module->receiver_enabled = true;
			break;

		case USART_TRANSCEIVER_TX:
			/* Enable TX */
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_TXEN;
    3c0e:	6859      	ldr	r1, [r3, #4]
    3c10:	2280      	movs	r2, #128	; 0x80
    3c12:	0252      	lsls	r2, r2, #9
    3c14:	430a      	orrs	r2, r1
    3c16:	605a      	str	r2, [r3, #4]
			module->transmitter_enabled = true;
    3c18:	2101      	movs	r1, #1
    3c1a:	4a12      	ldr	r2, [pc, #72]	; (3c64 <sio2host_init+0x118>)
    3c1c:	71d1      	strb	r1, [r2, #7]
	return (usart_hw->SYNCBUSY.reg);
    3c1e:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    3c20:	2a00      	cmp	r2, #0
    3c22:	d1fc      	bne.n	3c1e <sio2host_init+0xd2>
	return (usart_hw->SYNCBUSY.reg);
    3c24:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    3c26:	2a00      	cmp	r2, #0
    3c28:	d1fc      	bne.n	3c24 <sio2host_init+0xd8>
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_RXEN;
    3c2a:	6859      	ldr	r1, [r3, #4]
    3c2c:	2280      	movs	r2, #128	; 0x80
    3c2e:	0292      	lsls	r2, r2, #10
    3c30:	430a      	orrs	r2, r1
    3c32:	605a      	str	r2, [r3, #4]
			module->receiver_enabled = true;
    3c34:	2101      	movs	r1, #1
    3c36:	4a0b      	ldr	r2, [pc, #44]	; (3c64 <sio2host_init+0x118>)
    3c38:	7191      	strb	r1, [r2, #6]
	return (usart_hw->SYNCBUSY.reg);
    3c3a:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    3c3c:	2a00      	cmp	r2, #0
    3c3e:	d1fc      	bne.n	3c3a <sio2host_init+0xee>
	USART_HOST_RX_ISR_ENABLE();
    3c40:	4914      	ldr	r1, [pc, #80]	; (3c94 <sio2host_init+0x148>)
    3c42:	2000      	movs	r0, #0
    3c44:	4b14      	ldr	r3, [pc, #80]	; (3c98 <sio2host_init+0x14c>)
    3c46:	4798      	blx	r3
    3c48:	2204      	movs	r2, #4
    3c4a:	4b0c      	ldr	r3, [pc, #48]	; (3c7c <sio2host_init+0x130>)
    3c4c:	759a      	strb	r2, [r3, #22]
    3c4e:	32fd      	adds	r2, #253	; 0xfd
    3c50:	32ff      	adds	r2, #255	; 0xff
    3c52:	4b0f      	ldr	r3, [pc, #60]	; (3c90 <sio2host_init+0x144>)
    3c54:	601a      	str	r2, [r3, #0]
}
    3c56:	b011      	add	sp, #68	; 0x44
    3c58:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3c5a:	46c0      	nop			; (mov r8, r8)
    3c5c:	00360003 	.word	0x00360003
    3c60:	00370003 	.word	0x00370003
    3c64:	20000184 	.word	0x20000184
    3c68:	20000ba8 	.word	0x20000ba8
    3c6c:	00003ad5 	.word	0x00003ad5
    3c70:	20000ba4 	.word	0x20000ba4
    3c74:	00003aa9 	.word	0x00003aa9
    3c78:	20000ba0 	.word	0x20000ba0
    3c7c:	42001c00 	.word	0x42001c00
    3c80:	000032a9 	.word	0x000032a9
    3c84:	200000ec 	.word	0x200000ec
    3c88:	00007d31 	.word	0x00007d31
    3c8c:	00004491 	.word	0x00004491
    3c90:	e000e100 	.word	0xe000e100
    3c94:	00003aed 	.word	0x00003aed
    3c98:	00004455 	.word	0x00004455

00003c9c <sio2host_tx>:
		buff[0] =data[0]; 
    3c9c:	7802      	ldrb	r2, [r0, #0]
    3c9e:	4b06      	ldr	r3, [pc, #24]	; (3cb8 <sio2host_tx+0x1c>)
    3ca0:	701a      	strb	r2, [r3, #0]
		buff[1] =data[1];
    3ca2:	7842      	ldrb	r2, [r0, #1]
    3ca4:	705a      	strb	r2, [r3, #1]
		buff[2] =data[2];
    3ca6:	7882      	ldrb	r2, [r0, #2]
    3ca8:	709a      	strb	r2, [r3, #2]
		buff[3] =data[3];
    3caa:	78c2      	ldrb	r2, [r0, #3]
    3cac:	70da      	strb	r2, [r3, #3]
		buff[4] =data[4];
    3cae:	7902      	ldrb	r2, [r0, #4]
    3cb0:	711a      	strb	r2, [r3, #4]
}
    3cb2:	0008      	movs	r0, r1
    3cb4:	4770      	bx	lr
    3cb6:	46c0      	nop			; (mov r8, r8)
    3cb8:	20000488 	.word	0x20000488

00003cbc <usr_frame_received_cb>:
/**
* \brief This function needs to be edited by the user for adding  tasks when a frame is received
* \param frame pointer to the received frame
*/
void usr_frame_received_cb(frame_info_t *frame)
{
    3cbc:	b510      	push	{r4, lr}
//	printf("\n\r RX:");
	sio2host_tx(&(frame->mpdu[FRAME_OVERHEAD-FCS_LEN+1]),(frame->mpdu[0])-FRAME_OVERHEAD);
    3cbe:	7a42      	ldrb	r2, [r0, #9]
    3cc0:	7a83      	ldrb	r3, [r0, #10]
    3cc2:	021b      	lsls	r3, r3, #8
    3cc4:	431a      	orrs	r2, r3
    3cc6:	7ac3      	ldrb	r3, [r0, #11]
    3cc8:	041b      	lsls	r3, r3, #16
    3cca:	4313      	orrs	r3, r2
    3ccc:	7b00      	ldrb	r0, [r0, #12]
    3cce:	0600      	lsls	r0, r0, #24
    3cd0:	4318      	orrs	r0, r3
    3cd2:	7801      	ldrb	r1, [r0, #0]
    3cd4:	390b      	subs	r1, #11
    3cd6:	b2c9      	uxtb	r1, r1
    3cd8:	300a      	adds	r0, #10
    3cda:	4b01      	ldr	r3, [pc, #4]	; (3ce0 <usr_frame_received_cb+0x24>)
    3cdc:	4798      	blx	r3
}
    3cde:	bd10      	pop	{r4, pc}
    3ce0:	00003c9d 	.word	0x00003c9d

00003ce4 <usr_frame_transmitted_cb>:
void usr_frame_transmitted_cb(retval_t status, frame_info_t *frame)
{
	//TODO (Project Wizard) - Add application taks when the frame is transmitted
	/* Toggle an LED in user-interface */
	/* led_toggle(); */
}
    3ce4:	4770      	bx	lr
	...

00003ce8 <wireless_init>:

/**
 * \brief This Function initializes the Wireless Module and board components i.e clock,irq etc
 */
void wireless_init(void)
{
    3ce8:	b5f0      	push	{r4, r5, r6, r7, lr}
    3cea:	b083      	sub	sp, #12
	/*Initialize IRQ*/
	irq_initialize_vectors();

//	system_init();
	system_board_init();
    3cec:	4b12      	ldr	r3, [pc, #72]	; (3d38 <wireless_init+0x50>)
    3cee:	4798      	blx	r3

    delay_init();
    3cf0:	4b12      	ldr	r3, [pc, #72]	; (3d3c <wireless_init+0x54>)
    3cf2:	4798      	blx	r3

	/*Initialize the Stack SW Timer*/
	//sw_timer_init();
	
	/*Initialize the TAL Layer*/
	if(tal_init()!= MAC_SUCCESS)
    3cf4:	4b12      	ldr	r3, [pc, #72]	; (3d40 <wireless_init+0x58>)
    3cf6:	4798      	blx	r3
    3cf8:	2800      	cmp	r0, #0
    3cfa:	d11c      	bne.n	3d36 <wireless_init+0x4e>
		//Error in Initializing the TAL Layer
		app_alert();	
	}
//	cpu_irq_enable();
	
	uint16_t src_addr = CCPU_ENDIAN_TO_LE16(SRC_ADDR);
    3cfc:	466b      	mov	r3, sp
    3cfe:	1d99      	adds	r1, r3, #6
    3d00:	2302      	movs	r3, #2
    3d02:	800b      	strh	r3, [r1, #0]
	uint16_t pan_id = CCPU_ENDIAN_TO_LE16(SRC_PAN_ID);
    3d04:	af01      	add	r7, sp, #4
    3d06:	4b0f      	ldr	r3, [pc, #60]	; (3d44 <wireless_init+0x5c>)
    3d08:	803b      	strh	r3, [r7, #0]
	uint8_t channel = CHANNEL_TRANSMIT_RECEIVE;
    3d0a:	466b      	mov	r3, sp
    3d0c:	1cde      	adds	r6, r3, #3
    3d0e:	230b      	movs	r3, #11
    3d10:	7033      	strb	r3, [r6, #0]
	uint8_t channel_page = CHANNEL_PAGE_TRANSMIT_RECEIVE;
    3d12:	466b      	mov	r3, sp
    3d14:	1c9d      	adds	r5, r3, #2
    3d16:	2300      	movs	r3, #0
    3d18:	702b      	strb	r3, [r5, #0]
	
	/* Set Default address. */
	tal_pib_set(macShortAddress, (pib_value_t *)&src_addr);
    3d1a:	2053      	movs	r0, #83	; 0x53
    3d1c:	4c0a      	ldr	r4, [pc, #40]	; (3d48 <wireless_init+0x60>)
    3d1e:	47a0      	blx	r4

	/* Set PAN ID. */
	tal_pib_set(macPANId, (pib_value_t *)&pan_id);
    3d20:	0039      	movs	r1, r7
    3d22:	2050      	movs	r0, #80	; 0x50
    3d24:	47a0      	blx	r4

	/* Set channel. */ /* Channel 11  is set as default in tal_init() */
	tal_pib_set(phyCurrentChannel, (pib_value_t *)&channel);
    3d26:	0031      	movs	r1, r6
    3d28:	2000      	movs	r0, #0
    3d2a:	47a0      	blx	r4
	
	/* Set Channel Page */ /* Channel Page 0  is set as default in tal_init() */
	tal_pib_set(phyCurrentPage,(pib_value_t *)&channel_page);
    3d2c:	0029      	movs	r1, r5
    3d2e:	2004      	movs	r0, #4
    3d30:	47a0      	blx	r4
    }
    #endif
*/

//	init_data_reception();
}
    3d32:	b003      	add	sp, #12
    3d34:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3d36:	e7fe      	b.n	3d36 <wireless_init+0x4e>
    3d38:	00003d5d 	.word	0x00003d5d
    3d3c:	00003de1 	.word	0x00003de1
    3d40:	000060f1 	.word	0x000060f1
    3d44:	00001234 	.word	0x00001234
    3d48:	000063e1 	.word	0x000063e1

00003d4c <init_data_reception>:
/** 
 * \brief The Receiver is switched on Using this function,
  * When PROMISCUOUS_MODE is enabled the receiver is put in RX_ON mode ,else it is switched on in RX_AACK_ON Mode
 */
void init_data_reception()
{
    3d4c:	b510      	push	{r4, lr}
		   bool mode = true;
		   tal_rxaack_prom_mode_ctrl(true);
		   tal_pib_set(macPromiscuousMode, (pib_value_t *)&mode);
       #endif
       /*RX_AACK_ON Mode is enabled if Promiscuous Mode is not used,else RX is switched on in RX_ON Mode*/
       tal_rx_enable(PHY_RX_ON); 
    3d4e:	2006      	movs	r0, #6
    3d50:	4b01      	ldr	r3, [pc, #4]	; (3d58 <init_data_reception+0xc>)
    3d52:	4798      	blx	r3
}
    3d54:	bd10      	pop	{r4, pc}
    3d56:	46c0      	nop			; (mov r8, r8)
    3d58:	00006739 	.word	0x00006739

00003d5c <system_board_init>:
#  pragma weak board_init=system_board_init
#endif


void system_board_init(void)
{
    3d5c:	b5f0      	push	{r4, r5, r6, r7, lr}
    3d5e:	b083      	sub	sp, #12
	config->direction  = PORT_PIN_DIR_INPUT;
    3d60:	ac01      	add	r4, sp, #4
    3d62:	2600      	movs	r6, #0
    3d64:	7026      	strb	r6, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    3d66:	2701      	movs	r7, #1
    3d68:	7067      	strb	r7, [r4, #1]
	config->powersave  = false;
    3d6a:	70a6      	strb	r6, [r4, #2]
	port_get_config_defaults(&pin_conf);
	
	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
	pin_conf.input_pull = PORT_PIN_PULL_UP;
	port_pin_set_config(PIN_PA05, &pin_conf);
    3d6c:	0021      	movs	r1, r4
    3d6e:	2005      	movs	r0, #5
    3d70:	4d14      	ldr	r5, [pc, #80]	; (3dc4 <system_board_init+0x68>)
    3d72:	47a8      	blx	r5

	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    3d74:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(AT86RFX_SPI_SCK, &pin_conf);
    3d76:	0021      	movs	r1, r4
    3d78:	2052      	movs	r0, #82	; 0x52
    3d7a:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SPI_MOSI, &pin_conf);
    3d7c:	0021      	movs	r1, r4
    3d7e:	203e      	movs	r0, #62	; 0x3e
    3d80:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SPI_CS, &pin_conf);
    3d82:	0021      	movs	r1, r4
    3d84:	203f      	movs	r0, #63	; 0x3f
    3d86:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_RST_PIN, &pin_conf);
    3d88:	0021      	movs	r1, r4
    3d8a:	202f      	movs	r0, #47	; 0x2f
    3d8c:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SLP_PIN, &pin_conf);
    3d8e:	0021      	movs	r1, r4
    3d90:	2014      	movs	r0, #20
    3d92:	47a8      	blx	r5
		port_base->OUTSET.reg = pin_mask;
    3d94:	2280      	movs	r2, #128	; 0x80
    3d96:	02d2      	lsls	r2, r2, #11
    3d98:	4b0b      	ldr	r3, [pc, #44]	; (3dc8 <system_board_init+0x6c>)
    3d9a:	619a      	str	r2, [r3, #24]
    3d9c:	4b0b      	ldr	r3, [pc, #44]	; (3dcc <system_board_init+0x70>)
    3d9e:	2280      	movs	r2, #128	; 0x80
    3da0:	05d2      	lsls	r2, r2, #23
    3da2:	619a      	str	r2, [r3, #24]
    3da4:	2280      	movs	r2, #128	; 0x80
    3da6:	0612      	lsls	r2, r2, #24
    3da8:	619a      	str	r2, [r3, #24]
    3daa:	2280      	movs	r2, #128	; 0x80
    3dac:	0212      	lsls	r2, r2, #8
    3dae:	619a      	str	r2, [r3, #24]
    3db0:	2280      	movs	r2, #128	; 0x80
    3db2:	0352      	lsls	r2, r2, #13
    3db4:	4b06      	ldr	r3, [pc, #24]	; (3dd0 <system_board_init+0x74>)
    3db6:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(AT86RFX_SPI_MOSI, true);
	port_pin_set_output_level(AT86RFX_SPI_CS, true);
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);
	
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    3db8:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
    3dba:	0021      	movs	r1, r4
    3dbc:	2053      	movs	r0, #83	; 0x53
    3dbe:	47a8      	blx	r5
	config_pinmux.mux_position = MUX_PA09F_RFCTRL_FECTRL1;
	config_pinmux.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
	system_pinmux_pin_set_config(PIN_RFCTRL1, &config_pinmux);
	system_pinmux_pin_set_config(PIN_RFCTRL2, &config_pinmux);
*/
}
    3dc0:	b003      	add	sp, #12
    3dc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3dc4:	000040b9 	.word	0x000040b9
    3dc8:	41004500 	.word	0x41004500
    3dcc:	41004480 	.word	0x41004480
    3dd0:	41004400 	.word	0x41004400

00003dd4 <modules_init>:

void modules_init(void)
{
    3dd4:	b510      	push	{r4, lr}
	sio2host_init();
    3dd6:	4b01      	ldr	r3, [pc, #4]	; (3ddc <modules_init+0x8>)
    3dd8:	4798      	blx	r3
}
    3dda:	bd10      	pop	{r4, pc}
    3ddc:	00003b4d 	.word	0x00003b4d

00003de0 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    3de0:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    3de2:	2000      	movs	r0, #0
    3de4:	4b08      	ldr	r3, [pc, #32]	; (3e08 <delay_init+0x28>)
    3de6:	4798      	blx	r3
    3de8:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
    3dea:	4c08      	ldr	r4, [pc, #32]	; (3e0c <delay_init+0x2c>)
    3dec:	21fa      	movs	r1, #250	; 0xfa
    3dee:	0089      	lsls	r1, r1, #2
    3df0:	47a0      	blx	r4
    3df2:	4b07      	ldr	r3, [pc, #28]	; (3e10 <delay_init+0x30>)
    3df4:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    3df6:	4907      	ldr	r1, [pc, #28]	; (3e14 <delay_init+0x34>)
    3df8:	0028      	movs	r0, r5
    3dfa:	47a0      	blx	r4
    3dfc:	4b06      	ldr	r3, [pc, #24]	; (3e18 <delay_init+0x38>)
    3dfe:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    3e00:	2205      	movs	r2, #5
    3e02:	4b06      	ldr	r3, [pc, #24]	; (3e1c <delay_init+0x3c>)
    3e04:	601a      	str	r2, [r3, #0]
}
    3e06:	bd70      	pop	{r4, r5, r6, pc}
    3e08:	00004ed5 	.word	0x00004ed5
    3e0c:	00007781 	.word	0x00007781
    3e10:	20000004 	.word	0x20000004
    3e14:	000f4240 	.word	0x000f4240
    3e18:	20000008 	.word	0x20000008
    3e1c:	e000e010 	.word	0xe000e010

00003e20 <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
    3e20:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
    3e22:	4b08      	ldr	r3, [pc, #32]	; (3e44 <delay_cycles_us+0x24>)
    3e24:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    3e26:	4a08      	ldr	r2, [pc, #32]	; (3e48 <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
    3e28:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    3e2a:	2180      	movs	r1, #128	; 0x80
    3e2c:	0249      	lsls	r1, r1, #9
	while (n--) {
    3e2e:	3801      	subs	r0, #1
    3e30:	d307      	bcc.n	3e42 <delay_cycles_us+0x22>
	if (n > 0) {
    3e32:	2c00      	cmp	r4, #0
    3e34:	d0fb      	beq.n	3e2e <delay_cycles_us+0xe>
		SysTick->LOAD = n;
    3e36:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    3e38:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    3e3a:	6813      	ldr	r3, [r2, #0]
    3e3c:	420b      	tst	r3, r1
    3e3e:	d0fc      	beq.n	3e3a <delay_cycles_us+0x1a>
    3e40:	e7f5      	b.n	3e2e <delay_cycles_us+0xe>
	}
}
    3e42:	bd30      	pop	{r4, r5, pc}
    3e44:	20000008 	.word	0x20000008
    3e48:	e000e010 	.word	0xe000e010

00003e4c <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
    3e4c:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
    3e4e:	4b08      	ldr	r3, [pc, #32]	; (3e70 <delay_cycles_ms+0x24>)
    3e50:	681c      	ldr	r4, [r3, #0]
		SysTick->LOAD = n;
    3e52:	4a08      	ldr	r2, [pc, #32]	; (3e74 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
    3e54:	2500      	movs	r5, #0
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    3e56:	2180      	movs	r1, #128	; 0x80
    3e58:	0249      	lsls	r1, r1, #9
	while (n--) {
    3e5a:	3801      	subs	r0, #1
    3e5c:	d307      	bcc.n	3e6e <delay_cycles_ms+0x22>
	if (n > 0) {
    3e5e:	2c00      	cmp	r4, #0
    3e60:	d0fb      	beq.n	3e5a <delay_cycles_ms+0xe>
		SysTick->LOAD = n;
    3e62:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    3e64:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    3e66:	6813      	ldr	r3, [r2, #0]
    3e68:	420b      	tst	r3, r1
    3e6a:	d0fc      	beq.n	3e66 <delay_cycles_ms+0x1a>
    3e6c:	e7f5      	b.n	3e5a <delay_cycles_ms+0xe>
	}
}
    3e6e:	bd30      	pop	{r4, r5, pc}
    3e70:	20000004 	.word	0x20000004
    3e74:	e000e010 	.word	0xe000e010

00003e78 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    3e78:	4b0c      	ldr	r3, [pc, #48]	; (3eac <cpu_irq_enter_critical+0x34>)
    3e7a:	681b      	ldr	r3, [r3, #0]
    3e7c:	2b00      	cmp	r3, #0
    3e7e:	d106      	bne.n	3e8e <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    3e80:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    3e84:	2b00      	cmp	r3, #0
    3e86:	d007      	beq.n	3e98 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    3e88:	2200      	movs	r2, #0
    3e8a:	4b09      	ldr	r3, [pc, #36]	; (3eb0 <cpu_irq_enter_critical+0x38>)
    3e8c:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    3e8e:	4a07      	ldr	r2, [pc, #28]	; (3eac <cpu_irq_enter_critical+0x34>)
    3e90:	6813      	ldr	r3, [r2, #0]
    3e92:	3301      	adds	r3, #1
    3e94:	6013      	str	r3, [r2, #0]
}
    3e96:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
    3e98:	b672      	cpsid	i
    3e9a:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    3e9e:	2200      	movs	r2, #0
    3ea0:	4b04      	ldr	r3, [pc, #16]	; (3eb4 <cpu_irq_enter_critical+0x3c>)
    3ea2:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    3ea4:	3201      	adds	r2, #1
    3ea6:	4b02      	ldr	r3, [pc, #8]	; (3eb0 <cpu_irq_enter_critical+0x38>)
    3ea8:	701a      	strb	r2, [r3, #0]
    3eaa:	e7f0      	b.n	3e8e <cpu_irq_enter_critical+0x16>
    3eac:	20000258 	.word	0x20000258
    3eb0:	2000025c 	.word	0x2000025c
    3eb4:	2000000c 	.word	0x2000000c

00003eb8 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    3eb8:	4b08      	ldr	r3, [pc, #32]	; (3edc <cpu_irq_leave_critical+0x24>)
    3eba:	681a      	ldr	r2, [r3, #0]
    3ebc:	3a01      	subs	r2, #1
    3ebe:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    3ec0:	681b      	ldr	r3, [r3, #0]
    3ec2:	2b00      	cmp	r3, #0
    3ec4:	d109      	bne.n	3eda <cpu_irq_leave_critical+0x22>
    3ec6:	4b06      	ldr	r3, [pc, #24]	; (3ee0 <cpu_irq_leave_critical+0x28>)
    3ec8:	781b      	ldrb	r3, [r3, #0]
    3eca:	2b00      	cmp	r3, #0
    3ecc:	d005      	beq.n	3eda <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    3ece:	2201      	movs	r2, #1
    3ed0:	4b04      	ldr	r3, [pc, #16]	; (3ee4 <cpu_irq_leave_critical+0x2c>)
    3ed2:	701a      	strb	r2, [r3, #0]
    3ed4:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    3ed8:	b662      	cpsie	i
	}
}
    3eda:	4770      	bx	lr
    3edc:	20000258 	.word	0x20000258
    3ee0:	2000025c 	.word	0x2000025c
    3ee4:	2000000c 	.word	0x2000000c

00003ee8 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    3ee8:	2317      	movs	r3, #23
	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
    3eea:	2a00      	cmp	r2, #0
    3eec:	d001      	beq.n	3ef2 <extint_register_callback+0xa>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
    3eee:	0018      	movs	r0, r3
    3ef0:	4770      	bx	lr
	if (_extint_dev.callbacks[channel] == NULL) {
    3ef2:	008b      	lsls	r3, r1, #2
    3ef4:	4a06      	ldr	r2, [pc, #24]	; (3f10 <extint_register_callback+0x28>)
    3ef6:	589b      	ldr	r3, [r3, r2]
    3ef8:	2b00      	cmp	r3, #0
    3efa:	d003      	beq.n	3f04 <extint_register_callback+0x1c>
	} else if (_extint_dev.callbacks[channel] == callback) {
    3efc:	4283      	cmp	r3, r0
    3efe:	d005      	beq.n	3f0c <extint_register_callback+0x24>
	return STATUS_ERR_ALREADY_INITIALIZED;
    3f00:	231d      	movs	r3, #29
    3f02:	e7f4      	b.n	3eee <extint_register_callback+0x6>
		_extint_dev.callbacks[channel] = callback;
    3f04:	0089      	lsls	r1, r1, #2
    3f06:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
    3f08:	2300      	movs	r3, #0
    3f0a:	e7f0      	b.n	3eee <extint_register_callback+0x6>
		return STATUS_OK;
    3f0c:	2300      	movs	r3, #0
    3f0e:	e7ee      	b.n	3eee <extint_register_callback+0x6>
    3f10:	20000bb0 	.word	0x20000bb0

00003f14 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    3f14:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    3f16:	2900      	cmp	r1, #0
    3f18:	d001      	beq.n	3f1e <extint_chan_enable_callback+0xa>
	}

	return STATUS_OK;
}
    3f1a:	0018      	movs	r0, r3
    3f1c:	4770      	bx	lr
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    3f1e:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
    3f20:	281f      	cmp	r0, #31
    3f22:	d800      	bhi.n	3f26 <extint_chan_enable_callback+0x12>
		return eics[eic_index];
    3f24:	4a02      	ldr	r2, [pc, #8]	; (3f30 <extint_chan_enable_callback+0x1c>)
		eic->INTENSET.reg = (1UL << channel);
    3f26:	2301      	movs	r3, #1
    3f28:	4083      	lsls	r3, r0
    3f2a:	60d3      	str	r3, [r2, #12]
	return STATUS_OK;
    3f2c:	2300      	movs	r3, #0
    3f2e:	e7f4      	b.n	3f1a <extint_chan_enable_callback+0x6>
    3f30:	40001800 	.word	0x40001800

00003f34 <extint_chan_disable_callback>:

		eic->INTENCLR.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    3f34:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    3f36:	2900      	cmp	r1, #0
    3f38:	d001      	beq.n	3f3e <extint_chan_disable_callback+0xa>
	}

	return STATUS_OK;
}
    3f3a:	0018      	movs	r0, r3
    3f3c:	4770      	bx	lr
		return NULL;
    3f3e:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
    3f40:	281f      	cmp	r0, #31
    3f42:	d800      	bhi.n	3f46 <extint_chan_disable_callback+0x12>
		return eics[eic_index];
    3f44:	4a02      	ldr	r2, [pc, #8]	; (3f50 <extint_chan_disable_callback+0x1c>)
		eic->INTENCLR.reg = (1UL << channel);
    3f46:	2301      	movs	r3, #1
    3f48:	4083      	lsls	r3, r0
    3f4a:	6093      	str	r3, [r2, #8]
	return STATUS_OK;
    3f4c:	2300      	movs	r3, #0
    3f4e:	e7f4      	b.n	3f3a <extint_chan_disable_callback+0x6>
    3f50:	40001800 	.word	0x40001800

00003f54 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
    3f54:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    3f56:	2200      	movs	r2, #0
    3f58:	4b10      	ldr	r3, [pc, #64]	; (3f9c <EIC_Handler+0x48>)
    3f5a:	701a      	strb	r2, [r3, #0]
    3f5c:	2300      	movs	r3, #0
    3f5e:	4910      	ldr	r1, [pc, #64]	; (3fa0 <EIC_Handler+0x4c>)
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    3f60:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    3f62:	4e10      	ldr	r6, [pc, #64]	; (3fa4 <EIC_Handler+0x50>)
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    3f64:	4c0d      	ldr	r4, [pc, #52]	; (3f9c <EIC_Handler+0x48>)
    3f66:	e00a      	b.n	3f7e <EIC_Handler+0x2a>
		return eics[eic_index];
    3f68:	490d      	ldr	r1, [pc, #52]	; (3fa0 <EIC_Handler+0x4c>)
    3f6a:	e008      	b.n	3f7e <EIC_Handler+0x2a>
    3f6c:	7823      	ldrb	r3, [r4, #0]
    3f6e:	3301      	adds	r3, #1
    3f70:	b2db      	uxtb	r3, r3
    3f72:	7023      	strb	r3, [r4, #0]
    3f74:	2b0f      	cmp	r3, #15
    3f76:	d810      	bhi.n	3f9a <EIC_Handler+0x46>
		return NULL;
    3f78:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
    3f7a:	2b1f      	cmp	r3, #31
    3f7c:	d9f4      	bls.n	3f68 <EIC_Handler+0x14>
	uint32_t eic_mask   = (1UL << (channel % 32));
    3f7e:	0028      	movs	r0, r5
    3f80:	4018      	ands	r0, r3
    3f82:	2201      	movs	r2, #1
    3f84:	4082      	lsls	r2, r0

	return (eic_module->INTFLAG.reg & eic_mask);
    3f86:	6908      	ldr	r0, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
    3f88:	4210      	tst	r0, r2
    3f8a:	d0ef      	beq.n	3f6c <EIC_Handler+0x18>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
    3f8c:	610a      	str	r2, [r1, #16]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    3f8e:	009b      	lsls	r3, r3, #2
    3f90:	599b      	ldr	r3, [r3, r6]
    3f92:	2b00      	cmp	r3, #0
    3f94:	d0ea      	beq.n	3f6c <EIC_Handler+0x18>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
    3f96:	4798      	blx	r3
    3f98:	e7e8      	b.n	3f6c <EIC_Handler+0x18>
			}
		}
	}
}
    3f9a:	bd70      	pop	{r4, r5, r6, pc}
    3f9c:	20000bac 	.word	0x20000bac
    3fa0:	40001800 	.word	0x40001800
    3fa4:	20000bb0 	.word	0x20000bb0

00003fa8 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
    3fa8:	4a04      	ldr	r2, [pc, #16]	; (3fbc <_extint_enable+0x14>)
    3faa:	7813      	ldrb	r3, [r2, #0]
    3fac:	2102      	movs	r1, #2
    3fae:	430b      	orrs	r3, r1
    3fb0:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
    3fb2:	7853      	ldrb	r3, [r2, #1]
    3fb4:	b25b      	sxtb	r3, r3
    3fb6:	2b00      	cmp	r3, #0
    3fb8:	dbfb      	blt.n	3fb2 <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    3fba:	4770      	bx	lr
    3fbc:	40001800 	.word	0x40001800

00003fc0 <_system_extint_init>:
{
    3fc0:	b500      	push	{lr}
    3fc2:	b083      	sub	sp, #12
			PM->APBAMASK.reg |= mask;
    3fc4:	4a12      	ldr	r2, [pc, #72]	; (4010 <_system_extint_init+0x50>)
    3fc6:	6993      	ldr	r3, [r2, #24]
    3fc8:	2140      	movs	r1, #64	; 0x40
    3fca:	430b      	orrs	r3, r1
    3fcc:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    3fce:	a901      	add	r1, sp, #4
    3fd0:	2300      	movs	r3, #0
    3fd2:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
    3fd4:	2005      	movs	r0, #5
    3fd6:	4b0f      	ldr	r3, [pc, #60]	; (4014 <_system_extint_init+0x54>)
    3fd8:	4798      	blx	r3
	system_gclk_chan_enable(EIC_GCLK_ID);
    3fda:	2005      	movs	r0, #5
    3fdc:	4b0e      	ldr	r3, [pc, #56]	; (4018 <_system_extint_init+0x58>)
    3fde:	4798      	blx	r3
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
    3fe0:	4a0e      	ldr	r2, [pc, #56]	; (401c <_system_extint_init+0x5c>)
    3fe2:	7813      	ldrb	r3, [r2, #0]
    3fe4:	2101      	movs	r1, #1
    3fe6:	430b      	orrs	r3, r1
    3fe8:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
    3fea:	7853      	ldrb	r3, [r2, #1]
    3fec:	b25b      	sxtb	r3, r3
    3fee:	2b00      	cmp	r3, #0
    3ff0:	dbfb      	blt.n	3fea <_system_extint_init+0x2a>
    3ff2:	4b0b      	ldr	r3, [pc, #44]	; (4020 <_system_extint_init+0x60>)
    3ff4:	0019      	movs	r1, r3
    3ff6:	3140      	adds	r1, #64	; 0x40
		_extint_dev.callbacks[j] = NULL;
    3ff8:	2200      	movs	r2, #0
    3ffa:	c304      	stmia	r3!, {r2}
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    3ffc:	4299      	cmp	r1, r3
    3ffe:	d1fc      	bne.n	3ffa <_system_extint_init+0x3a>
    4000:	2210      	movs	r2, #16
    4002:	4b08      	ldr	r3, [pc, #32]	; (4024 <_system_extint_init+0x64>)
    4004:	601a      	str	r2, [r3, #0]
	_extint_enable();
    4006:	4b08      	ldr	r3, [pc, #32]	; (4028 <_system_extint_init+0x68>)
    4008:	4798      	blx	r3
}
    400a:	b003      	add	sp, #12
    400c:	bd00      	pop	{pc}
    400e:	46c0      	nop			; (mov r8, r8)
    4010:	40000400 	.word	0x40000400
    4014:	00004fed 	.word	0x00004fed
    4018:	00004f61 	.word	0x00004f61
    401c:	40001800 	.word	0x40001800
    4020:	20000bb0 	.word	0x20000bb0
    4024:	e000e100 	.word	0xe000e100
    4028:	00003fa9 	.word	0x00003fa9

0000402c <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
    402c:	2300      	movs	r3, #0
    402e:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
    4030:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
    4032:	2201      	movs	r2, #1
    4034:	7202      	strb	r2, [r0, #8]
	config->wake_if_sleeping    = true;
    4036:	7242      	strb	r2, [r0, #9]
	config->filter_input_signal = false;
    4038:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
    403a:	3302      	adds	r3, #2
    403c:	72c3      	strb	r3, [r0, #11]
}
    403e:	4770      	bx	lr

00004040 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
    4040:	b5f0      	push	{r4, r5, r6, r7, lr}
    4042:	b083      	sub	sp, #12
    4044:	0005      	movs	r5, r0
    4046:	000c      	movs	r4, r1
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    4048:	a901      	add	r1, sp, #4
    404a:	2300      	movs	r3, #0
    404c:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
    404e:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
    4050:	7923      	ldrb	r3, [r4, #4]
    4052:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
    4054:	7a23      	ldrb	r3, [r4, #8]
    4056:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
    4058:	7820      	ldrb	r0, [r4, #0]
    405a:	4b15      	ldr	r3, [pc, #84]	; (40b0 <extint_chan_set_config+0x70>)
    405c:	4798      	blx	r3
		return NULL;
    405e:	2000      	movs	r0, #0
	if (eic_index < EIC_INST_NUM) {
    4060:	2d1f      	cmp	r5, #31
    4062:	d800      	bhi.n	4066 <extint_chan_set_config+0x26>
		return eics[eic_index];
    4064:	4813      	ldr	r0, [pc, #76]	; (40b4 <extint_chan_set_config+0x74>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
    4066:	2207      	movs	r2, #7
    4068:	402a      	ands	r2, r5
    406a:	0092      	lsls	r2, r2, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
    406c:	7ae7      	ldrb	r7, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
    406e:	7aa3      	ldrb	r3, [r4, #10]
    4070:	2b00      	cmp	r3, #0
    4072:	d001      	beq.n	4078 <extint_chan_set_config+0x38>
    4074:	2308      	movs	r3, #8
    4076:	431f      	orrs	r7, r3
    4078:	08eb      	lsrs	r3, r5, #3
    407a:	009b      	lsls	r3, r3, #2
    407c:	18c3      	adds	r3, r0, r3
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    407e:	6999      	ldr	r1, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    4080:	260f      	movs	r6, #15
    4082:	4096      	lsls	r6, r2
		= (EIC_module->CONFIG[channel / 8].reg &
    4084:	43b1      	bics	r1, r6
			(new_config << config_pos);
    4086:	4097      	lsls	r7, r2
    4088:	003a      	movs	r2, r7
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    408a:	430a      	orrs	r2, r1
		= (EIC_module->CONFIG[channel / 8].reg &
    408c:	619a      	str	r2, [r3, #24]

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
    408e:	7a63      	ldrb	r3, [r4, #9]
    4090:	2b00      	cmp	r3, #0
    4092:	d106      	bne.n	40a2 <extint_chan_set_config+0x62>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
    4094:	6943      	ldr	r3, [r0, #20]
    4096:	2201      	movs	r2, #1
    4098:	40aa      	lsls	r2, r5
    409a:	4393      	bics	r3, r2
    409c:	6143      	str	r3, [r0, #20]
	}
}
    409e:	b003      	add	sp, #12
    40a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		EIC_module->WAKEUP.reg |=  (1UL << channel);
    40a2:	6942      	ldr	r2, [r0, #20]
    40a4:	2301      	movs	r3, #1
    40a6:	40ab      	lsls	r3, r5
    40a8:	4313      	orrs	r3, r2
    40aa:	6143      	str	r3, [r0, #20]
    40ac:	e7f7      	b.n	409e <extint_chan_set_config+0x5e>
    40ae:	46c0      	nop			; (mov r8, r8)
    40b0:	000050e5 	.word	0x000050e5
    40b4:	40001800 	.word	0x40001800

000040b8 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    40b8:	b500      	push	{lr}
    40ba:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
    40bc:	ab01      	add	r3, sp, #4
    40be:	2280      	movs	r2, #128	; 0x80
    40c0:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    40c2:	780a      	ldrb	r2, [r1, #0]
    40c4:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    40c6:	784a      	ldrb	r2, [r1, #1]
    40c8:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    40ca:	788a      	ldrb	r2, [r1, #2]
    40cc:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    40ce:	0019      	movs	r1, r3
    40d0:	4b01      	ldr	r3, [pc, #4]	; (40d8 <port_pin_set_config+0x20>)
    40d2:	4798      	blx	r3
}
    40d4:	b003      	add	sp, #12
    40d6:	bd00      	pop	{pc}
    40d8:	000050e5 	.word	0x000050e5

000040dc <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
    40dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    40de:	46de      	mov	lr, fp
    40e0:	4657      	mov	r7, sl
    40e2:	464e      	mov	r6, r9
    40e4:	4645      	mov	r5, r8
    40e6:	b5e0      	push	{r5, r6, r7, lr}
    40e8:	b087      	sub	sp, #28
    40ea:	4680      	mov	r8, r0
    40ec:	9104      	str	r1, [sp, #16]
    40ee:	0016      	movs	r6, r2
    40f0:	001f      	movs	r7, r3
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    40f2:	2200      	movs	r2, #0
    40f4:	2300      	movs	r3, #0
    40f6:	2100      	movs	r1, #0
    40f8:	468b      	mov	fp, r1
	for (i = 63; i >= 0; i--) {
    40fa:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    40fc:	2001      	movs	r0, #1
    40fe:	0021      	movs	r1, r4
    4100:	9600      	str	r6, [sp, #0]
    4102:	9701      	str	r7, [sp, #4]
    4104:	465c      	mov	r4, fp
    4106:	9403      	str	r4, [sp, #12]
    4108:	4644      	mov	r4, r8
    410a:	9405      	str	r4, [sp, #20]
    410c:	e013      	b.n	4136 <long_division+0x5a>
    410e:	2420      	movs	r4, #32
    4110:	1a64      	subs	r4, r4, r1
    4112:	0005      	movs	r5, r0
    4114:	40e5      	lsrs	r5, r4
    4116:	46a8      	mov	r8, r5
    4118:	e014      	b.n	4144 <long_division+0x68>
		if (n & bit_shift) {
			r |= 0x01;
		}

		if (r >= d) {
			r = r - d;
    411a:	9c00      	ldr	r4, [sp, #0]
    411c:	9d01      	ldr	r5, [sp, #4]
    411e:	1b12      	subs	r2, r2, r4
    4120:	41ab      	sbcs	r3, r5
			q |= bit_shift;
    4122:	465c      	mov	r4, fp
    4124:	464d      	mov	r5, r9
    4126:	432c      	orrs	r4, r5
    4128:	46a3      	mov	fp, r4
    412a:	9c03      	ldr	r4, [sp, #12]
    412c:	4645      	mov	r5, r8
    412e:	432c      	orrs	r4, r5
    4130:	9403      	str	r4, [sp, #12]
	for (i = 63; i >= 0; i--) {
    4132:	3901      	subs	r1, #1
    4134:	d325      	bcc.n	4182 <long_division+0xa6>
		bit_shift = (uint64_t)1 << i;
    4136:	2420      	movs	r4, #32
    4138:	4264      	negs	r4, r4
    413a:	190c      	adds	r4, r1, r4
    413c:	d4e7      	bmi.n	410e <long_division+0x32>
    413e:	0005      	movs	r5, r0
    4140:	40a5      	lsls	r5, r4
    4142:	46a8      	mov	r8, r5
    4144:	0004      	movs	r4, r0
    4146:	408c      	lsls	r4, r1
    4148:	46a1      	mov	r9, r4
		r = r << 1;
    414a:	1892      	adds	r2, r2, r2
    414c:	415b      	adcs	r3, r3
    414e:	0014      	movs	r4, r2
    4150:	001d      	movs	r5, r3
		if (n & bit_shift) {
    4152:	9e05      	ldr	r6, [sp, #20]
    4154:	464f      	mov	r7, r9
    4156:	403e      	ands	r6, r7
    4158:	46b4      	mov	ip, r6
    415a:	9e04      	ldr	r6, [sp, #16]
    415c:	4647      	mov	r7, r8
    415e:	403e      	ands	r6, r7
    4160:	46b2      	mov	sl, r6
    4162:	4666      	mov	r6, ip
    4164:	4657      	mov	r7, sl
    4166:	433e      	orrs	r6, r7
    4168:	d003      	beq.n	4172 <long_division+0x96>
			r |= 0x01;
    416a:	0006      	movs	r6, r0
    416c:	4326      	orrs	r6, r4
    416e:	0032      	movs	r2, r6
    4170:	002b      	movs	r3, r5
		if (r >= d) {
    4172:	9c00      	ldr	r4, [sp, #0]
    4174:	9d01      	ldr	r5, [sp, #4]
    4176:	429d      	cmp	r5, r3
    4178:	d8db      	bhi.n	4132 <long_division+0x56>
    417a:	d1ce      	bne.n	411a <long_division+0x3e>
    417c:	4294      	cmp	r4, r2
    417e:	d8d8      	bhi.n	4132 <long_division+0x56>
    4180:	e7cb      	b.n	411a <long_division+0x3e>
    4182:	9b03      	ldr	r3, [sp, #12]
		}
	}

	return q;
}
    4184:	4658      	mov	r0, fp
    4186:	0019      	movs	r1, r3
    4188:	b007      	add	sp, #28
    418a:	bc3c      	pop	{r2, r3, r4, r5}
    418c:	4690      	mov	r8, r2
    418e:	4699      	mov	r9, r3
    4190:	46a2      	mov	sl, r4
    4192:	46ab      	mov	fp, r5
    4194:	bdf0      	pop	{r4, r5, r6, r7, pc}

00004196 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    4196:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    4198:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    419a:	2340      	movs	r3, #64	; 0x40
    419c:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
    419e:	4281      	cmp	r1, r0
    41a0:	d202      	bcs.n	41a8 <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
    41a2:	0018      	movs	r0, r3
    41a4:	bd10      	pop	{r4, pc}
		baud_calculated++;
    41a6:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
    41a8:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    41aa:	1c63      	adds	r3, r4, #1
    41ac:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
    41ae:	4288      	cmp	r0, r1
    41b0:	d9f9      	bls.n	41a6 <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    41b2:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
    41b4:	2cff      	cmp	r4, #255	; 0xff
    41b6:	d8f4      	bhi.n	41a2 <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
    41b8:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    41ba:	2300      	movs	r3, #0
    41bc:	e7f1      	b.n	41a2 <_sercom_get_sync_baud_val+0xc>
	...

000041c0 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    41c0:	b5f0      	push	{r4, r5, r6, r7, lr}
    41c2:	b083      	sub	sp, #12
    41c4:	000f      	movs	r7, r1
    41c6:	0016      	movs	r6, r2
    41c8:	aa08      	add	r2, sp, #32
    41ca:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    41cc:	0004      	movs	r4, r0
    41ce:	434c      	muls	r4, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    41d0:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
    41d2:	42bc      	cmp	r4, r7
    41d4:	d902      	bls.n	41dc <_sercom_get_async_baud_val+0x1c>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
    41d6:	0010      	movs	r0, r2
    41d8:	b003      	add	sp, #12
    41da:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    41dc:	2b00      	cmp	r3, #0
    41de:	d114      	bne.n	420a <_sercom_get_async_baud_val+0x4a>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    41e0:	0002      	movs	r2, r0
    41e2:	0008      	movs	r0, r1
    41e4:	2100      	movs	r1, #0
    41e6:	4c19      	ldr	r4, [pc, #100]	; (424c <_sercom_get_async_baud_val+0x8c>)
    41e8:	47a0      	blx	r4
    41ea:	0001      	movs	r1, r0
		ratio = long_division(temp1, peripheral_clock);
    41ec:	003a      	movs	r2, r7
    41ee:	2300      	movs	r3, #0
    41f0:	2000      	movs	r0, #0
    41f2:	4c17      	ldr	r4, [pc, #92]	; (4250 <_sercom_get_async_baud_val+0x90>)
    41f4:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
    41f6:	2200      	movs	r2, #0
    41f8:	2301      	movs	r3, #1
    41fa:	1a12      	subs	r2, r2, r0
    41fc:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
    41fe:	0c12      	lsrs	r2, r2, #16
    4200:	041b      	lsls	r3, r3, #16
    4202:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
    4204:	8032      	strh	r2, [r6, #0]
	return STATUS_OK;
    4206:	2200      	movs	r2, #0
    4208:	e7e5      	b.n	41d6 <_sercom_get_async_baud_val+0x16>
	uint64_t baud_calculated = 0;
    420a:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    420c:	2b01      	cmp	r3, #1
    420e:	d1f9      	bne.n	4204 <_sercom_get_async_baud_val+0x44>
		temp1 = ((uint64_t)baudrate * sample_num);
    4210:	000a      	movs	r2, r1
    4212:	2300      	movs	r3, #0
    4214:	2100      	movs	r1, #0
    4216:	4c0d      	ldr	r4, [pc, #52]	; (424c <_sercom_get_async_baud_val+0x8c>)
    4218:	47a0      	blx	r4
    421a:	0002      	movs	r2, r0
    421c:	000b      	movs	r3, r1
    421e:	9200      	str	r2, [sp, #0]
    4220:	9301      	str	r3, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
    4222:	0038      	movs	r0, r7
    4224:	2100      	movs	r1, #0
    4226:	4c0a      	ldr	r4, [pc, #40]	; (4250 <_sercom_get_async_baud_val+0x90>)
    4228:	47a0      	blx	r4
    422a:	0005      	movs	r5, r0
		if(baud_int > BAUD_INT_MAX) {
    422c:	2380      	movs	r3, #128	; 0x80
    422e:	019b      	lsls	r3, r3, #6
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    4230:	2240      	movs	r2, #64	; 0x40
		if(baud_int > BAUD_INT_MAX) {
    4232:	4298      	cmp	r0, r3
    4234:	d8cf      	bhi.n	41d6 <_sercom_get_async_baud_val+0x16>
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
    4236:	0f79      	lsrs	r1, r7, #29
    4238:	00f8      	lsls	r0, r7, #3
    423a:	9a00      	ldr	r2, [sp, #0]
    423c:	9b01      	ldr	r3, [sp, #4]
    423e:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
    4240:	00ea      	lsls	r2, r5, #3
    4242:	1a82      	subs	r2, r0, r2
		baud_calculated = baud_int | (baud_fp << 13);
    4244:	b2d2      	uxtb	r2, r2
    4246:	0352      	lsls	r2, r2, #13
    4248:	432a      	orrs	r2, r5
    424a:	e7db      	b.n	4204 <_sercom_get_async_baud_val+0x44>
    424c:	00007a6d 	.word	0x00007a6d
    4250:	000040dd 	.word	0x000040dd

00004254 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    4254:	b510      	push	{r4, lr}
    4256:	b082      	sub	sp, #8
    4258:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    425a:	4b0e      	ldr	r3, [pc, #56]	; (4294 <sercom_set_gclk_generator+0x40>)
    425c:	781b      	ldrb	r3, [r3, #0]
    425e:	2b00      	cmp	r3, #0
    4260:	d007      	beq.n	4272 <sercom_set_gclk_generator+0x1e>
    4262:	2900      	cmp	r1, #0
    4264:	d105      	bne.n	4272 <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
    4266:	4b0b      	ldr	r3, [pc, #44]	; (4294 <sercom_set_gclk_generator+0x40>)
    4268:	785b      	ldrb	r3, [r3, #1]
    426a:	4283      	cmp	r3, r0
    426c:	d010      	beq.n	4290 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    426e:	201d      	movs	r0, #29
    4270:	e00c      	b.n	428c <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
    4272:	a901      	add	r1, sp, #4
    4274:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    4276:	2013      	movs	r0, #19
    4278:	4b07      	ldr	r3, [pc, #28]	; (4298 <sercom_set_gclk_generator+0x44>)
    427a:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    427c:	2013      	movs	r0, #19
    427e:	4b07      	ldr	r3, [pc, #28]	; (429c <sercom_set_gclk_generator+0x48>)
    4280:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
    4282:	4b04      	ldr	r3, [pc, #16]	; (4294 <sercom_set_gclk_generator+0x40>)
    4284:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    4286:	2201      	movs	r2, #1
    4288:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
    428a:	2000      	movs	r0, #0
}
    428c:	b002      	add	sp, #8
    428e:	bd10      	pop	{r4, pc}
		return STATUS_OK;
    4290:	2000      	movs	r0, #0
    4292:	e7fb      	b.n	428c <sercom_set_gclk_generator+0x38>
    4294:	20000260 	.word	0x20000260
    4298:	00004fed 	.word	0x00004fed
    429c:	00004f61 	.word	0x00004f61

000042a0 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    42a0:	4b40      	ldr	r3, [pc, #256]	; (43a4 <_sercom_get_default_pad+0x104>)
    42a2:	4298      	cmp	r0, r3
    42a4:	d031      	beq.n	430a <_sercom_get_default_pad+0x6a>
    42a6:	d90a      	bls.n	42be <_sercom_get_default_pad+0x1e>
    42a8:	4b3f      	ldr	r3, [pc, #252]	; (43a8 <_sercom_get_default_pad+0x108>)
    42aa:	4298      	cmp	r0, r3
    42ac:	d04d      	beq.n	434a <_sercom_get_default_pad+0xaa>
    42ae:	4b3f      	ldr	r3, [pc, #252]	; (43ac <_sercom_get_default_pad+0x10c>)
    42b0:	4298      	cmp	r0, r3
    42b2:	d05a      	beq.n	436a <_sercom_get_default_pad+0xca>
    42b4:	4b3e      	ldr	r3, [pc, #248]	; (43b0 <_sercom_get_default_pad+0x110>)
    42b6:	4298      	cmp	r0, r3
    42b8:	d037      	beq.n	432a <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
    42ba:	2000      	movs	r0, #0
}
    42bc:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
    42be:	4b3d      	ldr	r3, [pc, #244]	; (43b4 <_sercom_get_default_pad+0x114>)
    42c0:	4298      	cmp	r0, r3
    42c2:	d00c      	beq.n	42de <_sercom_get_default_pad+0x3e>
    42c4:	4b3c      	ldr	r3, [pc, #240]	; (43b8 <_sercom_get_default_pad+0x118>)
    42c6:	4298      	cmp	r0, r3
    42c8:	d1f7      	bne.n	42ba <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    42ca:	2901      	cmp	r1, #1
    42cc:	d017      	beq.n	42fe <_sercom_get_default_pad+0x5e>
    42ce:	2900      	cmp	r1, #0
    42d0:	d05d      	beq.n	438e <_sercom_get_default_pad+0xee>
    42d2:	2902      	cmp	r1, #2
    42d4:	d015      	beq.n	4302 <_sercom_get_default_pad+0x62>
    42d6:	2903      	cmp	r1, #3
    42d8:	d015      	beq.n	4306 <_sercom_get_default_pad+0x66>
	return 0;
    42da:	2000      	movs	r0, #0
    42dc:	e7ee      	b.n	42bc <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    42de:	2901      	cmp	r1, #1
    42e0:	d007      	beq.n	42f2 <_sercom_get_default_pad+0x52>
    42e2:	2900      	cmp	r1, #0
    42e4:	d051      	beq.n	438a <_sercom_get_default_pad+0xea>
    42e6:	2902      	cmp	r1, #2
    42e8:	d005      	beq.n	42f6 <_sercom_get_default_pad+0x56>
    42ea:	2903      	cmp	r1, #3
    42ec:	d005      	beq.n	42fa <_sercom_get_default_pad+0x5a>
	return 0;
    42ee:	2000      	movs	r0, #0
    42f0:	e7e4      	b.n	42bc <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    42f2:	4832      	ldr	r0, [pc, #200]	; (43bc <_sercom_get_default_pad+0x11c>)
    42f4:	e7e2      	b.n	42bc <_sercom_get_default_pad+0x1c>
    42f6:	4832      	ldr	r0, [pc, #200]	; (43c0 <_sercom_get_default_pad+0x120>)
    42f8:	e7e0      	b.n	42bc <_sercom_get_default_pad+0x1c>
    42fa:	4832      	ldr	r0, [pc, #200]	; (43c4 <_sercom_get_default_pad+0x124>)
    42fc:	e7de      	b.n	42bc <_sercom_get_default_pad+0x1c>
    42fe:	4832      	ldr	r0, [pc, #200]	; (43c8 <_sercom_get_default_pad+0x128>)
    4300:	e7dc      	b.n	42bc <_sercom_get_default_pad+0x1c>
    4302:	4832      	ldr	r0, [pc, #200]	; (43cc <_sercom_get_default_pad+0x12c>)
    4304:	e7da      	b.n	42bc <_sercom_get_default_pad+0x1c>
    4306:	4832      	ldr	r0, [pc, #200]	; (43d0 <_sercom_get_default_pad+0x130>)
    4308:	e7d8      	b.n	42bc <_sercom_get_default_pad+0x1c>
    430a:	2901      	cmp	r1, #1
    430c:	d007      	beq.n	431e <_sercom_get_default_pad+0x7e>
    430e:	2900      	cmp	r1, #0
    4310:	d03f      	beq.n	4392 <_sercom_get_default_pad+0xf2>
    4312:	2902      	cmp	r1, #2
    4314:	d005      	beq.n	4322 <_sercom_get_default_pad+0x82>
    4316:	2903      	cmp	r1, #3
    4318:	d005      	beq.n	4326 <_sercom_get_default_pad+0x86>
	return 0;
    431a:	2000      	movs	r0, #0
    431c:	e7ce      	b.n	42bc <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    431e:	482d      	ldr	r0, [pc, #180]	; (43d4 <_sercom_get_default_pad+0x134>)
    4320:	e7cc      	b.n	42bc <_sercom_get_default_pad+0x1c>
    4322:	482d      	ldr	r0, [pc, #180]	; (43d8 <_sercom_get_default_pad+0x138>)
    4324:	e7ca      	b.n	42bc <_sercom_get_default_pad+0x1c>
    4326:	482d      	ldr	r0, [pc, #180]	; (43dc <_sercom_get_default_pad+0x13c>)
    4328:	e7c8      	b.n	42bc <_sercom_get_default_pad+0x1c>
    432a:	2901      	cmp	r1, #1
    432c:	d007      	beq.n	433e <_sercom_get_default_pad+0x9e>
    432e:	2900      	cmp	r1, #0
    4330:	d031      	beq.n	4396 <_sercom_get_default_pad+0xf6>
    4332:	2902      	cmp	r1, #2
    4334:	d005      	beq.n	4342 <_sercom_get_default_pad+0xa2>
    4336:	2903      	cmp	r1, #3
    4338:	d005      	beq.n	4346 <_sercom_get_default_pad+0xa6>
	return 0;
    433a:	2000      	movs	r0, #0
    433c:	e7be      	b.n	42bc <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    433e:	4828      	ldr	r0, [pc, #160]	; (43e0 <_sercom_get_default_pad+0x140>)
    4340:	e7bc      	b.n	42bc <_sercom_get_default_pad+0x1c>
    4342:	4828      	ldr	r0, [pc, #160]	; (43e4 <_sercom_get_default_pad+0x144>)
    4344:	e7ba      	b.n	42bc <_sercom_get_default_pad+0x1c>
    4346:	4828      	ldr	r0, [pc, #160]	; (43e8 <_sercom_get_default_pad+0x148>)
    4348:	e7b8      	b.n	42bc <_sercom_get_default_pad+0x1c>
    434a:	2901      	cmp	r1, #1
    434c:	d007      	beq.n	435e <_sercom_get_default_pad+0xbe>
    434e:	2900      	cmp	r1, #0
    4350:	d023      	beq.n	439a <_sercom_get_default_pad+0xfa>
    4352:	2902      	cmp	r1, #2
    4354:	d005      	beq.n	4362 <_sercom_get_default_pad+0xc2>
    4356:	2903      	cmp	r1, #3
    4358:	d005      	beq.n	4366 <_sercom_get_default_pad+0xc6>
	return 0;
    435a:	2000      	movs	r0, #0
    435c:	e7ae      	b.n	42bc <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    435e:	4823      	ldr	r0, [pc, #140]	; (43ec <_sercom_get_default_pad+0x14c>)
    4360:	e7ac      	b.n	42bc <_sercom_get_default_pad+0x1c>
    4362:	4823      	ldr	r0, [pc, #140]	; (43f0 <_sercom_get_default_pad+0x150>)
    4364:	e7aa      	b.n	42bc <_sercom_get_default_pad+0x1c>
    4366:	4823      	ldr	r0, [pc, #140]	; (43f4 <_sercom_get_default_pad+0x154>)
    4368:	e7a8      	b.n	42bc <_sercom_get_default_pad+0x1c>
    436a:	2901      	cmp	r1, #1
    436c:	d007      	beq.n	437e <_sercom_get_default_pad+0xde>
    436e:	2900      	cmp	r1, #0
    4370:	d015      	beq.n	439e <_sercom_get_default_pad+0xfe>
    4372:	2902      	cmp	r1, #2
    4374:	d005      	beq.n	4382 <_sercom_get_default_pad+0xe2>
    4376:	2903      	cmp	r1, #3
    4378:	d005      	beq.n	4386 <_sercom_get_default_pad+0xe6>
	return 0;
    437a:	2000      	movs	r0, #0
    437c:	e79e      	b.n	42bc <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    437e:	481e      	ldr	r0, [pc, #120]	; (43f8 <_sercom_get_default_pad+0x158>)
    4380:	e79c      	b.n	42bc <_sercom_get_default_pad+0x1c>
    4382:	481e      	ldr	r0, [pc, #120]	; (43fc <_sercom_get_default_pad+0x15c>)
    4384:	e79a      	b.n	42bc <_sercom_get_default_pad+0x1c>
    4386:	481e      	ldr	r0, [pc, #120]	; (4400 <_sercom_get_default_pad+0x160>)
    4388:	e798      	b.n	42bc <_sercom_get_default_pad+0x1c>
    438a:	481e      	ldr	r0, [pc, #120]	; (4404 <_sercom_get_default_pad+0x164>)
    438c:	e796      	b.n	42bc <_sercom_get_default_pad+0x1c>
    438e:	2003      	movs	r0, #3
    4390:	e794      	b.n	42bc <_sercom_get_default_pad+0x1c>
    4392:	481d      	ldr	r0, [pc, #116]	; (4408 <_sercom_get_default_pad+0x168>)
    4394:	e792      	b.n	42bc <_sercom_get_default_pad+0x1c>
    4396:	481d      	ldr	r0, [pc, #116]	; (440c <_sercom_get_default_pad+0x16c>)
    4398:	e790      	b.n	42bc <_sercom_get_default_pad+0x1c>
    439a:	481d      	ldr	r0, [pc, #116]	; (4410 <_sercom_get_default_pad+0x170>)
    439c:	e78e      	b.n	42bc <_sercom_get_default_pad+0x1c>
    439e:	481d      	ldr	r0, [pc, #116]	; (4414 <_sercom_get_default_pad+0x174>)
    43a0:	e78c      	b.n	42bc <_sercom_get_default_pad+0x1c>
    43a2:	46c0      	nop			; (mov r8, r8)
    43a4:	42001000 	.word	0x42001000
    43a8:	42001800 	.word	0x42001800
    43ac:	42001c00 	.word	0x42001c00
    43b0:	42001400 	.word	0x42001400
    43b4:	42000800 	.word	0x42000800
    43b8:	42000c00 	.word	0x42000c00
    43bc:	00050003 	.word	0x00050003
    43c0:	00060003 	.word	0x00060003
    43c4:	00070003 	.word	0x00070003
    43c8:	00010003 	.word	0x00010003
    43cc:	001e0003 	.word	0x001e0003
    43d0:	001f0003 	.word	0x001f0003
    43d4:	000d0002 	.word	0x000d0002
    43d8:	000e0002 	.word	0x000e0002
    43dc:	000f0002 	.word	0x000f0002
    43e0:	00110003 	.word	0x00110003
    43e4:	00120003 	.word	0x00120003
    43e8:	00130003 	.word	0x00130003
    43ec:	003f0005 	.word	0x003f0005
    43f0:	003e0005 	.word	0x003e0005
    43f4:	00520005 	.word	0x00520005
    43f8:	00170003 	.word	0x00170003
    43fc:	00180003 	.word	0x00180003
    4400:	00190003 	.word	0x00190003
    4404:	00040003 	.word	0x00040003
    4408:	000c0002 	.word	0x000c0002
    440c:	00100003 	.word	0x00100003
    4410:	00530005 	.word	0x00530005
    4414:	00160003 	.word	0x00160003

00004418 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    4418:	b530      	push	{r4, r5, lr}
    441a:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    441c:	4b0b      	ldr	r3, [pc, #44]	; (444c <_sercom_get_sercom_inst_index+0x34>)
    441e:	466a      	mov	r2, sp
    4420:	cb32      	ldmia	r3!, {r1, r4, r5}
    4422:	c232      	stmia	r2!, {r1, r4, r5}
    4424:	cb32      	ldmia	r3!, {r1, r4, r5}
    4426:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    4428:	9b00      	ldr	r3, [sp, #0]
    442a:	4283      	cmp	r3, r0
    442c:	d00b      	beq.n	4446 <_sercom_get_sercom_inst_index+0x2e>
    442e:	2301      	movs	r3, #1
    4430:	009a      	lsls	r2, r3, #2
    4432:	4669      	mov	r1, sp
    4434:	5852      	ldr	r2, [r2, r1]
    4436:	4282      	cmp	r2, r0
    4438:	d006      	beq.n	4448 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    443a:	3301      	adds	r3, #1
    443c:	2b06      	cmp	r3, #6
    443e:	d1f7      	bne.n	4430 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    4440:	2000      	movs	r0, #0
}
    4442:	b007      	add	sp, #28
    4444:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    4446:	2300      	movs	r3, #0
			return i;
    4448:	b2d8      	uxtb	r0, r3
    444a:	e7fa      	b.n	4442 <_sercom_get_sercom_inst_index+0x2a>
    444c:	00009b34 	.word	0x00009b34

00004450 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    4450:	4770      	bx	lr
	...

00004454 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    4454:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    4456:	4b0a      	ldr	r3, [pc, #40]	; (4480 <_sercom_set_handler+0x2c>)
    4458:	781b      	ldrb	r3, [r3, #0]
    445a:	2b00      	cmp	r3, #0
    445c:	d10c      	bne.n	4478 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    445e:	4f09      	ldr	r7, [pc, #36]	; (4484 <_sercom_set_handler+0x30>)
    4460:	4e09      	ldr	r6, [pc, #36]	; (4488 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    4462:	4d0a      	ldr	r5, [pc, #40]	; (448c <_sercom_set_handler+0x38>)
    4464:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    4466:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    4468:	195a      	adds	r2, r3, r5
    446a:	6014      	str	r4, [r2, #0]
    446c:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    446e:	2b18      	cmp	r3, #24
    4470:	d1f9      	bne.n	4466 <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
    4472:	2201      	movs	r2, #1
    4474:	4b02      	ldr	r3, [pc, #8]	; (4480 <_sercom_set_handler+0x2c>)
    4476:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    4478:	0080      	lsls	r0, r0, #2
    447a:	4b02      	ldr	r3, [pc, #8]	; (4484 <_sercom_set_handler+0x30>)
    447c:	50c1      	str	r1, [r0, r3]
}
    447e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4480:	20000262 	.word	0x20000262
    4484:	20000264 	.word	0x20000264
    4488:	00004451 	.word	0x00004451
    448c:	20000bf0 	.word	0x20000bf0

00004490 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    4490:	b500      	push	{lr}
    4492:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    4494:	2309      	movs	r3, #9
    4496:	466a      	mov	r2, sp
    4498:	7013      	strb	r3, [r2, #0]
    449a:	3301      	adds	r3, #1
    449c:	7053      	strb	r3, [r2, #1]
    449e:	3301      	adds	r3, #1
    44a0:	7093      	strb	r3, [r2, #2]
    44a2:	3301      	adds	r3, #1
    44a4:	70d3      	strb	r3, [r2, #3]
    44a6:	3301      	adds	r3, #1
    44a8:	7113      	strb	r3, [r2, #4]
    44aa:	3301      	adds	r3, #1
    44ac:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    44ae:	4b03      	ldr	r3, [pc, #12]	; (44bc <_sercom_get_interrupt_vector+0x2c>)
    44b0:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    44b2:	466b      	mov	r3, sp
    44b4:	5618      	ldrsb	r0, [r3, r0]
}
    44b6:	b003      	add	sp, #12
    44b8:	bd00      	pop	{pc}
    44ba:	46c0      	nop			; (mov r8, r8)
    44bc:	00004419 	.word	0x00004419

000044c0 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    44c0:	b510      	push	{r4, lr}
    44c2:	4b02      	ldr	r3, [pc, #8]	; (44cc <SERCOM0_Handler+0xc>)
    44c4:	681b      	ldr	r3, [r3, #0]
    44c6:	2000      	movs	r0, #0
    44c8:	4798      	blx	r3
    44ca:	bd10      	pop	{r4, pc}
    44cc:	20000264 	.word	0x20000264

000044d0 <SERCOM1_Handler>:
    44d0:	b510      	push	{r4, lr}
    44d2:	4b02      	ldr	r3, [pc, #8]	; (44dc <SERCOM1_Handler+0xc>)
    44d4:	685b      	ldr	r3, [r3, #4]
    44d6:	2001      	movs	r0, #1
    44d8:	4798      	blx	r3
    44da:	bd10      	pop	{r4, pc}
    44dc:	20000264 	.word	0x20000264

000044e0 <SERCOM2_Handler>:
    44e0:	b510      	push	{r4, lr}
    44e2:	4b02      	ldr	r3, [pc, #8]	; (44ec <SERCOM2_Handler+0xc>)
    44e4:	689b      	ldr	r3, [r3, #8]
    44e6:	2002      	movs	r0, #2
    44e8:	4798      	blx	r3
    44ea:	bd10      	pop	{r4, pc}
    44ec:	20000264 	.word	0x20000264

000044f0 <SERCOM3_Handler>:
    44f0:	b510      	push	{r4, lr}
    44f2:	4b02      	ldr	r3, [pc, #8]	; (44fc <SERCOM3_Handler+0xc>)
    44f4:	68db      	ldr	r3, [r3, #12]
    44f6:	2003      	movs	r0, #3
    44f8:	4798      	blx	r3
    44fa:	bd10      	pop	{r4, pc}
    44fc:	20000264 	.word	0x20000264

00004500 <SERCOM4_Handler>:
    4500:	b510      	push	{r4, lr}
    4502:	4b02      	ldr	r3, [pc, #8]	; (450c <SERCOM4_Handler+0xc>)
    4504:	691b      	ldr	r3, [r3, #16]
    4506:	2004      	movs	r0, #4
    4508:	4798      	blx	r3
    450a:	bd10      	pop	{r4, pc}
    450c:	20000264 	.word	0x20000264

00004510 <SERCOM5_Handler>:
    4510:	b510      	push	{r4, lr}
    4512:	4b02      	ldr	r3, [pc, #8]	; (451c <SERCOM5_Handler+0xc>)
    4514:	695b      	ldr	r3, [r3, #20]
    4516:	2005      	movs	r0, #5
    4518:	4798      	blx	r3
    451a:	bd10      	pop	{r4, pc}
    451c:	20000264 	.word	0x20000264

00004520 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    4520:	b5f0      	push	{r4, r5, r6, r7, lr}
    4522:	b08b      	sub	sp, #44	; 0x2c
    4524:	0005      	movs	r5, r0
    4526:	000c      	movs	r4, r1
    4528:	0016      	movs	r6, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    452a:	6029      	str	r1, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if(spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) 
    452c:	680b      	ldr	r3, [r1, #0]
	{
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
#  else
		return STATUS_ERR_DENIED;
    452e:	201c      	movs	r0, #28
	if(spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) 
    4530:	079b      	lsls	r3, r3, #30
    4532:	d501      	bpl.n	4538 <spi_init+0x18>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    4534:	b00b      	add	sp, #44	; 0x2c
    4536:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST)
    4538:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    453a:	3817      	subs	r0, #23
	if(spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST)
    453c:	07db      	lsls	r3, r3, #31
    453e:	d4f9      	bmi.n	4534 <spi_init+0x14>
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    4540:	0008      	movs	r0, r1
    4542:	4b60      	ldr	r3, [pc, #384]	; (46c4 <spi_init+0x1a4>)
    4544:	4798      	blx	r3
			PM->APBCMASK.reg |= mask;
    4546:	4a60      	ldr	r2, [pc, #384]	; (46c8 <spi_init+0x1a8>)
    4548:	6a11      	ldr	r1, [r2, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    454a:	1c87      	adds	r7, r0, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    454c:	2301      	movs	r3, #1
    454e:	40bb      	lsls	r3, r7
    4550:	430b      	orrs	r3, r1
    4552:	6213      	str	r3, [r2, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    4554:	a909      	add	r1, sp, #36	; 0x24
    4556:	2724      	movs	r7, #36	; 0x24
    4558:	5df3      	ldrb	r3, [r6, r7]
    455a:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    455c:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    455e:	b2c3      	uxtb	r3, r0
    4560:	9301      	str	r3, [sp, #4]
    4562:	0018      	movs	r0, r3
    4564:	4b59      	ldr	r3, [pc, #356]	; (46cc <spi_init+0x1ac>)
    4566:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    4568:	9801      	ldr	r0, [sp, #4]
    456a:	4b59      	ldr	r3, [pc, #356]	; (46d0 <spi_init+0x1b0>)
    456c:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    456e:	5df0      	ldrb	r0, [r6, r7]
    4570:	2100      	movs	r1, #0
    4572:	4b58      	ldr	r3, [pc, #352]	; (46d4 <spi_init+0x1b4>)
    4574:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
    4576:	7833      	ldrb	r3, [r6, #0]
    4578:	2b01      	cmp	r3, #1
    457a:	d038      	beq.n	45ee <spi_init+0xce>
    457c:	002b      	movs	r3, r5
    457e:	330c      	adds	r3, #12
    4580:	0029      	movs	r1, r5
    4582:	3128      	adds	r1, #40	; 0x28
		module->callback[i]        = NULL;
    4584:	2200      	movs	r2, #0
    4586:	c304      	stmia	r3!, {r2}
	for (i = 0; i < SPI_CALLBACK_N; i++) {
    4588:	428b      	cmp	r3, r1
    458a:	d1fc      	bne.n	4586 <spi_init+0x66>
	module->tx_buffer_ptr              = NULL;
    458c:	2300      	movs	r3, #0
    458e:	62eb      	str	r3, [r5, #44]	; 0x2c
	module->rx_buffer_ptr              = NULL;
    4590:	62ab      	str	r3, [r5, #40]	; 0x28
	module->remaining_tx_buffer_length = 0x0000;
    4592:	2400      	movs	r4, #0
    4594:	86ab      	strh	r3, [r5, #52]	; 0x34
	module->remaining_rx_buffer_length = 0x0000;
    4596:	862b      	strh	r3, [r5, #48]	; 0x30
	module->registered_callback        = 0x00;
    4598:	3336      	adds	r3, #54	; 0x36
    459a:	54ec      	strb	r4, [r5, r3]
	module->enabled_callback           = 0x00;
    459c:	3301      	adds	r3, #1
    459e:	54ec      	strb	r4, [r5, r3]
	module->status                     = STATUS_OK;
    45a0:	3301      	adds	r3, #1
    45a2:	54ec      	strb	r4, [r5, r3]
	module->dir                        = SPI_DIRECTION_IDLE;
    45a4:	3b35      	subs	r3, #53	; 0x35
    45a6:	726b      	strb	r3, [r5, #9]
	module->locked                     = false;
    45a8:	712c      	strb	r4, [r5, #4]
	instance_index = _sercom_get_sercom_inst_index(module->hw);
    45aa:	6828      	ldr	r0, [r5, #0]
    45ac:	4b45      	ldr	r3, [pc, #276]	; (46c4 <spi_init+0x1a4>)
    45ae:	4798      	blx	r3
    45b0:	0007      	movs	r7, r0
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
    45b2:	4949      	ldr	r1, [pc, #292]	; (46d8 <spi_init+0x1b8>)
    45b4:	4b49      	ldr	r3, [pc, #292]	; (46dc <spi_init+0x1bc>)
    45b6:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    45b8:	00bf      	lsls	r7, r7, #2
    45ba:	4b49      	ldr	r3, [pc, #292]	; (46e0 <spi_init+0x1c0>)
    45bc:	50fd      	str	r5, [r7, r3]
	SercomSpi *const spi_module = &(module->hw->SPI);
    45be:	682f      	ldr	r7, [r5, #0]
    45c0:	ab04      	add	r3, sp, #16
    45c2:	2280      	movs	r2, #128	; 0x80
    45c4:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    45c6:	705c      	strb	r4, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    45c8:	3a7f      	subs	r2, #127	; 0x7f
    45ca:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    45cc:	70dc      	strb	r4, [r3, #3]
	if(config->mode == SPI_MODE_SLAVE) {
    45ce:	7833      	ldrb	r3, [r6, #0]
    45d0:	2b00      	cmp	r3, #0
    45d2:	d102      	bne.n	45da <spi_init+0xba>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    45d4:	2200      	movs	r2, #0
    45d6:	ab04      	add	r3, sp, #16
    45d8:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    45da:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    45dc:	9305      	str	r3, [sp, #20]
    45de:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    45e0:	9306      	str	r3, [sp, #24]
    45e2:	6b33      	ldr	r3, [r6, #48]	; 0x30
    45e4:	9307      	str	r3, [sp, #28]
    45e6:	6b73      	ldr	r3, [r6, #52]	; 0x34
    45e8:	9308      	str	r3, [sp, #32]
    45ea:	2400      	movs	r4, #0
    45ec:	e00b      	b.n	4606 <spi_init+0xe6>
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    45ee:	6823      	ldr	r3, [r4, #0]
    45f0:	220c      	movs	r2, #12
    45f2:	4313      	orrs	r3, r2
    45f4:	6023      	str	r3, [r4, #0]
    45f6:	e7c1      	b.n	457c <spi_init+0x5c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    45f8:	0038      	movs	r0, r7
    45fa:	4b3a      	ldr	r3, [pc, #232]	; (46e4 <spi_init+0x1c4>)
    45fc:	4798      	blx	r3
    45fe:	e00a      	b.n	4616 <spi_init+0xf6>
    4600:	3401      	adds	r4, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    4602:	2c04      	cmp	r4, #4
    4604:	d010      	beq.n	4628 <spi_init+0x108>
    4606:	b2e1      	uxtb	r1, r4
		uint32_t current_pinmux = pad_pinmuxes[pad];
    4608:	00a3      	lsls	r3, r4, #2
    460a:	aa02      	add	r2, sp, #8
    460c:	200c      	movs	r0, #12
    460e:	1812      	adds	r2, r2, r0
    4610:	58d0      	ldr	r0, [r2, r3]
		if (current_pinmux == PINMUX_DEFAULT) {
    4612:	2800      	cmp	r0, #0
    4614:	d0f0      	beq.n	45f8 <spi_init+0xd8>
		if (current_pinmux != PINMUX_UNUSED) {
    4616:	1c43      	adds	r3, r0, #1
    4618:	d0f2      	beq.n	4600 <spi_init+0xe0>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    461a:	a904      	add	r1, sp, #16
    461c:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    461e:	0c00      	lsrs	r0, r0, #16
    4620:	b2c0      	uxtb	r0, r0
    4622:	4b31      	ldr	r3, [pc, #196]	; (46e8 <spi_init+0x1c8>)
    4624:	4798      	blx	r3
    4626:	e7eb      	b.n	4600 <spi_init+0xe0>
	module->mode             = config->mode;
    4628:	7833      	ldrb	r3, [r6, #0]
    462a:	716b      	strb	r3, [r5, #5]
	module->character_size   = config->character_size;
    462c:	7c33      	ldrb	r3, [r6, #16]
    462e:	71ab      	strb	r3, [r5, #6]
	module->receiver_enabled = config->receiver_enable;
    4630:	7cb3      	ldrb	r3, [r6, #18]
    4632:	71eb      	strb	r3, [r5, #7]
	module->master_slave_select_enable = config->master_slave_select_enable;
    4634:	7d33      	ldrb	r3, [r6, #20]
    4636:	722b      	strb	r3, [r5, #8]
	uint16_t baud = 0;
    4638:	2200      	movs	r2, #0
    463a:	ab02      	add	r3, sp, #8
    463c:	80da      	strh	r2, [r3, #6]
	if (config->mode == SPI_MODE_MASTER) {
    463e:	7833      	ldrb	r3, [r6, #0]
    4640:	2b01      	cmp	r3, #1
    4642:	d028      	beq.n	4696 <spi_init+0x176>
	ctrla |= config->transfer_mode;
    4644:	6873      	ldr	r3, [r6, #4]
    4646:	68b2      	ldr	r2, [r6, #8]
    4648:	4313      	orrs	r3, r2
	ctrla |= config->mux_setting;
    464a:	68f2      	ldr	r2, [r6, #12]
    464c:	4313      	orrs	r3, r2
	ctrlb |= config->character_size;
    464e:	7c31      	ldrb	r1, [r6, #16]
	if (config->run_in_standby || system_is_debugger_present()) {
    4650:	7c72      	ldrb	r2, [r6, #17]
    4652:	2a00      	cmp	r2, #0
    4654:	d103      	bne.n	465e <spi_init+0x13e>
    4656:	4a25      	ldr	r2, [pc, #148]	; (46ec <spi_init+0x1cc>)
    4658:	7892      	ldrb	r2, [r2, #2]
    465a:	0792      	lsls	r2, r2, #30
    465c:	d501      	bpl.n	4662 <spi_init+0x142>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    465e:	2280      	movs	r2, #128	; 0x80
    4660:	4313      	orrs	r3, r2
	if (config->receiver_enable) {
    4662:	7cb2      	ldrb	r2, [r6, #18]
    4664:	2a00      	cmp	r2, #0
    4666:	d002      	beq.n	466e <spi_init+0x14e>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    4668:	2280      	movs	r2, #128	; 0x80
    466a:	0292      	lsls	r2, r2, #10
    466c:	4311      	orrs	r1, r2
	if (config->select_slave_low_detect_enable) {
    466e:	7cf2      	ldrb	r2, [r6, #19]
    4670:	2a00      	cmp	r2, #0
    4672:	d002      	beq.n	467a <spi_init+0x15a>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    4674:	2280      	movs	r2, #128	; 0x80
    4676:	0092      	lsls	r2, r2, #2
    4678:	4311      	orrs	r1, r2
	if (config->master_slave_select_enable) {
    467a:	7d32      	ldrb	r2, [r6, #20]
    467c:	2a00      	cmp	r2, #0
    467e:	d002      	beq.n	4686 <spi_init+0x166>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    4680:	2280      	movs	r2, #128	; 0x80
    4682:	0192      	lsls	r2, r2, #6
    4684:	4311      	orrs	r1, r2
	spi_module->CTRLA.reg |= ctrla;
    4686:	683a      	ldr	r2, [r7, #0]
    4688:	4313      	orrs	r3, r2
    468a:	603b      	str	r3, [r7, #0]
	spi_module->CTRLB.reg |= ctrlb;
    468c:	687b      	ldr	r3, [r7, #4]
    468e:	430b      	orrs	r3, r1
    4690:	607b      	str	r3, [r7, #4]
	return STATUS_OK;
    4692:	2000      	movs	r0, #0
    4694:	e74e      	b.n	4534 <spi_init+0x14>
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    4696:	6828      	ldr	r0, [r5, #0]
    4698:	4b0a      	ldr	r3, [pc, #40]	; (46c4 <spi_init+0x1a4>)
    469a:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    469c:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    469e:	b2c0      	uxtb	r0, r0
    46a0:	4b13      	ldr	r3, [pc, #76]	; (46f0 <spi_init+0x1d0>)
    46a2:	4798      	blx	r3
    46a4:	0001      	movs	r1, r0
		enum status_code error_code = _sercom_get_sync_baud_val(
    46a6:	ab02      	add	r3, sp, #8
    46a8:	1d9a      	adds	r2, r3, #6
    46aa:	69b0      	ldr	r0, [r6, #24]
    46ac:	4b11      	ldr	r3, [pc, #68]	; (46f4 <spi_init+0x1d4>)
    46ae:	4798      	blx	r3
    46b0:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
    46b2:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
    46b4:	2b00      	cmp	r3, #0
    46b6:	d000      	beq.n	46ba <spi_init+0x19a>
    46b8:	e73c      	b.n	4534 <spi_init+0x14>
		spi_module->BAUD.reg = (uint8_t)baud;
    46ba:	ab02      	add	r3, sp, #8
    46bc:	3306      	adds	r3, #6
    46be:	781b      	ldrb	r3, [r3, #0]
    46c0:	733b      	strb	r3, [r7, #12]
    46c2:	e7bf      	b.n	4644 <spi_init+0x124>
    46c4:	00004419 	.word	0x00004419
    46c8:	40000400 	.word	0x40000400
    46cc:	00004fed 	.word	0x00004fed
    46d0:	00004f61 	.word	0x00004f61
    46d4:	00004255 	.word	0x00004255
    46d8:	000047ed 	.word	0x000047ed
    46dc:	00004455 	.word	0x00004455
    46e0:	20000bf0 	.word	0x20000bf0
    46e4:	000042a1 	.word	0x000042a1
    46e8:	000050e5 	.word	0x000050e5
    46ec:	41002000 	.word	0x41002000
    46f0:	00005009 	.word	0x00005009
    46f4:	00004197 	.word	0x00004197

000046f8 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    46f8:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    46fa:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    46fc:	2315      	movs	r3, #21
	if (module->mode != SPI_MODE_MASTER) {
    46fe:	2c01      	cmp	r4, #1
    4700:	d001      	beq.n	4706 <spi_select_slave+0xe>
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
}
    4702:	0018      	movs	r0, r3
    4704:	bd10      	pop	{r4, pc}
	if(!(module->master_slave_select_enable))
    4706:	7a04      	ldrb	r4, [r0, #8]
	return STATUS_OK;
    4708:	2300      	movs	r3, #0
	if(!(module->master_slave_select_enable))
    470a:	2c00      	cmp	r4, #0
    470c:	d1f9      	bne.n	4702 <spi_select_slave+0xa>
		if (select) {
    470e:	2a00      	cmp	r2, #0
    4710:	d058      	beq.n	47c4 <spi_select_slave+0xcc>
			if (slave->address_enabled) {
    4712:	784b      	ldrb	r3, [r1, #1]
    4714:	2b00      	cmp	r3, #0
    4716:	d044      	beq.n	47a2 <spi_select_slave+0xaa>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4718:	6803      	ldr	r3, [r0, #0]
    471a:	7e1b      	ldrb	r3, [r3, #24]
				if (!spi_is_ready_to_write(module)) {
    471c:	07db      	lsls	r3, r3, #31
    471e:	d410      	bmi.n	4742 <spi_select_slave+0x4a>
					port_pin_set_output_level(slave->ss_pin, true);
    4720:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    4722:	09d1      	lsrs	r1, r2, #7
		return NULL;
    4724:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    4726:	2900      	cmp	r1, #0
    4728:	d104      	bne.n	4734 <spi_select_slave+0x3c>
		return &(ports[port_index]->Group[group_index]);
    472a:	0953      	lsrs	r3, r2, #5
    472c:	01db      	lsls	r3, r3, #7
    472e:	492e      	ldr	r1, [pc, #184]	; (47e8 <spi_select_slave+0xf0>)
    4730:	468c      	mov	ip, r1
    4732:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    4734:	211f      	movs	r1, #31
    4736:	4011      	ands	r1, r2
    4738:	2201      	movs	r2, #1
    473a:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    473c:	619a      	str	r2, [r3, #24]
					return STATUS_BUSY;
    473e:	2305      	movs	r3, #5
    4740:	e7df      	b.n	4702 <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    4742:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    4744:	09d4      	lsrs	r4, r2, #7
		return NULL;
    4746:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    4748:	2c00      	cmp	r4, #0
    474a:	d104      	bne.n	4756 <spi_select_slave+0x5e>
		return &(ports[port_index]->Group[group_index]);
    474c:	0953      	lsrs	r3, r2, #5
    474e:	01db      	lsls	r3, r3, #7
    4750:	4c25      	ldr	r4, [pc, #148]	; (47e8 <spi_select_slave+0xf0>)
    4752:	46a4      	mov	ip, r4
    4754:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    4756:	241f      	movs	r4, #31
    4758:	4014      	ands	r4, r2
    475a:	2201      	movs	r2, #1
    475c:	40a2      	lsls	r2, r4
		port_base->OUTCLR.reg = pin_mask;
    475e:	615a      	str	r2, [r3, #20]
	SercomSpi *const spi_module = &(module->hw->SPI);
    4760:	6803      	ldr	r3, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4762:	7e1a      	ldrb	r2, [r3, #24]
	if(!spi_is_ready_to_write(module)) 
    4764:	07d2      	lsls	r2, r2, #31
    4766:	d501      	bpl.n	476c <spi_select_slave+0x74>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4768:	788a      	ldrb	r2, [r1, #2]
    476a:	629a      	str	r2, [r3, #40]	; 0x28
				if (!(module->receiver_enabled)) {
    476c:	79c2      	ldrb	r2, [r0, #7]
	return STATUS_OK;
    476e:	2300      	movs	r3, #0
				if (!(module->receiver_enabled)) {
    4770:	2a00      	cmp	r2, #0
    4772:	d1c6      	bne.n	4702 <spi_select_slave+0xa>
	SercomSpi *const spi_module = &(module->hw->SPI);
    4774:	6802      	ldr	r2, [r0, #0]
					while (!spi_is_ready_to_read(module)) {
    4776:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4778:	7e13      	ldrb	r3, [r2, #24]
    477a:	420b      	tst	r3, r1
    477c:	d0fc      	beq.n	4778 <spi_select_slave+0x80>
    477e:	7e11      	ldrb	r1, [r2, #24]
	return STATUS_OK;
    4780:	2300      	movs	r3, #0
	if (!spi_is_ready_to_read(module)) {
    4782:	0749      	lsls	r1, r1, #29
    4784:	d5bd      	bpl.n	4702 <spi_select_slave+0xa>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4786:	8b53      	ldrh	r3, [r2, #26]
    4788:	075b      	lsls	r3, r3, #29
    478a:	d501      	bpl.n	4790 <spi_select_slave+0x98>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    478c:	2304      	movs	r3, #4
    478e:	8353      	strh	r3, [r2, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4790:	7983      	ldrb	r3, [r0, #6]
    4792:	2b01      	cmp	r3, #1
    4794:	d002      	beq.n	479c <spi_select_slave+0xa4>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4796:	6a93      	ldr	r3, [r2, #40]	; 0x28
    4798:	2300      	movs	r3, #0
    479a:	e7b2      	b.n	4702 <spi_select_slave+0xa>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    479c:	6a93      	ldr	r3, [r2, #40]	; 0x28
    479e:	2300      	movs	r3, #0
    47a0:	e7af      	b.n	4702 <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    47a2:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    47a4:	09d1      	lsrs	r1, r2, #7
		return NULL;
    47a6:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    47a8:	2900      	cmp	r1, #0
    47aa:	d104      	bne.n	47b6 <spi_select_slave+0xbe>
		return &(ports[port_index]->Group[group_index]);
    47ac:	0953      	lsrs	r3, r2, #5
    47ae:	01db      	lsls	r3, r3, #7
    47b0:	490d      	ldr	r1, [pc, #52]	; (47e8 <spi_select_slave+0xf0>)
    47b2:	468c      	mov	ip, r1
    47b4:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    47b6:	211f      	movs	r1, #31
    47b8:	4011      	ands	r1, r2
    47ba:	2201      	movs	r2, #1
    47bc:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
    47be:	615a      	str	r2, [r3, #20]
	return STATUS_OK;
    47c0:	2300      	movs	r3, #0
    47c2:	e79e      	b.n	4702 <spi_select_slave+0xa>
			port_pin_set_output_level(slave->ss_pin, true);
    47c4:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    47c6:	09d1      	lsrs	r1, r2, #7
		return NULL;
    47c8:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    47ca:	2900      	cmp	r1, #0
    47cc:	d104      	bne.n	47d8 <spi_select_slave+0xe0>
		return &(ports[port_index]->Group[group_index]);
    47ce:	0953      	lsrs	r3, r2, #5
    47d0:	01db      	lsls	r3, r3, #7
    47d2:	4905      	ldr	r1, [pc, #20]	; (47e8 <spi_select_slave+0xf0>)
    47d4:	468c      	mov	ip, r1
    47d6:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    47d8:	211f      	movs	r1, #31
    47da:	4011      	ands	r1, r2
    47dc:	2201      	movs	r2, #1
    47de:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    47e0:	619a      	str	r2, [r3, #24]
	return STATUS_OK;
    47e2:	2300      	movs	r3, #0
    47e4:	e78d      	b.n	4702 <spi_select_slave+0xa>
    47e6:	46c0      	nop			; (mov r8, r8)
    47e8:	41004400 	.word	0x41004400

000047ec <_spi_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
    47ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Get device instance from the look-up table */
	struct spi_module *module
    47ee:	0080      	lsls	r0, r0, #2
    47f0:	4b70      	ldr	r3, [pc, #448]	; (49b4 <_spi_interrupt_handler+0x1c8>)
    47f2:	58c4      	ldr	r4, [r0, r3]
		= (struct spi_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    47f4:	6826      	ldr	r6, [r4, #0]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
    47f6:	2337      	movs	r3, #55	; 0x37
	uint8_t callback_mask =
    47f8:	5ce7      	ldrb	r7, [r4, r3]
    47fa:	2236      	movs	r2, #54	; 0x36
    47fc:	5ca2      	ldrb	r2, [r4, r2]
    47fe:	4017      	ands	r7, r2

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
    4800:	7e33      	ldrb	r3, [r6, #24]
	interrupt_status &= spi_hw->INTENSET.reg;
    4802:	7db5      	ldrb	r5, [r6, #22]
    4804:	401d      	ands	r5, r3

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
    4806:	07eb      	lsls	r3, r5, #31
    4808:	d502      	bpl.n	4810 <_spi_interrupt_handler+0x24>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    480a:	7963      	ldrb	r3, [r4, #5]
    480c:	2b01      	cmp	r3, #1
    480e:	d01e      	beq.n	484e <_spi_interrupt_handler+0x62>
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
    4810:	076b      	lsls	r3, r5, #29
    4812:	d511      	bpl.n	4838 <_spi_interrupt_handler+0x4c>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4814:	8b73      	ldrh	r3, [r6, #26]
    4816:	075b      	lsls	r3, r3, #29
    4818:	d55a      	bpl.n	48d0 <_spi_interrupt_handler+0xe4>
			if (module->dir != SPI_DIRECTION_WRITE) {
    481a:	7a63      	ldrb	r3, [r4, #9]
    481c:	2b01      	cmp	r3, #1
    481e:	d008      	beq.n	4832 <_spi_interrupt_handler+0x46>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
    4820:	221e      	movs	r2, #30
    4822:	2338      	movs	r3, #56	; 0x38
    4824:	54e2      	strb	r2, [r4, r3]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
    4826:	3b35      	subs	r3, #53	; 0x35
    4828:	7263      	strb	r3, [r4, #9]

				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
    482a:	3302      	adds	r3, #2
    482c:	7533      	strb	r3, [r6, #20]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
    482e:	073b      	lsls	r3, r7, #28
    4830:	d44a      	bmi.n	48c8 <_spi_interrupt_handler+0xdc>
					(module->callback[SPI_CALLBACK_ERROR])(module);
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
    4832:	6ab3      	ldr	r3, [r6, #40]	; 0x28
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4834:	2304      	movs	r3, #4
    4836:	8373      	strh	r3, [r6, #26]
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
    4838:	07ab      	lsls	r3, r5, #30
    483a:	d503      	bpl.n	4844 <_spi_interrupt_handler+0x58>
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    483c:	7963      	ldrb	r3, [r4, #5]
    483e:	2b01      	cmp	r3, #1
    4840:	d100      	bne.n	4844 <_spi_interrupt_handler+0x58>
    4842:	e097      	b.n	4974 <_spi_interrupt_handler+0x188>
#  endif
#  endif

#  ifdef FEATURE_SPI_ERROR_INTERRUPT
	/* When combined error happen */
	if (interrupt_status & SPI_INTERRUPT_FLAG_COMBINED_ERROR) {
    4844:	b26d      	sxtb	r5, r5
    4846:	2d00      	cmp	r5, #0
    4848:	da00      	bge.n	484c <_spi_interrupt_handler+0x60>
    484a:	e0a9      	b.n	49a0 <_spi_interrupt_handler+0x1b4>
		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
		}
	}
#  endif
}
    484c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(module->dir == SPI_DIRECTION_READ)) {
    484e:	7a63      	ldrb	r3, [r4, #9]
		if ((module->mode == SPI_MODE_MASTER) &&
    4850:	2b00      	cmp	r3, #0
    4852:	d022      	beq.n	489a <_spi_interrupt_handler+0xae>
			(module->dir != SPI_DIRECTION_READ))
    4854:	7a63      	ldrb	r3, [r4, #9]
		|| ((module->mode == SPI_MODE_MASTER) &&
    4856:	2b00      	cmp	r3, #0
    4858:	d0da      	beq.n	4810 <_spi_interrupt_handler+0x24>
	SercomSpi *const spi_hw = &(module->hw->SPI);
    485a:	6821      	ldr	r1, [r4, #0]
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    485c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    485e:	7813      	ldrb	r3, [r2, #0]
    4860:	b2db      	uxtb	r3, r3
	(module->tx_buffer_ptr)++;
    4862:	1c50      	adds	r0, r2, #1
    4864:	62e0      	str	r0, [r4, #44]	; 0x2c
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4866:	79a0      	ldrb	r0, [r4, #6]
    4868:	2801      	cmp	r0, #1
    486a:	d027      	beq.n	48bc <_spi_interrupt_handler+0xd0>
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    486c:	b29b      	uxth	r3, r3
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
    486e:	05db      	lsls	r3, r3, #23
    4870:	0ddb      	lsrs	r3, r3, #23
    4872:	628b      	str	r3, [r1, #40]	; 0x28
	(module->remaining_tx_buffer_length)--;
    4874:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    4876:	3b01      	subs	r3, #1
    4878:	b29b      	uxth	r3, r3
    487a:	86a3      	strh	r3, [r4, #52]	; 0x34
			if (module->remaining_tx_buffer_length == 0) {
    487c:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    487e:	b29b      	uxth	r3, r3
    4880:	2b00      	cmp	r3, #0
    4882:	d1c5      	bne.n	4810 <_spi_interrupt_handler+0x24>
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    4884:	3301      	adds	r3, #1
    4886:	7533      	strb	r3, [r6, #20]
				if (module->dir == SPI_DIRECTION_WRITE &&
    4888:	7a63      	ldrb	r3, [r4, #9]
    488a:	2b01      	cmp	r3, #1
    488c:	d1c0      	bne.n	4810 <_spi_interrupt_handler+0x24>
    488e:	79e3      	ldrb	r3, [r4, #7]
    4890:	2b00      	cmp	r3, #0
    4892:	d1bd      	bne.n	4810 <_spi_interrupt_handler+0x24>
					spi_hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    4894:	3302      	adds	r3, #2
    4896:	75b3      	strb	r3, [r6, #22]
    4898:	e7ba      	b.n	4810 <_spi_interrupt_handler+0x24>
	spi_hw->DATA.reg = dummy_write;
    489a:	4b47      	ldr	r3, [pc, #284]	; (49b8 <_spi_interrupt_handler+0x1cc>)
    489c:	881b      	ldrh	r3, [r3, #0]
    489e:	62b3      	str	r3, [r6, #40]	; 0x28
	module->remaining_dummy_buffer_length--;
    48a0:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    48a2:	3b01      	subs	r3, #1
    48a4:	b29b      	uxth	r3, r3
    48a6:	8663      	strh	r3, [r4, #50]	; 0x32
			if (module->remaining_dummy_buffer_length == 0) {
    48a8:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    48aa:	b29b      	uxth	r3, r3
    48ac:	2b00      	cmp	r3, #0
    48ae:	d101      	bne.n	48b4 <_spi_interrupt_handler+0xc8>
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    48b0:	3301      	adds	r3, #1
    48b2:	7533      	strb	r3, [r6, #20]
		if (0
    48b4:	7963      	ldrb	r3, [r4, #5]
    48b6:	2b01      	cmp	r3, #1
    48b8:	d0cc      	beq.n	4854 <_spi_interrupt_handler+0x68>
    48ba:	e7a9      	b.n	4810 <_spi_interrupt_handler+0x24>
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
    48bc:	7850      	ldrb	r0, [r2, #1]
    48be:	0200      	lsls	r0, r0, #8
    48c0:	4303      	orrs	r3, r0
		(module->tx_buffer_ptr)++;
    48c2:	3202      	adds	r2, #2
    48c4:	62e2      	str	r2, [r4, #44]	; 0x2c
    48c6:	e7d2      	b.n	486e <_spi_interrupt_handler+0x82>
					(module->callback[SPI_CALLBACK_ERROR])(module);
    48c8:	0020      	movs	r0, r4
    48ca:	69a3      	ldr	r3, [r4, #24]
    48cc:	4798      	blx	r3
    48ce:	e7b0      	b.n	4832 <_spi_interrupt_handler+0x46>
			if (module->dir == SPI_DIRECTION_WRITE) {
    48d0:	7a63      	ldrb	r3, [r4, #9]
    48d2:	2b01      	cmp	r3, #1
    48d4:	d028      	beq.n	4928 <_spi_interrupt_handler+0x13c>
	SercomSpi *const spi_hw = &(module->hw->SPI);
    48d6:	6823      	ldr	r3, [r4, #0]
	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
    48d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    48da:	05db      	lsls	r3, r3, #23
    48dc:	0ddb      	lsrs	r3, r3, #23
	*(module->rx_buffer_ptr) = received_data;
    48de:	b2da      	uxtb	r2, r3
    48e0:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    48e2:	700a      	strb	r2, [r1, #0]
	module->rx_buffer_ptr += 1;
    48e4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    48e6:	1c51      	adds	r1, r2, #1
    48e8:	62a1      	str	r1, [r4, #40]	; 0x28
	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    48ea:	79a1      	ldrb	r1, [r4, #6]
    48ec:	2901      	cmp	r1, #1
    48ee:	d034      	beq.n	495a <_spi_interrupt_handler+0x16e>
	module->remaining_rx_buffer_length--;
    48f0:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    48f2:	3b01      	subs	r3, #1
    48f4:	b29b      	uxth	r3, r3
    48f6:	8623      	strh	r3, [r4, #48]	; 0x30
				if (module->remaining_rx_buffer_length == 0) {
    48f8:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    48fa:	b29b      	uxth	r3, r3
    48fc:	2b00      	cmp	r3, #0
    48fe:	d000      	beq.n	4902 <_spi_interrupt_handler+0x116>
    4900:	e79a      	b.n	4838 <_spi_interrupt_handler+0x4c>
					module->status = STATUS_OK;
    4902:	2200      	movs	r2, #0
    4904:	3338      	adds	r3, #56	; 0x38
    4906:	54e2      	strb	r2, [r4, r3]
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    4908:	3b34      	subs	r3, #52	; 0x34
    490a:	7533      	strb	r3, [r6, #20]
					if(module->dir == SPI_DIRECTION_BOTH) {
    490c:	7a63      	ldrb	r3, [r4, #9]
    490e:	2b02      	cmp	r3, #2
    4910:	d029      	beq.n	4966 <_spi_interrupt_handler+0x17a>
					} else if (module->dir == SPI_DIRECTION_READ) {
    4912:	7a63      	ldrb	r3, [r4, #9]
    4914:	2b00      	cmp	r3, #0
    4916:	d000      	beq.n	491a <_spi_interrupt_handler+0x12e>
    4918:	e78e      	b.n	4838 <_spi_interrupt_handler+0x4c>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
    491a:	07bb      	lsls	r3, r7, #30
    491c:	d400      	bmi.n	4920 <_spi_interrupt_handler+0x134>
    491e:	e78b      	b.n	4838 <_spi_interrupt_handler+0x4c>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
    4920:	0020      	movs	r0, r4
    4922:	6923      	ldr	r3, [r4, #16]
    4924:	4798      	blx	r3
    4926:	e787      	b.n	4838 <_spi_interrupt_handler+0x4c>
	SercomSpi *const spi_hw = &(module->hw->SPI);
    4928:	6823      	ldr	r3, [r4, #0]
	flush = spi_hw->DATA.reg;
    492a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	module->remaining_dummy_buffer_length--;
    492c:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    492e:	3b01      	subs	r3, #1
    4930:	b29b      	uxth	r3, r3
    4932:	8663      	strh	r3, [r4, #50]	; 0x32
				if (module->remaining_dummy_buffer_length == 0) {
    4934:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    4936:	b29b      	uxth	r3, r3
    4938:	2b00      	cmp	r3, #0
    493a:	d000      	beq.n	493e <_spi_interrupt_handler+0x152>
    493c:	e77c      	b.n	4838 <_spi_interrupt_handler+0x4c>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    493e:	3304      	adds	r3, #4
    4940:	7533      	strb	r3, [r6, #20]
					module->status = STATUS_OK;
    4942:	2200      	movs	r2, #0
    4944:	3334      	adds	r3, #52	; 0x34
    4946:	54e2      	strb	r2, [r4, r3]
					module->dir = SPI_DIRECTION_IDLE;
    4948:	3b35      	subs	r3, #53	; 0x35
    494a:	7263      	strb	r3, [r4, #9]
					if (callback_mask &
    494c:	07fb      	lsls	r3, r7, #31
    494e:	d400      	bmi.n	4952 <_spi_interrupt_handler+0x166>
    4950:	e772      	b.n	4838 <_spi_interrupt_handler+0x4c>
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
    4952:	0020      	movs	r0, r4
    4954:	68e3      	ldr	r3, [r4, #12]
    4956:	4798      	blx	r3
    4958:	e76e      	b.n	4838 <_spi_interrupt_handler+0x4c>
		*(module->rx_buffer_ptr) = (received_data >> 8);
    495a:	0a1b      	lsrs	r3, r3, #8
    495c:	7053      	strb	r3, [r2, #1]
		module->rx_buffer_ptr += 1;
    495e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    4960:	3301      	adds	r3, #1
    4962:	62a3      	str	r3, [r4, #40]	; 0x28
    4964:	e7c4      	b.n	48f0 <_spi_interrupt_handler+0x104>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
    4966:	077b      	lsls	r3, r7, #29
    4968:	d400      	bmi.n	496c <_spi_interrupt_handler+0x180>
    496a:	e765      	b.n	4838 <_spi_interrupt_handler+0x4c>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
    496c:	0020      	movs	r0, r4
    496e:	6963      	ldr	r3, [r4, #20]
    4970:	4798      	blx	r3
    4972:	e761      	b.n	4838 <_spi_interrupt_handler+0x4c>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    4974:	7a63      	ldrb	r3, [r4, #9]
		if ((module->mode == SPI_MODE_MASTER) &&
    4976:	2b01      	cmp	r3, #1
    4978:	d000      	beq.n	497c <_spi_interrupt_handler+0x190>
    497a:	e763      	b.n	4844 <_spi_interrupt_handler+0x58>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    497c:	79e3      	ldrb	r3, [r4, #7]
    497e:	2b00      	cmp	r3, #0
    4980:	d000      	beq.n	4984 <_spi_interrupt_handler+0x198>
    4982:	e75f      	b.n	4844 <_spi_interrupt_handler+0x58>
					= SPI_INTERRUPT_FLAG_TX_COMPLETE;
    4984:	3302      	adds	r3, #2
    4986:	7533      	strb	r3, [r6, #20]
			module->dir = SPI_DIRECTION_IDLE;
    4988:	3301      	adds	r3, #1
    498a:	7263      	strb	r3, [r4, #9]
			module->status = STATUS_OK;
    498c:	2200      	movs	r2, #0
    498e:	3335      	adds	r3, #53	; 0x35
    4990:	54e2      	strb	r2, [r4, r3]
			if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
    4992:	07fb      	lsls	r3, r7, #31
    4994:	d400      	bmi.n	4998 <_spi_interrupt_handler+0x1ac>
    4996:	e755      	b.n	4844 <_spi_interrupt_handler+0x58>
				(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
    4998:	0020      	movs	r0, r4
    499a:	68e3      	ldr	r3, [r4, #12]
    499c:	4798      	blx	r3
    499e:	e751      	b.n	4844 <_spi_interrupt_handler+0x58>
		spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    49a0:	2380      	movs	r3, #128	; 0x80
    49a2:	7533      	strb	r3, [r6, #20]
		spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    49a4:	7633      	strb	r3, [r6, #24]
		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
    49a6:	067b      	lsls	r3, r7, #25
    49a8:	d400      	bmi.n	49ac <_spi_interrupt_handler+0x1c0>
    49aa:	e74f      	b.n	484c <_spi_interrupt_handler+0x60>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
    49ac:	6a63      	ldr	r3, [r4, #36]	; 0x24
    49ae:	0020      	movs	r0, r4
    49b0:	4798      	blx	r3
}
    49b2:	e74b      	b.n	484c <_spi_interrupt_handler+0x60>
    49b4:	20000bf0 	.word	0x20000bf0
    49b8:	20000c08 	.word	0x20000c08

000049bc <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    49bc:	b510      	push	{r4, lr}
	switch (clock_source) {
    49be:	2808      	cmp	r0, #8
    49c0:	d803      	bhi.n	49ca <system_clock_source_get_hz+0xe>
    49c2:	0080      	lsls	r0, r0, #2
    49c4:	4b1b      	ldr	r3, [pc, #108]	; (4a34 <system_clock_source_get_hz+0x78>)
    49c6:	581b      	ldr	r3, [r3, r0]
    49c8:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    49ca:	2000      	movs	r0, #0
    49cc:	e030      	b.n	4a30 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc.frequency;
    49ce:	4b1a      	ldr	r3, [pc, #104]	; (4a38 <system_clock_source_get_hz+0x7c>)
    49d0:	6918      	ldr	r0, [r3, #16]
    49d2:	e02d      	b.n	4a30 <system_clock_source_get_hz+0x74>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    49d4:	4b19      	ldr	r3, [pc, #100]	; (4a3c <system_clock_source_get_hz+0x80>)
    49d6:	6a1b      	ldr	r3, [r3, #32]
    49d8:	059b      	lsls	r3, r3, #22
    49da:	0f9b      	lsrs	r3, r3, #30
    49dc:	4818      	ldr	r0, [pc, #96]	; (4a40 <system_clock_source_get_hz+0x84>)
    49de:	40d8      	lsrs	r0, r3
    49e0:	e026      	b.n	4a30 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc32k.frequency;
    49e2:	4b15      	ldr	r3, [pc, #84]	; (4a38 <system_clock_source_get_hz+0x7c>)
    49e4:	6958      	ldr	r0, [r3, #20]
    49e6:	e023      	b.n	4a30 <system_clock_source_get_hz+0x74>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    49e8:	4b13      	ldr	r3, [pc, #76]	; (4a38 <system_clock_source_get_hz+0x7c>)
    49ea:	681b      	ldr	r3, [r3, #0]
			return 0;
    49ec:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    49ee:	079b      	lsls	r3, r3, #30
    49f0:	d51e      	bpl.n	4a30 <system_clock_source_get_hz+0x74>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    49f2:	4912      	ldr	r1, [pc, #72]	; (4a3c <system_clock_source_get_hz+0x80>)
    49f4:	2210      	movs	r2, #16
    49f6:	68cb      	ldr	r3, [r1, #12]
    49f8:	421a      	tst	r2, r3
    49fa:	d0fc      	beq.n	49f6 <system_clock_source_get_hz+0x3a>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    49fc:	4b0e      	ldr	r3, [pc, #56]	; (4a38 <system_clock_source_get_hz+0x7c>)
    49fe:	681b      	ldr	r3, [r3, #0]
    4a00:	075b      	lsls	r3, r3, #29
    4a02:	d401      	bmi.n	4a08 <system_clock_source_get_hz+0x4c>
		return 48000000UL;
    4a04:	480f      	ldr	r0, [pc, #60]	; (4a44 <system_clock_source_get_hz+0x88>)
    4a06:	e013      	b.n	4a30 <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    4a08:	2000      	movs	r0, #0
    4a0a:	4b0f      	ldr	r3, [pc, #60]	; (4a48 <system_clock_source_get_hz+0x8c>)
    4a0c:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    4a0e:	4b0a      	ldr	r3, [pc, #40]	; (4a38 <system_clock_source_get_hz+0x7c>)
    4a10:	689b      	ldr	r3, [r3, #8]
    4a12:	041b      	lsls	r3, r3, #16
    4a14:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    4a16:	4358      	muls	r0, r3
    4a18:	e00a      	b.n	4a30 <system_clock_source_get_hz+0x74>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    4a1a:	2350      	movs	r3, #80	; 0x50
    4a1c:	4a07      	ldr	r2, [pc, #28]	; (4a3c <system_clock_source_get_hz+0x80>)
    4a1e:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    4a20:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    4a22:	075b      	lsls	r3, r3, #29
    4a24:	d504      	bpl.n	4a30 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.dpll.frequency;
    4a26:	4b04      	ldr	r3, [pc, #16]	; (4a38 <system_clock_source_get_hz+0x7c>)
    4a28:	68d8      	ldr	r0, [r3, #12]
    4a2a:	e001      	b.n	4a30 <system_clock_source_get_hz+0x74>
		return 32768UL;
    4a2c:	2080      	movs	r0, #128	; 0x80
    4a2e:	0200      	lsls	r0, r0, #8
	}
}
    4a30:	bd10      	pop	{r4, pc}
    4a32:	46c0      	nop			; (mov r8, r8)
    4a34:	00009b4c 	.word	0x00009b4c
    4a38:	2000027c 	.word	0x2000027c
    4a3c:	40000800 	.word	0x40000800
    4a40:	007a1200 	.word	0x007a1200
    4a44:	02dc6c00 	.word	0x02dc6c00
    4a48:	00005009 	.word	0x00005009

00004a4c <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    4a4c:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    4a4e:	490c      	ldr	r1, [pc, #48]	; (4a80 <system_clock_source_osc8m_set_config+0x34>)
    4a50:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    4a52:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    4a54:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    4a56:	7840      	ldrb	r0, [r0, #1]
    4a58:	2201      	movs	r2, #1
    4a5a:	4010      	ands	r0, r2
    4a5c:	0180      	lsls	r0, r0, #6
    4a5e:	2640      	movs	r6, #64	; 0x40
    4a60:	43b3      	bics	r3, r6
    4a62:	4303      	orrs	r3, r0
    4a64:	402a      	ands	r2, r5
    4a66:	01d2      	lsls	r2, r2, #7
    4a68:	2080      	movs	r0, #128	; 0x80
    4a6a:	4383      	bics	r3, r0
    4a6c:	4313      	orrs	r3, r2
    4a6e:	2203      	movs	r2, #3
    4a70:	4022      	ands	r2, r4
    4a72:	0212      	lsls	r2, r2, #8
    4a74:	4803      	ldr	r0, [pc, #12]	; (4a84 <system_clock_source_osc8m_set_config+0x38>)
    4a76:	4003      	ands	r3, r0
    4a78:	4313      	orrs	r3, r2
    4a7a:	620b      	str	r3, [r1, #32]
}
    4a7c:	bd70      	pop	{r4, r5, r6, pc}
    4a7e:	46c0      	nop			; (mov r8, r8)
    4a80:	40000800 	.word	0x40000800
    4a84:	fffffcff 	.word	0xfffffcff

00004a88 <system_clock_source_osc32k_set_config>:
 *
 * \param[in] config  OSC32K configuration structure containing the new config
 */
void system_clock_source_osc32k_set_config(
		struct system_clock_source_osc32k_config *const config)
{
    4a88:	b5f0      	push	{r4, r5, r6, r7, lr}
    4a8a:	46ce      	mov	lr, r9
    4a8c:	4647      	mov	r7, r8
    4a8e:	b580      	push	{r7, lr}
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    4a90:	4b19      	ldr	r3, [pc, #100]	; (4af8 <system_clock_source_osc32k_set_config+0x70>)
    4a92:	4699      	mov	r9, r3
    4a94:	699b      	ldr	r3, [r3, #24]

	/* Update settings via a temporary struct to reduce register access */
	temp.bit.EN1K     = config->enable_1khz_output;
    4a96:	7841      	ldrb	r1, [r0, #1]
    4a98:	468c      	mov	ip, r1
	temp.bit.EN32K    = config->enable_32khz_output;
	temp.bit.STARTUP  = config->startup_time;
    4a9a:	7805      	ldrb	r5, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    4a9c:	7906      	ldrb	r6, [r0, #4]
	temp.bit.RUNSTDBY = config->run_in_standby;
    4a9e:	78c7      	ldrb	r7, [r0, #3]
	temp.bit.WRTLOCK  = config->write_once;
    4aa0:	7944      	ldrb	r4, [r0, #5]

	SYSCTRL->OSC32K  = temp;
    4aa2:	7880      	ldrb	r0, [r0, #2]
    4aa4:	2101      	movs	r1, #1
    4aa6:	4008      	ands	r0, r1
    4aa8:	0080      	lsls	r0, r0, #2
    4aaa:	2204      	movs	r2, #4
    4aac:	4393      	bics	r3, r2
    4aae:	4303      	orrs	r3, r0
    4ab0:	4660      	mov	r0, ip
    4ab2:	4008      	ands	r0, r1
    4ab4:	00c0      	lsls	r0, r0, #3
    4ab6:	3204      	adds	r2, #4
    4ab8:	4393      	bics	r3, r2
    4aba:	4303      	orrs	r3, r0
    4abc:	0038      	movs	r0, r7
    4abe:	4008      	ands	r0, r1
    4ac0:	0180      	lsls	r0, r0, #6
    4ac2:	2740      	movs	r7, #64	; 0x40
    4ac4:	43bb      	bics	r3, r7
    4ac6:	4303      	orrs	r3, r0
    4ac8:	0030      	movs	r0, r6
    4aca:	4008      	ands	r0, r1
    4acc:	01c0      	lsls	r0, r0, #7
    4ace:	2680      	movs	r6, #128	; 0x80
    4ad0:	43b3      	bics	r3, r6
    4ad2:	4303      	orrs	r3, r0
    4ad4:	2007      	movs	r0, #7
    4ad6:	4005      	ands	r5, r0
    4ad8:	022d      	lsls	r5, r5, #8
    4ada:	4808      	ldr	r0, [pc, #32]	; (4afc <system_clock_source_osc32k_set_config+0x74>)
    4adc:	4003      	ands	r3, r0
    4ade:	432b      	orrs	r3, r5
    4ae0:	4021      	ands	r1, r4
    4ae2:	0309      	lsls	r1, r1, #12
    4ae4:	4806      	ldr	r0, [pc, #24]	; (4b00 <system_clock_source_osc32k_set_config+0x78>)
    4ae6:	4003      	ands	r3, r0
    4ae8:	430b      	orrs	r3, r1
    4aea:	464a      	mov	r2, r9
    4aec:	6193      	str	r3, [r2, #24]
}
    4aee:	bc0c      	pop	{r2, r3}
    4af0:	4690      	mov	r8, r2
    4af2:	4699      	mov	r9, r3
    4af4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4af6:	46c0      	nop			; (mov r8, r8)
    4af8:	40000800 	.word	0x40000800
    4afc:	fffff8ff 	.word	0xfffff8ff
    4b00:	ffffefff 	.word	0xffffefff

00004b04 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    4b04:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    4b06:	7a03      	ldrb	r3, [r0, #8]
    4b08:	069b      	lsls	r3, r3, #26
    4b0a:	0c1b      	lsrs	r3, r3, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    4b0c:	8942      	ldrh	r2, [r0, #10]
    4b0e:	0592      	lsls	r2, r2, #22
    4b10:	0d92      	lsrs	r2, r2, #22
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    4b12:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.val =
    4b14:	4918      	ldr	r1, [pc, #96]	; (4b78 <system_clock_source_dfll_set_config+0x74>)
    4b16:	604b      	str	r3, [r1, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    4b18:	7983      	ldrb	r3, [r0, #6]
    4b1a:	79c2      	ldrb	r2, [r0, #7]
    4b1c:	4313      	orrs	r3, r2
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    4b1e:	8842      	ldrh	r2, [r0, #2]
    4b20:	8884      	ldrh	r4, [r0, #4]
    4b22:	4322      	orrs	r2, r4
    4b24:	4313      	orrs	r3, r2
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    4b26:	7842      	ldrb	r2, [r0, #1]
    4b28:	01d2      	lsls	r2, r2, #7
			(uint32_t)config->chill_cycle     |
    4b2a:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.control =
    4b2c:	600b      	str	r3, [r1, #0]

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    4b2e:	7803      	ldrb	r3, [r0, #0]
    4b30:	2b04      	cmp	r3, #4
    4b32:	d011      	beq.n	4b58 <system_clock_source_dfll_set_config+0x54>
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    4b34:	2b20      	cmp	r3, #32
    4b36:	d10e      	bne.n	4b56 <system_clock_source_dfll_set_config+0x52>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    4b38:	7b03      	ldrb	r3, [r0, #12]
    4b3a:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    4b3c:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    4b3e:	4313      	orrs	r3, r2
    4b40:	89c2      	ldrh	r2, [r0, #14]
    4b42:	0412      	lsls	r2, r2, #16
    4b44:	490d      	ldr	r1, [pc, #52]	; (4b7c <system_clock_source_dfll_set_config+0x78>)
    4b46:	400a      	ands	r2, r1
    4b48:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    4b4a:	4a0b      	ldr	r2, [pc, #44]	; (4b78 <system_clock_source_dfll_set_config+0x74>)
    4b4c:	6093      	str	r3, [r2, #8]

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    4b4e:	6811      	ldr	r1, [r2, #0]
    4b50:	4b0b      	ldr	r3, [pc, #44]	; (4b80 <system_clock_source_dfll_set_config+0x7c>)
    4b52:	430b      	orrs	r3, r1
    4b54:	6013      	str	r3, [r2, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    4b56:	bd10      	pop	{r4, pc}
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    4b58:	7b03      	ldrb	r3, [r0, #12]
    4b5a:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    4b5c:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    4b5e:	4313      	orrs	r3, r2
    4b60:	89c2      	ldrh	r2, [r0, #14]
    4b62:	0412      	lsls	r2, r2, #16
    4b64:	4905      	ldr	r1, [pc, #20]	; (4b7c <system_clock_source_dfll_set_config+0x78>)
    4b66:	400a      	ands	r2, r1
    4b68:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    4b6a:	4a03      	ldr	r2, [pc, #12]	; (4b78 <system_clock_source_dfll_set_config+0x74>)
    4b6c:	6093      	str	r3, [r2, #8]
		_system_clock_inst.dfll.control |= config->loop_mode;
    4b6e:	6813      	ldr	r3, [r2, #0]
    4b70:	2104      	movs	r1, #4
    4b72:	430b      	orrs	r3, r1
    4b74:	6013      	str	r3, [r2, #0]
    4b76:	e7ee      	b.n	4b56 <system_clock_source_dfll_set_config+0x52>
    4b78:	2000027c 	.word	0x2000027c
    4b7c:	03ff0000 	.word	0x03ff0000
    4b80:	00000424 	.word	0x00000424

00004b84 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    4b84:	2808      	cmp	r0, #8
    4b86:	d803      	bhi.n	4b90 <system_clock_source_enable+0xc>
    4b88:	0080      	lsls	r0, r0, #2
    4b8a:	4b25      	ldr	r3, [pc, #148]	; (4c20 <system_clock_source_enable+0x9c>)
    4b8c:	581b      	ldr	r3, [r3, r0]
    4b8e:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    4b90:	2017      	movs	r0, #23
    4b92:	e044      	b.n	4c1e <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    4b94:	4a23      	ldr	r2, [pc, #140]	; (4c24 <system_clock_source_enable+0xa0>)
    4b96:	6a13      	ldr	r3, [r2, #32]
    4b98:	2102      	movs	r1, #2
    4b9a:	430b      	orrs	r3, r1
    4b9c:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    4b9e:	2000      	movs	r0, #0
    4ba0:	e03d      	b.n	4c1e <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    4ba2:	4a20      	ldr	r2, [pc, #128]	; (4c24 <system_clock_source_enable+0xa0>)
    4ba4:	6993      	ldr	r3, [r2, #24]
    4ba6:	2102      	movs	r1, #2
    4ba8:	430b      	orrs	r3, r1
    4baa:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    4bac:	2000      	movs	r0, #0
		break;
    4bae:	e036      	b.n	4c1e <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    4bb0:	4a1c      	ldr	r2, [pc, #112]	; (4c24 <system_clock_source_enable+0xa0>)
    4bb2:	8a13      	ldrh	r3, [r2, #16]
    4bb4:	2102      	movs	r1, #2
    4bb6:	430b      	orrs	r3, r1
    4bb8:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    4bba:	2000      	movs	r0, #0
		break;
    4bbc:	e02f      	b.n	4c1e <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    4bbe:	4a19      	ldr	r2, [pc, #100]	; (4c24 <system_clock_source_enable+0xa0>)
    4bc0:	8a93      	ldrh	r3, [r2, #20]
    4bc2:	2102      	movs	r1, #2
    4bc4:	430b      	orrs	r3, r1
    4bc6:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    4bc8:	2000      	movs	r0, #0
		break;
    4bca:	e028      	b.n	4c1e <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    4bcc:	4916      	ldr	r1, [pc, #88]	; (4c28 <system_clock_source_enable+0xa4>)
    4bce:	680b      	ldr	r3, [r1, #0]
    4bd0:	2202      	movs	r2, #2
    4bd2:	4313      	orrs	r3, r2
    4bd4:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    4bd6:	4b13      	ldr	r3, [pc, #76]	; (4c24 <system_clock_source_enable+0xa0>)
    4bd8:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    4bda:	0019      	movs	r1, r3
    4bdc:	320e      	adds	r2, #14
    4bde:	68cb      	ldr	r3, [r1, #12]
    4be0:	421a      	tst	r2, r3
    4be2:	d0fc      	beq.n	4bde <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    4be4:	4a10      	ldr	r2, [pc, #64]	; (4c28 <system_clock_source_enable+0xa4>)
    4be6:	6891      	ldr	r1, [r2, #8]
    4be8:	4b0e      	ldr	r3, [pc, #56]	; (4c24 <system_clock_source_enable+0xa0>)
    4bea:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    4bec:	6852      	ldr	r2, [r2, #4]
    4bee:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    4bf0:	2200      	movs	r2, #0
    4bf2:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    4bf4:	0019      	movs	r1, r3
    4bf6:	3210      	adds	r2, #16
    4bf8:	68cb      	ldr	r3, [r1, #12]
    4bfa:	421a      	tst	r2, r3
    4bfc:	d0fc      	beq.n	4bf8 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    4bfe:	4b0a      	ldr	r3, [pc, #40]	; (4c28 <system_clock_source_enable+0xa4>)
    4c00:	681b      	ldr	r3, [r3, #0]
    4c02:	b29b      	uxth	r3, r3
    4c04:	4a07      	ldr	r2, [pc, #28]	; (4c24 <system_clock_source_enable+0xa0>)
    4c06:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
    4c08:	2000      	movs	r0, #0
    4c0a:	e008      	b.n	4c1e <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    4c0c:	4905      	ldr	r1, [pc, #20]	; (4c24 <system_clock_source_enable+0xa0>)
    4c0e:	2244      	movs	r2, #68	; 0x44
    4c10:	5c8b      	ldrb	r3, [r1, r2]
    4c12:	2002      	movs	r0, #2
    4c14:	4303      	orrs	r3, r0
    4c16:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    4c18:	2000      	movs	r0, #0
		break;
    4c1a:	e000      	b.n	4c1e <system_clock_source_enable+0x9a>
		return STATUS_OK;
    4c1c:	2000      	movs	r0, #0
}
    4c1e:	4770      	bx	lr
    4c20:	00009b70 	.word	0x00009b70
    4c24:	40000800 	.word	0x40000800
    4c28:	2000027c 	.word	0x2000027c

00004c2c <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    4c2c:	b5f0      	push	{r4, r5, r6, r7, lr}
    4c2e:	46ce      	mov	lr, r9
    4c30:	4647      	mov	r7, r8
    4c32:	b580      	push	{r7, lr}
    4c34:	b08d      	sub	sp, #52	; 0x34
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    4c36:	22c2      	movs	r2, #194	; 0xc2
    4c38:	00d2      	lsls	r2, r2, #3
    4c3a:	4b50      	ldr	r3, [pc, #320]	; (4d7c <system_clock_init+0x150>)
    4c3c:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    4c3e:	4a50      	ldr	r2, [pc, #320]	; (4d80 <system_clock_init+0x154>)
    4c40:	6853      	ldr	r3, [r2, #4]
    4c42:	211e      	movs	r1, #30
    4c44:	438b      	bics	r3, r1
    4c46:	391a      	subs	r1, #26
    4c48:	430b      	orrs	r3, r1
    4c4a:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_3;
    4c4c:	2203      	movs	r2, #3
    4c4e:	ab01      	add	r3, sp, #4
    4c50:	701a      	strb	r2, [r3, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    4c52:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    4c54:	4d4b      	ldr	r5, [pc, #300]	; (4d84 <system_clock_init+0x158>)
    4c56:	b2e0      	uxtb	r0, r4
    4c58:	a901      	add	r1, sp, #4
    4c5a:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    4c5c:	3401      	adds	r4, #1
    4c5e:	2c25      	cmp	r4, #37	; 0x25
    4c60:	d1f9      	bne.n	4c56 <system_clock_init+0x2a>


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
			((*(uint32_t *)SYSCTRL_FUSES_OSC32K_ADDR >> 
    4c62:	4d49      	ldr	r5, [pc, #292]	; (4d88 <system_clock_init+0x15c>)
			SYSCTRL_FUSES_OSC32K_Pos) & 0x7Ful);
    4c64:	682b      	ldr	r3, [r5, #0]
    4c66:	04db      	lsls	r3, r3, #19
	SYSCTRL->OSC32K.bit.CALIB =
    4c68:	4944      	ldr	r1, [pc, #272]	; (4d7c <system_clock_init+0x150>)
    4c6a:	698a      	ldr	r2, [r1, #24]
    4c6c:	0e5b      	lsrs	r3, r3, #25
    4c6e:	041b      	lsls	r3, r3, #16
    4c70:	4846      	ldr	r0, [pc, #280]	; (4d8c <system_clock_init+0x160>)
    4c72:	4002      	ands	r2, r0
    4c74:	4313      	orrs	r3, r2
    4c76:	618b      	str	r3, [r1, #24]
	config->enable_32khz_output = true;
    4c78:	a80a      	add	r0, sp, #40	; 0x28
    4c7a:	2301      	movs	r3, #1
    4c7c:	7083      	strb	r3, [r0, #2]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
    4c7e:	2207      	movs	r2, #7
    4c80:	7002      	strb	r2, [r0, #0]
	config->write_once          = false;
    4c82:	2400      	movs	r4, #0
    4c84:	7144      	strb	r4, [r0, #5]

	struct system_clock_source_osc32k_config osc32k_conf;
	system_clock_source_osc32k_get_config_defaults(&osc32k_conf);

	osc32k_conf.startup_time        = CONF_CLOCK_OSC32K_STARTUP_TIME;
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
    4c86:	7044      	strb	r4, [r0, #1]
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
    4c88:	7104      	strb	r4, [r0, #4]
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;
    4c8a:	70c3      	strb	r3, [r0, #3]

	system_clock_source_osc32k_set_config(&osc32k_conf);
    4c8c:	4b40      	ldr	r3, [pc, #256]	; (4d90 <system_clock_init+0x164>)
    4c8e:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
    4c90:	2004      	movs	r0, #4
    4c92:	4b40      	ldr	r3, [pc, #256]	; (4d94 <system_clock_init+0x168>)
    4c94:	4798      	blx	r3
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    4c96:	ab05      	add	r3, sp, #20
    4c98:	2200      	movs	r2, #0
    4c9a:	805c      	strh	r4, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    4c9c:	809c      	strh	r4, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    4c9e:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    4ca0:	71da      	strb	r2, [r3, #7]
	config->fine_value      = 0xff / 4; /* Midpoint */
    4ca2:	213f      	movs	r1, #63	; 0x3f
    4ca4:	8159      	strh	r1, [r3, #10]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    4ca6:	393b      	subs	r1, #59	; 0x3b
    4ca8:	7019      	strb	r1, [r3, #0]
	dfll_conf.on_demand      = false;
    4caa:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping 
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    4cac:	682b      	ldr	r3, [r5, #0]
    4cae:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    4cb0:	2b3f      	cmp	r3, #63	; 0x3f
    4cb2:	d060      	beq.n	4d76 <system_clock_init+0x14a>
		coarse = 0x1f;
	}
	dfll_conf.coarse_value = coarse;
    4cb4:	a805      	add	r0, sp, #20
    4cb6:	7203      	strb	r3, [r0, #8]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
    4cb8:	2304      	movs	r3, #4
    4cba:	8203      	strh	r3, [r0, #16]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    4cbc:	3303      	adds	r3, #3
    4cbe:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    4cc0:	3338      	adds	r3, #56	; 0x38
    4cc2:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    4cc4:	4b34      	ldr	r3, [pc, #208]	; (4d98 <system_clock_init+0x16c>)
    4cc6:	4798      	blx	r3
	config->run_in_standby  = false;
    4cc8:	a804      	add	r0, sp, #16
    4cca:	2500      	movs	r5, #0
    4ccc:	7045      	strb	r5, [r0, #1]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    4cce:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
    4cd0:	7085      	strb	r5, [r0, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    4cd2:	4b32      	ldr	r3, [pc, #200]	; (4d9c <system_clock_init+0x170>)
    4cd4:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    4cd6:	2006      	movs	r0, #6
    4cd8:	4f2e      	ldr	r7, [pc, #184]	; (4d94 <system_clock_init+0x168>)
    4cda:	47b8      	blx	r7


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    4cdc:	4b30      	ldr	r3, [pc, #192]	; (4da0 <system_clock_init+0x174>)
    4cde:	4798      	blx	r3
	config->division_factor    = 1;
    4ce0:	ac01      	add	r4, sp, #4
    4ce2:	2601      	movs	r6, #1
    4ce4:	9602      	str	r6, [sp, #8]
	config->high_when_disabled = false;
    4ce6:	7065      	strb	r5, [r4, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    4ce8:	2306      	movs	r3, #6
    4cea:	7023      	strb	r3, [r4, #0]
	config->run_in_standby     = false;
    4cec:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    4cee:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    4cf0:	0021      	movs	r1, r4
    4cf2:	2001      	movs	r0, #1
    4cf4:	4b2b      	ldr	r3, [pc, #172]	; (4da4 <system_clock_init+0x178>)
    4cf6:	4699      	mov	r9, r3
    4cf8:	4798      	blx	r3
    4cfa:	2001      	movs	r0, #1
    4cfc:	4b2a      	ldr	r3, [pc, #168]	; (4da8 <system_clock_init+0x17c>)
    4cfe:	4698      	mov	r8, r3
    4d00:	4798      	blx	r3
	config->high_when_disabled = false;
    4d02:	7065      	strb	r5, [r4, #1]
	config->output_enable      = false;
    4d04:	7265      	strb	r5, [r4, #9]
    4d06:	2304      	movs	r3, #4
    4d08:	7023      	strb	r3, [r4, #0]
    4d0a:	2320      	movs	r3, #32
    4d0c:	6063      	str	r3, [r4, #4]
    4d0e:	7226      	strb	r6, [r4, #8]
    4d10:	0021      	movs	r1, r4
    4d12:	2002      	movs	r0, #2
    4d14:	47c8      	blx	r9
    4d16:	2002      	movs	r0, #2
    4d18:	47c0      	blx	r8
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    4d1a:	7026      	strb	r6, [r4, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    4d1c:	0021      	movs	r1, r4
    4d1e:	2000      	movs	r0, #0
    4d20:	4b18      	ldr	r3, [pc, #96]	; (4d84 <system_clock_init+0x158>)
    4d22:	4798      	blx	r3
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48);
    4d24:	2000      	movs	r0, #0
    4d26:	4b21      	ldr	r3, [pc, #132]	; (4dac <system_clock_init+0x180>)
    4d28:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    4d2a:	2007      	movs	r0, #7
    4d2c:	47b8      	blx	r7
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    4d2e:	4913      	ldr	r1, [pc, #76]	; (4d7c <system_clock_init+0x150>)
    4d30:	22d0      	movs	r2, #208	; 0xd0
    4d32:	68cb      	ldr	r3, [r1, #12]
    4d34:	4013      	ands	r3, r2
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    4d36:	2bd0      	cmp	r3, #208	; 0xd0
    4d38:	d1fb      	bne.n	4d32 <system_clock_init+0x106>
	if (CONF_CLOCK_DFLL_ON_DEMAND) {
		SYSCTRL->DFLLCTRL.bit.ONDEMAND = 1;
    4d3a:	4a10      	ldr	r2, [pc, #64]	; (4d7c <system_clock_init+0x150>)
    4d3c:	8c93      	ldrh	r3, [r2, #36]	; 0x24
    4d3e:	2180      	movs	r1, #128	; 0x80
    4d40:	430b      	orrs	r3, r1
    4d42:	8493      	strh	r3, [r2, #36]	; 0x24
	PM->CPUSEL.reg = (uint32_t)divider;
    4d44:	4a1a      	ldr	r2, [pc, #104]	; (4db0 <system_clock_init+0x184>)
    4d46:	2300      	movs	r3, #0
    4d48:	7213      	strb	r3, [r2, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    4d4a:	7253      	strb	r3, [r2, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    4d4c:	7293      	strb	r3, [r2, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    4d4e:	72d3      	strb	r3, [r2, #11]
	config->division_factor    = 1;
    4d50:	a901      	add	r1, sp, #4
    4d52:	2201      	movs	r2, #1
    4d54:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    4d56:	704b      	strb	r3, [r1, #1]
	config->run_in_standby     = false;
    4d58:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    4d5a:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    4d5c:	3307      	adds	r3, #7
    4d5e:	700b      	strb	r3, [r1, #0]
    4d60:	2000      	movs	r0, #0
    4d62:	4b10      	ldr	r3, [pc, #64]	; (4da4 <system_clock_init+0x178>)
    4d64:	4798      	blx	r3
    4d66:	2000      	movs	r0, #0
    4d68:	4b0f      	ldr	r3, [pc, #60]	; (4da8 <system_clock_init+0x17c>)
    4d6a:	4798      	blx	r3
#endif
}
    4d6c:	b00d      	add	sp, #52	; 0x34
    4d6e:	bc0c      	pop	{r2, r3}
    4d70:	4690      	mov	r8, r2
    4d72:	4699      	mov	r9, r3
    4d74:	bdf0      	pop	{r4, r5, r6, r7, pc}
		coarse = 0x1f;
    4d76:	3b20      	subs	r3, #32
    4d78:	e79c      	b.n	4cb4 <system_clock_init+0x88>
    4d7a:	46c0      	nop			; (mov r8, r8)
    4d7c:	40000800 	.word	0x40000800
    4d80:	41004000 	.word	0x41004000
    4d84:	00004fed 	.word	0x00004fed
    4d88:	00806024 	.word	0x00806024
    4d8c:	ff80ffff 	.word	0xff80ffff
    4d90:	00004a89 	.word	0x00004a89
    4d94:	00004b85 	.word	0x00004b85
    4d98:	00004b05 	.word	0x00004b05
    4d9c:	00004a4d 	.word	0x00004a4d
    4da0:	00004db5 	.word	0x00004db5
    4da4:	00004dd9 	.word	0x00004dd9
    4da8:	00004e91 	.word	0x00004e91
    4dac:	00004f61 	.word	0x00004f61
    4db0:	40000400 	.word	0x40000400

00004db4 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    4db4:	4a06      	ldr	r2, [pc, #24]	; (4dd0 <system_gclk_init+0x1c>)
    4db6:	6993      	ldr	r3, [r2, #24]
    4db8:	2108      	movs	r1, #8
    4dba:	430b      	orrs	r3, r1
    4dbc:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    4dbe:	2201      	movs	r2, #1
    4dc0:	4b04      	ldr	r3, [pc, #16]	; (4dd4 <system_gclk_init+0x20>)
    4dc2:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    4dc4:	0019      	movs	r1, r3
    4dc6:	780b      	ldrb	r3, [r1, #0]
    4dc8:	4213      	tst	r3, r2
    4dca:	d1fc      	bne.n	4dc6 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    4dcc:	4770      	bx	lr
    4dce:	46c0      	nop			; (mov r8, r8)
    4dd0:	40000400 	.word	0x40000400
    4dd4:	40000c00 	.word	0x40000c00

00004dd8 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    4dd8:	b570      	push	{r4, r5, r6, lr}
    4dda:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    4ddc:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    4dde:	780d      	ldrb	r5, [r1, #0]
    4de0:	022d      	lsls	r5, r5, #8
    4de2:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    4de4:	784b      	ldrb	r3, [r1, #1]
    4de6:	2b00      	cmp	r3, #0
    4de8:	d002      	beq.n	4df0 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    4dea:	2380      	movs	r3, #128	; 0x80
    4dec:	02db      	lsls	r3, r3, #11
    4dee:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    4df0:	7a4b      	ldrb	r3, [r1, #9]
    4df2:	2b00      	cmp	r3, #0
    4df4:	d002      	beq.n	4dfc <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    4df6:	2380      	movs	r3, #128	; 0x80
    4df8:	031b      	lsls	r3, r3, #12
    4dfa:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    4dfc:	6848      	ldr	r0, [r1, #4]
    4dfe:	2801      	cmp	r0, #1
    4e00:	d910      	bls.n	4e24 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    4e02:	1e43      	subs	r3, r0, #1
    4e04:	4218      	tst	r0, r3
    4e06:	d134      	bne.n	4e72 <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    4e08:	2802      	cmp	r0, #2
    4e0a:	d930      	bls.n	4e6e <system_gclk_gen_set_config+0x96>
    4e0c:	2302      	movs	r3, #2
    4e0e:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    4e10:	3201      	adds	r2, #1
						mask <<= 1) {
    4e12:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    4e14:	4298      	cmp	r0, r3
    4e16:	d8fb      	bhi.n	4e10 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    4e18:	0212      	lsls	r2, r2, #8
    4e1a:	4332      	orrs	r2, r6
    4e1c:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    4e1e:	2380      	movs	r3, #128	; 0x80
    4e20:	035b      	lsls	r3, r3, #13
    4e22:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    4e24:	7a0b      	ldrb	r3, [r1, #8]
    4e26:	2b00      	cmp	r3, #0
    4e28:	d002      	beq.n	4e30 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    4e2a:	2380      	movs	r3, #128	; 0x80
    4e2c:	039b      	lsls	r3, r3, #14
    4e2e:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    4e30:	4a13      	ldr	r2, [pc, #76]	; (4e80 <system_gclk_gen_set_config+0xa8>)
    4e32:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    4e34:	b25b      	sxtb	r3, r3
    4e36:	2b00      	cmp	r3, #0
    4e38:	dbfb      	blt.n	4e32 <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    4e3a:	4b12      	ldr	r3, [pc, #72]	; (4e84 <system_gclk_gen_set_config+0xac>)
    4e3c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    4e3e:	4b12      	ldr	r3, [pc, #72]	; (4e88 <system_gclk_gen_set_config+0xb0>)
    4e40:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    4e42:	4a0f      	ldr	r2, [pc, #60]	; (4e80 <system_gclk_gen_set_config+0xa8>)
    4e44:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    4e46:	b25b      	sxtb	r3, r3
    4e48:	2b00      	cmp	r3, #0
    4e4a:	dbfb      	blt.n	4e44 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    4e4c:	4b0c      	ldr	r3, [pc, #48]	; (4e80 <system_gclk_gen_set_config+0xa8>)
    4e4e:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    4e50:	001a      	movs	r2, r3
    4e52:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    4e54:	b25b      	sxtb	r3, r3
    4e56:	2b00      	cmp	r3, #0
    4e58:	dbfb      	blt.n	4e52 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    4e5a:	4a09      	ldr	r2, [pc, #36]	; (4e80 <system_gclk_gen_set_config+0xa8>)
    4e5c:	6853      	ldr	r3, [r2, #4]
    4e5e:	2180      	movs	r1, #128	; 0x80
    4e60:	0249      	lsls	r1, r1, #9
    4e62:	400b      	ands	r3, r1
    4e64:	431d      	orrs	r5, r3
    4e66:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    4e68:	4b08      	ldr	r3, [pc, #32]	; (4e8c <system_gclk_gen_set_config+0xb4>)
    4e6a:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    4e6c:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    4e6e:	2200      	movs	r2, #0
    4e70:	e7d2      	b.n	4e18 <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    4e72:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    4e74:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    4e76:	2380      	movs	r3, #128	; 0x80
    4e78:	029b      	lsls	r3, r3, #10
    4e7a:	431d      	orrs	r5, r3
    4e7c:	e7d2      	b.n	4e24 <system_gclk_gen_set_config+0x4c>
    4e7e:	46c0      	nop			; (mov r8, r8)
    4e80:	40000c00 	.word	0x40000c00
    4e84:	00003e79 	.word	0x00003e79
    4e88:	40000c08 	.word	0x40000c08
    4e8c:	00003eb9 	.word	0x00003eb9

00004e90 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    4e90:	b510      	push	{r4, lr}
    4e92:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    4e94:	4a0b      	ldr	r2, [pc, #44]	; (4ec4 <system_gclk_gen_enable+0x34>)
    4e96:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    4e98:	b25b      	sxtb	r3, r3
    4e9a:	2b00      	cmp	r3, #0
    4e9c:	dbfb      	blt.n	4e96 <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    4e9e:	4b0a      	ldr	r3, [pc, #40]	; (4ec8 <system_gclk_gen_enable+0x38>)
    4ea0:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    4ea2:	4b0a      	ldr	r3, [pc, #40]	; (4ecc <system_gclk_gen_enable+0x3c>)
    4ea4:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    4ea6:	4a07      	ldr	r2, [pc, #28]	; (4ec4 <system_gclk_gen_enable+0x34>)
    4ea8:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    4eaa:	b25b      	sxtb	r3, r3
    4eac:	2b00      	cmp	r3, #0
    4eae:	dbfb      	blt.n	4ea8 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    4eb0:	4a04      	ldr	r2, [pc, #16]	; (4ec4 <system_gclk_gen_enable+0x34>)
    4eb2:	6851      	ldr	r1, [r2, #4]
    4eb4:	2380      	movs	r3, #128	; 0x80
    4eb6:	025b      	lsls	r3, r3, #9
    4eb8:	430b      	orrs	r3, r1
    4eba:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    4ebc:	4b04      	ldr	r3, [pc, #16]	; (4ed0 <system_gclk_gen_enable+0x40>)
    4ebe:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    4ec0:	bd10      	pop	{r4, pc}
    4ec2:	46c0      	nop			; (mov r8, r8)
    4ec4:	40000c00 	.word	0x40000c00
    4ec8:	00003e79 	.word	0x00003e79
    4ecc:	40000c04 	.word	0x40000c04
    4ed0:	00003eb9 	.word	0x00003eb9

00004ed4 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    4ed4:	b570      	push	{r4, r5, r6, lr}
    4ed6:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    4ed8:	4a1a      	ldr	r2, [pc, #104]	; (4f44 <system_gclk_gen_get_hz+0x70>)
    4eda:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    4edc:	b25b      	sxtb	r3, r3
    4ede:	2b00      	cmp	r3, #0
    4ee0:	dbfb      	blt.n	4eda <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    4ee2:	4b19      	ldr	r3, [pc, #100]	; (4f48 <system_gclk_gen_get_hz+0x74>)
    4ee4:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    4ee6:	4b19      	ldr	r3, [pc, #100]	; (4f4c <system_gclk_gen_get_hz+0x78>)
    4ee8:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    4eea:	4a16      	ldr	r2, [pc, #88]	; (4f44 <system_gclk_gen_get_hz+0x70>)
    4eec:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    4eee:	b25b      	sxtb	r3, r3
    4ef0:	2b00      	cmp	r3, #0
    4ef2:	dbfb      	blt.n	4eec <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    4ef4:	4e13      	ldr	r6, [pc, #76]	; (4f44 <system_gclk_gen_get_hz+0x70>)
    4ef6:	6870      	ldr	r0, [r6, #4]
    4ef8:	04c0      	lsls	r0, r0, #19
    4efa:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    4efc:	4b14      	ldr	r3, [pc, #80]	; (4f50 <system_gclk_gen_get_hz+0x7c>)
    4efe:	4798      	blx	r3
    4f00:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    4f02:	4b12      	ldr	r3, [pc, #72]	; (4f4c <system_gclk_gen_get_hz+0x78>)
    4f04:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    4f06:	6876      	ldr	r6, [r6, #4]
    4f08:	02f6      	lsls	r6, r6, #11
    4f0a:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    4f0c:	4b11      	ldr	r3, [pc, #68]	; (4f54 <system_gclk_gen_get_hz+0x80>)
    4f0e:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    4f10:	4a0c      	ldr	r2, [pc, #48]	; (4f44 <system_gclk_gen_get_hz+0x70>)
    4f12:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    4f14:	b25b      	sxtb	r3, r3
    4f16:	2b00      	cmp	r3, #0
    4f18:	dbfb      	blt.n	4f12 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    4f1a:	4b0a      	ldr	r3, [pc, #40]	; (4f44 <system_gclk_gen_get_hz+0x70>)
    4f1c:	689c      	ldr	r4, [r3, #8]
    4f1e:	0224      	lsls	r4, r4, #8
    4f20:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    4f22:	4b0d      	ldr	r3, [pc, #52]	; (4f58 <system_gclk_gen_get_hz+0x84>)
    4f24:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    4f26:	2e00      	cmp	r6, #0
    4f28:	d107      	bne.n	4f3a <system_gclk_gen_get_hz+0x66>
    4f2a:	2c01      	cmp	r4, #1
    4f2c:	d907      	bls.n	4f3e <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    4f2e:	0021      	movs	r1, r4
    4f30:	0028      	movs	r0, r5
    4f32:	4b0a      	ldr	r3, [pc, #40]	; (4f5c <system_gclk_gen_get_hz+0x88>)
    4f34:	4798      	blx	r3
    4f36:	0005      	movs	r5, r0
    4f38:	e001      	b.n	4f3e <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    4f3a:	3401      	adds	r4, #1
    4f3c:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    4f3e:	0028      	movs	r0, r5
    4f40:	bd70      	pop	{r4, r5, r6, pc}
    4f42:	46c0      	nop			; (mov r8, r8)
    4f44:	40000c00 	.word	0x40000c00
    4f48:	00003e79 	.word	0x00003e79
    4f4c:	40000c04 	.word	0x40000c04
    4f50:	000049bd 	.word	0x000049bd
    4f54:	40000c08 	.word	0x40000c08
    4f58:	00003eb9 	.word	0x00003eb9
    4f5c:	00007781 	.word	0x00007781

00004f60 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    4f60:	b510      	push	{r4, lr}
    4f62:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    4f64:	4b06      	ldr	r3, [pc, #24]	; (4f80 <system_gclk_chan_enable+0x20>)
    4f66:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    4f68:	4b06      	ldr	r3, [pc, #24]	; (4f84 <system_gclk_chan_enable+0x24>)
    4f6a:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    4f6c:	4a06      	ldr	r2, [pc, #24]	; (4f88 <system_gclk_chan_enable+0x28>)
    4f6e:	8853      	ldrh	r3, [r2, #2]
    4f70:	2180      	movs	r1, #128	; 0x80
    4f72:	01c9      	lsls	r1, r1, #7
    4f74:	430b      	orrs	r3, r1
    4f76:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    4f78:	4b04      	ldr	r3, [pc, #16]	; (4f8c <system_gclk_chan_enable+0x2c>)
    4f7a:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    4f7c:	bd10      	pop	{r4, pc}
    4f7e:	46c0      	nop			; (mov r8, r8)
    4f80:	00003e79 	.word	0x00003e79
    4f84:	40000c02 	.word	0x40000c02
    4f88:	40000c00 	.word	0x40000c00
    4f8c:	00003eb9 	.word	0x00003eb9

00004f90 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    4f90:	b510      	push	{r4, lr}
    4f92:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    4f94:	4b0f      	ldr	r3, [pc, #60]	; (4fd4 <system_gclk_chan_disable+0x44>)
    4f96:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    4f98:	4b0f      	ldr	r3, [pc, #60]	; (4fd8 <system_gclk_chan_disable+0x48>)
    4f9a:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    4f9c:	4a0f      	ldr	r2, [pc, #60]	; (4fdc <system_gclk_chan_disable+0x4c>)
    4f9e:	8853      	ldrh	r3, [r2, #2]
    4fa0:	051b      	lsls	r3, r3, #20
    4fa2:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    4fa4:	8853      	ldrh	r3, [r2, #2]
    4fa6:	490e      	ldr	r1, [pc, #56]	; (4fe0 <system_gclk_chan_disable+0x50>)
    4fa8:	400b      	ands	r3, r1
    4faa:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    4fac:	8853      	ldrh	r3, [r2, #2]
    4fae:	490d      	ldr	r1, [pc, #52]	; (4fe4 <system_gclk_chan_disable+0x54>)
    4fb0:	400b      	ands	r3, r1
    4fb2:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    4fb4:	0011      	movs	r1, r2
    4fb6:	2280      	movs	r2, #128	; 0x80
    4fb8:	01d2      	lsls	r2, r2, #7
    4fba:	884b      	ldrh	r3, [r1, #2]
    4fbc:	4213      	tst	r3, r2
    4fbe:	d1fc      	bne.n	4fba <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    4fc0:	4906      	ldr	r1, [pc, #24]	; (4fdc <system_gclk_chan_disable+0x4c>)
    4fc2:	884a      	ldrh	r2, [r1, #2]
    4fc4:	0203      	lsls	r3, r0, #8
    4fc6:	4806      	ldr	r0, [pc, #24]	; (4fe0 <system_gclk_chan_disable+0x50>)
    4fc8:	4002      	ands	r2, r0
    4fca:	4313      	orrs	r3, r2
    4fcc:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    4fce:	4b06      	ldr	r3, [pc, #24]	; (4fe8 <system_gclk_chan_disable+0x58>)
    4fd0:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    4fd2:	bd10      	pop	{r4, pc}
    4fd4:	00003e79 	.word	0x00003e79
    4fd8:	40000c02 	.word	0x40000c02
    4fdc:	40000c00 	.word	0x40000c00
    4fe0:	fffff0ff 	.word	0xfffff0ff
    4fe4:	ffffbfff 	.word	0xffffbfff
    4fe8:	00003eb9 	.word	0x00003eb9

00004fec <system_gclk_chan_set_config>:
{
    4fec:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    4fee:	780c      	ldrb	r4, [r1, #0]
    4ff0:	0224      	lsls	r4, r4, #8
    4ff2:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    4ff4:	4b02      	ldr	r3, [pc, #8]	; (5000 <system_gclk_chan_set_config+0x14>)
    4ff6:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    4ff8:	b2a4      	uxth	r4, r4
    4ffa:	4b02      	ldr	r3, [pc, #8]	; (5004 <system_gclk_chan_set_config+0x18>)
    4ffc:	805c      	strh	r4, [r3, #2]
}
    4ffe:	bd10      	pop	{r4, pc}
    5000:	00004f91 	.word	0x00004f91
    5004:	40000c00 	.word	0x40000c00

00005008 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    5008:	b510      	push	{r4, lr}
    500a:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    500c:	4b06      	ldr	r3, [pc, #24]	; (5028 <system_gclk_chan_get_hz+0x20>)
    500e:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    5010:	4b06      	ldr	r3, [pc, #24]	; (502c <system_gclk_chan_get_hz+0x24>)
    5012:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    5014:	4b06      	ldr	r3, [pc, #24]	; (5030 <system_gclk_chan_get_hz+0x28>)
    5016:	885c      	ldrh	r4, [r3, #2]
    5018:	0524      	lsls	r4, r4, #20
    501a:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    501c:	4b05      	ldr	r3, [pc, #20]	; (5034 <system_gclk_chan_get_hz+0x2c>)
    501e:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    5020:	0020      	movs	r0, r4
    5022:	4b05      	ldr	r3, [pc, #20]	; (5038 <system_gclk_chan_get_hz+0x30>)
    5024:	4798      	blx	r3
}
    5026:	bd10      	pop	{r4, pc}
    5028:	00003e79 	.word	0x00003e79
    502c:	40000c02 	.word	0x40000c02
    5030:	40000c00 	.word	0x40000c00
    5034:	00003eb9 	.word	0x00003eb9
    5038:	00004ed5 	.word	0x00004ed5

0000503c <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    503c:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    503e:	78d3      	ldrb	r3, [r2, #3]
    5040:	2b00      	cmp	r3, #0
    5042:	d135      	bne.n	50b0 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    5044:	7813      	ldrb	r3, [r2, #0]
    5046:	2b80      	cmp	r3, #128	; 0x80
    5048:	d029      	beq.n	509e <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    504a:	061b      	lsls	r3, r3, #24
    504c:	2480      	movs	r4, #128	; 0x80
    504e:	0264      	lsls	r4, r4, #9
    5050:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    5052:	7854      	ldrb	r4, [r2, #1]
    5054:	2502      	movs	r5, #2
    5056:	43ac      	bics	r4, r5
    5058:	d106      	bne.n	5068 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    505a:	7894      	ldrb	r4, [r2, #2]
    505c:	2c00      	cmp	r4, #0
    505e:	d120      	bne.n	50a2 <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    5060:	2480      	movs	r4, #128	; 0x80
    5062:	02a4      	lsls	r4, r4, #10
    5064:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    5066:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    5068:	7854      	ldrb	r4, [r2, #1]
    506a:	3c01      	subs	r4, #1
    506c:	2c01      	cmp	r4, #1
    506e:	d91c      	bls.n	50aa <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    5070:	040d      	lsls	r5, r1, #16
    5072:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    5074:	24a0      	movs	r4, #160	; 0xa0
    5076:	05e4      	lsls	r4, r4, #23
    5078:	432c      	orrs	r4, r5
    507a:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    507c:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    507e:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    5080:	24d0      	movs	r4, #208	; 0xd0
    5082:	0624      	lsls	r4, r4, #24
    5084:	432c      	orrs	r4, r5
    5086:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    5088:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    508a:	78d4      	ldrb	r4, [r2, #3]
    508c:	2c00      	cmp	r4, #0
    508e:	d122      	bne.n	50d6 <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    5090:	035b      	lsls	r3, r3, #13
    5092:	d51c      	bpl.n	50ce <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    5094:	7893      	ldrb	r3, [r2, #2]
    5096:	2b01      	cmp	r3, #1
    5098:	d01e      	beq.n	50d8 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    509a:	6141      	str	r1, [r0, #20]
    509c:	e017      	b.n	50ce <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    509e:	2300      	movs	r3, #0
    50a0:	e7d7      	b.n	5052 <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    50a2:	24c0      	movs	r4, #192	; 0xc0
    50a4:	02e4      	lsls	r4, r4, #11
    50a6:	4323      	orrs	r3, r4
    50a8:	e7dd      	b.n	5066 <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    50aa:	4c0d      	ldr	r4, [pc, #52]	; (50e0 <_system_pinmux_config+0xa4>)
    50ac:	4023      	ands	r3, r4
    50ae:	e7df      	b.n	5070 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    50b0:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    50b2:	040c      	lsls	r4, r1, #16
    50b4:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    50b6:	23a0      	movs	r3, #160	; 0xa0
    50b8:	05db      	lsls	r3, r3, #23
    50ba:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    50bc:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    50be:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    50c0:	23d0      	movs	r3, #208	; 0xd0
    50c2:	061b      	lsls	r3, r3, #24
    50c4:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    50c6:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    50c8:	78d3      	ldrb	r3, [r2, #3]
    50ca:	2b00      	cmp	r3, #0
    50cc:	d103      	bne.n	50d6 <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    50ce:	7853      	ldrb	r3, [r2, #1]
    50d0:	3b01      	subs	r3, #1
    50d2:	2b01      	cmp	r3, #1
    50d4:	d902      	bls.n	50dc <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    50d6:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    50d8:	6181      	str	r1, [r0, #24]
    50da:	e7f8      	b.n	50ce <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    50dc:	6081      	str	r1, [r0, #8]
}
    50de:	e7fa      	b.n	50d6 <_system_pinmux_config+0x9a>
    50e0:	fffbffff 	.word	0xfffbffff

000050e4 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    50e4:	b510      	push	{r4, lr}
    50e6:	000a      	movs	r2, r1
	if (port_index < PORT_INST_NUM) {
    50e8:	09c1      	lsrs	r1, r0, #7
		return NULL;
    50ea:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    50ec:	2900      	cmp	r1, #0
    50ee:	d104      	bne.n	50fa <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    50f0:	0943      	lsrs	r3, r0, #5
    50f2:	01db      	lsls	r3, r3, #7
    50f4:	4905      	ldr	r1, [pc, #20]	; (510c <system_pinmux_pin_set_config+0x28>)
    50f6:	468c      	mov	ip, r1
    50f8:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    50fa:	241f      	movs	r4, #31
    50fc:	4020      	ands	r0, r4
    50fe:	2101      	movs	r1, #1
    5100:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    5102:	0018      	movs	r0, r3
    5104:	4b02      	ldr	r3, [pc, #8]	; (5110 <system_pinmux_pin_set_config+0x2c>)
    5106:	4798      	blx	r3
}
    5108:	bd10      	pop	{r4, pc}
    510a:	46c0      	nop			; (mov r8, r8)
    510c:	41004400 	.word	0x41004400
    5110:	0000503d 	.word	0x0000503d

00005114 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    5114:	4770      	bx	lr
	...

00005118 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    5118:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    511a:	4b04      	ldr	r3, [pc, #16]	; (512c <system_init+0x14>)
    511c:	4798      	blx	r3

	/* Initialize board hardware */
//	system_board_init();

	/* Initialize EVSYS hardware */
	_system_events_init();
    511e:	4b04      	ldr	r3, [pc, #16]	; (5130 <system_init+0x18>)
    5120:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    5122:	4b04      	ldr	r3, [pc, #16]	; (5134 <system_init+0x1c>)
    5124:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    5126:	4b04      	ldr	r3, [pc, #16]	; (5138 <system_init+0x20>)
    5128:	4798      	blx	r3
}
    512a:	bd10      	pop	{r4, pc}
    512c:	00004c2d 	.word	0x00004c2d
    5130:	00005115 	.word	0x00005115
    5134:	00003fc1 	.word	0x00003fc1
    5138:	00005115 	.word	0x00005115

0000513c <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    513c:	1c93      	adds	r3, r2, #2
    513e:	009b      	lsls	r3, r3, #2
    5140:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    5142:	2a02      	cmp	r2, #2
    5144:	d009      	beq.n	515a <tc_register_callback+0x1e>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    5146:	2a03      	cmp	r2, #3
    5148:	d00c      	beq.n	5164 <tc_register_callback+0x28>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    514a:	2301      	movs	r3, #1
    514c:	4093      	lsls	r3, r2
    514e:	001a      	movs	r2, r3
    5150:	7e03      	ldrb	r3, [r0, #24]
    5152:	4313      	orrs	r3, r2
    5154:	7603      	strb	r3, [r0, #24]
	}
	return STATUS_OK;
}
    5156:	2000      	movs	r0, #0
    5158:	4770      	bx	lr
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    515a:	7e03      	ldrb	r3, [r0, #24]
    515c:	2210      	movs	r2, #16
    515e:	4313      	orrs	r3, r2
    5160:	7603      	strb	r3, [r0, #24]
    5162:	e7f8      	b.n	5156 <tc_register_callback+0x1a>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    5164:	7e03      	ldrb	r3, [r0, #24]
    5166:	2220      	movs	r2, #32
    5168:	4313      	orrs	r3, r2
    516a:	7603      	strb	r3, [r0, #24]
    516c:	e7f3      	b.n	5156 <tc_register_callback+0x1a>
	...

00005170 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    5170:	b570      	push	{r4, r5, r6, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    5172:	0080      	lsls	r0, r0, #2
    5174:	4b16      	ldr	r3, [pc, #88]	; (51d0 <_tc_interrupt_handler+0x60>)
    5176:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    5178:	6823      	ldr	r3, [r4, #0]
    517a:	7b9d      	ldrb	r5, [r3, #14]
    517c:	7e22      	ldrb	r2, [r4, #24]
    517e:	7e63      	ldrb	r3, [r4, #25]
    5180:	4013      	ands	r3, r2
    5182:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    5184:	07eb      	lsls	r3, r5, #31
    5186:	d406      	bmi.n	5196 <_tc_interrupt_handler+0x26>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    5188:	07ab      	lsls	r3, r5, #30
    518a:	d40b      	bmi.n	51a4 <_tc_interrupt_handler+0x34>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    518c:	06eb      	lsls	r3, r5, #27
    518e:	d410      	bmi.n	51b2 <_tc_interrupt_handler+0x42>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    5190:	06ab      	lsls	r3, r5, #26
    5192:	d415      	bmi.n	51c0 <_tc_interrupt_handler+0x50>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
	}
}
    5194:	bd70      	pop	{r4, r5, r6, pc}
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    5196:	0020      	movs	r0, r4
    5198:	68a3      	ldr	r3, [r4, #8]
    519a:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    519c:	2301      	movs	r3, #1
    519e:	6822      	ldr	r2, [r4, #0]
    51a0:	7393      	strb	r3, [r2, #14]
    51a2:	e7f1      	b.n	5188 <_tc_interrupt_handler+0x18>
		(module->callback[TC_CALLBACK_ERROR])(module);
    51a4:	0020      	movs	r0, r4
    51a6:	68e3      	ldr	r3, [r4, #12]
    51a8:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    51aa:	2302      	movs	r3, #2
    51ac:	6822      	ldr	r2, [r4, #0]
    51ae:	7393      	strb	r3, [r2, #14]
    51b0:	e7ec      	b.n	518c <_tc_interrupt_handler+0x1c>
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    51b2:	0020      	movs	r0, r4
    51b4:	6923      	ldr	r3, [r4, #16]
    51b6:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    51b8:	2310      	movs	r3, #16
    51ba:	6822      	ldr	r2, [r4, #0]
    51bc:	7393      	strb	r3, [r2, #14]
    51be:	e7e7      	b.n	5190 <_tc_interrupt_handler+0x20>
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    51c0:	0020      	movs	r0, r4
    51c2:	6963      	ldr	r3, [r4, #20]
    51c4:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    51c6:	6823      	ldr	r3, [r4, #0]
    51c8:	2220      	movs	r2, #32
    51ca:	739a      	strb	r2, [r3, #14]
}
    51cc:	e7e2      	b.n	5194 <_tc_interrupt_handler+0x24>
    51ce:	46c0      	nop			; (mov r8, r8)
    51d0:	20000c0c 	.word	0x20000c0c

000051d4 <TC3_Handler>:
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    51d4:	b510      	push	{r4, lr}
    51d6:	2000      	movs	r0, #0
    51d8:	4b01      	ldr	r3, [pc, #4]	; (51e0 <TC3_Handler+0xc>)
    51da:	4798      	blx	r3
    51dc:	bd10      	pop	{r4, pc}
    51de:	46c0      	nop			; (mov r8, r8)
    51e0:	00005171 	.word	0x00005171

000051e4 <TC4_Handler>:
    51e4:	b510      	push	{r4, lr}
    51e6:	2001      	movs	r0, #1
    51e8:	4b01      	ldr	r3, [pc, #4]	; (51f0 <TC4_Handler+0xc>)
    51ea:	4798      	blx	r3
    51ec:	bd10      	pop	{r4, pc}
    51ee:	46c0      	nop			; (mov r8, r8)
    51f0:	00005171 	.word	0x00005171

000051f4 <TC5_Handler>:
    51f4:	b510      	push	{r4, lr}
    51f6:	2002      	movs	r0, #2
    51f8:	4b01      	ldr	r3, [pc, #4]	; (5200 <TC5_Handler+0xc>)
    51fa:	4798      	blx	r3
    51fc:	bd10      	pop	{r4, pc}
    51fe:	46c0      	nop			; (mov r8, r8)
    5200:	00005171 	.word	0x00005171

00005204 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    5204:	b530      	push	{r4, r5, lr}
    5206:	b085      	sub	sp, #20
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    5208:	aa01      	add	r2, sp, #4
    520a:	4b0b      	ldr	r3, [pc, #44]	; (5238 <_tc_get_inst_index+0x34>)
    520c:	cb32      	ldmia	r3!, {r1, r4, r5}
    520e:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    5210:	9b01      	ldr	r3, [sp, #4]
    5212:	4298      	cmp	r0, r3
    5214:	d00d      	beq.n	5232 <_tc_get_inst_index+0x2e>
    5216:	9b02      	ldr	r3, [sp, #8]
    5218:	4298      	cmp	r0, r3
    521a:	d008      	beq.n	522e <_tc_get_inst_index+0x2a>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    521c:	2300      	movs	r3, #0
		if (hw == tc_modules[i]) {
    521e:	9a03      	ldr	r2, [sp, #12]
    5220:	4282      	cmp	r2, r0
    5222:	d002      	beq.n	522a <_tc_get_inst_index+0x26>
}
    5224:	0018      	movs	r0, r3
    5226:	b005      	add	sp, #20
    5228:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    522a:	3302      	adds	r3, #2
    522c:	e002      	b.n	5234 <_tc_get_inst_index+0x30>
    522e:	2301      	movs	r3, #1
    5230:	e000      	b.n	5234 <_tc_get_inst_index+0x30>
    5232:	2300      	movs	r3, #0
			return i;
    5234:	b2db      	uxtb	r3, r3
    5236:	e7f5      	b.n	5224 <_tc_get_inst_index+0x20>
    5238:	00009b94 	.word	0x00009b94

0000523c <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    523c:	b5f0      	push	{r4, r5, r6, r7, lr}
    523e:	b087      	sub	sp, #28
    5240:	0004      	movs	r4, r0
    5242:	000d      	movs	r5, r1
    5244:	0016      	movs	r6, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    5246:	0008      	movs	r0, r1
    5248:	4b85      	ldr	r3, [pc, #532]	; (5460 <tc_init+0x224>)
    524a:	4798      	blx	r3
    524c:	0007      	movs	r7, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    524e:	ab05      	add	r3, sp, #20
    5250:	221b      	movs	r2, #27
    5252:	701a      	strb	r2, [r3, #0]
    5254:	3201      	adds	r2, #1
    5256:	705a      	strb	r2, [r3, #1]
    5258:	709a      	strb	r2, [r3, #2]
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    525a:	ab03      	add	r3, sp, #12
    525c:	2280      	movs	r2, #128	; 0x80
    525e:	0112      	lsls	r2, r2, #4
    5260:	801a      	strh	r2, [r3, #0]
    5262:	2280      	movs	r2, #128	; 0x80
    5264:	0152      	lsls	r2, r2, #5
    5266:	805a      	strh	r2, [r3, #2]
    5268:	2280      	movs	r2, #128	; 0x80
    526a:	0192      	lsls	r2, r2, #6
    526c:	809a      	strh	r2, [r3, #4]
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    526e:	2300      	movs	r3, #0
    5270:	60a3      	str	r3, [r4, #8]
    5272:	60e3      	str	r3, [r4, #12]
    5274:	6123      	str	r3, [r4, #16]
    5276:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    5278:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    527a:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    527c:	0082      	lsls	r2, r0, #2
    527e:	4b79      	ldr	r3, [pc, #484]	; (5464 <tc_init+0x228>)
    5280:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    5282:	6025      	str	r5, [r4, #0]
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    5284:	78b3      	ldrb	r3, [r6, #2]
    5286:	2b08      	cmp	r3, #8
    5288:	d006      	beq.n	5298 <tc_init+0x5c>
#endif

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    528a:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    528c:	882b      	ldrh	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    528e:	2005      	movs	r0, #5
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    5290:	07db      	lsls	r3, r3, #31
    5292:	d505      	bpl.n	52a0 <tc_init+0x64>
			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    5294:	b007      	add	sp, #28
    5296:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return STATUS_ERR_INVALID_ARG;
    5298:	2017      	movs	r0, #23
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    529a:	07fa      	lsls	r2, r7, #31
    529c:	d5fa      	bpl.n	5294 <tc_init+0x58>
    529e:	e7f4      	b.n	528a <tc_init+0x4e>
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    52a0:	7beb      	ldrb	r3, [r5, #15]
		return STATUS_ERR_DENIED;
    52a2:	3017      	adds	r0, #23
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    52a4:	06db      	lsls	r3, r3, #27
    52a6:	d4f5      	bmi.n	5294 <tc_init+0x58>
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    52a8:	882b      	ldrh	r3, [r5, #0]
    52aa:	079b      	lsls	r3, r3, #30
    52ac:	d4f2      	bmi.n	5294 <tc_init+0x58>
	if (config->pwm_channel[0].enabled) {
    52ae:	7c33      	ldrb	r3, [r6, #16]
    52b0:	2b00      	cmp	r3, #0
    52b2:	d179      	bne.n	53a8 <tc_init+0x16c>
	if (config->pwm_channel[1].enabled) {
    52b4:	7f33      	ldrb	r3, [r6, #28]
    52b6:	2b00      	cmp	r3, #0
    52b8:	d000      	beq.n	52bc <tc_init+0x80>
    52ba:	e081      	b.n	53c0 <tc_init+0x184>
			PM->APBCMASK.reg |= mask;
    52bc:	496a      	ldr	r1, [pc, #424]	; (5468 <tc_init+0x22c>)
    52be:	6a08      	ldr	r0, [r1, #32]
			inst_pm_apbmask[instance]);
    52c0:	007a      	lsls	r2, r7, #1
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    52c2:	ab03      	add	r3, sp, #12
    52c4:	5ad3      	ldrh	r3, [r2, r3]
    52c6:	4303      	orrs	r3, r0
    52c8:	620b      	str	r3, [r1, #32]
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    52ca:	78b3      	ldrb	r3, [r6, #2]
    52cc:	2b08      	cmp	r3, #8
    52ce:	d100      	bne.n	52d2 <tc_init+0x96>
    52d0:	e086      	b.n	53e0 <tc_init+0x1a4>
	gclk_chan_config.source_generator = config->clock_source;
    52d2:	a901      	add	r1, sp, #4
    52d4:	7833      	ldrb	r3, [r6, #0]
    52d6:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    52d8:	ab05      	add	r3, sp, #20
    52da:	5ddf      	ldrb	r7, [r3, r7]
    52dc:	0038      	movs	r0, r7
    52de:	4b63      	ldr	r3, [pc, #396]	; (546c <tc_init+0x230>)
    52e0:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    52e2:	0038      	movs	r0, r7
    52e4:	4b62      	ldr	r3, [pc, #392]	; (5470 <tc_init+0x234>)
    52e6:	4798      	blx	r3
	ctrla_tmp =
    52e8:	8931      	ldrh	r1, [r6, #8]
    52ea:	88b3      	ldrh	r3, [r6, #4]
    52ec:	430b      	orrs	r3, r1
			(uint32_t)config->wave_generation |
    52ee:	78b1      	ldrb	r1, [r6, #2]
    52f0:	79b2      	ldrb	r2, [r6, #6]
    52f2:	4311      	orrs	r1, r2
	ctrla_tmp =
    52f4:	4319      	orrs	r1, r3
	if (config->run_in_standby) {
    52f6:	7873      	ldrb	r3, [r6, #1]
    52f8:	2b00      	cmp	r3, #0
    52fa:	d002      	beq.n	5302 <tc_init+0xc6>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    52fc:	2380      	movs	r3, #128	; 0x80
    52fe:	011b      	lsls	r3, r3, #4
    5300:	4319      	orrs	r1, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    5302:	6822      	ldr	r2, [r4, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    5304:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    5306:	b25b      	sxtb	r3, r3
    5308:	2b00      	cmp	r3, #0
    530a:	dbfb      	blt.n	5304 <tc_init+0xc8>
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    530c:	8029      	strh	r1, [r5, #0]
	if (config->oneshot) {
    530e:	7b71      	ldrb	r1, [r6, #13]
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
    5310:	1e4b      	subs	r3, r1, #1
    5312:	4199      	sbcs	r1, r3
    5314:	0089      	lsls	r1, r1, #2
	if (config->count_direction) {
    5316:	7bb3      	ldrb	r3, [r6, #14]
    5318:	2b00      	cmp	r3, #0
    531a:	d001      	beq.n	5320 <tc_init+0xe4>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    531c:	2301      	movs	r3, #1
    531e:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    5320:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    5322:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    5324:	b25b      	sxtb	r3, r3
    5326:	2b00      	cmp	r3, #0
    5328:	dbfb      	blt.n	5322 <tc_init+0xe6>
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    532a:	23ff      	movs	r3, #255	; 0xff
    532c:	712b      	strb	r3, [r5, #4]
	if (ctrlbset_tmp) {
    532e:	2900      	cmp	r1, #0
    5330:	d005      	beq.n	533e <tc_init+0x102>
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    5332:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    5334:	7bd3      	ldrb	r3, [r2, #15]
		while (tc_is_syncing(module_inst)) {
    5336:	b25b      	sxtb	r3, r3
    5338:	2b00      	cmp	r3, #0
    533a:	dbfb      	blt.n	5334 <tc_init+0xf8>
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    533c:	7169      	strb	r1, [r5, #5]
	ctrlc_tmp = config->waveform_invert_output;
    533e:	7ab1      	ldrb	r1, [r6, #10]
		if (config->enable_capture_on_channel[i] == true) {
    5340:	7af3      	ldrb	r3, [r6, #11]
    5342:	2b00      	cmp	r3, #0
    5344:	d001      	beq.n	534a <tc_init+0x10e>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    5346:	2310      	movs	r3, #16
    5348:	4319      	orrs	r1, r3
		if (config->enable_capture_on_channel[i] == true) {
    534a:	7b33      	ldrb	r3, [r6, #12]
    534c:	2b00      	cmp	r3, #0
    534e:	d001      	beq.n	5354 <tc_init+0x118>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    5350:	2320      	movs	r3, #32
    5352:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    5354:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    5356:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    5358:	b25b      	sxtb	r3, r3
    535a:	2b00      	cmp	r3, #0
    535c:	dbfb      	blt.n	5356 <tc_init+0x11a>
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    535e:	71a9      	strb	r1, [r5, #6]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    5360:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    5362:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    5364:	b25b      	sxtb	r3, r3
    5366:	2b00      	cmp	r3, #0
    5368:	dbfb      	blt.n	5362 <tc_init+0x126>
	switch (module_inst->counter_size) {
    536a:	7923      	ldrb	r3, [r4, #4]
    536c:	2b04      	cmp	r3, #4
    536e:	d03f      	beq.n	53f0 <tc_init+0x1b4>
    5370:	2b08      	cmp	r3, #8
    5372:	d05e      	beq.n	5432 <tc_init+0x1f6>
	return STATUS_ERR_INVALID_ARG;
    5374:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    5376:	2b00      	cmp	r3, #0
    5378:	d000      	beq.n	537c <tc_init+0x140>
    537a:	e78b      	b.n	5294 <tc_init+0x58>
    537c:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    537e:	b25b      	sxtb	r3, r3
    5380:	2b00      	cmp	r3, #0
    5382:	dbfb      	blt.n	537c <tc_init+0x140>
				= config->counter_16_bit.value;
    5384:	8d33      	ldrh	r3, [r6, #40]	; 0x28
    5386:	822b      	strh	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    5388:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    538a:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    538c:	b25b      	sxtb	r3, r3
    538e:	2b00      	cmp	r3, #0
    5390:	dbfb      	blt.n	538a <tc_init+0x14e>
					config->counter_16_bit.compare_capture_channel[0];
    5392:	8d73      	ldrh	r3, [r6, #42]	; 0x2a
			hw->COUNT16.CC[0].reg =
    5394:	832b      	strh	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    5396:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    5398:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    539a:	b25b      	sxtb	r3, r3
    539c:	2b00      	cmp	r3, #0
    539e:	dbfb      	blt.n	5398 <tc_init+0x15c>
					config->counter_16_bit.compare_capture_channel[1];
    53a0:	8db3      	ldrh	r3, [r6, #44]	; 0x2c
			hw->COUNT16.CC[1].reg =
    53a2:	836b      	strh	r3, [r5, #26]
			return STATUS_OK;
    53a4:	2000      	movs	r0, #0
    53a6:	e775      	b.n	5294 <tc_init+0x58>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    53a8:	a902      	add	r1, sp, #8
    53aa:	2301      	movs	r3, #1
    53ac:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    53ae:	2200      	movs	r2, #0
    53b0:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    53b2:	7e32      	ldrb	r2, [r6, #24]
    53b4:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    53b6:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    53b8:	7d30      	ldrb	r0, [r6, #20]
    53ba:	4b2e      	ldr	r3, [pc, #184]	; (5474 <tc_init+0x238>)
    53bc:	4798      	blx	r3
    53be:	e779      	b.n	52b4 <tc_init+0x78>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    53c0:	a902      	add	r1, sp, #8
    53c2:	2301      	movs	r3, #1
    53c4:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    53c6:	2200      	movs	r2, #0
    53c8:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    53ca:	3224      	adds	r2, #36	; 0x24
    53cc:	18b2      	adds	r2, r6, r2
    53ce:	7812      	ldrb	r2, [r2, #0]
    53d0:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    53d2:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    53d4:	331f      	adds	r3, #31
    53d6:	18f3      	adds	r3, r6, r3
    53d8:	7818      	ldrb	r0, [r3, #0]
    53da:	4b26      	ldr	r3, [pc, #152]	; (5474 <tc_init+0x238>)
    53dc:	4798      	blx	r3
    53de:	e76d      	b.n	52bc <tc_init+0x80>
    53e0:	6a08      	ldr	r0, [r1, #32]
				inst_pm_apbmask[instance + 1]);
    53e2:	1c7a      	adds	r2, r7, #1
    53e4:	0052      	lsls	r2, r2, #1
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    53e6:	ab03      	add	r3, sp, #12
    53e8:	5ad3      	ldrh	r3, [r2, r3]
    53ea:	4303      	orrs	r3, r0
    53ec:	620b      	str	r3, [r1, #32]
    53ee:	e770      	b.n	52d2 <tc_init+0x96>
    53f0:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    53f2:	b25b      	sxtb	r3, r3
    53f4:	2b00      	cmp	r3, #0
    53f6:	dbfb      	blt.n	53f0 <tc_init+0x1b4>
					config->counter_8_bit.value;
    53f8:	2328      	movs	r3, #40	; 0x28
    53fa:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.COUNT.reg =
    53fc:	742b      	strb	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    53fe:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    5400:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    5402:	b25b      	sxtb	r3, r3
    5404:	2b00      	cmp	r3, #0
    5406:	dbfb      	blt.n	5400 <tc_init+0x1c4>
					config->counter_8_bit.period;
    5408:	2329      	movs	r3, #41	; 0x29
    540a:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.PER.reg =
    540c:	752b      	strb	r3, [r5, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    540e:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    5410:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    5412:	b25b      	sxtb	r3, r3
    5414:	2b00      	cmp	r3, #0
    5416:	dbfb      	blt.n	5410 <tc_init+0x1d4>
					config->counter_8_bit.compare_capture_channel[0];
    5418:	232a      	movs	r3, #42	; 0x2a
    541a:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[0].reg =
    541c:	762b      	strb	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    541e:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    5420:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    5422:	b25b      	sxtb	r3, r3
    5424:	2b00      	cmp	r3, #0
    5426:	dbfb      	blt.n	5420 <tc_init+0x1e4>
					config->counter_8_bit.compare_capture_channel[1];
    5428:	232b      	movs	r3, #43	; 0x2b
    542a:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[1].reg =
    542c:	766b      	strb	r3, [r5, #25]
			return STATUS_OK;
    542e:	2000      	movs	r0, #0
    5430:	e730      	b.n	5294 <tc_init+0x58>
    5432:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    5434:	b25b      	sxtb	r3, r3
    5436:	2b00      	cmp	r3, #0
    5438:	dbfb      	blt.n	5432 <tc_init+0x1f6>
				= config->counter_32_bit.value;
    543a:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    543c:	612b      	str	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    543e:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    5440:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    5442:	b25b      	sxtb	r3, r3
    5444:	2b00      	cmp	r3, #0
    5446:	dbfb      	blt.n	5440 <tc_init+0x204>
			hw->COUNT32.CC[0].reg =
    5448:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    544a:	61ab      	str	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    544c:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    544e:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    5450:	b25b      	sxtb	r3, r3
    5452:	2b00      	cmp	r3, #0
    5454:	dbfb      	blt.n	544e <tc_init+0x212>
					config->counter_32_bit.compare_capture_channel[1];
    5456:	6b33      	ldr	r3, [r6, #48]	; 0x30
			hw->COUNT32.CC[1].reg =
    5458:	61eb      	str	r3, [r5, #28]
			return STATUS_OK;
    545a:	2000      	movs	r0, #0
    545c:	e71a      	b.n	5294 <tc_init+0x58>
    545e:	46c0      	nop			; (mov r8, r8)
    5460:	00005205 	.word	0x00005205
    5464:	20000c0c 	.word	0x20000c0c
    5468:	40000400 	.word	0x40000400
    546c:	00004fed 	.word	0x00004fed
    5470:	00004f61 	.word	0x00004f61
    5474:	000050e5 	.word	0x000050e5

00005478 <tc_get_count_value>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    5478:	6802      	ldr	r2, [r0, #0]
    547a:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
    547c:	b25b      	sxtb	r3, r3
    547e:	2b00      	cmp	r3, #0
    5480:	dbfb      	blt.n	547a <tc_get_count_value+0x2>
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    5482:	7903      	ldrb	r3, [r0, #4]
    5484:	2b04      	cmp	r3, #4
    5486:	d005      	beq.n	5494 <tc_get_count_value+0x1c>
    5488:	2b08      	cmp	r3, #8
    548a:	d009      	beq.n	54a0 <tc_get_count_value+0x28>
		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
	}

	Assert(false);
	return 0;
    548c:	2000      	movs	r0, #0
	switch (module_inst->counter_size) {
    548e:	2b00      	cmp	r3, #0
    5490:	d003      	beq.n	549a <tc_get_count_value+0x22>
}
    5492:	4770      	bx	lr
			return (uint32_t)tc_module->COUNT8.COUNT.reg;
    5494:	7c10      	ldrb	r0, [r2, #16]
    5496:	b2c0      	uxtb	r0, r0
    5498:	e7fb      	b.n	5492 <tc_get_count_value+0x1a>
			return (uint32_t)tc_module->COUNT16.COUNT.reg;
    549a:	8a10      	ldrh	r0, [r2, #16]
    549c:	b280      	uxth	r0, r0
    549e:	e7f8      	b.n	5492 <tc_get_count_value+0x1a>
			return tc_module->COUNT32.COUNT.reg;
    54a0:	6910      	ldr	r0, [r2, #16]
    54a2:	e7f6      	b.n	5492 <tc_get_count_value+0x1a>

000054a4 <tc_set_compare_value>:
 */
enum status_code tc_set_compare_value(
		const struct tc_module *const module_inst,
		const enum tc_compare_capture_channel channel_index,
		const uint32_t compare)
{
    54a4:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    54a6:	6804      	ldr	r4, [r0, #0]
    54a8:	7be3      	ldrb	r3, [r4, #15]

	while(tc_is_syncing(module_inst)){/* Wait for sync */}
    54aa:	b25b      	sxtb	r3, r3
    54ac:	2b00      	cmp	r3, #0
    54ae:	dbfb      	blt.n	54a8 <tc_set_compare_value+0x4>

	/* Read out based on the TC counter size */
	switch(module_inst->counter_size) 
    54b0:	7903      	ldrb	r3, [r0, #4]
    54b2:	2b04      	cmp	r3, #4
    54b4:	d005      	beq.n	54c2 <tc_set_compare_value+0x1e>
    54b6:	2b08      	cmp	r3, #8
    54b8:	d014      	beq.n	54e4 <tc_set_compare_value+0x40>
				tc_module->COUNT32.CC[channel_index].reg = (uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    54ba:	2017      	movs	r0, #23
	switch(module_inst->counter_size) 
    54bc:	2b00      	cmp	r3, #0
    54be:	d008      	beq.n	54d2 <tc_set_compare_value+0x2e>
}
    54c0:	bd10      	pop	{r4, pc}
	return STATUS_ERR_INVALID_ARG;
    54c2:	2017      	movs	r0, #23
			if(channel_index < NUMBER_OF_COMPARE_CAPTURE_CHANNELS) 
    54c4:	2901      	cmp	r1, #1
    54c6:	d8fb      	bhi.n	54c0 <tc_set_compare_value+0x1c>
				tc_module->COUNT8.CC[channel_index].reg = (uint8_t)compare;
    54c8:	b2d2      	uxtb	r2, r2
    54ca:	1861      	adds	r1, r4, r1
    54cc:	760a      	strb	r2, [r1, #24]
				return STATUS_OK;
    54ce:	2000      	movs	r0, #0
    54d0:	e7f6      	b.n	54c0 <tc_set_compare_value+0x1c>
	return STATUS_ERR_INVALID_ARG;
    54d2:	2017      	movs	r0, #23
			if(channel_index < NUMBER_OF_COMPARE_CAPTURE_CHANNELS) 
    54d4:	2901      	cmp	r1, #1
    54d6:	d8f3      	bhi.n	54c0 <tc_set_compare_value+0x1c>
				tc_module->COUNT16.CC[channel_index].reg = (uint16_t)compare;
    54d8:	b292      	uxth	r2, r2
    54da:	310c      	adds	r1, #12
    54dc:	0049      	lsls	r1, r1, #1
    54de:	530a      	strh	r2, [r1, r4]
				return STATUS_OK;
    54e0:	2000      	movs	r0, #0
    54e2:	e7ed      	b.n	54c0 <tc_set_compare_value+0x1c>
	return STATUS_ERR_INVALID_ARG;
    54e4:	2017      	movs	r0, #23
			if(channel_index < NUMBER_OF_COMPARE_CAPTURE_CHANNELS) 
    54e6:	2901      	cmp	r1, #1
    54e8:	d8ea      	bhi.n	54c0 <tc_set_compare_value+0x1c>
				tc_module->COUNT32.CC[channel_index].reg = (uint32_t)compare;
    54ea:	3106      	adds	r1, #6
    54ec:	0089      	lsls	r1, r1, #2
    54ee:	510a      	str	r2, [r1, r4]
				return STATUS_OK;
    54f0:	2000      	movs	r0, #0
    54f2:	e7e5      	b.n	54c0 <tc_set_compare_value+0x1c>

000054f4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    54f4:	e7fe      	b.n	54f4 <Dummy_Handler>
	...

000054f8 <Reset_Handler>:
{
    54f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
    54fa:	4a2a      	ldr	r2, [pc, #168]	; (55a4 <Reset_Handler+0xac>)
    54fc:	4b2a      	ldr	r3, [pc, #168]	; (55a8 <Reset_Handler+0xb0>)
    54fe:	429a      	cmp	r2, r3
    5500:	d011      	beq.n	5526 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    5502:	001a      	movs	r2, r3
    5504:	4b29      	ldr	r3, [pc, #164]	; (55ac <Reset_Handler+0xb4>)
    5506:	429a      	cmp	r2, r3
    5508:	d20d      	bcs.n	5526 <Reset_Handler+0x2e>
    550a:	4a29      	ldr	r2, [pc, #164]	; (55b0 <Reset_Handler+0xb8>)
    550c:	3303      	adds	r3, #3
    550e:	1a9b      	subs	r3, r3, r2
    5510:	089b      	lsrs	r3, r3, #2
    5512:	3301      	adds	r3, #1
    5514:	009b      	lsls	r3, r3, #2
    5516:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    5518:	4823      	ldr	r0, [pc, #140]	; (55a8 <Reset_Handler+0xb0>)
    551a:	4922      	ldr	r1, [pc, #136]	; (55a4 <Reset_Handler+0xac>)
    551c:	588c      	ldr	r4, [r1, r2]
    551e:	5084      	str	r4, [r0, r2]
    5520:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    5522:	429a      	cmp	r2, r3
    5524:	d1fa      	bne.n	551c <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    5526:	4a23      	ldr	r2, [pc, #140]	; (55b4 <Reset_Handler+0xbc>)
    5528:	4b23      	ldr	r3, [pc, #140]	; (55b8 <Reset_Handler+0xc0>)
    552a:	429a      	cmp	r2, r3
    552c:	d20a      	bcs.n	5544 <Reset_Handler+0x4c>
    552e:	43d3      	mvns	r3, r2
    5530:	4921      	ldr	r1, [pc, #132]	; (55b8 <Reset_Handler+0xc0>)
    5532:	185b      	adds	r3, r3, r1
    5534:	2103      	movs	r1, #3
    5536:	438b      	bics	r3, r1
    5538:	3304      	adds	r3, #4
    553a:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    553c:	2100      	movs	r1, #0
    553e:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    5540:	4293      	cmp	r3, r2
    5542:	d1fc      	bne.n	553e <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    5544:	4a1d      	ldr	r2, [pc, #116]	; (55bc <Reset_Handler+0xc4>)
    5546:	21ff      	movs	r1, #255	; 0xff
    5548:	4b1d      	ldr	r3, [pc, #116]	; (55c0 <Reset_Handler+0xc8>)
    554a:	438b      	bics	r3, r1
    554c:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    554e:	39fd      	subs	r1, #253	; 0xfd
    5550:	2390      	movs	r3, #144	; 0x90
    5552:	005b      	lsls	r3, r3, #1
    5554:	4a1b      	ldr	r2, [pc, #108]	; (55c4 <Reset_Handler+0xcc>)
    5556:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    5558:	4a1b      	ldr	r2, [pc, #108]	; (55c8 <Reset_Handler+0xd0>)
    555a:	78d3      	ldrb	r3, [r2, #3]
    555c:	2503      	movs	r5, #3
    555e:	43ab      	bics	r3, r5
    5560:	2402      	movs	r4, #2
    5562:	4323      	orrs	r3, r4
    5564:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    5566:	78d3      	ldrb	r3, [r2, #3]
    5568:	270c      	movs	r7, #12
    556a:	43bb      	bics	r3, r7
    556c:	2608      	movs	r6, #8
    556e:	4333      	orrs	r3, r6
    5570:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    5572:	4b16      	ldr	r3, [pc, #88]	; (55cc <Reset_Handler+0xd4>)
    5574:	7b98      	ldrb	r0, [r3, #14]
    5576:	2230      	movs	r2, #48	; 0x30
    5578:	4390      	bics	r0, r2
    557a:	2220      	movs	r2, #32
    557c:	4310      	orrs	r0, r2
    557e:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    5580:	7b99      	ldrb	r1, [r3, #14]
    5582:	43b9      	bics	r1, r7
    5584:	4331      	orrs	r1, r6
    5586:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    5588:	7b9a      	ldrb	r2, [r3, #14]
    558a:	43aa      	bics	r2, r5
    558c:	4322      	orrs	r2, r4
    558e:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    5590:	4a0f      	ldr	r2, [pc, #60]	; (55d0 <Reset_Handler+0xd8>)
    5592:	6853      	ldr	r3, [r2, #4]
    5594:	2180      	movs	r1, #128	; 0x80
    5596:	430b      	orrs	r3, r1
    5598:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    559a:	4b0e      	ldr	r3, [pc, #56]	; (55d4 <Reset_Handler+0xdc>)
    559c:	4798      	blx	r3
        main();
    559e:	4b0e      	ldr	r3, [pc, #56]	; (55d8 <Reset_Handler+0xe0>)
    55a0:	4798      	blx	r3
    55a2:	e7fe      	b.n	55a2 <Reset_Handler+0xaa>
    55a4:	00009e1c 	.word	0x00009e1c
    55a8:	20000000 	.word	0x20000000
    55ac:	20000150 	.word	0x20000150
    55b0:	20000004 	.word	0x20000004
    55b4:	20000150 	.word	0x20000150
    55b8:	20001188 	.word	0x20001188
    55bc:	e000ed00 	.word	0xe000ed00
    55c0:	00000000 	.word	0x00000000
    55c4:	41007000 	.word	0x41007000
    55c8:	41005000 	.word	0x41005000
    55cc:	41004800 	.word	0x41004800
    55d0:	41004000 	.word	0x41004000
    55d4:	00007ac1 	.word	0x00007ac1
    55d8:	00007311 	.word	0x00007311

000055dc <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    55dc:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    55de:	4a06      	ldr	r2, [pc, #24]	; (55f8 <_sbrk+0x1c>)
    55e0:	6812      	ldr	r2, [r2, #0]
    55e2:	2a00      	cmp	r2, #0
    55e4:	d004      	beq.n	55f0 <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    55e6:	4a04      	ldr	r2, [pc, #16]	; (55f8 <_sbrk+0x1c>)
    55e8:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    55ea:	18c3      	adds	r3, r0, r3
    55ec:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    55ee:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    55f0:	4902      	ldr	r1, [pc, #8]	; (55fc <_sbrk+0x20>)
    55f2:	4a01      	ldr	r2, [pc, #4]	; (55f8 <_sbrk+0x1c>)
    55f4:	6011      	str	r1, [r2, #0]
    55f6:	e7f6      	b.n	55e6 <_sbrk+0xa>
    55f8:	20000294 	.word	0x20000294
    55fc:	20003188 	.word	0x20003188

00005600 <_close>:
}

extern int _close(int file)
{
	return -1;
}
    5600:	2001      	movs	r0, #1
    5602:	4240      	negs	r0, r0
    5604:	4770      	bx	lr

00005606 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    5606:	2380      	movs	r3, #128	; 0x80
    5608:	019b      	lsls	r3, r3, #6
    560a:	604b      	str	r3, [r1, #4]

	return 0;
}
    560c:	2000      	movs	r0, #0
    560e:	4770      	bx	lr

00005610 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    5610:	2001      	movs	r0, #1
    5612:	4770      	bx	lr

00005614 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    5614:	2000      	movs	r0, #0
    5616:	4770      	bx	lr

00005618 <load_hw_timer>:

	cpu_irq_restore(flags);
}

static void load_hw_timer(uint8_t timer_id)
{
    5618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    561a:	0006      	movs	r6, r0
	if (NO_TIMER != timer_id) {
    561c:	28ff      	cmp	r0, #255	; 0xff
    561e:	d027      	beq.n	5670 <load_hw_timer+0x58>
{
	uint16_t current_sys_time;
	uint32_t current_time;

	do {
		current_sys_time = sys_time;
    5620:	4d15      	ldr	r5, [pc, #84]	; (5678 <load_hw_timer+0x60>)
		current_time = current_sys_time;
		current_time = current_time << 16;
		current_time = current_time | common_tc_read_count();
    5622:	4f16      	ldr	r7, [pc, #88]	; (567c <load_hw_timer+0x64>)
		current_sys_time = sys_time;
    5624:	882c      	ldrh	r4, [r5, #0]
    5626:	b2a4      	uxth	r4, r4
		current_time = current_time | common_tc_read_count();
    5628:	47b8      	blx	r7
		 * This calculation is valid only if the timer has not rolled
		 * over.
		 * The sys_time variable may have changed in the timer overflow
		 * ISR.
		 */
	} while (current_sys_time != sys_time);
    562a:	882b      	ldrh	r3, [r5, #0]
    562c:	b29b      	uxth	r3, r3
    562e:	429c      	cmp	r4, r3
    5630:	d1f8      	bne.n	5624 <load_hw_timer+0xc>
		current_time = current_time << 16;
    5632:	0424      	lsls	r4, r4, #16
		uint32_t point_in_time = timer_array[timer_id].abs_exp_timer;
    5634:	0133      	lsls	r3, r6, #4
		current_time = current_time | common_tc_read_count();
    5636:	4320      	orrs	r0, r4
	return ((t2 - t1) < INT32_MAX);
    5638:	4a11      	ldr	r2, [pc, #68]	; (5680 <load_hw_timer+0x68>)
    563a:	589c      	ldr	r4, [r3, r2]
    563c:	1a20      	subs	r0, r4, r0
		if (compare_time(now, point_in_time)) {
    563e:	4b11      	ldr	r3, [pc, #68]	; (5684 <load_hw_timer+0x6c>)
    5640:	4298      	cmp	r0, r3
    5642:	d811      	bhi.n	5668 <load_hw_timer+0x50>
			if (!timer_array[timer_id].loaded) {
    5644:	0132      	lsls	r2, r6, #4
    5646:	4b0e      	ldr	r3, [pc, #56]	; (5680 <load_hw_timer+0x68>)
    5648:	189b      	adds	r3, r3, r2
    564a:	7b5b      	ldrb	r3, [r3, #13]
    564c:	2b00      	cmp	r3, #0
    564e:	d10e      	bne.n	566e <load_hw_timer+0x56>
				if (timediff <= UINT16_MAX) {
    5650:	4b0d      	ldr	r3, [pc, #52]	; (5688 <load_hw_timer+0x70>)
    5652:	4298      	cmp	r0, r3
    5654:	d80b      	bhi.n	566e <load_hw_timer+0x56>
					common_tc_delay(timediff);
    5656:	b280      	uxth	r0, r0
    5658:	4b0c      	ldr	r3, [pc, #48]	; (568c <load_hw_timer+0x74>)
    565a:	4798      	blx	r3
					timer_array[timer_id].loaded = true;
    565c:	0136      	lsls	r6, r6, #4
    565e:	4b08      	ldr	r3, [pc, #32]	; (5680 <load_hw_timer+0x68>)
    5660:	199e      	adds	r6, r3, r6
    5662:	2301      	movs	r3, #1
    5664:	7373      	strb	r3, [r6, #13]
    5666:	e002      	b.n	566e <load_hw_timer+0x56>
			timer_trigger = true;
    5668:	2201      	movs	r2, #1
    566a:	4b09      	ldr	r3, [pc, #36]	; (5690 <load_hw_timer+0x78>)
    566c:	701a      	strb	r2, [r3, #0]
}
    566e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		common_tc_compare_stop();
    5670:	4b08      	ldr	r3, [pc, #32]	; (5694 <load_hw_timer+0x7c>)
    5672:	4798      	blx	r3
}
    5674:	e7fb      	b.n	566e <load_hw_timer+0x56>
    5676:	46c0      	nop			; (mov r8, r8)
    5678:	20000c18 	.word	0x20000c18
    567c:	000076a1 	.word	0x000076a1
    5680:	20000c1c 	.word	0x20000c1c
    5684:	7ffffffe 	.word	0x7ffffffe
    5688:	0000ffff 	.word	0x0000ffff
    568c:	00007715 	.word	0x00007715
    5690:	20000c6c 	.word	0x20000c6c
    5694:	000076ed 	.word	0x000076ed

00005698 <internal_timer_handler>:

	cpu_irq_restore(flags);
}

static void internal_timer_handler(void)
{
    5698:	b510      	push	{r4, lr}
	/*
	 * Flag was set once a timer has expired by the timer ISR or
	 * by function prog_rc().
	 */
	if (timer_trigger) {
    569a:	4b1d      	ldr	r3, [pc, #116]	; (5710 <internal_timer_handler+0x78>)
    569c:	781b      	ldrb	r3, [r3, #0]
    569e:	2b00      	cmp	r3, #0
    56a0:	d027      	beq.n	56f2 <internal_timer_handler+0x5a>
		timer_trigger = false;
    56a2:	2200      	movs	r2, #0
    56a4:	4b1a      	ldr	r3, [pc, #104]	; (5710 <internal_timer_handler+0x78>)
    56a6:	701a      	strb	r2, [r3, #0]

		if (running_timers > 0) { /* Holds the number of running timers
    56a8:	4b1a      	ldr	r3, [pc, #104]	; (5714 <internal_timer_handler+0x7c>)
    56aa:	781b      	ldrb	r3, [r3, #0]
    56ac:	2b00      	cmp	r3, #0
    56ae:	d020      	beq.n	56f2 <internal_timer_handler+0x5a>
			                  **/
			if ((expired_timer_queue_head == NO_TIMER) &&
    56b0:	4b19      	ldr	r3, [pc, #100]	; (5718 <internal_timer_handler+0x80>)
    56b2:	681b      	ldr	r3, [r3, #0]
    56b4:	2bff      	cmp	r3, #255	; 0xff
    56b6:	d01d      	beq.n	56f4 <internal_timer_handler+0x5c>
							=
								running_timer_queue_head;
			} else {
				timer_array[expired_timer_queue_tail].
				next_timer_in_queue
					= running_timer_queue_head;
    56b8:	4b18      	ldr	r3, [pc, #96]	; (571c <internal_timer_handler+0x84>)
    56ba:	6818      	ldr	r0, [r3, #0]
				timer_array[expired_timer_queue_tail].
    56bc:	4918      	ldr	r1, [pc, #96]	; (5720 <internal_timer_handler+0x88>)
					= running_timer_queue_head;
    56be:	680b      	ldr	r3, [r1, #0]
    56c0:	011a      	lsls	r2, r3, #4
    56c2:	4b18      	ldr	r3, [pc, #96]	; (5724 <internal_timer_handler+0x8c>)
    56c4:	189b      	adds	r3, r3, r2
    56c6:	7318      	strb	r0, [r3, #12]

				expired_timer_queue_tail
					= running_timer_queue_head;
    56c8:	6008      	str	r0, [r1, #0]
			}

			running_timer_queue_head
				= timer_array[running_timer_queue_head].
    56ca:	4a16      	ldr	r2, [pc, #88]	; (5724 <internal_timer_handler+0x8c>)
    56cc:	4913      	ldr	r1, [pc, #76]	; (571c <internal_timer_handler+0x84>)
    56ce:	680b      	ldr	r3, [r1, #0]
    56d0:	011b      	lsls	r3, r3, #4
    56d2:	18d3      	adds	r3, r2, r3
    56d4:	7b18      	ldrb	r0, [r3, #12]
    56d6:	6008      	str	r0, [r1, #0]
					next_timer_in_queue;

			timer_array[expired_timer_queue_tail].
    56d8:	4b11      	ldr	r3, [pc, #68]	; (5720 <internal_timer_handler+0x88>)
			next_timer_in_queue
				= NO_TIMER;
    56da:	681b      	ldr	r3, [r3, #0]
    56dc:	011b      	lsls	r3, r3, #4
    56de:	18d2      	adds	r2, r2, r3
    56e0:	23ff      	movs	r3, #255	; 0xff
    56e2:	7313      	strb	r3, [r2, #12]

			if ((--running_timers) > 0) {
    56e4:	4a0b      	ldr	r2, [pc, #44]	; (5714 <internal_timer_handler+0x7c>)
    56e6:	7813      	ldrb	r3, [r2, #0]
    56e8:	3b01      	subs	r3, #1
    56ea:	b2db      	uxtb	r3, r3
    56ec:	7013      	strb	r3, [r2, #0]
    56ee:	2b00      	cmp	r3, #0
    56f0:	d10b      	bne.n	570a <internal_timer_handler+0x72>
				load_hw_timer(running_timer_queue_head);
			}
		}
	}
}
    56f2:	bd10      	pop	{r4, pc}
					(expired_timer_queue_tail ==
    56f4:	4b0a      	ldr	r3, [pc, #40]	; (5720 <internal_timer_handler+0x88>)
			if ((expired_timer_queue_head == NO_TIMER) &&
    56f6:	681b      	ldr	r3, [r3, #0]
    56f8:	2bff      	cmp	r3, #255	; 0xff
    56fa:	d1dd      	bne.n	56b8 <internal_timer_handler+0x20>
							=
    56fc:	4b07      	ldr	r3, [pc, #28]	; (571c <internal_timer_handler+0x84>)
    56fe:	681b      	ldr	r3, [r3, #0]
    5700:	4a07      	ldr	r2, [pc, #28]	; (5720 <internal_timer_handler+0x88>)
    5702:	6013      	str	r3, [r2, #0]
					= expired_timer_queue_tail
    5704:	4a04      	ldr	r2, [pc, #16]	; (5718 <internal_timer_handler+0x80>)
    5706:	6013      	str	r3, [r2, #0]
    5708:	e7df      	b.n	56ca <internal_timer_handler+0x32>
				load_hw_timer(running_timer_queue_head);
    570a:	4b07      	ldr	r3, [pc, #28]	; (5728 <internal_timer_handler+0x90>)
    570c:	4798      	blx	r3
}
    570e:	e7f0      	b.n	56f2 <internal_timer_handler+0x5a>
    5710:	20000c6c 	.word	0x20000c6c
    5714:	200002a4 	.word	0x200002a4
    5718:	20000298 	.word	0x20000298
    571c:	200002a0 	.word	0x200002a0
    5720:	2000029c 	.word	0x2000029c
    5724:	20000c1c 	.word	0x20000c1c
    5728:	00005619 	.word	0x00005619

0000572c <sw_timer_get_time>:
{
    572c:	b570      	push	{r4, r5, r6, lr}
		current_sys_time = sys_time;
    572e:	4d06      	ldr	r5, [pc, #24]	; (5748 <sw_timer_get_time+0x1c>)
		current_time = current_time | common_tc_read_count();
    5730:	4e06      	ldr	r6, [pc, #24]	; (574c <sw_timer_get_time+0x20>)
		current_sys_time = sys_time;
    5732:	882c      	ldrh	r4, [r5, #0]
    5734:	b2a4      	uxth	r4, r4
		current_time = current_time | common_tc_read_count();
    5736:	47b0      	blx	r6
	} while (current_sys_time != sys_time);
    5738:	882b      	ldrh	r3, [r5, #0]
    573a:	b29b      	uxth	r3, r3
    573c:	429c      	cmp	r4, r3
    573e:	d1f8      	bne.n	5732 <sw_timer_get_time+0x6>
		current_time = current_time << 16;
    5740:	0424      	lsls	r4, r4, #16
		current_time = current_time | common_tc_read_count();
    5742:	4320      	orrs	r0, r4
}
    5744:	bd70      	pop	{r4, r5, r6, pc}
    5746:	46c0      	nop			; (mov r8, r8)
    5748:	20000c18 	.word	0x20000c18
    574c:	000076a1 	.word	0x000076a1

00005750 <sw_timer_service>:
	common_tc_init();
#endif /* #if (TOTAL_NUMBER_OF_SW_TIMERS > 0) */
}

void sw_timer_service(void)
{
    5750:	b5f0      	push	{r4, r5, r6, r7, lr}
    5752:	46de      	mov	lr, fp
    5754:	4657      	mov	r7, sl
    5756:	464e      	mov	r6, r9
    5758:	4645      	mov	r5, r8
    575a:	b5e0      	push	{r5, r6, r7, lr}
    575c:	b083      	sub	sp, #12
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    575e:	f3ef 8210 	mrs	r2, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    5762:	4253      	negs	r3, r2
    5764:	4153      	adcs	r3, r2
    5766:	9300      	str	r3, [sp, #0]
  __ASM volatile ("cpsid i" : : : "memory");
    5768:	b672      	cpsid	i
    576a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    576e:	2200      	movs	r2, #0
    5770:	4b27      	ldr	r3, [pc, #156]	; (5810 <sw_timer_service+0xc0>)
    5772:	701a      	strb	r2, [r3, #0]
	return flags;
    5774:	9c00      	ldr	r4, [sp, #0]
#if (TOTAL_NUMBER_OF_SW_TIMERS > 0)
	uint8_t flags = cpu_irq_save();
	internal_timer_handler();
    5776:	4b27      	ldr	r3, [pc, #156]	; (5814 <sw_timer_service+0xc4>)
    5778:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    577a:	23ff      	movs	r3, #255	; 0xff
    577c:	4223      	tst	r3, r4
    577e:	d005      	beq.n	578c <sw_timer_service+0x3c>
		cpu_irq_enable();
    5780:	2201      	movs	r2, #1
    5782:	4b23      	ldr	r3, [pc, #140]	; (5810 <sw_timer_service+0xc0>)
    5784:	701a      	strb	r2, [r3, #0]
    5786:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    578a:	b662      	cpsie	i
	cpu_irq_disable();
    578c:	4b20      	ldr	r3, [pc, #128]	; (5810 <sw_timer_service+0xc0>)
    578e:	469a      	mov	sl, r3
		while(NO_TIMER != expired_timer_queue_head) 
		{
			flags = cpu_irq_save();

			next_expired_timer
				= timer_array[expired_timer_queue_head].
    5790:	4c21      	ldr	r4, [pc, #132]	; (5818 <sw_timer_service+0xc8>)
    5792:	4b22      	ldr	r3, [pc, #136]	; (581c <sw_timer_service+0xcc>)
    5794:	4699      	mov	r9, r3
    5796:	2200      	movs	r2, #0
			 * The expired timer's structure elements are updated
			 * and the timer
			 * is taken out of expired timer queue
			 */
			timer_array[expired_timer_queue_head].
			next_timer_in_queue = NO_TIMER;
    5798:	20ff      	movs	r0, #255	; 0xff
			 */
			expired_timer_queue_head = next_expired_timer;

			if(NO_TIMER == expired_timer_queue_head) 
			{
				expired_timer_queue_tail = NO_TIMER;
    579a:	4b21      	ldr	r3, [pc, #132]	; (5820 <sw_timer_service+0xd0>)
    579c:	4698      	mov	r8, r3
		cpu_irq_enable();
    579e:	4b1c      	ldr	r3, [pc, #112]	; (5810 <sw_timer_service+0xc0>)
    57a0:	469c      	mov	ip, r3
    57a2:	e004      	b.n	57ae <sw_timer_service+0x5e>
    57a4:	4643      	mov	r3, r8
    57a6:	6018      	str	r0, [r3, #0]
    57a8:	e01e      	b.n	57e8 <sw_timer_service+0x98>
			}

			cpu_irq_restore(flags);

			if(NULL != callback) 
    57aa:	2e00      	cmp	r6, #0
    57ac:	d125      	bne.n	57fa <sw_timer_service+0xaa>
		while(NO_TIMER != expired_timer_queue_head) 
    57ae:	4b1a      	ldr	r3, [pc, #104]	; (5818 <sw_timer_service+0xc8>)
    57b0:	681b      	ldr	r3, [r3, #0]
    57b2:	2bff      	cmp	r3, #255	; 0xff
    57b4:	d024      	beq.n	5800 <sw_timer_service+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    57b6:	f3ef 8110 	mrs	r1, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    57ba:	424b      	negs	r3, r1
    57bc:	414b      	adcs	r3, r1
    57be:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    57c0:	b672      	cpsid	i
    57c2:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    57c6:	4653      	mov	r3, sl
    57c8:	701a      	strb	r2, [r3, #0]
	return flags;
    57ca:	9f01      	ldr	r7, [sp, #4]
				= timer_array[expired_timer_queue_head].
    57cc:	6823      	ldr	r3, [r4, #0]
    57ce:	011b      	lsls	r3, r3, #4
    57d0:	444b      	add	r3, r9
    57d2:	7b19      	ldrb	r1, [r3, #12]
				= (timer_expiry_cb_t)timer_array[
    57d4:	685e      	ldr	r6, [r3, #4]
				= timer_array[expired_timer_queue_head].param_cb;
    57d6:	689d      	ldr	r5, [r3, #8]
    57d8:	46ab      	mov	fp, r5
			next_timer_in_queue = NO_TIMER;
    57da:	7318      	strb	r0, [r3, #12]
			timer_array[expired_timer_queue_head].timer_cb = NULL;
    57dc:	605a      	str	r2, [r3, #4]
			timer_array[expired_timer_queue_head].param_cb = NULL;
    57de:	609a      	str	r2, [r3, #8]
			timer_array[expired_timer_queue_head].loaded = false;
    57e0:	735a      	strb	r2, [r3, #13]
			expired_timer_queue_head = next_expired_timer;
    57e2:	6021      	str	r1, [r4, #0]
			if(NO_TIMER == expired_timer_queue_head) 
    57e4:	29ff      	cmp	r1, #255	; 0xff
    57e6:	d0dd      	beq.n	57a4 <sw_timer_service+0x54>
	if (cpu_irq_is_enabled_flags(flags))
    57e8:	4238      	tst	r0, r7
    57ea:	d0de      	beq.n	57aa <sw_timer_service+0x5a>
		cpu_irq_enable();
    57ec:	2301      	movs	r3, #1
    57ee:	4661      	mov	r1, ip
    57f0:	700b      	strb	r3, [r1, #0]
    57f2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    57f6:	b662      	cpsie	i
    57f8:	e7d7      	b.n	57aa <sw_timer_service+0x5a>
			{
				/* Callback function is called */
				callback(callback_param);
    57fa:	4658      	mov	r0, fp
    57fc:	47b0      	blx	r6
    57fe:	e7ca      	b.n	5796 <sw_timer_service+0x46>
			}
		}
	}
#endif /* #if (TOTAL_NUMBER_OF_SW_TIMERS > 0) */
}
    5800:	b003      	add	sp, #12
    5802:	bc3c      	pop	{r2, r3, r4, r5}
    5804:	4690      	mov	r8, r2
    5806:	4699      	mov	r9, r3
    5808:	46a2      	mov	sl, r4
    580a:	46ab      	mov	fp, r5
    580c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    580e:	46c0      	nop			; (mov r8, r8)
    5810:	2000000c 	.word	0x2000000c
    5814:	00005699 	.word	0x00005699
    5818:	20000298 	.word	0x20000298
    581c:	20000c1c 	.word	0x20000c1c
    5820:	2000029c 	.word	0x2000029c

00005824 <pal_init>:
{
	return (true);
}

retval_t pal_init(void)
{
    5824:	b510      	push	{r4, lr}
#if (PAL_USE_SPI_TRX == 1)
	trx_spi_init();
    5826:	4b02      	ldr	r3, [pc, #8]	; (5830 <pal_init+0xc>)
    5828:	4798      	blx	r3
#if (SAMD20) || (SAMD21) || (SAMR21)
	nvm_init(INT_FLASH);
#endif
#endif
	return MAC_SUCCESS;
}
    582a:	2000      	movs	r0, #0
    582c:	bd10      	pop	{r4, pc}
    582e:	46c0      	nop			; (mov r8, r8)
    5830:	000069c9 	.word	0x000069c9

00005834 <pal_task>:
 * @brief Services timer and sio handler
 *
 * This function calls sio & timer handling functions.
 */
void pal_task(void)
{
    5834:	b510      	push	{r4, lr}
	sw_timer_service();
    5836:	4b01      	ldr	r3, [pc, #4]	; (583c <pal_task+0x8>)
    5838:	4798      	blx	r3
}
    583a:	bd10      	pop	{r4, pc}
    583c:	00005751 	.word	0x00005751

00005840 <pal_get_current_time>:
{
	*timestamp  = sw_timer_get_time();
}

void pal_get_current_time(uint32_t *timer_count)
{
    5840:	b510      	push	{r4, lr}
    5842:	b082      	sub	sp, #8
    5844:	0004      	movs	r4, r0
	uint32_t time_val;
	/* This will avoid the hard faults, due to aligned nature of access */
	time_val = sw_timer_get_time();
    5846:	4b05      	ldr	r3, [pc, #20]	; (585c <pal_get_current_time+0x1c>)
    5848:	4798      	blx	r3
    584a:	9001      	str	r0, [sp, #4]
	MEMCPY_ENDIAN((uint8_t *)timer_count, (uint8_t *)&time_val,
    584c:	2204      	movs	r2, #4
    584e:	a901      	add	r1, sp, #4
    5850:	0020      	movs	r0, r4
    5852:	4b03      	ldr	r3, [pc, #12]	; (5860 <pal_get_current_time+0x20>)
    5854:	4798      	blx	r3
			sizeof(time_val));
}
    5856:	b002      	add	sp, #8
    5858:	bd10      	pop	{r4, pc}
    585a:	46c0      	nop			; (mov r8, r8)
    585c:	0000572d 	.word	0x0000572d
    5860:	00007b09 	.word	0x00007b09

00005864 <bmm_buffer_init>:
 * This function initializes the buffer module.
 * This function should be called before using any other functionality
 * of buffer module.
 */
void bmm_buffer_init(void)
{
    5864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Initialize free buffer queue for large buffers */
#if (TOTAL_NUMBER_OF_LARGE_BUFS > 0)
    #ifdef ENABLE_QUEUE_CAPACITY
	qmm_queue_init(&free_large_buffer_q, TOTAL_NUMBER_OF_LARGE_BUFS);
    #else
	qmm_queue_init(&free_large_buffer_q);
    5866:	4e0d      	ldr	r6, [pc, #52]	; (589c <bmm_buffer_init+0x38>)
    5868:	0030      	movs	r0, r6
    586a:	4b0d      	ldr	r3, [pc, #52]	; (58a0 <bmm_buffer_init+0x3c>)
    586c:	4798      	blx	r3
	for (index = 0; index < TOTAL_NUMBER_OF_LARGE_BUFS; index++) {
		/*
		 * Initialize the buffer body pointer with address of the
		 * buffer body
		 */
		buf_header[index].body = buf_pool + (index * LARGE_BUFFER_SIZE);
    586e:	4c0d      	ldr	r4, [pc, #52]	; (58a4 <bmm_buffer_init+0x40>)
    5870:	4d0d      	ldr	r5, [pc, #52]	; (58a8 <bmm_buffer_init+0x44>)
    5872:	6025      	str	r5, [r4, #0]

		/* Append the buffer to free large buffer queue */
		qmm_queue_append(&free_large_buffer_q, &buf_header[index]);
    5874:	0021      	movs	r1, r4
    5876:	0030      	movs	r0, r6
    5878:	4f0c      	ldr	r7, [pc, #48]	; (58ac <bmm_buffer_init+0x48>)
    587a:	47b8      	blx	r7
		buf_header[index].body = buf_pool + (index * LARGE_BUFFER_SIZE);
    587c:	002b      	movs	r3, r5
    587e:	3390      	adds	r3, #144	; 0x90
    5880:	60a3      	str	r3, [r4, #8]
		qmm_queue_append(&free_large_buffer_q, &buf_header[index]);
    5882:	0021      	movs	r1, r4
    5884:	3108      	adds	r1, #8
    5886:	0030      	movs	r0, r6
    5888:	47b8      	blx	r7
		buf_header[index].body = buf_pool + (index * LARGE_BUFFER_SIZE);
    588a:	3521      	adds	r5, #33	; 0x21
    588c:	35ff      	adds	r5, #255	; 0xff
    588e:	6125      	str	r5, [r4, #16]
		qmm_queue_append(&free_large_buffer_q, &buf_header[index]);
    5890:	0021      	movs	r1, r4
    5892:	3110      	adds	r1, #16
    5894:	0030      	movs	r0, r6
    5896:	47b8      	blx	r7
		/* Append the buffer to free small buffer queue */
		qmm_queue_append(&free_small_buffer_q, &buf_header[index + \
				TOTAL_NUMBER_OF_LARGE_BUFS]);
	}
#endif
}
    5898:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    589a:	46c0      	nop			; (mov r8, r8)
    589c:	20000470 	.word	0x20000470
    58a0:	00005a71 	.word	0x00005a71
    58a4:	200002a8 	.word	0x200002a8
    58a8:	200002c0 	.word	0x200002c0
    58ac:	00005a89 	.word	0x00005a89

000058b0 <bmm_buffer_alloc>:
#if defined(ENABLE_LARGE_BUFFER)
buffer_t *bmm_buffer_alloc(uint16_t size)
#else
buffer_t * bmm_buffer_alloc(uint8_t size)
#endif
{
    58b0:	b510      	push	{r4, lr}
			}
		}

#else /* no small buffers available at all */
	/* Allocate buffer from free large buffer queue */
	pfree_buffer = qmm_queue_remove(&free_large_buffer_q, NULL);
    58b2:	2100      	movs	r1, #0
    58b4:	4801      	ldr	r0, [pc, #4]	; (58bc <bmm_buffer_alloc+0xc>)
    58b6:	4b02      	ldr	r3, [pc, #8]	; (58c0 <bmm_buffer_alloc+0x10>)
    58b8:	4798      	blx	r3

	size = size; /* Keep compiler happy. */
#endif

		return pfree_buffer;
	}
    58ba:	bd10      	pop	{r4, pc}
    58bc:	20000470 	.word	0x20000470
    58c0:	00005b15 	.word	0x00005b15

000058c4 <bmm_buffer_free>:
	 * unpredictable if an incorrect pointer is passed.
	 *
	 * @param pbuffer Pointer to buffer that has to be freed.
	 */
	void bmm_buffer_free(buffer_t *pbuffer)
	{
    58c4:	b510      	push	{r4, lr}
		if (NULL == pbuffer) {
    58c6:	2800      	cmp	r0, #0
    58c8:	d003      	beq.n	58d2 <bmm_buffer_free+0xe>
			qmm_queue_append(&free_large_buffer_q, pbuffer);
		}

#else /* no small buffers available at all */
		/* Append the buffer into free large buffer queue */
		qmm_queue_append(&free_large_buffer_q, pbuffer);
    58ca:	0001      	movs	r1, r0
    58cc:	4801      	ldr	r0, [pc, #4]	; (58d4 <bmm_buffer_free+0x10>)
    58ce:	4b02      	ldr	r3, [pc, #8]	; (58d8 <bmm_buffer_free+0x14>)
    58d0:	4798      	blx	r3
#endif
	}
    58d2:	bd10      	pop	{r4, pc}
    58d4:	20000470 	.word	0x20000470
    58d8:	00005a89 	.word	0x00005a89

000058dc <queue_read_or_remove>:
 * \ingroup group_qmm
 */
static buffer_t *queue_read_or_remove(queue_t *q,
		buffer_mode_t mode,
		search_t *search)
{
    58dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    58de:	46ce      	mov	lr, r9
    58e0:	4647      	mov	r7, r8
    58e2:	b580      	push	{r7, lr}
    58e4:	b083      	sub	sp, #12
    58e6:	0007      	movs	r7, r0
    58e8:	4689      	mov	r9, r1
    58ea:	0015      	movs	r5, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    58ec:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    58f0:	425a      	negs	r2, r3
    58f2:	4153      	adcs	r3, r2
    58f4:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    58f6:	b672      	cpsid	i
    58f8:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    58fc:	2200      	movs	r2, #0
    58fe:	4b5b      	ldr	r3, [pc, #364]	; (5a6c <queue_read_or_remove+0x190>)
    5900:	701a      	strb	r2, [r3, #0]
	return flags;
    5902:	9b01      	ldr	r3, [sp, #4]
    5904:	4698      	mov	r8, r3
	buffer_t *buffer_current = NULL;
	buffer_t *buffer_previous;

	ENTER_CRITICAL_REGION();
	/* Check whether queue is empty */
	if (q->size != 0) {
    5906:	7a03      	ldrb	r3, [r0, #8]
    5908:	2b00      	cmp	r3, #0
    590a:	d100      	bne.n	590e <queue_read_or_remove+0x32>
    590c:	e0ab      	b.n	5a66 <queue_read_or_remove+0x18a>
		buffer_current = q->head;
    590e:	7804      	ldrb	r4, [r0, #0]
    5910:	7843      	ldrb	r3, [r0, #1]
    5912:	021b      	lsls	r3, r3, #8
    5914:	4323      	orrs	r3, r4
    5916:	7884      	ldrb	r4, [r0, #2]
    5918:	0424      	lsls	r4, r4, #16
    591a:	4323      	orrs	r3, r4
    591c:	78c4      	ldrb	r4, [r0, #3]
    591e:	0624      	lsls	r4, r4, #24
    5920:	431c      	orrs	r4, r3
		buffer_previous = q->head;

		/* First get buffer matching with criteria */
		if (NULL != search) {
    5922:	2d00      	cmp	r5, #0
    5924:	d043      	beq.n	59ae <queue_read_or_remove+0xd2>
			uint8_t match;
			/* Search for all buffers in the queue */
			while (NULL != buffer_current) {
    5926:	2c00      	cmp	r4, #0
    5928:	d030      	beq.n	598c <queue_read_or_remove+0xb0>
    592a:	0026      	movs	r6, r4
    592c:	e000      	b.n	5930 <queue_read_or_remove+0x54>
					/* Break, if search criteria matches */
					break;
				}

				buffer_previous = buffer_current;
				buffer_current = buffer_current->next;
    592e:	001c      	movs	r4, r3
				match = search->criteria_func(
    5930:	7929      	ldrb	r1, [r5, #4]
    5932:	796b      	ldrb	r3, [r5, #5]
    5934:	021b      	lsls	r3, r3, #8
    5936:	430b      	orrs	r3, r1
    5938:	79a9      	ldrb	r1, [r5, #6]
    593a:	0409      	lsls	r1, r1, #16
    593c:	430b      	orrs	r3, r1
    593e:	79e9      	ldrb	r1, [r5, #7]
    5940:	0609      	lsls	r1, r1, #24
    5942:	4319      	orrs	r1, r3
						(void *)buffer_current->body,
    5944:	7820      	ldrb	r0, [r4, #0]
    5946:	7863      	ldrb	r3, [r4, #1]
    5948:	021b      	lsls	r3, r3, #8
    594a:	4303      	orrs	r3, r0
    594c:	78a0      	ldrb	r0, [r4, #2]
    594e:	0400      	lsls	r0, r0, #16
    5950:	4303      	orrs	r3, r0
    5952:	78e0      	ldrb	r0, [r4, #3]
    5954:	0600      	lsls	r0, r0, #24
    5956:	4318      	orrs	r0, r3
				match = search->criteria_func(
    5958:	782b      	ldrb	r3, [r5, #0]
    595a:	786a      	ldrb	r2, [r5, #1]
    595c:	0212      	lsls	r2, r2, #8
    595e:	431a      	orrs	r2, r3
    5960:	78ab      	ldrb	r3, [r5, #2]
    5962:	041b      	lsls	r3, r3, #16
    5964:	431a      	orrs	r2, r3
    5966:	78eb      	ldrb	r3, [r5, #3]
    5968:	061b      	lsls	r3, r3, #24
    596a:	4313      	orrs	r3, r2
    596c:	4798      	blx	r3
				if (match) {
    596e:	2800      	cmp	r0, #0
    5970:	d11e      	bne.n	59b0 <queue_read_or_remove+0xd4>
				buffer_current = buffer_current->next;
    5972:	7923      	ldrb	r3, [r4, #4]
    5974:	7962      	ldrb	r2, [r4, #5]
    5976:	0212      	lsls	r2, r2, #8
    5978:	431a      	orrs	r2, r3
    597a:	79a3      	ldrb	r3, [r4, #6]
    597c:	041b      	lsls	r3, r3, #16
    597e:	431a      	orrs	r2, r3
    5980:	79e3      	ldrb	r3, [r4, #7]
    5982:	061b      	lsls	r3, r3, #24
    5984:	4313      	orrs	r3, r2
    5986:	0026      	movs	r6, r4
			while (NULL != buffer_current) {
    5988:	2b00      	cmp	r3, #0
    598a:	d1d0      	bne.n	592e <queue_read_or_remove+0x52>
	buffer_t *buffer_current = NULL;
    598c:	2400      	movs	r4, #0
	if (cpu_irq_is_enabled_flags(flags))
    598e:	23ff      	movs	r3, #255	; 0xff
    5990:	4642      	mov	r2, r8
    5992:	4213      	tst	r3, r2
    5994:	d005      	beq.n	59a2 <queue_read_or_remove+0xc6>
		cpu_irq_enable();
    5996:	2201      	movs	r2, #1
    5998:	4b34      	ldr	r3, [pc, #208]	; (5a6c <queue_read_or_remove+0x190>)
    599a:	701a      	strb	r2, [r3, #0]
    599c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    59a0:	b662      	cpsie	i
	LEAVE_CRITICAL_REGION();

	/* Return the buffer. note that pointer to header of buffer is returned
	**/
	return (buffer_current);
} /* queue_read_or_remove */
    59a2:	0020      	movs	r0, r4
    59a4:	b003      	add	sp, #12
    59a6:	bc0c      	pop	{r2, r3}
    59a8:	4690      	mov	r8, r2
    59aa:	4699      	mov	r9, r3
    59ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
		buffer_previous = q->head;
    59ae:	0026      	movs	r6, r4
		if (NULL != buffer_current) {
    59b0:	2c00      	cmp	r4, #0
    59b2:	d0ec      	beq.n	598e <queue_read_or_remove+0xb2>
			if (REMOVE_MODE == mode) {
    59b4:	464b      	mov	r3, r9
    59b6:	2b00      	cmp	r3, #0
    59b8:	d1e9      	bne.n	598e <queue_read_or_remove+0xb2>
				if (buffer_current == q->head) {
    59ba:	783b      	ldrb	r3, [r7, #0]
    59bc:	787a      	ldrb	r2, [r7, #1]
    59be:	0212      	lsls	r2, r2, #8
    59c0:	431a      	orrs	r2, r3
    59c2:	78bb      	ldrb	r3, [r7, #2]
    59c4:	041b      	lsls	r3, r3, #16
    59c6:	431a      	orrs	r2, r3
    59c8:	78fb      	ldrb	r3, [r7, #3]
    59ca:	061b      	lsls	r3, r3, #24
    59cc:	4313      	orrs	r3, r2
    59ce:	429c      	cmp	r4, r3
    59d0:	d02f      	beq.n	5a32 <queue_read_or_remove+0x156>
						= buffer_current->next;
    59d2:	7923      	ldrb	r3, [r4, #4]
    59d4:	7962      	ldrb	r2, [r4, #5]
    59d6:	0212      	lsls	r2, r2, #8
    59d8:	431a      	orrs	r2, r3
    59da:	79a3      	ldrb	r3, [r4, #6]
    59dc:	041b      	lsls	r3, r3, #16
    59de:	431a      	orrs	r2, r3
    59e0:	79e3      	ldrb	r3, [r4, #7]
    59e2:	061b      	lsls	r3, r3, #24
    59e4:	4313      	orrs	r3, r2
    59e6:	7133      	strb	r3, [r6, #4]
    59e8:	0a1a      	lsrs	r2, r3, #8
    59ea:	7172      	strb	r2, [r6, #5]
    59ec:	0c1a      	lsrs	r2, r3, #16
    59ee:	71b2      	strb	r2, [r6, #6]
    59f0:	0e1b      	lsrs	r3, r3, #24
    59f2:	71f3      	strb	r3, [r6, #7]
				if (buffer_current == q->tail) {
    59f4:	793b      	ldrb	r3, [r7, #4]
    59f6:	797a      	ldrb	r2, [r7, #5]
    59f8:	0212      	lsls	r2, r2, #8
    59fa:	431a      	orrs	r2, r3
    59fc:	79bb      	ldrb	r3, [r7, #6]
    59fe:	041b      	lsls	r3, r3, #16
    5a00:	431a      	orrs	r2, r3
    5a02:	79fb      	ldrb	r3, [r7, #7]
    5a04:	061b      	lsls	r3, r3, #24
    5a06:	4313      	orrs	r3, r2
    5a08:	429c      	cmp	r4, r3
    5a0a:	d024      	beq.n	5a56 <queue_read_or_remove+0x17a>
				q->size--;
    5a0c:	7a3b      	ldrb	r3, [r7, #8]
    5a0e:	3b01      	subs	r3, #1
    5a10:	723b      	strb	r3, [r7, #8]
				if (NULL == q->head) {
    5a12:	783b      	ldrb	r3, [r7, #0]
    5a14:	787a      	ldrb	r2, [r7, #1]
    5a16:	0212      	lsls	r2, r2, #8
    5a18:	431a      	orrs	r2, r3
    5a1a:	78bb      	ldrb	r3, [r7, #2]
    5a1c:	041b      	lsls	r3, r3, #16
    5a1e:	431a      	orrs	r2, r3
    5a20:	78fb      	ldrb	r3, [r7, #3]
    5a22:	061b      	lsls	r3, r3, #24
    5a24:	4313      	orrs	r3, r2
    5a26:	d1b2      	bne.n	598e <queue_read_or_remove+0xb2>
					q->tail = NULL;
    5a28:	713b      	strb	r3, [r7, #4]
    5a2a:	717b      	strb	r3, [r7, #5]
    5a2c:	71bb      	strb	r3, [r7, #6]
    5a2e:	71fb      	strb	r3, [r7, #7]
    5a30:	e7ad      	b.n	598e <queue_read_or_remove+0xb2>
					q->head = buffer_current->next;
    5a32:	7923      	ldrb	r3, [r4, #4]
    5a34:	7962      	ldrb	r2, [r4, #5]
    5a36:	0212      	lsls	r2, r2, #8
    5a38:	431a      	orrs	r2, r3
    5a3a:	79a3      	ldrb	r3, [r4, #6]
    5a3c:	041b      	lsls	r3, r3, #16
    5a3e:	431a      	orrs	r2, r3
    5a40:	79e3      	ldrb	r3, [r4, #7]
    5a42:	061b      	lsls	r3, r3, #24
    5a44:	4313      	orrs	r3, r2
    5a46:	703b      	strb	r3, [r7, #0]
    5a48:	0a1a      	lsrs	r2, r3, #8
    5a4a:	707a      	strb	r2, [r7, #1]
    5a4c:	0c1a      	lsrs	r2, r3, #16
    5a4e:	70ba      	strb	r2, [r7, #2]
    5a50:	0e1b      	lsrs	r3, r3, #24
    5a52:	70fb      	strb	r3, [r7, #3]
    5a54:	e7ce      	b.n	59f4 <queue_read_or_remove+0x118>
					q->tail = buffer_previous;
    5a56:	713e      	strb	r6, [r7, #4]
    5a58:	0a33      	lsrs	r3, r6, #8
    5a5a:	717b      	strb	r3, [r7, #5]
    5a5c:	0c33      	lsrs	r3, r6, #16
    5a5e:	71bb      	strb	r3, [r7, #6]
    5a60:	0e36      	lsrs	r6, r6, #24
    5a62:	71fe      	strb	r6, [r7, #7]
    5a64:	e7d2      	b.n	5a0c <queue_read_or_remove+0x130>
	buffer_t *buffer_current = NULL;
    5a66:	2400      	movs	r4, #0
    5a68:	e791      	b.n	598e <queue_read_or_remove+0xb2>
    5a6a:	46c0      	nop			; (mov r8, r8)
    5a6c:	2000000c 	.word	0x2000000c

00005a70 <qmm_queue_init>:
	q->head = NULL;
    5a70:	2300      	movs	r3, #0
    5a72:	7003      	strb	r3, [r0, #0]
    5a74:	7043      	strb	r3, [r0, #1]
    5a76:	7083      	strb	r3, [r0, #2]
    5a78:	70c3      	strb	r3, [r0, #3]
	q->tail = NULL;
    5a7a:	7103      	strb	r3, [r0, #4]
    5a7c:	7143      	strb	r3, [r0, #5]
    5a7e:	7183      	strb	r3, [r0, #6]
    5a80:	71c3      	strb	r3, [r0, #7]
	q->size = 0;
    5a82:	7203      	strb	r3, [r0, #8]
}
    5a84:	4770      	bx	lr
	...

00005a88 <qmm_queue_append>:
{
    5a88:	b510      	push	{r4, lr}
    5a8a:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    5a8c:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    5a90:	425a      	negs	r2, r3
    5a92:	4153      	adcs	r3, r2
    5a94:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    5a96:	b672      	cpsid	i
    5a98:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    5a9c:	2200      	movs	r2, #0
    5a9e:	4b1c      	ldr	r3, [pc, #112]	; (5b10 <qmm_queue_append+0x88>)
    5aa0:	701a      	strb	r2, [r3, #0]
	return flags;
    5aa2:	9c01      	ldr	r4, [sp, #4]
		if (q->size == 0) {
    5aa4:	7a03      	ldrb	r3, [r0, #8]
    5aa6:	2b00      	cmp	r3, #0
    5aa8:	d120      	bne.n	5aec <qmm_queue_append+0x64>
			q->head = buf;
    5aaa:	7001      	strb	r1, [r0, #0]
    5aac:	0a0b      	lsrs	r3, r1, #8
    5aae:	7043      	strb	r3, [r0, #1]
    5ab0:	0c0b      	lsrs	r3, r1, #16
    5ab2:	7083      	strb	r3, [r0, #2]
    5ab4:	0e0b      	lsrs	r3, r1, #24
    5ab6:	70c3      	strb	r3, [r0, #3]
		q->tail = buf;
    5ab8:	7101      	strb	r1, [r0, #4]
    5aba:	0a0b      	lsrs	r3, r1, #8
    5abc:	7143      	strb	r3, [r0, #5]
    5abe:	0c0b      	lsrs	r3, r1, #16
    5ac0:	22ff      	movs	r2, #255	; 0xff
    5ac2:	7183      	strb	r3, [r0, #6]
    5ac4:	0e0b      	lsrs	r3, r1, #24
    5ac6:	71c3      	strb	r3, [r0, #7]
		buf->next = NULL;
    5ac8:	2300      	movs	r3, #0
    5aca:	710b      	strb	r3, [r1, #4]
    5acc:	714b      	strb	r3, [r1, #5]
    5ace:	718b      	strb	r3, [r1, #6]
    5ad0:	71cb      	strb	r3, [r1, #7]
		q->size++;
    5ad2:	7a03      	ldrb	r3, [r0, #8]
    5ad4:	3301      	adds	r3, #1
    5ad6:	7203      	strb	r3, [r0, #8]
	if (cpu_irq_is_enabled_flags(flags))
    5ad8:	4222      	tst	r2, r4
    5ada:	d005      	beq.n	5ae8 <qmm_queue_append+0x60>
		cpu_irq_enable();
    5adc:	3afe      	subs	r2, #254	; 0xfe
    5ade:	4b0c      	ldr	r3, [pc, #48]	; (5b10 <qmm_queue_append+0x88>)
    5ae0:	701a      	strb	r2, [r3, #0]
    5ae2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    5ae6:	b662      	cpsie	i
} /* qmm_queue_append */
    5ae8:	b002      	add	sp, #8
    5aea:	bd10      	pop	{r4, pc}
			q->tail->next = buf;
    5aec:	7903      	ldrb	r3, [r0, #4]
    5aee:	7942      	ldrb	r2, [r0, #5]
    5af0:	0212      	lsls	r2, r2, #8
    5af2:	431a      	orrs	r2, r3
    5af4:	7983      	ldrb	r3, [r0, #6]
    5af6:	041b      	lsls	r3, r3, #16
    5af8:	431a      	orrs	r2, r3
    5afa:	79c3      	ldrb	r3, [r0, #7]
    5afc:	061b      	lsls	r3, r3, #24
    5afe:	4313      	orrs	r3, r2
    5b00:	7119      	strb	r1, [r3, #4]
    5b02:	0a0a      	lsrs	r2, r1, #8
    5b04:	715a      	strb	r2, [r3, #5]
    5b06:	0c0a      	lsrs	r2, r1, #16
    5b08:	719a      	strb	r2, [r3, #6]
    5b0a:	0e0a      	lsrs	r2, r1, #24
    5b0c:	71da      	strb	r2, [r3, #7]
    5b0e:	e7d3      	b.n	5ab8 <qmm_queue_append+0x30>
    5b10:	2000000c 	.word	0x2000000c

00005b14 <qmm_queue_remove>:
 *
 * @return Pointer to the buffer header, if the buffer is
 * successfully removed, NULL otherwise.
 */
buffer_t *qmm_queue_remove(queue_t *q, search_t *search)
{
    5b14:	b510      	push	{r4, lr}
    5b16:	000a      	movs	r2, r1
	return (queue_read_or_remove(q, REMOVE_MODE, search));
    5b18:	2100      	movs	r1, #0
    5b1a:	4b01      	ldr	r3, [pc, #4]	; (5b20 <qmm_queue_remove+0xc>)
    5b1c:	4798      	blx	r3
}
    5b1e:	bd10      	pop	{r4, pc}
    5b20:	000058dd 	.word	0x000058dd

00005b24 <switch_pll_on>:
/**
 * \brief Switches the PLL on
 * \ingroup group_tal_state_machine
 */
static void switch_pll_on(void)
{
    5b24:	b5f0      	push	{r4, r5, r6, r7, lr}
    5b26:	b083      	sub	sp, #12
	uint32_t start_time;
	uint32_t current_time;

	/* Check if trx is in TRX_OFF; only from PLL_ON the following procedure
	 * is applicable */
	if (trx_bit_read(SR_TRX_STATUS) != TRX_OFF) {
    5b28:	2200      	movs	r2, #0
    5b2a:	211f      	movs	r1, #31
    5b2c:	2001      	movs	r0, #1
    5b2e:	4b24      	ldr	r3, [pc, #144]	; (5bc0 <switch_pll_on+0x9c>)
    5b30:	4798      	blx	r3
    5b32:	2808      	cmp	r0, #8
    5b34:	d001      	beq.n	5b3a <switch_pll_on+0x16>
	/* Clear MCU's interrupt flag */
	pal_trx_irq_flag_clr();
	LEAVE_TRX_REGION(); /* Enable trx interrupt handling again */
	/* Restore transceiver's interrupt mask. */
	trx_reg_write(RG_IRQ_MASK, trx_irq_mask);
}
    5b36:	b003      	add	sp, #12
    5b38:	bdf0      	pop	{r4, r5, r6, r7, pc}
	trx_reg_read(RG_IRQ_STATUS);
    5b3a:	3007      	adds	r0, #7
    5b3c:	4c21      	ldr	r4, [pc, #132]	; (5bc4 <switch_pll_on+0xa0>)
    5b3e:	47a0      	blx	r4
	uint8_t trx_irq_mask = trx_reg_read(RG_IRQ_MASK);
    5b40:	200e      	movs	r0, #14
    5b42:	47a0      	blx	r4
    5b44:	0005      	movs	r5, r0
	trx_reg_write(RG_IRQ_MASK, TRX_IRQ_0_PLL_LOCK);
    5b46:	2101      	movs	r1, #1
    5b48:	200e      	movs	r0, #14
    5b4a:	4c1f      	ldr	r4, [pc, #124]	; (5bc8 <switch_pll_on+0xa4>)
    5b4c:	47a0      	blx	r4
	ENTER_TRX_REGION(); /* Disable trx interrupt handling */
    5b4e:	2100      	movs	r1, #0
    5b50:	2000      	movs	r0, #0
    5b52:	4b1e      	ldr	r3, [pc, #120]	; (5bcc <switch_pll_on+0xa8>)
    5b54:	4798      	blx	r3
	trx_reg_write(RG_TRX_STATE, CMD_PLL_ON);
    5b56:	2109      	movs	r1, #9
    5b58:	2002      	movs	r0, #2
    5b5a:	47a0      	blx	r4
	pal_get_current_time(&start_time);
    5b5c:	a801      	add	r0, sp, #4
    5b5e:	4b1c      	ldr	r3, [pc, #112]	; (5bd0 <switch_pll_on+0xac>)
    5b60:	4798      	blx	r3
	return (port_base->IN.reg & pin_mask);
    5b62:	4e1c      	ldr	r6, [pc, #112]	; (5bd4 <switch_pll_on+0xb0>)
		pal_get_current_time(&current_time);
    5b64:	4f1a      	ldr	r7, [pc, #104]	; (5bd0 <switch_pll_on+0xac>)
    5b66:	2401      	movs	r4, #1
    5b68:	6a33      	ldr	r3, [r6, #32]
	while (TRX_IRQ_HIGH() == false) {
    5b6a:	421c      	tst	r4, r3
    5b6c:	d118      	bne.n	5ba0 <switch_pll_on+0x7c>
		pal_get_current_time(&current_time);
    5b6e:	4668      	mov	r0, sp
    5b70:	47b8      	blx	r7
 *
 * @return Difference between a and b
 */
static inline uint32_t pal_sub_time_us(uint32_t a, uint32_t b)
{
	return (SUB_TIME(a, b));
    5b72:	9b00      	ldr	r3, [sp, #0]
    5b74:	9a01      	ldr	r2, [sp, #4]
    5b76:	1a9b      	subs	r3, r3, r2
		if (pal_sub_time_us(current_time,
    5b78:	2bfa      	cmp	r3, #250	; 0xfa
    5b7a:	d9f5      	bls.n	5b68 <switch_pll_on+0x44>
			reg_value = trx_reg_read(RG_PLL_CF);
    5b7c:	201a      	movs	r0, #26
    5b7e:	4b11      	ldr	r3, [pc, #68]	; (5bc4 <switch_pll_on+0xa0>)
    5b80:	4798      	blx	r3
			if (reg_value & 0x01) {
    5b82:	07c3      	lsls	r3, r0, #31
    5b84:	d508      	bpl.n	5b98 <switch_pll_on+0x74>
				reg_value &= 0xFE;
    5b86:	21fe      	movs	r1, #254	; 0xfe
    5b88:	4001      	ands	r1, r0
			trx_reg_write(RG_PLL_CF, reg_value);
    5b8a:	201a      	movs	r0, #26
    5b8c:	4b0e      	ldr	r3, [pc, #56]	; (5bc8 <switch_pll_on+0xa4>)
    5b8e:	4798      	blx	r3
			pal_get_current_time(&start_time);
    5b90:	a801      	add	r0, sp, #4
    5b92:	4b0f      	ldr	r3, [pc, #60]	; (5bd0 <switch_pll_on+0xac>)
    5b94:	4798      	blx	r3
    5b96:	e7e6      	b.n	5b66 <switch_pll_on+0x42>
				reg_value |= 0x01;
    5b98:	2101      	movs	r1, #1
    5b9a:	4301      	orrs	r1, r0
    5b9c:	b2c9      	uxtb	r1, r1
    5b9e:	e7f4      	b.n	5b8a <switch_pll_on+0x66>
	trx_reg_read(RG_IRQ_STATUS);
    5ba0:	200f      	movs	r0, #15
    5ba2:	4b08      	ldr	r3, [pc, #32]	; (5bc4 <switch_pll_on+0xa0>)
    5ba4:	4798      	blx	r3
	eic_module->INTFLAG.reg = eic_mask;
    5ba6:	2201      	movs	r2, #1
    5ba8:	4b0b      	ldr	r3, [pc, #44]	; (5bd8 <switch_pll_on+0xb4>)
    5baa:	611a      	str	r2, [r3, #16]
	LEAVE_TRX_REGION(); /* Enable trx interrupt handling again */
    5bac:	2100      	movs	r1, #0
    5bae:	2000      	movs	r0, #0
    5bb0:	4b0a      	ldr	r3, [pc, #40]	; (5bdc <switch_pll_on+0xb8>)
    5bb2:	4798      	blx	r3
	trx_reg_write(RG_IRQ_MASK, trx_irq_mask);
    5bb4:	0029      	movs	r1, r5
    5bb6:	200e      	movs	r0, #14
    5bb8:	4b03      	ldr	r3, [pc, #12]	; (5bc8 <switch_pll_on+0xa4>)
    5bba:	4798      	blx	r3
    5bbc:	e7bb      	b.n	5b36 <switch_pll_on+0x12>
    5bbe:	46c0      	nop			; (mov r8, r8)
    5bc0:	00006d05 	.word	0x00006d05
    5bc4:	00006afd 	.word	0x00006afd
    5bc8:	00006bf9 	.word	0x00006bf9
    5bcc:	00003f35 	.word	0x00003f35
    5bd0:	00005841 	.word	0x00005841
    5bd4:	41004480 	.word	0x41004480
    5bd8:	40001800 	.word	0x40001800
    5bdc:	00003f15 	.word	0x00003f15

00005be0 <set_trx_state>:
{
    5be0:	b570      	push	{r4, r5, r6, lr}
    5be2:	b082      	sub	sp, #8
    5be4:	0004      	movs	r4, r0
	if (tal_trx_status == TRX_SLEEP) {
    5be6:	4b96      	ldr	r3, [pc, #600]	; (5e40 <set_trx_state+0x260>)
    5be8:	7818      	ldrb	r0, [r3, #0]
    5bea:	280f      	cmp	r0, #15
    5bec:	d007      	beq.n	5bfe <set_trx_state+0x1e>
	switch (trx_cmd) { /* requested state */
    5bee:	3c03      	subs	r4, #3
    5bf0:	b2e3      	uxtb	r3, r4
    5bf2:	2b16      	cmp	r3, #22
    5bf4:	d87c      	bhi.n	5cf0 <set_trx_state+0x110>
    5bf6:	009c      	lsls	r4, r3, #2
    5bf8:	4b92      	ldr	r3, [pc, #584]	; (5e44 <set_trx_state+0x264>)
    5bfa:	591b      	ldr	r3, [r3, r4]
    5bfc:	469f      	mov	pc, r3
		if (CMD_SLEEP == trx_cmd) {
    5bfe:	2c0f      	cmp	r4, #15
    5c00:	d100      	bne.n	5c04 <set_trx_state+0x24>
    5c02:	e07e      	b.n	5d02 <set_trx_state+0x122>
		tal_awake_end_flag = false;
    5c04:	2600      	movs	r6, #0
    5c06:	4b90      	ldr	r3, [pc, #576]	; (5e48 <set_trx_state+0x268>)
    5c08:	701e      	strb	r6, [r3, #0]
		trx_irq_init((FUNC_PTR)trx_irq_awake_handler_cb);
    5c0a:	4890      	ldr	r0, [pc, #576]	; (5e4c <set_trx_state+0x26c>)
    5c0c:	4b90      	ldr	r3, [pc, #576]	; (5e50 <set_trx_state+0x270>)
    5c0e:	4798      	blx	r3
    5c10:	2501      	movs	r5, #1
    5c12:	4b90      	ldr	r3, [pc, #576]	; (5e54 <set_trx_state+0x274>)
    5c14:	611d      	str	r5, [r3, #16]
		pal_trx_irq_en(); /* Enable transceiver main interrupt. */
    5c16:	2100      	movs	r1, #0
    5c18:	2000      	movs	r0, #0
    5c1a:	4b8f      	ldr	r3, [pc, #572]	; (5e58 <set_trx_state+0x278>)
    5c1c:	4798      	blx	r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    5c1e:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    5c22:	425a      	negs	r2, r3
    5c24:	4153      	adcs	r3, r2
    5c26:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    5c28:	b672      	cpsid	i
    5c2a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    5c2e:	4b8b      	ldr	r3, [pc, #556]	; (5e5c <set_trx_state+0x27c>)
    5c30:	701e      	strb	r6, [r3, #0]
	return flags;
    5c32:	9901      	ldr	r1, [sp, #4]
		ENABLE_GLOBAL_IRQ();
    5c34:	701d      	strb	r5, [r3, #0]
    5c36:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    5c3a:	b662      	cpsie	i
		port_base->OUTCLR.reg = pin_mask;
    5c3c:	2280      	movs	r2, #128	; 0x80
    5c3e:	0352      	lsls	r2, r2, #13
    5c40:	4b87      	ldr	r3, [pc, #540]	; (5e60 <set_trx_state+0x280>)
    5c42:	615a      	str	r2, [r3, #20]
		while (!tal_awake_end_flag) {
    5c44:	4a80      	ldr	r2, [pc, #512]	; (5e48 <set_trx_state+0x268>)
    5c46:	7813      	ldrb	r3, [r2, #0]
    5c48:	2b00      	cmp	r3, #0
    5c4a:	d0fc      	beq.n	5c46 <set_trx_state+0x66>
	if (cpu_irq_is_enabled_flags(flags))
    5c4c:	23ff      	movs	r3, #255	; 0xff
    5c4e:	420b      	tst	r3, r1
    5c50:	d005      	beq.n	5c5e <set_trx_state+0x7e>
		cpu_irq_enable();
    5c52:	2201      	movs	r2, #1
    5c54:	4b81      	ldr	r3, [pc, #516]	; (5e5c <set_trx_state+0x27c>)
    5c56:	701a      	strb	r2, [r3, #0]
    5c58:	f3bf 8f5f 	dmb	sy
    5c5c:	b662      	cpsie	i
		trx_reg_read(RG_IRQ_STATUS);
    5c5e:	200f      	movs	r0, #15
    5c60:	4b80      	ldr	r3, [pc, #512]	; (5e64 <set_trx_state+0x284>)
    5c62:	4798      	blx	r3
		trx_irq_init((FUNC_PTR)trx_irq_handler_cb);
    5c64:	4880      	ldr	r0, [pc, #512]	; (5e68 <set_trx_state+0x288>)
    5c66:	4b7a      	ldr	r3, [pc, #488]	; (5e50 <set_trx_state+0x270>)
    5c68:	4798      	blx	r3
		trx_reg_write(RG_IRQ_MASK, TRX_IRQ_DEFAULT);
    5c6a:	2108      	movs	r1, #8
    5c6c:	200e      	movs	r0, #14
    5c6e:	4b7f      	ldr	r3, [pc, #508]	; (5e6c <set_trx_state+0x28c>)
    5c70:	4798      	blx	r3
		trx_bit_write(SR_ANT_EXT_SW_EN, ANT_EXT_SW_ENABLE);
    5c72:	2301      	movs	r3, #1
    5c74:	2202      	movs	r2, #2
    5c76:	2104      	movs	r1, #4
    5c78:	200d      	movs	r0, #13
    5c7a:	4d7d      	ldr	r5, [pc, #500]	; (5e70 <set_trx_state+0x290>)
    5c7c:	47a8      	blx	r5
		tal_trx_status = TRX_OFF;
    5c7e:	2208      	movs	r2, #8
    5c80:	4b6f      	ldr	r3, [pc, #444]	; (5e40 <set_trx_state+0x260>)
    5c82:	701a      	strb	r2, [r3, #0]
			return TRX_OFF;
    5c84:	2008      	movs	r0, #8
		if ((trx_cmd == CMD_TRX_OFF) ||
    5c86:	2c08      	cmp	r4, #8
    5c88:	d03b      	beq.n	5d02 <set_trx_state+0x122>
    5c8a:	2c03      	cmp	r4, #3
    5c8c:	d039      	beq.n	5d02 <set_trx_state+0x122>
	switch (trx_cmd) { /* requested state */
    5c8e:	3c04      	subs	r4, #4
    5c90:	b2e3      	uxtb	r3, r4
    5c92:	2b15      	cmp	r3, #21
    5c94:	d82c      	bhi.n	5cf0 <set_trx_state+0x110>
    5c96:	009c      	lsls	r4, r3, #2
    5c98:	4b76      	ldr	r3, [pc, #472]	; (5e74 <set_trx_state+0x294>)
    5c9a:	591b      	ldr	r3, [r3, r4]
    5c9c:	469f      	mov	pc, r3
		trx_reg_write(RG_TRX_STATE, CMD_FORCE_TRX_OFF);
    5c9e:	2103      	movs	r1, #3
    5ca0:	2002      	movs	r0, #2
    5ca2:	4b72      	ldr	r3, [pc, #456]	; (5e6c <set_trx_state+0x28c>)
    5ca4:	4798      	blx	r3
		trx_bit_write(SR_ANT_EXT_SW_EN, ANT_EXT_SW_DISABLE);
    5ca6:	2300      	movs	r3, #0
    5ca8:	2202      	movs	r2, #2
    5caa:	2104      	movs	r1, #4
    5cac:	200d      	movs	r0, #13
    5cae:	4c70      	ldr	r4, [pc, #448]	; (5e70 <set_trx_state+0x290>)
    5cb0:	47a0      	blx	r4
		trx_reg_read(RG_IRQ_STATUS);
    5cb2:	200f      	movs	r0, #15
    5cb4:	4b6b      	ldr	r3, [pc, #428]	; (5e64 <set_trx_state+0x284>)
    5cb6:	4798      	blx	r3
		trx_bit_write(SR_IRQ_MASK, TRX_IRQ_4_CCA_ED_DONE);
    5cb8:	2310      	movs	r3, #16
    5cba:	2200      	movs	r2, #0
    5cbc:	21ff      	movs	r1, #255	; 0xff
    5cbe:	200e      	movs	r0, #14
    5cc0:	47a0      	blx	r4
		trx_bit_write(SR_IRQ_MASK, TRX_IRQ_4_CCA_ED_DONE);
    5cc2:	2310      	movs	r3, #16
    5cc4:	2200      	movs	r2, #0
    5cc6:	21ff      	movs	r1, #255	; 0xff
    5cc8:	200e      	movs	r0, #14
    5cca:	47a0      	blx	r4
		tal_trx_status = TRX_SLEEP;
    5ccc:	4c5c      	ldr	r4, [pc, #368]	; (5e40 <set_trx_state+0x260>)
    5cce:	230f      	movs	r3, #15
    5cd0:	7023      	strb	r3, [r4, #0]
		PAL_WAIT_1_US();
    5cd2:	2001      	movs	r0, #1
    5cd4:	4d68      	ldr	r5, [pc, #416]	; (5e78 <set_trx_state+0x298>)
    5cd6:	47a8      	blx	r5
		port_base->OUTSET.reg = pin_mask;
    5cd8:	2280      	movs	r2, #128	; 0x80
    5cda:	0352      	lsls	r2, r2, #13
    5cdc:	4b60      	ldr	r3, [pc, #384]	; (5e60 <set_trx_state+0x280>)
    5cde:	619a      	str	r2, [r3, #24]
		pal_timer_delay(TRX_OFF_TO_SLEEP_TIME_CLKM_CYCLES);
    5ce0:	2023      	movs	r0, #35	; 0x23
    5ce2:	47a8      	blx	r5
		return tal_trx_status;
    5ce4:	7820      	ldrb	r0, [r4, #0]
    5ce6:	e00c      	b.n	5d02 <set_trx_state+0x122>
		switch (tal_trx_status) {
    5ce8:	4b55      	ldr	r3, [pc, #340]	; (5e40 <set_trx_state+0x260>)
    5cea:	781b      	ldrb	r3, [r3, #0]
    5cec:	2b08      	cmp	r3, #8
    5cee:	d10a      	bne.n	5d06 <set_trx_state+0x126>
		tal_trx_status = /* (tal_trx_status_t) */ trx_bit_read(
    5cf0:	4d62      	ldr	r5, [pc, #392]	; (5e7c <set_trx_state+0x29c>)
    5cf2:	4c53      	ldr	r4, [pc, #332]	; (5e40 <set_trx_state+0x260>)
    5cf4:	2200      	movs	r2, #0
    5cf6:	211f      	movs	r1, #31
    5cf8:	2001      	movs	r0, #1
    5cfa:	47a8      	blx	r5
    5cfc:	7020      	strb	r0, [r4, #0]
	} while (tal_trx_status == STATE_TRANSITION_IN_PROGRESS);
    5cfe:	281f      	cmp	r0, #31
    5d00:	d0f8      	beq.n	5cf4 <set_trx_state+0x114>
} /* set_trx_state() */
    5d02:	b002      	add	sp, #8
    5d04:	bd70      	pop	{r4, r5, r6, pc}
			trx_reg_write(RG_TRX_STATE, CMD_TRX_OFF);
    5d06:	2108      	movs	r1, #8
    5d08:	2002      	movs	r0, #2
    5d0a:	4b58      	ldr	r3, [pc, #352]	; (5e6c <set_trx_state+0x28c>)
    5d0c:	4798      	blx	r3
			PAL_WAIT_1_US();
    5d0e:	2001      	movs	r0, #1
    5d10:	4b59      	ldr	r3, [pc, #356]	; (5e78 <set_trx_state+0x298>)
    5d12:	4798      	blx	r3
			break;
    5d14:	e7ec      	b.n	5cf0 <set_trx_state+0x110>
		switch (tal_trx_status) {
    5d16:	2808      	cmp	r0, #8
    5d18:	d0ea      	beq.n	5cf0 <set_trx_state+0x110>
			trx_reg_write(RG_TRX_STATE, CMD_FORCE_TRX_OFF);
    5d1a:	2103      	movs	r1, #3
    5d1c:	2002      	movs	r0, #2
    5d1e:	4b53      	ldr	r3, [pc, #332]	; (5e6c <set_trx_state+0x28c>)
    5d20:	4798      	blx	r3
			PAL_WAIT_1_US();
    5d22:	2001      	movs	r0, #1
    5d24:	4b54      	ldr	r3, [pc, #336]	; (5e78 <set_trx_state+0x298>)
    5d26:	4798      	blx	r3
			break;
    5d28:	e7e2      	b.n	5cf0 <set_trx_state+0x110>
		switch (tal_trx_status) {
    5d2a:	4b45      	ldr	r3, [pc, #276]	; (5e40 <set_trx_state+0x260>)
    5d2c:	781b      	ldrb	r3, [r3, #0]
    5d2e:	2b08      	cmp	r3, #8
    5d30:	d011      	beq.n	5d56 <set_trx_state+0x176>
    5d32:	b2da      	uxtb	r2, r3
    5d34:	2a08      	cmp	r2, #8
    5d36:	d904      	bls.n	5d42 <set_trx_state+0x162>
    5d38:	2b16      	cmp	r3, #22
    5d3a:	d004      	beq.n	5d46 <set_trx_state+0x166>
    5d3c:	2b19      	cmp	r3, #25
    5d3e:	d1d7      	bne.n	5cf0 <set_trx_state+0x110>
    5d40:	e001      	b.n	5d46 <set_trx_state+0x166>
    5d42:	2b06      	cmp	r3, #6
    5d44:	d1d4      	bne.n	5cf0 <set_trx_state+0x110>
			trx_reg_write(RG_TRX_STATE, CMD_PLL_ON);
    5d46:	2109      	movs	r1, #9
    5d48:	2002      	movs	r0, #2
    5d4a:	4b48      	ldr	r3, [pc, #288]	; (5e6c <set_trx_state+0x28c>)
    5d4c:	4798      	blx	r3
			PAL_WAIT_1_US();
    5d4e:	2001      	movs	r0, #1
    5d50:	4b49      	ldr	r3, [pc, #292]	; (5e78 <set_trx_state+0x298>)
    5d52:	4798      	blx	r3
			break;
    5d54:	e7cc      	b.n	5cf0 <set_trx_state+0x110>
			switch_pll_on();
    5d56:	4b4a      	ldr	r3, [pc, #296]	; (5e80 <set_trx_state+0x2a0>)
    5d58:	4798      	blx	r3
			break;
    5d5a:	e7c9      	b.n	5cf0 <set_trx_state+0x110>
		switch (tal_trx_status) {
    5d5c:	4b38      	ldr	r3, [pc, #224]	; (5e40 <set_trx_state+0x260>)
    5d5e:	781b      	ldrb	r3, [r3, #0]
    5d60:	2b08      	cmp	r3, #8
    5d62:	d006      	beq.n	5d72 <set_trx_state+0x192>
    5d64:	2b09      	cmp	r3, #9
    5d66:	d0c3      	beq.n	5cf0 <set_trx_state+0x110>
			trx_reg_write(RG_TRX_STATE, CMD_FORCE_PLL_ON);
    5d68:	2104      	movs	r1, #4
    5d6a:	2002      	movs	r0, #2
    5d6c:	4b3f      	ldr	r3, [pc, #252]	; (5e6c <set_trx_state+0x28c>)
    5d6e:	4798      	blx	r3
			break;
    5d70:	e7be      	b.n	5cf0 <set_trx_state+0x110>
			switch_pll_on();
    5d72:	4b43      	ldr	r3, [pc, #268]	; (5e80 <set_trx_state+0x2a0>)
    5d74:	4798      	blx	r3
			break;
    5d76:	e7bb      	b.n	5cf0 <set_trx_state+0x110>
		switch (tal_trx_status) {
    5d78:	4b31      	ldr	r3, [pc, #196]	; (5e40 <set_trx_state+0x260>)
    5d7a:	781b      	ldrb	r3, [r3, #0]
    5d7c:	2b09      	cmp	r3, #9
    5d7e:	d012      	beq.n	5da6 <set_trx_state+0x1c6>
    5d80:	b2da      	uxtb	r2, r3
    5d82:	2a09      	cmp	r2, #9
    5d84:	d80b      	bhi.n	5d9e <set_trx_state+0x1be>
    5d86:	2b08      	cmp	r3, #8
    5d88:	d1b2      	bne.n	5cf0 <set_trx_state+0x110>
			switch_pll_on();
    5d8a:	4b3d      	ldr	r3, [pc, #244]	; (5e80 <set_trx_state+0x2a0>)
    5d8c:	4798      	blx	r3
			trx_reg_write(RG_TRX_STATE, CMD_RX_ON);
    5d8e:	2106      	movs	r1, #6
    5d90:	2002      	movs	r0, #2
    5d92:	4b36      	ldr	r3, [pc, #216]	; (5e6c <set_trx_state+0x28c>)
    5d94:	4798      	blx	r3
			PAL_WAIT_1_US();
    5d96:	2001      	movs	r0, #1
    5d98:	4b37      	ldr	r3, [pc, #220]	; (5e78 <set_trx_state+0x298>)
    5d9a:	4798      	blx	r3
			break;
    5d9c:	e7a8      	b.n	5cf0 <set_trx_state+0x110>
		switch (tal_trx_status) {
    5d9e:	2b16      	cmp	r3, #22
    5da0:	d001      	beq.n	5da6 <set_trx_state+0x1c6>
    5da2:	2b19      	cmp	r3, #25
    5da4:	d1a4      	bne.n	5cf0 <set_trx_state+0x110>
			trx_reg_write(RG_TRX_STATE, CMD_RX_ON);
    5da6:	2106      	movs	r1, #6
    5da8:	2002      	movs	r0, #2
    5daa:	4b30      	ldr	r3, [pc, #192]	; (5e6c <set_trx_state+0x28c>)
    5dac:	4798      	blx	r3
			PAL_WAIT_1_US();
    5dae:	2001      	movs	r0, #1
    5db0:	4b31      	ldr	r3, [pc, #196]	; (5e78 <set_trx_state+0x298>)
    5db2:	4798      	blx	r3
			break;
    5db4:	e79c      	b.n	5cf0 <set_trx_state+0x110>
		switch (tal_trx_status) {
    5db6:	4b22      	ldr	r3, [pc, #136]	; (5e40 <set_trx_state+0x260>)
    5db8:	781b      	ldrb	r3, [r3, #0]
    5dba:	2b08      	cmp	r3, #8
    5dbc:	d013      	beq.n	5de6 <set_trx_state+0x206>
    5dbe:	b2da      	uxtb	r2, r3
    5dc0:	2a08      	cmp	r2, #8
    5dc2:	d905      	bls.n	5dd0 <set_trx_state+0x1f0>
    5dc4:	2b09      	cmp	r3, #9
    5dc6:	d006      	beq.n	5dd6 <set_trx_state+0x1f6>
    5dc8:	2b19      	cmp	r3, #25
    5dca:	d000      	beq.n	5dce <set_trx_state+0x1ee>
    5dcc:	e790      	b.n	5cf0 <set_trx_state+0x110>
    5dce:	e002      	b.n	5dd6 <set_trx_state+0x1f6>
    5dd0:	2b06      	cmp	r3, #6
    5dd2:	d000      	beq.n	5dd6 <set_trx_state+0x1f6>
    5dd4:	e78c      	b.n	5cf0 <set_trx_state+0x110>
			trx_reg_write(RG_TRX_STATE, CMD_RX_AACK_ON);
    5dd6:	2116      	movs	r1, #22
    5dd8:	2002      	movs	r0, #2
    5dda:	4b24      	ldr	r3, [pc, #144]	; (5e6c <set_trx_state+0x28c>)
    5ddc:	4798      	blx	r3
			PAL_WAIT_1_US();
    5dde:	2001      	movs	r0, #1
    5de0:	4b25      	ldr	r3, [pc, #148]	; (5e78 <set_trx_state+0x298>)
    5de2:	4798      	blx	r3
			break;
    5de4:	e784      	b.n	5cf0 <set_trx_state+0x110>
			switch_pll_on(); /* state change from TRX_OFF to
    5de6:	4b26      	ldr	r3, [pc, #152]	; (5e80 <set_trx_state+0x2a0>)
    5de8:	4798      	blx	r3
			trx_reg_write(RG_TRX_STATE, CMD_RX_AACK_ON);
    5dea:	2116      	movs	r1, #22
    5dec:	2002      	movs	r0, #2
    5dee:	4b1f      	ldr	r3, [pc, #124]	; (5e6c <set_trx_state+0x28c>)
    5df0:	4798      	blx	r3
			PAL_WAIT_1_US();
    5df2:	2001      	movs	r0, #1
    5df4:	4b20      	ldr	r3, [pc, #128]	; (5e78 <set_trx_state+0x298>)
    5df6:	4798      	blx	r3
			break;
    5df8:	e77a      	b.n	5cf0 <set_trx_state+0x110>
		switch (tal_trx_status) {
    5dfa:	4b11      	ldr	r3, [pc, #68]	; (5e40 <set_trx_state+0x260>)
    5dfc:	781b      	ldrb	r3, [r3, #0]
    5dfe:	2b08      	cmp	r3, #8
    5e00:	d013      	beq.n	5e2a <set_trx_state+0x24a>
    5e02:	b2da      	uxtb	r2, r3
    5e04:	2a08      	cmp	r2, #8
    5e06:	d905      	bls.n	5e14 <set_trx_state+0x234>
    5e08:	2b09      	cmp	r3, #9
    5e0a:	d006      	beq.n	5e1a <set_trx_state+0x23a>
    5e0c:	2b16      	cmp	r3, #22
    5e0e:	d000      	beq.n	5e12 <set_trx_state+0x232>
    5e10:	e76e      	b.n	5cf0 <set_trx_state+0x110>
    5e12:	e002      	b.n	5e1a <set_trx_state+0x23a>
    5e14:	2b06      	cmp	r3, #6
    5e16:	d000      	beq.n	5e1a <set_trx_state+0x23a>
    5e18:	e76a      	b.n	5cf0 <set_trx_state+0x110>
			trx_reg_write(RG_TRX_STATE, CMD_TX_ARET_ON);
    5e1a:	2119      	movs	r1, #25
    5e1c:	2002      	movs	r0, #2
    5e1e:	4b13      	ldr	r3, [pc, #76]	; (5e6c <set_trx_state+0x28c>)
    5e20:	4798      	blx	r3
			PAL_WAIT_1_US();
    5e22:	2001      	movs	r0, #1
    5e24:	4b14      	ldr	r3, [pc, #80]	; (5e78 <set_trx_state+0x298>)
    5e26:	4798      	blx	r3
			break;
    5e28:	e762      	b.n	5cf0 <set_trx_state+0x110>
			switch_pll_on(); /* state change from TRX_OFF to
    5e2a:	4b15      	ldr	r3, [pc, #84]	; (5e80 <set_trx_state+0x2a0>)
    5e2c:	4798      	blx	r3
			trx_reg_write(RG_TRX_STATE, CMD_TX_ARET_ON);
    5e2e:	2119      	movs	r1, #25
    5e30:	2002      	movs	r0, #2
    5e32:	4b0e      	ldr	r3, [pc, #56]	; (5e6c <set_trx_state+0x28c>)
    5e34:	4798      	blx	r3
			PAL_WAIT_1_US();
    5e36:	2001      	movs	r0, #1
    5e38:	4b0f      	ldr	r3, [pc, #60]	; (5e78 <set_trx_state+0x298>)
    5e3a:	4798      	blx	r3
			break;
    5e3c:	e758      	b.n	5cf0 <set_trx_state+0x110>
    5e3e:	46c0      	nop			; (mov r8, r8)
    5e40:	20000ca3 	.word	0x20000ca3
    5e44:	00009ba0 	.word	0x00009ba0
    5e48:	20000cac 	.word	0x20000cac
    5e4c:	000062a1 	.word	0x000062a1
    5e50:	00006cf9 	.word	0x00006cf9
    5e54:	40001800 	.word	0x40001800
    5e58:	00003f15 	.word	0x00003f15
    5e5c:	2000000c 	.word	0x2000000c
    5e60:	41004400 	.word	0x41004400
    5e64:	00006afd 	.word	0x00006afd
    5e68:	00006261 	.word	0x00006261
    5e6c:	00006bf9 	.word	0x00006bf9
    5e70:	00006d1d 	.word	0x00006d1d
    5e74:	00009bfc 	.word	0x00009bfc
    5e78:	00003e21 	.word	0x00003e21
    5e7c:	00006d05 	.word	0x00006d05
    5e80:	00005b25 	.word	0x00005b25

00005e84 <tal_task>:
{
    5e84:	b510      	push	{r4, lr}
	if (tal_rx_on_required && (tal_state == TAL_IDLE)) {
    5e86:	4b17      	ldr	r3, [pc, #92]	; (5ee4 <tal_task+0x60>)
    5e88:	781b      	ldrb	r3, [r3, #0]
    5e8a:	2b00      	cmp	r3, #0
    5e8c:	d00d      	beq.n	5eaa <tal_task+0x26>
    5e8e:	4b16      	ldr	r3, [pc, #88]	; (5ee8 <tal_task+0x64>)
    5e90:	781b      	ldrb	r3, [r3, #0]
    5e92:	2b00      	cmp	r3, #0
    5e94:	d109      	bne.n	5eaa <tal_task+0x26>
		if (tal_rx_buffer == NULL) {
    5e96:	4b15      	ldr	r3, [pc, #84]	; (5eec <tal_task+0x68>)
    5e98:	681b      	ldr	r3, [r3, #0]
    5e9a:	2b00      	cmp	r3, #0
    5e9c:	d010      	beq.n	5ec0 <tal_task+0x3c>
			tal_rx_on_required = false;
    5e9e:	2200      	movs	r2, #0
    5ea0:	4b10      	ldr	r3, [pc, #64]	; (5ee4 <tal_task+0x60>)
    5ea2:	701a      	strb	r2, [r3, #0]
			set_trx_state(CMD_RX_AACK_ON);
    5ea4:	2016      	movs	r0, #22
    5ea6:	4b12      	ldr	r3, [pc, #72]	; (5ef0 <tal_task+0x6c>)
    5ea8:	4798      	blx	r3
	if (tal_incoming_frame_queue.size > 0) {
    5eaa:	4b12      	ldr	r3, [pc, #72]	; (5ef4 <tal_task+0x70>)
    5eac:	7a1b      	ldrb	r3, [r3, #8]
    5eae:	2b00      	cmp	r3, #0
    5eb0:	d10e      	bne.n	5ed0 <tal_task+0x4c>
	switch (tal_state) {
    5eb2:	4b0d      	ldr	r3, [pc, #52]	; (5ee8 <tal_task+0x64>)
    5eb4:	781b      	ldrb	r3, [r3, #0]
    5eb6:	2b02      	cmp	r3, #2
    5eb8:	d101      	bne.n	5ebe <tal_task+0x3a>
		tx_done_handling(); /* see tal_tx.c */
    5eba:	4b0f      	ldr	r3, [pc, #60]	; (5ef8 <tal_task+0x74>)
    5ebc:	4798      	blx	r3
} /* tal_task() */
    5ebe:	bd10      	pop	{r4, pc}
			tal_rx_buffer = bmm_buffer_alloc(LARGE_BUFFER_SIZE);
    5ec0:	2090      	movs	r0, #144	; 0x90
    5ec2:	4b0e      	ldr	r3, [pc, #56]	; (5efc <tal_task+0x78>)
    5ec4:	4798      	blx	r3
    5ec6:	4b09      	ldr	r3, [pc, #36]	; (5eec <tal_task+0x68>)
    5ec8:	6018      	str	r0, [r3, #0]
		if (NULL != tal_rx_buffer) {
    5eca:	2800      	cmp	r0, #0
    5ecc:	d0ed      	beq.n	5eaa <tal_task+0x26>
    5ece:	e7e6      	b.n	5e9e <tal_task+0x1a>
		rx_frame = qmm_queue_remove(&tal_incoming_frame_queue, NULL);
    5ed0:	2100      	movs	r1, #0
    5ed2:	4808      	ldr	r0, [pc, #32]	; (5ef4 <tal_task+0x70>)
    5ed4:	4b0a      	ldr	r3, [pc, #40]	; (5f00 <tal_task+0x7c>)
    5ed6:	4798      	blx	r3
		if (NULL != rx_frame) {
    5ed8:	2800      	cmp	r0, #0
    5eda:	d0ea      	beq.n	5eb2 <tal_task+0x2e>
			process_incoming_frame(rx_frame);
    5edc:	4b09      	ldr	r3, [pc, #36]	; (5f04 <tal_task+0x80>)
    5ede:	4798      	blx	r3
    5ee0:	e7e7      	b.n	5eb2 <tal_task+0x2e>
    5ee2:	46c0      	nop			; (mov r8, r8)
    5ee4:	20000c70 	.word	0x20000c70
    5ee8:	20000cad 	.word	0x20000cad
    5eec:	2000047c 	.word	0x2000047c
    5ef0:	00005be1 	.word	0x00005be1
    5ef4:	20000c74 	.word	0x20000c74
    5ef8:	00006789 	.word	0x00006789
    5efc:	000058b1 	.word	0x000058b1
    5f00:	00005b15 	.word	0x00005b15
    5f04:	000066b5 	.word	0x000066b5

00005f08 <trx_config>:
 * \brief Configures the transceiver
 *
 * This function is called to configure the transceiver after reset.
 */
void trx_config(void)
{
    5f08:	b570      	push	{r4, r5, r6, lr}
	/* Set pin driver strength */
	trx_bit_write(SR_CLKM_SHA_SEL, CLKM_SHA_DISABLE);
    5f0a:	2300      	movs	r3, #0
    5f0c:	2203      	movs	r2, #3
    5f0e:	2108      	movs	r1, #8
    5f10:	2003      	movs	r0, #3
    5f12:	4c1f      	ldr	r4, [pc, #124]	; (5f90 <trx_config+0x88>)
    5f14:	47a0      	blx	r4
	trx_bit_write(SR_CLKM_CTRL, CLKM_1MHZ);
    5f16:	2301      	movs	r3, #1
    5f18:	2200      	movs	r2, #0
    5f1a:	2107      	movs	r1, #7
    5f1c:	2003      	movs	r0, #3
    5f1e:	47a0      	blx	r4
	 */

	/*
	 * Init the SEED value of the CSMA backoff algorithm.
	 */
	uint16_t rand_value = (uint16_t)rand();
    5f20:	4b1c      	ldr	r3, [pc, #112]	; (5f94 <trx_config+0x8c>)
    5f22:	4798      	blx	r3
    5f24:	0005      	movs	r5, r0
	trx_reg_write(RG_CSMA_SEED_0, (uint8_t)rand_value);
    5f26:	b2c1      	uxtb	r1, r0
    5f28:	202d      	movs	r0, #45	; 0x2d
    5f2a:	4e1b      	ldr	r6, [pc, #108]	; (5f98 <trx_config+0x90>)
    5f2c:	47b0      	blx	r6
	trx_bit_write(SR_CSMA_SEED_1, (uint8_t)(rand_value >> 8));
    5f2e:	b2ab      	uxth	r3, r5
    5f30:	0a1b      	lsrs	r3, r3, #8
    5f32:	2200      	movs	r2, #0
    5f34:	2107      	movs	r1, #7
    5f36:	202e      	movs	r0, #46	; 0x2e
    5f38:	47a0      	blx	r4
	/*
	 * Since the TAL is supporting 802.15.4-2006,
	 * frames with version number 0 (compatible to 802.15.4-2003) and
	 * with version number 1 (compatible to 802.15.4-2006) are acknowledged.
	 */
	trx_bit_write(SR_AACK_FVN_MODE, FRAME_VERSION_01);
    5f3a:	2301      	movs	r3, #1
    5f3c:	2206      	movs	r2, #6
    5f3e:	21c0      	movs	r1, #192	; 0xc0
    5f40:	202e      	movs	r0, #46	; 0x2e
    5f42:	47a0      	blx	r4
	trx_bit_write(SR_AACK_SET_PD, SET_PD); /* ACKs for data requests,
    5f44:	2301      	movs	r3, #1
    5f46:	2205      	movs	r2, #5
    5f48:	2120      	movs	r1, #32
    5f4a:	202e      	movs	r0, #46	; 0x2e
    5f4c:	47a0      	blx	r4
	                                       * indicate pending data */
	trx_bit_write(SR_RX_SAFE_MODE, RX_SAFE_MODE_ENABLE); /* Enable
    5f4e:	2301      	movs	r3, #1
    5f50:	2207      	movs	r2, #7
    5f52:	2180      	movs	r1, #128	; 0x80
    5f54:	200c      	movs	r0, #12
    5f56:	47a0      	blx	r4
	                                                     * buffer
	                                                     * protection
	                                                     * mode */
	trx_reg_write(RG_IRQ_MASK, TRX_IRQ_DEFAULT); /* The TRX_END
    5f58:	2108      	movs	r1, #8
    5f5a:	200e      	movs	r0, #14
    5f5c:	47b0      	blx	r6
	                                              * interrupt of the
	                                              * transceiver is
	                                              * enabled. */
	trx_reg_write(RG_TRX_RPC, 0xFF); /* RPC feature configuration. */
    5f5e:	21ff      	movs	r1, #255	; 0xff
    5f60:	2016      	movs	r0, #22
    5f62:	47b0      	blx	r6

#if (ANTENNA_DIVERSITY == 1)
	/* Use antenna diversity */
	trx_bit_write(SR_ANT_CTRL, ANTENNA_DEFAULT);
    5f64:	2301      	movs	r3, #1
    5f66:	2200      	movs	r2, #0
    5f68:	2103      	movs	r1, #3
    5f6a:	200d      	movs	r0, #13
    5f6c:	47a0      	blx	r4
	trx_bit_write(SR_PDT_THRES, THRES_ANT_DIV_ENABLE);
    5f6e:	2303      	movs	r3, #3
    5f70:	2200      	movs	r2, #0
    5f72:	210f      	movs	r1, #15
    5f74:	200a      	movs	r0, #10
    5f76:	47a0      	blx	r4
	trx_bit_write(SR_ANT_DIV_EN, ANT_DIV_ENABLE);
    5f78:	2301      	movs	r3, #1
    5f7a:	2203      	movs	r2, #3
    5f7c:	2108      	movs	r1, #8
    5f7e:	200d      	movs	r0, #13
    5f80:	47a0      	blx	r4
	trx_bit_write(SR_ANT_EXT_SW_EN, ANT_EXT_SW_ENABLE);
    5f82:	2301      	movs	r3, #1
    5f84:	2202      	movs	r2, #2
    5f86:	2104      	movs	r1, #4
    5f88:	200d      	movs	r0, #13
    5f8a:	47a0      	blx	r4

#ifdef EXT_RF_FRONT_END_CTRL
	/* Enable RF front end control */
	trx_bit_write(SR_PA_EXT_EN, 1);
#endif
}
    5f8c:	bd70      	pop	{r4, r5, r6, pc}
    5f8e:	46c0      	nop			; (mov r8, r8)
    5f90:	00006d1d 	.word	0x00006d1d
    5f94:	00007cb9 	.word	0x00007cb9
    5f98:	00006bf9 	.word	0x00006bf9

00005f9c <tal_generate_rand_seed>:
 * value and restoring this state after finishing the sequence.
 * Since in our case the function is called from TRX_OFF, this is not required
 * here.
 */
void tal_generate_rand_seed(void)
{
    5f9c:	b5f0      	push	{r4, r5, r6, r7, lr}
    5f9e:	b083      	sub	sp, #12
	uint16_t seed = 0;
	uint8_t cur_random_val = 0;

	/* RPC could influence the randomness; therefore disable it here. */
	uint8_t previous_RPC_value = trx_reg_read(RG_TRX_RPC);
    5fa0:	2016      	movs	r0, #22
    5fa2:	4b1f      	ldr	r3, [pc, #124]	; (6020 <tal_generate_rand_seed+0x84>)
    5fa4:	4798      	blx	r3
    5fa6:	9001      	str	r0, [sp, #4]
	trx_reg_write(RG_TRX_RPC, 0xC1);
    5fa8:	21c1      	movs	r1, #193	; 0xc1
    5faa:	2016      	movs	r0, #22
    5fac:	4b1d      	ldr	r3, [pc, #116]	; (6024 <tal_generate_rand_seed+0x88>)
    5fae:	4798      	blx	r3

	/*
	 * We need to disable TRX IRQs while generating random values in RX_ON,
	 * we do not want to receive frames at this point of time at all.
	 */
	ENTER_TRX_REGION();
    5fb0:	2100      	movs	r1, #0
    5fb2:	2000      	movs	r0, #0
    5fb4:	4b1c      	ldr	r3, [pc, #112]	; (6028 <tal_generate_rand_seed+0x8c>)
    5fb6:	4798      	blx	r3

	/* Ensure that PLL has locked and receive mode is reached. */
	tal_trx_status_t trx_state;
	do {
		trx_state = set_trx_state(CMD_RX_ON);
    5fb8:	4c1c      	ldr	r4, [pc, #112]	; (602c <tal_generate_rand_seed+0x90>)
    5fba:	2006      	movs	r0, #6
    5fbc:	47a0      	blx	r4
	} while (trx_state != RX_ON);
    5fbe:	2806      	cmp	r0, #6
    5fc0:	d1fb      	bne.n	5fba <tal_generate_rand_seed+0x1e>

	/* Ensure that register bit RX_PDT_DIS is set to 0. */
	trx_bit_write(SR_RX_PDT_DIS, RX_ENABLE);
    5fc2:	2300      	movs	r3, #0
    5fc4:	2207      	movs	r2, #7
    5fc6:	2180      	movs	r1, #128	; 0x80
    5fc8:	300f      	adds	r0, #15
    5fca:	4c19      	ldr	r4, [pc, #100]	; (6030 <tal_generate_rand_seed+0x94>)
    5fcc:	47a0      	blx	r4
    5fce:	2608      	movs	r6, #8
	uint16_t seed = 0;
    5fd0:	2400      	movs	r4, #0
	 * The 16-bit random value is generated from various 2-bit random
	 * values.
	 */
	for (uint8_t i = 0; i < 8; i++) {
		/* Now we can safely read the 2-bit random number. */
		cur_random_val = trx_bit_read(SR_RND_VALUE);
    5fd2:	4d18      	ldr	r5, [pc, #96]	; (6034 <tal_generate_rand_seed+0x98>)
		seed = seed << 2;
		seed |= cur_random_val;
		PAL_WAIT_1_US(); /* wait that the random value gets updated */
    5fd4:	4f18      	ldr	r7, [pc, #96]	; (6038 <tal_generate_rand_seed+0x9c>)
		cur_random_val = trx_bit_read(SR_RND_VALUE);
    5fd6:	2205      	movs	r2, #5
    5fd8:	2160      	movs	r1, #96	; 0x60
    5fda:	2006      	movs	r0, #6
    5fdc:	47a8      	blx	r5
		seed = seed << 2;
    5fde:	00a4      	lsls	r4, r4, #2
    5fe0:	b2a4      	uxth	r4, r4
		seed |= cur_random_val;
    5fe2:	4304      	orrs	r4, r0
    5fe4:	b2a4      	uxth	r4, r4
		PAL_WAIT_1_US(); /* wait that the random value gets updated */
    5fe6:	2001      	movs	r0, #1
    5fe8:	47b8      	blx	r7
    5fea:	3e01      	subs	r6, #1
    5fec:	b2f6      	uxtb	r6, r6
	for (uint8_t i = 0; i < 8; i++) {
    5fee:	2e00      	cmp	r6, #0
    5ff0:	d1f1      	bne.n	5fd6 <tal_generate_rand_seed+0x3a>
	}

	set_trx_state(CMD_FORCE_TRX_OFF);
    5ff2:	2003      	movs	r0, #3
    5ff4:	4b0d      	ldr	r3, [pc, #52]	; (602c <tal_generate_rand_seed+0x90>)
    5ff6:	4798      	blx	r3

	/*
	 * Now we need to clear potential pending TRX IRQs and
	 * enable the TRX IRQs again.
	 */
	trx_reg_read(RG_IRQ_STATUS);
    5ff8:	200f      	movs	r0, #15
    5ffa:	4b09      	ldr	r3, [pc, #36]	; (6020 <tal_generate_rand_seed+0x84>)
    5ffc:	4798      	blx	r3
    5ffe:	2201      	movs	r2, #1
    6000:	4b0e      	ldr	r3, [pc, #56]	; (603c <tal_generate_rand_seed+0xa0>)
    6002:	611a      	str	r2, [r3, #16]
	pal_trx_irq_flag_clr();
	LEAVE_TRX_REGION();
    6004:	2100      	movs	r1, #0
    6006:	2000      	movs	r0, #0
    6008:	4b0d      	ldr	r3, [pc, #52]	; (6040 <tal_generate_rand_seed+0xa4>)
    600a:	4798      	blx	r3

	/* Set the seed for the random number generator. */
	srand(seed);
    600c:	0020      	movs	r0, r4
    600e:	4b0d      	ldr	r3, [pc, #52]	; (6044 <tal_generate_rand_seed+0xa8>)
    6010:	4798      	blx	r3

	/* Restore RPC settings. */
	trx_reg_write(RG_TRX_RPC, previous_RPC_value);
    6012:	9901      	ldr	r1, [sp, #4]
    6014:	2016      	movs	r0, #22
    6016:	4b03      	ldr	r3, [pc, #12]	; (6024 <tal_generate_rand_seed+0x88>)
    6018:	4798      	blx	r3
}
    601a:	b003      	add	sp, #12
    601c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    601e:	46c0      	nop			; (mov r8, r8)
    6020:	00006afd 	.word	0x00006afd
    6024:	00006bf9 	.word	0x00006bf9
    6028:	00003f35 	.word	0x00003f35
    602c:	00005be1 	.word	0x00005be1
    6030:	00006d1d 	.word	0x00006d1d
    6034:	00006d05 	.word	0x00006d05
    6038:	00003e21 	.word	0x00003e21
    603c:	40001800 	.word	0x40001800
    6040:	00003f15 	.word	0x00003f15
    6044:	00007c5d 	.word	0x00007c5d

00006048 <internal_tal_reset>:
{
    6048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    604a:	0005      	movs	r5, r0
		port_base->OUTCLR.reg = pin_mask;
    604c:	2280      	movs	r2, #128	; 0x80
    604e:	0352      	lsls	r2, r2, #13
    6050:	4b1c      	ldr	r3, [pc, #112]	; (60c4 <internal_tal_reset+0x7c>)
    6052:	615a      	str	r2, [r3, #20]
	pal_timer_delay(SLEEP_TO_TRX_OFF_TYP_US);
    6054:	20d2      	movs	r0, #210	; 0xd2
    6056:	4c1c      	ldr	r4, [pc, #112]	; (60c8 <internal_tal_reset+0x80>)
    6058:	47a0      	blx	r4
    605a:	4e1c      	ldr	r6, [pc, #112]	; (60cc <internal_tal_reset+0x84>)
    605c:	2780      	movs	r7, #128	; 0x80
    605e:	023f      	lsls	r7, r7, #8
    6060:	6177      	str	r7, [r6, #20]
	pal_timer_delay(RST_PULSE_WIDTH_US);
    6062:	200a      	movs	r0, #10
    6064:	47a0      	blx	r4
		port_base->OUTSET.reg = pin_mask;
    6066:	61b7      	str	r7, [r6, #24]
		pal_timer_delay(TRX_POLL_WAIT_TIME_US);
    6068:	2064      	movs	r0, #100	; 0x64
    606a:	47a0      	blx	r4
		trx_status = /*(tal_trx_status_t)*/ trx_bit_read(SR_TRX_STATUS);
    606c:	2200      	movs	r2, #0
    606e:	211f      	movs	r1, #31
    6070:	2001      	movs	r0, #1
    6072:	4b17      	ldr	r3, [pc, #92]	; (60d0 <internal_tal_reset+0x88>)
    6074:	4798      	blx	r3
    6076:	240a      	movs	r4, #10
		pal_timer_delay(TRX_POLL_WAIT_TIME_US);
    6078:	4f13      	ldr	r7, [pc, #76]	; (60c8 <internal_tal_reset+0x80>)
		trx_status = /*(tal_trx_status_t)*/ trx_bit_read(SR_TRX_STATUS);
    607a:	4e15      	ldr	r6, [pc, #84]	; (60d0 <internal_tal_reset+0x88>)
	} while (trx_status != TRX_OFF);
    607c:	2808      	cmp	r0, #8
    607e:	d00b      	beq.n	6098 <internal_tal_reset+0x50>
		pal_timer_delay(TRX_POLL_WAIT_TIME_US);
    6080:	2064      	movs	r0, #100	; 0x64
    6082:	47b8      	blx	r7
		trx_status = /*(tal_trx_status_t)*/ trx_bit_read(SR_TRX_STATUS);
    6084:	2200      	movs	r2, #0
    6086:	211f      	movs	r1, #31
    6088:	2001      	movs	r0, #1
    608a:	47b0      	blx	r6
    608c:	3c01      	subs	r4, #1
    608e:	b2e4      	uxtb	r4, r4
		if (poll_counter == SLEEP_TO_TRX_OFF_ATTEMPTS) {
    6090:	2c00      	cmp	r4, #0
    6092:	d1f3      	bne.n	607c <internal_tal_reset+0x34>
		return FAILURE;
    6094:	2085      	movs	r0, #133	; 0x85
}
    6096:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	tal_trx_status = TRX_OFF;
    6098:	2208      	movs	r2, #8
    609a:	4b0e      	ldr	r3, [pc, #56]	; (60d4 <internal_tal_reset+0x8c>)
    609c:	701a      	strb	r2, [r3, #0]
	tal_generate_rand_seed();
    609e:	4b0e      	ldr	r3, [pc, #56]	; (60d8 <internal_tal_reset+0x90>)
    60a0:	4798      	blx	r3
	trx_config();
    60a2:	4b0e      	ldr	r3, [pc, #56]	; (60dc <internal_tal_reset+0x94>)
    60a4:	4798      	blx	r3
	if (set_default_pib) {
    60a6:	2d00      	cmp	r5, #0
    60a8:	d108      	bne.n	60bc <internal_tal_reset+0x74>
	write_all_tal_pib_to_trx(); /* implementation can be found in
    60aa:	4b0d      	ldr	r3, [pc, #52]	; (60e0 <internal_tal_reset+0x98>)
    60ac:	4798      	blx	r3
	tal_state = TAL_IDLE;
    60ae:	2300      	movs	r3, #0
    60b0:	4a0c      	ldr	r2, [pc, #48]	; (60e4 <internal_tal_reset+0x9c>)
    60b2:	7013      	strb	r3, [r2, #0]
	tal_rx_on_required = false;
    60b4:	4a0c      	ldr	r2, [pc, #48]	; (60e8 <internal_tal_reset+0xa0>)
    60b6:	7013      	strb	r3, [r2, #0]
	return MAC_SUCCESS;
    60b8:	2000      	movs	r0, #0
    60ba:	e7ec      	b.n	6096 <internal_tal_reset+0x4e>
		init_tal_pib(); /* implementation can be found in 'tal_pib.c' */
    60bc:	4b0b      	ldr	r3, [pc, #44]	; (60ec <internal_tal_reset+0xa4>)
    60be:	4798      	blx	r3
    60c0:	e7f3      	b.n	60aa <internal_tal_reset+0x62>
    60c2:	46c0      	nop			; (mov r8, r8)
    60c4:	41004400 	.word	0x41004400
    60c8:	00003e21 	.word	0x00003e21
    60cc:	41004480 	.word	0x41004480
    60d0:	00006d05 	.word	0x00006d05
    60d4:	20000ca3 	.word	0x20000ca3
    60d8:	00005f9d 	.word	0x00005f9d
    60dc:	00005f09 	.word	0x00005f09
    60e0:	00006355 	.word	0x00006355
    60e4:	20000cad 	.word	0x20000cad
    60e8:	20000c70 	.word	0x20000c70
    60ec:	000062bd 	.word	0x000062bd

000060f0 <tal_init>:
{
    60f0:	b5f0      	push	{r4, r5, r6, r7, lr}
    60f2:	46c6      	mov	lr, r8
    60f4:	b500      	push	{lr}
	if(pal_init() != MAC_SUCCESS) 
    60f6:	4b46      	ldr	r3, [pc, #280]	; (6210 <tal_init+0x120>)
    60f8:	4798      	blx	r3
		return FAILURE;
    60fa:	2485      	movs	r4, #133	; 0x85
	if(pal_init() != MAC_SUCCESS) 
    60fc:	2800      	cmp	r0, #0
    60fe:	d003      	beq.n	6108 <tal_init+0x18>
} /* tal_init() */
    6100:	0020      	movs	r0, r4
    6102:	bc04      	pop	{r2}
    6104:	4690      	mov	r8, r2
    6106:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6108:	4c42      	ldr	r4, [pc, #264]	; (6214 <tal_init+0x124>)
    610a:	2580      	movs	r5, #128	; 0x80
    610c:	022d      	lsls	r5, r5, #8
    610e:	61a5      	str	r5, [r4, #24]
		port_base->OUTCLR.reg = pin_mask;
    6110:	2280      	movs	r2, #128	; 0x80
    6112:	0352      	lsls	r2, r2, #13
    6114:	4b40      	ldr	r3, [pc, #256]	; (6218 <tal_init+0x128>)
    6116:	615a      	str	r2, [r3, #20]
	pal_timer_delay(P_ON_TO_CLKM_AVAILABLE_TYP_US);
    6118:	304b      	adds	r0, #75	; 0x4b
    611a:	30ff      	adds	r0, #255	; 0xff
    611c:	4e3f      	ldr	r6, [pc, #252]	; (621c <tal_init+0x12c>)
    611e:	47b0      	blx	r6
    6120:	6165      	str	r5, [r4, #20]
	pal_timer_delay(RST_PULSE_WIDTH_US);
    6122:	200a      	movs	r0, #10
    6124:	47b0      	blx	r6
		port_base->OUTSET.reg = pin_mask;
    6126:	61a5      	str	r5, [r4, #24]
    6128:	240a      	movs	r4, #10
		pal_timer_delay(TRX_POLL_WAIT_TIME_US);
    612a:	4e3c      	ldr	r6, [pc, #240]	; (621c <tal_init+0x12c>)
	}while (trx_reg_read(RG_PART_NUM) != PART_NUM_AT86RF233);
    612c:	4d3c      	ldr	r5, [pc, #240]	; (6220 <tal_init+0x130>)
		pal_timer_delay(TRX_POLL_WAIT_TIME_US);
    612e:	2064      	movs	r0, #100	; 0x64
    6130:	47b0      	blx	r6
	}while (trx_reg_read(RG_PART_NUM) != PART_NUM_AT86RF233);
    6132:	201c      	movs	r0, #28
    6134:	47a8      	blx	r5
    6136:	280b      	cmp	r0, #11
    6138:	d005      	beq.n	6146 <tal_init+0x56>
    613a:	3c01      	subs	r4, #1
    613c:	b2e4      	uxtb	r4, r4
		if(poll_counter == P_ON_TO_CLKM_ATTEMPTS) 
    613e:	2c00      	cmp	r4, #0
    6140:	d1f5      	bne.n	612e <tal_init+0x3e>
		return FAILURE;
    6142:	2485      	movs	r4, #133	; 0x85
    6144:	e7dc      	b.n	6100 <tal_init+0x10>
	trx_reg_write(RG_TRX_STATE, CMD_TRX_OFF);
    6146:	2108      	movs	r1, #8
    6148:	3809      	subs	r0, #9
    614a:	4b36      	ldr	r3, [pc, #216]	; (6224 <tal_init+0x134>)
    614c:	4798      	blx	r3
		pal_timer_delay(TRX_POLL_WAIT_TIME_US);
    614e:	2064      	movs	r0, #100	; 0x64
    6150:	4b32      	ldr	r3, [pc, #200]	; (621c <tal_init+0x12c>)
    6152:	4798      	blx	r3
		trx_status = /*(tal_trx_status_t)*/ trx_bit_read(SR_TRX_STATUS);
    6154:	2200      	movs	r2, #0
    6156:	211f      	movs	r1, #31
    6158:	2001      	movs	r0, #1
    615a:	4b33      	ldr	r3, [pc, #204]	; (6228 <tal_init+0x138>)
    615c:	4798      	blx	r3
    615e:	240a      	movs	r4, #10
		pal_timer_delay(TRX_POLL_WAIT_TIME_US);
    6160:	4e2e      	ldr	r6, [pc, #184]	; (621c <tal_init+0x12c>)
		trx_status = /*(tal_trx_status_t)*/ trx_bit_read(SR_TRX_STATUS);
    6162:	4d31      	ldr	r5, [pc, #196]	; (6228 <tal_init+0x138>)
	}while(trx_status != TRX_OFF);
    6164:	2808      	cmp	r0, #8
    6166:	d00a      	beq.n	617e <tal_init+0x8e>
		pal_timer_delay(TRX_POLL_WAIT_TIME_US);
    6168:	2064      	movs	r0, #100	; 0x64
    616a:	47b0      	blx	r6
		trx_status = /*(tal_trx_status_t)*/ trx_bit_read(SR_TRX_STATUS);
    616c:	2200      	movs	r2, #0
    616e:	211f      	movs	r1, #31
    6170:	2001      	movs	r0, #1
    6172:	47a8      	blx	r5
    6174:	3c01      	subs	r4, #1
    6176:	b2e4      	uxtb	r4, r4
		if(poll_counter == P_ON_TO_TRX_OFF_ATTEMPTS) 
    6178:	2c00      	cmp	r4, #0
    617a:	d1f3      	bne.n	6164 <tal_init+0x74>
    617c:	e7e1      	b.n	6142 <tal_init+0x52>
	tal_trx_status = TRX_OFF;
    617e:	2208      	movs	r2, #8
    6180:	4b2a      	ldr	r3, [pc, #168]	; (622c <tal_init+0x13c>)
    6182:	701a      	strb	r2, [r3, #0]
	if(internal_tal_reset(true) != MAC_SUCCESS) 
    6184:	3807      	subs	r0, #7
    6186:	4b2a      	ldr	r3, [pc, #168]	; (6230 <tal_init+0x140>)
    6188:	4798      	blx	r3
    618a:	1e04      	subs	r4, r0, #0
    618c:	d001      	beq.n	6192 <tal_init+0xa2>
		return FAILURE;
    618e:	2485      	movs	r4, #133	; 0x85
    6190:	e7b6      	b.n	6100 <tal_init+0x10>
	while((tal_pib.IeeeAddress == 0x0000000000000000) ||
    6192:	4f28      	ldr	r7, [pc, #160]	; (6234 <tal_init+0x144>)
			*ptr_pib++ = rand();
    6194:	4e28      	ldr	r6, [pc, #160]	; (6238 <tal_init+0x148>)
    6196:	e008      	b.n	61aa <tal_init+0xba>
    6198:	4d26      	ldr	r5, [pc, #152]	; (6234 <tal_init+0x144>)
    619a:	2308      	movs	r3, #8
    619c:	4698      	mov	r8, r3
    619e:	44a8      	add	r8, r5
    61a0:	47b0      	blx	r6
    61a2:	7028      	strb	r0, [r5, #0]
    61a4:	3501      	adds	r5, #1
		for(uint8_t i = 0; i < 8; i++) 
    61a6:	4545      	cmp	r5, r8
    61a8:	d1fa      	bne.n	61a0 <tal_init+0xb0>
	while((tal_pib.IeeeAddress == 0x0000000000000000) ||
    61aa:	7838      	ldrb	r0, [r7, #0]
    61ac:	7879      	ldrb	r1, [r7, #1]
    61ae:	0209      	lsls	r1, r1, #8
    61b0:	4308      	orrs	r0, r1
    61b2:	78b9      	ldrb	r1, [r7, #2]
    61b4:	0409      	lsls	r1, r1, #16
    61b6:	4301      	orrs	r1, r0
    61b8:	78f8      	ldrb	r0, [r7, #3]
    61ba:	0600      	lsls	r0, r0, #24
    61bc:	4308      	orrs	r0, r1
    61be:	0002      	movs	r2, r0
    61c0:	7938      	ldrb	r0, [r7, #4]
    61c2:	7979      	ldrb	r1, [r7, #5]
    61c4:	0209      	lsls	r1, r1, #8
    61c6:	4308      	orrs	r0, r1
    61c8:	79b9      	ldrb	r1, [r7, #6]
    61ca:	0409      	lsls	r1, r1, #16
    61cc:	4301      	orrs	r1, r0
    61ce:	79f8      	ldrb	r0, [r7, #7]
    61d0:	0600      	lsls	r0, r0, #24
    61d2:	4308      	orrs	r0, r1
    61d4:	0003      	movs	r3, r0
    61d6:	2001      	movs	r0, #1
    61d8:	4240      	negs	r0, r0
    61da:	17c1      	asrs	r1, r0, #31
    61dc:	1812      	adds	r2, r2, r0
    61de:	414b      	adcs	r3, r1
    61e0:	1c59      	adds	r1, r3, #1
    61e2:	d101      	bne.n	61e8 <tal_init+0xf8>
    61e4:	1cd3      	adds	r3, r2, #3
    61e6:	d8d7      	bhi.n	6198 <tal_init+0xa8>
	trx_irq_init((FUNC_PTR)trx_irq_handler_cb);
    61e8:	4814      	ldr	r0, [pc, #80]	; (623c <tal_init+0x14c>)
    61ea:	4b15      	ldr	r3, [pc, #84]	; (6240 <tal_init+0x150>)
    61ec:	4798      	blx	r3
	pal_trx_irq_en(); /* Enable transceiver main interrupt. */
    61ee:	2100      	movs	r1, #0
    61f0:	2000      	movs	r0, #0
    61f2:	4b14      	ldr	r3, [pc, #80]	; (6244 <tal_init+0x154>)
    61f4:	4798      	blx	r3
	bmm_buffer_init();
    61f6:	4b14      	ldr	r3, [pc, #80]	; (6248 <tal_init+0x158>)
    61f8:	4798      	blx	r3
	tal_rx_buffer = bmm_buffer_alloc(LARGE_BUFFER_SIZE);
    61fa:	2090      	movs	r0, #144	; 0x90
    61fc:	4b13      	ldr	r3, [pc, #76]	; (624c <tal_init+0x15c>)
    61fe:	4798      	blx	r3
    6200:	4b13      	ldr	r3, [pc, #76]	; (6250 <tal_init+0x160>)
    6202:	6018      	str	r0, [r3, #0]
	qmm_queue_init(&tal_incoming_frame_queue);
    6204:	4813      	ldr	r0, [pc, #76]	; (6254 <tal_init+0x164>)
    6206:	4b14      	ldr	r3, [pc, #80]	; (6258 <tal_init+0x168>)
    6208:	4798      	blx	r3
	tfa_init();
    620a:	4b14      	ldr	r3, [pc, #80]	; (625c <tal_init+0x16c>)
    620c:	4798      	blx	r3
	return MAC_SUCCESS;
    620e:	e777      	b.n	6100 <tal_init+0x10>
    6210:	00005825 	.word	0x00005825
    6214:	41004480 	.word	0x41004480
    6218:	41004400 	.word	0x41004400
    621c:	00003e21 	.word	0x00003e21
    6220:	00006afd 	.word	0x00006afd
    6224:	00006bf9 	.word	0x00006bf9
    6228:	00006d05 	.word	0x00006d05
    622c:	20000ca3 	.word	0x20000ca3
    6230:	00006049 	.word	0x00006049
    6234:	20000c84 	.word	0x20000c84
    6238:	00007cb9 	.word	0x00007cb9
    623c:	00006261 	.word	0x00006261
    6240:	00006cf9 	.word	0x00006cf9
    6244:	00003f15 	.word	0x00003f15
    6248:	00005865 	.word	0x00005865
    624c:	000058b1 	.word	0x000058b1
    6250:	2000047c 	.word	0x2000047c
    6254:	20000c74 	.word	0x20000c74
    6258:	00005a71 	.word	0x00005a71
    625c:	000068d9 	.word	0x000068d9

00006260 <trx_irq_handler_cb>:
 * \brief Transceiver interrupt handler
 *
 * This function handles the transceiver generated interrupts.
 */
void trx_irq_handler_cb(void)
{
    6260:	b510      	push	{r4, lr}
	trx_irq_reason_t trx_irq_cause;

	trx_irq_cause = /* (trx_irq_reason_t)*/ trx_reg_read(RG_IRQ_STATUS);
    6262:	200f      	movs	r0, #15
    6264:	4b0a      	ldr	r3, [pc, #40]	; (6290 <trx_irq_handler_cb+0x30>)
    6266:	4798      	blx	r3
		pal_trx_read_timestamp(&tal_timestamp);
	}
#endif  /* #if (DISABLE_TSTAMP_IRQ == 1) */
#endif  /* #if (defined BEACON_SUPPORT) || (defined ENABLE_TSTAMP) */

	if (trx_irq_cause & TRX_IRQ_3_TRX_END) {
    6268:	0703      	lsls	r3, r0, #28
    626a:	d505      	bpl.n	6278 <trx_irq_handler_cb+0x18>
		 * transmission or reception.
		 */
#if ((MAC_START_REQUEST_CONFIRM == 1) && (defined BEACON_SUPPORT))
		if ((tal_state == TAL_TX_AUTO) || tal_beacon_transmission)
#else
		if (tal_state == TAL_TX_AUTO)
    626c:	4b09      	ldr	r3, [pc, #36]	; (6294 <trx_irq_handler_cb+0x34>)
    626e:	781b      	ldrb	r3, [r3, #0]
    6270:	2b01      	cmp	r3, #1
    6272:	d002      	beq.n	627a <trx_irq_handler_cb+0x1a>
			} else {
				handle_tx_end_irq(false); /* see tal_tx.c */
			}
		} else { /* Other tal_state than TAL_TX_... */
			 /* Handle rx interrupt. */
			handle_received_frame_irq(); /* see tal_rx.c */
    6274:	4b08      	ldr	r3, [pc, #32]	; (6298 <trx_irq_handler_cb+0x38>)
    6276:	4798      	blx	r3
#if (RTB_TYPE == RTB_PMU_233R)
		rtb_update_fec();
#endif  /* (RTB_TYPE == RTB_PMU_233R) */
#endif
	}
} /* trx_irq_handler_cb() */
    6278:	bd10      	pop	{r4, pc}
			if (trx_irq_cause & TRX_IRQ_6_TRX_UR) {
    627a:	0643      	lsls	r3, r0, #25
    627c:	d503      	bpl.n	6286 <trx_irq_handler_cb+0x26>
				handle_tx_end_irq(true); /* see tal_tx.c */
    627e:	2001      	movs	r0, #1
    6280:	4b06      	ldr	r3, [pc, #24]	; (629c <trx_irq_handler_cb+0x3c>)
    6282:	4798      	blx	r3
    6284:	e7f8      	b.n	6278 <trx_irq_handler_cb+0x18>
				handle_tx_end_irq(false); /* see tal_tx.c */
    6286:	2000      	movs	r0, #0
    6288:	4b04      	ldr	r3, [pc, #16]	; (629c <trx_irq_handler_cb+0x3c>)
    628a:	4798      	blx	r3
    628c:	e7f4      	b.n	6278 <trx_irq_handler_cb+0x18>
    628e:	46c0      	nop			; (mov r8, r8)
    6290:	00006afd 	.word	0x00006afd
    6294:	20000cad 	.word	0x20000cad
    6298:	00006615 	.word	0x00006615
    629c:	000067d5 	.word	0x000067d5

000062a0 <trx_irq_awake_handler_cb>:
 * \brief Transceiver interrupt handler for awake end IRQ
 *
 * This function handles the transceiver awake end interrupt.
 */
void trx_irq_awake_handler_cb(void)
{
    62a0:	b510      	push	{r4, lr}
	trx_irq_reason_t trx_irq_cause = /*(trx_irq_reason_t)*/ trx_reg_read(
    62a2:	200f      	movs	r0, #15
    62a4:	4b03      	ldr	r3, [pc, #12]	; (62b4 <trx_irq_awake_handler_cb+0x14>)
    62a6:	4798      	blx	r3
			RG_IRQ_STATUS);

	if (trx_irq_cause & TRX_IRQ_4_CCA_ED_DONE) {
    62a8:	06c3      	lsls	r3, r0, #27
    62aa:	d502      	bpl.n	62b2 <trx_irq_awake_handler_cb+0x12>
		/* Set the wake-up flag. */
		tal_awake_end_flag = true;
    62ac:	2201      	movs	r2, #1
    62ae:	4b02      	ldr	r3, [pc, #8]	; (62b8 <trx_irq_awake_handler_cb+0x18>)
    62b0:	701a      	strb	r2, [r3, #0]
#if (_DEBUG_ > 0)
	if (trx_irq_cause & (~(TRX_IRQ_0_PLL_LOCK | TRX_IRQ_4_CCA_ED_DONE))) {
		Assert("Unexpected interrupt" == 0);
	}
#endif
}
    62b2:	bd10      	pop	{r4, pc}
    62b4:	00006afd 	.word	0x00006afd
    62b8:	20000cac 	.word	0x20000cac

000062bc <init_tal_pib>:
 *
 * This function initializes the TAL information base attributes
 * to their default values.
 */
void init_tal_pib(void)
{
    62bc:	b510      	push	{r4, lr}
	tal_pib.MaxCSMABackoffs = TAL_MAX_CSMA_BACKOFFS_DEFAULT;
    62be:	4b13      	ldr	r3, [pc, #76]	; (630c <init_tal_pib+0x50>)
    62c0:	2204      	movs	r2, #4
    62c2:	751a      	strb	r2, [r3, #20]
	tal_pib.MinBE = TAL_MINBE_DEFAULT;
    62c4:	2003      	movs	r0, #3
    62c6:	7558      	strb	r0, [r3, #21]
	tal_pib.PANId = TAL_PANID_BC_DEFAULT;
    62c8:	3a05      	subs	r2, #5
    62ca:	739a      	strb	r2, [r3, #14]
    62cc:	73da      	strb	r2, [r3, #15]
	tal_pib.ShortAddress = TAL_SHORT_ADDRESS_DEFAULT;
    62ce:	731a      	strb	r2, [r3, #12]
    62d0:	735a      	strb	r2, [r3, #13]
	tal_pib.CurrentChannel = TAL_CURRENT_CHANNEL_DEFAULT;
    62d2:	210b      	movs	r1, #11
    62d4:	74d9      	strb	r1, [r3, #19]
	tal_pib.SupportedChannels = TRX_SUPPORTED_CHANNELS;
    62d6:	2100      	movs	r1, #0
    62d8:	2400      	movs	r4, #0
    62da:	721c      	strb	r4, [r3, #8]
    62dc:	3c08      	subs	r4, #8
    62de:	725c      	strb	r4, [r3, #9]
    62e0:	729a      	strb	r2, [r3, #10]
    62e2:	3208      	adds	r2, #8
    62e4:	72da      	strb	r2, [r3, #11]
	tal_pib.CurrentPage = TAL_CURRENT_PAGE_DEFAULT;
    62e6:	7619      	strb	r1, [r3, #24]
	tal_pib.MaxFrameDuration = TAL_MAX_FRAME_DURATION_DEFAULT;
    62e8:	3203      	adds	r2, #3
    62ea:	741a      	strb	r2, [r3, #16]
    62ec:	3a09      	subs	r2, #9
    62ee:	745a      	strb	r2, [r3, #17]
	tal_pib.SHRDuration = TAL_SHR_DURATION_DEFAULT;
    62f0:	3209      	adds	r2, #9
    62f2:	765a      	strb	r2, [r3, #25]
	tal_pib.SymbolsPerOctet = TAL_SYMBOLS_PER_OCTET_DEFAULT;
    62f4:	3a08      	subs	r2, #8
    62f6:	769a      	strb	r2, [r3, #26]
	tal_pib.MaxBE = TAL_MAXBE_DEFAULT;
    62f8:	3203      	adds	r2, #3
    62fa:	76da      	strb	r2, [r3, #27]
	tal_pib.MaxFrameRetries = TAL_MAXFRAMERETRIES_DEFAULT;
    62fc:	7718      	strb	r0, [r3, #28]
	tal_pib.TransmitPower = limit_tx_pwr(TAL_TRANSMIT_POWER_DEFAULT);
    62fe:	327f      	adds	r2, #127	; 0x7f
    6300:	75da      	strb	r2, [r3, #23]
	tal_pib.CCAMode = TAL_CCA_MODE_DEFAULT;
    6302:	3a83      	subs	r2, #131	; 0x83
    6304:	749a      	strb	r2, [r3, #18]
	tal_pib.PrivatePanCoordinator = TAL_PAN_COORDINATOR_DEFAULT;
    6306:	7599      	strb	r1, [r3, #22]
#endif  /* BEACON_SUPPORT */

#ifdef PROMISCUOUS_MODE
	tal_pib.PromiscuousMode = TAL_PIB_PROMISCUOUS_MODE_DEFAULT;
#endif
}
    6308:	bd10      	pop	{r4, pc}
    630a:	46c0      	nop			; (mov r8, r8)
    630c:	20000c84 	.word	0x20000c84

00006310 <convert_phyTransmitPower_to_reg_value>:
{
	int8_t dbm_value;
	uint8_t i;
	int8_t trx_tx_level;

	dbm_value = CONV_phyTransmitPower_TO_DBM(phyTransmitPower_value);
    6310:	0683      	lsls	r3, r0, #26
    6312:	d410      	bmi.n	6336 <convert_phyTransmitPower_to_reg_value+0x26>
    6314:	213f      	movs	r1, #63	; 0x3f
    6316:	4001      	ands	r1, r0

	/* Compare to the register value to identify the value that matches. */
	for (i = 0; i < sizeof(tx_pwr_table); i++) {
		trx_tx_level = (int8_t)PGM_READ_BYTE(&tx_pwr_table[i]);
		if (trx_tx_level <= dbm_value) {
    6318:	2903      	cmp	r1, #3
    631a:	dc12      	bgt.n	6342 <convert_phyTransmitPower_to_reg_value+0x32>
    631c:	4b0c      	ldr	r3, [pc, #48]	; (6350 <convert_phyTransmitPower_to_reg_value+0x40>)
	for (i = 0; i < sizeof(tx_pwr_table); i++) {
    631e:	2001      	movs	r0, #1
		trx_tx_level = (int8_t)PGM_READ_BYTE(&tx_pwr_table[i]);
    6320:	2201      	movs	r2, #1
    6322:	569a      	ldrsb	r2, [r3, r2]
		if (trx_tx_level <= dbm_value) {
    6324:	4291      	cmp	r1, r2
    6326:	da0e      	bge.n	6346 <convert_phyTransmitPower_to_reg_value+0x36>
	for (i = 0; i < sizeof(tx_pwr_table); i++) {
    6328:	3001      	adds	r0, #1
    632a:	b2c0      	uxtb	r0, r0
    632c:	3301      	adds	r3, #1
    632e:	2810      	cmp	r0, #16
    6330:	d1f6      	bne.n	6320 <convert_phyTransmitPower_to_reg_value+0x10>
			return i;
		}
	}

	/* This code should never be reached. */
	return 0;
    6332:	2000      	movs	r0, #0
}
    6334:	4770      	bx	lr
	dbm_value = CONV_phyTransmitPower_TO_DBM(phyTransmitPower_value);
    6336:	4240      	negs	r0, r0
    6338:	211f      	movs	r1, #31
    633a:	4001      	ands	r1, r0
    633c:	4249      	negs	r1, r1
    633e:	b249      	sxtb	r1, r1
    6340:	e7ea      	b.n	6318 <convert_phyTransmitPower_to_reg_value+0x8>
		trx_tx_level = (int8_t)PGM_READ_BYTE(&tx_pwr_table[i]);
    6342:	2204      	movs	r2, #4
	for (i = 0; i < sizeof(tx_pwr_table); i++) {
    6344:	2000      	movs	r0, #0
			if (trx_tx_level < dbm_value) {
    6346:	4291      	cmp	r1, r2
    6348:	ddf4      	ble.n	6334 <convert_phyTransmitPower_to_reg_value+0x24>
				return (i - 1);
    634a:	3801      	subs	r0, #1
    634c:	b2c0      	uxtb	r0, r0
    634e:	e7f1      	b.n	6334 <convert_phyTransmitPower_to_reg_value+0x24>
    6350:	00009c54 	.word	0x00009c54

00006354 <write_all_tal_pib_to_trx>:
{
    6354:	b570      	push	{r4, r5, r6, lr}
		trx_reg_write((RG_PAN_ID_0 + i), *ptr_to_reg);
    6356:	4d1e      	ldr	r5, [pc, #120]	; (63d0 <write_all_tal_pib_to_trx+0x7c>)
    6358:	7ba9      	ldrb	r1, [r5, #14]
    635a:	2022      	movs	r0, #34	; 0x22
    635c:	4c1d      	ldr	r4, [pc, #116]	; (63d4 <write_all_tal_pib_to_trx+0x80>)
    635e:	47a0      	blx	r4
    6360:	7be9      	ldrb	r1, [r5, #15]
    6362:	2023      	movs	r0, #35	; 0x23
    6364:	47a0      	blx	r4
    6366:	2424      	movs	r4, #36	; 0x24
		trx_reg_write((RG_IEEE_ADDR_0 + i), *ptr_to_reg);
    6368:	4e1a      	ldr	r6, [pc, #104]	; (63d4 <write_all_tal_pib_to_trx+0x80>)
    636a:	7829      	ldrb	r1, [r5, #0]
    636c:	0020      	movs	r0, r4
    636e:	47b0      	blx	r6
		ptr_to_reg++;
    6370:	3501      	adds	r5, #1
    6372:	3401      	adds	r4, #1
    6374:	b2e4      	uxtb	r4, r4
	for (uint8_t i = 0; i < 8; i++) {
    6376:	2c2c      	cmp	r4, #44	; 0x2c
    6378:	d1f7      	bne.n	636a <write_all_tal_pib_to_trx+0x16>
		trx_reg_write((RG_SHORT_ADDR_0 + i), *ptr_to_reg);
    637a:	4c15      	ldr	r4, [pc, #84]	; (63d0 <write_all_tal_pib_to_trx+0x7c>)
    637c:	7b21      	ldrb	r1, [r4, #12]
    637e:	2020      	movs	r0, #32
    6380:	4d14      	ldr	r5, [pc, #80]	; (63d4 <write_all_tal_pib_to_trx+0x80>)
    6382:	47a8      	blx	r5
    6384:	7b61      	ldrb	r1, [r4, #13]
    6386:	2021      	movs	r0, #33	; 0x21
    6388:	47a8      	blx	r5
	trx_bit_write(SR_CCA_MODE, tal_pib.CCAMode);
    638a:	7ca3      	ldrb	r3, [r4, #18]
    638c:	2205      	movs	r2, #5
    638e:	2160      	movs	r1, #96	; 0x60
    6390:	2008      	movs	r0, #8
    6392:	4d11      	ldr	r5, [pc, #68]	; (63d8 <write_all_tal_pib_to_trx+0x84>)
    6394:	47a8      	blx	r5
	trx_bit_write(SR_MIN_BE, tal_pib.MinBE);
    6396:	7d63      	ldrb	r3, [r4, #21]
    6398:	2200      	movs	r2, #0
    639a:	210f      	movs	r1, #15
    639c:	202f      	movs	r0, #47	; 0x2f
    639e:	47a8      	blx	r5
	trx_bit_write(SR_AACK_I_AM_COORD, tal_pib.PrivatePanCoordinator);
    63a0:	7da3      	ldrb	r3, [r4, #22]
    63a2:	2203      	movs	r2, #3
    63a4:	2108      	movs	r1, #8
    63a6:	202e      	movs	r0, #46	; 0x2e
    63a8:	47a8      	blx	r5
	trx_bit_write(SR_MAX_BE, tal_pib.MaxBE);
    63aa:	7ee3      	ldrb	r3, [r4, #27]
    63ac:	2204      	movs	r2, #4
    63ae:	21f0      	movs	r1, #240	; 0xf0
    63b0:	202f      	movs	r0, #47	; 0x2f
    63b2:	47a8      	blx	r5
	trx_bit_write(SR_CHANNEL, tal_pib.CurrentChannel);
    63b4:	7ce3      	ldrb	r3, [r4, #19]
    63b6:	2200      	movs	r2, #0
    63b8:	211f      	movs	r1, #31
    63ba:	2008      	movs	r0, #8
    63bc:	47a8      	blx	r5
		reg_value = convert_phyTransmitPower_to_reg_value(
    63be:	7de0      	ldrb	r0, [r4, #23]
    63c0:	4b06      	ldr	r3, [pc, #24]	; (63dc <write_all_tal_pib_to_trx+0x88>)
    63c2:	4798      	blx	r3
    63c4:	0003      	movs	r3, r0
		trx_bit_write(SR_TX_PWR, reg_value);
    63c6:	2200      	movs	r2, #0
    63c8:	210f      	movs	r1, #15
    63ca:	2005      	movs	r0, #5
    63cc:	47a8      	blx	r5
}
    63ce:	bd70      	pop	{r4, r5, r6, pc}
    63d0:	20000c84 	.word	0x20000c84
    63d4:	00006bf9 	.word	0x00006bf9
    63d8:	00006d1d 	.word	0x00006d1d
    63dc:	00006311 	.word	0x00006311

000063e0 <tal_pib_set>:
{
    63e0:	b570      	push	{r4, r5, r6, lr}
    63e2:	000c      	movs	r4, r1
	switch(attribute) 
    63e4:	284e      	cmp	r0, #78	; 0x4e
    63e6:	d007      	beq.n	63f8 <tal_pib_set+0x18>
    63e8:	2859      	cmp	r0, #89	; 0x59
    63ea:	d10a      	bne.n	6402 <tal_pib_set+0x22>
		tal_pib.MaxFrameRetries = value->pib_value_8bit;
    63ec:	780a      	ldrb	r2, [r1, #0]
    63ee:	4b81      	ldr	r3, [pc, #516]	; (65f4 <tal_pib_set+0x214>)
    63f0:	771a      	strb	r2, [r3, #28]
	return MAC_SUCCESS;
    63f2:	2200      	movs	r2, #0
} /* tal_pib_set() */
    63f4:	0010      	movs	r0, r2
    63f6:	bd70      	pop	{r4, r5, r6, pc}
		tal_pib.MaxCSMABackoffs = value->pib_value_8bit;
    63f8:	780a      	ldrb	r2, [r1, #0]
    63fa:	4b7e      	ldr	r3, [pc, #504]	; (65f4 <tal_pib_set+0x214>)
    63fc:	751a      	strb	r2, [r3, #20]
	return MAC_SUCCESS;
    63fe:	2200      	movs	r2, #0
		break;
    6400:	e7f8      	b.n	63f4 <tal_pib_set+0x14>
		if(tal_trx_status == TRX_SLEEP) 
    6402:	4b7d      	ldr	r3, [pc, #500]	; (65f8 <tal_pib_set+0x218>)
    6404:	7819      	ldrb	r1, [r3, #0]
			return TAL_TRX_ASLEEP;
    6406:	2281      	movs	r2, #129	; 0x81
		if(tal_trx_status == TRX_SLEEP) 
    6408:	290f      	cmp	r1, #15
    640a:	d0f3      	beq.n	63f4 <tal_pib_set+0x14>
		switch(attribute) 
    640c:	280b      	cmp	r0, #11
    640e:	d100      	bne.n	6412 <tal_pib_set+0x32>
    6410:	e0da      	b.n	65c8 <tal_pib_set+0x1e8>
    6412:	d915      	bls.n	6440 <tal_pib_set+0x60>
    6414:	2853      	cmp	r0, #83	; 0x53
    6416:	d100      	bne.n	641a <tal_pib_set+0x3a>
    6418:	e090      	b.n	653c <tal_pib_set+0x15c>
    641a:	d84a      	bhi.n	64b2 <tal_pib_set+0xd2>
    641c:	284f      	cmp	r0, #79	; 0x4f
    641e:	d07c      	beq.n	651a <tal_pib_set+0x13a>
    6420:	2850      	cmp	r0, #80	; 0x50
    6422:	d000      	beq.n	6426 <tal_pib_set+0x46>
    6424:	e0da      	b.n	65dc <tal_pib_set+0x1fc>
			tal_pib.PANId = value->pib_value_16bit;
    6426:	7821      	ldrb	r1, [r4, #0]
    6428:	7863      	ldrb	r3, [r4, #1]
    642a:	4c72      	ldr	r4, [pc, #456]	; (65f4 <tal_pib_set+0x214>)
    642c:	73a1      	strb	r1, [r4, #14]
    642e:	73e3      	strb	r3, [r4, #15]
					trx_reg_write((RG_PAN_ID_0 + i),*ptr_pan);
    6430:	2022      	movs	r0, #34	; 0x22
    6432:	4d72      	ldr	r5, [pc, #456]	; (65fc <tal_pib_set+0x21c>)
    6434:	47a8      	blx	r5
    6436:	7be1      	ldrb	r1, [r4, #15]
    6438:	2023      	movs	r0, #35	; 0x23
    643a:	47a8      	blx	r5
	return MAC_SUCCESS;
    643c:	2200      	movs	r2, #0
    643e:	e7d9      	b.n	63f4 <tal_pib_set+0x14>
		switch(attribute) 
    6440:	2802      	cmp	r0, #2
    6442:	d100      	bne.n	6446 <tal_pib_set+0x66>
    6444:	e096      	b.n	6574 <tal_pib_set+0x194>
    6446:	d911      	bls.n	646c <tal_pib_set+0x8c>
    6448:	2803      	cmp	r0, #3
    644a:	d100      	bne.n	644e <tal_pib_set+0x6e>
    644c:	e0b2      	b.n	65b4 <tal_pib_set+0x1d4>
    644e:	2804      	cmp	r0, #4
    6450:	d000      	beq.n	6454 <tal_pib_set+0x74>
    6452:	e0c3      	b.n	65dc <tal_pib_set+0x1fc>
			if(tal_state != TAL_IDLE) 
    6454:	4b6a      	ldr	r3, [pc, #424]	; (6600 <tal_pib_set+0x220>)
    6456:	781b      	ldrb	r3, [r3, #0]
				return TAL_BUSY;
    6458:	2286      	movs	r2, #134	; 0x86
			if(tal_state != TAL_IDLE) 
    645a:	2b00      	cmp	r3, #0
    645c:	d1ca      	bne.n	63f4 <tal_pib_set+0x14>
				if(page != 0) 
    645e:	7823      	ldrb	r3, [r4, #0]
					return MAC_INVALID_PARAMETER;
    6460:	3262      	adds	r2, #98	; 0x62
	return MAC_SUCCESS;
    6462:	1e59      	subs	r1, r3, #1
    6464:	418b      	sbcs	r3, r1
    6466:	425b      	negs	r3, r3
    6468:	401a      	ands	r2, r3
    646a:	e7c3      	b.n	63f4 <tal_pib_set+0x14>
		switch(attribute) 
    646c:	2800      	cmp	r0, #0
    646e:	d000      	beq.n	6472 <tal_pib_set+0x92>
    6470:	e0b4      	b.n	65dc <tal_pib_set+0x1fc>
			if(tal_state != TAL_IDLE)
    6472:	4b63      	ldr	r3, [pc, #396]	; (6600 <tal_pib_set+0x220>)
    6474:	781b      	ldrb	r3, [r3, #0]
				return TAL_BUSY;
    6476:	2286      	movs	r2, #134	; 0x86
			if(tal_state != TAL_IDLE)
    6478:	2b00      	cmp	r3, #0
    647a:	d1bb      	bne.n	63f4 <tal_pib_set+0x14>
			if((uint32_t)TRX_SUPPORTED_CHANNELS & ((uint32_t)0x01 << value->pib_value_8bit)) 
    647c:	7823      	ldrb	r3, [r4, #0]
    647e:	4861      	ldr	r0, [pc, #388]	; (6604 <tal_pib_set+0x224>)
    6480:	40d8      	lsrs	r0, r3
				return MAC_INVALID_PARAMETER;
    6482:	3262      	adds	r2, #98	; 0x62
			if((uint32_t)TRX_SUPPORTED_CHANNELS & ((uint32_t)0x01 << value->pib_value_8bit)) 
    6484:	07c0      	lsls	r0, r0, #31
    6486:	d5b5      	bpl.n	63f4 <tal_pib_set+0x14>
				if(tal_trx_status != TRX_OFF) 
    6488:	2908      	cmp	r1, #8
    648a:	d100      	bne.n	648e <tal_pib_set+0xae>
    648c:	e0a8      	b.n	65e0 <tal_pib_set+0x200>
					}while (set_trx_state(CMD_TRX_OFF)!=TRX_OFF);
    648e:	4d5e      	ldr	r5, [pc, #376]	; (6608 <tal_pib_set+0x228>)
    6490:	2008      	movs	r0, #8
    6492:	47a8      	blx	r5
    6494:	2808      	cmp	r0, #8
    6496:	d1fb      	bne.n	6490 <tal_pib_set+0xb0>
				tal_pib.CurrentChannel = value->pib_value_8bit;
    6498:	7823      	ldrb	r3, [r4, #0]
    649a:	4a56      	ldr	r2, [pc, #344]	; (65f4 <tal_pib_set+0x214>)
    649c:	74d3      	strb	r3, [r2, #19]
				trx_bit_write(SR_CHANNEL,tal_pib.CurrentChannel);
    649e:	2200      	movs	r2, #0
    64a0:	211f      	movs	r1, #31
    64a2:	2008      	movs	r0, #8
    64a4:	4c59      	ldr	r4, [pc, #356]	; (660c <tal_pib_set+0x22c>)
    64a6:	47a0      	blx	r4
					set_trx_state(CMD_RX_AACK_ON);
    64a8:	2016      	movs	r0, #22
    64aa:	4b57      	ldr	r3, [pc, #348]	; (6608 <tal_pib_set+0x228>)
    64ac:	4798      	blx	r3
	return MAC_SUCCESS;
    64ae:	2200      	movs	r2, #0
    64b0:	e7a0      	b.n	63f4 <tal_pib_set+0x14>
		switch(attribute) 
    64b2:	2857      	cmp	r0, #87	; 0x57
    64b4:	d04f      	beq.n	6556 <tal_pib_set+0x176>
    64b6:	28f0      	cmp	r0, #240	; 0xf0
    64b8:	d000      	beq.n	64bc <tal_pib_set+0xdc>
    64ba:	e08f      	b.n	65dc <tal_pib_set+0x1fc>
			tal_pib.IeeeAddress = value->pib_value_64bit;
    64bc:	7822      	ldrb	r2, [r4, #0]
    64be:	7863      	ldrb	r3, [r4, #1]
    64c0:	021b      	lsls	r3, r3, #8
    64c2:	4313      	orrs	r3, r2
    64c4:	78a2      	ldrb	r2, [r4, #2]
    64c6:	0412      	lsls	r2, r2, #16
    64c8:	4313      	orrs	r3, r2
    64ca:	78e2      	ldrb	r2, [r4, #3]
    64cc:	0612      	lsls	r2, r2, #24
    64ce:	431a      	orrs	r2, r3
    64d0:	7923      	ldrb	r3, [r4, #4]
    64d2:	7961      	ldrb	r1, [r4, #5]
    64d4:	0209      	lsls	r1, r1, #8
    64d6:	4319      	orrs	r1, r3
    64d8:	79a3      	ldrb	r3, [r4, #6]
    64da:	041b      	lsls	r3, r3, #16
    64dc:	4319      	orrs	r1, r3
    64de:	79e3      	ldrb	r3, [r4, #7]
    64e0:	061b      	lsls	r3, r3, #24
    64e2:	430b      	orrs	r3, r1
    64e4:	4d43      	ldr	r5, [pc, #268]	; (65f4 <tal_pib_set+0x214>)
    64e6:	702a      	strb	r2, [r5, #0]
    64e8:	0a11      	lsrs	r1, r2, #8
    64ea:	7069      	strb	r1, [r5, #1]
    64ec:	0c11      	lsrs	r1, r2, #16
    64ee:	70a9      	strb	r1, [r5, #2]
    64f0:	0e12      	lsrs	r2, r2, #24
    64f2:	70ea      	strb	r2, [r5, #3]
    64f4:	712b      	strb	r3, [r5, #4]
    64f6:	0a1a      	lsrs	r2, r3, #8
    64f8:	716a      	strb	r2, [r5, #5]
    64fa:	0c1a      	lsrs	r2, r3, #16
    64fc:	71aa      	strb	r2, [r5, #6]
    64fe:	0e1b      	lsrs	r3, r3, #24
    6500:	71eb      	strb	r3, [r5, #7]
    6502:	2424      	movs	r4, #36	; 0x24
					trx_reg_write((RG_IEEE_ADDR_0 + i),*ptr);
    6504:	4e3d      	ldr	r6, [pc, #244]	; (65fc <tal_pib_set+0x21c>)
    6506:	7829      	ldrb	r1, [r5, #0]
    6508:	0020      	movs	r0, r4
    650a:	47b0      	blx	r6
					ptr++;
    650c:	3501      	adds	r5, #1
    650e:	3401      	adds	r4, #1
    6510:	b2e4      	uxtb	r4, r4
				for(uint8_t i = 0; i < 8; i++) 
    6512:	2c2c      	cmp	r4, #44	; 0x2c
    6514:	d1f7      	bne.n	6506 <tal_pib_set+0x126>
	return MAC_SUCCESS;
    6516:	2200      	movs	r2, #0
    6518:	e76c      	b.n	63f4 <tal_pib_set+0x14>
			tal_pib.MinBE = value->pib_value_8bit;
    651a:	7823      	ldrb	r3, [r4, #0]
    651c:	4a35      	ldr	r2, [pc, #212]	; (65f4 <tal_pib_set+0x214>)
    651e:	7553      	strb	r3, [r2, #21]
			if(tal_pib.MinBE > tal_pib.MaxBE) 
    6520:	7ed2      	ldrb	r2, [r2, #27]
    6522:	4293      	cmp	r3, r2
    6524:	d901      	bls.n	652a <tal_pib_set+0x14a>
				tal_pib.MinBE = tal_pib.MaxBE;
    6526:	4b33      	ldr	r3, [pc, #204]	; (65f4 <tal_pib_set+0x214>)
    6528:	755a      	strb	r2, [r3, #21]
			trx_bit_write(SR_MIN_BE, tal_pib.MinBE);
    652a:	4b32      	ldr	r3, [pc, #200]	; (65f4 <tal_pib_set+0x214>)
    652c:	7d5b      	ldrb	r3, [r3, #21]
    652e:	2200      	movs	r2, #0
    6530:	210f      	movs	r1, #15
    6532:	202f      	movs	r0, #47	; 0x2f
    6534:	4c35      	ldr	r4, [pc, #212]	; (660c <tal_pib_set+0x22c>)
    6536:	47a0      	blx	r4
	return MAC_SUCCESS;
    6538:	2200      	movs	r2, #0
			break;
    653a:	e75b      	b.n	63f4 <tal_pib_set+0x14>
			tal_pib.ShortAddress = value->pib_value_16bit;
    653c:	7821      	ldrb	r1, [r4, #0]
    653e:	7863      	ldrb	r3, [r4, #1]
    6540:	4c2c      	ldr	r4, [pc, #176]	; (65f4 <tal_pib_set+0x214>)
    6542:	7321      	strb	r1, [r4, #12]
    6544:	7363      	strb	r3, [r4, #13]
					trx_reg_write((RG_SHORT_ADDR_0 + i),*ptr_shrt);
    6546:	2020      	movs	r0, #32
    6548:	4d2c      	ldr	r5, [pc, #176]	; (65fc <tal_pib_set+0x21c>)
    654a:	47a8      	blx	r5
    654c:	7b61      	ldrb	r1, [r4, #13]
    654e:	2021      	movs	r0, #33	; 0x21
    6550:	47a8      	blx	r5
	return MAC_SUCCESS;
    6552:	2200      	movs	r2, #0
    6554:	e74e      	b.n	63f4 <tal_pib_set+0x14>
			tal_pib.MaxBE = value->pib_value_8bit;
    6556:	7823      	ldrb	r3, [r4, #0]
    6558:	4a26      	ldr	r2, [pc, #152]	; (65f4 <tal_pib_set+0x214>)
    655a:	76d3      	strb	r3, [r2, #27]
			if(tal_pib.MaxBE < tal_pib.MinBE) 
    655c:	7d52      	ldrb	r2, [r2, #21]
    655e:	429a      	cmp	r2, r3
    6560:	d901      	bls.n	6566 <tal_pib_set+0x186>
				tal_pib.MinBE = tal_pib.MaxBE;
    6562:	4a24      	ldr	r2, [pc, #144]	; (65f4 <tal_pib_set+0x214>)
    6564:	7553      	strb	r3, [r2, #21]
			trx_bit_write(SR_MAX_BE, tal_pib.MaxBE);
    6566:	2204      	movs	r2, #4
    6568:	21f0      	movs	r1, #240	; 0xf0
    656a:	202f      	movs	r0, #47	; 0x2f
    656c:	4c27      	ldr	r4, [pc, #156]	; (660c <tal_pib_set+0x22c>)
    656e:	47a0      	blx	r4
	return MAC_SUCCESS;
    6570:	2200      	movs	r2, #0
			break;
    6572:	e73f      	b.n	63f4 <tal_pib_set+0x14>
			tal_pib.TransmitPower = value->pib_value_8bit;
    6574:	7820      	ldrb	r0, [r4, #0]
	dbm_value = CONV_phyTransmitPower_TO_DBM(curr_transmit_power);
    6576:	0683      	lsls	r3, r0, #26
    6578:	d407      	bmi.n	658a <tal_pib_set+0x1aa>
    657a:	233f      	movs	r3, #63	; 0x3f
    657c:	4003      	ands	r3, r0
	if (dbm_value > (int8_t)PGM_READ_BYTE(&tx_pwr_table[0])) {
    657e:	2b04      	cmp	r3, #4
    6580:	dc09      	bgt.n	6596 <tal_pib_set+0x1b6>
	} else if (dbm_value <
    6582:	3311      	adds	r3, #17
    6584:	da08      	bge.n	6598 <tal_pib_set+0x1b8>
		ret_val = CONV_DBM_TO_phyTransmitPower(dbm_value);
    6586:	202f      	movs	r0, #47	; 0x2f
    6588:	e006      	b.n	6598 <tal_pib_set+0x1b8>
	dbm_value = CONV_phyTransmitPower_TO_DBM(curr_transmit_power);
    658a:	4242      	negs	r2, r0
    658c:	231f      	movs	r3, #31
    658e:	4013      	ands	r3, r2
    6590:	425b      	negs	r3, r3
    6592:	b25b      	sxtb	r3, r3
    6594:	e7f3      	b.n	657e <tal_pib_set+0x19e>
		ret_val = CONV_DBM_TO_phyTransmitPower(dbm_value);
    6596:	2004      	movs	r0, #4
	return (ret_val | TX_PWR_TOLERANCE);
    6598:	2380      	movs	r3, #128	; 0x80
    659a:	4318      	orrs	r0, r3
				tal_pib.TransmitPower = limit_tx_pwr(tal_pib.TransmitPower);
    659c:	4b15      	ldr	r3, [pc, #84]	; (65f4 <tal_pib_set+0x214>)
    659e:	75d8      	strb	r0, [r3, #23]
				uint8_t reg_value = convert_phyTransmitPower_to_reg_value(tal_pib.TransmitPower);
    65a0:	4b1b      	ldr	r3, [pc, #108]	; (6610 <tal_pib_set+0x230>)
    65a2:	4798      	blx	r3
    65a4:	0003      	movs	r3, r0
				trx_bit_write(SR_TX_PWR, reg_value);
    65a6:	2200      	movs	r2, #0
    65a8:	210f      	movs	r1, #15
    65aa:	2005      	movs	r0, #5
    65ac:	4c17      	ldr	r4, [pc, #92]	; (660c <tal_pib_set+0x22c>)
    65ae:	47a0      	blx	r4
	return MAC_SUCCESS;
    65b0:	2200      	movs	r2, #0
			break;
    65b2:	e71f      	b.n	63f4 <tal_pib_set+0x14>
			tal_pib.CCAMode = value->pib_value_8bit;
    65b4:	7823      	ldrb	r3, [r4, #0]
    65b6:	4a0f      	ldr	r2, [pc, #60]	; (65f4 <tal_pib_set+0x214>)
    65b8:	7493      	strb	r3, [r2, #18]
			trx_bit_write(SR_CCA_MODE, tal_pib.CCAMode);
    65ba:	2205      	movs	r2, #5
    65bc:	2160      	movs	r1, #96	; 0x60
    65be:	2008      	movs	r0, #8
    65c0:	4c12      	ldr	r4, [pc, #72]	; (660c <tal_pib_set+0x22c>)
    65c2:	47a0      	blx	r4
	return MAC_SUCCESS;
    65c4:	2200      	movs	r2, #0
			break;
    65c6:	e715      	b.n	63f4 <tal_pib_set+0x14>
			tal_pib.PrivatePanCoordinator = value->pib_value_bool;
    65c8:	7823      	ldrb	r3, [r4, #0]
    65ca:	4a0a      	ldr	r2, [pc, #40]	; (65f4 <tal_pib_set+0x214>)
    65cc:	7593      	strb	r3, [r2, #22]
			trx_bit_write(SR_AACK_I_AM_COORD,tal_pib.PrivatePanCoordinator);
    65ce:	2203      	movs	r2, #3
    65d0:	2108      	movs	r1, #8
    65d2:	202e      	movs	r0, #46	; 0x2e
    65d4:	4c0d      	ldr	r4, [pc, #52]	; (660c <tal_pib_set+0x22c>)
    65d6:	47a0      	blx	r4
	return MAC_SUCCESS;
    65d8:	2200      	movs	r2, #0
			break;
    65da:	e70b      	b.n	63f4 <tal_pib_set+0x14>
			return MAC_UNSUPPORTED_ATTRIBUTE;
    65dc:	22f4      	movs	r2, #244	; 0xf4
    65de:	e709      	b.n	63f4 <tal_pib_set+0x14>
				tal_pib.CurrentChannel = value->pib_value_8bit;
    65e0:	4a04      	ldr	r2, [pc, #16]	; (65f4 <tal_pib_set+0x214>)
    65e2:	74d3      	strb	r3, [r2, #19]
				trx_bit_write(SR_CHANNEL,tal_pib.CurrentChannel);
    65e4:	2200      	movs	r2, #0
    65e6:	211f      	movs	r1, #31
    65e8:	2008      	movs	r0, #8
    65ea:	4c08      	ldr	r4, [pc, #32]	; (660c <tal_pib_set+0x22c>)
    65ec:	47a0      	blx	r4
	return MAC_SUCCESS;
    65ee:	2200      	movs	r2, #0
    65f0:	e700      	b.n	63f4 <tal_pib_set+0x14>
    65f2:	46c0      	nop			; (mov r8, r8)
    65f4:	20000c84 	.word	0x20000c84
    65f8:	20000ca3 	.word	0x20000ca3
    65fc:	00006bf9 	.word	0x00006bf9
    6600:	20000cad 	.word	0x20000cad
    6604:	07fff800 	.word	0x07fff800
    6608:	00005be1 	.word	0x00005be1
    660c:	00006d1d 	.word	0x00006d1d
    6610:	00006311 	.word	0x00006311

00006614 <handle_received_frame_irq>:
 *
 * This function handles transceiver interrupts for received frames and
 * uploads the frames from the trx.
 */
void handle_received_frame_irq(void)
{
    6614:	b530      	push	{r4, r5, lr}
    6616:	b083      	sub	sp, #12
	/* Extended frame length appended by LQI and ED. */
	uint8_t ext_frame_length;
	frame_info_t *receive_frame;
	uint8_t *frame_ptr;

	if (tal_rx_buffer == NULL) {
    6618:	4b1f      	ldr	r3, [pc, #124]	; (6698 <handle_received_frame_irq+0x84>)
    661a:	681b      	ldr	r3, [r3, #0]
    661c:	2b00      	cmp	r3, #0
    661e:	d02e      	beq.n	667e <handle_received_frame_irq+0x6a>
		uint8_t dummy;
		trx_frame_read(&dummy, 1);
		return;
	}

	receive_frame = (frame_info_t *)BMM_BUFFER_POINTER(tal_rx_buffer);
    6620:	781c      	ldrb	r4, [r3, #0]
    6622:	785a      	ldrb	r2, [r3, #1]
    6624:	0212      	lsls	r2, r2, #8
    6626:	4322      	orrs	r2, r4
    6628:	789c      	ldrb	r4, [r3, #2]
    662a:	0424      	lsls	r4, r4, #16
    662c:	4322      	orrs	r2, r4
    662e:	78dc      	ldrb	r4, [r3, #3]
    6630:	0624      	lsls	r4, r4, #24
    6632:	4314      	orrs	r4, r2
	trx_sram_read(0x00, &phy_frame_len, LENGTH_FIELD_LEN); /* 0x00: SRAM
	                                                        * offset
	                                                        * address */
#else
	/* Get frame length from transceiver. */
	trx_frame_read(&phy_frame_len, LENGTH_FIELD_LEN);
    6634:	466b      	mov	r3, sp
    6636:	1ddd      	adds	r5, r3, #7
    6638:	2101      	movs	r1, #1
    663a:	0028      	movs	r0, r5
    663c:	4b17      	ldr	r3, [pc, #92]	; (669c <handle_received_frame_irq+0x88>)
    663e:	4798      	blx	r3
#endif

	/* Check for valid frame length. */
	if (phy_frame_len > 127) {
    6640:	7829      	ldrb	r1, [r5, #0]
    6642:	b24b      	sxtb	r3, r1
    6644:	2b00      	cmp	r3, #0
    6646:	db18      	blt.n	667a <handle_received_frame_irq+0x66>
	 * The PHY header is also included in the frame (length field), hence
	 * the frame length
	 * is incremented.
	 * In addition to that, the LQI and ED value are uploaded, too.
	 */
	ext_frame_length = phy_frame_len + LENGTH_FIELD_LEN + LQI_LEN +
    6648:	3103      	adds	r1, #3
    664a:	b2c9      	uxtb	r1, r1
			ED_VAL_LEN;

	/* Update payload pointer to store received frame. */
	frame_ptr = (uint8_t *)receive_frame + LARGE_BUFFER_SIZE -
    664c:	1a65      	subs	r5, r4, r1
    664e:	3590      	adds	r5, #144	; 0x90
	 * Note: The following code is different from single chip
	 * transceivers, since reading the frame via SPI contains the length
	 * field
	 * in the first octet. RF233's frame buffer includes ED value too.
	 */
	trx_frame_read(frame_ptr,
    6650:	0028      	movs	r0, r5
    6652:	4b12      	ldr	r3, [pc, #72]	; (669c <handle_received_frame_irq+0x88>)
    6654:	4798      	blx	r3
			LENGTH_FIELD_LEN + phy_frame_len + LQI_LEN +
			ED_VAL_LEN);
	receive_frame->mpdu = frame_ptr;
    6656:	7265      	strb	r5, [r4, #9]
    6658:	0a2a      	lsrs	r2, r5, #8
    665a:	72a2      	strb	r2, [r4, #10]
    665c:	0c2a      	lsrs	r2, r5, #16
    665e:	72e2      	strb	r2, [r4, #11]
    6660:	0e2d      	lsrs	r5, r5, #24
    6662:	7325      	strb	r5, [r4, #12]
	receive_frame->time_stamp = tal_timestamp;
#endif  /* #if (defined BEACON_SUPPORT) || (defined ENABLE_TSTAMP) */

	/* Append received frame to incoming_frame_queue and get new rx buffer.
	**/
	qmm_queue_append(&tal_incoming_frame_queue, tal_rx_buffer);
    6664:	4c0c      	ldr	r4, [pc, #48]	; (6698 <handle_received_frame_irq+0x84>)
    6666:	6821      	ldr	r1, [r4, #0]
    6668:	480d      	ldr	r0, [pc, #52]	; (66a0 <handle_received_frame_irq+0x8c>)
    666a:	4b0e      	ldr	r3, [pc, #56]	; (66a4 <handle_received_frame_irq+0x90>)
    666c:	4798      	blx	r3

	/* The previous buffer is eaten up and a new buffer is not assigned yet.
	**/
	tal_rx_buffer = bmm_buffer_alloc(LARGE_BUFFER_SIZE);
    666e:	2090      	movs	r0, #144	; 0x90
    6670:	4b0d      	ldr	r3, [pc, #52]	; (66a8 <handle_received_frame_irq+0x94>)
    6672:	4798      	blx	r3
    6674:	6020      	str	r0, [r4, #0]

	/* Check if receive buffer is available */
	if (NULL == tal_rx_buffer) {
    6676:	2800      	cmp	r0, #0
    6678:	d007      	beq.n	668a <handle_received_frame_irq+0x76>
		 * Keep the following as a reminder, if receiver is used with
		 * RX_ON instead.
		 */
		/* trx_reg_write(RG_TRX_STATE, CMD_RX_AACK_ON); */
	}
}
    667a:	b003      	add	sp, #12
    667c:	bd30      	pop	{r4, r5, pc}
		trx_frame_read(&dummy, 1);
    667e:	2101      	movs	r1, #1
    6680:	466b      	mov	r3, sp
    6682:	1d98      	adds	r0, r3, #6
    6684:	4b05      	ldr	r3, [pc, #20]	; (669c <handle_received_frame_irq+0x88>)
    6686:	4798      	blx	r3
    6688:	e7f7      	b.n	667a <handle_received_frame_irq+0x66>
		set_trx_state(CMD_PLL_ON);
    668a:	3009      	adds	r0, #9
    668c:	4b07      	ldr	r3, [pc, #28]	; (66ac <handle_received_frame_irq+0x98>)
    668e:	4798      	blx	r3
		tal_rx_on_required = true;
    6690:	2201      	movs	r2, #1
    6692:	4b07      	ldr	r3, [pc, #28]	; (66b0 <handle_received_frame_irq+0x9c>)
    6694:	701a      	strb	r2, [r3, #0]
    6696:	e7f0      	b.n	667a <handle_received_frame_irq+0x66>
    6698:	2000047c 	.word	0x2000047c
    669c:	00006d45 	.word	0x00006d45
    66a0:	20000c74 	.word	0x20000c74
    66a4:	00005a89 	.word	0x00005a89
    66a8:	000058b1 	.word	0x000058b1
    66ac:	00005be1 	.word	0x00005be1
    66b0:	20000c70 	.word	0x20000c70

000066b4 <process_incoming_frame>:
 * structure to be sent to the MAC as a parameter of tal_rx_frame_cb().
 *
 * \param buf Pointer to the buffer containing the received frame
 */
void process_incoming_frame(buffer_t *buf_ptr)
{
    66b4:	b570      	push	{r4, r5, r6, lr}
    66b6:	0005      	movs	r5, r0
	uint8_t *frame_ptr;
	uint8_t ed_level;
	uint8_t lqi;
#endif

	frame_info_t *receive_frame
    66b8:	7804      	ldrb	r4, [r0, #0]
    66ba:	7843      	ldrb	r3, [r0, #1]
    66bc:	021b      	lsls	r3, r3, #8
    66be:	4323      	orrs	r3, r4
    66c0:	7884      	ldrb	r4, [r0, #2]
    66c2:	0424      	lsls	r4, r4, #16
    66c4:	4323      	orrs	r3, r4
    66c6:	78c4      	ldrb	r4, [r0, #3]
    66c8:	0624      	lsls	r4, r4, #24
    66ca:	431c      	orrs	r4, r3

	/*
	 * Store the last frame length for IFS handling.
	 * Substract LQI and length fields.
	 */
	frame_len = last_frame_length = receive_frame->mpdu[0];
    66cc:	7a66      	ldrb	r6, [r4, #9]
    66ce:	7aa3      	ldrb	r3, [r4, #10]
    66d0:	021b      	lsls	r3, r3, #8
    66d2:	4333      	orrs	r3, r6
    66d4:	7ae6      	ldrb	r6, [r4, #11]
    66d6:	0436      	lsls	r6, r6, #16
    66d8:	4333      	orrs	r3, r6
    66da:	7b26      	ldrb	r6, [r4, #12]
    66dc:	0636      	lsls	r6, r6, #24
    66de:	431e      	orrs	r6, r3
    66e0:	7833      	ldrb	r3, [r6, #0]
    66e2:	4a12      	ldr	r2, [pc, #72]	; (672c <process_incoming_frame+0x78>)
    66e4:	7013      	strb	r3, [r2, #0]

	/*
	 * The LQI is stored after the FCS.
	 * The ED value is stored after the LQI.
	 */
	frame_ptr = &(receive_frame->mpdu[frame_len + LQI_LEN]);
    66e6:	3301      	adds	r3, #1
    66e8:	18f6      	adds	r6, r6, r3
	lqi = *frame_ptr++;
    66ea:	7833      	ldrb	r3, [r6, #0]
	ed_level = *frame_ptr;
    66ec:	7870      	ldrb	r0, [r6, #1]
	uint8_t lqi_star;

#ifdef HIGH_DATA_RATE_SUPPORT
	if (tal_pib.CurrentPage == 0) {
#endif
	if (ed_value > ED_MAX) {
    66ee:	281f      	cmp	r0, #31
    66f0:	d803      	bhi.n	66fa <process_incoming_frame+0x46>
		ed_value = ED_MAX;
	} else if (ed_value == 0) {
    66f2:	2800      	cmp	r0, #0
    66f4:	d102      	bne.n	66fc <process_incoming_frame+0x48>
		ed_value = 1;
    66f6:	3001      	adds	r0, #1
    66f8:	e000      	b.n	66fc <process_incoming_frame+0x48>
		ed_value = ED_MAX;
    66fa:	201f      	movs	r0, #31
	}

	lqi_star = lqi >> 6;
	link_quality = (uint16_t)lqi_star * (uint16_t)ed_value * 255 /
    66fc:	099b      	lsrs	r3, r3, #6
    66fe:	4358      	muls	r0, r3
    6700:	0203      	lsls	r3, r0, #8
    6702:	1a18      	subs	r0, r3, r0
    6704:	215d      	movs	r1, #93	; 0x5d
    6706:	4b0a      	ldr	r3, [pc, #40]	; (6730 <process_incoming_frame+0x7c>)
    6708:	4798      	blx	r3
			(ED_MAX * LQI_MAX);

	if (link_quality > 255) {
    670a:	b283      	uxth	r3, r0
    670c:	2bff      	cmp	r3, #255	; 0xff
    670e:	d80b      	bhi.n	6728 <process_incoming_frame+0x74>
	*frame_ptr = lqi;
    6710:	7030      	strb	r0, [r6, #0]
	receive_frame->buffer_header = buf_ptr;
    6712:	7065      	strb	r5, [r4, #1]
    6714:	0a2a      	lsrs	r2, r5, #8
    6716:	70a2      	strb	r2, [r4, #2]
    6718:	0c2a      	lsrs	r2, r5, #16
    671a:	70e2      	strb	r2, [r4, #3]
    671c:	0e2d      	lsrs	r5, r5, #24
    671e:	7125      	strb	r5, [r4, #4]
	tal_rx_frame_cb(receive_frame);
    6720:	0020      	movs	r0, r4
    6722:	4b04      	ldr	r3, [pc, #16]	; (6734 <process_incoming_frame+0x80>)
    6724:	4798      	blx	r3
} /* process_incoming_frame() */
    6726:	bd70      	pop	{r4, r5, r6, pc}
	if (link_quality > 255) {
    6728:	20ff      	movs	r0, #255	; 0xff
    672a:	e7f1      	b.n	6710 <process_incoming_frame+0x5c>
    672c:	20000ca4 	.word	0x20000ca4
    6730:	00007895 	.word	0x00007895
    6734:	00007675 	.word	0x00007675

00006738 <tal_rx_enable>:
 *         TRX_OFF if receiver has been switched off, or
 *         RX_ON otherwise.
 *
 */
uint8_t tal_rx_enable(uint8_t state)
{
    6738:	b510      	push	{r4, lr}
    673a:	0004      	movs	r4, r0
	/*
	 * Trx can only be enabled if TAL is not busy;
	 * i.e. if TAL is IDLE.
	 */
	if (TAL_IDLE != tal_state) {
    673c:	4b0e      	ldr	r3, [pc, #56]	; (6778 <tal_rx_enable+0x40>)
    673e:	781b      	ldrb	r3, [r3, #0]
		if (tal_state != TAL_SLOTTED_CSMA) {
			return TAL_BUSY;
		}

#else
		return TAL_BUSY;
    6740:	2086      	movs	r0, #134	; 0x86
	if (TAL_IDLE != tal_state) {
    6742:	2b00      	cmp	r3, #0
    6744:	d109      	bne.n	675a <tal_rx_enable+0x22>
#endif
	}

	if (state == PHY_TRX_OFF) {
    6746:	2c08      	cmp	r4, #8
    6748:	d008      	beq.n	675c <tal_rx_enable+0x24>
		return TRX_OFF;
	} else {
#ifdef SNIFFER
		set_trx_state(CMD_RX_ON);
#else   /* #ifndef SNIFFER */
		if (NULL != tal_rx_buffer) {
    674a:	4b0c      	ldr	r3, [pc, #48]	; (677c <tal_rx_enable+0x44>)
    674c:	681b      	ldr	r3, [r3, #0]
    674e:	2b00      	cmp	r3, #0
    6750:	d00c      	beq.n	676c <tal_rx_enable+0x34>
			} else {
				set_trx_state(CMD_RX_AACK_ON);
			}

#else   /* Normal operation */
			set_trx_state(CMD_RX_AACK_ON);
    6752:	2016      	movs	r0, #22
    6754:	4b0a      	ldr	r3, [pc, #40]	; (6780 <tal_rx_enable+0x48>)
    6756:	4798      	blx	r3
			 * receiver.
			 */
			tal_rx_on_required = true;
		}
#endif  /* #ifndef SNIFFER */
		return RX_ON; /* MAC layer assumes RX_ON as return value */
    6758:	2006      	movs	r0, #6
	}
}
    675a:	bd10      	pop	{r4, pc}
		set_trx_state(CMD_TRX_OFF);
    675c:	387e      	subs	r0, #126	; 0x7e
    675e:	4b08      	ldr	r3, [pc, #32]	; (6780 <tal_rx_enable+0x48>)
    6760:	4798      	blx	r3
		tal_rx_on_required = false;
    6762:	2200      	movs	r2, #0
    6764:	4b07      	ldr	r3, [pc, #28]	; (6784 <tal_rx_enable+0x4c>)
    6766:	701a      	strb	r2, [r3, #0]
		return TRX_OFF;
    6768:	0020      	movs	r0, r4
    676a:	e7f6      	b.n	675a <tal_rx_enable+0x22>
			tal_rx_on_required = true;
    676c:	2201      	movs	r2, #1
    676e:	4b05      	ldr	r3, [pc, #20]	; (6784 <tal_rx_enable+0x4c>)
    6770:	701a      	strb	r2, [r3, #0]
		return RX_ON; /* MAC layer assumes RX_ON as return value */
    6772:	2006      	movs	r0, #6
    6774:	e7f1      	b.n	675a <tal_rx_enable+0x22>
    6776:	46c0      	nop			; (mov r8, r8)
    6778:	20000cad 	.word	0x20000cad
    677c:	2000047c 	.word	0x2000047c
    6780:	00005be1 	.word	0x00005be1
    6784:	20000c70 	.word	0x20000c70

00006788 <tx_done_handling>:
 * \brief Implements the handling of the transmission end.
 *
 * This function handles the callback for the transmission end.
 */
void tx_done_handling(void)
{
    6788:	b510      	push	{r4, lr}
	tal_state = TAL_IDLE;
    678a:	2200      	movs	r2, #0
    678c:	4b0c      	ldr	r3, [pc, #48]	; (67c0 <tx_done_handling+0x38>)
    678e:	701a      	strb	r2, [r3, #0]
#endif  /* #if (DISABLE_TSTAMP_IRQ == 0) */
#endif  /* #if (defined BEACON_SUPPORT) || (defined ENABLE_TSTAMP) */

	retval_t status;

	switch (trx_trac_status) {
    6790:	4b0c      	ldr	r3, [pc, #48]	; (67c4 <tx_done_handling+0x3c>)
    6792:	781a      	ldrb	r2, [r3, #0]
    6794:	2a07      	cmp	r2, #7
    6796:	d80b      	bhi.n	67b0 <tx_done_handling+0x28>
    6798:	0093      	lsls	r3, r2, #2
    679a:	4a0b      	ldr	r2, [pc, #44]	; (67c8 <tx_done_handling+0x40>)
    679c:	58d3      	ldr	r3, [r2, r3]
    679e:	469f      	mov	pc, r3
	case TRAC_SUCCESS:
		status = MAC_SUCCESS;
		break;

	case TRAC_SUCCESS_DATA_PENDING:
		status = TAL_FRAME_PENDING;
    67a0:	2087      	movs	r0, #135	; 0x87
    67a2:	e008      	b.n	67b6 <tx_done_handling+0x2e>
		break;

	case TRAC_CHANNEL_ACCESS_FAILURE:
		status = MAC_CHANNEL_ACCESS_FAILURE;
    67a4:	20e1      	movs	r0, #225	; 0xe1
		break;
    67a6:	e006      	b.n	67b6 <tx_done_handling+0x2e>

	case TRAC_NO_ACK:
		status = MAC_NO_ACK;
    67a8:	20e9      	movs	r0, #233	; 0xe9
		break;
    67aa:	e004      	b.n	67b6 <tx_done_handling+0x2e>

	case TRAC_INVALID:
		status = FAILURE;
    67ac:	2085      	movs	r0, #133	; 0x85
		break;
    67ae:	e002      	b.n	67b6 <tx_done_handling+0x2e>

	default:
		Assert("Unexpected tal_tx_state" == 0);
		status = FAILURE;
    67b0:	2085      	movs	r0, #133	; 0x85
		break;
    67b2:	e000      	b.n	67b6 <tx_done_handling+0x2e>
		status = MAC_SUCCESS;
    67b4:	2000      	movs	r0, #0

#ifdef ENABLE_RTB
	rtb_tx_frame_done_cb(status, mac_frame_ptr);
#else
	/* Regular handling without RTB */
	tal_tx_frame_done_cb(status, mac_frame_ptr);
    67b6:	4b05      	ldr	r3, [pc, #20]	; (67cc <tx_done_handling+0x44>)
    67b8:	6819      	ldr	r1, [r3, #0]
    67ba:	4b05      	ldr	r3, [pc, #20]	; (67d0 <tx_done_handling+0x48>)
    67bc:	4798      	blx	r3
#endif
} /* tx_done_handling() */
    67be:	bd10      	pop	{r4, pc}
    67c0:	20000cad 	.word	0x20000cad
    67c4:	20000482 	.word	0x20000482
    67c8:	00009c64 	.word	0x00009c64
    67cc:	20000c80 	.word	0x20000c80
    67d0:	00007669 	.word	0x00007669

000067d4 <handle_tx_end_irq>:
 * \brief Handles interrupts issued due to end of transmission
 *
 * \param underrun_occured  true if under-run has occurred
 */
void handle_tx_end_irq(bool underrun_occured)
{
    67d4:	b510      	push	{r4, lr}
		}
#endif
#endif  /* #if (defined BEACON_SUPPORT) || (defined ENABLE_TSTAMP) */

		/* Read trac status before enabling RX_AACK_ON. */
		if (underrun_occured) {
    67d6:	2800      	cmp	r0, #0
    67d8:	d019      	beq.n	680e <handle_tx_end_irq+0x3a>
			trx_trac_status = TRAC_INVALID;
    67da:	2207      	movs	r2, #7
    67dc:	4b1f      	ldr	r3, [pc, #124]	; (685c <handle_tx_end_irq+0x88>)
    67de:	701a      	strb	r2, [r3, #0]
			PIN_ACK_WAITING_END();
		} else
#endif  /* BEACON_SUPPORT */
		/* Trx has handled the entire transmission incl. CSMA */
		{
			if (tal_sw_retry_no_csma_ca && tal_sw_retry_count &&
    67e0:	4b1f      	ldr	r3, [pc, #124]	; (6860 <handle_tx_end_irq+0x8c>)
    67e2:	781b      	ldrb	r3, [r3, #0]
    67e4:	2b00      	cmp	r3, #0
    67e6:	d007      	beq.n	67f8 <handle_tx_end_irq+0x24>
    67e8:	4b1e      	ldr	r3, [pc, #120]	; (6864 <handle_tx_end_irq+0x90>)
    67ea:	781b      	ldrb	r3, [r3, #0]
    67ec:	2b00      	cmp	r3, #0
    67ee:	d003      	beq.n	67f8 <handle_tx_end_irq+0x24>
					TRAC_NO_ACK == trx_trac_status) {
    67f0:	4b1a      	ldr	r3, [pc, #104]	; (685c <handle_tx_end_irq+0x88>)
			if (tal_sw_retry_no_csma_ca && tal_sw_retry_count &&
    67f2:	781b      	ldrb	r3, [r3, #0]
    67f4:	2b05      	cmp	r3, #5
    67f6:	d012      	beq.n	681e <handle_tx_end_irq+0x4a>
				TRX_SLP_TR_LOW();
				if (--tal_sw_retry_count == 0) {
					tal_sw_retry_no_csma_ca = false;
				}
			} else {
				tal_state = TAL_TX_DONE; /* Further handling is
    67f8:	2202      	movs	r2, #2
    67fa:	4b1b      	ldr	r3, [pc, #108]	; (6868 <handle_tx_end_irq+0x94>)
    67fc:	701a      	strb	r2, [r3, #0]

	/*
	 * After transmission has finished, switch receiver on again.
	 * Check if receive buffer is available.
	 */
	if (NULL == tal_rx_buffer) {
    67fe:	4b1b      	ldr	r3, [pc, #108]	; (686c <handle_tx_end_irq+0x98>)
    6800:	681b      	ldr	r3, [r3, #0]
    6802:	2b00      	cmp	r3, #0
    6804:	d022      	beq.n	684c <handle_tx_end_irq+0x78>
		set_trx_state(CMD_PLL_ON);
		tal_rx_on_required = true;
	} else {
		set_trx_state(CMD_RX_AACK_ON);
    6806:	2016      	movs	r0, #22
    6808:	4b19      	ldr	r3, [pc, #100]	; (6870 <handle_tx_end_irq+0x9c>)
    680a:	4798      	blx	r3
	}
}
    680c:	bd10      	pop	{r4, pc}
			trx_trac_status = /*(trx_trac_status_t)*/ trx_bit_read(
    680e:	2205      	movs	r2, #5
    6810:	21e0      	movs	r1, #224	; 0xe0
    6812:	2002      	movs	r0, #2
    6814:	4b17      	ldr	r3, [pc, #92]	; (6874 <handle_tx_end_irq+0xa0>)
    6816:	4798      	blx	r3
    6818:	4b10      	ldr	r3, [pc, #64]	; (685c <handle_tx_end_irq+0x88>)
    681a:	7018      	strb	r0, [r3, #0]
    681c:	e7e0      	b.n	67e0 <handle_tx_end_irq+0xc>
					trx_status = set_trx_state(
    681e:	4c14      	ldr	r4, [pc, #80]	; (6870 <handle_tx_end_irq+0x9c>)
    6820:	2019      	movs	r0, #25
    6822:	47a0      	blx	r4
				} while (trx_status != TX_ARET_ON);
    6824:	2819      	cmp	r0, #25
    6826:	d1fb      	bne.n	6820 <handle_tx_end_irq+0x4c>
    6828:	4b13      	ldr	r3, [pc, #76]	; (6878 <handle_tx_end_irq+0xa4>)
    682a:	2280      	movs	r2, #128	; 0x80
    682c:	0352      	lsls	r2, r2, #13
    682e:	619a      	str	r2, [r3, #24]
  __ASM volatile ("nop");
    6830:	46c0      	nop			; (mov r8, r8)
    6832:	46c0      	nop			; (mov r8, r8)
		port_base->OUTCLR.reg = pin_mask;
    6834:	615a      	str	r2, [r3, #20]
				if (--tal_sw_retry_count == 0) {
    6836:	4a0b      	ldr	r2, [pc, #44]	; (6864 <handle_tx_end_irq+0x90>)
    6838:	7813      	ldrb	r3, [r2, #0]
    683a:	3b01      	subs	r3, #1
    683c:	b2db      	uxtb	r3, r3
    683e:	7013      	strb	r3, [r2, #0]
    6840:	2b00      	cmp	r3, #0
    6842:	d1dc      	bne.n	67fe <handle_tx_end_irq+0x2a>
					tal_sw_retry_no_csma_ca = false;
    6844:	2200      	movs	r2, #0
    6846:	4b06      	ldr	r3, [pc, #24]	; (6860 <handle_tx_end_irq+0x8c>)
    6848:	701a      	strb	r2, [r3, #0]
    684a:	e7d8      	b.n	67fe <handle_tx_end_irq+0x2a>
		set_trx_state(CMD_PLL_ON);
    684c:	2009      	movs	r0, #9
    684e:	4b08      	ldr	r3, [pc, #32]	; (6870 <handle_tx_end_irq+0x9c>)
    6850:	4798      	blx	r3
		tal_rx_on_required = true;
    6852:	2201      	movs	r2, #1
    6854:	4b09      	ldr	r3, [pc, #36]	; (687c <handle_tx_end_irq+0xa8>)
    6856:	701a      	strb	r2, [r3, #0]
    6858:	e7d8      	b.n	680c <handle_tx_end_irq+0x38>
    685a:	46c0      	nop			; (mov r8, r8)
    685c:	20000482 	.word	0x20000482
    6860:	20000481 	.word	0x20000481
    6864:	20000480 	.word	0x20000480
    6868:	20000cad 	.word	0x20000cad
    686c:	2000047c 	.word	0x2000047c
    6870:	00005be1 	.word	0x00005be1
    6874:	00006d05 	.word	0x00006d05
    6878:	41004400 	.word	0x41004400
    687c:	20000c70 	.word	0x20000c70

00006880 <tfa_pib_set>:
 * \return MAC_UNSUPPORTED_ATTRIBUTE if the TFA info base attribute is not found
 *         TAL_BUSY if the TAL is not in TAL_IDLE state.
 *         MAC_SUCCESS if the attempt to set the PIB attribute was successful
 */
retval_t tfa_pib_set(tfa_pib_t tfa_pib_attribute, void *value)
{
    6880:	b510      	push	{r4, lr}
	switch (tfa_pib_attribute) {
    6882:	2800      	cmp	r0, #0
    6884:	d001      	beq.n	688a <tfa_pib_set+0xa>
	}
	break;

	default:
		/* Invalid attribute id */
		return MAC_UNSUPPORTED_ATTRIBUTE;
    6886:	20f4      	movs	r0, #244	; 0xf4
	}

	return MAC_SUCCESS;
}
    6888:	bd10      	pop	{r4, pc}
		tfa_pib_rx_sens = *((int8_t *)value);
    688a:	2000      	movs	r0, #0
    688c:	5608      	ldrsb	r0, [r1, r0]
		if (tfa_pib_rx_sens > -49) {
    688e:	0003      	movs	r3, r0
    6890:	3330      	adds	r3, #48	; 0x30
    6892:	db0a      	blt.n	68aa <tfa_pib_set+0x2a>
			tfa_pib_rx_sens = -49;
    6894:	22cf      	movs	r2, #207	; 0xcf
    6896:	4b0d      	ldr	r3, [pc, #52]	; (68cc <tfa_pib_set+0x4c>)
    6898:	701a      	strb	r2, [r3, #0]
			reg_val = 0xF;
    689a:	230f      	movs	r3, #15
		trx_bit_write(SR_RX_PDT_LEVEL, reg_val);
    689c:	2200      	movs	r2, #0
    689e:	210f      	movs	r1, #15
    68a0:	2015      	movs	r0, #21
    68a2:	4c0b      	ldr	r4, [pc, #44]	; (68d0 <tfa_pib_set+0x50>)
    68a4:	47a0      	blx	r4
	return MAC_SUCCESS;
    68a6:	2000      	movs	r0, #0
    68a8:	e7ee      	b.n	6888 <tfa_pib_set+0x8>
		} else if (tfa_pib_rx_sens <= RSSI_BASE_VAL_DBM) {
    68aa:	0003      	movs	r3, r0
    68ac:	335a      	adds	r3, #90	; 0x5a
    68ae:	da04      	bge.n	68ba <tfa_pib_set+0x3a>
			tfa_pib_rx_sens = RSSI_BASE_VAL_DBM;
    68b0:	22a5      	movs	r2, #165	; 0xa5
    68b2:	4b06      	ldr	r3, [pc, #24]	; (68cc <tfa_pib_set+0x4c>)
    68b4:	701a      	strb	r2, [r3, #0]
			reg_val = 0x0;
    68b6:	2300      	movs	r3, #0
    68b8:	e7f0      	b.n	689c <tfa_pib_set+0x1c>
		tfa_pib_rx_sens = *((int8_t *)value);
    68ba:	4b04      	ldr	r3, [pc, #16]	; (68cc <tfa_pib_set+0x4c>)
    68bc:	7018      	strb	r0, [r3, #0]
				= ((tfa_pib_rx_sens -
    68be:	305b      	adds	r0, #91	; 0x5b
					(RSSI_BASE_VAL_DBM)) / 3) + 1;
    68c0:	2103      	movs	r1, #3
    68c2:	4b04      	ldr	r3, [pc, #16]	; (68d4 <tfa_pib_set+0x54>)
    68c4:	4798      	blx	r3
				= ((tfa_pib_rx_sens -
    68c6:	3001      	adds	r0, #1
    68c8:	b2c3      	uxtb	r3, r0
    68ca:	e7e7      	b.n	689c <tfa_pib_set+0x1c>
    68cc:	20000483 	.word	0x20000483
    68d0:	00006d1d 	.word	0x00006d1d
    68d4:	00007895 	.word	0x00007895

000068d8 <tfa_init>:
 *
 * \return MAC_SUCCESS if everything went correct;
 *         FAILURE otherwise
 */
retval_t tfa_init(void)
{
    68d8:	b510      	push	{r4, lr}
 * to their default values.
 * \ingroup group_tfa
 */
static void init_tfa_pib(void)
{
	tfa_pib_rx_sens = TFA_PIB_RX_SENS_DEF;
    68da:	4904      	ldr	r1, [pc, #16]	; (68ec <tfa_init+0x14>)
    68dc:	23a5      	movs	r3, #165	; 0xa5
    68de:	700b      	strb	r3, [r1, #0]
 * It is assumed that the radio does not sleep.
 * \ingroup group_tfa
 */
static void write_all_tfa_pibs_to_trx(void)
{
	tfa_pib_set(TFA_PIB_RX_SENS, (void *)&tfa_pib_rx_sens);
    68e0:	2000      	movs	r0, #0
    68e2:	4b03      	ldr	r3, [pc, #12]	; (68f0 <tfa_init+0x18>)
    68e4:	4798      	blx	r3
}
    68e6:	2000      	movs	r0, #0
    68e8:	bd10      	pop	{r4, pc}
    68ea:	46c0      	nop			; (mov r8, r8)
    68ec:	20000483 	.word	0x20000483
    68f0:	00006881 	.word	0x00006881

000068f4 <tmr_read_count>:
#endif

/*! \brief  read the actual timer count from register
 */
uint16_t tmr_read_count(void)
{
    68f4:	b510      	push	{r4, lr}
	return ((uint16_t)tc_get_count_value(&module_inst));
    68f6:	4802      	ldr	r0, [pc, #8]	; (6900 <tmr_read_count+0xc>)
    68f8:	4b02      	ldr	r3, [pc, #8]	; (6904 <tmr_read_count+0x10>)
    68fa:	4798      	blx	r3
    68fc:	b280      	uxth	r0, r0
}
    68fe:	bd10      	pop	{r4, pc}
    6900:	20000ce4 	.word	0x20000ce4
    6904:	00005479 	.word	0x00005479

00006908 <tmr_disable_cc_interrupt>:
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->hw->COUNT8.INTENCLR.reg = TC_INTFLAG_MC(1);
    6908:	4b03      	ldr	r3, [pc, #12]	; (6918 <tmr_disable_cc_interrupt+0x10>)
    690a:	2110      	movs	r1, #16
    690c:	681a      	ldr	r2, [r3, #0]
    690e:	7311      	strb	r1, [r2, #12]
		module->enable_callback_mask &= ~TC_INTFLAG_MC(1);
    6910:	7e5a      	ldrb	r2, [r3, #25]
    6912:	438a      	bics	r2, r1
    6914:	765a      	strb	r2, [r3, #25]
/*! \brief  to disable compare interrupt
 */
void tmr_disable_cc_interrupt(void)
{
	tc_disable_callback(&module_inst, TC_CALLBACK_CC_CHANNEL0);
}
    6916:	4770      	bx	lr
    6918:	20000ce4 	.word	0x20000ce4

0000691c <tmr_enable_cc_interrupt>:

/*! \brief  to enable compare interrupt
 */
void tmr_enable_cc_interrupt(void)
{
    691c:	b510      	push	{r4, lr}
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    691e:	4c0a      	ldr	r4, [pc, #40]	; (6948 <tmr_enable_cc_interrupt+0x2c>)
    6920:	6820      	ldr	r0, [r4, #0]
    6922:	4b0a      	ldr	r3, [pc, #40]	; (694c <tmr_enable_cc_interrupt+0x30>)
    6924:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    6926:	4b0a      	ldr	r3, [pc, #40]	; (6950 <tmr_enable_cc_interrupt+0x34>)
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    6928:	5c1b      	ldrb	r3, [r3, r0]
    692a:	221f      	movs	r2, #31
    692c:	401a      	ands	r2, r3
    692e:	2301      	movs	r3, #1
    6930:	4093      	lsls	r3, r2
    6932:	4a08      	ldr	r2, [pc, #32]	; (6954 <tmr_enable_cc_interrupt+0x38>)
    6934:	6013      	str	r3, [r2, #0]
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    6936:	7e63      	ldrb	r3, [r4, #25]
    6938:	2210      	movs	r2, #16
    693a:	4313      	orrs	r3, r2
    693c:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    693e:	6823      	ldr	r3, [r4, #0]
    6940:	2210      	movs	r2, #16
    6942:	735a      	strb	r2, [r3, #13]
	tc_enable_callback(&module_inst, TC_CALLBACK_CC_CHANNEL0);
}
    6944:	bd10      	pop	{r4, pc}
    6946:	46c0      	nop			; (mov r8, r8)
    6948:	20000ce4 	.word	0x20000ce4
    694c:	00005205 	.word	0x00005205
    6950:	00009c84 	.word	0x00009c84
    6954:	e000e100 	.word	0xe000e100

00006958 <tmr_write_cmpreg>:
}

/*! \brief  to load compare value in channel compare register
 */
void tmr_write_cmpreg(uint16_t compare_value)
{
    6958:	b510      	push	{r4, lr}
    695a:	0002      	movs	r2, r0
	tc_set_compare_value(&module_inst, TC_COMPARE_CAPTURE_CHANNEL_0,
    695c:	2100      	movs	r1, #0
    695e:	4802      	ldr	r0, [pc, #8]	; (6968 <tmr_write_cmpreg+0x10>)
    6960:	4b02      	ldr	r3, [pc, #8]	; (696c <tmr_write_cmpreg+0x14>)
    6962:	4798      	blx	r3
			(uint32_t)compare_value);
}
    6964:	bd10      	pop	{r4, pc}
    6966:	46c0      	nop			; (mov r8, r8)
    6968:	20000ce4 	.word	0x20000ce4
    696c:	000054a5 	.word	0x000054a5

00006970 <save_cpu_interrupt>:

/*! \brief  to save current interrupts status
 */
uint8_t save_cpu_interrupt(void)
{
    6970:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    6972:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    6976:	425a      	negs	r2, r3
    6978:	4153      	adcs	r3, r2
    697a:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    697c:	b672      	cpsid	i
  __ASM volatile ("dmb");
    697e:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    6982:	2200      	movs	r2, #0
    6984:	4b02      	ldr	r3, [pc, #8]	; (6990 <save_cpu_interrupt+0x20>)
    6986:	701a      	strb	r2, [r3, #0]
	return flags;
    6988:	9801      	ldr	r0, [sp, #4]
	return cpu_irq_save();
    698a:	b2c0      	uxtb	r0, r0
}
    698c:	b002      	add	sp, #8
    698e:	4770      	bx	lr
    6990:	2000000c 	.word	0x2000000c

00006994 <restore_cpu_interrupt>:
	if (cpu_irq_is_enabled_flags(flags))
    6994:	2800      	cmp	r0, #0
    6996:	d005      	beq.n	69a4 <restore_cpu_interrupt+0x10>
		cpu_irq_enable();
    6998:	2201      	movs	r2, #1
    699a:	4b03      	ldr	r3, [pc, #12]	; (69a8 <restore_cpu_interrupt+0x14>)
    699c:	701a      	strb	r2, [r3, #0]
    699e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    69a2:	b662      	cpsie	i
 *  \param  saved interrupt status
 */
void restore_cpu_interrupt(uint8_t flags)
{
	cpu_irq_restore((uint32_t)flags);
}
    69a4:	4770      	bx	lr
    69a6:	46c0      	nop			; (mov r8, r8)
    69a8:	2000000c 	.word	0x2000000c

000069ac <AT86RFX_ISR>:
void AT86RFX_ISR(void)
#else
AT86RFX_ISR()
#endif

{
    69ac:	b510      	push	{r4, lr}
    69ae:	2201      	movs	r2, #1
    69b0:	4b03      	ldr	r3, [pc, #12]	; (69c0 <AT86RFX_ISR+0x14>)
    69b2:	611a      	str	r2, [r3, #16]
	/*Clearing the RF interrupt*/
	trx_irq_flag_clr();
  	/*Calling the interrupt routines*/
	if (irq_hdl_trx) {
    69b4:	4b03      	ldr	r3, [pc, #12]	; (69c4 <AT86RFX_ISR+0x18>)
    69b6:	681b      	ldr	r3, [r3, #0]
    69b8:	2b00      	cmp	r3, #0
    69ba:	d000      	beq.n	69be <AT86RFX_ISR+0x12>
		irq_hdl_trx();
    69bc:	4798      	blx	r3
	}
}
    69be:	bd10      	pop	{r4, pc}
    69c0:	40001800 	.word	0x40001800
    69c4:	20000484 	.word	0x20000484

000069c8 <trx_spi_init>:

void trx_spi_init(void)
{
    69c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    69ca:	b085      	sub	sp, #20
	config->address_enabled = false;
    69cc:	4a38      	ldr	r2, [pc, #224]	; (6ab0 <trx_spi_init+0xe8>)
    69ce:	2300      	movs	r3, #0
    69d0:	7053      	strb	r3, [r2, #1]
	config->address         = 0;
    69d2:	7093      	strb	r3, [r2, #2]
	/* Initialize SPI in master mode to access the transceiver */
//#if SAMD || SAMR21 || SAML21 || SAMR30
	spi_slave_inst_get_config_defaults(&slave_dev_config);
	slave_dev_config.ss_pin = AT86RFX_SPI_CS;
    69d4:	213f      	movs	r1, #63	; 0x3f
    69d6:	7011      	strb	r1, [r2, #0]
	slave->ss_pin          = config->ss_pin;
    69d8:	4c36      	ldr	r4, [pc, #216]	; (6ab4 <trx_spi_init+0xec>)
    69da:	7021      	strb	r1, [r4, #0]
	slave->address_enabled = config->address_enabled;
    69dc:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    69de:	70a3      	strb	r3, [r4, #2]
	config->input_pull = PORT_PIN_PULL_UP;
    69e0:	2201      	movs	r2, #1
    69e2:	4669      	mov	r1, sp
    69e4:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    69e6:	708b      	strb	r3, [r1, #2]
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    69e8:	700a      	strb	r2, [r1, #0]
	port_pin_set_config(slave->ss_pin, &pin_conf);
    69ea:	203f      	movs	r0, #63	; 0x3f
    69ec:	4b32      	ldr	r3, [pc, #200]	; (6ab8 <trx_spi_init+0xf0>)
    69ee:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    69f0:	7823      	ldrb	r3, [r4, #0]
	if (port_index < PORT_INST_NUM) {
    69f2:	09d9      	lsrs	r1, r3, #7
		return NULL;
    69f4:	2200      	movs	r2, #0
	if (port_index < PORT_INST_NUM) {
    69f6:	2900      	cmp	r1, #0
    69f8:	d104      	bne.n	6a04 <trx_spi_init+0x3c>
		return &(ports[port_index]->Group[group_index]);
    69fa:	095a      	lsrs	r2, r3, #5
    69fc:	01d2      	lsls	r2, r2, #7
    69fe:	492f      	ldr	r1, [pc, #188]	; (6abc <trx_spi_init+0xf4>)
    6a00:	468c      	mov	ip, r1
    6a02:	4462      	add	r2, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    6a04:	261f      	movs	r6, #31
    6a06:	4033      	ands	r3, r6
    6a08:	2501      	movs	r5, #1
    6a0a:	0029      	movs	r1, r5
    6a0c:	4099      	lsls	r1, r3
		port_base->OUTSET.reg = pin_mask;
    6a0e:	6191      	str	r1, [r2, #24]
	config->mode             = SPI_MODE_MASTER;
    6a10:	4c2b      	ldr	r4, [pc, #172]	; (6ac0 <trx_spi_init+0xf8>)
    6a12:	7025      	strb	r5, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    6a14:	2300      	movs	r3, #0
    6a16:	6063      	str	r3, [r4, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    6a18:	60a3      	str	r3, [r4, #8]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    6a1a:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
    6a1c:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
    6a1e:	74a5      	strb	r5, [r4, #18]
	config->select_slave_low_detect_enable= true;
    6a20:	74e5      	strb	r5, [r4, #19]
	config->master_slave_select_enable= false;
    6a22:	7523      	strb	r3, [r4, #20]
	config->generator_source = GCLK_GENERATOR_0;
    6a24:	2224      	movs	r2, #36	; 0x24
    6a26:	54a3      	strb	r3, [r4, r2]
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    6a28:	0020      	movs	r0, r4
    6a2a:	3018      	adds	r0, #24
    6a2c:	3a18      	subs	r2, #24
    6a2e:	2100      	movs	r1, #0
    6a30:	4b24      	ldr	r3, [pc, #144]	; (6ac4 <trx_spi_init+0xfc>)
    6a32:	4798      	blx	r3
	spi_attach_slave(&slave, &slave_dev_config);
	spi_get_config_defaults(&config);
	config.mux_setting = AT86RFX_SPI_SERCOM_MUX_SETTING;
    6a34:	2380      	movs	r3, #128	; 0x80
    6a36:	025b      	lsls	r3, r3, #9
    6a38:	60e3      	str	r3, [r4, #12]
	config.mode_specific.master.baudrate = AT86RFX_SPI_BAUDRATE;
    6a3a:	4b23      	ldr	r3, [pc, #140]	; (6ac8 <trx_spi_init+0x100>)
    6a3c:	61a3      	str	r3, [r4, #24]
	config.pinmux_pad0 = AT86RFX_SPI_SERCOM_PINMUX_PAD0;
    6a3e:	4b23      	ldr	r3, [pc, #140]	; (6acc <trx_spi_init+0x104>)
    6a40:	62a3      	str	r3, [r4, #40]	; 0x28
	config.pinmux_pad1 = AT86RFX_SPI_SERCOM_PINMUX_PAD1;
    6a42:	2301      	movs	r3, #1
    6a44:	425b      	negs	r3, r3
    6a46:	62e3      	str	r3, [r4, #44]	; 0x2c
	config.pinmux_pad2 = AT86RFX_SPI_SERCOM_PINMUX_PAD2;
    6a48:	4b21      	ldr	r3, [pc, #132]	; (6ad0 <trx_spi_init+0x108>)
    6a4a:	6323      	str	r3, [r4, #48]	; 0x30
	config.pinmux_pad3 = AT86RFX_SPI_SERCOM_PINMUX_PAD3;
    6a4c:	4b21      	ldr	r3, [pc, #132]	; (6ad4 <trx_spi_init+0x10c>)
    6a4e:	6363      	str	r3, [r4, #52]	; 0x34
	spi_init(&master, AT86RFX_SPI, &config);
    6a50:	4f21      	ldr	r7, [pc, #132]	; (6ad8 <trx_spi_init+0x110>)
    6a52:	0022      	movs	r2, r4
    6a54:	4921      	ldr	r1, [pc, #132]	; (6adc <trx_spi_init+0x114>)
    6a56:	0038      	movs	r0, r7
    6a58:	4b21      	ldr	r3, [pc, #132]	; (6ae0 <trx_spi_init+0x118>)
    6a5a:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    6a5c:	683c      	ldr	r4, [r7, #0]
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    6a5e:	0020      	movs	r0, r4
    6a60:	4b20      	ldr	r3, [pc, #128]	; (6ae4 <trx_spi_init+0x11c>)
    6a62:	4798      	blx	r3
    6a64:	4006      	ands	r6, r0
    6a66:	40b5      	lsls	r5, r6
    6a68:	4b1f      	ldr	r3, [pc, #124]	; (6ae8 <trx_spi_init+0x120>)
    6a6a:	601d      	str	r5, [r3, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
    6a6c:	683a      	ldr	r2, [r7, #0]
	return (spi_module->SYNCBUSY.reg);
    6a6e:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
    6a70:	2b00      	cmp	r3, #0
    6a72:	d1fc      	bne.n	6a6e <trx_spi_init+0xa6>
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    6a74:	6823      	ldr	r3, [r4, #0]
    6a76:	2502      	movs	r5, #2
    6a78:	432b      	orrs	r3, r5
    6a7a:	6023      	str	r3, [r4, #0]
	spi_enable(&master);

	struct extint_chan_conf eint_chan_conf;
	extint_chan_get_config_defaults(&eint_chan_conf);
    6a7c:	ac01      	add	r4, sp, #4
    6a7e:	0020      	movs	r0, r4
    6a80:	4b1a      	ldr	r3, [pc, #104]	; (6aec <trx_spi_init+0x124>)
    6a82:	4798      	blx	r3
	eint_chan_conf.gpio_pin = AT86RFX_IRQ_PIN;
    6a84:	2320      	movs	r3, #32
    6a86:	9301      	str	r3, [sp, #4]
	eint_chan_conf.gpio_pin_mux = AT86RFX_IRQ_PINMUX;
    6a88:	2380      	movs	r3, #128	; 0x80
    6a8a:	039b      	lsls	r3, r3, #14
    6a8c:	6063      	str	r3, [r4, #4]
	eint_chan_conf.gpio_pin_pull = EXTINT_PULL_DOWN;
    6a8e:	7225      	strb	r5, [r4, #8]
//	#if (SAML21 || SAMR30)
//	eint_chan_conf.enable_async_edge_detection = false;
//	#else
	eint_chan_conf.wake_if_sleeping    = true;
    6a90:	2301      	movs	r3, #1
    6a92:	7263      	strb	r3, [r4, #9]
//	#endif
	eint_chan_conf.filter_input_signal = false;
    6a94:	2200      	movs	r2, #0
    6a96:	72a2      	strb	r2, [r4, #10]
	eint_chan_conf.detection_criteria  = EXTINT_DETECT_RISING;
    6a98:	72e3      	strb	r3, [r4, #11]
	extint_chan_set_config(AT86RFX_IRQ_CHAN, &eint_chan_conf);
    6a9a:	0021      	movs	r1, r4
    6a9c:	2000      	movs	r0, #0
    6a9e:	4b14      	ldr	r3, [pc, #80]	; (6af0 <trx_spi_init+0x128>)
    6aa0:	4798      	blx	r3
	extint_register_callback(AT86RFX_ISR, AT86RFX_IRQ_CHAN,
    6aa2:	2200      	movs	r2, #0
    6aa4:	2100      	movs	r1, #0
    6aa6:	4813      	ldr	r0, [pc, #76]	; (6af4 <trx_spi_init+0x12c>)
    6aa8:	4b13      	ldr	r3, [pc, #76]	; (6af8 <trx_spi_init+0x130>)
    6aaa:	4798      	blx	r3
//	spi_master_setup_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE, SPI_MODE_0,
//			AT86RFX_SPI_BAUDRATE, 0);
//	spi_enable(AT86RFX_SPI);
//	AT86RFX_INTC_INIT();
//#endif
}
    6aac:	b005      	add	sp, #20
    6aae:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6ab0:	20000d04 	.word	0x20000d04
    6ab4:	20000d08 	.word	0x20000d08
    6ab8:	000040b9 	.word	0x000040b9
    6abc:	41004400 	.word	0x41004400
    6ac0:	20000d0c 	.word	0x20000d0c
    6ac4:	00007b1b 	.word	0x00007b1b
    6ac8:	004c4b40 	.word	0x004c4b40
    6acc:	00530005 	.word	0x00530005
    6ad0:	003e0005 	.word	0x003e0005
    6ad4:	00520005 	.word	0x00520005
    6ad8:	20000d44 	.word	0x20000d44
    6adc:	42001800 	.word	0x42001800
    6ae0:	00004521 	.word	0x00004521
    6ae4:	00004491 	.word	0x00004491
    6ae8:	e000e100 	.word	0xe000e100
    6aec:	0000402d 	.word	0x0000402d
    6af0:	00004041 	.word	0x00004041
    6af4:	000069ad 	.word	0x000069ad
    6af8:	00003ee9 	.word	0x00003ee9

00006afc <trx_reg_read>:
	delay_us(10);
	RST_HIGH();
}

uint8_t trx_reg_read(uint8_t addr)
{
    6afc:	b570      	push	{r4, r5, r6, lr}
    6afe:	b082      	sub	sp, #8
    6b00:	0005      	movs	r5, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    6b02:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    6b06:	425a      	negs	r2, r3
    6b08:	4153      	adcs	r3, r2
    6b0a:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    6b0c:	b672      	cpsid	i
    6b0e:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    6b12:	2200      	movs	r2, #0
    6b14:	4b33      	ldr	r3, [pc, #204]	; (6be4 <trx_reg_read+0xe8>)
    6b16:	701a      	strb	r2, [r3, #0]
	return flags;
    6b18:	9c01      	ldr	r4, [sp, #4]
	/* Prepare the command byte */
	addr |= READ_ACCESS_COMMAND;

#if SAMD || SAMR21 || SAML21 || SAMR30
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    6b1a:	4e33      	ldr	r6, [pc, #204]	; (6be8 <trx_reg_read+0xec>)
    6b1c:	3201      	adds	r2, #1
    6b1e:	4933      	ldr	r1, [pc, #204]	; (6bec <trx_reg_read+0xf0>)
    6b20:	0030      	movs	r0, r6
    6b22:	4b33      	ldr	r3, [pc, #204]	; (6bf0 <trx_reg_read+0xf4>)
    6b24:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    6b26:	6833      	ldr	r3, [r6, #0]

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    6b28:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    6b2a:	7e1a      	ldrb	r2, [r3, #24]
    6b2c:	420a      	tst	r2, r1
    6b2e:	d0fc      	beq.n	6b2a <trx_reg_read+0x2e>
    6b30:	7e1a      	ldrb	r2, [r3, #24]
	if(!spi_is_ready_to_write(module)) 
    6b32:	07d2      	lsls	r2, r2, #31
    6b34:	d502      	bpl.n	6b3c <trx_reg_read+0x40>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    6b36:	2280      	movs	r2, #128	; 0x80
    6b38:	4315      	orrs	r5, r2
    6b3a:	629d      	str	r5, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    6b3c:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    6b3e:	7e1a      	ldrb	r2, [r3, #24]
    6b40:	420a      	tst	r2, r1
    6b42:	d0fc      	beq.n	6b3e <trx_reg_read+0x42>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    6b44:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    6b46:	7e1a      	ldrb	r2, [r3, #24]
    6b48:	420a      	tst	r2, r1
    6b4a:	d0fc      	beq.n	6b46 <trx_reg_read+0x4a>
    6b4c:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    6b4e:	0752      	lsls	r2, r2, #29
    6b50:	d50c      	bpl.n	6b6c <trx_reg_read+0x70>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    6b52:	8b5a      	ldrh	r2, [r3, #26]
    6b54:	0752      	lsls	r2, r2, #29
    6b56:	d501      	bpl.n	6b5c <trx_reg_read+0x60>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    6b58:	2204      	movs	r2, #4
    6b5a:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    6b5c:	4a22      	ldr	r2, [pc, #136]	; (6be8 <trx_reg_read+0xec>)
    6b5e:	7992      	ldrb	r2, [r2, #6]
    6b60:	2a01      	cmp	r2, #1
    6b62:	d034      	beq.n	6bce <trx_reg_read+0xd2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    6b64:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    6b66:	b2d2      	uxtb	r2, r2
    6b68:	4922      	ldr	r1, [pc, #136]	; (6bf4 <trx_reg_read+0xf8>)
    6b6a:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	while (!spi_is_ready_to_write(&master)) {
    6b6c:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    6b6e:	7e1a      	ldrb	r2, [r3, #24]
    6b70:	420a      	tst	r2, r1
    6b72:	d0fc      	beq.n	6b6e <trx_reg_read+0x72>
    6b74:	7e1a      	ldrb	r2, [r3, #24]
	if(!spi_is_ready_to_write(module)) 
    6b76:	07d2      	lsls	r2, r2, #31
    6b78:	d501      	bpl.n	6b7e <trx_reg_read+0x82>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    6b7a:	2200      	movs	r2, #0
    6b7c:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, 0);
	while (!spi_is_write_complete(&master)) {
    6b7e:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    6b80:	7e1a      	ldrb	r2, [r3, #24]
    6b82:	420a      	tst	r2, r1
    6b84:	d0fc      	beq.n	6b80 <trx_reg_read+0x84>
	}
	while (!spi_is_ready_to_read(&master)) {
    6b86:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    6b88:	7e1a      	ldrb	r2, [r3, #24]
    6b8a:	420a      	tst	r2, r1
    6b8c:	d0fc      	beq.n	6b88 <trx_reg_read+0x8c>
    6b8e:	7e1a      	ldrb	r2, [r3, #24]
	uint16_t register_value = 0;
    6b90:	2500      	movs	r5, #0
	if (!spi_is_ready_to_read(module)) {
    6b92:	0752      	lsls	r2, r2, #29
    6b94:	d50a      	bpl.n	6bac <trx_reg_read+0xb0>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    6b96:	8b5a      	ldrh	r2, [r3, #26]
    6b98:	0752      	lsls	r2, r2, #29
    6b9a:	d501      	bpl.n	6ba0 <trx_reg_read+0xa4>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    6b9c:	2204      	movs	r2, #4
    6b9e:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    6ba0:	4a11      	ldr	r2, [pc, #68]	; (6be8 <trx_reg_read+0xec>)
    6ba2:	7992      	ldrb	r2, [r2, #6]
    6ba4:	2a01      	cmp	r2, #1
    6ba6:	d018      	beq.n	6bda <trx_reg_read+0xde>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    6ba8:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    6baa:	b2ed      	uxtb	r5, r5
	}
	spi_read(&master, &register_value);

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    6bac:	2200      	movs	r2, #0
    6bae:	490f      	ldr	r1, [pc, #60]	; (6bec <trx_reg_read+0xf0>)
    6bb0:	480d      	ldr	r0, [pc, #52]	; (6be8 <trx_reg_read+0xec>)
    6bb2:	4b0f      	ldr	r3, [pc, #60]	; (6bf0 <trx_reg_read+0xf4>)
    6bb4:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    6bb6:	23ff      	movs	r3, #255	; 0xff
    6bb8:	4223      	tst	r3, r4
    6bba:	d005      	beq.n	6bc8 <trx_reg_read+0xcc>
		cpu_irq_enable();
    6bbc:	2201      	movs	r2, #1
    6bbe:	4b09      	ldr	r3, [pc, #36]	; (6be4 <trx_reg_read+0xe8>)
    6bc0:	701a      	strb	r2, [r3, #0]
    6bc2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    6bc6:	b662      	cpsie	i

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();

	return register_value;
    6bc8:	b2e8      	uxtb	r0, r5
}
    6bca:	b002      	add	sp, #8
    6bcc:	bd70      	pop	{r4, r5, r6, pc}
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    6bce:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    6bd0:	05d2      	lsls	r2, r2, #23
    6bd2:	0dd2      	lsrs	r2, r2, #23
    6bd4:	4907      	ldr	r1, [pc, #28]	; (6bf4 <trx_reg_read+0xf8>)
    6bd6:	800a      	strh	r2, [r1, #0]
    6bd8:	e7c8      	b.n	6b6c <trx_reg_read+0x70>
    6bda:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    6bdc:	05ed      	lsls	r5, r5, #23
    6bde:	0ded      	lsrs	r5, r5, #23
    6be0:	e7e4      	b.n	6bac <trx_reg_read+0xb0>
    6be2:	46c0      	nop			; (mov r8, r8)
    6be4:	2000000c 	.word	0x2000000c
    6be8:	20000d44 	.word	0x20000d44
    6bec:	20000d08 	.word	0x20000d08
    6bf0:	000046f9 	.word	0x000046f9
    6bf4:	20000d00 	.word	0x20000d00

00006bf8 <trx_reg_write>:

void trx_reg_write(uint8_t addr, uint8_t data)
{
    6bf8:	b5f0      	push	{r4, r5, r6, r7, lr}
    6bfa:	b083      	sub	sp, #12
    6bfc:	0006      	movs	r6, r0
    6bfe:	000c      	movs	r4, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    6c00:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    6c04:	425a      	negs	r2, r3
    6c06:	4153      	adcs	r3, r2
    6c08:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    6c0a:	b672      	cpsid	i
    6c0c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    6c10:	2200      	movs	r2, #0
    6c12:	4b34      	ldr	r3, [pc, #208]	; (6ce4 <trx_reg_write+0xec>)
    6c14:	701a      	strb	r2, [r3, #0]
	return flags;
    6c16:	9d01      	ldr	r5, [sp, #4]
	/* Prepare the command byte */
	addr |= WRITE_ACCESS_COMMAND;

#if SAMD || SAMR21 || SAML21 || SAMR30
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    6c18:	4f33      	ldr	r7, [pc, #204]	; (6ce8 <trx_reg_write+0xf0>)
    6c1a:	3201      	adds	r2, #1
    6c1c:	4933      	ldr	r1, [pc, #204]	; (6cec <trx_reg_write+0xf4>)
    6c1e:	0038      	movs	r0, r7
    6c20:	4b33      	ldr	r3, [pc, #204]	; (6cf0 <trx_reg_write+0xf8>)
    6c22:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    6c24:	683b      	ldr	r3, [r7, #0]

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    6c26:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    6c28:	7e1a      	ldrb	r2, [r3, #24]
    6c2a:	420a      	tst	r2, r1
    6c2c:	d0fc      	beq.n	6c28 <trx_reg_write+0x30>
    6c2e:	7e1a      	ldrb	r2, [r3, #24]
	if(!spi_is_ready_to_write(module)) 
    6c30:	07d2      	lsls	r2, r2, #31
    6c32:	d502      	bpl.n	6c3a <trx_reg_write+0x42>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    6c34:	22c0      	movs	r2, #192	; 0xc0
    6c36:	4316      	orrs	r6, r2
    6c38:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    6c3a:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    6c3c:	7e1a      	ldrb	r2, [r3, #24]
    6c3e:	420a      	tst	r2, r1
    6c40:	d0fc      	beq.n	6c3c <trx_reg_write+0x44>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    6c42:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    6c44:	7e1a      	ldrb	r2, [r3, #24]
    6c46:	420a      	tst	r2, r1
    6c48:	d0fc      	beq.n	6c44 <trx_reg_write+0x4c>
    6c4a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    6c4c:	0752      	lsls	r2, r2, #29
    6c4e:	d50c      	bpl.n	6c6a <trx_reg_write+0x72>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    6c50:	8b5a      	ldrh	r2, [r3, #26]
    6c52:	0752      	lsls	r2, r2, #29
    6c54:	d501      	bpl.n	6c5a <trx_reg_write+0x62>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    6c56:	2204      	movs	r2, #4
    6c58:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    6c5a:	4a23      	ldr	r2, [pc, #140]	; (6ce8 <trx_reg_write+0xf0>)
    6c5c:	7992      	ldrb	r2, [r2, #6]
    6c5e:	2a01      	cmp	r2, #1
    6c60:	d033      	beq.n	6cca <trx_reg_write+0xd2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    6c62:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    6c64:	b2d2      	uxtb	r2, r2
    6c66:	4923      	ldr	r1, [pc, #140]	; (6cf4 <trx_reg_write+0xfc>)
    6c68:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Write the byte in the transceiver data register */
	while (!spi_is_ready_to_write(&master)) {
    6c6a:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    6c6c:	7e1a      	ldrb	r2, [r3, #24]
    6c6e:	420a      	tst	r2, r1
    6c70:	d0fc      	beq.n	6c6c <trx_reg_write+0x74>
    6c72:	7e1a      	ldrb	r2, [r3, #24]
	if(!spi_is_ready_to_write(module)) 
    6c74:	07d2      	lsls	r2, r2, #31
    6c76:	d500      	bpl.n	6c7a <trx_reg_write+0x82>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    6c78:	629c      	str	r4, [r3, #40]	; 0x28
	}
	spi_write(&master, data);
	while (!spi_is_write_complete(&master)) {
    6c7a:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    6c7c:	7e1a      	ldrb	r2, [r3, #24]
    6c7e:	420a      	tst	r2, r1
    6c80:	d0fc      	beq.n	6c7c <trx_reg_write+0x84>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    6c82:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    6c84:	7e1a      	ldrb	r2, [r3, #24]
    6c86:	420a      	tst	r2, r1
    6c88:	d0fc      	beq.n	6c84 <trx_reg_write+0x8c>
    6c8a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    6c8c:	0752      	lsls	r2, r2, #29
    6c8e:	d50c      	bpl.n	6caa <trx_reg_write+0xb2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    6c90:	8b5a      	ldrh	r2, [r3, #26]
    6c92:	0752      	lsls	r2, r2, #29
    6c94:	d501      	bpl.n	6c9a <trx_reg_write+0xa2>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    6c96:	2204      	movs	r2, #4
    6c98:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    6c9a:	4a13      	ldr	r2, [pc, #76]	; (6ce8 <trx_reg_write+0xf0>)
    6c9c:	7992      	ldrb	r2, [r2, #6]
    6c9e:	2a01      	cmp	r2, #1
    6ca0:	d019      	beq.n	6cd6 <trx_reg_write+0xde>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    6ca2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6ca4:	b2db      	uxtb	r3, r3
    6ca6:	4a13      	ldr	r2, [pc, #76]	; (6cf4 <trx_reg_write+0xfc>)
    6ca8:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    6caa:	2200      	movs	r2, #0
    6cac:	490f      	ldr	r1, [pc, #60]	; (6cec <trx_reg_write+0xf4>)
    6cae:	480e      	ldr	r0, [pc, #56]	; (6ce8 <trx_reg_write+0xf0>)
    6cb0:	4b0f      	ldr	r3, [pc, #60]	; (6cf0 <trx_reg_write+0xf8>)
    6cb2:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    6cb4:	23ff      	movs	r3, #255	; 0xff
    6cb6:	422b      	tst	r3, r5
    6cb8:	d005      	beq.n	6cc6 <trx_reg_write+0xce>
		cpu_irq_enable();
    6cba:	2201      	movs	r2, #1
    6cbc:	4b09      	ldr	r3, [pc, #36]	; (6ce4 <trx_reg_write+0xec>)
    6cbe:	701a      	strb	r2, [r3, #0]
    6cc0:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    6cc4:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    6cc6:	b003      	add	sp, #12
    6cc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    6cca:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    6ccc:	05d2      	lsls	r2, r2, #23
    6cce:	0dd2      	lsrs	r2, r2, #23
    6cd0:	4908      	ldr	r1, [pc, #32]	; (6cf4 <trx_reg_write+0xfc>)
    6cd2:	800a      	strh	r2, [r1, #0]
    6cd4:	e7c9      	b.n	6c6a <trx_reg_write+0x72>
    6cd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6cd8:	05db      	lsls	r3, r3, #23
    6cda:	0ddb      	lsrs	r3, r3, #23
    6cdc:	4a05      	ldr	r2, [pc, #20]	; (6cf4 <trx_reg_write+0xfc>)
    6cde:	8013      	strh	r3, [r2, #0]
    6ce0:	e7e3      	b.n	6caa <trx_reg_write+0xb2>
    6ce2:	46c0      	nop			; (mov r8, r8)
    6ce4:	2000000c 	.word	0x2000000c
    6ce8:	20000d44 	.word	0x20000d44
    6cec:	20000d08 	.word	0x20000d08
    6cf0:	000046f9 	.word	0x000046f9
    6cf4:	20000d00 	.word	0x20000d00

00006cf8 <trx_irq_init>:
	 * Set the handler function.
	 * The handler is set before enabling the interrupt to prepare for
	 * spurious
	 * interrupts, that can pop up the moment they are enabled
	 */
	irq_hdl_trx = (irq_handler_t)trx_irq_cb;
    6cf8:	4b01      	ldr	r3, [pc, #4]	; (6d00 <trx_irq_init+0x8>)
    6cfa:	6018      	str	r0, [r3, #0]
}
    6cfc:	4770      	bx	lr
    6cfe:	46c0      	nop			; (mov r8, r8)
    6d00:	20000484 	.word	0x20000484

00006d04 <trx_bit_read>:

uint8_t trx_bit_read(uint8_t addr, uint8_t mask, uint8_t pos)
{
    6d04:	b570      	push	{r4, r5, r6, lr}
    6d06:	000c      	movs	r4, r1
    6d08:	0015      	movs	r5, r2
	uint8_t ret;
	ret = trx_reg_read(addr);
    6d0a:	4b03      	ldr	r3, [pc, #12]	; (6d18 <trx_bit_read+0x14>)
    6d0c:	4798      	blx	r3
	ret &= mask;
	ret >>= pos;
    6d0e:	4004      	ands	r4, r0
    6d10:	412c      	asrs	r4, r5
	return ret;
    6d12:	b2e0      	uxtb	r0, r4
}
    6d14:	bd70      	pop	{r4, r5, r6, pc}
    6d16:	46c0      	nop			; (mov r8, r8)
    6d18:	00006afd 	.word	0x00006afd

00006d1c <trx_bit_write>:

void trx_bit_write(uint8_t reg_addr, uint8_t mask, uint8_t pos,
		uint8_t new_value)
{
    6d1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6d1e:	0004      	movs	r4, r0
    6d20:	000e      	movs	r6, r1
    6d22:	0017      	movs	r7, r2
    6d24:	001d      	movs	r5, r3
	uint8_t current_reg_value;
	current_reg_value = trx_reg_read(reg_addr);
    6d26:	4b05      	ldr	r3, [pc, #20]	; (6d3c <trx_bit_write+0x20>)
    6d28:	4798      	blx	r3
	current_reg_value &= ~mask;
    6d2a:	43b0      	bics	r0, r6
	new_value <<= pos;
    6d2c:	40bd      	lsls	r5, r7
	new_value &= mask;
    6d2e:	4035      	ands	r5, r6
	new_value |= current_reg_value;
    6d30:	b2c1      	uxtb	r1, r0
	trx_reg_write(reg_addr, new_value);
    6d32:	4329      	orrs	r1, r5
    6d34:	0020      	movs	r0, r4
    6d36:	4b02      	ldr	r3, [pc, #8]	; (6d40 <trx_bit_write+0x24>)
    6d38:	4798      	blx	r3
}
    6d3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6d3c:	00006afd 	.word	0x00006afd
    6d40:	00006bf9 	.word	0x00006bf9

00006d44 <trx_frame_read>:

void trx_frame_read(uint8_t *data, uint8_t length)
{
    6d44:	b5f0      	push	{r4, r5, r6, r7, lr}
    6d46:	46d6      	mov	lr, sl
    6d48:	464f      	mov	r7, r9
    6d4a:	4646      	mov	r6, r8
    6d4c:	b5c0      	push	{r6, r7, lr}
    6d4e:	b082      	sub	sp, #8
    6d50:	0005      	movs	r5, r0
    6d52:	000c      	movs	r4, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    6d54:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    6d58:	425a      	negs	r2, r3
    6d5a:	4153      	adcs	r3, r2
    6d5c:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    6d5e:	b672      	cpsid	i
    6d60:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    6d64:	2200      	movs	r2, #0
    6d66:	4b3e      	ldr	r3, [pc, #248]	; (6e60 <trx_frame_read+0x11c>)
    6d68:	701a      	strb	r2, [r3, #0]
	return flags;
    6d6a:	9b01      	ldr	r3, [sp, #4]
    6d6c:	4698      	mov	r8, r3
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21 || SAMR30
	uint16_t temp;
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    6d6e:	4f3d      	ldr	r7, [pc, #244]	; (6e64 <trx_frame_read+0x120>)
    6d70:	3201      	adds	r2, #1
    6d72:	493d      	ldr	r1, [pc, #244]	; (6e68 <trx_frame_read+0x124>)
    6d74:	0038      	movs	r0, r7
    6d76:	4b3d      	ldr	r3, [pc, #244]	; (6e6c <trx_frame_read+0x128>)
    6d78:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    6d7a:	683b      	ldr	r3, [r7, #0]

	temp = TRX_CMD_FR;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    6d7c:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    6d7e:	7e1a      	ldrb	r2, [r3, #24]
    6d80:	420a      	tst	r2, r1
    6d82:	d0fc      	beq.n	6d7e <trx_frame_read+0x3a>
    6d84:	7e1a      	ldrb	r2, [r3, #24]
	if(!spi_is_ready_to_write(module)) 
    6d86:	07d2      	lsls	r2, r2, #31
    6d88:	d501      	bpl.n	6d8e <trx_frame_read+0x4a>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    6d8a:	2220      	movs	r2, #32
    6d8c:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    6d8e:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    6d90:	7e1a      	ldrb	r2, [r3, #24]
    6d92:	420a      	tst	r2, r1
    6d94:	d0fc      	beq.n	6d90 <trx_frame_read+0x4c>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    6d96:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    6d98:	7e1a      	ldrb	r2, [r3, #24]
    6d9a:	420a      	tst	r2, r1
    6d9c:	d0fc      	beq.n	6d98 <trx_frame_read+0x54>
    6d9e:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    6da0:	0752      	lsls	r2, r2, #29
    6da2:	d50c      	bpl.n	6dbe <trx_frame_read+0x7a>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    6da4:	8b5a      	ldrh	r2, [r3, #26]
    6da6:	0752      	lsls	r2, r2, #29
    6da8:	d501      	bpl.n	6dae <trx_frame_read+0x6a>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    6daa:	2204      	movs	r2, #4
    6dac:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    6dae:	4a2d      	ldr	r2, [pc, #180]	; (6e64 <trx_frame_read+0x120>)
    6db0:	7992      	ldrb	r2, [r2, #6]
    6db2:	2a01      	cmp	r2, #1
    6db4:	d013      	beq.n	6dde <trx_frame_read+0x9a>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    6db6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6db8:	b2db      	uxtb	r3, r3
    6dba:	4a2d      	ldr	r2, [pc, #180]	; (6e70 <trx_frame_read+0x12c>)
    6dbc:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	while (length--) {
    6dbe:	1e63      	subs	r3, r4, #1
    6dc0:	b2db      	uxtb	r3, r3
    6dc2:	2c00      	cmp	r4, #0
    6dc4:	d036      	beq.n	6e34 <trx_frame_read+0xf0>
    6dc6:	3301      	adds	r3, #1
    6dc8:	469c      	mov	ip, r3
    6dca:	44ac      	add	ip, r5
    6dcc:	2720      	movs	r7, #32
	SercomSpi *const spi_module = &(module->hw->SPI);
    6dce:	4e25      	ldr	r6, [pc, #148]	; (6e64 <trx_frame_read+0x120>)
		while (!spi_is_ready_to_write(&master)) {
    6dd0:	2001      	movs	r0, #1
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    6dd2:	2300      	movs	r3, #0
    6dd4:	469a      	mov	sl, r3
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    6dd6:	2402      	movs	r4, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    6dd8:	2104      	movs	r1, #4
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    6dda:	46b1      	mov	r9, r6
    6ddc:	e00f      	b.n	6dfe <trx_frame_read+0xba>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    6dde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6de0:	05db      	lsls	r3, r3, #23
    6de2:	0ddb      	lsrs	r3, r3, #23
    6de4:	4a22      	ldr	r2, [pc, #136]	; (6e70 <trx_frame_read+0x12c>)
    6de6:	8013      	strh	r3, [r2, #0]
    6de8:	e7e9      	b.n	6dbe <trx_frame_read+0x7a>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    6dea:	464a      	mov	r2, r9
    6dec:	7992      	ldrb	r2, [r2, #6]
    6dee:	2a01      	cmp	r2, #1
    6df0:	d01c      	beq.n	6e2c <trx_frame_read+0xe8>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    6df2:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    6df4:	b2ff      	uxtb	r7, r7
		}
		spi_read(&master, &temp);
		*data = temp;
    6df6:	702f      	strb	r7, [r5, #0]
		data++;
    6df8:	3501      	adds	r5, #1
	while (length--) {
    6dfa:	4565      	cmp	r5, ip
    6dfc:	d01a      	beq.n	6e34 <trx_frame_read+0xf0>
	SercomSpi *const spi_module = &(module->hw->SPI);
    6dfe:	6833      	ldr	r3, [r6, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    6e00:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    6e02:	4202      	tst	r2, r0
    6e04:	d0fc      	beq.n	6e00 <trx_frame_read+0xbc>
    6e06:	7e1a      	ldrb	r2, [r3, #24]
	if(!spi_is_ready_to_write(module)) 
    6e08:	4202      	tst	r2, r0
    6e0a:	d001      	beq.n	6e10 <trx_frame_read+0xcc>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    6e0c:	4652      	mov	r2, sl
    6e0e:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    6e10:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    6e12:	4222      	tst	r2, r4
    6e14:	d0fc      	beq.n	6e10 <trx_frame_read+0xcc>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    6e16:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    6e18:	420a      	tst	r2, r1
    6e1a:	d0fc      	beq.n	6e16 <trx_frame_read+0xd2>
    6e1c:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    6e1e:	420a      	tst	r2, r1
    6e20:	d0e9      	beq.n	6df6 <trx_frame_read+0xb2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    6e22:	8b5a      	ldrh	r2, [r3, #26]
    6e24:	420a      	tst	r2, r1
    6e26:	d0e0      	beq.n	6dea <trx_frame_read+0xa6>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    6e28:	8359      	strh	r1, [r3, #26]
    6e2a:	e7de      	b.n	6dea <trx_frame_read+0xa6>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    6e2c:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    6e2e:	05ff      	lsls	r7, r7, #23
    6e30:	0dff      	lsrs	r7, r7, #23
    6e32:	e7e0      	b.n	6df6 <trx_frame_read+0xb2>
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    6e34:	2200      	movs	r2, #0
    6e36:	490c      	ldr	r1, [pc, #48]	; (6e68 <trx_frame_read+0x124>)
    6e38:	480a      	ldr	r0, [pc, #40]	; (6e64 <trx_frame_read+0x120>)
    6e3a:	4b0c      	ldr	r3, [pc, #48]	; (6e6c <trx_frame_read+0x128>)
    6e3c:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    6e3e:	23ff      	movs	r3, #255	; 0xff
    6e40:	4642      	mov	r2, r8
    6e42:	4213      	tst	r3, r2
    6e44:	d005      	beq.n	6e52 <trx_frame_read+0x10e>
		cpu_irq_enable();
    6e46:	2201      	movs	r2, #1
    6e48:	4b05      	ldr	r3, [pc, #20]	; (6e60 <trx_frame_read+0x11c>)
    6e4a:	701a      	strb	r2, [r3, #0]
    6e4c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    6e50:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    6e52:	b002      	add	sp, #8
    6e54:	bc1c      	pop	{r2, r3, r4}
    6e56:	4690      	mov	r8, r2
    6e58:	4699      	mov	r9, r3
    6e5a:	46a2      	mov	sl, r4
    6e5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6e5e:	46c0      	nop			; (mov r8, r8)
    6e60:	2000000c 	.word	0x2000000c
    6e64:	20000d44 	.word	0x20000d44
    6e68:	20000d08 	.word	0x20000d08
    6e6c:	000046f9 	.word	0x000046f9
    6e70:	20000d00 	.word	0x20000d00

00006e74 <usart_write_callback>:
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    6e74:	2280      	movs	r2, #128	; 0x80
    6e76:	0312      	lsls	r2, r2, #12
    6e78:	4b01      	ldr	r3, [pc, #4]	; (6e80 <usart_write_callback+0xc>)
    6e7a:	61da      	str	r2, [r3, #28]
}

void usart_write_callback(struct usart_module *const usart_module)
{
	port_pin_toggle_output_level(LED_0_PIN);
}
    6e7c:	4770      	bx	lr
    6e7e:	46c0      	nop			; (mov r8, r8)
    6e80:	41004400 	.word	0x41004400

00006e84 <tc_isr>:
}

// [callback_funcs]
void tc_isr(struct tc_module *const module_inst)
{
	if(zigbee_setdata){
    6e84:	4b0a      	ldr	r3, [pc, #40]	; (6eb0 <tc_isr+0x2c>)
    6e86:	781b      	ldrb	r3, [r3, #0]
    6e88:	2b00      	cmp	r3, #0
    6e8a:	d010      	beq.n	6eae <tc_isr+0x2a>
		clock_count_timer++;
    6e8c:	4b09      	ldr	r3, [pc, #36]	; (6eb4 <tc_isr+0x30>)
    6e8e:	681a      	ldr	r2, [r3, #0]
    6e90:	3201      	adds	r2, #1
    6e92:	601a      	str	r2, [r3, #0]
		if(clock_count_timer>=200) {				
    6e94:	681b      	ldr	r3, [r3, #0]
    6e96:	2bc7      	cmp	r3, #199	; 0xc7
    6e98:	d909      	bls.n	6eae <tc_isr+0x2a>
			clock_count_timer=0;
    6e9a:	2200      	movs	r2, #0
    6e9c:	4b05      	ldr	r3, [pc, #20]	; (6eb4 <tc_isr+0x30>)
    6e9e:	601a      	str	r2, [r3, #0]
			buff[0]=' ';
    6ea0:	4b05      	ldr	r3, [pc, #20]	; (6eb8 <tc_isr+0x34>)
    6ea2:	3220      	adds	r2, #32
    6ea4:	701a      	strb	r2, [r3, #0]
			buff[1]=' ';
    6ea6:	705a      	strb	r2, [r3, #1]
			buff[2]=' ';
    6ea8:	709a      	strb	r2, [r3, #2]
			buff[3]=' ';			
    6eaa:	70da      	strb	r2, [r3, #3]
			buff[4]=' ';
    6eac:	711a      	strb	r2, [r3, #4]
		}
	}
}
    6eae:	4770      	bx	lr
    6eb0:	20000a4d 	.word	0x20000a4d
    6eb4:	20000490 	.word	0x20000490
    6eb8:	20000488 	.word	0x20000488

00006ebc <usart_read_callback>:
{
    6ebc:	b510      	push	{r4, lr}
	usart_write_buffer_job(&usart_instance,
    6ebe:	2205      	movs	r2, #5
    6ec0:	4902      	ldr	r1, [pc, #8]	; (6ecc <usart_read_callback+0x10>)
    6ec2:	4803      	ldr	r0, [pc, #12]	; (6ed0 <usart_read_callback+0x14>)
    6ec4:	4b03      	ldr	r3, [pc, #12]	; (6ed4 <usart_read_callback+0x18>)
    6ec6:	4798      	blx	r3
}
    6ec8:	bd10      	pop	{r4, pc}
    6eca:	46c0      	nop			; (mov r8, r8)
    6ecc:	200010b0 	.word	0x200010b0
    6ed0:	20000df4 	.word	0x20000df4
    6ed4:	000037c5 	.word	0x000037c5

00006ed8 <socket_cb>:
{
    6ed8:	b5f0      	push	{r4, r5, r6, r7, lr}
    6eda:	b087      	sub	sp, #28
    6edc:	0014      	movs	r4, r2
	switch(u8Msg) 
    6ede:	2907      	cmp	r1, #7
    6ee0:	d86e      	bhi.n	6fc0 <socket_cb+0xe8>
    6ee2:	0089      	lsls	r1, r1, #2
    6ee4:	4ba5      	ldr	r3, [pc, #660]	; (717c <socket_cb+0x2a4>)
    6ee6:	585b      	ldr	r3, [r3, r1]
    6ee8:	469f      	mov	pc, r3
			if(pstrBind && pstrBind->status == 0) {
    6eea:	2a00      	cmp	r2, #0
    6eec:	d003      	beq.n	6ef6 <socket_cb+0x1e>
    6eee:	2300      	movs	r3, #0
    6ef0:	56d3      	ldrsb	r3, [r2, r3]
    6ef2:	2b00      	cmp	r3, #0
    6ef4:	d007      	beq.n	6f06 <socket_cb+0x2e>
				close(tcp_server_socket);
    6ef6:	4ca2      	ldr	r4, [pc, #648]	; (7180 <socket_cb+0x2a8>)
    6ef8:	2000      	movs	r0, #0
    6efa:	5620      	ldrsb	r0, [r4, r0]
    6efc:	4ba1      	ldr	r3, [pc, #644]	; (7184 <socket_cb+0x2ac>)
    6efe:	4798      	blx	r3
				tcp_server_socket = -1;
    6f00:	23ff      	movs	r3, #255	; 0xff
    6f02:	7023      	strb	r3, [r4, #0]
    6f04:	e05c      	b.n	6fc0 <socket_cb+0xe8>
				listen(tcp_server_socket, 0);				
    6f06:	4b9e      	ldr	r3, [pc, #632]	; (7180 <socket_cb+0x2a8>)
    6f08:	2000      	movs	r0, #0
    6f0a:	5618      	ldrsb	r0, [r3, r0]
    6f0c:	2100      	movs	r1, #0
    6f0e:	4b9e      	ldr	r3, [pc, #632]	; (7188 <socket_cb+0x2b0>)
    6f10:	4798      	blx	r3
    6f12:	e055      	b.n	6fc0 <socket_cb+0xe8>
			if(pstrListen && pstrListen->status == 0) 
    6f14:	2a00      	cmp	r2, #0
    6f16:	d003      	beq.n	6f20 <socket_cb+0x48>
    6f18:	2300      	movs	r3, #0
    6f1a:	56d3      	ldrsb	r3, [r2, r3]
    6f1c:	2b00      	cmp	r3, #0
    6f1e:	d007      	beq.n	6f30 <socket_cb+0x58>
				close(tcp_server_socket);
    6f20:	4c97      	ldr	r4, [pc, #604]	; (7180 <socket_cb+0x2a8>)
    6f22:	2000      	movs	r0, #0
    6f24:	5620      	ldrsb	r0, [r4, r0]
    6f26:	4b97      	ldr	r3, [pc, #604]	; (7184 <socket_cb+0x2ac>)
    6f28:	4798      	blx	r3
				tcp_server_socket = -1;
    6f2a:	23ff      	movs	r3, #255	; 0xff
    6f2c:	7023      	strb	r3, [r4, #0]
    6f2e:	e047      	b.n	6fc0 <socket_cb+0xe8>
				accept(tcp_server_socket, NULL, NULL);
    6f30:	4b93      	ldr	r3, [pc, #588]	; (7180 <socket_cb+0x2a8>)
    6f32:	2000      	movs	r0, #0
    6f34:	5618      	ldrsb	r0, [r3, r0]
    6f36:	2200      	movs	r2, #0
    6f38:	2100      	movs	r1, #0
    6f3a:	4b94      	ldr	r3, [pc, #592]	; (718c <socket_cb+0x2b4>)
    6f3c:	4798      	blx	r3
    6f3e:	e03f      	b.n	6fc0 <socket_cb+0xe8>
			if(pstrAccept) 
    6f40:	2a00      	cmp	r2, #0
    6f42:	d011      	beq.n	6f68 <socket_cb+0x90>
				accept(tcp_server_socket, NULL, NULL);
    6f44:	4b8e      	ldr	r3, [pc, #568]	; (7180 <socket_cb+0x2a8>)
    6f46:	2000      	movs	r0, #0
    6f48:	5618      	ldrsb	r0, [r3, r0]
    6f4a:	2200      	movs	r2, #0
    6f4c:	2100      	movs	r1, #0
    6f4e:	4b8f      	ldr	r3, [pc, #572]	; (718c <socket_cb+0x2b4>)
    6f50:	4798      	blx	r3
				tcp_client_socket = pstrAccept->sock;
    6f52:	2000      	movs	r0, #0
    6f54:	5620      	ldrsb	r0, [r4, r0]
    6f56:	4b8e      	ldr	r3, [pc, #568]	; (7190 <socket_cb+0x2b8>)
    6f58:	7018      	strb	r0, [r3, #0]
				recv(tcp_client_socket, gau8SocketTestBuffer, sizeof(gau8SocketTestBuffer), 1000);		
    6f5a:	23fa      	movs	r3, #250	; 0xfa
    6f5c:	009b      	lsls	r3, r3, #2
    6f5e:	4a8d      	ldr	r2, [pc, #564]	; (7194 <socket_cb+0x2bc>)
    6f60:	498d      	ldr	r1, [pc, #564]	; (7198 <socket_cb+0x2c0>)
    6f62:	4d8e      	ldr	r5, [pc, #568]	; (719c <socket_cb+0x2c4>)
    6f64:	47a8      	blx	r5
    6f66:	e010      	b.n	6f8a <socket_cb+0xb2>
				close(tcp_server_socket);
    6f68:	4c85      	ldr	r4, [pc, #532]	; (7180 <socket_cb+0x2a8>)
    6f6a:	2000      	movs	r0, #0
    6f6c:	5620      	ldrsb	r0, [r4, r0]
    6f6e:	4b85      	ldr	r3, [pc, #532]	; (7184 <socket_cb+0x2ac>)
    6f70:	4798      	blx	r3
				tcp_server_socket = -1;				
    6f72:	23ff      	movs	r3, #255	; 0xff
    6f74:	7023      	strb	r3, [r4, #0]
				close(tcp_client_socket);
    6f76:	4c86      	ldr	r4, [pc, #536]	; (7190 <socket_cb+0x2b8>)
    6f78:	2000      	movs	r0, #0
    6f7a:	5620      	ldrsb	r0, [r4, r0]
    6f7c:	4b81      	ldr	r3, [pc, #516]	; (7184 <socket_cb+0x2ac>)
    6f7e:	4798      	blx	r3
				tcp_client_socket = -1;
    6f80:	23ff      	movs	r3, #255	; 0xff
    6f82:	7023      	strb	r3, [r4, #0]
    6f84:	e01c      	b.n	6fc0 <socket_cb+0xe8>
			if(pstrConnect && pstrConnect->s8Error >= 0) 
    6f86:	2a00      	cmp	r2, #0
    6f88:	d0f5      	beq.n	6f76 <socket_cb+0x9e>
    6f8a:	7863      	ldrb	r3, [r4, #1]
    6f8c:	2b7f      	cmp	r3, #127	; 0x7f
    6f8e:	d8f2      	bhi.n	6f76 <socket_cb+0x9e>
				slaveDef[0]  = 0x00; // transaction id
    6f90:	4983      	ldr	r1, [pc, #524]	; (71a0 <socket_cb+0x2c8>)
    6f92:	2300      	movs	r3, #0
    6f94:	700b      	strb	r3, [r1, #0]
				slaveDef[1]  = 0x00; // transaction id
    6f96:	704b      	strb	r3, [r1, #1]
				slaveDef[2]  = 0x00; // protocol id
    6f98:	708b      	strb	r3, [r1, #2]
				slaveDef[3]  = 0x00; // protocol id
    6f9a:	70cb      	strb	r3, [r1, #3]
				slaveDef[4]  = 0x00; // length
    6f9c:	710b      	strb	r3, [r1, #4]
				slaveDef[5]  = 0x06; // length 4-5  //unit id부터 바이트 길이를 표시
    6f9e:	2206      	movs	r2, #6
    6fa0:	714a      	strb	r2, [r1, #5]
				slaveDef[6]  = 0x01; // unit id
    6fa2:	3a05      	subs	r2, #5
    6fa4:	718a      	strb	r2, [r1, #6]
				slaveDef[7]  = 0x01; // function
    6fa6:	71ca      	strb	r2, [r1, #7]
				slaveDef[8]  = 0x00; // Data 8byte -> 1 word
    6fa8:	720b      	strb	r3, [r1, #8]
				slaveDef[9]  = 0x00; // ..
    6faa:	724b      	strb	r3, [r1, #9]
				slaveDef[10] = 0x00; // ..
    6fac:	728b      	strb	r3, [r1, #10]
				slaveDef[11] = 0xFF; // ..
    6fae:	33ff      	adds	r3, #255	; 0xff
    6fb0:	72cb      	strb	r3, [r1, #11]
				send(tcp_client_socket, &slaveDef, sizeof(slaveDef), 0);
    6fb2:	4b77      	ldr	r3, [pc, #476]	; (7190 <socket_cb+0x2b8>)
    6fb4:	2000      	movs	r0, #0
    6fb6:	5618      	ldrsb	r0, [r3, r0]
    6fb8:	2300      	movs	r3, #0
    6fba:	320b      	adds	r2, #11
    6fbc:	4c79      	ldr	r4, [pc, #484]	; (71a4 <socket_cb+0x2cc>)
    6fbe:	47a0      	blx	r4
}
    6fc0:	b007      	add	sp, #28
    6fc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
			recv(tcp_client_socket, gau8SocketTestBuffer, sizeof(gau8SocketTestBuffer), 0);
    6fc4:	4b72      	ldr	r3, [pc, #456]	; (7190 <socket_cb+0x2b8>)
    6fc6:	2000      	movs	r0, #0
    6fc8:	5618      	ldrsb	r0, [r3, r0]
    6fca:	2300      	movs	r3, #0
    6fcc:	4a71      	ldr	r2, [pc, #452]	; (7194 <socket_cb+0x2bc>)
    6fce:	4972      	ldr	r1, [pc, #456]	; (7198 <socket_cb+0x2c0>)
    6fd0:	4c72      	ldr	r4, [pc, #456]	; (719c <socket_cb+0x2c4>)
    6fd2:	47a0      	blx	r4
		break;
    6fd4:	e7f4      	b.n	6fc0 <socket_cb+0xe8>
			if(pstrRecv && pstrRecv->s16BufferSize > 0)
    6fd6:	2a00      	cmp	r2, #0
    6fd8:	d100      	bne.n	6fdc <socket_cb+0x104>
    6fda:	e0c7      	b.n	716c <socket_cb+0x294>
    6fdc:	2204      	movs	r2, #4
    6fde:	5ea3      	ldrsh	r3, [r4, r2]
    6fe0:	2b00      	cmp	r3, #0
    6fe2:	dc00      	bgt.n	6fe6 <socket_cb+0x10e>
    6fe4:	e0c2      	b.n	716c <socket_cb+0x294>
				switch(pstrRecv->pu8Buffer[7]) { // read coil
    6fe6:	6823      	ldr	r3, [r4, #0]
    6fe8:	79db      	ldrb	r3, [r3, #7]
    6fea:	2b01      	cmp	r3, #1
    6fec:	d006      	beq.n	6ffc <socket_cb+0x124>
    6fee:	4c6e      	ldr	r4, [pc, #440]	; (71a8 <socket_cb+0x2d0>)
					delay_us(10);			
    6ff0:	2200      	movs	r2, #0
    6ff2:	2700      	movs	r7, #0
    6ff4:	2500      	movs	r5, #0
					switch((sen_len%8))
    6ff6:	2607      	movs	r6, #7
    6ff8:	486c      	ldr	r0, [pc, #432]	; (71ac <socket_cb+0x2d4>)
    6ffa:	e06a      	b.n	70d2 <socket_cb+0x1fa>
					delay_us(10);			
    6ffc:	200a      	movs	r0, #10
    6ffe:	4b6c      	ldr	r3, [pc, #432]	; (71b0 <socket_cb+0x2d8>)
    7000:	4798      	blx	r3
    7002:	496c      	ldr	r1, [pc, #432]	; (71b4 <socket_cb+0x2dc>)
    7004:	2209      	movs	r2, #9
						writeDout[ 3+i*2+1 ] = pstrRecv->pu8Buffer[9+i] & 0x0F ;
    7006:	250f      	movs	r5, #15
    7008:	e008      	b.n	701c <socket_cb+0x144>
						(writeDout[3+i*2] > 9) ? ( writeDout[3+i*2] += 'A') : (writeDout[3+i*2] += '0');
    700a:	3330      	adds	r3, #48	; 0x30
    700c:	70cb      	strb	r3, [r1, #3]
    700e:	e00e      	b.n	702e <socket_cb+0x156>
						(writeDout[3+i*2+1 ] > 9) ? ( writeDout[3+i*2 + 1 ] += 'A') : (writeDout[3+i*2 + 1] += '0');
    7010:	3330      	adds	r3, #48	; 0x30
    7012:	7103      	strb	r3, [r0, #4]
    7014:	3201      	adds	r2, #1
    7016:	3102      	adds	r1, #2
					for(int i = 0 ; i < 4 ; i++){	
    7018:	2a0d      	cmp	r2, #13
    701a:	d011      	beq.n	7040 <socket_cb+0x168>
						writeDout[3+i*2] = (( pstrRecv->pu8Buffer[9+i] >> 4 ) & 0x0F );
    701c:	6823      	ldr	r3, [r4, #0]
    701e:	5c9b      	ldrb	r3, [r3, r2]
    7020:	091b      	lsrs	r3, r3, #4
    7022:	0008      	movs	r0, r1
    7024:	70cb      	strb	r3, [r1, #3]
						(writeDout[3+i*2] > 9) ? ( writeDout[3+i*2] += 'A') : (writeDout[3+i*2] += '0');
    7026:	2b09      	cmp	r3, #9
    7028:	d9ef      	bls.n	700a <socket_cb+0x132>
    702a:	3341      	adds	r3, #65	; 0x41
    702c:	70cb      	strb	r3, [r1, #3]
						writeDout[ 3+i*2+1 ] = pstrRecv->pu8Buffer[9+i] & 0x0F ;
    702e:	6823      	ldr	r3, [r4, #0]
    7030:	5c9b      	ldrb	r3, [r3, r2]
    7032:	402b      	ands	r3, r5
    7034:	7103      	strb	r3, [r0, #4]
						(writeDout[3+i*2+1 ] > 9) ? ( writeDout[3+i*2 + 1 ] += 'A') : (writeDout[3+i*2 + 1] += '0');
    7036:	2b09      	cmp	r3, #9
    7038:	d9ea      	bls.n	7010 <socket_cb+0x138>
    703a:	3341      	adds	r3, #65	; 0x41
    703c:	7103      	strb	r3, [r0, #4]
    703e:	e7e9      	b.n	7014 <socket_cb+0x13c>
					txd_en;printf("%s",writeDout);rxd_en;
    7040:	4c5d      	ldr	r4, [pc, #372]	; (71b8 <socket_cb+0x2e0>)
    7042:	2580      	movs	r5, #128	; 0x80
    7044:	052d      	lsls	r5, r5, #20
    7046:	61a5      	str	r5, [r4, #24]
    7048:	495a      	ldr	r1, [pc, #360]	; (71b4 <socket_cb+0x2dc>)
    704a:	485c      	ldr	r0, [pc, #368]	; (71bc <socket_cb+0x2e4>)
    704c:	4b5c      	ldr	r3, [pc, #368]	; (71c0 <socket_cb+0x2e8>)
    704e:	4798      	blx	r3
    7050:	6165      	str	r5, [r4, #20]
					break;
    7052:	e7cc      	b.n	6fee <socket_cb+0x116>
						case 0: if(sol_valve[sen_len]=='0'){ wr_value += 0x00; }else if(sol_valve[sen_len]=='1'){ wr_value += 0x01;	}else{ wr_value += 0x00; }break; // 0 8 16 ....
    7054:	7823      	ldrb	r3, [r4, #0]
    7056:	2b31      	cmp	r3, #49	; 0x31
    7058:	d137      	bne.n	70ca <socket_cb+0x1f2>
    705a:	3501      	adds	r5, #1
    705c:	b2ed      	uxtb	r5, r5
    705e:	e034      	b.n	70ca <socket_cb+0x1f2>
						case 1: if(sol_valve[sen_len]=='0'){ wr_value += 0x00; }else if(sol_valve[sen_len]=='1'){ wr_value += 0x02;	}else{ wr_value += 0x00; }break; // 1 9 17
    7060:	7823      	ldrb	r3, [r4, #0]
    7062:	2b31      	cmp	r3, #49	; 0x31
    7064:	d131      	bne.n	70ca <socket_cb+0x1f2>
    7066:	3502      	adds	r5, #2
    7068:	b2ed      	uxtb	r5, r5
    706a:	e02e      	b.n	70ca <socket_cb+0x1f2>
						case 2: if(sol_valve[sen_len]=='0'){ wr_value += 0x00; }else if(sol_valve[sen_len]=='1'){ wr_value += 0x04;	}else{ wr_value += 0x00; }break;
    706c:	7823      	ldrb	r3, [r4, #0]
    706e:	2b31      	cmp	r3, #49	; 0x31
    7070:	d12b      	bne.n	70ca <socket_cb+0x1f2>
    7072:	3504      	adds	r5, #4
    7074:	b2ed      	uxtb	r5, r5
    7076:	e028      	b.n	70ca <socket_cb+0x1f2>
						case 3: if(sol_valve[sen_len]=='0'){ wr_value += 0x00; }else if(sol_valve[sen_len]=='1'){ wr_value += 0x08;	}else{ wr_value += 0x00; }break;
    7078:	7823      	ldrb	r3, [r4, #0]
    707a:	2b31      	cmp	r3, #49	; 0x31
    707c:	d125      	bne.n	70ca <socket_cb+0x1f2>
    707e:	3508      	adds	r5, #8
    7080:	b2ed      	uxtb	r5, r5
    7082:	e022      	b.n	70ca <socket_cb+0x1f2>
						case 4: if(sol_valve[sen_len]=='0'){ wr_value += 0x00; }else if(sol_valve[sen_len]=='1'){ wr_value += 0x10;	}else{ wr_value += 0x00; }break;
    7084:	7823      	ldrb	r3, [r4, #0]
    7086:	2b31      	cmp	r3, #49	; 0x31
    7088:	d11f      	bne.n	70ca <socket_cb+0x1f2>
    708a:	3510      	adds	r5, #16
    708c:	b2ed      	uxtb	r5, r5
    708e:	e01c      	b.n	70ca <socket_cb+0x1f2>
						case 5: if(sol_valve[sen_len]=='0'){ wr_value += 0x00; }else if(sol_valve[sen_len]=='1'){ wr_value += 0x20;	}else{ wr_value += 0x00; }break;
    7090:	7823      	ldrb	r3, [r4, #0]
    7092:	2b31      	cmp	r3, #49	; 0x31
    7094:	d119      	bne.n	70ca <socket_cb+0x1f2>
    7096:	3520      	adds	r5, #32
    7098:	b2ed      	uxtb	r5, r5
    709a:	e016      	b.n	70ca <socket_cb+0x1f2>
						case 6: if(sol_valve[sen_len]=='0'){ wr_value += 0x00; }else if(sol_valve[sen_len]=='1'){ wr_value += 0x40;	}else{ wr_value += 0x00; }break;
    709c:	7823      	ldrb	r3, [r4, #0]
    709e:	2b31      	cmp	r3, #49	; 0x31
    70a0:	d113      	bne.n	70ca <socket_cb+0x1f2>
    70a2:	3540      	adds	r5, #64	; 0x40
    70a4:	b2ed      	uxtb	r5, r5
    70a6:	e010      	b.n	70ca <socket_cb+0x1f2>
						case 7: if(sol_valve[sen_len]=='0'){ wr_value += 0x00; }else if(sol_valve[sen_len]=='1'){ wr_value += 0x80;	}else{ wr_value += 0x00; }break;						
    70a8:	7823      	ldrb	r3, [r4, #0]
    70aa:	2b31      	cmp	r3, #49	; 0x31
    70ac:	d104      	bne.n	70b8 <socket_cb+0x1e0>
    70ae:	3d80      	subs	r5, #128	; 0x80
    70b0:	b2ed      	uxtb	r5, r5
    70b2:	e001      	b.n	70b8 <socket_cb+0x1e0>
					if((sen_len%8)==7 && sen_len > 0){						
    70b4:	2b07      	cmp	r3, #7
    70b6:	d108      	bne.n	70ca <socket_cb+0x1f2>
    70b8:	2a00      	cmp	r2, #0
    70ba:	dd06      	ble.n	70ca <socket_cb+0x1f2>
						if(byteup<4)	write_plc[13+byteup] = wr_value;						
    70bc:	2f03      	cmp	r7, #3
    70be:	dc02      	bgt.n	70c6 <socket_cb+0x1ee>
    70c0:	ab01      	add	r3, sp, #4
    70c2:	19db      	adds	r3, r3, r7
    70c4:	735d      	strb	r5, [r3, #13]
						byteup++;
    70c6:	3701      	adds	r7, #1
						wr_value=0x00;
    70c8:	2500      	movs	r5, #0
				for(int sen_len=0; sen_len<128; sen_len++)
    70ca:	3201      	adds	r2, #1
    70cc:	3401      	adds	r4, #1
    70ce:	2a80      	cmp	r2, #128	; 0x80
    70d0:	d009      	beq.n	70e6 <socket_cb+0x20e>
					switch((sen_len%8))
    70d2:	17d1      	asrs	r1, r2, #31
    70d4:	0f49      	lsrs	r1, r1, #29
    70d6:	1853      	adds	r3, r2, r1
    70d8:	4033      	ands	r3, r6
    70da:	1a5b      	subs	r3, r3, r1
    70dc:	2b07      	cmp	r3, #7
    70de:	d8e9      	bhi.n	70b4 <socket_cb+0x1dc>
    70e0:	009b      	lsls	r3, r3, #2
    70e2:	58c3      	ldr	r3, [r0, r3]
    70e4:	469f      	mov	pc, r3
				slaveDef[0]  = 0x00; // transaction id
    70e6:	4b2e      	ldr	r3, [pc, #184]	; (71a0 <socket_cb+0x2c8>)
    70e8:	2200      	movs	r2, #0
    70ea:	701a      	strb	r2, [r3, #0]
				slaveDef[1]  = 0x00; // transaction id
    70ec:	705a      	strb	r2, [r3, #1]
				slaveDef[2]  = 0x00; // protocol id
    70ee:	709a      	strb	r2, [r3, #2]
				slaveDef[3]  = 0x00; // protocol id
    70f0:	70da      	strb	r2, [r3, #3]
				slaveDef[4]  = 0x00; // length
    70f2:	711a      	strb	r2, [r3, #4]
				slaveDef[5]  = 0x06; // length 4-5
    70f4:	2106      	movs	r1, #6
    70f6:	7159      	strb	r1, [r3, #5]
				slaveDef[6]  = 0x01; // unit id
    70f8:	3905      	subs	r1, #5
    70fa:	7199      	strb	r1, [r3, #6]
				slaveDef[7]  = 0x01; // function
    70fc:	71d9      	strb	r1, [r3, #7]
				slaveDef[8]  = 0x00; // Data 8byte -> 1 word
    70fe:	721a      	strb	r2, [r3, #8]
				slaveDef[9]  = 0xA0; // ..
    7100:	319f      	adds	r1, #159	; 0x9f
    7102:	7259      	strb	r1, [r3, #9]
				slaveDef[10] = 0x00; // ..
    7104:	729a      	strb	r2, [r3, #10]
				slaveDef[11] = 0xFF; // ..
    7106:	32ff      	adds	r2, #255	; 0xff
    7108:	72da      	strb	r2, [r3, #11]
				if(test_flag){
    710a:	4b2e      	ldr	r3, [pc, #184]	; (71c4 <socket_cb+0x2ec>)
    710c:	781b      	ldrb	r3, [r3, #0]
    710e:	2b00      	cmp	r3, #0
    7110:	d00b      	beq.n	712a <socket_cb+0x252>
					send(tcp_client_socket, &slaveDef, sizeof(slaveDef), 0);	
    7112:	4b1f      	ldr	r3, [pc, #124]	; (7190 <socket_cb+0x2b8>)
    7114:	2000      	movs	r0, #0
    7116:	5618      	ldrsb	r0, [r3, r0]
    7118:	2300      	movs	r3, #0
    711a:	3af3      	subs	r2, #243	; 0xf3
    711c:	4920      	ldr	r1, [pc, #128]	; (71a0 <socket_cb+0x2c8>)
    711e:	4c21      	ldr	r4, [pc, #132]	; (71a4 <socket_cb+0x2cc>)
    7120:	47a0      	blx	r4
					test_flag=false;
    7122:	2200      	movs	r2, #0
    7124:	4b27      	ldr	r3, [pc, #156]	; (71c4 <socket_cb+0x2ec>)
    7126:	701a      	strb	r2, [r3, #0]
    7128:	e74a      	b.n	6fc0 <socket_cb+0xe8>
					write_plc[0]   = 0x00; // 1   ] transaction id
    712a:	a901      	add	r1, sp, #4
    712c:	2300      	movs	r3, #0
    712e:	700b      	strb	r3, [r1, #0]
					write_plc[1]   = 0x00; // 2   ] transaction id
    7130:	704b      	strb	r3, [r1, #1]
					write_plc[2]   = 0x00; // 3   ] protocol id
    7132:	708b      	strb	r3, [r1, #2]
					write_plc[3]   = 0x00; // 4   ] protocol id
    7134:	70cb      	strb	r3, [r1, #3]
					write_plc[4]   = 0x00; // 5   ] length
    7136:	710b      	strb	r3, [r1, #4]
					write_plc[5]   = 0x0B; // 6	  ] length
    7138:	220b      	movs	r2, #11
    713a:	714a      	strb	r2, [r1, #5]
					write_plc[6]   = 0x01; // 7-01] unit id
    713c:	2401      	movs	r4, #1
    713e:	718c      	strb	r4, [r1, #6]
					write_plc[7]   = 0x0F; // 7-02] function
    7140:	3204      	adds	r2, #4
    7142:	71ca      	strb	r2, [r1, #7]
					write_plc[8]   = 0x00; // 7-03] Starting Addr
    7144:	720b      	strb	r3, [r1, #8]
					write_plc[9]   = 0x00; // 7-04] Starting Addr   //0x0000 0번부터 입력 
    7146:	724b      	strb	r3, [r1, #9]
					write_plc[10]  = 0x00; // 7-05] Quantity of Outputs
    7148:	728b      	strb	r3, [r1, #10]
					write_plc[11]  = 0x20; // 7-06] Quantity of Outputs  //0x0020 32개 제어
    714a:	3320      	adds	r3, #32
    714c:	72cb      	strb	r3, [r1, #11]
					write_plc[12]  = 0x04; // 7-07] byte Count
    714e:	3b1c      	subs	r3, #28
    7150:	730b      	strb	r3, [r1, #12]
					send(tcp_client_socket, &write_plc, sizeof(write_plc), 0);					
    7152:	4b0f      	ldr	r3, [pc, #60]	; (7190 <socket_cb+0x2b8>)
    7154:	2000      	movs	r0, #0
    7156:	5618      	ldrsb	r0, [r3, r0]
    7158:	2300      	movs	r3, #0
    715a:	3202      	adds	r2, #2
    715c:	4d11      	ldr	r5, [pc, #68]	; (71a4 <socket_cb+0x2cc>)
    715e:	47a8      	blx	r5
					test_flag=true;					
    7160:	4b18      	ldr	r3, [pc, #96]	; (71c4 <socket_cb+0x2ec>)
    7162:	701c      	strb	r4, [r3, #0]
					delay_ms(75);
    7164:	204b      	movs	r0, #75	; 0x4b
    7166:	4b18      	ldr	r3, [pc, #96]	; (71c8 <socket_cb+0x2f0>)
    7168:	4798      	blx	r3
			{
    716a:	e729      	b.n	6fc0 <socket_cb+0xe8>
				close(tcp_client_socket);
    716c:	4c08      	ldr	r4, [pc, #32]	; (7190 <socket_cb+0x2b8>)
    716e:	2000      	movs	r0, #0
    7170:	5620      	ldrsb	r0, [r4, r0]
    7172:	4b04      	ldr	r3, [pc, #16]	; (7184 <socket_cb+0x2ac>)
    7174:	4798      	blx	r3
				tcp_client_socket = -1;
    7176:	23ff      	movs	r3, #255	; 0xff
    7178:	7023      	strb	r3, [r4, #0]
}
    717a:	e721      	b.n	6fc0 <socket_cb+0xe8>
    717c:	00009c88 	.word	0x00009c88
    7180:	200000d9 	.word	0x200000d9
    7184:	00003149 	.word	0x00003149
    7188:	00002f11 	.word	0x00002f11
    718c:	00002f69 	.word	0x00002f69
    7190:	200000d8 	.word	0x200000d8
    7194:	000005b4 	.word	0x000005b4
    7198:	20000494 	.word	0x20000494
    719c:	000030b5 	.word	0x000030b5
    71a0:	20001154 	.word	0x20001154
    71a4:	0000301d 	.word	0x0000301d
    71a8:	20000010 	.word	0x20000010
    71ac:	00009ca8 	.word	0x00009ca8
    71b0:	00003e21 	.word	0x00003e21
    71b4:	200000dc 	.word	0x200000dc
    71b8:	41004400 	.word	0x41004400
    71bc:	00009d40 	.word	0x00009d40
    71c0:	00007b2d 	.word	0x00007b2d
    71c4:	200000da 	.word	0x200000da
    71c8:	00003e4d 	.word	0x00003e4d

000071cc <wifi_cb>:
{
    71cc:	b510      	push	{r4, lr}
    71ce:	b082      	sub	sp, #8
	switch(u8MsgType) 
    71d0:	282c      	cmp	r0, #44	; 0x2c
    71d2:	d003      	beq.n	71dc <wifi_cb+0x10>
    71d4:	2832      	cmp	r0, #50	; 0x32
    71d6:	d015      	beq.n	7204 <wifi_cb+0x38>
}
    71d8:	b002      	add	sp, #8
    71da:	bd10      	pop	{r4, pc}
			if(pstrWifiState->u8CurrState == M2M_WIFI_CONNECTED) {
    71dc:	780b      	ldrb	r3, [r1, #0]
    71de:	2b01      	cmp	r3, #1
    71e0:	d00d      	beq.n	71fe <wifi_cb+0x32>
			} else if(pstrWifiState->u8CurrState == M2M_WIFI_DISCONNECTED) {
    71e2:	2b00      	cmp	r3, #0
    71e4:	d1f8      	bne.n	71d8 <wifi_cb+0xc>
				wifi_connected = 0;
    71e6:	2200      	movs	r2, #0
    71e8:	4b08      	ldr	r3, [pc, #32]	; (720c <wifi_cb+0x40>)
    71ea:	701a      	strb	r2, [r3, #0]
				m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID), 
    71ec:	23ff      	movs	r3, #255	; 0xff
    71ee:	9300      	str	r3, [sp, #0]
    71f0:	4b07      	ldr	r3, [pc, #28]	; (7210 <wifi_cb+0x44>)
    71f2:	3202      	adds	r2, #2
    71f4:	210e      	movs	r1, #14
    71f6:	4807      	ldr	r0, [pc, #28]	; (7214 <wifi_cb+0x48>)
    71f8:	4c07      	ldr	r4, [pc, #28]	; (7218 <wifi_cb+0x4c>)
    71fa:	47a0      	blx	r4
    71fc:	e7ec      	b.n	71d8 <wifi_cb+0xc>
				m2m_wifi_request_dhcp_client();
    71fe:	4b07      	ldr	r3, [pc, #28]	; (721c <wifi_cb+0x50>)
    7200:	4798      	blx	r3
    7202:	e7e9      	b.n	71d8 <wifi_cb+0xc>
			wifi_connected = 1;
    7204:	2201      	movs	r2, #1
    7206:	4b01      	ldr	r3, [pc, #4]	; (720c <wifi_cb+0x40>)
    7208:	701a      	strb	r2, [r3, #0]
}
    720a:	e7e5      	b.n	71d8 <wifi_cb+0xc>
    720c:	20000a4c 	.word	0x20000a4c
    7210:	00009d48 	.word	0x00009d48
    7214:	00009d54 	.word	0x00009d54
    7218:	00001479 	.word	0x00001479
    721c:	00001495 	.word	0x00001495

00007220 <configure_usart>:
{
    7220:	b530      	push	{r4, r5, lr}
    7222:	b091      	sub	sp, #68	; 0x44
	config->data_order       = USART_DATAORDER_LSB;
    7224:	2380      	movs	r3, #128	; 0x80
    7226:	05db      	lsls	r3, r3, #23
    7228:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    722a:	2300      	movs	r3, #0
    722c:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    722e:	22ff      	movs	r2, #255	; 0xff
    7230:	4669      	mov	r1, sp
    7232:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    7234:	2200      	movs	r2, #0
    7236:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    7238:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
    723a:	2196      	movs	r1, #150	; 0x96
    723c:	0189      	lsls	r1, r1, #6
    723e:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
    7240:	2101      	movs	r1, #1
    7242:	2024      	movs	r0, #36	; 0x24
    7244:	466c      	mov	r4, sp
    7246:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    7248:	3001      	adds	r0, #1
    724a:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    724c:	3125      	adds	r1, #37	; 0x25
    724e:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    7250:	3101      	adds	r1, #1
    7252:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    7254:	930a      	str	r3, [sp, #40]	; 0x28
	config->run_in_standby   = false;
    7256:	3105      	adds	r1, #5
    7258:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    725a:	3101      	adds	r1, #1
    725c:	5463      	strb	r3, [r4, r1]
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    725e:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    7260:	8223      	strh	r3, [r4, #16]
	config->lin_slave_enable      = false;
    7262:	76e3      	strb	r3, [r4, #27]
	config->immediate_buffer_overflow_notification  = false;
    7264:	7622      	strb	r2, [r4, #24]
	config->start_frame_detection_enable            = false;
    7266:	7722      	strb	r2, [r4, #28]
	config->encoding_format_enable                  = false;
    7268:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
    726a:	2313      	movs	r3, #19
    726c:	76a3      	strb	r3, [r4, #26]
	config->collision_detection_enable              = false;
    726e:	7762      	strb	r2, [r4, #29]
	config_usart.mux_setting = EDBG_CDC_SERCOM_MUX_SETTING;
    7270:	2380      	movs	r3, #128	; 0x80
    7272:	035b      	lsls	r3, r3, #13
    7274:	9303      	str	r3, [sp, #12]
	config_usart.pinmux_pad0 = EDBG_CDC_SERCOM_PINMUX_PAD0;
    7276:	4b12      	ldr	r3, [pc, #72]	; (72c0 <configure_usart+0xa0>)
    7278:	930c      	str	r3, [sp, #48]	; 0x30
	config_usart.pinmux_pad1 = EDBG_CDC_SERCOM_PINMUX_PAD1;
    727a:	4b12      	ldr	r3, [pc, #72]	; (72c4 <configure_usart+0xa4>)
    727c:	930d      	str	r3, [sp, #52]	; 0x34
	config_usart.pinmux_pad2 = EDBG_CDC_SERCOM_PINMUX_PAD2;
    727e:	2301      	movs	r3, #1
    7280:	425b      	negs	r3, r3
    7282:	930e      	str	r3, [sp, #56]	; 0x38
	config_usart.pinmux_pad3 = EDBG_CDC_SERCOM_PINMUX_PAD3;
    7284:	930f      	str	r3, [sp, #60]	; 0x3c
	while (usart_init(&usart_instance,
    7286:	4d10      	ldr	r5, [pc, #64]	; (72c8 <configure_usart+0xa8>)
    7288:	4c10      	ldr	r4, [pc, #64]	; (72cc <configure_usart+0xac>)
    728a:	466a      	mov	r2, sp
    728c:	4910      	ldr	r1, [pc, #64]	; (72d0 <configure_usart+0xb0>)
    728e:	0028      	movs	r0, r5
    7290:	47a0      	blx	r4
    7292:	2800      	cmp	r0, #0
    7294:	d1f9      	bne.n	728a <configure_usart+0x6a>
	SercomUsart *const usart_hw = &(module->hw->USART);
    7296:	4d0c      	ldr	r5, [pc, #48]	; (72c8 <configure_usart+0xa8>)
    7298:	682c      	ldr	r4, [r5, #0]
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    729a:	0020      	movs	r0, r4
    729c:	4b0d      	ldr	r3, [pc, #52]	; (72d4 <configure_usart+0xb4>)
    729e:	4798      	blx	r3
    72a0:	231f      	movs	r3, #31
    72a2:	4018      	ands	r0, r3
    72a4:	3b1e      	subs	r3, #30
    72a6:	4083      	lsls	r3, r0
    72a8:	4a0b      	ldr	r2, [pc, #44]	; (72d8 <configure_usart+0xb8>)
    72aa:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    72ac:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    72ae:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    72b0:	2b00      	cmp	r3, #0
    72b2:	d1fc      	bne.n	72ae <configure_usart+0x8e>
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    72b4:	6823      	ldr	r3, [r4, #0]
    72b6:	2202      	movs	r2, #2
    72b8:	4313      	orrs	r3, r2
    72ba:	6023      	str	r3, [r4, #0]
}
    72bc:	b011      	add	sp, #68	; 0x44
    72be:	bd30      	pop	{r4, r5, pc}
    72c0:	00040003 	.word	0x00040003
    72c4:	00050003 	.word	0x00050003
    72c8:	20000df4 	.word	0x20000df4
    72cc:	000032a9 	.word	0x000032a9
    72d0:	42000800 	.word	0x42000800
    72d4:	00004491 	.word	0x00004491
    72d8:	e000e100 	.word	0xe000e100

000072dc <configure_usart_callbacks>:
{
    72dc:	b570      	push	{r4, r5, r6, lr}
	usart_register_callback(&usart_instance,
    72de:	4c08      	ldr	r4, [pc, #32]	; (7300 <configure_usart_callbacks+0x24>)
    72e0:	2200      	movs	r2, #0
    72e2:	4908      	ldr	r1, [pc, #32]	; (7304 <configure_usart_callbacks+0x28>)
    72e4:	0020      	movs	r0, r4
    72e6:	4d08      	ldr	r5, [pc, #32]	; (7308 <configure_usart_callbacks+0x2c>)
    72e8:	47a8      	blx	r5
	usart_register_callback(&usart_instance,
    72ea:	2201      	movs	r2, #1
    72ec:	4907      	ldr	r1, [pc, #28]	; (730c <configure_usart_callbacks+0x30>)
    72ee:	0020      	movs	r0, r4
    72f0:	47a8      	blx	r5
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
    72f2:	2231      	movs	r2, #49	; 0x31
    72f4:	5ca3      	ldrb	r3, [r4, r2]
    72f6:	2103      	movs	r1, #3
    72f8:	430b      	orrs	r3, r1
    72fa:	54a3      	strb	r3, [r4, r2]
}
    72fc:	bd70      	pop	{r4, r5, r6, pc}
    72fe:	46c0      	nop			; (mov r8, r8)
    7300:	20000df4 	.word	0x20000df4
    7304:	00006e75 	.word	0x00006e75
    7308:	000037ad 	.word	0x000037ad
    730c:	00006ebd 	.word	0x00006ebd

00007310 <main>:
{				
    7310:	b5f0      	push	{r4, r5, r6, r7, lr}
    7312:	b08d      	sub	sp, #52	; 0x34
	system_init();	// MCU 설정및 초기화 부분	
    7314:	4ba5      	ldr	r3, [pc, #660]	; (75ac <main+0x29c>)
    7316:	4798      	blx	r3
//! [setup]
//=======================================================================================//

void init_port(void)
{
	PORT->Group[0].DIRSET.bit.DIRSET=PORT_PA27;	// RS3485 ENABLE PIN CONTROL PORT	
    7318:	4ba5      	ldr	r3, [pc, #660]	; (75b0 <main+0x2a0>)
    731a:	2280      	movs	r2, #128	; 0x80
    731c:	0512      	lsls	r2, r2, #20
    731e:	609a      	str	r2, [r3, #8]
	rxd_en;
    7320:	615a      	str	r2, [r3, #20]
	modules_init();		// UART 설정및 초기화
    7322:	4ba4      	ldr	r3, [pc, #656]	; (75b4 <main+0x2a4>)
    7324:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    7326:	4aa4      	ldr	r2, [pc, #656]	; (75b8 <main+0x2a8>)
    7328:	2300      	movs	r3, #0
    732a:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    732c:	7093      	strb	r3, [r2, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
    732e:	2100      	movs	r1, #0
    7330:	8093      	strh	r3, [r2, #4]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    7332:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    7334:	7051      	strb	r1, [r2, #1]
#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	config->on_demand                  = false;
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    7336:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    7338:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    733a:	7311      	strb	r1, [r2, #12]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    733c:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    733e:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    7340:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    7342:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    7344:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
    7346:	8513      	strh	r3, [r2, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    7348:	8593      	strh	r3, [r2, #44]	; 0x2c
	config_tc.wave_generation = TC_WAVE_GENERATION_NORMAL_PWM;
    734a:	3340      	adds	r3, #64	; 0x40
    734c:	7193      	strb	r3, [r2, #6]
	config_tc.counter_16_bit.compare_capture_channel[0] = 0xFFFF;
    734e:	3b41      	subs	r3, #65	; 0x41
    7350:	8553      	strh	r3, [r2, #42]	; 0x2a
	config_tc.pwm_channel[0].enabled = true;
    7352:	3302      	adds	r3, #2
    7354:	7413      	strb	r3, [r2, #16]
	config_tc.pwm_channel[0].pin_out = PWM_OUT_PIN;
    7356:	3311      	adds	r3, #17
    7358:	6153      	str	r3, [r2, #20]
	config_tc.pwm_channel[0].pin_mux = PWM_OUT_MUX;
    735a:	3b0e      	subs	r3, #14
    735c:	6193      	str	r3, [r2, #24]
	tc_init(&tc_instance, PWM_MODULE, &config_tc);
    735e:	4c97      	ldr	r4, [pc, #604]	; (75bc <main+0x2ac>)
    7360:	4997      	ldr	r1, [pc, #604]	; (75c0 <main+0x2b0>)
    7362:	0020      	movs	r0, r4
    7364:	4b97      	ldr	r3, [pc, #604]	; (75c4 <main+0x2b4>)
    7366:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    7368:	6823      	ldr	r3, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    736a:	7bda      	ldrb	r2, [r3, #15]

	while (tc_is_syncing(module_inst)) {
    736c:	b252      	sxtb	r2, r2
    736e:	2a00      	cmp	r2, #0
    7370:	dbfb      	blt.n	736a <main+0x5a>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    7372:	881a      	ldrh	r2, [r3, #0]
    7374:	2102      	movs	r1, #2
    7376:	430a      	orrs	r2, r1
    7378:	801a      	strh	r2, [r3, #0]
	tc_register_callback(&tc_instance,tc_isr,TC_CALLBACK_CC_CHANNEL0);
    737a:	4c90      	ldr	r4, [pc, #576]	; (75bc <main+0x2ac>)
    737c:	2202      	movs	r2, #2
    737e:	4992      	ldr	r1, [pc, #584]	; (75c8 <main+0x2b8>)
    7380:	0020      	movs	r0, r4
    7382:	4b92      	ldr	r3, [pc, #584]	; (75cc <main+0x2bc>)
    7384:	4798      	blx	r3
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    7386:	6820      	ldr	r0, [r4, #0]
    7388:	4b91      	ldr	r3, [pc, #580]	; (75d0 <main+0x2c0>)
    738a:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    738c:	4b91      	ldr	r3, [pc, #580]	; (75d4 <main+0x2c4>)
    738e:	5c1b      	ldrb	r3, [r3, r0]
    7390:	221f      	movs	r2, #31
    7392:	401a      	ands	r2, r3
    7394:	2301      	movs	r3, #1
    7396:	4093      	lsls	r3, r2
    7398:	4a8f      	ldr	r2, [pc, #572]	; (75d8 <main+0x2c8>)
    739a:	6013      	str	r3, [r2, #0]
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    739c:	7e63      	ldrb	r3, [r4, #25]
    739e:	2210      	movs	r2, #16
    73a0:	4313      	orrs	r3, r2
    73a2:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    73a4:	6823      	ldr	r3, [r4, #0]
    73a6:	2210      	movs	r2, #16
    73a8:	735a      	strb	r2, [r3, #13]
	wireless_init();
    73aa:	4b8c      	ldr	r3, [pc, #560]	; (75dc <main+0x2cc>)
    73ac:	4798      	blx	r3
	nm_bsp_init();		// WINC1500 핀 설정 및 초기화
    73ae:	4b8c      	ldr	r3, [pc, #560]	; (75e0 <main+0x2d0>)
    73b0:	4798      	blx	r3
	addr.sin_family = AF_INET;
    73b2:	ab02      	add	r3, sp, #8
    73b4:	2202      	movs	r2, #2
    73b6:	801a      	strh	r2, [r3, #0]
	addr.sin_port = _htons(MAIN_WIFI_M2M_SERVER_PORT);
    73b8:	4a8a      	ldr	r2, [pc, #552]	; (75e4 <main+0x2d4>)
    73ba:	805a      	strh	r2, [r3, #2]
	addr.sin_addr.s_addr = _htonl(MAIN_WIFI_M2M_SERVER_IP); // IP
    73bc:	4a8a      	ldr	r2, [pc, #552]	; (75e8 <main+0x2d8>)
    73be:	9203      	str	r2, [sp, #12]
	memset((uint8_t *)&param, 0, sizeof(tstrWifiInitParam));	// param 초기화
    73c0:	2218      	movs	r2, #24
    73c2:	2100      	movs	r1, #0
    73c4:	a806      	add	r0, sp, #24
    73c6:	4b89      	ldr	r3, [pc, #548]	; (75ec <main+0x2dc>)
    73c8:	4798      	blx	r3
	param.pfAppWifiCb = wifi_cb;
    73ca:	4b89      	ldr	r3, [pc, #548]	; (75f0 <main+0x2e0>)
    73cc:	9306      	str	r3, [sp, #24]
	ret = m2m_wifi_init(&param);
    73ce:	a806      	add	r0, sp, #24
    73d0:	4b88      	ldr	r3, [pc, #544]	; (75f4 <main+0x2e4>)
    73d2:	4798      	blx	r3
	if(M2M_SUCCESS != ret){
    73d4:	2800      	cmp	r0, #0
    73d6:	d000      	beq.n	73da <main+0xca>
    73d8:	e7fe      	b.n	73d8 <main+0xc8>
	socketInit();
    73da:	4b87      	ldr	r3, [pc, #540]	; (75f8 <main+0x2e8>)
    73dc:	4798      	blx	r3
	registerSocketCallback(socket_cb, NULL);
    73de:	2100      	movs	r1, #0
    73e0:	4886      	ldr	r0, [pc, #536]	; (75fc <main+0x2ec>)
    73e2:	4b87      	ldr	r3, [pc, #540]	; (7600 <main+0x2f0>)
    73e4:	4798      	blx	r3
	m2m_wifi_connect((char *)MAIN_WLAN_SSID,sizeof(MAIN_WLAN_SSID),
    73e6:	23ff      	movs	r3, #255	; 0xff
    73e8:	9300      	str	r3, [sp, #0]
    73ea:	4b86      	ldr	r3, [pc, #536]	; (7604 <main+0x2f4>)
    73ec:	2202      	movs	r2, #2
    73ee:	210e      	movs	r1, #14
    73f0:	4885      	ldr	r0, [pc, #532]	; (7608 <main+0x2f8>)
    73f2:	4c86      	ldr	r4, [pc, #536]	; (760c <main+0x2fc>)
    73f4:	47a0      	blx	r4
	cpu_irq_enable();
    73f6:	2201      	movs	r2, #1
    73f8:	4b85      	ldr	r3, [pc, #532]	; (7610 <main+0x300>)
    73fa:	701a      	strb	r2, [r3, #0]
    73fc:	f3bf 8f5f 	dmb	sy
    7400:	b662      	cpsie	i
	configure_usart();
    7402:	4b84      	ldr	r3, [pc, #528]	; (7614 <main+0x304>)
    7404:	4798      	blx	r3
	configure_usart_callbacks();
    7406:	4b84      	ldr	r3, [pc, #528]	; (7618 <main+0x308>)
    7408:	4798      	blx	r3
		m2m_wifi_handle_events(NULL);	// Handle pending events from network controller. //
    740a:	4d84      	ldr	r5, [pc, #528]	; (761c <main+0x30c>)
		if(wifi_connected == M2M_WIFI_CONNECTED) 
    740c:	4c84      	ldr	r4, [pc, #528]	; (7620 <main+0x310>)
 *  this function is handled in a loop to perform tasks continuously 
 */
void WirelessTask(void)
{
	/* These methods are called to perform the default tasks of the MAC Stack */
	pal_task();
    740e:	4e85      	ldr	r6, [pc, #532]	; (7624 <main+0x314>)
    7410:	e035      	b.n	747e <main+0x16e>
			if(tcp_client_socket < 0){
    7412:	4b85      	ldr	r3, [pc, #532]	; (7628 <main+0x318>)
    7414:	781b      	ldrb	r3, [r3, #0]
    7416:	2b7f      	cmp	r3, #127	; 0x7f
    7418:	d811      	bhi.n	743e <main+0x12e>
			if(tcp_server_socket < 0) {								
    741a:	4b84      	ldr	r3, [pc, #528]	; (762c <main+0x31c>)
    741c:	781b      	ldrb	r3, [r3, #0]
    741e:	2b7f      	cmp	r3, #127	; 0x7f
    7420:	d932      	bls.n	7488 <main+0x178>
				if((tcp_server_socket = socket(AF_INET, SOCK_STREAM, 0)) < 0){
    7422:	2200      	movs	r2, #0
    7424:	2101      	movs	r1, #1
    7426:	2002      	movs	r0, #2
    7428:	4b81      	ldr	r3, [pc, #516]	; (7630 <main+0x320>)
    742a:	4798      	blx	r3
    742c:	4b7f      	ldr	r3, [pc, #508]	; (762c <main+0x31c>)
    742e:	7018      	strb	r0, [r3, #0]
    7430:	2800      	cmp	r0, #0
    7432:	db24      	blt.n	747e <main+0x16e>
				bind(tcp_server_socket, (struct sockaddr *)&addr, sizeof(struct sockaddr_in));
    7434:	2210      	movs	r2, #16
    7436:	a902      	add	r1, sp, #8
    7438:	4b7e      	ldr	r3, [pc, #504]	; (7634 <main+0x324>)
    743a:	4798      	blx	r3
    743c:	e024      	b.n	7488 <main+0x178>
				if((tcp_client_socket = socket(AF_INET, SOCK_STREAM, 0)) < 0){
    743e:	2200      	movs	r2, #0
    7440:	2101      	movs	r1, #1
    7442:	2002      	movs	r0, #2
    7444:	4b7a      	ldr	r3, [pc, #488]	; (7630 <main+0x320>)
    7446:	4798      	blx	r3
    7448:	4b77      	ldr	r3, [pc, #476]	; (7628 <main+0x318>)
    744a:	7018      	strb	r0, [r3, #0]
    744c:	2800      	cmp	r0, #0
    744e:	db16      	blt.n	747e <main+0x16e>
				ret = connect(tcp_client_socket, (struct sockaddr *)&addr, sizeof(struct sockaddr_in));
    7450:	2210      	movs	r2, #16
    7452:	a902      	add	r1, sp, #8
    7454:	4b78      	ldr	r3, [pc, #480]	; (7638 <main+0x328>)
    7456:	4798      	blx	r3
				if(ret < 0) {
    7458:	2800      	cmp	r0, #0
    745a:	dade      	bge.n	741a <main+0x10a>
					close(tcp_client_socket); tcp_client_socket = -1;
    745c:	4f72      	ldr	r7, [pc, #456]	; (7628 <main+0x318>)
    745e:	2000      	movs	r0, #0
    7460:	5638      	ldrsb	r0, [r7, r0]
    7462:	4b76      	ldr	r3, [pc, #472]	; (763c <main+0x32c>)
    7464:	4798      	blx	r3
    7466:	23ff      	movs	r3, #255	; 0xff
    7468:	703b      	strb	r3, [r7, #0]
    746a:	e7d6      	b.n	741a <main+0x10a>
			switch(sen_num){
    746c:	2b0e      	cmp	r3, #14
    746e:	d806      	bhi.n	747e <main+0x16e>
    7470:	009b      	lsls	r3, r3, #2
    7472:	4a73      	ldr	r2, [pc, #460]	; (7640 <main+0x330>)
    7474:	58d3      	ldr	r3, [r2, r3]
    7476:	469f      	mov	pc, r3
				case 1: sol_valve[0] = '0';	break;
    7478:	2230      	movs	r2, #48	; 0x30
    747a:	4b72      	ldr	r3, [pc, #456]	; (7644 <main+0x334>)
    747c:	701a      	strb	r2, [r3, #0]
		m2m_wifi_handle_events(NULL);	// Handle pending events from network controller. //
    747e:	2000      	movs	r0, #0
    7480:	47a8      	blx	r5
		if(wifi_connected == M2M_WIFI_CONNECTED) 
    7482:	7823      	ldrb	r3, [r4, #0]
    7484:	2b01      	cmp	r3, #1
    7486:	d0c4      	beq.n	7412 <main+0x102>
	pal_task();
    7488:	47b0      	blx	r6
	tal_task();
    748a:	4b6f      	ldr	r3, [pc, #444]	; (7648 <main+0x338>)
    748c:	4798      	blx	r3
 * \brief Application task
 */
 void app_task(void)
{
//	usr_wireless_app_task();
	init_data_reception();
    748e:	4b6f      	ldr	r3, [pc, #444]	; (764c <main+0x33c>)
    7490:	4798      	blx	r3
		usart_read_buffer_job(&usart_instance, (uint8_t *)rx_buffer, MAX_RX_BUFFER_LENGTH);		
    7492:	2205      	movs	r2, #5
    7494:	496e      	ldr	r1, [pc, #440]	; (7650 <main+0x340>)
    7496:	486f      	ldr	r0, [pc, #444]	; (7654 <main+0x344>)
    7498:	4b6f      	ldr	r3, [pc, #444]	; (7658 <main+0x348>)
    749a:	4798      	blx	r3
 		sen_num = ((buff[1]-'0')*100)+((buff[2]-'0')*10)+(buff[3]-'0');
    749c:	496f      	ldr	r1, [pc, #444]	; (765c <main+0x34c>)
    749e:	784a      	ldrb	r2, [r1, #1]
    74a0:	3a30      	subs	r2, #48	; 0x30
    74a2:	2364      	movs	r3, #100	; 0x64
    74a4:	4353      	muls	r3, r2
    74a6:	7888      	ldrb	r0, [r1, #2]
    74a8:	3830      	subs	r0, #48	; 0x30
    74aa:	0082      	lsls	r2, r0, #2
    74ac:	1812      	adds	r2, r2, r0
    74ae:	0052      	lsls	r2, r2, #1
    74b0:	189b      	adds	r3, r3, r2
    74b2:	78ca      	ldrb	r2, [r1, #3]
    74b4:	3a30      	subs	r2, #48	; 0x30
    74b6:	189b      	adds	r3, r3, r2
    74b8:	4a69      	ldr	r2, [pc, #420]	; (7660 <main+0x350>)
    74ba:	6013      	str	r3, [r2, #0]
		if(buff[4]=='0'){
    74bc:	790a      	ldrb	r2, [r1, #4]
    74be:	2a30      	cmp	r2, #48	; 0x30
    74c0:	d0d4      	beq.n	746c <main+0x15c>
		else if(buff[4]=='1'){
    74c2:	2a31      	cmp	r2, #49	; 0x31
    74c4:	d1db      	bne.n	747e <main+0x16e>
			switch(sen_num){
    74c6:	2b0e      	cmp	r3, #14
    74c8:	d8d9      	bhi.n	747e <main+0x16e>
    74ca:	009b      	lsls	r3, r3, #2
    74cc:	4a65      	ldr	r2, [pc, #404]	; (7664 <main+0x354>)
    74ce:	58d3      	ldr	r3, [r2, r3]
    74d0:	469f      	mov	pc, r3
				case 2: sol_valve[1] = '0';	break;
    74d2:	2230      	movs	r2, #48	; 0x30
    74d4:	4b5b      	ldr	r3, [pc, #364]	; (7644 <main+0x334>)
    74d6:	705a      	strb	r2, [r3, #1]
    74d8:	e7d1      	b.n	747e <main+0x16e>
				case 3: sol_valve[2] = '0';	break;
    74da:	2230      	movs	r2, #48	; 0x30
    74dc:	4b59      	ldr	r3, [pc, #356]	; (7644 <main+0x334>)
    74de:	709a      	strb	r2, [r3, #2]
    74e0:	e7cd      	b.n	747e <main+0x16e>
				case 4: sol_valve[3] = '0';	break;
    74e2:	2230      	movs	r2, #48	; 0x30
    74e4:	4b57      	ldr	r3, [pc, #348]	; (7644 <main+0x334>)
    74e6:	70da      	strb	r2, [r3, #3]
    74e8:	e7c9      	b.n	747e <main+0x16e>
				case 5: sol_valve[4] = '0';	break;
    74ea:	2230      	movs	r2, #48	; 0x30
    74ec:	4b55      	ldr	r3, [pc, #340]	; (7644 <main+0x334>)
    74ee:	711a      	strb	r2, [r3, #4]
    74f0:	e7c5      	b.n	747e <main+0x16e>
				case 6: sol_valve[5] = '0';	break;
    74f2:	2230      	movs	r2, #48	; 0x30
    74f4:	4b53      	ldr	r3, [pc, #332]	; (7644 <main+0x334>)
    74f6:	715a      	strb	r2, [r3, #5]
    74f8:	e7c1      	b.n	747e <main+0x16e>
				case 7: sol_valve[6] = '0';	break;
    74fa:	2230      	movs	r2, #48	; 0x30
    74fc:	4b51      	ldr	r3, [pc, #324]	; (7644 <main+0x334>)
    74fe:	719a      	strb	r2, [r3, #6]
    7500:	e7bd      	b.n	747e <main+0x16e>
				case 8: sol_valve[7] = '0';	break;
    7502:	2230      	movs	r2, #48	; 0x30
    7504:	4b4f      	ldr	r3, [pc, #316]	; (7644 <main+0x334>)
    7506:	71da      	strb	r2, [r3, #7]
    7508:	e7b9      	b.n	747e <main+0x16e>
				case 9: sol_valve[8] = '0';	break;
    750a:	2230      	movs	r2, #48	; 0x30
    750c:	4b4d      	ldr	r3, [pc, #308]	; (7644 <main+0x334>)
    750e:	721a      	strb	r2, [r3, #8]
    7510:	e7b5      	b.n	747e <main+0x16e>
				case 10: sol_valve[9] = '0';	break;
    7512:	2230      	movs	r2, #48	; 0x30
    7514:	4b4b      	ldr	r3, [pc, #300]	; (7644 <main+0x334>)
    7516:	725a      	strb	r2, [r3, #9]
    7518:	e7b1      	b.n	747e <main+0x16e>
				case 11: sol_valve[10] = '0';	break;
    751a:	2230      	movs	r2, #48	; 0x30
    751c:	4b49      	ldr	r3, [pc, #292]	; (7644 <main+0x334>)
    751e:	729a      	strb	r2, [r3, #10]
    7520:	e7ad      	b.n	747e <main+0x16e>
				case 12: sol_valve[11] = '0';	break;
    7522:	2230      	movs	r2, #48	; 0x30
    7524:	4b47      	ldr	r3, [pc, #284]	; (7644 <main+0x334>)
    7526:	72da      	strb	r2, [r3, #11]
    7528:	e7a9      	b.n	747e <main+0x16e>
				case 13: sol_valve[12] = '0';	break;
    752a:	2230      	movs	r2, #48	; 0x30
    752c:	4b45      	ldr	r3, [pc, #276]	; (7644 <main+0x334>)
    752e:	731a      	strb	r2, [r3, #12]
    7530:	e7a5      	b.n	747e <main+0x16e>
				case 14: sol_valve[13] = '0';	break;
    7532:	2230      	movs	r2, #48	; 0x30
    7534:	4b43      	ldr	r3, [pc, #268]	; (7644 <main+0x334>)
    7536:	735a      	strb	r2, [r3, #13]
    7538:	e7a1      	b.n	747e <main+0x16e>
				case 1: sol_valve[0] = '1';	break;
    753a:	2231      	movs	r2, #49	; 0x31
    753c:	4b41      	ldr	r3, [pc, #260]	; (7644 <main+0x334>)
    753e:	701a      	strb	r2, [r3, #0]
    7540:	e79d      	b.n	747e <main+0x16e>
				case 2: sol_valve[1] = '1';	break;
    7542:	2231      	movs	r2, #49	; 0x31
    7544:	4b3f      	ldr	r3, [pc, #252]	; (7644 <main+0x334>)
    7546:	705a      	strb	r2, [r3, #1]
    7548:	e799      	b.n	747e <main+0x16e>
				case 3: sol_valve[2] = '1';	break;
    754a:	2231      	movs	r2, #49	; 0x31
    754c:	4b3d      	ldr	r3, [pc, #244]	; (7644 <main+0x334>)
    754e:	709a      	strb	r2, [r3, #2]
    7550:	e795      	b.n	747e <main+0x16e>
				case 4: sol_valve[3] = '1';	break;
    7552:	2231      	movs	r2, #49	; 0x31
    7554:	4b3b      	ldr	r3, [pc, #236]	; (7644 <main+0x334>)
    7556:	70da      	strb	r2, [r3, #3]
    7558:	e791      	b.n	747e <main+0x16e>
				case 5: sol_valve[4] = '1';	break;
    755a:	2231      	movs	r2, #49	; 0x31
    755c:	4b39      	ldr	r3, [pc, #228]	; (7644 <main+0x334>)
    755e:	711a      	strb	r2, [r3, #4]
    7560:	e78d      	b.n	747e <main+0x16e>
				case 6: sol_valve[5] = '1';	break;
    7562:	2231      	movs	r2, #49	; 0x31
    7564:	4b37      	ldr	r3, [pc, #220]	; (7644 <main+0x334>)
    7566:	715a      	strb	r2, [r3, #5]
    7568:	e789      	b.n	747e <main+0x16e>
				case 7: sol_valve[6] = '1';	break;
    756a:	2231      	movs	r2, #49	; 0x31
    756c:	4b35      	ldr	r3, [pc, #212]	; (7644 <main+0x334>)
    756e:	719a      	strb	r2, [r3, #6]
    7570:	e785      	b.n	747e <main+0x16e>
				case 8: sol_valve[7] = '1';	break;
    7572:	2231      	movs	r2, #49	; 0x31
    7574:	4b33      	ldr	r3, [pc, #204]	; (7644 <main+0x334>)
    7576:	71da      	strb	r2, [r3, #7]
    7578:	e781      	b.n	747e <main+0x16e>
				case 9: sol_valve[8] = '1';	break;
    757a:	2231      	movs	r2, #49	; 0x31
    757c:	4b31      	ldr	r3, [pc, #196]	; (7644 <main+0x334>)
    757e:	721a      	strb	r2, [r3, #8]
    7580:	e77d      	b.n	747e <main+0x16e>
				case 10: sol_valve[9] = '1';	break;
    7582:	2231      	movs	r2, #49	; 0x31
    7584:	4b2f      	ldr	r3, [pc, #188]	; (7644 <main+0x334>)
    7586:	725a      	strb	r2, [r3, #9]
    7588:	e779      	b.n	747e <main+0x16e>
				case 11: sol_valve[10] = '1';	break;
    758a:	2231      	movs	r2, #49	; 0x31
    758c:	4b2d      	ldr	r3, [pc, #180]	; (7644 <main+0x334>)
    758e:	729a      	strb	r2, [r3, #10]
    7590:	e775      	b.n	747e <main+0x16e>
				case 12: sol_valve[11] = '1';	break;
    7592:	2231      	movs	r2, #49	; 0x31
    7594:	4b2b      	ldr	r3, [pc, #172]	; (7644 <main+0x334>)
    7596:	72da      	strb	r2, [r3, #11]
    7598:	e771      	b.n	747e <main+0x16e>
				case 13: sol_valve[12] = '1';	break;
    759a:	2231      	movs	r2, #49	; 0x31
    759c:	4b29      	ldr	r3, [pc, #164]	; (7644 <main+0x334>)
    759e:	731a      	strb	r2, [r3, #12]
    75a0:	e76d      	b.n	747e <main+0x16e>
				case 14: sol_valve[13] = '1';	break;
    75a2:	2231      	movs	r2, #49	; 0x31
    75a4:	4b27      	ldr	r3, [pc, #156]	; (7644 <main+0x334>)
    75a6:	735a      	strb	r2, [r3, #13]
    75a8:	e769      	b.n	747e <main+0x16e>
    75aa:	46c0      	nop			; (mov r8, r8)
    75ac:	00005119 	.word	0x00005119
    75b0:	41004400 	.word	0x41004400
    75b4:	00003dd5 	.word	0x00003dd5
    75b8:	2000111c 	.word	0x2000111c
    75bc:	20001164 	.word	0x20001164
    75c0:	42002c00 	.word	0x42002c00
    75c4:	0000523d 	.word	0x0000523d
    75c8:	00006e85 	.word	0x00006e85
    75cc:	0000513d 	.word	0x0000513d
    75d0:	00005205 	.word	0x00005205
    75d4:	00009d44 	.word	0x00009d44
    75d8:	e000e100 	.word	0xe000e100
    75dc:	00003ce9 	.word	0x00003ce9
    75e0:	00000169 	.word	0x00000169
    75e4:	fffff601 	.word	0xfffff601
    75e8:	3200a8c0 	.word	0x3200a8c0
    75ec:	00007b1b 	.word	0x00007b1b
    75f0:	000071cd 	.word	0x000071cd
    75f4:	000010a5 	.word	0x000010a5
    75f8:	00002cd5 	.word	0x00002cd5
    75fc:	00006ed9 	.word	0x00006ed9
    7600:	00002d19 	.word	0x00002d19
    7604:	00009d48 	.word	0x00009d48
    7608:	00009d54 	.word	0x00009d54
    760c:	00001479 	.word	0x00001479
    7610:	2000000c 	.word	0x2000000c
    7614:	00007221 	.word	0x00007221
    7618:	000072dd 	.word	0x000072dd
    761c:	000011d9 	.word	0x000011d9
    7620:	20000a4c 	.word	0x20000a4c
    7624:	00005835 	.word	0x00005835
    7628:	200000d8 	.word	0x200000d8
    762c:	200000d9 	.word	0x200000d9
    7630:	00002d2d 	.word	0x00002d2d
    7634:	00002e89 	.word	0x00002e89
    7638:	00002f8d 	.word	0x00002f8d
    763c:	00003149 	.word	0x00003149
    7640:	00009cc8 	.word	0x00009cc8
    7644:	20000010 	.word	0x20000010
    7648:	00005e85 	.word	0x00005e85
    764c:	00003d4d 	.word	0x00003d4d
    7650:	200010b0 	.word	0x200010b0
    7654:	20000df4 	.word	0x20000df4
    7658:	000037e5 	.word	0x000037e5
    765c:	20000488 	.word	0x20000488
    7660:	20000a48 	.word	0x20000a48
    7664:	00009d04 	.word	0x00009d04

00007668 <tal_tx_frame_done_cb>:
 * \brief This method (callback) is called when a frame has been transmitted by the transceiver
 * \param status  Status of frame transmission i.e MAC_SUCCESS,MAC_NO_ACK,CHANNEL_ACCESS_FAILURE etc
 * \param frame pointer to the transmitted frame
 */
void tal_tx_frame_done_cb(retval_t status, frame_info_t *frame)
{
    7668:	b510      	push	{r4, lr}
	/*Perform application tasks when a frame is transmitted here*/
	usr_frame_transmitted_cb(status, frame);
    766a:	4b01      	ldr	r3, [pc, #4]	; (7670 <tal_tx_frame_done_cb+0x8>)
    766c:	4798      	blx	r3
}
    766e:	bd10      	pop	{r4, pc}
    7670:	00003ce5 	.word	0x00003ce5

00007674 <tal_rx_frame_cb>:
/*
 * \brief This method (callback) is called when a frame is received by the transceiver
 * \param frame pointer to the received frame
 */
void tal_rx_frame_cb(frame_info_t *frame)
{
    7674:	b510      	push	{r4, lr}
    7676:	0004      	movs	r4, r0
	/*Perform application tasks when a frame is received here*/
	usr_frame_received_cb(frame);
    7678:	4b07      	ldr	r3, [pc, #28]	; (7698 <tal_rx_frame_cb+0x24>)
    767a:	4798      	blx	r3
	&(frame->mpdu[FRAME_OVERHEAD-FCS_LEN+1])
	*/
	//
	
	// Free-up the buffer which was used for reception once the frame is extracted.
	bmm_buffer_free(frame->buffer_header);
    767c:	7860      	ldrb	r0, [r4, #1]
    767e:	78a3      	ldrb	r3, [r4, #2]
    7680:	021b      	lsls	r3, r3, #8
    7682:	4303      	orrs	r3, r0
    7684:	78e0      	ldrb	r0, [r4, #3]
    7686:	0400      	lsls	r0, r0, #16
    7688:	4303      	orrs	r3, r0
    768a:	7920      	ldrb	r0, [r4, #4]
    768c:	0600      	lsls	r0, r0, #24
    768e:	4318      	orrs	r0, r3
    7690:	4b02      	ldr	r3, [pc, #8]	; (769c <tal_rx_frame_cb+0x28>)
    7692:	4798      	blx	r3
    7694:	bd10      	pop	{r4, pc}
    7696:	46c0      	nop			; (mov r8, r8)
    7698:	00003cbd 	.word	0x00003cbd
    769c:	000058c5 	.word	0x000058c5

000076a0 <common_tc_read_count>:
    76a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    76a2:	4b0d      	ldr	r3, [pc, #52]	; (76d8 <common_tc_read_count+0x38>)
    76a4:	4798      	blx	r3
    76a6:	4b0d      	ldr	r3, [pc, #52]	; (76dc <common_tc_read_count+0x3c>)
    76a8:	781b      	ldrb	r3, [r3, #0]
    76aa:	2b00      	cmp	r3, #0
    76ac:	d00e      	beq.n	76cc <common_tc_read_count+0x2c>
    76ae:	4b0c      	ldr	r3, [pc, #48]	; (76e0 <common_tc_read_count+0x40>)
    76b0:	781d      	ldrb	r5, [r3, #0]
    76b2:	4b0a      	ldr	r3, [pc, #40]	; (76dc <common_tc_read_count+0x3c>)
    76b4:	781f      	ldrb	r7, [r3, #0]
    76b6:	4c0b      	ldr	r4, [pc, #44]	; (76e4 <common_tc_read_count+0x44>)
    76b8:	1c29      	adds	r1, r5, #0
    76ba:	47a0      	blx	r4
    76bc:	1c06      	adds	r6, r0, #0
    76be:	480a      	ldr	r0, [pc, #40]	; (76e8 <common_tc_read_count+0x48>)
    76c0:	1c29      	adds	r1, r5, #0
    76c2:	47a0      	blx	r4
    76c4:	4378      	muls	r0, r7
    76c6:	1830      	adds	r0, r6, r0
    76c8:	b280      	uxth	r0, r0
    76ca:	e004      	b.n	76d6 <common_tc_read_count+0x36>
    76cc:	4b04      	ldr	r3, [pc, #16]	; (76e0 <common_tc_read_count+0x40>)
    76ce:	7819      	ldrb	r1, [r3, #0]
    76d0:	4b04      	ldr	r3, [pc, #16]	; (76e4 <common_tc_read_count+0x44>)
    76d2:	4798      	blx	r3
    76d4:	b280      	uxth	r0, r0
    76d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    76d8:	000068f5 	.word	0x000068f5
    76dc:	20000a50 	.word	0x20000a50
    76e0:	20001180 	.word	0x20001180
    76e4:	00007895 	.word	0x00007895
    76e8:	0000ffff 	.word	0x0000ffff

000076ec <common_tc_compare_stop>:
    76ec:	b508      	push	{r3, lr}
    76ee:	4b05      	ldr	r3, [pc, #20]	; (7704 <common_tc_compare_stop+0x18>)
    76f0:	4798      	blx	r3
    76f2:	4b05      	ldr	r3, [pc, #20]	; (7708 <common_tc_compare_stop+0x1c>)
    76f4:	4798      	blx	r3
    76f6:	4b05      	ldr	r3, [pc, #20]	; (770c <common_tc_compare_stop+0x20>)
    76f8:	2200      	movs	r2, #0
    76fa:	605a      	str	r2, [r3, #4]
    76fc:	811a      	strh	r2, [r3, #8]
    76fe:	4b04      	ldr	r3, [pc, #16]	; (7710 <common_tc_compare_stop+0x24>)
    7700:	4798      	blx	r3
    7702:	bd08      	pop	{r3, pc}
    7704:	00006909 	.word	0x00006909
    7708:	00006971 	.word	0x00006971
    770c:	20000a50 	.word	0x20000a50
    7710:	00006995 	.word	0x00006995

00007714 <common_tc_delay>:
    7714:	b510      	push	{r4, lr}
    7716:	1c04      	adds	r4, r0, #0
    7718:	4b13      	ldr	r3, [pc, #76]	; (7768 <common_tc_delay+0x54>)
    771a:	4798      	blx	r3
    771c:	4b13      	ldr	r3, [pc, #76]	; (776c <common_tc_delay+0x58>)
    771e:	781a      	ldrb	r2, [r3, #0]
    7720:	4362      	muls	r2, r4
    7722:	1881      	adds	r1, r0, r2
    7724:	4b12      	ldr	r3, [pc, #72]	; (7770 <common_tc_delay+0x5c>)
    7726:	6059      	str	r1, [r3, #4]
    7728:	6859      	ldr	r1, [r3, #4]
    772a:	0c09      	lsrs	r1, r1, #16
    772c:	6059      	str	r1, [r3, #4]
    772e:	685b      	ldr	r3, [r3, #4]
    7730:	2b00      	cmp	r3, #0
    7732:	d007      	beq.n	7744 <common_tc_delay+0x30>
    7734:	4b0e      	ldr	r3, [pc, #56]	; (7770 <common_tc_delay+0x5c>)
    7736:	6859      	ldr	r1, [r3, #4]
    7738:	3201      	adds	r2, #1
    773a:	1880      	adds	r0, r0, r2
    773c:	8118      	strh	r0, [r3, #8]
    773e:	4b0d      	ldr	r3, [pc, #52]	; (7774 <common_tc_delay+0x60>)
    7740:	4798      	blx	r3
    7742:	e004      	b.n	774e <common_tc_delay+0x3a>
    7744:	1882      	adds	r2, r0, r2
    7746:	4b0a      	ldr	r3, [pc, #40]	; (7770 <common_tc_delay+0x5c>)
    7748:	811a      	strh	r2, [r3, #8]
    774a:	4b0b      	ldr	r3, [pc, #44]	; (7778 <common_tc_delay+0x64>)
    774c:	4798      	blx	r3
    774e:	4b08      	ldr	r3, [pc, #32]	; (7770 <common_tc_delay+0x5c>)
    7750:	891b      	ldrh	r3, [r3, #8]
    7752:	2b63      	cmp	r3, #99	; 0x63
    7754:	d802      	bhi.n	775c <common_tc_delay+0x48>
    7756:	3364      	adds	r3, #100	; 0x64
    7758:	4a05      	ldr	r2, [pc, #20]	; (7770 <common_tc_delay+0x5c>)
    775a:	8113      	strh	r3, [r2, #8]
    775c:	4b04      	ldr	r3, [pc, #16]	; (7770 <common_tc_delay+0x5c>)
    775e:	8918      	ldrh	r0, [r3, #8]
    7760:	4b06      	ldr	r3, [pc, #24]	; (777c <common_tc_delay+0x68>)
    7762:	4798      	blx	r3
    7764:	bd10      	pop	{r4, pc}
    7766:	46c0      	nop			; (mov r8, r8)
    7768:	000068f5 	.word	0x000068f5
    776c:	20001180 	.word	0x20001180
    7770:	20000a50 	.word	0x20000a50
    7774:	00006909 	.word	0x00006909
    7778:	0000691d 	.word	0x0000691d
    777c:	00006959 	.word	0x00006959

00007780 <__udivsi3>:
    7780:	2200      	movs	r2, #0
    7782:	0843      	lsrs	r3, r0, #1
    7784:	428b      	cmp	r3, r1
    7786:	d374      	bcc.n	7872 <__udivsi3+0xf2>
    7788:	0903      	lsrs	r3, r0, #4
    778a:	428b      	cmp	r3, r1
    778c:	d35f      	bcc.n	784e <__udivsi3+0xce>
    778e:	0a03      	lsrs	r3, r0, #8
    7790:	428b      	cmp	r3, r1
    7792:	d344      	bcc.n	781e <__udivsi3+0x9e>
    7794:	0b03      	lsrs	r3, r0, #12
    7796:	428b      	cmp	r3, r1
    7798:	d328      	bcc.n	77ec <__udivsi3+0x6c>
    779a:	0c03      	lsrs	r3, r0, #16
    779c:	428b      	cmp	r3, r1
    779e:	d30d      	bcc.n	77bc <__udivsi3+0x3c>
    77a0:	22ff      	movs	r2, #255	; 0xff
    77a2:	0209      	lsls	r1, r1, #8
    77a4:	ba12      	rev	r2, r2
    77a6:	0c03      	lsrs	r3, r0, #16
    77a8:	428b      	cmp	r3, r1
    77aa:	d302      	bcc.n	77b2 <__udivsi3+0x32>
    77ac:	1212      	asrs	r2, r2, #8
    77ae:	0209      	lsls	r1, r1, #8
    77b0:	d065      	beq.n	787e <__udivsi3+0xfe>
    77b2:	0b03      	lsrs	r3, r0, #12
    77b4:	428b      	cmp	r3, r1
    77b6:	d319      	bcc.n	77ec <__udivsi3+0x6c>
    77b8:	e000      	b.n	77bc <__udivsi3+0x3c>
    77ba:	0a09      	lsrs	r1, r1, #8
    77bc:	0bc3      	lsrs	r3, r0, #15
    77be:	428b      	cmp	r3, r1
    77c0:	d301      	bcc.n	77c6 <__udivsi3+0x46>
    77c2:	03cb      	lsls	r3, r1, #15
    77c4:	1ac0      	subs	r0, r0, r3
    77c6:	4152      	adcs	r2, r2
    77c8:	0b83      	lsrs	r3, r0, #14
    77ca:	428b      	cmp	r3, r1
    77cc:	d301      	bcc.n	77d2 <__udivsi3+0x52>
    77ce:	038b      	lsls	r3, r1, #14
    77d0:	1ac0      	subs	r0, r0, r3
    77d2:	4152      	adcs	r2, r2
    77d4:	0b43      	lsrs	r3, r0, #13
    77d6:	428b      	cmp	r3, r1
    77d8:	d301      	bcc.n	77de <__udivsi3+0x5e>
    77da:	034b      	lsls	r3, r1, #13
    77dc:	1ac0      	subs	r0, r0, r3
    77de:	4152      	adcs	r2, r2
    77e0:	0b03      	lsrs	r3, r0, #12
    77e2:	428b      	cmp	r3, r1
    77e4:	d301      	bcc.n	77ea <__udivsi3+0x6a>
    77e6:	030b      	lsls	r3, r1, #12
    77e8:	1ac0      	subs	r0, r0, r3
    77ea:	4152      	adcs	r2, r2
    77ec:	0ac3      	lsrs	r3, r0, #11
    77ee:	428b      	cmp	r3, r1
    77f0:	d301      	bcc.n	77f6 <__udivsi3+0x76>
    77f2:	02cb      	lsls	r3, r1, #11
    77f4:	1ac0      	subs	r0, r0, r3
    77f6:	4152      	adcs	r2, r2
    77f8:	0a83      	lsrs	r3, r0, #10
    77fa:	428b      	cmp	r3, r1
    77fc:	d301      	bcc.n	7802 <__udivsi3+0x82>
    77fe:	028b      	lsls	r3, r1, #10
    7800:	1ac0      	subs	r0, r0, r3
    7802:	4152      	adcs	r2, r2
    7804:	0a43      	lsrs	r3, r0, #9
    7806:	428b      	cmp	r3, r1
    7808:	d301      	bcc.n	780e <__udivsi3+0x8e>
    780a:	024b      	lsls	r3, r1, #9
    780c:	1ac0      	subs	r0, r0, r3
    780e:	4152      	adcs	r2, r2
    7810:	0a03      	lsrs	r3, r0, #8
    7812:	428b      	cmp	r3, r1
    7814:	d301      	bcc.n	781a <__udivsi3+0x9a>
    7816:	020b      	lsls	r3, r1, #8
    7818:	1ac0      	subs	r0, r0, r3
    781a:	4152      	adcs	r2, r2
    781c:	d2cd      	bcs.n	77ba <__udivsi3+0x3a>
    781e:	09c3      	lsrs	r3, r0, #7
    7820:	428b      	cmp	r3, r1
    7822:	d301      	bcc.n	7828 <__udivsi3+0xa8>
    7824:	01cb      	lsls	r3, r1, #7
    7826:	1ac0      	subs	r0, r0, r3
    7828:	4152      	adcs	r2, r2
    782a:	0983      	lsrs	r3, r0, #6
    782c:	428b      	cmp	r3, r1
    782e:	d301      	bcc.n	7834 <__udivsi3+0xb4>
    7830:	018b      	lsls	r3, r1, #6
    7832:	1ac0      	subs	r0, r0, r3
    7834:	4152      	adcs	r2, r2
    7836:	0943      	lsrs	r3, r0, #5
    7838:	428b      	cmp	r3, r1
    783a:	d301      	bcc.n	7840 <__udivsi3+0xc0>
    783c:	014b      	lsls	r3, r1, #5
    783e:	1ac0      	subs	r0, r0, r3
    7840:	4152      	adcs	r2, r2
    7842:	0903      	lsrs	r3, r0, #4
    7844:	428b      	cmp	r3, r1
    7846:	d301      	bcc.n	784c <__udivsi3+0xcc>
    7848:	010b      	lsls	r3, r1, #4
    784a:	1ac0      	subs	r0, r0, r3
    784c:	4152      	adcs	r2, r2
    784e:	08c3      	lsrs	r3, r0, #3
    7850:	428b      	cmp	r3, r1
    7852:	d301      	bcc.n	7858 <__udivsi3+0xd8>
    7854:	00cb      	lsls	r3, r1, #3
    7856:	1ac0      	subs	r0, r0, r3
    7858:	4152      	adcs	r2, r2
    785a:	0883      	lsrs	r3, r0, #2
    785c:	428b      	cmp	r3, r1
    785e:	d301      	bcc.n	7864 <__udivsi3+0xe4>
    7860:	008b      	lsls	r3, r1, #2
    7862:	1ac0      	subs	r0, r0, r3
    7864:	4152      	adcs	r2, r2
    7866:	0843      	lsrs	r3, r0, #1
    7868:	428b      	cmp	r3, r1
    786a:	d301      	bcc.n	7870 <__udivsi3+0xf0>
    786c:	004b      	lsls	r3, r1, #1
    786e:	1ac0      	subs	r0, r0, r3
    7870:	4152      	adcs	r2, r2
    7872:	1a41      	subs	r1, r0, r1
    7874:	d200      	bcs.n	7878 <__udivsi3+0xf8>
    7876:	4601      	mov	r1, r0
    7878:	4152      	adcs	r2, r2
    787a:	4610      	mov	r0, r2
    787c:	4770      	bx	lr
    787e:	e7ff      	b.n	7880 <__udivsi3+0x100>
    7880:	b501      	push	{r0, lr}
    7882:	2000      	movs	r0, #0
    7884:	f000 f8f0 	bl	7a68 <__aeabi_idiv0>
    7888:	bd02      	pop	{r1, pc}
    788a:	46c0      	nop			; (mov r8, r8)

0000788c <__aeabi_uidivmod>:
    788c:	2900      	cmp	r1, #0
    788e:	d0f7      	beq.n	7880 <__udivsi3+0x100>
    7890:	e776      	b.n	7780 <__udivsi3>
    7892:	4770      	bx	lr

00007894 <__divsi3>:
    7894:	4603      	mov	r3, r0
    7896:	430b      	orrs	r3, r1
    7898:	d47f      	bmi.n	799a <__divsi3+0x106>
    789a:	2200      	movs	r2, #0
    789c:	0843      	lsrs	r3, r0, #1
    789e:	428b      	cmp	r3, r1
    78a0:	d374      	bcc.n	798c <__divsi3+0xf8>
    78a2:	0903      	lsrs	r3, r0, #4
    78a4:	428b      	cmp	r3, r1
    78a6:	d35f      	bcc.n	7968 <__divsi3+0xd4>
    78a8:	0a03      	lsrs	r3, r0, #8
    78aa:	428b      	cmp	r3, r1
    78ac:	d344      	bcc.n	7938 <__divsi3+0xa4>
    78ae:	0b03      	lsrs	r3, r0, #12
    78b0:	428b      	cmp	r3, r1
    78b2:	d328      	bcc.n	7906 <__divsi3+0x72>
    78b4:	0c03      	lsrs	r3, r0, #16
    78b6:	428b      	cmp	r3, r1
    78b8:	d30d      	bcc.n	78d6 <__divsi3+0x42>
    78ba:	22ff      	movs	r2, #255	; 0xff
    78bc:	0209      	lsls	r1, r1, #8
    78be:	ba12      	rev	r2, r2
    78c0:	0c03      	lsrs	r3, r0, #16
    78c2:	428b      	cmp	r3, r1
    78c4:	d302      	bcc.n	78cc <__divsi3+0x38>
    78c6:	1212      	asrs	r2, r2, #8
    78c8:	0209      	lsls	r1, r1, #8
    78ca:	d065      	beq.n	7998 <__divsi3+0x104>
    78cc:	0b03      	lsrs	r3, r0, #12
    78ce:	428b      	cmp	r3, r1
    78d0:	d319      	bcc.n	7906 <__divsi3+0x72>
    78d2:	e000      	b.n	78d6 <__divsi3+0x42>
    78d4:	0a09      	lsrs	r1, r1, #8
    78d6:	0bc3      	lsrs	r3, r0, #15
    78d8:	428b      	cmp	r3, r1
    78da:	d301      	bcc.n	78e0 <__divsi3+0x4c>
    78dc:	03cb      	lsls	r3, r1, #15
    78de:	1ac0      	subs	r0, r0, r3
    78e0:	4152      	adcs	r2, r2
    78e2:	0b83      	lsrs	r3, r0, #14
    78e4:	428b      	cmp	r3, r1
    78e6:	d301      	bcc.n	78ec <__divsi3+0x58>
    78e8:	038b      	lsls	r3, r1, #14
    78ea:	1ac0      	subs	r0, r0, r3
    78ec:	4152      	adcs	r2, r2
    78ee:	0b43      	lsrs	r3, r0, #13
    78f0:	428b      	cmp	r3, r1
    78f2:	d301      	bcc.n	78f8 <__divsi3+0x64>
    78f4:	034b      	lsls	r3, r1, #13
    78f6:	1ac0      	subs	r0, r0, r3
    78f8:	4152      	adcs	r2, r2
    78fa:	0b03      	lsrs	r3, r0, #12
    78fc:	428b      	cmp	r3, r1
    78fe:	d301      	bcc.n	7904 <__divsi3+0x70>
    7900:	030b      	lsls	r3, r1, #12
    7902:	1ac0      	subs	r0, r0, r3
    7904:	4152      	adcs	r2, r2
    7906:	0ac3      	lsrs	r3, r0, #11
    7908:	428b      	cmp	r3, r1
    790a:	d301      	bcc.n	7910 <__divsi3+0x7c>
    790c:	02cb      	lsls	r3, r1, #11
    790e:	1ac0      	subs	r0, r0, r3
    7910:	4152      	adcs	r2, r2
    7912:	0a83      	lsrs	r3, r0, #10
    7914:	428b      	cmp	r3, r1
    7916:	d301      	bcc.n	791c <__divsi3+0x88>
    7918:	028b      	lsls	r3, r1, #10
    791a:	1ac0      	subs	r0, r0, r3
    791c:	4152      	adcs	r2, r2
    791e:	0a43      	lsrs	r3, r0, #9
    7920:	428b      	cmp	r3, r1
    7922:	d301      	bcc.n	7928 <__divsi3+0x94>
    7924:	024b      	lsls	r3, r1, #9
    7926:	1ac0      	subs	r0, r0, r3
    7928:	4152      	adcs	r2, r2
    792a:	0a03      	lsrs	r3, r0, #8
    792c:	428b      	cmp	r3, r1
    792e:	d301      	bcc.n	7934 <__divsi3+0xa0>
    7930:	020b      	lsls	r3, r1, #8
    7932:	1ac0      	subs	r0, r0, r3
    7934:	4152      	adcs	r2, r2
    7936:	d2cd      	bcs.n	78d4 <__divsi3+0x40>
    7938:	09c3      	lsrs	r3, r0, #7
    793a:	428b      	cmp	r3, r1
    793c:	d301      	bcc.n	7942 <__divsi3+0xae>
    793e:	01cb      	lsls	r3, r1, #7
    7940:	1ac0      	subs	r0, r0, r3
    7942:	4152      	adcs	r2, r2
    7944:	0983      	lsrs	r3, r0, #6
    7946:	428b      	cmp	r3, r1
    7948:	d301      	bcc.n	794e <__divsi3+0xba>
    794a:	018b      	lsls	r3, r1, #6
    794c:	1ac0      	subs	r0, r0, r3
    794e:	4152      	adcs	r2, r2
    7950:	0943      	lsrs	r3, r0, #5
    7952:	428b      	cmp	r3, r1
    7954:	d301      	bcc.n	795a <__divsi3+0xc6>
    7956:	014b      	lsls	r3, r1, #5
    7958:	1ac0      	subs	r0, r0, r3
    795a:	4152      	adcs	r2, r2
    795c:	0903      	lsrs	r3, r0, #4
    795e:	428b      	cmp	r3, r1
    7960:	d301      	bcc.n	7966 <__divsi3+0xd2>
    7962:	010b      	lsls	r3, r1, #4
    7964:	1ac0      	subs	r0, r0, r3
    7966:	4152      	adcs	r2, r2
    7968:	08c3      	lsrs	r3, r0, #3
    796a:	428b      	cmp	r3, r1
    796c:	d301      	bcc.n	7972 <__divsi3+0xde>
    796e:	00cb      	lsls	r3, r1, #3
    7970:	1ac0      	subs	r0, r0, r3
    7972:	4152      	adcs	r2, r2
    7974:	0883      	lsrs	r3, r0, #2
    7976:	428b      	cmp	r3, r1
    7978:	d301      	bcc.n	797e <__divsi3+0xea>
    797a:	008b      	lsls	r3, r1, #2
    797c:	1ac0      	subs	r0, r0, r3
    797e:	4152      	adcs	r2, r2
    7980:	0843      	lsrs	r3, r0, #1
    7982:	428b      	cmp	r3, r1
    7984:	d301      	bcc.n	798a <__divsi3+0xf6>
    7986:	004b      	lsls	r3, r1, #1
    7988:	1ac0      	subs	r0, r0, r3
    798a:	4152      	adcs	r2, r2
    798c:	1a41      	subs	r1, r0, r1
    798e:	d200      	bcs.n	7992 <__divsi3+0xfe>
    7990:	4601      	mov	r1, r0
    7992:	4152      	adcs	r2, r2
    7994:	4610      	mov	r0, r2
    7996:	4770      	bx	lr
    7998:	e05d      	b.n	7a56 <__divsi3+0x1c2>
    799a:	0fca      	lsrs	r2, r1, #31
    799c:	d000      	beq.n	79a0 <__divsi3+0x10c>
    799e:	4249      	negs	r1, r1
    79a0:	1003      	asrs	r3, r0, #32
    79a2:	d300      	bcc.n	79a6 <__divsi3+0x112>
    79a4:	4240      	negs	r0, r0
    79a6:	4053      	eors	r3, r2
    79a8:	2200      	movs	r2, #0
    79aa:	469c      	mov	ip, r3
    79ac:	0903      	lsrs	r3, r0, #4
    79ae:	428b      	cmp	r3, r1
    79b0:	d32d      	bcc.n	7a0e <__divsi3+0x17a>
    79b2:	0a03      	lsrs	r3, r0, #8
    79b4:	428b      	cmp	r3, r1
    79b6:	d312      	bcc.n	79de <__divsi3+0x14a>
    79b8:	22fc      	movs	r2, #252	; 0xfc
    79ba:	0189      	lsls	r1, r1, #6
    79bc:	ba12      	rev	r2, r2
    79be:	0a03      	lsrs	r3, r0, #8
    79c0:	428b      	cmp	r3, r1
    79c2:	d30c      	bcc.n	79de <__divsi3+0x14a>
    79c4:	0189      	lsls	r1, r1, #6
    79c6:	1192      	asrs	r2, r2, #6
    79c8:	428b      	cmp	r3, r1
    79ca:	d308      	bcc.n	79de <__divsi3+0x14a>
    79cc:	0189      	lsls	r1, r1, #6
    79ce:	1192      	asrs	r2, r2, #6
    79d0:	428b      	cmp	r3, r1
    79d2:	d304      	bcc.n	79de <__divsi3+0x14a>
    79d4:	0189      	lsls	r1, r1, #6
    79d6:	d03a      	beq.n	7a4e <__divsi3+0x1ba>
    79d8:	1192      	asrs	r2, r2, #6
    79da:	e000      	b.n	79de <__divsi3+0x14a>
    79dc:	0989      	lsrs	r1, r1, #6
    79de:	09c3      	lsrs	r3, r0, #7
    79e0:	428b      	cmp	r3, r1
    79e2:	d301      	bcc.n	79e8 <__divsi3+0x154>
    79e4:	01cb      	lsls	r3, r1, #7
    79e6:	1ac0      	subs	r0, r0, r3
    79e8:	4152      	adcs	r2, r2
    79ea:	0983      	lsrs	r3, r0, #6
    79ec:	428b      	cmp	r3, r1
    79ee:	d301      	bcc.n	79f4 <__divsi3+0x160>
    79f0:	018b      	lsls	r3, r1, #6
    79f2:	1ac0      	subs	r0, r0, r3
    79f4:	4152      	adcs	r2, r2
    79f6:	0943      	lsrs	r3, r0, #5
    79f8:	428b      	cmp	r3, r1
    79fa:	d301      	bcc.n	7a00 <__divsi3+0x16c>
    79fc:	014b      	lsls	r3, r1, #5
    79fe:	1ac0      	subs	r0, r0, r3
    7a00:	4152      	adcs	r2, r2
    7a02:	0903      	lsrs	r3, r0, #4
    7a04:	428b      	cmp	r3, r1
    7a06:	d301      	bcc.n	7a0c <__divsi3+0x178>
    7a08:	010b      	lsls	r3, r1, #4
    7a0a:	1ac0      	subs	r0, r0, r3
    7a0c:	4152      	adcs	r2, r2
    7a0e:	08c3      	lsrs	r3, r0, #3
    7a10:	428b      	cmp	r3, r1
    7a12:	d301      	bcc.n	7a18 <__divsi3+0x184>
    7a14:	00cb      	lsls	r3, r1, #3
    7a16:	1ac0      	subs	r0, r0, r3
    7a18:	4152      	adcs	r2, r2
    7a1a:	0883      	lsrs	r3, r0, #2
    7a1c:	428b      	cmp	r3, r1
    7a1e:	d301      	bcc.n	7a24 <__divsi3+0x190>
    7a20:	008b      	lsls	r3, r1, #2
    7a22:	1ac0      	subs	r0, r0, r3
    7a24:	4152      	adcs	r2, r2
    7a26:	d2d9      	bcs.n	79dc <__divsi3+0x148>
    7a28:	0843      	lsrs	r3, r0, #1
    7a2a:	428b      	cmp	r3, r1
    7a2c:	d301      	bcc.n	7a32 <__divsi3+0x19e>
    7a2e:	004b      	lsls	r3, r1, #1
    7a30:	1ac0      	subs	r0, r0, r3
    7a32:	4152      	adcs	r2, r2
    7a34:	1a41      	subs	r1, r0, r1
    7a36:	d200      	bcs.n	7a3a <__divsi3+0x1a6>
    7a38:	4601      	mov	r1, r0
    7a3a:	4663      	mov	r3, ip
    7a3c:	4152      	adcs	r2, r2
    7a3e:	105b      	asrs	r3, r3, #1
    7a40:	4610      	mov	r0, r2
    7a42:	d301      	bcc.n	7a48 <__divsi3+0x1b4>
    7a44:	4240      	negs	r0, r0
    7a46:	2b00      	cmp	r3, #0
    7a48:	d500      	bpl.n	7a4c <__divsi3+0x1b8>
    7a4a:	4249      	negs	r1, r1
    7a4c:	4770      	bx	lr
    7a4e:	4663      	mov	r3, ip
    7a50:	105b      	asrs	r3, r3, #1
    7a52:	d300      	bcc.n	7a56 <__divsi3+0x1c2>
    7a54:	4240      	negs	r0, r0
    7a56:	b501      	push	{r0, lr}
    7a58:	2000      	movs	r0, #0
    7a5a:	f000 f805 	bl	7a68 <__aeabi_idiv0>
    7a5e:	bd02      	pop	{r1, pc}

00007a60 <__aeabi_idivmod>:
    7a60:	2900      	cmp	r1, #0
    7a62:	d0f8      	beq.n	7a56 <__divsi3+0x1c2>
    7a64:	e716      	b.n	7894 <__divsi3>
    7a66:	4770      	bx	lr

00007a68 <__aeabi_idiv0>:
    7a68:	4770      	bx	lr
    7a6a:	46c0      	nop			; (mov r8, r8)

00007a6c <__aeabi_lmul>:
    7a6c:	b5f0      	push	{r4, r5, r6, r7, lr}
    7a6e:	46ce      	mov	lr, r9
    7a70:	4647      	mov	r7, r8
    7a72:	0415      	lsls	r5, r2, #16
    7a74:	0c2d      	lsrs	r5, r5, #16
    7a76:	002e      	movs	r6, r5
    7a78:	b580      	push	{r7, lr}
    7a7a:	0407      	lsls	r7, r0, #16
    7a7c:	0c14      	lsrs	r4, r2, #16
    7a7e:	0c3f      	lsrs	r7, r7, #16
    7a80:	4699      	mov	r9, r3
    7a82:	0c03      	lsrs	r3, r0, #16
    7a84:	437e      	muls	r6, r7
    7a86:	435d      	muls	r5, r3
    7a88:	4367      	muls	r7, r4
    7a8a:	4363      	muls	r3, r4
    7a8c:	197f      	adds	r7, r7, r5
    7a8e:	0c34      	lsrs	r4, r6, #16
    7a90:	19e4      	adds	r4, r4, r7
    7a92:	469c      	mov	ip, r3
    7a94:	42a5      	cmp	r5, r4
    7a96:	d903      	bls.n	7aa0 <__aeabi_lmul+0x34>
    7a98:	2380      	movs	r3, #128	; 0x80
    7a9a:	025b      	lsls	r3, r3, #9
    7a9c:	4698      	mov	r8, r3
    7a9e:	44c4      	add	ip, r8
    7aa0:	464b      	mov	r3, r9
    7aa2:	4351      	muls	r1, r2
    7aa4:	4343      	muls	r3, r0
    7aa6:	0436      	lsls	r6, r6, #16
    7aa8:	0c36      	lsrs	r6, r6, #16
    7aaa:	0c25      	lsrs	r5, r4, #16
    7aac:	0424      	lsls	r4, r4, #16
    7aae:	4465      	add	r5, ip
    7ab0:	19a4      	adds	r4, r4, r6
    7ab2:	1859      	adds	r1, r3, r1
    7ab4:	1949      	adds	r1, r1, r5
    7ab6:	0020      	movs	r0, r4
    7ab8:	bc0c      	pop	{r2, r3}
    7aba:	4690      	mov	r8, r2
    7abc:	4699      	mov	r9, r3
    7abe:	bdf0      	pop	{r4, r5, r6, r7, pc}

00007ac0 <__libc_init_array>:
    7ac0:	b570      	push	{r4, r5, r6, lr}
    7ac2:	2600      	movs	r6, #0
    7ac4:	4d0c      	ldr	r5, [pc, #48]	; (7af8 <__libc_init_array+0x38>)
    7ac6:	4c0d      	ldr	r4, [pc, #52]	; (7afc <__libc_init_array+0x3c>)
    7ac8:	1b64      	subs	r4, r4, r5
    7aca:	10a4      	asrs	r4, r4, #2
    7acc:	42a6      	cmp	r6, r4
    7ace:	d109      	bne.n	7ae4 <__libc_init_array+0x24>
    7ad0:	2600      	movs	r6, #0
    7ad2:	f002 f993 	bl	9dfc <_init>
    7ad6:	4d0a      	ldr	r5, [pc, #40]	; (7b00 <__libc_init_array+0x40>)
    7ad8:	4c0a      	ldr	r4, [pc, #40]	; (7b04 <__libc_init_array+0x44>)
    7ada:	1b64      	subs	r4, r4, r5
    7adc:	10a4      	asrs	r4, r4, #2
    7ade:	42a6      	cmp	r6, r4
    7ae0:	d105      	bne.n	7aee <__libc_init_array+0x2e>
    7ae2:	bd70      	pop	{r4, r5, r6, pc}
    7ae4:	00b3      	lsls	r3, r6, #2
    7ae6:	58eb      	ldr	r3, [r5, r3]
    7ae8:	4798      	blx	r3
    7aea:	3601      	adds	r6, #1
    7aec:	e7ee      	b.n	7acc <__libc_init_array+0xc>
    7aee:	00b3      	lsls	r3, r6, #2
    7af0:	58eb      	ldr	r3, [r5, r3]
    7af2:	4798      	blx	r3
    7af4:	3601      	adds	r6, #1
    7af6:	e7f2      	b.n	7ade <__libc_init_array+0x1e>
    7af8:	00009e08 	.word	0x00009e08
    7afc:	00009e08 	.word	0x00009e08
    7b00:	00009e08 	.word	0x00009e08
    7b04:	00009e0c 	.word	0x00009e0c

00007b08 <memcpy>:
    7b08:	2300      	movs	r3, #0
    7b0a:	b510      	push	{r4, lr}
    7b0c:	429a      	cmp	r2, r3
    7b0e:	d100      	bne.n	7b12 <memcpy+0xa>
    7b10:	bd10      	pop	{r4, pc}
    7b12:	5ccc      	ldrb	r4, [r1, r3]
    7b14:	54c4      	strb	r4, [r0, r3]
    7b16:	3301      	adds	r3, #1
    7b18:	e7f8      	b.n	7b0c <memcpy+0x4>

00007b1a <memset>:
    7b1a:	0003      	movs	r3, r0
    7b1c:	1882      	adds	r2, r0, r2
    7b1e:	4293      	cmp	r3, r2
    7b20:	d100      	bne.n	7b24 <memset+0xa>
    7b22:	4770      	bx	lr
    7b24:	7019      	strb	r1, [r3, #0]
    7b26:	3301      	adds	r3, #1
    7b28:	e7f9      	b.n	7b1e <memset+0x4>
	...

00007b2c <iprintf>:
    7b2c:	b40f      	push	{r0, r1, r2, r3}
    7b2e:	4b0b      	ldr	r3, [pc, #44]	; (7b5c <iprintf+0x30>)
    7b30:	b513      	push	{r0, r1, r4, lr}
    7b32:	681c      	ldr	r4, [r3, #0]
    7b34:	2c00      	cmp	r4, #0
    7b36:	d005      	beq.n	7b44 <iprintf+0x18>
    7b38:	69a3      	ldr	r3, [r4, #24]
    7b3a:	2b00      	cmp	r3, #0
    7b3c:	d102      	bne.n	7b44 <iprintf+0x18>
    7b3e:	0020      	movs	r0, r4
    7b40:	f000 fb70 	bl	8224 <__sinit>
    7b44:	ab05      	add	r3, sp, #20
    7b46:	9a04      	ldr	r2, [sp, #16]
    7b48:	68a1      	ldr	r1, [r4, #8]
    7b4a:	0020      	movs	r0, r4
    7b4c:	9301      	str	r3, [sp, #4]
    7b4e:	f000 fd45 	bl	85dc <_vfiprintf_r>
    7b52:	bc16      	pop	{r1, r2, r4}
    7b54:	bc08      	pop	{r3}
    7b56:	b004      	add	sp, #16
    7b58:	4718      	bx	r3
    7b5a:	46c0      	nop			; (mov r8, r8)
    7b5c:	200000ec 	.word	0x200000ec

00007b60 <putchar>:
    7b60:	4b08      	ldr	r3, [pc, #32]	; (7b84 <putchar+0x24>)
    7b62:	b570      	push	{r4, r5, r6, lr}
    7b64:	681c      	ldr	r4, [r3, #0]
    7b66:	0005      	movs	r5, r0
    7b68:	2c00      	cmp	r4, #0
    7b6a:	d005      	beq.n	7b78 <putchar+0x18>
    7b6c:	69a3      	ldr	r3, [r4, #24]
    7b6e:	2b00      	cmp	r3, #0
    7b70:	d102      	bne.n	7b78 <putchar+0x18>
    7b72:	0020      	movs	r0, r4
    7b74:	f000 fb56 	bl	8224 <__sinit>
    7b78:	0029      	movs	r1, r5
    7b7a:	68a2      	ldr	r2, [r4, #8]
    7b7c:	0020      	movs	r0, r4
    7b7e:	f000 ffd1 	bl	8b24 <_putc_r>
    7b82:	bd70      	pop	{r4, r5, r6, pc}
    7b84:	200000ec 	.word	0x200000ec

00007b88 <_puts_r>:
    7b88:	b570      	push	{r4, r5, r6, lr}
    7b8a:	0005      	movs	r5, r0
    7b8c:	000e      	movs	r6, r1
    7b8e:	2800      	cmp	r0, #0
    7b90:	d004      	beq.n	7b9c <_puts_r+0x14>
    7b92:	6983      	ldr	r3, [r0, #24]
    7b94:	2b00      	cmp	r3, #0
    7b96:	d101      	bne.n	7b9c <_puts_r+0x14>
    7b98:	f000 fb44 	bl	8224 <__sinit>
    7b9c:	69ab      	ldr	r3, [r5, #24]
    7b9e:	68ac      	ldr	r4, [r5, #8]
    7ba0:	2b00      	cmp	r3, #0
    7ba2:	d102      	bne.n	7baa <_puts_r+0x22>
    7ba4:	0028      	movs	r0, r5
    7ba6:	f000 fb3d 	bl	8224 <__sinit>
    7baa:	4b24      	ldr	r3, [pc, #144]	; (7c3c <_puts_r+0xb4>)
    7bac:	429c      	cmp	r4, r3
    7bae:	d10f      	bne.n	7bd0 <_puts_r+0x48>
    7bb0:	686c      	ldr	r4, [r5, #4]
    7bb2:	89a3      	ldrh	r3, [r4, #12]
    7bb4:	071b      	lsls	r3, r3, #28
    7bb6:	d502      	bpl.n	7bbe <_puts_r+0x36>
    7bb8:	6923      	ldr	r3, [r4, #16]
    7bba:	2b00      	cmp	r3, #0
    7bbc:	d120      	bne.n	7c00 <_puts_r+0x78>
    7bbe:	0021      	movs	r1, r4
    7bc0:	0028      	movs	r0, r5
    7bc2:	f000 f9c1 	bl	7f48 <__swsetup_r>
    7bc6:	2800      	cmp	r0, #0
    7bc8:	d01a      	beq.n	7c00 <_puts_r+0x78>
    7bca:	2001      	movs	r0, #1
    7bcc:	4240      	negs	r0, r0
    7bce:	bd70      	pop	{r4, r5, r6, pc}
    7bd0:	4b1b      	ldr	r3, [pc, #108]	; (7c40 <_puts_r+0xb8>)
    7bd2:	429c      	cmp	r4, r3
    7bd4:	d101      	bne.n	7bda <_puts_r+0x52>
    7bd6:	68ac      	ldr	r4, [r5, #8]
    7bd8:	e7eb      	b.n	7bb2 <_puts_r+0x2a>
    7bda:	4b1a      	ldr	r3, [pc, #104]	; (7c44 <_puts_r+0xbc>)
    7bdc:	429c      	cmp	r4, r3
    7bde:	d1e8      	bne.n	7bb2 <_puts_r+0x2a>
    7be0:	68ec      	ldr	r4, [r5, #12]
    7be2:	e7e6      	b.n	7bb2 <_puts_r+0x2a>
    7be4:	3b01      	subs	r3, #1
    7be6:	3601      	adds	r6, #1
    7be8:	60a3      	str	r3, [r4, #8]
    7bea:	2b00      	cmp	r3, #0
    7bec:	da04      	bge.n	7bf8 <_puts_r+0x70>
    7bee:	69a2      	ldr	r2, [r4, #24]
    7bf0:	4293      	cmp	r3, r2
    7bf2:	db16      	blt.n	7c22 <_puts_r+0x9a>
    7bf4:	290a      	cmp	r1, #10
    7bf6:	d014      	beq.n	7c22 <_puts_r+0x9a>
    7bf8:	6823      	ldr	r3, [r4, #0]
    7bfa:	1c5a      	adds	r2, r3, #1
    7bfc:	6022      	str	r2, [r4, #0]
    7bfe:	7019      	strb	r1, [r3, #0]
    7c00:	7831      	ldrb	r1, [r6, #0]
    7c02:	68a3      	ldr	r3, [r4, #8]
    7c04:	2900      	cmp	r1, #0
    7c06:	d1ed      	bne.n	7be4 <_puts_r+0x5c>
    7c08:	3b01      	subs	r3, #1
    7c0a:	60a3      	str	r3, [r4, #8]
    7c0c:	2b00      	cmp	r3, #0
    7c0e:	da0f      	bge.n	7c30 <_puts_r+0xa8>
    7c10:	0022      	movs	r2, r4
    7c12:	310a      	adds	r1, #10
    7c14:	0028      	movs	r0, r5
    7c16:	f000 f941 	bl	7e9c <__swbuf_r>
    7c1a:	1c43      	adds	r3, r0, #1
    7c1c:	d0d5      	beq.n	7bca <_puts_r+0x42>
    7c1e:	200a      	movs	r0, #10
    7c20:	e7d5      	b.n	7bce <_puts_r+0x46>
    7c22:	0022      	movs	r2, r4
    7c24:	0028      	movs	r0, r5
    7c26:	f000 f939 	bl	7e9c <__swbuf_r>
    7c2a:	1c43      	adds	r3, r0, #1
    7c2c:	d1e8      	bne.n	7c00 <_puts_r+0x78>
    7c2e:	e7cc      	b.n	7bca <_puts_r+0x42>
    7c30:	200a      	movs	r0, #10
    7c32:	6823      	ldr	r3, [r4, #0]
    7c34:	1c5a      	adds	r2, r3, #1
    7c36:	6022      	str	r2, [r4, #0]
    7c38:	7018      	strb	r0, [r3, #0]
    7c3a:	e7c8      	b.n	7bce <_puts_r+0x46>
    7c3c:	00009d88 	.word	0x00009d88
    7c40:	00009da8 	.word	0x00009da8
    7c44:	00009d68 	.word	0x00009d68

00007c48 <puts>:
    7c48:	b510      	push	{r4, lr}
    7c4a:	4b03      	ldr	r3, [pc, #12]	; (7c58 <puts+0x10>)
    7c4c:	0001      	movs	r1, r0
    7c4e:	6818      	ldr	r0, [r3, #0]
    7c50:	f7ff ff9a 	bl	7b88 <_puts_r>
    7c54:	bd10      	pop	{r4, pc}
    7c56:	46c0      	nop			; (mov r8, r8)
    7c58:	200000ec 	.word	0x200000ec

00007c5c <srand>:
    7c5c:	4b10      	ldr	r3, [pc, #64]	; (7ca0 <srand+0x44>)
    7c5e:	b570      	push	{r4, r5, r6, lr}
    7c60:	681c      	ldr	r4, [r3, #0]
    7c62:	0005      	movs	r5, r0
    7c64:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    7c66:	2b00      	cmp	r3, #0
    7c68:	d115      	bne.n	7c96 <srand+0x3a>
    7c6a:	2018      	movs	r0, #24
    7c6c:	f000 fbdc 	bl	8428 <malloc>
    7c70:	4b0c      	ldr	r3, [pc, #48]	; (7ca4 <srand+0x48>)
    7c72:	63a0      	str	r0, [r4, #56]	; 0x38
    7c74:	8003      	strh	r3, [r0, #0]
    7c76:	4b0c      	ldr	r3, [pc, #48]	; (7ca8 <srand+0x4c>)
    7c78:	2201      	movs	r2, #1
    7c7a:	8043      	strh	r3, [r0, #2]
    7c7c:	4b0b      	ldr	r3, [pc, #44]	; (7cac <srand+0x50>)
    7c7e:	8083      	strh	r3, [r0, #4]
    7c80:	4b0b      	ldr	r3, [pc, #44]	; (7cb0 <srand+0x54>)
    7c82:	80c3      	strh	r3, [r0, #6]
    7c84:	4b0b      	ldr	r3, [pc, #44]	; (7cb4 <srand+0x58>)
    7c86:	8103      	strh	r3, [r0, #8]
    7c88:	2305      	movs	r3, #5
    7c8a:	8143      	strh	r3, [r0, #10]
    7c8c:	3306      	adds	r3, #6
    7c8e:	8183      	strh	r3, [r0, #12]
    7c90:	2300      	movs	r3, #0
    7c92:	6102      	str	r2, [r0, #16]
    7c94:	6143      	str	r3, [r0, #20]
    7c96:	2200      	movs	r2, #0
    7c98:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    7c9a:	611d      	str	r5, [r3, #16]
    7c9c:	615a      	str	r2, [r3, #20]
    7c9e:	bd70      	pop	{r4, r5, r6, pc}
    7ca0:	200000ec 	.word	0x200000ec
    7ca4:	0000330e 	.word	0x0000330e
    7ca8:	ffffabcd 	.word	0xffffabcd
    7cac:	00001234 	.word	0x00001234
    7cb0:	ffffe66d 	.word	0xffffe66d
    7cb4:	ffffdeec 	.word	0xffffdeec

00007cb8 <rand>:
    7cb8:	4b15      	ldr	r3, [pc, #84]	; (7d10 <rand+0x58>)
    7cba:	b510      	push	{r4, lr}
    7cbc:	681c      	ldr	r4, [r3, #0]
    7cbe:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    7cc0:	2b00      	cmp	r3, #0
    7cc2:	d115      	bne.n	7cf0 <rand+0x38>
    7cc4:	2018      	movs	r0, #24
    7cc6:	f000 fbaf 	bl	8428 <malloc>
    7cca:	4b12      	ldr	r3, [pc, #72]	; (7d14 <rand+0x5c>)
    7ccc:	63a0      	str	r0, [r4, #56]	; 0x38
    7cce:	8003      	strh	r3, [r0, #0]
    7cd0:	4b11      	ldr	r3, [pc, #68]	; (7d18 <rand+0x60>)
    7cd2:	2201      	movs	r2, #1
    7cd4:	8043      	strh	r3, [r0, #2]
    7cd6:	4b11      	ldr	r3, [pc, #68]	; (7d1c <rand+0x64>)
    7cd8:	8083      	strh	r3, [r0, #4]
    7cda:	4b11      	ldr	r3, [pc, #68]	; (7d20 <rand+0x68>)
    7cdc:	80c3      	strh	r3, [r0, #6]
    7cde:	4b11      	ldr	r3, [pc, #68]	; (7d24 <rand+0x6c>)
    7ce0:	8103      	strh	r3, [r0, #8]
    7ce2:	2305      	movs	r3, #5
    7ce4:	8143      	strh	r3, [r0, #10]
    7ce6:	3306      	adds	r3, #6
    7ce8:	8183      	strh	r3, [r0, #12]
    7cea:	2300      	movs	r3, #0
    7cec:	6102      	str	r2, [r0, #16]
    7cee:	6143      	str	r3, [r0, #20]
    7cf0:	6ba4      	ldr	r4, [r4, #56]	; 0x38
    7cf2:	4a0d      	ldr	r2, [pc, #52]	; (7d28 <rand+0x70>)
    7cf4:	6920      	ldr	r0, [r4, #16]
    7cf6:	6961      	ldr	r1, [r4, #20]
    7cf8:	4b0c      	ldr	r3, [pc, #48]	; (7d2c <rand+0x74>)
    7cfa:	f7ff feb7 	bl	7a6c <__aeabi_lmul>
    7cfe:	2201      	movs	r2, #1
    7d00:	2300      	movs	r3, #0
    7d02:	1880      	adds	r0, r0, r2
    7d04:	4159      	adcs	r1, r3
    7d06:	6120      	str	r0, [r4, #16]
    7d08:	6161      	str	r1, [r4, #20]
    7d0a:	0048      	lsls	r0, r1, #1
    7d0c:	0840      	lsrs	r0, r0, #1
    7d0e:	bd10      	pop	{r4, pc}
    7d10:	200000ec 	.word	0x200000ec
    7d14:	0000330e 	.word	0x0000330e
    7d18:	ffffabcd 	.word	0xffffabcd
    7d1c:	00001234 	.word	0x00001234
    7d20:	ffffe66d 	.word	0xffffe66d
    7d24:	ffffdeec 	.word	0xffffdeec
    7d28:	4c957f2d 	.word	0x4c957f2d
    7d2c:	5851f42d 	.word	0x5851f42d

00007d30 <setbuf>:
    7d30:	424a      	negs	r2, r1
    7d32:	414a      	adcs	r2, r1
    7d34:	2380      	movs	r3, #128	; 0x80
    7d36:	b510      	push	{r4, lr}
    7d38:	0052      	lsls	r2, r2, #1
    7d3a:	00db      	lsls	r3, r3, #3
    7d3c:	f000 f802 	bl	7d44 <setvbuf>
    7d40:	bd10      	pop	{r4, pc}
	...

00007d44 <setvbuf>:
    7d44:	b5f0      	push	{r4, r5, r6, r7, lr}
    7d46:	001d      	movs	r5, r3
    7d48:	4b4f      	ldr	r3, [pc, #316]	; (7e88 <setvbuf+0x144>)
    7d4a:	b085      	sub	sp, #20
    7d4c:	681e      	ldr	r6, [r3, #0]
    7d4e:	0004      	movs	r4, r0
    7d50:	000f      	movs	r7, r1
    7d52:	9200      	str	r2, [sp, #0]
    7d54:	2e00      	cmp	r6, #0
    7d56:	d005      	beq.n	7d64 <setvbuf+0x20>
    7d58:	69b3      	ldr	r3, [r6, #24]
    7d5a:	2b00      	cmp	r3, #0
    7d5c:	d102      	bne.n	7d64 <setvbuf+0x20>
    7d5e:	0030      	movs	r0, r6
    7d60:	f000 fa60 	bl	8224 <__sinit>
    7d64:	4b49      	ldr	r3, [pc, #292]	; (7e8c <setvbuf+0x148>)
    7d66:	429c      	cmp	r4, r3
    7d68:	d150      	bne.n	7e0c <setvbuf+0xc8>
    7d6a:	6874      	ldr	r4, [r6, #4]
    7d6c:	9b00      	ldr	r3, [sp, #0]
    7d6e:	2b02      	cmp	r3, #2
    7d70:	d005      	beq.n	7d7e <setvbuf+0x3a>
    7d72:	2b01      	cmp	r3, #1
    7d74:	d900      	bls.n	7d78 <setvbuf+0x34>
    7d76:	e084      	b.n	7e82 <setvbuf+0x13e>
    7d78:	2d00      	cmp	r5, #0
    7d7a:	da00      	bge.n	7d7e <setvbuf+0x3a>
    7d7c:	e081      	b.n	7e82 <setvbuf+0x13e>
    7d7e:	0021      	movs	r1, r4
    7d80:	0030      	movs	r0, r6
    7d82:	f000 f9e1 	bl	8148 <_fflush_r>
    7d86:	6b61      	ldr	r1, [r4, #52]	; 0x34
    7d88:	2900      	cmp	r1, #0
    7d8a:	d008      	beq.n	7d9e <setvbuf+0x5a>
    7d8c:	0023      	movs	r3, r4
    7d8e:	3344      	adds	r3, #68	; 0x44
    7d90:	4299      	cmp	r1, r3
    7d92:	d002      	beq.n	7d9a <setvbuf+0x56>
    7d94:	0030      	movs	r0, r6
    7d96:	f000 fb51 	bl	843c <_free_r>
    7d9a:	2300      	movs	r3, #0
    7d9c:	6363      	str	r3, [r4, #52]	; 0x34
    7d9e:	2300      	movs	r3, #0
    7da0:	61a3      	str	r3, [r4, #24]
    7da2:	6063      	str	r3, [r4, #4]
    7da4:	89a3      	ldrh	r3, [r4, #12]
    7da6:	061b      	lsls	r3, r3, #24
    7da8:	d503      	bpl.n	7db2 <setvbuf+0x6e>
    7daa:	6921      	ldr	r1, [r4, #16]
    7dac:	0030      	movs	r0, r6
    7dae:	f000 fb45 	bl	843c <_free_r>
    7db2:	89a3      	ldrh	r3, [r4, #12]
    7db4:	4a36      	ldr	r2, [pc, #216]	; (7e90 <setvbuf+0x14c>)
    7db6:	4013      	ands	r3, r2
    7db8:	81a3      	strh	r3, [r4, #12]
    7dba:	9b00      	ldr	r3, [sp, #0]
    7dbc:	2b02      	cmp	r3, #2
    7dbe:	d05a      	beq.n	7e76 <setvbuf+0x132>
    7dc0:	ab03      	add	r3, sp, #12
    7dc2:	aa02      	add	r2, sp, #8
    7dc4:	0021      	movs	r1, r4
    7dc6:	0030      	movs	r0, r6
    7dc8:	f000 fac2 	bl	8350 <__swhatbuf_r>
    7dcc:	89a3      	ldrh	r3, [r4, #12]
    7dce:	4318      	orrs	r0, r3
    7dd0:	81a0      	strh	r0, [r4, #12]
    7dd2:	2d00      	cmp	r5, #0
    7dd4:	d124      	bne.n	7e20 <setvbuf+0xdc>
    7dd6:	9d02      	ldr	r5, [sp, #8]
    7dd8:	0028      	movs	r0, r5
    7dda:	f000 fb25 	bl	8428 <malloc>
    7dde:	9501      	str	r5, [sp, #4]
    7de0:	1e07      	subs	r7, r0, #0
    7de2:	d142      	bne.n	7e6a <setvbuf+0x126>
    7de4:	9b02      	ldr	r3, [sp, #8]
    7de6:	9301      	str	r3, [sp, #4]
    7de8:	42ab      	cmp	r3, r5
    7dea:	d139      	bne.n	7e60 <setvbuf+0x11c>
    7dec:	2001      	movs	r0, #1
    7dee:	4240      	negs	r0, r0
    7df0:	2302      	movs	r3, #2
    7df2:	89a2      	ldrh	r2, [r4, #12]
    7df4:	4313      	orrs	r3, r2
    7df6:	81a3      	strh	r3, [r4, #12]
    7df8:	2300      	movs	r3, #0
    7dfa:	60a3      	str	r3, [r4, #8]
    7dfc:	0023      	movs	r3, r4
    7dfe:	3347      	adds	r3, #71	; 0x47
    7e00:	6023      	str	r3, [r4, #0]
    7e02:	6123      	str	r3, [r4, #16]
    7e04:	2301      	movs	r3, #1
    7e06:	6163      	str	r3, [r4, #20]
    7e08:	b005      	add	sp, #20
    7e0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7e0c:	4b21      	ldr	r3, [pc, #132]	; (7e94 <setvbuf+0x150>)
    7e0e:	429c      	cmp	r4, r3
    7e10:	d101      	bne.n	7e16 <setvbuf+0xd2>
    7e12:	68b4      	ldr	r4, [r6, #8]
    7e14:	e7aa      	b.n	7d6c <setvbuf+0x28>
    7e16:	4b20      	ldr	r3, [pc, #128]	; (7e98 <setvbuf+0x154>)
    7e18:	429c      	cmp	r4, r3
    7e1a:	d1a7      	bne.n	7d6c <setvbuf+0x28>
    7e1c:	68f4      	ldr	r4, [r6, #12]
    7e1e:	e7a5      	b.n	7d6c <setvbuf+0x28>
    7e20:	2f00      	cmp	r7, #0
    7e22:	d0d9      	beq.n	7dd8 <setvbuf+0x94>
    7e24:	69b3      	ldr	r3, [r6, #24]
    7e26:	2b00      	cmp	r3, #0
    7e28:	d102      	bne.n	7e30 <setvbuf+0xec>
    7e2a:	0030      	movs	r0, r6
    7e2c:	f000 f9fa 	bl	8224 <__sinit>
    7e30:	9b00      	ldr	r3, [sp, #0]
    7e32:	2b01      	cmp	r3, #1
    7e34:	d103      	bne.n	7e3e <setvbuf+0xfa>
    7e36:	89a3      	ldrh	r3, [r4, #12]
    7e38:	9a00      	ldr	r2, [sp, #0]
    7e3a:	431a      	orrs	r2, r3
    7e3c:	81a2      	strh	r2, [r4, #12]
    7e3e:	2008      	movs	r0, #8
    7e40:	89a3      	ldrh	r3, [r4, #12]
    7e42:	6027      	str	r7, [r4, #0]
    7e44:	6127      	str	r7, [r4, #16]
    7e46:	6165      	str	r5, [r4, #20]
    7e48:	4018      	ands	r0, r3
    7e4a:	d018      	beq.n	7e7e <setvbuf+0x13a>
    7e4c:	2001      	movs	r0, #1
    7e4e:	4018      	ands	r0, r3
    7e50:	2300      	movs	r3, #0
    7e52:	4298      	cmp	r0, r3
    7e54:	d011      	beq.n	7e7a <setvbuf+0x136>
    7e56:	426d      	negs	r5, r5
    7e58:	60a3      	str	r3, [r4, #8]
    7e5a:	61a5      	str	r5, [r4, #24]
    7e5c:	0018      	movs	r0, r3
    7e5e:	e7d3      	b.n	7e08 <setvbuf+0xc4>
    7e60:	9801      	ldr	r0, [sp, #4]
    7e62:	f000 fae1 	bl	8428 <malloc>
    7e66:	1e07      	subs	r7, r0, #0
    7e68:	d0c0      	beq.n	7dec <setvbuf+0xa8>
    7e6a:	2380      	movs	r3, #128	; 0x80
    7e6c:	89a2      	ldrh	r2, [r4, #12]
    7e6e:	9d01      	ldr	r5, [sp, #4]
    7e70:	4313      	orrs	r3, r2
    7e72:	81a3      	strh	r3, [r4, #12]
    7e74:	e7d6      	b.n	7e24 <setvbuf+0xe0>
    7e76:	2000      	movs	r0, #0
    7e78:	e7ba      	b.n	7df0 <setvbuf+0xac>
    7e7a:	60a5      	str	r5, [r4, #8]
    7e7c:	e7c4      	b.n	7e08 <setvbuf+0xc4>
    7e7e:	60a0      	str	r0, [r4, #8]
    7e80:	e7c2      	b.n	7e08 <setvbuf+0xc4>
    7e82:	2001      	movs	r0, #1
    7e84:	4240      	negs	r0, r0
    7e86:	e7bf      	b.n	7e08 <setvbuf+0xc4>
    7e88:	200000ec 	.word	0x200000ec
    7e8c:	00009d88 	.word	0x00009d88
    7e90:	fffff35c 	.word	0xfffff35c
    7e94:	00009da8 	.word	0x00009da8
    7e98:	00009d68 	.word	0x00009d68

00007e9c <__swbuf_r>:
    7e9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7e9e:	0005      	movs	r5, r0
    7ea0:	000e      	movs	r6, r1
    7ea2:	0014      	movs	r4, r2
    7ea4:	2800      	cmp	r0, #0
    7ea6:	d004      	beq.n	7eb2 <__swbuf_r+0x16>
    7ea8:	6983      	ldr	r3, [r0, #24]
    7eaa:	2b00      	cmp	r3, #0
    7eac:	d101      	bne.n	7eb2 <__swbuf_r+0x16>
    7eae:	f000 f9b9 	bl	8224 <__sinit>
    7eb2:	4b22      	ldr	r3, [pc, #136]	; (7f3c <__swbuf_r+0xa0>)
    7eb4:	429c      	cmp	r4, r3
    7eb6:	d12d      	bne.n	7f14 <__swbuf_r+0x78>
    7eb8:	686c      	ldr	r4, [r5, #4]
    7eba:	69a3      	ldr	r3, [r4, #24]
    7ebc:	60a3      	str	r3, [r4, #8]
    7ebe:	89a3      	ldrh	r3, [r4, #12]
    7ec0:	071b      	lsls	r3, r3, #28
    7ec2:	d531      	bpl.n	7f28 <__swbuf_r+0x8c>
    7ec4:	6923      	ldr	r3, [r4, #16]
    7ec6:	2b00      	cmp	r3, #0
    7ec8:	d02e      	beq.n	7f28 <__swbuf_r+0x8c>
    7eca:	6823      	ldr	r3, [r4, #0]
    7ecc:	6922      	ldr	r2, [r4, #16]
    7ece:	b2f7      	uxtb	r7, r6
    7ed0:	1a98      	subs	r0, r3, r2
    7ed2:	6963      	ldr	r3, [r4, #20]
    7ed4:	b2f6      	uxtb	r6, r6
    7ed6:	4298      	cmp	r0, r3
    7ed8:	db05      	blt.n	7ee6 <__swbuf_r+0x4a>
    7eda:	0021      	movs	r1, r4
    7edc:	0028      	movs	r0, r5
    7ede:	f000 f933 	bl	8148 <_fflush_r>
    7ee2:	2800      	cmp	r0, #0
    7ee4:	d126      	bne.n	7f34 <__swbuf_r+0x98>
    7ee6:	68a3      	ldr	r3, [r4, #8]
    7ee8:	3001      	adds	r0, #1
    7eea:	3b01      	subs	r3, #1
    7eec:	60a3      	str	r3, [r4, #8]
    7eee:	6823      	ldr	r3, [r4, #0]
    7ef0:	1c5a      	adds	r2, r3, #1
    7ef2:	6022      	str	r2, [r4, #0]
    7ef4:	701f      	strb	r7, [r3, #0]
    7ef6:	6963      	ldr	r3, [r4, #20]
    7ef8:	4298      	cmp	r0, r3
    7efa:	d004      	beq.n	7f06 <__swbuf_r+0x6a>
    7efc:	89a3      	ldrh	r3, [r4, #12]
    7efe:	07db      	lsls	r3, r3, #31
    7f00:	d51a      	bpl.n	7f38 <__swbuf_r+0x9c>
    7f02:	2e0a      	cmp	r6, #10
    7f04:	d118      	bne.n	7f38 <__swbuf_r+0x9c>
    7f06:	0021      	movs	r1, r4
    7f08:	0028      	movs	r0, r5
    7f0a:	f000 f91d 	bl	8148 <_fflush_r>
    7f0e:	2800      	cmp	r0, #0
    7f10:	d012      	beq.n	7f38 <__swbuf_r+0x9c>
    7f12:	e00f      	b.n	7f34 <__swbuf_r+0x98>
    7f14:	4b0a      	ldr	r3, [pc, #40]	; (7f40 <__swbuf_r+0xa4>)
    7f16:	429c      	cmp	r4, r3
    7f18:	d101      	bne.n	7f1e <__swbuf_r+0x82>
    7f1a:	68ac      	ldr	r4, [r5, #8]
    7f1c:	e7cd      	b.n	7eba <__swbuf_r+0x1e>
    7f1e:	4b09      	ldr	r3, [pc, #36]	; (7f44 <__swbuf_r+0xa8>)
    7f20:	429c      	cmp	r4, r3
    7f22:	d1ca      	bne.n	7eba <__swbuf_r+0x1e>
    7f24:	68ec      	ldr	r4, [r5, #12]
    7f26:	e7c8      	b.n	7eba <__swbuf_r+0x1e>
    7f28:	0021      	movs	r1, r4
    7f2a:	0028      	movs	r0, r5
    7f2c:	f000 f80c 	bl	7f48 <__swsetup_r>
    7f30:	2800      	cmp	r0, #0
    7f32:	d0ca      	beq.n	7eca <__swbuf_r+0x2e>
    7f34:	2601      	movs	r6, #1
    7f36:	4276      	negs	r6, r6
    7f38:	0030      	movs	r0, r6
    7f3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7f3c:	00009d88 	.word	0x00009d88
    7f40:	00009da8 	.word	0x00009da8
    7f44:	00009d68 	.word	0x00009d68

00007f48 <__swsetup_r>:
    7f48:	4b36      	ldr	r3, [pc, #216]	; (8024 <__swsetup_r+0xdc>)
    7f4a:	b570      	push	{r4, r5, r6, lr}
    7f4c:	681d      	ldr	r5, [r3, #0]
    7f4e:	0006      	movs	r6, r0
    7f50:	000c      	movs	r4, r1
    7f52:	2d00      	cmp	r5, #0
    7f54:	d005      	beq.n	7f62 <__swsetup_r+0x1a>
    7f56:	69ab      	ldr	r3, [r5, #24]
    7f58:	2b00      	cmp	r3, #0
    7f5a:	d102      	bne.n	7f62 <__swsetup_r+0x1a>
    7f5c:	0028      	movs	r0, r5
    7f5e:	f000 f961 	bl	8224 <__sinit>
    7f62:	4b31      	ldr	r3, [pc, #196]	; (8028 <__swsetup_r+0xe0>)
    7f64:	429c      	cmp	r4, r3
    7f66:	d10f      	bne.n	7f88 <__swsetup_r+0x40>
    7f68:	686c      	ldr	r4, [r5, #4]
    7f6a:	230c      	movs	r3, #12
    7f6c:	5ee2      	ldrsh	r2, [r4, r3]
    7f6e:	b293      	uxth	r3, r2
    7f70:	0719      	lsls	r1, r3, #28
    7f72:	d42d      	bmi.n	7fd0 <__swsetup_r+0x88>
    7f74:	06d9      	lsls	r1, r3, #27
    7f76:	d411      	bmi.n	7f9c <__swsetup_r+0x54>
    7f78:	2309      	movs	r3, #9
    7f7a:	2001      	movs	r0, #1
    7f7c:	6033      	str	r3, [r6, #0]
    7f7e:	3337      	adds	r3, #55	; 0x37
    7f80:	4313      	orrs	r3, r2
    7f82:	81a3      	strh	r3, [r4, #12]
    7f84:	4240      	negs	r0, r0
    7f86:	bd70      	pop	{r4, r5, r6, pc}
    7f88:	4b28      	ldr	r3, [pc, #160]	; (802c <__swsetup_r+0xe4>)
    7f8a:	429c      	cmp	r4, r3
    7f8c:	d101      	bne.n	7f92 <__swsetup_r+0x4a>
    7f8e:	68ac      	ldr	r4, [r5, #8]
    7f90:	e7eb      	b.n	7f6a <__swsetup_r+0x22>
    7f92:	4b27      	ldr	r3, [pc, #156]	; (8030 <__swsetup_r+0xe8>)
    7f94:	429c      	cmp	r4, r3
    7f96:	d1e8      	bne.n	7f6a <__swsetup_r+0x22>
    7f98:	68ec      	ldr	r4, [r5, #12]
    7f9a:	e7e6      	b.n	7f6a <__swsetup_r+0x22>
    7f9c:	075b      	lsls	r3, r3, #29
    7f9e:	d513      	bpl.n	7fc8 <__swsetup_r+0x80>
    7fa0:	6b61      	ldr	r1, [r4, #52]	; 0x34
    7fa2:	2900      	cmp	r1, #0
    7fa4:	d008      	beq.n	7fb8 <__swsetup_r+0x70>
    7fa6:	0023      	movs	r3, r4
    7fa8:	3344      	adds	r3, #68	; 0x44
    7faa:	4299      	cmp	r1, r3
    7fac:	d002      	beq.n	7fb4 <__swsetup_r+0x6c>
    7fae:	0030      	movs	r0, r6
    7fb0:	f000 fa44 	bl	843c <_free_r>
    7fb4:	2300      	movs	r3, #0
    7fb6:	6363      	str	r3, [r4, #52]	; 0x34
    7fb8:	2224      	movs	r2, #36	; 0x24
    7fba:	89a3      	ldrh	r3, [r4, #12]
    7fbc:	4393      	bics	r3, r2
    7fbe:	81a3      	strh	r3, [r4, #12]
    7fc0:	2300      	movs	r3, #0
    7fc2:	6063      	str	r3, [r4, #4]
    7fc4:	6923      	ldr	r3, [r4, #16]
    7fc6:	6023      	str	r3, [r4, #0]
    7fc8:	2308      	movs	r3, #8
    7fca:	89a2      	ldrh	r2, [r4, #12]
    7fcc:	4313      	orrs	r3, r2
    7fce:	81a3      	strh	r3, [r4, #12]
    7fd0:	6923      	ldr	r3, [r4, #16]
    7fd2:	2b00      	cmp	r3, #0
    7fd4:	d10b      	bne.n	7fee <__swsetup_r+0xa6>
    7fd6:	21a0      	movs	r1, #160	; 0xa0
    7fd8:	2280      	movs	r2, #128	; 0x80
    7fda:	89a3      	ldrh	r3, [r4, #12]
    7fdc:	0089      	lsls	r1, r1, #2
    7fde:	0092      	lsls	r2, r2, #2
    7fe0:	400b      	ands	r3, r1
    7fe2:	4293      	cmp	r3, r2
    7fe4:	d003      	beq.n	7fee <__swsetup_r+0xa6>
    7fe6:	0021      	movs	r1, r4
    7fe8:	0030      	movs	r0, r6
    7fea:	f000 f9d9 	bl	83a0 <__smakebuf_r>
    7fee:	2301      	movs	r3, #1
    7ff0:	89a2      	ldrh	r2, [r4, #12]
    7ff2:	4013      	ands	r3, r2
    7ff4:	d011      	beq.n	801a <__swsetup_r+0xd2>
    7ff6:	2300      	movs	r3, #0
    7ff8:	60a3      	str	r3, [r4, #8]
    7ffa:	6963      	ldr	r3, [r4, #20]
    7ffc:	425b      	negs	r3, r3
    7ffe:	61a3      	str	r3, [r4, #24]
    8000:	2000      	movs	r0, #0
    8002:	6923      	ldr	r3, [r4, #16]
    8004:	4283      	cmp	r3, r0
    8006:	d1be      	bne.n	7f86 <__swsetup_r+0x3e>
    8008:	230c      	movs	r3, #12
    800a:	5ee2      	ldrsh	r2, [r4, r3]
    800c:	0613      	lsls	r3, r2, #24
    800e:	d5ba      	bpl.n	7f86 <__swsetup_r+0x3e>
    8010:	2340      	movs	r3, #64	; 0x40
    8012:	4313      	orrs	r3, r2
    8014:	81a3      	strh	r3, [r4, #12]
    8016:	3801      	subs	r0, #1
    8018:	e7b5      	b.n	7f86 <__swsetup_r+0x3e>
    801a:	0792      	lsls	r2, r2, #30
    801c:	d400      	bmi.n	8020 <__swsetup_r+0xd8>
    801e:	6963      	ldr	r3, [r4, #20]
    8020:	60a3      	str	r3, [r4, #8]
    8022:	e7ed      	b.n	8000 <__swsetup_r+0xb8>
    8024:	200000ec 	.word	0x200000ec
    8028:	00009d88 	.word	0x00009d88
    802c:	00009da8 	.word	0x00009da8
    8030:	00009d68 	.word	0x00009d68

00008034 <__sflush_r>:
    8034:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    8036:	898a      	ldrh	r2, [r1, #12]
    8038:	0005      	movs	r5, r0
    803a:	000c      	movs	r4, r1
    803c:	0713      	lsls	r3, r2, #28
    803e:	d460      	bmi.n	8102 <__sflush_r+0xce>
    8040:	684b      	ldr	r3, [r1, #4]
    8042:	2b00      	cmp	r3, #0
    8044:	dc04      	bgt.n	8050 <__sflush_r+0x1c>
    8046:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    8048:	2b00      	cmp	r3, #0
    804a:	dc01      	bgt.n	8050 <__sflush_r+0x1c>
    804c:	2000      	movs	r0, #0
    804e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    8050:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    8052:	2f00      	cmp	r7, #0
    8054:	d0fa      	beq.n	804c <__sflush_r+0x18>
    8056:	2300      	movs	r3, #0
    8058:	682e      	ldr	r6, [r5, #0]
    805a:	602b      	str	r3, [r5, #0]
    805c:	2380      	movs	r3, #128	; 0x80
    805e:	015b      	lsls	r3, r3, #5
    8060:	401a      	ands	r2, r3
    8062:	d034      	beq.n	80ce <__sflush_r+0x9a>
    8064:	6d60      	ldr	r0, [r4, #84]	; 0x54
    8066:	89a3      	ldrh	r3, [r4, #12]
    8068:	075b      	lsls	r3, r3, #29
    806a:	d506      	bpl.n	807a <__sflush_r+0x46>
    806c:	6863      	ldr	r3, [r4, #4]
    806e:	1ac0      	subs	r0, r0, r3
    8070:	6b63      	ldr	r3, [r4, #52]	; 0x34
    8072:	2b00      	cmp	r3, #0
    8074:	d001      	beq.n	807a <__sflush_r+0x46>
    8076:	6c23      	ldr	r3, [r4, #64]	; 0x40
    8078:	1ac0      	subs	r0, r0, r3
    807a:	0002      	movs	r2, r0
    807c:	6a21      	ldr	r1, [r4, #32]
    807e:	2300      	movs	r3, #0
    8080:	0028      	movs	r0, r5
    8082:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    8084:	47b8      	blx	r7
    8086:	89a1      	ldrh	r1, [r4, #12]
    8088:	1c43      	adds	r3, r0, #1
    808a:	d106      	bne.n	809a <__sflush_r+0x66>
    808c:	682b      	ldr	r3, [r5, #0]
    808e:	2b1d      	cmp	r3, #29
    8090:	d831      	bhi.n	80f6 <__sflush_r+0xc2>
    8092:	4a2c      	ldr	r2, [pc, #176]	; (8144 <__sflush_r+0x110>)
    8094:	40da      	lsrs	r2, r3
    8096:	07d3      	lsls	r3, r2, #31
    8098:	d52d      	bpl.n	80f6 <__sflush_r+0xc2>
    809a:	2300      	movs	r3, #0
    809c:	6063      	str	r3, [r4, #4]
    809e:	6923      	ldr	r3, [r4, #16]
    80a0:	6023      	str	r3, [r4, #0]
    80a2:	04cb      	lsls	r3, r1, #19
    80a4:	d505      	bpl.n	80b2 <__sflush_r+0x7e>
    80a6:	1c43      	adds	r3, r0, #1
    80a8:	d102      	bne.n	80b0 <__sflush_r+0x7c>
    80aa:	682b      	ldr	r3, [r5, #0]
    80ac:	2b00      	cmp	r3, #0
    80ae:	d100      	bne.n	80b2 <__sflush_r+0x7e>
    80b0:	6560      	str	r0, [r4, #84]	; 0x54
    80b2:	6b61      	ldr	r1, [r4, #52]	; 0x34
    80b4:	602e      	str	r6, [r5, #0]
    80b6:	2900      	cmp	r1, #0
    80b8:	d0c8      	beq.n	804c <__sflush_r+0x18>
    80ba:	0023      	movs	r3, r4
    80bc:	3344      	adds	r3, #68	; 0x44
    80be:	4299      	cmp	r1, r3
    80c0:	d002      	beq.n	80c8 <__sflush_r+0x94>
    80c2:	0028      	movs	r0, r5
    80c4:	f000 f9ba 	bl	843c <_free_r>
    80c8:	2000      	movs	r0, #0
    80ca:	6360      	str	r0, [r4, #52]	; 0x34
    80cc:	e7bf      	b.n	804e <__sflush_r+0x1a>
    80ce:	2301      	movs	r3, #1
    80d0:	6a21      	ldr	r1, [r4, #32]
    80d2:	0028      	movs	r0, r5
    80d4:	47b8      	blx	r7
    80d6:	1c43      	adds	r3, r0, #1
    80d8:	d1c5      	bne.n	8066 <__sflush_r+0x32>
    80da:	682b      	ldr	r3, [r5, #0]
    80dc:	2b00      	cmp	r3, #0
    80de:	d0c2      	beq.n	8066 <__sflush_r+0x32>
    80e0:	2b1d      	cmp	r3, #29
    80e2:	d001      	beq.n	80e8 <__sflush_r+0xb4>
    80e4:	2b16      	cmp	r3, #22
    80e6:	d101      	bne.n	80ec <__sflush_r+0xb8>
    80e8:	602e      	str	r6, [r5, #0]
    80ea:	e7af      	b.n	804c <__sflush_r+0x18>
    80ec:	2340      	movs	r3, #64	; 0x40
    80ee:	89a2      	ldrh	r2, [r4, #12]
    80f0:	4313      	orrs	r3, r2
    80f2:	81a3      	strh	r3, [r4, #12]
    80f4:	e7ab      	b.n	804e <__sflush_r+0x1a>
    80f6:	2340      	movs	r3, #64	; 0x40
    80f8:	430b      	orrs	r3, r1
    80fa:	2001      	movs	r0, #1
    80fc:	81a3      	strh	r3, [r4, #12]
    80fe:	4240      	negs	r0, r0
    8100:	e7a5      	b.n	804e <__sflush_r+0x1a>
    8102:	690f      	ldr	r7, [r1, #16]
    8104:	2f00      	cmp	r7, #0
    8106:	d0a1      	beq.n	804c <__sflush_r+0x18>
    8108:	680b      	ldr	r3, [r1, #0]
    810a:	600f      	str	r7, [r1, #0]
    810c:	1bdb      	subs	r3, r3, r7
    810e:	9301      	str	r3, [sp, #4]
    8110:	2300      	movs	r3, #0
    8112:	0792      	lsls	r2, r2, #30
    8114:	d100      	bne.n	8118 <__sflush_r+0xe4>
    8116:	694b      	ldr	r3, [r1, #20]
    8118:	60a3      	str	r3, [r4, #8]
    811a:	9b01      	ldr	r3, [sp, #4]
    811c:	2b00      	cmp	r3, #0
    811e:	dc00      	bgt.n	8122 <__sflush_r+0xee>
    8120:	e794      	b.n	804c <__sflush_r+0x18>
    8122:	9b01      	ldr	r3, [sp, #4]
    8124:	003a      	movs	r2, r7
    8126:	6a21      	ldr	r1, [r4, #32]
    8128:	0028      	movs	r0, r5
    812a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    812c:	47b0      	blx	r6
    812e:	2800      	cmp	r0, #0
    8130:	dc03      	bgt.n	813a <__sflush_r+0x106>
    8132:	2340      	movs	r3, #64	; 0x40
    8134:	89a2      	ldrh	r2, [r4, #12]
    8136:	4313      	orrs	r3, r2
    8138:	e7df      	b.n	80fa <__sflush_r+0xc6>
    813a:	9b01      	ldr	r3, [sp, #4]
    813c:	183f      	adds	r7, r7, r0
    813e:	1a1b      	subs	r3, r3, r0
    8140:	9301      	str	r3, [sp, #4]
    8142:	e7ea      	b.n	811a <__sflush_r+0xe6>
    8144:	20400001 	.word	0x20400001

00008148 <_fflush_r>:
    8148:	690b      	ldr	r3, [r1, #16]
    814a:	b570      	push	{r4, r5, r6, lr}
    814c:	0005      	movs	r5, r0
    814e:	000c      	movs	r4, r1
    8150:	2b00      	cmp	r3, #0
    8152:	d101      	bne.n	8158 <_fflush_r+0x10>
    8154:	2000      	movs	r0, #0
    8156:	bd70      	pop	{r4, r5, r6, pc}
    8158:	2800      	cmp	r0, #0
    815a:	d004      	beq.n	8166 <_fflush_r+0x1e>
    815c:	6983      	ldr	r3, [r0, #24]
    815e:	2b00      	cmp	r3, #0
    8160:	d101      	bne.n	8166 <_fflush_r+0x1e>
    8162:	f000 f85f 	bl	8224 <__sinit>
    8166:	4b0b      	ldr	r3, [pc, #44]	; (8194 <_fflush_r+0x4c>)
    8168:	429c      	cmp	r4, r3
    816a:	d109      	bne.n	8180 <_fflush_r+0x38>
    816c:	686c      	ldr	r4, [r5, #4]
    816e:	220c      	movs	r2, #12
    8170:	5ea3      	ldrsh	r3, [r4, r2]
    8172:	2b00      	cmp	r3, #0
    8174:	d0ee      	beq.n	8154 <_fflush_r+0xc>
    8176:	0021      	movs	r1, r4
    8178:	0028      	movs	r0, r5
    817a:	f7ff ff5b 	bl	8034 <__sflush_r>
    817e:	e7ea      	b.n	8156 <_fflush_r+0xe>
    8180:	4b05      	ldr	r3, [pc, #20]	; (8198 <_fflush_r+0x50>)
    8182:	429c      	cmp	r4, r3
    8184:	d101      	bne.n	818a <_fflush_r+0x42>
    8186:	68ac      	ldr	r4, [r5, #8]
    8188:	e7f1      	b.n	816e <_fflush_r+0x26>
    818a:	4b04      	ldr	r3, [pc, #16]	; (819c <_fflush_r+0x54>)
    818c:	429c      	cmp	r4, r3
    818e:	d1ee      	bne.n	816e <_fflush_r+0x26>
    8190:	68ec      	ldr	r4, [r5, #12]
    8192:	e7ec      	b.n	816e <_fflush_r+0x26>
    8194:	00009d88 	.word	0x00009d88
    8198:	00009da8 	.word	0x00009da8
    819c:	00009d68 	.word	0x00009d68

000081a0 <_cleanup_r>:
    81a0:	b510      	push	{r4, lr}
    81a2:	4902      	ldr	r1, [pc, #8]	; (81ac <_cleanup_r+0xc>)
    81a4:	f000 f8b2 	bl	830c <_fwalk_reent>
    81a8:	bd10      	pop	{r4, pc}
    81aa:	46c0      	nop			; (mov r8, r8)
    81ac:	00008149 	.word	0x00008149

000081b0 <std.isra.0>:
    81b0:	2300      	movs	r3, #0
    81b2:	b510      	push	{r4, lr}
    81b4:	0004      	movs	r4, r0
    81b6:	6003      	str	r3, [r0, #0]
    81b8:	6043      	str	r3, [r0, #4]
    81ba:	6083      	str	r3, [r0, #8]
    81bc:	8181      	strh	r1, [r0, #12]
    81be:	6643      	str	r3, [r0, #100]	; 0x64
    81c0:	81c2      	strh	r2, [r0, #14]
    81c2:	6103      	str	r3, [r0, #16]
    81c4:	6143      	str	r3, [r0, #20]
    81c6:	6183      	str	r3, [r0, #24]
    81c8:	0019      	movs	r1, r3
    81ca:	2208      	movs	r2, #8
    81cc:	305c      	adds	r0, #92	; 0x5c
    81ce:	f7ff fca4 	bl	7b1a <memset>
    81d2:	4b05      	ldr	r3, [pc, #20]	; (81e8 <std.isra.0+0x38>)
    81d4:	6224      	str	r4, [r4, #32]
    81d6:	6263      	str	r3, [r4, #36]	; 0x24
    81d8:	4b04      	ldr	r3, [pc, #16]	; (81ec <std.isra.0+0x3c>)
    81da:	62a3      	str	r3, [r4, #40]	; 0x28
    81dc:	4b04      	ldr	r3, [pc, #16]	; (81f0 <std.isra.0+0x40>)
    81de:	62e3      	str	r3, [r4, #44]	; 0x2c
    81e0:	4b04      	ldr	r3, [pc, #16]	; (81f4 <std.isra.0+0x44>)
    81e2:	6323      	str	r3, [r4, #48]	; 0x30
    81e4:	bd10      	pop	{r4, pc}
    81e6:	46c0      	nop			; (mov r8, r8)
    81e8:	00008bb5 	.word	0x00008bb5
    81ec:	00008bdd 	.word	0x00008bdd
    81f0:	00008c15 	.word	0x00008c15
    81f4:	00008c41 	.word	0x00008c41

000081f8 <__sfmoreglue>:
    81f8:	b570      	push	{r4, r5, r6, lr}
    81fa:	2568      	movs	r5, #104	; 0x68
    81fc:	1e4a      	subs	r2, r1, #1
    81fe:	4355      	muls	r5, r2
    8200:	000e      	movs	r6, r1
    8202:	0029      	movs	r1, r5
    8204:	3174      	adds	r1, #116	; 0x74
    8206:	f000 f963 	bl	84d0 <_malloc_r>
    820a:	1e04      	subs	r4, r0, #0
    820c:	d008      	beq.n	8220 <__sfmoreglue+0x28>
    820e:	2100      	movs	r1, #0
    8210:	002a      	movs	r2, r5
    8212:	6001      	str	r1, [r0, #0]
    8214:	6046      	str	r6, [r0, #4]
    8216:	300c      	adds	r0, #12
    8218:	60a0      	str	r0, [r4, #8]
    821a:	3268      	adds	r2, #104	; 0x68
    821c:	f7ff fc7d 	bl	7b1a <memset>
    8220:	0020      	movs	r0, r4
    8222:	bd70      	pop	{r4, r5, r6, pc}

00008224 <__sinit>:
    8224:	6983      	ldr	r3, [r0, #24]
    8226:	b513      	push	{r0, r1, r4, lr}
    8228:	0004      	movs	r4, r0
    822a:	2b00      	cmp	r3, #0
    822c:	d128      	bne.n	8280 <__sinit+0x5c>
    822e:	6483      	str	r3, [r0, #72]	; 0x48
    8230:	64c3      	str	r3, [r0, #76]	; 0x4c
    8232:	6503      	str	r3, [r0, #80]	; 0x50
    8234:	4b13      	ldr	r3, [pc, #76]	; (8284 <__sinit+0x60>)
    8236:	4a14      	ldr	r2, [pc, #80]	; (8288 <__sinit+0x64>)
    8238:	681b      	ldr	r3, [r3, #0]
    823a:	6282      	str	r2, [r0, #40]	; 0x28
    823c:	9301      	str	r3, [sp, #4]
    823e:	4298      	cmp	r0, r3
    8240:	d101      	bne.n	8246 <__sinit+0x22>
    8242:	2301      	movs	r3, #1
    8244:	6183      	str	r3, [r0, #24]
    8246:	0020      	movs	r0, r4
    8248:	f000 f820 	bl	828c <__sfp>
    824c:	6060      	str	r0, [r4, #4]
    824e:	0020      	movs	r0, r4
    8250:	f000 f81c 	bl	828c <__sfp>
    8254:	60a0      	str	r0, [r4, #8]
    8256:	0020      	movs	r0, r4
    8258:	f000 f818 	bl	828c <__sfp>
    825c:	2200      	movs	r2, #0
    825e:	60e0      	str	r0, [r4, #12]
    8260:	2104      	movs	r1, #4
    8262:	6860      	ldr	r0, [r4, #4]
    8264:	f7ff ffa4 	bl	81b0 <std.isra.0>
    8268:	2201      	movs	r2, #1
    826a:	2109      	movs	r1, #9
    826c:	68a0      	ldr	r0, [r4, #8]
    826e:	f7ff ff9f 	bl	81b0 <std.isra.0>
    8272:	2202      	movs	r2, #2
    8274:	2112      	movs	r1, #18
    8276:	68e0      	ldr	r0, [r4, #12]
    8278:	f7ff ff9a 	bl	81b0 <std.isra.0>
    827c:	2301      	movs	r3, #1
    827e:	61a3      	str	r3, [r4, #24]
    8280:	bd13      	pop	{r0, r1, r4, pc}
    8282:	46c0      	nop			; (mov r8, r8)
    8284:	00009d64 	.word	0x00009d64
    8288:	000081a1 	.word	0x000081a1

0000828c <__sfp>:
    828c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    828e:	4b1e      	ldr	r3, [pc, #120]	; (8308 <__sfp+0x7c>)
    8290:	0007      	movs	r7, r0
    8292:	681e      	ldr	r6, [r3, #0]
    8294:	69b3      	ldr	r3, [r6, #24]
    8296:	2b00      	cmp	r3, #0
    8298:	d102      	bne.n	82a0 <__sfp+0x14>
    829a:	0030      	movs	r0, r6
    829c:	f7ff ffc2 	bl	8224 <__sinit>
    82a0:	3648      	adds	r6, #72	; 0x48
    82a2:	68b4      	ldr	r4, [r6, #8]
    82a4:	6873      	ldr	r3, [r6, #4]
    82a6:	3b01      	subs	r3, #1
    82a8:	d504      	bpl.n	82b4 <__sfp+0x28>
    82aa:	6833      	ldr	r3, [r6, #0]
    82ac:	2b00      	cmp	r3, #0
    82ae:	d007      	beq.n	82c0 <__sfp+0x34>
    82b0:	6836      	ldr	r6, [r6, #0]
    82b2:	e7f6      	b.n	82a2 <__sfp+0x16>
    82b4:	220c      	movs	r2, #12
    82b6:	5ea5      	ldrsh	r5, [r4, r2]
    82b8:	2d00      	cmp	r5, #0
    82ba:	d00d      	beq.n	82d8 <__sfp+0x4c>
    82bc:	3468      	adds	r4, #104	; 0x68
    82be:	e7f2      	b.n	82a6 <__sfp+0x1a>
    82c0:	2104      	movs	r1, #4
    82c2:	0038      	movs	r0, r7
    82c4:	f7ff ff98 	bl	81f8 <__sfmoreglue>
    82c8:	6030      	str	r0, [r6, #0]
    82ca:	2800      	cmp	r0, #0
    82cc:	d1f0      	bne.n	82b0 <__sfp+0x24>
    82ce:	230c      	movs	r3, #12
    82d0:	0004      	movs	r4, r0
    82d2:	603b      	str	r3, [r7, #0]
    82d4:	0020      	movs	r0, r4
    82d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    82d8:	2301      	movs	r3, #1
    82da:	0020      	movs	r0, r4
    82dc:	425b      	negs	r3, r3
    82de:	81e3      	strh	r3, [r4, #14]
    82e0:	3302      	adds	r3, #2
    82e2:	81a3      	strh	r3, [r4, #12]
    82e4:	6665      	str	r5, [r4, #100]	; 0x64
    82e6:	6025      	str	r5, [r4, #0]
    82e8:	60a5      	str	r5, [r4, #8]
    82ea:	6065      	str	r5, [r4, #4]
    82ec:	6125      	str	r5, [r4, #16]
    82ee:	6165      	str	r5, [r4, #20]
    82f0:	61a5      	str	r5, [r4, #24]
    82f2:	2208      	movs	r2, #8
    82f4:	0029      	movs	r1, r5
    82f6:	305c      	adds	r0, #92	; 0x5c
    82f8:	f7ff fc0f 	bl	7b1a <memset>
    82fc:	6365      	str	r5, [r4, #52]	; 0x34
    82fe:	63a5      	str	r5, [r4, #56]	; 0x38
    8300:	64a5      	str	r5, [r4, #72]	; 0x48
    8302:	64e5      	str	r5, [r4, #76]	; 0x4c
    8304:	e7e6      	b.n	82d4 <__sfp+0x48>
    8306:	46c0      	nop			; (mov r8, r8)
    8308:	00009d64 	.word	0x00009d64

0000830c <_fwalk_reent>:
    830c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    830e:	0004      	movs	r4, r0
    8310:	0007      	movs	r7, r0
    8312:	2600      	movs	r6, #0
    8314:	9101      	str	r1, [sp, #4]
    8316:	3448      	adds	r4, #72	; 0x48
    8318:	2c00      	cmp	r4, #0
    831a:	d101      	bne.n	8320 <_fwalk_reent+0x14>
    831c:	0030      	movs	r0, r6
    831e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    8320:	6863      	ldr	r3, [r4, #4]
    8322:	68a5      	ldr	r5, [r4, #8]
    8324:	9300      	str	r3, [sp, #0]
    8326:	9b00      	ldr	r3, [sp, #0]
    8328:	3b01      	subs	r3, #1
    832a:	9300      	str	r3, [sp, #0]
    832c:	d501      	bpl.n	8332 <_fwalk_reent+0x26>
    832e:	6824      	ldr	r4, [r4, #0]
    8330:	e7f2      	b.n	8318 <_fwalk_reent+0xc>
    8332:	89ab      	ldrh	r3, [r5, #12]
    8334:	2b01      	cmp	r3, #1
    8336:	d908      	bls.n	834a <_fwalk_reent+0x3e>
    8338:	220e      	movs	r2, #14
    833a:	5eab      	ldrsh	r3, [r5, r2]
    833c:	3301      	adds	r3, #1
    833e:	d004      	beq.n	834a <_fwalk_reent+0x3e>
    8340:	0029      	movs	r1, r5
    8342:	0038      	movs	r0, r7
    8344:	9b01      	ldr	r3, [sp, #4]
    8346:	4798      	blx	r3
    8348:	4306      	orrs	r6, r0
    834a:	3568      	adds	r5, #104	; 0x68
    834c:	e7eb      	b.n	8326 <_fwalk_reent+0x1a>
	...

00008350 <__swhatbuf_r>:
    8350:	b570      	push	{r4, r5, r6, lr}
    8352:	000e      	movs	r6, r1
    8354:	001d      	movs	r5, r3
    8356:	230e      	movs	r3, #14
    8358:	5ec9      	ldrsh	r1, [r1, r3]
    835a:	b090      	sub	sp, #64	; 0x40
    835c:	0014      	movs	r4, r2
    835e:	2900      	cmp	r1, #0
    8360:	da07      	bge.n	8372 <__swhatbuf_r+0x22>
    8362:	2300      	movs	r3, #0
    8364:	602b      	str	r3, [r5, #0]
    8366:	89b3      	ldrh	r3, [r6, #12]
    8368:	061b      	lsls	r3, r3, #24
    836a:	d411      	bmi.n	8390 <__swhatbuf_r+0x40>
    836c:	2380      	movs	r3, #128	; 0x80
    836e:	00db      	lsls	r3, r3, #3
    8370:	e00f      	b.n	8392 <__swhatbuf_r+0x42>
    8372:	aa01      	add	r2, sp, #4
    8374:	f000 fc90 	bl	8c98 <_fstat_r>
    8378:	2800      	cmp	r0, #0
    837a:	dbf2      	blt.n	8362 <__swhatbuf_r+0x12>
    837c:	22f0      	movs	r2, #240	; 0xf0
    837e:	9b02      	ldr	r3, [sp, #8]
    8380:	0212      	lsls	r2, r2, #8
    8382:	4013      	ands	r3, r2
    8384:	4a05      	ldr	r2, [pc, #20]	; (839c <__swhatbuf_r+0x4c>)
    8386:	189b      	adds	r3, r3, r2
    8388:	425a      	negs	r2, r3
    838a:	4153      	adcs	r3, r2
    838c:	602b      	str	r3, [r5, #0]
    838e:	e7ed      	b.n	836c <__swhatbuf_r+0x1c>
    8390:	2340      	movs	r3, #64	; 0x40
    8392:	2000      	movs	r0, #0
    8394:	6023      	str	r3, [r4, #0]
    8396:	b010      	add	sp, #64	; 0x40
    8398:	bd70      	pop	{r4, r5, r6, pc}
    839a:	46c0      	nop			; (mov r8, r8)
    839c:	ffffe000 	.word	0xffffe000

000083a0 <__smakebuf_r>:
    83a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    83a2:	2602      	movs	r6, #2
    83a4:	898b      	ldrh	r3, [r1, #12]
    83a6:	0005      	movs	r5, r0
    83a8:	000c      	movs	r4, r1
    83aa:	4233      	tst	r3, r6
    83ac:	d006      	beq.n	83bc <__smakebuf_r+0x1c>
    83ae:	0023      	movs	r3, r4
    83b0:	3347      	adds	r3, #71	; 0x47
    83b2:	6023      	str	r3, [r4, #0]
    83b4:	6123      	str	r3, [r4, #16]
    83b6:	2301      	movs	r3, #1
    83b8:	6163      	str	r3, [r4, #20]
    83ba:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    83bc:	ab01      	add	r3, sp, #4
    83be:	466a      	mov	r2, sp
    83c0:	f7ff ffc6 	bl	8350 <__swhatbuf_r>
    83c4:	9900      	ldr	r1, [sp, #0]
    83c6:	0007      	movs	r7, r0
    83c8:	0028      	movs	r0, r5
    83ca:	f000 f881 	bl	84d0 <_malloc_r>
    83ce:	2800      	cmp	r0, #0
    83d0:	d108      	bne.n	83e4 <__smakebuf_r+0x44>
    83d2:	220c      	movs	r2, #12
    83d4:	5ea3      	ldrsh	r3, [r4, r2]
    83d6:	059a      	lsls	r2, r3, #22
    83d8:	d4ef      	bmi.n	83ba <__smakebuf_r+0x1a>
    83da:	2203      	movs	r2, #3
    83dc:	4393      	bics	r3, r2
    83de:	431e      	orrs	r6, r3
    83e0:	81a6      	strh	r6, [r4, #12]
    83e2:	e7e4      	b.n	83ae <__smakebuf_r+0xe>
    83e4:	4b0f      	ldr	r3, [pc, #60]	; (8424 <__smakebuf_r+0x84>)
    83e6:	62ab      	str	r3, [r5, #40]	; 0x28
    83e8:	2380      	movs	r3, #128	; 0x80
    83ea:	89a2      	ldrh	r2, [r4, #12]
    83ec:	6020      	str	r0, [r4, #0]
    83ee:	4313      	orrs	r3, r2
    83f0:	81a3      	strh	r3, [r4, #12]
    83f2:	9b00      	ldr	r3, [sp, #0]
    83f4:	6120      	str	r0, [r4, #16]
    83f6:	6163      	str	r3, [r4, #20]
    83f8:	9b01      	ldr	r3, [sp, #4]
    83fa:	2b00      	cmp	r3, #0
    83fc:	d00d      	beq.n	841a <__smakebuf_r+0x7a>
    83fe:	230e      	movs	r3, #14
    8400:	5ee1      	ldrsh	r1, [r4, r3]
    8402:	0028      	movs	r0, r5
    8404:	f000 fc5a 	bl	8cbc <_isatty_r>
    8408:	2800      	cmp	r0, #0
    840a:	d006      	beq.n	841a <__smakebuf_r+0x7a>
    840c:	2203      	movs	r2, #3
    840e:	89a3      	ldrh	r3, [r4, #12]
    8410:	4393      	bics	r3, r2
    8412:	001a      	movs	r2, r3
    8414:	2301      	movs	r3, #1
    8416:	4313      	orrs	r3, r2
    8418:	81a3      	strh	r3, [r4, #12]
    841a:	89a0      	ldrh	r0, [r4, #12]
    841c:	4338      	orrs	r0, r7
    841e:	81a0      	strh	r0, [r4, #12]
    8420:	e7cb      	b.n	83ba <__smakebuf_r+0x1a>
    8422:	46c0      	nop			; (mov r8, r8)
    8424:	000081a1 	.word	0x000081a1

00008428 <malloc>:
    8428:	b510      	push	{r4, lr}
    842a:	4b03      	ldr	r3, [pc, #12]	; (8438 <malloc+0x10>)
    842c:	0001      	movs	r1, r0
    842e:	6818      	ldr	r0, [r3, #0]
    8430:	f000 f84e 	bl	84d0 <_malloc_r>
    8434:	bd10      	pop	{r4, pc}
    8436:	46c0      	nop			; (mov r8, r8)
    8438:	200000ec 	.word	0x200000ec

0000843c <_free_r>:
    843c:	b570      	push	{r4, r5, r6, lr}
    843e:	0005      	movs	r5, r0
    8440:	2900      	cmp	r1, #0
    8442:	d010      	beq.n	8466 <_free_r+0x2a>
    8444:	1f0c      	subs	r4, r1, #4
    8446:	6823      	ldr	r3, [r4, #0]
    8448:	2b00      	cmp	r3, #0
    844a:	da00      	bge.n	844e <_free_r+0x12>
    844c:	18e4      	adds	r4, r4, r3
    844e:	0028      	movs	r0, r5
    8450:	f000 fc65 	bl	8d1e <__malloc_lock>
    8454:	4a1d      	ldr	r2, [pc, #116]	; (84cc <_free_r+0x90>)
    8456:	6813      	ldr	r3, [r2, #0]
    8458:	2b00      	cmp	r3, #0
    845a:	d105      	bne.n	8468 <_free_r+0x2c>
    845c:	6063      	str	r3, [r4, #4]
    845e:	6014      	str	r4, [r2, #0]
    8460:	0028      	movs	r0, r5
    8462:	f000 fc5d 	bl	8d20 <__malloc_unlock>
    8466:	bd70      	pop	{r4, r5, r6, pc}
    8468:	42a3      	cmp	r3, r4
    846a:	d909      	bls.n	8480 <_free_r+0x44>
    846c:	6821      	ldr	r1, [r4, #0]
    846e:	1860      	adds	r0, r4, r1
    8470:	4283      	cmp	r3, r0
    8472:	d1f3      	bne.n	845c <_free_r+0x20>
    8474:	6818      	ldr	r0, [r3, #0]
    8476:	685b      	ldr	r3, [r3, #4]
    8478:	1841      	adds	r1, r0, r1
    847a:	6021      	str	r1, [r4, #0]
    847c:	e7ee      	b.n	845c <_free_r+0x20>
    847e:	0013      	movs	r3, r2
    8480:	685a      	ldr	r2, [r3, #4]
    8482:	2a00      	cmp	r2, #0
    8484:	d001      	beq.n	848a <_free_r+0x4e>
    8486:	42a2      	cmp	r2, r4
    8488:	d9f9      	bls.n	847e <_free_r+0x42>
    848a:	6819      	ldr	r1, [r3, #0]
    848c:	1858      	adds	r0, r3, r1
    848e:	42a0      	cmp	r0, r4
    8490:	d10b      	bne.n	84aa <_free_r+0x6e>
    8492:	6820      	ldr	r0, [r4, #0]
    8494:	1809      	adds	r1, r1, r0
    8496:	1858      	adds	r0, r3, r1
    8498:	6019      	str	r1, [r3, #0]
    849a:	4282      	cmp	r2, r0
    849c:	d1e0      	bne.n	8460 <_free_r+0x24>
    849e:	6810      	ldr	r0, [r2, #0]
    84a0:	6852      	ldr	r2, [r2, #4]
    84a2:	1841      	adds	r1, r0, r1
    84a4:	6019      	str	r1, [r3, #0]
    84a6:	605a      	str	r2, [r3, #4]
    84a8:	e7da      	b.n	8460 <_free_r+0x24>
    84aa:	42a0      	cmp	r0, r4
    84ac:	d902      	bls.n	84b4 <_free_r+0x78>
    84ae:	230c      	movs	r3, #12
    84b0:	602b      	str	r3, [r5, #0]
    84b2:	e7d5      	b.n	8460 <_free_r+0x24>
    84b4:	6821      	ldr	r1, [r4, #0]
    84b6:	1860      	adds	r0, r4, r1
    84b8:	4282      	cmp	r2, r0
    84ba:	d103      	bne.n	84c4 <_free_r+0x88>
    84bc:	6810      	ldr	r0, [r2, #0]
    84be:	6852      	ldr	r2, [r2, #4]
    84c0:	1841      	adds	r1, r0, r1
    84c2:	6021      	str	r1, [r4, #0]
    84c4:	6062      	str	r2, [r4, #4]
    84c6:	605c      	str	r4, [r3, #4]
    84c8:	e7ca      	b.n	8460 <_free_r+0x24>
    84ca:	46c0      	nop			; (mov r8, r8)
    84cc:	20000a64 	.word	0x20000a64

000084d0 <_malloc_r>:
    84d0:	2303      	movs	r3, #3
    84d2:	b570      	push	{r4, r5, r6, lr}
    84d4:	1ccd      	adds	r5, r1, #3
    84d6:	439d      	bics	r5, r3
    84d8:	3508      	adds	r5, #8
    84da:	0006      	movs	r6, r0
    84dc:	2d0c      	cmp	r5, #12
    84de:	d21e      	bcs.n	851e <_malloc_r+0x4e>
    84e0:	250c      	movs	r5, #12
    84e2:	42a9      	cmp	r1, r5
    84e4:	d81d      	bhi.n	8522 <_malloc_r+0x52>
    84e6:	0030      	movs	r0, r6
    84e8:	f000 fc19 	bl	8d1e <__malloc_lock>
    84ec:	4a25      	ldr	r2, [pc, #148]	; (8584 <_malloc_r+0xb4>)
    84ee:	6814      	ldr	r4, [r2, #0]
    84f0:	0021      	movs	r1, r4
    84f2:	2900      	cmp	r1, #0
    84f4:	d119      	bne.n	852a <_malloc_r+0x5a>
    84f6:	4c24      	ldr	r4, [pc, #144]	; (8588 <_malloc_r+0xb8>)
    84f8:	6823      	ldr	r3, [r4, #0]
    84fa:	2b00      	cmp	r3, #0
    84fc:	d103      	bne.n	8506 <_malloc_r+0x36>
    84fe:	0030      	movs	r0, r6
    8500:	f000 fb46 	bl	8b90 <_sbrk_r>
    8504:	6020      	str	r0, [r4, #0]
    8506:	0029      	movs	r1, r5
    8508:	0030      	movs	r0, r6
    850a:	f000 fb41 	bl	8b90 <_sbrk_r>
    850e:	1c43      	adds	r3, r0, #1
    8510:	d12c      	bne.n	856c <_malloc_r+0x9c>
    8512:	230c      	movs	r3, #12
    8514:	0030      	movs	r0, r6
    8516:	6033      	str	r3, [r6, #0]
    8518:	f000 fc02 	bl	8d20 <__malloc_unlock>
    851c:	e003      	b.n	8526 <_malloc_r+0x56>
    851e:	2d00      	cmp	r5, #0
    8520:	dadf      	bge.n	84e2 <_malloc_r+0x12>
    8522:	230c      	movs	r3, #12
    8524:	6033      	str	r3, [r6, #0]
    8526:	2000      	movs	r0, #0
    8528:	bd70      	pop	{r4, r5, r6, pc}
    852a:	680b      	ldr	r3, [r1, #0]
    852c:	1b5b      	subs	r3, r3, r5
    852e:	d41a      	bmi.n	8566 <_malloc_r+0x96>
    8530:	2b0b      	cmp	r3, #11
    8532:	d903      	bls.n	853c <_malloc_r+0x6c>
    8534:	600b      	str	r3, [r1, #0]
    8536:	18cc      	adds	r4, r1, r3
    8538:	6025      	str	r5, [r4, #0]
    853a:	e003      	b.n	8544 <_malloc_r+0x74>
    853c:	428c      	cmp	r4, r1
    853e:	d10e      	bne.n	855e <_malloc_r+0x8e>
    8540:	6863      	ldr	r3, [r4, #4]
    8542:	6013      	str	r3, [r2, #0]
    8544:	0030      	movs	r0, r6
    8546:	f000 fbeb 	bl	8d20 <__malloc_unlock>
    854a:	0020      	movs	r0, r4
    854c:	2207      	movs	r2, #7
    854e:	300b      	adds	r0, #11
    8550:	1d23      	adds	r3, r4, #4
    8552:	4390      	bics	r0, r2
    8554:	1ac3      	subs	r3, r0, r3
    8556:	d0e7      	beq.n	8528 <_malloc_r+0x58>
    8558:	425a      	negs	r2, r3
    855a:	50e2      	str	r2, [r4, r3]
    855c:	e7e4      	b.n	8528 <_malloc_r+0x58>
    855e:	684b      	ldr	r3, [r1, #4]
    8560:	6063      	str	r3, [r4, #4]
    8562:	000c      	movs	r4, r1
    8564:	e7ee      	b.n	8544 <_malloc_r+0x74>
    8566:	000c      	movs	r4, r1
    8568:	6849      	ldr	r1, [r1, #4]
    856a:	e7c2      	b.n	84f2 <_malloc_r+0x22>
    856c:	2303      	movs	r3, #3
    856e:	1cc4      	adds	r4, r0, #3
    8570:	439c      	bics	r4, r3
    8572:	42a0      	cmp	r0, r4
    8574:	d0e0      	beq.n	8538 <_malloc_r+0x68>
    8576:	1a21      	subs	r1, r4, r0
    8578:	0030      	movs	r0, r6
    857a:	f000 fb09 	bl	8b90 <_sbrk_r>
    857e:	1c43      	adds	r3, r0, #1
    8580:	d1da      	bne.n	8538 <_malloc_r+0x68>
    8582:	e7c6      	b.n	8512 <_malloc_r+0x42>
    8584:	20000a64 	.word	0x20000a64
    8588:	20000a68 	.word	0x20000a68

0000858c <__sfputc_r>:
    858c:	6893      	ldr	r3, [r2, #8]
    858e:	b510      	push	{r4, lr}
    8590:	3b01      	subs	r3, #1
    8592:	6093      	str	r3, [r2, #8]
    8594:	2b00      	cmp	r3, #0
    8596:	da05      	bge.n	85a4 <__sfputc_r+0x18>
    8598:	6994      	ldr	r4, [r2, #24]
    859a:	42a3      	cmp	r3, r4
    859c:	db08      	blt.n	85b0 <__sfputc_r+0x24>
    859e:	b2cb      	uxtb	r3, r1
    85a0:	2b0a      	cmp	r3, #10
    85a2:	d005      	beq.n	85b0 <__sfputc_r+0x24>
    85a4:	6813      	ldr	r3, [r2, #0]
    85a6:	1c58      	adds	r0, r3, #1
    85a8:	6010      	str	r0, [r2, #0]
    85aa:	7019      	strb	r1, [r3, #0]
    85ac:	b2c8      	uxtb	r0, r1
    85ae:	bd10      	pop	{r4, pc}
    85b0:	f7ff fc74 	bl	7e9c <__swbuf_r>
    85b4:	e7fb      	b.n	85ae <__sfputc_r+0x22>

000085b6 <__sfputs_r>:
    85b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    85b8:	0006      	movs	r6, r0
    85ba:	000f      	movs	r7, r1
    85bc:	0014      	movs	r4, r2
    85be:	18d5      	adds	r5, r2, r3
    85c0:	42ac      	cmp	r4, r5
    85c2:	d101      	bne.n	85c8 <__sfputs_r+0x12>
    85c4:	2000      	movs	r0, #0
    85c6:	e007      	b.n	85d8 <__sfputs_r+0x22>
    85c8:	7821      	ldrb	r1, [r4, #0]
    85ca:	003a      	movs	r2, r7
    85cc:	0030      	movs	r0, r6
    85ce:	f7ff ffdd 	bl	858c <__sfputc_r>
    85d2:	3401      	adds	r4, #1
    85d4:	1c43      	adds	r3, r0, #1
    85d6:	d1f3      	bne.n	85c0 <__sfputs_r+0xa>
    85d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

000085dc <_vfiprintf_r>:
    85dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    85de:	b09f      	sub	sp, #124	; 0x7c
    85e0:	0006      	movs	r6, r0
    85e2:	000f      	movs	r7, r1
    85e4:	0014      	movs	r4, r2
    85e6:	9305      	str	r3, [sp, #20]
    85e8:	2800      	cmp	r0, #0
    85ea:	d004      	beq.n	85f6 <_vfiprintf_r+0x1a>
    85ec:	6983      	ldr	r3, [r0, #24]
    85ee:	2b00      	cmp	r3, #0
    85f0:	d101      	bne.n	85f6 <_vfiprintf_r+0x1a>
    85f2:	f7ff fe17 	bl	8224 <__sinit>
    85f6:	4b7f      	ldr	r3, [pc, #508]	; (87f4 <_vfiprintf_r+0x218>)
    85f8:	429f      	cmp	r7, r3
    85fa:	d15c      	bne.n	86b6 <_vfiprintf_r+0xda>
    85fc:	6877      	ldr	r7, [r6, #4]
    85fe:	89bb      	ldrh	r3, [r7, #12]
    8600:	071b      	lsls	r3, r3, #28
    8602:	d562      	bpl.n	86ca <_vfiprintf_r+0xee>
    8604:	693b      	ldr	r3, [r7, #16]
    8606:	2b00      	cmp	r3, #0
    8608:	d05f      	beq.n	86ca <_vfiprintf_r+0xee>
    860a:	2300      	movs	r3, #0
    860c:	ad06      	add	r5, sp, #24
    860e:	616b      	str	r3, [r5, #20]
    8610:	3320      	adds	r3, #32
    8612:	766b      	strb	r3, [r5, #25]
    8614:	3310      	adds	r3, #16
    8616:	76ab      	strb	r3, [r5, #26]
    8618:	9402      	str	r4, [sp, #8]
    861a:	9c02      	ldr	r4, [sp, #8]
    861c:	7823      	ldrb	r3, [r4, #0]
    861e:	2b00      	cmp	r3, #0
    8620:	d15d      	bne.n	86de <_vfiprintf_r+0x102>
    8622:	9b02      	ldr	r3, [sp, #8]
    8624:	1ae3      	subs	r3, r4, r3
    8626:	9304      	str	r3, [sp, #16]
    8628:	d00d      	beq.n	8646 <_vfiprintf_r+0x6a>
    862a:	9b04      	ldr	r3, [sp, #16]
    862c:	9a02      	ldr	r2, [sp, #8]
    862e:	0039      	movs	r1, r7
    8630:	0030      	movs	r0, r6
    8632:	f7ff ffc0 	bl	85b6 <__sfputs_r>
    8636:	1c43      	adds	r3, r0, #1
    8638:	d100      	bne.n	863c <_vfiprintf_r+0x60>
    863a:	e0cc      	b.n	87d6 <_vfiprintf_r+0x1fa>
    863c:	696a      	ldr	r2, [r5, #20]
    863e:	9b04      	ldr	r3, [sp, #16]
    8640:	4694      	mov	ip, r2
    8642:	4463      	add	r3, ip
    8644:	616b      	str	r3, [r5, #20]
    8646:	7823      	ldrb	r3, [r4, #0]
    8648:	2b00      	cmp	r3, #0
    864a:	d100      	bne.n	864e <_vfiprintf_r+0x72>
    864c:	e0c3      	b.n	87d6 <_vfiprintf_r+0x1fa>
    864e:	2201      	movs	r2, #1
    8650:	2300      	movs	r3, #0
    8652:	4252      	negs	r2, r2
    8654:	606a      	str	r2, [r5, #4]
    8656:	a902      	add	r1, sp, #8
    8658:	3254      	adds	r2, #84	; 0x54
    865a:	1852      	adds	r2, r2, r1
    865c:	3401      	adds	r4, #1
    865e:	602b      	str	r3, [r5, #0]
    8660:	60eb      	str	r3, [r5, #12]
    8662:	60ab      	str	r3, [r5, #8]
    8664:	7013      	strb	r3, [r2, #0]
    8666:	65ab      	str	r3, [r5, #88]	; 0x58
    8668:	7821      	ldrb	r1, [r4, #0]
    866a:	2205      	movs	r2, #5
    866c:	4862      	ldr	r0, [pc, #392]	; (87f8 <_vfiprintf_r+0x21c>)
    866e:	f000 fb4b 	bl	8d08 <memchr>
    8672:	1c63      	adds	r3, r4, #1
    8674:	469c      	mov	ip, r3
    8676:	2800      	cmp	r0, #0
    8678:	d135      	bne.n	86e6 <_vfiprintf_r+0x10a>
    867a:	6829      	ldr	r1, [r5, #0]
    867c:	06cb      	lsls	r3, r1, #27
    867e:	d504      	bpl.n	868a <_vfiprintf_r+0xae>
    8680:	2353      	movs	r3, #83	; 0x53
    8682:	aa02      	add	r2, sp, #8
    8684:	3020      	adds	r0, #32
    8686:	189b      	adds	r3, r3, r2
    8688:	7018      	strb	r0, [r3, #0]
    868a:	070b      	lsls	r3, r1, #28
    868c:	d504      	bpl.n	8698 <_vfiprintf_r+0xbc>
    868e:	2353      	movs	r3, #83	; 0x53
    8690:	202b      	movs	r0, #43	; 0x2b
    8692:	aa02      	add	r2, sp, #8
    8694:	189b      	adds	r3, r3, r2
    8696:	7018      	strb	r0, [r3, #0]
    8698:	7823      	ldrb	r3, [r4, #0]
    869a:	2b2a      	cmp	r3, #42	; 0x2a
    869c:	d02c      	beq.n	86f8 <_vfiprintf_r+0x11c>
    869e:	2000      	movs	r0, #0
    86a0:	210a      	movs	r1, #10
    86a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
    86a4:	7822      	ldrb	r2, [r4, #0]
    86a6:	3a30      	subs	r2, #48	; 0x30
    86a8:	2a09      	cmp	r2, #9
    86aa:	d800      	bhi.n	86ae <_vfiprintf_r+0xd2>
    86ac:	e06b      	b.n	8786 <_vfiprintf_r+0x1aa>
    86ae:	2800      	cmp	r0, #0
    86b0:	d02a      	beq.n	8708 <_vfiprintf_r+0x12c>
    86b2:	9309      	str	r3, [sp, #36]	; 0x24
    86b4:	e028      	b.n	8708 <_vfiprintf_r+0x12c>
    86b6:	4b51      	ldr	r3, [pc, #324]	; (87fc <_vfiprintf_r+0x220>)
    86b8:	429f      	cmp	r7, r3
    86ba:	d101      	bne.n	86c0 <_vfiprintf_r+0xe4>
    86bc:	68b7      	ldr	r7, [r6, #8]
    86be:	e79e      	b.n	85fe <_vfiprintf_r+0x22>
    86c0:	4b4f      	ldr	r3, [pc, #316]	; (8800 <_vfiprintf_r+0x224>)
    86c2:	429f      	cmp	r7, r3
    86c4:	d19b      	bne.n	85fe <_vfiprintf_r+0x22>
    86c6:	68f7      	ldr	r7, [r6, #12]
    86c8:	e799      	b.n	85fe <_vfiprintf_r+0x22>
    86ca:	0039      	movs	r1, r7
    86cc:	0030      	movs	r0, r6
    86ce:	f7ff fc3b 	bl	7f48 <__swsetup_r>
    86d2:	2800      	cmp	r0, #0
    86d4:	d099      	beq.n	860a <_vfiprintf_r+0x2e>
    86d6:	2001      	movs	r0, #1
    86d8:	4240      	negs	r0, r0
    86da:	b01f      	add	sp, #124	; 0x7c
    86dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    86de:	2b25      	cmp	r3, #37	; 0x25
    86e0:	d09f      	beq.n	8622 <_vfiprintf_r+0x46>
    86e2:	3401      	adds	r4, #1
    86e4:	e79a      	b.n	861c <_vfiprintf_r+0x40>
    86e6:	4b44      	ldr	r3, [pc, #272]	; (87f8 <_vfiprintf_r+0x21c>)
    86e8:	6829      	ldr	r1, [r5, #0]
    86ea:	1ac0      	subs	r0, r0, r3
    86ec:	2301      	movs	r3, #1
    86ee:	4083      	lsls	r3, r0
    86f0:	430b      	orrs	r3, r1
    86f2:	602b      	str	r3, [r5, #0]
    86f4:	4664      	mov	r4, ip
    86f6:	e7b7      	b.n	8668 <_vfiprintf_r+0x8c>
    86f8:	9b05      	ldr	r3, [sp, #20]
    86fa:	1d18      	adds	r0, r3, #4
    86fc:	681b      	ldr	r3, [r3, #0]
    86fe:	9005      	str	r0, [sp, #20]
    8700:	2b00      	cmp	r3, #0
    8702:	db3a      	blt.n	877a <_vfiprintf_r+0x19e>
    8704:	9309      	str	r3, [sp, #36]	; 0x24
    8706:	4664      	mov	r4, ip
    8708:	7823      	ldrb	r3, [r4, #0]
    870a:	2b2e      	cmp	r3, #46	; 0x2e
    870c:	d10b      	bne.n	8726 <_vfiprintf_r+0x14a>
    870e:	7863      	ldrb	r3, [r4, #1]
    8710:	1c62      	adds	r2, r4, #1
    8712:	2b2a      	cmp	r3, #42	; 0x2a
    8714:	d13f      	bne.n	8796 <_vfiprintf_r+0x1ba>
    8716:	9b05      	ldr	r3, [sp, #20]
    8718:	3402      	adds	r4, #2
    871a:	1d1a      	adds	r2, r3, #4
    871c:	681b      	ldr	r3, [r3, #0]
    871e:	9205      	str	r2, [sp, #20]
    8720:	2b00      	cmp	r3, #0
    8722:	db35      	blt.n	8790 <_vfiprintf_r+0x1b4>
    8724:	9307      	str	r3, [sp, #28]
    8726:	7821      	ldrb	r1, [r4, #0]
    8728:	2203      	movs	r2, #3
    872a:	4836      	ldr	r0, [pc, #216]	; (8804 <_vfiprintf_r+0x228>)
    872c:	f000 faec 	bl	8d08 <memchr>
    8730:	2800      	cmp	r0, #0
    8732:	d007      	beq.n	8744 <_vfiprintf_r+0x168>
    8734:	4b33      	ldr	r3, [pc, #204]	; (8804 <_vfiprintf_r+0x228>)
    8736:	682a      	ldr	r2, [r5, #0]
    8738:	1ac0      	subs	r0, r0, r3
    873a:	2340      	movs	r3, #64	; 0x40
    873c:	4083      	lsls	r3, r0
    873e:	4313      	orrs	r3, r2
    8740:	602b      	str	r3, [r5, #0]
    8742:	3401      	adds	r4, #1
    8744:	7821      	ldrb	r1, [r4, #0]
    8746:	1c63      	adds	r3, r4, #1
    8748:	2206      	movs	r2, #6
    874a:	482f      	ldr	r0, [pc, #188]	; (8808 <_vfiprintf_r+0x22c>)
    874c:	9302      	str	r3, [sp, #8]
    874e:	7629      	strb	r1, [r5, #24]
    8750:	f000 fada 	bl	8d08 <memchr>
    8754:	2800      	cmp	r0, #0
    8756:	d044      	beq.n	87e2 <_vfiprintf_r+0x206>
    8758:	4b2c      	ldr	r3, [pc, #176]	; (880c <_vfiprintf_r+0x230>)
    875a:	2b00      	cmp	r3, #0
    875c:	d12f      	bne.n	87be <_vfiprintf_r+0x1e2>
    875e:	6829      	ldr	r1, [r5, #0]
    8760:	9b05      	ldr	r3, [sp, #20]
    8762:	2207      	movs	r2, #7
    8764:	05c9      	lsls	r1, r1, #23
    8766:	d528      	bpl.n	87ba <_vfiprintf_r+0x1de>
    8768:	189b      	adds	r3, r3, r2
    876a:	4393      	bics	r3, r2
    876c:	3308      	adds	r3, #8
    876e:	9305      	str	r3, [sp, #20]
    8770:	696b      	ldr	r3, [r5, #20]
    8772:	9a03      	ldr	r2, [sp, #12]
    8774:	189b      	adds	r3, r3, r2
    8776:	616b      	str	r3, [r5, #20]
    8778:	e74f      	b.n	861a <_vfiprintf_r+0x3e>
    877a:	425b      	negs	r3, r3
    877c:	60eb      	str	r3, [r5, #12]
    877e:	2302      	movs	r3, #2
    8780:	430b      	orrs	r3, r1
    8782:	602b      	str	r3, [r5, #0]
    8784:	e7bf      	b.n	8706 <_vfiprintf_r+0x12a>
    8786:	434b      	muls	r3, r1
    8788:	3401      	adds	r4, #1
    878a:	189b      	adds	r3, r3, r2
    878c:	2001      	movs	r0, #1
    878e:	e789      	b.n	86a4 <_vfiprintf_r+0xc8>
    8790:	2301      	movs	r3, #1
    8792:	425b      	negs	r3, r3
    8794:	e7c6      	b.n	8724 <_vfiprintf_r+0x148>
    8796:	2300      	movs	r3, #0
    8798:	0014      	movs	r4, r2
    879a:	200a      	movs	r0, #10
    879c:	001a      	movs	r2, r3
    879e:	606b      	str	r3, [r5, #4]
    87a0:	7821      	ldrb	r1, [r4, #0]
    87a2:	3930      	subs	r1, #48	; 0x30
    87a4:	2909      	cmp	r1, #9
    87a6:	d903      	bls.n	87b0 <_vfiprintf_r+0x1d4>
    87a8:	2b00      	cmp	r3, #0
    87aa:	d0bc      	beq.n	8726 <_vfiprintf_r+0x14a>
    87ac:	9207      	str	r2, [sp, #28]
    87ae:	e7ba      	b.n	8726 <_vfiprintf_r+0x14a>
    87b0:	4342      	muls	r2, r0
    87b2:	3401      	adds	r4, #1
    87b4:	1852      	adds	r2, r2, r1
    87b6:	2301      	movs	r3, #1
    87b8:	e7f2      	b.n	87a0 <_vfiprintf_r+0x1c4>
    87ba:	3307      	adds	r3, #7
    87bc:	e7d5      	b.n	876a <_vfiprintf_r+0x18e>
    87be:	ab05      	add	r3, sp, #20
    87c0:	9300      	str	r3, [sp, #0]
    87c2:	003a      	movs	r2, r7
    87c4:	4b12      	ldr	r3, [pc, #72]	; (8810 <_vfiprintf_r+0x234>)
    87c6:	0029      	movs	r1, r5
    87c8:	0030      	movs	r0, r6
    87ca:	e000      	b.n	87ce <_vfiprintf_r+0x1f2>
    87cc:	bf00      	nop
    87ce:	9003      	str	r0, [sp, #12]
    87d0:	9b03      	ldr	r3, [sp, #12]
    87d2:	3301      	adds	r3, #1
    87d4:	d1cc      	bne.n	8770 <_vfiprintf_r+0x194>
    87d6:	89bb      	ldrh	r3, [r7, #12]
    87d8:	065b      	lsls	r3, r3, #25
    87da:	d500      	bpl.n	87de <_vfiprintf_r+0x202>
    87dc:	e77b      	b.n	86d6 <_vfiprintf_r+0xfa>
    87de:	980b      	ldr	r0, [sp, #44]	; 0x2c
    87e0:	e77b      	b.n	86da <_vfiprintf_r+0xfe>
    87e2:	ab05      	add	r3, sp, #20
    87e4:	9300      	str	r3, [sp, #0]
    87e6:	003a      	movs	r2, r7
    87e8:	4b09      	ldr	r3, [pc, #36]	; (8810 <_vfiprintf_r+0x234>)
    87ea:	0029      	movs	r1, r5
    87ec:	0030      	movs	r0, r6
    87ee:	f000 f87f 	bl	88f0 <_printf_i>
    87f2:	e7ec      	b.n	87ce <_vfiprintf_r+0x1f2>
    87f4:	00009d88 	.word	0x00009d88
    87f8:	00009dc8 	.word	0x00009dc8
    87fc:	00009da8 	.word	0x00009da8
    8800:	00009d68 	.word	0x00009d68
    8804:	00009dce 	.word	0x00009dce
    8808:	00009dd2 	.word	0x00009dd2
    880c:	00000000 	.word	0x00000000
    8810:	000085b7 	.word	0x000085b7

00008814 <_printf_common>:
    8814:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    8816:	0015      	movs	r5, r2
    8818:	9301      	str	r3, [sp, #4]
    881a:	688a      	ldr	r2, [r1, #8]
    881c:	690b      	ldr	r3, [r1, #16]
    881e:	9000      	str	r0, [sp, #0]
    8820:	000c      	movs	r4, r1
    8822:	4293      	cmp	r3, r2
    8824:	da00      	bge.n	8828 <_printf_common+0x14>
    8826:	0013      	movs	r3, r2
    8828:	0022      	movs	r2, r4
    882a:	602b      	str	r3, [r5, #0]
    882c:	3243      	adds	r2, #67	; 0x43
    882e:	7812      	ldrb	r2, [r2, #0]
    8830:	2a00      	cmp	r2, #0
    8832:	d001      	beq.n	8838 <_printf_common+0x24>
    8834:	3301      	adds	r3, #1
    8836:	602b      	str	r3, [r5, #0]
    8838:	6823      	ldr	r3, [r4, #0]
    883a:	069b      	lsls	r3, r3, #26
    883c:	d502      	bpl.n	8844 <_printf_common+0x30>
    883e:	682b      	ldr	r3, [r5, #0]
    8840:	3302      	adds	r3, #2
    8842:	602b      	str	r3, [r5, #0]
    8844:	2706      	movs	r7, #6
    8846:	6823      	ldr	r3, [r4, #0]
    8848:	401f      	ands	r7, r3
    884a:	d027      	beq.n	889c <_printf_common+0x88>
    884c:	0023      	movs	r3, r4
    884e:	3343      	adds	r3, #67	; 0x43
    8850:	781b      	ldrb	r3, [r3, #0]
    8852:	1e5a      	subs	r2, r3, #1
    8854:	4193      	sbcs	r3, r2
    8856:	6822      	ldr	r2, [r4, #0]
    8858:	0692      	lsls	r2, r2, #26
    885a:	d430      	bmi.n	88be <_printf_common+0xaa>
    885c:	0022      	movs	r2, r4
    885e:	9901      	ldr	r1, [sp, #4]
    8860:	3243      	adds	r2, #67	; 0x43
    8862:	9800      	ldr	r0, [sp, #0]
    8864:	9e08      	ldr	r6, [sp, #32]
    8866:	47b0      	blx	r6
    8868:	1c43      	adds	r3, r0, #1
    886a:	d025      	beq.n	88b8 <_printf_common+0xa4>
    886c:	2306      	movs	r3, #6
    886e:	6820      	ldr	r0, [r4, #0]
    8870:	682a      	ldr	r2, [r5, #0]
    8872:	68e1      	ldr	r1, [r4, #12]
    8874:	4003      	ands	r3, r0
    8876:	2500      	movs	r5, #0
    8878:	2b04      	cmp	r3, #4
    887a:	d103      	bne.n	8884 <_printf_common+0x70>
    887c:	1a8d      	subs	r5, r1, r2
    887e:	43eb      	mvns	r3, r5
    8880:	17db      	asrs	r3, r3, #31
    8882:	401d      	ands	r5, r3
    8884:	68a3      	ldr	r3, [r4, #8]
    8886:	6922      	ldr	r2, [r4, #16]
    8888:	4293      	cmp	r3, r2
    888a:	dd01      	ble.n	8890 <_printf_common+0x7c>
    888c:	1a9b      	subs	r3, r3, r2
    888e:	18ed      	adds	r5, r5, r3
    8890:	2700      	movs	r7, #0
    8892:	42bd      	cmp	r5, r7
    8894:	d120      	bne.n	88d8 <_printf_common+0xc4>
    8896:	2000      	movs	r0, #0
    8898:	e010      	b.n	88bc <_printf_common+0xa8>
    889a:	3701      	adds	r7, #1
    889c:	68e3      	ldr	r3, [r4, #12]
    889e:	682a      	ldr	r2, [r5, #0]
    88a0:	1a9b      	subs	r3, r3, r2
    88a2:	429f      	cmp	r7, r3
    88a4:	dad2      	bge.n	884c <_printf_common+0x38>
    88a6:	0022      	movs	r2, r4
    88a8:	2301      	movs	r3, #1
    88aa:	3219      	adds	r2, #25
    88ac:	9901      	ldr	r1, [sp, #4]
    88ae:	9800      	ldr	r0, [sp, #0]
    88b0:	9e08      	ldr	r6, [sp, #32]
    88b2:	47b0      	blx	r6
    88b4:	1c43      	adds	r3, r0, #1
    88b6:	d1f0      	bne.n	889a <_printf_common+0x86>
    88b8:	2001      	movs	r0, #1
    88ba:	4240      	negs	r0, r0
    88bc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    88be:	2030      	movs	r0, #48	; 0x30
    88c0:	18e1      	adds	r1, r4, r3
    88c2:	3143      	adds	r1, #67	; 0x43
    88c4:	7008      	strb	r0, [r1, #0]
    88c6:	0021      	movs	r1, r4
    88c8:	1c5a      	adds	r2, r3, #1
    88ca:	3145      	adds	r1, #69	; 0x45
    88cc:	7809      	ldrb	r1, [r1, #0]
    88ce:	18a2      	adds	r2, r4, r2
    88d0:	3243      	adds	r2, #67	; 0x43
    88d2:	3302      	adds	r3, #2
    88d4:	7011      	strb	r1, [r2, #0]
    88d6:	e7c1      	b.n	885c <_printf_common+0x48>
    88d8:	0022      	movs	r2, r4
    88da:	2301      	movs	r3, #1
    88dc:	321a      	adds	r2, #26
    88de:	9901      	ldr	r1, [sp, #4]
    88e0:	9800      	ldr	r0, [sp, #0]
    88e2:	9e08      	ldr	r6, [sp, #32]
    88e4:	47b0      	blx	r6
    88e6:	1c43      	adds	r3, r0, #1
    88e8:	d0e6      	beq.n	88b8 <_printf_common+0xa4>
    88ea:	3701      	adds	r7, #1
    88ec:	e7d1      	b.n	8892 <_printf_common+0x7e>
	...

000088f0 <_printf_i>:
    88f0:	b5f0      	push	{r4, r5, r6, r7, lr}
    88f2:	b08b      	sub	sp, #44	; 0x2c
    88f4:	9206      	str	r2, [sp, #24]
    88f6:	000a      	movs	r2, r1
    88f8:	3243      	adds	r2, #67	; 0x43
    88fa:	9307      	str	r3, [sp, #28]
    88fc:	9005      	str	r0, [sp, #20]
    88fe:	9204      	str	r2, [sp, #16]
    8900:	7e0a      	ldrb	r2, [r1, #24]
    8902:	000c      	movs	r4, r1
    8904:	9b10      	ldr	r3, [sp, #64]	; 0x40
    8906:	2a6e      	cmp	r2, #110	; 0x6e
    8908:	d100      	bne.n	890c <_printf_i+0x1c>
    890a:	e08f      	b.n	8a2c <_printf_i+0x13c>
    890c:	d817      	bhi.n	893e <_printf_i+0x4e>
    890e:	2a63      	cmp	r2, #99	; 0x63
    8910:	d02c      	beq.n	896c <_printf_i+0x7c>
    8912:	d808      	bhi.n	8926 <_printf_i+0x36>
    8914:	2a00      	cmp	r2, #0
    8916:	d100      	bne.n	891a <_printf_i+0x2a>
    8918:	e099      	b.n	8a4e <_printf_i+0x15e>
    891a:	2a58      	cmp	r2, #88	; 0x58
    891c:	d054      	beq.n	89c8 <_printf_i+0xd8>
    891e:	0026      	movs	r6, r4
    8920:	3642      	adds	r6, #66	; 0x42
    8922:	7032      	strb	r2, [r6, #0]
    8924:	e029      	b.n	897a <_printf_i+0x8a>
    8926:	2a64      	cmp	r2, #100	; 0x64
    8928:	d001      	beq.n	892e <_printf_i+0x3e>
    892a:	2a69      	cmp	r2, #105	; 0x69
    892c:	d1f7      	bne.n	891e <_printf_i+0x2e>
    892e:	6821      	ldr	r1, [r4, #0]
    8930:	681a      	ldr	r2, [r3, #0]
    8932:	0608      	lsls	r0, r1, #24
    8934:	d523      	bpl.n	897e <_printf_i+0x8e>
    8936:	1d11      	adds	r1, r2, #4
    8938:	6019      	str	r1, [r3, #0]
    893a:	6815      	ldr	r5, [r2, #0]
    893c:	e025      	b.n	898a <_printf_i+0x9a>
    893e:	2a73      	cmp	r2, #115	; 0x73
    8940:	d100      	bne.n	8944 <_printf_i+0x54>
    8942:	e088      	b.n	8a56 <_printf_i+0x166>
    8944:	d808      	bhi.n	8958 <_printf_i+0x68>
    8946:	2a6f      	cmp	r2, #111	; 0x6f
    8948:	d029      	beq.n	899e <_printf_i+0xae>
    894a:	2a70      	cmp	r2, #112	; 0x70
    894c:	d1e7      	bne.n	891e <_printf_i+0x2e>
    894e:	2220      	movs	r2, #32
    8950:	6809      	ldr	r1, [r1, #0]
    8952:	430a      	orrs	r2, r1
    8954:	6022      	str	r2, [r4, #0]
    8956:	e003      	b.n	8960 <_printf_i+0x70>
    8958:	2a75      	cmp	r2, #117	; 0x75
    895a:	d020      	beq.n	899e <_printf_i+0xae>
    895c:	2a78      	cmp	r2, #120	; 0x78
    895e:	d1de      	bne.n	891e <_printf_i+0x2e>
    8960:	0022      	movs	r2, r4
    8962:	2178      	movs	r1, #120	; 0x78
    8964:	3245      	adds	r2, #69	; 0x45
    8966:	7011      	strb	r1, [r2, #0]
    8968:	4a6c      	ldr	r2, [pc, #432]	; (8b1c <_printf_i+0x22c>)
    896a:	e030      	b.n	89ce <_printf_i+0xde>
    896c:	000e      	movs	r6, r1
    896e:	681a      	ldr	r2, [r3, #0]
    8970:	3642      	adds	r6, #66	; 0x42
    8972:	1d11      	adds	r1, r2, #4
    8974:	6019      	str	r1, [r3, #0]
    8976:	6813      	ldr	r3, [r2, #0]
    8978:	7033      	strb	r3, [r6, #0]
    897a:	2301      	movs	r3, #1
    897c:	e079      	b.n	8a72 <_printf_i+0x182>
    897e:	0649      	lsls	r1, r1, #25
    8980:	d5d9      	bpl.n	8936 <_printf_i+0x46>
    8982:	1d11      	adds	r1, r2, #4
    8984:	6019      	str	r1, [r3, #0]
    8986:	2300      	movs	r3, #0
    8988:	5ed5      	ldrsh	r5, [r2, r3]
    898a:	2d00      	cmp	r5, #0
    898c:	da03      	bge.n	8996 <_printf_i+0xa6>
    898e:	232d      	movs	r3, #45	; 0x2d
    8990:	9a04      	ldr	r2, [sp, #16]
    8992:	426d      	negs	r5, r5
    8994:	7013      	strb	r3, [r2, #0]
    8996:	4b62      	ldr	r3, [pc, #392]	; (8b20 <_printf_i+0x230>)
    8998:	270a      	movs	r7, #10
    899a:	9303      	str	r3, [sp, #12]
    899c:	e02f      	b.n	89fe <_printf_i+0x10e>
    899e:	6820      	ldr	r0, [r4, #0]
    89a0:	6819      	ldr	r1, [r3, #0]
    89a2:	0605      	lsls	r5, r0, #24
    89a4:	d503      	bpl.n	89ae <_printf_i+0xbe>
    89a6:	1d08      	adds	r0, r1, #4
    89a8:	6018      	str	r0, [r3, #0]
    89aa:	680d      	ldr	r5, [r1, #0]
    89ac:	e005      	b.n	89ba <_printf_i+0xca>
    89ae:	0640      	lsls	r0, r0, #25
    89b0:	d5f9      	bpl.n	89a6 <_printf_i+0xb6>
    89b2:	680d      	ldr	r5, [r1, #0]
    89b4:	1d08      	adds	r0, r1, #4
    89b6:	6018      	str	r0, [r3, #0]
    89b8:	b2ad      	uxth	r5, r5
    89ba:	4b59      	ldr	r3, [pc, #356]	; (8b20 <_printf_i+0x230>)
    89bc:	2708      	movs	r7, #8
    89be:	9303      	str	r3, [sp, #12]
    89c0:	2a6f      	cmp	r2, #111	; 0x6f
    89c2:	d018      	beq.n	89f6 <_printf_i+0x106>
    89c4:	270a      	movs	r7, #10
    89c6:	e016      	b.n	89f6 <_printf_i+0x106>
    89c8:	3145      	adds	r1, #69	; 0x45
    89ca:	700a      	strb	r2, [r1, #0]
    89cc:	4a54      	ldr	r2, [pc, #336]	; (8b20 <_printf_i+0x230>)
    89ce:	9203      	str	r2, [sp, #12]
    89d0:	681a      	ldr	r2, [r3, #0]
    89d2:	6821      	ldr	r1, [r4, #0]
    89d4:	1d10      	adds	r0, r2, #4
    89d6:	6018      	str	r0, [r3, #0]
    89d8:	6815      	ldr	r5, [r2, #0]
    89da:	0608      	lsls	r0, r1, #24
    89dc:	d522      	bpl.n	8a24 <_printf_i+0x134>
    89de:	07cb      	lsls	r3, r1, #31
    89e0:	d502      	bpl.n	89e8 <_printf_i+0xf8>
    89e2:	2320      	movs	r3, #32
    89e4:	4319      	orrs	r1, r3
    89e6:	6021      	str	r1, [r4, #0]
    89e8:	2710      	movs	r7, #16
    89ea:	2d00      	cmp	r5, #0
    89ec:	d103      	bne.n	89f6 <_printf_i+0x106>
    89ee:	2320      	movs	r3, #32
    89f0:	6822      	ldr	r2, [r4, #0]
    89f2:	439a      	bics	r2, r3
    89f4:	6022      	str	r2, [r4, #0]
    89f6:	0023      	movs	r3, r4
    89f8:	2200      	movs	r2, #0
    89fa:	3343      	adds	r3, #67	; 0x43
    89fc:	701a      	strb	r2, [r3, #0]
    89fe:	6863      	ldr	r3, [r4, #4]
    8a00:	60a3      	str	r3, [r4, #8]
    8a02:	2b00      	cmp	r3, #0
    8a04:	db5c      	blt.n	8ac0 <_printf_i+0x1d0>
    8a06:	2204      	movs	r2, #4
    8a08:	6821      	ldr	r1, [r4, #0]
    8a0a:	4391      	bics	r1, r2
    8a0c:	6021      	str	r1, [r4, #0]
    8a0e:	2d00      	cmp	r5, #0
    8a10:	d158      	bne.n	8ac4 <_printf_i+0x1d4>
    8a12:	9e04      	ldr	r6, [sp, #16]
    8a14:	2b00      	cmp	r3, #0
    8a16:	d064      	beq.n	8ae2 <_printf_i+0x1f2>
    8a18:	0026      	movs	r6, r4
    8a1a:	9b03      	ldr	r3, [sp, #12]
    8a1c:	3642      	adds	r6, #66	; 0x42
    8a1e:	781b      	ldrb	r3, [r3, #0]
    8a20:	7033      	strb	r3, [r6, #0]
    8a22:	e05e      	b.n	8ae2 <_printf_i+0x1f2>
    8a24:	0648      	lsls	r0, r1, #25
    8a26:	d5da      	bpl.n	89de <_printf_i+0xee>
    8a28:	b2ad      	uxth	r5, r5
    8a2a:	e7d8      	b.n	89de <_printf_i+0xee>
    8a2c:	6809      	ldr	r1, [r1, #0]
    8a2e:	681a      	ldr	r2, [r3, #0]
    8a30:	0608      	lsls	r0, r1, #24
    8a32:	d505      	bpl.n	8a40 <_printf_i+0x150>
    8a34:	1d11      	adds	r1, r2, #4
    8a36:	6019      	str	r1, [r3, #0]
    8a38:	6813      	ldr	r3, [r2, #0]
    8a3a:	6962      	ldr	r2, [r4, #20]
    8a3c:	601a      	str	r2, [r3, #0]
    8a3e:	e006      	b.n	8a4e <_printf_i+0x15e>
    8a40:	0649      	lsls	r1, r1, #25
    8a42:	d5f7      	bpl.n	8a34 <_printf_i+0x144>
    8a44:	1d11      	adds	r1, r2, #4
    8a46:	6019      	str	r1, [r3, #0]
    8a48:	6813      	ldr	r3, [r2, #0]
    8a4a:	8aa2      	ldrh	r2, [r4, #20]
    8a4c:	801a      	strh	r2, [r3, #0]
    8a4e:	2300      	movs	r3, #0
    8a50:	9e04      	ldr	r6, [sp, #16]
    8a52:	6123      	str	r3, [r4, #16]
    8a54:	e054      	b.n	8b00 <_printf_i+0x210>
    8a56:	681a      	ldr	r2, [r3, #0]
    8a58:	1d11      	adds	r1, r2, #4
    8a5a:	6019      	str	r1, [r3, #0]
    8a5c:	6816      	ldr	r6, [r2, #0]
    8a5e:	2100      	movs	r1, #0
    8a60:	6862      	ldr	r2, [r4, #4]
    8a62:	0030      	movs	r0, r6
    8a64:	f000 f950 	bl	8d08 <memchr>
    8a68:	2800      	cmp	r0, #0
    8a6a:	d001      	beq.n	8a70 <_printf_i+0x180>
    8a6c:	1b80      	subs	r0, r0, r6
    8a6e:	6060      	str	r0, [r4, #4]
    8a70:	6863      	ldr	r3, [r4, #4]
    8a72:	6123      	str	r3, [r4, #16]
    8a74:	2300      	movs	r3, #0
    8a76:	9a04      	ldr	r2, [sp, #16]
    8a78:	7013      	strb	r3, [r2, #0]
    8a7a:	e041      	b.n	8b00 <_printf_i+0x210>
    8a7c:	6923      	ldr	r3, [r4, #16]
    8a7e:	0032      	movs	r2, r6
    8a80:	9906      	ldr	r1, [sp, #24]
    8a82:	9805      	ldr	r0, [sp, #20]
    8a84:	9d07      	ldr	r5, [sp, #28]
    8a86:	47a8      	blx	r5
    8a88:	1c43      	adds	r3, r0, #1
    8a8a:	d043      	beq.n	8b14 <_printf_i+0x224>
    8a8c:	6823      	ldr	r3, [r4, #0]
    8a8e:	2500      	movs	r5, #0
    8a90:	079b      	lsls	r3, r3, #30
    8a92:	d40f      	bmi.n	8ab4 <_printf_i+0x1c4>
    8a94:	9b09      	ldr	r3, [sp, #36]	; 0x24
    8a96:	68e0      	ldr	r0, [r4, #12]
    8a98:	4298      	cmp	r0, r3
    8a9a:	da3d      	bge.n	8b18 <_printf_i+0x228>
    8a9c:	0018      	movs	r0, r3
    8a9e:	e03b      	b.n	8b18 <_printf_i+0x228>
    8aa0:	0022      	movs	r2, r4
    8aa2:	2301      	movs	r3, #1
    8aa4:	3219      	adds	r2, #25
    8aa6:	9906      	ldr	r1, [sp, #24]
    8aa8:	9805      	ldr	r0, [sp, #20]
    8aaa:	9e07      	ldr	r6, [sp, #28]
    8aac:	47b0      	blx	r6
    8aae:	1c43      	adds	r3, r0, #1
    8ab0:	d030      	beq.n	8b14 <_printf_i+0x224>
    8ab2:	3501      	adds	r5, #1
    8ab4:	68e3      	ldr	r3, [r4, #12]
    8ab6:	9a09      	ldr	r2, [sp, #36]	; 0x24
    8ab8:	1a9b      	subs	r3, r3, r2
    8aba:	429d      	cmp	r5, r3
    8abc:	dbf0      	blt.n	8aa0 <_printf_i+0x1b0>
    8abe:	e7e9      	b.n	8a94 <_printf_i+0x1a4>
    8ac0:	2d00      	cmp	r5, #0
    8ac2:	d0a9      	beq.n	8a18 <_printf_i+0x128>
    8ac4:	9e04      	ldr	r6, [sp, #16]
    8ac6:	0028      	movs	r0, r5
    8ac8:	0039      	movs	r1, r7
    8aca:	f7fe fedf 	bl	788c <__aeabi_uidivmod>
    8ace:	9b03      	ldr	r3, [sp, #12]
    8ad0:	3e01      	subs	r6, #1
    8ad2:	5c5b      	ldrb	r3, [r3, r1]
    8ad4:	0028      	movs	r0, r5
    8ad6:	7033      	strb	r3, [r6, #0]
    8ad8:	0039      	movs	r1, r7
    8ada:	f7fe fe51 	bl	7780 <__udivsi3>
    8ade:	1e05      	subs	r5, r0, #0
    8ae0:	d1f1      	bne.n	8ac6 <_printf_i+0x1d6>
    8ae2:	2f08      	cmp	r7, #8
    8ae4:	d109      	bne.n	8afa <_printf_i+0x20a>
    8ae6:	6823      	ldr	r3, [r4, #0]
    8ae8:	07db      	lsls	r3, r3, #31
    8aea:	d506      	bpl.n	8afa <_printf_i+0x20a>
    8aec:	6863      	ldr	r3, [r4, #4]
    8aee:	6922      	ldr	r2, [r4, #16]
    8af0:	4293      	cmp	r3, r2
    8af2:	dc02      	bgt.n	8afa <_printf_i+0x20a>
    8af4:	2330      	movs	r3, #48	; 0x30
    8af6:	3e01      	subs	r6, #1
    8af8:	7033      	strb	r3, [r6, #0]
    8afa:	9b04      	ldr	r3, [sp, #16]
    8afc:	1b9b      	subs	r3, r3, r6
    8afe:	6123      	str	r3, [r4, #16]
    8b00:	9b07      	ldr	r3, [sp, #28]
    8b02:	aa09      	add	r2, sp, #36	; 0x24
    8b04:	9300      	str	r3, [sp, #0]
    8b06:	0021      	movs	r1, r4
    8b08:	9b06      	ldr	r3, [sp, #24]
    8b0a:	9805      	ldr	r0, [sp, #20]
    8b0c:	f7ff fe82 	bl	8814 <_printf_common>
    8b10:	1c43      	adds	r3, r0, #1
    8b12:	d1b3      	bne.n	8a7c <_printf_i+0x18c>
    8b14:	2001      	movs	r0, #1
    8b16:	4240      	negs	r0, r0
    8b18:	b00b      	add	sp, #44	; 0x2c
    8b1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8b1c:	00009dea 	.word	0x00009dea
    8b20:	00009dd9 	.word	0x00009dd9

00008b24 <_putc_r>:
    8b24:	b570      	push	{r4, r5, r6, lr}
    8b26:	0006      	movs	r6, r0
    8b28:	000d      	movs	r5, r1
    8b2a:	0014      	movs	r4, r2
    8b2c:	2800      	cmp	r0, #0
    8b2e:	d004      	beq.n	8b3a <_putc_r+0x16>
    8b30:	6983      	ldr	r3, [r0, #24]
    8b32:	2b00      	cmp	r3, #0
    8b34:	d101      	bne.n	8b3a <_putc_r+0x16>
    8b36:	f7ff fb75 	bl	8224 <__sinit>
    8b3a:	4b12      	ldr	r3, [pc, #72]	; (8b84 <_putc_r+0x60>)
    8b3c:	429c      	cmp	r4, r3
    8b3e:	d111      	bne.n	8b64 <_putc_r+0x40>
    8b40:	6874      	ldr	r4, [r6, #4]
    8b42:	68a3      	ldr	r3, [r4, #8]
    8b44:	3b01      	subs	r3, #1
    8b46:	60a3      	str	r3, [r4, #8]
    8b48:	2b00      	cmp	r3, #0
    8b4a:	da05      	bge.n	8b58 <_putc_r+0x34>
    8b4c:	69a2      	ldr	r2, [r4, #24]
    8b4e:	4293      	cmp	r3, r2
    8b50:	db12      	blt.n	8b78 <_putc_r+0x54>
    8b52:	b2eb      	uxtb	r3, r5
    8b54:	2b0a      	cmp	r3, #10
    8b56:	d00f      	beq.n	8b78 <_putc_r+0x54>
    8b58:	6823      	ldr	r3, [r4, #0]
    8b5a:	b2e8      	uxtb	r0, r5
    8b5c:	1c5a      	adds	r2, r3, #1
    8b5e:	6022      	str	r2, [r4, #0]
    8b60:	701d      	strb	r5, [r3, #0]
    8b62:	bd70      	pop	{r4, r5, r6, pc}
    8b64:	4b08      	ldr	r3, [pc, #32]	; (8b88 <_putc_r+0x64>)
    8b66:	429c      	cmp	r4, r3
    8b68:	d101      	bne.n	8b6e <_putc_r+0x4a>
    8b6a:	68b4      	ldr	r4, [r6, #8]
    8b6c:	e7e9      	b.n	8b42 <_putc_r+0x1e>
    8b6e:	4b07      	ldr	r3, [pc, #28]	; (8b8c <_putc_r+0x68>)
    8b70:	429c      	cmp	r4, r3
    8b72:	d1e6      	bne.n	8b42 <_putc_r+0x1e>
    8b74:	68f4      	ldr	r4, [r6, #12]
    8b76:	e7e4      	b.n	8b42 <_putc_r+0x1e>
    8b78:	0022      	movs	r2, r4
    8b7a:	0029      	movs	r1, r5
    8b7c:	0030      	movs	r0, r6
    8b7e:	f7ff f98d 	bl	7e9c <__swbuf_r>
    8b82:	e7ee      	b.n	8b62 <_putc_r+0x3e>
    8b84:	00009d88 	.word	0x00009d88
    8b88:	00009da8 	.word	0x00009da8
    8b8c:	00009d68 	.word	0x00009d68

00008b90 <_sbrk_r>:
    8b90:	2300      	movs	r3, #0
    8b92:	b570      	push	{r4, r5, r6, lr}
    8b94:	4c06      	ldr	r4, [pc, #24]	; (8bb0 <_sbrk_r+0x20>)
    8b96:	0005      	movs	r5, r0
    8b98:	0008      	movs	r0, r1
    8b9a:	6023      	str	r3, [r4, #0]
    8b9c:	f7fc fd1e 	bl	55dc <_sbrk>
    8ba0:	1c43      	adds	r3, r0, #1
    8ba2:	d103      	bne.n	8bac <_sbrk_r+0x1c>
    8ba4:	6823      	ldr	r3, [r4, #0]
    8ba6:	2b00      	cmp	r3, #0
    8ba8:	d000      	beq.n	8bac <_sbrk_r+0x1c>
    8baa:	602b      	str	r3, [r5, #0]
    8bac:	bd70      	pop	{r4, r5, r6, pc}
    8bae:	46c0      	nop			; (mov r8, r8)
    8bb0:	20001184 	.word	0x20001184

00008bb4 <__sread>:
    8bb4:	b570      	push	{r4, r5, r6, lr}
    8bb6:	000c      	movs	r4, r1
    8bb8:	250e      	movs	r5, #14
    8bba:	5f49      	ldrsh	r1, [r1, r5]
    8bbc:	f000 f8b2 	bl	8d24 <_read_r>
    8bc0:	2800      	cmp	r0, #0
    8bc2:	db03      	blt.n	8bcc <__sread+0x18>
    8bc4:	6d63      	ldr	r3, [r4, #84]	; 0x54
    8bc6:	181b      	adds	r3, r3, r0
    8bc8:	6563      	str	r3, [r4, #84]	; 0x54
    8bca:	bd70      	pop	{r4, r5, r6, pc}
    8bcc:	89a3      	ldrh	r3, [r4, #12]
    8bce:	4a02      	ldr	r2, [pc, #8]	; (8bd8 <__sread+0x24>)
    8bd0:	4013      	ands	r3, r2
    8bd2:	81a3      	strh	r3, [r4, #12]
    8bd4:	e7f9      	b.n	8bca <__sread+0x16>
    8bd6:	46c0      	nop			; (mov r8, r8)
    8bd8:	ffffefff 	.word	0xffffefff

00008bdc <__swrite>:
    8bdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8bde:	001f      	movs	r7, r3
    8be0:	898b      	ldrh	r3, [r1, #12]
    8be2:	0005      	movs	r5, r0
    8be4:	000c      	movs	r4, r1
    8be6:	0016      	movs	r6, r2
    8be8:	05db      	lsls	r3, r3, #23
    8bea:	d505      	bpl.n	8bf8 <__swrite+0x1c>
    8bec:	230e      	movs	r3, #14
    8bee:	5ec9      	ldrsh	r1, [r1, r3]
    8bf0:	2200      	movs	r2, #0
    8bf2:	2302      	movs	r3, #2
    8bf4:	f000 f874 	bl	8ce0 <_lseek_r>
    8bf8:	89a3      	ldrh	r3, [r4, #12]
    8bfa:	4a05      	ldr	r2, [pc, #20]	; (8c10 <__swrite+0x34>)
    8bfc:	0028      	movs	r0, r5
    8bfe:	4013      	ands	r3, r2
    8c00:	81a3      	strh	r3, [r4, #12]
    8c02:	0032      	movs	r2, r6
    8c04:	230e      	movs	r3, #14
    8c06:	5ee1      	ldrsh	r1, [r4, r3]
    8c08:	003b      	movs	r3, r7
    8c0a:	f000 f81f 	bl	8c4c <_write_r>
    8c0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8c10:	ffffefff 	.word	0xffffefff

00008c14 <__sseek>:
    8c14:	b570      	push	{r4, r5, r6, lr}
    8c16:	000c      	movs	r4, r1
    8c18:	250e      	movs	r5, #14
    8c1a:	5f49      	ldrsh	r1, [r1, r5]
    8c1c:	f000 f860 	bl	8ce0 <_lseek_r>
    8c20:	89a3      	ldrh	r3, [r4, #12]
    8c22:	1c42      	adds	r2, r0, #1
    8c24:	d103      	bne.n	8c2e <__sseek+0x1a>
    8c26:	4a05      	ldr	r2, [pc, #20]	; (8c3c <__sseek+0x28>)
    8c28:	4013      	ands	r3, r2
    8c2a:	81a3      	strh	r3, [r4, #12]
    8c2c:	bd70      	pop	{r4, r5, r6, pc}
    8c2e:	2280      	movs	r2, #128	; 0x80
    8c30:	0152      	lsls	r2, r2, #5
    8c32:	4313      	orrs	r3, r2
    8c34:	81a3      	strh	r3, [r4, #12]
    8c36:	6560      	str	r0, [r4, #84]	; 0x54
    8c38:	e7f8      	b.n	8c2c <__sseek+0x18>
    8c3a:	46c0      	nop			; (mov r8, r8)
    8c3c:	ffffefff 	.word	0xffffefff

00008c40 <__sclose>:
    8c40:	b510      	push	{r4, lr}
    8c42:	230e      	movs	r3, #14
    8c44:	5ec9      	ldrsh	r1, [r1, r3]
    8c46:	f000 f815 	bl	8c74 <_close_r>
    8c4a:	bd10      	pop	{r4, pc}

00008c4c <_write_r>:
    8c4c:	b570      	push	{r4, r5, r6, lr}
    8c4e:	0005      	movs	r5, r0
    8c50:	0008      	movs	r0, r1
    8c52:	0011      	movs	r1, r2
    8c54:	2200      	movs	r2, #0
    8c56:	4c06      	ldr	r4, [pc, #24]	; (8c70 <_write_r+0x24>)
    8c58:	6022      	str	r2, [r4, #0]
    8c5a:	001a      	movs	r2, r3
    8c5c:	f7fa fefc 	bl	3a58 <_write>
    8c60:	1c43      	adds	r3, r0, #1
    8c62:	d103      	bne.n	8c6c <_write_r+0x20>
    8c64:	6823      	ldr	r3, [r4, #0]
    8c66:	2b00      	cmp	r3, #0
    8c68:	d000      	beq.n	8c6c <_write_r+0x20>
    8c6a:	602b      	str	r3, [r5, #0]
    8c6c:	bd70      	pop	{r4, r5, r6, pc}
    8c6e:	46c0      	nop			; (mov r8, r8)
    8c70:	20001184 	.word	0x20001184

00008c74 <_close_r>:
    8c74:	2300      	movs	r3, #0
    8c76:	b570      	push	{r4, r5, r6, lr}
    8c78:	4c06      	ldr	r4, [pc, #24]	; (8c94 <_close_r+0x20>)
    8c7a:	0005      	movs	r5, r0
    8c7c:	0008      	movs	r0, r1
    8c7e:	6023      	str	r3, [r4, #0]
    8c80:	f7fc fcbe 	bl	5600 <_close>
    8c84:	1c43      	adds	r3, r0, #1
    8c86:	d103      	bne.n	8c90 <_close_r+0x1c>
    8c88:	6823      	ldr	r3, [r4, #0]
    8c8a:	2b00      	cmp	r3, #0
    8c8c:	d000      	beq.n	8c90 <_close_r+0x1c>
    8c8e:	602b      	str	r3, [r5, #0]
    8c90:	bd70      	pop	{r4, r5, r6, pc}
    8c92:	46c0      	nop			; (mov r8, r8)
    8c94:	20001184 	.word	0x20001184

00008c98 <_fstat_r>:
    8c98:	2300      	movs	r3, #0
    8c9a:	b570      	push	{r4, r5, r6, lr}
    8c9c:	4c06      	ldr	r4, [pc, #24]	; (8cb8 <_fstat_r+0x20>)
    8c9e:	0005      	movs	r5, r0
    8ca0:	0008      	movs	r0, r1
    8ca2:	0011      	movs	r1, r2
    8ca4:	6023      	str	r3, [r4, #0]
    8ca6:	f7fc fcae 	bl	5606 <_fstat>
    8caa:	1c43      	adds	r3, r0, #1
    8cac:	d103      	bne.n	8cb6 <_fstat_r+0x1e>
    8cae:	6823      	ldr	r3, [r4, #0]
    8cb0:	2b00      	cmp	r3, #0
    8cb2:	d000      	beq.n	8cb6 <_fstat_r+0x1e>
    8cb4:	602b      	str	r3, [r5, #0]
    8cb6:	bd70      	pop	{r4, r5, r6, pc}
    8cb8:	20001184 	.word	0x20001184

00008cbc <_isatty_r>:
    8cbc:	2300      	movs	r3, #0
    8cbe:	b570      	push	{r4, r5, r6, lr}
    8cc0:	4c06      	ldr	r4, [pc, #24]	; (8cdc <_isatty_r+0x20>)
    8cc2:	0005      	movs	r5, r0
    8cc4:	0008      	movs	r0, r1
    8cc6:	6023      	str	r3, [r4, #0]
    8cc8:	f7fc fca2 	bl	5610 <_isatty>
    8ccc:	1c43      	adds	r3, r0, #1
    8cce:	d103      	bne.n	8cd8 <_isatty_r+0x1c>
    8cd0:	6823      	ldr	r3, [r4, #0]
    8cd2:	2b00      	cmp	r3, #0
    8cd4:	d000      	beq.n	8cd8 <_isatty_r+0x1c>
    8cd6:	602b      	str	r3, [r5, #0]
    8cd8:	bd70      	pop	{r4, r5, r6, pc}
    8cda:	46c0      	nop			; (mov r8, r8)
    8cdc:	20001184 	.word	0x20001184

00008ce0 <_lseek_r>:
    8ce0:	b570      	push	{r4, r5, r6, lr}
    8ce2:	0005      	movs	r5, r0
    8ce4:	0008      	movs	r0, r1
    8ce6:	0011      	movs	r1, r2
    8ce8:	2200      	movs	r2, #0
    8cea:	4c06      	ldr	r4, [pc, #24]	; (8d04 <_lseek_r+0x24>)
    8cec:	6022      	str	r2, [r4, #0]
    8cee:	001a      	movs	r2, r3
    8cf0:	f7fc fc90 	bl	5614 <_lseek>
    8cf4:	1c43      	adds	r3, r0, #1
    8cf6:	d103      	bne.n	8d00 <_lseek_r+0x20>
    8cf8:	6823      	ldr	r3, [r4, #0]
    8cfa:	2b00      	cmp	r3, #0
    8cfc:	d000      	beq.n	8d00 <_lseek_r+0x20>
    8cfe:	602b      	str	r3, [r5, #0]
    8d00:	bd70      	pop	{r4, r5, r6, pc}
    8d02:	46c0      	nop			; (mov r8, r8)
    8d04:	20001184 	.word	0x20001184

00008d08 <memchr>:
    8d08:	b2c9      	uxtb	r1, r1
    8d0a:	1882      	adds	r2, r0, r2
    8d0c:	4290      	cmp	r0, r2
    8d0e:	d101      	bne.n	8d14 <memchr+0xc>
    8d10:	2000      	movs	r0, #0
    8d12:	4770      	bx	lr
    8d14:	7803      	ldrb	r3, [r0, #0]
    8d16:	428b      	cmp	r3, r1
    8d18:	d0fb      	beq.n	8d12 <memchr+0xa>
    8d1a:	3001      	adds	r0, #1
    8d1c:	e7f6      	b.n	8d0c <memchr+0x4>

00008d1e <__malloc_lock>:
    8d1e:	4770      	bx	lr

00008d20 <__malloc_unlock>:
    8d20:	4770      	bx	lr
	...

00008d24 <_read_r>:
    8d24:	b570      	push	{r4, r5, r6, lr}
    8d26:	0005      	movs	r5, r0
    8d28:	0008      	movs	r0, r1
    8d2a:	0011      	movs	r1, r2
    8d2c:	2200      	movs	r2, #0
    8d2e:	4c06      	ldr	r4, [pc, #24]	; (8d48 <_read_r+0x24>)
    8d30:	6022      	str	r2, [r4, #0]
    8d32:	001a      	movs	r2, r3
    8d34:	f7fa fe6e 	bl	3a14 <_read>
    8d38:	1c43      	adds	r3, r0, #1
    8d3a:	d103      	bne.n	8d44 <_read_r+0x20>
    8d3c:	6823      	ldr	r3, [r4, #0]
    8d3e:	2b00      	cmp	r3, #0
    8d40:	d000      	beq.n	8d44 <_read_r+0x20>
    8d42:	602b      	str	r3, [r5, #0]
    8d44:	bd70      	pop	{r4, r5, r6, pc}
    8d46:	46c0      	nop			; (mov r8, r8)
    8d48:	20001184 	.word	0x20001184

00008d4c <__FUNCTION__.13587>:
    8d4c:	625f6d6e 695f7375 6c74636f 00000000     nm_bus_ioctl....
    8d5c:	50504128 52452829 255b2952 255b5d73     (APP)(ERR)[%s][%
    8d6c:	00005d64 61766e69 6564696c 636f6920     d]..invalide ioc
    8d7c:	6320746c 0000646d 00000d84 00000d54     lt cmd......T...
    8d8c:	00000d4c 00000d64 00000d5c 00000d7c     L...d...\...|...
    8d9c:	00000d6c 00000d74                       l...t...

00008da4 <__FUNCTION__.12256>:
    8da4:	5f666968 646e6573 00000000              hif_send....

00008db0 <__FUNCTION__.12266>:
    8db0:	5f666968 00727369                       hif_isr.

00008db8 <__FUNCTION__.12272>:
    8db8:	5f666968 646e6168 695f656c 00007273     hif_handle_isr..

00008dc8 <__FUNCTION__.12284>:
    8dc8:	5f666968 65636572 00657669              hif_receive.

00008dd4 <__FUNCTION__.12300>:
    8dd4:	5f666968 69676572 72657473 0062635f     hif_register_cb.
    8de4:	66696828 49572029 485f4946 5f54534f     (hif) WIFI_HOST_
    8df4:	5f564352 4c525443 6220315f 66207375     RCV_CTRL_1 bus f
    8e04:	006c6961 66696828 64612029 73657264     ail.(hif) addres
    8e14:	75622073 61662073 00006c69 66696828     s bus fail..(hif
    8e24:	6f432029 70757272 20646574 6b636170     ) Corrupted pack
    8e34:	53207465 20657a69 7525203d 204c3c20     et Size = %u <L 
    8e44:	7525203d 2047202c 7525203d 504f202c     = %u, G = %u, OP
    8e54:	25203d20 3e583230 0000000a 49464957      = %02X>....WIFI
    8e64:	6c616320 6361626c 7369206b 746f6e20      callback is not
    8e74:	67657220 65747369 00646572 6b6f6353      registered.Scok
    8e84:	63207465 626c6c61 206b6361 6e207369     et callback is n
    8e94:	7220746f 73696765 65726574 00000064     ot registered...
    8ea4:	2061744f 6c6c6163 6b636162 20736920     Ota callback is 
    8eb4:	20746f6e 69676572 72657473 00006465     not registered..
    8ec4:	70797243 63206f74 626c6c61 206b6361     Crypto callback 
    8ed4:	6e207369 7220746f 73696765 65726574     is not registere
    8ee4:	00000064 6d676953 61632061 61626c6c     d...Sigma callba
    8ef4:	69206b63 6f6e2073 65722074 74736967     ck is not regist
    8f04:	64657265 00000000 66696828 6e692029     ered....(hif) in
    8f14:	696c6176 72672064 2070756f 00004449     valid group ID..
    8f24:	66696828 6f682029 61207473 64207070     (hif) host app d
    8f34:	276e6469 65732074 58522074 6e6f4420     idn't set RX Don
    8f44:	253c2065 253c3e75 000a3e58 66696828     e <%u><%X>..(hif
    8f54:	72572029 20676e6f 657a6953 00000000     ) Wrong Size....
    8f64:	66696828 61462029 2065736c 65746e69     (hif) False inte
    8f74:	70757272 6c252074 00000078 66696828     rrupt %lx...(hif
    8f84:	61462029 74206c69 6552206f 69206461     ) Fail to Read i
    8f94:	7265746e 74707572 67657220 00000000     nterrupt reg....
    8fa4:	46494828 61462029 74206c69 6168206f     (HIF) Fail to ha
    8fb4:	656c646e 746e6920 75727265 25207470     ndle interrupt %
    8fc4:	72742064 67412079 2e6e6961 00000a2e     d try Again.....
    8fd4:	66696820 6365725f 65766965 6e49203a      hif_receive: In
    8fe4:	696c6176 72612064 656d7567 0000746e     valid argument..
    8ff4:	20505041 75716552 65747365 69532064     APP Requested Si
    9004:	6920657a 616c2073 72656772 61687420     ze is larger tha
    9014:	6874206e 65722065 65766963 75622064     n the recived bu
    9024:	72656666 7a697320 253c2065 253c3e75     ffer size <%u><%
    9034:	0a3e756c 00000000 20505041 75716552     lu>.....APP Requ
    9044:	65747365 64412064 73657264 65622073     ested Address be
    9054:	646e6f79 65687420 63657220 64657669     yond the recived
    9064:	66756220 20726566 72646461 20737365      buffer address 
    9074:	20646e61 676e656c 00006874 20705247     and length..GRp 
    9084:	6425203f 0000000a 50504128 4e492829     ? %d....(APP)(IN
    9094:	00294f46 776f6c53 20676e69 6e776f64     FO).Slowing down
    90a4:	002e2e2e 46494828 69614629 6f74206c     ....(HIF)Fail to
    90b4:	6b617720 74207075 63206568 00706968      wakup the chip.

000090c4 <__FUNCTION__.12235>:
    90c4:	5f6d326d 69666977 0062635f              m2m_wifi_cb.

000090d0 <__FUNCTION__.12264>:
    90d0:	5f6d326d 69666977 696e695f 00000074     m2m_wifi_init...

000090e0 <__FUNCTION__.12292>:
    90e0:	5f6d326d 69666977 6e6f635f 7463656e     m2m_wifi_connect
    90f0:	0063735f 666e6f43 7463696c 49206465     _sc.Conflicted I
    9100:	20222050 252e7525 75252e75 2075252e     P " %u.%u.%u.%u 
    9110:	000a2022 20514552 20746f4e 69666564     " ..REQ Not defi
    9120:	2064656e 000a6425 2079654b 6e207369     ned %d..Key is n
    9130:	7620746f 64696c61 00000000 61766e49     ot valid....Inva
    9140:	2064696c 0079654b 44495353 4e454c20     lid Key.SSID LEN
    9150:	564e4920 44494c41 00000000 49204843      INVALID....CH I
    9160:	4c41564e 00004449 61766e49 2064696c     NVALID..Invalid 
    9170:	20706557 2079656b 65646e69 64252078     Wep key index %d
    9180:	0000000a 61766e49 2064696c 20706557     ....Invalid Wep 
    9190:	2079656b 676e656c 25206874 00000a64     key length %d...
    91a0:	6f636e49 63657272 53502074 656b204b     Incorrect PSK ke
    91b0:	656c2079 6874676e 00000000 65646e75     y length....unde
    91c0:	656e6966 65732064 79742063 00006570     fined sec type..
    91d0:	6d726946 65726177 72657620 3a202020     Firmware ver   :
    91e0:	2e752520 252e7525 76532075 7665726e      %u.%u.%u Svnrev
    91f0:	0a752520 00000000 6d726946 65726177      %u.....Firmware
    9200:	69754220 2520646c 69542073 2520656d      Build %s Time %
    9210:	00000a73 6d726946 65726177 6e694d20     s...Firmware Min
    9220:	69726420 20726576 20726576 7525203a      driver ver : %u
    9230:	2e75252e 000a7525 76697244 76207265     .%u.%u..Driver v
    9240:	203a7265 252e7525 75252e75 0000000a     er: %u.%u.%u....
    9250:	353a3132 35343a36 00000000 20727041     21:56:45....Apr 
    9260:	32203332 00393130 76697244 62207265     23 2019.Driver b
    9270:	746c6975 20746120 25097325 00000a73     uilt at %s.%s...
    9280:	6d73694d 68637461 72694620 7277616d     Mismatch Firmawr
    9290:	65562065 6f697372 0000006e              e Version...

0000929c <__FUNCTION__.12098>:
    929c:	70696863 6b61775f 00000065              chip_wake...

000092a8 <__FUNCTION__.12147>:
    92a8:	70696863 6965645f 0074696e 6c696166     chip_deinit.fail
    92b8:	74206465 6564206f 696e692d 6c616974     ed to de-initial
    92c8:	00657a69 20737542 6f727265 35282072     ize.Bus error (5
    92d8:	64252e29 786c2520 0000000a 6c696146     ).%d %lx....Fail
    92e8:	74206465 6177206f 2070756b 20656874     ed to wakup the 
    92f8:	70696863 00000000 76697244 65567265     chip....DriverVe
    9308:	666e4972 30203a6f 38302578 000a786c     rInfo: 0x%08lx..

00009318 <__FUNCTION__.12145>:
    9318:	645f6d6e 695f7672 0074696e              nm_drv_init.

00009324 <__FUNCTION__.12152>:
    9324:	645f6d6e 645f7672 696e6965 00000074     nm_drv_deinit...
    9334:	696d6e5b 6f747320 203a5d70 70696863     [nmi stop]: chip
    9344:	6965645f 2074696e 6c696166 00000000     _deinit fail....
    9354:	696d6e5b 6f747320 203a5d70 20495053     [nmi stop]: SPI 
    9364:	73616c66 69642068 6c626173 61662065     flash disable fa
    9374:	00006c69 696d6e5b 6f747320 203a5d70     il..[nmi stop]: 
    9384:	6c696166 696e6920 75622074 00000073     fail init bus...
    9394:	6c696166 74206465 6e65206f 656c6261     failed to enable
    93a4:	746e6920 75727265 2e737470 0000002e      interrupts.....
    93b4:	696d6e5b 61747320 3a5d7472 69616620     [nmi start]: fai
    93c4:	6e69206c 62207469 00007375 70696843     l init bus..Chip
    93d4:	20444920 0a786c25 00000000 00001d68      ID %lx.....h...
    93e4:	00001d68 00001d98 00001d1a 00001d3e     h...........>...
    93f4:	00001d4c 00001d7e 00001d7e 00001dc6     L...~...~.......
    9404:	00001cfe 00001e00 00001e00 00001e00     ................
    9414:	00001e00 00001d5a cac4c9c3              ....Z.......

00009420 <__FUNCTION__.11451>:
    9420:	5f697073 00646d63                       spi_cmd.

00009428 <__FUNCTION__.11458>:
    9428:	5f697073 61746164 7073725f 00000000     spi_data_rsp....

00009438 <__FUNCTION__.11467>:
    9438:	5f697073 5f646d63 00707372              spi_cmd_rsp.

00009444 <__FUNCTION__.11483>:
    9444:	5f697073 61746164 6165725f 00000064     spi_data_read...

00009454 <__FUNCTION__.11498>:
    9454:	5f697073 61746164 6972775f 00006574     spi_data_write..

00009464 <__FUNCTION__.11510>:
    9464:	5f697073 74697277 65725f65 00000067     spi_write_reg...

00009474 <__FUNCTION__.11521>:
    9474:	735f6d6e 775f6970 65746972 00000000     nm_spi_write....

00009484 <__FUNCTION__.11533>:
    9484:	5f697073 64616572 6765725f 00000000     spi_read_reg....

00009494 <__FUNCTION__.11546>:
    9494:	735f6d6e 725f6970 00646165              nm_spi_read.

000094a0 <__FUNCTION__.11567>:
    94a0:	735f6d6e 695f6970 0074696e              nm_spi_init.

000094ac <crc7_syndrome_table>:
    94ac:	1b120900 3f362d24 535a4148 777e656c     ....$-6?HAZSle~w
    94bc:	020b1019 262f343d 4a435851 6e677c75     ....=4/&QXCJu|gn
    94cc:	29203b32 0d041f16 6168737a 454c575e     2; )....zsha^WLE
    94dc:	3039222b 141d060f 78716a63 5c554e47     +"90....cjqxGNU\
    94ec:	7f766d64 5b524940 373e252c 131a0108     dmv.@IR[,%>7....
    94fc:	666f747d 424b5059 2e273c35 0a031811     }tofYPKB5<'.....
    950c:	4d445f56 69607b72 050c171e 2128333a     V_DMr{`i....:3(!
    951c:	545d464f 7079626b 1c150e07 38312a23     OF]Tkbyp....#*18
    952c:	5a534841 7e776c65 121b0009 363f242d     AHSZelw~....-$?6
    953c:	434a5158 676e757c 0b021910 2f263d34     XQJC|ung....4=&/
    954c:	68617a73 4c455e57 2029323b 040d161f     szahW^EL;2) ....
    955c:	7178636a 555c474e 39302b22 1d140f06     jcxqNG\U"+09....
    956c:	3e372c25 1a130801 767f646d 525b4049     %,7>....md.vI@[R
    957c:	272e353c 030a1118 6f667d74 4b425950     <5.'....t}foPYBK
    958c:	0c051e17 28213a33 444d565f 6069727b     ....3:!(_VMD{ri`
    959c:	151c070e 3138232a 5d544f46 79706b62     ....*#81FOT]bkpy
    95ac:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
    95bc:	6e692064 6e726574 72206c61 20646165     d internal read 
    95cc:	746f7270 6c6f636f 74697720 52432068     protocol with CR
    95dc:	6e6f2043 6572202c 69727974 7720676e     C on, retyring w
    95ec:	20687469 20435243 2e66666f 00002e2e     ith CRC off.....
    95fc:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
    960c:	6e692064 6e726574 72206c61 20646165     d internal read 
    961c:	746f7270 6c6f636f 002e2e2e 696d6e5b     protocol....[nmi
    962c:	69707320 46203a5d 656c6961 6e692064      spi]: Failed in
    963c:	6e726574 77206c61 65746972 6f727020     ternal write pro
    964c:	6f636f74 6572206c 2e2e2e67 00000000     tocol reg.......
    965c:	696d6e5b 69707320 46203a5d 206c6961     [nmi spi]: Fail 
    966c:	20646d63 64616572 69686320 64692070     cmd read chip id
    967c:	002e2e2e 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
    968c:	656c6961 6d632064 72202c64 20646165     ailed cmd, read 
    969c:	636f6c62 2528206b 29783830 0a2e2e2e     block (%08x)....
    96ac:	00000000 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
    96bc:	656c6961 6d632064 65722064 6e6f7073     ailed cmd respon
    96cc:	202c6573 64616572 6f6c6220 28206b63     se, read block (
    96dc:	78383025 2e2e2e29 0000000a 696d6e5b     %08x).......[nmi
    96ec:	69707320 46203a5d 656c6961 6c622064      spi]: Failed bl
    96fc:	206b636f 61746164 61657220 2e2e2e64     ock data read...
    970c:	00000000 65736552 6e612074 65722064     ....Reset and re
    971c:	20797274 25206425 2520786c 00000a64     try %d %lx %d...
    972c:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
    973c:	6d632064 77202c64 65746972 6f6c6220     d cmd, write blo
    974c:	28206b63 78383025 2e2e2e29 0000000a     ck (%08x).......
    975c:	696d6e5b 69707320 203a5d20 6c696146     [nmi spi ]: Fail
    976c:	63206465 7220646d 6f707365 2c65736e     ed cmd response,
    977c:	69727720 62206574 6b636f6c 30252820      write block (%0
    978c:	2e297838 000a2e2e 696d6e5b 69707320     8x).....[nmi spi
    979c:	46203a5d 656c6961 61642064 62206174     ]: Failed data b
    97ac:	6b636f6c 646d6320 69727720 202c6574     lock cmd write, 
    97bc:	20737562 6f727265 2e2e2e72 00000000     bus error.......
    97cc:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
    97dc:	61642064 62206174 6b636f6c 69727720     d data block wri
    97ec:	202c6574 20737562 6f727265 2e2e2e72     te, bus error...
    97fc:	00000000 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
    980c:	656c6961 61642064 62206174 6b636f6c     ailed data block
    981c:	63726320 69727720 202c6574 20737562      crc write, bus 
    982c:	6f727265 2e2e2e72 00000000 696d6e5b     error.......[nmi
    983c:	69707320 46203a5d 656c6961 75622064      spi]: Failed bu
    984c:	72652073 2e726f72 00002e2e 696d6e5b     s error.....[nmi
    985c:	69707320 46203a5d 656c6961 61642064      spi]: Failed da
    986c:	72206174 6f707365 2065736e 64616572     ta response read
    987c:	7825202c 20782520 000a7825 696d6e5b     , %x %x %x..[nmi
    988c:	69707320 46203a5d 656c6961 6c622064      spi]: Failed bl
    989c:	206b636f 61746164 69727720 2e2e6574     ock data write..
    98ac:	0000002e 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
    98bc:	656c6961 6d632064 72772064 2c657469     ailed cmd write,
    98cc:	73756220 72726520 2e2e726f 0000002e      bus error......
    98dc:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
    98ec:	6d632064 65722064 6e6f7073 72206573     d cmd response r
    98fc:	2c646165 73756220 72726520 2e2e726f     ead, bus error..
    990c:	0000002e 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
    991c:	656c6961 61642064 72206174 6f707365     ailed data respo
    992c:	2065736e 64616572 7562202c 72652073     nse read, bus er
    993c:	2e726f72 00002e2e 696d6e5b 69707320     ror.....[nmi spi
    994c:	46203a5d 656c6961 61642064 72206174     ]: Failed data r
    995c:	6f707365 2065736e 64616572 282e2e2e     esponse read...(
    996c:	78323025 00000a29 696d6e5b 69707320     %02x)...[nmi spi
    997c:	46203a5d 656c6961 61642064 62206174     ]: Failed data b
    998c:	6b636f6c 61657220 62202c64 65207375     lock read, bus e
    999c:	726f7272 002e2e2e 696d6e5b 69707320     rror....[nmi spi
    99ac:	46203a5d 656c6961 61642064 62206174     ]: Failed data b
    99bc:	6b636f6c 63726320 61657220 62202c64     lock crc read, b
    99cc:	65207375 726f7272 002e2e2e 696d6e5b     us error....[nmi
    99dc:	69707320 46203a5d 656c6961 6d632064      spi]: Failed cm
    99ec:	72202c64 20646165 20676572 38302528     d, read reg (%08
    99fc:	2e2e2978 00000a2e 696d6e5b 69707320     x)......[nmi spi
    9a0c:	46203a5d 656c6961 6d632064 65722064     ]: Failed cmd re
    9a1c:	6e6f7073 202c6573 64616572 67657220     sponse, read reg
    9a2c:	30252820 2e297838 000a2e2e 696d6e5b      (%08x).....[nmi
    9a3c:	69707320 46203a5d 656c6961 61642064      spi]: Failed da
    9a4c:	72206174 2e646165 00002e2e 65736552     ta read.....Rese
    9a5c:	6e612074 65722064 20797274 25206425     t and retry %d %
    9a6c:	000a786c 696d6e5b 69707320 46203a5d     lx..[nmi spi]: F
    9a7c:	656c6961 6d632064 77202c64 65746972     ailed cmd, write
    9a8c:	67657220 30252820 2e297838 000a2e2e      reg (%08x).....
    9a9c:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
    9aac:	6d632064 65722064 6e6f7073 202c6573     d cmd response, 
    9abc:	74697277 65722065 25282067 29783830     write reg (%08x)
    9acc:	0a2e2e2e 00000000 65736552 6e612074     ........Reset an
    9adc:	65722064 20797274 25206425 2520786c     d retry %d %lx %
    9aec:	000a786c 52524528 75432952 6e657272     lx..(ERRR)Curren
    9afc:	253c2074 000a3e64                       t <%d>..

00009b04 <_tcc_intflag>:
    9b04:	00000001 00000002 00000004 00000008     ................
    9b14:	00001000 00002000 00004000 00008000     ..... ...@......
    9b24:	00010000 00020000 00040000 00080000     ................
    9b34:	42000800 42000c00 42001000 42001400     ...B...B...B...B
    9b44:	42001800 42001c00 000049ce 000049ca     ...B...B.I...I..
    9b54:	000049ca 00004a2c 00004a2c 000049e2     .I..,J..,J...I..
    9b64:	000049d4 000049e8 00004a1a 00004bb0     .I...I...J...K..
    9b74:	00004b90 00004b90 00004c1c 00004ba2     .K...K...L...K..
    9b84:	00004bbe 00004b94 00004bcc 00004c0c     .K...K...K...L..
    9b94:	42002c00 42003000 42003400 00005d16     .,.B.0.B.4.B.]..
    9ba4:	00005d5c 00005cf0 00005d78 00005cf0     \]...\..x]...\..
    9bb4:	00005ce8 00005d2a 00005cf0 00005cf0     .\..*]...\...\..
    9bc4:	00005cf0 00005cf0 00005cf0 00005c9e     .\...\...\...\..
    9bd4:	00005cf0 00005cf0 00005cf0 00005cf0     .\...\...\...\..
    9be4:	00005cf0 00005cf0 00005db6 00005cf0     .\...\...]...\..
    9bf4:	00005cf0 00005dfa 00005d5c 00005cf0     .\...]..\]...\..
    9c04:	00005d78 00005cf0 00005ce8 00005d2a     x]...\...\..*]..
    9c14:	00005cf0 00005cf0 00005cf0 00005cf0     .\...\...\...\..
    9c24:	00005cf0 00005c9e 00005cf0 00005cf0     .\...\...\...\..
    9c34:	00005cf0 00005cf0 00005cf0 00005cf0     .\...\...\...\..
    9c44:	00005db6 00005cf0 00005cf0 00005dfa     .]...\...\...]..

00009c54 <tx_pwr_table>:
    9c54:	03030304 00010203 fcfdfeff eff4f8fa     ................
    9c64:	000067b4 000067a0 000067b0 000067a4     .g...g...g...g..
    9c74:	000067b0 000067a8 000067b0 000067ac     .g...g...g...g..

00009c84 <tc_interrupt_vectors.11908>:
    9c84:	00141312 00006fc0 00006eea 00006f14     .....o...n...o..
    9c94:	00006fc0 00006f40 00006f86 00006fd6     .o..@o...o...o..
    9ca4:	00006fc4 00007054 00007060 0000706c     .o..Tp..`p..lp..
    9cb4:	00007078 00007084 00007090 0000709c     xp...p...p...p..
    9cc4:	000070a8 0000747e 00007478 000074d2     .p..~t..xt...t..
    9cd4:	000074da 000074e2 000074ea 000074f2     .t...t...t...t..
    9ce4:	000074fa 00007502 0000750a 00007512     .t...u...u...u..
    9cf4:	0000751a 00007522 0000752a 00007532     .u.."u..*u..2u..
    9d04:	0000747e 0000753a 00007542 0000754a     ~t..:u..Bu..Ju..
    9d14:	00007552 0000755a 00007562 0000756a     Ru..Zu..bu..ju..
    9d24:	00007572 0000757a 00007582 0000758a     ru..zu...u...u..
    9d34:	00007592 0000759a 000075a2 00007325     .u...u...u..%s..

00009d44 <tc_interrupt_vectors.13045>:
    9d44:	00141312 34333231 38373635 00000000     ....12345678....
    9d54:	686e7573 325f7473 4847342e 0000007a     sunhst_2.4GHz...

00009d64 <_global_impure_ptr>:
    9d64:	200000f0                                ... 

00009d68 <__sf_fake_stderr>:
	...

00009d88 <__sf_fake_stdin>:
	...

00009da8 <__sf_fake_stdout>:
	...
    9dc8:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    9dd8:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    9de8:	31300046 35343332 39383736 64636261     F.0123456789abcd
    9df8:	00006665                                ef..

00009dfc <_init>:
    9dfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9dfe:	46c0      	nop			; (mov r8, r8)
    9e00:	bcf8      	pop	{r3, r4, r5, r6, r7}
    9e02:	bc08      	pop	{r3}
    9e04:	469e      	mov	lr, r3
    9e06:	4770      	bx	lr

00009e08 <__init_array_start>:
    9e08:	000000dd 	.word	0x000000dd

00009e0c <_fini>:
    9e0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9e0e:	46c0      	nop			; (mov r8, r8)
    9e10:	bcf8      	pop	{r3, r4, r5, r6, r7}
    9e12:	bc08      	pop	{r3}
    9e14:	469e      	mov	lr, r3
    9e16:	4770      	bx	lr

00009e18 <__fini_array_start>:
    9e18:	000000b5 	.word	0x000000b5
