
Warning-[LINX_KRNL] Unsupported Linux kernel
  Linux kernel '4.15.0-36-generic' is not supported.
  Supported versions are 2.4* or 2.6*.

                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Sat Oct 27 01:48:17 2018
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../verilog/tb_fpga.v'
Parsing included file '../../../RevC/SMM_M0DS/fpga_top/verilog/fpga_options_defs.v'.
Back to file '../verilog/tb_fpga.v'.
Parsing library directory file '../../../RevC/SMM_M0DS/fpga_top/verilog/fpga_top.v'
Parsing included file '../../../RevC/SMM_M0DS/fpga_top/verilog/fpga_options_defs.v'.
Back to file '../../../RevC/SMM_M0DS/fpga_top/verilog/fpga_top.v'.
Parsing library directory file '../verilog/GS8160Z36DT.v'

Lint-[IWU] Implicit wire is used
../verilog/GS8160Z36DT.v, 58
  No type is specified for wire 'tKQ'. Default wire type is being applied 
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
../verilog/GS8160Z36DT.v, 59
  No type is specified for wire 'tKQX'. Default wire type is being applied 
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.

Parsing included file '../verilog/core.v'.
Back to file '../verilog/GS8160Z36DT.v'.
Parsing library directory file '../verilog/IS66WVE409616BLL.v'
Parsing library directory file '../verilog/cmsdk_uart_capture_ard.v'
Parsing library directory file '../verilog/scc_tb.v'
Parsing library directory file '../verilog/tb_arduino_shield.v'
Parsing library directory file '../../../smm_common/verilog/spi2apb3/validation/dcc_spi_axi.v'
Parsing library directory file '../../../logical/models/memories/cmsdk_sram256x16.v'
Parsing library directory file '../../../RevC/SMM_M0DS/fpga_top/verilog/fpga_system.v'
Parsing included file '../../../RevC/SMM_M0DS/fpga_top/verilog/cmsdk_mcu_defs.v'.
Parsing included file '../../../RevC/SMM_M0DS/fpga_top/verilog/fpga_options_defs.v'.
Back to file '../../../RevC/SMM_M0DS/fpga_top/verilog/cmsdk_mcu_defs.v'.
Parsing included file '../../../logical/models/memories/cmsdk_ahb_memory_models_defs.v'.
Back to file '../../../RevC/SMM_M0DS/fpga_top/verilog/cmsdk_mcu_defs.v'.
Back to file '../../../RevC/SMM_M0DS/fpga_top/verilog/fpga_system.v'.
Parsing library directory file '../verilog/arduino_adaptor.v'
Parsing library directory file '../verilog/arduino_shield.v'
Parsing library directory file '../../../smm_common/verilog/fpga/fpga_100hz_gen.v'
Parsing library directory file '../../../smm_common/verilog/fpga/fpga_pll.v'
Parsing included file '../../../RevC/SMM_M0DS/fpga_top/verilog/fpga_options_defs.v'.
Back to file '../../../smm_common/verilog/fpga/fpga_pll.v'.
Parsing library directory file '../../../smm_common/verilog/fpga/fpga_rst_sync.v'
Parsing library directory file '../../../RevC/SMM_M0DS/fpga_top/verilog/user_partition.v'
Parsing included file '../../../RevC/SMM_M0DS/fpga_top/verilog/cmsdk_mcu_defs.v'.
Parsing included file '../../../RevC/SMM_M0DS/fpga_top/verilog/fpga_options_defs.v'.
Back to file '../../../RevC/SMM_M0DS/fpga_top/verilog/cmsdk_mcu_defs.v'.
Parsing included file '../../../logical/models/memories/cmsdk_ahb_memory_models_defs.v'.
Back to file '../../../RevC/SMM_M0DS/fpga_top/verilog/cmsdk_mcu_defs.v'.
Back to file '../../../RevC/SMM_M0DS/fpga_top/verilog/user_partition.v'.
Parsing library directory file '../verilog/I2C_SRAM.v'

Lint-[NS] Null statement
../verilog/I2C_SRAM.v, 823
  Null statement is used in following verilog source.
  


Lint-[NS] Null statement
../verilog/I2C_SRAM.v, 828
  Null statement is used in following verilog source.
  


Lint-[NS] Null statement
../verilog/I2C_SRAM.v, 833
  Null statement is used in following verilog source.
  


Lint-[NS] Null statement
../verilog/I2C_SRAM.v, 839
  Null statement is used in following verilog source.
  

Parsing library directory file '../verilog/SPI_EEPROM.v'

Lint-[NS] Null statement
../verilog/SPI_EEPROM.v, 314
  Null statement is used in following verilog source.
  


Lint-[NS] Null statement
../verilog/SPI_EEPROM.v, 361
  Null statement is used in following verilog source.
  

Parsing library directory file '../../../RevC/SMM_M0DS/fpga_top/verilog/cmsdk_mcu_system.v'
Parsing included file '../../../RevC/SMM_M0DS/fpga_top/verilog/cmsdk_mcu_defs.v'.
Parsing included file '../../../RevC/SMM_M0DS/fpga_top/verilog/fpga_options_defs.v'.
Back to file '../../../RevC/SMM_M0DS/fpga_top/verilog/cmsdk_mcu_defs.v'.
Parsing included file '../../../logical/models/memories/cmsdk_ahb_memory_models_defs.v'.
Back to file '../../../RevC/SMM_M0DS/fpga_top/verilog/cmsdk_mcu_defs.v'.
Back to file '../../../RevC/SMM_M0DS/fpga_top/verilog/cmsdk_mcu_system.v'.
Parsing library directory file '../../../smm_common/verilog/spi2apb3/verilog/SPI2APB3.v'
Parsing library directory file '../../../smm_common/verilog/fpga/ahb_blockram_32.v'
Parsing library directory file '../../../smm_common/verilog/fpga/ahb_zbtram_32.v'
Parsing library directory file '../../../smm_common/verilog/fpga/ahb_zbtram_64.v'
Parsing library directory file '../../../smm_common/verilog/fpga/fpga_apb_subsystem.v'
Parsing library directory file '../../../smm_common/verilog/fpga/fpga_sys_bus_mux.v'
Parsing library directory file '../../../smm_common/verilog/vga_edk/AHBVGA.v'
Parsing library directory file '../../../smm_common/verilog/cmsdk_ahb_to_extmem16_psram/verilog/cmsdk_ahb_to_extmem16_psram.v'
Parsing library directory file '../../../logical/cmsdk_apb_subsystem/verilog/cmsdk_irq_sync.v'
Parsing library directory file '../../../logical/cmsdk_ahb_slave_mux/verilog/cmsdk_ahb_slave_mux.v'
Parsing library directory file '../../../logical/cmsdk_ahb_default_slave/verilog/cmsdk_ahb_default_slave.v'
Parsing library directory file '../../../logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.v'
Parsing library directory file '../../../RevC/SMM_M0DS/fpga_top/verilog/cmsdk_ahb_cs_rom_table.v'
Parsing library directory file '../../../RevC/SMM_M0DS/fpga_top/verilog/cmsdk_mcu_addr_decode.v'
Parsing included file '../../../RevC/SMM_M0DS/fpga_top/verilog/cmsdk_mcu_defs.v'.
Parsing included file '../../../RevC/SMM_M0DS/fpga_top/verilog/fpga_options_defs.v'.
Back to file '../../../RevC/SMM_M0DS/fpga_top/verilog/cmsdk_mcu_defs.v'.
Parsing included file '../../../logical/models/memories/cmsdk_ahb_memory_models_defs.v'.
Back to file '../../../RevC/SMM_M0DS/fpga_top/verilog/cmsdk_mcu_defs.v'.
Back to file '../../../RevC/SMM_M0DS/fpga_top/verilog/cmsdk_mcu_addr_decode.v'.
Parsing library directory file '../../../RevC/SMM_M0DS/fpga_top/verilog/cmsdk_mcu_stclkctrl.v'
Parsing library directory file '../../../RevC/SMM_M0DS/fpga_top/verilog/cmsdk_mcu_sysctrl.v'
Parsing included file '../../../RevC/SMM_M0DS/fpga_top/verilog/cmsdk_mcu_defs.v'.
Parsing included file '../../../RevC/SMM_M0DS/fpga_top/verilog/fpga_options_defs.v'.
Back to file '../../../RevC/SMM_M0DS/fpga_top/verilog/cmsdk_mcu_defs.v'.
Parsing included file '../../../logical/models/memories/cmsdk_ahb_memory_models_defs.v'.
Back to file '../../../RevC/SMM_M0DS/fpga_top/verilog/cmsdk_mcu_defs.v'.
Back to file '../../../RevC/SMM_M0DS/fpga_top/verilog/cmsdk_mcu_sysctrl.v'.
Parsing library directory file '../../../smm_common/verilog/ds703_scc_r0p3/scc.v'
Parsing included file '../../../RevC/SMM_M0DS/fpga_top/verilog/fpga_options_defs.v'.
Back to file '../../../smm_common/verilog/ds703_scc_r0p3/scc.v'.

Lint-[NS] Null statement
../../../smm_common/verilog/ds703_scc_r0p3/scc.v, 322
  Null statement is used in following verilog source.
  


Lint-[NS] Null statement
../../../smm_common/verilog/ds703_scc_r0p3/scc.v, 349
  Null statement is used in following verilog source.
  


Lint-[NS] Null statement
../../../smm_common/verilog/ds703_scc_r0p3/scc.v, 519
  Null statement is used in following verilog source.
  

Parsing library directory file '../../../smm_common/verilog/fpga/SBCon.v'
Parsing library directory file '../../../smm_common/verilog/fpga/fpga_io_regs.v'
Parsing library directory file '../../../smm_common/verilog/vga_edk/vga_console.v'
Parsing library directory file '../../../smm_common/verilog/vga_edk/vga_image.v'
Parsing library directory file '../../../smm_common/verilog/vga_edk/vga_sync.v'
Parsing library directory file '../../../smm_common/verilog/apb_i2s/apb_i2s_top.v'
Parsing library directory file '../../../smm_common/verilog/pl022_ssp/verilog/Ssp.v'
Parsing library directory file '../../../smm_common/verilog/cmsdk_ahb_to_extmem16_psram/verilog/cmsdk_ahb_to_extmem16_ahb_fsm_psram.v'
Parsing library directory file '../../../smm_common/verilog/cmsdk_ahb_to_extmem16_psram/verilog/cmsdk_ahb_to_extmem16_mem_fsm_psram.v'
Parsing library directory file '../../../logical/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.v'
Parsing library directory file '../../../logical/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem_m0ds.v'
Parsing library directory file '../../../logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_to_iop.v'
Parsing library directory file '../../../logical/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.v'
Parsing library directory file '../../../logical/cmsdk_iop_gpio/verilog/cmsdk_iop_gpio.v'
Parsing library directory file '../../../cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/CORTEXM0INTEGRATION.v'
Parsing library directory file '../../../smm_common/verilog/vga_edk/dual_port_ram_sync.v'
Parsing library directory file '../../../smm_common/verilog/vga_edk/font_rom.v'
Parsing library directory file '../../../smm_common/verilog/apb_i2s/i2s_apb_if.v'
Parsing library directory file '../../../smm_common/verilog/apb_i2s/i2s_async_dest.v'
Parsing library directory file '../../../smm_common/verilog/apb_i2s/i2s_async_src.v'
Parsing library directory file '../../../smm_common/verilog/apb_i2s/i2s_fifo_4.v'
Parsing library directory file '../../../smm_common/verilog/apb_i2s/i2s_if.v'
Parsing library directory file '../../../smm_common/verilog/apb_i2s/i2s_pulse_sync.v'
Parsing library directory file '../../../smm_common/verilog/apb_i2s/i2s_sync_cell.v'
Parsing library directory file '../../../smm_common/verilog/pl022_ssp/verilog/SspApbif.v'
Parsing included file '../../../smm_common/verilog/pl022_ssp/verilog/SspDefs.v'.
Back to file '../../../smm_common/verilog/pl022_ssp/verilog/SspApbif.v'.
Parsing library directory file '../../../smm_common/verilog/pl022_ssp/verilog/SspDMA.v'
Parsing included file '../../../smm_common/verilog/pl022_ssp/verilog/SspDefs.v'.
Back to file '../../../smm_common/verilog/pl022_ssp/verilog/SspDMA.v'.
Parsing library directory file '../../../smm_common/verilog/pl022_ssp/verilog/SspDataStp.v'
Parsing included file '../../../smm_common/verilog/pl022_ssp/verilog/SspDefs.v'.
Back to file '../../../smm_common/verilog/pl022_ssp/verilog/SspDataStp.v'.
Parsing library directory file '../../../smm_common/verilog/pl022_ssp/verilog/SspIntGen.v'
Parsing library directory file '../../../smm_common/verilog/pl022_ssp/verilog/SspMTxRxCntl.v'
Parsing included file '../../../smm_common/verilog/pl022_ssp/verilog/SspDefs.v'.
Back to file '../../../smm_common/verilog/pl022_ssp/verilog/SspMTxRxCntl.v'.
Parsing library directory file '../../../smm_common/verilog/pl022_ssp/verilog/SspRegCore.v'
Parsing library directory file '../../../smm_common/verilog/pl022_ssp/verilog/SspRevAnd.v'
Parsing library directory file '../../../smm_common/verilog/pl022_ssp/verilog/SspRxFIFO.v'
Parsing library directory file '../../../smm_common/verilog/pl022_ssp/verilog/SspSTxRxCntl.v'
Parsing included file '../../../smm_common/verilog/pl022_ssp/verilog/SspDefs.v'.
Back to file '../../../smm_common/verilog/pl022_ssp/verilog/SspSTxRxCntl.v'.
Parsing library directory file '../../../smm_common/verilog/pl022_ssp/verilog/SspScaleCntr.v'
Parsing library directory file '../../../smm_common/verilog/pl022_ssp/verilog/SspSynctoPCLK.v'
Parsing library directory file '../../../smm_common/verilog/pl022_ssp/verilog/SspSynctoSSPCLK.v'
Parsing library directory file '../../../smm_common/verilog/pl022_ssp/verilog/SspTest.v'
Parsing library directory file '../../../smm_common/verilog/pl022_ssp/verilog/SspTxFIFO.v'
Parsing library directory file '../../../logical/cmsdk_apb_timer/verilog/cmsdk_apb_timer.v'
Parsing library directory file '../../../logical/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers.v'
Parsing included file '../../../logical/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers_defs.v'.
Back to file '../../../logical/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers.v'.
Parsing library directory file '../../../logical/cmsdk_apb_uart/verilog/cmsdk_apb_uart.v'
Parsing library directory file '../../../logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.v'
Parsing included file '../../../logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_defs.v'.
Back to file '../../../logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.v'.
Parsing library directory file '../../../logical/cmsdk_apb_subsystem/verilog/cmsdk_apb_test_slave.v'
Parsing library directory file '../../../cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v'
Parsing library directory file '../../../smm_common/verilog/pl022_ssp/verilog/SspRxFCntl.v'
Parsing library directory file '../../../smm_common/verilog/pl022_ssp/verilog/SspRxRegFile.v'

Lint-[NS] Null statement
../../../smm_common/verilog/pl022_ssp/verilog/SspRxRegFile.v, 205
  Null statement is used in following verilog source.
  

Parsing library directory file '../../../smm_common/verilog/pl022_ssp/verilog/SspTxFCntl.v'
Parsing library directory file '../../../smm_common/verilog/pl022_ssp/verilog/SspTxLJustify.v'
Parsing library directory file '../../../smm_common/verilog/pl022_ssp/verilog/SspTxRegFile.v'

Lint-[NS] Null statement
../../../smm_common/verilog/pl022_ssp/verilog/SspTxRegFile.v, 184
  Null statement is used in following verilog source.
  

Parsing library directory file '../../../logical/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers_frc.v'
Parsing included file '../../../logical/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers_defs.v'.
Back to file '../../../logical/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers_frc.v'.
Parsing library directory file '../../../logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_frc.v'
Parsing included file '../../../logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_defs.v'.
Back to file '../../../logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_frc.v'.
Top Level Modules:
       tb_fpga
TimeScale is 1 ns / 1 ps

Lint-[CAWM-L] Width mismatch
../verilog/GS8160Z36DT.v, 44
  Continuous assignment width mismatch
  1 bits (lhs) versus 32 bits (rhs).
  Source info: assign nBe = 1;  


Lint-[CAWM-L] Width mismatch
../verilog/GS8160Z36DT.v, 45
  Continuous assignment width mismatch
  1 bits (lhs) versus 32 bits (rhs).
  Source info: assign nBf = 1;  


Lint-[CAWM-L] Width mismatch
../verilog/GS8160Z36DT.v, 46
  Continuous assignment width mismatch
  1 bits (lhs) versus 32 bits (rhs).
  Source info: assign nBg = 1;  


Lint-[CAWM-L] Width mismatch
../verilog/GS8160Z36DT.v, 47
  Continuous assignment width mismatch
  1 bits (lhs) versus 32 bits (rhs).
  Source info: assign nBh = 1;  


Lint-[CAWM-L] Width mismatch
../verilog/GS8160Z36DT.v, 58
  Continuous assignment width mismatch
  1 bits (lhs) versus 64 bits (rhs).
  Source info: assign tKQ = (nFT ? tKQ_pipe : tKQ_flow);  


Lint-[CAWM-L] Width mismatch
../verilog/GS8160Z36DT.v, 59
  Continuous assignment width mismatch
  1 bits (lhs) versus 64 bits (rhs).
  Source info: assign tKQX = (nFT ? tKQX_pipe : tKQX_flow);  


Lint-[VNGS] Variable never gets set
../verilog/IS66WVE409616BLL.v, 221
  Following variable has never been set any value.
  Source info: i


Lint-[VNGS] Variable never gets set
../verilog/IS66WVE409616BLL.v, 280
  Following variable has never been set any value.
  Source info: tm_tcw


Lint-[VNGS] Variable never gets set
../verilog/IS66WVE409616BLL.v, 282
  Following variable has never been set any value.
  Source info: tm_tbw


Lint-[VNGS] Variable never gets set
../verilog/IS66WVE409616BLL.v, 284
  Following variable has never been set any value.
  Source info: tm_web


Lint-[CAWM-L] Width mismatch
../verilog/IS66WVE409616BLL.v, 128
  Continuous assignment width mismatch
  1 bits (lhs) versus 32 bits (rhs).
  Source info: assign DEBUG = 'b0;  


Lint-[CAWM-L] Width mismatch
../verilog/IS66WVE409616BLL.v, 1052
  Continuous assignment width mismatch
  6 bits (lhs) versus 22 bits (rhs).
  Source info: assign tc_addr_async = addr[(no_of_addr - 1):0];  


Lint-[ONGS] Output never gets set
../verilog/scc_tb.v, 38
"CFGCLK"
  Output port 'CFGCLK' has never been assigned to any value.
  


Lint-[ONGS] Output never gets set
../verilog/scc_tb.v, 40
"CFGLOAD"
  Output port 'CFGLOAD' has never been assigned to any value.
  


Lint-[ONGS] Output never gets set
../verilog/scc_tb.v, 41
"CFGWnR"
  Output port 'CFGWnR' has never been assigned to any value.
  


Lint-[ONGS] Output never gets set
../verilog/scc_tb.v, 42
"CFGDATAIN"
  Output port 'CFGDATAIN' has never been assigned to any value.
  


Lint-[VNGS] Variable never gets set
../verilog/arduino_shield.v, 33
  Following variable has never been set any value.
  Source info: uart_rx


Lint-[CAWM-L] Width mismatch
../verilog/I2C_SRAM.v, 1558
  Continuous assignment width mismatch
  1 bits (lhs) versus 32 bits (rhs).
  Source info: assign (strong0, weak1) HSB_bar = ((HSB_bar1 == 1) ? 'b1 : 
  'b0);  


Lint-[GCWM] Gate Connection Width Mismatch
../verilog/SPI_EEPROM.v, 442
  Expected width is 1 bit, while actual width is 32 bits. 
  Expression: 1
  Source info: bufif1 #(tV,0)  (OutputEnable1, SO_Enable, 1);


Lint-[ZERO] Zero delay in design
../verilog/SPI_EEPROM.v, 442
  Use of #0 in module 'SPI_EEPROM' may result in incorrect results or 
  inconsistent behavior.


Lint-[GCWM] Gate Connection Width Mismatch
../verilog/SPI_EEPROM.v, 443
  Expected width is 1 bit, while actual width is 32 bits. 
  Expression: 1
  Source info: notif1 #(tDIS)  (OutputEnable2, CS_N, 1);


Lint-[GCWM] Gate Connection Width Mismatch
../verilog/SPI_EEPROM.v, 444
  Expected width is 1 bit, while actual width is 32 bits. 
  Expression: 1
  Source info: bufif1 #(tHV,tHZ)  (OutputEnable3, HOLD_N, 1);


Lint-[ONGS] Output never gets set
../../../smm_common/verilog/pl022_ssp/verilog/Ssp.v, 108
"SCANOUTPCLK"
  Output port 'SCANOUTPCLK' has never been assigned to any value.
  


Lint-[ONGS] Output never gets set
../../../smm_common/verilog/pl022_ssp/verilog/Ssp.v, 109
"SCANOUTSSPCLK"
  Output port 'SCANOUTSSPCLK' has never been assigned to any value.
  


Lint-[CAWM-L] Width mismatch
../../../cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v, 3109
  Continuous assignment width mismatch
  10 bits (lhs) versus 33 bits (rhs).
  Source info: assign Gmhpw6 = Vrkbx6[33:1];  

Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
39 unique modules to generate
39 modules and 0 UDP read. 
recompiling package std
recompiling module tb_fpga
recompiling module GS8160Z36DT
recompiling module IS66WVE409616BLL
recompiling module cmsdk_uart_capture_ard
recompiling module tb_arduino_shield
recompiling module dcc_spi_axi
recompiling module cmsdk_sram256x16
recompiling module arduino_shield
recompiling module fpga_pll
recompiling module I2C_SRAM
recompiling module SPI_EEPROM
recompiling module cmsdk_mcu_system
recompiling module SPI2APB3
recompiling module ahb_zbtram_32
recompiling module ahb_zbtram_64
recompiling module fpga_apb_subsystem
recompiling module fpga_sys_bus_mux
recompiling module cmsdk_ahb_to_extmem16_psram
recompiling module cmsdk_ahb_slave_mux
recompiling module cmsdk_ahb_default_slave
recompiling module cmsdk_ahb_gpio
recompiling module cmsdk_ahb_cs_rom_table
recompiling module cmsdk_mcu_addr_decode
recompiling module cmsdk_mcu_sysctrl
recompiling module scc
recompiling module Ssp
recompiling module cmsdk_apb_slave_mux
recompiling module cmsdk_ahb_to_apb
recompiling module i2s_fifo_4
recompiling module SspDMA
recompiling module SspDataStp
recompiling module SspIntGen
recompiling module SspMTxRxCntl
recompiling module SspRevAnd
recompiling module SspSTxRxCntl
recompiling module cmsdk_apb_timer
recompiling module cmsdk_apb_uart
recompiling module cmsdk_apb_dualtimers_frc
All of 39 modules done
make[1]: Entering directory '/home/zhou/work/arm/AT510-MN-80001-r2p0-00rel0/systems/fpga_testbench/rtl_sim/csrc'
make[1]: Leaving directory '/home/zhou/work/arm/AT510-MN-80001-r2p0-00rel0/systems/fpga_testbench/rtl_sim/csrc'
make[1]: Entering directory '/home/zhou/work/arm/AT510-MN-80001-r2p0-00rel0/systems/fpga_testbench/rtl_sim/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -L/usr/lib/x86_64-linux-gnu -L/lib/x86_64-linux-gnu -Wl,--no-as-needed -rdynamic   amcQwB.o objs/amcQw_d.o   _24498_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /home/zhou/eda/synopsys/vcs/linux64/lib/libzerosoft_rt_stubs.so /home/zhou/eda/synopsys/vcs/linux64/lib/libvirsim.so /home/zhou/eda/synopsys/vcs/linux64/lib/liberrorinf.so /home/zhou/eda/synopsys/vcs/linux64/lib/libsnpsmalloc.so    /home/zhou/eda/synopsys/vcs/linux64/lib/libvcsnew.so /home/zhou/eda/synopsys/vcs/linux64/lib/libsimprofile.so /home/zhou/eda/synopsys/vcs/linux64/lib/libuclinative.so   -Wl,-whole-archive /home/zhou/eda/synopsys/vcs/linux64/lib/libvcsucli.so -Wl,-no-whole-archive        _vcs_pli_stub_.o   /home/zhou/eda/synopsys/vcs/linux64/lib/vcs_save_restore_new.o /home/zhou/eda/synopsys/verdi/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory '/home/zhou/work/arm/AT510-MN-80001-r2p0-00rel0/systems/fpga_testbench/rtl_sim/csrc'
CPU time: 7.030 seconds to compile + .493 seconds to elab + .380 seconds to link
