{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1549935555523 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549935555532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 11 20:39:14 2019 " "Processing started: Mon Feb 11 20:39:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549935555532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549935555532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab2 -c LogicalStep_Lab2_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab2 -c LogicalStep_Lab2_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549935555532 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1549935555992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab2_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab2_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab2_top-SimpleCircuit " "Found design unit 1: LogicalStep_Lab2_top-SimpleCircuit" {  } { { "LogicalStep_Lab2_top.vhd" "" { Text "N:/ECE124/Lab2/LogicalStep_Lab2_top.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549935567817 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab2_top " "Found entity 1: LogicalStep_Lab2_top" {  } { { "LogicalStep_Lab2_top.vhd" "" { Text "N:/ECE124/Lab2/LogicalStep_Lab2_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549935567817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549935567817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment7_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE124/Lab2/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549935567817 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE124/Lab2/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549935567817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549935567817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-Behavioral " "Found design unit 1: SevenSegment-Behavioral" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE124/Lab2/SevenSegment.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549935567817 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE124/Lab2/SevenSegment.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549935567817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549935567817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-Behavioral " "Found design unit 1: Adder-Behavioral" {  } { { "output_files/Adder.vhd" "" { Text "N:/ECE124/Lab2/output_files/Adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549935567827 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "output_files/Adder.vhd" "" { Text "N:/ECE124/Lab2/output_files/Adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549935567827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549935567827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/concatenate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/concatenate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 concatenate-Behavioral " "Found design unit 1: concatenate-Behavioral" {  } { { "output_files/Concatenate.vhd" "" { Text "N:/ECE124/Lab2/output_files/Concatenate.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549935567827 ""} { "Info" "ISGN_ENTITY_NAME" "1 concatenate " "Found entity 1: concatenate" {  } { { "output_files/Concatenate.vhd" "" { Text "N:/ECE124/Lab2/output_files/Concatenate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549935567827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549935567827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/mux_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/mux_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_1-syn " "Found design unit 1: mux_1-syn" {  } { { "output_files/mux_1.vhd" "" { Text "N:/ECE124/Lab2/output_files/mux_1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549935567837 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_1 " "Found entity 1: mux_1" {  } { { "output_files/mux_1.vhd" "" { Text "N:/ECE124/Lab2/output_files/mux_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549935567837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549935567837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/logic_processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/logic_processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Logic_Processor-Behavioral " "Found design unit 1: Logic_Processor-Behavioral" {  } { { "output_files/Logic_Processor.vhd" "" { Text "N:/ECE124/Lab2/output_files/Logic_Processor.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549935567847 ""} { "Info" "ISGN_ENTITY_NAME" "1 Logic_Processor " "Found entity 1: Logic_Processor" {  } { { "output_files/Logic_Processor.vhd" "" { Text "N:/ECE124/Lab2/output_files/Logic_Processor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549935567847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549935567847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/mux_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/mux_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2-syn " "Found design unit 1: mux_2-syn" {  } { { "output_files/mux_2.vhd" "" { Text "N:/ECE124/Lab2/output_files/mux_2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549935567847 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "output_files/mux_2.vhd" "" { Text "N:/ECE124/Lab2/output_files/mux_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549935567847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549935567847 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ledOutputs.vhd " "Can't analyze file -- file ledOutputs.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1549935567847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/errorcheck.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/errorcheck.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 errorCheck-Behavioral " "Found design unit 1: errorCheck-Behavioral" {  } { { "output_files/errorCheck.vhd" "" { Text "N:/ECE124/Lab2/output_files/errorCheck.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549935567857 ""} { "Info" "ISGN_ENTITY_NAME" "1 errorCheck " "Found entity 1: errorCheck" {  } { { "output_files/errorCheck.vhd" "" { Text "N:/ECE124/Lab2/output_files/errorCheck.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549935567857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549935567857 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab2_top " "Elaborating entity \"LogicalStep_Lab2_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1549935567916 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error_A LogicalStep_Lab2_top.vhd(107) " "Verilog HDL or VHDL warning at LogicalStep_Lab2_top.vhd(107): object \"error_A\" assigned a value but never read" {  } { { "LogicalStep_Lab2_top.vhd" "" { Text "N:/ECE124/Lab2/LogicalStep_Lab2_top.vhd" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1549935567916 "|LogicalStep_Lab2_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error_B LogicalStep_Lab2_top.vhd(108) " "Verilog HDL or VHDL warning at LogicalStep_Lab2_top.vhd(108): object \"error_B\" assigned a value but never read" {  } { { "LogicalStep_Lab2_top.vhd" "" { Text "N:/ECE124/Lab2/LogicalStep_Lab2_top.vhd" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1549935567916 "|LogicalStep_Lab2_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "errorCheck errorCheck:INST1 " "Elaborating entity \"errorCheck\" for hierarchy \"errorCheck:INST1\"" {  } { { "LogicalStep_Lab2_top.vhd" "INST1" { Text "N:/ECE124/Lab2/LogicalStep_Lab2_top.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549935567946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:INST01 " "Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:INST01\"" {  } { { "LogicalStep_Lab2_top.vhd" "INST01" { Text "N:/ECE124/Lab2/LogicalStep_Lab2_top.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549935567946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concatenate concatenate:INST3 " "Elaborating entity \"concatenate\" for hierarchy \"concatenate:INST3\"" {  } { { "LogicalStep_Lab2_top.vhd" "INST3" { Text "N:/ECE124/Lab2/LogicalStep_Lab2_top.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549935567956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:INST4 " "Elaborating entity \"Adder\" for hierarchy \"Adder:INST4\"" {  } { { "LogicalStep_Lab2_top.vhd" "INST4" { Text "N:/ECE124/Lab2/LogicalStep_Lab2_top.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549935567966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1 mux_1:INST5 " "Elaborating entity \"mux_1\" for hierarchy \"mux_1:INST5\"" {  } { { "LogicalStep_Lab2_top.vhd" "INST5" { Text "N:/ECE124/Lab2/LogicalStep_Lab2_top.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549935567966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_mux segment7_mux:INST8 " "Elaborating entity \"segment7_mux\" for hierarchy \"segment7_mux:INST8\"" {  } { { "LogicalStep_Lab2_top.vhd" "INST8" { Text "N:/ECE124/Lab2/LogicalStep_Lab2_top.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549935567976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Logic_Processor Logic_Processor:INST9 " "Elaborating entity \"Logic_Processor\" for hierarchy \"Logic_Processor:INST9\"" {  } { { "LogicalStep_Lab2_top.vhd" "INST9" { Text "N:/ECE124/Lab2/LogicalStep_Lab2_top.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549935567986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 mux_2:INST10 " "Elaborating entity \"mux_2\" for hierarchy \"mux_2:INST10\"" {  } { { "LogicalStep_Lab2_top.vhd" "INST10" { Text "N:/ECE124/Lab2/LogicalStep_Lab2_top.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549935567986 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1549935568496 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1549935569106 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549935569106 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "94 " "Implemented 94 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1549935569236 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1549935569236 ""} { "Info" "ICUT_CUT_TM_LCELLS" "64 " "Implemented 64 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1549935569236 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1549935569236 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4992 " "Peak virtual memory: 4992 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549935569266 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 11 20:39:29 2019 " "Processing ended: Mon Feb 11 20:39:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549935569266 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549935569266 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549935569266 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1549935569266 ""}
