

================================================================
== Vitis HLS Report for 'filtez'
================================================================
* Date:           Wed Jul  2 17:51:49 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        ADPCM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.213 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       12|       12|  96.000 ns|  96.000 ns|   12|   12|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- filtez_label8  |       10|       10|         2|          -|          -|     5|        no|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 5 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zl_1 = alloca i32 1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:460]   --->   Operation 6 'alloca' 'zl_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_02 = alloca i32 1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:459]   --->   Operation 7 'alloca' 'i_02' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%dlt_addr = getelementptr i16 %dlt, i64 0, i64 0" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:461]   --->   Operation 8 'getelementptr' 'dlt_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%bpl_addr = getelementptr i32 %bpl, i64 0, i64 0" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:461]   --->   Operation 9 'getelementptr' 'bpl_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (0.69ns)   --->   "%bpl_load = load i3 %bpl_addr" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:461]   --->   Operation 10 'load' 'bpl_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 11 [2/2] (0.68ns)   --->   "%dlt_load = load i3 %dlt_addr" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:461]   --->   Operation 11 'load' 'dlt_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln459 = store i3 1, i3 %i_02" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:459]   --->   Operation 12 'store' 'store_ln459' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 1, i3 %idx"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 4.25>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln461 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_4" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:461]   --->   Operation 14 'specpipeline' 'specpipeline_ln461' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/2] (0.69ns)   --->   "%bpl_load = load i3 %bpl_addr" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:461]   --->   Operation 15 'load' 'bpl_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln461 = sext i32 %bpl_load" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:461]   --->   Operation 16 'sext' 'sext_ln461' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/2] (0.68ns)   --->   "%dlt_load = load i3 %dlt_addr" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:461]   --->   Operation 17 'load' 'dlt_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln461_1 = sext i16 %dlt_load" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:461]   --->   Operation 18 'sext' 'sext_ln461_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (3.17ns)   --->   "%zl = mul i48 %sext_ln461_1, i48 %sext_ln461" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:461]   --->   Operation 19 'mul' 'zl' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln460 = sext i48 %zl" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:460]   --->   Operation 20 'sext' 'sext_ln460' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln460 = store i50 %sext_ln460, i50 %zl_1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:460]   --->   Operation 21 'store' 'store_ln460' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln464 = br void %for.inc" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:464]   --->   Operation 22 'br' 'br_ln464' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.95>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%i_9 = load i3 %i_02" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:464]   --->   Operation 23 'load' 'i_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.57ns)   --->   "%icmp_ln464 = icmp_eq  i3 %i_9, i3 6" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:464]   --->   Operation 24 'icmp' 'icmp_ln464' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln464 = br i1 %icmp_ln464, void %for.inc.split, void %for.end" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:464]   --->   Operation 25 'br' 'br_ln464' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%idx_load = load i3 %idx" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:464]   --->   Operation 26 'load' 'idx_load' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln460 = zext i3 %idx_load" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:460]   --->   Operation 27 'zext' 'zext_ln460' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%dlt_addr_1 = getelementptr i16 %dlt, i64 0, i64 %zext_ln460" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:460]   --->   Operation 28 'getelementptr' 'dlt_addr_1' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%bpl_addr_1 = getelementptr i32 %bpl, i64 0, i64 %zext_ln460" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:460]   --->   Operation 29 'getelementptr' 'bpl_addr_1' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (0.69ns)   --->   "%bpl_load_1 = load i3 %bpl_addr_1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:466]   --->   Operation 30 'load' 'bpl_load_1' <Predicate = (!icmp_ln464)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 31 [2/2] (0.68ns)   --->   "%dlt_load_1 = load i3 %dlt_addr_1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:466]   --->   Operation 31 'load' 'dlt_load_1' <Predicate = (!icmp_ln464)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 32 [1/1] (0.57ns)   --->   "%i = add i3 %i_9, i3 1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:464]   --->   Operation 32 'add' 'i' <Predicate = (!icmp_ln464)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.57ns)   --->   "%add_ln464 = add i3 %idx_load, i3 1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:464]   --->   Operation 33 'add' 'add_ln464' <Predicate = (!icmp_ln464)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln459 = store i3 %i, i3 %i_02" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:459]   --->   Operation 34 'store' 'store_ln459' <Predicate = (!icmp_ln464)> <Delay = 0.38>
ST_3 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln464 = store i3 %add_ln464, i3 %idx" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:464]   --->   Operation 35 'store' 'store_ln464' <Predicate = (!icmp_ln464)> <Delay = 0.38>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zl_1_load_1 = load i50 %zl_1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:469]   --->   Operation 36 'load' 'zl_1_load_1' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i50.i32.i32, i50 %zl_1_load_1, i32 14, i32 45" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:469]   --->   Operation 37 'partselect' 'trunc_ln' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln469 = ret i32 %trunc_ln" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:469]   --->   Operation 38 'ret' 'ret_ln469' <Predicate = (icmp_ln464)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.21>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%zl_1_load = load i50 %zl_1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:466]   --->   Operation 39 'load' 'zl_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln465 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:465]   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln465' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln467 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:467]   --->   Operation 41 'specloopname' 'specloopname_ln467' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/2] (0.69ns)   --->   "%bpl_load_1 = load i3 %bpl_addr_1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:466]   --->   Operation 42 'load' 'bpl_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln466 = sext i32 %bpl_load_1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:466]   --->   Operation 43 'sext' 'sext_ln466' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/2] (0.68ns)   --->   "%dlt_load_1 = load i3 %dlt_addr_1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:466]   --->   Operation 44 'load' 'dlt_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln466_1 = sext i16 %dlt_load_1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:466]   --->   Operation 45 'sext' 'sext_ln466_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (3.17ns)   --->   "%mul_ln466 = mul i48 %sext_ln466_1, i48 %sext_ln466" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:466]   --->   Operation 46 'mul' 'mul_ln466' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln466_2 = sext i48 %mul_ln466" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:466]   --->   Operation 47 'sext' 'sext_ln466_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.95ns)   --->   "%zl_2 = add i50 %sext_ln466_2, i50 %zl_1_load" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:466]   --->   Operation 48 'add' 'zl_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.38ns)   --->   "%store_ln460 = store i50 %zl_2, i50 %zl_1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:460]   --->   Operation 49 'store' 'store_ln460' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln464 = br void %for.inc" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:464]   --->   Operation 50 'br' 'br_ln464' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 0.699ns
The critical path consists of the following:
	'getelementptr' operation 3 bit ('bpl_addr', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:461) [8]  (0.000 ns)
	'load' operation 32 bit ('bpl_load', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:461) on array 'bpl' [9]  (0.699 ns)

 <State 2>: 4.256ns
The critical path consists of the following:
	'load' operation 32 bit ('bpl_load', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:461) on array 'bpl' [9]  (0.699 ns)
	'mul' operation 48 bit ('zl', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:461) [13]  (3.170 ns)
	'store' operation 0 bit ('store_ln460', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:460) of variable 'sext_ln460', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:460 on local variable 'zl', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:460 [16]  (0.387 ns)

 <State 3>: 0.959ns
The critical path consists of the following:
	'load' operation 3 bit ('i', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:464) on local variable 'i', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:459 [20]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln464', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:464) [21]  (0.572 ns)
	'store' operation 0 bit ('store_ln459', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:459) of variable 'i', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:464 on local variable 'i', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:459 [40]  (0.387 ns)

 <State 4>: 5.213ns
The critical path consists of the following:
	'load' operation 32 bit ('bpl_load_1', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:466) on array 'bpl' [31]  (0.699 ns)
	'mul' operation 48 bit ('mul_ln466', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:466) [35]  (3.170 ns)
	'add' operation 50 bit ('zl', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:466) [37]  (0.957 ns)
	'store' operation 0 bit ('store_ln460', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:460) of variable 'zl', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:466 on local variable 'zl', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:460 [41]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
