$date
	Mon Jul 22 22:59:56 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux_41_tb $end
$var wire 1 ! out $end
$var reg 1 " en $end
$var reg 1 # i0 $end
$var reg 1 $ i1 $end
$var reg 1 % i2 $end
$var reg 1 & i3 $end
$var reg 1 ' s0 $end
$var reg 1 ( s1 $end
$scope module uut $end
$var wire 1 " en $end
$var wire 1 # i0 $end
$var wire 1 $ i1 $end
$var wire 1 % i2 $end
$var wire 1 & i3 $end
$var wire 1 ! out $end
$var wire 1 ' s0 $end
$var wire 1 ( s1 $end
$var wire 1 ) m3 $end
$var wire 1 * m2 $end
$var wire 1 + m1 $end
$var wire 1 , m0 $end
$var wire 1 - W3 $end
$var wire 1 . W2 $end
$var wire 1 / W1 $end
$var wire 1 0 W0 $end
$scope module B1 $end
$var wire 1 # sel $end
$var wire 1 0 out $end
$var wire 1 , in $end
$upscope $end
$scope module B2 $end
$var wire 1 $ sel $end
$var wire 1 / out $end
$var wire 1 + in $end
$upscope $end
$scope module B3 $end
$var wire 1 % sel $end
$var wire 1 . out $end
$var wire 1 * in $end
$upscope $end
$scope module B4 $end
$var wire 1 & sel $end
$var wire 1 - out $end
$var wire 1 ) in $end
$upscope $end
$scope module D1 $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 " en $end
$var wire 1 , w $end
$var wire 1 + x $end
$var wire 1 * y $end
$var wire 1 ) z $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
z0
z/
z.
z-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
x!
$end
#20000
1!
1,
10
1#
1"
#30000
0,
1/
z0
1+
1$
0#
1(
#40000
1!
1*
1.
z/
0+
1%
0$
0(
1'
#50000
0*
1-
z.
1)
1&
0%
1(
#60000
1!
1,
0-
0.
0/
10
0)
1%
1$
1#
0(
0'
#70000
00
0,
1/
1+
1(
#80000
1.
0/
1*
0+
0(
1'
#90000
0.
0*
1-
1)
1(
#100000
x!
z-
z.
z/
0)
0&
0%
0$
0(
0'
0"
#110000
0/
z0
1$
0#
1(
#120000
0.
z/
1%
0$
0(
1'
#130000
0-
z.
1&
0%
1(
#140000
