#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Nov 20 11:28:09 2020
# Process ID: 9684
# Current directory: C:/Users/eleni/Desktop/Master/LCSE/Practica/Practica1.1/RS232/RS232.runs/synth_1
# Command line: vivado.exe -log RS232top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RS232top.tcl
# Log file: C:/Users/eleni/Desktop/Master/LCSE/Practica/Practica1.1/RS232/RS232.runs/synth_1/RS232top.vds
# Journal file: C:/Users/eleni/Desktop/Master/LCSE/Practica/Practica1.1/RS232/RS232.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source RS232top.tcl -notrace
Command: synth_design -top RS232top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7076
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1039.512 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RS232top' [C:/Users/eleni/Desktop/Master/LCSE/Practica/Practica1.1/RS232top.vhd:26]
INFO: [Synth 8-3491] module 'Clk_Gen' declared at 'C:/Users/eleni/Desktop/Master/LCSE/Practica/Practica1.1/RS232/RS232.runs/synth_1/.Xil/Vivado-9684-LAPTOP-3I35GVHS/realtime/Clk_Gen_stub.vhdl:5' bound to instance 'Clock_generator' of component 'Clk_Gen' [C:/Users/eleni/Desktop/Master/LCSE/Practica/Practica1.1/RS232top.vhd:109]
INFO: [Synth 8-638] synthesizing module 'Clk_Gen' [C:/Users/eleni/Desktop/Master/LCSE/Practica/Practica1.1/RS232/RS232.runs/synth_1/.Xil/Vivado-9684-LAPTOP-3I35GVHS/realtime/Clk_Gen_stub.vhdl:15]
INFO: [Synth 8-3491] module 'RS232_TX' declared at 'C:/Users/eleni/Desktop/Master/LCSE/Practica/Practica1.1/RS232_TX.vhd:27' bound to instance 'Transmitter' of component 'RS232_TX' [C:/Users/eleni/Desktop/Master/LCSE/Practica/Practica1.1/RS232top.vhd:116]
INFO: [Synth 8-638] synthesizing module 'RS232_TX' [C:/Users/eleni/Desktop/Master/LCSE/Practica/Practica1.1/RS232_TX.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'RS232_TX' (1#1) [C:/Users/eleni/Desktop/Master/LCSE/Practica/Practica1.1/RS232_TX.vhd:37]
INFO: [Synth 8-3491] module 'RS232_RX' declared at 'C:/Users/eleni/Desktop/Master/LCSE/Practica/Practica1.1/RS232_RX.vhd:27' bound to instance 'Receiver' of component 'RS232_RX' [C:/Users/eleni/Desktop/Master/LCSE/Practica/Practica1.1/RS232top.vhd:125]
INFO: [Synth 8-638] synthesizing module 'RS232_RX' [C:/Users/eleni/Desktop/Master/LCSE/Practica/Practica1.1/RS232_RX.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'RS232_RX' (2#1) [C:/Users/eleni/Desktop/Master/LCSE/Practica/Practica1.1/RS232_RX.vhd:37]
INFO: [Synth 8-3491] module 'ShiftRegister' declared at 'C:/Users/eleni/Desktop/Master/LCSE/Practica/Practica1.1/ShiftRegister.vhd:35' bound to instance 'Shift' of component 'ShiftRegister' [C:/Users/eleni/Desktop/Master/LCSE/Practica/Practica1.1/RS232top.vhd:134]
INFO: [Synth 8-638] synthesizing module 'ShiftRegister' [C:/Users/eleni/Desktop/Master/LCSE/Practica/Practica1.1/ShiftRegister.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'ShiftRegister' (3#1) [C:/Users/eleni/Desktop/Master/LCSE/Practica/Practica1.1/ShiftRegister.vhd:44]
WARNING: [Synth 8-5640] Port 'wr_rst_busy' is missing in component declaration [C:/Users/eleni/Desktop/Master/LCSE/Practica/Practica1.1/RS232top.vhd:79]
WARNING: [Synth 8-5640] Port 'rd_rst_busy' is missing in component declaration [C:/Users/eleni/Desktop/Master/LCSE/Practica/Practica1.1/RS232top.vhd:79]
INFO: [Synth 8-3491] module 'fifo' declared at 'C:/Users/eleni/Desktop/Master/LCSE/Practica/Practica1.1/RS232/RS232.runs/synth_1/.Xil/Vivado-9684-LAPTOP-3I35GVHS/realtime/fifo_stub.vhdl:5' bound to instance 'Internal_memory' of component 'fifo' [C:/Users/eleni/Desktop/Master/LCSE/Practica/Practica1.1/RS232top.vhd:144]
INFO: [Synth 8-638] synthesizing module 'fifo' [C:/Users/eleni/Desktop/Master/LCSE/Practica/Practica1.1/RS232/RS232.runs/synth_1/.Xil/Vivado-9684-LAPTOP-3I35GVHS/realtime/fifo_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'RS232top' (4#1) [C:/Users/eleni/Desktop/Master/LCSE/Practica/Practica1.1/RS232top.vhd:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1074.645 ; gain = 35.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1092.512 ; gain = 53.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1092.512 ; gain = 53.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1092.512 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/eleni/Desktop/Master/LCSE/Practica/Practica1.1/RS232/RS232.srcs/sources_1/ip/Clk_Gen/Clk_Gen/Clk_Gen_in_context.xdc] for cell 'Clock_generator'
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/eleni/Desktop/Master/LCSE/Practica/Practica1.1/RS232/RS232.srcs/sources_1/ip/Clk_Gen/Clk_Gen/Clk_Gen_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/eleni/Desktop/Master/LCSE/Practica/Practica1.1/RS232/RS232.srcs/sources_1/ip/Clk_Gen/Clk_Gen/Clk_Gen_in_context.xdc:4]
Finished Parsing XDC File [c:/Users/eleni/Desktop/Master/LCSE/Practica/Practica1.1/RS232/RS232.srcs/sources_1/ip/Clk_Gen/Clk_Gen/Clk_Gen_in_context.xdc] for cell 'Clock_generator'
Parsing XDC File [c:/Users/eleni/Desktop/Master/LCSE/Practica/Practica1.1/RS232/RS232.srcs/sources_1/ip/fifo/fifo/fifo_in_context.xdc] for cell 'Internal_memory'
Finished Parsing XDC File [c:/Users/eleni/Desktop/Master/LCSE/Practica/Practica1.1/RS232/RS232.srcs/sources_1/ip/fifo/fifo/fifo_in_context.xdc] for cell 'Internal_memory'
Parsing XDC File [C:/Users/eleni/Desktop/Master/LCSE/Practica/Practica1.1/RS232top.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/eleni/Desktop/Master/LCSE/Practica/Practica1.1/RS232top.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/eleni/Desktop/Master/LCSE/Practica/Practica1.1/RS232top.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'ACK_in'. [C:/Users/eleni/Desktop/Master/LCSE/Practica/Practica1.1/RS232top.xdc:44]
Finished Parsing XDC File [C:/Users/eleni/Desktop/Master/LCSE/Practica/Practica1.1/RS232top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/eleni/Desktop/Master/LCSE/Practica/Practica1.1/RS232top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/RS232top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/eleni/Desktop/Master/LCSE/Practica/Practica1.1/RS232top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/RS232top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/RS232top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1207.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1207.484 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1207.484 ; gain = 167.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1207.484 ; gain = 167.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for Clk100MHz. (constraint file  c:/Users/eleni/Desktop/Master/LCSE/Practica/Practica1.1/RS232/RS232.srcs/sources_1/ip/Clk_Gen/Clk_Gen/Clk_Gen_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Clk100MHz. (constraint file  c:/Users/eleni/Desktop/Master/LCSE/Practica/Practica1.1/RS232/RS232.srcs/sources_1/ip/Clk_Gen/Clk_Gen/Clk_Gen_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for Clock_generator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Internal_memory. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1207.484 ; gain = 167.973
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'estado_actual_reg' in module 'RS232_RX'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                startbit |                               01 |                               01
                 rcvdata |                               10 |                               10
                 stopbit |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'estado_actual_reg' using encoding 'sequential' in module 'RS232_RX'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1207.484 ; gain = 167.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 15    
	   4 Input    2 Bit        Muxes := 6     
	   3 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1207.484 ; gain = 167.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1207.484 ; gain = 167.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1207.484 ; gain = 167.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1207.484 ; gain = 167.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1207.484 ; gain = 167.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1207.484 ; gain = 167.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1207.484 ; gain = 167.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1207.484 ; gain = 167.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1207.484 ; gain = 167.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1207.484 ; gain = 167.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |Clk_Gen       |         1|
|2     |fifo          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |Clk_Gen_bbox |     1|
|2     |fifo_bbox    |     1|
|3     |CARRY4       |    12|
|4     |LUT1         |     1|
|5     |LUT2         |    41|
|6     |LUT3         |    14|
|7     |LUT4         |    11|
|8     |LUT5         |    45|
|9     |LUT6         |    30|
|10    |FDCE         |    82|
|11    |FDPE         |     2|
|12    |FDRE         |     1|
|13    |IBUF         |    12|
|14    |OBUF         |    13|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1207.484 ; gain = 167.973
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1207.484 ; gain = 53.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1207.484 ; gain = 167.973
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1212.457 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1212.457 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 1212.457 ; gain = 172.945
INFO: [Common 17-1381] The checkpoint 'C:/Users/eleni/Desktop/Master/LCSE/Practica/Practica1.1/RS232/RS232.runs/synth_1/RS232top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RS232top_utilization_synth.rpt -pb RS232top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 20 11:29:02 2020...
