// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_104 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
output  [11:0] ap_return;
input   ap_ce;

reg   [17:0] p_read_reg_1078;
wire    ap_block_pp0_stage0_11001;
reg   [17:0] p_read_reg_1078_pp0_iter1_reg;
reg   [17:0] p_read_reg_1078_pp0_iter2_reg;
reg   [17:0] p_read_reg_1078_pp0_iter3_reg;
reg   [17:0] p_read_reg_1078_pp0_iter4_reg;
reg   [17:0] p_read_reg_1078_pp0_iter5_reg;
wire   [0:0] icmp_ln86_fu_342_p2;
reg   [0:0] icmp_ln86_reg_1083;
reg   [0:0] icmp_ln86_reg_1083_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1083_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1083_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1896_fu_348_p2;
reg   [0:0] icmp_ln86_1896_reg_1090;
reg   [0:0] icmp_ln86_1896_reg_1090_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1897_fu_354_p2;
reg   [0:0] icmp_ln86_1897_reg_1095;
wire   [0:0] icmp_ln86_1898_fu_360_p2;
reg   [0:0] icmp_ln86_1898_reg_1101;
reg   [0:0] icmp_ln86_1898_reg_1101_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1899_fu_366_p2;
reg   [0:0] icmp_ln86_1899_reg_1107;
wire   [0:0] icmp_ln86_1900_fu_372_p2;
reg   [0:0] icmp_ln86_1900_reg_1113;
reg   [0:0] icmp_ln86_1900_reg_1113_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1901_fu_378_p2;
reg   [0:0] icmp_ln86_1901_reg_1119;
reg   [0:0] icmp_ln86_1901_reg_1119_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1901_reg_1119_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1902_fu_384_p2;
reg   [0:0] icmp_ln86_1902_reg_1125;
reg   [0:0] icmp_ln86_1902_reg_1125_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1902_reg_1125_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1903_fu_390_p2;
reg   [0:0] icmp_ln86_1903_reg_1131;
reg   [0:0] icmp_ln86_1903_reg_1131_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1903_reg_1131_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1903_reg_1131_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1904_fu_396_p2;
reg   [0:0] icmp_ln86_1904_reg_1137;
reg   [0:0] icmp_ln86_1904_reg_1137_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1904_reg_1137_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1904_reg_1137_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1905_fu_402_p2;
reg   [0:0] icmp_ln86_1905_reg_1143;
reg   [0:0] icmp_ln86_1905_reg_1143_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1905_reg_1143_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1905_reg_1143_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1905_reg_1143_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1905_reg_1143_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1906_fu_408_p2;
reg   [0:0] icmp_ln86_1906_reg_1149;
reg   [0:0] icmp_ln86_1906_reg_1149_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1907_fu_414_p2;
reg   [0:0] icmp_ln86_1907_reg_1154;
reg   [0:0] icmp_ln86_1907_reg_1154_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1908_fu_420_p2;
reg   [0:0] icmp_ln86_1908_reg_1159;
reg   [0:0] icmp_ln86_1908_reg_1159_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1909_fu_426_p2;
reg   [0:0] icmp_ln86_1909_reg_1164;
reg   [0:0] icmp_ln86_1909_reg_1164_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1909_reg_1164_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1910_fu_432_p2;
reg   [0:0] icmp_ln86_1910_reg_1169;
reg   [0:0] icmp_ln86_1910_reg_1169_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1910_reg_1169_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1911_fu_438_p2;
reg   [0:0] icmp_ln86_1911_reg_1174;
reg   [0:0] icmp_ln86_1911_reg_1174_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1911_reg_1174_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1912_fu_444_p2;
reg   [0:0] icmp_ln86_1912_reg_1179;
reg   [0:0] icmp_ln86_1912_reg_1179_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1912_reg_1179_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1912_reg_1179_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1913_fu_450_p2;
reg   [0:0] icmp_ln86_1913_reg_1184;
reg   [0:0] icmp_ln86_1913_reg_1184_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1913_reg_1184_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1913_reg_1184_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1914_fu_456_p2;
reg   [0:0] icmp_ln86_1914_reg_1189;
reg   [0:0] icmp_ln86_1914_reg_1189_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1914_reg_1189_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1914_reg_1189_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1915_fu_462_p2;
reg   [0:0] icmp_ln86_1915_reg_1194;
reg   [0:0] icmp_ln86_1915_reg_1194_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1915_reg_1194_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1915_reg_1194_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1915_reg_1194_pp0_iter4_reg;
wire   [0:0] xor_ln104_fu_468_p2;
reg   [0:0] xor_ln104_reg_1199;
wire   [0:0] and_ln102_fu_474_p2;
reg   [0:0] and_ln102_reg_1205;
reg   [0:0] and_ln102_reg_1205_pp0_iter1_reg;
wire   [0:0] and_ln102_2137_fu_480_p2;
reg   [0:0] and_ln102_2137_reg_1212;
wire   [0:0] and_ln104_358_fu_489_p2;
reg   [0:0] and_ln104_358_reg_1218;
reg   [0:0] and_ln104_358_reg_1218_pp0_iter2_reg;
wire   [0:0] and_ln102_2139_fu_494_p2;
reg   [0:0] and_ln102_2139_reg_1224;
reg   [0:0] and_ln102_2139_reg_1224_pp0_iter2_reg;
reg   [0:0] and_ln102_2139_reg_1224_pp0_iter3_reg;
wire   [0:0] and_ln104_360_fu_503_p2;
reg   [0:0] and_ln104_360_reg_1230;
reg   [0:0] and_ln104_360_reg_1230_pp0_iter2_reg;
reg   [0:0] and_ln104_360_reg_1230_pp0_iter3_reg;
reg   [0:0] and_ln104_360_reg_1230_pp0_iter4_reg;
reg   [0:0] and_ln104_360_reg_1230_pp0_iter5_reg;
wire   [0:0] and_ln102_2140_fu_508_p2;
reg   [0:0] and_ln102_2140_reg_1236;
wire   [0:0] and_ln104_361_fu_518_p2;
reg   [0:0] and_ln104_361_reg_1241;
reg   [0:0] and_ln104_361_reg_1241_pp0_iter2_reg;
reg   [0:0] and_ln104_361_reg_1241_pp0_iter3_reg;
wire   [0:0] or_ln117_1724_fu_524_p2;
reg   [0:0] or_ln117_1724_reg_1250;
wire   [0:0] and_ln102_2138_fu_540_p2;
reg   [0:0] and_ln102_2138_reg_1256;
wire   [0:0] and_ln104_359_fu_550_p2;
reg   [0:0] and_ln104_359_reg_1262;
reg   [0:0] and_ln104_359_reg_1262_pp0_iter3_reg;
wire   [0:0] and_ln102_2142_fu_565_p2;
reg   [0:0] and_ln102_2142_reg_1268;
wire   [0:0] or_ln117_1728_fu_651_p2;
reg   [0:0] or_ln117_1728_reg_1274;
wire   [3:0] select_ln117_1847_fu_665_p3;
reg   [3:0] select_ln117_1847_reg_1279;
wire   [0:0] or_ln117_1730_fu_673_p2;
reg   [0:0] or_ln117_1730_reg_1284;
wire   [0:0] and_ln102_2143_fu_687_p2;
reg   [0:0] and_ln102_2143_reg_1292;
wire   [0:0] or_ln117_1734_fu_765_p2;
reg   [0:0] or_ln117_1734_reg_1297;
wire   [3:0] select_ln117_1853_fu_777_p3;
reg   [3:0] select_ln117_1853_reg_1302;
wire   [0:0] or_ln117_1736_fu_785_p2;
reg   [0:0] or_ln117_1736_reg_1307;
wire   [0:0] or_ln117_1740_fu_873_p2;
reg   [0:0] or_ln117_1740_reg_1313;
wire   [4:0] select_ln117_1859_fu_885_p3;
reg   [4:0] select_ln117_1859_reg_1319;
wire   [0:0] or_ln117_1742_fu_907_p2;
reg   [0:0] or_ln117_1742_reg_1324;
wire   [4:0] select_ln117_1861_fu_919_p3;
reg   [4:0] select_ln117_1861_reg_1329;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_908_fu_484_p2;
wire   [0:0] xor_ln104_910_fu_498_p2;
wire   [0:0] xor_ln104_915_fu_513_p2;
wire   [0:0] xor_ln104_907_fu_530_p2;
wire   [0:0] and_ln104_fu_535_p2;
wire   [0:0] xor_ln104_909_fu_545_p2;
wire   [0:0] xor_ln104_911_fu_556_p2;
wire   [0:0] and_ln102_2146_fu_574_p2;
wire   [0:0] and_ln102_2141_fu_561_p2;
wire   [0:0] and_ln102_2145_fu_570_p2;
wire   [0:0] or_ln117_fu_589_p2;
wire   [2:0] select_ln117_fu_594_p3;
wire   [0:0] and_ln102_2147_fu_579_p2;
wire   [2:0] select_ln117_1842_fu_601_p3;
wire   [0:0] or_ln117_1725_fu_609_p2;
wire   [2:0] select_ln117_1843_fu_614_p3;
wire   [0:0] or_ln117_1726_fu_621_p2;
wire   [0:0] and_ln102_2148_fu_584_p2;
wire   [2:0] select_ln117_1844_fu_625_p3;
wire   [2:0] select_ln117_1845_fu_639_p3;
wire   [0:0] or_ln117_1727_fu_633_p2;
wire   [3:0] zext_ln117_fu_647_p1;
wire   [3:0] select_ln117_1846_fu_657_p3;
wire   [0:0] xor_ln104_912_fu_677_p2;
wire   [0:0] and_ln102_2149_fu_691_p2;
wire   [0:0] xor_ln104_913_fu_682_p2;
wire   [0:0] and_ln102_2152_fu_705_p2;
wire   [0:0] and_ln102_2150_fu_696_p2;
wire   [0:0] or_ln117_1729_fu_715_p2;
wire   [0:0] and_ln102_2151_fu_701_p2;
wire   [3:0] select_ln117_1848_fu_720_p3;
wire   [0:0] or_ln117_1731_fu_727_p2;
wire   [3:0] select_ln117_1849_fu_732_p3;
wire   [0:0] or_ln117_1732_fu_739_p2;
wire   [0:0] and_ln102_2153_fu_710_p2;
wire   [3:0] select_ln117_1850_fu_743_p3;
wire   [0:0] or_ln117_1733_fu_751_p2;
wire   [3:0] select_ln117_1851_fu_757_p3;
wire   [3:0] select_ln117_1852_fu_769_p3;
wire   [0:0] xor_ln104_914_fu_791_p2;
wire   [0:0] and_ln102_2155_fu_800_p2;
wire   [0:0] and_ln102_2157_fu_810_p2;
wire   [0:0] and_ln102_2154_fu_796_p2;
wire   [0:0] or_ln117_1735_fu_819_p2;
wire   [4:0] zext_ln117_207_fu_824_p1;
wire   [0:0] and_ln102_2156_fu_805_p2;
wire   [4:0] select_ln117_1854_fu_827_p3;
wire   [0:0] or_ln117_1737_fu_835_p2;
wire   [4:0] select_ln117_1855_fu_840_p3;
wire   [0:0] or_ln117_1738_fu_847_p2;
wire   [0:0] and_ln102_2158_fu_814_p2;
wire   [4:0] select_ln117_1856_fu_851_p3;
wire   [0:0] or_ln117_1739_fu_859_p2;
wire   [4:0] select_ln117_1857_fu_865_p3;
wire   [4:0] select_ln117_1858_fu_877_p3;
wire   [0:0] and_ln102_2144_fu_893_p2;
wire   [0:0] and_ln102_2159_fu_897_p2;
wire   [0:0] or_ln117_1741_fu_902_p2;
wire   [4:0] select_ln117_1860_fu_912_p3;
wire   [0:0] tmp_fu_927_p3;
wire   [0:0] xor_ln104_916_fu_934_p2;
wire   [0:0] and_ln102_2160_fu_939_p2;
wire   [0:0] and_ln102_2161_fu_945_p2;
wire   [0:0] or_ln117_1743_fu_950_p2;
wire   [11:0] agg_result_fu_962_p55;
wire   [4:0] agg_result_fu_962_p56;
wire   [11:0] agg_result_fu_962_p57;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
wire   [4:0] agg_result_fu_962_p1;
wire   [4:0] agg_result_fu_962_p3;
wire   [4:0] agg_result_fu_962_p5;
wire   [4:0] agg_result_fu_962_p7;
wire   [4:0] agg_result_fu_962_p9;
wire   [4:0] agg_result_fu_962_p11;
wire   [4:0] agg_result_fu_962_p13;
wire   [4:0] agg_result_fu_962_p15;
wire   [4:0] agg_result_fu_962_p17;
wire   [4:0] agg_result_fu_962_p19;
wire   [4:0] agg_result_fu_962_p21;
wire   [4:0] agg_result_fu_962_p23;
wire   [4:0] agg_result_fu_962_p25;
wire   [4:0] agg_result_fu_962_p27;
wire  signed [4:0] agg_result_fu_962_p29;
wire  signed [4:0] agg_result_fu_962_p31;
wire  signed [4:0] agg_result_fu_962_p33;
wire  signed [4:0] agg_result_fu_962_p35;
wire  signed [4:0] agg_result_fu_962_p37;
wire  signed [4:0] agg_result_fu_962_p39;
wire  signed [4:0] agg_result_fu_962_p41;
wire  signed [4:0] agg_result_fu_962_p43;
wire  signed [4:0] agg_result_fu_962_p45;
wire  signed [4:0] agg_result_fu_962_p47;
wire  signed [4:0] agg_result_fu_962_p49;
wire  signed [4:0] agg_result_fu_962_p51;
wire  signed [4:0] agg_result_fu_962_p53;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_55_5_12_1_1_x3 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h2 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h3 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h4 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h5 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h6 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h7 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h8 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h9 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'hA ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'hB ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hC ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hD ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hE ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hF ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'h10 ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'h11 ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h12 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h13 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h14 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h15 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h16 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h17 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h18 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h19 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h1A ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h1B ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1C ),
    .din26_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_55_5_12_1_1_x3_U2601(
    .din0(12'd3578),
    .din1(12'd3990),
    .din2(12'd214),
    .din3(12'd4089),
    .din4(12'd3807),
    .din5(12'd1525),
    .din6(12'd408),
    .din7(12'd4072),
    .din8(12'd686),
    .din9(12'd4),
    .din10(12'd4038),
    .din11(12'd67),
    .din12(12'd1723),
    .din13(12'd3997),
    .din14(12'd3691),
    .din15(12'd1644),
    .din16(12'd101),
    .din17(12'd3968),
    .din18(12'd3601),
    .din19(12'd3819),
    .din20(12'd1085),
    .din21(12'd396),
    .din22(12'd1689),
    .din23(12'd4033),
    .din24(12'd1177),
    .din25(12'd830),
    .din26(12'd30),
    .def(agg_result_fu_962_p55),
    .sel(agg_result_fu_962_p56),
    .dout(agg_result_fu_962_p57)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_2137_reg_1212 <= and_ln102_2137_fu_480_p2;
        and_ln102_2138_reg_1256 <= and_ln102_2138_fu_540_p2;
        and_ln102_2139_reg_1224 <= and_ln102_2139_fu_494_p2;
        and_ln102_2139_reg_1224_pp0_iter2_reg <= and_ln102_2139_reg_1224;
        and_ln102_2139_reg_1224_pp0_iter3_reg <= and_ln102_2139_reg_1224_pp0_iter2_reg;
        and_ln102_2140_reg_1236 <= and_ln102_2140_fu_508_p2;
        and_ln102_2142_reg_1268 <= and_ln102_2142_fu_565_p2;
        and_ln102_2143_reg_1292 <= and_ln102_2143_fu_687_p2;
        and_ln102_reg_1205 <= and_ln102_fu_474_p2;
        and_ln102_reg_1205_pp0_iter1_reg <= and_ln102_reg_1205;
        and_ln104_358_reg_1218 <= and_ln104_358_fu_489_p2;
        and_ln104_358_reg_1218_pp0_iter2_reg <= and_ln104_358_reg_1218;
        and_ln104_359_reg_1262 <= and_ln104_359_fu_550_p2;
        and_ln104_359_reg_1262_pp0_iter3_reg <= and_ln104_359_reg_1262;
        and_ln104_360_reg_1230 <= and_ln104_360_fu_503_p2;
        and_ln104_360_reg_1230_pp0_iter2_reg <= and_ln104_360_reg_1230;
        and_ln104_360_reg_1230_pp0_iter3_reg <= and_ln104_360_reg_1230_pp0_iter2_reg;
        and_ln104_360_reg_1230_pp0_iter4_reg <= and_ln104_360_reg_1230_pp0_iter3_reg;
        and_ln104_360_reg_1230_pp0_iter5_reg <= and_ln104_360_reg_1230_pp0_iter4_reg;
        and_ln104_361_reg_1241 <= and_ln104_361_fu_518_p2;
        and_ln104_361_reg_1241_pp0_iter2_reg <= and_ln104_361_reg_1241;
        and_ln104_361_reg_1241_pp0_iter3_reg <= and_ln104_361_reg_1241_pp0_iter2_reg;
        icmp_ln86_1896_reg_1090 <= icmp_ln86_1896_fu_348_p2;
        icmp_ln86_1896_reg_1090_pp0_iter1_reg <= icmp_ln86_1896_reg_1090;
        icmp_ln86_1897_reg_1095 <= icmp_ln86_1897_fu_354_p2;
        icmp_ln86_1898_reg_1101 <= icmp_ln86_1898_fu_360_p2;
        icmp_ln86_1898_reg_1101_pp0_iter1_reg <= icmp_ln86_1898_reg_1101;
        icmp_ln86_1899_reg_1107 <= icmp_ln86_1899_fu_366_p2;
        icmp_ln86_1900_reg_1113 <= icmp_ln86_1900_fu_372_p2;
        icmp_ln86_1900_reg_1113_pp0_iter1_reg <= icmp_ln86_1900_reg_1113;
        icmp_ln86_1901_reg_1119 <= icmp_ln86_1901_fu_378_p2;
        icmp_ln86_1901_reg_1119_pp0_iter1_reg <= icmp_ln86_1901_reg_1119;
        icmp_ln86_1901_reg_1119_pp0_iter2_reg <= icmp_ln86_1901_reg_1119_pp0_iter1_reg;
        icmp_ln86_1902_reg_1125 <= icmp_ln86_1902_fu_384_p2;
        icmp_ln86_1902_reg_1125_pp0_iter1_reg <= icmp_ln86_1902_reg_1125;
        icmp_ln86_1902_reg_1125_pp0_iter2_reg <= icmp_ln86_1902_reg_1125_pp0_iter1_reg;
        icmp_ln86_1903_reg_1131 <= icmp_ln86_1903_fu_390_p2;
        icmp_ln86_1903_reg_1131_pp0_iter1_reg <= icmp_ln86_1903_reg_1131;
        icmp_ln86_1903_reg_1131_pp0_iter2_reg <= icmp_ln86_1903_reg_1131_pp0_iter1_reg;
        icmp_ln86_1903_reg_1131_pp0_iter3_reg <= icmp_ln86_1903_reg_1131_pp0_iter2_reg;
        icmp_ln86_1904_reg_1137 <= icmp_ln86_1904_fu_396_p2;
        icmp_ln86_1904_reg_1137_pp0_iter1_reg <= icmp_ln86_1904_reg_1137;
        icmp_ln86_1904_reg_1137_pp0_iter2_reg <= icmp_ln86_1904_reg_1137_pp0_iter1_reg;
        icmp_ln86_1904_reg_1137_pp0_iter3_reg <= icmp_ln86_1904_reg_1137_pp0_iter2_reg;
        icmp_ln86_1905_reg_1143 <= icmp_ln86_1905_fu_402_p2;
        icmp_ln86_1905_reg_1143_pp0_iter1_reg <= icmp_ln86_1905_reg_1143;
        icmp_ln86_1905_reg_1143_pp0_iter2_reg <= icmp_ln86_1905_reg_1143_pp0_iter1_reg;
        icmp_ln86_1905_reg_1143_pp0_iter3_reg <= icmp_ln86_1905_reg_1143_pp0_iter2_reg;
        icmp_ln86_1905_reg_1143_pp0_iter4_reg <= icmp_ln86_1905_reg_1143_pp0_iter3_reg;
        icmp_ln86_1905_reg_1143_pp0_iter5_reg <= icmp_ln86_1905_reg_1143_pp0_iter4_reg;
        icmp_ln86_1906_reg_1149 <= icmp_ln86_1906_fu_408_p2;
        icmp_ln86_1906_reg_1149_pp0_iter1_reg <= icmp_ln86_1906_reg_1149;
        icmp_ln86_1907_reg_1154 <= icmp_ln86_1907_fu_414_p2;
        icmp_ln86_1907_reg_1154_pp0_iter1_reg <= icmp_ln86_1907_reg_1154;
        icmp_ln86_1908_reg_1159 <= icmp_ln86_1908_fu_420_p2;
        icmp_ln86_1908_reg_1159_pp0_iter1_reg <= icmp_ln86_1908_reg_1159;
        icmp_ln86_1909_reg_1164 <= icmp_ln86_1909_fu_426_p2;
        icmp_ln86_1909_reg_1164_pp0_iter1_reg <= icmp_ln86_1909_reg_1164;
        icmp_ln86_1909_reg_1164_pp0_iter2_reg <= icmp_ln86_1909_reg_1164_pp0_iter1_reg;
        icmp_ln86_1910_reg_1169 <= icmp_ln86_1910_fu_432_p2;
        icmp_ln86_1910_reg_1169_pp0_iter1_reg <= icmp_ln86_1910_reg_1169;
        icmp_ln86_1910_reg_1169_pp0_iter2_reg <= icmp_ln86_1910_reg_1169_pp0_iter1_reg;
        icmp_ln86_1911_reg_1174 <= icmp_ln86_1911_fu_438_p2;
        icmp_ln86_1911_reg_1174_pp0_iter1_reg <= icmp_ln86_1911_reg_1174;
        icmp_ln86_1911_reg_1174_pp0_iter2_reg <= icmp_ln86_1911_reg_1174_pp0_iter1_reg;
        icmp_ln86_1912_reg_1179 <= icmp_ln86_1912_fu_444_p2;
        icmp_ln86_1912_reg_1179_pp0_iter1_reg <= icmp_ln86_1912_reg_1179;
        icmp_ln86_1912_reg_1179_pp0_iter2_reg <= icmp_ln86_1912_reg_1179_pp0_iter1_reg;
        icmp_ln86_1912_reg_1179_pp0_iter3_reg <= icmp_ln86_1912_reg_1179_pp0_iter2_reg;
        icmp_ln86_1913_reg_1184 <= icmp_ln86_1913_fu_450_p2;
        icmp_ln86_1913_reg_1184_pp0_iter1_reg <= icmp_ln86_1913_reg_1184;
        icmp_ln86_1913_reg_1184_pp0_iter2_reg <= icmp_ln86_1913_reg_1184_pp0_iter1_reg;
        icmp_ln86_1913_reg_1184_pp0_iter3_reg <= icmp_ln86_1913_reg_1184_pp0_iter2_reg;
        icmp_ln86_1914_reg_1189 <= icmp_ln86_1914_fu_456_p2;
        icmp_ln86_1914_reg_1189_pp0_iter1_reg <= icmp_ln86_1914_reg_1189;
        icmp_ln86_1914_reg_1189_pp0_iter2_reg <= icmp_ln86_1914_reg_1189_pp0_iter1_reg;
        icmp_ln86_1914_reg_1189_pp0_iter3_reg <= icmp_ln86_1914_reg_1189_pp0_iter2_reg;
        icmp_ln86_1915_reg_1194 <= icmp_ln86_1915_fu_462_p2;
        icmp_ln86_1915_reg_1194_pp0_iter1_reg <= icmp_ln86_1915_reg_1194;
        icmp_ln86_1915_reg_1194_pp0_iter2_reg <= icmp_ln86_1915_reg_1194_pp0_iter1_reg;
        icmp_ln86_1915_reg_1194_pp0_iter3_reg <= icmp_ln86_1915_reg_1194_pp0_iter2_reg;
        icmp_ln86_1915_reg_1194_pp0_iter4_reg <= icmp_ln86_1915_reg_1194_pp0_iter3_reg;
        icmp_ln86_reg_1083 <= icmp_ln86_fu_342_p2;
        icmp_ln86_reg_1083_pp0_iter1_reg <= icmp_ln86_reg_1083;
        icmp_ln86_reg_1083_pp0_iter2_reg <= icmp_ln86_reg_1083_pp0_iter1_reg;
        icmp_ln86_reg_1083_pp0_iter3_reg <= icmp_ln86_reg_1083_pp0_iter2_reg;
        or_ln117_1724_reg_1250 <= or_ln117_1724_fu_524_p2;
        or_ln117_1728_reg_1274 <= or_ln117_1728_fu_651_p2;
        or_ln117_1730_reg_1284 <= or_ln117_1730_fu_673_p2;
        or_ln117_1734_reg_1297 <= or_ln117_1734_fu_765_p2;
        or_ln117_1736_reg_1307 <= or_ln117_1736_fu_785_p2;
        or_ln117_1740_reg_1313 <= or_ln117_1740_fu_873_p2;
        or_ln117_1742_reg_1324 <= or_ln117_1742_fu_907_p2;
        p_read_reg_1078 <= p_read18_int_reg;
        p_read_reg_1078_pp0_iter1_reg <= p_read_reg_1078;
        p_read_reg_1078_pp0_iter2_reg <= p_read_reg_1078_pp0_iter1_reg;
        p_read_reg_1078_pp0_iter3_reg <= p_read_reg_1078_pp0_iter2_reg;
        p_read_reg_1078_pp0_iter4_reg <= p_read_reg_1078_pp0_iter3_reg;
        p_read_reg_1078_pp0_iter5_reg <= p_read_reg_1078_pp0_iter4_reg;
        select_ln117_1847_reg_1279 <= select_ln117_1847_fu_665_p3;
        select_ln117_1853_reg_1302 <= select_ln117_1853_fu_777_p3;
        select_ln117_1859_reg_1319 <= select_ln117_1859_fu_885_p3;
        select_ln117_1861_reg_1329 <= select_ln117_1861_fu_919_p3;
        xor_ln104_reg_1199 <= xor_ln104_fu_468_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_962_p55 = 'bx;

assign agg_result_fu_962_p56 = ((or_ln117_1743_fu_950_p2[0:0] == 1'b1) ? select_ln117_1861_reg_1329 : 5'd28);

assign and_ln102_2137_fu_480_p2 = (icmp_ln86_1897_reg_1095 & and_ln102_reg_1205);

assign and_ln102_2138_fu_540_p2 = (icmp_ln86_1898_reg_1101_pp0_iter1_reg & and_ln104_fu_535_p2);

assign and_ln102_2139_fu_494_p2 = (xor_ln104_reg_1199 & icmp_ln86_1899_reg_1107);

assign and_ln102_2140_fu_508_p2 = (icmp_ln86_1900_reg_1113 & and_ln102_2137_fu_480_p2);

assign and_ln102_2141_fu_561_p2 = (icmp_ln86_1901_reg_1119_pp0_iter1_reg & and_ln104_358_reg_1218);

assign and_ln102_2142_fu_565_p2 = (icmp_ln86_1902_reg_1125_pp0_iter1_reg & and_ln102_2138_fu_540_p2);

assign and_ln102_2143_fu_687_p2 = (icmp_ln86_1903_reg_1131_pp0_iter2_reg & and_ln104_359_reg_1262);

assign and_ln102_2144_fu_893_p2 = (icmp_ln86_1905_reg_1143_pp0_iter4_reg & and_ln104_360_reg_1230_pp0_iter4_reg);

assign and_ln102_2145_fu_570_p2 = (icmp_ln86_1906_reg_1149_pp0_iter1_reg & and_ln102_2140_reg_1236);

assign and_ln102_2146_fu_574_p2 = (xor_ln104_911_fu_556_p2 & icmp_ln86_1907_reg_1154_pp0_iter1_reg);

assign and_ln102_2147_fu_579_p2 = (and_ln102_2146_fu_574_p2 & and_ln102_2137_reg_1212);

assign and_ln102_2148_fu_584_p2 = (icmp_ln86_1908_reg_1159_pp0_iter1_reg & and_ln102_2141_fu_561_p2);

assign and_ln102_2149_fu_691_p2 = (xor_ln104_912_fu_677_p2 & icmp_ln86_1909_reg_1164_pp0_iter2_reg);

assign and_ln102_2150_fu_696_p2 = (and_ln104_358_reg_1218_pp0_iter2_reg & and_ln102_2149_fu_691_p2);

assign and_ln102_2151_fu_701_p2 = (icmp_ln86_1910_reg_1169_pp0_iter2_reg & and_ln102_2142_reg_1268);

assign and_ln102_2152_fu_705_p2 = (xor_ln104_913_fu_682_p2 & icmp_ln86_1911_reg_1174_pp0_iter2_reg);

assign and_ln102_2153_fu_710_p2 = (and_ln102_2152_fu_705_p2 & and_ln102_2138_reg_1256);

assign and_ln102_2154_fu_796_p2 = (icmp_ln86_1912_reg_1179_pp0_iter3_reg & and_ln102_2143_reg_1292);

assign and_ln102_2155_fu_800_p2 = (xor_ln104_914_fu_791_p2 & icmp_ln86_1913_reg_1184_pp0_iter3_reg);

assign and_ln102_2156_fu_805_p2 = (and_ln104_359_reg_1262_pp0_iter3_reg & and_ln102_2155_fu_800_p2);

assign and_ln102_2157_fu_810_p2 = (icmp_ln86_1914_reg_1189_pp0_iter3_reg & and_ln102_2139_reg_1224_pp0_iter3_reg);

assign and_ln102_2158_fu_814_p2 = (icmp_ln86_1904_reg_1137_pp0_iter3_reg & and_ln102_2157_fu_810_p2);

assign and_ln102_2159_fu_897_p2 = (icmp_ln86_1915_reg_1194_pp0_iter4_reg & and_ln102_2144_fu_893_p2);

assign and_ln102_2160_fu_939_p2 = (xor_ln104_916_fu_934_p2 & tmp_fu_927_p3);

assign and_ln102_2161_fu_945_p2 = (and_ln104_360_reg_1230_pp0_iter5_reg & and_ln102_2160_fu_939_p2);

assign and_ln102_fu_474_p2 = (icmp_ln86_fu_342_p2 & icmp_ln86_1896_fu_348_p2);

assign and_ln104_358_fu_489_p2 = (xor_ln104_908_fu_484_p2 & and_ln102_reg_1205);

assign and_ln104_359_fu_550_p2 = (xor_ln104_909_fu_545_p2 & and_ln104_fu_535_p2);

assign and_ln104_360_fu_503_p2 = (xor_ln104_reg_1199 & xor_ln104_910_fu_498_p2);

assign and_ln104_361_fu_518_p2 = (xor_ln104_915_fu_513_p2 & and_ln102_2139_fu_494_p2);

assign and_ln104_fu_535_p2 = (xor_ln104_907_fu_530_p2 & icmp_ln86_reg_1083_pp0_iter1_reg);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_962_p57;

assign icmp_ln86_1896_fu_348_p2 = (($signed(p_read5_int_reg) < $signed(18'd258524)) ? 1'b1 : 1'b0);

assign icmp_ln86_1897_fu_354_p2 = (($signed(p_read4_int_reg) < $signed(18'd53710)) ? 1'b1 : 1'b0);

assign icmp_ln86_1898_fu_360_p2 = (($signed(p_read10_int_reg) < $signed(18'd59110)) ? 1'b1 : 1'b0);

assign icmp_ln86_1899_fu_366_p2 = (($signed(p_read17_int_reg) < $signed(18'd39132)) ? 1'b1 : 1'b0);

assign icmp_ln86_1900_fu_372_p2 = (($signed(p_read3_int_reg) < $signed(18'd115736)) ? 1'b1 : 1'b0);

assign icmp_ln86_1901_fu_378_p2 = (($signed(p_read7_int_reg) < $signed(18'd266)) ? 1'b1 : 1'b0);

assign icmp_ln86_1902_fu_384_p2 = (($signed(p_read13_int_reg) < $signed(18'd5421)) ? 1'b1 : 1'b0);

assign icmp_ln86_1903_fu_390_p2 = (($signed(p_read11_int_reg) < $signed(18'd51660)) ? 1'b1 : 1'b0);

assign icmp_ln86_1904_fu_396_p2 = (($signed(p_read8_int_reg) < $signed(18'd454)) ? 1'b1 : 1'b0);

assign icmp_ln86_1905_fu_402_p2 = (($signed(p_read9_int_reg) < $signed(18'd121695)) ? 1'b1 : 1'b0);

assign icmp_ln86_1906_fu_408_p2 = (($signed(p_read2_int_reg) < $signed(18'd261518)) ? 1'b1 : 1'b0);

assign icmp_ln86_1907_fu_414_p2 = (($signed(p_read15_int_reg) < $signed(18'd208)) ? 1'b1 : 1'b0);

assign icmp_ln86_1908_fu_420_p2 = (($signed(p_read17_int_reg) < $signed(18'd151473)) ? 1'b1 : 1'b0);

assign icmp_ln86_1909_fu_426_p2 = (($signed(p_read2_int_reg) < $signed(18'd862)) ? 1'b1 : 1'b0);

assign icmp_ln86_1910_fu_432_p2 = (($signed(p_read16_int_reg) < $signed(18'd420)) ? 1'b1 : 1'b0);

assign icmp_ln86_1911_fu_438_p2 = (($signed(p_read1_int_reg) < $signed(18'd216082)) ? 1'b1 : 1'b0);

assign icmp_ln86_1912_fu_444_p2 = (($signed(p_read6_int_reg) < $signed(18'd1536)) ? 1'b1 : 1'b0);

assign icmp_ln86_1913_fu_450_p2 = (($signed(p_read12_int_reg) < $signed(18'd11118)) ? 1'b1 : 1'b0);

assign icmp_ln86_1914_fu_456_p2 = (($signed(p_read4_int_reg) < $signed(18'd19506)) ? 1'b1 : 1'b0);

assign icmp_ln86_1915_fu_462_p2 = (($signed(p_read8_int_reg) < $signed(18'd465)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_342_p2 = (($signed(p_read14_int_reg) < $signed(18'd489)) ? 1'b1 : 1'b0);

assign or_ln117_1724_fu_524_p2 = (and_ln104_361_fu_518_p2 | and_ln102_2140_fu_508_p2);

assign or_ln117_1725_fu_609_p2 = (or_ln117_1724_reg_1250 | and_ln102_2147_fu_579_p2);

assign or_ln117_1726_fu_621_p2 = (and_ln104_361_reg_1241 | and_ln102_2137_reg_1212);

assign or_ln117_1727_fu_633_p2 = (or_ln117_1726_fu_621_p2 | and_ln102_2148_fu_584_p2);

assign or_ln117_1728_fu_651_p2 = (or_ln117_1726_fu_621_p2 | and_ln102_2141_fu_561_p2);

assign or_ln117_1729_fu_715_p2 = (or_ln117_1728_reg_1274 | and_ln102_2150_fu_696_p2);

assign or_ln117_1730_fu_673_p2 = (and_ln104_361_reg_1241 | and_ln102_reg_1205_pp0_iter1_reg);

assign or_ln117_1731_fu_727_p2 = (or_ln117_1730_reg_1284 | and_ln102_2151_fu_701_p2);

assign or_ln117_1732_fu_739_p2 = (or_ln117_1730_reg_1284 | and_ln102_2142_reg_1268);

assign or_ln117_1733_fu_751_p2 = (or_ln117_1732_fu_739_p2 | and_ln102_2153_fu_710_p2);

assign or_ln117_1734_fu_765_p2 = (or_ln117_1730_reg_1284 | and_ln102_2138_reg_1256);

assign or_ln117_1735_fu_819_p2 = (or_ln117_1734_reg_1297 | and_ln102_2154_fu_796_p2);

assign or_ln117_1736_fu_785_p2 = (or_ln117_1734_fu_765_p2 | and_ln102_2143_fu_687_p2);

assign or_ln117_1737_fu_835_p2 = (or_ln117_1736_reg_1307 | and_ln102_2156_fu_805_p2);

assign or_ln117_1738_fu_847_p2 = (icmp_ln86_reg_1083_pp0_iter3_reg | and_ln104_361_reg_1241_pp0_iter3_reg);

assign or_ln117_1739_fu_859_p2 = (or_ln117_1738_fu_847_p2 | and_ln102_2158_fu_814_p2);

assign or_ln117_1740_fu_873_p2 = (icmp_ln86_reg_1083_pp0_iter3_reg | and_ln102_2139_reg_1224_pp0_iter3_reg);

assign or_ln117_1741_fu_902_p2 = (or_ln117_1740_reg_1313 | and_ln102_2159_fu_897_p2);

assign or_ln117_1742_fu_907_p2 = (or_ln117_1740_reg_1313 | and_ln102_2144_fu_893_p2);

assign or_ln117_1743_fu_950_p2 = (or_ln117_1742_reg_1324 | and_ln102_2161_fu_945_p2);

assign or_ln117_fu_589_p2 = (and_ln104_361_reg_1241 | and_ln102_2145_fu_570_p2);

assign select_ln117_1842_fu_601_p3 = ((or_ln117_fu_589_p2[0:0] == 1'b1) ? select_ln117_fu_594_p3 : 3'd4);

assign select_ln117_1843_fu_614_p3 = ((or_ln117_1724_reg_1250[0:0] == 1'b1) ? select_ln117_1842_fu_601_p3 : 3'd5);

assign select_ln117_1844_fu_625_p3 = ((or_ln117_1725_fu_609_p2[0:0] == 1'b1) ? select_ln117_1843_fu_614_p3 : 3'd6);

assign select_ln117_1845_fu_639_p3 = ((or_ln117_1726_fu_621_p2[0:0] == 1'b1) ? select_ln117_1844_fu_625_p3 : 3'd7);

assign select_ln117_1846_fu_657_p3 = ((or_ln117_1727_fu_633_p2[0:0] == 1'b1) ? zext_ln117_fu_647_p1 : 4'd8);

assign select_ln117_1847_fu_665_p3 = ((or_ln117_1728_fu_651_p2[0:0] == 1'b1) ? select_ln117_1846_fu_657_p3 : 4'd9);

assign select_ln117_1848_fu_720_p3 = ((or_ln117_1729_fu_715_p2[0:0] == 1'b1) ? select_ln117_1847_reg_1279 : 4'd10);

assign select_ln117_1849_fu_732_p3 = ((or_ln117_1730_reg_1284[0:0] == 1'b1) ? select_ln117_1848_fu_720_p3 : 4'd11);

assign select_ln117_1850_fu_743_p3 = ((or_ln117_1731_fu_727_p2[0:0] == 1'b1) ? select_ln117_1849_fu_732_p3 : 4'd12);

assign select_ln117_1851_fu_757_p3 = ((or_ln117_1732_fu_739_p2[0:0] == 1'b1) ? select_ln117_1850_fu_743_p3 : 4'd13);

assign select_ln117_1852_fu_769_p3 = ((or_ln117_1733_fu_751_p2[0:0] == 1'b1) ? select_ln117_1851_fu_757_p3 : 4'd14);

assign select_ln117_1853_fu_777_p3 = ((or_ln117_1734_fu_765_p2[0:0] == 1'b1) ? select_ln117_1852_fu_769_p3 : 4'd15);

assign select_ln117_1854_fu_827_p3 = ((or_ln117_1735_fu_819_p2[0:0] == 1'b1) ? zext_ln117_207_fu_824_p1 : 5'd16);

assign select_ln117_1855_fu_840_p3 = ((or_ln117_1736_reg_1307[0:0] == 1'b1) ? select_ln117_1854_fu_827_p3 : 5'd17);

assign select_ln117_1856_fu_851_p3 = ((or_ln117_1737_fu_835_p2[0:0] == 1'b1) ? select_ln117_1855_fu_840_p3 : 5'd18);

assign select_ln117_1857_fu_865_p3 = ((or_ln117_1738_fu_847_p2[0:0] == 1'b1) ? select_ln117_1856_fu_851_p3 : 5'd23);

assign select_ln117_1858_fu_877_p3 = ((or_ln117_1739_fu_859_p2[0:0] == 1'b1) ? select_ln117_1857_fu_865_p3 : 5'd24);

assign select_ln117_1859_fu_885_p3 = ((or_ln117_1740_fu_873_p2[0:0] == 1'b1) ? select_ln117_1858_fu_877_p3 : 5'd25);

assign select_ln117_1860_fu_912_p3 = ((or_ln117_1741_fu_902_p2[0:0] == 1'b1) ? select_ln117_1859_reg_1319 : 5'd26);

assign select_ln117_1861_fu_919_p3 = ((or_ln117_1742_fu_907_p2[0:0] == 1'b1) ? select_ln117_1860_fu_912_p3 : 5'd27);

assign select_ln117_fu_594_p3 = ((and_ln104_361_reg_1241[0:0] == 1'b1) ? 3'd2 : 3'd3);

assign tmp_fu_927_p3 = p_read_reg_1078_pp0_iter5_reg[32'd17];

assign xor_ln104_907_fu_530_p2 = (icmp_ln86_1896_reg_1090_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_908_fu_484_p2 = (icmp_ln86_1897_reg_1095 ^ 1'd1);

assign xor_ln104_909_fu_545_p2 = (icmp_ln86_1898_reg_1101_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_910_fu_498_p2 = (icmp_ln86_1899_reg_1107 ^ 1'd1);

assign xor_ln104_911_fu_556_p2 = (icmp_ln86_1900_reg_1113_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_912_fu_677_p2 = (icmp_ln86_1901_reg_1119_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_913_fu_682_p2 = (icmp_ln86_1902_reg_1125_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_914_fu_791_p2 = (icmp_ln86_1903_reg_1131_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_915_fu_513_p2 = (icmp_ln86_1904_reg_1137 ^ 1'd1);

assign xor_ln104_916_fu_934_p2 = (icmp_ln86_1905_reg_1143_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_fu_468_p2 = (icmp_ln86_fu_342_p2 ^ 1'd1);

assign zext_ln117_207_fu_824_p1 = select_ln117_1853_reg_1302;

assign zext_ln117_fu_647_p1 = select_ln117_1845_fu_639_p3;

endmodule //conifer_jettag_accelerator_decision_function_104
