[{"commit":{"message":"Explicit use of temp registers"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"fc7d123e915261aedb80b21dd7548e27714f7e55"},{"commit":{"message":"fixup! Add -XX:CacheLineSize= to set cache line size"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/globals_riscv.hpp"}],"sha":"244366ee3426cd0b2629726d2fab74951550fc98"}]