

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_132_1'
================================================================
* Date:           Thu Jan 12 12:36:07 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        scalv-max-sharing
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.387 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_132_1  |       65|       65|         3|          1|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%reg_file_0_0_load_read = read i16 @_ssdm_op_Read.ap_auto.half, i16 %reg_file_0_0_load"   --->   Operation 9 'read' 'reg_file_0_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_7 = load i7 %i" [scalv-max-sharing/src/correlation.cpp:137]   --->   Operation 12 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.81ns)   --->   "%icmp_ln132 = icmp_eq  i7 %i_7, i7 64" [scalv-max-sharing/src/correlation.cpp:132]   --->   Operation 14 'icmp' 'icmp_ln132' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.77ns)   --->   "%add_ln132 = add i7 %i_7, i7 1" [scalv-max-sharing/src/correlation.cpp:132]   --->   Operation 16 'add' 'add_ln132' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %icmp_ln132, void %fpga_resource_limit_hint.for.inc.1_begin, void %for.end.exitStub" [scalv-max-sharing/src/correlation.cpp:132]   --->   Operation 17 'br' 'br_ln132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7" [scalv-max-sharing/src/correlation.cpp:132]   --->   Operation 18 'specregionbegin' 'rbegin' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14" [scalv-max-sharing/src/correlation.cpp:132]   --->   Operation 19 'specregionbegin' 'rbegin1' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %i_7, i32 1, i32 5" [scalv-max-sharing/src/correlation.cpp:137]   --->   Operation 20 'partselect' 'lshr_ln' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i5 %lshr_ln" [scalv-max-sharing/src/correlation.cpp:137]   --->   Operation 21 'zext' 'zext_ln137' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln137" [scalv-max-sharing/src/correlation.cpp:137]   --->   Operation 22 'getelementptr' 'reg_file_2_0_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln137" [scalv-max-sharing/src/correlation.cpp:137]   --->   Operation 23 'getelementptr' 'reg_file_2_1_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln137 = trunc i7 %i_7" [scalv-max-sharing/src/correlation.cpp:137]   --->   Operation 24 'trunc' 'trunc_ln137' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [scalv-max-sharing/src/correlation.cpp:137]   --->   Operation 25 'load' 'reg_file_2_0_load' <Predicate = (!icmp_ln132)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 26 [2/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [scalv-max-sharing/src/correlation.cpp:137]   --->   Operation 26 'load' 'reg_file_2_1_load' <Predicate = (!icmp_ln132)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %trunc_ln137, void %arrayidx322.case.0, void %arrayidx322.case.1" [scalv-max-sharing/src/correlation.cpp:138]   --->   Operation 27 'br' 'br_ln138' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specresourcelimit_ln139 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_12, void @empty_6, void @empty_6, void @empty_6" [scalv-max-sharing/src/correlation.cpp:139]   --->   Operation 28 'specresourcelimit' 'specresourcelimit_ln139' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin1" [scalv-max-sharing/src/correlation.cpp:139]   --->   Operation 29 'specregionend' 'rend2' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specresourcelimit_ln139 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_8, void @empty_6, void @empty_6, void @empty_6" [scalv-max-sharing/src/correlation.cpp:139]   --->   Operation 30 'specresourcelimit' 'specresourcelimit_ln139' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin" [scalv-max-sharing/src/correlation.cpp:139]   --->   Operation 31 'specregionend' 'rend' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln132 = store i7 %add_ln132, i7 %i" [scalv-max-sharing/src/correlation.cpp:132]   --->   Operation 32 'store' 'store_ln132' <Predicate = (!icmp_ln132)> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln132 = br void %for.inc" [scalv-max-sharing/src/correlation.cpp:132]   --->   Operation 33 'br' 'br_ln132' <Predicate = (!icmp_ln132)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.38>
ST_2 : Operation 34 [1/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [scalv-max-sharing/src/correlation.cpp:137]   --->   Operation 34 'load' 'reg_file_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 35 [1/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [scalv-max-sharing/src/correlation.cpp:137]   --->   Operation 35 'load' 'reg_file_2_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 36 [1/1] (0.42ns)   --->   "%tmp = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load, i16 %reg_file_2_1_load, i1 %trunc_ln137" [scalv-max-sharing/src/correlation.cpp:137]   --->   Operation 36 'mux' 'tmp' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [2/2] (4.72ns)   --->   "%val1 = hmul i16 %reg_file_0_0_load_read, i16 %tmp" [scalv-max-sharing/src/correlation.cpp:137]   --->   Operation 37 'hmul' 'val1' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 44 'ret' 'ret_ln0' <Predicate = (icmp_ln132)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.96>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [scalv-max-sharing/src/correlation.cpp:130]   --->   Operation 38 'specloopname' 'specloopname_ln130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/2] (4.72ns)   --->   "%val1 = hmul i16 %reg_file_0_0_load_read, i16 %tmp" [scalv-max-sharing/src/correlation.cpp:137]   --->   Operation 39 'hmul' 'val1' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.23ns)   --->   "%store_ln138 = store i16 %val1, i11 %reg_file_2_0_addr" [scalv-max-sharing/src/correlation.cpp:138]   --->   Operation 40 'store' 'store_ln138' <Predicate = (!trunc_ln137)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln138 = br void %fpga_resource_limit_hint.for.inc.2_end" [scalv-max-sharing/src/correlation.cpp:138]   --->   Operation 41 'br' 'br_ln138' <Predicate = (!trunc_ln137)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.23ns)   --->   "%store_ln138 = store i16 %val1, i11 %reg_file_2_1_addr" [scalv-max-sharing/src/correlation.cpp:138]   --->   Operation 42 'store' 'store_ln138' <Predicate = (trunc_ln137)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln138 = br void %fpga_resource_limit_hint.for.inc.2_end" [scalv-max-sharing/src/correlation.cpp:138]   --->   Operation 43 'br' 'br_ln138' <Predicate = (trunc_ln137)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.24ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', scalv-max-sharing/src/correlation.cpp:137) on local variable 'i' [11]  (0 ns)
	'getelementptr' operation ('reg_file_2_0_addr', scalv-max-sharing/src/correlation.cpp:137) [23]  (0 ns)
	'load' operation ('reg_file_2_0_load', scalv-max-sharing/src/correlation.cpp:137) on array 'reg_file_2_0' [26]  (1.24 ns)
	blocking operation 0.007 ns on control path)

 <State 2>: 6.39ns
The critical path consists of the following:
	'load' operation ('reg_file_2_0_load', scalv-max-sharing/src/correlation.cpp:137) on array 'reg_file_2_0' [26]  (1.24 ns)
	'mux' operation ('tmp', scalv-max-sharing/src/correlation.cpp:137) [28]  (0.427 ns)
	'hmul' operation ('val1', scalv-max-sharing/src/correlation.cpp:137) [29]  (4.72 ns)

 <State 3>: 5.96ns
The critical path consists of the following:
	'hmul' operation ('val1', scalv-max-sharing/src/correlation.cpp:137) [29]  (4.72 ns)
	'store' operation ('store_ln138', scalv-max-sharing/src/correlation.cpp:138) of variable 'val1', scalv-max-sharing/src/correlation.cpp:137 on array 'reg_file_2_0' [32]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
