/*
 * DCE_8_0 Register documentation
 *
 * Copyright (C) 2014  Advanced Micro Devices, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included
 * in all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN
 * AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
 */

#ifndef DCE_8_0_SH_MASK_H
#define DCE_8_0_SH_MASK_H

#define PIPE0_PG_CONFIG__PIPE0_POWER_FORCEON_MASK 0x1
#define PIPE0_PG_CONFIG__PIPE0_POWER_FORCEON__SHIFT 0x0
#define PIPE0_PG_ENABLE__PIPE0_POWER_GATE_MASK 0x1
#define PIPE0_PG_ENABLE__PIPE0_POWER_GATE__SHIFT 0x0
#define PIPE0_PG_STATUS__PIPE0_PGFSM_READ_DATA_MASK 0xffffff
#define PIPE0_PG_STATUS__PIPE0_PGFSM_READ_DATA__SHIFT 0x0
#define PIPE0_PG_STATUS__PIPE0_DEBUG_PWR_STATUS_MASK 0x3000000
#define PIPE0_PG_STATUS__PIPE0_DEBUG_PWR_STATUS__SHIFT 0x18
#define PIPE0_PG_STATUS__PIPE0_DESIRED_PWR_STATE_MASK 0x10000000
#define PIPE0_PG_STATUS__PIPE0_DESIRED_PWR_STATE__SHIFT 0x1c
#define PIPE0_PG_STATUS__PIPE0_REQUESTED_PWR_STATE_MASK 0x20000000
#define PIPE0_PG_STATUS__PIPE0_REQUESTED_PWR_STATE__SHIFT 0x1d
#define PIPE0_PG_STATUS__PIPE0_PGFSM_PWR_STATUS_MASK 0xc0000000
#define PIPE0_PG_STATUS__PIPE0_PGFSM_PWR_STATUS__SHIFT 0x1e
#define PIPE1_PG_CONFIG__PIPE1_POWER_FORCEON_MASK 0x1
#define PIPE1_PG_CONFIG__PIPE1_POWER_FORCEON__SHIFT 0x0
#define PIPE1_PG_ENABLE__PIPE1_POWER_GATE_MASK 0x1
#define PIPE1_PG_ENABLE__PIPE1_POWER_GATE__SHIFT 0x0
#define PIPE1_PG_STATUS__PIPE1_PGFSM_READ_DATA_MASK 0xffffff
#define PIPE1_PG_STATUS__PIPE1_PGFSM_READ_DATA__SHIFT 0x0
#define PIPE1_PG_STATUS__PIPE1_DEBUG_PWR_STATUS_MASK 0x3000000
#define PIPE1_PG_STATUS__PIPE1_DEBUG_PWR_STATUS__SHIFT 0x18
#define PIPE1_PG_STATUS__PIPE1_DESIRED_PWR_STATE_MASK 0x10000000
#define PIPE1_PG_STATUS__PIPE1_DESIRED_PWR_STATE__SHIFT 0x1c
#define PIPE1_PG_STATUS__PIPE1_REQUESTED_PWR_STATE_MASK 0x20000000
#define PIPE1_PG_STATUS__PIPE1_REQUESTED_PWR_STATE__SHIFT 0x1d
#define PIPE1_PG_STATUS__PIPE1_PGFSM_PWR_STATUS_MASK 0xc0000000
#define PIPE1_PG_STATUS__PIPE1_PGFSM_PWR_STATUS__SHIFT 0x1e
#define PIPE2_PG_CONFIG__PIPE2_POWER_FORCEON_MASK 0x1
#define PIPE2_PG_CONFIG__PIPE2_POWER_FORCEON__SHIFT 0x0
#define PIPE2_PG_ENABLE__PIPE2_POWER_GATE_MASK 0x1
#define PIPE2_PG_ENABLE__PIPE2_POWER_GATE__SHIFT 0x0
#define PIPE2_PG_STATUS__PIPE2_PGFSM_READ_DATA_MASK 0xffffff
#define PIPE2_PG_STATUS__PIPE2_PGFSM_READ_DATA__SHIFT 0x0
#define PIPE2_PG_STATUS__PIPE2_DEBUG_PWR_STATUS_MASK 0x3000000
#define PIPE2_PG_STATUS__PIPE2_DEBUG_PWR_STATUS__SHIFT 0x18
#define PIPE2_PG_STATUS__PIPE2_DESIRED_PWR_STATE_MASK 0x10000000
#define PIPE2_PG_STATUS__PIPE2_DESIRED_PWR_STATE__SHIFT 0x1c
#define PIPE2_PG_STATUS__PIPE2_REQUESTED_PWR_STATE_MASK 0x20000000
#define PIPE2_PG_STATUS__PIPE2_REQUESTED_PWR_STATE__SHIFT 0x1d
#define PIPE2_PG_STATUS__PIPE2_PGFSM_PWR_STATUS_MASK 0xc0000000
#define PIPE2_PG_STATUS__PIPE2_PGFSM_PWR_STATUS__SHIFT 0x1e
#define PIPE3_PG_CONFIG__PIPE3_POWER_FORCEON_MASK 0x1
#define PIPE3_PG_CONFIG__PIPE3_POWER_FORCEON__SHIFT 0x0
#define PIPE3_PG_ENABLE__PIPE3_POWER_GATE_MASK 0x1
#define PIPE3_PG_ENABLE__PIPE3_POWER_GATE__SHIFT 0x0
#define PIPE3_PG_STATUS__PIPE3_PGFSM_READ_DATA_MASK 0xffffff
#define PIPE3_PG_STATUS__PIPE3_PGFSM_READ_DATA__SHIFT 0x0
#define PIPE3_PG_STATUS__PIPE3_DEBUG_PWR_STATUS_MASK 0x3000000
#define PIPE3_PG_STATUS__PIPE3_DEBUG_PWR_STATUS__SHIFT 0x18
#define PIPE3_PG_STATUS__PIPE3_DESIRED_PWR_STATE_MASK 0x10000000
#define PIPE3_PG_STATUS__PIPE3_DESIRED_PWR_STATE__SHIFT 0x1c
#define PIPE3_PG_STATUS__PIPE3_REQUESTED_PWR_STATE_MASK 0x20000000
#define PIPE3_PG_STATUS__PIPE3_REQUESTED_PWR_STATE__SHIFT 0x1d
#define PIPE3_PG_STATUS__PIPE3_PGFSM_PWR_STATUS_MASK 0xc0000000
#define PIPE3_PG_STATUS__PIPE3_PGFSM_PWR_STATUS__SHIFT 0x1e
#define PIPE4_PG_CONFIG__PIPE4_POWER_FORCEON_MASK 0x1
#define PIPE4_PG_CONFIG__PIPE4_POWER_FORCEON__SHIFT 0x0
#define PIPE4_PG_ENABLE__PIPE4_POWER_GATE_MASK 0x1
#define PIPE4_PG_ENABLE__PIPE4_POWER_GATE__SHIFT 0x0
#define PIPE4_PG_STATUS__PIPE4_PGFSM_READ_DATA_MASK 0xffffff
#define PIPE4_PG_STATUS__PIPE4_PGFSM_READ_DATA__SHIFT 0x0
#define PIPE4_PG_STATUS__PIPE4_DEBUG_PWR_STATUS_MASK 0x3000000
#define PIPE4_PG_STATUS__PIPE4_DEBUG_PWR_STATUS__SHIFT 0x18
#define PIPE4_PG_STATUS__PIPE4_DESIRED_PWR_STATE_MASK 0x10000000
#define PIPE4_PG_STATUS__PIPE4_DESIRED_PWR_STATE__SHIFT 0x1c
#define PIPE4_PG_STATUS__PIPE4_REQUESTED_PWR_STATE_MASK 0x20000000
#define PIPE4_PG_STATUS__PIPE4_REQUESTED_PWR_STATE__SHIFT 0x1d
#define PIPE4_PG_STATUS__PIPE4_PGFSM_PWR_STATUS_MASK 0xc0000000
#define PIPE4_PG_STATUS__PIPE4_PGFSM_PWR_STATUS__SHIFT 0x1e
#define PIPE5_PG_CONFIG__PIPE5_POWER_FORCEON_MASK 0x1
#define PIPE5_PG_CONFIG__PIPE5_POWER_FORCEON__SHIFT 0x0
#define PIPE5_PG_ENABLE__PIPE5_POWER_GATE_MASK 0x1
#define PIPE5_PG_ENABLE__PIPE5_POWER_GATE__SHIFT 0x0
#define PIPE5_PG_STATUS__PIPE5_PGFSM_READ_DATA_MASK 0xffffff
#define PIPE5_PG_STATUS__PIPE5_PGFSM_READ_DATA__SHIFT 0x0
#define PIPE5_PG_STATUS__PIPE5_DEBUG_PWR_STATUS_MASK 0x3000000
#define PIPE5_PG_STATUS__PIPE5_DEBUG_PWR_STATUS__SHIFT 0x18
#define PIPE5_PG_STATUS__PIPE5_DESIRED_PWR_STATE_MASK 0x10000000
#define PIPE5_PG_STATUS__PIPE5_DESIRED_PWR_STATE__SHIFT 0x1c
#define PIPE5_PG_STATUS__PIPE5_REQUESTED_PWR_STATE_MASK 0x20000000
#define PIPE5_PG_STATUS__PIPE5_REQUESTED_PWR_STATE__SHIFT 0x1d
#define PIPE5_PG_STATUS__PIPE5_PGFSM_PWR_STATUS_MASK 0xc0000000
#define PIPE5_PG_STATUS__PIPE5_PGFSM_PWR_STATUS__SHIFT 0x1e
#define DC_IP_REQUEST_CNTL__IP_REQUEST_EN_MASK 0x1
#define DC_IP_REQUEST_CNTL__IP_REQUEST_EN__SHIFT 0x0
#define DC_PGFSM_CONFIG_REG__PGFSM_CONFIG_REG_MASK 0xffffffff
#define DC_PGFSM_CONFIG_REG__PGFSM_CONFIG_REG__SHIFT 0x0
#define DC_PGFSM_WRITE_REG__PGFSM_WRITE_REG_MASK 0xffffffff
#define DC_PGFSM_WRITE_REG__PGFSM_WRITE_REG__SHIFT 0x0
#define DC_PGCNTL_STATUS_REG__SWREQ_RWOP_BUSY_MASK 0x1
#define DC_PGCNTL_STATUS_REG__SWREQ_RWOP_BUSY__SHIFT 0x0
#define DC_PGCNTL_STATUS_REG__SWREQ_RWOP_FORCE_MASK 0x2
#define DC_PGCNTL_STATUS_REG__SWREQ_RWOP_FORCE__SHIFT 0x1
#define DC_PGCNTL_STATUS_REG__IPREQ_IGNORE_STATUS_MASK 0x4
#define DC_PGCNTL_STATUS_REG__IPREQ_IGNORE_STATUS__SHIFT 0x2
#define DC_PGCNTL_STATUS_REG__DCPG_ECO_DEBUG_MASK 0xffff0000
#define DC_PGCNTL_STATUS_REG__DCPG_ECO_DEBUG__SHIFT 0x10
#define DCPG_TEST_DEBUG_INDEX__DCPG_TEST_DEBUG_INDEX_MASK 0xff
#define DCPG_TEST_DEBUG_INDEX__DCPG_TEST_DEBUG_INDEX__SHIFT 0x0
#define DCPG_TEST_DEBUG_INDEX__DCPG_TEST_DEBUG_WRITE_EN_MASK 0x100
#define DCPG_TEST_DEBUG_INDEX__DCPG_TEST_DEBUG_WRITE_EN__SHIFT 0x8
#define DCPG_TEST_DEBUG_DATA__DCPG_TEST_DEBUG_DATA_MASK 0xffffffff
#define DCPG_TEST_DEBUG_DATA__DCPG_TEST_DEBUG_DATA__SHIFT 0x0
#define BL1_PWM_AMBIENT_LIGHT_LEVEL__BL1_PWM_AMBIENT_LIGHT_LEVEL_MASK 0x1ffff
#define BL1_PWM_AMBIENT_LIGHT_LEVEL__BL1_PWM_AMBIENT_LIGHT_LEVEL__SHIFT 0x0
#define BL1_PWM_USER_LEVEL__BL1_PWM_USER_LEVEL_MASK 0x1ffff
#define BL1_PWM_USER_LEVEL__BL1_PWM_USER_LEVEL__SHIFT 0x0
#define BL1_PWM_TARGET_ABM_LEVEL__BL1_PWM_TARGET_ABM_LEVEL_MASK 0x1ffff
#define BL1_PWM_TARGET_ABM_LEVEL__BL1_PWM_TARGET_ABM_LEVEL__SHIFT 0x0
#define BL1_PWM_CURRENT_ABM_LEVEL__BL1_PWM_CURRENT_ABM_LEVEL_MASK 0x1ffff
#define BL1_PWM_CURRENT_ABM_LEVEL__BL1_PWM_CURRENT_ABM_LEVEL__SHIFT 0x0
#define BL1_PWM_FINAL_DUTY_CYCLE__BL1_PWM_FINAL_DUTY_CYCLE_MASK 0x1ffff
#define BL1_PWM_FINAL_DUTY_CYCLE__BL1_PWM_FINAL_DUTY_CYCLE__SHIFT 0x0
#define BL1_PWM_MINIMUM_DUTY_CYCLE__BL1_PWM_MINIMUM_DUTY_CYCLE_MASK 0x1ffff
#define BL1_PWM_MINIMUM_DUTY_CYCLE__BL1_PWM_MINIMUM_DUTY_CYCLE__SHIFT 0x0
#define BL1_PWM_ABM_CNTL__BL1_PWM_USE_ABM_EN_MASK 0x1
#define BL1_PWM_ABM_CNTL__BL1_PWM_USE_ABM_EN__SHIFT 0x0
#define BL1_PWM_ABM_CNTL__BL1_PWM_USE_AMBIENT_LEVEL_EN_MASK 0x2
#define BL1_PWM_ABM_CNTL__BL1_PWM_USE_AMBIENT_LEVEL_EN__SHIFT 0x1
#define BL1_PWM_ABM_CNTL__BL1_PWM_AUTO_UPDATE_CURRENT_ABM_LEVEL_EN_MASK 0x4
#define BL1_PWM_ABM_CNTL__BL1_PWM_AUTO_UPDATE_CURRENT_ABM_LEVEL_EN__SHIFT 0x2
#define BL1_PWM_ABM_CNTL__BL1_PWM_AUTO_CALC_FINAL_DUTY_CYCLE_EN_MASK 0x8
#define BL1_PWM_ABM_CNTL__BL1_PWM_AUTO_CALC_FINAL_DUTY_CYCLE_EN__SHIFT 0x3
#define BL1_PWM_ABM_CNTL__BL1_PWM_AUTO_UPDATE_CURRENT_ABM_STEP_SIZE_MASK 0xffff0000
#define BL1_PWM_ABM_CNTL__BL1_PWM_AUTO_UPDATE_CURRENT_ABM_STEP_SIZE__SHIFT 0x10
#define BL1_PWM_BL_UPDATE_SAMPLE_RATE__BL1_PWM_BL_UPDATE_SAMPLE_RATE_COUNT_EN_MASK 0x1
#define BL1_PWM_BL_UPDATE_SAMPLE_RATE__BL1_PWM_BL_UPDATE_SAMPLE_RATE_COUNT_EN__SHIFT 0x0
#define BL1_PWM_BL_UPDATE_SAMPLE_RATE__BL1_PWM_BL_UPDATE_RESET_SAMPLE_RATE_FRAME_COUNTER_MASK 0x2
#define BL1_PWM_BL_UPDATE_SAMPLE_RATE__BL1_PWM_BL_UPDATE_RESET_SAMPLE_RATE_FRAME_COUNTER__SHIFT 0x1
#define BL1_PWM_BL_UPDATE_SAMPLE_RATE__BL1_PWM_BL_UPDATE_SAMPLE_RATE_FRAME_COUNT_MASK 0xff00
#define BL1_PWM_BL_UPDATE_SAMPLE_RATE__BL1_PWM_BL_UPDATE_SAMPLE_RATE_FRAME_COUNT__SHIFT 0x8
#define BL1_PWM_BL_UPDATE_SAMPLE_RATE__BL1_PWM_BL_UPDATE_INITIAL_SAMPLE_RATE_COUNT_VALUE_WHEN_RESET_MASK 0xff0000
#define BL1_PWM_BL_UPDATE_SAMPLE_RATE__BL1_PWM_BL_UPDATE_INITIAL_SAMPLE_RATE_COUNT_VALUE_WHEN_RESET__SHIFT 0x10
#define BL1_PWM_BL_UPDATE_SAMPLE_RATE__ABM1_HGLS_REG_LOCK_MASK 0x80000000
#define BL1_PWM_BL_UPDATE_SAMPLE_RATE__ABM1_HGLS_REG_LOCK__SHIFT 0x1f
#define BL1_PWM_GRP2_REG_LOCK__BL1_PWM_GRP2_REG_LOCK_MASK 0x1
#define BL1_PWM_GRP2_REG_LOCK__BL1_PWM_GRP2_REG_LOCK__SHIFT 0x0
#define BL1_PWM_GRP2_REG_LOCK__BL1_PWM_GRP2_REG_UPDATE_PENDING_MASK 0x100
#define BL1_PWM_GRP2_REG_LOCK__BL1_PWM_GRP2_REG_UPDATE_PENDING__SHIFT 0x8
#define BL1_PWM_GRP2_REG_LOCK__BL1_PWM_GRP2_UPDATE_AT_FRAME_START_MASK 0x10000
#define BL1_PWM_GRP2_REG_LOCK__BL1_PWM_GRP2_UPDATE_AT_FRAME_START__SHIFT 0x10
#define BL1_PWM_GRP2_REG_LOCK__BL1_PWM_GRP2_FRAME_START_DISP_SEL_MASK 0xe0000
#define BL1_PWM_GRP2_REG_LOCK__BL1_PWM_GRP2_FRAME_START_DISP_SEL__SHIFT 0x11
#define BL1_PWM_GRP2_REG_LOCK__BL1_PWM_GRP2_READBACK_DB_REG_VALUE_EN_MASK 0x1000000
#define BL1_PWM_GRP2_REG_LOCK__BL1_PWM_GRP2_READBACK_DB_REG_VALUE_EN__SHIFT 0x18
#define BL1_PWM_GRP2_REG_LOCK__BL1_PWM_GRP2_IGNORE_MASTER_LOCK_EN_MASK 0x80000000
#define BL1_PWM_GRP2_REG_LOCK__BL1_PWM_GRP2_IGNORE_MASTER_LOCK_EN__SHIFT 0x1f
#define DC_ABM1_CNTL__ABM1_EN_MASK 0x1
#define DC_ABM1_CNTL__ABM1_EN__SHIFT 0x0
#define DC_ABM1_CNTL__ABM1_SOURCE_SELECT_MASK 0x700
#define DC_ABM1_CNTL__ABM1_SOURCE_SELECT__SHIFT 0x8
#define DC_ABM1_CNTL__ABM1_BLANK_MODE_SUPPORT_ENABLE_MASK 0x80000000
#define DC_ABM1_CNTL__ABM1_BLANK_MODE_SUPPORT_ENABLE__SHIFT 0x1f
#define DC_ABM1_IPCSC_COEFF_SEL__ABM1_IPCSC_COEFF_SEL_B_MASK 0xf
#define DC_ABM1_IPCSC_COEFF_SEL__ABM1_IPCSC_COEFF_SEL_B__SHIFT 0x0
#define DC_ABM1_IPCSC_COEFF_SEL__ABM1_IPCSC_COEFF_SEL_G_MASK 0xf00
#define DC_ABM1_IPCSC_COEFF_SEL__ABM1_IPCSC_COEFF_SEL_G__SHIFT 0x8
#define DC_ABM1_IPCSC_COEFF_SEL__ABM1_IPCSC_COEFF_SEL_R_MASK 0xf0000
#define DC_ABM1_IPCSC_COEFF_SEL__ABM1_IPCSC_COEFF_SEL_R__SHIFT 0x10
#define DC_ABM1_IPCSC_COEFF_SEL__ABM1_HGLS_REG_LOCK_MASK 0x80000000
#define DC_ABM1_IPCSC_COEFF_SEL__ABM1_HGLS_REG_LOCK__SHIFT 0x1f
#define DC_ABM1_ACE_OFFSET_SLOPE_0__ABM1_ACE_SLOPE_0_MASK 0x7fff
#define DC_ABM1_ACE_OFFSET_SLOPE_0__ABM1_ACE_SLOPE_0__SHIFT 0x0
#define DC_ABM1_ACE_OFFSET_SLOPE_0__ABM1_ACE_OFFSET_0_MASK 0x7ff0000
#define DC_ABM1_ACE_OFFSET_SLOPE_0__ABM1_ACE_OFFSET_0__SHIFT 0x10
#define DC_ABM1_ACE_OFFSET_SLOPE_0__ABM1_ACE_LOCK_MASK 0x80000000
#define DC_ABM1_ACE_OFFSET_SLOPE_0__ABM1_ACE_LOCK__SHIFT 0x1f
#define DC_ABM1_ACE_OFFSET_SLOPE_1__ABM1_ACE_SLOPE_1_MASK 0x7fff
#define DC_ABM1_ACE_OFFSET_SLOPE_1__ABM1_ACE_SLOPE_1__SHIFT 0x0
#define DC_ABM1_ACE_OFFSET_SLOPE_1__ABM1_ACE_OFFSET_1_MASK 0x7ff0000
#define DC_ABM1_ACE_OFFSET_SLOPE_1__ABM1_ACE_OFFSET_1__SHIFT 0x10
#define DC_ABM1_ACE_OFFSET_SLOPE_1__ABM1_ACE_LOCK_MASK 0x80000000
#define DC_ABM1_ACE_OFFSET_SLOPE_1__ABM1_ACE_LOCK__SHIFT 0x1f
#define DC_ABM1_ACE_OFFSET_SLOPE_2__ABM1_ACE_SLOPE_2_MASK 0x7fff
#define DC_ABM1_ACE_OFFSET_SLOPE_2__ABM1_ACE_SLOPE_2__SHIFT 0x0
#define DC_ABM1_ACE_OFFSET_SLOPE_2__ABM1_ACE_OFFSET_2_MASK 0x7ff0000
#define DC_ABM1_ACE_OFFSET_SLOPE_2__ABM1_ACE_OFFSET_2__SHIFT 0x10
#define DC_ABM1_ACE_OFFSET_SLOPE_2__ABM1_ACE_LOCK_MASK 0x80000000
#define DC_ABM1_ACE_OFFSET_SLOPE_2__ABM1_ACE_LOCK__SHIFT 0x1f
#define DC_ABM1_ACE_OFFSET_SLOPE_3__ABM1_ACE_SLOPE_3_MASK 0x7fff
#define DC_ABM1_ACE_OFFSET_SLOPE_3__ABM1_ACE_SLOPE_3__SHIFT 0x0
#define DC_ABM1_ACE_OFFSET_SLOPE_3__ABM1_ACE_OFFSET_3_MASK 0x7ff0000
#define DC_ABM1_ACE_OFFSET_SLOPE_3__ABM1_ACE_OFFSET_3__SHIFT 0x10
#define DC_ABM1_ACE_OFFSET_SLOPE_3__ABM1_ACE_LOCK_MASK 0x80000000
#define DC_ABM1_ACE_OFFSET_SLOPE_3__ABM1_ACE_LOCK__SHIFT 0x1f
#define DC_ABM1_ACE_OFFSET_SLOPE_4__ABM1_ACE_SLOPE_4_MASK 0x7fff
#define DC_ABM1_ACE_OFFSET_SLOPE_4__ABM1_ACE_SLOPE_4__SHIFT 0x0
#define DC_ABM1_ACE_OFFSET_SLOPE_4__ABM1_ACE_OFFSET_4_MASK 0x7ff0000
#define DC_ABM1_ACE_OFFSET_SLOPE_4__ABM1_ACE_OFFSET_4__SHIFT 0x10
#define DC_ABM1_ACE_OFFSET_SLOPE_4__ABM1_ACE_LOCK_MASK 0x80000000
#define DC_ABM1_ACE_OFFSET_SLOPE_4__ABM1_ACE_LOCK__SHIFT 0x1f
#define DC_ABM1_ACE_THRES_12__ABM1_ACE_THRES_1_MASK 0x3ff
#define DC_ABM1_ACE_THRES_12__ABM1_ACE_THRES_1__SHIFT 0x0
#define DC_ABM1_ACE_THRES_12__ABM1_ACE_THRES_2_MASK 0x3ff0000
#define DC_ABM1_ACE_THRES_12__ABM1_ACE_THRES_2__SHIFT 0x10
#define DC_ABM1_ACE_THRES_12__ABM1_ACE_LOCK_MASK 0x80000000
#define DC_ABM1_ACE_THRES_12__ABM1_ACE_LOCK__SHIFT 0x1f
#define DC_ABM1_ACE_THRES_34__ABM1_ACE_THRES_3_MASK 0x3ff
#define DC_ABM1_ACE_THRES_34__ABM1_ACE_THRES_3__SHIFT 0x0
#define DC_ABM1_ACE_THRES_34__ABM1_ACE_THRES_4_MASK 0x3ff0000
#define DC_ABM1_ACE_THRES_34__ABM1_ACE_THRES_4__SHIFT 0x10
#define DC_ABM1_ACE_THRES_34__ABM1_ACE_IGNORE_MASTER_LOCK_EN_MASK 0x10000000
#define DC_ABM1_ACE_THRES_34__ABM1_ACE_IGNORE_MASTER_LOCK_EN__SHIFT 0x1c
#define DC_ABM1_ACE_THRES_34__ABM1_ACE_READBACK_DB_REG_VALUE_EN_MASK 0x20000000
#define DC_ABM1_ACE_THRES_34__ABM1_ACE_READBACK_DB_REG_VALUE_EN__SHIFT 0x1d
#define DC_ABM1_ACE_THRES_34__ABM1_ACE_DBUF_REG_UPDATE_PENDING_MASK 0x40000000
#define DC_ABM1_ACE_THRES_34__ABM1_ACE_DBUF_REG_UPDATE_PENDING__SHIFT 0x1e
#define DC_ABM1_ACE_THRES_34__ABM1_ACE_LOCK_MASK 0x80000000
#define DC_ABM1_ACE_THRES_34__ABM1_ACE_LOCK__SHIFT 0x1f
#define DC_ABM1_ACE_CNTL_MISC__ABM1_ACE_REG_WR_MISSED_FRAME_MASK 0x1
#define DC_ABM1_ACE_CNTL_MISC__ABM1_ACE_REG_WR_MISSED_FRAME__SHIFT 0x0
#define DC_ABM1_ACE_CNTL_MISC__ABM1_ACE_REG_WR_MISSED_FRAME_CLEAR_MASK 0x100
#define DC_ABM1_ACE_CNTL_MISC__ABM1_ACE_REG_WR_MISSED_FRAME_CLEAR__SHIFT 0x8
#define DC_ABM1_DEBUG_MISC__ABM1_HG_FORCE_INTERRUPT_MASK 0x1
#define DC_ABM1_DEBUG_MISC__ABM1_HG_FORCE_INTERRUPT__SHIFT 0x0
#define DC_ABM1_DEBUG_MISC__ABM1_LS_FORCE_INTERRUPT_MASK 0x100
#define DC_ABM1_DEBUG_MISC__ABM1_LS_FORCE_INTERRUPT__SHIFT 0x8
#define DC_ABM1_DEBUG_MISC__ABM1_BL_FORCE_INTERRUPT_MASK 0x10000
#define DC_ABM1_DEBUG_MISC__ABM1_BL_FORCE_INTERRUPT__SHIFT 0x10
#define DC_ABM1_HGLS_REG_READ_PROGRESS__ABM1_HG_REG_READ_IN_PROGRESS_MASK 0x1
#define DC_ABM1_HGLS_REG_READ_PROGRESS__ABM1_HG_REG_READ_IN_PROGRESS__SHIFT 0x0
#define DC_ABM1_HGLS_REG_READ_PROGRESS__ABM1_LS_REG_READ_IN_PROGRESS_MASK 0x2
#define DC_ABM1_HGLS_REG_READ_PROGRESS__ABM1_LS_REG_READ_IN_PROGRESS__SHIFT 0x1
#define DC_ABM1_HGLS_REG_READ_PROGRESS__ABM1_BL_REG_READ_IN_PROGRESS_MASK 0x4
#define DC_ABM1_HGLS_REG_READ_PROGRESS__ABM1_BL_REG_READ_IN_PROGRESS__SHIFT 0x2
#define DC_ABM1_HGLS_REG_READ_PROGRESS__ABM1_HG_REG_READ_MISSED_FRAME_MASK 0x100
#define DC_ABM1_HGLS_REG_READ_PROGRESS__ABM1_HG_REG_READ_MISSED_FRAME__SHIFT 0x8
#define DC_ABM1_HGLS_REG_READ_PROGRESS__ABM1_LS_REG_READ_MISSED_FRAME_MASK 0x200
#define DC_ABM1_HGLS_REG_READ_PROGRESS__ABM1_LS_REG_READ_MISSED_FRAME__SHIFT 0x9
#define DC_ABM1_HGLS_REG_READ_PROGRESS__ABM1_BL_REG_READ_MISSED_FRAME_MASK 0x400
#define DC_ABM1_HGLS_REG_READ_PROGRESS__ABM1_BL_REG_READ_MISSED_FRAME__SHIFT 0xa
#define DC_ABM1_HGLS_REG_READ_PROGRESS__ABM1_HG_REG_READ_MISSED_FRAME_CLEAR_MASK 0x10000
#define DC_ABM1_HGLS_REG_READ_PROGRESS__ABM1_HG_REG_READ_MISSED_FRAME_CLEAR__SHIFT 0x10
#define DC_ABM1_HGLS_REG_READ_PROGRESS__ABM1_LS_REG_READ_MISSED_FRAME_CLEAR_MASK 0x1000000
#define DC_ABM1_HGLS_REG_READ_PROGRESS__ABM1_LS_REG_READ_MISSED_FRAME_CLEAR__SHIFT 0x18
#define DC_ABM1_HGLS_REG_READ_PROGRESS__ABM1_BL_REG_READ_MISSED_FRAME_CLEAR_MASK 0x80000000
#define DC_ABM1_HGLS_REG_READ_PROGRESS__ABM1_BL_REG_READ_MISSED_FRAME_CLEAR__SHIFT 0x1f
#define DC_ABM1_HG_MISC_CTRL__ABM1_HG_NUM_OF_BINS_SEL_MASK 0x3
#define DC_ABM1_HG_MISC_CTRL__ABM1_HG_NUM_OF_BINS_SEL__SHIFT 0x0
#define DC_ABM1_HG_MISC_CTRL__ABM1_HG_VMAX_SEL_MASK 0x100
#define DC_ABM1_HG_MISC_CTRL__ABM1_HG_VMAX_SEL__SHIFT 0x8
#define DC_ABM1_HG_MISC_CTRL__ABM1_HG_FINE_MODE_BIN_SEL_MASK 0x1000
#define DC_ABM1_HG_MISC_CTRL__ABM1_HG_FINE_MODE_BIN_SEL__SHIFT 0xc
#define DC_ABM1_HG_MISC_CTRL__ABM1_HG_BIN_BITWIDTH_SIZE_SEL_MASK 0x30000
#define DC_ABM1_HG_MISC_CTRL__ABM1_HG_BIN_BITWIDTH_SIZE_SEL__SHIFT 0x10
#define DC_ABM1_HG_MISC_CTRL__ABM1_OVR_SCAN_PIXEL_PROCESS_EN_MASK 0x100000
#define DC_ABM1_HG_MISC_CTRL__ABM1_OVR_SCAN_PIXEL_PROCESS_EN__SHIFT 0x14
#define DC_ABM1_HG_MISC_CTRL__ABM1_DBUF_HGLS_READBACK_DB_REG_VALUE_EN_MASK 0x800000
#define DC_ABM1_HG_MISC_CTRL__ABM1_DBUF_HGLS_READBACK_DB_REG_VALUE_EN__SHIFT 0x17
#define DC_ABM1_HG_MISC_CTRL__ABM1_DBUF_HGLS_REG_FRAME_START_DISP_SEL_MASK 0x7000000
#define DC_ABM1_HG_MISC_CTRL__ABM1_DBUF_HGLS_REG_FRAME_START_DISP_SEL__SHIFT 0x18
#define DC_ABM1_HG_MISC_CTRL__ABM1_DBUF_HGLS_REG_UPDATE_AT_FRAME_START_MASK 0x10000000
#define DC_ABM1_HG_MISC_CTRL__ABM1_DBUF_HGLS_REG_UPDATE_AT_FRAME_START__SHIFT 0x1c
#define DC_ABM1_HG_MISC_CTRL__ABM1_HGLS_IGNORE_MASTER_LOCK_EN_MASK 0x20000000
#define DC_ABM1_HG_MISC_CTRL__ABM1_HGLS_IGNORE_MASTER_LOCK_EN__SHIFT 0x1d
#define DC_ABM1_HG_MISC_CTRL__ABM1_DBUF_HGLS_REG_UPDATE_PENDING_MASK 0x40000000
#define DC_ABM1_HG_MISC_CTRL__ABM1_DBUF_HGLS_REG_UPDATE_PENDING__SHIFT 0x1e
#define DC_ABM1_HG_MISC_CTRL__ABM1_HGLS_REG_LOCK_MASK 0x80000000
#define DC_ABM1_HG_MISC_CTRL__ABM1_HGLS_REG_LOCK__SHIFT 0x1f
#define DC_ABM1_LS_SUM_OF_LUMA__ABM1_LS_SUM_OF_LUMA_MASK 0xffffffff
#define DC_ABM1_LS_SUM_OF_LUMA__ABM1_LS_SUM_OF_LUMA__SHIFT 0x0
#define DC_ABM1_LS_MIN_MAX_LUMA__ABM1_LS_MIN_LUMA_MASK 0x3ff
#define DC_ABM1_LS_MIN_MAX_LUMA__ABM1_LS_MIN_LUMA__SHIFT 0x0
#define DC_ABM1_LS_MIN_MAX_LUMA__ABM1_LS_MAX_LUMA_MASK 0x3ff0000
#define DC_ABM1_LS_MIN_MAX_LUMA__ABM1_LS_MAX_LUMA__SHIFT 0x10
#define DC_ABM1_LS_FILTERED_MIN_MAX_LUMA__ABM1_LS_FILTERED_MIN_LUMA_MASK 0x3ff
#define DC_ABM1_LS_FILTERED_MIN_MAX_LUMA__ABM1_LS_FILTERED_MIN_LUMA__SHIFT 0x0
#define DC_ABM1_LS_FILTERED_MIN_MAX_LUMA__ABM1_LS_FILTERED_MAX_LUMA_MASK 0x3ff0000
#define DC_ABM1_LS_FILTERED_MIN_MAX_LUMA__ABM1_LS_FILTERED_MAX_LUMA__SHIFT 0x10
#define DC_ABM1_LS_PIXEL_COUNT__ABM1_LS_PIXEL_COUNT_MASK 0xffffff
#define DC_ABM1_LS_PIXEL_COUNT__ABM1_LS_PIXEL_COUNT__SHIFT 0x0
#define DC_ABM1_LS_OVR_SCAN_BIN__ABM1_LS_OVR_SCAN_BIN_MASK 0xffffff
#define DC_ABM1_LS_OVR_SCAN_BIN__ABM1_LS_OVR_SCAN_BIN__SHIFT 0x0
#define DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES__ABM1_LS_MIN_PIXEL_VALUE_THRES_MASK 0x3ff
#define DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES__ABM1_LS_MIN_PIXEL_VALUE_THRES__SHIFT 0x0
#define DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES__ABM1_LS_MAX_PIXEL_VALUE_THRES_MASK 0x3ff0000
#define DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES__ABM1_LS_MAX_PIXEL_VALUE_THRES__SHIFT 0x10
#define DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES__ABM1_HGLS_REG_LOCK_MASK 0x80000000
#define DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES__ABM1_HGLS_REG_LOCK__SHIFT 0x1f
#define DC_ABM1_LS_MIN_PIXEL_VALUE_COUNT__ABM1_LS_MIN_PIXEL_VALUE_COUNT_MASK 0xffffff
#define DC_ABM1_LS_MIN_PIXEL_VALUE_COUNT__ABM1_LS_MIN_PIXEL_VALUE_COUNT__SHIFT 0x0
#define DC_ABM1_LS_MAX_PIXEL_VALUE_COUNT__ABM1_LS_MAX_PIXEL_VALUE_COUNT_MASK 0xffffff
#define DC_ABM1_LS_MAX_PIXEL_VALUE_COUNT__ABM1_LS_MAX_PIXEL_VALUE_COUNT__SHIFT 0x0
#define DC_ABM1_HG_SAMPLE_RATE__ABM1_HG_SAMPLE_RATE_COUNT_EN_MASK 0x1
#define DC_ABM1_HG_SAMPLE_RATE__ABM1_HG_SAMPLE_RATE_COUNT_EN__SHIFT 0x0
#define DC_ABM1_HG_SAMPLE_RATE__ABM1_HG_RESET_SAMPLE_RATE_FRAME_COUNTER_MASK 0x2
#define DC_ABM1_HG_SAMPLE_RATE__ABM1_HG_RESET_SAMPLE_RATE_FRAME_COUNTER__SHIFT 0x1
#define DC_ABM1_HG_SAMPLE_RATE__ABM1_HG_SAMPLE_RATE_FRAME_COUNT_MASK 0xff00
#define DC_ABM1_HG_SAMPLE_RATE__ABM1_HG_SAMPLE_RATE_FRAME_COUNT__SHIFT 0x8
#define DC_ABM1_HG_SAMPLE_RATE__ABM1_HG_INITIAL_SAMPLE_RATE_COUNT_VALUE_WHEN_RESET_MASK 0xff0000
#define DC_ABM1_HG_SAMPLE_RATE__ABM1_HG_INITIAL_SAMPLE_RATE_COUNT_VALUE_WHEN_RESET__SHIFT 0x10
#define DC_ABM1_HG_SAMPLE_RATE__ABM1_HGLS_REG_LOCK_MASK 0x80000000
#define DC_ABM1_HG_SAMPLE_RATE__ABM1_HGLS_REG_LOCK__SHIFT 0x1f
#define DC_ABM1_LS_SAMPLE_RATE__ABM1_LS_SAMPLE_RATE_COUNT_EN_MASK 0x1
#define DC_ABM1_LS_SAMPLE_RATE__ABM1_LS_SAMPLE_RATE_COUNT_EN__SHIFT 0x0
#define DC_ABM1_LS_SAMPLE_RATE__ABM1_LS_RESET_SAMPLE_RATE_FRAME_COUNTER_MASK 0x2
#define DC_ABM1_LS_SAMPLE_RATE__ABM1_LS_RESET_SAMPLE_RATE_FRAME_COUNTER__SHIFT 0x1
#define DC_ABM1_LS_SAMPLE_RATE__ABM1_LS_SAMPLE_RATE_FRAME_COUNT_MASK 0xff00
#define DC_ABM1_LS_SAMPLE_RATE__ABM1_LS_SAMPLE_RATE_FRAME_COUNT__SHIFT 0x8
#define DC_ABM1_LS_SAMPLE_RATE__ABM1_LS_INITIAL_SAMPLE_RATE_COUNT_VALUE_WHEN_RESET_MASK 0xff0000
#define DC_ABM1_LS_SAMPLE_RATE__ABM1_LS_INITIAL_SAMPLE_RATE_COUNT_VALUE_WHEN_RESET__SHIFT 0x10
#define DC_ABM1_LS_SAMPLE_RATE__ABM1_HGLS_REG_LOCK_MASK 0x80000000
#define DC_ABM1_LS_SAMPLE_RATE__ABM1_HGLS_REG_LOCK__SHIFT 0x1f
#define DC_ABM1_HG_BIN_1_32_SHIFT_FLAG__ABM1_HG_BIN_1_32_SHIFT_FLAG_MASK 0xffffffff
#define DC_ABM1_HG_BIN_1_32_SHIFT_FLAG__ABM1_HG_BIN_1_32_SHIFT_FLAG__SHIFT 0x0
#define DC_ABM1_HG_BIN_1_8_SHIFT_INDEX__ABM1_HG_BIN_1_8_SHIFT_INDEX_MASK 0xffffffff
#define DC_ABM1_HG_BIN_1_8_SHIFT_INDEX__ABM1_HG_BIN_1_8_SHIFT_INDEX__SHIFT 0x0
#define DC_ABM1_HG_BIN_9_16_SHIFT_INDEX__ABM1_HG_BIN_9_16_SHIFT_INDEX_MASK 0xffffffff
#define DC_ABM1_HG_BIN_9_16_SHIFT_INDEX__ABM1_HG_BIN_9_16_SHIFT_INDEX__SHIFT 0x0
#define DC_ABM1_HG_BIN_17_24_SHIFT_INDEX__ABM1_HG_BIN_17_24_SHIFT_INDEX_MASK 0xffffffff
#define DC_ABM1_HG_BIN_17_24_SHIFT_INDEX__ABM1_HG_BIN_17_24_SHIFT_INDEX__SHIFT 0x0
#define DC_ABM1_HG_BIN_25_32_SHIFT_INDEX__ABM1_HG_BIN_25_32_SHIFT_INDEX_MASK 0xffffffff
#define DC_ABM1_HG_BIN_25_32_SHIFT_INDEX__ABM1_HG_BIN_25_32_SHIFT_INDEX__SHIFT 0x0
#define DC_ABM1_HG_RESULT_1__ABM1_HG_RESULT_1_MASK 0xffffffff
#define DC_ABM1_HG_RESULT_1__ABM1_HG_RESULT_1__SHIFT 0x0
#define DC_ABM1_HG_RESULT_2__ABM1_HG_RESULT_2_MASK 0xffffffff
#define DC_ABM1_HG_RESULT_2__ABM1_HG_RESULT_2__SHIFT 0x0
#define DC_ABM1_HG_RESULT_3__ABM1_HG_RESULT_3_MASK 0xffffffff
#define DC_ABM1_HG_RESULT_3__ABM1_HG_RESULT_3__SHIFT 0x0
#define DC_ABM1_HG_RESULT_4__ABM1_HG_RESULT_4_MASK 0xffffffff
#define DC_ABM1_HG_RESULT_4__ABM1_HG_RESULT_4__SHIFT 0x0
#define DC_ABM1_HG_RESULT_5__ABM1_HG_RESULT_5_MASK 0xffffffff
#define DC_ABM1_HG_RESULT_5__ABM1_HG_RESULT_5__SHIFT 0x0
#define DC_ABM1_HG_RESULT_6__ABM1_HG_RESULT_6_MASK 0xffffffff
#define DC_ABM1_HG_RESULT_6__ABM1_HG_RESULT_6__SHIFT 0x0
#define DC_ABM1_HG_RESULT_7__ABM1_HG_RESULT_7_MASK 0xffffffff
#define DC_ABM1_HG_RESULT_7__ABM1_HG_RESULT_7__SHIFT 0x0
#define DC_ABM1_HG_RESULT_8__ABM1_HG_RESULT_8_MASK 0xffffffff
#define DC_ABM1_HG_RESULT_8__ABM1_HG_RESULT_8__SHIFT 0x0
#define DC_ABM1_HG_RESULT_9__ABM1_HG_RESULT_9_MASK 0xffffffff
#define DC_ABM1_HG_RESULT_9__ABM1_HG_RESULT_9__SHIFT 0x0
#define DC_ABM1_HG_RESULT_10__ABM1_HG_RESULT_10_MASK 0xffffffff
#define DC_ABM1_HG_RESULT_10__ABM1_HG_RESULT_10__SHIFT 0x0
#define DC_ABM1_HG_RESULT_11__ABM1_HG_RESULT_11_MASK 0xffffffff
#define DC_ABM1_HG_RESULT_11__ABM1_HG_RESULT_11__SHIFT 0x0
#define DC_ABM1_HG_RESULT_12__ABM1_HG_RESULT_12_MASK 0xffffffff
#define DC_ABM1_HG_RESULT_12__ABM1_HG_RESULT_12__SHIFT 0x0
#define DC_ABM1_HG_RESULT_13__ABM1_HG_RESULT_13_MASK 0xffffffff
#define DC_ABM1_HG_RESULT_13__ABM1_HG_RESULT_13__SHIFT 0x0
#define DC_ABM1_HG_RESULT_14__ABM1_HG_RESULT_14_MASK 0xffffffff
#define DC_ABM1_HG_RESULT_14__ABM1_HG_RESULT_14__SHIFT 0x0
#define DC_ABM1_HG_RESULT_15__ABM1_HG_RESULT_15_MASK 0xffffffff
#define DC_ABM1_HG_RESULT_15__ABM1_HG_RESULT_15__SHIFT 0x0
#define DC_ABM1_HG_RESULT_16__ABM1_HG_RESULT_16_MASK 0xffffffff
#define DC_ABM1_HG_RESULT_16__ABM1_HG_RESULT_16__SHIFT 0x0
#define DC_ABM1_HG_RESULT_17__ABM1_HG_RESULT_17_MASK 0xffffffff
#define DC_ABM1_HG_RESULT_17__ABM1_HG_RESULT_17__SHIFT 0x0
#define DC_ABM1_HG_RESULT_18__ABM1_HG_RESULT_18_MASK 0xffffffff
#define DC_ABM1_HG_RESULT_18__ABM1_HG_RESULT_18__SHIFT 0x0
#define DC_ABM1_HG_RESULT_19__ABM1_HG_RESULT_19_MASK 0xffffffff
#define DC_ABM1_HG_RESULT_19__ABM1_HG_RESULT_19__SHIFT 0x0
#define DC_ABM1_HG_RESULT_20__ABM1_HG_RESULT_20_MASK 0xffffffff
#define DC_ABM1_HG_RESULT_20__ABM1_HG_RESULT_20__SHIFT 0x0
#define DC_ABM1_HG_RESULT_21__ABM1_HG_RESULT_21_MASK 0xffffffff
#define DC_ABM1_HG_RESULT_21__ABM1_HG_RESULT_21__SHIFT 0x0
#define DC_ABM1_HG_RESULT_22__ABM1_HG_RESULT_22_MASK 0xffffffff
#define DC_ABM1_HG_RESULT_22__ABM1_HG_RESULT_22__SHIFT 0x0
#define DC_ABM1_HG_RESULT_23__ABM1_HG_RESULT_23_MASK 0xffffffff
#define DC_ABM1_HG_RESULT_23__ABM1_HG_RESULT_23__SHIFT 0x0
#define DC_ABM1_HG_RESULT_24__ABM1_HG_RESULT_24_MASK 0xffffffff
#define DC_ABM1_HG_RESULT_24__ABM1_HG_RESULT_24__SHIFT 0x0
#define DC_ABM1_OVERSCAN_PIXEL_VALUE__ABM1_OVERSCAN_R_PIXEL_VALUE_MASK 0x3ff
#define DC_ABM1_OVERSCAN_PIXEL_VALUE__ABM1_OVERSCAN_R_PIXEL_VALUE__SHIFT 0x0
#define DC_ABM1_OVERSCAN_PIXEL_VALUE__ABM1_OVERSCAN_G_PIXEL_VALUE_MASK 0xffc00
#define DC_ABM1_OVERSCAN_PIXEL_VALUE__ABM1_OVERSCAN_G_PIXEL_VALUE__SHIFT 0xa
#define DC_ABM1_OVERSCAN_PIXEL_VALUE__ABM1_OVERSCAN_B_PIXEL_VALUE_MASK 0x3ff00000
#define DC_ABM1_OVERSCAN_PIXEL_VALUE__ABM1_OVERSCAN_B_PIXEL_VALUE__SHIFT 0x14
#define DC_ABM1_BL_MASTER_LOCK__ABM1_BL_MASTER_LOCK_MASK 0x80000000
#define DC_ABM1_BL_MASTER_LOCK__ABM1_BL_MASTER_LOCK__SHIFT 0x1f
#define ABM_TEST_DEBUG_INDEX__ABM_TEST_DEBUG_INDEX_MASK 0xff
#define ABM_TEST_DEBUG_INDEX__ABM_TEST_DEBUG_INDEX__SHIFT 0x0
#define ABM_TEST_DEBUG_INDEX__ABM_TEST_DEBUG_WRITE_EN_MASK 0x100
#define ABM_TEST_DEBUG_INDEX__ABM_TEST_DEBUG_WRITE_EN__SHIFT 0x8
#define ABM_TEST_DEBUG_DATA__ABM_TEST_DEBUG_DATA_MASK 0xffffffff
#define ABM_TEST_DEBUG_DATA__ABM_TEST_DEBUG_DATA__SHIFT 0x0
#define CRTC_DCFE_CLOCK_CONTROL__CRTC_DISPCLK_R_DCFE_GATE_DISABLE_MASK 0x10
#define CRTC_DCFE_CLOCK_CONTROL__CRTC_DISPCLK_R_DCFE_GATE_DISABLE__SHIFT 0x4
#define CRTC_DCFE_CLOCK_CONTROL__CRTC_DISPCLK_G_DCP_GATE_DISABLE_MASK 0x100
#define CRTC_DCFE_CLOCK_CONTROL__CRTC_DISPCLK_G_DCP_GATE_DISABLE__SHIFT 0x8
#define CRTC_DCFE_CLOCK_CONTROL__CRTC_DISPCLK_G_SCL_GATE_DISABLE_MASK 0x1000
#define CRTC_DCFE_CLOCK_CONTROL__CRTC_DISPCLK_G_SCL_GATE_DISABLE__SHIFT 0xc
#define CRTC_DCFE_CLOCK_CONTROL__CRTC_DCFE_TEST_CLK_SEL_MASK 0x1f000000
#define CRTC_DCFE_CLOCK_CONTROL__CRTC_DCFE_TEST_CLK_SEL__SHIFT 0x18
#define CRTC_DCFE_CLOCK_CONTROL__CRTC_DCFE_CLOCK_ENABLE_MASK 0x80000000
#define CRTC_DCFE_CLOCK_CONTROL__CRTC_DCFE_CLOCK_ENABLE__SHIFT 0x1f
#define CRTC_H_BLANK_EARLY_NUM__CRTC_H_BLANK_EARLY_NUM_MASK 0x3ff
#define CRTC_H_BLANK_EARLY_NUM__CRTC_H_BLANK_EARLY_NUM__SHIFT 0x0
#define CRTC_H_BLANK_EARLY_NUM__CRTC_H_BLANK_EARLY_NUM_DIS_MASK 0x10000
#define CRTC_H_BLANK_EARLY_NUM__CRTC_H_BLANK_EARLY_NUM_DIS__SHIFT 0x10
#define DCFE_DBG_SEL__DCFE_DBG_SEL_MASK 0xf
#define DCFE_DBG_SEL__DCFE_DBG_SEL__SHIFT 0x0
#define DCFE_MEM_LIGHT_SLEEP_CNTL__DCP_CURSOR_LIGHT_SLEEP_DIS_MASK 0x1
#define DCFE_MEM_LIGHT_SLEEP_CNTL__DCP_CURSOR_LIGHT_SLEEP_DIS__SHIFT 0x0
#define DCFE_MEM_LIGHT_SLEEP_CNTL__DCP_CURSOR2_LIGHT_SLEEP_DIS_MASK 0x2
#define DCFE_MEM_LIGHT_SLEEP_CNTL__DCP_CURSOR2_LIGHT_SLEEP_DIS__SHIFT 0x1
#define DCFE_MEM_LIGHT_SLEEP_CNTL__DCP_LUT_LIGHT_SLEEP_DIS_MASK 0x4
#define DCFE_MEM_LIGHT_SLEEP_CNTL__DCP_LUT_LIGHT_SLEEP_DIS__SHIFT 0x2
#define DCFE_MEM_LIGHT_SLEEP_CNTL__OVLSCL_LIGHT_SLEEP_DIS_MASK 0x8
#define DCFE_MEM_LIGHT_SLEEP_CNTL__OVLSCL_LIGHT_SLEEP_DIS__SHIFT 0x3
#define DCFE_MEM_LIGHT_SLEEP_CNTL__LB_LIGHT_SLEEP_DIS_MASK 0x10
#define DCFE_MEM_LIGHT_SLEEP_CNTL__LB_LIGHT_SLEEP_DIS__SHIFT 0x4
#define DCFE_MEM_LIGHT_SLEEP_CNTL__SCL_LIGHT_SLEEP_DIS_MASK 0x20
#define DCFE_MEM_LIGHT_SLEEP_CNTL__SCL_LIGHT_SLEEP_DIS__SHIFT 0x5
#define DCFE_MEM_LIGHT_SLEEP_CNTL__REGAMMA_LUT_LIGHT_SLEEP_DIS_MASK 0x40
#define DCFE_MEM_LIGHT_SLEEP_CNTL__REGAMMA_LUT_LIGHT_SLEEP_DIS__SHIFT 0x6
#define DCFE_MEM_LIGHT_SLEEP_CNTL__DCP_CURSOR_MEM_PWR_STATE_MASK 0x300
#define DCFE_MEM_LIGHT_SLEEP_CNTL__DCP_CURSOR_MEM_PWR_STATE__SHIFT 0x8
#define DCFE_MEM_LIGHT_SLEEP_CNTL__DCP_CURSOR2_MEM_PWR_STATE_MASK 0xc00
#define DCFE_MEM_LIGHT_SLEEP_CNTL__DCP_CURSOR2_MEM_PWR_STATE__SHIFT 0xa
#define DCFE_MEM_LIGHT_SLEEP_CNTL__DCP_LUT_MEM_PWR_STATE_MASK 0x3000
#define DCFE_MEM_LIGHT_SLEEP_CNTL__DCP_LUT_MEM_PWR_STATE__SHIFT 0xc
#define DCFE_MEM_LIGHT_SLEEP_CNTL__OVLSCL_MEM_PWR_STATE_MASK 0xc000
#define DCFE_MEM_LIGHT_SLEEP_CNTL__OVLSCL_MEM_PWR_STATE__SHIFT 0xe
#define DCFE_MEM_LIGHT_SLEEP_CNTL__LB_MEM_PWR_STATE_0_MASK 0x30000
#define DCFE_MEM_LIGHT_SLEEP_CNTL__LB_MEM_PWR_STATE_0__SHIFT 0x10
#define DCFE_MEM_LIGHT_SLEEP_CNTL__SCL_MEM_PWR_STATE_MASK 0xc0000
#define DCFE_MEM_LIGHT_SLEEP_CNTL__SCL_MEM_PWR_STATE__SHIFT 0x12
#define DCFE_MEM_LIGHT_SLEEP_CNTL__REGAMMA_LUT_MEM_PWR_STATE_MASK 0x300000
#define DCFE_MEM_LIGHT_SLEEP_CNTL__REGAMMA_LUT_MEM_PWR_STATE__SHIFT 0x14
#define DCFE_MEM_LIGHT_SLEEP_CNTL__LB_MEM_PWR_STATE_1_MASK 0xc00000
#define DCFE_MEM_LIGHT_SLEEP_CNTL__LB_MEM_PWR_STATE_1__SHIFT 0x16
#define DCFE_MEM_LIGHT_SLEEP_CNTL__LB_MEM_PWR_STATE_2_MASK 0x3000000
#define DCFE_MEM_LIGHT_SLEEP_CNTL__LB_MEM_PWR_STATE_2__SHIFT 0x18
#define DCFE_MEM_LIGHT_SLEEP_CNTL__PIPE_MEM_SHUTDOWN_DIS_MASK 0x10000000
#define DCFE_MEM_LIGHT_SLEEP_CNTL__PIPE_MEM_SHUTDOWN_DIS__SHIFT 0x1c
#define DCFE_MEM_LIGHT_SLEEP_CNTL__LB1_MEM_SHUTDOWN_DIS_MASK 0x20000000
#define DCFE_MEM_LIGHT_SLEEP_CNTL__LB1_MEM_SHUTDOWN_DIS__SHIFT 0x1d
#define DCFE_MEM_LIGHT_SLEEP_CNTL__LB2_MEM_SHUTDOWN_DIS_MASK 0x40000000
#define DCFE_MEM_LIGHT_SLEEP_CNTL__LB2_MEM_SHUTDOWN_DIS__SHIFT 0x1e
#define CRTC_H_TOTAL__CRTC_H_TOTAL_MASK 0x1fff
#define CRTC_H_TOTAL__CRTC_H_TOTAL__SHIFT 0x0
#define CRTC_H_BLANK_START_END__CRTC_H_BLANK_START_MASK 0x1fff
#define CRTC_H_BLANK_START_END__CRTC_H_BLANK_START__SHIFT 0x0
#define CRTC_H_BLANK_START_END__CRTC_H_BLANK_END_MASK 0x1fff0000
#define CRTC_H_BLANK_START_END__CRTC_H_BLANK_END__SHIFT 0x10
#define CRTC_H_SYNC_A__CRTC_H_SYNC_A_START_MASK 0x1fff
#define CRTC_H_SYNC_A__CRTC_H_SYNC_A_START__SHIFT 0x0
#define CRTC_H_SYNC_A__CRTC_H_SYNC_A_END_MASK 0x1fff0000
#define CRTC_H_SYNC_A__CRTC_H_SYNC_A_END__SHIFT 0x10
#define CRTC_H_SYNC_A_CNTL__CRTC_H_SYNC_A_POL_MASK 0x1
#define CRTC_H_SYNC_A_CNTL__CRTC_H_SYNC_A_POL__SHIFT 0x0
#define CRTC_H_SYNC_A_CNTL__CRTC_COMP_SYNC_A_EN_MASK 0x10000
#define CRTC_H_SYNC_A_CNTL__CRTC_COMP_SYNC_A_EN__SHIFT 0x10
#define CRTC_H_SYNC_A_CNTL__CRTC_H_SYNC_A_CUTOFF_MASK 0x20000
#define CRTC_H_SYNC_A_CNTL__CRTC_H_SYNC_A_CUTOFF__SHIFT 0x11
#define CRTC_H_SYNC_B__CRTC_H_SYNC_B_START_MASK 0x1fff
#define CRTC_H_SYNC_B__CRTC_H_SYNC_B_START__SHIFT 0x0
#define CRTC_H_SYNC_B__CRTC_H_SYNC_B_END_MASK 0x1fff0000
#define CRTC_H_SYNC_B__CRTC_H_SYNC_B_END__SHIFT 0x10
#define CRTC_H_SYNC_B_CNTL__CRTC_H_SYNC_B_POL_MASK 0x1
#define CRTC_H_SYNC_B_CNTL__CRTC_H_SYNC_B_POL__SHIFT 0x0
#define CRTC_H_SYNC_B_CNTL__CRTC_COMP_SYNC_B_EN_MASK 0x10000
#define CRTC_H_SYNC_B_CNTL__CRTC_COMP_SYNC_B_EN__SHIFT 0x10
#define CRTC_H_SYNC_B_CNTL__CRTC_H_SYNC_B_CUTOFF_MASK 0x20000
#define CRTC_H_SYNC_B_CNTL__CRTC_H_SYNC_B_CUTOFF__SHIFT 0x11
#define CRTC_VBI_END__CRTC_VBI_V_END_MASK 0x1fff
#define CRTC_VBI_END__CRTC_VBI_V_END__SHIFT 0x0
#define CRTC_VBI_END__CRTC_VBI_H_END_MASK 0x1fff0000
#define CRTC_VBI_END__CRTC_VBI_H_END__SHIFT 0x10
#define CRTC_V_TOTAL__CRTC_V_TOTAL_MASK 0x1fff
#define CRTC_V_TOTAL__CRTC_V_TOTAL__SHIFT 0x0
#define CRTC_V_TOTAL_MIN__CRTC_V_TOTAL_MIN_MASK 0x1fff
#define CRTC_V_TOTAL_MIN__CRTC_V_TOTAL_MIN__SHIFT 0x0
#define CRTC_V_TOTAL_MAX__CRTC_V_TOTAL_MAX_MASK 0x1fff
#define CRTC_V_TOTAL_MAX__CRTC_V_TOTAL_MAX__SHIFT 0x0
#define CRTC_V_TOTAL_MAX__CRTC_ALLOW_VBLANK_EXTENSION_FOR_MC_TRAINING_MASK 0x10000
#define CRTC_V_TOTAL_MAX__CRTC_ALLOW_VBLANK_EXTENSION_FOR_MC_TRAINING__SHIFT 0x10
#define CRTC_V_TOTAL_CONTROL__CRTC_V_TOTAL_MIN_SEL_MASK 0x1
#define CRTC_V_TOTAL_CONTROL__CRTC_V_TOTAL_MIN_SEL__SHIFT 0x0
#define CRTC_V_TOTAL_CONTROL__CRTC_V_TOTAL_MAX_SEL_MASK 0x10
#define CRTC_V_TOTAL_CONTROL__CRTC_V_TOTAL_MAX_SEL__SHIFT 0x4
#define CRTC_V_TOTAL_CONTROL__CRTC_FORCE_LOCK_ON_EVENT_MASK 0x100
#define CRTC_V_TOTAL_CONTROL__CRTC_FORCE_LOCK_ON_EVENT__SHIFT 0x8
#define CRTC_V_TOTAL_CONTROL__CRTC_FORCE_LOCK_TO_MASTER_VSYNC_MASK 0x1000
#define CRTC_V_TOTAL_CONTROL__CRTC_FORCE_LOCK_TO_MASTER_VSYNC__SHIFT 0xc
#define CRTC_V_TOTAL_CONTROL__CRTC_SET_V_TOTAL_MIN_MASK_EN_MASK 0x8000
#define CRTC_V_TOTAL_CONTROL__CRTC_SET_V_TOTAL_MIN_MASK_EN__SHIFT 0xf
#define CRTC_V_TOTAL_CONTROL__CRTC_SET_V_TOTAL_MIN_MASK_MASK 0xffff0000
#define CRTC_V_TOTAL_CONTROL__CRTC_SET_V_TOTAL_MIN_MASK__SHIFT 0x10
#define CRTC_V_TOTAL_INT_STATUS__CRTC_SET_V_TOTAL_MIN_EVENT_OCCURED_MASK 0x1
#define CRTC_V_TOTAL_INT_STATUS__CRTC_SET_V_TOTAL_MIN_EVENT_OCCURED__SHIFT 0x0
#define CRTC_V_TOTAL_INT_STATUS__CRTC_SET_V_TOTAL_MIN_EVENT_OCCURED_INT_MASK 0x10
#define CRTC_V_TOTAL_INT_STATUS__CRTC_SET_V_TOTAL_MIN_EVENT_OCCURED_INT__SHIFT 0x4
#define CRTC_V_TOTAL_INT_STATUS__CRTC_SET_V_TOTAL_MIN_EVENT_OCCURED_ACK_MASK 0x100
#define CRTC_V_TOTAL_INT_STATUS__CRTC_SET_V_TOTAL_MIN_EVENT_OCCURED_ACK__SHIFT 0x8
#define CRTC_V_TOTAL_INT_STATUS__CRTC_SET_V_TOTAL_MIN_EVENT_OCCURED_MSK_MASK 0x1000
#define CRTC_V_TOTAL_INT_STATUS__CRTC_SET_V_TOTAL_MIN_EVENT_OCCURED_MSK__SHIFT 0xc
#define CRTC_VSYNC_NOM_INT_STATUS__CRTC_VSYNC_NOM_MASK 0x1
#define CRTC_VSYNC_NOM_INT_STATUS__CRTC_VSYNC_NOM__SHIFT 0x0
#define CRTC_VSYNC_NOM_INT_STATUS__CRTC_VSYNC_NOM_INT_CLEAR_MASK 0x10
#define CRTC_VSYNC_NOM_INT_STATUS__CRTC_VSYNC_NOM_INT_CLEAR__SHIFT 0x4
#define CRTC_V_BLANK_START_END__CRTC_V_BLANK_START_MASK 0x1fff
#define CRTC_V_BLANK_START_END__CRTC_V_BLANK_START__SHIFT 0x0
#define CRTC_V_BLANK_START_END__CRTC_V_BLANK_END_MASK 0x1fff0000
#define CRTC_V_BLANK_START_END__CRTC_V_BLANK_END__SHIFT 0x10
#define CRTC_V_SYNC_A__CRTC_V_SYNC_A_START_MASK 0x1fff
#define CRTC_V_SYNC_A__CRTC_V_SYNC_A_START__SHIFT 0x0
#define CRTC_V_SYNC_A__CRTC_V_SYNC_A_END_MASK 0x1fff0000
#define CRTC_V_SYNC_A__CRTC_V_SYNC_A_END__SHIFT 0x10
#define CRTC_V_SYNC_A_CNTL__CRTC_V_SYNC_A_POL_MASK 0x1
#define CRTC_V_SYNC_A_CNTL__CRTC_V_SYNC_A_POL__SHIFT 0x0
#define CRTC_V_SYNC_B__CRTC_V_SYNC_B_START_MASK 0x1fff
#define CRTC_V_SYNC_B__CRTC_V_SYNC_B_START__SHIFT 0x0
#define CRTC_V_SYNC_B__CRTC_V_SYNC_B_END_MASK 0x1fff0000
#define CRTC_V_SYNC_B__CRTC_V_SYNC_B_END__SHIFT 0x10
#define CRTC_V_SYNC_B_CNTL__CRTC_V_SYNC_B_POL_MASK 0x1
#define CRTC_V_SYNC_B_CNTL__CRTC_V_SYNC_B_POL__SHIFT 0x0
#define CRTC_DTMTEST_CNTL__CRTC_DTMTEST_CRTC_EN_MASK 0x1
#define CRTC_DTMTEST_CNTL__CRTC_DTMTEST_CRTC_EN__SHIFT 0x0
#define CRTC_DTMTEST_CNTL__CRTC_DTMTEST_CLK_DIV_MASK 0x1e
#define CRTC_DTMTEST_CNTL__CRTC_DTMTEST_CLK_DIV__SHIFT 0x1
#define CRTC_DTMTEST_STATUS_POSITION__CRTC_DTMTEST_VERT_COUNT_MASK 0x1fff
#define CRTC_DTMTEST_STATUS_POSITION__CRTC_DTMTEST_VERT_COUNT__SHIFT 0x0
#define CRTC_DTMTEST_STATUS_POSITION__CRTC_DTMTEST_HORZ_COUNT_MASK 0x1fff0000
#define CRTC_DTMTEST_STATUS_POSITION__CRTC_DTMTEST_HORZ_COUNT__SHIFT 0x10
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_SOURCE_SELECT_MASK 0x1f
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_SOURCE_SELECT__SHIFT 0x0
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_POLARITY_SELECT_MASK 0xe0
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_POLARITY_SELECT__SHIFT 0x5
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_RESYNC_BYPASS_EN_MASK 0x100
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_RESYNC_BYPASS_EN__SHIFT 0x8
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_INPUT_STATUS_MASK 0x200
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_INPUT_STATUS__SHIFT 0x9
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_POLARITY_STATUS_MASK 0x400
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_POLARITY_STATUS__SHIFT 0xa
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_OCCURRED_MASK 0x800
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_OCCURRED__SHIFT 0xb
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_RISING_EDGE_DETECT_CNTL_MASK 0x3000
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_RISING_EDGE_DETECT_CNTL__SHIFT 0xc
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_FALLING_EDGE_DETECT_CNTL_MASK 0x30000
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_FALLING_EDGE_DETECT_CNTL__SHIFT 0x10
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_FREQUENCY_SELECT_MASK 0x300000
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_FREQUENCY_SELECT__SHIFT 0x14
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_DELAY_MASK 0x1f000000
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_DELAY__SHIFT 0x18
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_CLEAR_MASK 0x80000000
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_CLEAR__SHIFT 0x1f
#define CRTC_TRIGA_MANUAL_TRIG__CRTC_TRIGA_MANUAL_TRIG_MASK 0x1
#define CRTC_TRIGA_MANUAL_TRIG__CRTC_TRIGA_MANUAL_TRIG__SHIFT 0x0
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_SOURCE_SELECT_MASK 0x1f
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_SOURCE_SELECT__SHIFT 0x0
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_POLARITY_SELECT_MASK 0xe0
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_POLARITY_SELECT__SHIFT 0x5
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_RESYNC_BYPASS_EN_MASK 0x100
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_RESYNC_BYPASS_EN__SHIFT 0x8
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_INPUT_STATUS_MASK 0x200
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_INPUT_STATUS__SHIFT 0x9
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_POLARITY_STATUS_MASK 0x400
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_POLARITY_STATUS__SHIFT 0xa
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_OCCURRED_MASK 0x800
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_OCCURRED__SHIFT 0xb
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_RISING_EDGE_DETECT_CNTL_MASK 0x3000
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_RISING_EDGE_DETECT_CNTL__SHIFT 0xc
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_FALLING_EDGE_DETECT_CNTL_MASK 0x30000
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_FALLING_EDGE_DETECT_CNTL__SHIFT 0x10
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_FREQUENCY_SELECT_MASK 0x300000
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_FREQUENCY_SELECT__SHIFT 0x14
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_DELAY_MASK 0x1f000000
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_DELAY__SHIFT 0x18
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_CLEAR_MASK 0x80000000
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_CLEAR__SHIFT 0x1f
#define CRTC_TRIGB_MANUAL_TRIG__CRTC_TRIGB_MANUAL_TRIG_MASK 0x1
#define CRTC_TRIGB_MANUAL_TRIG__CRTC_TRIGB_MANUAL_TRIG__SHIFT 0x0
#define CRTC_FORCE_COUNT_NOW_CNTL__CRTC_FORCE_COUNT_NOW_MODE_MASK 0x3
#define CRTC_FORCE_COUNT_NOW_CNTL__CRTC_FORCE_COUNT_NOW_MODE__SHIFT 0x0
#define CRTC_FORCE_COUNT_NOW_CNTL__CRTC_FORCE_COUNT_NOW_CHECK_MASK 0x10
#define CRTC_FORCE_COUNT_NOW_CNTL__CRTC_FORCE_COUNT_NOW_CHECK__SHIFT 0x4
#define CRTC_FORCE_COUNT_NOW_CNTL__CRTC_FORCE_COUNT_NOW_TRIG_SEL_MASK 0x100
#define CRTC_FORCE_COUNT_NOW_CNTL__CRTC_FORCE_COUNT_NOW_TRIG_SEL__SHIFT 0x8
#define CRTC_FORCE_COUNT_NOW_CNTL__CRTC_FORCE_COUNT_NOW_OCCURRED_MASK 0x10000
#define CRTC_FORCE_COUNT_NOW_CNTL__CRTC_FORCE_COUNT_NOW_OCCURRED__SHIFT 0x10
#define CRTC_FORCE_COUNT_NOW_CNTL__CRTC_FORCE_COUNT_NOW_CLEAR_MASK 0x1000000
#define CRTC_FORCE_COUNT_NOW_CNTL__CRTC_FORCE_COUNT_NOW_CLEAR__SHIFT 0x18
#define CRTC_FLOW_CONTROL__CRTC_FLOW_CONTROL_SOURCE_SELECT_MASK 0x1f
#define CRTC_FLOW_CONTROL__CRTC_FLOW_CONTROL_SOURCE_SELECT__SHIFT 0x0
#define CRTC_FLOW_CONTROL__CRTC_FLOW_CONTROL_POLARITY_MASK 0x100
#define CRTC_FLOW_CONTROL__CRTC_FLOW_CONTROL_POLARITY__SHIFT 0x8
#define CRTC_FLOW_CONTROL__CRTC_FLOW_CONTROL_GRANULARITY_MASK 0x10000
#define CRTC_FLOW_CONTROL__CRTC_FLOW_CONTROL_GRANULARITY__SHIFT 0x10
#define CRTC_FLOW_CONTROL__CRTC_FLOW_CONTROL_INPUT_STATUS_MASK 0x1000000
#define CRTC_FLOW_CONTROL__CRTC_FLOW_CONTROL_INPUT_STATUS__SHIFT 0x18
#define CRTC_STEREO_FORCE_NEXT_EYE__CRTC_STEREO_FORCE_NEXT_EYE_MASK 0x3
#define CRTC_STEREO_FORCE_NEXT_EYE__CRTC_STEREO_FORCE_NEXT_EYE__SHIFT 0x0
#define CRTC_CONTROL__CRTC_MASTER_EN_MASK 0x1
#define CRTC_CONTROL__CRTC_MASTER_EN__SHIFT 0x0
#define CRTC_CONTROL__CRTC_SYNC_RESET_SEL_MASK 0x10
#define CRTC_CONTROL__CRTC_SYNC_RESET_SEL__SHIFT 0x4
#define CRTC_CONTROL__CRTC_DISABLE_POINT_CNTL_MASK 0x300
#define CRTC_CONTROL__CRTC_DISABLE_POINT_CNTL__SHIFT 0x8
#define CRTC_CONTROL__CRTC_START_POINT_CNTL_MASK 0x1000
#define CRTC_CONTROL__CRTC_START_POINT_CNTL__SHIFT 0xc
#define CRTC_CONTROL__CRTC_FIELD_NUMBER_CNTL_MASK 0x2000
#define CRTC_CONTROL__CRTC_FIELD_NUMBER_CNTL__SHIFT 0xd
#define CRTC_CONTROL__CRTC_FIELD_NUMBER_POLARITY_MASK 0x4000
#define CRTC_CONTROL__CRTC_FIELD_NUMBER_POLARITY__SHIFT 0xe
#define CRTC_CONTROL__CRTC_CURRENT_MASTER_EN_STATE_MASK 0x10000
#define CRTC_CONTROL__CRTC_CURRENT_MASTER_EN_STATE__SHIFT 0x10
#define CRTC_CONTROL__CRTC_HBLANK_EARLY_CONTROL_MASK 0x700000
#define CRTC_CONTROL__CRTC_HBLANK_EARLY_CONTROL__SHIFT 0x14
#define CRTC_CONTROL__CRTC_DISP_READ_REQUEST_DISABLE_MASK 0x1000000
#define CRTC_CONTROL__CRTC_DISP_READ_REQUEST_DISABLE__SHIFT 0x18
#define CRTC_CONTROL__CRTC_SOF_PULL_EN_MASK 0x20000000
#define CRTC_CONTROL__CRTC_SOF_PULL_EN__SHIFT 0x1d
#define CRTC_BLANK_CONTROL__CRTC_CURRENT_BLANK_STATE_MASK 0x1
#define CRTC_BLANK_CONTROL__CRTC_CURRENT_BLANK_STATE__SHIFT 0x0
#define CRTC_BLANK_CONTROL__CRTC_BLANK_DATA_EN_MASK 0x100
#define CRTC_BLANK_CONTROL__CRTC_BLANK_DATA_EN__SHIFT 0x8
#define CRTC_BLANK_CONTROL__CRTC_BLANK_DE_MODE_MASK 0x10000
#define CRTC_BLANK_CONTROL__CRTC_BLANK_DE_MODE__SHIFT 0x10
#define CRTC_INTERLACE_CONTROL__CRTC_INTERLACE_ENABLE_MASK 0x1
#define CRTC_INTERLACE_CONTROL__CRTC_INTERLACE_ENABLE__SHIFT 0x0
#define CRTC_INTERLACE_CONTROL__CRTC_INTERLACE_FORCE_NEXT_FIELD_MASK 0x30000
#define CRTC_INTERLACE_CONTROL__CRTC_INTERLACE_FORCE_NEXT_FIELD__SHIFT 0x10
#define CRTC_INTERLACE_STATUS__CRTC_INTERLACE_CURRENT_FIELD_MASK 0x1
#define CRTC_INTERLACE_STATUS__CRTC_INTERLACE_CURRENT_FIELD__SHIFT 0x0
#define CRTC_INTERLACE_STATUS__CRTC_INTERLACE_NEXT_FIELD_MASK 0x2
#define CRTC_INTERLACE_STATUS__CRTC_INTERLACE_NEXT_FIELD__SHIFT 0x1
#define CRTC_FIELD_INDICATION_CONTROL__CRTC_FIELD_INDICATION_OUTPUT_POLARITY_MASK 0x1
#define CRTC_FIELD_INDICATION_CONTROL__CRTC_FIELD_INDICATION_OUTPUT_POLARITY__SHIFT 0x0
#define CRTC_FIELD_INDICATION_CONTROL__CRTC_FIELD_ALIGNMENT_MASK 0x2
#define CRTC_FIELD_INDICATION_CONTROL__CRTC_FIELD_ALIGNMENT__SHIFT 0x1
#define CRTC_PIXEL_DATA_READBACK0__CRTC_PIXEL_DATA_BLUE_CB_MASK 0xfff
#define CRTC_PIXEL_DATA_READBACK0__CRTC_PIXEL_DATA_BLUE_CB__SHIFT 0x0
#define CRTC_PIXEL_DATA_READBACK0__CRTC_PIXEL_DATA_GREEN_Y_MASK 0xfff0000
#define CRTC_PIXEL_DATA_READBACK0__CRTC_PIXEL_DATA_GREEN_Y__SHIFT 0x10
#define CRTC_PIXEL_DATA_READBACK1__CRTC_PIXEL_DATA_RED_CR_MASK 0xfff
#define CRTC_PIXEL_DATA_READBACK1__CRTC_PIXEL_DATA_RED_CR__SHIFT 0x0
#define CRTC_STATUS__CRTC_V_BLANK_MASK 0x1
#define CRTC_STATUS__CRTC_V_BLANK__SHIFT 0x0
#define CRTC_STATUS__CRTC_V_ACTIVE_DISP_MASK 0x2
#define CRTC_STATUS__CRTC_V_ACTIVE_DISP__SHIFT 0x1
#define CRTC_STATUS__CRTC_V_SYNC_A_MASK 0x4
#define CRTC_STATUS__CRTC_V_SYNC_A__SHIFT 0x2
#define CRTC_STATUS__CRTC_V_UPDATE_MASK 0x8
#define CRTC_STATUS__CRTC_V_UPDATE__SHIFT 0x3
#define CRTC_STATUS__CRTC_V_START_LINE_MASK 0x10
#define CRTC_STATUS__CRTC_V_START_LINE__SHIFT 0x4
#define CRTC_STATUS__CRTC_V_BLANK_3D_STRUCTURE_MASK 0x20
#define CRTC_STATUS__CRTC_V_BLANK_3D_STRUCTURE__SHIFT 0x5
#define CRTC_STATUS__CRTC_H_BLANK_MASK 0x10000
#define CRTC_STATUS__CRTC_H_BLANK__SHIFT 0x10
#define CRTC_STATUS__CRTC_H_ACTIVE_DISP_MASK 0x20000
#define CRTC_STATUS__CRTC_H_ACTIVE_DISP__SHIFT 0x11
#define CRTC_STATUS__CRTC_H_SYNC_A_MASK 0x40000
#define CRTC_STATUS__CRTC_H_SYNC_A__SHIFT 0x12
#define CRTC_STATUS_POSITION__CRTC_VERT_COUNT_MASK 0x1fff
#define CRTC_STATUS_POSITION__CRTC_VERT_COUNT__SHIFT 0x0
#define CRTC_STATUS_POSITION__CRTC_HORZ_COUNT_MASK 0x1fff0000
#define CRTC_STATUS_POSITION__CRTC_HORZ_COUNT__SHIFT 0x10
#define CRTC_NOM_VERT_POSITION__CRTC_VERT_COUNT_NOM_MASK 0x1fff
#define CRTC_NOM_VERT_POSITION__CRTC_VERT_COUNT_NOM__SHIFT 0x0
#define CRTC_STATUS_FRAME_COUNT__CRTC_FRAME_COUNT_MASK 0xffffff
#define CRTC_STATUS_FRAME_COUNT__CRTC_FRAME_COUNT__SHIFT 0x0
#define CRTC_STATUS_VF_COUNT__CRTC_VF_COUNT_MASK 0x1fffffff
#define CRTC_STATUS_VF_COUNT__CRTC_VF_COUNT__SHIFT 0x0
#define CRTC_STATUS_HV_COUNT__CRTC_HV_COUNT_MASK 0x1fffffff
#define CRTC_STATUS_HV_COUNT__CRTC_HV_COUNT__SHIFT 0x0
#define CRTC_COUNT_CONTROL__CRTC_HORZ_COUNT_BY2_EN_MASK 0x1
#define CRTC_COUNT_CONTROL__CRTC_HORZ_COUNT_BY2_EN__SHIFT 0x0
#define CRTC_COUNT_CONTROL__CRTC_HORZ_REPETITION_COUNT_MASK 0x1e
#define CRTC_COUNT_CONTROL__CRTC_HORZ_REPETITION_COUNT__SHIFT 0x1
#define CRTC_COUNT_RESET__CRTC_RESET_FRAME_COUNT_MASK 0x1
#define CRTC_COUNT_RESET__CRTC_RESET_FRAME_COUNT__SHIFT 0x0
#define CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE__CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE_MASK 0x1
#define CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE__CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE__SHIFT 0x0
#define CRTC_VERT_SYNC_CONTROL__CRTC_FORCE_VSYNC_NEXT_LINE_OCCURRED_MASK 0x1
#define CRTC_VERT_SYNC_CONTROL__CRTC_FORCE_VSYNC_NEXT_LINE_OCCURRED__SHIFT 0x0
#define CRTC_VERT_SYNC_CONTROL__CRTC_FORCE_VSYNC_NEXT_LINE_CLEAR_MASK 0x100
#define CRTC_VERT_SYNC_CONTROL__CRTC_FORCE_VSYNC_NEXT_LINE_CLEAR__SHIFT 0x8
#define CRTC_VERT_SYNC_CONTROL__CRTC_AUTO_FORCE_VSYNC_MODE_MASK 0x30000
#define CRTC_VERT_SYNC_CONTROL__CRTC_AUTO_FORCE_VSYNC_MODE__SHIFT 0x10
#define CRTC_STEREO_STATUS__CRTC_STEREO_CURRENT_EYE_MASK 0x1
#define CRTC_STEREO_STATUS__CRTC_STEREO_CURRENT_EYE__SHIFT 0x0
#define CRTC_STEREO_STATUS__CRTC_STEREO_SYNC_OUTPUT_MASK 0x100
#define CRTC_STEREO_STATUS__CRTC_STEREO_SYNC_OUTPUT__SHIFT 0x8
#define CRTC_STEREO_STATUS__CRTC_STEREO_SYNC_SELECT_MASK 0x10000
#define CRTC_STEREO_STATUS__CRTC_STEREO_SYNC_SELECT__SHIFT 0x10
#define CRTC_STEREO_STATUS__CRTC_STEREO_FORCE_NEXT_EYE_PENDING_MASK 0x3000000
#define CRTC_STEREO_STATUS__CRTC_STEREO_FORCE_NEXT_EYE_PENDING__SHIFT 0x18
#define CRTC_STEREO_CONTROL__CRTC_STEREO_SYNC_OUTPUT_LINE_NUM_MASK 0x1fff
#define CRTC_STEREO_CONTROL__CRTC_STEREO_SYNC_OUTPUT_LINE_NUM__SHIFT 0x0
#define CRTC_STEREO_CONTROL__CRTC_STEREO_SYNC_OUTPUT_POLARITY_MASK 0x8000
#define CRTC_STEREO_CONTROL__CRTC_STEREO_SYNC_OUTPUT_POLARITY__SHIFT 0xf
#define CRTC_STEREO_CONTROL__CRTC_STEREO_SYNC_SELECT_POLARITY_MASK 0x10000
#define CRTC_STEREO_CONTROL__CRTC_STEREO_SYNC_SELECT_POLARITY__SHIFT 0x10
#define CRTC_STEREO_CONTROL__CRTC_STEREO_EN_MASK 0x1000000
#define CRTC_STEREO_CONTROL__CRTC_STEREO_EN__SHIFT 0x18
#define CRTC_SNAPSHOT_STATUS__CRTC_SNAPSHOT_OCCURRED_MASK 0x1
#define CRTC_SNAPSHOT_STATUS__CRTC_SNAPSHOT_OCCURRED__SHIFT 0x0
#define CRTC_SNAPSHOT_STATUS__CRTC_SNAPSHOT_CLEAR_MASK 0x2
#define CRTC_SNAPSHOT_STATUS__CRTC_SNAPSHOT_CLEAR__SHIFT 0x1
#define CRTC_SNAPSHOT_STATUS__CRTC_SNAPSHOT_MANUAL_TRIGGER_MASK 0x4
#define CRTC_SNAPSHOT_STATUS__CRTC_SNAPSHOT_MANUAL_TRIGGER__SHIFT 0x2
#define CRTC_SNAPSHOT_CONTROL__CRTC_AUTO_SNAPSHOT_TRIG_SEL_MASK 0x3
#define CRTC_SNAPSHOT_CONTROL__CRTC_AUTO_SNAPSHOT_TRIG_SEL__SHIFT 0x0
#define CRTC_SNAPSHOT_POSITION__CRTC_SNAPSHOT_VERT_COUNT_MASK 0x1fff
#define CRTC_SNAPSHOT_POSITION__CRTC_SNAPSHOT_VERT_COUNT__SHIFT 0x0
#define CRTC_SNAPSHOT_POSITION__CRTC_SNAPSHOT_HORZ_COUNT_MASK 0x1fff0000
#define CRTC_SNAPSHOT_POSITION__CRTC_SNAPSHOT_HORZ_COUNT__SHIFT 0x10
#define CRTC_SNAPSHOT_FRAME__CRTC_SNAPSHOT_FRAME_COUNT_MASK 0xffffff
#define CRTC_SNAPSHOT_FRAME__CRTC_SNAPSHOT_FRAME_COUNT__SHIFT 0x0
#define CRTC_START_LINE_CONTROL__CRTC_PROGRESSIVE_START_LINE_EARLY_MASK 0x1
#define CRTC_START_LINE_CONTROL__CRTC_PROGRESSIVE_START_LINE_EARLY__SHIFT 0x0
#define CRTC_START_LINE_CONTROL__CRTC_INTERLACE_START_LINE_EARLY_MASK 0x100
#define CRTC_START_LINE_CONTROL__CRTC_INTERLACE_START_LINE_EARLY__SHIFT 0x8
#define CRTC_START_LINE_CONTROL__CRTC_ADVANCED_START_LINE_POSITION_MASK 0xf0000
#define CRTC_START_LINE_CONTROL__CRTC_ADVANCED_START_LINE_POSITION__SHIFT 0x10
#define CRTC_START_LINE_CONTROL__CRTC_LEGACY_REQUESTOR_EN_MASK 0x100000
#define CRTC_START_LINE_CONTROL__CRTC_LEGACY_REQUESTOR_EN__SHIFT 0x14
#define CRTC_START_LINE_CONTROL__CRTC_PREFETCH_EN_MASK 0x10000000
#define CRTC_START_LINE_CONTROL__CRTC_PREFETCH_EN__SHIFT 0x1c
#define CRTC_INTERRUPT_CONTROL__CRTC_SNAPSHOT_INT_MSK_MASK 0x1
#define CRTC_INTERRUPT_CONTROL__CRTC_SNAPSHOT_INT_MSK__SHIFT 0x0
#define CRTC_INTERRUPT_CONTROL__CRTC_SNAPSHOT_INT_TYPE_MASK 0x2
#define CRTC_INTERRUPT_CONTROL__CRTC_SNAPSHOT_INT_TYPE__SHIFT 0x1
#define CRTC_INTERRUPT_CONTROL__CRTC_V_UPDATE_INT_MSK_MASK 0x10
#define CRTC_INTERRUPT_CONTROL__CRTC_V_UPDATE_INT_MSK__SHIFT 0x4
#define CRTC_INTERRUPT_CONTROL__CRTC_V_UPDATE_INT_TYPE_MASK 0x20
#define CRTC_INTERRUPT_CONTROL__CRTC_V_UPDATE_INT_TYPE__SHIFT 0x5
#define CRTC_INTERRUPT_CONTROL__CRTC_FORCE_COUNT_NOW_INT_MSK_MASK 0x100
#define CRTC_INTERRUPT_CONTROL__CRTC_FORCE_COUNT_NOW_INT_MSK__SHIFT 0x8
#define CRTC_INTERRUPT_CONTROL__CRTC_FORCE_COUNT_NOW_INT_TYPE_MASK 0x200
#define CRTC_INTERRUPT_CONTROL__CRTC_FORCE_COUNT_NOW_INT_TYPE__SHIFT 0x9
#define CRTC_INTERRUPT_CONTROL__CRTC_FORCE_VSYNC_NEXT_LINE_INT_MSK_MASK 0x10000
#define CRTC_INTERRUPT_CONTROL__CRTC_FORCE_VSYNC_NEXT_LINE_INT_MSK__SHIFT 0x10
#define CRTC_INTERRUPT_CONTROL__CRTC_FORCE_VSYNC_NEXT_LINE_INT_TYPE_MASK 0x20000
#define CRTC_INTERRUPT_CONTROL__CRTC_FORCE_VSYNC_NEXT_LINE_INT_TYPE__SHIFT 0x11
#define CRTC_INTERRUPT_CONTROL__CRTC_TRIGA_INT_MSK_MASK 0x1000000
#define CRTC_INTERRUPT_CONTROL__CRTC_TRIGA_INT_MSK__SHIFT 0x18
#define CRTC_INTERRUPT_CONTROL__CRTC_TRIGB_INT_MSK_MASK 0x2000000
#define CRTC_INTERRUPT_CONTROL__CRTC_TRIGB_INT_MSK__SHIFT 0x19
#define CRTC_INTERRUPT_CONTROL__CRTC_TRIGA_INT_TYPE_MASK 0x4000000
#define CRTC_INTERRUPT_CONTROL__CRTC_TRIGA_INT_TYPE__SHIFT 0x1a
#define CRTC_INTERRUPT_CONTROL__CRTC_TRIGB_INT_TYPE_MASK 0x8000000
#define CRTC_INTERRUPT_CONTROL__CRTC_TRIGB_INT_TYPE__SHIFT 0x1b
#define CRTC_INTERRUPT_CONTROL__CRTC_VSYNC_NOM_INT_MSK_MASK 0x10000000
#define CRTC_INTERRUPT_CONTROL__CRTC_VSYNC_NOM_INT_MSK__SHIFT 0x1c
#define CRTC_INTERRUPT_CONTROL__CRTC_VSYNC_NOM_INT_TYPE_MASK 0x20000000
#define CRTC_INTERRUPT_CONTROL__CRTC_VSYNC_NOM_INT_TYPE__SHIFT 0x1d
#define CRTC_INTERRUPT_CONTROL__CRTC_GSL_VSYNC_GAP_INT_MSK_MASK 0x40000000
#define CRTC_INTERRUPT_CONTROL__CRTC_GSL_VSYNC_GAP_INT_MSK__SHIFT 0x1e
#define CRTC_INTERRUPT_CONTROL__CRTC_GSL_VSYNC_GAP_INT_TYPE_MASK 0x80000000
#define CRTC_INTERRUPT_CONTROL__CRTC_GSL_VSYNC_GAP_INT_TYPE__SHIFT 0x1f
#define CRTC_UPDATE_LOCK__CRTC_UPDATE_LOCK_MASK 0x1
#define CRTC_UPDATE_LOCK__CRTC_UPDATE_LOCK__SHIFT 0x0
#define CRTC_DOUBLE_BUFFER_CONTROL__CRTC_UPDATE_PENDING_MASK 0x1
#define CRTC_DOUBLE_BUFFER_CONTROL__CRTC_UPDATE_PENDING__SHIFT 0x0
#define CRTC_DOUBLE_BUFFER_CONTROL__CRTC_UPDATE_INSTANTLY_MASK 0x100
#define CRTC_DOUBLE_BUFFER_CONTROL__CRTC_UPDATE_INSTANTLY__SHIFT 0x8
#define CRTC_DOUBLE_BUFFER_CONTROL__CRTC_BLANK_DATA_DOUBLE_BUFFER_EN_MASK 0x10000
#define CRTC_DOUBLE_BUFFER_CONTROL__CRTC_BLANK_DATA_DOUBLE_BUFFER_EN__SHIFT 0x10
#define CRTC_VGA_PARAMETER_CAPTURE_MODE__CRTC_VGA_PARAMETER_CAPTURE_MODE_MASK 0x1
#define CRTC_VGA_PARAMETER_CAPTURE_MODE__CRTC_VGA_PARAMETER_CAPTURE_MODE__SHIFT 0x0
#define CRTC_TEST_PATTERN_CONTROL__CRTC_TEST_PATTERN_EN_MASK 0x1
#define CRTC_TEST_PATTERN_CONTROL__CRTC_TEST_PATTERN_EN__SHIFT 0x0
#define CRTC_TEST_PATTERN_CONTROL__CRTC_TEST_PATTERN_MODE_MASK 0x700
#define CRTC_TEST_PATTERN_CONTROL__CRTC_TEST_PATTERN_MODE__SHIFT 0x8
#define CRTC_TEST_PATTERN_CONTROL__CRTC_TEST_PATTERN_DYNAMIC_RANGE_MASK 0x10000
#define CRTC_TEST_PATTERN_CONTROL__CRTC_TEST_PATTERN_DYNAMIC_RANGE__SHIFT 0x10
#define CRTC_TEST_PATTERN_CONTROL__CRTC_TEST_PATTERN_COLOR_FORMAT_MASK 0xff000000
#define CRTC_TEST_PATTERN_CONTROL__CRTC_TEST_PATTERN_COLOR_FORMAT__SHIFT 0x18
#define CRTC_TEST_PATTERN_PARAMETERS__CRTC_TEST_PATTERN_INC0_MASK 0xf
#define CRTC_TEST_PATTERN_PARAMETERS__CRTC_TEST_PATTERN_INC0__SHIFT 0x0
#define CRTC_TEST_PATTERN_PARAMETERS__CRTC_TEST_PATTERN_INC1_MASK 0xf0
#define CRTC_TEST_PATTERN_PARAMETERS__CRTC_TEST_PATTERN_INC1__SHIFT 0x4
#define CRTC_TEST_PATTERN_PARAMETERS__CRTC_TEST_PATTERN_VRES_MASK 0xf00
#define CRTC_TEST_PATTERN_PARAMETERS__CRTC_TEST_PATTERN_VRES__SHIFT 0x8
#define CRTC_TEST_PATTERN_PARAMETERS__CRTC_TEST_PATTERN_HRES_MASK 0xf000
#define CRTC_TEST_PATTERN_PARAMETERS__CRTC_TEST_PATTERN_HRES__SHIFT 0xc
#define CRTC_TEST_PATTERN_PARAMETERS__CRTC_TEST_PATTERN_RAMP0_OFFSET_MASK 0xffff0000
#define CRTC_TEST_PATTERN_PARAMETERS__CRTC_TEST_PATTERN_RAMP0_OFFSET__SHIFT 0x10
#define CRTC_TEST_PATTERN_COLOR__CRTC_TEST_PATTERN_DATA_MASK 0xffff
#define CRTC_TEST_PATTERN_COLOR__CRTC_TEST_PATTERN_DATA__SHIFT 0x0
#define CRTC_TEST_PATTERN_COLOR__CRTC_TEST_PATTERN_MASK_MASK 0x3f0000
#define CRTC_TEST_PATTERN_COLOR__CRTC_TEST_PATTERN_MASK__SHIFT 0x10
#define MASTER_UPDATE_LOCK__MASTER_UPDATE_LOCK_MASK 0x1
#define MASTER_UPDATE_LOCK__MASTER_UPDATE_LOCK__SHIFT 0x0
#define MASTER_UPDATE_LOCK__GSL_CONTROL_MASTER_UPDATE_LOCK_MASK 0x100
#define MASTER_UPDATE_LOCK__GSL_CONTROL_MASTER_UPDATE_LOCK__SHIFT 0x8
#define MASTER_UPDATE_MODE__MASTER_UPDATE_MODE_MASK 0x7
#define MASTER_UPDATE_MODE__MASTER_UPDATE_MODE__SHIFT 0x0
#define MASTER_UPDATE_MODE__MASTER_UPDATE_INTERLACED_MODE_MASK 0x30000
#define MASTER_UPDATE_MODE__MASTER_UPDATE_INTERLACED_MODE__SHIFT 0x10
#define CRTC_MVP_INBAND_CNTL_INSERT__CRTC_MVP_INBAND_OUT_MODE_MASK 0x3
#define CRTC_MVP_INBAND_CNTL_INSERT__CRTC_MVP_INBAND_OUT_MODE__SHIFT 0x0
#define CRTC_MVP_INBAND_CNTL_INSERT__CRTC_MVP_INBAND_CNTL_CHAR_INSERT_MASK 0xffffff00
#define CRTC_MVP_INBAND_CNTL_INSERT__CRTC_MVP_INBAND_CNTL_CHAR_INSERT__SHIFT 0x8
#define CRTC_MVP_INBAND_CNTL_INSERT_TIMER__CRTC_MVP_INBAND_CNTL_CHAR_INSERT_TIMER_MASK 0xff
#define CRTC_MVP_INBAND_CNTL_INSERT_TIMER__CRTC_MVP_INBAND_CNTL_CHAR_INSERT_TIMER__SHIFT 0x0
#define CRTC_MVP_STATUS__CRTC_FLIP_NOW_OCCURRED_MASK 0x1
#define CRTC_MVP_STATUS__CRTC_FLIP_NOW_OCCURRED__SHIFT 0x0
#define CRTC_MVP_STATUS__CRTC_AFR_HSYNC_SWITCH_DONE_OCCURRED_MASK 0x10
#define CRTC_MVP_STATUS__CRTC_AFR_HSYNC_SWITCH_DONE_OCCURRED__SHIFT 0x4
#define CRTC_MVP_STATUS__CRTC_FLIP_NOW_CLEAR_MASK 0x10000
#define CRTC_MVP_STATUS__CRTC_FLIP_NOW_CLEAR__SHIFT 0x10
#define CRTC_MVP_STATUS__CRTC_AFR_HSYNC_SWITCH_DONE_CLEAR_MASK 0x100000
#define CRTC_MVP_STATUS__CRTC_AFR_HSYNC_SWITCH_DONE_CLEAR__SHIFT 0x14
#define CRTC_MASTER_EN__CRTC_MASTER_EN_MASK 0x1
#define CRTC_MASTER_EN__CRTC_MASTER_EN__SHIFT 0x0
#define CRTC_ALLOW_STOP_OFF_V_CNT__CRTC_ALLOW_STOP_OFF_V_CNT_MASK 0xff
#define CRTC_ALLOW_STOP_OFF_V_CNT__CRTC_ALLOW_STOP_OFF_V_CNT__SHIFT 0x0
#define CRTC_ALLOW_STOP_OFF_V_CNT__CRTC_DISABLE_ALLOW_STOP_OFF_V_CNT_MASK 0x10000
#define CRTC_ALLOW_STOP_OFF_V_CNT__CRTC_DISABLE_ALLOW_STOP_OFF_V_CNT__SHIFT 0x10
#define CRTC_V_UPDATE_INT_STATUS__CRTC_V_UPDATE_INT_OCCURRED_MASK 0x1
#define CRTC_V_UPDATE_INT_STATUS__CRTC_V_UPDATE_INT_OCCURRED__SHIFT 0x0
#define CRTC_V_UPDATE_INT_STATUS__CRTC_V_UPDATE_INT_CLEAR_MASK 0x100
#define CRTC_V_UPDATE_INT_STATUS__CRTC_V_UPDATE_INT_CLEAR__SHIFT 0x8
#define CRTC_OVERSCAN_COLOR__CRTC_OVERSCAN_COLOR_BLUE_MASK 0x3ff
#define CRTC_OVERSCAN_COLOR__CRTC_OVERSCAN_COLOR_BLUE__SHIFT 0x0
#define CRTC_OVERSCAN_COLOR__CRTC_OVERSCAN_COLOR_GREEN_MASK 0xffc00
#define CRTC_OVERSCAN_COLOR__CRTC_OVERSCAN_COLOR_GREEN__SHIFT 0xa
#define CRTC_OVERSCAN_COLOR__CRTC_OVERSCAN_COLOR_RED_MASK 0x3ff00000
#define CRTC_OVERSCAN_COLOR__CRTC_OVERSCAN_COLOR_RED__SHIFT 0x14
#define CRTC_OVERSCAN_COLOR_EXT__CRTC_OVERSCAN_COLOR_BLUE_EXT_MASK 0x3
#define CRTC_OVERSCAN_COLOR_EXT__CRTC_OVERSCAN_COLOR_BLUE_EXT__SHIFT 0x0
#define CRTC_OVERSCAN_COLOR_EXT__CRTC_OVERSCAN_COLOR_GREEN_EXT_MASK 0x300
#define CRTC_OVERSCAN_COLOR_EXT__CRTC_OVERSCAN_COLOR_GREEN_EXT__SHIFT 0x8
#define CRTC_OVERSCAN_COLOR_EXT__CRTC_OVERSCAN_COLOR_RED_EXT_MASK 0x30000
#define CRTC_OVERSCAN_COLOR_EXT__CRTC_OVERSCAN_COLOR_RED_EXT__SHIFT 0x10
#define CRTC_BLANK_DATA_COLOR__CRTC_BLANK_DATA_COLOR_BLUE_CB_MASK 0x3ff
#define CRTC_BLANK_DATA_COLOR__CRTC_BLANK_DATA_COLOR_BLUE_CB__SHIFT 0x0
#define CRTC_BLANK_DATA_COLOR__CRTC_BLANK_DATA_COLOR_GREEN_Y_MASK 0xffc00
#define CRTC_BLANK_DATA_COLOR__CRTC_BLANK_DATA_COLOR_GREEN_Y__SHIFT 0xa
#define CRTC_BLANK_DATA_COLOR__CRTC_BLANK_DATA_COLOR_RED_CR_MASK 0x3ff00000
#define CRTC_BLANK_DATA_COLOR__CRTC_BLANK_DATA_COLOR_RED_CR__SHIFT 0x14
#define CRTC_BLANK_DATA_COLOR_EXT__CRTC_BLANK_DATA_COLOR_BLUE_CB_EXT_MASK 0x3
#define CRTC_BLANK_DATA_COLOR_EXT__CRTC_BLANK_DATA_COLOR_BLUE_CB_EXT__SHIFT 0x0
#define CRTC_BLANK_DATA_COLOR_EXT__CRTC_BLANK_DATA_COLOR_GREEN_Y_EXT_MASK 0x300
#define CRTC_BLANK_DATA_COLOR_EXT__CRTC_BLANK_DATA_COLOR_GREEN_Y_EXT__SHIFT 0x8
#define CRTC_BLANK_DATA_COLOR_EXT__CRTC_BLANK_DATA_COLOR_RED_CR_EXT_MASK 0x30000
#define CRTC_BLANK_DATA_COLOR_EXT__CRTC_BLANK_DATA_COLOR_RED_CR_EXT__SHIFT 0x10
#define CRTC_BLACK_COLOR__CRTC_BLACK_COLOR_B_CB_MASK 0x3ff
#define CRTC_BLACK_COLOR__CRTC_BLACK_COLOR_B_CB__SHIFT 0x0
#define CRTC_BLACK_COLOR__CRTC_BLACK_COLOR_G_Y_MASK 0xffc00
#define CRTC_BLACK_COLOR__CRTC_BLACK_COLOR_G_Y__SHIFT 0xa
#define CRTC_BLACK_COLOR__CRTC_BLACK_COLOR_R_CR_MASK 0x3ff00000
#define CRTC_BLACK_COLOR__CRTC_BLACK_COLOR_R_CR__SHIFT 0x14
#define CRTC_BLACK_COLOR_EXT__CRTC_BLACK_COLOR_B_CB_EXT_MASK 0x3
#define CRTC_BLACK_COLOR_EXT__CRTC_BLACK_COLOR_B_CB_EXT__SHIFT 0x0
#define CRTC_BLACK_COLOR_EXT__CRTC_BLACK_COLOR_G_Y_EXT_MASK 0x300
#define CRTC_BLACK_COLOR_EXT__CRTC_BLACK_COLOR_G_Y_EXT__SHIFT 0x8
#define CRTC_BLACK_COLOR_EXT__CRTC_BLACK_COLOR_R_CR_EXT_MASK 0x30000
#define CRTC_BLACK_COLOR_EXT__CRTC_BLACK_COLOR_R_CR_EXT__SHIFT 0x10
#define CRTC_VERTICAL_INTERRUPT0_POSITION__CRTC_VERTICAL_INTERRUPT0_LINE_START_MASK 0x1fff
#define CRTC_VERTICAL_INTERRUPT0_POSITION__CRTC_VERTICAL_INTERRUPT0_LINE_START__SHIFT 0x0
#define CRTC_VERTICAL_INTERRUPT0_POSITION__CRTC_VERTICAL_INTERRUPT0_LINE_END_MASK 0x1fff0000
#define CRTC_VERTICAL_INTERRUPT0_POSITION__CRTC_VERTICAL_INTERRUPT0_LINE_END__SHIFT 0x10
#define CRTC_VERTICAL_INTERRUPT0_CONTROL__CRTC_VERTICAL_INTERRUPT0_OUTPUT_POLARITY_MASK 0x10
#define CRTC_VERTICAL_INTERRUPT0_CONTROL__CRTC_VERTICAL_INTERRUPT0_OUTPUT_POLARITY__SHIFT 0x4
#define CRTC_VERTICAL_INTERRUPT0_CONTROL__CRTC_VERTICAL_INTERRUPT0_INT_ENABLE_MASK 0x100
#define CRTC_VERTICAL_INTERRUPT0_CONTROL__CRTC_VERTICAL_INTERRUPT0_INT_ENABLE__SHIFT 0x8
#define CRTC_VERTICAL_INTERRUPT0_CONTROL__CRTC_VERTICAL_INTERRUPT0_STATUS_MASK 0x1000
#define CRTC_VERTICAL_INTERRUPT0_CONTROL__CRTC_VERTICAL_INTERRUPT0_STATUS__SHIFT 0xc
#define CRTC_VERTICAL_INTERRUPT0_CONTROL__CRTC_VERTICAL_INTERRUPT0_INT_STATUS_MASK 0x10000
#define CRTC_VERTICAL_INTERRUPT0_CONTROL__CRTC_VERTICAL_INTERRUPT0_INT_STATUS__SHIFT 0x10
#define CRTC_VERTICAL_INTERRUPT0_CONTROL__CRTC_VERTICAL_INTERRUPT0_CLEAR_MASK 0x100000
#define CRTC_VERTICAL_INTERRUPT0_CONTROL__CRTC_VERTICAL_INTERRUPT0_CLEAR__SHIFT 0x14
#define CRTC_VERTICAL_INTERRUPT0_CONTROL__CRTC_VERTICAL_INTERRUPT0_INT_TYPE_MASK 0x1000000
#define CRTC_VERTICAL_INTERRUPT0_CONTROL__CRTC_VERTICAL_INTERRUPT0_INT_TYPE__SHIFT 0x18
#define CRTC_VERTICAL_INTERRUPT1_POSITION__CRTC_VERTICAL_INTERRUPT1_LINE_START_MASK 0x1fff
#define CRTC_VERTICAL_INTERRUPT1_POSITION__CRTC_VERTICAL_INTERRUPT1_LINE_START__SHIFT 0x0
#define CRTC_VERTICAL_INTERRUPT1_CONTROL__CRTC_VERTICAL_INTERRUPT1_INT_ENABLE_MASK 0x100
#define CRTC_VERTICAL_INTERRUPT1_CONTROL__CRTC_VERTICAL_INTERRUPT1_INT_ENABLE__SHIFT 0x8
#define CRTC_VERTICAL_INTERRUPT1_CONTROL__CRTC_VERTICAL_INTERRUPT1_STATUS_MASK 0x1000
#define CRTC_VERTICAL_INTERRUPT1_CONTROL__CRTC_VERTICAL_INTERRUPT1_STATUS__SHIFT 0xc
#define CRTC_VERTICAL_INTERRUPT1_CONTROL__CRTC_VERTICAL_INTERRUPT1_INT_STATUS_MASK 0x10000
#define CRTC_VERTICAL_INTERRUPT1_CONTROL__CRTC_VERTICAL_INTERRUPT1_INT_STATUS__SHIFT 0x10
#define CRTC_VERTICAL_INTERRUPT1_CONTROL__CRTC_VERTICAL_INTERRUPT1_CLEAR_MASK 0x100000
#define CRTC_VERTICAL_INTERRUPT1_CONTROL__CRTC_VERTICAL_INTERRUPT1_CLEAR__SHIFT 0x14
#define CRTC_VERTICAL_INTERRUPT1_CONTROL__CRTC_VERTICAL_INTERRUPT1_INT_TYPE_MASK 0x1000000
#define CRTC_VERTICAL_INTERRUPT1_CONTROL__CRTC_VERTICAL_INTERRUPT1_INT_TYPE__SHIFT 0x18
#define CRTC_VERTICAL_INTERRUPT2_POSITION__CRTC_VERTICAL_INTERRUPT2_LINE_START_MASK 0x1fff
#define CRTC_VERTICAL_INTERRUPT2_POSITION__CRTC_VERTICAL_INTERRUPT2_LINE_START__SHIFT 0x0
#define CRTC_VERTICAL_INTERRUPT2_CONTROL__CRTC_VERTICAL_INTERRUPT2_INT_ENABLE_MASK 0x100
#define CRTC_VERTICAL_INTERRUPT2_CONTROL__CRTC_VERTICAL_INTERRUPT2_INT_ENABLE__SHIFT 0x8
#define CRTC_VERTICAL_INTERRUPT2_CONTROL__CRTC_VERTICAL_INTERRUPT2_STATUS_MASK 0x1000
#define CRTC_VERTICAL_INTERRUPT2_CONTROL__CRTC_VERTICAL_INTERRUPT2_STATUS__SHIFT 0xc
#define CRTC_VERTICAL_INTERRUPT2_CONTROL__CRTC_VERTICAL_INTERRUPT2_INT_STATUS_MASK 0x10000
#define CRTC_VERTICAL_INTERRUPT2_CONTROL__CRTC_VERTICAL_INTERRUPT2_INT_STATUS__SHIFT 0x10
#define CRTC_VERTICAL_INTERRUPT2_CONTROL__CRTC_VERTICAL_INTERRUPT2_CLEAR_MASK 0x100000
#define CRTC_VERTICAL_INTERRUPT2_CONTROL__CRTC_VERTICAL_INTERRUPT2_CLEAR__SHIFT 0x14
#define CRTC_VERTICAL_INTERRUPT2_CONTROL__CRTC_VERTICAL_INTERRUPT2_INT_TYPE_MASK 0x1000000
#define CRTC_VERTICAL_INTERRUPT2_CONTROL__CRTC_VERTICAL_INTERRUPT2_INT_TYPE__SHIFT 0x18
#define CRTC_CRC_CNTL__CRTC_CRC_EN_MASK 0x1
#define CRTC_CRC_CNTL__CRTC_CRC_EN__SHIFT 0x0
#define CRTC_CRC_CNTL__CRTC_CRC_CONT_EN_MASK 0x10
#define CRTC_CRC_CNTL__CRTC_CRC_CONT_EN__SHIFT 0x4
#define CRTC_CRC_CNTL__CRTC_CRC_STEREO_MODE_MASK 0x300
#define CRTC_CRC_CNTL__CRTC_CRC_STEREO_MODE__SHIFT 0x8
#define CRTC_CRC_CNTL__CRTC_CRC_INTERLACE_MODE_MASK 0x3000
#define CRTC_CRC_CNTL__CRTC_CRC_INTERLACE_MODE__SHIFT 0xc
#define CRTC_CRC_CNTL__CRTC_CRC_USE_NEW_AND_REPEATED_PIXELS_MASK 0x10000
#define CRTC_CRC_CNTL__CRTC_CRC_USE_NEW_AND_REPEATED_PIXELS__SHIFT 0x10
#define CRTC_CRC_CNTL__CRTC_CRC0_SELECT_MASK 0x700000
#define CRTC_CRC_CNTL__CRTC_CRC0_SELECT__SHIFT 0x14
#define CRTC_CRC_CNTL__CRTC_CRC1_SELECT_MASK 0x7000000
#define CRTC_CRC_CNTL__CRTC_CRC1_SELECT__SHIFT 0x18
#define CRTC_CRC0_WINDOWA_X_CONTROL__CRTC_CRC0_WINDOWA_X_START_MASK 0x1fff
#define CRTC_CRC0_WINDOWA_X_CONTROL__CRTC_CRC0_WINDOWA_X_START__SHIFT 0x0
#define CRTC_CRC0_WINDOWA_X_CONTROL__CRTC_CRC0_WINDOWA_X_END_MASK 0x1fff0000
#define CRTC_CRC0_WINDOWA_X_CONTROL__CRTC_CRC0_WINDOWA_X_END__SHIFT 0x10
#define CRTC_CRC0_WINDOWA_Y_CONTROL__CRTC_CRC0_WINDOWA_Y_START_MASK 0x1fff
#define CRTC_CRC0_WINDOWA_Y_CONTROL__CRTC_CRC0_WINDOWA_Y_START__SHIFT 0x0
#define CRTC_CRC0_WINDOWA_Y_CONTROL__CRTC_CRC0_WINDOWA_Y_END_MASK 0x1fff0000
#define CRTC_CRC0_WINDOWA_Y_CONTROL__CRTC_CRC0_WINDOWA_Y_END__SHIFT 0x10
#define CRTC_CRC0_WINDOWB_X_CONTROL__CRTC_CRC0_WINDOWB_X_START_MASK 0x1fff
#define CRTC_CRC0_WINDOWB_X_CONTROL__CRTC_CRC0_WINDOWB_X_START__SHIFT 0x0
#define CRTC_CRC0_WINDOWB_X_CONTROL__CRTC_CRC0_WINDOWB_X_END_MASK 0x1fff0000
#define CRTC_CRC0_WINDOWB_X_CONTROL__CRTC_CRC0_WINDOWB_X_END__SHIFT 0x10
#define CRTC_CRC0_WINDOWB_Y_CONTROL__CRTC_CRC0_WINDOWB_Y_START_MASK 0x1fff
#define CRTC_CRC0_WINDOWB_Y_CONTROL__CRTC_CRC0_WINDOWB_Y_START__SHIFT 0x0
#define CRTC_CRC0_WINDOWB_Y_CONTROL__CRTC_CRC0_WINDOWB_Y_END_MASK 0x1fff0000
#define CRTC_CRC0_WINDOWB_Y_CONTROL__CRTC_CRC0_WINDOWB_Y_END__SHIFT 0x10
#define CRTC_CRC0_DATA_RG__CRC0_R_CR_MASK 0xffff
#define CRTC_CRC0_DATA_RG__CRC0_R_CR__SHIFT 0x0
#define CRTC_CRC0_DATA_RG__CRC0_G_Y_MASK 0xffff0000
#define CRTC_CRC0_DATA_RG__CRC0_G_Y__SHIFT 0x10
#define CRTC_CRC0_DATA_B__CRC0_B_CB_MASK 0xffff
#define CRTC_CRC0_DATA_B__CRC0_B_CB__SHIFT 0x0
#define CRTC_CRC1_WINDOWA_X_CONTROL__CRTC_CRC1_WINDOWA_X_START_MASK 0x1fff
#define CRTC_CRC1_WINDOWA_X_CONTROL__CRTC_CRC1_WINDOWA_X_START__SHIFT 0x0
#define CRTC_CRC1_WINDOWA_X_CONTROL__CRTC_CRC1_WINDOWA_X_END_MASK 0x1fff0000
#define CRTC_CRC1_WINDOWA_X_CONTROL__CRTC_CRC1_WINDOWA_X_END__SHIFT 0x10
#define CRTC_CRC1_WINDOWA_Y_CONTROL__CRTC_CRC1_WINDOWA_Y_START_MASK 0x1fff
#define CRTC_CRC1_WINDOWA_Y_CONTROL__CRTC_CRC1_WINDOWA_Y_START__SHIFT 0x0
#define CRTC_CRC1_WINDOWA_Y_CONTROL__CRTC_CRC1_WINDOWA_Y_END_MASK 0x1fff0000
#define CRTC_CRC1_WINDOWA_Y_CONTROL__CRTC_CRC1_WINDOWA_Y_END__SHIFT 0x10
#define CRTC_CRC1_WINDOWB_X_CONTROL__CRTC_CRC1_WINDOWB_X_START_MASK 0x1fff
#define CRTC_CRC1_WINDOWB_X_CONTROL__CRTC_CRC1_WINDOWB_X_START__SHIFT 0x0
#define CRTC_CRC1_WINDOWB_X_CONTROL__CRTC_CRC1_WINDOWB_X_END_MASK 0x1fff0000
#define CRTC_CRC1_WINDOWB_X_CONTROL__CRTC_CRC1_WINDOWB_X_END__SHIFT 0x10
#define CRTC_CRC1_WINDOWB_Y_CONTROL__CRTC_CRC1_WINDOWB_Y_START_MASK 0x1fff
#define CRTC_CRC1_WINDOWB_Y_CONTROL__CRTC_CRC1_WINDOWB_Y_START__SHIFT 0x0
#define CRTC_CRC1_WINDOWB_Y_CONTROL__CRTC_CRC1_WINDOWB_Y_END_MASK 0x1fff0000
#define CRTC_CRC1_WINDOWB_Y_CONTROL__CRTC_CRC1_WINDOWB_Y_END__SHIFT 0x10
#define CRTC_CRC1_DATA_RG__CRC1_R_CR_MASK 0xffff
#define CRTC_CRC1_DATA_RG__CRC1_R_CR__SHIFT 0x0
#define CRTC_CRC1_DATA_RG__CRC1_G_Y_MASK 0xffff0000
#define CRTC_CRC1_DATA_RG__CRC1_G_Y__SHIFT 0x10
#define CRTC_CRC1_DATA_B__CRC1_B_CB_MASK 0xffff
#define CRTC_CRC1_DATA_B__CRC1_B_CB__SHIFT 0x0
#define CRTC_EXT_TIMING_SYNC_CONTROL__CRTC_EXT_TIMING_SYNC_ENABLE_MASK 0x3
#define CRTC_EXT_TIMING_SYNC_CONTROL__CRTC_EXT_TIMING_SYNC_ENABLE__SHIFT 0x0
#define CRTC_EXT_TIMING_SYNC_CONTROL__CRTC_EXT_TIMING_SYNC_HCOUNT_MODE_ENABLE_MASK 0x8
#define CRTC_EXT_TIMING_SYNC_CONTROL__CRTC_EXT_TIMING_SYNC_HCOUNT_MODE_ENABLE__SHIFT 0x3
#define CRTC_EXT_TIMING_SYNC_CONTROL__CRTC_EXT_TIMING_SYNC_JITTER_FILTERING_ENABLE_MASK 0x10
#define CRTC_EXT_TIMING_SYNC_CONTROL__CRTC_EXT_TIMING_SYNC_JITTER_FILTERING_ENABLE__SHIFT 0x4
#define CRTC_EXT_TIMING_SYNC_CONTROL__CRTC_EXT_TIMING_SYNC_JITTER_FILTERING_WINDOW_MASK 0x60
#define CRTC_EXT_TIMING_SYNC_CONTROL__CRTC_EXT_TIMING_SYNC_JITTER_FILTERING_WINDOW__SHIFT 0x5
#define CRTC_EXT_TIMING_SYNC_CONTROL__CRTC_EXT_TIMING_SYNC_WINDOW_ENABLE_MASK 0x100
#define CRTC_EXT_TIMING_SYNC_CONTROL__CRTC_EXT_TIMING_SYNC_WINDOW_ENABLE__SHIFT 0x8
#define CRTC_EXT_TIMING_SYNC_CONTROL__CRTC_EXT_TIMING_SYNC_WINDOW_UPDATE_MASK 0x200
#define CRTC_EXT_TIMING_SYNC_CONTROL__CRTC_EXT_TIMING_SYNC_WINDOW_UPDATE__SHIFT 0x9
#define CRTC_EXT_TIMING_SYNC_CONTROL__CRTC_EXT_TIMING_SYNC_VSYNC_POLARITY_MASK 0x1000
#define CRTC_EXT_TIMING_SYNC_CONTROL__CRTC_EXT_TIMING_SYNC_VSYNC_POLARITY__SHIFT 0xc
#define CRTC_EXT_TIMING_SYNC_CONTROL__CRTC_EXT_TIMING_SYNC_HSYNC_POLARITY_MASK 0x2000
#define CRTC_EXT_TIMING_SYNC_CONTROL__CRTC_EXT_TIMING_SYNC_HSYNC_POLARITY__SHIFT 0xd
#define CRTC_EXT_TIMING_SYNC_CONTROL__CRTC_EXT_TIMING_SYNC_INTERLACE_MODE_MASK 0x4000
#define CRTC_EXT_TIMING_SYNC_CONTROL__CRTC_EXT_TIMING_SYNC_INTERLACE_MODE__SHIFT 0xe
#define CRTC_EXT_TIMING_SYNC_CONTROL__CRTC_EXT_TIMING_SYNC_MASTER_FRAME_RATE_MASK 0x7000000
#define CRTC_EXT_TIMING_SYNC_CONTROL__CRTC_EXT_TIMING_SYNC_MASTER_FRAME_RATE__SHIFT 0x18
#define CRTC_EXT_TIMING_SYNC_CONTROL__CRTC_EXT_TIMING_SYNC_SLAVE_FRAME_RATE_MASK 0x70000000
#define CRTC_EXT_TIMING_SYNC_CONTROL__CRTC_EXT_TIMING_SYNC_SLAVE_FRAME_RATE__SHIFT 0x1c
#define CRTC_EXT_TIMING_SYNC_WINDOW_START__CRTC_EXT_TIMING_SYNC_WINDOW_START_X_MASK 0x1fff
#define CRTC_EXT_TIMING_SYNC_WINDOW_START__CRTC_EXT_TIMING_SYNC_WINDOW_START_X__SHIFT 0x0
#define CRTC_EXT_TIMING_SYNC_WINDOW_START__CRTC_EXT_TIMING_SYNC_WINDOW_START_Y_MASK 0x1fff0000
#define CRTC_EXT_TIMING_SYNC_WINDOW_START__CRTC_EXT_TIMING_SYNC_WINDOW_START_Y__SHIFT 0x10
#define CRTC_EXT_TIMING_SYNC_WINDOW_END__CRTC_EXT_TIMING_SYNC_WINDOW_END_X_MASK 0x1fff
#define CRTC_EXT_TIMING_SYNC_WINDOW_END__CRTC_EXT_TIMING_SYNC_WINDOW_END_X__SHIFT 0x0
#define CRTC_EXT_TIMING_SYNC_WINDOW_END__CRTC_EXT_TIMING_SYNC_WINDOW_END_Y_MASK 0x1fff0000
#define CRTC_EXT_TIMING_SYNC_WINDOW_END__CRTC_EXT_TIMING_SYNC_WINDOW_END_Y__SHIFT 0x10
#define CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_LOSS_INT_ENABLE_MASK 0x1
#define CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_LOSS_INT_ENABLE__SHIFT 0x0
#define CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_LOSS_STATUS_MASK 0x10
#define CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_LOSS_STATUS__SHIFT 0x4
#define CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_LOSS_INT_STATUS_MASK 0x100
#define CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_LOSS_INT_STATUS__SHIFT 0x8
#define CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_LOSS_CLEAR_MASK 0x10000
#define CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_LOSS_CLEAR__SHIFT 0x10
#define CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_LOSS_INT_TYPE_MASK 0x100000
#define CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_LOSS_INT_TYPE__SHIFT 0x14
#define CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_LOSS_FRAME_COUNT_MASK 0xe0000000
#define CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_LOSS_FRAME_COUNT__SHIFT 0x1d
#define CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_INT_ENABLE_MASK 0x1
#define CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_INT_ENABLE__SHIFT 0x0
#define CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_STATUS_MASK 0x10
#define CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_STATUS__SHIFT 0x4
#define CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_INT_STATUS_MASK 0x100
#define CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_INT_STATUS__SHIFT 0x8
#define CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_CLEAR_MASK 0x10000
#define CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_CLEAR__SHIFT 0x10
#define CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_INT_TYPE_MASK 0x100000
#define CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_INT_TYPE__SHIFT 0x14
#define CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_SIGNAL_INT_ENABLE_MASK 0x1
#define CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_SIGNAL_INT_ENABLE__SHIFT 0x0
#define CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_SIGNAL_STATUS_MASK 0x10
#define CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_SIGNAL_STATUS__SHIFT 0x4
#define CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_SIGNAL_INT_STATUS_MASK 0x100
#define CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_SIGNAL_INT_STATUS__SHIFT 0x8
#define CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_SIGNAL_CLEAR_MASK 0x10000
#define CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_SIGNAL_CLEAR__SHIFT 0x10
#define CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_SIGNAL_INT_TYPE_MASK 0x100000
#define CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_SIGNAL_INT_TYPE__SHIFT 0x14
#define CRTC_STATIC_SCREEN_CONTROL__CRTC_STATIC_SCREEN_EVENT_MASK_MASK 0xffff
#define CRTC_STATIC_SCREEN_CONTROL__CRTC_STATIC_SCREEN_EVENT_MASK__SHIFT 0x0
#define CRTC_STATIC_SCREEN_CONTROL__CRTC_STATIC_SCREEN_FRAME_COUNT_MASK 0xff0000
#define CRTC_STATIC_SCREEN_CONTROL__CRTC_STATIC_SCREEN_FRAME_COUNT__SHIFT 0x10
#define CRTC_STATIC_SCREEN_CONTROL__CRTC_CPU_SS_INT_ENABLE_MASK 0x1000000
#define CRTC_STATIC_SCREEN_CONTROL__CRTC_CPU_SS_INT_ENABLE__SHIFT 0x18
#define CRTC_STATIC_SCREEN_CONTROL__CRTC_SS_STATUS_MASK 0x2000000
#define CRTC_STATIC_SCREEN_CONTROL__CRTC_SS_STATUS__SHIFT 0x19
#define CRTC_STATIC_SCREEN_CONTROL__CRTC_CPU_SS_INT_STATUS_MASK 0x4000000
#define CRTC_STATIC_SCREEN_CONTROL__CRTC_CPU_SS_INT_STATUS__SHIFT 0x1a
#define CRTC_STATIC_SCREEN_CONTROL__CRTC_CPU_SS_INT_CLEAR_MASK 0x8000000
#define CRTC_STATIC_SCREEN_CONTROL__CRTC_CPU_SS_INT_CLEAR__SHIFT 0x1b
#define CRTC_STATIC_SCREEN_CONTROL__CRTC_CPU_SS_INT_TYPE_MASK 0x10000000
#define CRTC_STATIC_SCREEN_CONTROL__CRTC_CPU_SS_INT_TYPE__SHIFT 0x1c
#define CRTC_3D_STRUCTURE_CONTROL__CRTC_3D_STRUCTURE_EN_MASK 0x1
#define CRTC_3D_STRUCTURE_CONTROL__CRTC_3D_STRUCTURE_EN__SHIFT 0x0
#define CRTC_3D_STRUCTURE_CONTROL__CRTC_3D_STRUCTURE_EN_DB_MASK 0x10
#define CRTC_3D_STRUCTURE_CONTROL__CRTC_3D_STRUCTURE_EN_DB__SHIFT 0x4
#define CRTC_3D_STRUCTURE_CONTROL__CRTC_3D_STRUCTURE_V_UPDATE_MODE_MASK 0x300
#define CRTC_3D_STRUCTURE_CONTROL__CRTC_3D_STRUCTURE_V_UPDATE_MODE__SHIFT 0x8
#define CRTC_3D_STRUCTURE_CONTROL__CRTC_3D_STRUCTURE_STEREO_SEL_OVR_MASK 0x1000
#define CRTC_3D_STRUCTURE_CONTROL__CRTC_3D_STRUCTURE_STEREO_SEL_OVR__SHIFT 0xc
#define CRTC_3D_STRUCTURE_CONTROL__CRTC_3D_STRUCTURE_F_COUNT_RESET_MASK 0x10000
#define CRTC_3D_STRUCTURE_CONTROL__CRTC_3D_STRUCTURE_F_COUNT_RESET__SHIFT 0x10
#define CRTC_3D_STRUCTURE_CONTROL__CRTC_3D_STRUCTURE_F_COUNT_RESET_PENDING_MASK 0x20000
#define CRTC_3D_STRUCTURE_CONTROL__CRTC_3D_STRUCTURE_F_COUNT_RESET_PENDING__SHIFT 0x11
#define CRTC_3D_STRUCTURE_CONTROL__CRTC_3D_STRUCTURE_F_COUNT_MASK 0xc0000
#define CRTC_3D_STRUCTURE_CONTROL__CRTC_3D_STRUCTURE_F_COUNT__SHIFT 0x12
#define CRTC_GSL_VSYNC_GAP__CRTC_GSL_VSYNC_GAP_LIMIT_MASK 0xff
#define CRTC_GSL_VSYNC_GAP__CRTC_GSL_VSYNC_GAP_LIMIT__SHIFT 0x0
#define CRTC_GSL_VSYNC_GAP__CRTC_GSL_VSYNC_GAP_DELAY_MASK 0xff00
#define CRTC_GSL_VSYNC_GAP__CRTC_GSL_VSYNC_GAP_DELAY__SHIFT 0x8
#define CRTC_GSL_VSYNC_GAP__CRTC_GSL_VSYNC_GAP_SOURCE_SEL_MASK 0x10000
#define CRTC_GSL_VSYNC_GAP__CRTC_GSL_VSYNC_GAP_SOURCE_SEL__SHIFT 0x10
#define CRTC_GSL_VSYNC_GAP__CRTC_GSL_VSYNC_GAP_MODE_MASK 0x60000
#define CRTC_GSL_VSYNC_GAP__CRTC_GSL_VSYNC_GAP_MODE__SHIFT 0x11
#define CRTC_GSL_VSYNC_GAP__CRTC_GSL_VSYNC_GAP_CLEAR_MASK 0x80000
#define CRTC_GSL_VSYNC_GAP__CRTC_GSL_VSYNC_GAP_CLEAR__SHIFT 0x13
#define CRTC_GSL_VSYNC_GAP__CRTC_GSL_VSYNC_GAP_OCCURRED_MASK 0x100000
#define CRTC_GSL_VSYNC_GAP__CRTC_GSL_VSYNC_GAP_OCCURRED__SHIFT 0x14
#define CRTC_GSL_VSYNC_GAP__CRTC_GSL_VSYNC_GAP_MASTER_FASTER_MASK 0x800000
#define CRTC_GSL_VSYNC_GAP__CRTC_GSL_VSYNC_GAP_MASTER_FASTER__SHIFT 0x17
#define CRTC_GSL_VSYNC_GAP__CRTC_GSL_VSYNC_GAP_MASK 0xff000000
#define CRTC_GSL_VSYNC_GAP__CRTC_GSL_VSYNC_GAP__SHIFT 0x18
#define CRTC_GSL_WINDOW__CRTC_GSL_WINDOW_START_MASK 0x1fff
#define CRTC_GSL_WINDOW__CRTC_GSL_WINDOW_START__SHIFT 0x0
#define CRTC_GSL_WINDOW__CRTC_GSL_WINDOW_END_MASK 0x1fff0000
#define CRTC_GSL_WINDOW__CRTC_GSL_WINDOW_END__SHIFT 0x10
#define CRTC_GSL_CONTROL__CRTC_GSL_CHECK_LINE_NUM_MASK 0x1fff
#define CRTC_GSL_CONTROL__CRTC_GSL_CHECK_LINE_NUM__SHIFT 0x0
#define CRTC_GSL_CONTROL__CRTC_GSL_FORCE_DELAY_MASK 0x1f0000
#define CRTC_GSL_CONTROL__CRTC_GSL_FORCE_DELAY__SHIFT 0x10
#define CRTC_GSL_CONTROL__CRTC_GSL_CHECK_ALL_FIELDS_MASK 0x10000000
#define CRTC_GSL_CONTROL__CRTC_GSL_CHECK_ALL_FIELDS__SHIFT 0x1c
#define CRTC_TEST_DEBUG_INDEX__CRTC_TEST_DEBUG_INDEX_MASK 0xff
#define CRTC_TEST_DEBUG_INDEX__CRTC_TEST_DEBUG_INDEX__SHIFT 0x0
#define CRTC_TEST_DEBUG_INDEX__CRTC_TEST_DEBUG_WRITE_EN_MASK 0x100
#define CRTC_TEST_DEBUG_INDEX__CRTC_TEST_DEBUG_WRITE_EN__SHIFT 0x8
#define CRTC_TEST_DEBUG_DATA__CRTC_TEST_DEBUG_DATA_MASK 0xffffffff
#define CRTC_TEST_DEBUG_DATA__CRTC_TEST_DEBUG_DATA__SHIFT 0x0
#define DAC_ENABLE__DAC_ENABLE_MASK 0x1
#define DAC_ENABLE__DAC_ENABLE__SHIFT 0x0
#define DAC_ENABLE__DAC_RESYNC_FIFO_ENABLE_MASK 0x2
#define DAC_ENABLE__DAC_RESYNC_FIFO_ENABLE__SHIFT 0x1
#define DAC_ENABLE__DAC_RESYNC_FIFO_POINTER_SKEW_MASK 0xc
#define DAC_ENABLE__DAC_RESYNC_FIFO_POINTER_SKEW__SHIFT 0x2
#define DAC_ENABLE__DAC_RESYNC_FIFO_ERROR_MASK 0x10
#define DAC_ENABLE__DAC_RESYNC_FIFO_ERROR__SHIFT 0x4
#define DAC_ENABLE__DAC_RESYNC_FIFO_ERROR_ACK_MASK 0x20
#define DAC_ENABLE__DAC_RESYNC_FIFO_ERROR_ACK__SHIFT 0x5
#define DAC_ENABLE__DAC_RESYNC_FIFO_TVOUT_SIM_MASK 0x100
#define DAC_ENABLE__DAC_RESYNC_FIFO_TVOUT_SIM__SHIFT 0x8
#define DAC_SOURCE_SELECT__DAC_SOURCE_SELECT_MASK 0x7
#define DAC_SOURCE_SELECT__DAC_SOURCE_SELECT__SHIFT 0x0
#define DAC_SOURCE_SELECT__DAC_TV_SELECT_MASK 0x8
#define DAC_SOURCE_SELECT__DAC_TV_SELECT__SHIFT 0x3
#define DAC_CRC_EN__DAC_CRC_EN_MASK 0x1
#define DAC_CRC_EN__DAC_CRC_EN__SHIFT 0x0
#define DAC_CRC_EN__DAC_CRC_CONT_EN_MASK 0x10000
#define DAC_CRC_EN__DAC_CRC_CONT_EN__SHIFT 0x10
#define DAC_CRC_CONTROL__DAC_CRC_FIELD_MASK 0x1
#define DAC_CRC_CONTROL__DAC_CRC_FIELD__SHIFT 0x0
#define DAC_CRC_CONTROL__DAC_CRC_ONLY_BLANKb_MASK 0x100
#define DAC_CRC_CONTROL__DAC_CRC_ONLY_BLANKb__SHIFT 0x8
#define DAC_CRC_SIG_RGB_MASK__DAC_CRC_SIG_BLUE_MASK_MASK 0x3ff
#define DAC_CRC_SIG_RGB_MASK__DAC_CRC_SIG_BLUE_MASK__SHIFT 0x0
#define DAC_CRC_SIG_RGB_MASK__DAC_CRC_SIG_GREEN_MASK_MASK 0xffc00
#define DAC_CRC_SIG_RGB_MASK__DAC_CRC_SIG_GREEN_MASK__SHIFT 0xa
#define DAC_CRC_SIG_RGB_MASK__DAC_CRC_SIG_RED_MASK_MASK 0x3ff00000
#define DAC_CRC_SIG_RGB_MASK__DAC_CRC_SIG_RED_MASK__SHIFT 0x14
#define DAC_CRC_SIG_CONTROL_MASK__DAC_CRC_SIG_CONTROL_MASK_MASK 0x3f
#define DAC_CRC_SIG_CONTROL_MASK__DAC_CRC_SIG_CONTROL_MASK__SHIFT 0x0
#define DAC_CRC_SIG_RGB__DAC_CRC_SIG_BLUE_MASK 0x3ff
#define DAC_CRC_SIG_RGB__DAC_CRC_SIG_BLUE__SHIFT 0x0
#define DAC_CRC_SIG_RGB__DAC_CRC_SIG_GREEN_MASK 0xffc00
#define DAC_CRC_SIG_RGB__DAC_CRC_SIG_GREEN__SHIFT 0xa
#define DAC_CRC_SIG_RGB__DAC_CRC_SIG_RED_MASK 0x3ff00000
#define DAC_CRC_SIG_RGB__DAC_CRC_SIG_RED__SHIFT 0x14
#define DAC_CRC_SIG_CONTROL__DAC_CRC_SIG_CONTROL_MASK 0x3f
#define DAC_CRC_SIG_CONTROL__DAC_CRC_SIG_CONTROL__SHIFT 0x0
#define DAC_SYNC_TRISTATE_CONTROL__DAC_HSYNCA_TRISTATE_MASK 0x1
#define DAC_SYNC_TRISTATE_CONTROL__DAC_HSYNCA_TRISTATE__SHIFT 0x0
#define DAC_SYNC_TRISTATE_CONTROL__DAC_VSYNCA_TRISTATE_MASK 0x100
#define DAC_SYNC_TRISTATE_CONTROL__DAC_VSYNCA_TRISTATE__SHIFT 0x8
#define DAC_SYNC_TRISTATE_CONTROL__DAC_SYNCA_TRISTATE_MASK 0x10000
#define DAC_SYNC_TRISTATE_CONTROL__DAC_SYNCA_TRISTATE__SHIFT 0x10
#define DAC_STEREOSYNC_SELECT__DAC_STEREOSYNC_SELECT_MASK 0x7
#define DAC_STEREOSYNC_SELECT__DAC_STEREOSYNC_SELECT__SHIFT 0x0
#define DAC_AUTODETECT_CONTROL__DAC_AUTODETECT_MODE_MASK 0x3
#define DAC_AUTODETECT_CONTROL__DAC_AUTODETECT_MODE__SHIFT 0x0
#define DAC_AUTODETECT_CONTROL__DAC_AUTODETECT_FRAME_TIME_COUNTER_MASK 0xff00
#define DAC_AUTODETECT_CONTROL__DAC_AUTODETECT_FRAME_TIME_COUNTER__SHIFT 0x8
#define DAC_AUTODETECT_CONTROL__DAC_AUTODETECT_CHECK_MASK_MASK 0x70000
#define DAC_AUTODETECT_CONTROL__DAC_AUTODETECT_CHECK_MASK__SHIFT 0x10
#define DAC_AUTODETECT_CONTROL2__DAC_AUTODETECT_POWERUP_COUNTER_MASK 0xff
#define DAC_AUTODETECT_CONTROL2__DAC_AUTODETECT_POWERUP_COUNTER__SHIFT 0x0
#define DAC_AUTODETECT_CONTROL2__DAC_AUTODETECT_TESTMODE_MASK 0x100
#define DAC_AUTODETECT_CONTROL2__DAC_AUTODETECT_TESTMODE__SHIFT 0x8
#define DAC_AUTODETECT_CONTROL3__DAC_AUTODET_COMPARATOR_IN_DELAY_MASK 0xff
#define DAC_AUTODETECT_CONTROL3__DAC_AUTODET_COMPARATOR_IN_DELAY__SHIFT 0x0
#define DAC_AUTODETECT_CONTROL3__DAC_AUTODET_COMPARATOR_OUT_DELAY_MASK 0xff00
#define DAC_AUTODETECT_CONTROL3__DAC_AUTODET_COMPARATOR_OUT_DELAY__SHIFT 0x8
#define DAC_AUTODETECT_STATUS__DAC_AUTODETECT_STATUS_MASK 0x1
#define DAC_AUTODETECT_STATUS__DAC_AUTODETECT_STATUS__SHIFT 0x0
#define DAC_AUTODETECT_STATUS__DAC_AUTODETECT_CONNECT_MASK 0x10
#define DAC_AUTODETECT_STATUS__DAC_AUTODETECT_CONNECT__SHIFT 0x4
#define DAC_AUTODETECT_STATUS__DAC_AUTODETECT_RED_SENSE_MASK 0x300
#define DAC_AUTODETECT_STATUS__DAC_AUTODETECT_RED_SENSE__SHIFT 0x8
#define DAC_AUTODETECT_STATUS__DAC_AUTODETECT_GREEN_SENSE_MASK 0x30000
#define DAC_AUTODETECT_STATUS__DAC_AUTODETECT_GREEN_SENSE__SHIFT 0x10
#define DAC_AUTODETECT_STATUS__DAC_AUTODETECT_BLUE_SENSE_MASK 0x3000000
#define DAC_AUTODETECT_STATUS__DAC_AUTODETECT_BLUE_SENSE__SHIFT 0x18
#define DAC_AUTODETECT_INT_CONTROL__DAC_AUTODETECT_ACK_MASK 0x1
#define DAC_AUTODETECT_INT_CONTROL__DAC_AUTODETECT_ACK__SHIFT 0x0
#define DAC_AUTODETECT_INT_CONTROL__DAC_AUTODETECT_INT_ENABLE_MASK 0x10000
#define DAC_AUTODETECT_INT_CONTROL__DAC_AUTODETECT_INT_ENABLE__SHIFT 0x10
#define DAC_FORCE_OUTPUT_CNTL__DAC_FORCE_DATA_EN_MASK 0x1
#define DAC_FORCE_OUTPUT_CNTL__DAC_FORCE_DATA_EN__SHIFT 0x0
#define DAC_FORCE_OUTPUT_CNTL__DAC_FORCE_DATA_SEL_MASK 0x700
#define DAC_FORCE_OUTPUT_CNTL__DAC_FORCE_DATA_SEL__SHIFT 0x8
#define DAC_FORCE_OUTPUT_CNTL__DAC_FORCE_DATA_ON_BLANKb_ONLY_MASK 0x1000000
#define DAC_FORCE_OUTPUT_CNTL__DAC_FORCE_DATA_ON_BLANKb_ONLY__SHIFT 0x18
#define DAC_FORCE_DATA__DAC_FORCE_DATA_MASK 0x3ff
#define DAC_FORCE_DATA__DAC_FORCE_DATA__SHIFT 0x0
#define DAC_POWERDOWN__DAC_POWERDOWN_MASK 0x1
#define DAC_POWERDOWN__DAC_POWERDOWN__SHIFT 0x0
#define DAC_POWERDOWN__DAC_POWERDOWN_BLUE_MASK 0x100
#define DAC_POWERDOWN__DAC_POWERDOWN_BLUE__SHIFT 0x8
#define DAC_POWERDOWN__DAC_POWERDOWN_GREEN_MASK 0x10000
#define DAC_POWERDOWN__DAC_POWERDOWN_GREEN__SHIFT 0x10
#define DAC_POWERDOWN__DAC_POWERDOWN_RED_MASK 0x1000000
#define DAC_POWERDOWN__DAC_POWERDOWN_RED__SHIFT 0x18
#define DAC_CONTROL__DAC_DFORCE_EN_MASK 0x1
#define DAC_CONTROL__DAC_DFORCE_EN__SHIFT 0x0
#define DAC_CONTROL__DAC_TV_ENABLE_MASK 0x100
#define DAC_CONTROL__DAC_TV_ENABLE__SHIFT 0x8
#define DAC_CONTROL__DAC_ZSCALE_SHIFT_MASK 0x10000
#define DAC_CONTROL__DAC_ZSCALE_SHIFT__SHIFT 0x10
#define DAC_COMPARATOR_ENABLE__DAC_COMP_DDET_REF_EN_MASK 0x1
#define DAC_COMPARATOR_ENABLE__DAC_COMP_DDET_REF_EN__SHIFT 0x0
#define DAC_COMPARATOR_ENABLE__DAC_COMP_SDET_REF_EN_MASK 0x100
#define DAC_COMPARATOR_ENABLE__DAC_COMP_SDET_REF_EN__SHIFT 0x8
#define DAC_COMPARATOR_ENABLE__DAC_R_ASYNC_ENABLE_MASK 0x10000
#define DAC_COMPARATOR_ENABLE__DAC_R_ASYNC_ENABLE__SHIFT 0x10
#define DAC_COMPARATOR_ENABLE__DAC_G_ASYNC_ENABLE_MASK 0x20000
#define DAC_COMPARATOR_ENABLE__DAC_G_ASYNC_ENABLE__SHIFT 0x11
#define DAC_COMPARATOR_ENABLE__DAC_B_ASYNC_ENABLE_MASK 0x40000
#define DAC_COMPARATOR_ENABLE__DAC_B_ASYNC_ENABLE__SHIFT 0x12
#define DAC_COMPARATOR_OUTPUT__DAC_COMPARATOR_OUTPUT_MASK 0x1
#define DAC_COMPARATOR_OUTPUT__DAC_COMPARATOR_OUTPUT__SHIFT 0x0
#define DAC_COMPARATOR_OUTPUT__DAC_COMPARATOR_OUTPUT_BLUE_MASK 0x2
#define DAC_COMPARATOR_OUTPUT__DAC_COMPARATOR_OUTPUT_BLUE__SHIFT 0x1
#define DAC_COMPARATOR_OUTPUT__DAC_COMPARATOR_OUTPUT_GREEN_MASK 0x4
#define DAC_COMPARATOR_OUTPUT__DAC_COMPARATOR_OUTPUT_GREEN__SHIFT 0x2
#define DAC_COMPARATOR_OUTPUT__DAC_COMPARATOR_OUTPUT_RED_MASK 0x8
#define DAC_COMPARATOR_OUTPUT__DAC_COMPARATOR_OUTPUT_RED__SHIFT 0x3
#define DAC_PWR_CNTL__DAC_BG_MODE_MASK 0x3
#define DAC_PWR_CNTL__DAC_BG_MODE__SHIFT 0x0
#define DAC_PWR_CNTL__DAC_PWRCNTL_MASK 0x30000
#define DAC_PWR_CNTL__DAC_PWRCNTL__SHIFT 0x10
#define DAC_DFT_CONFIG__DAC_DFT_CONFIG_MASK 0xffffffff
#define DAC_DFT_CONFIG__DAC_DFT_CONFIG__SHIFT 0x0
#define DAC_FIFO_STATUS__DAC_FIFO_USE_OVERWRITE_LEVEL_MASK 0x2
#define DAC_FIFO_STATUS__DAC_FIFO_USE_OVERWRITE_LEVEL__SHIFT 0x1
#define DAC_FIFO_STATUS__DAC_FIFO_OVERWRITE_LEVEL_MASK 0xfc
#define DAC_FIFO_STATUS__DAC_FIFO_OVERWRITE_LEVEL__SHIFT 0x2
#define DAC_FIFO_STATUS__DAC_FIFO_CAL_AVERAGE_LEVEL_MASK 0xfc00
#define DAC_FIFO_STATUS__DAC_FIFO_CAL_AVERAGE_LEVEL__SHIFT 0xa
#define DAC_FIFO_STATUS__DAC_FIFO_MAXIMUM_LEVEL_MASK 0xf0000
#define DAC_FIFO_STATUS__DAC_FIFO_MAXIMUM_LEVEL__SHIFT 0x10
#define DAC_FIFO_STATUS__DAC_FIFO_MINIMUM_LEVEL_MASK 0x3c00000
#define DAC_FIFO_STATUS__DAC_FIFO_MINIMUM_LEVEL__SHIFT 0x16
#define DAC_FIFO_STATUS__DAC_FIFO_CALIBRATED_MASK 0x20000000
#define DAC_FIFO_STATUS__DAC_FIFO_CALIBRATED__SHIFT 0x1d
#define DAC_FIFO_STATUS__DAC_FIFO_FORCE_RECAL_AVERAGE_MASK 0x40000000
#define DAC_FIFO_STATUS__DAC_FIFO_FORCE_RECAL_AVERAGE__SHIFT 0x1e
#define DAC_FIFO_STATUS__DAC_FIFO_FORCE_RECOMP_MINMAX_MASK 0x80000000
#define DAC_FIFO_STATUS__DAC_FIFO_FORCE_RECOMP_MINMAX__SHIFT 0x1f
#define PERFCOUNTER_CNTL__PERFCOUNTER_EVENT_SEL_MASK 0x1ff
#define PERFCOUNTER_CNTL__PERFCOUNTER_EVENT_SEL__SHIFT 0x0
#define PERFCOUNTER_CNTL__PERFCOUNTER_INC_MODE_MASK 0x3000
#define PERFCOUNTER_CNTL__PERFCOUNTER_INC_MODE__SHIFT 0xc
#define PERFCOUNTER_CNTL__PERFCOUNTER_HW_CNTL_SEL_MASK 0x4000
#define PERFCOUNTER_CNTL__PERFCOUNTER_HW_CNTL_SEL__SHIFT 0xe
#define PERFCOUNTER_CNTL__PERFCOUNTER_RUNEN_MODE_MASK 0x8000
#define PERFCOUNTER_CNTL__PERFCOUNTER_RUNEN_MODE__SHIFT 0xf
#define PERFCOUNTER_CNTL__PERFCOUNTER_CNTOFF_SEL_MASK 0x1f0000
#define PERFCOUNTER_CNTL__PERFCOUNTER_CNTOFF_SEL__SHIFT 0x10
#define PERFCOUNTER_CNTL__PERFCOUNTER_CNTOFF_START_DIS_MASK 0x200000
#define PERFCOUNTER_CNTL__PERFCOUNTER_CNTOFF_START_DIS__SHIFT 0x15
#define PERFCOUNTER_CNTL__PERFCOUNTER_RESTART_EN_MASK 0x400000
#define PERFCOUNTER_CNTL__PERFCOUNTER_RESTART_EN__SHIFT 0x16
#define PERFCOUNTER_CNTL__PERFCOUNTER_INT_EN_MASK 0x800000
#define PERFCOUNTER_CNTL__PERFCOUNTER_INT_EN__SHIFT 0x17
#define PERFCOUNTER_CNTL__PERFCOUNTER_OFF_MASK_MASK 0x1000000
#define PERFCOUNTER_CNTL__PERFCOUNTER_OFF_MASK__SHIFT 0x18
#define PERFCOUNTER_CNTL__PERFCOUNTER_ACTIVE_MASK 0x2000000
#define PERFCOUNTER_CNTL__PERFCOUNTER_ACTIVE__SHIFT 0x19
#define PERFCOUNTER_CNTL__PERFCOUNTER_CNTL_SEL_MASK 0xe0000000
#define PERFCOUNTER_CNTL__PERFCOUNTER_CNTL_SEL__SHIFT 0x1d
#define PERFCOUNTER_STATE__PERFCOUNTER_CNT0_STATE_MASK 0x3
#define PERFCOUNTER_STATE__PERFCOUNTER_CNT0_STATE__SHIFT 0x0
#define PERFCOUNTER_STATE__PERFCOUNTER_STATE_SEL0_MASK 0x4
#define PERFCOUNTER_STATE__PERFCOUNTER_STATE_SEL0__SHIFT 0x2
#define PERFCOUNTER_STATE__PERFCOUNTER_CNT1_STATE_MASK 0x30
#define PERFCOUNTER_STATE__PERFCOUNTER_CNT1_STATE__SHIFT 0x4
#define PERFCOUNTER_STATE__PERFCOUNTER_STATE_SEL1_MASK 0x40
#define PERFCOUNTER_STATE__PERFCOUNTER_STATE_SEL1__SHIFT 0x6
#define PERFCOUNTER_STATE__PERFCOUNTER_CNT2_STATE_MASK 0x300
#define PERFCOUNTER_STATE__PERFCOUNTER_CNT2_STATE__SHIFT 0x8
#define PERFCOUNTER_STATE__PERFCOUNTER_STATE_SEL2_MASK 0x400
#define PERFCOUNTER_STATE__PERFCOUNTER_STATE_SEL2__SHIFT 0xa
#define PERFCOUNTER_STATE__PERFCOUNTER_CNT3_STATE_MASK 0x3000
#define PERFCOUNTER_STATE__PERFCOUNTER_CNT3_STATE__SHIFT 0xc
#define PERFCOUNTER_STATE__PERFCOUNTER_STATE_SEL3_MASK 0x4000
#define PERFCOUNTER_STATE__PERFCOUNTER_STATE_SEL3__SHIFT 0xe
#define PERFCOUNTER_STATE__PERFCOUNTER_CNT4_STATE_MASK 0x30000
#define PERFCOUNTER_STATE__PERFCOUNTER_CNT4_STATE__SHIFT 0x10
#define PERFCOUNTER_STATE__PERFCOUNTER_STATE_SEL4_MASK 0x40000
#define PERFCOUNTER_STATE__PERFCOUNTER_STATE_SEL4__SHIFT 0x12
#define PERFCOUNTER_STATE__PERFCOUNTER_CNT5_STATE_MASK 0x300000
#define PERFCOUNTER_STATE__PERFCOUNTER_CNT5_STATE__SHIFT 0x14
#define PERFCOUNTER_STATE__PERFCOUNTER_STATE_SEL5_MASK 0x400000
#define PERFCOUNTER_STATE__PERFCOUNTER_STATE_SEL5__SHIFT 0x16
#define PERFCOUNTER_STATE__PERFCOUNTER_CNT6_STATE_MASK 0x3000000
#define PERFCOUNTER_STATE__PERFCOUNTER_CNT6_STATE__SHIFT 0x18
#define PERFCOUNTER_STATE__PERFCOUNTER_STATE_SEL6_MASK 0x4000000
#define PERFCOUNTER_STATE__PERFCOUNTER_STATE_SEL6__SHIFT 0x1a
#define PERFCOUNTER_STATE__PERFCOUNTER_CNT7_STATE_MASK 0x30000000
#define PERFCOUNTER_STATE__PERFCOUNTER_CNT7_STATE__SHIFT 0x1c
#define PERFCOUNTER_STATE__PERFCOUNTER_STATE_SEL7_MASK 0x40000000
#define PERFCOUNTER_STATE__PERFCOUNTER_STATE_SEL7__SHIFT 0x1e
#define PERFMON_CNTL__PERFMON_STATE_MASK 0x3
#define PERFMON_CNTL__PERFMON_STATE__SHIFT 0x0
#define PERFMON_CNTL__PERFMON_RUN_ENABLE_SEL_MASK 0xf0
#define PERFMON_CNTL__PERFMON_RUN_ENABLE_SEL__SHIFT 0x4
#define PERFMON_CNTL__PERFMON_RPT_COUNT_MASK 0xfffff00
#define PERFMON_CNTL__PERFMON_RPT_COUNT__SHIFT 0x8
#define PERFMON_CNTL__PERFMON_CNTOFF_AND_OR_MASK 0x10000000
#define PERFMON_CNTL__PERFMON_CNTOFF_AND_OR__SHIFT 0x1c
#define PERFMON_CNTL__PERFMON_CNTOFF_INT_EN_MASK 0x20000000
#define PERFMON_CNTL__PERFMON_CNTOFF_INT_EN__SHIFT 0x1d
#define PERFMON_CNTL__PERFMON_CNTOFF_INT_STATUS_MASK 0x40000000
#define PERFMON_CNTL__PERFMON_CNTOFF_INT_STATUS__SHIFT 0x1e
#define PERFMON_CNTL__PERFMON_CNTOFF_INT_ACK_MASK 0x80000000
#define PERFMON_CNTL__PERFMON_CNTOFF_INT_ACK__SHIFT 0x1f
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT0_STATUS_MASK 0x1
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT0_STATUS__SHIFT 0x0
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT1_STATUS_MASK 0x2
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT1_STATUS__SHIFT 0x1
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT2_STATUS_MASK 0x4
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT2_STATUS__SHIFT 0x2
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT3_STATUS_MASK 0x8
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT3_STATUS__SHIFT 0x3
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT4_STATUS_MASK 0x10
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT4_STATUS__SHIFT 0x4
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT5_STATUS_MASK 0x20
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT5_STATUS__SHIFT 0x5
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT6_STATUS_MASK 0x40
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT6_STATUS__SHIFT 0x6
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT7_STATUS_MASK 0x80
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT7_STATUS__SHIFT 0x7
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT0_ACK_MASK 0x100
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT0_ACK__SHIFT 0x8
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT1_ACK_MASK 0x200
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT1_ACK__SHIFT 0x9
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT2_ACK_MASK 0x400
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT2_ACK__SHIFT 0xa
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT3_ACK_MASK 0x800
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT3_ACK__SHIFT 0xb
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT4_ACK_MASK 0x1000
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT4_ACK__SHIFT 0xc
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT5_ACK_MASK 0x2000
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT5_ACK__SHIFT 0xd
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT6_ACK_MASK 0x4000
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT6_ACK__SHIFT 0xe
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT7_ACK_MASK 0x8000
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT7_ACK__SHIFT 0xf
#define PERFMON_CVALUE_INT_MISC__PERFMON_CVALUE_HI_MASK 0xffff0000
#define PERFMON_CVALUE_INT_MISC__PERFMON_CVALUE_HI__SHIFT 0x10
#define PERFMON_CVALUE_LOW__PERFMON_CVALUE_LOW_MASK 0xffffffff
#define PERFMON_CVALUE_LOW__PERFMON_CVALUE_LOW__SHIFT 0x0
#define PERFMON_HI__PERFMON_HI_MASK 0xffff
#define PERFMON_HI__PERFMON_HI__SHIFT 0x0
#define PERFMON_HI__PERFMON_READ_SEL_MASK 0xe0000000
#define PERFMON_HI__PERFMON_READ_SEL__SHIFT 0x1d
#define PERFMON_LOW__PERFMON_LOW_MASK 0xffffffff
#define PERFMON_LOW__PERFMON_LOW__SHIFT 0x0
#define PERFMON_TEST_DEBUG_INDEX__PERFMON_TEST_DEBUG_INDEX_MASK 0xff
#define PERFMON_TEST_DEBUG_INDEX__PERFMON_TEST_DEBUG_INDEX__SHIFT 0x0
#define PERFMON_TEST_DEBUG_INDEX__PERFMON_TEST_DEBUG_WRITE_EN_MASK 0x100
#define PERFMON_TEST_DEBUG_INDEX__PERFMON_TEST_DEBUG_WRITE_EN__SHIFT 0x8
#define PERFMON_TEST_DEBUG_DATA__PERFMON_TEST_DEBUG_DATA_MASK 0xffffffff
#define PERFMON_TEST_DEBUG_DATA__PERFMON_TEST_DEBUG_DATA__SHIFT 0x0
#define VGA25_PPLL_REF_DIV__VGA25_PPLL_REF_DIV_MASK 0x3ff
#define VGA25_PPLL_REF_DIV__VGA25_PPLL_REF_DIV__SHIFT 0x0
#define VGA28_PPLL_REF_DIV__VGA28_PPLL_REF_DIV_MASK 0x3ff
#define VGA28_PPLL_REF_DIV__VGA28_PPLL_REF_DIV__SHIFT 0x0
#define VGA41_PPLL_REF_DIV__VGA41_PPLL_REF_DIV_MASK 0x3ff
#define VGA41_PPLL_REF_DIV__VGA41_PPLL_REF_DIV__SHIFT 0x0
#define VGA25_PPLL_FB_DIV__VGA25_PPLL_FB_DIV_FRACTION_MASK 0xf
#define VGA25_PPLL_FB_DIV__VGA25_PPLL_FB_DIV_FRACTION__SHIFT 0x0
#define VGA25_PPLL_FB_DIV__VGA25_PPLL_FB_DIV_FRACTION_CNTL_MASK 0x30
#define VGA25_PPLL_FB_DIV__VGA25_PPLL_FB_DIV_FRACTION_CNTL__SHIFT 0x4
#define VGA25_PPLL_FB_DIV__VGA25_PPLL_FB_DIV_MASK 0x7ff0000
#define VGA25_PPLL_FB_DIV__VGA25_PPLL_FB_DIV__SHIFT 0x10
#define VGA28_PPLL_FB_DIV__VGA28_PPLL_FB_DIV_FRACTION_MASK 0xf
#define VGA28_PPLL_FB_DIV__VGA28_PPLL_FB_DIV_FRACTION__SHIFT 0x0
#define VGA28_PPLL_FB_DIV__VGA28_PPLL_FB_DIV_FRACTION_CNTL_MASK 0x30
#define VGA28_PPLL_FB_DIV__VGA28_PPLL_FB_DIV_FRACTION_CNTL__SHIFT 0x4
#define VGA28_PPLL_FB_DIV__VGA28_PPLL_FB_DIV_MASK 0x7ff0000
#define VGA28_PPLL_FB_DIV__VGA28_PPLL_FB_DIV__SHIFT 0x10
#define VGA41_PPLL_FB_DIV__VGA41_PPLL_FB_DIV_FRACTION_MASK 0xf
#define VGA41_PPLL_FB_DIV__VGA41_PPLL_FB_DIV_FRACTION__SHIFT 0x0
#define VGA41_PPLL_FB_DIV__VGA41_PPLL_FB_DIV_FRACTION_CNTL_MASK 0x30
#define VGA41_PPLL_FB_DIV__VGA41_PPLL_FB_DIV_FRACTION_CNTL__SHIFT 0x4
#define VGA41_PPLL_FB_DIV__VGA41_PPLL_FB_DIV_MASK 0x7ff0000
#define VGA41_PPLL_FB_DIV__VGA41_PPLL_FB_DIV__SHIFT 0x10
#define VGA25_PPLL_POST_DIV__VGA25_PPLL_POST_DIV_PIXCLK_MASK 0x7f
#define VGA25_PPLL_POST_DIV__VGA25_PPLL_POST_DIV_PIXCLK__SHIFT 0x0
#define VGA25_PPLL_POST_DIV__VGA25_PPLL_POST_DIV_DVOCLK_MASK 0x7f00
#define VGA25_PPLL_POST_DIV__VGA25_PPLL_POST_DIV_DVOCLK__SHIFT 0x8
#define VGA25_PPLL_POST_DIV__VGA25_PPLL_POST_DIV_IDCLK_MASK 0x7f0000
#define VGA25_PPLL_POST_DIV__VGA25_PPLL_POST_DIV_IDCLK__SHIFT 0x10
#define VGA28_PPLL_POST_DIV__VGA28_PPLL_POST_DIV_PIXCLK_MASK 0x7f
#define VGA28_PPLL_POST_DIV__VGA28_PPLL_POST_DIV_PIXCLK__SHIFT 0x0
#define VGA28_PPLL_POST_DIV__VGA28_PPLL_POST_DIV_DVOCLK_MASK 0x7f00
#define VGA28_PPLL_POST_DIV__VGA28_PPLL_POST_DIV_DVOCLK__SHIFT 0x8
#define VGA28_PPLL_POST_DIV__VGA28_PPLL_POST_DIV_IDCLK_MASK 0x7f0000
#define VGA28_PPLL_POST_DIV__VGA28_PPLL_POST_DIV_IDCLK__SHIFT 0x10
#define VGA41_PPLL_POST_DIV__VGA41_PPLL_POST_DIV_PIXCLK_MASK 0x7f
#define VGA41_PPLL_POST_DIV__VGA41_PPLL_POST_DIV_PIXCLK__SHIFT 0x0
#define VGA41_PPLL_POST_DIV__VGA41_PPLL_POST_DIV_DVOCLK_MASK 0x7f00
#define VGA41_PPLL_POST_DIV__VGA41_PPLL_POST_DIV_DVOCLK__SHIFT 0x8
#define VGA41_PPLL_POST_DIV__VGA41_PPLL_POST_DIV_IDCLK_MASK 0x7f0000
#define VGA41_PPLL_POST_DIV__VGA41_PPLL_POST_DIV_IDCLK__SHIFT 0x10
#define VGA25_PPLL_ANALOG__VGA25_CAL_MODE_MASK 0x1f
#define VGA25_PPLL_ANALOG__VGA25_CAL_MODE__SHIFT 0x0
#define VGA25_PPLL_ANALOG__VGA25_PPLL_PFD_PULSE_SEL_MASK 0x60
#define VGA25_PPLL_ANALOG__VGA25_PPLL_PFD_PULSE_SEL__SHIFT 0x5
#define VGA25_PPLL_ANALOG__VGA25_PPLL_CP_MASK 0xf00
#define VGA25_PPLL_ANALOG__VGA25_PPLL_CP__SHIFT 0x8
#define VGA25_PPLL_ANALOG__VGA25_PPLL_LF_MODE_MASK 0x1ff000
#define VGA25_PPLL_ANALOG__VGA25_PPLL_LF_MODE__SHIFT 0xc
#define VGA25_PPLL_ANALOG__VGA25_PPLL_IBIAS_MASK 0xff000000
#define VGA25_PPLL_ANALOG__VGA25_PPLL_IBIAS__SHIFT 0x18
#define VGA28_PPLL_ANALOG__VGA28_CAL_MODE_MASK 0x1f
#define VGA28_PPLL_ANALOG__VGA28_CAL_MODE__SHIFT 0x0
#define VGA28_PPLL_ANALOG__VGA28_PPLL_PFD_PULSE_SEL_MASK 0x60
#define VGA28_PPLL_ANALOG__VGA28_PPLL_PFD_PULSE_SEL__SHIFT 0x5
#define VGA28_PPLL_ANALOG__VGA28_PPLL_CP_MASK 0xf00
#define VGA28_PPLL_ANALOG__VGA28_PPLL_CP__SHIFT 0x8
#define VGA28_PPLL_ANALOG__VGA28_PPLL_LF_MODE_MASK 0x1ff000
#define VGA28_PPLL_ANALOG__VGA28_PPLL_LF_MODE__SHIFT 0xc
#define VGA28_PPLL_ANALOG__VGA28_PPLL_IBIAS_MASK 0xff000000
#define VGA28_PPLL_ANALOG__VGA28_PPLL_IBIAS__SHIFT 0x18
#define VGA41_PPLL_ANALOG__VGA41_CAL_MODE_MASK 0x1f
#define VGA41_PPLL_ANALOG__VGA41_CAL_MODE__SHIFT 0x0
#define VGA41_PPLL_ANALOG__VGA41_PPLL_PFD_PULSE_SEL_MASK 0x60
#define VGA41_PPLL_ANALOG__VGA41_PPLL_PFD_PULSE_SEL__SHIFT 0x5
#define VGA41_PPLL_ANALOG__VGA41_PPLL_CP_MASK 0xf00
#define VGA41_PPLL_ANALOG__VGA41_PPLL_CP__SHIFT 0x8
#define VGA41_PPLL_ANALOG__VGA41_PPLL_LF_MODE_MASK 0x1ff000
#define VGA41_PPLL_ANALOG__VGA41_PPLL_LF_MODE__SHIFT 0xc
#define VGA41_PPLL_ANALOG__VGA41_PPLL_IBIAS_MASK 0xff000000
#define VGA41_PPLL_ANALOG__VGA41_PPLL_IBIAS__SHIFT 0x18
#define DPREFCLK_CNTL__DPREFCLK_SRC_SEL_MASK 0x7
#define DPREFCLK_CNTL__DPREFCLK_SRC_SEL__SHIFT 0x0
#define DPREFCLK_CNTL__DPREFCLK_CLOCK_EN_MASK 0x10
#define DPREFCLK_CNTL__DPREFCLK_CLOCK_EN__SHIFT 0x4
#define SCANIN_SOFT_RESET__SCANIN_SOFT_RESET_MASK 0x1
#define SCANIN_SOFT_RESET__SCANIN_SOFT_RESET__SHIFT 0x0
#define DCCG_GTC_CNTL__DCCG_GTC_ENABLE_MASK 0x1
#define DCCG_GTC_CNTL__DCCG_GTC_ENABLE__SHIFT 0x0
#define DCCG_GTC_DTO_INCR__DCCG_GTC_DTO_INCR_MASK 0xffffffff
#define DCCG_GTC_DTO_INCR__DCCG_GTC_DTO_INCR__SHIFT 0x0
#define DCCG_GTC_DTO_MODULO__DCCG_GTC_DTO_MODULO_MASK 0xffffffff
#define DCCG_GTC_DTO_MODULO__DCCG_GTC_DTO_MODULO__SHIFT 0x0
#define DCCG_GTC_CURRENT__DCCG_GTC_CURRENT_MASK 0xffffffff
#define DCCG_GTC_CURRENT__DCCG_GTC_CURRENT__SHIFT 0x0
#define DCCG_DS_DTO_INCR__DCCG_DS_DTO_INCR_MASK 0xffffffff
#define DCCG_DS_DTO_INCR__DCCG_DS_DTO_INCR__SHIFT 0x0
#define DCCG_DS_DTO_MODULO__DCCG_DS_DTO_MODULO_MASK 0xffffffff
#define DCCG_DS_DTO_MODULO__DCCG_DS_DTO_MODULO__SHIFT 0x0
#define DCCG_DS_CNTL__DCCG_DS_ENABLE_MASK 0x1
#define DCCG_DS_CNTL__DCCG_DS_ENABLE__SHIFT 0x0
#define DCCG_DS_CNTL__DCCG_DS_HW_CAL_ENABLE_MASK 0x100
#define DCCG_DS_CNTL__DCCG_DS_HW_CAL_ENABLE__SHIFT 0x8
#define DCCG_DS_CNTL__DCCG_DS_ENABLED_STATUS_MASK 0x200
#define DCCG_DS_CNTL__DCCG_DS_ENABLED_STATUS__SHIFT 0x9
#define DCCG_DS_CNTL__DCCG_DS_XTALIN_RATE_DIV_MASK 0x30000
#define DCCG_DS_CNTL__DCCG_DS_XTALIN_RATE_DIV__SHIFT 0x10
#define DCCG_DS_CNTL__DCCG_DS_JITTER_REMOVE_DIS_MASK 0x1000000
#define DCCG_DS_CNTL__DCCG_DS_JITTER_REMOVE_DIS__SHIFT 0x18
#define DCCG_DS_CNTL__DCCG_DS_DELAY_XTAL_SEL_MASK 0x2000000
#define DCCG_DS_CNTL__DCCG_DS_DELAY_XTAL_SEL__SHIFT 0x19
#define DCCG_DS_HW_CAL_INTERVAL__DCCG_DS_HW_CAL_INTERVAL_MASK 0xffffffff
#define DCCG_DS_HW_CAL_INTERVAL__DCCG_DS_HW_CAL_INTERVAL__SHIFT 0x0
#define DCCG_DS_DEBUG_CNTL__DCCG_DS_DEBUG_COUNT_ENABLE_MASK 0x1
#define DCCG_DS_DEBUG_CNTL__DCCG_DS_DEBUG_COUNT_ENABLE__SHIFT 0x0
#define DCCG_DS_DEBUG_CNTL__DCCG_DS_DEBUG_COUNT_TRIG_VALUE_MASK 0x1ff0
#define DCCG_DS_DEBUG_CNTL__DCCG_DS_DEBUG_COUNT_TRIG_VALUE__SHIFT 0x4
#define DCCG_DS_DEBUG_CNTL__DCCG_DS_DEBUG_COUNT_TRIG_OCCURRED_MASK 0x10000
#define DCCG_DS_DEBUG_CNTL__DCCG_DS_DEBUG_COUNT_TRIG_OCCURRED__SHIFT 0x10
#define DCCG_DS_DEBUG_CNTL__DCCG_DS_DEBUG_COUNT_TRIG_CLEAR_MASK 0x20000
#define DCCG_DS_DEBUG_CNTL__DCCG_DS_DEBUG_COUNT_TRIG_CLEAR__SHIFT 0x11
#define DCCG_DS_DEBUG_CNTL__DCCG_DS_JITTER_COUNT_ENABLE_MASK 0x100000
#define DCCG_DS_DEBUG_CNTL__DCCG_DS_JITTER_COUNT_ENABLE__SHIFT 0x14
#define DCCG_DS_DEBUG_CNTL__DCCG_DS_JITTER_COUNT_SRC_SEL_MASK 0x200000
#define DCCG_DS_DEBUG_CNTL__DCCG_DS_JITTER_COUNT_SRC_SEL__SHIFT 0x15
#define DCCG_DS_DEBUG_CNTL__DCCG_DS_JITTER_COUNT_MASK 0xff000000
#define DCCG_DS_DEBUG_CNTL__DCCG_DS_JITTER_COUNT__SHIFT 0x18
#define DMCU_SMU_INTERRUPT_CNTL__DMCU_SMU_STATIC_SCREEN_INT_MASK 0x1
#define DMCU_SMU_INTERRUPT_CNTL__DMCU_SMU_STATIC_SCREEN_INT__SHIFT 0x0
#define DMCU_SMU_INTERRUPT_CNTL__DMCU_SMU_STATIC_SCREEN_STATUS_MASK 0xffff0000
#define DMCU_SMU_INTERRUPT_CNTL__DMCU_SMU_STATIC_SCREEN_STATUS__SHIFT 0x10
#define SMU_CONTROL__DISPLAY0_FORCE_VBI_MASK 0x1
#define SMU_CONTROL__DISPLAY0_FORCE_VBI__SHIFT 0x0
#define SMU_CONTROL__DISPLAY1_FORCE_VBI_MASK 0x2
#define SMU_CONTROL__DISPLAY1_FORCE_VBI__SHIFT 0x1
#define SMU_CONTROL__DISPLAY2_FORCE_VBI_MASK 0x4
#define SMU_CONTROL__DISPLAY2_FORCE_VBI__SHIFT 0x2
#define SMU_CONTROL__DISPLAY3_FORCE_VBI_MASK 0x8
#define SMU_CONTROL__DISPLAY3_FORCE_VBI__SHIFT 0x3
#define SMU_CONTROL__DISPLAY4_FORCE_VBI_MASK 0x10
#define SMU_CONTROL__DISPLAY4_FORCE_VBI__SHIFT 0x4
#define SMU_CONTROL__DISPLAY5_FORCE_VBI_MASK 0x20
#define SMU_CONTROL__DISPLAY5_FORCE_VBI__SHIFT 0x5
#define SMU_CONTROL__SMU_DC_INT_CLEAR_MASK 0x10000
#define SMU_CONTROL__SMU_DC_INT_CLEAR__SHIFT 0x10
#define SMU_INTERRUPT_CONTROL__DC_SMU_INT_ENABLE_MASK 0x1
#define SMU_INTERRUPT_CONTROL__DC_SMU_INT_ENABLE__SHIFT 0x0
#define SMU_INTERRUPT_CONTROL__DC_SMU_INT_STATUS_MASK 0x10
#define SMU_INTERRUPT_CONTROL__DC_SMU_INT_STATUS__SHIFT 0x4
#define SMU_INTERRUPT_CONTROL__DC_SMU_INT_EVENT_MASK 0xffff0000
#define SMU_INTERRUPT_CONTROL__DC_SMU_INT_EVENT__SHIFT 0x10
#define DAC_CLK_ENABLE__DACA_CLK_ENABLE_MASK 0x1
#define DAC_CLK_ENABLE__DACA_CLK_ENABLE__SHIFT 0x0
#define DAC_CLK_ENABLE__DACB_CLK_ENABLE_MASK 0x10
#define DAC_CLK_ENABLE__DACB_CLK_ENABLE__SHIFT 0x4
#define DVO_CLK_ENABLE__DVO_CLK_ENABLE_MASK 0x1
#define DVO_CLK_ENABLE__DVO_CLK_ENABLE__SHIFT 0x0
#define DCCG_GATE_DISABLE_CNTL__DISPCLK_DCCG_GATE_DISABLE_MASK 0x1
#define DCCG_GATE_DISABLE_CNTL__DISPCLK_DCCG_GATE_DISABLE__SHIFT 0x0
#define DCCG_GATE_DISABLE_CNTL__DISPCLK_R_DCCG_GATE_DISABLE_MASK 0x2
#define DCCG_GATE_DISABLE_CNTL__DISPCLK_R_DCCG_GATE_DISABLE__SHIFT 0x1
#define DCCG_GATE_DISABLE_CNTL__SCLK_GATE_DISABLE_MASK 0x4
#define DCCG_GATE_DISABLE_CNTL__SCLK_GATE_DISABLE__SHIFT 0x2
#define DCCG_GATE_DISABLE_CNTL__DPREFCLK_GATE_DISABLE_MASK 0x8
#define DCCG_GATE_DISABLE_CNTL__DPREFCLK_GATE_DISABLE__SHIFT 0x3
#define DCCG_GATE_DISABLE_CNTL__DACACLK_GATE_DISABLE_MASK 0x10
#define DCCG_GATE_DISABLE_CNTL__DACACLK_GATE_DISABLE__SHIFT 0x4
#define DCCG_GATE_DISABLE_CNTL__DACBCLK_GATE_DISABLE_MASK 0x20
#define DCCG_GATE_DISABLE_CNTL__DACBCLK_GATE_DISABLE__SHIFT 0x5
#define DCCG_GATE_DISABLE_CNTL__DVOACLK_GATE_DISABLE_MASK 0x40
#define DCCG_GATE_DISABLE_CNTL__DVOACLK_GATE_DISABLE__SHIFT 0x6
#define DCCG_GATE_DISABLE_CNTL__SYMCLKA_GATE_DISABLE_MASK 0x100
#define DCCG_GATE_DISABLE_CNTL__SYMCLKA_GATE_DISABLE__SHIFT 0x8
#define DCCG_GATE_DISABLE_CNTL__SYMCLKB_GATE_DISABLE_MASK 0x200
#define DCCG_GATE_DISABLE_CNTL__SYMCLKB_GATE_DISABLE__SHIFT 0x9
#define DCCG_GATE_DISABLE_CNTL__SYMCLKC_GATE_DISABLE_MASK 0x400
#define DCCG_GATE_DISABLE_CNTL__SYMCLKC_GATE_DISABLE__SHIFT 0xa
#define DCCG_GATE_DISABLE_CNTL__SYMCLKD_GATE_DISABLE_MASK 0x800
#define DCCG_GATE_DISABLE_CNTL__SYMCLKD_GATE_DISABLE__SHIFT 0xb
#define DCCG_GATE_DISABLE_CNTL__SYMCLKE_GATE_DISABLE_MASK 0x1000
#define DCCG_GATE_DISABLE_CNTL__SYMCLKE_GATE_DISABLE__SHIFT 0xc
#define DCCG_GATE_DISABLE_CNTL__SYMCLKF_GATE_DISABLE_MASK 0x2000
#define DCCG_GATE_DISABLE_CNTL__SYMCLKF_GATE_DISABLE__SHIFT 0xd
#define DCCG_GATE_DISABLE_CNTL__SYMCLKG_GATE_DISABLE_MASK 0x4000
#define DCCG_GATE_DISABLE_CNTL__SYMCLKG_GATE_DISABLE__SHIFT 0xe
#define DCCG_GATE_DISABLE_CNTL__PCLK_TV_GATE_DISABLE_MASK 0x10000
#define DCCG_GATE_DISABLE_CNTL__PCLK_TV_GATE_DISABLE__SHIFT 0x10
#define DCCG_GATE_DISABLE_CNTL__AOMCLK0_GATE_DISABLE_MASK 0x20000
#define DCCG_GATE_DISABLE_CNTL__AOMCLK0_GATE_DISABLE__SHIFT 0x11
#define DCCG_GATE_DISABLE_CNTL__AOMCLK1_GATE_DISABLE_MASK 0x40000
#define DCCG_GATE_DISABLE_CNTL__AOMCLK1_GATE_DISABLE__SHIFT 0x12
#define DCCG_GATE_DISABLE_CNTL__AOMCLK2_GATE_DISABLE_MASK 0x80000
#define DCCG_GATE_DISABLE_CNTL__AOMCLK2_GATE_DISABLE__SHIFT 0x13
#define DCCG_GATE_DISABLE_CNTL__DISPCLK_R_DCCG_RAMP_DISABLE_MASK 0x100000
#define DCCG_GATE_DISABLE_CNTL__DISPCLK_R_DCCG_RAMP_DISABLE__SHIFT 0x14
#define DCCG_GATE_DISABLE_CNTL__AUDIO_DTO2_CLK_GATE_DISABLE_MASK 0x200000
#define DCCG_GATE_DISABLE_CNTL__AUDIO_DTO2_CLK_GATE_DISABLE__SHIFT 0x15
#define DCCG_GATE_DISABLE_CNTL__DPREFCLK_GTC_GATE_DISABLE_MASK 0x400000
#define DCCG_GATE_DISABLE_CNTL__DPREFCLK_GTC_GATE_DISABLE__SHIFT 0x16
#define DCCG_GATE_DISABLE_CNTL__DISPCLK_RAMP_DIV_ID_MASK 0x7000000
#define DCCG_GATE_DISABLE_CNTL__DISPCLK_RAMP_DIV_ID__SHIFT 0x18
#define DCCG_GATE_DISABLE_CNTL__SCLK_RAMP_DIV_ID_MASK 0x70000000
#define DCCG_GATE_DISABLE_CNTL__SCLK_RAMP_DIV_ID__SHIFT 0x1c
#define DISPCLK_CGTT_BLK_CTRL_REG__DISPCLK_TURN_ON_DELAY_MASK 0xf
#define DISPCLK_CGTT_BLK_CTRL_REG__DISPCLK_TURN_ON_DELAY__SHIFT 0x0
#define DISPCLK_CGTT_BLK_CTRL_REG__DISPCLK_TURN_OFF_DELAY_MASK 0xff0
#define DISPCLK_CGTT_BLK_CTRL_REG__DISPCLK_TURN_OFF_DELAY__SHIFT 0x4
#define DISPCLK_CGTT_BLK_CTRL_REG__CGTT_DISPCLK_OVERRIDE_MASK 0x1000
#define DISPCLK_CGTT_BLK_CTRL_REG__CGTT_DISPCLK_OVERRIDE__SHIFT 0xc
#define SCLK_CGTT_BLK_CTRL_REG__SCLK_TURN_ON_DELAY_MASK 0xf
#define SCLK_CGTT_BLK_CTRL_REG__SCLK_TURN_ON_DELAY__SHIFT 0x0
#define SCLK_CGTT_BLK_CTRL_REG__SCLK_TURN_OFF_DELAY_MASK 0xff0
#define SCLK_CGTT_BLK_CTRL_REG__SCLK_TURN_OFF_DELAY__SHIFT 0x4
#define SCLK_CGTT_BLK_CTRL_REG__CGTT_SCLK_OVERRIDE_MASK 0x1000
#define SCLK_CGTT_BLK_CTRL_REG__CGTT_SCLK_OVERRIDE__SHIFT 0xc
#define DCCG_CAC_STATUS__CAC_STATUS_RDDATA_MASK 0xffffffff
#define DCCG_CAC_STATUS__CAC_STATUS_RDDATA__SHIFT 0x0
#define PIXCLK1_RESYNC_CNTL__PIXCLK1_RESYNC_ENABLE_MASK 0x1
#define PIXCLK1_RESYNC_CNTL__PIXCLK1_RESYNC_ENABLE__SHIFT 0x0
#define PIXCLK1_RESYNC_CNTL__DCCG_DEEP_COLOR_CNTL1_MASK 0x30
#define PIXCLK1_RESYNC_CNTL__DCCG_DEEP_COLOR_CNTL1__SHIFT 0x4
#define PIXCLK2_RESYNC_CNTL__PIXCLK2_RESYNC_ENABLE_MASK 0x1
#define PIXCLK2_RESYNC_CNTL__PIXCLK2_RESYNC_ENABLE__SHIFT 0x0
#define PIXCLK2_RESYNC_CNTL__DCCG_DEEP_COLOR_CNTL2_MASK 0x30
#define PIXCLK2_RESYNC_CNTL__DCCG_DEEP_COLOR_CNTL2__SHIFT 0x4
#define PIXCLK0_RESYNC_CNTL__PIXCLK0_RESYNC_ENABLE_MASK 0x1
#define PIXCLK0_RESYNC_CNTL__PIXCLK0_RESYNC_ENABLE__SHIFT 0x0
#define PIXCLK0_RESYNC_CNTL__DCCG_DEEP_COLOR_CNTL0_MASK 0x30
#define PIXCLK0_RESYNC_CNTL__DCCG_DEEP_COLOR_CNTL0__SHIFT 0x4
#define MICROSECOND_TIME_BASE_DIV__MICROSECOND_TIME_BASE_DIV_MASK 0x7f
#define MICROSECOND_TIME_BASE_DIV__MICROSECOND_TIME_BASE_DIV__SHIFT 0x0
#define MICROSECOND_TIME_BASE_DIV__XTAL_REF_DIV_MASK 0x7f00
#define MICROSECOND_TIME_BASE_DIV__XTAL_REF_DIV__SHIFT 0x8
#define MICROSECOND_TIME_BASE_DIV__XTAL_REF_SEL_MASK 0x10000
#define MICROSECOND_TIME_BASE_DIV__XTAL_REF_SEL__SHIFT 0x10
#define MICROSECOND_TIME_BASE_DIV__XTAL_REF_CLOCK_SOURCE_SEL_MASK 0x20000
#define MICROSECOND_TIME_BASE_DIV__XTAL_REF_CLOCK_SOURCE_SEL__SHIFT 0x11
#define MICROSECOND_TIME_BASE_DIV__MICROSECOND_TIME_BASE_CLOCK_SOURCE_SEL_MASK 0x100000
#define MICROSECOND_TIME_BASE_DIV__MICROSECOND_TIME_BASE_CLOCK_SOURCE_SEL__SHIFT 0x14
#define DCCG_DISP_CNTL_REG__ALLOW_SR_ON_TRANS_REQ_MASK 0x100
#define DCCG_DISP_CNTL_REG__ALLOW_SR_ON_TRANS_REQ__SHIFT 0x8
#define DISPPLL_BG_CNTL__DISPPLL_BG_PDN_MASK 0x1
#define DISPPLL_BG_CNTL__DISPPLL_BG_PDN__SHIFT 0x0
#define DISPPLL_BG_CNTL__DISPPLL_BG_ADJ_MASK 0xf0
#define DISPPLL_BG_CNTL__DISPPLL_BG_ADJ__SHIFT 0x4
#define DIG_SOFT_RESET__DIGA_FE_SOFT_RESET_MASK 0x1
#define DIG_SOFT_RESET__DIGA_FE_SOFT_RESET__SHIFT 0x0
#define DIG_SOFT_RESET__DIGA_BE_SOFT_RESET_MASK 0x2
#define DIG_SOFT_RESET__DIGA_BE_SOFT_RESET__SHIFT 0x1
#define DIG_SOFT_RESET__DIGB_FE_SOFT_RESET_MASK 0x10
#define DIG_SOFT_RESET__DIGB_FE_SOFT_RESET__SHIFT 0x4
#define DIG_SOFT_RESET__DIGB_BE_SOFT_RESET_MASK 0x20
#define DIG_SOFT_RESET__DIGB_BE_SOFT_RESET__SHIFT 0x5
#define DIG_SOFT_RESET__DIGC_FE_SOFT_RESET_MASK 0x100
#define DIG_SOFT_RESET__DIGC_FE_SOFT_RESET__SHIFT 0x8
#define DIG_SOFT_RESET__DIGC_BE_SOFT_RESET_MASK 0x200
#define DIG_SOFT_RESET__DIGC_BE_SOFT_RESET__SHIFT 0x9
#define DIG_SOFT_RESET__DIGD_FE_SOFT_RESET_MASK 0x1000
#define DIG_SOFT_RESET__DIGD_FE_SOFT_RESET__SHIFT 0xc
#define DIG_SOFT_RESET__DIGD_BE_SOFT_RESET_MASK 0x2000
#define DIG_SOFT_RESET__DIGD_BE_SOFT_RESET__SHIFT 0xd
#define DIG_SOFT_RESET__DIGE_FE_SOFT_RESET_MASK 0x10000
#define DIG_SOFT_RESET__DIGE_FE_SOFT_RESET__SHIFT 0x10
#define DIG_SOFT_RESET__DIGE_BE_SOFT_RESET_MASK 0x20000
#define DIG_SOFT_RESET__DIGE_BE_SOFT_RESET__SHIFT 0x11
#define DIG_SOFT_RESET__DIGF_FE_SOFT_RESET_MASK 0x100000
#define DIG_SOFT_RESET__DIGF_FE_SOFT_RESET__SHIFT 0x14
#define DIG_SOFT_RESET__DIGF_BE_SOFT_RESET_MASK 0x200000
#define DIG_SOFT_RESET__DIGF_BE_SOFT_RESET__SHIFT 0x15
#define DIG_SOFT_RESET__DIGG_FE_SOFT_RESET_MASK 0x1000000
#define DIG_SOFT_RESET__DIGG_FE_SOFT_RESET__SHIFT 0x18
#define DIG_SOFT_RESET__DIGG_BE_SOFT_RESET_MASK 0x2000000
#define DIG_SOFT_RESET__DIGG_BE_SOFT_RESET__SHIFT 0x19
#define MILLISECOND_TIME_BASE_DIV__MILLISECOND_TIME_BASE_DIV_MASK 0x1ffff
#define MILLISECOND_TIME_BASE_DIV__MILLISECOND_TIME_BASE_DIV__SHIFT 0x0
#define MILLISECOND_TIME_BASE_DIV__MILLISECOND_TIME_BASE_CLOCK_SOURCE_SEL_MASK 0x100000
#define MILLISECOND_TIME_BASE_DIV__MILLISECOND_TIME_BASE_CLOCK_SOURCE_SEL__SHIFT 0x14
#define DISPCLK_FREQ_CHANGE_CNTL__DISPCLK_STEP_DELAY_MASK 0x3fff
#define DISPCLK_FREQ_CHANGE_CNTL__DISPCLK_STEP_DELAY__SHIFT 0x0
#define DISPCLK_FREQ_CHANGE_CNTL__DISPCLK_STEP_SIZE_MASK 0xf0000
#define DISPCLK_FREQ_CHANGE_CNTL__DISPCLK_STEP_SIZE__SHIFT 0x10
#define DISPCLK_FREQ_CHANGE_CNTL__DISPCLK_FREQ_RAMP_DONE_MASK 0x100000
#define DISPCLK_FREQ_CHANGE_CNTL__DISPCLK_FREQ_RAMP_DONE__SHIFT 0x14
#define DISPCLK_FREQ_CHANGE_CNTL__DISPCLK_MAX_ERRDET_CYCLES_MASK 0xe000000
#define DISPCLK_FREQ_CHANGE_CNTL__DISPCLK_MAX_ERRDET_CYCLES__SHIFT 0x19
#define DISPCLK_FREQ_CHANGE_CNTL__DCCG_FIFO_ERRDET_RESET_MASK 0x10000000
#define DISPCLK_FREQ_CHANGE_CNTL__DCCG_FIFO_ERRDET_RESET__SHIFT 0x1c
#define DISPCLK_FREQ_CHANGE_CNTL__DCCG_FIFO_ERRDET_STATE_MASK 0x20000000
#define DISPCLK_FREQ_CHANGE_CNTL__DCCG_FIFO_ERRDET_STATE__SHIFT 0x1d
#define DISPCLK_FREQ_CHANGE_CNTL__DCCG_FIFO_ERRDET_OVR_EN_MASK 0x40000000
#define DISPCLK_FREQ_CHANGE_CNTL__DCCG_FIFO_ERRDET_OVR_EN__SHIFT 0x1e
#define DISPCLK_FREQ_CHANGE_CNTL__DISPCLK_CHG_FWD_CORR_DISABLE_MASK 0x80000000
#define DISPCLK_FREQ_CHANGE_CNTL__DISPCLK_CHG_FWD_CORR_DISABLE__SHIFT 0x1f
#define LIGHT_SLEEP_CNTL__LIGHT_SLEEP_DIS_MASK 0x1
#define LIGHT_SLEEP_CNTL__LIGHT_SLEEP_DIS__SHIFT 0x0
#define LIGHT_SLEEP_CNTL__MEM_SHUTDOWN_DIS_MASK 0x100
#define LIGHT_SLEEP_CNTL__MEM_SHUTDOWN_DIS__SHIFT 0x8
#define DCCG_PERFMON_CNTL__DCCG_PERF_DISPCLK_ENABLE_MASK 0x1
#define DCCG_PERFMON_CNTL__DCCG_PERF_DISPCLK_ENABLE__SHIFT 0x0
#define DCCG_PERFMON_CNTL__DCCG_PERF_DPREFCLK_ENABLE_MASK 0x2
#define DCCG_PERFMON_CNTL__DCCG_PERF_DPREFCLK_ENABLE__SHIFT 0x1
#define DCCG_PERFMON_CNTL__DCCG_PERF_PIXCLK1_ENABLE_MASK 0x4
#define DCCG_PERFMON_CNTL__DCCG_PERF_PIXCLK1_ENABLE__SHIFT 0x2
#define DCCG_PERFMON_CNTL__DCCG_PERF_PIXCLK2_ENABLE_MASK 0x8
#define DCCG_PERFMON_CNTL__DCCG_PERF_PIXCLK2_ENABLE__SHIFT 0x3
#define DCCG_PERFMON_CNTL__DCCG_PERF_PIXCLK0_ENABLE_MASK 0x10
#define DCCG_PERFMON_CNTL__DCCG_PERF_PIXCLK0_ENABLE__SHIFT 0x4
#define DCCG_PERFMON_CNTL__DCCG_PERF_RUN_MASK 0x20
#define DCCG_PERFMON_CNTL__DCCG_PERF_RUN__SHIFT 0x5
#define DCCG_PERFMON_CNTL__DCCG_PERF_MODE_VSYNC_MASK 0x40
#define DCCG_PERFMON_CNTL__DCCG_PERF_MODE_VSYNC__SHIFT 0x6
#define DCCG_PERFMON_CNTL__DCCG_PERF_MODE_HSYNC_MASK 0x80
#define DCCG_PERFMON_CNTL__DCCG_PERF_MODE_HSYNC__SHIFT 0x7
#define DCCG_PERFMON_CNTL__DCCG_PERF_CRTC_SEL_MASK 0x700
#define DCCG_PERFMON_CNTL__DCCG_PERF_CRTC_SEL__SHIFT 0x8
#define DCCG_PERFMON_CNTL__DCCG_PERF_XTALIN_PULSE_DIV_MASK 0xfffff800
#define DCCG_PERFMON_CNTL__DCCG_PERF_XTALIN_PULSE_DIV__SHIFT 0xb
#define CRTC0_PIXEL_RATE_CNTL__CRTC0_PIXEL_RATE_SOURCE_MASK 0x3
#define CRTC0_PIXEL_RATE_CNTL__CRTC0_PIXEL_RATE_SOURCE__SHIFT 0x0
#define CRTC0_PIXEL_RATE_CNTL__DP_DTO0_ENABLE_MASK 0x10
#define CRTC0_PIXEL_RATE_CNTL__DP_DTO0_ENABLE__SHIFT 0x4
#define CRTC0_PIXEL_RATE_CNTL__DP_DTO0_DS_DISABLE_MASK 0x20
#define CRTC0_PIXEL_RATE_CNTL__DP_DTO0_DS_DISABLE__SHIFT 0x5
#define CRTC0_PIXEL_RATE_CNTL__CRTC0_ADD_PIXEL_MASK 0x100
#define CRTC0_PIXEL_RATE_CNTL__CRTC0_ADD_PIXEL__SHIFT 0x8
#define CRTC0_PIXEL_RATE_CNTL__CRTC0_DROP_PIXEL_MASK 0x200
#define CRTC0_PIXEL_RATE_CNTL__CRTC0_DROP_PIXEL__SHIFT 0x9
#define CRTC0_PIXEL_RATE_CNTL__CRTC0_DISPOUT_FIFO_ERROR_MASK 0xc000
#define CRTC0_PIXEL_RATE_CNTL__CRTC0_DISPOUT_FIFO_ERROR__SHIFT 0xe
#define CRTC0_PIXEL_RATE_CNTL__CRTC0_DISPOUT_ERROR_COUNT_MASK 0xfff0000
#define CRTC0_PIXEL_RATE_CNTL__CRTC0_DISPOUT_ERROR_COUNT__SHIFT 0x10
#define DP_DTO0_PHASE__DP_DTO0_PHASE_MASK 0xffffffff
#define DP_DTO0_PHASE__DP_DTO0_PHASE__SHIFT 0x0
#define DP_DTO0_MODULO__DP_DTO0_MODULO_MASK 0xffffffff
#define DP_DTO0_MODULO__DP_DTO0_MODULO__SHIFT 0x0
#define CRTC1_PIXEL_RATE_CNTL__CRTC1_PIXEL_RATE_SOURCE_MASK 0x3
#define CRTC1_PIXEL_RATE_CNTL__CRTC1_PIXEL_RATE_SOURCE__SHIFT 0x0
#define CRTC1_PIXEL_RATE_CNTL__DP_DTO1_ENABLE_MASK 0x10
#define CRTC1_PIXEL_RATE_CNTL__DP_DTO1_ENABLE__SHIFT 0x4
#define CRTC1_PIXEL_RATE_CNTL__DP_DTO1_DS_DISABLE_MASK 0x20
#define CRTC1_PIXEL_RATE_CNTL__DP_DTO1_DS_DISABLE__SHIFT 0x5
#define CRTC1_PIXEL_RATE_CNTL__CRTC1_ADD_PIXEL_MASK 0x100
#define CRTC1_PIXEL_RATE_CNTL__CRTC1_ADD_PIXEL__SHIFT 0x8
#define CRTC1_PIXEL_RATE_CNTL__CRTC1_DROP_PIXEL_MASK 0x200
#define CRTC1_PIXEL_RATE_CNTL__CRTC1_DROP_PIXEL__SHIFT 0x9
#define CRTC1_PIXEL_RATE_CNTL__CRTC1_DISPOUT_FIFO_ERROR_MASK 0xc000
#define CRTC1_PIXEL_RATE_CNTL__CRTC1_DISPOUT_FIFO_ERROR__SHIFT 0xe
#define CRTC1_PIXEL_RATE_CNTL__CRTC1_DISPOUT_ERROR_COUNT_MASK 0xfff0000
#define CRTC1_PIXEL_RATE_CNTL__CRTC1_DISPOUT_ERROR_COUNT__SHIFT 0x10
#define DP_DTO1_PHASE__DP_DTO1_PHASE_MASK 0xffffffff
#define DP_DTO1_PHASE__DP_DTO1_PHASE__SHIFT 0x0
#define DP_DTO1_MODULO__DP_DTO1_MODULO_MASK 0xffffffff
#define DP_DTO1_MODULO__DP_DTO1_MODULO__SHIFT 0x0
#define CRTC2_PIXEL_RATE_CNTL__CRTC2_PIXEL_RATE_SOURCE_MASK 0x3
#define CRTC2_PIXEL_RATE_CNTL__CRTC2_PIXEL_RATE_SOURCE__SHIFT 0x0
#define CRTC2_PIXEL_RATE_CNTL__DP_DTO2_ENABLE_MASK 0x10
#define CRTC2_PIXEL_RATE_CNTL__DP_DTO2_ENABLE__SHIFT 0x4
#define CRTC2_PIXEL_RATE_CNTL__DP_DTO2_DS_DISABLE_MASK 0x20
#define CRTC2_PIXEL_RATE_CNTL__DP_DTO2_DS_DISABLE__SHIFT 0x5
#define CRTC2_PIXEL_RATE_CNTL__CRTC2_ADD_PIXEL_MASK 0x100
#define CRTC2_PIXEL_RATE_CNTL__CRTC2_ADD_PIXEL__SHIFT 0x8
#define CRTC2_PIXEL_RATE_CNTL__CRTC2_DROP_PIXEL_MASK 0x200
#define CRTC2_PIXEL_RATE_CNTL__CRTC2_DROP_PIXEL__SHIFT 0x9
#define CRTC2_PIXEL_RATE_CNTL__CRTC2_DISPOUT_FIFO_ERROR_MASK 0xc000
#define CRTC2_PIXEL_RATE_CNTL__CRTC2_DISPOUT_FIFO_ERROR__SHIFT 0xe
#define CRTC2_PIXEL_RATE_CNTL__CRTC2_DISPOUT_ERROR_COUNT_MASK 0xfff0000
#define CRTC2_PIXEL_RATE_CNTL__CRTC2_DISPOUT_ERROR_COUNT__SHIFT 0x10
#define DP_DTO2_PHASE__DP_DTO2_PHASE_MASK 0xffffffff
#define DP_DTO2_PHASE__DP_DTO2_PHASE__SHIFT 0x0
#define DP_DTO2_MODULO__DP_DTO2_MODULO_MASK 0xffffffff
#define DP_DTO2_MODULO__DP_DTO2_MODULO__SHIFT 0x0
#define CRTC3_PIXEL_RATE_CNTL__CRTC3_PIXEL_RATE_SOURCE_MASK 0x3
#define CRTC3_PIXEL_RATE_CNTL__CRTC3_PIXEL_RATE_SOURCE__SHIFT 0x0
#define CRTC3_PIXEL_RATE_CNTL__DP_DTO3_ENABLE_MASK 0x10
#define CRTC3_PIXEL_RATE_CNTL__DP_DTO3_ENABLE__SHIFT 0x4
#define CRTC3_PIXEL_RATE_CNTL__DP_DTO3_DS_DISABLE_MASK 0x20
#define CRTC3_PIXEL_RATE_CNTL__DP_DTO3_DS_DISABLE__SHIFT 0x5
#define CRTC3_PIXEL_RATE_CNTL__CRTC3_ADD_PIXEL_MASK 0x100
#define CRTC3_PIXEL_RATE_CNTL__CRTC3_ADD_PIXEL__SHIFT 0x8
#define CRTC3_PIXEL_RATE_CNTL__CRTC3_DROP_PIXEL_MASK 0x200
#define CRTC3_PIXEL_RATE_CNTL__CRTC3_DROP_PIXEL__SHIFT 0x9
#define CRTC3_PIXEL_RATE_CNTL__CRTC3_DISPOUT_FIFO_ERROR_MASK 0xc000
#define CRTC3_PIXEL_RATE_CNTL__CRTC3_DISPOUT_FIFO_ERROR__SHIFT 0xe
#define CRTC3_PIXEL_RATE_CNTL__CRTC3_DISPOUT_ERROR_COUNT_MASK 0xfff0000
#define CRTC3_PIXEL_RATE_CNTL__CRTC3_DISPOUT_ERROR_COUNT__SHIFT 0x10
#define DP_DTO3_PHASE__DP_DTO3_PHASE_MASK 0xffffffff
#define DP_DTO3_PHASE__DP_DTO3_PHASE__SHIFT 0x0
#define DP_DTO3_MODULO__DP_DTO3_MODULO_MASK 0xffffffff
#define DP_DTO3_MODULO__DP_DTO3_MODULO__SHIFT 0x0
#define CRTC4_PIXEL_RATE_CNTL__CRTC4_PIXEL_RATE_SOURCE_MASK 0x3
#define CRTC4_PIXEL_RATE_CNTL__CRTC4_PIXEL_RATE_SOURCE__SHIFT 0x0
#define CRTC4_PIXEL_RATE_CNTL__DP_DTO4_ENABLE_MASK 0x10
#define CRTC4_PIXEL_RATE_CNTL__DP_DTO4_ENABLE__SHIFT 0x4
#define CRTC4_PIXEL_RATE_CNTL__DP_DTO4_DS_DISABLE_MASK 0x20
#define CRTC4_PIXEL_RATE_CNTL__DP_DTO4_DS_DISABLE__SHIFT 0x5
#define CRTC4_PIXEL_RATE_CNTL__CRTC4_ADD_PIXEL_MASK 0x100
#define CRTC4_PIXEL_RATE_CNTL__CRTC4_ADD_PIXEL__SHIFT 0x8
#define CRTC4_PIXEL_RATE_CNTL__CRTC4_DROP_PIXEL_MASK 0x200
#define CRTC4_PIXEL_RATE_CNTL__CRTC4_DROP_PIXEL__SHIFT 0x9
#define CRTC4_PIXEL_RATE_CNTL__CRTC4_DISPOUT_FIFO_ERROR_MASK 0xc000
#define CRTC4_PIXEL_RATE_CNTL__CRTC4_DISPOUT_FIFO_ERROR__SHIFT 0xe
#define CRTC4_PIXEL_RATE_CNTL__CRTC4_DISPOUT_ERROR_COUNT_MASK 0xfff0000
#define CRTC4_PIXEL_RATE_CNTL__CRTC4_DISPOUT_ERROR_COUNT__SHIFT 0x10
#define DP_DTO4_PHASE__DP_DTO4_PHASE_MASK 0xffffffff
#define DP_DTO4_PHASE__DP_DTO4_PHASE__SHIFT 0x0
#define DP_DTO4_MODULO__DP_DTO4_MODULO_MASK 0xffffffff
#define DP_DTO4_MODULO__DP_DTO4_MODULO__SHIFT 0x0
#define CRTC5_PIXEL_RATE_CNTL__CRTC5_PIXEL_RATE_SOURCE_MASK 0x3
#define CRTC5_PIXEL_RATE_CNTL__CRTC5_PIXEL_RATE_SOURCE__SHIFT 0x0
#define CRTC5_PIXEL_RATE_CNTL__DP_DTO5_ENABLE_MASK 0x10
#define CRTC5_PIXEL_RATE_CNTL__DP_DTO5_ENABLE__SHIFT 0x4
#define CRTC5_PIXEL_RATE_CNTL__DP_DTO5_DS_DISABLE_MASK 0x20
#define CRTC5_PIXEL_RATE_CNTL__DP_DTO5_DS_DISABLE__SHIFT 0x5
#define CRTC5_PIXEL_RATE_CNTL__CRTC5_ADD_PIXEL_MASK 0x100
#define CRTC5_PIXEL_RATE_CNTL__CRTC5_ADD_PIXEL__SHIFT 0x8
#define CRTC5_PIXEL_RATE_CNTL__CRTC5_DROP_PIXEL_MASK 0x200
#define CRTC5_PIXEL_RATE_CNTL__CRTC5_DROP_PIXEL__SHIFT 0x9
#define CRTC5_PIXEL_RATE_CNTL__CRTC5_DISPOUT_FIFO_ERROR_MASK 0xc000
#define CRTC5_PIXEL_RATE_CNTL__CRTC5_DISPOUT_FIFO_ERROR__SHIFT 0xe
#define CRTC5_PIXEL_RATE_CNTL__CRTC5_DISPOUT_ERROR_COUNT_MASK 0xfff0000
#define CRTC5_PIXEL_RATE_CNTL__CRTC5_DISPOUT_ERROR_COUNT__SHIFT 0x10
#define DP_DTO5_PHASE__DP_DTO5_PHASE_MASK 0xffffffff
#define DP_DTO5_PHASE__DP_DTO5_PHASE__SHIFT 0x0
#define DP_DTO5_MODULO__DP_DTO5_MODULO_MASK 0xffffffff
#define DP_DTO5_MODULO__DP_DTO5_MODULO__SHIFT 0x0
#define DCFE0_SOFT_RESET__DCP0_PIXPIPE_SOFT_RESET_MASK 0x1
#define DCFE0_SOFT_RESET__DCP0_PIXPIPE_SOFT_RESET__SHIFT 0x0
#define DCFE0_SOFT_RESET__DCP0_REQ_SOFT_RESET_MASK 0x2
#define DCFE0_SOFT_RESET__DCP0_REQ_SOFT_RESET__SHIFT 0x1
#define DCFE0_SOFT_RESET__SCL0_ALU_SOFT_RESET_MASK 0x4
#define DCFE0_SOFT_RESET__SCL0_ALU_SOFT_RESET__SHIFT 0x2
#define DCFE0_SOFT_RESET__SCL0_SOFT_RESET_MASK 0x8
#define DCFE0_SOFT_RESET__SCL0_SOFT_RESET__SHIFT 0x3
#define DCFE0_SOFT_RESET__CRTC0_SOFT_RESET_MASK 0x10
#define DCFE0_SOFT_RESET__CRTC0_SOFT_RESET__SHIFT 0x4
#define DCFE1_SOFT_RESET__DCP1_PIXPIPE_SOFT_RESET_MASK 0x1
#define DCFE1_SOFT_RESET__DCP1_PIXPIPE_SOFT_RESET__SHIFT 0x0
#define DCFE1_SOFT_RESET__DCP1_REQ_SOFT_RESET_MASK 0x2
#define DCFE1_SOFT_RESET__DCP1_REQ_SOFT_RESET__SHIFT 0x1
#define DCFE1_SOFT_RESET__SCL1_ALU_SOFT_RESET_MASK 0x4
#define DCFE1_SOFT_RESET__SCL1_ALU_SOFT_RESET__SHIFT 0x2
#define DCFE1_SOFT_RESET__SCL1_SOFT_RESET_MASK 0x8
#define DCFE1_SOFT_RESET__SCL1_SOFT_RESET__SHIFT 0x3
#define DCFE1_SOFT_RESET__CRTC1_SOFT_RESET_MASK 0x10
#define DCFE1_SOFT_RESET__CRTC1_SOFT_RESET__SHIFT 0x4
#define DCFE2_SOFT_RESET__DCP2_PIXPIPE_SOFT_RESET_MASK 0x1
#define DCFE2_SOFT_RESET__DCP2_PIXPIPE_SOFT_RESET__SHIFT 0x0
#define DCFE2_SOFT_RESET__DCP2_REQ_SOFT_RESET_MASK 0x2
#define DCFE2_SOFT_RESET__DCP2_REQ_SOFT_RESET__SHIFT 0x1
#define DCFE2_SOFT_RESET__SCL2_ALU_SOFT_RESET_MASK 0x4
#define DCFE2_SOFT_RESET__SCL2_ALU_SOFT_RESET__SHIFT 0x2
#define DCFE2_SOFT_RESET__SCL2_SOFT_RESET_MASK 0x8
#define DCFE2_SOFT_RESET__SCL2_SOFT_RESET__SHIFT 0x3
#define DCFE2_SOFT_RESET__CRTC2_SOFT_RESET_MASK 0x10
#define DCFE2_SOFT_RESET__CRTC2_SOFT_RESET__SHIFT 0x4
#define DCFE3_SOFT_RESET__DCP3_PIXPIPE_SOFT_RESET_MASK 0x1
#define DCFE3_SOFT_RESET__DCP3_PIXPIPE_SOFT_RESET__SHIFT 0x0
#define DCFE3_SOFT_RESET__DCP3_REQ_SOFT_RESET_MASK 0x2
#define DCFE3_SOFT_RESET__DCP3_REQ_SOFT_RESET__SHIFT 0x1
#define DCFE3_SOFT_RESET__SCL3_ALU_SOFT_RESET_MASK 0x4
#define DCFE3_SOFT_RESET__SCL3_ALU_SOFT_RESET__SHIFT 0x2
#define DCFE3_SOFT_RESET__SCL3_SOFT_RESET_MASK 0x8
#define DCFE3_SOFT_RESET__SCL3_SOFT_RESET__SHIFT 0x3
#define DCFE3_SOFT_RESET__CRTC3_SOFT_RESET_MASK 0x10
#define DCFE3_SOFT_RESET__CRTC3_SOFT_RESET__SHIFT 0x4
#define DCFE4_SOFT_RESET__DCP4_PIXPIPE_SOFT_RESET_MASK 0x1
#define DCFE4_SOFT_RESET__DCP4_PIXPIPE_SOFT_RESET__SHIFT 0x0
#define DCFE4_SOFT_RESET__DCP4_REQ_SOFT_RESET_MASK 0x2
#define DCFE4_SOFT_RESET__DCP4_REQ_SOFT_RESET__SHIFT 0x1
#define DCFE4_SOFT_RESET__SCL4_ALU_SOFT_RESET_MASK 0x4
#define DCFE4_SOFT_RESET__SCL4_ALU_SOFT_RESET__SHIFT 0x2
#define DCFE4_SOFT_RESET__SCL4_SOFT_RESET_MASK 0x8
#define DCFE4_SOFT_RESET__SCL4_SOFT_RESET__SHIFT 0x3
#define DCFE4_SOFT_RESET__CRTC4_SOFT_RESET_MASK 0x10
#define DCFE4_SOFT_RESET__CRTC4_SOFT_RESET__SHIFT 0x4
#define DCFE5_SOFT_RESET__DCP5_PIXPIPE_SOFT_RESET_MASK 0x1
#define DCFE5_SOFT_RESET__DCP5_PIXPIPE_SOFT_RESET__SHIFT 0x0
#define DCFE5_SOFT_RESET__DCP5_REQ_SOFT_RESET_MASK 0x2
#define DCFE5_SOFT_RESET__DCP5_REQ_SOFT_RESET__SHIFT 0x1
#define DCFE5_SOFT_RESET__SCL5_ALU_SOFT_RESET_MASK 0x4
#define DCFE5_SOFT_RESET__SCL5_ALU_SOFT_RESET__SHIFT 0x2
#define DCFE5_SOFT_RESET__SCL5_SOFT_RESET_MASK 0x8
#define DCFE5_SOFT_RESET__SCL5_SOFT_RESET__SHIFT 0x3
#define DCFE5_SOFT_RESET__CRTC5_SOFT_RESET_MASK 0x10
#define DCFE5_SOFT_RESET__CRTC5_SOFT_RESET__SHIFT 0x4
#define DCI_SOFT_RESET__VGA_SOFT_RESET_MASK 0x1
#define DCI_SOFT_RESET__VGA_SOFT_RESET__SHIFT 0x0
#define DCI_SOFT_RESET__VIP_SOFT_RESET_MASK 0x2
#define DCI_SOFT_RESET__VIP_SOFT_RESET__SHIFT 0x1
#define DCI_SOFT_RESET__MCIF_SOFT_RESET_MASK 0x4
#define DCI_SOFT_RESET__MCIF_SOFT_RESET__SHIFT 0x2
#define DCI_SOFT_RESET__FBC_SOFT_RESET_MASK 0x8
#define DCI_SOFT_RESET__FBC_SOFT_RESET__SHIFT 0x3
#define DCI_SOFT_RESET__DMIF0_SOFT_RESET_MASK 0x10
#define DCI_SOFT_RESET__DMIF0_SOFT_RESET__SHIFT 0x4
#define DCI_SOFT_RESET__DMIF1_SOFT_RESET_MASK 0x20
#define DCI_SOFT_RESET__DMIF1_SOFT_RESET__SHIFT 0x5
#define DCI_SOFT_RESET__DMIF2_SOFT_RESET_MASK 0x40
#define DCI_SOFT_RESET__DMIF2_SOFT_RESET__SHIFT 0x6
#define DCI_SOFT_RESET__DMIF3_SOFT_RESET_MASK 0x80
#define DCI_SOFT_RESET__DMIF3_SOFT_RESET__SHIFT 0x7
#define DCI_SOFT_RESET__DMIF4_SOFT_RESET_MASK 0x100
#define DCI_SOFT_RESET__DMIF4_SOFT_RESET__SHIFT 0x8
#define DCI_SOFT_RESET__DMIF5_SOFT_RESET_MASK 0x200
#define DCI_SOFT_RESET__DMIF5_SOFT_RESET__SHIFT 0x9
#define DCI_SOFT_RESET__DMIFARB_SOFT_RESET_MASK 0x1000
#define DCI_SOFT_RESET__DMIFARB_SOFT_RESET__SHIFT 0xc
#define DCCG_SOFT_RESET__REFCLK_SOFT_RESET_MASK 0x1
#define DCCG_SOFT_RESET__REFCLK_SOFT_RESET__SHIFT 0x0
#define DCCG_SOFT_RESET__AUDIO_DTO2_CLK_SOFT_RESET_MASK 0x10
#define DCCG_SOFT_RESET__AUDIO_DTO2_CLK_SOFT_RESET__SHIFT 0x4
#define DCCG_SOFT_RESET__DPREFCLK_SOFT_RESET_MASK 0x100
#define DCCG_SOFT_RESET__DPREFCLK_SOFT_RESET__SHIFT 0x8
#define DCCG_SOFT_RESET__AMCLK0_SOFT_RESET_MASK 0x1000
#define DCCG_SOFT_RESET__AMCLK0_SOFT_RESET__SHIFT 0xc
#define DCCG_SOFT_RESET__AMCLK1_SOFT_RESET_MASK 0x2000
#define DCCG_SOFT_RESET__AMCLK1_SOFT_RESET__SHIFT 0xd
#define DCCG_SOFT_RESET__CASCADED_AMCLK0_SOFT_RESET_MASK 0x4000
#define DCCG_SOFT_RESET__CASCADED_AMCLK0_SOFT_RESET__SHIFT 0xe
#define DCCG_SOFT_RESET__CASCADED_AMCLK1_SOFT_RESET_MASK 0x8000
#define DCCG_SOFT_RESET__CASCADED_AMCLK1_SOFT_RESET__SHIFT 0xf
#define SYMCLKA_CLOCK_ENABLE__SYMCLKA_CLOCK_ENABLE_MASK 0x1
#define SYMCLKA_CLOCK_ENABLE__SYMCLKA_CLOCK_ENABLE__SHIFT 0x0
#define SYMCLKA_CLOCK_ENABLE__SYMCLKA_FE_FORCE_EN_MASK 0x10
#define SYMCLKA_CLOCK_ENABLE__SYMCLKA_FE_FORCE_EN__SHIFT 0x4
#define SYMCLKA_CLOCK_ENABLE__SYMCLKA_FE_FORCE_SRC_MASK 0x700
#define SYMCLKA_CLOCK_ENABLE__SYMCLKA_FE_FORCE_SRC__SHIFT 0x8
#define SYMCLKB_CLOCK_ENABLE__SYMCLKB_CLOCK_ENABLE_MASK 0x1
#define SYMCLKB_CLOCK_ENABLE__SYMCLKB_CLOCK_ENABLE__SHIFT 0x0
#define SYMCLKB_CLOCK_ENABLE__SYMCLKB_FE_FORCE_EN_MASK 0x10
#define SYMCLKB_CLOCK_ENABLE__SYMCLKB_FE_FORCE_EN__SHIFT 0x4
#define SYMCLKB_CLOCK_ENABLE__SYMCLKB_FE_FORCE_SRC_MASK 0x700
#define SYMCLKB_CLOCK_ENABLE__SYMCLKB_FE_FORCE_SRC__SHIFT 0x8
#define SYMCLKC_CLOCK_ENABLE__SYMCLKC_CLOCK_ENABLE_MASK 0x1
#define SYMCLKC_CLOCK_ENABLE__SYMCLKC_CLOCK_ENABLE__SHIFT 0x0
#define SYMCLKC_CLOCK_ENABLE__SYMCLKC_FE_FORCE_EN_MASK 0x10
#define SYMCLKC_CLOCK_ENABLE__SYMCLKC_FE_FORCE_EN__SHIFT 0x4
#define SYMCLKC_CLOCK_ENABLE__SYMCLKC_FE_FORCE_SRC_MASK 0x700
#define SYMCLKC_CLOCK_ENABLE__SYMCLKC_FE_FORCE_SRC__SHIFT 0x8
#define SYMCLKD_CLOCK_ENABLE__SYMCLKD_CLOCK_ENABLE_MASK 0x1
#define SYMCLKD_CLOCK_ENABLE__SYMCLKD_CLOCK_ENABLE__SHIFT 0x0
#define SYMCLKD_CLOCK_ENABLE__SYMCLKD_FE_FORCE_EN_MASK 0x10
#define SYMCLKD_CLOCK_ENABLE__SYMCLKD_FE_FORCE_EN__SHIFT 0x4
#define SYMCLKD_CLOCK_ENABLE__SYMCLKD_FE_FORCE_SRC_MASK 0x700
#define SYMCLKD_CLOCK_ENABLE__SYMCLKD_FE_FORCE_SRC__SHIFT 0x8
#define SYMCLKE_CLOCK_ENABLE__SYMCLKE_CLOCK_ENABLE_MASK 0x1
#define SYMCLKE_CLOCK_ENABLE__SYMCLKE_CLOCK_ENABLE__SHIFT 0x0
#define SYMCLKE_CLOCK_ENABLE__SYMCLKE_FE_FORCE_EN_MASK 0x10
#define SYMCLKE_CLOCK_ENABLE__SYMCLKE_FE_FORCE_EN__SHIFT 0x4
#define SYMCLKE_CLOCK_ENABLE__SYMCLKE_FE_FORCE_SRC_MASK 0x700
#define SYMCLKE_CLOCK_ENABLE__SYMCLKE_FE_FORCE_SRC__SHIFT 0x8
#define SYMCLKF_CLOCK_ENABLE__SYMCLKF_CLOCK_ENABLE_MASK 0x1
#define SYMCLKF_CLOCK_ENABLE__SYMCLKF_CLOCK_ENABLE__SHIFT 0x0
#define SYMCLKF_CLOCK_ENABLE__SYMCLKF_FE_FORCE_EN_MASK 0x10
#define SYMCLKF_CLOCK_ENABLE__SYMCLKF_FE_FORCE_EN__SHIFT 0x4
#define SYMCLKF_CLOCK_ENABLE__SYMCLKF_FE_FORCE_SRC_MASK 0x700
#define SYMCLKF_CLOCK_ENABLE__SYMCLKF_FE_FORCE_SRC__SHIFT 0x8
#define SYMCLKG_CLOCK_ENABLE__SYMCLKG_CLOCK_ENABLE_MASK 0x1
#define SYMCLKG_CLOCK_ENABLE__SYMCLKG_CLOCK_ENABLE__SHIFT 0x0
#define SYMCLKG_CLOCK_ENABLE__SYMCLKG_FE_FORCE_EN_MASK 0x10
#define SYMCLKG_CLOCK_ENABLE__SYMCLKG_FE_FORCE_EN__SHIFT 0x4
#define SYMCLKG_CLOCK_ENABLE__SYMCLKG_FE_FORCE_SRC_MASK 0x700
#define SYMCLKG_CLOCK_ENABLE__SYMCLKG_FE_FORCE_SRC__SHIFT 0x8
#define UNIPHY_SOFT_RESET__DSYNCA_SOFT_RESET_MASK 0x1
#define UNIPHY_SOFT_RESET__DSYNCA_SOFT_RESET__SHIFT 0x0
#define UNIPHY_SOFT_RESET__DSYNCB_SOFT_RESET_MASK 0x2
#define UNIPHY_SOFT_RESET__DSYNCB_SOFT_RESET__SHIFT 0x1
#define UNIPHY_SOFT_RESET__DSYNCC_SOFT_RESET_MASK 0x4
#define UNIPHY_SOFT_RESET__DSYNCC_SOFT_RESET__SHIFT 0x2
#define UNIPHY_SOFT_RESET__DSYNCD_SOFT_RESET_MASK 0x8
#define UNIPHY_SOFT_RESET__DSYNCD_SOFT_RESET__SHIFT 0x3
#define UNIPHY_SOFT_RESET__DSYNCE_SOFT_RESET_MASK 0x10
#define UNIPHY_SOFT_RESET__DSYNCE_SOFT_RESET__SHIFT 0x4
#define UNIPHY_SOFT_RESET__DSYNCF_SOFT_RESET_MASK 0x20
#define UNIPHY_SOFT_RESET__DSYNCF_SOFT_RESET__SHIFT 0x5
#define UNIPHY_SOFT_RESET__DSYNCG_SOFT_RESET_MASK 0x40
#define UNIPHY_SOFT_RESET__DSYNCG_SOFT_RESET__SHIFT 0x6
#define DCO_SOFT_RESET__DACA_SOFT_RESET_MASK 0x1
#define DCO_SOFT_RESET__DACA_SOFT_RESET__SHIFT 0x0
#define DCO_SOFT_RESET__DACB_SOFT_RESET_MASK 0x2
#define DCO_SOFT_RESET__DACB_SOFT_RESET__SHIFT 0x1
#define DCO_SOFT_RESET__SOFT_RESET_DVO_MASK 0x4
#define DCO_SOFT_RESET__SOFT_RESET_DVO__SHIFT 0x2
#define DCO_SOFT_RESET__DVO_ENABLE_RST_MASK 0x8
#define DCO_SOFT_RESET__DVO_ENABLE_RST__SHIFT 0x3
#define DCO_SOFT_RESET__I2S0_SPDIF0_SOFT_RESET_MASK 0x10
#define DCO_SOFT_RESET__I2S0_SPDIF0_SOFT_RESET__SHIFT 0x4
#define DCO_SOFT_RESET__I2S1_SOFT_RESET_MASK 0x20
#define DCO_SOFT_RESET__I2S1_SOFT_RESET__SHIFT 0x5
#define DCO_SOFT_RESET__SPDIF1_SOFT_RESET_MASK 0x40
#define DCO_SOFT_RESET__SPDIF1_SOFT_RESET__SHIFT 0x6
#define DCO_SOFT_RESET__FMT0_SOFT_RESET_MASK 0x10000
#define DCO_SOFT_RESET__FMT0_SOFT_RESET__SHIFT 0x10
#define DCO_SOFT_RESET__FMT1_SOFT_RESET_MASK 0x20000
#define DCO_SOFT_RESET__FMT1_SOFT_RESET__SHIFT 0x11
#define DCO_SOFT_RESET__FMT2_SOFT_RESET_MASK 0x40000
#define DCO_SOFT_RESET__FMT2_SOFT_RESET__SHIFT 0x12
#define DCO_SOFT_RESET__FMT3_SOFT_RESET_MASK 0x80000
#define DCO_SOFT_RESET__FMT3_SOFT_RESET__SHIFT 0x13
#define DCO_SOFT_RESET__FMT4_SOFT_RESET_MASK 0x100000
#define DCO_SOFT_RESET__FMT4_SOFT_RESET__SHIFT 0x14
#define DCO_SOFT_RESET__FMT5_SOFT_RESET_MASK 0x200000
#define DCO_SOFT_RESET__FMT5_SOFT_RESET__SHIFT 0x15
#define DCO_SOFT_RESET__MVP_SOFT_RESET_MASK 0x1000000
#define DCO_SOFT_RESET__MVP_SOFT_RESET__SHIFT 0x18
#define DCO_SOFT_RESET__ABM_SOFT_RESET_MASK 0x2000000
#define DCO_SOFT_RESET__ABM_SOFT_RESET__SHIFT 0x19
#define DCO_SOFT_RESET__TVOUT_SOFT_RESET_MASK 0x4000000
#define DCO_SOFT_RESET__TVOUT_SOFT_RESET__SHIFT 0x1a
#define DCO_SOFT_RESET__DVO_SOFT_RESET_MASK 0x8000000
#define DCO_SOFT_RESET__DVO_SOFT_RESET__SHIFT 0x1b
#define DCO_SOFT_RESET__SRBM_SOFT_RESET_ENABLE_MASK 0x10000000
#define DCO_SOFT_RESET__SRBM_SOFT_RESET_ENABLE__SHIFT 0x1c
#define DCO_SOFT_RESET__DACA_CFG_IF_SOFT_RESET_MASK 0x20000000
#define DCO_SOFT_RESET__DACA_CFG_IF_SOFT_RESET__SHIFT 0x1d
#define DVOACLKD_CNTL__DVOACLKD_FINE_SKEW_CNTL_MASK 0x7
#define DVOACLKD_CNTL__DVOACLKD_FINE_SKEW_CNTL__SHIFT 0x0
#define DVOACLKD_CNTL__DVOACLKD_COARSE_SKEW_CNTL_MASK 0x1f00
#define DVOACLKD_CNTL__DVOACLKD_COARSE_SKEW_CNTL__SHIFT 0x8
#define DVOACLKD_CNTL__DVOACLKD_FINE_ADJUST_EN_MASK 0x10000
#define DVOACLKD_CNTL__DVOACLKD_FINE_ADJUST_EN__SHIFT 0x10
#define DVOACLKD_CNTL__DVOACLKD_COARSE_ADJUST_EN_MASK 0x20000
#define DVOACLKD_CNTL__DVOACLKD_COARSE_ADJUST_EN__SHIFT 0x11
#define DVOACLKD_CNTL__DVOACLKD_IN_PHASE_MASK 0x40000
#define DVOACLKD_CNTL__DVOACLKD_IN_PHASE__SHIFT 0x12
#define DVOACLKC_MVP_CNTL__DVOACLKC_MVP_FINE_SKEW_CNTL_MASK 0x7
#define DVOACLKC_MVP_CNTL__DVOACLKC_MVP_FINE_SKEW_CNTL__SHIFT 0x0
#define DVOACLKC_MVP_CNTL__DVOACLKC_MVP_COARSE_SKEW_CNTL_MASK 0x1f00
#define DVOACLKC_MVP_CNTL__DVOACLKC_MVP_COARSE_SKEW_CNTL__SHIFT 0x8
#define DVOACLKC_MVP_CNTL__DVOACLKC_MVP_FINE_ADJUST_EN_MASK 0x10000
#define DVOACLKC_MVP_CNTL__DVOACLKC_MVP_FINE_ADJUST_EN__SHIFT 0x10
#define DVOACLKC_MVP_CNTL__DVOACLKC_MVP_COARSE_ADJUST_EN_MASK 0x20000
#define DVOACLKC_MVP_CNTL__DVOACLKC_MVP_COARSE_ADJUST_EN__SHIFT 0x11
#define DVOACLKC_MVP_CNTL__DVOACLKC_MVP_IN_PHASE_MASK 0x40000
#define DVOACLKC_MVP_CNTL__DVOACLKC_MVP_IN_PHASE__SHIFT 0x12
#define DVOACLKC_MVP_CNTL__DVOACLKC_MVP_SKEW_PHASE_OVERRIDE_MASK 0x100000
#define DVOACLKC_MVP_CNTL__DVOACLKC_MVP_SKEW_PHASE_OVERRIDE__SHIFT 0x14
#define DVOACLKC_MVP_CNTL__MVP_CLK_A_SRC_SEL_MASK 0x3000000
#define DVOACLKC_MVP_CNTL__MVP_CLK_A_SRC_SEL__SHIFT 0x18
#define DVOACLKC_MVP_CNTL__MVP_CLK_B_SRC_SEL_MASK 0x30000000
#define DVOACLKC_MVP_CNTL__MVP_CLK_B_SRC_SEL__SHIFT 0x1c
#define DVOACLKC_CNTL__DVOACLKC_FINE_SKEW_CNTL_MASK 0x7
#define DVOACLKC_CNTL__DVOACLKC_FINE_SKEW_CNTL__SHIFT 0x0
#define DVOACLKC_CNTL__DVOACLKC_COARSE_SKEW_CNTL_MASK 0x1f00
#define DVOACLKC_CNTL__DVOACLKC_COARSE_SKEW_CNTL__SHIFT 0x8
#define DVOACLKC_CNTL__DVOACLKC_FINE_ADJUST_EN_MASK 0x10000
#define DVOACLKC_CNTL__DVOACLKC_FINE_ADJUST_EN__SHIFT 0x10
#define DVOACLKC_CNTL__DVOACLKC_COARSE_ADJUST_EN_MASK 0x20000
#define DVOACLKC_CNTL__DVOACLKC_COARSE_ADJUST_EN__SHIFT 0x11
#define DVOACLKC_CNTL__DVOACLKC_IN_PHASE_MASK 0x40000
#define DVOACLKC_CNTL__DVOACLKC_IN_PHASE__SHIFT 0x12
#define DCCG_AUDIO_DTO_SOURCE__DCCG_AUDIO_DTO0_SOURCE_SEL_MASK 0x7
#define DCCG_AUDIO_DTO_SOURCE__DCCG_AUDIO_DTO0_SOURCE_SEL__SHIFT 0x0
#define DCCG_AUDIO_DTO_SOURCE__DCCG_AUDIO_DTO_SEL_MASK 0x30
#define DCCG_AUDIO_DTO_SOURCE__DCCG_AUDIO_DTO_SEL__SHIFT 0x4
#define DCCG_AUDIO_DTO_SOURCE__DCCG_AUDIO_DTO2_SOURCE_SEL_MASK 0x3000
#define DCCG_AUDIO_DTO_SOURCE__DCCG_AUDIO_DTO2_SOURCE_SEL__SHIFT 0xc
#define DCCG_AUDIO_DTO_SOURCE__DCCG_AUDIO_DTO2_CLOCK_EN_MASK 0x10000
#define DCCG_AUDIO_DTO_SOURCE__DCCG_AUDIO_DTO2_CLOCK_EN__SHIFT 0x10
#define DCCG_AUDIO_DTO_SOURCE__DCCG_AUDIO_DTO2_USE_512FBR_DTO_MASK 0x100000
#define DCCG_AUDIO_DTO_SOURCE__DCCG_AUDIO_DTO2_USE_512FBR_DTO__SHIFT 0x14
#define DCCG_AUDIO_DTO_SOURCE__DCCG_AUDIO_DTO0_USE_512FBR_DTO_MASK 0x1000000
#define DCCG_AUDIO_DTO_SOURCE__DCCG_AUDIO_DTO0_USE_512FBR_DTO__SHIFT 0x18
#define DCCG_AUDIO_DTO_SOURCE__DCCG_AUDIO_DTO1_USE_512FBR_DTO_MASK 0x10000000
#define DCCG_AUDIO_DTO_SOURCE__DCCG_AUDIO_DTO1_USE_512FBR_DTO__SHIFT 0x1c
#define DCCG_AUDIO_DTO0_PHASE__DCCG_AUDIO_DTO0_PHASE_MASK 0xffffffff
#define DCCG_AUDIO_DTO0_PHASE__DCCG_AUDIO_DTO0_PHASE__SHIFT 0x0
#define DCCG_AUDIO_DTO0_MODULE__DCCG_AUDIO_DTO0_MODULE_MASK 0xffffffff
#define DCCG_AUDIO_DTO0_MODULE__DCCG_AUDIO_DTO0_MODULE__SHIFT 0x0
#define DCCG_AUDIO_DTO1_PHASE__DCCG_AUDIO_DTO1_PHASE_MASK 0xffffffff
#define DCCG_AUDIO_DTO1_PHASE__DCCG_AUDIO_DTO1_PHASE__SHIFT 0x0
#define DCCG_AUDIO_DTO1_MODULE__DCCG_AUDIO_DTO1_MODULE_MASK 0xffffffff
#define DCCG_AUDIO_DTO1_MODULE__DCCG_AUDIO_DTO1_MODULE__SHIFT 0x0
#define DCCG_TEST_DEBUG_INDEX__DCCG_TEST_DEBUG_INDEX_MASK 0xff
#define DCCG_TEST_DEBUG_INDEX__DCCG_TEST_DEBUG_INDEX__SHIFT 0x0
#define DCCG_TEST_DEBUG_INDEX__DCCG_TEST_DEBUG_WRITE_EN_MASK 0x100
#define DCCG_TEST_DEBUG_INDEX__DCCG_TEST_DEBUG_WRITE_EN__SHIFT 0x8
#define DCCG_TEST_DEBUG_INDEX__DCCG_DBG_SEL_MASK 0x1000
#define DCCG_TEST_DEBUG_INDEX__DCCG_DBG_SEL__SHIFT 0xc
#define DCCG_TEST_DEBUG_DATA__DCCG_TEST_DEBUG_DATA_MASK 0xffffffff
#define DCCG_TEST_DEBUG_DATA__DCCG_TEST_DEBUG_DATA__SHIFT 0x0
#define DCCG_TEST_CLK_SEL__DCCG_TEST_CLK_GENERICA_SEL_MASK 0x1ff
#define DCCG_TEST_CLK_SEL__DCCG_TEST_CLK_GENERICA_SEL__SHIFT 0x0
#define DCCG_TEST_CLK_SEL__DCCG_TEST_CLK_GENERICA_INV_MASK 0x1000
#define DCCG_TEST_CLK_SEL__DCCG_TEST_CLK_GENERICA_INV__SHIFT 0xc
#define DCCG_TEST_CLK_SEL__DCCG_TEST_CLK_GENERICB_SEL_MASK 0x1ff0000
#define DCCG_TEST_CLK_SEL__DCCG_TEST_CLK_GENERICB_SEL__SHIFT 0x10
#define DCCG_TEST_CLK_SEL__DCCG_TEST_CLK_GENERICB_INV_MASK 0x10000000
#define DCCG_TEST_CLK_SEL__DCCG_TEST_CLK_GENERICB_INV__SHIFT 0x1c
#define PLL_REF_DIV__PLL_REF_DIV_MASK 0x3ff
#define PLL_REF_DIV__PLL_REF_DIV__SHIFT 0x0
#define PLL_REF_DIV__PLL_CALIBRATION_REF_DIV_MASK 0xf000
#define PLL_REF_DIV__PLL_CALIBRATION_REF_DIV__SHIFT 0xc
#define PLL_FB_DIV__PLL_FB_DIV_FRACTION_MASK 0xf
#define PLL_FB_DIV__PLL_FB_DIV_FRACTION__SHIFT 0x0
#define PLL_FB_DIV__PLL_FB_DIV_FRACTION_CNTL_MASK 0x30
#define PLL_FB_DIV__PLL_FB_DIV_FRACTION_CNTL__SHIFT 0x4
#define PLL_FB_DIV__PLL_FB_DIV_MASK 0xfff0000
#define PLL_FB_DIV__PLL_FB_DIV__SHIFT 0x10
#define PLL_POST_DIV__PLL_POST_DIV_PIXCLK_MASK 0x7f
#define PLL_POST_DIV__PLL_POST_DIV_PIXCLK__SHIFT 0x0
#define PLL_POST_DIV__PLL_POST_DIV1P5_DISPCLK_MASK 0x80
#define PLL_POST_DIV__PLL_POST_DIV1P5_DISPCLK__SHIFT 0x7
#define PLL_POST_DIV__PLL_POST_DIV_DVOCLK_MASK 0x7f00
#define PLL_POST_DIV__PLL_POST_DIV_DVOCLK__SHIFT 0x8
#define PLL_POST_DIV__PLL_POST_DIV1P5_DPREFCLK_MASK 0x8000
#define PLL_POST_DIV__PLL_POST_DIV1P5_DPREFCLK__SHIFT 0xf
#define PLL_POST_DIV__PLL_POST_DIV_IDCLK_MASK 0x7f0000
#define PLL_POST_DIV__PLL_POST_DIV_IDCLK__SHIFT 0x10
#define PLL_SS_AMOUNT_DSFRAC__PLL_SS_AMOUNT_DSFRAC_MASK 0xffff
#define PLL_SS_AMOUNT_DSFRAC__PLL_SS_AMOUNT_DSFRAC__SHIFT 0x0
#define PLL_SS_CNTL__PLL_SS_AMOUNT_FBDIV_MASK 0xff
#define PLL_SS_CNTL__PLL_SS_AMOUNT_FBDIV__SHIFT 0x0
#define PLL_SS_CNTL__PLL_SS_AMOUNT_NFRAC_SLIP_MASK 0xf00
#define PLL_SS_CNTL__PLL_SS_AMOUNT_NFRAC_SLIP__SHIFT 0x8
#define PLL_SS_CNTL__PLL_SS_EN_MASK 0x1000
#define PLL_SS_CNTL__PLL_SS_EN__SHIFT 0xc
#define PLL_SS_CNTL__PLL_SS_MODE_MASK 0x2000
#define PLL_SS_CNTL__PLL_SS_MODE__SHIFT 0xd
#define PLL_SS_CNTL__PLL_SS_STEP_SIZE_DSFRAC_MASK 0xffff0000
#define PLL_SS_CNTL__PLL_SS_STEP_SIZE_DSFRAC__SHIFT 0x10
#define PLL_DS_CNTL__PLL_DS_FRAC_MASK 0xffff
#define PLL_DS_CNTL__PLL_DS_FRAC__SHIFT 0x0
#define PLL_DS_CNTL__PLL_DS_ORDER_MASK 0x30000
#define PLL_DS_CNTL__PLL_DS_ORDER__SHIFT 0x10
#define PLL_DS_CNTL__PLL_DS_MODE_MASK 0x40000
#define PLL_DS_CNTL__PLL_DS_MODE__SHIFT 0x12
#define PLL_DS_CNTL__PLL_DS_PRBS_EN_MASK 0x80000
#define PLL_DS_CNTL__PLL_DS_PRBS_EN__SHIFT 0x13
#define PLL_IDCLK_CNTL__PLL_LTDP_IDCLK_EN_MASK 0x1
#define PLL_IDCLK_CNTL__PLL_LTDP_IDCLK_EN__SHIFT 0x0
#define PLL_IDCLK_CNTL__PLL_LTDP_IDCLK_DIFF_EN_MASK 0x2
#define PLL_IDCLK_CNTL__PLL_LTDP_IDCLK_DIFF_EN__SHIFT 0x1
#define PLL_IDCLK_CNTL__PLL_TMDP_IDCLK_EN_MASK 0x4
#define PLL_IDCLK_CNTL__PLL_TMDP_IDCLK_EN__SHIFT 0x2
#define PLL_IDCLK_CNTL__PLL_TMDP_IDCLK_DIFF_EN_MASK 0x8
#define PLL_IDCLK_CNTL__PLL_TMDP_IDCLK_DIFF_EN__SHIFT 0x3
#define PLL_IDCLK_CNTL__PLL_UNIPHY_IDCLK_DIFF_EN_MASK 0x10
#define PLL_IDCLK_CNTL__PLL_UNIPHY_IDCLK_DIFF_EN__SHIFT 0x4
#define PLL_IDCLK_CNTL__PLL_DIFF_POST_DIV_RESET_MASK 0x100
#define PLL_IDCLK_CNTL__PLL_DIFF_POST_DIV_RESET__SHIFT 0x8
#define PLL_IDCLK_CNTL__PLL_DIFF_POST_DIV_SELECT_MASK 0x1000
#define PLL_IDCLK_CNTL__PLL_DIFF_POST_DIV_SELECT__SHIFT 0xc
#define PLL_IDCLK_CNTL__PLL_DIFF_POST_DIV_MASK 0xf0000
#define PLL_IDCLK_CNTL__PLL_DIFF_POST_DIV__SHIFT 0x10
#define PLL_IDCLK_CNTL__PLL_CUR_LTDP_MASK 0x300000
#define PLL_IDCLK_CNTL__PLL_CUR_LTDP__SHIFT 0x14
#define PLL_IDCLK_CNTL__PLL_CUR_PREDRV_MASK 0xc00000
#define PLL_IDCLK_CNTL__PLL_CUR_PREDRV__SHIFT 0x16
#define PLL_IDCLK_CNTL__PLL_CUR_TMDP_MASK 0x3000000
#define PLL_IDCLK_CNTL__PLL_CUR_TMDP__SHIFT 0x18
#define PLL_CNTL__PLL_RESET_MASK 0x1
#define PLL_CNTL__PLL_RESET__SHIFT 0x0
#define PLL_CNTL__PLL_POWER_DOWN_MASK 0x2
#define PLL_CNTL__PLL_POWER_DOWN__SHIFT 0x1
#define PLL_CNTL__PLL_BYPASS_CAL_MASK 0x4
#define PLL_CNTL__PLL_BYPASS_CAL__SHIFT 0x2
#define PLL_CNTL__PLL_POST_DIV_SRC_MASK 0x8
#define PLL_CNTL__PLL_POST_DIV_SRC__SHIFT 0x3
#define PLL_CNTL__PLL_VCOREF_MASK 0x30
#define PLL_CNTL__PLL_VCOREF__SHIFT 0x4
#define PLL_CNTL__PLL_PCIE_REFCLK_SEL_MASK 0x40
#define PLL_CNTL__PLL_PCIE_REFCLK_SEL__SHIFT 0x6
#define PLL_CNTL__PLL_ANTIGLITCH_RESETB_MASK 0x80
#define PLL_CNTL__PLL_ANTIGLITCH_RESETB__SHIFT 0x7
#define PLL_CNTL__PLL_CALREF_MASK 0x300
#define PLL_CNTL__PLL_CALREF__SHIFT 0x8
#define PLL_CNTL__PLL_CAL_BYPASS_REFDIV_MASK 0x400
#define PLL_CNTL__PLL_CAL_BYPASS_REFDIV__SHIFT 0xa
#define PLL_CNTL__PLL_REFCLK_SEL_MASK 0x1800
#define PLL_CNTL__PLL_REFCLK_SEL__SHIFT 0xb
#define PLL_CNTL__PLL_ANTI_GLITCH_RESET_MASK 0x2000
#define PLL_CNTL__PLL_ANTI_GLITCH_RESET__SHIFT 0xd
#define PLL_CNTL__PLL_XOCLK_DRV_R_EN_MASK 0x4000
#define PLL_CNTL__PLL_XOCLK_DRV_R_EN__SHIFT 0xe
#define PLL_CNTL__PLL_REF_DIV_SRC_MASK 0x70000
#define PLL_CNTL__PLL_REF_DIV_SRC__SHIFT 0x10
#define PLL_CNTL__PLL_LOCK_FREQ_SEL_MASK 0x80000
#define PLL_CNTL__PLL_LOCK_FREQ_SEL__SHIFT 0x13
#define PLL_CNTL__PLL_CALIB_DONE_MASK 0x100000
#define PLL_CNTL__PLL_CALIB_DONE__SHIFT 0x14
#define PLL_CNTL__PLL_LOCKED_MASK 0x200000
#define PLL_CNTL__PLL_LOCKED__SHIFT 0x15
#define PLL_CNTL__PLL_TIMING_MODE_STATUS_MASK 0x3000000
#define PLL_CNTL__PLL_TIMING_MODE_STATUS__SHIFT 0x18
#define PLL_CNTL__PLL_DIG_SPARE_MASK 0xfc000000
#define PLL_CNTL__PLL_DIG_SPARE__SHIFT 0x1a
#define PLL_ANALOG__PLL_CAL_MODE_MASK 0x1f
#define PLL_ANALOG__PLL_CAL_MODE__SHIFT 0x0
#define PLL_ANALOG__PLL_PFD_PULSE_SEL_MASK 0x60
#define PLL_ANALOG__PLL_PFD_PULSE_SEL__SHIFT 0x5
#define PLL_ANALOG__PLL_CP_MASK 0xf00
#define PLL_ANALOG__PLL_CP__SHIFT 0x8
#define PLL_ANALOG__PLL_LF_MODE_MASK 0x1ff000
#define PLL_ANALOG__PLL_LF_MODE__SHIFT 0xc
#define PLL_ANALOG__PLL_VREG_FB_TRIM_MASK 0xe00000
#define PLL_ANALOG__PLL_VREG_FB_TRIM__SHIFT 0x15
#define PLL_ANALOG__PLL_IBIAS_MASK 0xff000000
#define PLL_ANALOG__PLL_IBIAS__SHIFT 0x18
#define PLL_ANALOG_CNTL__PLL_ANALOG_TEST_EN_MASK 0x1
#define PLL_ANALOG_CNTL__PLL_ANALOG_TEST_EN__SHIFT 0x0
#define PLL_ANALOG_CNTL__PLL_ANALOG_MUX_CNTL_MASK 0x1e
#define PLL_ANALOG_CNTL__PLL_ANALOG_MUX_CNTL__SHIFT 0x1
#define PLL_ANALOG_CNTL__PLL_ANALOGOUT_MUX_CNTL_MASK 0x1e0
#define PLL_ANALOG_CNTL__PLL_ANALOGOUT_MUX_CNTL__SHIFT 0x5
#define PLL_VREG_CNTL__PLL_VREG_CNTL_MASK 0xfffff
#define PLL_VREG_CNTL__PLL_VREG_CNTL__SHIFT 0x0
#define PLL_VREG_CNTL__PLL_BG_VREG_BIAS_MASK 0x300000
#define PLL_VREG_CNTL__PLL_BG_VREG_BIAS__SHIFT 0x14
#define PLL_VREG_CNTL__PLL_VREF_SEL_MASK 0x4000000
#define PLL_VREG_CNTL__PLL_VREF_SEL__SHIFT 0x1a
#define PLL_VREG_CNTL__PLL_VREG_BIAS_MASK 0xf0000000
#define PLL_VREG_CNTL__PLL_VREG_BIAS__SHIFT 0x1c
#define PLL_XOR_LOCK__PLL_XOR_LOCK_MASK 0x1
#define PLL_XOR_LOCK__PLL_XOR_LOCK__SHIFT 0x0
#define PLL_XOR_LOCK__PLL_XOR_LOCK_READBACK_MASK 0x2
#define PLL_XOR_LOCK__PLL_XOR_LOCK_READBACK__SHIFT 0x1
#define PLL_XOR_LOCK__PLL_SPARE_MASK 0x3f00
#define PLL_XOR_LOCK__PLL_SPARE__SHIFT 0x8
#define PLL_UNLOCK_DETECT_CNTL__PLL_UNLOCK_DETECT_ENABLE_MASK 0x1
#define PLL_UNLOCK_DETECT_CNTL__PLL_UNLOCK_DETECT_ENABLE__SHIFT 0x0
#define PLL_UNLOCK_DETECT_CNTL__PLL_UNLOCK_DET_RES100_SELECT_MASK 0x2
#define PLL_UNLOCK_DETECT_CNTL__PLL_UNLOCK_DET_RES100_SELECT__SHIFT 0x1
#define PLL_UNLOCK_DETECT_CNTL__PLL_UNLOCK_STICKY_STATUS_MASK 0x4
#define PLL_UNLOCK_DETECT_CNTL__PLL_UNLOCK_STICKY_STATUS__SHIFT 0x2
#define PLL_UNLOCK_DETECT_CNTL__PLL_UNLOCK_STICKY_CLEAR_MASK 0x8
#define PLL_UNLOCK_DETECT_CNTL__PLL_UNLOCK_STICKY_CLEAR__SHIFT 0x3
#define PLL_UNLOCK_DETECT_CNTL__PLL_UNLOCK_DET_COUNT_MASK 0x70
#define PLL_UNLOCK_DETECT_CNTL__PLL_UNLOCK_DET_COUNT__SHIFT 0x4
#define PLL_UNLOCK_DETECT_CNTL__PLL_UNLOCKED_STICKY_RST_TEST_MASK 0x80
#define PLL_UNLOCK_DETECT_CNTL__PLL_UNLOCKED_STICKY_RST_TEST__SHIFT 0x7
#define PLL_UNLOCK_DETECT_CNTL__PLL_UNLOCKED_STICKY_TEST_READBACK_MASK 0x100
#define PLL_UNLOCK_DETECT_CNTL__PLL_UNLOCKED_STICKY_TEST_READBACK__SHIFT 0x8
#define PLL_DEBUG_CNTL__PLL_DEBUG_SIGNALS_ENABLE_MASK 0x1
#define PLL_DEBUG_CNTL__PLL_DEBUG_SIGNALS_ENABLE__SHIFT 0x0
#define PLL_DEBUG_CNTL__PLL_DEBUG_MUXOUT_SEL_MASK 0xf0
#define PLL_DEBUG_CNTL__PLL_DEBUG_MUXOUT_SEL__SHIFT 0x4
#define PLL_DEBUG_CNTL__PLL_DEBUG_CLK_SEL_MASK 0x1f00
#define PLL_DEBUG_CNTL__PLL_DEBUG_CLK_SEL__SHIFT 0x8
#define PLL_DEBUG_CNTL__PLL_DEBUG_ADC_CNTL_MASK 0xff0000
#define PLL_DEBUG_CNTL__PLL_DEBUG_ADC_CNTL__SHIFT 0x10
#define PLL_DEBUG_CNTL__PLL_DEBUG_ADC_READBACK_MASK 0x7000000
#define PLL_DEBUG_CNTL__PLL_DEBUG_ADC_READBACK__SHIFT 0x18
#define PLL_DEBUG_CNTL__PLL_DEBUG_ADC_EN_MASK 0x8000000
#define PLL_DEBUG_CNTL__PLL_DEBUG_ADC_EN__SHIFT 0x1b
#define PLL_UPDATE_LOCK__PLL_UPDATE_LOCK_MASK 0x1
#define PLL_UPDATE_LOCK__PLL_UPDATE_LOCK__SHIFT 0x0
#define PLL_UPDATE_CNTL__PLL_UPDATE_PENDING_MASK 0x1
#define PLL_UPDATE_CNTL__PLL_UPDATE_PENDING__SHIFT 0x0
#define PLL_UPDATE_CNTL__PLL_UPDATE_POINT_MASK 0x100
#define PLL_UPDATE_CNTL__PLL_UPDATE_POINT__SHIFT 0x8
#define PLL_UPDATE_CNTL__PLL_AUTO_RESET_DISABLE_MASK 0x10000
#define PLL_UPDATE_CNTL__PLL_AUTO_RESET_DISABLE__SHIFT 0x10
#define PLL_DISPCLK_DTO_CNTL__PLL_DISPCLK_DTO_PHASE_MASK 0x1ff
#define PLL_DISPCLK_DTO_CNTL__PLL_DISPCLK_DTO_PHASE__SHIFT 0x0
#define PLL_DISPCLK_DTO_CNTL__PLL_DISPCLK_DTO_DIS_MASK 0x10000
#define PLL_DISPCLK_DTO_CNTL__PLL_DISPCLK_DTO_DIS__SHIFT 0x10
#define PLL_DISPCLK_DTO_CNTL__PLL_DISPCLK_DTO_UPDATE_MODE_MASK 0x60000
#define PLL_DISPCLK_DTO_CNTL__PLL_DISPCLK_DTO_UPDATE_MODE__SHIFT 0x11
#define PLL_DISPCLK_DTO_CNTL__PLL_DISPCLK_DTO_UPDATE_PENDING_MASK 0x100000
#define PLL_DISPCLK_DTO_CNTL__PLL_DISPCLK_DTO_UPDATE_PENDING__SHIFT 0x14
#define PLL_DISPCLK_DTO_CNTL__PLL_DISPCLK_DTO_UPDATE_REQ_MASK 0x200000
#define PLL_DISPCLK_DTO_CNTL__PLL_DISPCLK_DTO_UPDATE_REQ__SHIFT 0x15
#define PLL_DISPCLK_DTO_CNTL__PLL_DISPCLK_DTO_UPDATE_ACK_MASK 0x400000
#define PLL_DISPCLK_DTO_CNTL__PLL_DISPCLK_DTO_UPDATE_ACK__SHIFT 0x16
#define PLL_DISPCLK_DTO_CNTL__PLL_DISPCLK_DTO_COMPL_DELAY_MASK 0xff000000
#define PLL_DISPCLK_DTO_CNTL__PLL_DISPCLK_DTO_COMPL_DELAY__SHIFT 0x18
#define PLL_DISPCLK_CURRENT_DTO_PHASE__PLL_DISPCLK_CURRENT_DTO_PHASE_MASK 0x1ff
#define PLL_DISPCLK_CURRENT_DTO_PHASE__PLL_DISPCLK_CURRENT_DTO_PHASE__SHIFT 0x0
#define DENTIST_DISPCLK_CNTL__DENTIST_DISPCLK_WDIVIDER_MASK 0x7f
#define DENTIST_DISPCLK_CNTL__DENTIST_DISPCLK_WDIVIDER__SHIFT 0x0
#define DENTIST_DISPCLK_CNTL__DENTIST_DISPCLK_RDIVIDER_MASK 0x7f00
#define DENTIST_DISPCLK_CNTL__DENTIST_DISPCLK_RDIVIDER__SHIFT 0x8
#define DENTIST_DISPCLK_CNTL__DENTIST_DISPCLK_CHG_MODE_MASK 0x18000
#define DENTIST_DISPCLK_CNTL__DENTIST_DISPCLK_CHG_MODE__SHIFT 0xf
#define DENTIST_DISPCLK_CNTL__DENTIST_DISPCLK_CHGTOG_MASK 0x20000
#define DENTIST_DISPCLK_CNTL__DENTIST_DISPCLK_CHGTOG__SHIFT 0x11
#define DENTIST_DISPCLK_CNTL__DENTIST_DISPCLK_DONETOG_MASK 0x40000
#define DENTIST_DISPCLK_CNTL__DENTIST_DISPCLK_DONETOG__SHIFT 0x12
#define DENTIST_DISPCLK_CNTL__DENTIST_DISPCLK_CHG_DONE_MASK 0x80000
#define DENTIST_DISPCLK_CNTL__DENTIST_DISPCLK_CHG_DONE__SHIFT 0x13
#define DENTIST_DISPCLK_CNTL__DENTIST_DPREFCLK_CHG_DONE_MASK 0x100000
#define DENTIST_DISPCLK_CNTL__DENTIST_DPREFCLK_CHG_DONE__SHIFT 0x14
#define DENTIST_DISPCLK_CNTL__DENTIST_DPREFCLK_CHGTOG_MASK 0x200000
#define DENTIST_DISPCLK_CNTL__DENTIST_DPREFCLK_CHGTOG__SHIFT 0x15
#define DENTIST_DISPCLK_CNTL__DENTIST_DPREFCLK_DONETOG_MASK 0x400000
#define DENTIST_DISPCLK_CNTL__DENTIST_DPREFCLK_DONETOG__SHIFT 0x16
#define DENTIST_DISPCLK_CNTL__DENTIST_DPREFCLK_WDIVIDER_MASK 0x7f000000
#define DENTIST_DISPCLK_CNTL__DENTIST_DPREFCLK_WDIVIDER__SHIFT 0x18
#define DCDEBUG_BUS_CLK1_SEL__DCDEBUG_BUS_CLK1_SEL_MASK 0xffffffff
#define DCDEBUG_BUS_CLK1_SEL__DCDEBUG_BUS_CLK1_SEL__SHIFT 0x0
#define DCDEBUG_BUS_CLK2_SEL__DCDEBUG_BUS_CLK2_SEL_MASK 0xffffffff
#define DCDEBUG_BUS_CLK2_SEL__DCDEBUG_BUS_CLK2_SEL__SHIFT 0x0
#define DCDEBUG_BUS_CLK3_SEL__DCDEBUG_BUS_CLK3_SEL_MASK 0xffffffff
#define DCDEBUG_BUS_CLK3_SEL__DCDEBUG_BUS_CLK3_SEL__SHIFT 0x0
#define DCDEBUG_BUS_CLK4_SEL__DCDEBUG_BUS_CLK4_SEL_MASK 0xffffffff
#define DCDEBUG_BUS_CLK4_SEL__DCDEBUG_BUS_CLK4_SEL__SHIFT 0x0
#define DCDEBUG_OUT_PIN_OVERRIDE__DCDEBUG_OUT_OVERRIDE1_PIN_SEL_MASK 0xf
#define DCDEBUG_OUT_PIN_OVERRIDE__DCDEBUG_OUT_OVERRIDE1_PIN_SEL__SHIFT 0x0
#define DCDEBUG_OUT_PIN_OVERRIDE__DCDEBUG_OUT_OVERRIDE1_REGBIT_SEL_MASK 0x1f0
#define DCDEBUG_OUT_PIN_OVERRIDE__DCDEBUG_OUT_OVERRIDE1_REGBIT_SEL__SHIFT 0x4
#define DCDEBUG_OUT_PIN_OVERRIDE__DCDEBUG_OUT_OVERRIDE1_EN_MASK 0x1000
#define DCDEBUG_OUT_PIN_OVERRIDE__DCDEBUG_OUT_OVERRIDE1_EN__SHIFT 0xc
#define DCDEBUG_OUT_PIN_OVERRIDE__DCDEBUG_OUT_OVERRIDE2_PIN_SEL_MASK 0xf0000
#define DCDEBUG_OUT_PIN_OVERRIDE__DCDEBUG_OUT_OVERRIDE2_PIN_SEL__SHIFT 0x10
#define DCDEBUG_OUT_PIN_OVERRIDE__DCDEBUG_OUT_OVERRIDE2_REGBIT_SEL_MASK 0x1f00000
#define DCDEBUG_OUT_PIN_OVERRIDE__DCDEBUG_OUT_OVERRIDE2_REGBIT_SEL__SHIFT 0x14
#define DCDEBUG_OUT_PIN_OVERRIDE__DCDEBUG_OUT_OVERRIDE2_EN_MASK 0x10000000
#define DCDEBUG_OUT_PIN_OVERRIDE__DCDEBUG_OUT_OVERRIDE2_EN__SHIFT 0x1c
#define DCDEBUG_OUT_CNTL__DCDEBUG_BLOCK_SEL_MASK 0x1f
#define DCDEBUG_OUT_CNTL__DCDEBUG_BLOCK_SEL__SHIFT 0x0
#define DCDEBUG_OUT_CNTL__DCDEBUG_OUT_EN_MASK 0x20
#define DCDEBUG_OUT_CNTL__DCDEBUG_OUT_EN__SHIFT 0x5
#define DCDEBUG_OUT_CNTL__DCDEBUG_OUT_PIN_SEL_MASK 0x40
#define DCDEBUG_OUT_CNTL__DCDEBUG_OUT_PIN_SEL__SHIFT 0x6
#define DCDEBUG_OUT_CNTL__DCDEBUG_OUT_TEST_DATA_EN_MASK 0x80
#define DCDEBUG_OUT_CNTL__DCDEBUG_OUT_TEST_DATA_EN__SHIFT 0x7
#define DCDEBUG_OUT_CNTL__DCDEBUG_OUT_TEST_DATA_MASK 0xfff00
#define DCDEBUG_OUT_CNTL__DCDEBUG_OUT_TEST_DATA__SHIFT 0x8
#define DCDEBUG_OUT_CNTL__DCDEBUG_OUT_SEL_MASK 0x300000
#define DCDEBUG_OUT_CNTL__DCDEBUG_OUT_SEL__SHIFT 0x14
#define DCDEBUG_OUT_CNTL__DCDEBUG_OUT_24BIT_SEL_MASK 0x400000
#define DCDEBUG_OUT_CNTL__DCDEBUG_OUT_24BIT_SEL__SHIFT 0x16
#define DCDEBUG_OUT_DATA__DCDEBUG_OUT_DATA_MASK 0xffffffff
#define DCDEBUG_OUT_DATA__DCDEBUG_OUT_DATA__SHIFT 0x0
#define DMIF_ADDR_CONFIG__NUM_PIPES_MASK 0x7
#define DMIF_ADDR_CONFIG__NUM_PIPES__SHIFT 0x0
#define DMIF_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE_MASK 0x70
#define DMIF_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE__SHIFT 0x4
#define DMIF_ADDR_CONFIG__BANK_INTERLEAVE_SIZE_MASK 0x700
#define DMIF_ADDR_CONFIG__BANK_INTERLEAVE_SIZE__SHIFT 0x8
#define DMIF_ADDR_CONFIG__NUM_SHADER_ENGINES_MASK 0x3000
#define DMIF_ADDR_CONFIG__NUM_SHADER_ENGINES__SHIFT 0xc
#define DMIF_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE_MASK 0x70000
#define DMIF_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE__SHIFT 0x10
#define DMIF_ADDR_CONFIG__ROW_SIZE_MASK 0x30000000
#define DMIF_ADDR_CONFIG__ROW_SIZE__SHIFT 0x1c
#define DMIF_ADDR_CONFIG__NUM_LOWER_PIPES_MASK 0x40000000
#define DMIF_ADDR_CONFIG__NUM_LOWER_PIPES__SHIFT 0x1e
#define DMIF_CONTROL__DMIF_BUFF_SIZE_MASK 0x3
#define DMIF_CONTROL__DMIF_BUFF_SIZE__SHIFT 0x0
#define DMIF_CONTROL__DMIF_GROUP_REQUESTS_IN_CHUNK_MASK 0x4
#define DMIF_CONTROL__DMIF_GROUP_REQUESTS_IN_CHUNK__SHIFT 0x2
#define DMIF_CONTROL__DMIF_DISABLE_EARLY_RECEIVED_LEVEL_COUNT_MASK 0x10
#define DMIF_CONTROL__DMIF_DISABLE_EARLY_RECEIVED_LEVEL_COUNT__SHIFT 0x4
#define DMIF_CONTROL__DMIF_REQ_BURST_SIZE_MASK 0x700
#define DMIF_CONTROL__DMIF_REQ_BURST_SIZE__SHIFT 0x8
#define DMIF_CONTROL__DMIF_FORCE_TOTAL_REQ_BURST_SIZE_MASK 0xf000
#define DMIF_CONTROL__DMIF_FORCE_TOTAL_REQ_BURST_SIZE__SHIFT 0xc
#define DMIF_CONTROL__DMIF_MAX_TOTAL_OUTSTANDING_CHUNK_REQUESTS_MASK 0x3f0000
#define DMIF_CONTROL__DMIF_MAX_TOTAL_OUTSTANDING_CHUNK_REQUESTS__SHIFT 0x10
#define DMIF_CONTROL__DMIF_DELAY_ARBITRATION_MASK 0x1f000000
#define DMIF_CONTROL__DMIF_DELAY_ARBITRATION__SHIFT 0x18
#define DMIF_CONTROL__DMIF_CHUNK_BUFF_MARGIN_MASK 0x60000000
#define DMIF_CONTROL__DMIF_CHUNK_BUFF_MARGIN__SHIFT 0x1d
#define DMIF_STATUS__DMIF_MC_SEND_ON_IDLE_MASK 0x3f
#define DMIF_STATUS__DMIF_MC_SEND_ON_IDLE__SHIFT 0x0
#define DMIF_STATUS__DMIF_CLEAR_MC_SEND_ON_IDLE_MASK 0x3f00
#define DMIF_STATUS__DMIF_CLEAR_MC_SEND_ON_IDLE__SHIFT 0x8
#define DMIF_STATUS__DMIF_MC_LATENCY_COUNTER_ENABLE_MASK 0x10000
#define DMIF_STATUS__DMIF_MC_LATENCY_COUNTER_ENABLE__SHIFT 0x10
#define DMIF_STATUS__DMIF_MC_LATENCY_COUNTER_URGENT_ONLY_MASK 0x20000
#define DMIF_STATUS__DMIF_MC_LATENCY_COUNTER_URGENT_ONLY__SHIFT 0x11
#define DMIF_STATUS__DMIF_MC_LATENCY_COUNTER_SOURCE_SELECT_MASK 0x700000
#define DMIF_STATUS__DMIF_MC_LATENCY_COUNTER_SOURCE_SELECT__SHIFT 0x14
#define DMIF_STATUS__DMIF_PERFORMANCE_COUNTER_SOURCE_SELECT_MASK 0x7000000
#define DMIF_STATUS__DMIF_PERFORMANCE_COUNTER_SOURCE_SELECT__SHIFT 0x18
#define DMIF_STATUS__DMIF_UNDERFLOW_MASK 0x10000000
#define DMIF_STATUS__DMIF_UNDERFLOW__SHIFT 0x1c
#define DMIF_HW_DEBUG__DMIF_HW_DEBUG_MASK 0xffffffff
#define DMIF_HW_DEBUG__DMIF_HW_DEBUG__SHIFT 0x0
#define DMIF_ARBITRATION_CONTROL__DMIF_ARBITRATION_REFERENCE_CLOCK_PERIOD_MASK 0xffff
#define DMIF_ARBITRATION_CONTROL__DMIF_ARBITRATION_REFERENCE_CLOCK_PERIOD__SHIFT 0x0
#define DMIF_ARBITRATION_CONTROL__PIPE_SWITCH_EFFICIENCY_WEIGHT_MASK 0xffff0000
#define DMIF_ARBITRATION_CONTROL__PIPE_SWITCH_EFFICIENCY_WEIGHT__SHIFT 0x10
#define PIPE0_ARBITRATION_CONTROL3__EFFICIENCY_WEIGHT_MASK 0xffff
#define PIPE0_ARBITRATION_CONTROL3__EFFICIENCY_WEIGHT__SHIFT 0x0
#define PIPE1_ARBITRATION_CONTROL3__EFFICIENCY_WEIGHT_MASK 0xffff
#define PIPE1_ARBITRATION_CONTROL3__EFFICIENCY_WEIGHT__SHIFT 0x0
#define PIPE2_ARBITRATION_CONTROL3__EFFICIENCY_WEIGHT_MASK 0xffff
#define PIPE2_ARBITRATION_CONTROL3__EFFICIENCY_WEIGHT__SHIFT 0x0
#define PIPE3_ARBITRATION_CONTROL3__EFFICIENCY_WEIGHT_MASK 0xffff
#define PIPE3_ARBITRATION_CONTROL3__EFFICIENCY_WEIGHT__SHIFT 0x0
#define PIPE4_ARBITRATION_CONTROL3__EFFICIENCY_WEIGHT_MASK 0xffff
#define PIPE4_ARBITRATION_CONTROL3__EFFICIENCY_WEIGHT__SHIFT 0x0
#define PIPE5_ARBITRATION_CONTROL3__EFFICIENCY_WEIGHT_MASK 0xffff
#define PIPE5_ARBITRATION_CONTROL3__EFFICIENCY_WEIGHT__SHIFT 0x0
#define DMIF_TEST_DEBUG_INDEX__DMIF_TEST_DEBUG_INDEX_MASK 0xff
#define DMIF_TEST_DEBUG_INDEX__DMIF_TEST_DEBUG_INDEX__SHIFT 0x0
#define DMIF_TEST_DEBUG_INDEX__DMIF_TEST_DEBUG_WRITE_EN_MASK 0x100
#define DMIF_TEST_DEBUG_INDEX__DMIF_TEST_DEBUG_WRITE_EN__SHIFT 0x8
#define DMIF_TEST_DEBUG_DATA__DMIF_TEST_DEBUG_DATA_MASK 0xffffffff
#define DMIF_TEST_DEBUG_DATA__DMIF_TEST_DEBUG_DATA__SHIFT 0x0
#define DMIF_DEBUG02_CORE0__DB_DATA_MASK 0xffff
#define DMIF_DEBUG02_CORE0__DB_DATA__SHIFT 0x0
#define DMIF_DEBUG02_CORE0__MC_RDRET_COUNT_EN_MASK 0x10000
#define DMIF_DEBUG02_CORE0__MC_RDRET_COUNT_EN__SHIFT 0x10
#define DMIF_DEBUG02_CORE0__MC_RDRET_COUNTER_MASK 0xffe0000
#define DMIF_DEBUG02_CORE0__MC_RDRET_COUNTER__SHIFT 0x11
#define DMIF_DEBUG02_CORE1__DB_DATA_MASK 0xffff
#define DMIF_DEBUG02_CORE1__DB_DATA__SHIFT 0x0
#define DMIF_DEBUG02_CORE1__MC_RDRET_COUNT_EN_MASK 0x10000
#define DMIF_DEBUG02_CORE1__MC_RDRET_COUNT_EN__SHIFT 0x10
#define DMIF_DEBUG02_CORE1__MC_RDRET_COUNTER_MASK 0xffe0000
#define DMIF_DEBUG02_CORE1__MC_RDRET_COUNTER__SHIFT 0x11
#define DMIF_ADDR_CALC__ADDR_CONFIG_PIPE_INTERLEAVE_SIZE_MASK 0x70
#define DMIF_ADDR_CALC__ADDR_CONFIG_PIPE_INTERLEAVE_SIZE__SHIFT 0x4
#define DMIF_ADDR_CALC__ADDR_CONFIG_ROW_SIZE_MASK 0x30000000
#define DMIF_ADDR_CALC__ADDR_CONFIG_ROW_SIZE__SHIFT 0x1c
#define DMIF_STATUS2__DMIF_PIPE0_DISPCLK_STATUS_MASK 0x1
#define DMIF_STATUS2__DMIF_PIPE0_DISPCLK_STATUS__SHIFT 0x0
#define DMIF_STATUS2__DMIF_PIPE1_DISPCLK_STATUS_MASK 0x2
#define DMIF_STATUS2__DMIF_PIPE1_DISPCLK_STATUS__SHIFT 0x1
#define DMIF_STATUS2__DMIF_PIPE2_DISPCLK_STATUS_MASK 0x4
#define DMIF_STATUS2__DMIF_PIPE2_DISPCLK_STATUS__SHIFT 0x2
#define DMIF_STATUS2__DMIF_PIPE3_DISPCLK_STATUS_MASK 0x8
#define DMIF_STATUS2__DMIF_PIPE3_DISPCLK_STATUS__SHIFT 0x3
#define DMIF_STATUS2__DMIF_PIPE4_DISPCLK_STATUS_MASK 0x10
#define DMIF_STATUS2__DMIF_PIPE4_DISPCLK_STATUS__SHIFT 0x4
#define DMIF_STATUS2__DMIF_PIPE5_DISPCLK_STATUS_MASK 0x20
#define DMIF_STATUS2__DMIF_PIPE5_DISPCLK_STATUS__SHIFT 0x5
#define DMIF_STATUS2__DMIF_CHUNK_TRACKER_SCLK_STATUS_MASK 0x100
#define DMIF_STATUS2__DMIF_CHUNK_TRACKER_SCLK_STATUS__SHIFT 0x8
#define DMIF_STATUS2__DMIF_FBC_TRACKER_SCLK_STATUS_MASK 0x200
#define DMIF_STATUS2__DMIF_FBC_TRACKER_SCLK_STATUS__SHIFT 0x9
#define PIPE0_MAX_REQUESTS__MAX_REQUESTS_MASK 0x3ff
#define PIPE0_MAX_REQUESTS__MAX_REQUESTS__SHIFT 0x0
#define PIPE1_MAX_REQUESTS__MAX_REQUESTS_MASK 0x3ff
#define PIPE1_MAX_REQUESTS__MAX_REQUESTS__SHIFT 0x0
#define PIPE2_MAX_REQUESTS__MAX_REQUESTS_MASK 0x3ff
#define PIPE2_MAX_REQUESTS__MAX_REQUESTS__SHIFT 0x0
#define PIPE3_MAX_REQUESTS__MAX_REQUESTS_MASK 0x3ff
#define PIPE3_MAX_REQUESTS__MAX_REQUESTS__SHIFT 0x0
#define PIPE4_MAX_REQUESTS__MAX_REQUESTS_MASK 0x3ff
#define PIPE4_MAX_REQUESTS__MAX_REQUESTS__SHIFT 0x0
#define PIPE5_MAX_REQUESTS__MAX_REQUESTS_MASK 0x3ff
#define PIPE5_MAX_REQUESTS__MAX_REQUESTS__SHIFT 0x0
#define LOW_POWER_TILING_CONTROL__LOW_POWER_TILING_ENABLE_MASK 0x1
#define LOW_POWER_TILING_CONTROL__LOW_POWER_TILING_ENABLE__SHIFT 0x0
#define LOW_POWER_TILING_CONTROL__LOW_POWER_TILING_MODE_MASK 0x18
#define LOW_POWER_TILING_CONTROL__LOW_POWER_TILING_MODE__SHIFT 0x3
#define LOW_POWER_TILING_CONTROL__LOW_POWER_TILING_NUM_PIPES_MASK 0xe0
#define LOW_POWER_TILING_CONTROL__LOW_POWER_TILING_NUM_PIPES__SHIFT 0x5
#define LOW_POWER_TILING_CONTROL__LOW_POWER_TILING_NUM_BANKS_MASK 0x700
#define LOW_POWER_TILING_CONTROL__LOW_POWER_TILING_NUM_BANKS__SHIFT 0x8
#define LOW_POWER_TILING_CONTROL__LOW_POWER_TILING_PIPE_INTERLEAVE_SIZE_MASK 0x800
#define LOW_POWER_TILING_CONTROL__LOW_POWER_TILING_PIPE_INTERLEAVE_SIZE__SHIFT 0xb
#define LOW_POWER_TILING_CONTROL__LOW_POWER_TILING_ROW_SIZE_MASK 0x7000
#define LOW_POWER_TILING_CONTROL__LOW_POWER_TILING_ROW_SIZE__SHIFT 0xc
#define LOW_POWER_TILING_CONTROL__LOW_POWER_TILING_ROWS_PER_CHAN_MASK 0xfff0000
#define LOW_POWER_TILING_CONTROL__LOW_POWER_TILING_ROWS_PER_CHAN__SHIFT 0x10
#define MCIF_CONTROL__MCIF_BUFF_SIZE_MASK 0x3
#define MCIF_CONTROL__MCIF_BUFF_SIZE__SHIFT 0x0
#define MCIF_CONTROL__MCIF_SCANIN_DISABLE_MASK 0x8
#define MCIF_CONTROL__MCIF_SCANIN_DISABLE__SHIFT 0x3
#define MCIF_CONTROL__ADDRESS_TRANSLATION_ENABLE_MASK 0x10
#define MCIF_CONTROL__ADDRESS_TRANSLATION_ENABLE__SHIFT 0x4
#define MCIF_CONTROL__PRIVILEGED_ACCESS_ENABLE_MASK 0x100
#define MCIF_CONTROL__PRIVILEGED_ACCESS_ENABLE__SHIFT 0x8
#define MCIF_CONTROL__MCIF_SLOW_REQ_INTERVAL_MASK 0xf000
#define MCIF_CONTROL__MCIF_SLOW_REQ_INTERVAL__SHIFT 0xc
#define MCIF_CONTROL__LOW_READ_URG_LEVEL_MASK 0xff0000
#define MCIF_CONTROL__LOW_READ_URG_LEVEL__SHIFT 0x10
#define MCIF_CONTROL__MC_CLEAN_DEASSERT_LATENCY_MASK 0x3f000000
#define MCIF_CONTROL__MC_CLEAN_DEASSERT_LATENCY__SHIFT 0x18
#define MCIF_CONTROL__MCIF_MC_LATENCY_COUNTER_ENABLE_MASK 0x40000000
#define MCIF_CONTROL__MCIF_MC_LATENCY_COUNTER_ENABLE__SHIFT 0x1e
#define MCIF_CONTROL__MCIF_MC_LATENCY_COUNTER_URGENT_ONLY_MASK 0x80000000
#define MCIF_CONTROL__MCIF_MC_LATENCY_COUNTER_URGENT_ONLY__SHIFT 0x1f
#define MCIF_WRITE_COMBINE_CONTROL__MCIF_WRITE_COMBINE_TIMEOUT_MASK 0xff
#define MCIF_WRITE_COMBINE_CONTROL__MCIF_WRITE_COMBINE_TIMEOUT__SHIFT 0x0
#define MCIF_WRITE_COMBINE_CONTROL__VIP_WRITE_COMBINE_TIMEOUT_MASK 0xff00
#define MCIF_WRITE_COMBINE_CONTROL__VIP_WRITE_COMBINE_TIMEOUT__SHIFT 0x8
#define MCIF_TEST_DEBUG_INDEX__MCIF_TEST_DEBUG_INDEX_MASK 0xff
#define MCIF_TEST_DEBUG_INDEX__MCIF_TEST_DEBUG_INDEX__SHIFT 0x0
#define MCIF_TEST_DEBUG_INDEX__MCIF_TEST_DEBUG_WRITE_EN_MASK 0x100
#define MCIF_TEST_DEBUG_INDEX__MCIF_TEST_DEBUG_WRITE_EN__SHIFT 0x8
#define MCIF_TEST_DEBUG_DATA__MCIF_TEST_DEBUG_DATA_MASK 0xffffffff
#define MCIF_TEST_DEBUG_DATA__MCIF_TEST_DEBUG_DATA__SHIFT 0x0
#define IDDCCIF02_DBG_DCCIF_C__DBG_DCCIF_C_MASK 0xffffffff
#define IDDCCIF02_DBG_DCCIF_C__DBG_DCCIF_C__SHIFT 0x0
#define IDDCCIF04_DBG_DCCIF_E__DBG_DCCIF_E_MASK 0xffffffff
#define IDDCCIF04_DBG_DCCIF_E__DBG_DCCIF_E__SHIFT 0x0
#define IDDCCIF05_DBG_DCCIF_F__DBG_DCCIF_F_MASK 0xffffffff
#define IDDCCIF05_DBG_DCCIF_F__DBG_DCCIF_F__SHIFT 0x0
#define MCIF_VMID__MCIF_WR_VMID_MASK 0xf
#define MCIF_VMID__MCIF_WR_VMID__SHIFT 0x0
#define MCIF_VMID__VIP_WR_VMID_MASK 0xf0
#define MCIF_VMID__VIP_WR_VMID__SHIFT 0x4
#define MCIF_MEM_CONTROL__MCIFMEM_CACHE_MODE_DIS_MASK 0x1
#define MCIF_MEM_CONTROL__MCIFMEM_CACHE_MODE_DIS__SHIFT 0x0
#define MCIF_MEM_CONTROL__MCIFMEM_CACHE_MODE_MASK 0x30
#define MCIF_MEM_CONTROL__MCIFMEM_CACHE_MODE__SHIFT 0x4
#define MCIF_MEM_CONTROL__MCIFMEM_CACHE_SIZE_MASK 0xff00
#define MCIF_MEM_CONTROL__MCIFMEM_CACHE_SIZE__SHIFT 0x8
#define MCIF_MEM_CONTROL__MCIFMEM_CACHE_PIPE_MASK 0x70000
#define MCIF_MEM_CONTROL__MCIFMEM_CACHE_PIPE__SHIFT 0x10
#define MCIF_MEM_CONTROL__MCIFMEM_CACHE_TYPE_MASK 0x180000
#define MCIF_MEM_CONTROL__MCIFMEM_CACHE_TYPE__SHIFT 0x13
#define CC_DC_PIPE_DIS__DC_PIPE_DIS_MASK 0x7e
#define CC_DC_PIPE_DIS__DC_PIPE_DIS__SHIFT 0x1
#define MC_DC_INTERFACE_NACK_STATUS__DMIF_RDRET_NACK_OCCURRED_MASK 0x1
#define MC_DC_INTERFACE_NACK_STATUS__DMIF_RDRET_NACK_OCCURRED__SHIFT 0x0
#define MC_DC_INTERFACE_NACK_STATUS__DMIF_RDRET_NACK_CLEAR_MASK 0x10
#define MC_DC_INTERFACE_NACK_STATUS__DMIF_RDRET_NACK_CLEAR__SHIFT 0x4
#define MC_DC_INTERFACE_NACK_STATUS__VIP_WRRET_NACK_OCCURRED_MASK 0x100
#define MC_DC_INTERFACE_NACK_STATUS__VIP_WRRET_NACK_OCCURRED__SHIFT 0x8
#define MC_DC_INTERFACE_NACK_STATUS__VIP_WRRET_NACK_CLEAR_MASK 0x1000
#define MC_DC_INTERFACE_NACK_STATUS__VIP_WRRET_NACK_CLEAR__SHIFT 0xc
#define MC_DC_INTERFACE_NACK_STATUS__MCIF_RDRET_NACK_OCCURRED_MASK 0x10000
#define MC_DC_INTERFACE_NACK_STATUS__MCIF_RDRET_NACK_OCCURRED__SHIFT 0x10
#define MC_DC_INTERFACE_NACK_STATUS__MCIF_RDRET_NACK_CLEAR_MASK 0x100000
#define MC_DC_INTERFACE_NACK_STATUS__MCIF_RDRET_NACK_CLEAR__SHIFT 0x14
#define MC_DC_INTERFACE_NACK_STATUS__MCIF_WRRET_NACK_OCCURRED_MASK 0x1000000
#define MC_DC_INTERFACE_NACK_STATUS__MCIF_WRRET_NACK_OCCURRED__SHIFT 0x18
#define MC_DC_INTERFACE_NACK_STATUS__MCIF_WRRET_NACK_CLEAR_MASK 0x10000000
#define MC_DC_INTERFACE_NACK_STATUS__MCIF_WRRET_NACK_CLEAR__SHIFT 0x1c
#define DC_RBBMIF_RDWR_CNTL1__DC_RBBMIF_CLIENT0_RDWR_DELAY_MASK 0xf
#define DC_RBBMIF_RDWR_CNTL1__DC_RBBMIF_CLIENT0_RDWR_DELAY__SHIFT 0x0
#define DC_RBBMIF_RDWR_CNTL1__DC_RBBMIF_CLIENT0_RDWR_TIMEOUT_DIS_MASK 0x20
#define DC_RBBMIF_RDWR_CNTL1__DC_RBBMIF_CLIENT0_RDWR_TIMEOUT_DIS__SHIFT 0x5
#define DC_RBBMIF_RDWR_CNTL1__DC_RBBMIF_CLIENT1_RDWR_DELAY_MASK 0x3c0
#define DC_RBBMIF_RDWR_CNTL1__DC_RBBMIF_CLIENT1_RDWR_DELAY__SHIFT 0x6
#define DC_RBBMIF_RDWR_CNTL1__DC_RBBMIF_CLIENT1_RDWR_TIMEOUT_DIS_MASK 0x800
#define DC_RBBMIF_RDWR_CNTL1__DC_RBBMIF_CLIENT1_RDWR_TIMEOUT_DIS__SHIFT 0xb
#define DC_RBBMIF_RDWR_CNTL1__DC_RBBMIF_CLIENT2_RDWR_DELAY_MASK 0xf000
#define DC_RBBMIF_RDWR_CNTL1__DC_RBBMIF_CLIENT2_RDWR_DELAY__SHIFT 0xc
#define DC_RBBMIF_RDWR_CNTL1__DC_RBBMIF_CLIENT2_RDWR_TIMEOUT_DIS_MASK 0x20000
#define DC_RBBMIF_RDWR_CNTL1__DC_RBBMIF_CLIENT2_RDWR_TIMEOUT_DIS__SHIFT 0x11
#define DC_RBBMIF_RDWR_CNTL1__DC_RBBMIF_CLIENT3_RDWR_DELAY_MASK 0x3c0000
#define DC_RBBMIF_RDWR_CNTL1__DC_RBBMIF_CLIENT3_RDWR_DELAY__SHIFT 0x12
#define DC_RBBMIF_RDWR_CNTL1__DC_RBBMIF_CLIENT3_RDWR_TIMEOUT_DIS_MASK 0x800000
#define DC_RBBMIF_RDWR_CNTL1__DC_RBBMIF_CLIENT3_RDWR_TIMEOUT_DIS__SHIFT 0x17
#define DC_RBBMIF_RDWR_CNTL1__DC_RBBMIF_CLIENT4_RDWR_DELAY_MASK 0xf000000
#define DC_RBBMIF_RDWR_CNTL1__DC_RBBMIF_CLIENT4_RDWR_DELAY__SHIFT 0x18
#define DC_RBBMIF_RDWR_CNTL1__DC_RBBMIF_CLIENT4_RDWR_TIMEOUT_DIS_MASK 0x20000000
#define DC_RBBMIF_RDWR_CNTL1__DC_RBBMIF_CLIENT4_RDWR_TIMEOUT_DIS__SHIFT 0x1d
#define DC_RBBMIF_RDWR_CNTL2__DC_RBBMIF_CLIENT5_RDWR_DELAY_MASK 0xf
#define DC_RBBMIF_RDWR_CNTL2__DC_RBBMIF_CLIENT5_RDWR_DELAY__SHIFT 0x0
#define DC_RBBMIF_RDWR_CNTL2__DC_RBBMIF_CLIENT5_RDWR_TIMEOUT_DIS_MASK 0x20
#define DC_RBBMIF_RDWR_CNTL2__DC_RBBMIF_CLIENT5_RDWR_TIMEOUT_DIS__SHIFT 0x5
#define DC_RBBMIF_RDWR_CNTL2__DC_RBBMIF_CLIENT6_RDWR_DELAY_MASK 0x3c0
#define DC_RBBMIF_RDWR_CNTL2__DC_RBBMIF_CLIENT6_RDWR_DELAY__SHIFT 0x6
#define DC_RBBMIF_RDWR_CNTL2__DC_RBBMIF_CLIENT6_RDWR_TIMEOUT_DIS_MASK 0x800
#define DC_RBBMIF_RDWR_CNTL2__DC_RBBMIF_CLIENT6_RDWR_TIMEOUT_DIS__SHIFT 0xb
#define DC_RBBMIF_RDWR_CNTL2__DC_RBBMIF_CLIENT7_RDWR_DELAY_MASK 0xf000
#define DC_RBBMIF_RDWR_CNTL2__DC_RBBMIF_CLIENT7_RDWR_DELAY__SHIFT 0xc
#define DC_RBBMIF_RDWR_CNTL2__DC_RBBMIF_CLIENT7_RDWR_TIMEOUT_DIS_MASK 0x20000
#define DC_RBBMIF_RDWR_CNTL2__DC_RBBMIF_CLIENT7_RDWR_TIMEOUT_DIS__SHIFT 0x11
#define DC_RBBMIF_RDWR_CNTL2__DC_RBBMIF_CLIENT8_RDWR_DELAY_MASK 0x3c0000
#define DC_RBBMIF_RDWR_CNTL2__DC_RBBMIF_CLIENT8_RDWR_DELAY__SHIFT 0x12
#define DC_RBBMIF_RDWR_CNTL2__DC_RBBMIF_CLIENT8_RDWR_TIMEOUT_DIS_MASK 0x800000
#define DC_RBBMIF_RDWR_CNTL2__DC_RBBMIF_CLIENT8_RDWR_TIMEOUT_DIS__SHIFT 0x17
#define DC_RBBMIF_RDWR_CNTL2__DC_RBBMIF_CLIENT9_RDWR_DELAY_MASK 0xf000000
#define DC_RBBMIF_RDWR_CNTL2__DC_RBBMIF_CLIENT9_RDWR_DELAY__SHIFT 0x18
#define DC_RBBMIF_RDWR_CNTL2__DC_RBBMIF_CLIENT9_RDWR_TIMEOUT_DIS_MASK 0x20000000
#define DC_RBBMIF_RDWR_CNTL2__DC_RBBMIF_CLIENT9_RDWR_TIMEOUT_DIS__SHIFT 0x1d
#define DC_RBBMIF_RDWR_CNTL3__DC_RBBMIF_CLIENT10_RDWR_DELAY_MASK 0xf
#define DC_RBBMIF_RDWR_CNTL3__DC_RBBMIF_CLIENT10_RDWR_DELAY__SHIFT 0x0
#define DC_RBBMIF_RDWR_CNTL3__DC_RBBMIF_CLIENT10_RDWR_TIMEOUT_DIS_MASK 0x20
#define DC_RBBMIF_RDWR_CNTL3__DC_RBBMIF_CLIENT10_RDWR_TIMEOUT_DIS__SHIFT 0x5
#define DC_RBBMIF_RDWR_CNTL3__DC_RBBMIF_TIMEOUT_DELAY_MASK 0x1ffff000
#define DC_RBBMIF_RDWR_CNTL3__DC_RBBMIF_TIMEOUT_DELAY__SHIFT 0xc
#define DCI_MEM_PWR_STATE__DMCU_MEM_PWR_STATE_MASK 0x3
#define DCI_MEM_PWR_STATE__DMCU_MEM_PWR_STATE__SHIFT 0x0
#define DCI_MEM_PWR_STATE__DMIF0_MEM_PWR_STATE_MASK 0xc
#define DCI_MEM_PWR_STATE__DMIF0_MEM_PWR_STATE__SHIFT 0x2
#define DCI_MEM_PWR_STATE__DMIF1_MEM_PWR_STATE_MASK 0x30
#define DCI_MEM_PWR_STATE__DMIF1_MEM_PWR_STATE__SHIFT 0x4
#define DCI_MEM_PWR_STATE__DMIF2_MEM_PWR_STATE_MASK 0xc0
#define DCI_MEM_PWR_STATE__DMIF2_MEM_PWR_STATE__SHIFT 0x6
#define DCI_MEM_PWR_STATE__DMIF3_MEM_PWR_STATE_MASK 0x300
#define DCI_MEM_PWR_STATE__DMIF3_MEM_PWR_STATE__SHIFT 0x8
#define DCI_MEM_PWR_STATE__DMIF4_MEM_PWR_STATE_MASK 0xc00
#define DCI_MEM_PWR_STATE__DMIF4_MEM_PWR_STATE__SHIFT 0xa
#define DCI_MEM_PWR_STATE__DMIF5_MEM_PWR_STATE_MASK 0x3000
#define DCI_MEM_PWR_STATE__DMIF5_MEM_PWR_STATE__SHIFT 0xc
#define DCI_MEM_PWR_STATE__VGA_MEM_PWR_STATE_MASK 0xc000
#define DCI_MEM_PWR_STATE__VGA_MEM_PWR_STATE__SHIFT 0xe
#define DCI_MEM_PWR_STATE__FBC_MEM_PWR_STATE_MASK 0x30000
#define DCI_MEM_PWR_STATE__FBC_MEM_PWR_STATE__SHIFT 0x10
#define DCI_MEM_PWR_STATE__MCIF_MEM_PWR_STATE_MASK 0xc0000
#define DCI_MEM_PWR_STATE__MCIF_MEM_PWR_STATE__SHIFT 0x12
#define DCI_MEM_PWR_STATE__VIP_MEM_PWR_STATE_MASK 0x300000
#define DCI_MEM_PWR_STATE__VIP_MEM_PWR_STATE__SHIFT 0x14
#define DCI_MEM_PWR_STATE__AZ_MEM_PWR_STATE_MASK 0xc00000
#define DCI_MEM_PWR_STATE__AZ_MEM_PWR_STATE__SHIFT 0x16
#define DCI_MEM_PWR_STATE__DMIF_XLR_MEM_PWR_STATE_MASK 0x3000000
#define DCI_MEM_PWR_STATE__DMIF_XLR_MEM_PWR_STATE__SHIFT 0x18
#define DCI_MEM_PWR_STATE__DMIF_XLR_MEM1_PWR_STATE_MASK 0xc000000
#define DCI_MEM_PWR_STATE__DMIF_XLR_MEM1_PWR_STATE__SHIFT 0x1a
#define DCI_MEM_PWR_STATE__DMCU_IRAM_PWR_STATE_MASK 0x30000000
#define DCI_MEM_PWR_STATE__DMCU_IRAM_PWR_STATE__SHIFT 0x1c
#define DCI_MEM_PWR_STATE__MCIFWB_MEM_PWR_STATE_MASK 0xc0000000
#define DCI_MEM_PWR_STATE__MCIFWB_MEM_PWR_STATE__SHIFT 0x1e
#define DCI_MEM_PWR_STATE2__DMCU_ERAM1_PWR_STATE_MASK 0x3
#define DCI_MEM_PWR_STATE2__DMCU_ERAM1_PWR_STATE__SHIFT 0x0
#define DCI_MEM_PWR_STATE2__DMCU_ERAM2_PWR_STATE_MASK 0xc
#define DCI_MEM_PWR_STATE2__DMCU_ERAM2_PWR_STATE__SHIFT 0x2
#define DCI_MEM_PWR_STATE2__DMCU_ERAM3_PWR_STATE_MASK 0x30
#define DCI_MEM_PWR_STATE2__DMCU_ERAM3_PWR_STATE__SHIFT 0x4
#define DCI_CLK_CNTL__DCI_TEST_CLK_SEL_MASK 0x1f
#define DCI_CLK_CNTL__DCI_TEST_CLK_SEL__SHIFT 0x0
#define DCI_CLK_CNTL__DISPCLK_R_DCI_GATE_DIS_MASK 0x20
#define DCI_CLK_CNTL__DISPCLK_R_DCI_GATE_DIS__SHIFT 0x5
#define DCI_CLK_CNTL__DISPCLK_M_GATE_DIS_MASK 0x40
#define DCI_CLK_CNTL__DISPCLK_M_GATE_DIS__SHIFT 0x6
#define DCI_CLK_CNTL__SCLK_G_STREAM_AZ_GATE_DIS_MASK 0x80
#define DCI_CLK_CNTL__SCLK_G_STREAM_AZ_GATE_DIS__SHIFT 0x7
#define DCI_CLK_CNTL__SCLK_R_AZ_GATE_DIS_MASK 0x100
#define DCI_CLK_CNTL__SCLK_R_AZ_GATE_DIS__SHIFT 0x8
#define DCI_CLK_CNTL__DISPCLK_G_FBC_GATE_DIS_MASK 0x200
#define DCI_CLK_CNTL__DISPCLK_G_FBC_GATE_DIS__SHIFT 0x9
#define DCI_CLK_CNTL__DISPCLK_R_VGA_GATE_DIS_MASK 0x400
#define DCI_CLK_CNTL__DISPCLK_R_VGA_GATE_DIS__SHIFT 0xa
#define DCI_CLK_CNTL__DISPCLK_G_VGA_GATE_DIS_MASK 0x800
#define DCI_CLK_CNTL__DISPCLK_G_VGA_GATE_DIS__SHIFT 0xb
#define DCI_CLK_CNTL__DISPCLK_R_VIP_GATE_DIS_MASK 0x1000
#define DCI_CLK_CNTL__DISPCLK_R_VIP_GATE_DIS__SHIFT 0xc
#define DCI_CLK_CNTL__DISPCLK_G_VIP_GATE_DIS_MASK 0x2000
#define DCI_CLK_CNTL__DISPCLK_G_VIP_GATE_DIS__SHIFT 0xd
#define DCI_CLK_CNTL__DISPCLK_R_DMCU_GATE_DIS_MASK 0x4000
#define DCI_CLK_CNTL__DISPCLK_R_DMCU_GATE_DIS__SHIFT 0xe
#define DCI_CLK_CNTL__DISPCLK_G_DMCU_GATE_DIS_MASK 0x8000
#define DCI_CLK_CNTL__DISPCLK_G_DMCU_GATE_DIS__SHIFT 0xf
#define DCI_CLK_CNTL__DISPCLK_G_DMIF0_GATE_DIS_MASK 0x10000
#define DCI_CLK_CNTL__DISPCLK_G_DMIF0_GATE_DIS__SHIFT 0x10
#define DCI_CLK_CNTL__DISPCLK_G_DMIF1_GATE_DIS_MASK 0x20000
#define DCI_CLK_CNTL__DISPCLK_G_DMIF1_GATE_DIS__SHIFT 0x11
#define DCI_CLK_CNTL__DISPCLK_G_DMIF2_GATE_DIS_MASK 0x40000
#define DCI_CLK_CNTL__DISPCLK_G_DMIF2_GATE_DIS__SHIFT 0x12
#define DCI_CLK_CNTL__DISPCLK_G_DMIF3_GATE_DIS_MASK 0x80000
#define DCI_CLK_CNTL__DISPCLK_G_DMIF3_GATE_DIS__SHIFT 0x13
#define DCI_CLK_CNTL__DISPCLK_G_DMIF4_GATE_DIS_MASK 0x100000
#define DCI_CLK_CNTL__DISPCLK_G_DMIF4_GATE_DIS__SHIFT 0x14
#define DCI_CLK_CNTL__DISPCLK_G_DMIF5_GATE_DIS_MASK 0x200000
#define DCI_CLK_CNTL__DISPCLK_G_DMIF5_GATE_DIS__SHIFT 0x15
#define DCI_CLK_CNTL__SCLK_G_DMIF_GATE_DIS_MASK 0x400000
#define DCI_CLK_CNTL__SCLK_G_DMIF_GATE_DIS__SHIFT 0x16
#define DCI_CLK_CNTL__SCLK_G_DMIFTRK_GATE_DIS_MASK 0x800000
#define DCI_CLK_CNTL__SCLK_G_DMIFTRK_GATE_DIS__SHIFT 0x17
#define DCI_CLK_CNTL__SCLK_G_CNTL_AZ_GATE_DIS_MASK 0x1000000
#define DCI_CLK_CNTL__SCLK_G_CNTL_AZ_GATE_DIS__SHIFT 0x18
#define DCI_CLK_CNTL__DCI_PG_TEST_CLK_SEL_MASK 0xf8000000
#define DCI_CLK_CNTL__DCI_PG_TEST_CLK_SEL__SHIFT 0x1b
#define DCCG_VPCLK_CNTL__DCCG_VPCLK_POL_MASK 0x1
#define DCCG_VPCLK_CNTL__DCCG_VPCLK_POL__SHIFT 0x0
#define DCCG_VPCLK_CNTL__VGA_LIGHT_SLEEP_MODE_FORCE_MASK 0x2
#define DCCG_VPCLK_CNTL__VGA_LIGHT_SLEEP_MODE_FORCE__SHIFT 0x1
#define DCCG_VPCLK_CNTL__AZ_LIGHT_SLEEP_DIS_MASK 0x4
#define DCCG_VPCLK_CNTL__AZ_LIGHT_SLEEP_DIS__SHIFT 0x2
#define DCCG_VPCLK_CNTL__DMCU_LIGHT_SLEEP_DIS_MASK 0x8
#define DCCG_VPCLK_CNTL__DMCU_LIGHT_SLEEP_DIS__SHIFT 0x3
#define DCCG_VPCLK_CNTL__MCIF_LIGHT_SLEEP_MODE_FORCE_MASK 0x10
#define DCCG_VPCLK_CNTL__MCIF_LIGHT_SLEEP_MODE_FORCE__SHIFT 0x4
#define DCCG_VPCLK_CNTL__DMIF_XLR_LIGHT_SLEEP_MODE_FORCE_MASK 0x20
#define DCCG_VPCLK_CNTL__DMIF_XLR_LIGHT_SLEEP_MODE_FORCE__SHIFT 0x5
#define DCCG_VPCLK_CNTL__DMIF0_LIGHT_SLEEP_DIS_MASK 0x100
#define DCCG_VPCLK_CNTL__DMIF0_LIGHT_SLEEP_DIS__SHIFT 0x8
#define DCCG_VPCLK_CNTL__DMIF1_LIGHT_SLEEP_DIS_MASK 0x200
#define DCCG_VPCLK_CNTL__DMIF1_LIGHT_SLEEP_DIS__SHIFT 0x9
#define DCCG_VPCLK_CNTL__DMIF2_LIGHT_SLEEP_DIS_MASK 0x400
#define DCCG_VPCLK_CNTL__DMIF2_LIGHT_SLEEP_DIS__SHIFT 0xa
#define DCCG_VPCLK_CNTL__DMIF3_LIGHT_SLEEP_DIS_MASK 0x800
#define DCCG_VPCLK_CNTL__DMIF3_LIGHT_SLEEP_DIS__SHIFT 0xb
#define DCCG_VPCLK_CNTL__DMIF4_LIGHT_SLEEP_DIS_MASK 0x1000
#define DCCG_VPCLK_CNTL__DMIF4_LIGHT_SLEEP_DIS__SHIFT 0xc
#define DCCG_VPCLK_CNTL__DMIF5_LIGHT_SLEEP_DIS_MASK 0x2000
#define DCCG_VPCLK_CNTL__DMIF5_LIGHT_SLEEP_DIS__SHIFT 0xd
#define DCCG_VPCLK_CNTL__FBC_LIGHT_SLEEP_DIS_MASK 0x4000
#define DCCG_VPCLK_CNTL__FBC_LIGHT_SLEEP_DIS__SHIFT 0xe
#define DCCG_VPCLK_CNTL__VIP_LIGHT_SLEEP_DIS_MASK 0x8000
#define DCCG_VPCLK_CNTL__VIP_LIGHT_SLEEP_DIS__SHIFT 0xf
#define DCCG_VPCLK_CNTL__DMCU_MEM_SHUTDOWN_DIS_MASK 0x10000
#define DCCG_VPCLK_CNTL__DMCU_MEM_SHUTDOWN_DIS__SHIFT 0x10
#define DCCG_VPCLK_CNTL__MCIF_MEM_SHUTDOWN_MODE_FORCE_MASK 0x20000
#define DCCG_VPCLK_CNTL__MCIF_MEM_SHUTDOWN_MODE_FORCE__SHIFT 0x11
#define DCCG_VPCLK_CNTL__DMIF_XLR_MEM_SHUTDOWN_MODE_FORCE_MASK 0x40000
#define DCCG_VPCLK_CNTL__DMIF_XLR_MEM_SHUTDOWN_MODE_FORCE__SHIFT 0x12
#define DCCG_VPCLK_CNTL__FBC_MEM_SHUTDOWN_DIS_MASK 0x80000
#define DCCG_VPCLK_CNTL__FBC_MEM_SHUTDOWN_DIS__SHIFT 0x13
#define DCCG_VPCLK_CNTL__DMIF0_MEM_SHUTDOWN_DIS_MASK 0x100000
#define DCCG_VPCLK_CNTL__DMIF0_MEM_SHUTDOWN_DIS__SHIFT 0x14
#define DCCG_VPCLK_CNTL__DMIF1_MEM_SHUTDOWN_DIS_MASK 0x200000
#define DCCG_VPCLK_CNTL__DMIF1_MEM_SHUTDOWN_DIS__SHIFT 0x15
#define DCCG_VPCLK_CNTL__DMIF2_MEM_SHUTDOWN_DIS_MASK 0x400000
#define DCCG_VPCLK_CNTL__DMIF2_MEM_SHUTDOWN_DIS__SHIFT 0x16
#define DCCG_VPCLK_CNTL__DMIF3_MEM_SHUTDOWN_DIS_MASK 0x800000
#define DCCG_VPCLK_CNTL__DMIF3_MEM_SHUTDOWN_DIS__SHIFT 0x17
#define DCCG_VPCLK_CNTL__DMIF4_MEM_SHUTDOWN_DIS_MASK 0x1000000
#define DCCG_VPCLK_CNTL__DMIF4_MEM_SHUTDOWN_DIS__SHIFT 0x18
#define DCCG_VPCLK_CNTL__DMIF5_MEM_SHUTDOWN_DIS_MASK 0x2000000
#define DCCG_VPCLK_CNTL__DMIF5_MEM_SHUTDOWN_DIS__SHIFT 0x19
#define DCCG_VPCLK_CNTL__AZ_MEM_SHUTDOWN_DIS_MASK 0x4000000
#define DCCG_VPCLK_CNTL__AZ_MEM_SHUTDOWN_DIS__SHIFT 0x1a
#define DCCG_VPCLK_CNTL__MCIFWB_LIGHT_SLEEP_MODE_FORCE_MASK 0x8000000
#define DCCG_VPCLK_CNTL__MCIFWB_LIGHT_SLEEP_MODE_FORCE__SHIFT 0x1b
#define DCCG_VPCLK_CNTL__MCIFWB_MEM_SHUTDOWN_MODE_FORCE_MASK 0x10000000
#define DCCG_VPCLK_CNTL__MCIFWB_MEM_SHUTDOWN_MODE_FORCE__SHIFT 0x1c
#define DCI_MEM_PWR_CNTL__DMIF0_ASYNC_LIGHT_SLEEP_DIS_MASK 0x1
#define DCI_MEM_PWR_CNTL__DMIF0_ASYNC_LIGHT_SLEEP_DIS__SHIFT 0x0
#define DCI_MEM_PWR_CNTL__DMIF1_ASYNC_LIGHT_SLEEP_DIS_MASK 0x2
#define DCI_MEM_PWR_CNTL__DMIF1_ASYNC_LIGHT_SLEEP_DIS__SHIFT 0x1
#define DCI_MEM_PWR_CNTL__DMIF2_ASYNC_LIGHT_SLEEP_DIS_MASK 0x4
#define DCI_MEM_PWR_CNTL__DMIF2_ASYNC_LIGHT_SLEEP_DIS__SHIFT 0x2
#define DCI_MEM_PWR_CNTL__DMIF3_ASYNC_LIGHT_SLEEP_DIS_MASK 0x8
#define DCI_MEM_PWR_CNTL__DMIF3_ASYNC_LIGHT_SLEEP_DIS__SHIFT 0x3
#define DCI_MEM_PWR_CNTL__DMIF4_ASYNC_LIGHT_SLEEP_DIS_MASK 0x10
#define DCI_MEM_PWR_CNTL__DMIF4_ASYNC_LIGHT_SLEEP_DIS__SHIFT 0x4
#define DCI_MEM_PWR_CNTL__DMIF5_ASYNC_LIGHT_SLEEP_DIS_MASK 0x20
#define DCI_MEM_PWR_CNTL__DMIF5_ASYNC_LIGHT_SLEEP_DIS__SHIFT 0x5
#define DCI_MEM_PWR_CNTL__DMIF0_ASYNC_MEM_SHUTDOWN_DIS_MASK 0x40
#define DCI_MEM_PWR_CNTL__DMIF0_ASYNC_MEM_SHUTDOWN_DIS__SHIFT 0x6
#define DCI_MEM_PWR_CNTL__DMIF1_ASYNC_MEM_SHUTDOWN_DIS_MASK 0x80
#define DCI_MEM_PWR_CNTL__DMIF1_ASYNC_MEM_SHUTDOWN_DIS__SHIFT 0x7
#define DCI_MEM_PWR_CNTL__DMIF2_ASYNC_MEM_SHUTDOWN_DIS_MASK 0x100
#define DCI_MEM_PWR_CNTL__DMIF2_ASYNC_MEM_SHUTDOWN_DIS__SHIFT 0x8
#define DCI_MEM_PWR_CNTL__DMIF3_ASYNC_MEM_SHUTDOWN_DIS_MASK 0x200
#define DCI_MEM_PWR_CNTL__DMIF3_ASYNC_MEM_SHUTDOWN_DIS__SHIFT 0x9
#define DCI_MEM_PWR_CNTL__DMIF4_ASYNC_MEM_SHUTDOWN_DIS_MASK 0x400
#define DCI_MEM_PWR_CNTL__DMIF4_ASYNC_MEM_SHUTDOWN_DIS__SHIFT 0xa
#define DCI_MEM_PWR_CNTL__DMIF5_ASYNC_MEM_SHUTDOWN_DIS_MASK 0x800
#define DCI_MEM_PWR_CNTL__DMIF5_ASYNC_MEM_SHUTDOWN_DIS__SHIFT 0xb
#define DCI_MEM_PWR_CNTL__DMIF0_ASYNC_MEM_PWR_STATE_MASK 0x3000
#define DCI_MEM_PWR_CNTL__DMIF0_ASYNC_MEM_PWR_STATE__SHIFT 0xc
#define DCI_MEM_PWR_CNTL__DMIF1_ASYNC_MEM_PWR_STATE_MASK 0xc000
#define DCI_MEM_PWR_CNTL__DMIF1_ASYNC_MEM_PWR_STATE__SHIFT 0xe
#define DCI_MEM_PWR_CNTL__DMIF2_ASYNC_MEM_PWR_STATE_MASK 0x30000
#define DCI_MEM_PWR_CNTL__DMIF2_ASYNC_MEM_PWR_STATE__SHIFT 0x10
#define DCI_MEM_PWR_CNTL__DMIF3_ASYNC_MEM_PWR_STATE_MASK 0xc0000
#define DCI_MEM_PWR_CNTL__DMIF3_ASYNC_MEM_PWR_STATE__SHIFT 0x12
#define DCI_MEM_PWR_CNTL__DMIF4_ASYNC_MEM_PWR_STATE_MASK 0x300000
#define DCI_MEM_PWR_CNTL__DMIF4_ASYNC_MEM_PWR_STATE__SHIFT 0x14
#define DCI_MEM_PWR_CNTL__DMIF5_ASYNC_MEM_PWR_STATE_MASK 0xc00000
#define DCI_MEM_PWR_CNTL__DMIF5_ASYNC_MEM_PWR_STATE__SHIFT 0x16
#define DC_XDMA_INTERFACE_CNTL__XDMA_PIPE_ENABLE_MASK 0x3f
#define DC_XDMA_INTERFACE_CNTL__XDMA_PIPE_ENABLE__SHIFT 0x0
#define DC_XDMA_INTERFACE_CNTL__XDMA_PIPE_SEL_MASK 0x700
#define DC_XDMA_INTERFACE_CNTL__XDMA_PIPE_SEL__SHIFT 0x8
#define DC_XDMA_INTERFACE_CNTL__DC_XDMA_FLIP_PENDING_MASK 0x10000
#define DC_XDMA_INTERFACE_CNTL__DC_XDMA_FLIP_PENDING__SHIFT 0x10
#define DC_XDMA_INTERFACE_CNTL__XDMA_M_FLIP_PENDING_TO_DCP_MASK 0x100000
#define DC_XDMA_INTERFACE_CNTL__XDMA_M_FLIP_PENDING_TO_DCP__SHIFT 0x14
#define DC_XDMA_INTERFACE_CNTL__XDMA_S_FLIP_PENDING_TO_DCP_MASK 0x200000
#define DC_XDMA_INTERFACE_CNTL__XDMA_S_FLIP_PENDING_TO_DCP__SHIFT 0x15
#define DC_XDMA_INTERFACE_CNTL__DC_FLIP_PENDING_TO_DCP_MASK 0x400000
#define DC_XDMA_INTERFACE_CNTL__DC_FLIP_PENDING_TO_DCP__SHIFT 0x16
#define DCI_TEST_DEBUG_INDEX__DCI_TEST_DEBUG_INDEX_MASK 0xff
#define DCI_TEST_DEBUG_INDEX__DCI_TEST_DEBUG_INDEX__SHIFT 0x0
#define DCI_TEST_DEBUG_INDEX__DCI_TEST_DEBUG_WRITE_EN_MASK 0x100
#define DCI_TEST_DEBUG_INDEX__DCI_TEST_DEBUG_WRITE_EN__SHIFT 0x8
#define DCI_TEST_DEBUG_DATA__DCI_TEST_DEBUG_DATA_MASK 0xffffffff
#define DCI_TEST_DEBUG_DATA__DCI_TEST_DEBUG_DATA__SHIFT 0x0
#define DCI_DEBUG_CONFIG__DCI_DBG_SEL_MASK 0xf
#define DCI_DEBUG_CONFIG__DCI_DBG_SEL__SHIFT 0x0
#define PIPE0_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATED_MASK 0x7
#define PIPE0_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATED__SHIFT 0x0
#define PIPE0_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATION_COMPLETED_MASK 0x10
#define PIPE0_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATION_COMPLETED__SHIFT 0x4
#define PIPE1_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATED_MASK 0x7
#define PIPE1_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATED__SHIFT 0x0
#define PIPE1_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATION_COMPLETED_MASK 0x10
#define PIPE1_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATION_COMPLETED__SHIFT 0x4
#define PIPE2_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATED_MASK 0x7
#define PIPE2_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATED__SHIFT 0x0
#define PIPE2_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATION_COMPLETED_MASK 0x10
#define PIPE2_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATION_COMPLETED__SHIFT 0x4
#define PIPE3_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATED_MASK 0x7
#define PIPE3_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATED__SHIFT 0x0
#define PIPE3_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATION_COMPLETED_MASK 0x10
#define PIPE3_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATION_COMPLETED__SHIFT 0x4
#define PIPE4_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATED_MASK 0x7
#define PIPE4_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATED__SHIFT 0x0
#define PIPE4_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATION_COMPLETED_MASK 0x10
#define PIPE4_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATION_COMPLETED__SHIFT 0x4
#define PIPE5_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATED_MASK 0x7
#define PIPE5_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATED__SHIFT 0x0
#define PIPE5_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATION_COMPLETED_MASK 0x10
#define PIPE5_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATION_COMPLETED__SHIFT 0x4
#define MCIF_BUFMGR_SW_CONTROL__MCIF_BUFMGR_ENABLE_MASK 0x1
#define MCIF_BUFMGR_SW_CONTROL__MCIF_BUFMGR_ENABLE__SHIFT 0x0
#define MCIF_BUFMGR_SW_CONTROL__MCIF_BUFMGR_SW_INT_EN_MASK 0x10
#define MCIF_BUFMGR_SW_CONTROL__MCIF_BUFMGR_SW_INT_EN__SHIFT 0x4
#define MCIF_BUFMGR_SW_CONTROL__MCIF_BUFMGR_SW_INT_ACK_MASK 0x20
#define MCIF_BUFMGR_SW_CONTROL__MCIF_BUFMGR_SW_INT_ACK__SHIFT 0x5
#define MCIF_BUFMGR_SW_CONTROL__MCIF_BUFMGR_SW_SLICE_INT_EN_MASK 0x40
#define MCIF_BUFMGR_SW_CONTROL__MCIF_BUFMGR_SW_SLICE_INT_EN__SHIFT 0x6
#define MCIF_BUFMGR_SW_CONTROL__MCIF_BUFMGR_SW_LOCK_MASK 0xf00
#define MCIF_BUFMGR_SW_CONTROL__MCIF_BUFMGR_SW_LOCK__SHIFT 0x8
#define MCIF_BUFMGR_STATUS__MCIF_BUFMGR_SW_INT_STATUS_MASK 0x2
#define MCIF_BUFMGR_STATUS__MCIF_BUFMGR_SW_INT_STATUS__SHIFT 0x1
#define MCIF_BUFMGR_STATUS__MCIF_BUFMGR_CUR_BUF_MASK 0x70
#define MCIF_BUFMGR_STATUS__MCIF_BUFMGR_CUR_BUF__SHIFT 0x4
#define MCIF_BUFMGR_STATUS__MCIF_BUFMGR_BUFTAG_MASK 0xf00
#define MCIF_BUFMGR_STATUS__MCIF_BUFMGR_BUFTAG__SHIFT 0x8
#define MCIF_BUFMGR_STATUS__MCIF_BUFMGR_CUR_LINE_MASK 0x1fff000
#define MCIF_BUFMGR_STATUS__MCIF_BUFMGR_CUR_LINE__SHIFT 0xc
#define MCIF_BUFMGR_STATUS__MCIF_BUFMGR_NEXT_BUF_MASK 0x70000000
#define MCIF_BUFMGR_STATUS__MCIF_BUFMGR_NEXT_BUF__SHIFT 0x1c
#define MCIF_BUF_PITCH__MCIF_BUF_LUMA_PITCH_MASK 0xffff
#define MCIF_BUF_PITCH__MCIF_BUF_LUMA_PITCH__SHIFT 0x0
#define MCIF_BUF_PITCH__MCIF_BUF_CHROMA_PITCH_MASK 0xffff0000
#define MCIF_BUF_PITCH__MCIF_BUF_CHROMA_PITCH__SHIFT 0x10
#define MCIF_BUF_1_ADDR_Y_LOW__MCIF_BUF_ADDR_Y_LOW_MASK 0xffffffff
#define MCIF_BUF_1_ADDR_Y_LOW__MCIF_BUF_ADDR_Y_LOW__SHIFT 0x0
#define MCIF_BUF_2_ADDR_Y_LOW__MCIF_BUF_ADDR_Y_LOW_MASK 0xffffffff
#define MCIF_BUF_2_ADDR_Y_LOW__MCIF_BUF_ADDR_Y_LOW__SHIFT 0x0
#define MCIF_BUF_3_ADDR_Y_LOW__MCIF_BUF_ADDR_Y_LOW_MASK 0xffffffff
#define MCIF_BUF_3_ADDR_Y_LOW__MCIF_BUF_ADDR_Y_LOW__SHIFT 0x0
#define MCIF_BUF_4_ADDR_Y_LOW__MCIF_BUF_ADDR_Y_LOW_MASK 0xffffffff
#define MCIF_BUF_4_ADDR_Y_LOW__MCIF_BUF_ADDR_Y_LOW__SHIFT 0x0
#define MCIF_BUF_1_ADDR_UP__MCIF_BUF_ADDR_Y_UP_MASK 0xff
#define MCIF_BUF_1_ADDR_UP__MCIF_BUF_ADDR_Y_UP__SHIFT 0x0
#define MCIF_BUF_1_ADDR_UP__MCIF_BUF_ADDR_C_UP_MASK 0xff0000
#define MCIF_BUF_1_ADDR_UP__MCIF_BUF_ADDR_C_UP__SHIFT 0x10
#define MCIF_BUF_2_ADDR_UP__MCIF_BUF_ADDR_Y_UP_MASK 0xff
#define MCIF_BUF_2_ADDR_UP__MCIF_BUF_ADDR_Y_UP__SHIFT 0x0
#define MCIF_BUF_2_ADDR_UP__MCIF_BUF_ADDR_C_UP_MASK 0xff0000
#define MCIF_BUF_2_ADDR_UP__MCIF_BUF_ADDR_C_UP__SHIFT 0x10
#define MCIF_BUF_3_ADDR_UP__MCIF_BUF_ADDR_Y_UP_MASK 0xff
#define MCIF_BUF_3_ADDR_UP__MCIF_BUF_ADDR_Y_UP__SHIFT 0x0
#define MCIF_BUF_3_ADDR_UP__MCIF_BUF_ADDR_C_UP_MASK 0xff0000
#define MCIF_BUF_3_ADDR_UP__MCIF_BUF_ADDR_C_UP__SHIFT 0x10
#define MCIF_BUF_4_ADDR_UP__MCIF_BUF_ADDR_Y_UP_MASK 0xff
#define MCIF_BUF_4_ADDR_UP__MCIF_BUF_ADDR_Y_UP__SHIFT 0x0
#define MCIF_BUF_4_ADDR_UP__MCIF_BUF_ADDR_C_UP_MASK 0xff0000
#define MCIF_BUF_4_ADDR_UP__MCIF_BUF_ADDR_C_UP__SHIFT 0x10
#define MCIF_BUF_1_ADDR_C_LOW__MCIF_BUF_ADDR_C_LOW_MASK 0xffffffff
#define MCIF_BUF_1_ADDR_C_LOW__MCIF_BUF_ADDR_C_LOW__SHIFT 0x0
#define MCIF_BUF_2_ADDR_C_LOW__MCIF_BUF_ADDR_C_LOW_MASK 0xffffffff
#define MCIF_BUF_2_ADDR_C_LOW__MCIF_BUF_ADDR_C_LOW__SHIFT 0x0
#define MCIF_BUF_3_ADDR_C_LOW__MCIF_BUF_ADDR_C_LOW_MASK 0xffffffff
#define MCIF_BUF_3_ADDR_C_LOW__MCIF_BUF_ADDR_C_LOW__SHIFT 0x0
#define MCIF_BUF_4_ADDR_C_LOW__MCIF_BUF_ADDR_C_LOW_MASK 0xffffffff
#define MCIF_BUF_4_ADDR_C_LOW__MCIF_BUF_ADDR_C_LOW__SHIFT 0x0
#define MCIF_BUF_1_STATUS__MCIF_BUF_ACTIVE_MASK 0x1
#define MCIF_BUF_1_STATUS__MCIF_BUF_ACTIVE__SHIFT 0x0
#define MCIF_BUF_1_STATUS__MCIF_BUF_SW_LOCKED_MASK 0x2
#define MCIF_BUF_1_STATUS__MCIF_BUF_SW_LOCKED__SHIFT 0x1
#define MCIF_BUF_1_STATUS__MCIF_BUF_OVERFLOW_MASK 0x8
#define MCIF_BUF_1_STATUS__MCIF_BUF_OVERFLOW__SHIFT 0x3
#define MCIF_BUF_1_STATUS__MCIF_BUF_DISABLE_MASK 0x10
#define MCIF_BUF_1_STATUS__MCIF_BUF_DISABLE__SHIFT 0x4
#define MCIF_BUF_1_STATUS__MCIF_BUF_NEW_CONTENT_MASK 0x20
#define MCIF_BUF_1_STATUS__MCIF_BUF_NEW_CONTENT__SHIFT 0x5
#define MCIF_BUF_1_STATUS__MCIF_BUF_STEREOSYNC_MASK 0x40
#define MCIF_BUF_1_STATUS__MCIF_BUF_STEREOSYNC__SHIFT 0x6
#define MCIF_BUF_1_STATUS__MCIF_BUF_MODE_MASK 0x80
#define MCIF_BUF_1_STATUS__MCIF_BUF_MODE__SHIFT 0x7
#define MCIF_BUF_1_STATUS__MCIF_BUF_BUFTAG_MASK 0xf00
#define MCIF_BUF_1_STATUS__MCIF_BUF_BUFTAG__SHIFT 0x8
#define MCIF_BUF_1_STATUS__MCIF_BUF_NXT_BUF_MASK 0x7000
#define MCIF_BUF_1_STATUS__MCIF_BUF_NXT_BUF__SHIFT 0xc
#define MCIF_BUF_1_STATUS__MCIF_BUF_CUR_LINE_MASK 0x1fff0000
#define MCIF_BUF_1_STATUS__MCIF_BUF_CUR_LINE__SHIFT 0x10
#define MCIF_BUF_2_STATUS__MCIF_BUF_ACTIVE_MASK 0x1
#define MCIF_BUF_2_STATUS__MCIF_BUF_ACTIVE__SHIFT 0x0
#define MCIF_BUF_2_STATUS__MCIF_BUF_SW_LOCKED_MASK 0x2
#define MCIF_BUF_2_STATUS__MCIF_BUF_SW_LOCKED__SHIFT 0x1
#define MCIF_BUF_2_STATUS__MCIF_BUF_OVERFLOW_MASK 0x8
#define MCIF_BUF_2_STATUS__MCIF_BUF_OVERFLOW__SHIFT 0x3
#define MCIF_BUF_2_STATUS__MCIF_BUF_DISABLE_MASK 0x10
#define MCIF_BUF_2_STATUS__MCIF_BUF_DISABLE__SHIFT 0x4
#define MCIF_BUF_2_STATUS__MCIF_BUF_NEW_CONTENT_MASK 0x20
#define MCIF_BUF_2_STATUS__MCIF_BUF_NEW_CONTENT__SHIFT 0x5
#define MCIF_BUF_2_STATUS__MCIF_BUF_STEREOSYNC_MASK 0x40
#define MCIF_BUF_2_STATUS__MCIF_BUF_STEREOSYNC__SHIFT 0x6
#define MCIF_BUF_2_STATUS__MCIF_BUF_MODE_MASK 0x80
#define MCIF_BUF_2_STATUS__MCIF_BUF_MODE__SHIFT 0x7
#define MCIF_BUF_2_STATUS__MCIF_BUF_BUFTAG_MASK 0xf00
#define MCIF_BUF_2_STATUS__MCIF_BUF_BUFTAG__SHIFT 0x8
#define MCIF_BUF_2_STATUS__MCIF_BUF_NXT_BUF_MASK 0x7000
#define MCIF_BUF_2_STATUS__MCIF_BUF_NXT_BUF__SHIFT 0xc
#define MCIF_BUF_2_STATUS__MCIF_BUF_CUR_LINE_MASK 0x1fff0000
#define MCIF_BUF_2_STATUS__MCIF_BUF_CUR_LINE__SHIFT 0x10
#define MCIF_BUF_3_STATUS__MCIF_BUF_ACTIVE_MASK 0x1
#define MCIF_BUF_3_STATUS__MCIF_BUF_ACTIVE__SHIFT 0x0
#define MCIF_BUF_3_STATUS__MCIF_BUF_SW_LOCKED_MASK 0x2
#define MCIF_BUF_3_STATUS__MCIF_BUF_SW_LOCKED__SHIFT 0x1
#define MCIF_BUF_3_STATUS__MCIF_BUF_OVERFLOW_MASK 0x8
#define MCIF_BUF_3_STATUS__MCIF_BUF_OVERFLOW__SHIFT 0x3
#define MCIF_BUF_3_STATUS__MCIF_BUF_DISABLE_MASK 0x10
#define MCIF_BUF_3_STATUS__MCIF_BUF_DISABLE__SHIFT 0x4
#define MCIF_BUF_3_STATUS__MCIF_BUF_NEW_CONTENT_MASK 0x20
#define MCIF_BUF_3_STATUS__MCIF_BUF_NEW_CONTENT__SHIFT 0x5
#define MCIF_BUF_3_STATUS__MCIF_BUF_STEREOSYNC_MASK 0x40
#define MCIF_BUF_3_STATUS__MCIF_BUF_STEREOSYNC__SHIFT 0x6
#define MCIF_BUF_3_STATUS__MCIF_BUF_MODE_MASK 0x80
#define MCIF_BUF_3_STATUS__MCIF_BUF_MODE__SHIFT 0x7
#define MCIF_BUF_3_STATUS__MCIF_BUF_BUFTAG_MASK 0xf00
#define MCIF_BUF_3_STATUS__MCIF_BUF_BUFTAG__SHIFT 0x8
#define MCIF_BUF_3_STATUS__MCIF_BUF_NXT_BUF_MASK 0x7000
#define MCIF_BUF_3_STATUS__MCIF_BUF_NXT_BUF__SHIFT 0xc
#define MCIF_BUF_3_STATUS__MCIF_BUF_CUR_LINE_MASK 0x1fff0000
#define MCIF_BUF_3_STATUS__MCIF_BUF_CUR_LINE__SHIFT 0x10
#define MCIF_BUF_4_STATUS__MCIF_BUF_ACTIVE_MASK 0x1
#define MCIF_BUF_4_STATUS__MCIF_BUF_ACTIVE__SHIFT 0x0
#define MCIF_BUF_4_STATUS__MCIF_BUF_SW_LOCKED_MASK 0x2
#define MCIF_BUF_4_STATUS__MCIF_BUF_SW_LOCKED__SHIFT 0x1
#define MCIF_BUF_4_STATUS__MCIF_BUF_OVERFLOW_MASK 0x8
#define MCIF_BUF_4_STATUS__MCIF_BUF_OVERFLOW__SHIFT 0x3
#define MCIF_BUF_4_STATUS__MCIF_BUF_DISABLE_MASK 0x10
#define MCIF_BUF_4_STATUS__MCIF_BUF_DISABLE__SHIFT 0x4
#define MCIF_BUF_4_STATUS__MCIF_BUF_NEW_CONTENT_MASK 0x20
#define MCIF_BUF_4_STATUS__MCIF_BUF_NEW_CONTENT__SHIFT 0x5
#define MCIF_BUF_4_STATUS__MCIF_BUF_STEREOSYNC_MASK 0x40
#define MCIF_BUF_4_STATUS__MCIF_BUF_STEREOSYNC__SHIFT 0x6
#define MCIF_BUF_4_STATUS__MCIF_BUF_MODE_MASK 0x80
#define MCIF_BUF_4_STATUS__MCIF_BUF_MODE__SHIFT 0x7
#define MCIF_BUF_4_STATUS__MCIF_BUF_BUFTAG_MASK 0xf00
#define MCIF_BUF_4_STATUS__MCIF_BUF_BUFTAG__SHIFT 0x8
#define MCIF_BUF_4_STATUS__MCIF_BUF_NXT_BUF_MASK 0x7000
#define MCIF_BUF_4_STATUS__MCIF_BUF_NXT_BUF__SHIFT 0xc
#define MCIF_BUF_4_STATUS__MCIF_BUF_CUR_LINE_MASK 0x1fff0000
#define MCIF_BUF_4_STATUS__MCIF_BUF_CUR_LINE__SHIFT 0x10
#define MCIF_SI_ARBITRATION_CONTROL__MCIF_SI_CLIENT0_ARBITRATION_SLICE_MASK 0x3
#define MCIF_SI_ARBITRATION_CONTROL__MCIF_SI_CLIENT0_ARBITRATION_SLICE__SHIFT 0x0
#define MCIF_SI_ARBITRATION_CONTROL__MCIF_SI_CLIENT1_ARBITRATION_SLICE_MASK 0x30
#define MCIF_SI_ARBITRATION_CONTROL__MCIF_SI_CLIENT1_ARBITRATION_SLICE__SHIFT 0x4
#define MCIF_URGENCY_WATERMARK__MCIF_SI_CLIENT0_URGENCY_WATERMARK_MASK 0xffff
#define MCIF_URGENCY_WATERMARK__MCIF_SI_CLIENT0_URGENCY_WATERMARK__SHIFT 0x0
#define MCIF_URGENCY_WATERMARK__MCIF_SI_CLIENT1_URGENCY_WATERMARK_MASK 0xffff0000
#define MCIF_URGENCY_WATERMARK__MCIF_SI_CLIENT1_URGENCY_WATERMARK__SHIFT 0x10
#define DC_GENERICA__GENERICA_EN_MASK 0x1
#define DC_GENERICA__GENERICA_EN__SHIFT 0x0
#define DC_GENERICA__GENERICA_SEL_MASK 0xf00
#define DC_GENERICA__GENERICA_SEL__SHIFT 0x8
#define DC_GENERICA__GENERICA_UNIPHY_REFDIV_CLK_SEL_MASK 0x7000
#define DC_GENERICA__GENERICA_UNIPHY_REFDIV_CLK_SEL__SHIFT 0xc
#define DC_GENERICA__GENERICA_UNIPHY_FBDIV_CLK_SEL_MASK 0x70000
#define DC_GENERICA__GENERICA_UNIPHY_FBDIV_CLK_SEL__SHIFT 0x10
#define DC_GENERICA__GENERICA_UNIPHY_FBDIV_SSC_CLK_SEL_MASK 0x700000
#define DC_GENERICA__GENERICA_UNIPHY_FBDIV_SSC_CLK_SEL__SHIFT 0x14
#define DC_GENERICA__GENERICA_UNIPHY_FBDIV_CLK_DIV2_SEL_MASK 0x7000000
#define DC_GENERICA__GENERICA_UNIPHY_FBDIV_CLK_DIV2_SEL__SHIFT 0x18
#define DC_GENERICB__GENERICB_EN_MASK 0x1
#define DC_GENERICB__GENERICB_EN__SHIFT 0x0
#define DC_GENERICB__GENERICB_SEL_MASK 0xf00
#define DC_GENERICB__GENERICB_SEL__SHIFT 0x8
#define DC_GENERICB__GENERICB_UNIPHY_REFDIV_CLK_SEL_MASK 0x7000
#define DC_GENERICB__GENERICB_UNIPHY_REFDIV_CLK_SEL__SHIFT 0xc
#define DC_GENERICB__GENERICB_UNIPHY_FBDIV_CLK_SEL_MASK 0x70000
#define DC_GENERICB__GENERICB_UNIPHY_FBDIV_CLK_SEL__SHIFT 0x10
#define DC_GENERICB__GENERICB_UNIPHY_FBDIV_SSC_CLK_SEL_MASK 0x700000
#define DC_GENERICB__GENERICB_UNIPHY_FBDIV_SSC_CLK_SEL__SHIFT 0x14
#define DC_GENERICB__GENERICB_UNIPHY_FBDIV_CLK_DIV2_SEL_MASK 0x7000000
#define DC_GENERICB__GENERICB_UNIPHY_FBDIV_CLK_DIV2_SEL__SHIFT 0x18
#define DC_PAD_EXTERN_SIG__DC_PAD_EXTERN_SIG_SEL_MASK 0xf
#define DC_PAD_EXTERN_SIG__DC_PAD_EXTERN_SIG_SEL__SHIFT 0x0
#define DC_PAD_EXTERN_SIG__MVP_PIXEL_SRC_STATUS_MASK 0x30
#define DC_PAD_EXTERN_SIG__MVP_PIXEL_SRC_STATUS__SHIFT 0x4
#define DC_REF_CLK_CNTL__HSYNCA_OUTPUT_SEL_MASK 0x3
#define DC_REF_CLK_CNTL__HSYNCA_OUTPUT_SEL__SHIFT 0x0
#define DC_REF_CLK_CNTL__GENLK_CLK_OUTPUT_SEL_MASK 0x300
#define DC_REF_CLK_CNTL__GENLK_CLK_OUTPUT_SEL__SHIFT 0x8
#define DC_GPIO_DEBUG__DC_GPIO_VIP_DEBUG_MASK 0x1
#define DC_GPIO_DEBUG__DC_GPIO_VIP_DEBUG__SHIFT 0x0
#define DC_GPIO_DEBUG__DC_GPIO_MACRO_DEBUG_MASK 0x300
#define DC_GPIO_DEBUG__DC_GPIO_MACRO_DEBUG__SHIFT 0x8
#define DC_GPIO_DEBUG__DC_GPIO_CHIP_DEBUG_OUT_PIN_SEL_MASK 0x10000
#define DC_GPIO_DEBUG__DC_GPIO_CHIP_DEBUG_OUT_PIN_SEL__SHIFT 0x10
#define DC_GPIO_DEBUG__DC_GPIO_DEBUG_BUS_FLOP_EN_MASK 0x20000
#define DC_GPIO_DEBUG__DC_GPIO_DEBUG_BUS_FLOP_EN__SHIFT 0x11
#define DCO_MEM_POWER_STATE__TVOUT_MEM_PWR_STATE_MASK 0x3
#define DCO_MEM_POWER_STATE__TVOUT_MEM_PWR_STATE__SHIFT 0x0
#define DCO_MEM_POWER_STATE__I2C_MEM_PWR_STATE_MASK 0xc
#define DCO_MEM_POWER_STATE__I2C_MEM_PWR_STATE__SHIFT 0x2
#define DCO_MEM_POWER_STATE__MVP_MEM_PWR_STATE_MASK 0x30
#define DCO_MEM_POWER_STATE__MVP_MEM_PWR_STATE__SHIFT 0x4
#define DCO_MEM_POWER_STATE__DPA_MEM_PWR_STATE_MASK 0xc0
#define DCO_MEM_POWER_STATE__DPA_MEM_PWR_STATE__SHIFT 0x6
#define DCO_MEM_POWER_STATE__DPB_MEM_PWR_STATE_MASK 0x300
#define DCO_MEM_POWER_STATE__DPB_MEM_PWR_STATE__SHIFT 0x8
#define DCO_MEM_POWER_STATE__DPC_MEM_PWR_STATE_MASK 0xc00
#define DCO_MEM_POWER_STATE__DPC_MEM_PWR_STATE__SHIFT 0xa
#define DCO_MEM_POWER_STATE__DPD_MEM_PWR_STATE_MASK 0x3000
#define DCO_MEM_POWER_STATE__DPD_MEM_PWR_STATE__SHIFT 0xc
#define DCO_MEM_POWER_STATE__DPE_MEM_PWR_STATE_MASK 0xc000
#define DCO_MEM_POWER_STATE__DPE_MEM_PWR_STATE__SHIFT 0xe
#define DCO_MEM_POWER_STATE__DPF_MEM_PWR_STATE_MASK 0x30000
#define DCO_MEM_POWER_STATE__DPF_MEM_PWR_STATE__SHIFT 0x10
#define DCO_MEM_POWER_STATE__HDMI0_MEM_PWR_STATE_MASK 0xc0000
#define DCO_MEM_POWER_STATE__HDMI0_MEM_PWR_STATE__SHIFT 0x12
#define DCO_MEM_POWER_STATE__HDMI1_MEM_PWR_STATE_MASK 0x300000
#define DCO_MEM_POWER_STATE__HDMI1_MEM_PWR_STATE__SHIFT 0x14
#define DCO_MEM_POWER_STATE__HDMI2_MEM_PWR_STATE_MASK 0xc00000
#define DCO_MEM_POWER_STATE__HDMI2_MEM_PWR_STATE__SHIFT 0x16
#define DCO_MEM_POWER_STATE__HDMI3_MEM_PWR_STATE_MASK 0x3000000
#define DCO_MEM_POWER_STATE__HDMI3_MEM_PWR_STATE__SHIFT 0x18
#define DCO_MEM_POWER_STATE__HDMI4_MEM_PWR_STATE_MASK 0xc000000
#define DCO_MEM_POWER_STATE__HDMI4_MEM_PWR_STATE__SHIFT 0x1a
#define DCO_MEM_POWER_STATE__HDMI5_MEM_PWR_STATE_MASK 0x30000000
#define DCO_MEM_POWER_STATE__HDMI5_MEM_PWR_STATE__SHIFT 0x1c
#define DCO_MEM_POWER_STATE_2__DPG_MEM_PWR_STATE_MASK 0x3
#define DCO_MEM_POWER_STATE_2__DPG_MEM_PWR_STATE__SHIFT 0x0
#define DCO_MEM_POWER_STATE_2__HDMI6_MEM_PWR_STATE_MASK 0xc
#define DCO_MEM_POWER_STATE_2__HDMI6_MEM_PWR_STATE__SHIFT 0x2
#define DCO_LIGHT_SLEEP_DIS__TVOUT_LIGHT_SLEEP_DIS_MASK 0x1
#define DCO_LIGHT_SLEEP_DIS__TVOUT_LIGHT_SLEEP_DIS__SHIFT 0x0
#define DCO_LIGHT_SLEEP_DIS__I2C_LIGHT_SLEEP_FORCE_MASK 0x2
#define DCO_LIGHT_SLEEP_DIS__I2C_LIGHT_SLEEP_FORCE__SHIFT 0x1
#define DCO_LIGHT_SLEEP_DIS__MVP_LIGHT_SLEEP_DIS_MASK 0x4
#define DCO_LIGHT_SLEEP_DIS__MVP_LIGHT_SLEEP_DIS__SHIFT 0x2
#define DCO_LIGHT_SLEEP_DIS__DPA_LIGHT_SLEEP_DIS_MASK 0x8
#define DCO_LIGHT_SLEEP_DIS__DPA_LIGHT_SLEEP_DIS__SHIFT 0x3
#define DCO_LIGHT_SLEEP_DIS__DPB_LIGHT_SLEEP_DIS_MASK 0x10
#define DCO_LIGHT_SLEEP_DIS__DPB_LIGHT_SLEEP_DIS__SHIFT 0x4
#define DCO_LIGHT_SLEEP_DIS__DPC_LIGHT_SLEEP_DIS_MASK 0x20
#define DCO_LIGHT_SLEEP_DIS__DPC_LIGHT_SLEEP_DIS__SHIFT 0x5
#define DCO_LIGHT_SLEEP_DIS__DPD_LIGHT_SLEEP_DIS_MASK 0x40
#define DCO_LIGHT_SLEEP_DIS__DPD_LIGHT_SLEEP_DIS__SHIFT 0x6
#define DCO_LIGHT_SLEEP_DIS__DPE_LIGHT_SLEEP_DIS_MASK 0x80
#define DCO_LIGHT_SLEEP_DIS__DPE_LIGHT_SLEEP_DIS__SHIFT 0x7
#define DCO_LIGHT_SLEEP_DIS__DPF_LIGHT_SLEEP_DIS_MASK 0x100
#define DCO_LIGHT_SLEEP_DIS__DPF_LIGHT_SLEEP_DIS__SHIFT 0x8
#define DCO_LIGHT_SLEEP_DIS__HDMI0_LIGHT_SLEEP_DIS_MASK 0x200
#define DCO_LIGHT_SLEEP_DIS__HDMI0_LIGHT_SLEEP_DIS__SHIFT 0x9
#define DCO_LIGHT_SLEEP_DIS__HDMI1_LIGHT_SLEEP_DIS_MASK 0x400
#define DCO_LIGHT_SLEEP_DIS__HDMI1_LIGHT_SLEEP_DIS__SHIFT 0xa
#define DCO_LIGHT_SLEEP_DIS__HDMI2_LIGHT_SLEEP_DIS_MASK 0x800
#define DCO_LIGHT_SLEEP_DIS__HDMI2_LIGHT_SLEEP_DIS__SHIFT 0xb
#define DCO_LIGHT_SLEEP_DIS__HDMI3_LIGHT_SLEEP_DIS_MASK 0x1000
#define DCO_LIGHT_SLEEP_DIS__HDMI3_LIGHT_SLEEP_DIS__SHIFT 0xc
#define DCO_LIGHT_SLEEP_DIS__HDMI4_LIGHT_SLEEP_DIS_MASK 0x2000
#define DCO_LIGHT_SLEEP_DIS__HDMI4_LIGHT_SLEEP_DIS__SHIFT 0xd
#define DCO_LIGHT_SLEEP_DIS__HDMI5_LIGHT_SLEEP_DIS_MASK 0x4000
#define DCO_LIGHT_SLEEP_DIS__HDMI5_LIGHT_SLEEP_DIS__SHIFT 0xe
#define DCO_LIGHT_SLEEP_DIS__HDMI6_LIGHT_SLEEP_DIS_MASK 0x8000
#define DCO_LIGHT_SLEEP_DIS__HDMI6_LIGHT_SLEEP_DIS__SHIFT 0xf
#define DCO_LIGHT_SLEEP_DIS__MVP_MEM_SHUTDOWN_DIS_MASK 0x10000
#define DCO_LIGHT_SLEEP_DIS__MVP_MEM_SHUTDOWN_DIS__SHIFT 0x10
#define DCO_LIGHT_SLEEP_DIS__DPA_MEM_SHUTDOWN_DIS_MASK 0x20000
#define DCO_LIGHT_SLEEP_DIS__DPA_MEM_SHUTDOWN_DIS__SHIFT 0x11
#define DCO_LIGHT_SLEEP_DIS__DPB_MEM_SHUTDOWN_DIS_MASK 0x40000
#define DCO_LIGHT_SLEEP_DIS__DPB_MEM_SHUTDOWN_DIS__SHIFT 0x12
#define DCO_LIGHT_SLEEP_DIS__DPC_MEM_SHUTDOWN_DIS_MASK 0x80000
#define DCO_LIGHT_SLEEP_DIS__DPC_MEM_SHUTDOWN_DIS__SHIFT 0x13
#define DCO_LIGHT_SLEEP_DIS__DPD_MEM_SHUTDOWN_DIS_MASK 0x100000
#define DCO_LIGHT_SLEEP_DIS__DPD_MEM_SHUTDOWN_DIS__SHIFT 0x14
#define DCO_LIGHT_SLEEP_DIS__DPE_MEM_SHUTDOWN_DIS_MASK 0x200000
#define DCO_LIGHT_SLEEP_DIS__DPE_MEM_SHUTDOWN_DIS__SHIFT 0x15
#define DCO_LIGHT_SLEEP_DIS__DPF_MEM_SHUTDOWN_DIS_MASK 0x400000
#define DCO_LIGHT_SLEEP_DIS__DPF_MEM_SHUTDOWN_DIS__SHIFT 0x16
#define DCO_LIGHT_SLEEP_DIS__DPG_MEM_SHUTDOWN_DIS_MASK 0x800000
#define DCO_LIGHT_SLEEP_DIS__DPG_MEM_SHUTDOWN_DIS__SHIFT 0x17
#define DCO_LIGHT_SLEEP_DIS__DPG_LIGHT_SLEEP_DIS_MASK 0x1000000
#define DCO_LIGHT_SLEEP_DIS__DPG_LIGHT_SLEEP_DIS__SHIFT 0x18
#define UNIPHY_IMPCAL_LINKA__UNIPHY_IMPCAL_ENABLE_LINKA_MASK 0x1
#define UNIPHY_IMPCAL_LINKA__UNIPHY_IMPCAL_ENABLE_LINKA__SHIFT 0x0
#define UNIPHY_IMPCAL_LINKA__UNIPHY_IMPCAL_CALOUT_LINKA_MASK 0x100
#define UNIPHY_IMPCAL_LINKA__UNIPHY_IMPCAL_CALOUT_LINKA__SHIFT 0x8
#define UNIPHY_IMPCAL_LINKA__UNIPHY_CALOUT_ERROR_LINKA_MASK 0x200
#define UNIPHY_IMPCAL_LINKA__UNIPHY_CALOUT_ERROR_LINKA__SHIFT 0x9
#define UNIPHY_IMPCAL_LINKA__UNIPHY_CALOUT_ERROR_LINKA_AK_MASK 0x400
#define UNIPHY_IMPCAL_LINKA__UNIPHY_CALOUT_ERROR_LINKA_AK__SHIFT 0xa
#define UNIPHY_IMPCAL_LINKA__UNIPHY_IMPCAL_VALUE_LINKA_MASK 0xf0000
#define UNIPHY_IMPCAL_LINKA__UNIPHY_IMPCAL_VALUE_LINKA__SHIFT 0x10
#define UNIPHY_IMPCAL_LINKA__UNIPHY_IMPCAL_STEP_DELAY_LINKA_MASK 0xf00000
#define UNIPHY_IMPCAL_LINKA__UNIPHY_IMPCAL_STEP_DELAY_LINKA__SHIFT 0x14
#define UNIPHY_IMPCAL_LINKA__UNIPHY_IMPCAL_OVERRIDE_LINKA_MASK 0xf000000
#define UNIPHY_IMPCAL_LINKA__UNIPHY_IMPCAL_OVERRIDE_LINKA__SHIFT 0x18
#define UNIPHY_IMPCAL_LINKA__UNIPHY_IMPCAL_OVERRIDE_ENABLE_LINKA_MASK 0x10000000
#define UNIPHY_IMPCAL_LINKA__UNIPHY_IMPCAL_OVERRIDE_ENABLE_LINKA__SHIFT 0x1c
#define UNIPHY_IMPCAL_LINKA__UNIPHY_IMPCAL_SEL_LINKA_MASK 0x40000000
#define UNIPHY_IMPCAL_LINKA__UNIPHY_IMPCAL_SEL_LINKA__SHIFT 0x1e
#define UNIPHY_IMPCAL_LINKB__UNIPHY_IMPCAL_ENABLE_LINKB_MASK 0x1
#define UNIPHY_IMPCAL_LINKB__UNIPHY_IMPCAL_ENABLE_LINKB__SHIFT 0x0
#define UNIPHY_IMPCAL_LINKB__UNIPHY_IMPCAL_CALOUT_LINKB_MASK 0x100
#define UNIPHY_IMPCAL_LINKB__UNIPHY_IMPCAL_CALOUT_LINKB__SHIFT 0x8
#define UNIPHY_IMPCAL_LINKB__UNIPHY_CALOUT_ERROR_LINKB_MASK 0x200
#define UNIPHY_IMPCAL_LINKB__UNIPHY_CALOUT_ERROR_LINKB__SHIFT 0x9
#define UNIPHY_IMPCAL_LINKB__UNIPHY_CALOUT_ERROR_LINKB_AK_MASK 0x400
#define UNIPHY_IMPCAL_LINKB__UNIPHY_CALOUT_ERROR_LINKB_AK__SHIFT 0xa
#define UNIPHY_IMPCAL_LINKB__UNIPHY_IMPCAL_VALUE_LINKB_MASK 0xf0000
#define UNIPHY_IMPCAL_LINKB__UNIPHY_IMPCAL_VALUE_LINKB__SHIFT 0x10
#define UNIPHY_IMPCAL_LINKB__UNIPHY_IMPCAL_STEP_DELAY_LINKB_MASK 0xf00000
#define UNIPHY_IMPCAL_LINKB__UNIPHY_IMPCAL_STEP_DELAY_LINKB__SHIFT 0x14
#define UNIPHY_IMPCAL_LINKB__UNIPHY_IMPCAL_OVERRIDE_LINKB_MASK 0xf000000
#define UNIPHY_IMPCAL_LINKB__UNIPHY_IMPCAL_OVERRIDE_LINKB__SHIFT 0x18
#define UNIPHY_IMPCAL_LINKB__UNIPHY_IMPCAL_OVERRIDE_ENABLE_LINKB_MASK 0x10000000
#define UNIPHY_IMPCAL_LINKB__UNIPHY_IMPCAL_OVERRIDE_ENABLE_LINKB__SHIFT 0x1c
#define UNIPHY_IMPCAL_LINKB__UNIPHY_IMPCAL_SEL_LINKB_MASK 0x40000000
#define UNIPHY_IMPCAL_LINKB__UNIPHY_IMPCAL_SEL_LINKB__SHIFT 0x1e
#define UNIPHY_IMPCAL_PERIOD__UNIPHY_IMPCAL_PERIOD_MASK 0xffffffff
#define UNIPHY_IMPCAL_PERIOD__UNIPHY_IMPCAL_PERIOD__SHIFT 0x0
#define AUXP_IMPCAL__AUXP_IMPCAL_ENABLE_MASK 0x1
#define AUXP_IMPCAL__AUXP_IMPCAL_ENABLE__SHIFT 0x0
#define AUXP_IMPCAL__AUXP_IMPCAL_CALOUT_MASK 0x100
#define AUXP_IMPCAL__AUXP_IMPCAL_CALOUT__SHIFT 0x8
#define AUXP_IMPCAL__AUXP_CALOUT_ERROR_MASK 0x200
#define AUXP_IMPCAL__AUXP_CALOUT_ERROR__SHIFT 0x9
#define AUXP_IMPCAL__AUXP_CALOUT_ERROR_AK_MASK 0x400
#define AUXP_IMPCAL__AUXP_CALOUT_ERROR_AK__SHIFT 0xa
#define AUXP_IMPCAL__AUXP_IMPCAL_VALUE_MASK 0xf0000
#define AUXP_IMPCAL__AUXP_IMPCAL_VALUE__SHIFT 0x10
#define AUXP_IMPCAL__AUXP_IMPCAL_STEP_DELAY_MASK 0xf00000
#define AUXP_IMPCAL__AUXP_IMPCAL_STEP_DELAY__SHIFT 0x14
#define AUXP_IMPCAL__AUXP_IMPCAL_OVERRIDE_MASK 0xf000000
#define AUXP_IMPCAL__AUXP_IMPCAL_OVERRIDE__SHIFT 0x18
#define AUXP_IMPCAL__AUXP_IMPCAL_OVERRIDE_ENABLE_MASK 0x10000000
#define AUXP_IMPCAL__AUXP_IMPCAL_OVERRIDE_ENABLE__SHIFT 0x1c
#define AUXN_IMPCAL__AUXN_IMPCAL_ENABLE_MASK 0x1
#define AUXN_IMPCAL__AUXN_IMPCAL_ENABLE__SHIFT 0x0
#define AUXN_IMPCAL__AUXN_IMPCAL_CALOUT_MASK 0x100
#define AUXN_IMPCAL__AUXN_IMPCAL_CALOUT__SHIFT 0x8
#define AUXN_IMPCAL__AUXN_CALOUT_ERROR_MASK 0x200
#define AUXN_IMPCAL__AUXN_CALOUT_ERROR__SHIFT 0x9
#define AUXN_IMPCAL__AUXN_CALOUT_ERROR_AK_MASK 0x400
#define AUXN_IMPCAL__AUXN_CALOUT_ERROR_AK__SHIFT 0xa
#define AUXN_IMPCAL__AUXN_IMPCAL_VALUE_MASK 0xf0000
#define AUXN_IMPCAL__AUXN_IMPCAL_VALUE__SHIFT 0x10
#define AUXN_IMPCAL__AUXN_IMPCAL_STEP_DELAY_MASK 0xf00000
#define AUXN_IMPCAL__AUXN_IMPCAL_STEP_DELAY__SHIFT 0x14
#define AUXN_IMPCAL__AUXN_IMPCAL_OVERRIDE_MASK 0xf000000
#define AUXN_IMPCAL__AUXN_IMPCAL_OVERRIDE__SHIFT 0x18
#define AUXN_IMPCAL__AUXN_IMPCAL_OVERRIDE_ENABLE_MASK 0x10000000
#define AUXN_IMPCAL__AUXN_IMPCAL_OVERRIDE_ENABLE__SHIFT 0x1c
#define DCIO_IMPCAL_CNTL_AB__CALR_CNTL_OVERRIDE_MASK 0xf
#define DCIO_IMPCAL_CNTL_AB__CALR_CNTL_OVERRIDE__SHIFT 0x0
#define DCIO_IMPCAL_CNTL_AB__IMPCAL_SOFT_RESET_MASK 0x20
#define DCIO_IMPCAL_CNTL_AB__IMPCAL_SOFT_RESET__SHIFT 0x5
#define DCIO_IMPCAL_CNTL_AB__IMPCAL_STATUS_MASK 0x300
#define DCIO_IMPCAL_CNTL_AB__IMPCAL_STATUS__SHIFT 0x8
#define DCIO_IMPCAL_CNTL_AB__IMPCAL_ARB_STATE_MASK 0x7000
#define DCIO_IMPCAL_CNTL_AB__IMPCAL_ARB_STATE__SHIFT 0xc
#define UNIPHY_IMPCAL_PSW_AB__UNIPHY_IMPCAL_PSW_LINKA_MASK 0x7fff
#define UNIPHY_IMPCAL_PSW_AB__UNIPHY_IMPCAL_PSW_LINKA__SHIFT 0x0
#define UNIPHY_IMPCAL_PSW_AB__UNIPHY_IMPCAL_PSW_LINKB_MASK 0x7fff0000
#define UNIPHY_IMPCAL_PSW_AB__UNIPHY_IMPCAL_PSW_LINKB__SHIFT 0x10
#define UNIPHY_IMPCAL_LINKC__UNIPHY_IMPCAL_ENABLE_LINKC_MASK 0x1
#define UNIPHY_IMPCAL_LINKC__UNIPHY_IMPCAL_ENABLE_LINKC__SHIFT 0x0
#define UNIPHY_IMPCAL_LINKC__UNIPHY_IMPCAL_CALOUT_LINKC_MASK 0x100
#define UNIPHY_IMPCAL_LINKC__UNIPHY_IMPCAL_CALOUT_LINKC__SHIFT 0x8
#define UNIPHY_IMPCAL_LINKC__UNIPHY_CALOUT_ERROR_LINKC_MASK 0x200
#define UNIPHY_IMPCAL_LINKC__UNIPHY_CALOUT_ERROR_LINKC__SHIFT 0x9
#define UNIPHY_IMPCAL_LINKC__UNIPHY_CALOUT_ERROR_LINKC_AK_MASK 0x400
#define UNIPHY_IMPCAL_LINKC__UNIPHY_CALOUT_ERROR_LINKC_AK__SHIFT 0xa
#define UNIPHY_IMPCAL_LINKC__UNIPHY_IMPCAL_VALUE_LINKC_MASK 0xf0000
#define UNIPHY_IMPCAL_LINKC__UNIPHY_IMPCAL_VALUE_LINKC__SHIFT 0x10
#define UNIPHY_IMPCAL_LINKC__UNIPHY_IMPCAL_STEP_DELAY_LINKC_MASK 0xf00000
#define UNIPHY_IMPCAL_LINKC__UNIPHY_IMPCAL_STEP_DELAY_LINKC__SHIFT 0x14
#define UNIPHY_IMPCAL_LINKC__UNIPHY_IMPCAL_OVERRIDE_LINKC_MASK 0xf000000
#define UNIPHY_IMPCAL_LINKC__UNIPHY_IMPCAL_OVERRIDE_LINKC__SHIFT 0x18
#define UNIPHY_IMPCAL_LINKC__UNIPHY_IMPCAL_OVERRIDE_ENABLE_LINKC_MASK 0x10000000
#define UNIPHY_IMPCAL_LINKC__UNIPHY_IMPCAL_OVERRIDE_ENABLE_LINKC__SHIFT 0x1c
#define UNIPHY_IMPCAL_LINKC__UNIPHY_IMPCAL_SEL_LINKC_MASK 0x40000000
#define UNIPHY_IMPCAL_LINKC__UNIPHY_IMPCAL_SEL_LINKC__SHIFT 0x1e
#define UNIPHY_IMPCAL_LINKD__UNIPHY_IMPCAL_ENABLE_LINKD_MASK 0x1
#define UNIPHY_IMPCAL_LINKD__UNIPHY_IMPCAL_ENABLE_LINKD__SHIFT 0x0
#define UNIPHY_IMPCAL_LINKD__UNIPHY_IMPCAL_CALOUT_LINKD_MASK 0x100
#define UNIPHY_IMPCAL_LINKD__UNIPHY_IMPCAL_CALOUT_LINKD__SHIFT 0x8
#define UNIPHY_IMPCAL_LINKD__UNIPHY_CALOUT_ERROR_LINKD_MASK 0x200
#define UNIPHY_IMPCAL_LINKD__UNIPHY_CALOUT_ERROR_LINKD__SHIFT 0x9
#define UNIPHY_IMPCAL_LINKD__UNIPHY_CALOUT_ERROR_LINKD_AK_MASK 0x400
#define UNIPHY_IMPCAL_LINKD__UNIPHY_CALOUT_ERROR_LINKD_AK__SHIFT 0xa
#define UNIPHY_IMPCAL_LINKD__UNIPHY_IMPCAL_VALUE_LINKD_MASK 0xf0000
#define UNIPHY_IMPCAL_LINKD__UNIPHY_IMPCAL_VALUE_LINKD__SHIFT 0x10
#define UNIPHY_IMPCAL_LINKD__UNIPHY_IMPCAL_STEP_DELAY_LINKD_MASK 0xf00000
#define UNIPHY_IMPCAL_LINKD__UNIPHY_IMPCAL_STEP_DELAY_LINKD__SHIFT 0x14
#define UNIPHY_IMPCAL_LINKD__UNIPHY_IMPCAL_OVERRIDE_LINKD_MASK 0xf000000
#define UNIPHY_IMPCAL_LINKD__UNIPHY_IMPCAL_OVERRIDE_LINKD__SHIFT 0x18
#define UNIPHY_IMPCAL_LINKD__UNIPHY_IMPCAL_OVERRIDE_ENABLE_LINKD_MASK 0x10000000
#define UNIPHY_IMPCAL_LINKD__UNIPHY_IMPCAL_OVERRIDE_ENABLE_LINKD__SHIFT 0x1c
#define UNIPHY_IMPCAL_LINKD__UNIPHY_IMPCAL_SEL_LINKD_MASK 0x40000000
#define UNIPHY_IMPCAL_LINKD__UNIPHY_IMPCAL_SEL_LINKD__SHIFT 0x1e
#define DCIO_IMPCAL_CNTL_CD__CALR_CNTL_OVERRIDE_MASK 0xf
#define DCIO_IMPCAL_CNTL_CD__CALR_CNTL_OVERRIDE__SHIFT 0x0
#define DCIO_IMPCAL_CNTL_CD__IMPCAL_SOFT_RESET_MASK 0x20
#define DCIO_IMPCAL_CNTL_CD__IMPCAL_SOFT_RESET__SHIFT 0x5
#define DCIO_IMPCAL_CNTL_CD__IMPCAL_STATUS_MASK 0x300
#define DCIO_IMPCAL_CNTL_CD__IMPCAL_STATUS__SHIFT 0x8
#define DCIO_IMPCAL_CNTL_CD__IMPCAL_ARB_STATE_MASK 0x7000
#define DCIO_IMPCAL_CNTL_CD__IMPCAL_ARB_STATE__SHIFT 0xc
#define UNIPHY_IMPCAL_PSW_CD__UNIPHY_IMPCAL_PSW_LINKC_MASK 0x7fff
#define UNIPHY_IMPCAL_PSW_CD__UNIPHY_IMPCAL_PSW_LINKC__SHIFT 0x0
#define UNIPHY_IMPCAL_PSW_CD__UNIPHY_IMPCAL_PSW_LINKD_MASK 0x7fff0000
#define UNIPHY_IMPCAL_PSW_CD__UNIPHY_IMPCAL_PSW_LINKD__SHIFT 0x10
#define UNIPHY_IMPCAL_LINKE__UNIPHY_IMPCAL_ENABLE_LINKE_MASK 0x1
#define UNIPHY_IMPCAL_LINKE__UNIPHY_IMPCAL_ENABLE_LINKE__SHIFT 0x0
#define UNIPHY_IMPCAL_LINKE__UNIPHY_IMPCAL_CALOUT_LINKE_MASK 0x100
#define UNIPHY_IMPCAL_LINKE__UNIPHY_IMPCAL_CALOUT_LINKE__SHIFT 0x8
#define UNIPHY_IMPCAL_LINKE__UNIPHY_CALOUT_ERROR_LINKE_MASK 0x200
#define UNIPHY_IMPCAL_LINKE__UNIPHY_CALOUT_ERROR_LINKE__SHIFT 0x9
#define UNIPHY_IMPCAL_LINKE__UNIPHY_CALOUT_ERROR_LINKE_AK_MASK 0x400
#define UNIPHY_IMPCAL_LINKE__UNIPHY_CALOUT_ERROR_LINKE_AK__SHIFT 0xa
#define UNIPHY_IMPCAL_LINKE__UNIPHY_IMPCAL_VALUE_LINKE_MASK 0xf0000
#define UNIPHY_IMPCAL_LINKE__UNIPHY_IMPCAL_VALUE_LINKE__SHIFT 0x10
#define UNIPHY_IMPCAL_LINKE__UNIPHY_IMPCAL_STEP_DELAY_LINKE_MASK 0xf00000
#define UNIPHY_IMPCAL_LINKE__UNIPHY_IMPCAL_STEP_DELAY_LINKE__SHIFT 0x14
#define UNIPHY_IMPCAL_LINKE__UNIPHY_IMPCAL_OVERRIDE_LINKE_MASK 0xf000000
#define UNIPHY_IMPCAL_LINKE__UNIPHY_IMPCAL_OVERRIDE_LINKE__SHIFT 0x18
#define UNIPHY_IMPCAL_LINKE__UNIPHY_IMPCAL_OVERRIDE_ENABLE_LINKE_MASK 0x10000000
#define UNIPHY_IMPCAL_LINKE__UNIPHY_IMPCAL_OVERRIDE_ENABLE_LINKE__SHIFT 0x1c
#define UNIPHY_IMPCAL_LINKE__UNIPHY_IMPCAL_SEL_LINKE_MASK 0x40000000
#define UNIPHY_IMPCAL_LINKE__UNIPHY_IMPCAL_SEL_LINKE__SHIFT 0x1e
#define UNIPHY_IMPCAL_LINKF__UNIPHY_IMPCAL_ENABLE_LINKF_MASK 0x1
#define UNIPHY_IMPCAL_LINKF__UNIPHY_IMPCAL_ENABLE_LINKF__SHIFT 0x0
#define UNIPHY_IMPCAL_LINKF__UNIPHY_IMPCAL_CALOUT_LINKF_MASK 0x100
#define UNIPHY_IMPCAL_LINKF__UNIPHY_IMPCAL_CALOUT_LINKF__SHIFT 0x8
#define UNIPHY_IMPCAL_LINKF__UNIPHY_CALOUT_ERROR_LINKF_MASK 0x200
#define UNIPHY_IMPCAL_LINKF__UNIPHY_CALOUT_ERROR_LINKF__SHIFT 0x9
#define UNIPHY_IMPCAL_LINKF__UNIPHY_CALOUT_ERROR_LINKF_AK_MASK 0x400
#define UNIPHY_IMPCAL_LINKF__UNIPHY_CALOUT_ERROR_LINKF_AK__SHIFT 0xa
#define UNIPHY_IMPCAL_LINKF__UNIPHY_IMPCAL_VALUE_LINKF_MASK 0xf0000
#define UNIPHY_IMPCAL_LINKF__UNIPHY_IMPCAL_VALUE_LINKF__SHIFT 0x10
#define UNIPHY_IMPCAL_LINKF__UNIPHY_IMPCAL_STEP_DELAY_LINKF_MASK 0xf00000
#define UNIPHY_IMPCAL_LINKF__UNIPHY_IMPCAL_STEP_DELAY_LINKF__SHIFT 0x14
#define UNIPHY_IMPCAL_LINKF__UNIPHY_IMPCAL_OVERRIDE_LINKF_MASK 0xf000000
#define UNIPHY_IMPCAL_LINKF__UNIPHY_IMPCAL_OVERRIDE_LINKF__SHIFT 0x18
#define UNIPHY_IMPCAL_LINKF__UNIPHY_IMPCAL_OVERRIDE_ENABLE_LINKF_MASK 0x10000000
#define UNIPHY_IMPCAL_LINKF__UNIPHY_IMPCAL_OVERRIDE_ENABLE_LINKF__SHIFT 0x1c
#define UNIPHY_IMPCAL_LINKF__UNIPHY_IMPCAL_SEL_LINKF_MASK 0x40000000
#define UNIPHY_IMPCAL_LINKF__UNIPHY_IMPCAL_SEL_LINKF__SHIFT 0x1e
#define DCIO_IMPCAL_CNTL_EF__CALR_CNTL_OVERRIDE_MASK 0xf
#define DCIO_IMPCAL_CNTL_EF__CALR_CNTL_OVERRIDE__SHIFT 0x0
#define DCIO_IMPCAL_CNTL_EF__IMPCAL_SOFT_RESET_MASK 0x20
#define DCIO_IMPCAL_CNTL_EF__IMPCAL_SOFT_RESET__SHIFT 0x5
#define DCIO_IMPCAL_CNTL_EF__IMPCAL_STATUS_MASK 0x300
#define DCIO_IMPCAL_CNTL_EF__IMPCAL_STATUS__SHIFT 0x8
#define DCIO_IMPCAL_CNTL_EF__IMPCAL_ARB_STATE_MASK 0x7000
#define DCIO_IMPCAL_CNTL_EF__IMPCAL_ARB_STATE__SHIFT 0xc
#define UNIPHY_IMPCAL_PSW_EF__UNIPHY_IMPCAL_PSW_LINKE_MASK 0x7fff
#define UNIPHY_IMPCAL_PSW_EF__UNIPHY_IMPCAL_PSW_LINKE__SHIFT 0x0
#define UNIPHY_IMPCAL_PSW_EF__UNIPHY_IMPCAL_PSW_LINKF_MASK 0x7fff0000
#define UNIPHY_IMPCAL_PSW_EF__UNIPHY_IMPCAL_PSW_LINKF__SHIFT 0x10
#define DC_PINSTRAPS__DC_PINSTRAPS_BIF_CEC_DIS_MASK 0x400
#define DC_PINSTRAPS__DC_PINSTRAPS_BIF_CEC_DIS__SHIFT 0xa
#define DC_PINSTRAPS__DC_PINSTRAPS_VIP_DEVICE_MASK 0x800
#define DC_PINSTRAPS__DC_PINSTRAPS_VIP_DEVICE__SHIFT 0xb
#define DC_PINSTRAPS__DC_PINSTRAPS_SMS_EN_HARD_MASK 0x2000
#define DC_PINSTRAPS__DC_PINSTRAPS_SMS_EN_HARD__SHIFT 0xd
#define DC_PINSTRAPS__DC_PINSTRAPS_AUDIO_MASK 0xc000
#define DC_PINSTRAPS__DC_PINSTRAPS_AUDIO__SHIFT 0xe
#define DC_PINSTRAPS__DC_PINSTRAPS_CCBYPASS_MASK 0x10000
#define DC_PINSTRAPS__DC_PINSTRAPS_CCBYPASS__SHIFT 0x10
#define DC_DVODATA_CONFIG__VIP_MUX_EN_MASK 0x80000
#define DC_DVODATA_CONFIG__VIP_MUX_EN__SHIFT 0x13
#define DC_DVODATA_CONFIG__VIP_ALTER_MAPPING_EN_MASK 0x100000
#define DC_DVODATA_CONFIG__VIP_ALTER_MAPPING_EN__SHIFT 0x14
#define DC_DVODATA_CONFIG__DVO_ALTER_MAPPING_EN_MASK 0x200000
#define DC_DVODATA_CONFIG__DVO_ALTER_MAPPING_EN__SHIFT 0x15
#define LVTMA_PWRSEQ_CNTL__LVTMA_PWRSEQ_EN_MASK 0x1
#define LVTMA_PWRSEQ_CNTL__LVTMA_PWRSEQ_EN__SHIFT 0x0
#define LVTMA_PWRSEQ_CNTL__LVTMA_PWRSEQ_DISABLE_SYNCEN_CONTROL_OF_TX_EN_MASK 0x2
#define LVTMA_PWRSEQ_CNTL__LVTMA_PWRSEQ_DISABLE_SYNCEN_CONTROL_OF_TX_EN__SHIFT 0x1
#define LVTMA_PWRSEQ_CNTL__LVTMA_PWRSEQ_TARGET_STATE_MASK 0x10
#define LVTMA_PWRSEQ_CNTL__LVTMA_PWRSEQ_TARGET_STATE__SHIFT 0x4
#define LVTMA_PWRSEQ_CNTL__LVTMA_SYNCEN_MASK 0x100
#define LVTMA_PWRSEQ_CNTL__LVTMA_SYNCEN__SHIFT 0x8
#define LVTMA_PWRSEQ_CNTL__LVTMA_SYNCEN_OVRD_MASK 0x200
#define LVTMA_PWRSEQ_CNTL__LVTMA_SYNCEN_OVRD__SHIFT 0x9
#define LVTMA_PWRSEQ_CNTL__LVTMA_SYNCEN_POL_MASK 0x400
#define LVTMA_PWRSEQ_CNTL__LVTMA_SYNCEN_POL__SHIFT 0xa
#define LVTMA_PWRSEQ_CNTL__LVTMA_DIGON_MASK 0x10000
#define LVTMA_PWRSEQ_CNTL__LVTMA_DIGON__SHIFT 0x10
#define LVTMA_PWRSEQ_CNTL__LVTMA_DIGON_OVRD_MASK 0x20000
#define LVTMA_PWRSEQ_CNTL__LVTMA_DIGON_OVRD__SHIFT 0x11
#define LVTMA_PWRSEQ_CNTL__LVTMA_DIGON_POL_MASK 0x40000
#define LVTMA_PWRSEQ_CNTL__LVTMA_DIGON_POL__SHIFT 0x12
#define LVTMA_PWRSEQ_CNTL__LVTMA_BLON_MASK 0x1000000
#define LVTMA_PWRSEQ_CNTL__LVTMA_BLON__SHIFT 0x18
#define LVTMA_PWRSEQ_CNTL__LVTMA_BLON_OVRD_MASK 0x2000000
#define LVTMA_PWRSEQ_CNTL__LVTMA_BLON_OVRD__SHIFT 0x19
#define LVTMA_PWRSEQ_CNTL__LVTMA_BLON_POL_MASK 0x4000000
#define LVTMA_PWRSEQ_CNTL__LVTMA_BLON_POL__SHIFT 0x1a
#define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_TARGET_STATE_R_MASK 0x1
#define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_TARGET_STATE_R__SHIFT 0x0
#define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_DIGON_MASK 0x2
#define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_DIGON__SHIFT 0x1
#define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_SYNCEN_MASK 0x4
#define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_SYNCEN__SHIFT 0x2
#define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_BLON_MASK 0x8
#define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_BLON__SHIFT 0x3
#define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_DONE_MASK 0x10
#define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_DONE__SHIFT 0x4
#define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_STATE_MASK 0xf00
#define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_STATE__SHIFT 0x8
#define LVTMA_PWRSEQ_REF_DIV__LVTMA_PWRSEQ_REF_DIV_MASK 0xfff
#define LVTMA_PWRSEQ_REF_DIV__LVTMA_PWRSEQ_REF_DIV__SHIFT 0x0
#define LVTMA_PWRSEQ_REF_DIV__BL_PWM_REF_DIV_MASK 0xffff0000
#define LVTMA_PWRSEQ_REF_DIV__BL_PWM_REF_DIV__SHIFT 0x10
#define LVTMA_PWRSEQ_DELAY1__LVTMA_PWRUP_DELAY1_MASK 0xff
#define LVTMA_PWRSEQ_DELAY1__LVTMA_PWRUP_DELAY1__SHIFT 0x0
#define LVTMA_PWRSEQ_DELAY1__LVTMA_PWRUP_DELAY2_MASK 0xff00
#define LVTMA_PWRSEQ_DELAY1__LVTMA_PWRUP_DELAY2__SHIFT 0x8
#define LVTMA_PWRSEQ_DELAY1__LVTMA_PWRDN_DELAY1_MASK 0xff0000
#define LVTMA_PWRSEQ_DELAY1__LVTMA_PWRDN_DELAY1__SHIFT 0x10
#define LVTMA_PWRSEQ_DELAY1__LVTMA_PWRDN_DELAY2_MASK 0xff000000
#define LVTMA_PWRSEQ_DELAY1__LVTMA_PWRDN_DELAY2__SHIFT 0x18
#define LVTMA_PWRSEQ_DELAY2__LVTMA_PWRDN_MIN_LENGTH_MASK 0xff
#define LVTMA_PWRSEQ_DELAY2__LVTMA_PWRDN_MIN_LENGTH__SHIFT 0x0
#define LVTMA_PWRSEQ_DELAY2__LVTMA_PWRUP_DELAY3_MASK 0xff00
#define LVTMA_PWRSEQ_DELAY2__LVTMA_PWRUP_DELAY3__SHIFT 0x8
#define LVTMA_PWRSEQ_DELAY2__LVTMA_PWRDN_DELAY3_MASK 0xff0000
#define LVTMA_PWRSEQ_DELAY2__LVTMA_PWRDN_DELAY3__SHIFT 0x10
#define LVTMA_PWRSEQ_DELAY2__LVTMA_VARY_BL_OVERRIDE_EN_MASK 0x1000000
#define LVTMA_PWRSEQ_DELAY2__LVTMA_VARY_BL_OVERRIDE_EN__SHIFT 0x18
#define BL_PWM_CNTL__BL_ACTIVE_INT_FRAC_CNT_MASK 0xffff
#define BL_PWM_CNTL__BL_ACTIVE_INT_FRAC_CNT__SHIFT 0x0
#define BL_PWM_CNTL__BL_PWM_FRACTIONAL_EN_MASK 0x40000000
#define BL_PWM_CNTL__BL_PWM_FRACTIONAL_EN__SHIFT 0x1e
#define BL_PWM_CNTL__BL_PWM_EN_MASK 0x80000000
#define BL_PWM_CNTL__BL_PWM_EN__SHIFT 0x1f
#define BL_PWM_CNTL2__BL_PWM_POST_FRAME_START_DELAY_BEFORE_UPDATE_MASK 0xffff
#define BL_PWM_CNTL2__BL_PWM_POST_FRAME_START_DELAY_BEFORE_UPDATE__SHIFT 0x0
#define BL_PWM_CNTL2__DBG_BL_PWM_INPUT_REFCLK_SELECT_MASK 0x30000000
#define BL_PWM_CNTL2__DBG_BL_PWM_INPUT_REFCLK_SELECT__SHIFT 0x1c
#define BL_PWM_CNTL2__BL_PWM_OVERRIDE_BL_OUT_ENABLE_MASK 0x40000000
#define BL_PWM_CNTL2__BL_PWM_OVERRIDE_BL_OUT_ENABLE__SHIFT 0x1e
#define BL_PWM_CNTL2__BL_PWM_OVERRIDE_LVTMA_PWRSEQ_EN_MASK 0x80000000
#define BL_PWM_CNTL2__BL_PWM_OVERRIDE_LVTMA_PWRSEQ_EN__SHIFT 0x1f
#define BL_PWM_PERIOD_CNTL__BL_PWM_PERIOD_MASK 0xffff
#define BL_PWM_PERIOD_CNTL__BL_PWM_PERIOD__SHIFT 0x0
#define BL_PWM_PERIOD_CNTL__BL_PWM_PERIOD_BITCNT_MASK 0xf0000
#define BL_PWM_PERIOD_CNTL__BL_PWM_PERIOD_BITCNT__SHIFT 0x10
#define BL_PWM_GRP1_REG_LOCK__BL_PWM_GRP1_REG_LOCK_MASK 0x1
#define BL_PWM_GRP1_REG_LOCK__BL_PWM_GRP1_REG_LOCK__SHIFT 0x0
#define BL_PWM_GRP1_REG_LOCK__BL_PWM_GRP1_REG_UPDATE_PENDING_MASK 0x100
#define BL_PWM_GRP1_REG_LOCK__BL_PWM_GRP1_REG_UPDATE_PENDING__SHIFT 0x8
#define BL_PWM_GRP1_REG_LOCK__BL_PWM_GRP1_UPDATE_AT_FRAME_START_MASK 0x10000
#define BL_PWM_GRP1_REG_LOCK__BL_PWM_GRP1_UPDATE_AT_FRAME_START__SHIFT 0x10
#define BL_PWM_GRP1_REG_LOCK__BL_PWM_GRP1_FRAME_START_DISP_SEL_MASK 0xe0000
#define BL_PWM_GRP1_REG_LOCK__BL_PWM_GRP1_FRAME_START_DISP_SEL__SHIFT 0x11
#define BL_PWM_GRP1_REG_LOCK__BL_PWM_GRP1_READBACK_DB_REG_VALUE_EN_MASK 0x1000000
#define BL_PWM_GRP1_REG_LOCK__BL_PWM_GRP1_READBACK_DB_REG_VALUE_EN__SHIFT 0x18
#define BL_PWM_GRP1_REG_LOCK__BL_PWM_GRP1_IGNORE_MASTER_LOCK_EN_MASK 0x80000000
#define BL_PWM_GRP1_REG_LOCK__BL_PWM_GRP1_IGNORE_MASTER_LOCK_EN__SHIFT 0x1f
#define DCIO_GSL_GENLK_PAD_CNTL__DCIO_GENLK_CLK_GSL_TIMING_SYNC_SEL_MASK 0x3
#define DCIO_GSL_GENLK_PAD_CNTL__DCIO_GENLK_CLK_GSL_TIMING_SYNC_SEL__SHIFT 0x0
#define DCIO_GSL_GENLK_PAD_CNTL__DCIO_GENLK_CLK_GSL_FLIP_LOCK_SEL_MASK 0x30
#define DCIO_GSL_GENLK_PAD_CNTL__DCIO_GENLK_CLK_GSL_FLIP_LOCK_SEL__SHIFT 0x4
#define DCIO_GSL_GENLK_PAD_CNTL__DCIO_GENLK_CLK_GSL_MASK_MASK 0x300
#define DCIO_GSL_GENLK_PAD_CNTL__DCIO_GENLK_CLK_GSL_MASK__SHIFT 0x8
#define DCIO_GSL_GENLK_PAD_CNTL__DCIO_GENLK_VSYNC_GSL_TIMING_SYNC_SEL_MASK 0x30000
#define DCIO_GSL_GENLK_PAD_CNTL__DCIO_GENLK_VSYNC_GSL_TIMING_SYNC_SEL__SHIFT 0x10
#define DCIO_GSL_GENLK_PAD_CNTL__DCIO_GENLK_VSYNC_GSL_FLIP_LOCK_SEL_MASK 0x300000
#define DCIO_GSL_GENLK_PAD_CNTL__DCIO_GENLK_VSYNC_GSL_FLIP_LOCK_SEL__SHIFT 0x14
#define DCIO_GSL_GENLK_PAD_CNTL__DCIO_GENLK_VSYNC_GSL_MASK_MASK 0x3000000
#define DCIO_GSL_GENLK_PAD_CNTL__DCIO_GENLK_VSYNC_GSL_MASK__SHIFT 0x18
#define DCIO_GSL_SWAPLOCK_PAD_CNTL__DCIO_SWAPLOCK_A_GSL_TIMING_SYNC_SEL_MASK 0x3
#define DCIO_GSL_SWAPLOCK_PAD_CNTL__DCIO_SWAPLOCK_A_GSL_TIMING_SYNC_SEL__SHIFT 0x0
#define DCIO_GSL_SWAPLOCK_PAD_CNTL__DCIO_SWAPLOCK_A_GSL_FLIP_LOCK_SEL_MASK 0x30
#define DCIO_GSL_SWAPLOCK_PAD_CNTL__DCIO_SWAPLOCK_A_GSL_FLIP_LOCK_SEL__SHIFT 0x4
#define DCIO_GSL_SWAPLOCK_PAD_CNTL__DCIO_SWAPLOCK_A_GSL_MASK_MASK 0x300
#define DCIO_GSL_SWAPLOCK_PAD_CNTL__DCIO_SWAPLOCK_A_GSL_MASK__SHIFT 0x8
#define DCIO_GSL_SWAPLOCK_PAD_CNTL__DCIO_SWAPLOCK_B_GSL_TIMING_SYNC_SEL_MASK 0x30000
#define DCIO_GSL_SWAPLOCK_PAD_CNTL__DCIO_SWAPLOCK_B_GSL_TIMING_SYNC_SEL__SHIFT 0x10
#define DCIO_GSL_SWAPLOCK_PAD_CNTL__DCIO_SWAPLOCK_B_GSL_FLIP_LOCK_SEL_MASK 0x300000
#define DCIO_GSL_SWAPLOCK_PAD_CNTL__DCIO_SWAPLOCK_B_GSL_FLIP_LOCK_SEL__SHIFT 0x14
#define DCIO_GSL_SWAPLOCK_PAD_CNTL__DCIO_SWAPLOCK_B_GSL_MASK_MASK 0x3000000
#define DCIO_GSL_SWAPLOCK_PAD_CNTL__DCIO_SWAPLOCK_B_GSL_MASK__SHIFT 0x18
#define DCIO_GSL0_CNTL__DCIO_GSL0_VSYNC_SEL_MASK 0x7
#define DCIO_GSL0_CNTL__DCIO_GSL0_VSYNC_SEL__SHIFT 0x0
#define DCIO_GSL0_CNTL__DCIO_GSL0_TIMING_SYNC_SEL_MASK 0x700
#define DCIO_GSL0_CNTL__DCIO_GSL0_TIMING_SYNC_SEL__SHIFT 0x8
#define DCIO_GSL0_CNTL__DCIO_GSL0_GLOBAL_UNLOCK_SEL_MASK 0x70000
#define DCIO_GSL0_CNTL__DCIO_GSL0_GLOBAL_UNLOCK_SEL__SHIFT 0x10
#define DCIO_GSL1_CNTL__DCIO_GSL1_VSYNC_SEL_MASK 0x7
#define DCIO_GSL1_CNTL__DCIO_GSL1_VSYNC_SEL__SHIFT 0x0
#define DCIO_GSL1_CNTL__DCIO_GSL1_TIMING_SYNC_SEL_MASK 0x700
#define DCIO_GSL1_CNTL__DCIO_GSL1_TIMING_SYNC_SEL__SHIFT 0x8
#define DCIO_GSL1_CNTL__DCIO_GSL1_GLOBAL_UNLOCK_SEL_MASK 0x70000
#define DCIO_GSL1_CNTL__DCIO_GSL1_GLOBAL_UNLOCK_SEL__SHIFT 0x10
#define DCIO_GSL2_CNTL__DCIO_GSL2_VSYNC_SEL_MASK 0x7
#define DCIO_GSL2_CNTL__DCIO_GSL2_VSYNC_SEL__SHIFT 0x0
#define DCIO_GSL2_CNTL__DCIO_GSL2_TIMING_SYNC_SEL_MASK 0x700
#define DCIO_GSL2_CNTL__DCIO_GSL2_TIMING_SYNC_SEL__SHIFT 0x8
#define DCIO_GSL2_CNTL__DCIO_GSL2_GLOBAL_UNLOCK_SEL_MASK 0x70000
#define DCIO_GSL2_CNTL__DCIO_GSL2_GLOBAL_UNLOCK_SEL__SHIFT 0x10
#define DC_GPU_TIMER_START_POSITION_V_UPDATE__DC_GPU_TIMER_START_POSITION_D1_V_UPDATE_MASK 0x7
#define DC_GPU_TIMER_START_POSITION_V_UPDATE__DC_GPU_TIMER_START_POSITION_D1_V_UPDATE__SHIFT 0x0
#define DC_GPU_TIMER_START_POSITION_V_UPDATE__DC_GPU_TIMER_START_POSITION_D2_V_UPDATE_MASK 0x70
#define DC_GPU_TIMER_START_POSITION_V_UPDATE__DC_GPU_TIMER_START_POSITION_D2_V_UPDATE__SHIFT 0x4
#define DC_GPU_TIMER_START_POSITION_V_UPDATE__DC_GPU_TIMER_START_POSITION_D3_V_UPDATE_MASK 0x700
#define DC_GPU_TIMER_START_POSITION_V_UPDATE__DC_GPU_TIMER_START_POSITION_D3_V_UPDATE__SHIFT 0x8
#define DC_GPU_TIMER_START_POSITION_V_UPDATE__DC_GPU_TIMER_START_POSITION_D4_V_UPDATE_MASK 0x7000
#define DC_GPU_TIMER_START_POSITION_V_UPDATE__DC_GPU_TIMER_START_POSITION_D4_V_UPDATE__SHIFT 0xc
#define DC_GPU_TIMER_START_POSITION_V_UPDATE__DC_GPU_TIMER_START_POSITION_D5_V_UPDATE_MASK 0x70000
#define DC_GPU_TIMER_START_POSITION_V_UPDATE__DC_GPU_TIMER_START_POSITION_D5_V_UPDATE__SHIFT 0x10
#define DC_GPU_TIMER_START_POSITION_V_UPDATE__DC_GPU_TIMER_START_POSITION_D6_V_UPDATE_MASK 0x700000
#define DC_GPU_TIMER_START_POSITION_V_UPDATE__DC_GPU_TIMER_START_POSITION_D6_V_UPDATE__SHIFT 0x14
#define DC_GPU_TIMER_START_POSITION_P_FLIP__DC_GPU_TIMER_START_POSITION_D1_P_FLIP_MASK 0x7
#define DC_GPU_TIMER_START_POSITION_P_FLIP__DC_GPU_TIMER_START_POSITION_D1_P_FLIP__SHIFT 0x0
#define DC_GPU_TIMER_START_POSITION_P_FLIP__DC_GPU_TIMER_START_POSITION_D2_P_FLIP_MASK 0x70
#define DC_GPU_TIMER_START_POSITION_P_FLIP__DC_GPU_TIMER_START_POSITION_D2_P_FLIP__SHIFT 0x4
#define DC_GPU_TIMER_START_POSITION_P_FLIP__DC_GPU_TIMER_START_POSITION_D3_P_FLIP_MASK 0x700
#define DC_GPU_TIMER_START_POSITION_P_FLIP__DC_GPU_TIMER_START_POSITION_D3_P_FLIP__SHIFT 0x8
#define DC_GPU_TIMER_START_POSITION_P_FLIP__DC_GPU_TIMER_START_POSITION_D4_P_FLIP_MASK 0x7000
#define DC_GPU_TIMER_START_POSITION_P_FLIP__DC_GPU_TIMER_START_POSITION_D4_P_FLIP__SHIFT 0xc
#define DC_GPU_TIMER_START_POSITION_P_FLIP__DC_GPU_TIMER_START_POSITION_D5_P_FLIP_MASK 0x70000
#define DC_GPU_TIMER_START_POSITION_P_FLIP__DC_GPU_TIMER_START_POSITION_D5_P_FLIP__SHIFT 0x10
#define DC_GPU_TIMER_START_POSITION_P_FLIP__DC_GPU_TIMER_START_POSITION_D6_P_FLIP_MASK 0x700000
#define DC_GPU_TIMER_START_POSITION_P_FLIP__DC_GPU_TIMER_START_POSITION_D6_P_FLIP__SHIFT 0x14
#define DC_GPU_TIMER_READ__DC_GPU_TIMER_READ_MASK 0xffffffff
#define DC_GPU_TIMER_READ__DC_GPU_TIMER_READ__SHIFT 0x0
#define DC_GPU_TIMER_READ_CNTL__DC_GPU_TIMER_READ_SELECT_MASK 0x3f
#define DC_GPU_TIMER_READ_CNTL__DC_GPU_TIMER_READ_SELECT__SHIFT 0x0
#define DC_GPU_TIMER_READ_CNTL__DC_GPU_TIMER_START_POSITION_D1_VSYNC_NOM_MASK 0x700
#define DC_GPU_TIMER_READ_CNTL__DC_GPU_TIMER_START_POSITION_D1_VSYNC_NOM__SHIFT 0x8
#define DC_GPU_TIMER_READ_CNTL__DC_GPU_TIMER_START_POSITION_D2_VSYNC_NOM_MASK 0x3800
#define DC_GPU_TIMER_READ_CNTL__DC_GPU_TIMER_START_POSITION_D2_VSYNC_NOM__SHIFT 0xb
#define DC_GPU_TIMER_READ_CNTL__DC_GPU_TIMER_START_POSITION_D3_VSYNC_NOM_MASK 0x1c000
#define DC_GPU_TIMER_READ_CNTL__DC_GPU_TIMER_START_POSITION_D3_VSYNC_NOM__SHIFT 0xe
#define DC_GPU_TIMER_READ_CNTL__DC_GPU_TIMER_START_POSITION_D4_VSYNC_NOM_MASK 0xe0000
#define DC_GPU_TIMER_READ_CNTL__DC_GPU_TIMER_START_POSITION_D4_VSYNC_NOM__SHIFT 0x11
#define DC_GPU_TIMER_READ_CNTL__DC_GPU_TIMER_START_POSITION_D5_VSYNC_NOM_MASK 0x700000
#define DC_GPU_TIMER_READ_CNTL__DC_GPU_TIMER_START_POSITION_D5_VSYNC_NOM__SHIFT 0x14
#define DC_GPU_TIMER_READ_CNTL__DC_GPU_TIMER_START_POSITION_D6_VSYNC_NOM_MASK 0x3800000
#define DC_GPU_TIMER_READ_CNTL__DC_GPU_TIMER_START_POSITION_D6_VSYNC_NOM__SHIFT 0x17
#define DCO_CLK_CNTL__DCO_TEST_CLK_SEL_MASK 0x1f
#define DCO_CLK_CNTL__DCO_TEST_CLK_SEL__SHIFT 0x0
#define DCO_CLK_CNTL__DISPCLK_R_DCO_GATE_DIS_MASK 0x20
#define DCO_CLK_CNTL__DISPCLK_R_DCO_GATE_DIS__SHIFT 0x5
#define DCO_CLK_CNTL__DISPCLK_G_ABM_GATE_DIS_MASK 0x40
#define DCO_CLK_CNTL__DISPCLK_G_ABM_GATE_DIS__SHIFT 0x6
#define DCO_CLK_CNTL__DISPCLK_G_DVO_GATE_DIS_MASK 0x80
#define DCO_CLK_CNTL__DISPCLK_G_DVO_GATE_DIS__SHIFT 0x7
#define DCO_CLK_CNTL__DISPCLK_G_DACA_GATE_DIS_MASK 0x100
#define DCO_CLK_CNTL__DISPCLK_G_DACA_GATE_DIS__SHIFT 0x8
#define DCO_CLK_CNTL__DISPCLK_G_DACB_GATE_DIS_MASK 0x200
#define DCO_CLK_CNTL__DISPCLK_G_DACB_GATE_DIS__SHIFT 0x9
#define DCO_CLK_CNTL__DISPCLK_R_ABM_GATE_DIS_MASK 0x1000
#define DCO_CLK_CNTL__DISPCLK_R_ABM_GATE_DIS__SHIFT 0xc
#define DCO_CLK_CNTL__DISPCLK_G_FMT0_GATE_DIS_MASK 0x10000
#define DCO_CLK_CNTL__DISPCLK_G_FMT0_GATE_DIS__SHIFT 0x10
#define DCO_CLK_CNTL__DISPCLK_G_FMT1_GATE_DIS_MASK 0x20000
#define DCO_CLK_CNTL__DISPCLK_G_FMT1_GATE_DIS__SHIFT 0x11
#define DCO_CLK_CNTL__DISPCLK_G_FMT2_GATE_DIS_MASK 0x40000
#define DCO_CLK_CNTL__DISPCLK_G_FMT2_GATE_DIS__SHIFT 0x12
#define DCO_CLK_CNTL__DISPCLK_G_FMT3_GATE_DIS_MASK 0x80000
#define DCO_CLK_CNTL__DISPCLK_G_FMT3_GATE_DIS__SHIFT 0x13
#define DCO_CLK_CNTL__DISPCLK_G_FMT4_GATE_DIS_MASK 0x100000
#define DCO_CLK_CNTL__DISPCLK_G_FMT4_GATE_DIS__SHIFT 0x14
#define DCO_CLK_CNTL__DISPCLK_G_FMT5_GATE_DIS_MASK 0x200000
#define DCO_CLK_CNTL__DISPCLK_G_FMT5_GATE_DIS__SHIFT 0x15
#define DCO_CLK_CNTL__DISPCLK_G_DIGA_GATE_DIS_MASK 0x1000000
#define DCO_CLK_CNTL__DISPCLK_G_DIGA_GATE_DIS__SHIFT 0x18
#define DCO_CLK_CNTL__DISPCLK_G_DIGB_GATE_DIS_MASK 0x2000000
#define DCO_CLK_CNTL__DISPCLK_G_DIGB_GATE_DIS__SHIFT 0x19
#define DCO_CLK_CNTL__DISPCLK_G_DIGC_GATE_DIS_MASK 0x4000000
#define DCO_CLK_CNTL__DISPCLK_G_DIGC_GATE_DIS__SHIFT 0x1a
#define DCO_CLK_CNTL__DISPCLK_G_DIGD_GATE_DIS_MASK 0x8000000
#define DCO_CLK_CNTL__DISPCLK_G_DIGD_GATE_DIS__SHIFT 0x1b
#define DCO_CLK_CNTL__DISPCLK_G_DIGE_GATE_DIS_MASK 0x10000000
#define DCO_CLK_CNTL__DISPCLK_G_DIGE_GATE_DIS__SHIFT 0x1c
#define DCO_CLK_CNTL__DISPCLK_G_DIGF_GATE_DIS_MASK 0x20000000
#define DCO_CLK_CNTL__DISPCLK_G_DIGF_GATE_DIS__SHIFT 0x1d
#define DCO_CLK_CNTL__DISPCLK_G_DIGG_GATE_DIS_MASK 0x40000000
#define DCO_CLK_CNTL__DISPCLK_G_DIGG_GATE_DIS__SHIFT 0x1e
#define DCO_CLK_RAMP_CNTL__DISPCLK_R_DCO_RAMP_DIS_MASK 0x20
#define DCO_CLK_RAMP_CNTL__DISPCLK_R_DCO_RAMP_DIS__SHIFT 0x5
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_ABM_RAMP_DIS_MASK 0x40
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_ABM_RAMP_DIS__SHIFT 0x6
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_DVO_RAMP_DIS_MASK 0x80
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_DVO_RAMP_DIS__SHIFT 0x7
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_DACA_RAMP_DIS_MASK 0x100
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_DACA_RAMP_DIS__SHIFT 0x8
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_DACB_RAMP_DIS_MASK 0x200
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_DACB_RAMP_DIS__SHIFT 0x9
#define DCO_CLK_RAMP_CNTL__DISPCLK_R_ABM_RAMP_DIS_MASK 0x1000
#define DCO_CLK_RAMP_CNTL__DISPCLK_R_ABM_RAMP_DIS__SHIFT 0xc
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_FMT0_RAMP_DIS_MASK 0x10000
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_FMT0_RAMP_DIS__SHIFT 0x10
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_FMT1_RAMP_DIS_MASK 0x20000
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_FMT1_RAMP_DIS__SHIFT 0x11
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_FMT2_RAMP_DIS_MASK 0x40000
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_FMT2_RAMP_DIS__SHIFT 0x12
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_FMT3_RAMP_DIS_MASK 0x80000
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_FMT3_RAMP_DIS__SHIFT 0x13
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_FMT4_RAMP_DIS_MASK 0x100000
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_FMT4_RAMP_DIS__SHIFT 0x14
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_FMT5_RAMP_DIS_MASK 0x200000
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_FMT5_RAMP_DIS__SHIFT 0x15
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_DIGA_RAMP_DIS_MASK 0x1000000
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_DIGA_RAMP_DIS__SHIFT 0x18
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_DIGB_RAMP_DIS_MASK 0x2000000
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_DIGB_RAMP_DIS__SHIFT 0x19
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_DIGC_RAMP_DIS_MASK 0x4000000
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_DIGC_RAMP_DIS__SHIFT 0x1a
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_DIGD_RAMP_DIS_MASK 0x8000000
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_DIGD_RAMP_DIS__SHIFT 0x1b
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_DIGE_RAMP_DIS_MASK 0x10000000
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_DIGE_RAMP_DIS__SHIFT 0x1c
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_DIGF_RAMP_DIS_MASK 0x20000000
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_DIGF_RAMP_DIS__SHIFT 0x1d
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_DIGG_RAMP_DIS_MASK 0x40000000
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_DIGG_RAMP_DIS__SHIFT 0x1e
#define DCIO_DEBUG__DCIO_DEBUG_MASK 0xffffffff
#define DCIO_DEBUG__DCIO_DEBUG__SHIFT 0x0
#define DCO_DCFE_EXT_VSYNC_CNTL__DCO_DCFE0_EXT_VSYNC_MUX_MASK 0x7
#define DCO_DCFE_EXT_VSYNC_CNTL__DCO_DCFE0_EXT_VSYNC_MUX__SHIFT 0x0
#define DCO_DCFE_EXT_VSYNC_CNTL__DCO_DCFE1_EXT_VSYNC_MUX_MASK 0x70
#define DCO_DCFE_EXT_VSYNC_CNTL__DCO_DCFE1_EXT_VSYNC_MUX__SHIFT 0x4
#define DCO_DCFE_EXT_VSYNC_CNTL__DCO_DCFE2_EXT_VSYNC_MUX_MASK 0x700
#define DCO_DCFE_EXT_VSYNC_CNTL__DCO_DCFE2_EXT_VSYNC_MUX__SHIFT 0x8
#define DCO_DCFE_EXT_VSYNC_CNTL__DCO_DCFE3_EXT_VSYNC_MUX_MASK 0x7000
#define DCO_DCFE_EXT_VSYNC_CNTL__DCO_DCFE3_EXT_VSYNC_MUX__SHIFT 0xc
#define DCO_DCFE_EXT_VSYNC_CNTL__DCO_DCFE4_EXT_VSYNC_MUX_MASK 0x70000
#define DCO_DCFE_EXT_VSYNC_CNTL__DCO_DCFE4_EXT_VSYNC_MUX__SHIFT 0x10
#define DCO_DCFE_EXT_VSYNC_CNTL__DCO_DCFE5_EXT_VSYNC_MUX_MASK 0x700000
#define DCO_DCFE_EXT_VSYNC_CNTL__DCO_DCFE5_EXT_VSYNC_MUX__SHIFT 0x14
#define DCO_DCFE_EXT_VSYNC_CNTL__DCO_SWAPLOCKB_EXT_VSYNC_MASK_MASK 0x7000000
#define DCO_DCFE_EXT_VSYNC_CNTL__DCO_SWAPLOCKB_EXT_VSYNC_MASK__SHIFT 0x18
#define DCO_DCFE_EXT_VSYNC_CNTL__DCO_GENERICB_EXT_VSYNC_MASK_MASK 0x70000000
#define DCO_DCFE_EXT_VSYNC_CNTL__DCO_GENERICB_EXT_VSYNC_MASK__SHIFT 0x1c
#define DCO_DCFE_EXT_VSYNC_CNTL__DCO_CRTC_MANUAL_FLOW_CONTROL_MASK 0x80000000
#define DCO_DCFE_EXT_VSYNC_CNTL__DCO_CRTC_MANUAL_FLOW_CONTROL__SHIFT 0x1f
#define DCIO_TEST_DEBUG_INDEX__DCIO_TEST_DEBUG_INDEX_MASK 0xff
#define DCIO_TEST_DEBUG_INDEX__DCIO_TEST_DEBUG_INDEX__SHIFT 0x0
#define DCIO_TEST_DEBUG_INDEX__DCIO_TEST_DEBUG_WRITE_EN_MASK 0x100
#define DCIO_TEST_DEBUG_INDEX__DCIO_TEST_DEBUG_WRITE_EN__SHIFT 0x8
#define DCIO_TEST_DEBUG_DATA__DCIO_TEST_DEBUG_DATA_MASK 0xffffffff
#define DCIO_TEST_DEBUG_DATA__DCIO_TEST_DEBUG_DATA__SHIFT 0x0
#define DCIO_DEBUG1__DOUT_DCIO_MVP_DVOCNTL_A0_REG_MASK 0x3
#define DCIO_DEBUG1__DOUT_DCIO_MVP_DVOCNTL_A0_REG__SHIFT 0x0
#define DCIO_DEBUG1__DOUT_DCIO_MVP_DVOCNTL_MASK_REG_MASK 0xc
#define DCIO_DEBUG1__DOUT_DCIO_MVP_DVOCNTL_MASK_REG__SHIFT 0x2
#define DCIO_DEBUG1__DOUT_DCIO_MVP_DVOCNTL_EN_REG_MASK 0x30
#define DCIO_DEBUG1__DOUT_DCIO_MVP_DVOCNTL_EN_REG__SHIFT 0x4
#define DCIO_DEBUG1__DOUT_DCIO_MVP_DVOCNTL_A0_MASK 0xc0
#define DCIO_DEBUG1__DOUT_DCIO_MVP_DVOCNTL_A0__SHIFT 0x6
#define DCIO_DEBUG1__DOUT_DCIO_MVP_DVOCNTL_SEL0_MASK 0x300
#define DCIO_DEBUG1__DOUT_DCIO_MVP_DVOCNTL_SEL0__SHIFT 0x8
#define DCIO_DEBUG1__DOUT_DCIO_MVP_DVOCNTL_EN_MASK 0xc00
#define DCIO_DEBUG1__DOUT_DCIO_MVP_DVOCNTL_EN__SHIFT 0xa
#define DCIO_DEBUG1__DOUT_DCIO_MVP_DVOCLK_C_MASK 0x1000
#define DCIO_DEBUG1__DOUT_DCIO_MVP_DVOCLK_C__SHIFT 0xc
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_A0_REG_MASK 0x2000
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_A0_REG__SHIFT 0xd
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_A0_PREMUX_MASK 0x4000
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_A0_PREMUX__SHIFT 0xe
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_A0_MASK 0x8000
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_A0__SHIFT 0xf
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_EN_REG_MASK 0x10000
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_EN_REG__SHIFT 0x10
#define DCIO_DEBUG1__DOUT_DCIO_DVO_HSYNC_TRISTATE_MASK 0x20000
#define DCIO_DEBUG1__DOUT_DCIO_DVO_HSYNC_TRISTATE__SHIFT 0x11
#define DCIO_DEBUG1__DOUT_DCIO_DVO_CLK_TRISTATE_MASK 0x40000
#define DCIO_DEBUG1__DOUT_DCIO_DVO_CLK_TRISTATE__SHIFT 0x12
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_EN_PREMUX_MASK 0x80000
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_EN_PREMUX__SHIFT 0x13
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_EN_MASK 0x100000
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_EN__SHIFT 0x14
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_MUX_MASK 0x200000
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_MUX__SHIFT 0x15
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_MASK_REG_MASK 0x400000
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_MASK_REG__SHIFT 0x16
#define DCIO_DEBUG1__DOUT_DCIO_DVO_ENABLE_MASK 0x800000
#define DCIO_DEBUG1__DOUT_DCIO_DVO_ENABLE__SHIFT 0x17
#define DCIO_DEBUG1__DOUT_DCIO_DVO_VSYNC_TRISTATE_MASK 0x1000000
#define DCIO_DEBUG1__DOUT_DCIO_DVO_VSYNC_TRISTATE__SHIFT 0x18
#define DCIO_DEBUG1__DOUT_DCIO_DVO_RATE_SEL_MASK 0x2000000
#define DCIO_DEBUG1__DOUT_DCIO_DVO_RATE_SEL__SHIFT 0x19
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_SEL0_PREMUX_MASK 0x4000000
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_SEL0_PREMUX__SHIFT 0x1a
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_SEL0_MASK 0x8000000
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_SEL0__SHIFT 0x1b
#define DCIO_DEBUG2__DCIO_DEBUG2_MASK 0xffffffff
#define DCIO_DEBUG2__DCIO_DEBUG2__SHIFT 0x0
#define DCIO_DEBUG3__DCIO_DEBUG3_MASK 0xffffffff
#define DCIO_DEBUG3__DCIO_DEBUG3__SHIFT 0x0
#define DCIO_DEBUG4__DCIO_DEBUG4_MASK 0xffffffff
#define DCIO_DEBUG4__DCIO_DEBUG4__SHIFT 0x0
#define DCIO_DEBUG5__DCIO_DEBUG5_MASK 0xffffffff
#define DCIO_DEBUG5__DCIO_DEBUG5__SHIFT 0x0
#define DCIO_DEBUG6__DCIO_DEBUG6_MASK 0xffffffff
#define DCIO_DEBUG6__DCIO_DEBUG6__SHIFT 0x0
#define DCIO_DEBUG7__DCIO_DEBUG7_MASK 0xffffffff
#define DCIO_DEBUG7__DCIO_DEBUG7__SHIFT 0x0
#define DCIO_DEBUG8__DCIO_DEBUG8_MASK 0xffffffff
#define DCIO_DEBUG8__DCIO_DEBUG8__SHIFT 0x0
#define DCIO_DEBUG9__DCIO_DEBUG9_MASK 0xffffffff
#define DCIO_DEBUG9__DCIO_DEBUG9__SHIFT 0x0
#define DCIO_DEBUGA__DCIO_DEBUGA_MASK 0xffffffff
#define DCIO_DEBUGA__DCIO_DEBUGA__SHIFT 0x0
#define DCIO_DEBUGB__DCIO_DEBUGB_MASK 0xffffffff
#define DCIO_DEBUGB__DCIO_DEBUGB__SHIFT 0x0
#define DCIO_DEBUGC__DCIO_DEBUGC_MASK 0xffffffff
#define DCIO_DEBUGC__DCIO_DEBUGC__SHIFT 0x0
#define DCIO_DEBUGD__DCIO_DEBUGD_MASK 0xffffffff
#define DCIO_DEBUGD__DCIO_DEBUGD__SHIFT 0x0
#define DCIO_DEBUGE__DCIO_DIGA_DEBUG_MASK 0xffffffff
#define DCIO_DEBUGE__DCIO_DIGA_DEBUG__SHIFT 0x0
#define DCIO_DEBUGF__DCIO_DIGB_DEBUG_MASK 0xffffffff
#define DCIO_DEBUGF__DCIO_DIGB_DEBUG__SHIFT 0x0
#define DCIO_DEBUG10__DCIO_DIGC_DEBUG_MASK 0xffffffff
#define DCIO_DEBUG10__DCIO_DIGC_DEBUG__SHIFT 0x0
#define DCIO_DEBUG11__DCIO_DIGD_DEBUG_MASK 0xffffffff
#define DCIO_DEBUG11__DCIO_DIGD_DEBUG__SHIFT 0x0
#define DCIO_DEBUG12__DCIO_DIGE_DEBUG_MASK 0xffffffff
#define DCIO_DEBUG12__DCIO_DIGE_DEBUG__SHIFT 0x0
#define DCIO_DEBUG13__DCIO_DIGF_DEBUG_MASK 0xffffffff
#define DCIO_DEBUG13__DCIO_DIGF_DEBUG__SHIFT 0x0
#define DCIO_DEBUG14__DCIO_DIGG_DEBUG_MASK 0xffffffff
#define DCIO_DEBUG14__DCIO_DIGG_DEBUG__SHIFT 0x0
#define DCIO_DEBUG15__DCIO_DEBUG15_MASK 0xffffffff
#define DCIO_DEBUG15__DCIO_DEBUG15__SHIFT 0x0
#define DCIO_DEBUG_ID__DCIO_DEBUG_ID_MASK 0xffffffff
#define DCIO_DEBUG_ID__DCIO_DEBUG_ID__SHIFT 0x0
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICA_MASK_MASK 0x1
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICA_MASK__SHIFT 0x0
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICA_PD_DIS_MASK 0x2
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICA_PD_DIS__SHIFT 0x1
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICA_RECV_MASK 0x4
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICA_RECV__SHIFT 0x2
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICB_MASK_MASK 0x10
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICB_MASK__SHIFT 0x4
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICB_PD_DIS_MASK 0x20
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICB_PD_DIS__SHIFT 0x5
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICB_RECV_MASK 0x40
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICB_RECV__SHIFT 0x6
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICC_MASK_MASK 0x100
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICC_MASK__SHIFT 0x8
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICC_PD_DIS_MASK 0x200
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICC_PD_DIS__SHIFT 0x9
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICC_RECV_MASK 0x400
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICC_RECV__SHIFT 0xa
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICD_MASK_MASK 0x1000
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICD_MASK__SHIFT 0xc
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICD_PD_DIS_MASK 0x2000
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICD_PD_DIS__SHIFT 0xd
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICD_RECV_MASK 0x4000
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICD_RECV__SHIFT 0xe
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICE_MASK_MASK 0x10000
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICE_MASK__SHIFT 0x10
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICE_PD_DIS_MASK 0x20000
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICE_PD_DIS__SHIFT 0x11
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICE_RECV_MASK 0x40000
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICE_RECV__SHIFT 0x12
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICF_MASK_MASK 0x100000
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICF_MASK__SHIFT 0x14
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICF_PD_DIS_MASK 0x200000
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICF_PD_DIS__SHIFT 0x15
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICF_RECV_MASK 0x400000
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICF_RECV__SHIFT 0x16
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICG_MASK_MASK 0x1000000
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICG_MASK__SHIFT 0x18
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICG_PD_DIS_MASK 0x2000000
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICG_PD_DIS__SHIFT 0x19
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICG_RECV_MASK 0x4000000
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICG_RECV__SHIFT 0x1a
#define DC_GPIO_GENERIC_A__DC_GPIO_GENERICA_A_MASK 0x1
#define DC_GPIO_GENERIC_A__DC_GPIO_GENERICA_A__SHIFT 0x0
#define DC_GPIO_GENERIC_A__DC_GPIO_GENERICB_A_MASK 0x100
#define DC_GPIO_GENERIC_A__DC_GPIO_GENERICB_A__SHIFT 0x8
#define DC_GPIO_GENERIC_A__DC_GPIO_GENERICC_A_MASK 0x10000
#define DC_GPIO_GENERIC_A__DC_GPIO_GENERICC_A__SHIFT 0x10
#define DC_GPIO_GENERIC_A__DC_GPIO_GENERICD_A_MASK 0x100000
#define DC_GPIO_GENERIC_A__DC_GPIO_GENERICD_A__SHIFT 0x14
#define DC_GPIO_GENERIC_A__DC_GPIO_GENERICE_A_MASK 0x200000
#define DC_GPIO_GENERIC_A__DC_GPIO_GENERICE_A__SHIFT 0x15
#define DC_GPIO_GENERIC_A__DC_GPIO_GENERICF_A_MASK 0x400000
#define DC_GPIO_GENERIC_A__DC_GPIO_GENERICF_A__SHIFT 0x16
#define DC_GPIO_GENERIC_A__DC_GPIO_GENERICG_A_MASK 0x800000
#define DC_GPIO_GENERIC_A__DC_GPIO_GENERICG_A__SHIFT 0x17
#define DC_GPIO_GENERIC_EN__DC_GPIO_GENERICA_EN_MASK 0x1
#define DC_GPIO_GENERIC_EN__DC_GPIO_GENERICA_EN__SHIFT 0x0
#define DC_GPIO_GENERIC_EN__DC_GPIO_GENERICB_EN_MASK 0x100
#define DC_GPIO_GENERIC_EN__DC_GPIO_GENERICB_EN__SHIFT 0x8
#define DC_GPIO_GENERIC_EN__DC_GPIO_GENERICC_EN_MASK 0x10000
#define DC_GPIO_GENERIC_EN__DC_GPIO_GENERICC_EN__SHIFT 0x10
#define DC_GPIO_GENERIC_EN__DC_GPIO_GENERICD_EN_MASK 0x100000
#define DC_GPIO_GENERIC_EN__DC_GPIO_GENERICD_EN__SHIFT 0x14
#define DC_GPIO_GENERIC_EN__DC_GPIO_GENERICE_EN_MASK 0x200000
#define DC_GPIO_GENERIC_EN__DC_GPIO_GENERICE_EN__SHIFT 0x15
#define DC_GPIO_GENERIC_EN__DC_GPIO_GENERICF_EN_MASK 0x400000
#define DC_GPIO_GENERIC_EN__DC_GPIO_GENERICF_EN__SHIFT 0x16
#define DC_GPIO_GENERIC_EN__DC_GPIO_GENERICG_EN_MASK 0x800000
#define DC_GPIO_GENERIC_EN__DC_GPIO_GENERICG_EN__SHIFT 0x17
#define DC_GPIO_GENERIC_Y__DC_GPIO_GENERICA_Y_MASK 0x1
#define DC_GPIO_GENERIC_Y__DC_GPIO_GENERICA_Y__SHIFT 0x0
#define DC_GPIO_GENERIC_Y__DC_GPIO_GENERICB_Y_MASK 0x100
#define DC_GPIO_GENERIC_Y__DC_GPIO_GENERICB_Y__SHIFT 0x8
#define DC_GPIO_GENERIC_Y__DC_GPIO_GENERICC_Y_MASK 0x10000
#define DC_GPIO_GENERIC_Y__DC_GPIO_GENERICC_Y__SHIFT 0x10
#define DC_GPIO_GENERIC_Y__DC_GPIO_GENERICD_Y_MASK 0x100000
#define DC_GPIO_GENERIC_Y__DC_GPIO_GENERICD_Y__SHIFT 0x14
#define DC_GPIO_GENERIC_Y__DC_GPIO_GENERICE_Y_MASK 0x200000
#define DC_GPIO_GENERIC_Y__DC_GPIO_GENERICE_Y__SHIFT 0x15
#define DC_GPIO_GENERIC_Y__DC_GPIO_GENERICF_Y_MASK 0x400000
#define DC_GPIO_GENERIC_Y__DC_GPIO_GENERICF_Y__SHIFT 0x16
#define DC_GPIO_GENERIC_Y__DC_GPIO_GENERICG_Y_MASK 0x800000
#define DC_GPIO_GENERIC_Y__DC_GPIO_GENERICG_Y__SHIFT 0x17
#define DC_GPIO_DVODATA_MASK__DC_GPIO_DVODATA_MASK_MASK 0xffffff
#define DC_GPIO_DVODATA_MASK__DC_GPIO_DVODATA_MASK__SHIFT 0x0
#define DC_GPIO_DVODATA_MASK__DC_GPIO_DVOCNTL_MASK_MASK 0x1f000000
#define DC_GPIO_DVODATA_MASK__DC_GPIO_DVOCNTL_MASK__SHIFT 0x18
#define DC_GPIO_DVODATA_MASK__DC_GPIO_DVOCLK_MASK_MASK 0x20000000
#define DC_GPIO_DVODATA_MASK__DC_GPIO_DVOCLK_MASK__SHIFT 0x1d
#define DC_GPIO_DVODATA_MASK__DC_GPIO_MVP_DVOCNTL_MASK_MASK 0xc0000000
#define DC_GPIO_DVODATA_MASK__DC_GPIO_MVP_DVOCNTL_MASK__SHIFT 0x1e
#define DC_GPIO_DVODATA_A__DC_GPIO_DVODATA_A_MASK 0xffffff
#define DC_GPIO_DVODATA_A__DC_GPIO_DVODATA_A__SHIFT 0x0
#define DC_GPIO_DVODATA_A__DC_GPIO_DVOCNTL_A_MASK 0x1f000000
#define DC_GPIO_DVODATA_A__DC_GPIO_DVOCNTL_A__SHIFT 0x18
#define DC_GPIO_DVODATA_A__DC_GPIO_DVOCLK_A_MASK 0x20000000
#define DC_GPIO_DVODATA_A__DC_GPIO_DVOCLK_A__SHIFT 0x1d
#define DC_GPIO_DVODATA_A__DC_GPIO_MVP_DVOCNTL_A_MASK 0xc0000000
#define DC_GPIO_DVODATA_A__DC_GPIO_MVP_DVOCNTL_A__SHIFT 0x1e
#define DC_GPIO_DVODATA_EN__DC_GPIO_DVODATA_EN_MASK 0xffffff
#define DC_GPIO_DVODATA_EN__DC_GPIO_DVODATA_EN__SHIFT 0x0
#define DC_GPIO_DVODATA_EN__DC_GPIO_DVOCNTL_EN_MASK 0x1f000000
#define DC_GPIO_DVODATA_EN__DC_GPIO_DVOCNTL_EN__SHIFT 0x18
#define DC_GPIO_DVODATA_EN__DC_GPIO_DVOCLK_EN_MASK 0x20000000
#define DC_GPIO_DVODATA_EN__DC_GPIO_DVOCLK_EN__SHIFT 0x1d
#define DC_GPIO_DVODATA_EN__DC_GPIO_MVP_DVOCNTL_EN_MASK 0xc0000000
#define DC_GPIO_DVODATA_EN__DC_GPIO_MVP_DVOCNTL_EN__SHIFT 0x1e
#define DC_GPIO_DVODATA_Y__DC_GPIO_DVODATA_Y_MASK 0xffffff
#define DC_GPIO_DVODATA_Y__DC_GPIO_DVODATA_Y__SHIFT 0x0
#define DC_GPIO_DVODATA_Y__DC_GPIO_DVOCNTL_Y_MASK 0x1f000000
#define DC_GPIO_DVODATA_Y__DC_GPIO_DVOCNTL_Y__SHIFT 0x18
#define DC_GPIO_DVODATA_Y__DC_GPIO_DVOCLK_Y_MASK 0x20000000
#define DC_GPIO_DVODATA_Y__DC_GPIO_DVOCLK_Y__SHIFT 0x1d
#define DC_GPIO_DVODATA_Y__DC_GPIO_MVP_DVOCNTL_Y_MASK 0xc0000000
#define DC_GPIO_DVODATA_Y__DC_GPIO_MVP_DVOCNTL_Y__SHIFT 0x1e
#define DC_GPIO_DDC1_MASK__DC_GPIO_DDC1CLK_MASK_MASK 0x1
#define DC_GPIO_DDC1_MASK__DC_GPIO_DDC1CLK_MASK__SHIFT 0x0
#define DC_GPIO_DDC1_MASK__DC_GPIO_DDC1CLK_PD_EN_MASK 0x10
#define DC_GPIO_DDC1_MASK__DC_GPIO_DDC1CLK_PD_EN__SHIFT 0x4
#define DC_GPIO_DDC1_MASK__DC_GPIO_DDC1CLK_RECV_MASK 0x40
#define DC_GPIO_DDC1_MASK__DC_GPIO_DDC1CLK_RECV__SHIFT 0x6
#define DC_GPIO_DDC1_MASK__DC_GPIO_DDC1DATA_MASK_MASK 0x100
#define DC_GPIO_DDC1_MASK__DC_GPIO_DDC1DATA_MASK__SHIFT 0x8
#define DC_GPIO_DDC1_MASK__DC_GPIO_DDC1DATA_PD_EN_MASK 0x1000
#define DC_GPIO_DDC1_MASK__DC_GPIO_DDC1DATA_PD_EN__SHIFT 0xc
#define DC_GPIO_DDC1_MASK__DC_GPIO_DDC1DATA_RECV_MASK 0x4000
#define DC_GPIO_DDC1_MASK__DC_GPIO_DDC1DATA_RECV__SHIFT 0xe
#define DC_GPIO_DDC1_MASK__AUX_PAD1_MODE_MASK 0x10000
#define DC_GPIO_DDC1_MASK__AUX_PAD1_MODE__SHIFT 0x10
#define DC_GPIO_DDC1_MASK__AUX1_POL_MASK 0x100000
#define DC_GPIO_DDC1_MASK__AUX1_POL__SHIFT 0x14
#define DC_GPIO_DDC1_MASK__ALLOW_HW_DDC1_PD_EN_MASK 0x400000
#define DC_GPIO_DDC1_MASK__ALLOW_HW_DDC1_PD_EN__SHIFT 0x16
#define DC_GPIO_DDC1_MASK__DC_GPIO_DDC1CLK_STR_MASK 0xf000000
#define DC_GPIO_DDC1_MASK__DC_GPIO_DDC1CLK_STR__SHIFT 0x18
#define DC_GPIO_DDC1_MASK__DC_GPIO_DDC1DATA_STR_MASK 0xf0000000
#define DC_GPIO_DDC1_MASK__DC_GPIO_DDC1DATA_STR__SHIFT 0x1c
#define DC_GPIO_DDC1_A__DC_GPIO_DDC1CLK_A_MASK 0x1
#define DC_GPIO_DDC1_A__DC_GPIO_DDC1CLK_A__SHIFT 0x0
#define DC_GPIO_DDC1_A__DC_GPIO_DDC1DATA_A_MASK 0x100
#define DC_GPIO_DDC1_A__DC_GPIO_DDC1DATA_A__SHIFT 0x8
#define DC_GPIO_DDC1_EN__DC_GPIO_DDC1CLK_EN_MASK 0x1
#define DC_GPIO_DDC1_EN__DC_GPIO_DDC1CLK_EN__SHIFT 0x0
#define DC_GPIO_DDC1_EN__DC_GPIO_DDC1DATA_EN_MASK 0x100
#define DC_GPIO_DDC1_EN__DC_GPIO_DDC1DATA_EN__SHIFT 0x8
#define DC_GPIO_DDC1_Y__DC_GPIO_DDC1CLK_Y_MASK 0x1
#define DC_GPIO_DDC1_Y__DC_GPIO_DDC1CLK_Y__SHIFT 0x0
#define DC_GPIO_DDC1_Y__DC_GPIO_DDC1DATA_Y_MASK 0x100
#define DC_GPIO_DDC1_Y__DC_GPIO_DDC1DATA_Y__SHIFT 0x8
#define DC_GPIO_DDC2_MASK__DC_GPIO_DDC2CLK_MASK_MASK 0x1
#define DC_GPIO_DDC2_MASK__DC_GPIO_DDC2CLK_MASK__SHIFT 0x0
#define DC_GPIO_DDC2_MASK__DC_GPIO_DDC2CLK_PD_EN_MASK 0x10
#define DC_GPIO_DDC2_MASK__DC_GPIO_DDC2CLK_PD_EN__SHIFT 0x4
#define DC_GPIO_DDC2_MASK__DC_GPIO_DDC2CLK_RECV_MASK 0x40
#define DC_GPIO_DDC2_MASK__DC_GPIO_DDC2CLK_RECV__SHIFT 0x6
#define DC_GPIO_DDC2_MASK__DC_GPIO_DDC2DATA_MASK_MASK 0x100
#define DC_GPIO_DDC2_MASK__DC_GPIO_DDC2DATA_MASK__SHIFT 0x8
#define DC_GPIO_DDC2_MASK__DC_GPIO_DDC2DATA_PD_EN_MASK 0x1000
#define DC_GPIO_DDC2_MASK__DC_GPIO_DDC2DATA_PD_EN__SHIFT 0xc
#define DC_GPIO_DDC2_MASK__DC_GPIO_DDC2DATA_RECV_MASK 0x4000
#define DC_GPIO_DDC2_MASK__DC_GPIO_DDC2DATA_RECV__SHIFT 0xe
#define DC_GPIO_DDC2_MASK__AUX_PAD2_MODE_MASK 0x10000
#define DC_GPIO_DDC2_MASK__AUX_PAD2_MODE__SHIFT 0x10
#define DC_GPIO_DDC2_MASK__AUX2_POL_MASK 0x100000
#define DC_GPIO_DDC2_MASK__AUX2_POL__SHIFT 0x14
#define DC_GPIO_DDC2_MASK__ALLOW_HW_DDC2_PD_EN_MASK 0x400000
#define DC_GPIO_DDC2_MASK__ALLOW_HW_DDC2_PD_EN__SHIFT 0x16
#define DC_GPIO_DDC2_MASK__DC_GPIO_DDC2CLK_STR_MASK 0xf000000
#define DC_GPIO_DDC2_MASK__DC_GPIO_DDC2CLK_STR__SHIFT 0x18
#define DC_GPIO_DDC2_MASK__DC_GPIO_DDC2DATA_STR_MASK 0xf0000000
#define DC_GPIO_DDC2_MASK__DC_GPIO_DDC2DATA_STR__SHIFT 0x1c
#define DC_GPIO_DDC2_A__DC_GPIO_DDC2CLK_A_MASK 0x1
#define DC_GPIO_DDC2_A__DC_GPIO_DDC2CLK_A__SHIFT 0x0
#define DC_GPIO_DDC2_A__DC_GPIO_DDC2DATA_A_MASK 0x100
#define DC_GPIO_DDC2_A__DC_GPIO_DDC2DATA_A__SHIFT 0x8
#define DC_GPIO_DDC2_EN__DC_GPIO_DDC2CLK_EN_MASK 0x1
#define DC_GPIO_DDC2_EN__DC_GPIO_DDC2CLK_EN__SHIFT 0x0
#define DC_GPIO_DDC2_EN__DC_GPIO_DDC2DATA_EN_MASK 0x100
#define DC_GPIO_DDC2_EN__DC_GPIO_DDC2DATA_EN__SHIFT 0x8
#define DC_GPIO_DDC2_Y__DC_GPIO_DDC2CLK_Y_MASK 0x1
#define DC_GPIO_DDC2_Y__DC_GPIO_DDC2CLK_Y__SHIFT 0x0
#define DC_GPIO_DDC2_Y__DC_GPIO_DDC2DATA_Y_MASK 0x100
#define DC_GPIO_DDC2_Y__DC_GPIO_DDC2DATA_Y__SHIFT 0x8
#define DC_GPIO_DDC3_MASK__DC_GPIO_DDC3CLK_MASK_MASK 0x1
#define DC_GPIO_DDC3_MASK__DC_GPIO_DDC3CLK_MASK__SHIFT 0x0
#define DC_GPIO_DDC3_MASK__DC_GPIO_DDC3CLK_PD_EN_MASK 0x10
#define DC_GPIO_DDC3_MASK__DC_GPIO_DDC3CLK_PD_EN__SHIFT 0x4
#define DC_GPIO_DDC3_MASK__DC_GPIO_DDC3CLK_RECV_MASK 0x40
#define DC_GPIO_DDC3_MASK__DC_GPIO_DDC3CLK_RECV__SHIFT 0x6
#define DC_GPIO_DDC3_MASK__DC_GPIO_DDC3DATA_MASK_MASK 0x100
#define DC_GPIO_DDC3_MASK__DC_GPIO_DDC3DATA_MASK__SHIFT 0x8
#define DC_GPIO_DDC3_MASK__DC_GPIO_DDC3DATA_PD_EN_MASK 0x1000
#define DC_GPIO_DDC3_MASK__DC_GPIO_DDC3DATA_PD_EN__SHIFT 0xc
#define DC_GPIO_DDC3_MASK__DC_GPIO_DDC3DATA_RECV_MASK 0x4000
#define DC_GPIO_DDC3_MASK__DC_GPIO_DDC3DATA_RECV__SHIFT 0xe
#define DC_GPIO_DDC3_MASK__AUX_PAD3_MODE_MASK 0x10000
#define DC_GPIO_DDC3_MASK__AUX_PAD3_MODE__SHIFT 0x10
#define DC_GPIO_DDC3_MASK__AUX3_POL_MASK 0x100000
#define DC_GPIO_DDC3_MASK__AUX3_POL__SHIFT 0x14
#define DC_GPIO_DDC3_MASK__ALLOW_HW_DDC3_PD_EN_MASK 0x400000
#define DC_GPIO_DDC3_MASK__ALLOW_HW_DDC3_PD_EN__SHIFT 0x16
#define DC_GPIO_DDC3_MASK__DC_GPIO_DDC3CLK_STR_MASK 0xf000000
#define DC_GPIO_DDC3_MASK__DC_GPIO_DDC3CLK_STR__SHIFT 0x18
#define DC_GPIO_DDC3_MASK__DC_GPIO_DDC3DATA_STR_MASK 0xf0000000
#define DC_GPIO_DDC3_MASK__DC_GPIO_DDC3DATA_STR__SHIFT 0x1c
#define DC_GPIO_DDC3_A__DC_GPIO_DDC3CLK_A_MASK 0x1
#define DC_GPIO_DDC3_A__DC_GPIO_DDC3CLK_A__SHIFT 0x0
#define DC_GPIO_DDC3_A__DC_GPIO_DDC3DATA_A_MASK 0x100
#define DC_GPIO_DDC3_A__DC_GPIO_DDC3DATA_A__SHIFT 0x8
#define DC_GPIO_DDC3_EN__DC_GPIO_DDC3CLK_EN_MASK 0x1
#define DC_GPIO_DDC3_EN__DC_GPIO_DDC3CLK_EN__SHIFT 0x0
#define DC_GPIO_DDC3_EN__DC_GPIO_DDC3DATA_EN_MASK 0x100
#define DC_GPIO_DDC3_EN__DC_GPIO_DDC3DATA_EN__SHIFT 0x8
#define DC_GPIO_DDC3_Y__DC_GPIO_DDC3CLK_Y_MASK 0x1
#define DC_GPIO_DDC3_Y__DC_GPIO_DDC3CLK_Y__SHIFT 0x0
#define DC_GPIO_DDC3_Y__DC_GPIO_DDC3DATA_Y_MASK 0x100
#define DC_GPIO_DDC3_Y__DC_GPIO_DDC3DATA_Y__SHIFT 0x8
#define DC_GPIO_DDC4_MASK__DC_GPIO_DDC4CLK_MASK_MASK 0x1
#define DC_GPIO_DDC4_MASK__DC_GPIO_DDC4CLK_MASK__SHIFT 0x0
#define DC_GPIO_DDC4_MASK__DC_GPIO_DDC4CLK_PD_EN_MASK 0x10
#define DC_GPIO_DDC4_MASK__DC_GPIO_DDC4CLK_PD_EN__SHIFT 0x4
#define DC_GPIO_DDC4_MASK__DC_GPIO_DDC4CLK_RECV_MASK 0x40
#define DC_GPIO_DDC4_MASK__DC_GPIO_DDC4CLK_RECV__SHIFT 0x6
#define DC_GPIO_DDC4_MASK__DC_GPIO_DDC4DATA_MASK_MASK 0x100
#define DC_GPIO_DDC4_MASK__DC_GPIO_DDC4DATA_MASK__SHIFT 0x8
#define DC_GPIO_DDC4_MASK__DC_GPIO_DDC4DATA_PD_EN_MASK 0x1000
#define DC_GPIO_DDC4_MASK__DC_GPIO_DDC4DATA_PD_EN__SHIFT 0xc
#define DC_GPIO_DDC4_MASK__DC_GPIO_DDC4DATA_RECV_MASK 0x4000
#define DC_GPIO_DDC4_MASK__DC_GPIO_DDC4DATA_RECV__SHIFT 0xe
#define DC_GPIO_DDC4_MASK__AUX_PAD4_MODE_MASK 0x10000
#define DC_GPIO_DDC4_MASK__AUX_PAD4_MODE__SHIFT 0x10
#define DC_GPIO_DDC4_MASK__AUX4_POL_MASK 0x100000
#define DC_GPIO_DDC4_MASK__AUX4_POL__SHIFT 0x14
#define DC_GPIO_DDC4_MASK__ALLOW_HW_DDC4_PD_EN_MASK 0x400000
#define DC_GPIO_DDC4_MASK__ALLOW_HW_DDC4_PD_EN__SHIFT 0x16
#define DC_GPIO_DDC4_MASK__DC_GPIO_DDC4CLK_STR_MASK 0xf000000
#define DC_GPIO_DDC4_MASK__DC_GPIO_DDC4CLK_STR__SHIFT 0x18
#define DC_GPIO_DDC4_MASK__DC_GPIO_DDC4DATA_STR_MASK 0xf0000000
#define DC_GPIO_DDC4_MASK__DC_GPIO_DDC4DATA_STR__SHIFT 0x1c
#define DC_GPIO_DDC4_A__DC_GPIO_DDC4CLK_A_MASK 0x1
#define DC_GPIO_DDC4_A__DC_GPIO_DDC4CLK_A__SHIFT 0x0
#define DC_GPIO_DDC4_A__DC_GPIO_DDC4DATA_A_MASK 0x100
#define DC_GPIO_DDC4_A__DC_GPIO_DDC4DATA_A__SHIFT 0x8
#define DC_GPIO_DDC4_EN__DC_GPIO_DDC4CLK_EN_MASK 0x1
#define DC_GPIO_DDC4_EN__DC_GPIO_DDC4CLK_EN__SHIFT 0x0
#define DC_GPIO_DDC4_EN__DC_GPIO_DDC4DATA_EN_MASK 0x100
#define DC_GPIO_DDC4_EN__DC_GPIO_DDC4DATA_EN__SHIFT 0x8
#define DC_GPIO_DDC4_Y__DC_GPIO_DDC4CLK_Y_MASK 0x1
#define DC_GPIO_DDC4_Y__DC_GPIO_DDC4CLK_Y__SHIFT 0x0
#define DC_GPIO_DDC4_Y__DC_GPIO_DDC4DATA_Y_MASK 0x100
#define DC_GPIO_DDC4_Y__DC_GPIO_DDC4DATA_Y__SHIFT 0x8
#define DC_GPIO_DDC5_MASK__DC_GPIO_DDC5CLK_MASK_MASK 0x1
#define DC_GPIO_DDC5_MASK__DC_GPIO_DDC5CLK_MASK__SHIFT 0x0
#define DC_GPIO_DDC5_MASK__DC_GPIO_DDC5CLK_PD_EN_MASK 0x10
#define DC_GPIO_DDC5_MASK__DC_GPIO_DDC5CLK_PD_EN__SHIFT 0x4
#define DC_GPIO_DDC5_MASK__DC_GPIO_DDC5CLK_RECV_MASK 0x40
#define DC_GPIO_DDC5_MASK__DC_GPIO_DDC5CLK_RECV__SHIFT 0x6
#define DC_GPIO_DDC5_MASK__DC_GPIO_DDC5DATA_MASK_MASK 0x100
#define DC_GPIO_DDC5_MASK__DC_GPIO_DDC5DATA_MASK__SHIFT 0x8
#define DC_GPIO_DDC5_MASK__DC_GPIO_DDC5DATA_PD_EN_MASK 0x1000
#define DC_GPIO_DDC5_MASK__DC_GPIO_DDC5DATA_PD_EN__SHIFT 0xc
#define DC_GPIO_DDC5_MASK__DC_GPIO_DDC5DATA_RECV_MASK 0x4000
#define DC_GPIO_DDC5_MASK__DC_GPIO_DDC5DATA_RECV__SHIFT 0xe
#define DC_GPIO_DDC5_MASK__AUX_PAD5_MODE_MASK 0x10000
#define DC_GPIO_DDC5_MASK__AUX_PAD5_MODE__SHIFT 0x10
#define DC_GPIO_DDC5_MASK__AUX5_POL_MASK 0x100000
#define DC_GPIO_DDC5_MASK__AUX5_POL__SHIFT 0x14
#define DC_GPIO_DDC5_MASK__ALLOW_HW_DDC5_PD_EN_MASK 0x400000
#define DC_GPIO_DDC5_MASK__ALLOW_HW_DDC5_PD_EN__SHIFT 0x16
#define DC_GPIO_DDC5_MASK__DC_GPIO_DDC5CLK_STR_MASK 0xf000000
#define DC_GPIO_DDC5_MASK__DC_GPIO_DDC5CLK_STR__SHIFT 0x18
#define DC_GPIO_DDC5_MASK__DC_GPIO_DDC5DATA_STR_MASK 0xf0000000
#define DC_GPIO_DDC5_MASK__DC_GPIO_DDC5DATA_STR__SHIFT 0x1c
#define DC_GPIO_DDC5_A__DC_GPIO_DDC5CLK_A_MASK 0x1
#define DC_GPIO_DDC5_A__DC_GPIO_DDC5CLK_A__SHIFT 0x0
#define DC_GPIO_DDC5_A__DC_GPIO_DDC5DATA_A_MASK 0x100
#define DC_GPIO_DDC5_A__DC_GPIO_DDC5DATA_A__SHIFT 0x8
#define DC_GPIO_DDC5_EN__DC_GPIO_DDC5CLK_EN_MASK 0x1
#define DC_GPIO_DDC5_EN__DC_GPIO_DDC5CLK_EN__SHIFT 0x0
#define DC_GPIO_DDC5_EN__DC_GPIO_DDC5DATA_EN_MASK 0x100
#define DC_GPIO_DDC5_EN__DC_GPIO_DDC5DATA_EN__SHIFT 0x8
#define DC_GPIO_DDC5_Y__DC_GPIO_DDC5CLK_Y_MASK 0x1
#define DC_GPIO_DDC5_Y__DC_GPIO_DDC5CLK_Y__SHIFT 0x0
#define DC_GPIO_DDC5_Y__DC_GPIO_DDC5DATA_Y_MASK 0x100
#define DC_GPIO_DDC5_Y__DC_GPIO_DDC5DATA_Y__SHIFT 0x8
#define DC_GPIO_DDC6_MASK__DC_GPIO_DDC6CLK_MASK_MASK 0x1
#define DC_GPIO_DDC6_MASK__DC_GPIO_DDC6CLK_MASK__SHIFT 0x0
#define DC_GPIO_DDC6_MASK__DC_GPIO_DDC6CLK_PD_EN_MASK 0x10
#define DC_GPIO_DDC6_MASK__DC_GPIO_DDC6CLK_PD_EN__SHIFT 0x4
#define DC_GPIO_DDC6_MASK__DC_GPIO_DDC6CLK_RECV_MASK 0x40
#define DC_GPIO_DDC6_MASK__DC_GPIO_DDC6CLK_RECV__SHIFT 0x6
#define DC_GPIO_DDC6_MASK__DC_GPIO_DDC6DATA_MASK_MASK 0x100
#define DC_GPIO_DDC6_MASK__DC_GPIO_DDC6DATA_MASK__SHIFT 0x8
#define DC_GPIO_DDC6_MASK__DC_GPIO_DDC6DATA_PD_EN_MASK 0x1000
#define DC_GPIO_DDC6_MASK__DC_GPIO_DDC6DATA_PD_EN__SHIFT 0xc
#define DC_GPIO_DDC6_MASK__DC_GPIO_DDC6DATA_RECV_MASK 0x4000
#define DC_GPIO_DDC6_MASK__DC_GPIO_DDC6DATA_RECV__SHIFT 0xe
#define DC_GPIO_DDC6_MASK__AUX_PAD6_MODE_MASK 0x10000
#define DC_GPIO_DDC6_MASK__AUX_PAD6_MODE__SHIFT 0x10
#define DC_GPIO_DDC6_MASK__AUX6_POL_MASK 0x100000
#define DC_GPIO_DDC6_MASK__AUX6_POL__SHIFT 0x14
#define DC_GPIO_DDC6_MASK__ALLOW_HW_DDC6_PD_EN_MASK 0x400000
#define DC_GPIO_DDC6_MASK__ALLOW_HW_DDC6_PD_EN__SHIFT 0x16
#define DC_GPIO_DDC6_MASK__DC_GPIO_DDC6CLK_STR_MASK 0xf000000
#define DC_GPIO_DDC6_MASK__DC_GPIO_DDC6CLK_STR__SHIFT 0x18
#define DC_GPIO_DDC6_MASK__DC_GPIO_DDC6DATA_STR_MASK 0xf0000000
#define DC_GPIO_DDC6_MASK__DC_GPIO_DDC6DATA_STR__SHIFT 0x1c
#define DC_GPIO_DDC6_A__DC_GPIO_DDC6CLK_A_MASK 0x1
#define DC_GPIO_DDC6_A__DC_GPIO_DDC6CLK_A__SHIFT 0x0
#define DC_GPIO_DDC6_A__DC_GPIO_DDC6DATA_A_MASK 0x100
#define DC_GPIO_DDC6_A__DC_GPIO_DDC6DATA_A__SHIFT 0x8
#define DC_GPIO_DDC6_EN__DC_GPIO_DDC6CLK_EN_MASK 0x1
#define DC_GPIO_DDC6_EN__DC_GPIO_DDC6CLK_EN__SHIFT 0x0
#define DC_GPIO_DDC6_EN__DC_GPIO_DDC6DATA_EN_MASK 0x100
#define DC_GPIO_DDC6_EN__DC_GPIO_DDC6DATA_EN__SHIFT 0x8
#define DC_GPIO_DDC6_Y__DC_GPIO_DDC6CLK_Y_MASK 0x1
#define DC_GPIO_DDC6_Y__DC_GPIO_DDC6CLK_Y__SHIFT 0x0
#define DC_GPIO_DDC6_Y__DC_GPIO_DDC6DATA_Y_MASK 0x100
#define DC_GPIO_DDC6_Y__DC_GPIO_DDC6DATA_Y__SHIFT 0x8
#define DC_GPIO_DDCVGA_MASK__DC_GPIO_DDCVGACLK_MASK_MASK 0x1
#define DC_GPIO_DDCVGA_MASK__DC_GPIO_DDCVGACLK_MASK__SHIFT 0x0
#define DC_GPIO_DDCVGA_MASK__DC_GPIO_DDCVGACLK_RECV_MASK 0x40
#define DC_GPIO_DDCVGA_MASK__DC_GPIO_DDCVGACLK_RECV__SHIFT 0x6
#define DC_GPIO_DDCVGA_MASK__DC_GPIO_DDCVGADATA_MASK_MASK 0x100
#define DC_GPIO_DDCVGA_MASK__DC_GPIO_DDCVGADATA_MASK__SHIFT 0x8
#define DC_GPIO_DDCVGA_MASK__DC_GPIO_DDCVGADATA_PD_EN_MASK 0x1000
#define DC_GPIO_DDCVGA_MASK__DC_GPIO_DDCVGADATA_PD_EN__SHIFT 0xc
#define DC_GPIO_DDCVGA_MASK__DC_GPIO_DDCVGADATA_RECV_MASK 0x4000
#define DC_GPIO_DDCVGA_MASK__DC_GPIO_DDCVGADATA_RECV__SHIFT 0xe
#define DC_GPIO_DDCVGA_MASK__AUX_PADVGA_MODE_MASK 0x10000
#define DC_GPIO_DDCVGA_MASK__AUX_PADVGA_MODE__SHIFT 0x10
#define DC_GPIO_DDCVGA_MASK__AUXVGA_POL_MASK 0x100000
#define DC_GPIO_DDCVGA_MASK__AUXVGA_POL__SHIFT 0x14
#define DC_GPIO_DDCVGA_MASK__ALLOW_HW_DDCVGA_PD_EN_MASK 0x400000
#define DC_GPIO_DDCVGA_MASK__ALLOW_HW_DDCVGA_PD_EN__SHIFT 0x16
#define DC_GPIO_DDCVGA_MASK__DC_GPIO_DDCVGACLK_STR_MASK 0xf000000
#define DC_GPIO_DDCVGA_MASK__DC_GPIO_DDCVGACLK_STR__SHIFT 0x18
#define DC_GPIO_DDCVGA_MASK__DC_GPIO_DDCVGADATA_STR_MASK 0xf0000000
#define DC_GPIO_DDCVGA_MASK__DC_GPIO_DDCVGADATA_STR__SHIFT 0x1c
#define DC_GPIO_DDCVGA_A__DC_GPIO_DDCVGACLK_A_MASK 0x1
#define DC_GPIO_DDCVGA_A__DC_GPIO_DDCVGACLK_A__SHIFT 0x0
#define DC_GPIO_DDCVGA_A__DC_GPIO_DDCVGADATA_A_MASK 0x100
#define DC_GPIO_DDCVGA_A__DC_GPIO_DDCVGADATA_A__SHIFT 0x8
#define DC_GPIO_DDCVGA_EN__DC_GPIO_DDCVGACLK_EN_MASK 0x1
#define DC_GPIO_DDCVGA_EN__DC_GPIO_DDCVGACLK_EN__SHIFT 0x0
#define DC_GPIO_DDCVGA_EN__DC_GPIO_DDCVGADATA_EN_MASK 0x100
#define DC_GPIO_DDCVGA_EN__DC_GPIO_DDCVGADATA_EN__SHIFT 0x8
#define DC_GPIO_DDCVGA_Y__DC_GPIO_DDCVGACLK_Y_MASK 0x1
#define DC_GPIO_DDCVGA_Y__DC_GPIO_DDCVGACLK_Y__SHIFT 0x0
#define DC_GPIO_DDCVGA_Y__DC_GPIO_DDCVGADATA_Y_MASK 0x100
#define DC_GPIO_DDCVGA_Y__DC_GPIO_DDCVGADATA_Y__SHIFT 0x8
#define DC_GPIO_SYNCA_MASK__DC_GPIO_HSYNCA_MASK_MASK 0x1
#define DC_GPIO_SYNCA_MASK__DC_GPIO_HSYNCA_MASK__SHIFT 0x0
#define DC_GPIO_SYNCA_MASK__DC_GPIO_HSYNCA_PD_DIS_MASK 0x10
#define DC_GPIO_SYNCA_MASK__DC_GPIO_HSYNCA_PD_DIS__SHIFT 0x4
#define DC_GPIO_SYNCA_MASK__DC_GPIO_HSYNCA_RECV_MASK 0x40
#define DC_GPIO_SYNCA_MASK__DC_GPIO_HSYNCA_RECV__SHIFT 0x6
#define DC_GPIO_SYNCA_MASK__DC_GPIO_VSYNCA_MASK_MASK 0x100
#define DC_GPIO_SYNCA_MASK__DC_GPIO_VSYNCA_MASK__SHIFT 0x8
#define DC_GPIO_SYNCA_MASK__DC_GPIO_VSYNCA_PD_DIS_MASK 0x1000
#define DC_GPIO_SYNCA_MASK__DC_GPIO_VSYNCA_PD_DIS__SHIFT 0xc
#define DC_GPIO_SYNCA_MASK__DC_GPIO_VSYNCA_RECV_MASK 0x4000
#define DC_GPIO_SYNCA_MASK__DC_GPIO_VSYNCA_RECV__SHIFT 0xe
#define DC_GPIO_SYNCA_MASK__DC_GPIO_HSYNCA_CRTC_HSYNC_MASK_MASK 0x7000000
#define DC_GPIO_SYNCA_MASK__DC_GPIO_HSYNCA_CRTC_HSYNC_MASK__SHIFT 0x18
#define DC_GPIO_SYNCA_MASK__DC_GPIO_VSYNCA_CRTC_VSYNC_MASK_MASK 0x70000000
#define DC_GPIO_SYNCA_MASK__DC_GPIO_VSYNCA_CRTC_VSYNC_MASK__SHIFT 0x1c
#define DC_GPIO_SYNCA_A__DC_GPIO_HSYNCA_A_MASK 0x1
#define DC_GPIO_SYNCA_A__DC_GPIO_HSYNCA_A__SHIFT 0x0
#define DC_GPIO_SYNCA_A__DC_GPIO_VSYNCA_A_MASK 0x100
#define DC_GPIO_SYNCA_A__DC_GPIO_VSYNCA_A__SHIFT 0x8
#define DC_GPIO_SYNCA_EN__DC_GPIO_HSYNCA_EN_MASK 0x1
#define DC_GPIO_SYNCA_EN__DC_GPIO_HSYNCA_EN__SHIFT 0x0
#define DC_GPIO_SYNCA_EN__DC_GPIO_VSYNCA_EN_MASK 0x100
#define DC_GPIO_SYNCA_EN__DC_GPIO_VSYNCA_EN__SHIFT 0x8
#define DC_GPIO_SYNCA_Y__DC_GPIO_HSYNCA_Y_MASK 0x1
#define DC_GPIO_SYNCA_Y__DC_GPIO_HSYNCA_Y__SHIFT 0x0
#define DC_GPIO_SYNCA_Y__DC_GPIO_VSYNCA_Y_MASK 0x100
#define DC_GPIO_SYNCA_Y__DC_GPIO_VSYNCA_Y__SHIFT 0x8
#define DC_GPIO_GENLK_MASK__DC_GPIO_GENLK_CLK_MASK_MASK 0x1
#define DC_GPIO_GENLK_MASK__DC_GPIO_GENLK_CLK_MASK__SHIFT 0x0
#define DC_GPIO_GENLK_MASK__DC_GPIO_GENLK_CLK_PD_DIS_MASK 0x2
#define DC_GPIO_GENLK_MASK__DC_GPIO_GENLK_CLK_PD_DIS__SHIFT 0x1
#define DC_GPIO_GENLK_MASK__DC_GPIO_GENLK_CLK_RECV_MASK 0x4
#define DC_GPIO_GENLK_MASK__DC_GPIO_GENLK_CLK_RECV__SHIFT 0x2
#define DC_GPIO_GENLK_MASK__DC_GPIO_GENLK_CLK_PU_EN_MASK 0x8
#define DC_GPIO_GENLK_MASK__DC_GPIO_GENLK_CLK_PU_EN__SHIFT 0x3
#define DC_GPIO_GENLK_MASK__DC_GPIO_GENLK_VSYNC_MASK_MASK 0x100
#define DC_GPIO_GENLK_MASK__DC_GPIO_GENLK_VSYNC_MASK__SHIFT 0x8
#define DC_GPIO_GENLK_MASK__DC_GPIO_GENLK_VSYNC_PD_DIS_MASK 0x200
#define DC_GPIO_GENLK_MASK__DC_GPIO_GENLK_VSYNC_PD_DIS__SHIFT 0x9
#define DC_GPIO_GENLK_MASK__DC_GPIO_GENLK_VSYNC_RECV_MASK 0x400
#define DC_GPIO_GENLK_MASK__DC_GPIO_GENLK_VSYNC_RECV__SHIFT 0xa
#define DC_GPIO_GENLK_MASK__DC_GPIO_GENLK_VSYNC_PU_EN_MASK 0x800
#define DC_GPIO_GENLK_MASK__DC_GPIO_GENLK_VSYNC_PU_EN__SHIFT 0xb
#define DC_GPIO_GENLK_MASK__DC_GPIO_SWAPLOCK_A_MASK_MASK 0x10000
#define DC_GPIO_GENLK_MASK__DC_GPIO_SWAPLOCK_A_MASK__SHIFT 0x10
#define DC_GPIO_GENLK_MASK__DC_GPIO_SWAPLOCK_A_PD_DIS_MASK 0x20000
#define DC_GPIO_GENLK_MASK__DC_GPIO_SWAPLOCK_A_PD_DIS__SHIFT 0x11
#define DC_GPIO_GENLK_MASK__DC_GPIO_SWAPLOCK_A_RECV_MASK 0x40000
#define DC_GPIO_GENLK_MASK__DC_GPIO_SWAPLOCK_A_RECV__SHIFT 0x12
#define DC_GPIO_GENLK_MASK__DC_GPIO_SWAPLOCK_A_PU_EN_MASK 0x80000
#define DC_GPIO_GENLK_MASK__DC_GPIO_SWAPLOCK_A_PU_EN__SHIFT 0x13
#define DC_GPIO_GENLK_MASK__DC_GPIO_SWAPLOCK_B_MASK_MASK 0x1000000
#define DC_GPIO_GENLK_MASK__DC_GPIO_SWAPLOCK_B_MASK__SHIFT 0x18
#define DC_GPIO_GENLK_MASK__DC_GPIO_SWAPLOCK_B_PD_DIS_MASK 0x2000000
#define DC_GPIO_GENLK_MASK__DC_GPIO_SWAPLOCK_B_PD_DIS__SHIFT 0x19
#define DC_GPIO_GENLK_MASK__DC_GPIO_SWAPLOCK_B_RECV_MASK 0x4000000
#define DC_GPIO_GENLK_MASK__DC_GPIO_SWAPLOCK_B_RECV__SHIFT 0x1a
#define DC_GPIO_GENLK_MASK__DC_GPIO_SWAPLOCK_B_PU_EN_MASK 0x8000000
#define DC_GPIO_GENLK_MASK__DC_GPIO_SWAPLOCK_B_PU_EN__SHIFT 0x1b
#define DC_GPIO_GENLK_A__DC_GPIO_GENLK_CLK_A_MASK 0x1
#define DC_GPIO_GENLK_A__DC_GPIO_GENLK_CLK_A__SHIFT 0x0
#define DC_GPIO_GENLK_A__DC_GPIO_GENLK_VSYNC_A_MASK 0x100
#define DC_GPIO_GENLK_A__DC_GPIO_GENLK_VSYNC_A__SHIFT 0x8
#define DC_GPIO_GENLK_A__DC_GPIO_SWAPLOCK_A_A_MASK 0x10000
#define DC_GPIO_GENLK_A__DC_GPIO_SWAPLOCK_A_A__SHIFT 0x10
#define DC_GPIO_GENLK_A__DC_GPIO_SWAPLOCK_B_A_MASK 0x1000000
#define DC_GPIO_GENLK_A__DC_GPIO_SWAPLOCK_B_A__SHIFT 0x18
#define DC_GPIO_GENLK_EN__DC_GPIO_GENLK_CLK_EN_MASK 0x1
#define DC_GPIO_GENLK_EN__DC_GPIO_GENLK_CLK_EN__SHIFT 0x0
#define DC_GPIO_GENLK_EN__DC_GPIO_GENLK_VSYNC_EN_MASK 0x100
#define DC_GPIO_GENLK_EN__DC_GPIO_GENLK_VSYNC_EN__SHIFT 0x8
#define DC_GPIO_GENLK_EN__DC_GPIO_SWAPLOCK_A_EN_MASK 0x10000
#define DC_GPIO_GENLK_EN__DC_GPIO_SWAPLOCK_A_EN__SHIFT 0x10
#define DC_GPIO_GENLK_EN__DC_GPIO_SWAPLOCK_B_EN_MASK 0x1000000
#define DC_GPIO_GENLK_EN__DC_GPIO_SWAPLOCK_B_EN__SHIFT 0x18
#define DC_GPIO_GENLK_Y__DC_GPIO_GENLK_CLK_Y_MASK 0x1
#define DC_GPIO_GENLK_Y__DC_GPIO_GENLK_CLK_Y__SHIFT 0x0
#define DC_GPIO_GENLK_Y__DC_GPIO_GENLK_VSYNC_Y_MASK 0x100
#define DC_GPIO_GENLK_Y__DC_GPIO_GENLK_VSYNC_Y__SHIFT 0x8
#define DC_GPIO_GENLK_Y__DC_GPIO_SWAPLOCK_A_Y_MASK 0x10000
#define DC_GPIO_GENLK_Y__DC_GPIO_SWAPLOCK_A_Y__SHIFT 0x10
#define DC_GPIO_GENLK_Y__DC_GPIO_SWAPLOCK_B_Y_MASK 0x1000000
#define DC_GPIO_GENLK_Y__DC_GPIO_SWAPLOCK_B_Y__SHIFT 0x18
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD1_MASK_MASK 0x1
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD1_MASK__SHIFT 0x0
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD1_PD_DIS_MASK 0x10
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD1_PD_DIS__SHIFT 0x4
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD1_RECV_MASK 0x40
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD1_RECV__SHIFT 0x6
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD2_MASK_MASK 0x100
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD2_MASK__SHIFT 0x8
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD2_PD_DIS_MASK 0x200
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD2_PD_DIS__SHIFT 0x9
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD2_RECV_MASK 0x400
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD2_RECV__SHIFT 0xa
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD3_MASK_MASK 0x10000
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD3_MASK__SHIFT 0x10
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD3_PD_DIS_MASK 0x20000
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD3_PD_DIS__SHIFT 0x11
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD3_RECV_MASK 0x40000
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD3_RECV__SHIFT 0x12
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD4_MASK_MASK 0x100000
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD4_MASK__SHIFT 0x14
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD4_PD_DIS_MASK 0x200000
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD4_PD_DIS__SHIFT 0x15
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD4_RECV_MASK 0x400000
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD4_RECV__SHIFT 0x16
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD5_MASK_MASK 0x1000000
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD5_MASK__SHIFT 0x18
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD5_PD_DIS_MASK 0x2000000
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD5_PD_DIS__SHIFT 0x19
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD5_RECV_MASK 0x4000000
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD5_RECV__SHIFT 0x1a
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD6_MASK_MASK 0x10000000
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD6_MASK__SHIFT 0x1c
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD6_PD_DIS_MASK 0x20000000
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD6_PD_DIS__SHIFT 0x1d
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD6_RECV_MASK 0x40000000
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD6_RECV__SHIFT 0x1e
#define DC_GPIO_HPD_A__DC_GPIO_HPD1_A_MASK 0x1
#define DC_GPIO_HPD_A__DC_GPIO_HPD1_A__SHIFT 0x0
#define DC_GPIO_HPD_A__DC_GPIO_HPD2_A_MASK 0x100
#define DC_GPIO_HPD_A__DC_GPIO_HPD2_A__SHIFT 0x8
#define DC_GPIO_HPD_A__DC_GPIO_HPD3_A_MASK 0x10000
#define DC_GPIO_HPD_A__DC_GPIO_HPD3_A__SHIFT 0x10
#define DC_GPIO_HPD_A__DC_GPIO_HPD4_A_MASK 0x1000000
#define DC_GPIO_HPD_A__DC_GPIO_HPD4_A__SHIFT 0x18
#define DC_GPIO_HPD_A__DC_GPIO_HPD5_A_MASK 0x4000000
#define DC_GPIO_HPD_A__DC_GPIO_HPD5_A__SHIFT 0x1a
#define DC_GPIO_HPD_A__DC_GPIO_HPD6_A_MASK 0x10000000
#define DC_GPIO_HPD_A__DC_GPIO_HPD6_A__SHIFT 0x1c
#define DC_GPIO_HPD_EN__DC_GPIO_HPD1_EN_MASK 0x1
#define DC_GPIO_HPD_EN__DC_GPIO_HPD1_EN__SHIFT 0x0
#define DC_GPIO_HPD_EN__DC_GPIO_HPD2_EN_MASK 0x100
#define DC_GPIO_HPD_EN__DC_GPIO_HPD2_EN__SHIFT 0x8
#define DC_GPIO_HPD_EN__DC_GPIO_HPD3_EN_MASK 0x10000
#define DC_GPIO_HPD_EN__DC_GPIO_HPD3_EN__SHIFT 0x10
#define DC_GPIO_HPD_EN__DC_GPIO_HPD4_EN_MASK 0x1000000
#define DC_GPIO_HPD_EN__DC_GPIO_HPD4_EN__SHIFT 0x18
#define DC_GPIO_HPD_EN__DC_GPIO_HPD5_EN_MASK 0x4000000
#define DC_GPIO_HPD_EN__DC_GPIO_HPD5_EN__SHIFT 0x1a
#define DC_GPIO_HPD_EN__DC_GPIO_HPD6_EN_MASK 0x10000000
#define DC_GPIO_HPD_EN__DC_GPIO_HPD6_EN__SHIFT 0x1c
#define DC_GPIO_HPD_Y__DC_GPIO_HPD1_Y_MASK 0x1
#define DC_GPIO_HPD_Y__DC_GPIO_HPD1_Y__SHIFT 0x0
#define DC_GPIO_HPD_Y__DC_GPIO_HPD2_Y_MASK 0x100
#define DC_GPIO_HPD_Y__DC_GPIO_HPD2_Y__SHIFT 0x8
#define DC_GPIO_HPD_Y__DC_GPIO_HPD3_Y_MASK 0x10000
#define DC_GPIO_HPD_Y__DC_GPIO_HPD3_Y__SHIFT 0x10
#define DC_GPIO_HPD_Y__DC_GPIO_HPD4_Y_MASK 0x1000000
#define DC_GPIO_HPD_Y__DC_GPIO_HPD4_Y__SHIFT 0x18
#define DC_GPIO_HPD_Y__DC_GPIO_HPD5_Y_MASK 0x4000000
#define DC_GPIO_HPD_Y__DC_GPIO_HPD5_Y__SHIFT 0x1a
#define DC_GPIO_HPD_Y__DC_GPIO_HPD6_Y_MASK 0x10000000
#define DC_GPIO_HPD_Y__DC_GPIO_HPD6_Y__SHIFT 0x1c
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_BLON_MASK_MASK 0x1
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_BLON_MASK__SHIFT 0x0
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_BLON_PD_DIS_MASK 0x10
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_BLON_PD_DIS__SHIFT 0x4
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_BLON_RECV_MASK 0x40
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_BLON_RECV__SHIFT 0x6
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_DIGON_MASK_MASK 0x100
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_DIGON_MASK__SHIFT 0x8
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_DIGON_PD_DIS_MASK 0x1000
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_DIGON_PD_DIS__SHIFT 0xc
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_DIGON_RECV_MASK 0x4000
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_DIGON_RECV__SHIFT 0xe
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_ENA_BL_MASK_MASK 0x10000
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_ENA_BL_MASK__SHIFT 0x10
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_ENA_BL_PD_DIS_MASK 0x100000
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_ENA_BL_PD_DIS__SHIFT 0x14
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_ENA_BL_RECV_MASK 0x400000
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_ENA_BL_RECV__SHIFT 0x16
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_VSYNC_IN_MASK_MASK 0x1000000
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_VSYNC_IN_MASK__SHIFT 0x18
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_VSYNC_IN_PD_DIS_MASK 0x2000000
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_VSYNC_IN_PD_DIS__SHIFT 0x19
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_VSYNC_IN_RECV_MASK 0x4000000
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_VSYNC_IN_RECV__SHIFT 0x1a
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_HSYNC_IN_MASK_MASK 0x10000000
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_HSYNC_IN_MASK__SHIFT 0x1c
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_HSYNC_IN_PD_DIS_MASK 0x20000000
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_HSYNC_IN_PD_DIS__SHIFT 0x1d
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_HSYNC_IN_RECV_MASK 0x40000000
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_HSYNC_IN_RECV__SHIFT 0x1e
#define DC_GPIO_PWRSEQ_A__DC_GPIO_BLON_A_MASK 0x1
#define DC_GPIO_PWRSEQ_A__DC_GPIO_BLON_A__SHIFT 0x0
#define DC_GPIO_PWRSEQ_A__DC_GPIO_DIGON_A_MASK 0x100
#define DC_GPIO_PWRSEQ_A__DC_GPIO_DIGON_A__SHIFT 0x8
#define DC_GPIO_PWRSEQ_A__DC_GPIO_ENA_BL_A_MASK 0x10000
#define DC_GPIO_PWRSEQ_A__DC_GPIO_ENA_BL_A__SHIFT 0x10
#define DC_GPIO_PWRSEQ_A__DC_GPIO_VSYNC_IN_A_MASK 0x1000000
#define DC_GPIO_PWRSEQ_A__DC_GPIO_VSYNC_IN_A__SHIFT 0x18
#define DC_GPIO_PWRSEQ_A__DC_GPIO_HSYNC_IN_A_MASK 0x80000000
#define DC_GPIO_PWRSEQ_A__DC_GPIO_HSYNC_IN_A__SHIFT 0x1f
#define DC_GPIO_PWRSEQ_EN__DC_GPIO_BLON_EN_MASK 0x1
#define DC_GPIO_PWRSEQ_EN__DC_GPIO_BLON_EN__SHIFT 0x0
#define DC_GPIO_PWRSEQ_EN__DC_GPIO_VARY_BL_GENERICA_EN_MASK 0x2
#define DC_GPIO_PWRSEQ_EN__DC_GPIO_VARY_BL_GENERICA_EN__SHIFT 0x1
#define DC_GPIO_PWRSEQ_EN__DC_GPIO_DIGON_EN_MASK 0x100
#define DC_GPIO_PWRSEQ_EN__DC_GPIO_DIGON_EN__SHIFT 0x8
#define DC_GPIO_PWRSEQ_EN__DC_GPIO_ENA_BL_EN_MASK 0x10000
#define DC_GPIO_PWRSEQ_EN__DC_GPIO_ENA_BL_EN__SHIFT 0x10
#define DC_GPIO_PWRSEQ_EN__DC_GPIO_VSYNC_IN_EN_MASK 0x1000000
#define DC_GPIO_PWRSEQ_EN__DC_GPIO_VSYNC_IN_EN__SHIFT 0x18
#define DC_GPIO_PWRSEQ_EN__DC_GPIO_HSYNC_IN_EN_MASK 0x80000000
#define DC_GPIO_PWRSEQ_EN__DC_GPIO_HSYNC_IN_EN__SHIFT 0x1f
#define DC_GPIO_PWRSEQ_Y__DC_GPIO_BLON_Y_MASK 0x1
#define DC_GPIO_PWRSEQ_Y__DC_GPIO_BLON_Y__SHIFT 0x0
#define DC_GPIO_PWRSEQ_Y__DC_GPIO_DIGON_Y_MASK 0x100
#define DC_GPIO_PWRSEQ_Y__DC_GPIO_DIGON_Y__SHIFT 0x8
#define DC_GPIO_PWRSEQ_Y__DC_GPIO_ENA_BL_Y_MASK 0x10000
#define DC_GPIO_PWRSEQ_Y__DC_GPIO_ENA_BL_Y__SHIFT 0x10
#define DC_GPIO_PWRSEQ_Y__DC_GPIO_VSYNC_IN_MASK 0x1000000
#define DC_GPIO_PWRSEQ_Y__DC_GPIO_VSYNC_IN__SHIFT 0x18
#define DC_GPIO_PWRSEQ_Y__DC_GPIO_HSYNC_IN_MASK 0x80000000
#define DC_GPIO_PWRSEQ_Y__DC_GPIO_HSYNC_IN__SHIFT 0x1f
#define DC_GPIO_PAD_STRENGTH_1__GENLK_STRENGTH_SN_MASK 0xf
#define DC_GPIO_PAD_STRENGTH_1__GENLK_STRENGTH_SN__SHIFT 0x0
#define DC_GPIO_PAD_STRENGTH_1__GENLK_STRENGTH_SP_MASK 0xf0
#define DC_GPIO_PAD_STRENGTH_1__GENLK_STRENGTH_SP__SHIFT 0x4
#define DC_GPIO_PAD_STRENGTH_1__SYNC_STRENGTH_SN_MASK 0xf000000
#define DC_GPIO_PAD_STRENGTH_1__SYNC_STRENGTH_SN__SHIFT 0x18
#define DC_GPIO_PAD_STRENGTH_1__SYNC_STRENGTH_SP_MASK 0xf0000000
#define DC_GPIO_PAD_STRENGTH_1__SYNC_STRENGTH_SP__SHIFT 0x1c
#define DC_GPIO_PAD_STRENGTH_2__STRENGTH_SN_MASK 0xf
#define DC_GPIO_PAD_STRENGTH_2__STRENGTH_SN__SHIFT 0x0
#define DC_GPIO_PAD_STRENGTH_2__STRENGTH_SP_MASK 0xf0
#define DC_GPIO_PAD_STRENGTH_2__STRENGTH_SP__SHIFT 0x4
#define DC_GPIO_PAD_STRENGTH_2__EXT_RESET_DRVSTRENGTH_MASK 0x700
#define DC_GPIO_PAD_STRENGTH_2__EXT_RESET_DRVSTRENGTH__SHIFT 0x8
#define DC_GPIO_PAD_STRENGTH_2__REF_27_DRVSTRENGTH_MASK 0x7000
#define DC_GPIO_PAD_STRENGTH_2__REF_27_DRVSTRENGTH__SHIFT 0xc
#define DC_GPIO_PAD_STRENGTH_2__PWRSEQ_STRENGTH_SN_MASK 0xf0000
#define DC_GPIO_PAD_STRENGTH_2__PWRSEQ_STRENGTH_SN__SHIFT 0x10
#define DC_GPIO_PAD_STRENGTH_2__PWRSEQ_STRENGTH_SP_MASK 0xf00000
#define DC_GPIO_PAD_STRENGTH_2__PWRSEQ_STRENGTH_SP__SHIFT 0x14
#define DC_GPIO_PAD_STRENGTH_2__REF_27_SRC_SEL_MASK 0xc0000000
#define DC_GPIO_PAD_STRENGTH_2__REF_27_SRC_SEL__SHIFT 0x1e
#define PHY_AUX_CNTL__AUX_PAD_SLEWN_MASK 0x1000
#define PHY_AUX_CNTL__AUX_PAD_SLEWN__SHIFT 0xc
#define PHY_AUX_CNTL__AUX_PAD_WAKE_MASK 0x4000
#define PHY_AUX_CNTL__AUX_PAD_WAKE__SHIFT 0xe
#define PHY_AUX_CNTL__AUX_PAD_RXSEL_MASK 0x10000
#define PHY_AUX_CNTL__AUX_PAD_RXSEL__SHIFT 0x10
#define DC_GPIO_I2CPAD_MASK__DC_GPIO_SCL_MASK_MASK 0x1
#define DC_GPIO_I2CPAD_MASK__DC_GPIO_SCL_MASK__SHIFT 0x0
#define DC_GPIO_I2CPAD_MASK__DC_GPIO_SCL_PD_DIS_MASK 0x2
#define DC_GPIO_I2CPAD_MASK__DC_GPIO_SCL_PD_DIS__SHIFT 0x1
#define DC_GPIO_I2CPAD_MASK__DC_GPIO_SCL_RECV_MASK 0x4
#define DC_GPIO_I2CPAD_MASK__DC_GPIO_SCL_RECV__SHIFT 0x2
#define DC_GPIO_I2CPAD_MASK__DC_GPIO_SDA_MASK_MASK 0x10
#define DC_GPIO_I2CPAD_MASK__DC_GPIO_SDA_MASK__SHIFT 0x4
#define DC_GPIO_I2CPAD_MASK__DC_GPIO_SDA_PD_DIS_MASK 0x20
#define DC_GPIO_I2CPAD_MASK__DC_GPIO_SDA_PD_DIS__SHIFT 0x5
#define DC_GPIO_I2CPAD_MASK__DC_GPIO_SDA_RECV_MASK 0x40
#define DC_GPIO_I2CPAD_MASK__DC_GPIO_SDA_RECV__SHIFT 0x6
#define DC_GPIO_I2CPAD_A__DC_GPIO_SCL_A_MASK 0x1
#define DC_GPIO_I2CPAD_A__DC_GPIO_SCL_A__SHIFT 0x0
#define DC_GPIO_I2CPAD_A__DC_GPIO_SDA_A_MASK 0x2
#define DC_GPIO_I2CPAD_A__DC_GPIO_SDA_A__SHIFT 0x1
#define DC_GPIO_I2CPAD_EN__DC_GPIO_SCL_EN_MASK 0x1
#define DC_GPIO_I2CPAD_EN__DC_GPIO_SCL_EN__SHIFT 0x0
#define DC_GPIO_I2CPAD_EN__DC_GPIO_SDA_EN_MASK 0x2
#define DC_GPIO_I2CPAD_EN__DC_GPIO_SDA_EN__SHIFT 0x1
#define DC_GPIO_I2CPAD_Y__DC_GPIO_SCL_Y_MASK 0x1
#define DC_GPIO_I2CPAD_Y__DC_GPIO_SCL_Y__SHIFT 0x0
#define DC_GPIO_I2CPAD_Y__DC_GPIO_SDA_Y_MASK 0x2
#define DC_GPIO_I2CPAD_Y__DC_GPIO_SDA_Y__SHIFT 0x1
#define DC_GPIO_I2CPAD_STRENGTH__I2C_STRENGTH_SN_MASK 0xf
#define DC_GPIO_I2CPAD_STRENGTH__I2C_STRENGTH_SN__SHIFT 0x0
#define DC_GPIO_I2CPAD_STRENGTH__I2C_STRENGTH_SP_MASK 0xf0
#define DC_GPIO_I2CPAD_STRENGTH__I2C_STRENGTH_SP__SHIFT 0x4
#define DVO_STRENGTH_CONTROL__DVO_SP_MASK 0xf
#define DVO_STRENGTH_CONTROL__DVO_SP__SHIFT 0x0
#define DVO_STRENGTH_CONTROL__DVO_SN_MASK 0xf0
#define DVO_STRENGTH_CONTROL__DVO_SN__SHIFT 0x4
#define DVO_STRENGTH_CONTROL__DVOCLK_SP_MASK 0xf00
#define DVO_STRENGTH_CONTROL__DVOCLK_SP__SHIFT 0x8
#define DVO_STRENGTH_CONTROL__DVOCLK_SN_MASK 0xf000
#define DVO_STRENGTH_CONTROL__DVOCLK_SN__SHIFT 0xc
#define DVO_STRENGTH_CONTROL__DVO_DRVSTRENGTH_MASK 0x70000
#define DVO_STRENGTH_CONTROL__DVO_DRVSTRENGTH__SHIFT 0x10
#define DVO_STRENGTH_CONTROL__DVOCLK_DRVSTRENGTH_MASK 0x700000
#define DVO_STRENGTH_CONTROL__DVOCLK_DRVSTRENGTH__SHIFT 0x14
#define DVO_STRENGTH_CONTROL__FLDO_VITNE_DRVSTRENGTH_MASK 0x7000000
#define DVO_STRENGTH_CONTROL__FLDO_VITNE_DRVSTRENGTH__SHIFT 0x18
#define DVO_STRENGTH_CONTROL__DVO_LSB_VMODE_MASK 0x10000000
#define DVO_STRENGTH_CONTROL__DVO_LSB_VMODE__SHIFT 0x1c
#define DVO_STRENGTH_CONTROL__DVO_MSB_VMODE_MASK 0x20000000
#define DVO_STRENGTH_CONTROL__DVO_MSB_VMODE__SHIFT 0x1d
#define DVO_VREF_CONTROL__DVO_VREFPON_MASK 0x1
#define DVO_VREF_CONTROL__DVO_VREFPON__SHIFT 0x0
#define DVO_VREF_CONTROL__DVO_VREFSEL_MASK 0x2
#define DVO_VREF_CONTROL__DVO_VREFSEL__SHIFT 0x1
#define DVO_VREF_CONTROL__DVO_VREFCAL_MASK 0xf0
#define DVO_VREF_CONTROL__DVO_VREFCAL__SHIFT 0x4
#define DVO_SKEW_ADJUST__DVO_SKEW_ADJUST_MASK 0xffffffff
#define DVO_SKEW_ADJUST__DVO_SKEW_ADJUST__SHIFT 0x0
#define UNIPHYAB_TPG_CONTROL__UNIPHYAB_STATIC_TEST_PATTERN_MASK 0x3ff
#define UNIPHYAB_TPG_CONTROL__UNIPHYAB_STATIC_TEST_PATTERN__SHIFT 0x0
#define UNIPHYAB_TPG_CONTROL__UNIPHYAB_TPG_EN_MASK 0x10000
#define UNIPHYAB_TPG_CONTROL__UNIPHYAB_TPG_EN__SHIFT 0x10
#define UNIPHYAB_TPG_CONTROL__UNIPHYAB_TPG_SEL_MASK 0xe0000
#define UNIPHYAB_TPG_CONTROL__UNIPHYAB_TPG_SEL__SHIFT 0x11
#define UNIPHYAB_TPG_SEED__UNIPHYAB_TPG_SEED_MASK 0x7fffff
#define UNIPHYAB_TPG_SEED__UNIPHYAB_TPG_SEED__SHIFT 0x0
#define UNIPHYCD_TPG_CONTROL__UNIPHYCD_STATIC_TEST_PATTERN_MASK 0x3ff
#define UNIPHYCD_TPG_CONTROL__UNIPHYCD_STATIC_TEST_PATTERN__SHIFT 0x0
#define UNIPHYCD_TPG_CONTROL__UNIPHYCD_TPG_EN_MASK 0x10000
#define UNIPHYCD_TPG_CONTROL__UNIPHYCD_TPG_EN__SHIFT 0x10
#define UNIPHYCD_TPG_CONTROL__UNIPHYCD_TPG_SEL_MASK 0xe0000
#define UNIPHYCD_TPG_CONTROL__UNIPHYCD_TPG_SEL__SHIFT 0x11
#define UNIPHYCD_TPG_SEED__UNIPHYCD_TPG_SEED_MASK 0x7fffff
#define UNIPHYCD_TPG_SEED__UNIPHYCD_TPG_SEED__SHIFT 0x0
#define UNIPHYEF_TPG_CONTROL__UNIPHYEF_STATIC_TEST_PATTERN_MASK 0x3ff
#define UNIPHYEF_TPG_CONTROL__UNIPHYEF_STATIC_TEST_PATTERN__SHIFT 0x0
#define UNIPHYEF_TPG_CONTROL__UNIPHYEF_TPG_EN_MASK 0x10000
#define UNIPHYEF_TPG_CONTROL__UNIPHYEF_TPG_EN__SHIFT 0x10
#define UNIPHYEF_TPG_CONTROL__UNIPHYEF_TPG_SEL_MASK 0xe0000
#define UNIPHYEF_TPG_CONTROL__UNIPHYEF_TPG_SEL__SHIFT 0x11
#define UNIPHYEF_TPG_SEED__UNIPHYEF_TPG_SEED_MASK 0x7fffff
#define UNIPHYEF_TPG_SEED__UNIPHYEF_TPG_SEED__SHIFT 0x0
#define UNIPHYGH_TPG_CONTROL__UNIPHYGH_STATIC_TEST_PATTERN_MASK 0x3ff
#define UNIPHYGH_TPG_CONTROL__UNIPHYGH_STATIC_TEST_PATTERN__SHIFT 0x0
#define UNIPHYGH_TPG_CONTROL__UNIPHYGH_TPG_EN_MASK 0x10000
#define UNIPHYGH_TPG_CONTROL__UNIPHYGH_TPG_EN__SHIFT 0x10
#define UNIPHYGH_TPG_CONTROL__UNIPHYGH_TPG_SEL_MASK 0xe0000
#define UNIPHYGH_TPG_CONTROL__UNIPHYGH_TPG_SEL__SHIFT 0x11
#define UNIPHYGH_TPG_SEED__UNIPHYGH_TPG_SEED_MASK 0x7fffff
#define UNIPHYGH_TPG_SEED__UNIPHYGH_TPG_SEED__SHIFT 0x0
#define DC_GPIO_I2S_SPDIF_MASK__DC_GPIO_I2SDATA0_MASK_MASK 0xf
#define DC_GPIO_I2S_SPDIF_MASK__DC_GPIO_I2SDATA0_MASK__SHIFT 0x0
#define DC_GPIO_I2S_SPDIF_MASK__DC_GPIO_MCLK0_MASK_MASK 0x10
#define DC_GPIO_I2S_SPDIF_MASK__DC_GPIO_MCLK0_MASK__SHIFT 0x4
#define DC_GPIO_I2S_SPDIF_MASK__DC_GPIO_BCLK0_MASK_MASK 0x20
#define DC_GPIO_I2S_SPDIF_MASK__DC_GPIO_BCLK0_MASK__SHIFT 0x5
#define DC_GPIO_I2S_SPDIF_MASK__DC_GPIO_LRCK0_MASK_MASK 0x40
#define DC_GPIO_I2S_SPDIF_MASK__DC_GPIO_LRCK0_MASK__SHIFT 0x6
#define DC_GPIO_I2S_SPDIF_MASK__DC_GPIO_SPDIF0_MASK_MASK 0x80
#define DC_GPIO_I2S_SPDIF_MASK__DC_GPIO_SPDIF0_MASK__SHIFT 0x7
#define DC_GPIO_I2S_SPDIF_MASK__DC_GPIO_I2SDATA1_MASK_MASK 0x100
#define DC_GPIO_I2S_SPDIF_MASK__DC_GPIO_I2SDATA1_MASK__SHIFT 0x8
#define DC_GPIO_I2S_SPDIF_MASK__DC_GPIO_MCLK1_MASK_MASK 0x200
#define DC_GPIO_I2S_SPDIF_MASK__DC_GPIO_MCLK1_MASK__SHIFT 0x9
#define DC_GPIO_I2S_SPDIF_MASK__DC_GPIO_BCLK1_MASK_MASK 0x400
#define DC_GPIO_I2S_SPDIF_MASK__DC_GPIO_BCLK1_MASK__SHIFT 0xa
#define DC_GPIO_I2S_SPDIF_MASK__DC_GPIO_LRCK1_MASK_MASK 0x800
#define DC_GPIO_I2S_SPDIF_MASK__DC_GPIO_LRCK1_MASK__SHIFT 0xb
#define DC_GPIO_I2S_SPDIF_MASK__DC_GPIO_SPDIF1_MASK_MASK 0x1000
#define DC_GPIO_I2S_SPDIF_MASK__DC_GPIO_SPDIF1_MASK__SHIFT 0xc
#define DC_GPIO_I2S_SPDIF_A__DC_GPIO_I2SDATA0_A_MASK 0xf
#define DC_GPIO_I2S_SPDIF_A__DC_GPIO_I2SDATA0_A__SHIFT 0x0
#define DC_GPIO_I2S_SPDIF_A__DC_GPIO_MCLK0_A_MASK 0x10
#define DC_GPIO_I2S_SPDIF_A__DC_GPIO_MCLK0_A__SHIFT 0x4
#define DC_GPIO_I2S_SPDIF_A__DC_GPIO_BCLK0_A_MASK 0x20
#define DC_GPIO_I2S_SPDIF_A__DC_GPIO_BCLK0_A__SHIFT 0x5
#define DC_GPIO_I2S_SPDIF_A__DC_GPIO_LRCK0_A_MASK 0x40
#define DC_GPIO_I2S_SPDIF_A__DC_GPIO_LRCK0_A__SHIFT 0x6
#define DC_GPIO_I2S_SPDIF_A__DC_GPIO_SPDIF0_A_MASK 0x80
#define DC_GPIO_I2S_SPDIF_A__DC_GPIO_SPDIF0_A__SHIFT 0x7
#define DC_GPIO_I2S_SPDIF_A__DC_GPIO_I2SDATA1_A_MASK 0x100
#define DC_GPIO_I2S_SPDIF_A__DC_GPIO_I2SDATA1_A__SHIFT 0x8
#define DC_GPIO_I2S_SPDIF_A__DC_GPIO_MCLK1_A_MASK 0x200
#define DC_GPIO_I2S_SPDIF_A__DC_GPIO_MCLK1_A__SHIFT 0x9
#define DC_GPIO_I2S_SPDIF_A__DC_GPIO_BCLK1_A_MASK 0x400
#define DC_GPIO_I2S_SPDIF_A__DC_GPIO_BCLK1_A__SHIFT 0xa
#define DC_GPIO_I2S_SPDIF_A__DC_GPIO_LRCK1_A_MASK 0x800
#define DC_GPIO_I2S_SPDIF_A__DC_GPIO_LRCK1_A__SHIFT 0xb
#define DC_GPIO_I2S_SPDIF_A__DC_GPIO_SPDIF1_A_MASK 0x1000
#define DC_GPIO_I2S_SPDIF_A__DC_GPIO_SPDIF1_A__SHIFT 0xc
#define DC_GPIO_I2S_SPDIF_EN__DC_GPIO_I2SDATA0_EN_MASK 0xf
#define DC_GPIO_I2S_SPDIF_EN__DC_GPIO_I2SDATA0_EN__SHIFT 0x0
#define DC_GPIO_I2S_SPDIF_EN__DC_GPIO_MCLK0_EN_MASK 0x10
#define DC_GPIO_I2S_SPDIF_EN__DC_GPIO_MCLK0_EN__SHIFT 0x4
#define DC_GPIO_I2S_SPDIF_EN__DC_GPIO_BCLK0_EN_MASK 0x20
#define DC_GPIO_I2S_SPDIF_EN__DC_GPIO_BCLK0_EN__SHIFT 0x5
#define DC_GPIO_I2S_SPDIF_EN__DC_GPIO_LRCK0_EN_MASK 0x40
#define DC_GPIO_I2S_SPDIF_EN__DC_GPIO_LRCK0_EN__SHIFT 0x6
#define DC_GPIO_I2S_SPDIF_EN__DC_GPIO_SPDIF0_EN_MASK 0x80
#define DC_GPIO_I2S_SPDIF_EN__DC_GPIO_SPDIF0_EN__SHIFT 0x7
#define DC_GPIO_I2S_SPDIF_EN__DC_GPIO_I2SDATA1_EN_MASK 0x100
#define DC_GPIO_I2S_SPDIF_EN__DC_GPIO_I2SDATA1_EN__SHIFT 0x8
#define DC_GPIO_I2S_SPDIF_EN__DC_GPIO_MCLK1_EN_MASK 0x200
#define DC_GPIO_I2S_SPDIF_EN__DC_GPIO_MCLK1_EN__SHIFT 0x9
#define DC_GPIO_I2S_SPDIF_EN__DC_GPIO_BCLK1_EN_MASK 0x400
#define DC_GPIO_I2S_SPDIF_EN__DC_GPIO_BCLK1_EN__SHIFT 0xa
#define DC_GPIO_I2S_SPDIF_EN__DC_GPIO_LRCK1_EN_MASK 0x800
#define DC_GPIO_I2S_SPDIF_EN__DC_GPIO_LRCK1_EN__SHIFT 0xb
#define DC_GPIO_I2S_SPDIF_EN__DC_GPIO_SPDIF1_EN_MASK 0x1000
#define DC_GPIO_I2S_SPDIF_EN__DC_GPIO_SPDIF1_EN__SHIFT 0xc
#define DC_GPIO_I2S_SPDIF_Y__DC_GPIO_I2SDATA0_Y_MASK 0xf
#define DC_GPIO_I2S_SPDIF_Y__DC_GPIO_I2SDATA0_Y__SHIFT 0x0
#define DC_GPIO_I2S_SPDIF_Y__DC_GPIO_MCLK0_Y_MASK 0x10
#define DC_GPIO_I2S_SPDIF_Y__DC_GPIO_MCLK0_Y__SHIFT 0x4
#define DC_GPIO_I2S_SPDIF_Y__DC_GPIO_BCLK0_Y_MASK 0x20
#define DC_GPIO_I2S_SPDIF_Y__DC_GPIO_BCLK0_Y__SHIFT 0x5
#define DC_GPIO_I2S_SPDIF_Y__DC_GPIO_LRCK0_Y_MASK 0x40
#define DC_GPIO_I2S_SPDIF_Y__DC_GPIO_LRCK0_Y__SHIFT 0x6
#define DC_GPIO_I2S_SPDIF_Y__DC_GPIO_SPDIF0_Y_MASK 0x80
#define DC_GPIO_I2S_SPDIF_Y__DC_GPIO_SPDIF0_Y__SHIFT 0x7
#define DC_GPIO_I2S_SPDIF_Y__DC_GPIO_I2SDATA1_Y_MASK 0x100
#define DC_GPIO_I2S_SPDIF_Y__DC_GPIO_I2SDATA1_Y__SHIFT 0x8
#define DC_GPIO_I2S_SPDIF_Y__DC_GPIO_MCLK1_Y_MASK 0x200
#define DC_GPIO_I2S_SPDIF_Y__DC_GPIO_MCLK1_Y__SHIFT 0x9
#define DC_GPIO_I2S_SPDIF_Y__DC_GPIO_BCLK1_Y_MASK 0x400
#define DC_GPIO_I2S_SPDIF_Y__DC_GPIO_BCLK1_Y__SHIFT 0xa
#define DC_GPIO_I2S_SPDIF_Y__DC_GPIO_LRCK1_Y_MASK 0x800
#define DC_GPIO_I2S_SPDIF_Y__DC_GPIO_LRCK1_Y__SHIFT 0xb
#define DC_GPIO_I2S_SPDIF_Y__DC_GPIO_SPDIF1_Y_MASK 0x1000
#define DC_GPIO_I2S_SPDIF_Y__DC_GPIO_SPDIF1_Y__SHIFT 0xc
#define DC_GPIO_I2S_SPDIF_STRENGTH__I2S0_DRVSTRENGTH_MASK 0x7
#define DC_GPIO_I2S_SPDIF_STRENGTH__I2S0_DRVSTRENGTH__SHIFT 0x0
#define DC_GPIO_I2S_SPDIF_STRENGTH__SPDIF0_DRVSTRENGTH_MASK 0x700
#define DC_GPIO_I2S_SPDIF_STRENGTH__SPDIF0_DRVSTRENGTH__SHIFT 0x8
#define DC_GPIO_I2S_SPDIF_STRENGTH__I2S1_DRVSTRENGTH_MASK 0x70000
#define DC_GPIO_I2S_SPDIF_STRENGTH__I2S1_DRVSTRENGTH__SHIFT 0x10
#define DC_GPIO_I2S_SPDIF_STRENGTH__SPDIF1_DRVSTRENGTH_MASK 0x7000000
#define DC_GPIO_I2S_SPDIF_STRENGTH__SPDIF1_DRVSTRENGTH__SHIFT 0x18
#define DAC_MACRO_CNTL_RESERVED0__DAC_MACRO_CNTL_RESERVED_MASK 0xffffffff
#define DAC_MACRO_CNTL_RESERVED0__DAC_MACRO_CNTL_RESERVED__SHIFT 0x0
#define DAC_MACRO_CNTL_RESERVED1__DAC_MACRO_CNTL_RESERVED_MASK 0xffffffff
#define DAC_MACRO_CNTL_RESERVED1__DAC_MACRO_CNTL_RESERVED__SHIFT 0x0
#define DAC_MACRO_CNTL_RESERVED2__DAC_MACRO_CNTL_RESERVED_MASK 0xffffffff
#define DAC_MACRO_CNTL_RESERVED2__DAC_MACRO_CNTL_RESERVED__SHIFT 0x0
#define DAC_MACRO_CNTL_RESERVED3__DAC_MACRO_CNTL_RESERVED_MASK 0xffffffff
#define DAC_MACRO_CNTL_RESERVED3__DAC_MACRO_CNTL_RESERVED__SHIFT 0x0
#define UNIPHY_TX_CONTROL1__UNIPHY_PREMPH_STR0_MASK 0x7
#define UNIPHY_TX_CONTROL1__UNIPHY_PREMPH_STR0__SHIFT 0x0
#define UNIPHY_TX_CONTROL1__UNIPHY_PREMPH_STR1_MASK 0x70
#define UNIPHY_TX_CONTROL1__UNIPHY_PREMPH_STR1__SHIFT 0x4
#define UNIPHY_TX_CONTROL1__UNIPHY_PREMPH_STR2_MASK 0x700
#define UNIPHY_TX_CONTROL1__UNIPHY_PREMPH_STR2__SHIFT 0x8
#define UNIPHY_TX_CONTROL1__UNIPHY_PREMPH_STR3_MASK 0x7000
#define UNIPHY_TX_CONTROL1__UNIPHY_PREMPH_STR3__SHIFT 0xc
#define UNIPHY_TX_CONTROL1__UNIPHY_PREMPH_STR4_MASK 0x70000
#define UNIPHY_TX_CONTROL1__UNIPHY_PREMPH_STR4__SHIFT 0x10
#define UNIPHY_TX_CONTROL1__UNIPHY_TX_VS0_MASK 0x300000
#define UNIPHY_TX_CONTROL1__UNIPHY_TX_VS0__SHIFT 0x14
#define UNIPHY_TX_CONTROL1__UNIPHY_TX_VS1_MASK 0xc00000
#define UNIPHY_TX_CONTROL1__UNIPHY_TX_VS1__SHIFT 0x16
#define UNIPHY_TX_CONTROL1__UNIPHY_TX_VS2_MASK 0x3000000
#define UNIPHY_TX_CONTROL1__UNIPHY_TX_VS2__SHIFT 0x18
#define UNIPHY_TX_CONTROL1__UNIPHY_TX_VS3_MASK 0xc000000
#define UNIPHY_TX_CONTROL1__UNIPHY_TX_VS3__SHIFT 0x1a
#define UNIPHY_TX_CONTROL1__UNIPHY_TX_VS4_MASK 0x30000000
#define UNIPHY_TX_CONTROL1__UNIPHY_TX_VS4__SHIFT 0x1c
#define UNIPHY_TX_CONTROL2__UNIPHY_PREMPH0_PC_MASK 0x3
#define UNIPHY_TX_CONTROL2__UNIPHY_PREMPH0_PC__SHIFT 0x0
#define UNIPHY_TX_CONTROL2__UNIPHY_PREMPH1_PC_MASK 0x30
#define UNIPHY_TX_CONTROL2__UNIPHY_PREMPH1_PC__SHIFT 0x4
#define UNIPHY_TX_CONTROL2__UNIPHY_PREMPH2_PC_MASK 0x300
#define UNIPHY_TX_CONTROL2__UNIPHY_PREMPH2_PC__SHIFT 0x8
#define UNIPHY_TX_CONTROL2__UNIPHY_PREMPH3_PC_MASK 0x3000
#define UNIPHY_TX_CONTROL2__UNIPHY_PREMPH3_PC__SHIFT 0xc
#define UNIPHY_TX_CONTROL2__UNIPHY_PREMPH4_PC_MASK 0x30000
#define UNIPHY_TX_CONTROL2__UNIPHY_PREMPH4_PC__SHIFT 0x10
#define UNIPHY_TX_CONTROL2__UNIPHY_PREMPH_SEL_MASK 0x100000
#define UNIPHY_TX_CONTROL2__UNIPHY_PREMPH_SEL__SHIFT 0x14
#define UNIPHY_TX_CONTROL2__UNIPHY_RT0_CPSEL_MASK 0x600000
#define UNIPHY_TX_CONTROL2__UNIPHY_RT0_CPSEL__SHIFT 0x15
#define UNIPHY_TX_CONTROL2__UNIPHY_RT1_CPSEL_MASK 0x1800000
#define UNIPHY_TX_CONTROL2__UNIPHY_RT1_CPSEL__SHIFT 0x17
#define UNIPHY_TX_CONTROL2__UNIPHY_RT2_CPSEL_MASK 0x6000000
#define UNIPHY_TX_CONTROL2__UNIPHY_RT2_CPSEL__SHIFT 0x19
#define UNIPHY_TX_CONTROL2__UNIPHY_RT3_CPSEL_MASK 0x18000000
#define UNIPHY_TX_CONTROL2__UNIPHY_RT3_CPSEL__SHIFT 0x1b
#define UNIPHY_TX_CONTROL2__UNIPHY_RT4_CPSEL_MASK 0x60000000
#define UNIPHY_TX_CONTROL2__UNIPHY_RT4_CPSEL__SHIFT 0x1d
#define UNIPHY_TX_CONTROL3__UNIPHY_PREMPH_PW_CLK_MASK 0x3
#define UNIPHY_TX_CONTROL3__UNIPHY_PREMPH_PW_CLK__SHIFT 0x0
#define UNIPHY_TX_CONTROL3__UNIPHY_PREMPH_PW_DAT_MASK 0xc
#define UNIPHY_TX_CONTROL3__UNIPHY_PREMPH_PW_DAT__SHIFT 0x2
#define UNIPHY_TX_CONTROL3__UNIPHY_PREMPH_CS_CLK_MASK 0xf0
#define UNIPHY_TX_CONTROL3__UNIPHY_PREMPH_CS_CLK__SHIFT 0x4
#define UNIPHY_TX_CONTROL3__UNIPHY_PREMPH_CS_DAT_MASK 0xf00
#define UNIPHY_TX_CONTROL3__UNIPHY_PREMPH_CS_DAT__SHIFT 0x8
#define UNIPHY_TX_CONTROL3__UNIPHY_PREMPH_STR_CLK_MASK 0x7000
#define UNIPHY_TX_CONTROL3__UNIPHY_PREMPH_STR_CLK__SHIFT 0xc
#define UNIPHY_TX_CONTROL3__UNIPHY_PREMPH_STR_DAT_MASK 0x70000
#define UNIPHY_TX_CONTROL3__UNIPHY_PREMPH_STR_DAT__SHIFT 0x10
#define UNIPHY_TX_CONTROL3__UNIPHY_PESEL0_MASK 0x100000
#define UNIPHY_TX_CONTROL3__UNIPHY_PESEL0__SHIFT 0x14
#define UNIPHY_TX_CONTROL3__UNIPHY_PESEL1_MASK 0x200000
#define UNIPHY_TX_CONTROL3__UNIPHY_PESEL1__SHIFT 0x15
#define UNIPHY_TX_CONTROL3__UNIPHY_PESEL2_MASK 0x400000
#define UNIPHY_TX_CONTROL3__UNIPHY_PESEL2__SHIFT 0x16
#define UNIPHY_TX_CONTROL3__UNIPHY_PESEL3_MASK 0x800000
#define UNIPHY_TX_CONTROL3__UNIPHY_PESEL3__SHIFT 0x17
#define UNIPHY_TX_CONTROL3__UNIPHY_TX_VS_ADJ_MASK 0x1f000000
#define UNIPHY_TX_CONTROL3__UNIPHY_TX_VS_ADJ__SHIFT 0x18
#define UNIPHY_TX_CONTROL3__UNIPHY_LVDS_PULLDWN_MASK 0x80000000
#define UNIPHY_TX_CONTROL3__UNIPHY_LVDS_PULLDWN__SHIFT 0x1f
#define UNIPHY_TX_CONTROL4__UNIPHY_TX_NVS_CLK_MASK 0x1f
#define UNIPHY_TX_CONTROL4__UNIPHY_TX_NVS_CLK__SHIFT 0x0
#define UNIPHY_TX_CONTROL4__UNIPHY_TX_NVS_DAT_MASK 0x3e0
#define UNIPHY_TX_CONTROL4__UNIPHY_TX_NVS_DAT__SHIFT 0x5
#define UNIPHY_TX_CONTROL4__UNIPHY_TX_PVS_CLK_MASK 0x1f000
#define UNIPHY_TX_CONTROL4__UNIPHY_TX_PVS_CLK__SHIFT 0xc
#define UNIPHY_TX_CONTROL4__UNIPHY_TX_PVS_DAT_MASK 0x3e0000
#define UNIPHY_TX_CONTROL4__UNIPHY_TX_PVS_DAT__SHIFT 0x11
#define UNIPHY_TX_CONTROL4__UNIPHY_TX_OP_CLK_MASK 0x7000000
#define UNIPHY_TX_CONTROL4__UNIPHY_TX_OP_CLK__SHIFT 0x18
#define UNIPHY_TX_CONTROL4__UNIPHY_TX_OP_DAT_MASK 0x70000000
#define UNIPHY_TX_CONTROL4__UNIPHY_TX_OP_DAT__SHIFT 0x1c
#define UNIPHY_POWER_CONTROL__UNIPHY_BGPDN_MASK 0x1
#define UNIPHY_POWER_CONTROL__UNIPHY_BGPDN__SHIFT 0x0
#define UNIPHY_POWER_CONTROL__UNIPHY_RST_LOGIC_MASK 0x2
#define UNIPHY_POWER_CONTROL__UNIPHY_RST_LOGIC__SHIFT 0x1
#define UNIPHY_POWER_CONTROL__UNIPHY_BIASREF_SEL_MASK 0x4
#define UNIPHY_POWER_CONTROL__UNIPHY_BIASREF_SEL__SHIFT 0x2
#define UNIPHY_POWER_CONTROL__UNIPHY_BGADJ1P00_MASK 0xf00
#define UNIPHY_POWER_CONTROL__UNIPHY_BGADJ1P00__SHIFT 0x8
#define UNIPHY_POWER_CONTROL__UNIPHY_BGADJ1P25_MASK 0xf000
#define UNIPHY_POWER_CONTROL__UNIPHY_BGADJ1P25__SHIFT 0xc
#define UNIPHY_POWER_CONTROL__UNIPHY_BGADJ0P45_MASK 0xf0000
#define UNIPHY_POWER_CONTROL__UNIPHY_BGADJ0P45__SHIFT 0x10
#define UNIPHY_PLL_FBDIV__UNIPHY_PLL_FBDIV_FRACTION_MASK 0xfffc
#define UNIPHY_PLL_FBDIV__UNIPHY_PLL_FBDIV_FRACTION__SHIFT 0x2
#define UNIPHY_PLL_FBDIV__UNIPHY_PLL_FBDIV_MASK 0xfff0000
#define UNIPHY_PLL_FBDIV__UNIPHY_PLL_FBDIV__SHIFT 0x10
#define UNIPHY_PLL_CONTROL1__UNIPHY_PLL_ENABLE_MASK 0x1
#define UNIPHY_PLL_CONTROL1__UNIPHY_PLL_ENABLE__SHIFT 0x0
#define UNIPHY_PLL_CONTROL1__UNIPHY_PLL_RESET_MASK 0x2
#define UNIPHY_PLL_CONTROL1__UNIPHY_PLL_RESET__SHIFT 0x1
#define UNIPHY_PLL_CONTROL1__UNIPHY_PLL_EXT_RESET_EN_MASK 0x4
#define UNIPHY_PLL_CONTROL1__UNIPHY_PLL_EXT_RESET_EN__SHIFT 0x2
#define UNIPHY_PLL_CONTROL1__UNIPHY_PLL_CLK_EN_MASK 0x8
#define UNIPHY_PLL_CONTROL1__UNIPHY_PLL_CLK_EN__SHIFT 0x3
#define UNIPHY_PLL_CONTROL1__UNIPHY_PLL_CLKPH_EN_MASK 0xf0
#define UNIPHY_PLL_CONTROL1__UNIPHY_PLL_CLKPH_EN__SHIFT 0x4
#define UNIPHY_PLL_CONTROL1__UNIPHY_PLL_LF_CNTL_MASK 0x7f00
#define UNIPHY_PLL_CONTROL1__UNIPHY_PLL_LF_CNTL__SHIFT 0x8
#define UNIPHY_PLL_CONTROL1__UNIPHY_PLL_BW_CNTL_MASK 0xff0000
#define UNIPHY_PLL_CONTROL1__UNIPHY_PLL_BW_CNTL__SHIFT 0x10
#define UNIPHY_PLL_CONTROL1__UNIPHY_PLL_TEST_BYPCLK_SRC_MASK 0x1000000
#define UNIPHY_PLL_CONTROL1__UNIPHY_PLL_TEST_BYPCLK_SRC__SHIFT 0x18
#define UNIPHY_PLL_CONTROL1__UNIPHY_PLL_TEST_BYPCLK_EN_MASK 0x2000000
#define UNIPHY_PLL_CONTROL1__UNIPHY_PLL_TEST_BYPCLK_EN__SHIFT 0x19
#define UNIPHY_PLL_CONTROL1__UNIPHY_PLL_TEST_VCTL_ADC_EN_MASK 0x4000000
#define UNIPHY_PLL_CONTROL1__UNIPHY_PLL_TEST_VCTL_ADC_EN__SHIFT 0x1a
#define UNIPHY_PLL_CONTROL1__UNIPHY_VCO_MODE_MASK 0x30000000
#define UNIPHY_PLL_CONTROL1__UNIPHY_VCO_MODE__SHIFT 0x1c
#define UNIPHY_PLL_CONTROL2__UNIPHY_PLL_DISPCLK_MODE_MASK 0x3
#define UNIPHY_PLL_CONTROL2__UNIPHY_PLL_DISPCLK_MODE__SHIFT 0x0
#define UNIPHY_PLL_CONTROL2__UNIPHY_DPLLSEL_MASK 0xc
#define UNIPHY_PLL_CONTROL2__UNIPHY_DPLLSEL__SHIFT 0x2
#define UNIPHY_PLL_CONTROL2__UNIPHY_IDCLK_SEL_MASK 0x10
#define UNIPHY_PLL_CONTROL2__UNIPHY_IDCLK_SEL__SHIFT 0x4
#define UNIPHY_PLL_CONTROL2__UNIPHY_IPCIE_REFCLK_SEL_MASK 0x20
#define UNIPHY_PLL_CONTROL2__UNIPHY_IPCIE_REFCLK_SEL__SHIFT 0x5
#define UNIPHY_PLL_CONTROL2__UNIPHY_IXTALIN_SEL_MASK 0x40
#define UNIPHY_PLL_CONTROL2__UNIPHY_IXTALIN_SEL__SHIFT 0x6
#define UNIPHY_PLL_CONTROL2__UNIPHY_PLL_REFCLK_SRC_MASK 0x700
#define UNIPHY_PLL_CONTROL2__UNIPHY_PLL_REFCLK_SRC__SHIFT 0x8
#define UNIPHY_PLL_CONTROL2__UNIPHY_PCIEREF_CLK_EN_MASK 0x800
#define UNIPHY_PLL_CONTROL2__UNIPHY_PCIEREF_CLK_EN__SHIFT 0xb
#define UNIPHY_PLL_CONTROL2__UNIPHY_IDCLK_EN_MASK 0x1000
#define UNIPHY_PLL_CONTROL2__UNIPHY_IDCLK_EN__SHIFT 0xc
#define UNIPHY_PLL_CONTROL2__UNIPHY_CLKINV_MASK 0x2000
#define UNIPHY_PLL_CONTROL2__UNIPHY_CLKINV__SHIFT 0xd
#define UNIPHY_PLL_CONTROL2__UNIPHY_PLL_VTOI_BIAS_CNTL_MASK 0x10000
#define UNIPHY_PLL_CONTROL2__UNIPHY_PLL_VTOI_BIAS_CNTL__SHIFT 0x10
#define UNIPHY_PLL_CONTROL2__UNIPHY_PLL_TEST_FBDIV_FRAC_BYPASS_MASK 0x80000
#define UNIPHY_PLL_CONTROL2__UNIPHY_PLL_TEST_FBDIV_FRAC_BYPASS__SHIFT 0x13
#define UNIPHY_PLL_CONTROL2__UNIPHY_PDIVFRAC_SEL_MASK 0x100000
#define UNIPHY_PLL_CONTROL2__UNIPHY_PDIVFRAC_SEL__SHIFT 0x14
#define UNIPHY_PLL_CONTROL2__UNIPHY_PLL_REFDIV_MASK 0x1f000000
#define UNIPHY_PLL_CONTROL2__UNIPHY_PLL_REFDIV__SHIFT 0x18
#define UNIPHY_PLL_CONTROL2__UNIPHY_PDIV_SEL_MASK 0xe0000000
#define UNIPHY_PLL_CONTROL2__UNIPHY_PDIV_SEL__SHIFT 0x1d
#define UNIPHY_PLL_SS_STEP_SIZE__UNIPHY_PLL_SS_STEP_SIZE_MASK 0x3ffffff
#define UNIPHY_PLL_SS_STEP_SIZE__UNIPHY_PLL_SS_STEP_SIZE__SHIFT 0x0
#define UNIPHY_PLL_SS_CNTL__UNIPHY_PLL_SS_STEP_NUM_MASK 0xfff
#define UNIPHY_PLL_SS_CNTL__UNIPHY_PLL_SS_STEP_NUM__SHIFT 0x0
#define UNIPHY_PLL_SS_CNTL__UNIPHY_PLL_DSMOD_EN_MASK 0x1000
#define UNIPHY_PLL_SS_CNTL__UNIPHY_PLL_DSMOD_EN__SHIFT 0xc
#define UNIPHY_PLL_SS_CNTL__UNIPHY_PLL_SS_EN_MASK 0x2000
#define UNIPHY_PLL_SS_CNTL__UNIPHY_PLL_SS_EN__SHIFT 0xd
#define UNIPHY_DATA_SYNCHRONIZATION__UNIPHY_DSYNSEL_MASK 0x1
#define UNIPHY_DATA_SYNCHRONIZATION__UNIPHY_DSYNSEL__SHIFT 0x0
#define UNIPHY_DATA_SYNCHRONIZATION__UNIPHY_DSYN_LEVEL_MASK 0x30
#define UNIPHY_DATA_SYNCHRONIZATION__UNIPHY_DSYN_LEVEL__SHIFT 0x4
#define UNIPHY_DATA_SYNCHRONIZATION__UNIPHY_DSYN_ERROR_MASK 0x40
#define UNIPHY_DATA_SYNCHRONIZATION__UNIPHY_DSYN_ERROR__SHIFT 0x6
#define UNIPHY_DATA_SYNCHRONIZATION__UNIPHY_SOURCE_SELECT_MASK 0x100
#define UNIPHY_DATA_SYNCHRONIZATION__UNIPHY_SOURCE_SELECT__SHIFT 0x8
#define UNIPHY_DATA_SYNCHRONIZATION__UNIPHY_LINK_ENABLE_MASK 0x1000
#define UNIPHY_DATA_SYNCHRONIZATION__UNIPHY_LINK_ENABLE__SHIFT 0xc
#define UNIPHY_DATA_SYNCHRONIZATION__UNIPHY_DUAL_LINK_PHASE_MASK 0x10000
#define UNIPHY_DATA_SYNCHRONIZATION__UNIPHY_DUAL_LINK_PHASE__SHIFT 0x10
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_TEST_CNTL_MASK 0x1f
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_TEST_CNTL__SHIFT 0x0
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_PLL_TEST_VCTL_MASK 0x1e0
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_PLL_TEST_VCTL__SHIFT 0x5
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_PLL_TEST_SSAMP_EN_MASK 0x200
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_PLL_TEST_SSAMP_EN__SHIFT 0x9
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_PLL_TEST_UNLOCK_CLR_MASK 0x400
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_PLL_TEST_UNLOCK_CLR__SHIFT 0xa
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_DIG_BIST_RESET_MASK 0x8000
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_DIG_BIST_RESET__SHIFT 0xf
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_DIG_BIST_SEL_MASK 0x10000
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_DIG_BIST_SEL__SHIFT 0x10
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_TEST_VCTL_EN_MASK 0x20000
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_TEST_VCTL_EN__SHIFT 0x11
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_DIG_BIST_ERROR_MASK 0x1f00000
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_DIG_BIST_ERROR__SHIFT 0x14
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_PLL_TEST_VCTL_ADC_MASK 0xe000000
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_PLL_TEST_VCTL_ADC__SHIFT 0x19
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_PLL_TEST_FREQ_LOCK_MASK 0x10000000
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_PLL_TEST_FREQ_LOCK__SHIFT 0x1c
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_PLL_INTRESET_MASK 0x20000000
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_PLL_INTRESET__SHIFT 0x1d
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_PLL_TEST_UNLOCK_STICKY_MASK 0x40000000
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_PLL_TEST_UNLOCK_STICKY__SHIFT 0x1e
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_PLL_TEST_LOCK_MASK 0x80000000
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_PLL_TEST_LOCK__SHIFT 0x1f
#define UNIPHY_ANG_BIST_CNTL__UNIPHY_TEST_RX_EN_MASK 0x1
#define UNIPHY_ANG_BIST_CNTL__UNIPHY_TEST_RX_EN__SHIFT 0x0
#define UNIPHY_ANG_BIST_CNTL__UNIPHY_ANG_BIST_RESET_MASK 0x2
#define UNIPHY_ANG_BIST_CNTL__UNIPHY_ANG_BIST_RESET__SHIFT 0x1
#define UNIPHY_ANG_BIST_CNTL__UNIPHY_RX_BIAS_MASK 0xf00
#define UNIPHY_ANG_BIST_CNTL__UNIPHY_RX_BIAS__SHIFT 0x8
#define UNIPHY_ANG_BIST_CNTL__UNIPHY_ANG_BIST_ERROR_MASK 0x1f0000
#define UNIPHY_ANG_BIST_CNTL__UNIPHY_ANG_BIST_ERROR__SHIFT 0x10
#define UNIPHY_ANG_BIST_CNTL__UNIPHY_PRESETB_MASK 0x1000000
#define UNIPHY_ANG_BIST_CNTL__UNIPHY_PRESETB__SHIFT 0x18
#define UNIPHY_ANG_BIST_CNTL__UNIPHY_BIST_EN_MASK 0x2000000
#define UNIPHY_ANG_BIST_CNTL__UNIPHY_BIST_EN__SHIFT 0x19
#define UNIPHY_ANG_BIST_CNTL__UNIPHY_CLK_CH_EN4_DFT_MASK 0x4000000
#define UNIPHY_ANG_BIST_CNTL__UNIPHY_CLK_CH_EN4_DFT__SHIFT 0x1a
#define UNIPHY_LINK_CNTL__UNIPHY_PFREQCHG_MASK 0x1
#define UNIPHY_LINK_CNTL__UNIPHY_PFREQCHG__SHIFT 0x0
#define UNIPHY_LINK_CNTL__UNIPHY_PIXVLD_RESET_MASK 0x10
#define UNIPHY_LINK_CNTL__UNIPHY_PIXVLD_RESET__SHIFT 0x4
#define UNIPHY_LINK_CNTL__UNIPHY_MINIMUM_PIXVLD_LOW_DURATION_MASK 0x700
#define UNIPHY_LINK_CNTL__UNIPHY_MINIMUM_PIXVLD_LOW_DURATION__SHIFT 0x8
#define UNIPHY_LINK_CNTL__UNIPHY_CHANNEL0_INVERT_MASK 0x1000
#define UNIPHY_LINK_CNTL__UNIPHY_CHANNEL0_INVERT__SHIFT 0xc
#define UNIPHY_LINK_CNTL__UNIPHY_CHANNEL1_INVERT_MASK 0x2000
#define UNIPHY_LINK_CNTL__UNIPHY_CHANNEL1_INVERT__SHIFT 0xd
#define UNIPHY_LINK_CNTL__UNIPHY_CHANNEL2_INVERT_MASK 0x4000
#define UNIPHY_LINK_CNTL__UNIPHY_CHANNEL2_INVERT__SHIFT 0xe
#define UNIPHY_LINK_CNTL__UNIPHY_CHANNEL3_INVERT_MASK 0x8000
#define UNIPHY_LINK_CNTL__UNIPHY_CHANNEL3_INVERT__SHIFT 0xf
#define UNIPHY_LINK_CNTL__UNIPHY_LINK_ENABLE_HPD_MASK_MASK 0x30000
#define UNIPHY_LINK_CNTL__UNIPHY_LINK_ENABLE_HPD_MASK__SHIFT 0x10
#define UNIPHY_LINK_CNTL__UNIPHY_LANE_STAGGER_DELAY_MASK 0x700000
#define UNIPHY_LINK_CNTL__UNIPHY_LANE_STAGGER_DELAY__SHIFT 0x14
#define UNIPHY_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL0_XBAR_SOURCE_MASK 0x3
#define UNIPHY_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL0_XBAR_SOURCE__SHIFT 0x0
#define UNIPHY_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL1_XBAR_SOURCE_MASK 0x300
#define UNIPHY_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL1_XBAR_SOURCE__SHIFT 0x8
#define UNIPHY_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL2_XBAR_SOURCE_MASK 0x30000
#define UNIPHY_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL2_XBAR_SOURCE__SHIFT 0x10
#define UNIPHY_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL3_XBAR_SOURCE_MASK 0x3000000
#define UNIPHY_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL3_XBAR_SOURCE__SHIFT 0x18
#define UNIPHY_REG_TEST_OUTPUT2__UNIPHY_TX_MASK 0xffff
#define UNIPHY_REG_TEST_OUTPUT2__UNIPHY_TX__SHIFT 0x0
#define GRPH_ENABLE__GRPH_ENABLE_MASK 0x1
#define GRPH_ENABLE__GRPH_ENABLE__SHIFT 0x0
#define GRPH_CONTROL__GRPH_DEPTH_MASK 0x3
#define GRPH_CONTROL__GRPH_DEPTH__SHIFT 0x0
#define GRPH_CONTROL__GRPH_NUM_BANKS_MASK 0xc
#define GRPH_CONTROL__GRPH_NUM_BANKS__SHIFT 0x2
#define GRPH_CONTROL__GRPH_Z_MASK 0x30
#define GRPH_CONTROL__GRPH_Z__SHIFT 0x4
#define GRPH_CONTROL__GRPH_BANK_WIDTH_MASK 0xc0
#define GRPH_CONTROL__GRPH_BANK_WIDTH__SHIFT 0x6
#define GRPH_CONTROL__GRPH_FORMAT_MASK 0x700
#define GRPH_CONTROL__GRPH_FORMAT__SHIFT 0x8
#define GRPH_CONTROL__GRPH_BANK_HEIGHT_MASK 0x1800
#define GRPH_CONTROL__GRPH_BANK_HEIGHT__SHIFT 0xb
#define GRPH_CONTROL__GRPH_TILE_SPLIT_MASK 0xe000
#define GRPH_CONTROL__GRPH_TILE_SPLIT__SHIFT 0xd
#define GRPH_CONTROL__GRPH_ADDRESS_TRANSLATION_ENABLE_MASK 0x10000
#define GRPH_CONTROL__GRPH_ADDRESS_TRANSLATION_ENABLE__SHIFT 0x10
#define GRPH_CONTROL__GRPH_PRIVILEGED_ACCESS_ENABLE_MASK 0x20000
#define GRPH_CONTROL__GRPH_PRIVILEGED_ACCESS_ENABLE__SHIFT 0x11
#define GRPH_CONTROL__GRPH_MACRO_TILE_ASPECT_MASK 0xc0000
#define GRPH_CONTROL__GRPH_MACRO_TILE_ASPECT__SHIFT 0x12
#define GRPH_CONTROL__GRPH_ARRAY_MODE_MASK 0xf00000
#define GRPH_CONTROL__GRPH_ARRAY_MODE__SHIFT 0x14
#define GRPH_CONTROL__GRPH_PIPE_CONFIG_MASK 0x1f000000
#define GRPH_CONTROL__GRPH_PIPE_CONFIG__SHIFT 0x18
#define GRPH_CONTROL__GRPH_MICRO_TILE_MODE_MASK 0x60000000
#define GRPH_CONTROL__GRPH_MICRO_TILE_MODE__SHIFT 0x1d
#define GRPH_CONTROL__GRPH_COLOR_EXPANSION_MODE_MASK 0x80000000
#define GRPH_CONTROL__GRPH_COLOR_EXPANSION_MODE__SHIFT 0x1f
#define GRPH_LUT_10BIT_BYPASS__GRPH_LUT_10BIT_BYPASS_EN_MASK 0x100
#define GRPH_LUT_10BIT_BYPASS__GRPH_LUT_10BIT_BYPASS_EN__SHIFT 0x8
#define GRPH_LUT_10BIT_BYPASS__GRPH_LUT_10BIT_BYPASS_DBL_BUF_EN_MASK 0x10000
#define GRPH_LUT_10BIT_BYPASS__GRPH_LUT_10BIT_BYPASS_DBL_BUF_EN__SHIFT 0x10
#define GRPH_SWAP_CNTL__GRPH_ENDIAN_SWAP_MASK 0x3
#define GRPH_SWAP_CNTL__GRPH_ENDIAN_SWAP__SHIFT 0x0
#define GRPH_SWAP_CNTL__GRPH_RED_CROSSBAR_MASK 0x30
#define GRPH_SWAP_CNTL__GRPH_RED_CROSSBAR__SHIFT 0x4
#define GRPH_SWAP_CNTL__GRPH_GREEN_CROSSBAR_MASK 0xc0
#define GRPH_SWAP_CNTL__GRPH_GREEN_CROSSBAR__SHIFT 0x6
#define GRPH_SWAP_CNTL__GRPH_BLUE_CROSSBAR_MASK 0x300
#define GRPH_SWAP_CNTL__GRPH_BLUE_CROSSBAR__SHIFT 0x8
#define GRPH_SWAP_CNTL__GRPH_ALPHA_CROSSBAR_MASK 0xc00
#define GRPH_SWAP_CNTL__GRPH_ALPHA_CROSSBAR__SHIFT 0xa
#define GRPH_PRIMARY_SURFACE_ADDRESS__GRPH_PRIMARY_DFQ_ENABLE_MASK 0x1
#define GRPH_PRIMARY_SURFACE_ADDRESS__GRPH_PRIMARY_DFQ_ENABLE__SHIFT 0x0
#define GRPH_PRIMARY_SURFACE_ADDRESS__GRPH_PRIMARY_SURFACE_ADDRESS_MASK 0xffffff00
#define GRPH_PRIMARY_SURFACE_ADDRESS__GRPH_PRIMARY_SURFACE_ADDRESS__SHIFT 0x8
#define GRPH_SECONDARY_SURFACE_ADDRESS__GRPH_SECONDARY_DFQ_ENABLE_MASK 0x1
#define GRPH_SECONDARY_SURFACE_ADDRESS__GRPH_SECONDARY_DFQ_ENABLE__SHIFT 0x0
#define GRPH_SECONDARY_SURFACE_ADDRESS__GRPH_SECONDARY_SURFACE_ADDRESS_MASK 0xffffff00
#define GRPH_SECONDARY_SURFACE_ADDRESS__GRPH_SECONDARY_SURFACE_ADDRESS__SHIFT 0x8
#define GRPH_PITCH__GRPH_PITCH_MASK 0x7fff
#define GRPH_PITCH__GRPH_PITCH__SHIFT 0x0
#define GRPH_PRIMARY_SURFACE_ADDRESS_HIGH__GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_MASK 0xff
#define GRPH_PRIMARY_SURFACE_ADDRESS_HIGH__GRPH_PRIMARY_SURFACE_ADDRESS_HIGH__SHIFT 0x0
#define GRPH_SECONDARY_SURFACE_ADDRESS_HIGH__GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_MASK 0xff
#define GRPH_SECONDARY_SURFACE_ADDRESS_HIGH__GRPH_SECONDARY_SURFACE_ADDRESS_HIGH__SHIFT 0x0
#define GRPH_SURFACE_OFFSET_X__GRPH_SURFACE_OFFSET_X_MASK 0x3fff
#define GRPH_SURFACE_OFFSET_X__GRPH_SURFACE_OFFSET_X__SHIFT 0x0
#define GRPH_SURFACE_OFFSET_Y__GRPH_SURFACE_OFFSET_Y_MASK 0x3fff
#define GRPH_SURFACE_OFFSET_Y__GRPH_SURFACE_OFFSET_Y__SHIFT 0x0
#define GRPH_X_START__GRPH_X_START_MASK 0x3fff
#define GRPH_X_START__GRPH_X_START__SHIFT 0x0
#define GRPH_Y_START__GRPH_Y_START_MASK 0x3fff
#define GRPH_Y_START__GRPH_Y_START__SHIFT 0x0
#define GRPH_X_END__GRPH_X_END_MASK 0x7fff
#define GRPH_X_END__GRPH_X_END__SHIFT 0x0
#define GRPH_Y_END__GRPH_Y_END_MASK 0x7fff
#define GRPH_Y_END__GRPH_Y_END__SHIFT 0x0
#define INPUT_GAMMA_CONTROL__GRPH_INPUT_GAMMA_MODE_MASK 0x3
#define INPUT_GAMMA_CONTROL__GRPH_INPUT_GAMMA_MODE__SHIFT 0x0
#define INPUT_GAMMA_CONTROL__OVL_INPUT_GAMMA_MODE_MASK 0x30
#define INPUT_GAMMA_CONTROL__OVL_INPUT_GAMMA_MODE__SHIFT 0x4
#define GRPH_UPDATE__GRPH_MODE_UPDATE_PENDING_MASK 0x1
#define GRPH_UPDATE__GRPH_MODE_UPDATE_PENDING__SHIFT 0x0
#define GRPH_UPDATE__GRPH_MODE_UPDATE_TAKEN_MASK 0x2
#define GRPH_UPDATE__GRPH_MODE_UPDATE_TAKEN__SHIFT 0x1
#define GRPH_UPDATE__GRPH_SURFACE_UPDATE_PENDING_MASK 0x4
#define GRPH_UPDATE__GRPH_SURFACE_UPDATE_PENDING__SHIFT 0x2
#define GRPH_UPDATE__GRPH_SURFACE_UPDATE_TAKEN_MASK 0x8
#define GRPH_UPDATE__GRPH_SURFACE_UPDATE_TAKEN__SHIFT 0x3
#define GRPH_UPDATE__GRPH_SURFACE_XDMA_PENDING_ENABLE_MASK 0x100
#define GRPH_UPDATE__GRPH_SURFACE_XDMA_PENDING_ENABLE__SHIFT 0x8
#define GRPH_UPDATE__GRPH_UPDATE_LOCK_MASK 0x10000
#define GRPH_UPDATE__GRPH_UPDATE_LOCK__SHIFT 0x10
#define GRPH_UPDATE__GRPH_SURFACE_IGNORE_UPDATE_LOCK_MASK 0x100000
#define GRPH_UPDATE__GRPH_SURFACE_IGNORE_UPDATE_LOCK__SHIFT 0x14
#define GRPH_UPDATE__GRPH_MODE_DISABLE_MULTIPLE_UPDATE_MASK 0x1000000
#define GRPH_UPDATE__GRPH_MODE_DISABLE_MULTIPLE_UPDATE__SHIFT 0x18
#define GRPH_UPDATE__GRPH_SURFACE_DISABLE_MULTIPLE_UPDATE_MASK 0x10000000
#define GRPH_UPDATE__GRPH_SURFACE_DISABLE_MULTIPLE_UPDATE__SHIFT 0x1c
#define GRPH_FLIP_CONTROL__GRPH_SURFACE_UPDATE_H_RETRACE_EN_MASK 0x1
#define GRPH_FLIP_CONTROL__GRPH_SURFACE_UPDATE_H_RETRACE_EN__SHIFT 0x0
#define GRPH_SURFACE_ADDRESS_INUSE__GRPH_SURFACE_ADDRESS_INUSE_MASK 0xffffff00
#define GRPH_SURFACE_ADDRESS_INUSE__GRPH_SURFACE_ADDRESS_INUSE__SHIFT 0x8
#define GRPH_DFQ_CONTROL__GRPH_DFQ_RESET_MASK 0x1
#define GRPH_DFQ_CONTROL__GRPH_DFQ_RESET__SHIFT 0x0
#define GRPH_DFQ_CONTROL__GRPH_DFQ_SIZE_MASK 0x70
#define GRPH_DFQ_CONTROL__GRPH_DFQ_SIZE__SHIFT 0x4
#define GRPH_DFQ_CONTROL__GRPH_DFQ_MIN_FREE_ENTRIES_MASK 0x700
#define GRPH_DFQ_CONTROL__GRPH_DFQ_MIN_FREE_ENTRIES__SHIFT 0x8
#define GRPH_DFQ_STATUS__GRPH_PRIMARY_DFQ_NUM_ENTRIES_MASK 0xf
#define GRPH_DFQ_STATUS__GRPH_PRIMARY_DFQ_NUM_ENTRIES__SHIFT 0x0
#define GRPH_DFQ_STATUS__GRPH_SECONDARY_DFQ_NUM_ENTRIES_MASK 0xf0
#define GRPH_DFQ_STATUS__GRPH_SECONDARY_DFQ_NUM_ENTRIES__SHIFT 0x4
#define GRPH_DFQ_STATUS__GRPH_DFQ_RESET_FLAG_MASK 0x100
#define GRPH_DFQ_STATUS__GRPH_DFQ_RESET_FLAG__SHIFT 0x8
#define GRPH_DFQ_STATUS__GRPH_DFQ_RESET_ACK_MASK 0x200
#define GRPH_DFQ_STATUS__GRPH_DFQ_RESET_ACK__SHIFT 0x9
#define GRPH_INTERRUPT_STATUS__GRPH_PFLIP_INT_OCCURRED_MASK 0x1
#define GRPH_INTERRUPT_STATUS__GRPH_PFLIP_INT_OCCURRED__SHIFT 0x0
#define GRPH_INTERRUPT_STATUS__GRPH_PFLIP_INT_CLEAR_MASK 0x100
#define GRPH_INTERRUPT_STATUS__GRPH_PFLIP_INT_CLEAR__SHIFT 0x8
#define GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK_MASK 0x1
#define GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK__SHIFT 0x0
#define GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_TYPE_MASK 0x100
#define GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_TYPE__SHIFT 0x8
#define GRPH_SURFACE_ADDRESS_HIGH_INUSE__GRPH_SURFACE_ADDRESS_HIGH_INUSE_MASK 0xff
#define GRPH_SURFACE_ADDRESS_HIGH_INUSE__GRPH_SURFACE_ADDRESS_HIGH_INUSE__SHIFT 0x0
#define GRPH_COMPRESS_SURFACE_ADDRESS__GRPH_COMPRESS_SURFACE_ADDRESS_MASK 0xffffff00
#define GRPH_COMPRESS_SURFACE_ADDRESS__GRPH_COMPRESS_SURFACE_ADDRESS__SHIFT 0x8
#define GRPH_COMPRESS_PITCH__GRPH_COMPRESS_PITCH_MASK 0x1ffc0
#define GRPH_COMPRESS_PITCH__GRPH_COMPRESS_PITCH__SHIFT 0x6
#define GRPH_COMPRESS_SURFACE_ADDRESS_HIGH__GRPH_COMPRESS_SURFACE_ADDRESS_HIGH_MASK 0xff
#define GRPH_COMPRESS_SURFACE_ADDRESS_HIGH__GRPH_COMPRESS_SURFACE_ADDRESS_HIGH__SHIFT 0x0
#define OVL_ENABLE__OVL_ENABLE_MASK 0x1
#define OVL_ENABLE__OVL_ENABLE__SHIFT 0x0
#define OVL_ENABLE__OVLSCL_EN_MASK 0x100
#define OVL_ENABLE__OVLSCL_EN__SHIFT 0x8
#define OVL_CONTROL1__OVL_DEPTH_MASK 0x3
#define OVL_CONTROL1__OVL_DEPTH__SHIFT 0x0
#define OVL_CONTROL1__OVL_NUM_BANKS_MASK 0xc
#define OVL_CONTROL1__OVL_NUM_BANKS__SHIFT 0x2
#define OVL_CONTROL1__OVL_Z_MASK 0x30
#define OVL_CONTROL1__OVL_Z__SHIFT 0x4
#define OVL_CONTROL1__OVL_BANK_WIDTH_MASK 0xc0
#define OVL_CONTROL1__OVL_BANK_WIDTH__SHIFT 0x6
#define OVL_CONTROL1__OVL_FORMAT_MASK 0x700
#define OVL_CONTROL1__OVL_FORMAT__SHIFT 0x8
#define OVL_CONTROL1__OVL_BANK_HEIGHT_MASK 0x1800
#define OVL_CONTROL1__OVL_BANK_HEIGHT__SHIFT 0xb
#define OVL_CONTROL1__OVL_TILE_SPLIT_MASK 0xe000
#define OVL_CONTROL1__OVL_TILE_SPLIT__SHIFT 0xd
#define OVL_CONTROL1__OVL_ADDRESS_TRANSLATION_ENABLE_MASK 0x10000
#define OVL_CONTROL1__OVL_ADDRESS_TRANSLATION_ENABLE__SHIFT 0x10
#define OVL_CONTROL1__OVL_PRIVILEGED_ACCESS_ENABLE_MASK 0x20000
#define OVL_CONTROL1__OVL_PRIVILEGED_ACCESS_ENABLE__SHIFT 0x11
#define OVL_CONTROL1__OVL_MACRO_TILE_ASPECT_MASK 0xc0000
#define OVL_CONTROL1__OVL_MACRO_TILE_ASPECT__SHIFT 0x12
#define OVL_CONTROL1__OVL_ARRAY_MODE_MASK 0xf00000
#define OVL_CONTROL1__OVL_ARRAY_MODE__SHIFT 0x14
#define OVL_CONTROL1__OVL_COLOR_EXPANSION_MODE_MASK 0x1000000
#define OVL_CONTROL1__OVL_COLOR_EXPANSION_MODE__SHIFT 0x18
#define OVL_CONTROL1__OVL_PIPE_CONFIG_MASK 0x3e000000
#define OVL_CONTROL1__OVL_PIPE_CONFIG__SHIFT 0x19
#define OVL_CONTROL1__OVL_MICRO_TILE_MODE_MASK 0xc0000000
#define OVL_CONTROL1__OVL_MICRO_TILE_MODE__SHIFT 0x1e
#define OVL_CONTROL2__OVL_HALF_RESOLUTION_ENABLE_MASK 0x1
#define OVL_CONTROL2__OVL_HALF_RESOLUTION_ENABLE__SHIFT 0x0
#define OVL_SWAP_CNTL__OVL_ENDIAN_SWAP_MASK 0x3
#define OVL_SWAP_CNTL__OVL_ENDIAN_SWAP__SHIFT 0x0
#define OVL_SWAP_CNTL__OVL_RED_CROSSBAR_MASK 0x30
#define OVL_SWAP_CNTL__OVL_RED_CROSSBAR__SHIFT 0x4
#define OVL_SWAP_CNTL__OVL_GREEN_CROSSBAR_MASK 0xc0
#define OVL_SWAP_CNTL__OVL_GREEN_CROSSBAR__SHIFT 0x6
#define OVL_SWAP_CNTL__OVL_BLUE_CROSSBAR_MASK 0x300
#define OVL_SWAP_CNTL__OVL_BLUE_CROSSBAR__SHIFT 0x8
#define OVL_SWAP_CNTL__OVL_ALPHA_CROSSBAR_MASK 0xc00
#define OVL_SWAP_CNTL__OVL_ALPHA_CROSSBAR__SHIFT 0xa
#define OVL_SURFACE_ADDRESS__OVL_DFQ_ENABLE_MASK 0x1
#define OVL_SURFACE_ADDRESS__OVL_DFQ_ENABLE__SHIFT 0x0
#define OVL_SURFACE_ADDRESS__OVL_SURFACE_ADDRESS_MASK 0xffffff00
#define OVL_SURFACE_ADDRESS__OVL_SURFACE_ADDRESS__SHIFT 0x8
#define OVL_PITCH__OVL_PITCH_MASK 0x7fff
#define OVL_PITCH__OVL_PITCH__SHIFT 0x0
#define OVL_SURFACE_ADDRESS_HIGH__OVL_SURFACE_ADDRESS_HIGH_MASK 0xff
#define OVL_SURFACE_ADDRESS_HIGH__OVL_SURFACE_ADDRESS_HIGH__SHIFT 0x0
#define OVL_SURFACE_OFFSET_X__OVL_SURFACE_OFFSET_X_MASK 0x3fff
#define OVL_SURFACE_OFFSET_X__OVL_SURFACE_OFFSET_X__SHIFT 0x0
#define OVL_SURFACE_OFFSET_Y__OVL_SURFACE_OFFSET_Y_MASK 0x3fff
#define OVL_SURFACE_OFFSET_Y__OVL_SURFACE_OFFSET_Y__SHIFT 0x0
#define OVL_START__OVL_Y_START_MASK 0x3fff
#define OVL_START__OVL_Y_START__SHIFT 0x0
#define OVL_START__OVL_X_START_MASK 0x3fff0000
#define OVL_START__OVL_X_START__SHIFT 0x10
#define OVL_END__OVL_Y_END_MASK 0x7fff
#define OVL_END__OVL_Y_END__SHIFT 0x0
#define OVL_END__OVL_X_END_MASK 0x7fff0000
#define OVL_END__OVL_X_END__SHIFT 0x10
#define OVL_UPDATE__OVL_UPDATE_PENDING_MASK 0x1
#define OVL_UPDATE__OVL_UPDATE_PENDING__SHIFT 0x0
#define OVL_UPDATE__OVL_UPDATE_TAKEN_MASK 0x2
#define OVL_UPDATE__OVL_UPDATE_TAKEN__SHIFT 0x1
#define OVL_UPDATE__OVL_UPDATE_LOCK_MASK 0x10000
#define OVL_UPDATE__OVL_UPDATE_LOCK__SHIFT 0x10
#define OVL_UPDATE__OVL_DISABLE_MULTIPLE_UPDATE_MASK 0x1000000
#define OVL_UPDATE__OVL_DISABLE_MULTIPLE_UPDATE__SHIFT 0x18
#define OVL_SURFACE_ADDRESS_INUSE__OVL_SURFACE_ADDRESS_INUSE_MASK 0xffffff00
#define OVL_SURFACE_ADDRESS_INUSE__OVL_SURFACE_ADDRESS_INUSE__SHIFT 0x8
#define OVL_DFQ_CONTROL__OVL_DFQ_RESET_MASK 0x1
#define OVL_DFQ_CONTROL__OVL_DFQ_RESET__SHIFT 0x0
#define OVL_DFQ_CONTROL__OVL_DFQ_SIZE_MASK 0x70
#define OVL_DFQ_CONTROL__OVL_DFQ_SIZE__SHIFT 0x4
#define OVL_DFQ_CONTROL__OVL_DFQ_MIN_FREE_ENTRIES_MASK 0x700
#define OVL_DFQ_CONTROL__OVL_DFQ_MIN_FREE_ENTRIES__SHIFT 0x8
#define OVL_DFQ_STATUS__OVL_DFQ_NUM_ENTRIES_MASK 0xf
#define OVL_DFQ_STATUS__OVL_DFQ_NUM_ENTRIES__SHIFT 0x0
#define OVL_DFQ_STATUS__OVL_SECONDARY_DFQ_NUM_ENTRIES_MASK 0xf0
#define OVL_DFQ_STATUS__OVL_SECONDARY_DFQ_NUM_ENTRIES__SHIFT 0x4
#define OVL_DFQ_STATUS__OVL_DFQ_RESET_FLAG_MASK 0x100
#define OVL_DFQ_STATUS__OVL_DFQ_RESET_FLAG__SHIFT 0x8
#define OVL_DFQ_STATUS__OVL_DFQ_RESET_ACK_MASK 0x200
#define OVL_DFQ_STATUS__OVL_DFQ_RESET_ACK__SHIFT 0x9
#define OVL_SURFACE_ADDRESS_HIGH_INUSE__OVL_SURFACE_ADDRESS_HIGH_INUSE_MASK 0xff
#define OVL_SURFACE_ADDRESS_HIGH_INUSE__OVL_SURFACE_ADDRESS_HIGH_INUSE__SHIFT 0x0
#define OVLSCL_EDGE_PIXEL_CNTL__OVLSCL_BLACK_COLOR_BCB_MASK 0x3ff
#define OVLSCL_EDGE_PIXEL_CNTL__OVLSCL_BLACK_COLOR_BCB__SHIFT 0x0
#define OVLSCL_EDGE_PIXEL_CNTL__OVLSCL_BLACK_COLOR_GY_MASK 0xffc00
#define OVLSCL_EDGE_PIXEL_CNTL__OVLSCL_BLACK_COLOR_GY__SHIFT 0xa
#define OVLSCL_EDGE_PIXEL_CNTL__OVLSCL_BLACK_COLOR_RCR_MASK 0x3ff00000
#define OVLSCL_EDGE_PIXEL_CNTL__OVLSCL_BLACK_COLOR_RCR__SHIFT 0x14
#define OVLSCL_EDGE_PIXEL_CNTL__OVLSCL_EDGE_PIXEL_SEL_MASK 0x80000000
#define OVLSCL_EDGE_PIXEL_CNTL__OVLSCL_EDGE_PIXEL_SEL__SHIFT 0x1f
#define PRESCALE_GRPH_CONTROL__GRPH_PRESCALE_SELECT_MASK 0x1
#define PRESCALE_GRPH_CONTROL__GRPH_PRESCALE_SELECT__SHIFT 0x0
#define PRESCALE_GRPH_CONTROL__GRPH_PRESCALE_R_SIGN_MASK 0x2
#define PRESCALE_GRPH_CONTROL__GRPH_PRESCALE_R_SIGN__SHIFT 0x1
#define PRESCALE_GRPH_CONTROL__GRPH_PRESCALE_G_SIGN_MASK 0x4
#define PRESCALE_GRPH_CONTROL__GRPH_PRESCALE_G_SIGN__SHIFT 0x2
#define PRESCALE_GRPH_CONTROL__GRPH_PRESCALE_B_SIGN_MASK 0x8
#define PRESCALE_GRPH_CONTROL__GRPH_PRESCALE_B_SIGN__SHIFT 0x3
#define PRESCALE_GRPH_CONTROL__GRPH_PRESCALE_BYPASS_MASK 0x10
#define PRESCALE_GRPH_CONTROL__GRPH_PRESCALE_BYPASS__SHIFT 0x4
#define PRESCALE_VALUES_GRPH_R__GRPH_PRESCALE_BIAS_R_MASK 0xffff
#define PRESCALE_VALUES_GRPH_R__GRPH_PRESCALE_BIAS_R__SHIFT 0x0
#define PRESCALE_VALUES_GRPH_R__GRPH_PRESCALE_SCALE_R_MASK 0xffff0000
#define PRESCALE_VALUES_GRPH_R__GRPH_PRESCALE_SCALE_R__SHIFT 0x10
#define PRESCALE_VALUES_GRPH_G__GRPH_PRESCALE_BIAS_G_MASK 0xffff
#define PRESCALE_VALUES_GRPH_G__GRPH_PRESCALE_BIAS_G__SHIFT 0x0
#define PRESCALE_VALUES_GRPH_G__GRPH_PRESCALE_SCALE_G_MASK 0xffff0000
#define PRESCALE_VALUES_GRPH_G__GRPH_PRESCALE_SCALE_G__SHIFT 0x10
#define PRESCALE_VALUES_GRPH_B__GRPH_PRESCALE_BIAS_B_MASK 0xffff
#define PRESCALE_VALUES_GRPH_B__GRPH_PRESCALE_BIAS_B__SHIFT 0x0
#define PRESCALE_VALUES_GRPH_B__GRPH_PRESCALE_SCALE_B_MASK 0xffff0000
#define PRESCALE_VALUES_GRPH_B__GRPH_PRESCALE_SCALE_B__SHIFT 0x10
#define PRESCALE_OVL_CONTROL__OVL_PRESCALE_SELECT_MASK 0x1
#define PRESCALE_OVL_CONTROL__OVL_PRESCALE_SELECT__SHIFT 0x0
#define PRESCALE_OVL_CONTROL__OVL_PRESCALE_CB_SIGN_MASK 0x2
#define PRESCALE_OVL_CONTROL__OVL_PRESCALE_CB_SIGN__SHIFT 0x1
#define PRESCALE_OVL_CONTROL__OVL_PRESCALE_Y_SIGN_MASK 0x4
#define PRESCALE_OVL_CONTROL__OVL_PRESCALE_Y_SIGN__SHIFT 0x2
#define PRESCALE_OVL_CONTROL__OVL_PRESCALE_CR_SIGN_MASK 0x8
#define PRESCALE_OVL_CONTROL__OVL_PRESCALE_CR_SIGN__SHIFT 0x3
#define PRESCALE_OVL_CONTROL__OVL_PRESCALE_BYPASS_MASK 0x10
#define PRESCALE_OVL_CONTROL__OVL_PRESCALE_BYPASS__SHIFT 0x4
#define PRESCALE_VALUES_OVL_CB__OVL_PRESCALE_BIAS_CB_MASK 0xffff
#define PRESCALE_VALUES_OVL_CB__OVL_PRESCALE_BIAS_CB__SHIFT 0x0
#define PRESCALE_VALUES_OVL_CB__OVL_PRESCALE_SCALE_CB_MASK 0xffff0000
#define PRESCALE_VALUES_OVL_CB__OVL_PRESCALE_SCALE_CB__SHIFT 0x10
#define PRESCALE_VALUES_OVL_Y__OVL_PRESCALE_BIAS_Y_MASK 0xffff
#define PRESCALE_VALUES_OVL_Y__OVL_PRESCALE_BIAS_Y__SHIFT 0x0
#define PRESCALE_VALUES_OVL_Y__OVL_PRESCALE_SCALE_Y_MASK 0xffff0000
#define PRESCALE_VALUES_OVL_Y__OVL_PRESCALE_SCALE_Y__SHIFT 0x10
#define PRESCALE_VALUES_OVL_CR__OVL_PRESCALE_BIAS_CR_MASK 0xffff
#define PRESCALE_VALUES_OVL_CR__OVL_PRESCALE_BIAS_CR__SHIFT 0x0
#define PRESCALE_VALUES_OVL_CR__OVL_PRESCALE_SCALE_CR_MASK 0xffff0000
#define PRESCALE_VALUES_OVL_CR__OVL_PRESCALE_SCALE_CR__SHIFT 0x10
#define INPUT_CSC_CONTROL__INPUT_CSC_GRPH_MODE_MASK 0x3
#define INPUT_CSC_CONTROL__INPUT_CSC_GRPH_MODE__SHIFT 0x0
#define INPUT_CSC_CONTROL__INPUT_CSC_OVL_MODE_MASK 0x30
#define INPUT_CSC_CONTROL__INPUT_CSC_OVL_MODE__SHIFT 0x4
#define INPUT_CSC_C11_C12__INPUT_CSC_C11_MASK 0xffff
#define INPUT_CSC_C11_C12__INPUT_CSC_C11__SHIFT 0x0
#define INPUT_CSC_C11_C12__INPUT_CSC_C12_MASK 0xffff0000
#define INPUT_CSC_C11_C12__INPUT_CSC_C12__SHIFT 0x10
#define INPUT_CSC_C13_C14__INPUT_CSC_C13_MASK 0xffff
#define INPUT_CSC_C13_C14__INPUT_CSC_C13__SHIFT 0x0
#define INPUT_CSC_C13_C14__INPUT_CSC_C14_MASK 0xffff0000
#define INPUT_CSC_C13_C14__INPUT_CSC_C14__SHIFT 0x10
#define INPUT_CSC_C21_C22__INPUT_CSC_C21_MASK 0xffff
#define INPUT_CSC_C21_C22__INPUT_CSC_C21__SHIFT 0x0
#define INPUT_CSC_C21_C22__INPUT_CSC_C22_MASK 0xffff0000
#define INPUT_CSC_C21_C22__INPUT_CSC_C22__SHIFT 0x10
#define INPUT_CSC_C23_C24__INPUT_CSC_C23_MASK 0xffff
#define INPUT_CSC_C23_C24__INPUT_CSC_C23__SHIFT 0x0
#define INPUT_CSC_C23_C24__INPUT_CSC_C24_MASK 0xffff0000
#define INPUT_CSC_C23_C24__INPUT_CSC_C24__SHIFT 0x10
#define INPUT_CSC_C31_C32__INPUT_CSC_C31_MASK 0xffff
#define INPUT_CSC_C31_C32__INPUT_CSC_C31__SHIFT 0x0
#define INPUT_CSC_C31_C32__INPUT_CSC_C32_MASK 0xffff0000
#define INPUT_CSC_C31_C32__INPUT_CSC_C32__SHIFT 0x10
#define INPUT_CSC_C33_C34__INPUT_CSC_C33_MASK 0xffff
#define INPUT_CSC_C33_C34__INPUT_CSC_C33__SHIFT 0x0
#define INPUT_CSC_C33_C34__INPUT_CSC_C34_MASK 0xffff0000
#define INPUT_CSC_C33_C34__INPUT_CSC_C34__SHIFT 0x10
#define OUTPUT_CSC_CONTROL__OUTPUT_CSC_GRPH_MODE_MASK 0x7
#define OUTPUT_CSC_CONTROL__OUTPUT_CSC_GRPH_MODE__SHIFT 0x0
#define OUTPUT_CSC_CONTROL__OUTPUT_CSC_OVL_MODE_MASK 0x70
#define OUTPUT_CSC_CONTROL__OUTPUT_CSC_OVL_MODE__SHIFT 0x4
#define OUTPUT_CSC_C11_C12__OUTPUT_CSC_C11_MASK 0xffff
#define OUTPUT_CSC_C11_C12__OUTPUT_CSC_C11__SHIFT 0x0
#define OUTPUT_CSC_C11_C12__OUTPUT_CSC_C12_MASK 0xffff0000
#define OUTPUT_CSC_C11_C12__OUTPUT_CSC_C12__SHIFT 0x10
#define OUTPUT_CSC_C13_C14__OUTPUT_CSC_C13_MASK 0xffff
#define OUTPUT_CSC_C13_C14__OUTPUT_CSC_C13__SHIFT 0x0
#define OUTPUT_CSC_C13_C14__OUTPUT_CSC_C14_MASK 0xffff0000
#define OUTPUT_CSC_C13_C14__OUTPUT_CSC_C14__SHIFT 0x10
#define OUTPUT_CSC_C21_C22__OUTPUT_CSC_C21_MASK 0xffff
#define OUTPUT_CSC_C21_C22__OUTPUT_CSC_C21__SHIFT 0x0
#define OUTPUT_CSC_C21_C22__OUTPUT_CSC_C22_MASK 0xffff0000
#define OUTPUT_CSC_C21_C22__OUTPUT_CSC_C22__SHIFT 0x10
#define OUTPUT_CSC_C23_C24__OUTPUT_CSC_C23_MASK 0xffff
#define OUTPUT_CSC_C23_C24__OUTPUT_CSC_C23__SHIFT 0x0
#define OUTPUT_CSC_C23_C24__OUTPUT_CSC_C24_MASK 0xffff0000
#define OUTPUT_CSC_C23_C24__OUTPUT_CSC_C24__SHIFT 0x10
#define OUTPUT_CSC_C31_C32__OUTPUT_CSC_C31_MASK 0xffff
#define OUTPUT_CSC_C31_C32__OUTPUT_CSC_C31__SHIFT 0x0
#define OUTPUT_CSC_C31_C32__OUTPUT_CSC_C32_MASK 0xffff0000
#define OUTPUT_CSC_C31_C32__OUTPUT_CSC_C32__SHIFT 0x10
#define OUTPUT_CSC_C33_C34__OUTPUT_CSC_C33_MASK 0xffff
#define OUTPUT_CSC_C33_C34__OUTPUT_CSC_C33__SHIFT 0x0
#define OUTPUT_CSC_C33_C34__OUTPUT_CSC_C34_MASK 0xffff0000
#define OUTPUT_CSC_C33_C34__OUTPUT_CSC_C34__SHIFT 0x10
#define COMM_MATRIXA_TRANS_C11_C12__COMM_MATRIXA_TRANS_C11_MASK 0xffff
#define COMM_MATRIXA_TRANS_C11_C12__COMM_MATRIXA_TRANS_C11__SHIFT 0x0
#define COMM_MATRIXA_TRANS_C11_C12__COMM_MATRIXA_TRANS_C12_MASK 0xffff0000
#define COMM_MATRIXA_TRANS_C11_C12__COMM_MATRIXA_TRANS_C12__SHIFT 0x10
#define COMM_MATRIXA_TRANS_C13_C14__COMM_MATRIXA_TRANS_C13_MASK 0xffff
#define COMM_MATRIXA_TRANS_C13_C14__COMM_MATRIXA_TRANS_C13__SHIFT 0x0
#define COMM_MATRIXA_TRANS_C13_C14__COMM_MATRIXA_TRANS_C14_MASK 0xffff0000
#define COMM_MATRIXA_TRANS_C13_C14__COMM_MATRIXA_TRANS_C14__SHIFT 0x10
#define COMM_MATRIXA_TRANS_C21_C22__COMM_MATRIXA_TRANS_C21_MASK 0xffff
#define COMM_MATRIXA_TRANS_C21_C22__COMM_MATRIXA_TRANS_C21__SHIFT 0x0
#define COMM_MATRIXA_TRANS_C21_C22__COMM_MATRIXA_TRANS_C22_MASK 0xffff0000
#define COMM_MATRIXA_TRANS_C21_C22__COMM_MATRIXA_TRANS_C22__SHIFT 0x10
#define COMM_MATRIXA_TRANS_C23_C24__COMM_MATRIXA_TRANS_C23_MASK 0xffff
#define COMM_MATRIXA_TRANS_C23_C24__COMM_MATRIXA_TRANS_C23__SHIFT 0x0
#define COMM_MATRIXA_TRANS_C23_C24__COMM_MATRIXA_TRANS_C24_MASK 0xffff0000
#define COMM_MATRIXA_TRANS_C23_C24__COMM_MATRIXA_TRANS_C24__SHIFT 0x10
#define COMM_MATRIXA_TRANS_C31_C32__COMM_MATRIXA_TRANS_C31_MASK 0xffff
#define COMM_MATRIXA_TRANS_C31_C32__COMM_MATRIXA_TRANS_C31__SHIFT 0x0
#define COMM_MATRIXA_TRANS_C31_C32__COMM_MATRIXA_TRANS_C32_MASK 0xffff0000
#define COMM_MATRIXA_TRANS_C31_C32__COMM_MATRIXA_TRANS_C32__SHIFT 0x10
#define COMM_MATRIXA_TRANS_C33_C34__COMM_MATRIXA_TRANS_C33_MASK 0xffff
#define COMM_MATRIXA_TRANS_C33_C34__COMM_MATRIXA_TRANS_C33__SHIFT 0x0
#define COMM_MATRIXA_TRANS_C33_C34__COMM_MATRIXA_TRANS_C34_MASK 0xffff0000
#define COMM_MATRIXA_TRANS_C33_C34__COMM_MATRIXA_TRANS_C34__SHIFT 0x10
#define COMM_MATRIXB_TRANS_C11_C12__COMM_MATRIXB_TRANS_C11_MASK 0xffff
#define COMM_MATRIXB_TRANS_C11_C12__COMM_MATRIXB_TRANS_C11__SHIFT 0x0
#define COMM_MATRIXB_TRANS_C11_C12__COMM_MATRIXB_TRANS_C12_MASK 0xffff0000
#define COMM_MATRIXB_TRANS_C11_C12__COMM_MATRIXB_TRANS_C12__SHIFT 0x10
#define COMM_MATRIXB_TRANS_C13_C14__COMM_MATRIXB_TRANS_C13_MASK 0xffff
#define COMM_MATRIXB_TRANS_C13_C14__COMM_MATRIXB_TRANS_C13__SHIFT 0x0
#define COMM_MATRIXB_TRANS_C13_C14__COMM_MATRIXB_TRANS_C14_MASK 0xffff0000
#define COMM_MATRIXB_TRANS_C13_C14__COMM_MATRIXB_TRANS_C14__SHIFT 0x10
#define COMM_MATRIXB_TRANS_C21_C22__COMM_MATRIXB_TRANS_C21_MASK 0xffff
#define COMM_MATRIXB_TRANS_C21_C22__COMM_MATRIXB_TRANS_C21__SHIFT 0x0
#define COMM_MATRIXB_TRANS_C21_C22__COMM_MATRIXB_TRANS_C22_MASK 0xffff0000
#define COMM_MATRIXB_TRANS_C21_C22__COMM_MATRIXB_TRANS_C22__SHIFT 0x10
#define COMM_MATRIXB_TRANS_C23_C24__COMM_MATRIXB_TRANS_C23_MASK 0xffff
#define COMM_MATRIXB_TRANS_C23_C24__COMM_MATRIXB_TRANS_C23__SHIFT 0x0
#define COMM_MATRIXB_TRANS_C23_C24__COMM_MATRIXB_TRANS_C24_MASK 0xffff0000
#define COMM_MATRIXB_TRANS_C23_C24__COMM_MATRIXB_TRANS_C24__SHIFT 0x10
#define COMM_MATRIXB_TRANS_C31_C32__COMM_MATRIXB_TRANS_C31_MASK 0xffff
#define COMM_MATRIXB_TRANS_C31_C32__COMM_MATRIXB_TRANS_C31__SHIFT 0x0
#define COMM_MATRIXB_TRANS_C31_C32__COMM_MATRIXB_TRANS_C32_MASK 0xffff0000
#define COMM_MATRIXB_TRANS_C31_C32__COMM_MATRIXB_TRANS_C32__SHIFT 0x10
#define COMM_MATRIXB_TRANS_C33_C34__COMM_MATRIXB_TRANS_C33_MASK 0xffff
#define COMM_MATRIXB_TRANS_C33_C34__COMM_MATRIXB_TRANS_C33__SHIFT 0x0
#define COMM_MATRIXB_TRANS_C33_C34__COMM_MATRIXB_TRANS_C34_MASK 0xffff0000
#define COMM_MATRIXB_TRANS_C33_C34__COMM_MATRIXB_TRANS_C34__SHIFT 0x10
#define DENORM_CONTROL__DENORM_MODE_MASK 0x7
#define DENORM_CONTROL__DENORM_MODE__SHIFT 0x0
#define DENORM_CONTROL__DENORM_14BIT_OUT_MASK 0x10
#define DENORM_CONTROL__DENORM_14BIT_OUT__SHIFT 0x4
#define OUT_ROUND_CONTROL__OUT_ROUND_TRUNC_MODE_MASK 0xf
#define OUT_ROUND_CONTROL__OUT_ROUND_TRUNC_MODE__SHIFT 0x0
#define OUT_CLAMP_CONTROL_R_CR__OUT_CLAMP_MAX_R_CR_MASK 0x3fff
#define OUT_CLAMP_CONTROL_R_CR__OUT_CLAMP_MAX_R_CR__SHIFT 0x0
#define OUT_CLAMP_CONTROL_R_CR__OUT_CLAMP_MIN_R_CR_MASK 0x3fff0000
#define OUT_CLAMP_CONTROL_R_CR__OUT_CLAMP_MIN_R_CR__SHIFT 0x10
#define OUT_CLAMP_CONTROL_G_Y__OUT_CLAMP_MAX_G_Y_MASK 0x3fff
#define OUT_CLAMP_CONTROL_G_Y__OUT_CLAMP_MAX_G_Y__SHIFT 0x0
#define OUT_CLAMP_CONTROL_G_Y__OUT_CLAMP_MIN_G_Y_MASK 0x3fff0000
#define OUT_CLAMP_CONTROL_G_Y__OUT_CLAMP_MIN_G_Y__SHIFT 0x10
#define OUT_CLAMP_CONTROL_B_CB__OUT_CLAMP_MAX_B_CB_MASK 0x3fff
#define OUT_CLAMP_CONTROL_B_CB__OUT_CLAMP_MAX_B_CB__SHIFT 0x0
#define OUT_CLAMP_CONTROL_B_CB__OUT_CLAMP_MIN_B_CB_MASK 0x3fff0000
#define OUT_CLAMP_CONTROL_B_CB__OUT_CLAMP_MIN_B_CB__SHIFT 0x10
#define KEY_CONTROL__KEY_SELECT_MASK 0x1
#define KEY_CONTROL__KEY_SELECT__SHIFT 0x0
#define KEY_CONTROL__KEY_MODE_MASK 0x6
#define KEY_CONTROL__KEY_MODE__SHIFT 0x1
#define KEY_CONTROL__GRPH_OVL_HALF_BLEND_MASK 0x10000000
#define KEY_CONTROL__GRPH_OVL_HALF_BLEND__SHIFT 0x1c
#define KEY_RANGE_ALPHA__KEY_ALPHA_LOW_MASK 0xffff
#define KEY_RANGE_ALPHA__KEY_ALPHA_LOW__SHIFT 0x0
#define KEY_RANGE_ALPHA__KEY_ALPHA_HIGH_MASK 0xffff0000
#define KEY_RANGE_ALPHA__KEY_ALPHA_HIGH__SHIFT 0x10
#define KEY_RANGE_RED__KEY_RED_LOW_MASK 0xffff
#define KEY_RANGE_RED__KEY_RED_LOW__SHIFT 0x0
#define KEY_RANGE_RED__KEY_RED_HIGH_MASK 0xffff0000
#define KEY_RANGE_RED__KEY_RED_HIGH__SHIFT 0x10
#define KEY_RANGE_GREEN__KEY_GREEN_LOW_MASK 0xffff
#define KEY_RANGE_GREEN__KEY_GREEN_LOW__SHIFT 0x0
#define KEY_RANGE_GREEN__KEY_GREEN_HIGH_MASK 0xffff0000
#define KEY_RANGE_GREEN__KEY_GREEN_HIGH__SHIFT 0x10
#define KEY_RANGE_BLUE__KEY_BLUE_LOW_MASK 0xffff
#define KEY_RANGE_BLUE__KEY_BLUE_LOW__SHIFT 0x0
#define KEY_RANGE_BLUE__KEY_BLUE_HIGH_MASK 0xffff0000
#define KEY_RANGE_BLUE__KEY_BLUE_HIGH__SHIFT 0x10
#define DEGAMMA_CONTROL__GRPH_DEGAMMA_MODE_MASK 0x3
#define DEGAMMA_CONTROL__GRPH_DEGAMMA_MODE__SHIFT 0x0
#define DEGAMMA_CONTROL__OVL_DEGAMMA_MODE_MASK 0x30
#define DEGAMMA_CONTROL__OVL_DEGAMMA_MODE__SHIFT 0x4
#define DEGAMMA_CONTROL__CURSOR2_DEGAMMA_MODE_MASK 0x300
#define DEGAMMA_CONTROL__CURSOR2_DEGAMMA_MODE__SHIFT 0x8
#define DEGAMMA_CONTROL__CURSOR_DEGAMMA_MODE_MASK 0x3000
#define DEGAMMA_CONTROL__CURSOR_DEGAMMA_MODE__SHIFT 0xc
#define GAMUT_REMAP_CONTROL__GRPH_GAMUT_REMAP_MODE_MASK 0x3
#define GAMUT_REMAP_CONTROL__GRPH_GAMUT_REMAP_MODE__SHIFT 0x0
#define GAMUT_REMAP_CONTROL__OVL_GAMUT_REMAP_MODE_MASK 0x30
#define GAMUT_REMAP_CONTROL__OVL_GAMUT_REMAP_MODE__SHIFT 0x4
#define GAMUT_REMAP_C11_C12__GAMUT_REMAP_C11_MASK 0xffff
#define GAMUT_REMAP_C11_C12__GAMUT_REMAP_C11__SHIFT 0x0
#define GAMUT_REMAP_C11_C12__GAMUT_REMAP_C12_MASK 0xffff0000
#define GAMUT_REMAP_C11_C12__GAMUT_REMAP_C12__SHIFT 0x10
#define GAMUT_REMAP_C13_C14__GAMUT_REMAP_C13_MASK 0xffff
#define GAMUT_REMAP_C13_C14__GAMUT_REMAP_C13__SHIFT 0x0
#define GAMUT_REMAP_C13_C14__GAMUT_REMAP_C14_MASK 0xffff0000
#define GAMUT_REMAP_C13_C14__GAMUT_REMAP_C14__SHIFT 0x10
#define GAMUT_REMAP_C21_C22__GAMUT_REMAP_C21_MASK 0xffff
#define GAMUT_REMAP_C21_C22__GAMUT_REMAP_C21__SHIFT 0x0
#define GAMUT_REMAP_C21_C22__GAMUT_REMAP_C22_MASK 0xffff0000
#define GAMUT_REMAP_C21_C22__GAMUT_REMAP_C22__SHIFT 0x10
#define GAMUT_REMAP_C23_C24__GAMUT_REMAP_C23_MASK 0xffff
#define GAMUT_REMAP_C23_C24__GAMUT_REMAP_C23__SHIFT 0x0
#define GAMUT_REMAP_C23_C24__GAMUT_REMAP_C24_MASK 0xffff0000
#define GAMUT_REMAP_C23_C24__GAMUT_REMAP_C24__SHIFT 0x10
#define GAMUT_REMAP_C31_C32__GAMUT_REMAP_C31_MASK 0xffff
#define GAMUT_REMAP_C31_C32__GAMUT_REMAP_C31__SHIFT 0x0
#define GAMUT_REMAP_C31_C32__GAMUT_REMAP_C32_MASK 0xffff0000
#define GAMUT_REMAP_C31_C32__GAMUT_REMAP_C32__SHIFT 0x10
#define GAMUT_REMAP_C33_C34__GAMUT_REMAP_C33_MASK 0xffff
#define GAMUT_REMAP_C33_C34__GAMUT_REMAP_C33__SHIFT 0x0
#define GAMUT_REMAP_C33_C34__GAMUT_REMAP_C34_MASK 0xffff0000
#define GAMUT_REMAP_C33_C34__GAMUT_REMAP_C34__SHIFT 0x10
#define DCP_SPATIAL_DITHER_CNTL__DCP_SPATIAL_DITHER_EN_MASK 0x1
#define DCP_SPATIAL_DITHER_CNTL__DCP_SPATIAL_DITHER_EN__SHIFT 0x0
#define DCP_SPATIAL_DITHER_CNTL__DCP_SPATIAL_DITHER_MODE_MASK 0x30
#define DCP_SPATIAL_DITHER_CNTL__DCP_SPATIAL_DITHER_MODE__SHIFT 0x4
#define DCP_SPATIAL_DITHER_CNTL__DCP_SPATIAL_DITHER_DEPTH_MASK 0xc0
#define DCP_SPATIAL_DITHER_CNTL__DCP_SPATIAL_DITHER_DEPTH__SHIFT 0x6
#define DCP_SPATIAL_DITHER_CNTL__DCP_FRAME_RANDOM_ENABLE_MASK 0x100
#define DCP_SPATIAL_DITHER_CNTL__DCP_FRAME_RANDOM_ENABLE__SHIFT 0x8
#define DCP_SPATIAL_DITHER_CNTL__DCP_RGB_RANDOM_ENABLE_MASK 0x200
#define DCP_SPATIAL_DITHER_CNTL__DCP_RGB_RANDOM_ENABLE__SHIFT 0x9
#define DCP_SPATIAL_DITHER_CNTL__DCP_HIGHPASS_RANDOM_ENABLE_MASK 0x400
#define DCP_SPATIAL_DITHER_CNTL__DCP_HIGHPASS_RANDOM_ENABLE__SHIFT 0xa
#define DCP_RANDOM_SEEDS__DCP_RAND_R_SEED_MASK 0xff
#define DCP_RANDOM_SEEDS__DCP_RAND_R_SEED__SHIFT 0x0
#define DCP_RANDOM_SEEDS__DCP_RAND_G_SEED_MASK 0xff00
#define DCP_RANDOM_SEEDS__DCP_RAND_G_SEED__SHIFT 0x8
#define DCP_RANDOM_SEEDS__DCP_RAND_B_SEED_MASK 0xff0000
#define DCP_RANDOM_SEEDS__DCP_RAND_B_SEED__SHIFT 0x10
#define DCP_FP_CONVERTED_FIELD__DCP_FP_CONVERTED_FIELD_DATA_MASK 0x3ffff
#define DCP_FP_CONVERTED_FIELD__DCP_FP_CONVERTED_FIELD_DATA__SHIFT 0x0
#define DCP_FP_CONVERTED_FIELD__DCP_FP_CONVERTED_FIELD_INDEX_MASK 0x7f00000
#define DCP_FP_CONVERTED_FIELD__DCP_FP_CONVERTED_FIELD_INDEX__SHIFT 0x14
#define CUR_CONTROL__CURSOR_EN_MASK 0x1
#define CUR_CONTROL__CURSOR_EN__SHIFT 0x0
#define CUR_CONTROL__CUR_INV_TRANS_CLAMP_MASK 0x10
#define CUR_CONTROL__CUR_INV_TRANS_CLAMP__SHIFT 0x4
#define CUR_CONTROL__CURSOR_MODE_MASK 0x300
#define CUR_CONTROL__CURSOR_MODE__SHIFT 0x8
#define CUR_CONTROL__CURSOR_2X_MAGNIFY_MASK 0x10000
#define CUR_CONTROL__CURSOR_2X_MAGNIFY__SHIFT 0x10
#define CUR_CONTROL__CURSOR_FORCE_MC_ON_MASK 0x100000
#define CUR_CONTROL__CURSOR_FORCE_MC_ON__SHIFT 0x14
#define CUR_CONTROL__CURSOR_URGENT_CONTROL_MASK 0x7000000
#define CUR_CONTROL__CURSOR_URGENT_CONTROL__SHIFT 0x18
#define CUR_SURFACE_ADDRESS__CURSOR_SURFACE_ADDRESS_MASK 0xffffffff
#define CUR_SURFACE_ADDRESS__CURSOR_SURFACE_ADDRESS__SHIFT 0x0
#define CUR_SIZE__CURSOR_HEIGHT_MASK 0x7f
#define CUR_SIZE__CURSOR_HEIGHT__SHIFT 0x0
#define CUR_SIZE__CURSOR_WIDTH_MASK 0x7f0000
#define CUR_SIZE__CURSOR_WIDTH__SHIFT 0x10
#define CUR_SURFACE_ADDRESS_HIGH__CURSOR_SURFACE_ADDRESS_HIGH_MASK 0xff
#define CUR_SURFACE_ADDRESS_HIGH__CURSOR_SURFACE_ADDRESS_HIGH__SHIFT 0x0
#define CUR_POSITION__CURSOR_Y_POSITION_MASK 0x3fff
#define CUR_POSITION__CURSOR_Y_POSITION__SHIFT 0x0
#define CUR_POSITION__CURSOR_X_POSITION_MASK 0x3fff0000
#define CUR_POSITION__CURSOR_X_POSITION__SHIFT 0x10
#define CUR_HOT_SPOT__CURSOR_HOT_SPOT_Y_MASK 0x7f
#define CUR_HOT_SPOT__CURSOR_HOT_SPOT_Y__SHIFT 0x0
#define CUR_HOT_SPOT__CURSOR_HOT_SPOT_X_MASK 0x7f0000
#define CUR_HOT_SPOT__CURSOR_HOT_SPOT_X__SHIFT 0x10
#define CUR_COLOR1__CUR_COLOR1_BLUE_MASK 0xff
#define CUR_COLOR1__CUR_COLOR1_BLUE__SHIFT 0x0
#define CUR_COLOR1__CUR_COLOR1_GREEN_MASK 0xff00
#define CUR_COLOR1__CUR_COLOR1_GREEN__SHIFT 0x8
#define CUR_COLOR1__CUR_COLOR1_RED_MASK 0xff0000
#define CUR_COLOR1__CUR_COLOR1_RED__SHIFT 0x10
#define CUR_COLOR2__CUR_COLOR2_BLUE_MASK 0xff
#define CUR_COLOR2__CUR_COLOR2_BLUE__SHIFT 0x0
#define CUR_COLOR2__CUR_COLOR2_GREEN_MASK 0xff00
#define CUR_COLOR2__CUR_COLOR2_GREEN__SHIFT 0x8
#define CUR_COLOR2__CUR_COLOR2_RED_MASK 0xff0000
#define CUR_COLOR2__CUR_COLOR2_RED__SHIFT 0x10
#define CUR_UPDATE__CURSOR_UPDATE_PENDING_MASK 0x1
#define CUR_UPDATE__CURSOR_UPDATE_PENDING__SHIFT 0x0
#define CUR_UPDATE__CURSOR_UPDATE_TAKEN_MASK 0x2
#define CUR_UPDATE__CURSOR_UPDATE_TAKEN__SHIFT 0x1
#define CUR_UPDATE__CURSOR_UPDATE_LOCK_MASK 0x10000
#define CUR_UPDATE__CURSOR_UPDATE_LOCK__SHIFT 0x10
#define CUR_UPDATE__CURSOR_DISABLE_MULTIPLE_UPDATE_MASK 0x1000000
#define CUR_UPDATE__CURSOR_DISABLE_MULTIPLE_UPDATE__SHIFT 0x18
#define CUR_UPDATE__CURSOR_UPDATE_STEREO_MODE_MASK 0x6000000
#define CUR_UPDATE__CURSOR_UPDATE_STEREO_MODE__SHIFT 0x19
#define CUR2_CONTROL__CURSOR2_EN_MASK 0x1
#define CUR2_CONTROL__CURSOR2_EN__SHIFT 0x0
#define CUR2_CONTROL__CUR2_INV_TRANS_CLAMP_MASK 0x10
#define CUR2_CONTROL__CUR2_INV_TRANS_CLAMP__SHIFT 0x4
#define CUR2_CONTROL__CURSOR2_MODE_MASK 0x300
#define CUR2_CONTROL__CURSOR2_MODE__SHIFT 0x8
#define CUR2_CONTROL__CURSOR2_2X_MAGNIFY_MASK 0x10000
#define CUR2_CONTROL__CURSOR2_2X_MAGNIFY__SHIFT 0x10
#define CUR2_CONTROL__CURSOR2_FORCE_MC_ON_MASK 0x100000
#define CUR2_CONTROL__CURSOR2_FORCE_MC_ON__SHIFT 0x14
#define CUR2_CONTROL__CURSOR2_URGENT_CONTROL_MASK 0x7000000
#define CUR2_CONTROL__CURSOR2_URGENT_CONTROL__SHIFT 0x18
#define CUR2_SURFACE_ADDRESS__CURSOR2_SURFACE_ADDRESS_MASK 0xffffffff
#define CUR2_SURFACE_ADDRESS__CURSOR2_SURFACE_ADDRESS__SHIFT 0x0
#define CUR2_SIZE__CURSOR2_HEIGHT_MASK 0x7f
#define CUR2_SIZE__CURSOR2_HEIGHT__SHIFT 0x0
#define CUR2_SIZE__CURSOR2_WIDTH_MASK 0x7f0000
#define CUR2_SIZE__CURSOR2_WIDTH__SHIFT 0x10
#define CUR2_SURFACE_ADDRESS_HIGH__CURSOR2_SURFACE_ADDRESS_HIGH_MASK 0xff
#define CUR2_SURFACE_ADDRESS_HIGH__CURSOR2_SURFACE_ADDRESS_HIGH__SHIFT 0x0
#define CUR2_POSITION__CURSOR2_Y_POSITION_MASK 0x3fff
#define CUR2_POSITION__CURSOR2_Y_POSITION__SHIFT 0x0
#define CUR2_POSITION__CURSOR2_X_POSITION_MASK 0x3fff0000
#define CUR2_POSITION__CURSOR2_X_POSITION__SHIFT 0x10
#define CUR2_HOT_SPOT__CURSOR2_HOT_SPOT_Y_MASK 0x7f
#define CUR2_HOT_SPOT__CURSOR2_HOT_SPOT_Y__SHIFT 0x0
#define CUR2_HOT_SPOT__CURSOR2_HOT_SPOT_X_MASK 0x7f0000
#define CUR2_HOT_SPOT__CURSOR2_HOT_SPOT_X__SHIFT 0x10
#define CUR2_COLOR1__CUR2_COLOR1_BLUE_MASK 0xff
#define CUR2_COLOR1__CUR2_COLOR1_BLUE__SHIFT 0x0
#define CUR2_COLOR1__CUR2_COLOR1_GREEN_MASK 0xff00
#define CUR2_COLOR1__CUR2_COLOR1_GREEN__SHIFT 0x8
#define CUR2_COLOR1__CUR2_COLOR1_RED_MASK 0xff0000
#define CUR2_COLOR1__CUR2_COLOR1_RED__SHIFT 0x10
#define CUR2_COLOR2__CUR2_COLOR2_BLUE_MASK 0xff
#define CUR2_COLOR2__CUR2_COLOR2_BLUE__SHIFT 0x0
#define CUR2_COLOR2__CUR2_COLOR2_GREEN_MASK 0xff00
#define CUR2_COLOR2__CUR2_COLOR2_GREEN__SHIFT 0x8
#define CUR2_COLOR2__CUR2_COLOR2_RED_MASK 0xff0000
#define CUR2_COLOR2__CUR2_COLOR2_RED__SHIFT 0x10
#define CUR2_UPDATE__CURSOR2_UPDATE_PENDING_MASK 0x1
#define CUR2_UPDATE__CURSOR2_UPDATE_PENDING__SHIFT 0x0
#define CUR2_UPDATE__CURSOR2_UPDATE_TAKEN_MASK 0x2
#define CUR2_UPDATE__CURSOR2_UPDATE_TAKEN__SHIFT 0x1
#define CUR2_UPDATE__CURSOR2_UPDATE_LOCK_MASK 0x10000
#define CUR2_UPDATE__CURSOR2_UPDATE_LOCK__SHIFT 0x10
#define CUR2_UPDATE__CURSOR2_DISABLE_MULTIPLE_UPDATE_MASK 0x1000000
#define CUR2_UPDATE__CURSOR2_DISABLE_MULTIPLE_UPDATE__SHIFT 0x18
#define CUR2_UPDATE__CURSOR2_UPDATE_STEREO_MODE_MASK 0x6000000
#define CUR2_UPDATE__CURSOR2_UPDATE_STEREO_MODE__SHIFT 0x19
#define CUR_REQUEST_FILTER_CNTL__CUR_REQUEST_FILTER_DIS_MASK 0x1
#define CUR_REQUEST_FILTER_CNTL__CUR_REQUEST_FILTER_DIS__SHIFT 0x0
#define CUR_STEREO_CONTROL__CURSOR_STEREO_EN_MASK 0x1
#define CUR_STEREO_CONTROL__CURSOR_STEREO_EN__SHIFT 0x0
#define CUR_STEREO_CONTROL__CURSOR_STEREO_OFFSET_YNX_MASK 0x2
#define CUR_STEREO_CONTROL__CURSOR_STEREO_OFFSET_YNX__SHIFT 0x1
#define CUR_STEREO_CONTROL__CURSOR_PRIMARY_OFFSET_MASK 0x3ff0
#define CUR_STEREO_CONTROL__CURSOR_PRIMARY_OFFSET__SHIFT 0x4
#define CUR_STEREO_CONTROL__CURSOR_SECONDARY_OFFSET_MASK 0x3ff0000
#define CUR_STEREO_CONTROL__CURSOR_SECONDARY_OFFSET__SHIFT 0x10
#define CUR2_STEREO_CONTROL__CURSOR2_STEREO_EN_MASK 0x1
#define CUR2_STEREO_CONTROL__CURSOR2_STEREO_EN__SHIFT 0x0
#define CUR2_STEREO_CONTROL__CURSOR2_STEREO_OFFSET_YNX_MASK 0x2
#define CUR2_STEREO_CONTROL__CURSOR2_STEREO_OFFSET_YNX__SHIFT 0x1
#define CUR2_STEREO_CONTROL__CURSOR2_PRIMARY_OFFSET_MASK 0x3ff0
#define CUR2_STEREO_CONTROL__CURSOR2_PRIMARY_OFFSET__SHIFT 0x4
#define CUR2_STEREO_CONTROL__CURSOR2_SECONDARY_OFFSET_MASK 0x3ff0000
#define CUR2_STEREO_CONTROL__CURSOR2_SECONDARY_OFFSET__SHIFT 0x10
#define DC_LUT_RW_MODE__DC_LUT_RW_MODE_MASK 0x1
#define DC_LUT_RW_MODE__DC_LUT_RW_MODE__SHIFT 0x0
#define DC_LUT_RW_INDEX__DC_LUT_RW_INDEX_MASK 0xff
#define DC_LUT_RW_INDEX__DC_LUT_RW_INDEX__SHIFT 0x0
#define DC_LUT_SEQ_COLOR__DC_LUT_SEQ_COLOR_MASK 0xffff
#define DC_LUT_SEQ_COLOR__DC_LUT_SEQ_COLOR__SHIFT 0x0
#define DC_LUT_PWL_DATA__DC_LUT_BASE_MASK 0xffff
#define DC_LUT_PWL_DATA__DC_LUT_BASE__SHIFT 0x0
#define DC_LUT_PWL_DATA__DC_LUT_DELTA_MASK 0xffff0000
#define DC_LUT_PWL_DATA__DC_LUT_DELTA__SHIFT 0x10
#define DC_LUT_30_COLOR__DC_LUT_COLOR_10_BLUE_MASK 0x3ff
#define DC_LUT_30_COLOR__DC_LUT_COLOR_10_BLUE__SHIFT 0x0
#define DC_LUT_30_COLOR__DC_LUT_COLOR_10_GREEN_MASK 0xffc00
#define DC_LUT_30_COLOR__DC_LUT_COLOR_10_GREEN__SHIFT 0xa
#define DC_LUT_30_COLOR__DC_LUT_COLOR_10_RED_MASK 0x3ff00000
#define DC_LUT_30_COLOR__DC_LUT_COLOR_10_RED__SHIFT 0x14
#define DC_LUT_VGA_ACCESS_ENABLE__DC_LUT_VGA_ACCESS_ENABLE_MASK 0x1
#define DC_LUT_VGA_ACCESS_ENABLE__DC_LUT_VGA_ACCESS_ENABLE__SHIFT 0x0
#define DC_LUT_WRITE_EN_MASK__DC_LUT_WRITE_EN_MASK_MASK 0x7
#define DC_LUT_WRITE_EN_MASK__DC_LUT_WRITE_EN_MASK__SHIFT 0x0
#define DC_LUT_AUTOFILL__DC_LUT_AUTOFILL_MASK 0x1
#define DC_LUT_AUTOFILL__DC_LUT_AUTOFILL__SHIFT 0x0
#define DC_LUT_AUTOFILL__DC_LUT_AUTOFILL_DONE_MASK 0x2
#define DC_LUT_AUTOFILL__DC_LUT_AUTOFILL_DONE__SHIFT 0x1
#define DC_LUT_CONTROL__DC_LUT_INC_B_MASK 0xf
#define DC_LUT_CONTROL__DC_LUT_INC_B__SHIFT 0x0
#define DC_LUT_CONTROL__DC_LUT_DATA_B_SIGNED_EN_MASK 0x10
#define DC_LUT_CONTROL__DC_LUT_DATA_B_SIGNED_EN__SHIFT 0x4
#define DC_LUT_CONTROL__DC_LUT_DATA_B_FLOAT_POINT_EN_MASK 0x20
#define DC_LUT_CONTROL__DC_LUT_DATA_B_FLOAT_POINT_EN__SHIFT 0x5
#define DC_LUT_CONTROL__DC_LUT_DATA_B_FORMAT_MASK 0xc0
#define DC_LUT_CONTROL__DC_LUT_DATA_B_FORMAT__SHIFT 0x6
#define DC_LUT_CONTROL__DC_LUT_INC_G_MASK 0xf00
#define DC_LUT_CONTROL__DC_LUT_INC_G__SHIFT 0x8
#define DC_LUT_CONTROL__DC_LUT_DATA_G_SIGNED_EN_MASK 0x1000
#define DC_LUT_CONTROL__DC_LUT_DATA_G_SIGNED_EN__SHIFT 0xc
#define DC_LUT_CONTROL__DC_LUT_DATA_G_FLOAT_POINT_EN_MASK 0x2000
#define DC_LUT_CONTROL__DC_LUT_DATA_G_FLOAT_POINT_EN__SHIFT 0xd
#define DC_LUT_CONTROL__DC_LUT_DATA_G_FORMAT_MASK 0xc000
#define DC_LUT_CONTROL__DC_LUT_DATA_G_FORMAT__SHIFT 0xe
#define DC_LUT_CONTROL__DC_LUT_INC_R_MASK 0xf0000
#define DC_LUT_CONTROL__DC_LUT_INC_R__SHIFT 0x10
#define DC_LUT_CONTROL__DC_LUT_DATA_R_SIGNED_EN_MASK 0x100000
#define DC_LUT_CONTROL__DC_LUT_DATA_R_SIGNED_EN__SHIFT 0x14
#define DC_LUT_CONTROL__DC_LUT_DATA_R_FLOAT_POINT_EN_MASK 0x200000
#define DC_LUT_CONTROL__DC_LUT_DATA_R_FLOAT_POINT_EN__SHIFT 0x15
#define DC_LUT_CONTROL__DC_LUT_DATA_R_FORMAT_MASK 0xc00000
#define DC_LUT_CONTROL__DC_LUT_DATA_R_FORMAT__SHIFT 0x16
#define DC_LUT_BLACK_OFFSET_BLUE__DC_LUT_BLACK_OFFSET_BLUE_MASK 0xffff
#define DC_LUT_BLACK_OFFSET_BLUE__DC_LUT_BLACK_OFFSET_BLUE__SHIFT 0x0
#define DC_LUT_BLACK_OFFSET_GREEN__DC_LUT_BLACK_OFFSET_GREEN_MASK 0xffff
#define DC_LUT_BLACK_OFFSET_GREEN__DC_LUT_BLACK_OFFSET_GREEN__SHIFT 0x0
#define DC_LUT_BLACK_OFFSET_RED__DC_LUT_BLACK_OFFSET_RED_MASK 0xffff
#define DC_LUT_BLACK_OFFSET_RED__DC_LUT_BLACK_OFFSET_RED__SHIFT 0x0
#define DC_LUT_WHITE_OFFSET_BLUE__DC_LUT_WHITE_OFFSET_BLUE_MASK 0xffff
#define DC_LUT_WHITE_OFFSET_BLUE__DC_LUT_WHITE_OFFSET_BLUE__SHIFT 0x0
#define DC_LUT_WHITE_OFFSET_GREEN__DC_LUT_WHITE_OFFSET_GREEN_MASK 0xffff
#define DC_LUT_WHITE_OFFSET_GREEN__DC_LUT_WHITE_OFFSET_GREEN__SHIFT 0x0
#define DC_LUT_WHITE_OFFSET_RED__DC_LUT_WHITE_OFFSET_RED_MASK 0xffff
#define DC_LUT_WHITE_OFFSET_RED__DC_LUT_WHITE_OFFSET_RED__SHIFT 0x0
#define DCP_CRC_CONTROL__DCP_CRC_ENABLE_MASK 0x1
#define DCP_CRC_CONTROL__DCP_CRC_ENABLE__SHIFT 0x0
#define DCP_CRC_CONTROL__DCP_CRC_SOURCE_SEL_MASK 0x1c
#define DCP_CRC_CONTROL__DCP_CRC_SOURCE_SEL__SHIFT 0x2
#define DCP_CRC_CONTROL__DCP_CRC_LINE_SEL_MASK 0x300
#define DCP_CRC_CONTROL__DCP_CRC_LINE_SEL__SHIFT 0x8
#define DCP_CRC_MASK__DCP_CRC_MASK_MASK 0xffffffff
#define DCP_CRC_MASK__DCP_CRC_MASK__SHIFT 0x0
#define DCP_CRC_CURRENT__DCP_CRC_CURRENT_MASK 0xffffffff
#define DCP_CRC_CURRENT__DCP_CRC_CURRENT__SHIFT 0x0
#define DCP_CRC_LAST__DCP_CRC_LAST_MASK 0xffffffff
#define DCP_CRC_LAST__DCP_CRC_LAST__SHIFT 0x0
#define DCP_DEBUG__DCP_DEBUG_MASK 0xffffffff
#define DCP_DEBUG__DCP_DEBUG__SHIFT 0x0
#define GRPH_FLIP_RATE_CNTL__GRPH_FLIP_RATE_MASK 0x7
#define GRPH_FLIP_RATE_CNTL__GRPH_FLIP_RATE__SHIFT 0x0
#define GRPH_FLIP_RATE_CNTL__GRPH_FLIP_RATE_ENABLE_MASK 0x8
#define GRPH_FLIP_RATE_CNTL__GRPH_FLIP_RATE_ENABLE__SHIFT 0x3
#define DCP_GSL_CONTROL__DCP_GSL0_EN_MASK 0x1
#define DCP_GSL_CONTROL__DCP_GSL0_EN__SHIFT 0x0
#define DCP_GSL_CONTROL__DCP_GSL1_EN_MASK 0x2
#define DCP_GSL_CONTROL__DCP_GSL1_EN__SHIFT 0x1
#define DCP_GSL_CONTROL__DCP_GSL2_EN_MASK 0x4
#define DCP_GSL_CONTROL__DCP_GSL2_EN__SHIFT 0x2
#define DCP_GSL_CONTROL__DCP_GSL_MODE_MASK 0x300
#define DCP_GSL_CONTROL__DCP_GSL_MODE__SHIFT 0x8
#define DCP_GSL_CONTROL__DCP_GSL_HSYNC_FLIP_FORCE_DELAY_MASK 0xf000
#define DCP_GSL_CONTROL__DCP_GSL_HSYNC_FLIP_FORCE_DELAY__SHIFT 0xc
#define DCP_GSL_CONTROL__DCP_GSL_MASTER_EN_MASK 0x10000
#define DCP_GSL_CONTROL__DCP_GSL_MASTER_EN__SHIFT 0x10
#define DCP_GSL_CONTROL__DCP_GSL_SYNC_SOURCE_MASK 0x3000000
#define DCP_GSL_CONTROL__DCP_GSL_SYNC_SOURCE__SHIFT 0x18
#define DCP_GSL_CONTROL__DCP_GSL_DELAY_SURFACE_UPDATE_PENDING_MASK 0x8000000
#define DCP_GSL_CONTROL__DCP_GSL_DELAY_SURFACE_UPDATE_PENDING__SHIFT 0x1b
#define DCP_GSL_CONTROL__DCP_GSL_HSYNC_FLIP_CHECK_DELAY_MASK 0xf0000000
#define DCP_GSL_CONTROL__DCP_GSL_HSYNC_FLIP_CHECK_DELAY__SHIFT 0x1c
#define DCP_LB_DATA_GAP_BETWEEN_CHUNK__DCP_LB_GAP_BETWEEN_CHUNK_20BPP_MASK 0xf
#define DCP_LB_DATA_GAP_BETWEEN_CHUNK__DCP_LB_GAP_BETWEEN_CHUNK_20BPP__SHIFT 0x0
#define DCP_LB_DATA_GAP_BETWEEN_CHUNK__DCP_LB_GAP_BETWEEN_CHUNK_30BPP_MASK 0xf0
#define DCP_LB_DATA_GAP_BETWEEN_CHUNK__DCP_LB_GAP_BETWEEN_CHUNK_30BPP__SHIFT 0x4
#define OVL_SECONDARY_SURFACE_ADDRESS__OVL_SECONDARY_DFQ_ENABLE_MASK 0x1
#define OVL_SECONDARY_SURFACE_ADDRESS__OVL_SECONDARY_DFQ_ENABLE__SHIFT 0x0
#define OVL_SECONDARY_SURFACE_ADDRESS__OVL_SECONDARY_SURFACE_ADDRESS_MASK 0xffffff00
#define OVL_SECONDARY_SURFACE_ADDRESS__OVL_SECONDARY_SURFACE_ADDRESS__SHIFT 0x8
#define OVL_STEREOSYNC_FLIP__OVL_STEREOSYNC_FLIP_EN_MASK 0x1
#define OVL_STEREOSYNC_FLIP__OVL_STEREOSYNC_FLIP_EN__SHIFT 0x0
#define OVL_STEREOSYNC_FLIP__OVL_STEREOSYNC_FLIP_MODE_MASK 0x300
#define OVL_STEREOSYNC_FLIP__OVL_STEREOSYNC_FLIP_MODE__SHIFT 0x8
#define OVL_STEREOSYNC_FLIP__OVL_PRIMARY_SURFACE_PENDING_MASK 0x10000
#define OVL_STEREOSYNC_FLIP__OVL_PRIMARY_SURFACE_PENDING__SHIFT 0x10
#define OVL_STEREOSYNC_FLIP__OVL_SECONDARY_SURFACE_PENDING_MASK 0x20000
#define OVL_STEREOSYNC_FLIP__OVL_SECONDARY_SURFACE_PENDING__SHIFT 0x11
#define OVL_STEREOSYNC_FLIP__OVL_STEREOSYNC_SELECT_DISABLE_MASK 0x10000000
#define OVL_STEREOSYNC_FLIP__OVL_STEREOSYNC_SELECT_DISABLE__SHIFT 0x1c
#define OVL_SECONDARY_SURFACE_ADDRESS_HIGH__OVL_SECONDARY_SURFACE_ADDRESS_HIGH_MASK 0xff
#define OVL_SECONDARY_SURFACE_ADDRESS_HIGH__OVL_SECONDARY_SURFACE_ADDRESS_HIGH__SHIFT 0x0
#define DCP_TEST_DEBUG_INDEX__DCP_TEST_DEBUG_INDEX_MASK 0xff
#define DCP_TEST_DEBUG_INDEX__DCP_TEST_DEBUG_INDEX__SHIFT 0x0
#define DCP_TEST_DEBUG_INDEX__DCP_TEST_DEBUG_WRITE_EN_MASK 0x100
#define DCP_TEST_DEBUG_INDEX__DCP_TEST_DEBUG_WRITE_EN__SHIFT 0x8
#define DCP_TEST_DEBUG_DATA__DCP_TEST_DEBUG_DATA_MASK 0xffffffff
#define DCP_TEST_DEBUG_DATA__DCP_TEST_DEBUG_DATA__SHIFT 0x0
#define GRPH_STEREOSYNC_FLIP__GRPH_STEREOSYNC_FLIP_EN_MASK 0x1
#define GRPH_STEREOSYNC_FLIP__GRPH_STEREOSYNC_FLIP_EN__SHIFT 0x0
#define GRPH_STEREOSYNC_FLIP__GRPH_STEREOSYNC_FLIP_MODE_MASK 0x300
#define GRPH_STEREOSYNC_FLIP__GRPH_STEREOSYNC_FLIP_MODE__SHIFT 0x8
#define GRPH_STEREOSYNC_FLIP__GRPH_PRIMARY_SURFACE_PENDING_MASK 0x10000
#define GRPH_STEREOSYNC_FLIP__GRPH_PRIMARY_SURFACE_PENDING__SHIFT 0x10
#define GRPH_STEREOSYNC_FLIP__GRPH_SECONDARY_SURFACE_PENDING_MASK 0x20000
#define GRPH_STEREOSYNC_FLIP__GRPH_SECONDARY_SURFACE_PENDING__SHIFT 0x11
#define GRPH_STEREOSYNC_FLIP__GRPH_STEREOSYNC_SELECT_DISABLE_MASK 0x10000000
#define GRPH_STEREOSYNC_FLIP__GRPH_STEREOSYNC_SELECT_DISABLE__SHIFT 0x1c
#define DCP_DEBUG2__DCP_DEBUG2_MASK 0xffffffff
#define DCP_DEBUG2__DCP_DEBUG2__SHIFT 0x0
#define HW_ROTATION__GRPH_ROTATION_ANGLE_MASK 0x7
#define HW_ROTATION__GRPH_ROTATION_ANGLE__SHIFT 0x0
#define GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL__GRPH_XDMA_CACHE_UNDERFLOW_CNT_EN_MASK 0x1
#define GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL__GRPH_XDMA_CACHE_UNDERFLOW_CNT_EN__SHIFT 0x0
#define GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL__GRPH_XDMA_CACHE_UNDERFLOW_CNT_MODE_MASK 0x2
#define GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL__GRPH_XDMA_CACHE_UNDERFLOW_CNT_MODE__SHIFT 0x1
#define GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL__GRPH_XDMA_CACHE_UNDERFLOW_FRAME_CNT_MASK 0x1fff0
#define GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL__GRPH_XDMA_CACHE_UNDERFLOW_FRAME_CNT__SHIFT 0x4
#define REGAMMA_CONTROL__GRPH_REGAMMA_MODE_MASK 0x7
#define REGAMMA_CONTROL__GRPH_REGAMMA_MODE__SHIFT 0x0
#define REGAMMA_CONTROL__OVL_REGAMMA_MODE_MASK 0x70
#define REGAMMA_CONTROL__OVL_REGAMMA_MODE__SHIFT 0x4
#define REGAMMA_LUT_INDEX__REGAMMA_LUT_INDEX_MASK 0x1ff
#define REGAMMA_LUT_INDEX__REGAMMA_LUT_INDEX__SHIFT 0x0
#define REGAMMA_LUT_DATA__REGAMMA_LUT_DATA_MASK 0x7ffff
#define REGAMMA_LUT_DATA__REGAMMA_LUT_DATA__SHIFT 0x0
#define REGAMMA_LUT_WRITE_EN_MASK__REGAMMA_LUT_WRITE_EN_MASK_MASK 0x7
#define REGAMMA_LUT_WRITE_EN_MASK__REGAMMA_LUT_WRITE_EN_MASK__SHIFT 0x0
#define REGAMMA_CNTLA_START_CNTL__REGAMMA_CNTLA_EXP_REGION_START_MASK 0x3ffff
#define REGAMMA_CNTLA_START_CNTL__REGAMMA_CNTLA_EXP_REGION_START__SHIFT 0x0
#define REGAMMA_CNTLA_START_CNTL__REGAMMA_CNTLA_EXP_REGION_START_SEGMENT_MASK 0x7f00000
#define REGAMMA_CNTLA_START_CNTL__REGAMMA_CNTLA_EXP_REGION_START_SEGMENT__SHIFT 0x14
#define REGAMMA_CNTLA_SLOPE_CNTL__REGAMMA_CNTLA_EXP_REGION_LINEAR_SLOPE_MASK 0x3ffff
#define REGAMMA_CNTLA_SLOPE_CNTL__REGAMMA_CNTLA_EXP_REGION_LINEAR_SLOPE__SHIFT 0x0
#define REGAMMA_CNTLA_END_CNTL1__REGAMMA_CNTLA_EXP_REGION_END_MASK 0xffff
#define REGAMMA_CNTLA_END_CNTL1__REGAMMA_CNTLA_EXP_REGION_END__SHIFT 0x0
#define REGAMMA_CNTLA_END_CNTL2__REGAMMA_CNTLA_EXP_REGION_END_SLOPE_MASK 0xffff
#define REGAMMA_CNTLA_END_CNTL2__REGAMMA_CNTLA_EXP_REGION_END_SLOPE__SHIFT 0x0
#define REGAMMA_CNTLA_END_CNTL2__REGAMMA_CNTLA_EXP_REGION_END_BASE_MASK 0xffff0000
#define REGAMMA_CNTLA_END_CNTL2__REGAMMA_CNTLA_EXP_REGION_END_BASE__SHIFT 0x10
#define REGAMMA_CNTLA_REGION_0_1__REGAMMA_CNTLA_EXP_REGION0_LUT_OFFSET_MASK 0x1ff
#define REGAMMA_CNTLA_REGION_0_1__REGAMMA_CNTLA_EXP_REGION0_LUT_OFFSET__SHIFT 0x0
#define REGAMMA_CNTLA_REGION_0_1__REGAMMA_CNTLA_EXP_REGION0_NUM_SEGMENTS_MASK 0x7000
#define REGAMMA_CNTLA_REGION_0_1__REGAMMA_CNTLA_EXP_REGION0_NUM_SEGMENTS__SHIFT 0xc
#define REGAMMA_CNTLA_REGION_0_1__REGAMMA_CNTLA_EXP_REGION1_LUT_OFFSET_MASK 0x1ff0000
#define REGAMMA_CNTLA_REGION_0_1__REGAMMA_CNTLA_EXP_REGION1_LUT_OFFSET__SHIFT 0x10
#define REGAMMA_CNTLA_REGION_0_1__REGAMMA_CNTLA_EXP_REGION1_NUM_SEGMENTS_MASK 0x70000000
#define REGAMMA_CNTLA_REGION_0_1__REGAMMA_CNTLA_EXP_REGION1_NUM_SEGMENTS__SHIFT 0x1c
#define REGAMMA_CNTLA_REGION_2_3__REGAMMA_CNTLA_EXP_REGION2_LUT_OFFSET_MASK 0x1ff
#define REGAMMA_CNTLA_REGION_2_3__REGAMMA_CNTLA_EXP_REGION2_LUT_OFFSET__SHIFT 0x0
#define REGAMMA_CNTLA_REGION_2_3__REGAMMA_CNTLA_EXP_REGION2_NUM_SEGMENTS_MASK 0x7000
#define REGAMMA_CNTLA_REGION_2_3__REGAMMA_CNTLA_EXP_REGION2_NUM_SEGMENTS__SHIFT 0xc
#define REGAMMA_CNTLA_REGION_2_3__REGAMMA_CNTLA_EXP_REGION3_LUT_OFFSET_MASK 0x1ff0000
#define REGAMMA_CNTLA_REGION_2_3__REGAMMA_CNTLA_EXP_REGION3_LUT_OFFSET__SHIFT 0x10
#define REGAMMA_CNTLA_REGION_2_3__REGAMMA_CNTLA_EXP_REGION3_NUM_SEGMENTS_MASK 0x70000000
#define REGAMMA_CNTLA_REGION_2_3__REGAMMA_CNTLA_EXP_REGION3_NUM_SEGMENTS__SHIFT 0x1c
#define REGAMMA_CNTLA_REGION_4_5__REGAMMA_CNTLA_EXP_REGION4_LUT_OFFSET_MASK 0x1ff
#define REGAMMA_CNTLA_REGION_4_5__REGAMMA_CNTLA_EXP_REGION4_LUT_OFFSET__SHIFT 0x0
#define REGAMMA_CNTLA_REGION_4_5__REGAMMA_CNTLA_EXP_REGION4_NUM_SEGMENTS_MASK 0x7000
#define REGAMMA_CNTLA_REGION_4_5__REGAMMA_CNTLA_EXP_REGION4_NUM_SEGMENTS__SHIFT 0xc
#define REGAMMA_CNTLA_REGION_4_5__REGAMMA_CNTLA_EXP_REGION5_LUT_OFFSET_MASK 0x1ff0000
#define REGAMMA_CNTLA_REGION_4_5__REGAMMA_CNTLA_EXP_REGION5_LUT_OFFSET__SHIFT 0x10
#define REGAMMA_CNTLA_REGION_4_5__REGAMMA_CNTLA_EXP_REGION5_NUM_SEGMENTS_MASK 0x70000000
#define REGAMMA_CNTLA_REGION_4_5__REGAMMA_CNTLA_EXP_REGION5_NUM_SEGMENTS__SHIFT 0x1c
#define REGAMMA_CNTLA_REGION_6_7__REGAMMA_CNTLA_EXP_REGION6_LUT_OFFSET_MASK 0x1ff
#define REGAMMA_CNTLA_REGION_6_7__REGAMMA_CNTLA_EXP_REGION6_LUT_OFFSET__SHIFT 0x0
#define REGAMMA_CNTLA_REGION_6_7__REGAMMA_CNTLA_EXP_REGION6_NUM_SEGMENTS_MASK 0x7000
#define REGAMMA_CNTLA_REGION_6_7__REGAMMA_CNTLA_EXP_REGION6_NUM_SEGMENTS__SHIFT 0xc
#define REGAMMA_CNTLA_REGION_6_7__REGAMMA_CNTLA_EXP_REGION7_LUT_OFFSET_MASK 0x1ff0000
#define REGAMMA_CNTLA_REGION_6_7__REGAMMA_CNTLA_EXP_REGION7_LUT_OFFSET__SHIFT 0x10
#define REGAMMA_CNTLA_REGION_6_7__REGAMMA_CNTLA_EXP_REGION7_NUM_SEGMENTS_MASK 0x70000000
#define REGAMMA_CNTLA_REGION_6_7__REGAMMA_CNTLA_EXP_REGION7_NUM_SEGMENTS__SHIFT 0x1c
#define REGAMMA_CNTLA_REGION_8_9__REGAMMA_CNTLA_EXP_REGION8_LUT_OFFSET_MASK 0x1ff
#define REGAMMA_CNTLA_REGION_8_9__REGAMMA_CNTLA_EXP_REGION8_LUT_OFFSET__SHIFT 0x0
#define REGAMMA_CNTLA_REGION_8_9__REGAMMA_CNTLA_EXP_REGION8_NUM_SEGMENTS_MASK 0x7000
#define REGAMMA_CNTLA_REGION_8_9__REGAMMA_CNTLA_EXP_REGION8_NUM_SEGMENTS__SHIFT 0xc
#define REGAMMA_CNTLA_REGION_8_9__REGAMMA_CNTLA_EXP_REGION9_LUT_OFFSET_MASK 0x1ff0000
#define REGAMMA_CNTLA_REGION_8_9__REGAMMA_CNTLA_EXP_REGION9_LUT_OFFSET__SHIFT 0x10
#define REGAMMA_CNTLA_REGION_8_9__REGAMMA_CNTLA_EXP_REGION9_NUM_SEGMENTS_MASK 0x70000000
#define REGAMMA_CNTLA_REGION_8_9__REGAMMA_CNTLA_EXP_REGION9_NUM_SEGMENTS__SHIFT 0x1c
#define REGAMMA_CNTLA_REGION_10_11__REGAMMA_CNTLA_EXP_REGION10_LUT_OFFSET_MASK 0x1ff
#define REGAMMA_CNTLA_REGION_10_11__REGAMMA_CNTLA_EXP_REGION10_LUT_OFFSET__SHIFT 0x0
#define REGAMMA_CNTLA_REGION_10_11__REGAMMA_CNTLA_EXP_REGION10_NUM_SEGMENTS_MASK 0x7000
#define REGAMMA_CNTLA_REGION_10_11__REGAMMA_CNTLA_EXP_REGION10_NUM_SEGMENTS__SHIFT 0xc
#define REGAMMA_CNTLA_REGION_10_11__REGAMMA_CNTLA_EXP_REGION11_LUT_OFFSET_MASK 0x1ff0000
#define REGAMMA_CNTLA_REGION_10_11__REGAMMA_CNTLA_EXP_REGION11_LUT_OFFSET__SHIFT 0x10
#define REGAMMA_CNTLA_REGION_10_11__REGAMMA_CNTLA_EXP_REGION11_NUM_SEGMENTS_MASK 0x70000000
#define REGAMMA_CNTLA_REGION_10_11__REGAMMA_CNTLA_EXP_REGION11_NUM_SEGMENTS__SHIFT 0x1c
#define REGAMMA_CNTLA_REGION_12_13__REGAMMA_CNTLA_EXP_REGION12_LUT_OFFSET_MASK 0x1ff
#define REGAMMA_CNTLA_REGION_12_13__REGAMMA_CNTLA_EXP_REGION12_LUT_OFFSET__SHIFT 0x0
#define REGAMMA_CNTLA_REGION_12_13__REGAMMA_CNTLA_EXP_REGION12_NUM_SEGMENTS_MASK 0x7000
#define REGAMMA_CNTLA_REGION_12_13__REGAMMA_CNTLA_EXP_REGION12_NUM_SEGMENTS__SHIFT 0xc
#define REGAMMA_CNTLA_REGION_12_13__REGAMMA_CNTLA_EXP_REGION13_LUT_OFFSET_MASK 0x1ff0000
#define REGAMMA_CNTLA_REGION_12_13__REGAMMA_CNTLA_EXP_REGION13_LUT_OFFSET__SHIFT 0x10
#define REGAMMA_CNTLA_REGION_12_13__REGAMMA_CNTLA_EXP_REGION13_NUM_SEGMENTS_MASK 0x70000000
#define REGAMMA_CNTLA_REGION_12_13__REGAMMA_CNTLA_EXP_REGION13_NUM_SEGMENTS__SHIFT 0x1c
#define REGAMMA_CNTLA_REGION_14_15__REGAMMA_CNTLA_EXP_REGION14_LUT_OFFSET_MASK 0x1ff
#define REGAMMA_CNTLA_REGION_14_15__REGAMMA_CNTLA_EXP_REGION14_LUT_OFFSET__SHIFT 0x0
#define REGAMMA_CNTLA_REGION_14_15__REGAMMA_CNTLA_EXP_REGION14_NUM_SEGMENTS_MASK 0x7000
#define REGAMMA_CNTLA_REGION_14_15__REGAMMA_CNTLA_EXP_REGION14_NUM_SEGMENTS__SHIFT 0xc
#define REGAMMA_CNTLA_REGION_14_15__REGAMMA_CNTLA_EXP_REGION15_LUT_OFFSET_MASK 0x1ff0000
#define REGAMMA_CNTLA_REGION_14_15__REGAMMA_CNTLA_EXP_REGION15_LUT_OFFSET__SHIFT 0x10
#define REGAMMA_CNTLA_REGION_14_15__REGAMMA_CNTLA_EXP_REGION15_NUM_SEGMENTS_MASK 0x70000000
#define REGAMMA_CNTLA_REGION_14_15__REGAMMA_CNTLA_EXP_REGION15_NUM_SEGMENTS__SHIFT 0x1c
#define REGAMMA_CNTLB_START_CNTL__REGAMMA_CNTLB_EXP_REGION_START_MASK 0x3ffff
#define REGAMMA_CNTLB_START_CNTL__REGAMMA_CNTLB_EXP_REGION_START__SHIFT 0x0
#define REGAMMA_CNTLB_START_CNTL__REGAMMA_CNTLB_EXP_REGION_START_SEGMENT_MASK 0x7f00000
#define REGAMMA_CNTLB_START_CNTL__REGAMMA_CNTLB_EXP_REGION_START_SEGMENT__SHIFT 0x14
#define REGAMMA_CNTLB_SLOPE_CNTL__REGAMMA_CNTLB_EXP_REGION_LINEAR_SLOPE_MASK 0x3ffff
#define REGAMMA_CNTLB_SLOPE_CNTL__REGAMMA_CNTLB_EXP_REGION_LINEAR_SLOPE__SHIFT 0x0
#define REGAMMA_CNTLB_END_CNTL1__REGAMMA_CNTLB_EXP_REGION_END_MASK 0xffff
#define REGAMMA_CNTLB_END_CNTL1__REGAMMA_CNTLB_EXP_REGION_END__SHIFT 0x0
#define REGAMMA_CNTLB_END_CNTL2__REGAMMA_CNTLB_EXP_REGION_END_SLOPE_MASK 0xffff
#define REGAMMA_CNTLB_END_CNTL2__REGAMMA_CNTLB_EXP_REGION_END_SLOPE__SHIFT 0x0
#define REGAMMA_CNTLB_END_CNTL2__REGAMMA_CNTLB_EXP_REGION_END_BASE_MASK 0xffff0000
#define REGAMMA_CNTLB_END_CNTL2__REGAMMA_CNTLB_EXP_REGION_END_BASE__SHIFT 0x10
#define REGAMMA_CNTLB_REGION_0_1__REGAMMA_CNTLB_EXP_REGION0_LUT_OFFSET_MASK 0x1ff
#define REGAMMA_CNTLB_REGION_0_1__REGAMMA_CNTLB_EXP_REGION0_LUT_OFFSET__SHIFT 0x0
#define REGAMMA_CNTLB_REGION_0_1__REGAMMA_CNTLB_EXP_REGION0_NUM_SEGMENTS_MASK 0x7000
#define REGAMMA_CNTLB_REGION_0_1__REGAMMA_CNTLB_EXP_REGION0_NUM_SEGMENTS__SHIFT 0xc
#define REGAMMA_CNTLB_REGION_0_1__REGAMMA_CNTLB_EXP_REGION1_LUT_OFFSET_MASK 0x1ff0000
#define REGAMMA_CNTLB_REGION_0_1__REGAMMA_CNTLB_EXP_REGION1_LUT_OFFSET__SHIFT 0x10
#define REGAMMA_CNTLB_REGION_0_1__REGAMMA_CNTLB_EXP_REGION1_NUM_SEGMENTS_MASK 0x70000000
#define REGAMMA_CNTLB_REGION_0_1__REGAMMA_CNTLB_EXP_REGION1_NUM_SEGMENTS__SHIFT 0x1c
#define REGAMMA_CNTLB_REGION_2_3__REGAMMA_CNTLB_EXP_REGION2_LUT_OFFSET_MASK 0x1ff
#define REGAMMA_CNTLB_REGION_2_3__REGAMMA_CNTLB_EXP_REGION2_LUT_OFFSET__SHIFT 0x0
#define REGAMMA_CNTLB_REGION_2_3__REGAMMA_CNTLB_EXP_REGION2_NUM_SEGMENTS_MASK 0x7000
#define REGAMMA_CNTLB_REGION_2_3__REGAMMA_CNTLB_EXP_REGION2_NUM_SEGMENTS__SHIFT 0xc
#define REGAMMA_CNTLB_REGION_2_3__REGAMMA_CNTLB_EXP_REGION3_LUT_OFFSET_MASK 0x1ff0000
#define REGAMMA_CNTLB_REGION_2_3__REGAMMA_CNTLB_EXP_REGION3_LUT_OFFSET__SHIFT 0x10
#define REGAMMA_CNTLB_REGION_2_3__REGAMMA_CNTLB_EXP_REGION3_NUM_SEGMENTS_MASK 0x70000000
#define REGAMMA_CNTLB_REGION_2_3__REGAMMA_CNTLB_EXP_REGION3_NUM_SEGMENTS__SHIFT 0x1c
#define REGAMMA_CNTLB_REGION_4_5__REGAMMA_CNTLB_EXP_REGION4_LUT_OFFSET_MASK 0x1ff
#define REGAMMA_CNTLB_REGION_4_5__REGAMMA_CNTLB_EXP_REGION4_LUT_OFFSET__SHIFT 0x0
#define REGAMMA_CNTLB_REGION_4_5__REGAMMA_CNTLB_EXP_REGION4_NUM_SEGMENTS_MASK 0x7000
#define REGAMMA_CNTLB_REGION_4_5__REGAMMA_CNTLB_EXP_REGION4_NUM_SEGMENTS__SHIFT 0xc
#define REGAMMA_CNTLB_REGION_4_5__REGAMMA_CNTLB_EXP_REGION5_LUT_OFFSET_MASK 0x1ff0000
#define REGAMMA_CNTLB_REGION_4_5__REGAMMA_CNTLB_EXP_REGION5_LUT_OFFSET__SHIFT 0x10
#define REGAMMA_CNTLB_REGION_4_5__REGAMMA_CNTLB_EXP_REGION5_NUM_SEGMENTS_MASK 0x70000000
#define REGAMMA_CNTLB_REGION_4_5__REGAMMA_CNTLB_EXP_REGION5_NUM_SEGMENTS__SHIFT 0x1c
#define REGAMMA_CNTLB_REGION_6_7__REGAMMA_CNTLB_EXP_REGION6_LUT_OFFSET_MASK 0x1ff
#define REGAMMA_CNTLB_REGION_6_7__REGAMMA_CNTLB_EXP_REGION6_LUT_OFFSET__SHIFT 0x0
#define REGAMMA_CNTLB_REGION_6_7__REGAMMA_CNTLB_EXP_REGION6_NUM_SEGMENTS_MASK 0x7000
#define REGAMMA_CNTLB_REGION_6_7__REGAMMA_CNTLB_EXP_REGION6_NUM_SEGMENTS__SHIFT 0xc
#define REGAMMA_CNTLB_REGION_6_7__REGAMMA_CNTLB_EXP_REGION7_LUT_OFFSET_MASK 0x1ff0000
#define REGAMMA_CNTLB_REGION_6_7__REGAMMA_CNTLB_EXP_REGION7_LUT_OFFSET__SHIFT 0x10
#define REGAMMA_CNTLB_REGION_6_7__REGAMMA_CNTLB_EXP_REGION7_NUM_SEGMENTS_MASK 0x70000000
#define REGAMMA_CNTLB_REGION_6_7__REGAMMA_CNTLB_EXP_REGION7_NUM_SEGMENTS__SHIFT 0x1c
#define REGAMMA_CNTLB_REGION_8_9__REGAMMA_CNTLB_EXP_REGION8_LUT_OFFSET_MASK 0x1ff
#define REGAMMA_CNTLB_REGION_8_9__REGAMMA_CNTLB_EXP_REGION8_LUT_OFFSET__SHIFT 0x0
#define REGAMMA_CNTLB_REGION_8_9__REGAMMA_CNTLB_EXP_REGION8_NUM_SEGMENTS_MASK 0x7000
#define REGAMMA_CNTLB_REGION_8_9__REGAMMA_CNTLB_EXP_REGION8_NUM_SEGMENTS__SHIFT 0xc
#define REGAMMA_CNTLB_REGION_8_9__REGAMMA_CNTLB_EXP_REGION9_LUT_OFFSET_MASK 0x1ff0000
#define REGAMMA_CNTLB_REGION_8_9__REGAMMA_CNTLB_EXP_REGION9_LUT_OFFSET__SHIFT 0x10
#define REGAMMA_CNTLB_REGION_8_9__REGAMMA_CNTLB_EXP_REGION9_NUM_SEGMENTS_MASK 0x70000000
#define REGAMMA_CNTLB_REGION_8_9__REGAMMA_CNTLB_EXP_REGION9_NUM_SEGMENTS__SHIFT 0x1c
#define REGAMMA_CNTLB_REGION_10_11__REGAMMA_CNTLB_EXP_REGION10_LUT_OFFSET_MASK 0x1ff
#define REGAMMA_CNTLB_REGION_10_11__REGAMMA_CNTLB_EXP_REGION10_LUT_OFFSET__SHIFT 0x0
#define REGAMMA_CNTLB_REGION_10_11__REGAMMA_CNTLB_EXP_REGION10_NUM_SEGMENTS_MASK 0x7000
#define REGAMMA_CNTLB_REGION_10_11__REGAMMA_CNTLB_EXP_REGION10_NUM_SEGMENTS__SHIFT 0xc
#define REGAMMA_CNTLB_REGION_10_11__REGAMMA_CNTLB_EXP_REGION11_LUT_OFFSET_MASK 0x1ff0000
#define REGAMMA_CNTLB_REGION_10_11__REGAMMA_CNTLB_EXP_REGION11_LUT_OFFSET__SHIFT 0x10
#define REGAMMA_CNTLB_REGION_10_11__REGAMMA_CNTLB_EXP_REGION11_NUM_SEGMENTS_MASK 0x70000000
#define REGAMMA_CNTLB_REGION_10_11__REGAMMA_CNTLB_EXP_REGION11_NUM_SEGMENTS__SHIFT 0x1c
#define REGAMMA_CNTLB_REGION_12_13__REGAMMA_CNTLB_EXP_REGION12_LUT_OFFSET_MASK 0x1ff
#define REGAMMA_CNTLB_REGION_12_13__REGAMMA_CNTLB_EXP_REGION12_LUT_OFFSET__SHIFT 0x0
#define REGAMMA_CNTLB_REGION_12_13__REGAMMA_CNTLB_EXP_REGION12_NUM_SEGMENTS_MASK 0x7000
#define REGAMMA_CNTLB_REGION_12_13__REGAMMA_CNTLB_EXP_REGION12_NUM_SEGMENTS__SHIFT 0xc
#define REGAMMA_CNTLB_REGION_12_13__REGAMMA_CNTLB_EXP_REGION13_LUT_OFFSET_MASK 0x1ff0000
#define REGAMMA_CNTLB_REGION_12_13__REGAMMA_CNTLB_EXP_REGION13_LUT_OFFSET__SHIFT 0x10
#define REGAMMA_CNTLB_REGION_12_13__REGAMMA_CNTLB_EXP_REGION13_NUM_SEGMENTS_MASK 0x70000000
#define REGAMMA_CNTLB_REGION_12_13__REGAMMA_CNTLB_EXP_REGION13_NUM_SEGMENTS__SHIFT 0x1c
#define REGAMMA_CNTLB_REGION_14_15__REGAMMA_CNTLB_EXP_REGION14_LUT_OFFSET_MASK 0x1ff
#define REGAMMA_CNTLB_REGION_14_15__REGAMMA_CNTLB_EXP_REGION14_LUT_OFFSET__SHIFT 0x0
#define REGAMMA_CNTLB_REGION_14_15__REGAMMA_CNTLB_EXP_REGION14_NUM_SEGMENTS_MASK 0x7000
#define REGAMMA_CNTLB_REGION_14_15__REGAMMA_CNTLB_EXP_REGION14_NUM_SEGMENTS__SHIFT 0xc
#define REGAMMA_CNTLB_REGION_14_15__REGAMMA_CNTLB_EXP_REGION15_LUT_OFFSET_MASK 0x1ff0000
#define REGAMMA_CNTLB_REGION_14_15__REGAMMA_CNTLB_EXP_REGION15_LUT_OFFSET__SHIFT 0x10
#define REGAMMA_CNTLB_REGION_14_15__REGAMMA_CNTLB_EXP_REGION15_NUM_SEGMENTS_MASK 0x70000000
#define REGAMMA_CNTLB_REGION_14_15__REGAMMA_CNTLB_EXP_REGION15_NUM_SEGMENTS__SHIFT 0x1c
#define ALPHA_CONTROL__ALPHA_ROUND_TRUNC_MODE_MASK 0x1
#define ALPHA_CONTROL__ALPHA_ROUND_TRUNC_MODE__SHIFT 0x0
#define ALPHA_CONTROL__CURSOR_ALPHA_BLND_ENA_MASK 0x2
#define ALPHA_CONTROL__CURSOR_ALPHA_BLND_ENA__SHIFT 0x1
#define GRPH_XDMA_RECOVERY_SURFACE_ADDRESS__GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_MASK 0xffffff00
#define GRPH_XDMA_RECOVERY_SURFACE_ADDRESS__GRPH_XDMA_RECOVERY_SURFACE_ADDRESS__SHIFT 0x8
#define GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH__GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH_MASK 0xff
#define GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH__GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH__SHIFT 0x0
#define GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS__GRPH_XDMA_CACHE_UNDERFLOW_CNT_MASK 0xfffff
#define GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS__GRPH_XDMA_CACHE_UNDERFLOW_CNT__SHIFT 0x0
#define GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS__GRPH_XDMA_CACHE_UNDERFLOW_CNT_STATUS_MASK 0x1000000
#define GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS__GRPH_XDMA_CACHE_UNDERFLOW_CNT_STATUS__SHIFT 0x18
#define GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS__GRPH_XDMA_CACHE_UNDERFLOW_FRAME_MASK_MASK 0x2000000
#define GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS__GRPH_XDMA_CACHE_UNDERFLOW_FRAME_MASK__SHIFT 0x19
#define GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS__GRPH_XDMA_CACHE_UNDERFLOW_FRAME_ACK_MASK 0x4000000
#define GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS__GRPH_XDMA_CACHE_UNDERFLOW_FRAME_ACK__SHIFT 0x1a
#define GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS__GRPH_XDMA_CACHE_UNDERFLOW_INT_MASK 0x10000000
#define GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS__GRPH_XDMA_CACHE_UNDERFLOW_INT__SHIFT 0x1c
#define GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS__GRPH_XDMA_CACHE_UNDERFLOW_INT_MASK_MASK 0x20000000
#define GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS__GRPH_XDMA_CACHE_UNDERFLOW_INT_MASK__SHIFT 0x1d
#define GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS__GRPH_XDMA_CACHE_UNDERFLOW_INT_ACK_MASK 0x40000000
#define GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS__GRPH_XDMA_CACHE_UNDERFLOW_INT_ACK__SHIFT 0x1e
#define DIG_FE_CNTL__DIG_SOURCE_SELECT_MASK 0x7
#define DIG_FE_CNTL__DIG_SOURCE_SELECT__SHIFT 0x0
#define DIG_FE_CNTL__DIG_STEREOSYNC_SELECT_MASK 0x70
#define DIG_FE_CNTL__DIG_STEREOSYNC_SELECT__SHIFT 0x4
#define DIG_FE_CNTL__DIG_STEREOSYNC_GATE_EN_MASK 0x100
#define DIG_FE_CNTL__DIG_STEREOSYNC_GATE_EN__SHIFT 0x8
#define DIG_FE_CNTL__DIG_START_MASK 0x400
#define DIG_FE_CNTL__DIG_START__SHIFT 0xa
#define DIG_FE_CNTL__DIG_DUAL_LINK_ENABLE_MASK 0x10000
#define DIG_FE_CNTL__DIG_DUAL_LINK_ENABLE__SHIFT 0x10
#define DIG_FE_CNTL__DIG_SWAP_MASK 0x40000
#define DIG_FE_CNTL__DIG_SWAP__SHIFT 0x12
#define DIG_FE_CNTL__DIG_RB_SWITCH_EN_MASK 0x100000
#define DIG_FE_CNTL__DIG_RB_SWITCH_EN__SHIFT 0x14
#define DIG_FE_CNTL__DIG_SYMCLK_FE_ON_MASK 0x1000000
#define DIG_FE_CNTL__DIG_SYMCLK_FE_ON__SHIFT 0x18
#define DIG_OUTPUT_CRC_CNTL__DIG_OUTPUT_CRC_EN_MASK 0x1
#define DIG_OUTPUT_CRC_CNTL__DIG_OUTPUT_CRC_EN__SHIFT 0x0
#define DIG_OUTPUT_CRC_CNTL__DIG_OUTPUT_CRC_LINK_SEL_MASK 0x10
#define DIG_OUTPUT_CRC_CNTL__DIG_OUTPUT_CRC_LINK_SEL__SHIFT 0x4
#define DIG_OUTPUT_CRC_CNTL__DIG_OUTPUT_CRC_DATA_SEL_MASK 0x300
#define DIG_OUTPUT_CRC_CNTL__DIG_OUTPUT_CRC_DATA_SEL__SHIFT 0x8
#define DIG_OUTPUT_CRC_RESULT__DIG_OUTPUT_CRC_RESULT_MASK 0x3fffffff
#define DIG_OUTPUT_CRC_RESULT__DIG_OUTPUT_CRC_RESULT__SHIFT 0x0
#define DIG_CLOCK_PATTERN__DIG_CLOCK_PATTERN_MASK 0x3ff
#define DIG_CLOCK_PATTERN__DIG_CLOCK_PATTERN__SHIFT 0x0
#define DIG_TEST_PATTERN__DIG_TEST_PATTERN_OUT_EN_MASK 0x1
#define DIG_TEST_PATTERN__DIG_TEST_PATTERN_OUT_EN__SHIFT 0x0
#define DIG_TEST_PATTERN__DIG_HALF_CLOCK_PATTERN_SEL_MASK 0x2
#define DIG_TEST_PATTERN__DIG_HALF_CLOCK_PATTERN_SEL__SHIFT 0x1
#define DIG_TEST_PATTERN__LVDS_TEST_CLOCK_DATA_MASK 0x4
#define DIG_TEST_PATTERN__LVDS_TEST_CLOCK_DATA__SHIFT 0x2
#define DIG_TEST_PATTERN__DIG_RANDOM_PATTERN_OUT_EN_MASK 0x10
#define DIG_TEST_PATTERN__DIG_RANDOM_PATTERN_OUT_EN__SHIFT 0x4
#define DIG_TEST_PATTERN__DIG_RANDOM_PATTERN_RESET_MASK 0x20
#define DIG_TEST_PATTERN__DIG_RANDOM_PATTERN_RESET__SHIFT 0x5
#define DIG_TEST_PATTERN__DIG_TEST_PATTERN_EXTERNAL_RESET_EN_MASK 0x40
#define DIG_TEST_PATTERN__DIG_TEST_PATTERN_EXTERNAL_RESET_EN__SHIFT 0x6
#define DIG_TEST_PATTERN__LVDS_EYE_PATTERN_MASK 0x100
#define DIG_TEST_PATTERN__LVDS_EYE_PATTERN__SHIFT 0x8
#define DIG_TEST_PATTERN__DIG_STATIC_TEST_PATTERN_MASK 0x3ff0000
#define DIG_TEST_PATTERN__DIG_STATIC_TEST_PATTERN__SHIFT 0x10
#define DIG_RANDOM_PATTERN_SEED__DIG_RANDOM_PATTERN_SEED_MASK 0xffffff
#define DIG_RANDOM_PATTERN_SEED__DIG_RANDOM_PATTERN_SEED__SHIFT 0x0
#define DIG_RANDOM_PATTERN_SEED__DIG_RAN_PAT_DURING_DE_ONLY_MASK 0x1000000
#define DIG_RANDOM_PATTERN_SEED__DIG_RAN_PAT_DURING_DE_ONLY__SHIFT 0x18
#define DIG_FIFO_STATUS__DIG_FIFO_LEVEL_ERROR_MASK 0x1
#define DIG_FIFO_STATUS__DIG_FIFO_LEVEL_ERROR__SHIFT 0x0
#define DIG_FIFO_STATUS__DIG_FIFO_USE_OVERWRITE_LEVEL_MASK 0x2
#define DIG_FIFO_STATUS__DIG_FIFO_USE_OVERWRITE_LEVEL__SHIFT 0x1
#define DIG_FIFO_STATUS__DIG_FIFO_OVERWRITE_LEVEL_MASK 0xfc
#define DIG_FIFO_STATUS__DIG_FIFO_OVERWRITE_LEVEL__SHIFT 0x2
#define DIG_FIFO_STATUS__DIG_FIFO_ERROR_ACK_MASK 0x100
#define DIG_FIFO_STATUS__DIG_FIFO_ERROR_ACK__SHIFT 0x8
#define DIG_FIFO_STATUS__DIG_FIFO_CAL_AVERAGE_LEVEL_MASK 0xfc00
#define DIG_FIFO_STATUS__DIG_FIFO_CAL_AVERAGE_LEVEL__SHIFT 0xa
#define DIG_FIFO_STATUS__DIG_FIFO_MAXIMUM_LEVEL_MASK 0x1f0000
#define DIG_FIFO_STATUS__DIG_FIFO_MAXIMUM_LEVEL__SHIFT 0x10
#define DIG_FIFO_STATUS__DIG_FIFO_MINIMUM_LEVEL_MASK 0x3c00000
#define DIG_FIFO_STATUS__DIG_FIFO_MINIMUM_LEVEL__SHIFT 0x16
#define DIG_FIFO_STATUS__DIG_FIFO_CALIBRATED_MASK 0x20000000
#define DIG_FIFO_STATUS__DIG_FIFO_CALIBRATED__SHIFT 0x1d
#define DIG_FIFO_STATUS__DIG_FIFO_FORCE_RECAL_AVERAGE_MASK 0x40000000
#define DIG_FIFO_STATUS__DIG_FIFO_FORCE_RECAL_AVERAGE__SHIFT 0x1e
#define DIG_FIFO_STATUS__DIG_FIFO_FORCE_RECOMP_MINMAX_MASK 0x80000000
#define DIG_FIFO_STATUS__DIG_FIFO_FORCE_RECOMP_MINMAX__SHIFT 0x1f
#define DIG_DISPCLK_SWITCH_CNTL__DIG_DISPCLK_SWITCH_POINT_MASK 0x1
#define DIG_DISPCLK_SWITCH_CNTL__DIG_DISPCLK_SWITCH_POINT__SHIFT 0x0
#define DIG_DISPCLK_SWITCH_STATUS__DIG_DISPCLK_SWITCH_ALLOWED_MASK 0x1
#define DIG_DISPCLK_SWITCH_STATUS__DIG_DISPCLK_SWITCH_ALLOWED__SHIFT 0x0
#define DIG_DISPCLK_SWITCH_STATUS__DIG_DISPCLK_SWITCH_ALLOWED_INT_MASK 0x10
#define DIG_DISPCLK_SWITCH_STATUS__DIG_DISPCLK_SWITCH_ALLOWED_INT__SHIFT 0x4
#define DIG_DISPCLK_SWITCH_STATUS__DIG_DISPCLK_SWITCH_ALLOWED_INT_ACK_MASK 0x100
#define DIG_DISPCLK_SWITCH_STATUS__DIG_DISPCLK_SWITCH_ALLOWED_INT_ACK__SHIFT 0x8
#define DIG_DISPCLK_SWITCH_STATUS__DIG_DISPCLK_SWITCH_ALLOWED_INT_MASK_MASK 0x1000
#define DIG_DISPCLK_SWITCH_STATUS__DIG_DISPCLK_SWITCH_ALLOWED_INT_MASK__SHIFT 0xc
#define HDMI_CONTROL__HDMI_KEEPOUT_MODE_MASK 0x1
#define HDMI_CONTROL__HDMI_KEEPOUT_MODE__SHIFT 0x0
#define HDMI_CONTROL__HDMI_PACKET_GEN_VERSION_MASK 0x10
#define HDMI_CONTROL__HDMI_PACKET_GEN_VERSION__SHIFT 0x4
#define HDMI_CONTROL__HDMI_ERROR_ACK_MASK 0x100
#define HDMI_CONTROL__HDMI_ERROR_ACK__SHIFT 0x8
#define HDMI_CONTROL__HDMI_ERROR_MASK_MASK 0x200
#define HDMI_CONTROL__HDMI_ERROR_MASK__SHIFT 0x9
#define HDMI_CONTROL__HDMI_DEEP_COLOR_ENABLE_MASK 0x1000000
#define HDMI_CONTROL__HDMI_DEEP_COLOR_ENABLE__SHIFT 0x18
#define HDMI_CONTROL__HDMI_DEEP_COLOR_DEPTH_MASK 0x30000000
#define HDMI_CONTROL__HDMI_DEEP_COLOR_DEPTH__SHIFT 0x1c
#define HDMI_STATUS__HDMI_ACTIVE_AVMUTE_MASK 0x1
#define HDMI_STATUS__HDMI_ACTIVE_AVMUTE__SHIFT 0x0
#define HDMI_STATUS__HDMI_AUDIO_PACKET_ERROR_MASK 0x10000
#define HDMI_STATUS__HDMI_AUDIO_PACKET_ERROR__SHIFT 0x10
#define HDMI_STATUS__HDMI_VBI_PACKET_ERROR_MASK 0x100000
#define HDMI_STATUS__HDMI_VBI_PACKET_ERROR__SHIFT 0x14
#define HDMI_STATUS__HDMI_ERROR_INT_MASK 0x8000000
#define HDMI_STATUS__HDMI_ERROR_INT__SHIFT 0x1b
#define HDMI_AUDIO_PACKET_CONTROL__HDMI_AUDIO_DELAY_EN_MASK 0x30
#define HDMI_AUDIO_PACKET_CONTROL__HDMI_AUDIO_DELAY_EN__SHIFT 0x4
#define HDMI_AUDIO_PACKET_CONTROL__HDMI_AUDIO_SEND_MAX_PACKETS_MASK 0x100
#define HDMI_AUDIO_PACKET_CONTROL__HDMI_AUDIO_SEND_MAX_PACKETS__SHIFT 0x8
#define HDMI_AUDIO_PACKET_CONTROL__HDMI_AUDIO_PACKETS_PER_LINE_MASK 0x1f0000
#define HDMI_AUDIO_PACKET_CONTROL__HDMI_AUDIO_PACKETS_PER_LINE__SHIFT 0x10
#define HDMI_ACR_PACKET_CONTROL__HDMI_ACR_SEND_MASK 0x1
#define HDMI_ACR_PACKET_CONTROL__HDMI_ACR_SEND__SHIFT 0x0
#define HDMI_ACR_PACKET_CONTROL__HDMI_ACR_CONT_MASK 0x2
#define HDMI_ACR_PACKET_CONTROL__HDMI_ACR_CONT__SHIFT 0x1
#define HDMI_ACR_PACKET_CONTROL__HDMI_ACR_SELECT_MASK 0x30
#define HDMI_ACR_PACKET_CONTROL__HDMI_ACR_SELECT__SHIFT 0x4
#define HDMI_ACR_PACKET_CONTROL__HDMI_ACR_SOURCE_MASK 0x100
#define HDMI_ACR_PACKET_CONTROL__HDMI_ACR_SOURCE__SHIFT 0x8
#define HDMI_ACR_PACKET_CONTROL__HDMI_ACR_AUTO_SEND_MASK 0x1000
#define HDMI_ACR_PACKET_CONTROL__HDMI_ACR_AUTO_SEND__SHIFT 0xc
#define HDMI_ACR_PACKET_CONTROL__HDMI_ACR_N_MULTIPLE_MASK 0x70000
#define HDMI_ACR_PACKET_CONTROL__HDMI_ACR_N_MULTIPLE__SHIFT 0x10
#define HDMI_ACR_PACKET_CONTROL__HDMI_ACR_AUDIO_PRIORITY_MASK 0x80000000
#define HDMI_ACR_PACKET_CONTROL__HDMI_ACR_AUDIO_PRIORITY__SHIFT 0x1f
#define HDMI_VBI_PACKET_CONTROL__HDMI_NULL_SEND_MASK 0x1
#define HDMI_VBI_PACKET_CONTROL__HDMI_NULL_SEND__SHIFT 0x0
#define HDMI_VBI_PACKET_CONTROL__HDMI_GC_SEND_MASK 0x10
#define HDMI_VBI_PACKET_CONTROL__HDMI_GC_SEND__SHIFT 0x4
#define HDMI_VBI_PACKET_CONTROL__HDMI_GC_CONT_MASK 0x20
#define HDMI_VBI_PACKET_CONTROL__HDMI_GC_CONT__SHIFT 0x5
#define HDMI_VBI_PACKET_CONTROL__HDMI_ISRC_SEND_MASK 0x100
#define HDMI_VBI_PACKET_CONTROL__HDMI_ISRC_SEND__SHIFT 0x8
#define HDMI_VBI_PACKET_CONTROL__HDMI_ISRC_CONT_MASK 0x200
#define HDMI_VBI_PACKET_CONTROL__HDMI_ISRC_CONT__SHIFT 0x9
#define HDMI_VBI_PACKET_CONTROL__HDMI_ISRC_LINE_MASK 0x3f0000
#define HDMI_VBI_PACKET_CONTROL__HDMI_ISRC_LINE__SHIFT 0x10
#define HDMI_INFOFRAME_CONTROL0__HDMI_AVI_INFO_SEND_MASK 0x1
#define HDMI_INFOFRAME_CONTROL0__HDMI_AVI_INFO_SEND__SHIFT 0x0
#define HDMI_INFOFRAME_CONTROL0__HDMI_AVI_INFO_CONT_MASK 0x2
#define HDMI_INFOFRAME_CONTROL0__HDMI_AVI_INFO_CONT__SHIFT 0x1
#define HDMI_INFOFRAME_CONTROL0__HDMI_AUDIO_INFO_SEND_MASK 0x10
#define HDMI_INFOFRAME_CONTROL0__HDMI_AUDIO_INFO_SEND__SHIFT 0x4
#define HDMI_INFOFRAME_CONTROL0__HDMI_AUDIO_INFO_CONT_MASK 0x20
#define HDMI_INFOFRAME_CONTROL0__HDMI_AUDIO_INFO_CONT__SHIFT 0x5
#define HDMI_INFOFRAME_CONTROL0__HDMI_MPEG_INFO_SEND_MASK 0x100
#define HDMI_INFOFRAME_CONTROL0__HDMI_MPEG_INFO_SEND__SHIFT 0x8
#define HDMI_INFOFRAME_CONTROL0__HDMI_MPEG_INFO_CONT_MASK 0x200
#define HDMI_INFOFRAME_CONTROL0__HDMI_MPEG_INFO_CONT__SHIFT 0x9
#define HDMI_INFOFRAME_CONTROL1__HDMI_AVI_INFO_LINE_MASK 0x3f
#define HDMI_INFOFRAME_CONTROL1__HDMI_AVI_INFO_LINE__SHIFT 0x0
#define HDMI_INFOFRAME_CONTROL1__HDMI_AUDIO_INFO_LINE_MASK 0x3f00
#define HDMI_INFOFRAME_CONTROL1__HDMI_AUDIO_INFO_LINE__SHIFT 0x8
#define HDMI_INFOFRAME_CONTROL1__HDMI_MPEG_INFO_LINE_MASK 0x3f0000
#define HDMI_INFOFRAME_CONTROL1__HDMI_MPEG_INFO_LINE__SHIFT 0x10
#define HDMI_GENERIC_PACKET_CONTROL0__HDMI_GENERIC0_SEND_MASK 0x1
#define HDMI_GENERIC_PACKET_CONTROL0__HDMI_GENERIC0_SEND__SHIFT 0x0
#define HDMI_GENERIC_PACKET_CONTROL0__HDMI_GENERIC0_CONT_MASK 0x2
#define HDMI_GENERIC_PACKET_CONTROL0__HDMI_GENERIC0_CONT__SHIFT 0x1
#define HDMI_GENERIC_PACKET_CONTROL0__HDMI_GENERIC1_SEND_MASK 0x10
#define HDMI_GENERIC_PACKET_CONTROL0__HDMI_GENERIC1_SEND__SHIFT 0x4
#define HDMI_GENERIC_PACKET_CONTROL0__HDMI_GENERIC1_CONT_MASK 0x20
#define HDMI_GENERIC_PACKET_CONTROL0__HDMI_GENERIC1_CONT__SHIFT 0x5
#define HDMI_GENERIC_PACKET_CONTROL0__HDMI_GENERIC0_LINE_MASK 0x3f0000
#define HDMI_GENERIC_PACKET_CONTROL0__HDMI_GENERIC0_LINE__SHIFT 0x10
#define HDMI_GENERIC_PACKET_CONTROL0__HDMI_GENERIC1_LINE_MASK 0x3f000000
#define HDMI_GENERIC_PACKET_CONTROL0__HDMI_GENERIC1_LINE__SHIFT 0x18
#define HDMI_GC__HDMI_GC_AVMUTE_MASK 0x1
#define HDMI_GC__HDMI_GC_AVMUTE__SHIFT 0x0
#define HDMI_GC__HDMI_GC_AVMUTE_CONT_MASK 0x4
#define HDMI_GC__HDMI_GC_AVMUTE_CONT__SHIFT 0x2
#define HDMI_GC__HDMI_DEFAULT_PHASE_MASK 0x10
#define HDMI_GC__HDMI_DEFAULT_PHASE__SHIFT 0x4
#define HDMI_GC__HDMI_PACKING_PHASE_MASK 0xf00
#define HDMI_GC__HDMI_PACKING_PHASE__SHIFT 0x8
#define HDMI_GC__HDMI_PACKING_PHASE_OVERRIDE_MASK 0x1000
#define HDMI_GC__HDMI_PACKING_PHASE_OVERRIDE__SHIFT 0xc
#define AFMT_AUDIO_PACKET_CONTROL2__AFMT_AUDIO_LAYOUT_OVRD_MASK 0x1
#define AFMT_AUDIO_PACKET_CONTROL2__AFMT_AUDIO_LAYOUT_OVRD__SHIFT 0x0
#define AFMT_AUDIO_PACKET_CONTROL2__AFMT_AUDIO_LAYOUT_SELECT_MASK 0x2
#define AFMT_AUDIO_PACKET_CONTROL2__AFMT_AUDIO_LAYOUT_SELECT__SHIFT 0x1
#define AFMT_AUDIO_PACKET_CONTROL2__AFMT_AUDIO_CHANNEL_ENABLE_MASK 0xff00
#define AFMT_AUDIO_PACKET_CONTROL2__AFMT_AUDIO_CHANNEL_ENABLE__SHIFT 0x8
#define AFMT_AUDIO_PACKET_CONTROL2__AFMT_DP_AUDIO_STREAM_ID_MASK 0xff0000
#define AFMT_AUDIO_PACKET_CONTROL2__AFMT_DP_AUDIO_STREAM_ID__SHIFT 0x10
#define AFMT_AUDIO_PACKET_CONTROL2__AFMT_HBR_ENABLE_OVRD_MASK 0x1000000
#define AFMT_AUDIO_PACKET_CONTROL2__AFMT_HBR_ENABLE_OVRD__SHIFT 0x18
#define AFMT_AUDIO_PACKET_CONTROL2__AFMT_60958_OSF_OVRD_MASK 0x10000000
#define AFMT_AUDIO_PACKET_CONTROL2__AFMT_60958_OSF_OVRD__SHIFT 0x1c
#define AFMT_ISRC1_0__AFMT_ISRC_STATUS_MASK 0x7
#define AFMT_ISRC1_0__AFMT_ISRC_STATUS__SHIFT 0x0
#define AFMT_ISRC1_0__AFMT_ISRC_CONTINUE_MASK 0x40
#define AFMT_ISRC1_0__AFMT_ISRC_CONTINUE__SHIFT 0x6
#define AFMT_ISRC1_0__AFMT_ISRC_VALID_MASK 0x80
#define AFMT_ISRC1_0__AFMT_ISRC_VALID__SHIFT 0x7
#define AFMT_ISRC1_1__AFMT_UPC_EAN_ISRC0_MASK 0xff
#define AFMT_ISRC1_1__AFMT_UPC_EAN_ISRC0__SHIFT 0x0
#define AFMT_ISRC1_1__AFMT_UPC_EAN_ISRC1_MASK 0xff00
#define AFMT_ISRC1_1__AFMT_UPC_EAN_ISRC1__SHIFT 0x8
#define AFMT_ISRC1_1__AFMT_UPC_EAN_ISRC2_MASK 0xff0000
#define AFMT_ISRC1_1__AFMT_UPC_EAN_ISRC2__SHIFT 0x10
#define AFMT_ISRC1_1__AFMT_UPC_EAN_ISRC3_MASK 0xff000000
#define AFMT_ISRC1_1__AFMT_UPC_EAN_ISRC3__SHIFT 0x18
#define AFMT_ISRC1_2__AFMT_UPC_EAN_ISRC4_MASK 0xff
#define AFMT_ISRC1_2__AFMT_UPC_EAN_ISRC4__SHIFT 0x0
#define AFMT_ISRC1_2__AFMT_UPC_EAN_ISRC5_MASK 0xff00
#define AFMT_ISRC1_2__AFMT_UPC_EAN_ISRC5__SHIFT 0x8
#define AFMT_ISRC1_2__AFMT_UPC_EAN_ISRC6_MASK 0xff0000
#define AFMT_ISRC1_2__AFMT_UPC_EAN_ISRC6__SHIFT 0x10
#define AFMT_ISRC1_2__AFMT_UPC_EAN_ISRC7_MASK 0xff000000
#define AFMT_ISRC1_2__AFMT_UPC_EAN_ISRC7__SHIFT 0x18
#define AFMT_ISRC1_3__AFMT_UPC_EAN_ISRC8_MASK 0xff
#define AFMT_ISRC1_3__AFMT_UPC_EAN_ISRC8__SHIFT 0x0
#define AFMT_ISRC1_3__AFMT_UPC_EAN_ISRC9_MASK 0xff00
#define AFMT_ISRC1_3__AFMT_UPC_EAN_ISRC9__SHIFT 0x8
#define AFMT_ISRC1_3__AFMT_UPC_EAN_ISRC10_MASK 0xff0000
#define AFMT_ISRC1_3__AFMT_UPC_EAN_ISRC10__SHIFT 0x10
#define AFMT_ISRC1_3__AFMT_UPC_EAN_ISRC11_MASK 0xff000000
#define AFMT_ISRC1_3__AFMT_UPC_EAN_ISRC11__SHIFT 0x18
#define AFMT_ISRC1_4__AFMT_UPC_EAN_ISRC12_MASK 0xff
#define AFMT_ISRC1_4__AFMT_UPC_EAN_ISRC12__SHIFT 0x0
#define AFMT_ISRC1_4__AFMT_UPC_EAN_ISRC13_MASK 0xff00
#define AFMT_ISRC1_4__AFMT_UPC_EAN_ISRC13__SHIFT 0x8
#define AFMT_ISRC1_4__AFMT_UPC_EAN_ISRC14_MASK 0xff0000
#define AFMT_ISRC1_4__AFMT_UPC_EAN_ISRC14__SHIFT 0x10
#define AFMT_ISRC1_4__AFMT_UPC_EAN_ISRC15_MASK 0xff000000
#define AFMT_ISRC1_4__AFMT_UPC_EAN_ISRC15__SHIFT 0x18
#define AFMT_ISRC2_0__AFMT_UPC_EAN_ISRC16_MASK 0xff
#define AFMT_ISRC2_0__AFMT_UPC_EAN_ISRC16__SHIFT 0x0
#define AFMT_ISRC2_0__AFMT_UPC_EAN_ISRC17_MASK 0xff00
#define AFMT_ISRC2_0__AFMT_UPC_EAN_ISRC17__SHIFT 0x8
#define AFMT_ISRC2_0__AFMT_UPC_EAN_ISRC18_MASK 0xff0000
#define AFMT_ISRC2_0__AFMT_UPC_EAN_ISRC18__SHIFT 0x10
#define AFMT_ISRC2_0__AFMT_UPC_EAN_ISRC19_MASK 0xff000000
#define AFMT_ISRC2_0__AFMT_UPC_EAN_ISRC19__SHIFT 0x18
#define AFMT_ISRC2_1__AFMT_UPC_EAN_ISRC20_MASK 0xff
#define AFMT_ISRC2_1__AFMT_UPC_EAN_ISRC20__SHIFT 0x0
#define AFMT_ISRC2_1__AFMT_UPC_EAN_ISRC21_MASK 0xff00
#define AFMT_ISRC2_1__AFMT_UPC_EAN_ISRC21__SHIFT 0x8
#define AFMT_ISRC2_1__AFMT_UPC_EAN_ISRC22_MASK 0xff0000
#define AFMT_ISRC2_1__AFMT_UPC_EAN_ISRC22__SHIFT 0x10
#define AFMT_ISRC2_1__AFMT_UPC_EAN_ISRC23_MASK 0xff000000
#define AFMT_ISRC2_1__AFMT_UPC_EAN_ISRC23__SHIFT 0x18
#define AFMT_ISRC2_2__AFMT_UPC_EAN_ISRC24_MASK 0xff
#define AFMT_ISRC2_2__AFMT_UPC_EAN_ISRC24__SHIFT 0x0
#define AFMT_ISRC2_2__AFMT_UPC_EAN_ISRC25_MASK 0xff00
#define AFMT_ISRC2_2__AFMT_UPC_EAN_ISRC25__SHIFT 0x8
#define AFMT_ISRC2_2__AFMT_UPC_EAN_ISRC26_MASK 0xff0000
#define AFMT_ISRC2_2__AFMT_UPC_EAN_ISRC26__SHIFT 0x10
#define AFMT_ISRC2_2__AFMT_UPC_EAN_ISRC27_MASK 0xff000000
#define AFMT_ISRC2_2__AFMT_UPC_EAN_ISRC27__SHIFT 0x18
#define AFMT_ISRC2_3__AFMT_UPC_EAN_ISRC28_MASK 0xff
#define AFMT_ISRC2_3__AFMT_UPC_EAN_ISRC28__SHIFT 0x0
#define AFMT_ISRC2_3__AFMT_UPC_EAN_ISRC29_MASK 0xff00
#define AFMT_ISRC2_3__AFMT_UPC_EAN_ISRC29__SHIFT 0x8
#define AFMT_ISRC2_3__AFMT_UPC_EAN_ISRC30_MASK 0xff0000
#define AFMT_ISRC2_3__AFMT_UPC_EAN_ISRC30__SHIFT 0x10
#define AFMT_ISRC2_3__AFMT_UPC_EAN_ISRC31_MASK 0xff000000
#define AFMT_ISRC2_3__AFMT_UPC_EAN_ISRC31__SHIFT 0x18
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_CHECKSUM_MASK 0xff
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_CHECKSUM__SHIFT 0x0
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_S_MASK 0x300
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_S__SHIFT 0x8
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_B_MASK 0xc00
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_B__SHIFT 0xa
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_A_MASK 0x1000
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_A__SHIFT 0xc
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_Y_MASK 0x6000
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_Y__SHIFT 0xd
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_PB1_RSVD_MASK 0x8000
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_PB1_RSVD__SHIFT 0xf
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_R_MASK 0xf0000
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_R__SHIFT 0x10
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_M_MASK 0x300000
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_M__SHIFT 0x14
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_C_MASK 0xc00000
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_C__SHIFT 0x16
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_SC_MASK 0x3000000
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_SC__SHIFT 0x18
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_Q_MASK 0xc000000
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_Q__SHIFT 0x1a
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_EC_MASK 0x70000000
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_EC__SHIFT 0x1c
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_ITC_MASK 0x80000000
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_ITC__SHIFT 0x1f
#define AFMT_AVI_INFO1__AFMT_AVI_INFO_VIC_MASK 0x7f
#define AFMT_AVI_INFO1__AFMT_AVI_INFO_VIC__SHIFT 0x0
#define AFMT_AVI_INFO1__AFMT_AVI_INFO_PB4_RSVD_MASK 0x80
#define AFMT_AVI_INFO1__AFMT_AVI_INFO_PB4_RSVD__SHIFT 0x7
#define AFMT_AVI_INFO1__AFMT_AVI_INFO_PR_MASK 0xf00
#define AFMT_AVI_INFO1__AFMT_AVI_INFO_PR__SHIFT 0x8
#define AFMT_AVI_INFO1__AFMT_AVI_INFO_CN_MASK 0x3000
#define AFMT_AVI_INFO1__AFMT_AVI_INFO_CN__SHIFT 0xc
#define AFMT_AVI_INFO1__AFMT_AVI_INFO_YQ_MASK 0xc000
#define AFMT_AVI_INFO1__AFMT_AVI_INFO_YQ__SHIFT 0xe
#define AFMT_AVI_INFO1__AFMT_AVI_INFO_TOP_MASK 0xffff0000
#define AFMT_AVI_INFO1__AFMT_AVI_INFO_TOP__SHIFT 0x10
#define AFMT_AVI_INFO2__AFMT_AVI_INFO_BOTTOM_MASK 0xffff
#define AFMT_AVI_INFO2__AFMT_AVI_INFO_BOTTOM__SHIFT 0x0
#define AFMT_AVI_INFO2__AFMT_AVI_INFO_LEFT_MASK 0xffff0000
#define AFMT_AVI_INFO2__AFMT_AVI_INFO_LEFT__SHIFT 0x10
#define AFMT_AVI_INFO3__AFMT_AVI_INFO_RIGHT_MASK 0xffff
#define AFMT_AVI_INFO3__AFMT_AVI_INFO_RIGHT__SHIFT 0x0
#define AFMT_AVI_INFO3__AFMT_AVI_INFO_VERSION_MASK 0xff000000
#define AFMT_AVI_INFO3__AFMT_AVI_INFO_VERSION__SHIFT 0x18
#define AFMT_MPEG_INFO0__AFMT_MPEG_INFO_CHECKSUM_MASK 0xff
#define AFMT_MPEG_INFO0__AFMT_MPEG_INFO_CHECKSUM__SHIFT 0x0
#define AFMT_MPEG_INFO0__AFMT_MPEG_INFO_MB0_MASK 0xff00
#define AFMT_MPEG_INFO0__AFMT_MPEG_INFO_MB0__SHIFT 0x8
#define AFMT_MPEG_INFO0__AFMT_MPEG_INFO_MB1_MASK 0xff0000
#define AFMT_MPEG_INFO0__AFMT_MPEG_INFO_MB1__SHIFT 0x10
#define AFMT_MPEG_INFO0__AFMT_MPEG_INFO_MB2_MASK 0xff000000
#define AFMT_MPEG_INFO0__AFMT_MPEG_INFO_MB2__SHIFT 0x18
#define AFMT_MPEG_INFO1__AFMT_MPEG_INFO_MB3_MASK 0xff
#define AFMT_MPEG_INFO1__AFMT_MPEG_INFO_MB3__SHIFT 0x0
#define AFMT_MPEG_INFO1__AFMT_MPEG_INFO_MF_MASK 0x300
#define AFMT_MPEG_INFO1__AFMT_MPEG_INFO_MF__SHIFT 0x8
#define AFMT_MPEG_INFO1__AFMT_MPEG_INFO_FR_MASK 0x1000
#define AFMT_MPEG_INFO1__AFMT_MPEG_INFO_FR__SHIFT 0xc
#define AFMT_GENERIC_HDR__AFMT_GENERIC_HB0_MASK 0xff
#define AFMT_GENERIC_HDR__AFMT_GENERIC_HB0__SHIFT 0x0
#define AFMT_GENERIC_HDR__AFMT_GENERIC_HB1_MASK 0xff00
#define AFMT_GENERIC_HDR__AFMT_GENERIC_HB1__SHIFT 0x8
#define AFMT_GENERIC_HDR__AFMT_GENERIC_HB2_MASK 0xff0000
#define AFMT_GENERIC_HDR__AFMT_GENERIC_HB2__SHIFT 0x10
#define AFMT_GENERIC_HDR__AFMT_GENERIC_HB3_MASK 0xff000000
#define AFMT_GENERIC_HDR__AFMT_GENERIC_HB3__SHIFT 0x18
#define AFMT_GENERIC_0__AFMT_GENERIC_BYTE0_MASK 0xff
#define AFMT_GENERIC_0__AFMT_GENERIC_BYTE0__SHIFT 0x0
#define AFMT_GENERIC_0__AFMT_GENERIC_BYTE1_MASK 0xff00
#define AFMT_GENERIC_0__AFMT_GENERIC_BYTE1__SHIFT 0x8
#define AFMT_GENERIC_0__AFMT_GENERIC_BYTE2_MASK 0xff0000
#define AFMT_GENERIC_0__AFMT_GENERIC_BYTE2__SHIFT 0x10
#define AFMT_GENERIC_0__AFMT_GENERIC_BYTE3_MASK 0xff000000
#define AFMT_GENERIC_0__AFMT_GENERIC_BYTE3__SHIFT 0x18
#define AFMT_GENERIC_1__AFMT_GENERIC_BYTE4_MASK 0xff
#define AFMT_GENERIC_1__AFMT_GENERIC_BYTE4__SHIFT 0x0
#define AFMT_GENERIC_1__AFMT_GENERIC_BYTE5_MASK 0xff00
#define AFMT_GENERIC_1__AFMT_GENERIC_BYTE5__SHIFT 0x8
#define AFMT_GENERIC_1__AFMT_GENERIC_BYTE6_MASK 0xff0000
#define AFMT_GENERIC_1__AFMT_GENERIC_BYTE6__SHIFT 0x10
#define AFMT_GENERIC_1__AFMT_GENERIC_BYTE7_MASK 0xff000000
#define AFMT_GENERIC_1__AFMT_GENERIC_BYTE7__SHIFT 0x18
#define AFMT_GENERIC_2__AFMT_GENERIC_BYTE8_MASK 0xff
#define AFMT_GENERIC_2__AFMT_GENERIC_BYTE8__SHIFT 0x0
#define AFMT_GENERIC_2__AFMT_GENERIC_BYTE9_MASK 0xff00
#define AFMT_GENERIC_2__AFMT_GENERIC_BYTE9__SHIFT 0x8
#define AFMT_GENERIC_2__AFMT_GENERIC_BYTE10_MASK 0xff0000
#define AFMT_GENERIC_2__AFMT_GENERIC_BYTE10__SHIFT 0x10
#define AFMT_GENERIC_2__AFMT_GENERIC_BYTE11_MASK 0xff000000
#define AFMT_GENERIC_2__AFMT_GENERIC_BYTE11__SHIFT 0x18
#define AFMT_GENERIC_3__AFMT_GENERIC_BYTE12_MASK 0xff
#define AFMT_GENERIC_3__AFMT_GENERIC_BYTE12__SHIFT 0x0
#define AFMT_GENERIC_3__AFMT_GENERIC_BYTE13_MASK 0xff00
#define AFMT_GENERIC_3__AFMT_GENERIC_BYTE13__SHIFT 0x8
#define AFMT_GENERIC_3__AFMT_GENERIC_BYTE14_MASK 0xff0000
#define AFMT_GENERIC_3__AFMT_GENERIC_BYTE14__SHIFT 0x10
#define AFMT_GENERIC_3__AFMT_GENERIC_BYTE15_MASK 0xff000000
#define AFMT_GENERIC_3__AFMT_GENERIC_BYTE15__SHIFT 0x18
#define AFMT_GENERIC_4__AFMT_GENERIC_BYTE16_MASK 0xff
#define AFMT_GENERIC_4__AFMT_GENERIC_BYTE16__SHIFT 0x0
#define AFMT_GENERIC_4__AFMT_GENERIC_BYTE17_MASK 0xff00
#define AFMT_GENERIC_4__AFMT_GENERIC_BYTE17__SHIFT 0x8
#define AFMT_GENERIC_4__AFMT_GENERIC_BYTE18_MASK 0xff0000
#define AFMT_GENERIC_4__AFMT_GENERIC_BYTE18__SHIFT 0x10
#define AFMT_GENERIC_4__AFMT_GENERIC_BYTE19_MASK 0xff000000
#define AFMT_GENERIC_4__AFMT_GENERIC_BYTE19__SHIFT 0x18
#define AFMT_GENERIC_5__AFMT_GENERIC_BYTE20_MASK 0xff
#define AFMT_GENERIC_5__AFMT_GENERIC_BYTE20__SHIFT 0x0
#define AFMT_GENERIC_5__AFMT_GENERIC_BYTE21_MASK 0xff00
#define AFMT_GENERIC_5__AFMT_GENERIC_BYTE21__SHIFT 0x8
#define AFMT_GENERIC_5__AFMT_GENERIC_BYTE22_MASK 0xff0000
#define AFMT_GENERIC_5__AFMT_GENERIC_BYTE22__SHIFT 0x10
#define AFMT_GENERIC_5__AFMT_GENERIC_BYTE23_MASK 0xff000000
#define AFMT_GENERIC_5__AFMT_GENERIC_BYTE23__SHIFT 0x18
#define AFMT_GENERIC_6__AFMT_GENERIC_BYTE24_MASK 0xff
#define AFMT_GENERIC_6__AFMT_GENERIC_BYTE24__SHIFT 0x0
#define AFMT_GENERIC_6__AFMT_GENERIC_BYTE25_MASK 0xff00
#define AFMT_GENERIC_6__AFMT_GENERIC_BYTE25__SHIFT 0x8
#define AFMT_GENERIC_6__AFMT_GENERIC_BYTE26_MASK 0xff0000
#define AFMT_GENERIC_6__AFMT_GENERIC_BYTE26__SHIFT 0x10
#define AFMT_GENERIC_6__AFMT_GENERIC_BYTE27_MASK 0xff000000
#define AFMT_GENERIC_6__AFMT_GENERIC_BYTE27__SHIFT 0x18
#define AFMT_GENERIC_7__AFMT_GENERIC_BYTE28_MASK 0xff
#define AFMT_GENERIC_7__AFMT_GENERIC_BYTE28__SHIFT 0x0
#define AFMT_GENERIC_7__AFMT_GENERIC_BYTE29_MASK 0xff00
#define AFMT_GENERIC_7__AFMT_GENERIC_BYTE29__SHIFT 0x8
#define AFMT_GENERIC_7__AFMT_GENERIC_BYTE30_MASK 0xff0000
#define AFMT_GENERIC_7__AFMT_GENERIC_BYTE30__SHIFT 0x10
#define AFMT_GENERIC_7__AFMT_GENERIC_BYTE31_MASK 0xff000000
#define AFMT_GENERIC_7__AFMT_GENERIC_BYTE31__SHIFT 0x18
#define HDMI_GENERIC_PACKET_CONTROL1__HDMI_GENERIC2_SEND_MASK 0x1
#define HDMI_GENERIC_PACKET_CONTROL1__HDMI_GENERIC2_SEND__SHIFT 0x0
#define HDMI_GENERIC_PACKET_CONTROL1__HDMI_GENERIC2_CONT_MASK 0x2
#define HDMI_GENERIC_PACKET_CONTROL1__HDMI_GENERIC2_CONT__SHIFT 0x1
#define HDMI_GENERIC_PACKET_CONTROL1__HDMI_GENERIC3_SEND_MASK 0x10
#define HDMI_GENERIC_PACKET_CONTROL1__HDMI_GENERIC3_SEND__SHIFT 0x4
#define HDMI_GENERIC_PACKET_CONTROL1__HDMI_GENERIC3_CONT_MASK 0x20
#define HDMI_GENERIC_PACKET_CONTROL1__HDMI_GENERIC3_CONT__SHIFT 0x5
#define HDMI_GENERIC_PACKET_CONTROL1__HDMI_GENERIC2_LINE_MASK 0x3f0000
#define HDMI_GENERIC_PACKET_CONTROL1__HDMI_GENERIC2_LINE__SHIFT 0x10
#define HDMI_GENERIC_PACKET_CONTROL1__HDMI_GENERIC3_LINE_MASK 0x3f000000
#define HDMI_GENERIC_PACKET_CONTROL1__HDMI_GENERIC3_LINE__SHIFT 0x18
#define HDMI_ACR_32_0__HDMI_ACR_CTS_32_MASK 0xfffff000
#define HDMI_ACR_32_0__HDMI_ACR_CTS_32__SHIFT 0xc
#define HDMI_ACR_32_1__HDMI_ACR_N_32_MASK 0xfffff
#define HDMI_ACR_32_1__HDMI_ACR_N_32__SHIFT 0x0
#define HDMI_ACR_44_0__HDMI_ACR_CTS_44_MASK 0xfffff000
#define HDMI_ACR_44_0__HDMI_ACR_CTS_44__SHIFT 0xc
#define HDMI_ACR_44_1__HDMI_ACR_N_44_MASK 0xfffff
#define HDMI_ACR_44_1__HDMI_ACR_N_44__SHIFT 0x0
#define HDMI_ACR_48_0__HDMI_ACR_CTS_48_MASK 0xfffff000
#define HDMI_ACR_48_0__HDMI_ACR_CTS_48__SHIFT 0xc
#define HDMI_ACR_48_1__HDMI_ACR_N_48_MASK 0xfffff
#define HDMI_ACR_48_1__HDMI_ACR_N_48__SHIFT 0x0
#define HDMI_ACR_STATUS_0__HDMI_ACR_CTS_MASK 0xfffff000
#define HDMI_ACR_STATUS_0__HDMI_ACR_CTS__SHIFT 0xc
#define HDMI_ACR_STATUS_1__HDMI_ACR_N_MASK 0xfffff
#define HDMI_ACR_STATUS_1__HDMI_ACR_N__SHIFT 0x0
#define AFMT_AUDIO_INFO0__AFMT_AUDIO_INFO_CHECKSUM_MASK 0xff
#define AFMT_AUDIO_INFO0__AFMT_AUDIO_INFO_CHECKSUM__SHIFT 0x0
#define AFMT_AUDIO_INFO0__AFMT_AUDIO_INFO_CC_MASK 0x700
#define AFMT_AUDIO_INFO0__AFMT_AUDIO_INFO_CC__SHIFT 0x8
#define AFMT_AUDIO_INFO0__AFMT_AUDIO_INFO_CT_MASK 0x7800
#define AFMT_AUDIO_INFO0__AFMT_AUDIO_INFO_CT__SHIFT 0xb
#define AFMT_AUDIO_INFO0__AFMT_AUDIO_INFO_CHECKSUM_OFFSET_MASK 0xff0000
#define AFMT_AUDIO_INFO0__AFMT_AUDIO_INFO_CHECKSUM_OFFSET__SHIFT 0x10
#define AFMT_AUDIO_INFO0__AFMT_AUDIO_INFO_CXT_MASK 0x1f000000
#define AFMT_AUDIO_INFO0__AFMT_AUDIO_INFO_CXT__SHIFT 0x18
#define AFMT_AUDIO_INFO1__AFMT_AUDIO_INFO_CA_MASK 0xff
#define AFMT_AUDIO_INFO1__AFMT_AUDIO_INFO_CA__SHIFT 0x0
#define AFMT_AUDIO_INFO1__AFMT_AUDIO_INFO_LSV_MASK 0x7800
#define AFMT_AUDIO_INFO1__AFMT_AUDIO_INFO_LSV__SHIFT 0xb
#define AFMT_AUDIO_INFO1__AFMT_AUDIO_INFO_DM_INH_MASK 0x8000
#define AFMT_AUDIO_INFO1__AFMT_AUDIO_INFO_DM_INH__SHIFT 0xf
#define AFMT_AUDIO_INFO1__AFMT_AUDIO_INFO_LFEPBL_MASK 0x30000
#define AFMT_AUDIO_INFO1__AFMT_AUDIO_INFO_LFEPBL__SHIFT 0x10
#define AFMT_60958_0__AFMT_60958_CS_A_MASK 0x1
#define AFMT_60958_0__AFMT_60958_CS_A__SHIFT 0x0
#define AFMT_60958_0__AFMT_60958_CS_B_MASK 0x2
#define AFMT_60958_0__AFMT_60958_CS_B__SHIFT 0x1
#define AFMT_60958_0__AFMT_60958_CS_C_MASK 0x4
#define AFMT_60958_0__AFMT_60958_CS_C__SHIFT 0x2
#define AFMT_60958_0__AFMT_60958_CS_D_MASK 0x38
#define AFMT_60958_0__AFMT_60958_CS_D__SHIFT 0x3
#define AFMT_60958_0__AFMT_60958_CS_MODE_MASK 0xc0
#define AFMT_60958_0__AFMT_60958_CS_MODE__SHIFT 0x6
#define AFMT_60958_0__AFMT_60958_CS_CATEGORY_CODE_MASK 0xff00
#define AFMT_60958_0__AFMT_60958_CS_CATEGORY_CODE__SHIFT 0x8
#define AFMT_60958_0__AFMT_60958_CS_SOURCE_NUMBER_MASK 0xf0000
#define AFMT_60958_0__AFMT_60958_CS_SOURCE_NUMBER__SHIFT 0x10
#define AFMT_60958_0__AFMT_60958_CS_CHANNEL_NUMBER_L_MASK 0xf00000
#define AFMT_60958_0__AFMT_60958_CS_CHANNEL_NUMBER_L__SHIFT 0x14
#define AFMT_60958_0__AFMT_60958_CS_SAMPLING_FREQUENCY_MASK 0xf000000
#define AFMT_60958_0__AFMT_60958_CS_SAMPLING_FREQUENCY__SHIFT 0x18
#define AFMT_60958_0__AFMT_60958_CS_CLOCK_ACCURACY_MASK 0x30000000
#define AFMT_60958_0__AFMT_60958_CS_CLOCK_ACCURACY__SHIFT 0x1c
#define AFMT_60958_1__AFMT_60958_CS_WORD_LENGTH_MASK 0xf
#define AFMT_60958_1__AFMT_60958_CS_WORD_LENGTH__SHIFT 0x0
#define AFMT_60958_1__AFMT_60958_CS_ORIGINAL_SAMPLING_FREQUENCY_MASK 0xf0
#define AFMT_60958_1__AFMT_60958_CS_ORIGINAL_SAMPLING_FREQUENCY__SHIFT 0x4
#define AFMT_60958_1__AFMT_60958_VALID_L_MASK 0x10000
#define AFMT_60958_1__AFMT_60958_VALID_L__SHIFT 0x10
#define AFMT_60958_1__AFMT_60958_VALID_R_MASK 0x40000
#define AFMT_60958_1__AFMT_60958_VALID_R__SHIFT 0x12
#define AFMT_60958_1__AFMT_60958_CS_CHANNEL_NUMBER_R_MASK 0xf00000
#define AFMT_60958_1__AFMT_60958_CS_CHANNEL_NUMBER_R__SHIFT 0x14
#define AFMT_AUDIO_CRC_CONTROL__AFMT_AUDIO_CRC_EN_MASK 0x1
#define AFMT_AUDIO_CRC_CONTROL__AFMT_AUDIO_CRC_EN__SHIFT 0x0
#define AFMT_AUDIO_CRC_CONTROL__AFMT_AUDIO_CRC_CONT_MASK 0x10
#define AFMT_AUDIO_CRC_CONTROL__AFMT_AUDIO_CRC_CONT__SHIFT 0x4
#define AFMT_AUDIO_CRC_CONTROL__AFMT_AUDIO_CRC_SOURCE_MASK 0x100
#define AFMT_AUDIO_CRC_CONTROL__AFMT_AUDIO_CRC_SOURCE__SHIFT 0x8
#define AFMT_AUDIO_CRC_CONTROL__AFMT_AUDIO_CRC_CH_SEL_MASK 0xf000
#define AFMT_AUDIO_CRC_CONTROL__AFMT_AUDIO_CRC_CH_SEL__SHIFT 0xc
#define AFMT_AUDIO_CRC_CONTROL__AFMT_AUDIO_CRC_COUNT_MASK 0xffff0000
#define AFMT_AUDIO_CRC_CONTROL__AFMT_AUDIO_CRC_COUNT__SHIFT 0x10
#define AFMT_RAMP_CONTROL0__AFMT_RAMP_MAX_COUNT_MASK 0xffffff
#define AFMT_RAMP_CONTROL0__AFMT_RAMP_MAX_COUNT__SHIFT 0x0
#define AFMT_RAMP_CONTROL0__AFMT_RAMP_DATA_SIGN_MASK 0x80000000
#define AFMT_RAMP_CONTROL0__AFMT_RAMP_DATA_SIGN__SHIFT 0x1f
#define AFMT_RAMP_CONTROL1__AFMT_RAMP_MIN_COUNT_MASK 0xffffff
#define AFMT_RAMP_CONTROL1__AFMT_RAMP_MIN_COUNT__SHIFT 0x0
#define AFMT_RAMP_CONTROL1__AFMT_AUDIO_TEST_CH_DISABLE_MASK 0xff000000
#define AFMT_RAMP_CONTROL1__AFMT_AUDIO_TEST_CH_DISABLE__SHIFT 0x18
#define AFMT_RAMP_CONTROL2__AFMT_RAMP_INC_COUNT_MASK 0xffffff
#define AFMT_RAMP_CONTROL2__AFMT_RAMP_INC_COUNT__SHIFT 0x0
#define AFMT_RAMP_CONTROL3__AFMT_RAMP_DEC_COUNT_MASK 0xffffff
#define AFMT_RAMP_CONTROL3__AFMT_RAMP_DEC_COUNT__SHIFT 0x0
#define AFMT_60958_2__AFMT_60958_CS_CHANNEL_NUMBER_2_MASK 0xf
#define AFMT_60958_2__AFMT_60958_CS_CHANNEL_NUMBER_2__SHIFT 0x0
#define AFMT_60958_2__AFMT_60958_CS_CHANNEL_NUMBER_3_MASK 0xf0
#define AFMT_60958_2__AFMT_60958_CS_CHANNEL_NUMBER_3__SHIFT 0x4
#define AFMT_60958_2__AFMT_60958_CS_CHANNEL_NUMBER_4_MASK 0xf00
#define AFMT_60958_2__AFMT_60958_CS_CHANNEL_NUMBER_4__SHIFT 0x8
#define AFMT_60958_2__AFMT_60958_CS_CHANNEL_NUMBER_5_MASK 0xf000
#define AFMT_60958_2__AFMT_60958_CS_CHANNEL_NUMBER_5__SHIFT 0xc
#define AFMT_60958_2__AFMT_60958_CS_CHANNEL_NUMBER_6_MASK 0xf0000
#define AFMT_60958_2__AFMT_60958_CS_CHANNEL_NUMBER_6__SHIFT 0x10
#define AFMT_60958_2__AFMT_60958_CS_CHANNEL_NUMBER_7_MASK 0xf00000
#define AFMT_60958_2__AFMT_60958_CS_CHANNEL_NUMBER_7__SHIFT 0x14
#define AFMT_AUDIO_CRC_RESULT__AFMT_AUDIO_CRC_DONE_MASK 0x1
#define AFMT_AUDIO_CRC_RESULT__AFMT_AUDIO_CRC_DONE__SHIFT 0x0
#define AFMT_AUDIO_CRC_RESULT__AFMT_AUDIO_CRC_MASK 0xffffff00
#define AFMT_AUDIO_CRC_RESULT__AFMT_AUDIO_CRC__SHIFT 0x8
#define AFMT_STATUS__AFMT_AUDIO_ENABLE_MASK 0x10
#define AFMT_STATUS__AFMT_AUDIO_ENABLE__SHIFT 0x4
#define AFMT_STATUS__AFMT_AZ_HBR_ENABLE_MASK 0x100
#define AFMT_STATUS__AFMT_AZ_HBR_ENABLE__SHIFT 0x8
#define AFMT_STATUS__AFMT_AUDIO_FIFO_OVERFLOW_MASK 0x1000000
#define AFMT_STATUS__AFMT_AUDIO_FIFO_OVERFLOW__SHIFT 0x18
#define AFMT_STATUS__AFMT_AZ_AUDIO_ENABLE_CHG_MASK 0x40000000
#define AFMT_STATUS__AFMT_AZ_AUDIO_ENABLE_CHG__SHIFT 0x1e
#define AFMT_AUDIO_PACKET_CONTROL__AFMT_AUDIO_SAMPLE_SEND_MASK 0x1
#define AFMT_AUDIO_PACKET_CONTROL__AFMT_AUDIO_SAMPLE_SEND__SHIFT 0x0
#define AFMT_AUDIO_PACKET_CONTROL__AFMT_RESET_FIFO_WHEN_AUDIO_DIS_MASK 0x800
#define AFMT_AUDIO_PACKET_CONTROL__AFMT_RESET_FIFO_WHEN_AUDIO_DIS__SHIFT 0xb
#define AFMT_AUDIO_PACKET_CONTROL__AFMT_AUDIO_TEST_EN_MASK 0x1000
#define AFMT_AUDIO_PACKET_CONTROL__AFMT_AUDIO_TEST_EN__SHIFT 0xc
#define AFMT_AUDIO_PACKET_CONTROL__AFMT_AUDIO_TEST_MODE_MASK 0x4000
#define AFMT_AUDIO_PACKET_CONTROL__AFMT_AUDIO_TEST_MODE__SHIFT 0xe
#define AFMT_AUDIO_PACKET_CONTROL__AFMT_AUDIO_FIFO_OVERFLOW_ACK_MASK 0x800000
#define AFMT_AUDIO_PACKET_CONTROL__AFMT_AUDIO_FIFO_OVERFLOW_ACK__SHIFT 0x17
#define AFMT_AUDIO_PACKET_CONTROL__AFMT_AUDIO_CHANNEL_SWAP_MASK 0x1000000
#define AFMT_AUDIO_PACKET_CONTROL__AFMT_AUDIO_CHANNEL_SWAP__SHIFT 0x18
#define AFMT_AUDIO_PACKET_CONTROL__AFMT_60958_CS_UPDATE_MASK 0x4000000
#define AFMT_AUDIO_PACKET_CONTROL__AFMT_60958_CS_UPDATE__SHIFT 0x1a
#define AFMT_AUDIO_PACKET_CONTROL__AFMT_AZ_AUDIO_ENABLE_CHG_ACK_MASK 0x40000000
#define AFMT_AUDIO_PACKET_CONTROL__AFMT_AZ_AUDIO_ENABLE_CHG_ACK__SHIFT 0x1e
#define AFMT_AUDIO_PACKET_CONTROL__AFMT_BLANK_TEST_DATA_ON_ENC_ENB_MASK 0x80000000
#define AFMT_AUDIO_PACKET_CONTROL__AFMT_BLANK_TEST_DATA_ON_ENC_ENB__SHIFT 0x1f
#define AFMT_VBI_PACKET_CONTROL__AFMT_GENERIC0_UPDATE_MASK 0x4
#define AFMT_VBI_PACKET_CONTROL__AFMT_GENERIC0_UPDATE__SHIFT 0x2
#define AFMT_VBI_PACKET_CONTROL__AFMT_GENERIC2_UPDATE_MASK 0x8
#define AFMT_VBI_PACKET_CONTROL__AFMT_GENERIC2_UPDATE__SHIFT 0x3
#define AFMT_VBI_PACKET_CONTROL__AFMT_GENERIC_INDEX_MASK 0xc0000000
#define AFMT_VBI_PACKET_CONTROL__AFMT_GENERIC_INDEX__SHIFT 0x1e
#define AFMT_INFOFRAME_CONTROL0__AFMT_AUDIO_INFO_SOURCE_MASK 0x40
#define AFMT_INFOFRAME_CONTROL0__AFMT_AUDIO_INFO_SOURCE__SHIFT 0x6
#define AFMT_INFOFRAME_CONTROL0__AFMT_AUDIO_INFO_UPDATE_MASK 0x80
#define AFMT_INFOFRAME_CONTROL0__AFMT_AUDIO_INFO_UPDATE__SHIFT 0x7
#define AFMT_INFOFRAME_CONTROL0__AFMT_MPEG_INFO_UPDATE_MASK 0x400
#define AFMT_INFOFRAME_CONTROL0__AFMT_MPEG_INFO_UPDATE__SHIFT 0xa
#define AFMT_AUDIO_SRC_CONTROL__AFMT_AUDIO_SRC_SELECT_MASK 0x7
#define AFMT_AUDIO_SRC_CONTROL__AFMT_AUDIO_SRC_SELECT__SHIFT 0x0
#define AFMT_AUDIO_DBG_DTO_CNTL__AFMT_AUDIO_DTO_FS_DIV_SEL_MASK 0x7
#define AFMT_AUDIO_DBG_DTO_CNTL__AFMT_AUDIO_DTO_FS_DIV_SEL__SHIFT 0x0
#define AFMT_AUDIO_DBG_DTO_CNTL__AFMT_AUDIO_DTO_DBG_BASE_MASK 0x100
#define AFMT_AUDIO_DBG_DTO_CNTL__AFMT_AUDIO_DTO_DBG_BASE__SHIFT 0x8
#define AFMT_AUDIO_DBG_DTO_CNTL__AFMT_AUDIO_DTO_DBG_MULTI_MASK 0x7000
#define AFMT_AUDIO_DBG_DTO_CNTL__AFMT_AUDIO_DTO_DBG_MULTI__SHIFT 0xc
#define AFMT_AUDIO_DBG_DTO_CNTL__AFMT_AUDIO_DTO_DBG_DIV_MASK 0x70000
#define AFMT_AUDIO_DBG_DTO_CNTL__AFMT_AUDIO_DTO_DBG_DIV__SHIFT 0x10
#define DIG_BE_CNTL__DIG_FE_SOURCE_SELECT_MASK 0x7f00
#define DIG_BE_CNTL__DIG_FE_SOURCE_SELECT__SHIFT 0x8
#define DIG_BE_CNTL__DIG_MODE_MASK 0x70000
#define DIG_BE_CNTL__DIG_MODE__SHIFT 0x10
#define DIG_BE_CNTL__DIG_HPD_SELECT_MASK 0x70000000
#define DIG_BE_CNTL__DIG_HPD_SELECT__SHIFT 0x1c
#define DIG_BE_EN_CNTL__DIG_ENABLE_MASK 0x1
#define DIG_BE_EN_CNTL__DIG_ENABLE__SHIFT 0x0
#define DIG_BE_EN_CNTL__DIG_SYMCLK_BE_ON_MASK 0x100
#define DIG_BE_EN_CNTL__DIG_SYMCLK_BE_ON__SHIFT 0x8
#define TMDS_CNTL__TMDS_SYNC_PHASE_MASK 0x1
#define TMDS_CNTL__TMDS_SYNC_PHASE__SHIFT 0x0
#define TMDS_CNTL__TMDS_PIXEL_ENCODING_MASK 0x10
#define TMDS_CNTL__TMDS_PIXEL_ENCODING__SHIFT 0x4
#define TMDS_CNTL__TMDS_COLOR_FORMAT_MASK 0x300
#define TMDS_CNTL__TMDS_COLOR_FORMAT__SHIFT 0x8
#define TMDS_CONTROL_CHAR__TMDS_CONTROL_CHAR0_OUT_EN_MASK 0x1
#define TMDS_CONTROL_CHAR__TMDS_CONTROL_CHAR0_OUT_EN__SHIFT 0x0
#define TMDS_CONTROL_CHAR__TMDS_CONTROL_CHAR1_OUT_EN_MASK 0x2
#define TMDS_CONTROL_CHAR__TMDS_CONTROL_CHAR1_OUT_EN__SHIFT 0x1
#define TMDS_CONTROL_CHAR__TMDS_CONTROL_CHAR2_OUT_EN_MASK 0x4
#define TMDS_CONTROL_CHAR__TMDS_CONTROL_CHAR2_OUT_EN__SHIFT 0x2
#define TMDS_CONTROL_CHAR__TMDS_CONTROL_CHAR3_OUT_EN_MASK 0x8
#define TMDS_CONTROL_CHAR__TMDS_CONTROL_CHAR3_OUT_EN__SHIFT 0x3
#define TMDS_CONTROL0_FEEDBACK__TMDS_CONTROL0_FEEDBACK_SELECT_MASK 0x3
#define TMDS_CONTROL0_FEEDBACK__TMDS_CONTROL0_FEEDBACK_SELECT__SHIFT 0x0
#define TMDS_CONTROL0_FEEDBACK__TMDS_CONTROL0_FEEDBACK_DELAY_MASK 0x300
#define TMDS_CONTROL0_FEEDBACK__TMDS_CONTROL0_FEEDBACK_DELAY__SHIFT 0x8
#define TMDS_STEREOSYNC_CTL_SEL__TMDS_STEREOSYNC_CTL_SEL_MASK 0x3
#define TMDS_STEREOSYNC_CTL_SEL__TMDS_STEREOSYNC_CTL_SEL__SHIFT 0x0
#define TMDS_SYNC_CHAR_PATTERN_0_1__TMDS_SYNC_CHAR_PATTERN0_MASK 0x3ff
#define TMDS_SYNC_CHAR_PATTERN_0_1__TMDS_SYNC_CHAR_PATTERN0__SHIFT 0x0
#define TMDS_SYNC_CHAR_PATTERN_0_1__TMDS_SYNC_CHAR_PATTERN1_MASK 0x3ff0000
#define TMDS_SYNC_CHAR_PATTERN_0_1__TMDS_SYNC_CHAR_PATTERN1__SHIFT 0x10
#define TMDS_SYNC_CHAR_PATTERN_2_3__TMDS_SYNC_CHAR_PATTERN2_MASK 0x3ff
#define TMDS_SYNC_CHAR_PATTERN_2_3__TMDS_SYNC_CHAR_PATTERN2__SHIFT 0x0
#define TMDS_SYNC_CHAR_PATTERN_2_3__TMDS_SYNC_CHAR_PATTERN3_MASK 0x3ff0000
#define TMDS_SYNC_CHAR_PATTERN_2_3__TMDS_SYNC_CHAR_PATTERN3__SHIFT 0x10
#define TMDS_DEBUG__TMDS_DEBUG_EN_MASK 0x1
#define TMDS_DEBUG__TMDS_DEBUG_EN__SHIFT 0x0
#define TMDS_DEBUG__TMDS_DEBUG_HSYNC_MASK 0x100
#define TMDS_DEBUG__TMDS_DEBUG_HSYNC__SHIFT 0x8
#define TMDS_DEBUG__TMDS_DEBUG_HSYNC_EN_MASK 0x200
#define TMDS_DEBUG__TMDS_DEBUG_HSYNC_EN__SHIFT 0x9
#define TMDS_DEBUG__TMDS_DEBUG_VSYNC_MASK 0x10000
#define TMDS_DEBUG__TMDS_DEBUG_VSYNC__SHIFT 0x10
#define TMDS_DEBUG__TMDS_DEBUG_VSYNC_EN_MASK 0x20000
#define TMDS_DEBUG__TMDS_DEBUG_VSYNC_EN__SHIFT 0x11
#define TMDS_DEBUG__TMDS_DEBUG_DE_MASK 0x1000000
#define TMDS_DEBUG__TMDS_DEBUG_DE__SHIFT 0x18
#define TMDS_DEBUG__TMDS_DEBUG_DE_EN_MASK 0x2000000
#define TMDS_DEBUG__TMDS_DEBUG_DE_EN__SHIFT 0x19
#define TMDS_CTL_BITS__TMDS_CTL0_MASK 0x1
#define TMDS_CTL_BITS__TMDS_CTL0__SHIFT 0x0
#define TMDS_CTL_BITS__TMDS_CTL1_MASK 0x100
#define TMDS_CTL_BITS__TMDS_CTL1__SHIFT 0x8
#define TMDS_CTL_BITS__TMDS_CTL2_MASK 0x10000
#define TMDS_CTL_BITS__TMDS_CTL2__SHIFT 0x10
#define TMDS_CTL_BITS__TMDS_CTL3_MASK 0x1000000
#define TMDS_CTL_BITS__TMDS_CTL3__SHIFT 0x18
#define TMDS_DCBALANCER_CONTROL__TMDS_DCBALANCER_EN_MASK 0x1
#define TMDS_DCBALANCER_CONTROL__TMDS_DCBALANCER_EN__SHIFT 0x0
#define TMDS_DCBALANCER_CONTROL__TMDS_SYNC_DCBAL_EN_MASK 0x70
#define TMDS_DCBALANCER_CONTROL__TMDS_SYNC_DCBAL_EN__SHIFT 0x4
#define TMDS_DCBALANCER_CONTROL__TMDS_DCBALANCER_TEST_EN_MASK 0x100
#define TMDS_DCBALANCER_CONTROL__TMDS_DCBALANCER_TEST_EN__SHIFT 0x8
#define TMDS_DCBALANCER_CONTROL__TMDS_DCBALANCER_TEST_IN_MASK 0xf0000
#define TMDS_DCBALANCER_CONTROL__TMDS_DCBALANCER_TEST_IN__SHIFT 0x10
#define TMDS_DCBALANCER_CONTROL__TMDS_DCBALANCER_FORCE_MASK 0x1000000
#define TMDS_DCBALANCER_CONTROL__TMDS_DCBALANCER_FORCE__SHIFT 0x18
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL0_DATA_SEL_MASK 0xf
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL0_DATA_SEL__SHIFT 0x0
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL0_DATA_DELAY_MASK 0x70
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL0_DATA_DELAY__SHIFT 0x4
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL0_DATA_INVERT_MASK 0x80
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL0_DATA_INVERT__SHIFT 0x7
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL0_DATA_MODULATION_MASK 0x300
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL0_DATA_MODULATION__SHIFT 0x8
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL0_USE_FEEDBACK_PATH_MASK 0x400
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL0_USE_FEEDBACK_PATH__SHIFT 0xa
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL0_FB_SYNC_CONT_MASK 0x800
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL0_FB_SYNC_CONT__SHIFT 0xb
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL0_PATTERN_OUT_EN_MASK 0x1000
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL0_PATTERN_OUT_EN__SHIFT 0xc
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL1_DATA_SEL_MASK 0xf0000
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL1_DATA_SEL__SHIFT 0x10
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL1_DATA_DELAY_MASK 0x700000
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL1_DATA_DELAY__SHIFT 0x14
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL1_DATA_INVERT_MASK 0x800000
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL1_DATA_INVERT__SHIFT 0x17
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL1_DATA_MODULATION_MASK 0x3000000
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL1_DATA_MODULATION__SHIFT 0x18
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL1_USE_FEEDBACK_PATH_MASK 0x4000000
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL1_USE_FEEDBACK_PATH__SHIFT 0x1a
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL1_FB_SYNC_CONT_MASK 0x8000000
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL1_FB_SYNC_CONT__SHIFT 0x1b
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL1_PATTERN_OUT_EN_MASK 0x10000000
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL1_PATTERN_OUT_EN__SHIFT 0x1c
#define TMDS_CTL0_1_GEN_CNTL__TMDS_2BIT_COUNTER_EN_MASK 0x80000000
#define TMDS_CTL0_1_GEN_CNTL__TMDS_2BIT_COUNTER_EN__SHIFT 0x1f
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL2_DATA_SEL_MASK 0xf
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL2_DATA_SEL__SHIFT 0x0
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL2_DATA_DELAY_MASK 0x70
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL2_DATA_DELAY__SHIFT 0x4
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL2_DATA_INVERT_MASK 0x80
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL2_DATA_INVERT__SHIFT 0x7
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL2_DATA_MODULATION_MASK 0x300
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL2_DATA_MODULATION__SHIFT 0x8
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL2_USE_FEEDBACK_PATH_MASK 0x400
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL2_USE_FEEDBACK_PATH__SHIFT 0xa
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL2_FB_SYNC_CONT_MASK 0x800
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL2_FB_SYNC_CONT__SHIFT 0xb
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL2_PATTERN_OUT_EN_MASK 0x1000
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL2_PATTERN_OUT_EN__SHIFT 0xc
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL3_DATA_SEL_MASK 0xf0000
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL3_DATA_SEL__SHIFT 0x10
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL3_DATA_DELAY_MASK 0x700000
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL3_DATA_DELAY__SHIFT 0x14
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL3_DATA_INVERT_MASK 0x800000
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL3_DATA_INVERT__SHIFT 0x17
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL3_DATA_MODULATION_MASK 0x3000000
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL3_DATA_MODULATION__SHIFT 0x18
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL3_USE_FEEDBACK_PATH_MASK 0x4000000
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL3_USE_FEEDBACK_PATH__SHIFT 0x1a
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL3_FB_SYNC_CONT_MASK 0x8000000
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL3_FB_SYNC_CONT__SHIFT 0x1b
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL3_PATTERN_OUT_EN_MASK 0x10000000
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL3_PATTERN_OUT_EN__SHIFT 0x1c
#define LVDS_DATA_CNTL__LVDS_24BIT_ENABLE_MASK 0x1
#define LVDS_DATA_CNTL__LVDS_24BIT_ENABLE__SHIFT 0x0
#define LVDS_DATA_CNTL__LVDS_24BIT_FORMAT_MASK 0x10
#define LVDS_DATA_CNTL__LVDS_24BIT_FORMAT__SHIFT 0x4
#define LVDS_DATA_CNTL__LVDS_2ND_CHAN_DE_MASK 0x100
#define LVDS_DATA_CNTL__LVDS_2ND_CHAN_DE__SHIFT 0x8
#define LVDS_DATA_CNTL__LVDS_2ND_CHAN_VS_MASK 0x200
#define LVDS_DATA_CNTL__LVDS_2ND_CHAN_VS__SHIFT 0x9
#define LVDS_DATA_CNTL__LVDS_2ND_CHAN_HS_MASK 0x400
#define LVDS_DATA_CNTL__LVDS_2ND_CHAN_HS__SHIFT 0xa
#define LVDS_DATA_CNTL__LVDS_2ND_LINK_CNTL_BITS_MASK 0x7000
#define LVDS_DATA_CNTL__LVDS_2ND_LINK_CNTL_BITS__SHIFT 0xc
#define LVDS_DATA_CNTL__LVDS_FP_POL_MASK 0x10000
#define LVDS_DATA_CNTL__LVDS_FP_POL__SHIFT 0x10
#define LVDS_DATA_CNTL__LVDS_LP_POL_MASK 0x20000
#define LVDS_DATA_CNTL__LVDS_LP_POL__SHIFT 0x11
#define LVDS_DATA_CNTL__LVDS_DTMG_POL_MASK 0x40000
#define LVDS_DATA_CNTL__LVDS_DTMG_POL__SHIFT 0x12
#define DIG_LANE_ENABLE__DIG_LANE0EN_MASK 0x1
#define DIG_LANE_ENABLE__DIG_LANE0EN__SHIFT 0x0
#define DIG_LANE_ENABLE__DIG_LANE1EN_MASK 0x2
#define DIG_LANE_ENABLE__DIG_LANE1EN__SHIFT 0x1
#define DIG_LANE_ENABLE__DIG_LANE2EN_MASK 0x4
#define DIG_LANE_ENABLE__DIG_LANE2EN__SHIFT 0x2
#define DIG_LANE_ENABLE__DIG_LANE3EN_MASK 0x8
#define DIG_LANE_ENABLE__DIG_LANE3EN__SHIFT 0x3
#define DIG_LANE_ENABLE__DIG_CLK_EN_MASK 0x100
#define DIG_LANE_ENABLE__DIG_CLK_EN__SHIFT 0x8
#define DOUT_SCRATCH0__DOUT_SCRATCH0_MASK 0xffffffff
#define DOUT_SCRATCH0__DOUT_SCRATCH0__SHIFT 0x0
#define DOUT_SCRATCH1__DOUT_SCRATCH1_MASK 0xffffffff
#define DOUT_SCRATCH1__DOUT_SCRATCH1__SHIFT 0x0
#define DOUT_SCRATCH2__DOUT_SCRATCH2_MASK 0xffffffff
#define DOUT_SCRATCH2__DOUT_SCRATCH2__SHIFT 0x0
#define DOUT_SCRATCH3__DOUT_SCRATCH3_MASK 0xffffffff
#define DOUT_SCRATCH3__DOUT_SCRATCH3__SHIFT 0x0
#define DOUT_SCRATCH4__DOUT_SCRATCH4_MASK 0xffffffff
#define DOUT_SCRATCH4__DOUT_SCRATCH4__SHIFT 0x0
#define DOUT_SCRATCH5__DOUT_SCRATCH5_MASK 0xffffffff
#define DOUT_SCRATCH5__DOUT_SCRATCH5__SHIFT 0x0
#define DOUT_SCRATCH6__DOUT_SCRATCH6_MASK 0xffffffff
#define DOUT_SCRATCH6__DOUT_SCRATCH6__SHIFT 0x0
#define DOUT_SCRATCH7__DOUT_SCRATCH7_MASK 0xffffffff
#define DOUT_SCRATCH7__DOUT_SCRATCH7__SHIFT 0x0
#define DOUT_DCE_VCE_CONTROL__DC_VCE_VIDEO_PIPE_SELECT_MASK 0x7
#define DOUT_DCE_VCE_CONTROL__DC_VCE_VIDEO_PIPE_SELECT__SHIFT 0x0
#define DOUT_DCE_VCE_CONTROL__DC_VCE_AUDIO_STREAM_SELECT_MASK 0x70
#define DOUT_DCE_VCE_CONTROL__DC_VCE_AUDIO_STREAM_SELECT__SHIFT 0x4
#define DC_HPD1_INT_STATUS__DC_HPD1_INT_STATUS_MASK 0x1
#define DC_HPD1_INT_STATUS__DC_HPD1_INT_STATUS__SHIFT 0x0
#define DC_HPD1_INT_STATUS__DC_HPD1_SENSE_MASK 0x2
#define DC_HPD1_INT_STATUS__DC_HPD1_SENSE__SHIFT 0x1
#define DC_HPD1_INT_STATUS__DC_HPD1_SENSE_DELAYED_MASK 0x10
#define DC_HPD1_INT_STATUS__DC_HPD1_SENSE_DELAYED__SHIFT 0x4
#define DC_HPD1_INT_STATUS__DC_HPD1_RX_INT_STATUS_MASK 0x100
#define DC_HPD1_INT_STATUS__DC_HPD1_RX_INT_STATUS__SHIFT 0x8
#define DC_HPD1_INT_STATUS__DC_HPD1_TOGGLE_FILT_CON_TIMER_VAL_MASK 0xff000
#define DC_HPD1_INT_STATUS__DC_HPD1_TOGGLE_FILT_CON_TIMER_VAL__SHIFT 0xc
#define DC_HPD1_INT_STATUS__DC_HPD1_TOGGLE_FILT_DISCON_TIMER_VAL_MASK 0xff000000
#define DC_HPD1_INT_STATUS__DC_HPD1_TOGGLE_FILT_DISCON_TIMER_VAL__SHIFT 0x18
#define DC_HPD1_INT_CONTROL__DC_HPD1_INT_ACK_MASK 0x1
#define DC_HPD1_INT_CONTROL__DC_HPD1_INT_ACK__SHIFT 0x0
#define DC_HPD1_INT_CONTROL__DC_HPD1_INT_POLARITY_MASK 0x100
#define DC_HPD1_INT_CONTROL__DC_HPD1_INT_POLARITY__SHIFT 0x8
#define DC_HPD1_INT_CONTROL__DC_HPD1_INT_EN_MASK 0x10000
#define DC_HPD1_INT_CONTROL__DC_HPD1_INT_EN__SHIFT 0x10
#define DC_HPD1_INT_CONTROL__DC_HPD1_RX_INT_ACK_MASK 0x100000
#define DC_HPD1_INT_CONTROL__DC_HPD1_RX_INT_ACK__SHIFT 0x14
#define DC_HPD1_INT_CONTROL__DC_HPD1_RX_INT_EN_MASK 0x1000000
#define DC_HPD1_INT_CONTROL__DC_HPD1_RX_INT_EN__SHIFT 0x18
#define DC_HPD1_CONTROL__DC_HPD1_CONNECTION_TIMER_MASK 0x1fff
#define DC_HPD1_CONTROL__DC_HPD1_CONNECTION_TIMER__SHIFT 0x0
#define DC_HPD1_CONTROL__DC_HPD1_RX_INT_TIMER_MASK 0x3ff0000
#define DC_HPD1_CONTROL__DC_HPD1_RX_INT_TIMER__SHIFT 0x10
#define DC_HPD1_CONTROL__DC_HPD1_EN_MASK 0x10000000
#define DC_HPD1_CONTROL__DC_HPD1_EN__SHIFT 0x1c
#define DC_HPD2_INT_STATUS__DC_HPD2_INT_STATUS_MASK 0x1
#define DC_HPD2_INT_STATUS__DC_HPD2_INT_STATUS__SHIFT 0x0
#define DC_HPD2_INT_STATUS__DC_HPD2_SENSE_MASK 0x2
#define DC_HPD2_INT_STATUS__DC_HPD2_SENSE__SHIFT 0x1
#define DC_HPD2_INT_STATUS__DC_HPD2_SENSE_DELAYED_MASK 0x10
#define DC_HPD2_INT_STATUS__DC_HPD2_SENSE_DELAYED__SHIFT 0x4
#define DC_HPD2_INT_STATUS__DC_HPD2_RX_INT_STATUS_MASK 0x100
#define DC_HPD2_INT_STATUS__DC_HPD2_RX_INT_STATUS__SHIFT 0x8
#define DC_HPD2_INT_STATUS__DC_HPD2_TOGGLE_FILT_CON_TIMER_VAL_MASK 0xff000
#define DC_HPD2_INT_STATUS__DC_HPD2_TOGGLE_FILT_CON_TIMER_VAL__SHIFT 0xc
#define DC_HPD2_INT_STATUS__DC_HPD2_TOGGLE_FILT_DISCON_TIMER_VAL_MASK 0xff000000
#define DC_HPD2_INT_STATUS__DC_HPD2_TOGGLE_FILT_DISCON_TIMER_VAL__SHIFT 0x18
#define DC_HPD2_INT_CONTROL__DC_HPD2_INT_ACK_MASK 0x1
#define DC_HPD2_INT_CONTROL__DC_HPD2_INT_ACK__SHIFT 0x0
#define DC_HPD2_INT_CONTROL__DC_HPD2_INT_POLARITY_MASK 0x100
#define DC_HPD2_INT_CONTROL__DC_HPD2_INT_POLARITY__SHIFT 0x8
#define DC_HPD2_INT_CONTROL__DC_HPD2_INT_EN_MASK 0x10000
#define DC_HPD2_INT_CONTROL__DC_HPD2_INT_EN__SHIFT 0x10
#define DC_HPD2_INT_CONTROL__DC_HPD2_RX_INT_ACK_MASK 0x100000
#define DC_HPD2_INT_CONTROL__DC_HPD2_RX_INT_ACK__SHIFT 0x14
#define DC_HPD2_INT_CONTROL__DC_HPD2_RX_INT_EN_MASK 0x1000000
#define DC_HPD2_INT_CONTROL__DC_HPD2_RX_INT_EN__SHIFT 0x18
#define DC_HPD2_CONTROL__DC_HPD2_CONNECTION_TIMER_MASK 0x1fff
#define DC_HPD2_CONTROL__DC_HPD2_CONNECTION_TIMER__SHIFT 0x0
#define DC_HPD2_CONTROL__DC_HPD2_RX_INT_TIMER_MASK 0x3ff0000
#define DC_HPD2_CONTROL__DC_HPD2_RX_INT_TIMER__SHIFT 0x10
#define DC_HPD2_CONTROL__DC_HPD2_EN_MASK 0x10000000
#define DC_HPD2_CONTROL__DC_HPD2_EN__SHIFT 0x1c
#define DC_HPD3_INT_STATUS__DC_HPD3_INT_STATUS_MASK 0x1
#define DC_HPD3_INT_STATUS__DC_HPD3_INT_STATUS__SHIFT 0x0
#define DC_HPD3_INT_STATUS__DC_HPD3_SENSE_MASK 0x2
#define DC_HPD3_INT_STATUS__DC_HPD3_SENSE__SHIFT 0x1
#define DC_HPD3_INT_STATUS__DC_HPD3_SENSE_DELAYED_MASK 0x10
#define DC_HPD3_INT_STATUS__DC_HPD3_SENSE_DELAYED__SHIFT 0x4
#define DC_HPD3_INT_STATUS__DC_HPD3_RX_INT_STATUS_MASK 0x100
#define DC_HPD3_INT_STATUS__DC_HPD3_RX_INT_STATUS__SHIFT 0x8
#define DC_HPD3_INT_STATUS__DC_HPD3_TOGGLE_FILT_CON_TIMER_VAL_MASK 0xff000
#define DC_HPD3_INT_STATUS__DC_HPD3_TOGGLE_FILT_CON_TIMER_VAL__SHIFT 0xc
#define DC_HPD3_INT_STATUS__DC_HPD3_TOGGLE_FILT_DISCON_TIMER_VAL_MASK 0xff000000
#define DC_HPD3_INT_STATUS__DC_HPD3_TOGGLE_FILT_DISCON_TIMER_VAL__SHIFT 0x18
#define DC_HPD3_INT_CONTROL__DC_HPD3_INT_ACK_MASK 0x1
#define DC_HPD3_INT_CONTROL__DC_HPD3_INT_ACK__SHIFT 0x0
#define DC_HPD3_INT_CONTROL__DC_HPD3_INT_POLARITY_MASK 0x100
#define DC_HPD3_INT_CONTROL__DC_HPD3_INT_POLARITY__SHIFT 0x8
#define DC_HPD3_INT_CONTROL__DC_HPD3_INT_EN_MASK 0x10000
#define DC_HPD3_INT_CONTROL__DC_HPD3_INT_EN__SHIFT 0x10
#define DC_HPD3_INT_CONTROL__DC_HPD3_RX_INT_ACK_MASK 0x100000
#define DC_HPD3_INT_CONTROL__DC_HPD3_RX_INT_ACK__SHIFT 0x14
#define DC_HPD3_INT_CONTROL__DC_HPD3_RX_INT_EN_MASK 0x1000000
#define DC_HPD3_INT_CONTROL__DC_HPD3_RX_INT_EN__SHIFT 0x18
#define DC_HPD3_CONTROL__DC_HPD3_CONNECTION_TIMER_MASK 0x1fff
#define DC_HPD3_CONTROL__DC_HPD3_CONNECTION_TIMER__SHIFT 0x0
#define DC_HPD3_CONTROL__DC_HPD3_RX_INT_TIMER_MASK 0x3ff0000
#define DC_HPD3_CONTROL__DC_HPD3_RX_INT_TIMER__SHIFT 0x10
#define DC_HPD3_CONTROL__DC_HPD3_EN_MASK 0x10000000
#define DC_HPD3_CONTROL__DC_HPD3_EN__SHIFT 0x1c
#define DC_HPD4_INT_STATUS__DC_HPD4_INT_STATUS_MASK 0x1
#define DC_HPD4_INT_STATUS__DC_HPD4_INT_STATUS__SHIFT 0x0
#define DC_HPD4_INT_STATUS__DC_HPD4_SENSE_MASK 0x2
#define DC_HPD4_INT_STATUS__DC_HPD4_SENSE__SHIFT 0x1
#define DC_HPD4_INT_STATUS__DC_HPD4_SENSE_DELAYED_MASK 0x10
#define DC_HPD4_INT_STATUS__DC_HPD4_SENSE_DELAYED__SHIFT 0x4
#define DC_HPD4_INT_STATUS__DC_HPD4_RX_INT_STATUS_MASK 0x100
#define DC_HPD4_INT_STATUS__DC_HPD4_RX_INT_STATUS__SHIFT 0x8
#define DC_HPD4_INT_STATUS__DC_HPD4_TOGGLE_FILT_CON_TIMER_VAL_MASK 0xff000
#define DC_HPD4_INT_STATUS__DC_HPD4_TOGGLE_FILT_CON_TIMER_VAL__SHIFT 0xc
#define DC_HPD4_INT_STATUS__DC_HPD4_TOGGLE_FILT_DISCON_TIMER_VAL_MASK 0xff000000
#define DC_HPD4_INT_STATUS__DC_HPD4_TOGGLE_FILT_DISCON_TIMER_VAL__SHIFT 0x18
#define DC_HPD4_INT_CONTROL__DC_HPD4_INT_ACK_MASK 0x1
#define DC_HPD4_INT_CONTROL__DC_HPD4_INT_ACK__SHIFT 0x0
#define DC_HPD4_INT_CONTROL__DC_HPD4_INT_POLARITY_MASK 0x100
#define DC_HPD4_INT_CONTROL__DC_HPD4_INT_POLARITY__SHIFT 0x8
#define DC_HPD4_INT_CONTROL__DC_HPD4_INT_EN_MASK 0x10000
#define DC_HPD4_INT_CONTROL__DC_HPD4_INT_EN__SHIFT 0x10
#define DC_HPD4_INT_CONTROL__DC_HPD4_RX_INT_ACK_MASK 0x100000
#define DC_HPD4_INT_CONTROL__DC_HPD4_RX_INT_ACK__SHIFT 0x14
#define DC_HPD4_INT_CONTROL__DC_HPD4_RX_INT_EN_MASK 0x1000000
#define DC_HPD4_INT_CONTROL__DC_HPD4_RX_INT_EN__SHIFT 0x18
#define DC_HPD4_CONTROL__DC_HPD4_CONNECTION_TIMER_MASK 0x1fff
#define DC_HPD4_CONTROL__DC_HPD4_CONNECTION_TIMER__SHIFT 0x0
#define DC_HPD4_CONTROL__DC_HPD4_RX_INT_TIMER_MASK 0x3ff0000
#define DC_HPD4_CONTROL__DC_HPD4_RX_INT_TIMER__SHIFT 0x10
#define DC_HPD4_CONTROL__DC_HPD4_EN_MASK 0x10000000
#define DC_HPD4_CONTROL__DC_HPD4_EN__SHIFT 0x1c
#define DC_HPD5_INT_STATUS__DC_HPD5_INT_STATUS_MASK 0x1
#define DC_HPD5_INT_STATUS__DC_HPD5_INT_STATUS__SHIFT 0x0
#define DC_HPD5_INT_STATUS__DC_HPD5_SENSE_MASK 0x2
#define DC_HPD5_INT_STATUS__DC_HPD5_SENSE__SHIFT 0x1
#define DC_HPD5_INT_STATUS__DC_HPD5_SENSE_DELAYED_MASK 0x10
#define DC_HPD5_INT_STATUS__DC_HPD5_SENSE_DELAYED__SHIFT 0x4
#define DC_HPD5_INT_STATUS__DC_HPD5_RX_INT_STATUS_MASK 0x100
#define DC_HPD5_INT_STATUS__DC_HPD5_RX_INT_STATUS__SHIFT 0x8
#define DC_HPD5_INT_STATUS__DC_HPD5_TOGGLE_FILT_CON_TIMER_VAL_MASK 0xff000
#define DC_HPD5_INT_STATUS__DC_HPD5_TOGGLE_FILT_CON_TIMER_VAL__SHIFT 0xc
#define DC_HPD5_INT_STATUS__DC_HPD5_TOGGLE_FILT_DISCON_TIMER_VAL_MASK 0xff000000
#define DC_HPD5_INT_STATUS__DC_HPD5_TOGGLE_FILT_DISCON_TIMER_VAL__SHIFT 0x18
#define DC_HPD5_INT_CONTROL__DC_HPD5_INT_ACK_MASK 0x1
#define DC_HPD5_INT_CONTROL__DC_HPD5_INT_ACK__SHIFT 0x0
#define DC_HPD5_INT_CONTROL__DC_HPD5_INT_POLARITY_MASK 0x100
#define DC_HPD5_INT_CONTROL__DC_HPD5_INT_POLARITY__SHIFT 0x8
#define DC_HPD5_INT_CONTROL__DC_HPD5_INT_EN_MASK 0x10000
#define DC_HPD5_INT_CONTROL__DC_HPD5_INT_EN__SHIFT 0x10
#define DC_HPD5_INT_CONTROL__DC_HPD5_RX_INT_ACK_MASK 0x100000
#define DC_HPD5_INT_CONTROL__DC_HPD5_RX_INT_ACK__SHIFT 0x14
#define DC_HPD5_INT_CONTROL__DC_HPD5_RX_INT_EN_MASK 0x1000000
#define DC_HPD5_INT_CONTROL__DC_HPD5_RX_INT_EN__SHIFT 0x18
#define DC_HPD5_CONTROL__DC_HPD5_CONNECTION_TIMER_MASK 0x1fff
#define DC_HPD5_CONTROL__DC_HPD5_CONNECTION_TIMER__SHIFT 0x0
#define DC_HPD5_CONTROL__DC_HPD5_RX_INT_TIMER_MASK 0x3ff0000
#define DC_HPD5_CONTROL__DC_HPD5_RX_INT_TIMER__SHIFT 0x10
#define DC_HPD5_CONTROL__DC_HPD5_EN_MASK 0x10000000
#define DC_HPD5_CONTROL__DC_HPD5_EN__SHIFT 0x1c
#define DC_HPD6_INT_STATUS__DC_HPD6_INT_STATUS_MASK 0x1
#define DC_HPD6_INT_STATUS__DC_HPD6_INT_STATUS__SHIFT 0x0
#define DC_HPD6_INT_STATUS__DC_HPD6_SENSE_MASK 0x2
#define DC_HPD6_INT_STATUS__DC_HPD6_SENSE__SHIFT 0x1
#define DC_HPD6_INT_STATUS__DC_HPD6_SENSE_DELAYED_MASK 0x10
#define DC_HPD6_INT_STATUS__DC_HPD6_SENSE_DELAYED__SHIFT 0x4
#define DC_HPD6_INT_STATUS__DC_HPD6_RX_INT_STATUS_MASK 0x100
#define DC_HPD6_INT_STATUS__DC_HPD6_RX_INT_STATUS__SHIFT 0x8
#define DC_HPD6_INT_STATUS__DC_HPD6_TOGGLE_FILT_CON_TIMER_VAL_MASK 0xff000
#define DC_HPD6_INT_STATUS__DC_HPD6_TOGGLE_FILT_CON_TIMER_VAL__SHIFT 0xc
#define DC_HPD6_INT_STATUS__DC_HPD6_TOGGLE_FILT_DISCON_TIMER_VAL_MASK 0xff000000
#define DC_HPD6_INT_STATUS__DC_HPD6_TOGGLE_FILT_DISCON_TIMER_VAL__SHIFT 0x18
#define DC_HPD6_INT_CONTROL__DC_HPD6_INT_ACK_MASK 0x1
#define DC_HPD6_INT_CONTROL__DC_HPD6_INT_ACK__SHIFT 0x0
#define DC_HPD6_INT_CONTROL__DC_HPD6_INT_POLARITY_MASK 0x100
#define DC_HPD6_INT_CONTROL__DC_HPD6_INT_POLARITY__SHIFT 0x8
#define DC_HPD6_INT_CONTROL__DC_HPD6_INT_EN_MASK 0x10000
#define DC_HPD6_INT_CONTROL__DC_HPD6_INT_EN__SHIFT 0x10
#define DC_HPD6_INT_CONTROL__DC_HPD6_RX_INT_ACK_MASK 0x100000
#define DC_HPD6_INT_CONTROL__DC_HPD6_RX_INT_ACK__SHIFT 0x14
#define DC_HPD6_INT_CONTROL__DC_HPD6_RX_INT_EN_MASK 0x1000000
#define DC_HPD6_INT_CONTROL__DC_HPD6_RX_INT_EN__SHIFT 0x18
#define DC_HPD6_CONTROL__DC_HPD6_CONNECTION_TIMER_MASK 0x1fff
#define DC_HPD6_CONTROL__DC_HPD6_CONNECTION_TIMER__SHIFT 0x0
#define DC_HPD6_CONTROL__DC_HPD6_RX_INT_TIMER_MASK 0x3ff0000
#define DC_HPD6_CONTROL__DC_HPD6_RX_INT_TIMER__SHIFT 0x10
#define DC_HPD6_CONTROL__DC_HPD6_EN_MASK 0x10000000
#define DC_HPD6_CONTROL__DC_HPD6_EN__SHIFT 0x1c
#define DC_HPD1_FAST_TRAIN_CNTL__DC_HPD1_CONNECT_AUX_TX_DELAY_MASK 0xff
#define DC_HPD1_FAST_TRAIN_CNTL__DC_HPD1_CONNECT_AUX_TX_DELAY__SHIFT 0x0
#define DC_HPD1_FAST_TRAIN_CNTL__DC_HPD1_CONNECT_FAST_TRAIN_DELAY_MASK 0xff000
#define DC_HPD1_FAST_TRAIN_CNTL__DC_HPD1_CONNECT_FAST_TRAIN_DELAY__SHIFT 0xc
#define DC_HPD1_FAST_TRAIN_CNTL__DC_HPD1_CONNECT_AUX_TX_EN_MASK 0x1000000
#define DC_HPD1_FAST_TRAIN_CNTL__DC_HPD1_CONNECT_AUX_TX_EN__SHIFT 0x18
#define DC_HPD1_FAST_TRAIN_CNTL__DC_HPD1_CONNECT_FAST_TRAIN_EN_MASK 0x10000000
#define DC_HPD1_FAST_TRAIN_CNTL__DC_HPD1_CONNECT_FAST_TRAIN_EN__SHIFT 0x1c
#define DC_HPD2_FAST_TRAIN_CNTL__DC_HPD2_CONNECT_AUX_TX_DELAY_MASK 0xff
#define DC_HPD2_FAST_TRAIN_CNTL__DC_HPD2_CONNECT_AUX_TX_DELAY__SHIFT 0x0
#define DC_HPD2_FAST_TRAIN_CNTL__DC_HPD2_CONNECT_FAST_TRAIN_DELAY_MASK 0xff000
#define DC_HPD2_FAST_TRAIN_CNTL__DC_HPD2_CONNECT_FAST_TRAIN_DELAY__SHIFT 0xc
#define DC_HPD2_FAST_TRAIN_CNTL__DC_HPD2_CONNECT_AUX_TX_EN_MASK 0x1000000
#define DC_HPD2_FAST_TRAIN_CNTL__DC_HPD2_CONNECT_AUX_TX_EN__SHIFT 0x18
#define DC_HPD2_FAST_TRAIN_CNTL__DC_HPD2_CONNECT_FAST_TRAIN_EN_MASK 0x10000000
#define DC_HPD2_FAST_TRAIN_CNTL__DC_HPD2_CONNECT_FAST_TRAIN_EN__SHIFT 0x1c
#define DC_HPD3_FAST_TRAIN_CNTL__DC_HPD3_CONNECT_AUX_TX_DELAY_MASK 0xff
#define DC_HPD3_FAST_TRAIN_CNTL__DC_HPD3_CONNECT_AUX_TX_DELAY__SHIFT 0x0
#define DC_HPD3_FAST_TRAIN_CNTL__DC_HPD3_CONNECT_FAST_TRAIN_DELAY_MASK 0xff000
#define DC_HPD3_FAST_TRAIN_CNTL__DC_HPD3_CONNECT_FAST_TRAIN_DELAY__SHIFT 0xc
#define DC_HPD3_FAST_TRAIN_CNTL__DC_HPD3_CONNECT_AUX_TX_EN_MASK 0x1000000
#define DC_HPD3_FAST_TRAIN_CNTL__DC_HPD3_CONNECT_AUX_TX_EN__SHIFT 0x18
#define DC_HPD3_FAST_TRAIN_CNTL__DC_HPD3_CONNECT_FAST_TRAIN_EN_MASK 0x10000000
#define DC_HPD3_FAST_TRAIN_CNTL__DC_HPD3_CONNECT_FAST_TRAIN_EN__SHIFT 0x1c
#define DC_HPD4_FAST_TRAIN_CNTL__DC_HPD4_CONNECT_AUX_TX_DELAY_MASK 0xff
#define DC_HPD4_FAST_TRAIN_CNTL__DC_HPD4_CONNECT_AUX_TX_DELAY__SHIFT 0x0
#define DC_HPD4_FAST_TRAIN_CNTL__DC_HPD4_CONNECT_FAST_TRAIN_DELAY_MASK 0xff000
#define DC_HPD4_FAST_TRAIN_CNTL__DC_HPD4_CONNECT_FAST_TRAIN_DELAY__SHIFT 0xc
#define DC_HPD4_FAST_TRAIN_CNTL__DC_HPD4_CONNECT_AUX_TX_EN_MASK 0x1000000
#define DC_HPD4_FAST_TRAIN_CNTL__DC_HPD4_CONNECT_AUX_TX_EN__SHIFT 0x18
#define DC_HPD4_FAST_TRAIN_CNTL__DC_HPD4_CONNECT_FAST_TRAIN_EN_MASK 0x10000000
#define DC_HPD4_FAST_TRAIN_CNTL__DC_HPD4_CONNECT_FAST_TRAIN_EN__SHIFT 0x1c
#define DC_HPD5_FAST_TRAIN_CNTL__DC_HPD5_CONNECT_AUX_TX_DELAY_MASK 0xff
#define DC_HPD5_FAST_TRAIN_CNTL__DC_HPD5_CONNECT_AUX_TX_DELAY__SHIFT 0x0
#define DC_HPD5_FAST_TRAIN_CNTL__DC_HPD5_CONNECT_FAST_TRAIN_DELAY_MASK 0xff000
#define DC_HPD5_FAST_TRAIN_CNTL__DC_HPD5_CONNECT_FAST_TRAIN_DELAY__SHIFT 0xc
#define DC_HPD5_FAST_TRAIN_CNTL__DC_HPD5_CONNECT_AUX_TX_EN_MASK 0x1000000
#define DC_HPD5_FAST_TRAIN_CNTL__DC_HPD5_CONNECT_AUX_TX_EN__SHIFT 0x18
#define DC_HPD5_FAST_TRAIN_CNTL__DC_HPD5_CONNECT_FAST_TRAIN_EN_MASK 0x10000000
#define DC_HPD5_FAST_TRAIN_CNTL__DC_HPD5_CONNECT_FAST_TRAIN_EN__SHIFT 0x1c
#define DC_HPD6_FAST_TRAIN_CNTL__DC_HPD6_CONNECT_AUX_TX_DELAY_MASK 0xff
#define DC_HPD6_FAST_TRAIN_CNTL__DC_HPD6_CONNECT_AUX_TX_DELAY__SHIFT 0x0
#define DC_HPD6_FAST_TRAIN_CNTL__DC_HPD6_CONNECT_FAST_TRAIN_DELAY_MASK 0xff000
#define DC_HPD6_FAST_TRAIN_CNTL__DC_HPD6_CONNECT_FAST_TRAIN_DELAY__SHIFT 0xc
#define DC_HPD6_FAST_TRAIN_CNTL__DC_HPD6_CONNECT_AUX_TX_EN_MASK 0x1000000
#define DC_HPD6_FAST_TRAIN_CNTL__DC_HPD6_CONNECT_AUX_TX_EN__SHIFT 0x18
#define DC_HPD6_FAST_TRAIN_CNTL__DC_HPD6_CONNECT_FAST_TRAIN_EN_MASK 0x10000000
#define DC_HPD6_FAST_TRAIN_CNTL__DC_HPD6_CONNECT_FAST_TRAIN_EN__SHIFT 0x1c
#define DC_HPD1_TOGGLE_FILT_CNTL__DC_HPD1_CONNECT_INT_DELAY_MASK 0xff
#define DC_HPD1_TOGGLE_FILT_CNTL__DC_HPD1_CONNECT_INT_DELAY__SHIFT 0x0
#define DC_HPD1_TOGGLE_FILT_CNTL__DC_HPD1_DISCONNECT_INT_DELAY_MASK 0xff00000
#define DC_HPD1_TOGGLE_FILT_CNTL__DC_HPD1_DISCONNECT_INT_DELAY__SHIFT 0x14
#define DC_HPD2_TOGGLE_FILT_CNTL__DC_HPD2_CONNECT_INT_DELAY_MASK 0xff
#define DC_HPD2_TOGGLE_FILT_CNTL__DC_HPD2_CONNECT_INT_DELAY__SHIFT 0x0
#define DC_HPD2_TOGGLE_FILT_CNTL__DC_HPD2_DISCONNECT_INT_DELAY_MASK 0xff00000
#define DC_HPD2_TOGGLE_FILT_CNTL__DC_HPD2_DISCONNECT_INT_DELAY__SHIFT 0x14
#define DC_HPD3_TOGGLE_FILT_CNTL__DC_HPD3_CONNECT_INT_DELAY_MASK 0xff
#define DC_HPD3_TOGGLE_FILT_CNTL__DC_HPD3_CONNECT_INT_DELAY__SHIFT 0x0
#define DC_HPD3_TOGGLE_FILT_CNTL__DC_HPD3_DISCONNECT_INT_DELAY_MASK 0xff00000
#define DC_HPD3_TOGGLE_FILT_CNTL__DC_HPD3_DISCONNECT_INT_DELAY__SHIFT 0x14
#define DC_HPD4_TOGGLE_FILT_CNTL__DC_HPD4_CONNECT_INT_DELAY_MASK 0xff
#define DC_HPD4_TOGGLE_FILT_CNTL__DC_HPD4_CONNECT_INT_DELAY__SHIFT 0x0
#define DC_HPD4_TOGGLE_FILT_CNTL__DC_HPD4_DISCONNECT_INT_DELAY_MASK 0xff00000
#define DC_HPD4_TOGGLE_FILT_CNTL__DC_HPD4_DISCONNECT_INT_DELAY__SHIFT 0x14
#define DC_HPD5_TOGGLE_FILT_CNTL__DC_HPD5_CONNECT_INT_DELAY_MASK 0xff
#define DC_HPD5_TOGGLE_FILT_CNTL__DC_HPD5_CONNECT_INT_DELAY__SHIFT 0x0
#define DC_HPD5_TOGGLE_FILT_CNTL__DC_HPD5_DISCONNECT_INT_DELAY_MASK 0xff00000
#define DC_HPD5_TOGGLE_FILT_CNTL__DC_HPD5_DISCONNECT_INT_DELAY__SHIFT 0x14
#define DC_HPD6_TOGGLE_FILT_CNTL__DC_HPD6_CONNECT_INT_DELAY_MASK 0xff
#define DC_HPD6_TOGGLE_FILT_CNTL__DC_HPD6_CONNECT_INT_DELAY__SHIFT 0x0
#define DC_HPD6_TOGGLE_FILT_CNTL__DC_HPD6_DISCONNECT_INT_DELAY_MASK 0xff00000
#define DC_HPD6_TOGGLE_FILT_CNTL__DC_HPD6_DISCONNECT_INT_DELAY__SHIFT 0x14
#define DC_I2C_CONTROL__DC_I2C_GO_MASK 0x1
#define DC_I2C_CONTROL__DC_I2C_GO__SHIFT 0x0
#define DC_I2C_CONTROL__DC_I2C_SOFT_RESET_MASK 0x2
#define DC_I2C_CONTROL__DC_I2C_SOFT_RESET__SHIFT 0x1
#define DC_I2C_CONTROL__DC_I2C_SEND_RESET_MASK 0x4
#define DC_I2C_CONTROL__DC_I2C_SEND_RESET__SHIFT 0x2
#define DC_I2C_CONTROL__DC_I2C_SW_STATUS_RESET_MASK 0x8
#define DC_I2C_CONTROL__DC_I2C_SW_STATUS_RESET__SHIFT 0x3
#define DC_I2C_CONTROL__DC_I2C_DDC_SELECT_MASK 0x700
#define DC_I2C_CONTROL__DC_I2C_DDC_SELECT__SHIFT 0x8
#define DC_I2C_CONTROL__DC_I2C_TRANSACTION_COUNT_MASK 0x300000
#define DC_I2C_CONTROL__DC_I2C_TRANSACTION_COUNT__SHIFT 0x14
#define DC_I2C_CONTROL__DC_I2C_DBG_REF_SEL_MASK 0x80000000
#define DC_I2C_CONTROL__DC_I2C_DBG_REF_SEL__SHIFT 0x1f
#define DC_I2C_ARBITRATION__DC_I2C_SW_PRIORITY_MASK 0x3
#define DC_I2C_ARBITRATION__DC_I2C_SW_PRIORITY__SHIFT 0x0
#define DC_I2C_ARBITRATION__DC_I2C_REG_RW_CNTL_STATUS_MASK 0xc
#define DC_I2C_ARBITRATION__DC_I2C_REG_RW_CNTL_STATUS__SHIFT 0x2
#define DC_I2C_ARBITRATION__DC_I2C_NO_QUEUED_SW_GO_MASK 0x10
#define DC_I2C_ARBITRATION__DC_I2C_NO_QUEUED_SW_GO__SHIFT 0x4
#define DC_I2C_ARBITRATION__DC_I2C_ABORT_HW_XFER_MASK 0x100
#define DC_I2C_ARBITRATION__DC_I2C_ABORT_HW_XFER__SHIFT 0x8
#define DC_I2C_ARBITRATION__DC_I2C_ABORT_SW_XFER_MASK 0x1000
#define DC_I2C_ARBITRATION__DC_I2C_ABORT_SW_XFER__SHIFT 0xc
#define DC_I2C_ARBITRATION__DC_I2C_SW_USE_I2C_REG_REQ_MASK 0x100000
#define DC_I2C_ARBITRATION__DC_I2C_SW_USE_I2C_REG_REQ__SHIFT 0x14
#define DC_I2C_ARBITRATION__DC_I2C_SW_DONE_USING_I2C_REG_MASK 0x200000
#define DC_I2C_ARBITRATION__DC_I2C_SW_DONE_USING_I2C_REG__SHIFT 0x15
#define DC_I2C_ARBITRATION__DC_I2C_DMCU_USE_I2C_REG_REQ_MASK 0x1000000
#define DC_I2C_ARBITRATION__DC_I2C_DMCU_USE_I2C_REG_REQ__SHIFT 0x18
#define DC_I2C_ARBITRATION__DC_I2C_DMCU_DONE_USING_I2C_REG_MASK 0x2000000
#define DC_I2C_ARBITRATION__DC_I2C_DMCU_DONE_USING_I2C_REG__SHIFT 0x19
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_SW_DONE_INT_MASK 0x1
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_SW_DONE_INT__SHIFT 0x0
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_SW_DONE_ACK_MASK 0x2
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_SW_DONE_ACK__SHIFT 0x1
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_SW_DONE_MASK_MASK 0x4
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_SW_DONE_MASK__SHIFT 0x2
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC1_HW_DONE_INT_MASK 0x10
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC1_HW_DONE_INT__SHIFT 0x4
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC1_HW_DONE_ACK_MASK 0x20
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC1_HW_DONE_ACK__SHIFT 0x5
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC1_HW_DONE_MASK_MASK 0x40
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC1_HW_DONE_MASK__SHIFT 0x6
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC2_HW_DONE_INT_MASK 0x100
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC2_HW_DONE_INT__SHIFT 0x8
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC2_HW_DONE_ACK_MASK 0x200
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC2_HW_DONE_ACK__SHIFT 0x9
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC2_HW_DONE_MASK_MASK 0x400
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC2_HW_DONE_MASK__SHIFT 0xa
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC3_HW_DONE_INT_MASK 0x1000
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC3_HW_DONE_INT__SHIFT 0xc
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC3_HW_DONE_ACK_MASK 0x2000
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC3_HW_DONE_ACK__SHIFT 0xd
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC3_HW_DONE_MASK_MASK 0x4000
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC3_HW_DONE_MASK__SHIFT 0xe
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC4_HW_DONE_INT_MASK 0x10000
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC4_HW_DONE_INT__SHIFT 0x10
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC4_HW_DONE_ACK_MASK 0x20000
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC4_HW_DONE_ACK__SHIFT 0x11
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC4_HW_DONE_MASK_MASK 0x40000
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC4_HW_DONE_MASK__SHIFT 0x12
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC5_HW_DONE_INT_MASK 0x100000
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC5_HW_DONE_INT__SHIFT 0x14
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC5_HW_DONE_ACK_MASK 0x200000
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC5_HW_DONE_ACK__SHIFT 0x15
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC5_HW_DONE_MASK_MASK 0x400000
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC5_HW_DONE_MASK__SHIFT 0x16
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC6_HW_DONE_INT_MASK 0x1000000
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC6_HW_DONE_INT__SHIFT 0x18
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC6_HW_DONE_ACK_MASK 0x2000000
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC6_HW_DONE_ACK__SHIFT 0x19
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC6_HW_DONE_MASK_MASK 0x4000000
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC6_HW_DONE_MASK__SHIFT 0x1a
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDCVGA_HW_DONE_INT_MASK 0x8000000
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDCVGA_HW_DONE_INT__SHIFT 0x1b
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDCVGA_HW_DONE_ACK_MASK 0x10000000
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDCVGA_HW_DONE_ACK__SHIFT 0x1c
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDCVGA_HW_DONE_MASK_MASK 0x20000000
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDCVGA_HW_DONE_MASK__SHIFT 0x1d
#define DC_I2C_SW_STATUS__DC_I2C_SW_STATUS_MASK 0x3
#define DC_I2C_SW_STATUS__DC_I2C_SW_STATUS__SHIFT 0x0
#define DC_I2C_SW_STATUS__DC_I2C_SW_DONE_MASK 0x4
#define DC_I2C_SW_STATUS__DC_I2C_SW_DONE__SHIFT 0x2
#define DC_I2C_SW_STATUS__DC_I2C_SW_ABORTED_MASK 0x10
#define DC_I2C_SW_STATUS__DC_I2C_SW_ABORTED__SHIFT 0x4
#define DC_I2C_SW_STATUS__DC_I2C_SW_TIMEOUT_MASK 0x20
#define DC_I2C_SW_STATUS__DC_I2C_SW_TIMEOUT__SHIFT 0x5
#define DC_I2C_SW_STATUS__DC_I2C_SW_INTERRUPTED_MASK 0x40
#define DC_I2C_SW_STATUS__DC_I2C_SW_INTERRUPTED__SHIFT 0x6
#define DC_I2C_SW_STATUS__DC_I2C_SW_BUFFER_OVERFLOW_MASK 0x80
#define DC_I2C_SW_STATUS__DC_I2C_SW_BUFFER_OVERFLOW__SHIFT 0x7
#define DC_I2C_SW_STATUS__DC_I2C_SW_STOPPED_ON_NACK_MASK 0x100
#define DC_I2C_SW_STATUS__DC_I2C_SW_STOPPED_ON_NACK__SHIFT 0x8
#define DC_I2C_SW_STATUS__DC_I2C_SW_NACK0_MASK 0x1000
#define DC_I2C_SW_STATUS__DC_I2C_SW_NACK0__SHIFT 0xc
#define DC_I2C_SW_STATUS__DC_I2C_SW_NACK1_MASK 0x2000
#define DC_I2C_SW_STATUS__DC_I2C_SW_NACK1__SHIFT 0xd
#define DC_I2C_SW_STATUS__DC_I2C_SW_NACK2_MASK 0x4000
#define DC_I2C_SW_STATUS__DC_I2C_SW_NACK2__SHIFT 0xe
#define DC_I2C_SW_STATUS__DC_I2C_SW_NACK3_MASK 0x8000
#define DC_I2C_SW_STATUS__DC_I2C_SW_NACK3__SHIFT 0xf
#define DC_I2C_SW_STATUS__DC_I2C_SW_REQ_MASK 0x40000
#define DC_I2C_SW_STATUS__DC_I2C_SW_REQ__SHIFT 0x12
#define DC_I2C_DDC1_HW_STATUS__DC_I2C_DDC1_HW_STATUS_MASK 0x3
#define DC_I2C_DDC1_HW_STATUS__DC_I2C_DDC1_HW_STATUS__SHIFT 0x0
#define DC_I2C_DDC1_HW_STATUS__DC_I2C_DDC1_HW_DONE_MASK 0x8
#define DC_I2C_DDC1_HW_STATUS__DC_I2C_DDC1_HW_DONE__SHIFT 0x3
#define DC_I2C_DDC1_HW_STATUS__DC_I2C_DDC1_HW_REQ_MASK 0x10000
#define DC_I2C_DDC1_HW_STATUS__DC_I2C_DDC1_HW_REQ__SHIFT 0x10
#define DC_I2C_DDC1_HW_STATUS__DC_I2C_DDC1_HW_URG_MASK 0x20000
#define DC_I2C_DDC1_HW_STATUS__DC_I2C_DDC1_HW_URG__SHIFT 0x11
#define DC_I2C_DDC1_HW_STATUS__DC_I2C_DDC1_EDID_DETECT_STATUS_MASK 0x100000
#define DC_I2C_DDC1_HW_STATUS__DC_I2C_DDC1_EDID_DETECT_STATUS__SHIFT 0x14
#define DC_I2C_DDC1_HW_STATUS__DC_I2C_DDC1_EDID_DETECT_NUM_VALID_TRIES_MASK 0xf000000
#define DC_I2C_DDC1_HW_STATUS__DC_I2C_DDC1_EDID_DETECT_NUM_VALID_TRIES__SHIFT 0x18
#define DC_I2C_DDC1_HW_STATUS__DC_I2C_DDC1_EDID_DETECT_STATE_MASK 0x70000000
#define DC_I2C_DDC1_HW_STATUS__DC_I2C_DDC1_EDID_DETECT_STATE__SHIFT 0x1c
#define DC_I2C_DDC2_HW_STATUS__DC_I2C_DDC2_HW_STATUS_MASK 0x3
#define DC_I2C_DDC2_HW_STATUS__DC_I2C_DDC2_HW_STATUS__SHIFT 0x0
#define DC_I2C_DDC2_HW_STATUS__DC_I2C_DDC2_HW_DONE_MASK 0x8
#define DC_I2C_DDC2_HW_STATUS__DC_I2C_DDC2_HW_DONE__SHIFT 0x3
#define DC_I2C_DDC2_HW_STATUS__DC_I2C_DDC2_HW_REQ_MASK 0x10000
#define DC_I2C_DDC2_HW_STATUS__DC_I2C_DDC2_HW_REQ__SHIFT 0x10
#define DC_I2C_DDC2_HW_STATUS__DC_I2C_DDC2_HW_URG_MASK 0x20000
#define DC_I2C_DDC2_HW_STATUS__DC_I2C_DDC2_HW_URG__SHIFT 0x11
#define DC_I2C_DDC2_HW_STATUS__DC_I2C_DDC2_EDID_DETECT_STATUS_MASK 0x100000
#define DC_I2C_DDC2_HW_STATUS__DC_I2C_DDC2_EDID_DETECT_STATUS__SHIFT 0x14
#define DC_I2C_DDC2_HW_STATUS__DC_I2C_DDC2_EDID_DETECT_NUM_VALID_TRIES_MASK 0xf000000
#define DC_I2C_DDC2_HW_STATUS__DC_I2C_DDC2_EDID_DETECT_NUM_VALID_TRIES__SHIFT 0x18
#define DC_I2C_DDC2_HW_STATUS__DC_I2C_DDC2_EDID_DETECT_STATE_MASK 0x70000000
#define DC_I2C_DDC2_HW_STATUS__DC_I2C_DDC2_EDID_DETECT_STATE__SHIFT 0x1c
#define DC_I2C_DDC3_HW_STATUS__DC_I2C_DDC3_HW_STATUS_MASK 0x3
#define DC_I2C_DDC3_HW_STATUS__DC_I2C_DDC3_HW_STATUS__SHIFT 0x0
#define DC_I2C_DDC3_HW_STATUS__DC_I2C_DDC3_HW_DONE_MASK 0x8
#define DC_I2C_DDC3_HW_STATUS__DC_I2C_DDC3_HW_DONE__SHIFT 0x3
#define DC_I2C_DDC3_HW_STATUS__DC_I2C_DDC3_HW_REQ_MASK 0x10000
#define DC_I2C_DDC3_HW_STATUS__DC_I2C_DDC3_HW_REQ__SHIFT 0x10
#define DC_I2C_DDC3_HW_STATUS__DC_I2C_DDC3_HW_URG_MASK 0x20000
#define DC_I2C_DDC3_HW_STATUS__DC_I2C_DDC3_HW_URG__SHIFT 0x11
#define DC_I2C_DDC3_HW_STATUS__DC_I2C_DDC3_EDID_DETECT_STATUS_MASK 0x100000
#define DC_I2C_DDC3_HW_STATUS__DC_I2C_DDC3_EDID_DETECT_STATUS__SHIFT 0x14
#define DC_I2C_DDC3_HW_STATUS__DC_I2C_DDC3_EDID_DETECT_NUM_VALID_TRIES_MASK 0xf000000
#define DC_I2C_DDC3_HW_STATUS__DC_I2C_DDC3_EDID_DETECT_NUM_VALID_TRIES__SHIFT 0x18
#define DC_I2C_DDC3_HW_STATUS__DC_I2C_DDC3_EDID_DETECT_STATE_MASK 0x70000000
#define DC_I2C_DDC3_HW_STATUS__DC_I2C_DDC3_EDID_DETECT_STATE__SHIFT 0x1c
#define DC_I2C_DDC4_HW_STATUS__DC_I2C_DDC4_HW_STATUS_MASK 0x3
#define DC_I2C_DDC4_HW_STATUS__DC_I2C_DDC4_HW_STATUS__SHIFT 0x0
#define DC_I2C_DDC4_HW_STATUS__DC_I2C_DDC4_HW_DONE_MASK 0x8
#define DC_I2C_DDC4_HW_STATUS__DC_I2C_DDC4_HW_DONE__SHIFT 0x3
#define DC_I2C_DDC4_HW_STATUS__DC_I2C_DDC4_HW_REQ_MASK 0x10000
#define DC_I2C_DDC4_HW_STATUS__DC_I2C_DDC4_HW_REQ__SHIFT 0x10
#define DC_I2C_DDC4_HW_STATUS__DC_I2C_DDC4_HW_URG_MASK 0x20000
#define DC_I2C_DDC4_HW_STATUS__DC_I2C_DDC4_HW_URG__SHIFT 0x11
#define DC_I2C_DDC4_HW_STATUS__DC_I2C_DDC4_EDID_DETECT_STATUS_MASK 0x100000
#define DC_I2C_DDC4_HW_STATUS__DC_I2C_DDC4_EDID_DETECT_STATUS__SHIFT 0x14
#define DC_I2C_DDC4_HW_STATUS__DC_I2C_DDC4_EDID_DETECT_NUM_VALID_TRIES_MASK 0xf000000
#define DC_I2C_DDC4_HW_STATUS__DC_I2C_DDC4_EDID_DETECT_NUM_VALID_TRIES__SHIFT 0x18
#define DC_I2C_DDC4_HW_STATUS__DC_I2C_DDC4_EDID_DETECT_STATE_MASK 0x70000000
#define DC_I2C_DDC4_HW_STATUS__DC_I2C_DDC4_EDID_DETECT_STATE__SHIFT 0x1c
#define DC_I2C_DDC5_HW_STATUS__DC_I2C_DDC5_HW_STATUS_MASK 0x3
#define DC_I2C_DDC5_HW_STATUS__DC_I2C_DDC5_HW_STATUS__SHIFT 0x0
#define DC_I2C_DDC5_HW_STATUS__DC_I2C_DDC5_HW_DONE_MASK 0x8
#define DC_I2C_DDC5_HW_STATUS__DC_I2C_DDC5_HW_DONE__SHIFT 0x3
#define DC_I2C_DDC5_HW_STATUS__DC_I2C_DDC5_HW_REQ_MASK 0x10000
#define DC_I2C_DDC5_HW_STATUS__DC_I2C_DDC5_HW_REQ__SHIFT 0x10
#define DC_I2C_DDC5_HW_STATUS__DC_I2C_DDC5_HW_URG_MASK 0x20000
#define DC_I2C_DDC5_HW_STATUS__DC_I2C_DDC5_HW_URG__SHIFT 0x11
#define DC_I2C_DDC5_HW_STATUS__DC_I2C_DDC5_EDID_DETECT_STATUS_MASK 0x100000
#define DC_I2C_DDC5_HW_STATUS__DC_I2C_DDC5_EDID_DETECT_STATUS__SHIFT 0x14
#define DC_I2C_DDC5_HW_STATUS__DC_I2C_DDC5_EDID_DETECT_NUM_VALID_TRIES_MASK 0xf000000
#define DC_I2C_DDC5_HW_STATUS__DC_I2C_DDC5_EDID_DETECT_NUM_VALID_TRIES__SHIFT 0x18
#define DC_I2C_DDC5_HW_STATUS__DC_I2C_DDC5_EDID_DETECT_STATE_MASK 0x70000000
#define DC_I2C_DDC5_HW_STATUS__DC_I2C_DDC5_EDID_DETECT_STATE__SHIFT 0x1c
#define DC_I2C_DDC6_HW_STATUS__DC_I2C_DDC6_HW_STATUS_MASK 0x3
#define DC_I2C_DDC6_HW_STATUS__DC_I2C_DDC6_HW_STATUS__SHIFT 0x0
#define DC_I2C_DDC6_HW_STATUS__DC_I2C_DDC6_HW_DONE_MASK 0x8
#define DC_I2C_DDC6_HW_STATUS__DC_I2C_DDC6_HW_DONE__SHIFT 0x3
#define DC_I2C_DDC6_HW_STATUS__DC_I2C_DDC6_HW_REQ_MASK 0x10000
#define DC_I2C_DDC6_HW_STATUS__DC_I2C_DDC6_HW_REQ__SHIFT 0x10
#define DC_I2C_DDC6_HW_STATUS__DC_I2C_DDC6_HW_URG_MASK 0x20000
#define DC_I2C_DDC6_HW_STATUS__DC_I2C_DDC6_HW_URG__SHIFT 0x11
#define DC_I2C_DDC6_HW_STATUS__DC_I2C_DDC6_EDID_DETECT_STATUS_MASK 0x100000
#define DC_I2C_DDC6_HW_STATUS__DC_I2C_DDC6_EDID_DETECT_STATUS__SHIFT 0x14
#define DC_I2C_DDC6_HW_STATUS__DC_I2C_DDC6_EDID_DETECT_NUM_VALID_TRIES_MASK 0xf000000
#define DC_I2C_DDC6_HW_STATUS__DC_I2C_DDC6_EDID_DETECT_NUM_VALID_TRIES__SHIFT 0x18
#define DC_I2C_DDC6_HW_STATUS__DC_I2C_DDC6_EDID_DETECT_STATE_MASK 0x70000000
#define DC_I2C_DDC6_HW_STATUS__DC_I2C_DDC6_EDID_DETECT_STATE__SHIFT 0x1c
#define DC_I2C_DDC1_SPEED__DC_I2C_DDC1_THRESHOLD_MASK 0x3
#define DC_I2C_DDC1_SPEED__DC_I2C_DDC1_THRESHOLD__SHIFT 0x0
#define DC_I2C_DDC1_SPEED__DC_I2C_DDC1_DISABLE_FILTER_DURING_STALL_MASK 0x10
#define DC_I2C_DDC1_SPEED__DC_I2C_DDC1_DISABLE_FILTER_DURING_STALL__SHIFT 0x4
#define DC_I2C_DDC1_SPEED__DC_I2C_DDC1_PRESCALE_MASK 0xffff0000
#define DC_I2C_DDC1_SPEED__DC_I2C_DDC1_PRESCALE__SHIFT 0x10
#define DC_I2C_DDC1_SETUP__DC_I2C_DDC1_DATA_DRIVE_EN_MASK 0x1
#define DC_I2C_DDC1_SETUP__DC_I2C_DDC1_DATA_DRIVE_EN__SHIFT 0x0
#define DC_I2C_DDC1_SETUP__DC_I2C_DDC1_DATA_DRIVE_SEL_MASK 0x2
#define DC_I2C_DDC1_SETUP__DC_I2C_DDC1_DATA_DRIVE_SEL__SHIFT 0x1
#define DC_I2C_DDC1_SETUP__DC_I2C_DDC1_EDID_DETECT_ENABLE_MASK 0x10
#define DC_I2C_DDC1_SETUP__DC_I2C_DDC1_EDID_DETECT_ENABLE__SHIFT 0x4
#define DC_I2C_DDC1_SETUP__DC_I2C_DDC1_EDID_DETECT_MODE_MASK 0x20
#define DC_I2C_DDC1_SETUP__DC_I2C_DDC1_EDID_DETECT_MODE__SHIFT 0x5
#define DC_I2C_DDC1_SETUP__DC_I2C_DDC1_ENABLE_MASK 0x40
#define DC_I2C_DDC1_SETUP__DC_I2C_DDC1_ENABLE__SHIFT 0x6
#define DC_I2C_DDC1_SETUP__DC_I2C_DDC1_CLK_DRIVE_EN_MASK 0x80
#define DC_I2C_DDC1_SETUP__DC_I2C_DDC1_CLK_DRIVE_EN__SHIFT 0x7
#define DC_I2C_DDC1_SETUP__DC_I2C_DDC1_INTRA_BYTE_DELAY_MASK 0xff00
#define DC_I2C_DDC1_SETUP__DC_I2C_DDC1_INTRA_BYTE_DELAY__SHIFT 0x8
#define DC_I2C_DDC1_SETUP__DC_I2C_DDC1_INTRA_TRANSACTION_DELAY_MASK 0xff0000
#define DC_I2C_DDC1_SETUP__DC_I2C_DDC1_INTRA_TRANSACTION_DELAY__SHIFT 0x10
#define DC_I2C_DDC1_SETUP__DC_I2C_DDC1_TIME_LIMIT_MASK 0xff000000
#define DC_I2C_DDC1_SETUP__DC_I2C_DDC1_TIME_LIMIT__SHIFT 0x18
#define DC_I2C_DDC2_SPEED__DC_I2C_DDC2_THRESHOLD_MASK 0x3
#define DC_I2C_DDC2_SPEED__DC_I2C_DDC2_THRESHOLD__SHIFT 0x0
#define DC_I2C_DDC2_SPEED__DC_I2C_DDC2_DISABLE_FILTER_DURING_STALL_MASK 0x10
#define DC_I2C_DDC2_SPEED__DC_I2C_DDC2_DISABLE_FILTER_DURING_STALL__SHIFT 0x4
#define DC_I2C_DDC2_SPEED__DC_I2C_DDC2_PRESCALE_MASK 0xffff0000
#define DC_I2C_DDC2_SPEED__DC_I2C_DDC2_PRESCALE__SHIFT 0x10
#define DC_I2C_DDC2_SETUP__DC_I2C_DDC2_DATA_DRIVE_EN_MASK 0x1
#define DC_I2C_DDC2_SETUP__DC_I2C_DDC2_DATA_DRIVE_EN__SHIFT 0x0
#define DC_I2C_DDC2_SETUP__DC_I2C_DDC2_DATA_DRIVE_SEL_MASK 0x2
#define DC_I2C_DDC2_SETUP__DC_I2C_DDC2_DATA_DRIVE_SEL__SHIFT 0x1
#define DC_I2C_DDC2_SETUP__DC_I2C_DDC2_EDID_DETECT_ENABLE_MASK 0x10
#define DC_I2C_DDC2_SETUP__DC_I2C_DDC2_EDID_DETECT_ENABLE__SHIFT 0x4
#define DC_I2C_DDC2_SETUP__DC_I2C_DDC2_EDID_DETECT_MODE_MASK 0x20
#define DC_I2C_DDC2_SETUP__DC_I2C_DDC2_EDID_DETECT_MODE__SHIFT 0x5
#define DC_I2C_DDC2_SETUP__DC_I2C_DDC2_ENABLE_MASK 0x40
#define DC_I2C_DDC2_SETUP__DC_I2C_DDC2_ENABLE__SHIFT 0x6
#define DC_I2C_DDC2_SETUP__DC_I2C_DDC2_CLK_DRIVE_EN_MASK 0x80
#define DC_I2C_DDC2_SETUP__DC_I2C_DDC2_CLK_DRIVE_EN__SHIFT 0x7
#define DC_I2C_DDC2_SETUP__DC_I2C_DDC2_INTRA_BYTE_DELAY_MASK 0xff00
#define DC_I2C_DDC2_SETUP__DC_I2C_DDC2_INTRA_BYTE_DELAY__SHIFT 0x8
#define DC_I2C_DDC2_SETUP__DC_I2C_DDC2_INTRA_TRANSACTION_DELAY_MASK 0xff0000
#define DC_I2C_DDC2_SETUP__DC_I2C_DDC2_INTRA_TRANSACTION_DELAY__SHIFT 0x10
#define DC_I2C_DDC2_SETUP__DC_I2C_DDC2_TIME_LIMIT_MASK 0xff000000
#define DC_I2C_DDC2_SETUP__DC_I2C_DDC2_TIME_LIMIT__SHIFT 0x18
#define DC_I2C_DDC3_SPEED__DC_I2C_DDC3_THRESHOLD_MASK 0x3
#define DC_I2C_DDC3_SPEED__DC_I2C_DDC3_THRESHOLD__SHIFT 0x0
#define DC_I2C_DDC3_SPEED__DC_I2C_DDC3_DISABLE_FILTER_DURING_STALL_MASK 0x10
#define DC_I2C_DDC3_SPEED__DC_I2C_DDC3_DISABLE_FILTER_DURING_STALL__SHIFT 0x4
#define DC_I2C_DDC3_SPEED__DC_I2C_DDC3_PRESCALE_MASK 0xffff0000
#define DC_I2C_DDC3_SPEED__DC_I2C_DDC3_PRESCALE__SHIFT 0x10
#define DC_I2C_DDC3_SETUP__DC_I2C_DDC3_DATA_DRIVE_EN_MASK 0x1
#define DC_I2C_DDC3_SETUP__DC_I2C_DDC3_DATA_DRIVE_EN__SHIFT 0x0
#define DC_I2C_DDC3_SETUP__DC_I2C_DDC3_DATA_DRIVE_SEL_MASK 0x2
#define DC_I2C_DDC3_SETUP__DC_I2C_DDC3_DATA_DRIVE_SEL__SHIFT 0x1
#define DC_I2C_DDC3_SETUP__DC_I2C_DDC3_EDID_DETECT_ENABLE_MASK 0x10
#define DC_I2C_DDC3_SETUP__DC_I2C_DDC3_EDID_DETECT_ENABLE__SHIFT 0x4
#define DC_I2C_DDC3_SETUP__DC_I2C_DDC3_EDID_DETECT_MODE_MASK 0x20
#define DC_I2C_DDC3_SETUP__DC_I2C_DDC3_EDID_DETECT_MODE__SHIFT 0x5
#define DC_I2C_DDC3_SETUP__DC_I2C_DDC3_ENABLE_MASK 0x40
#define DC_I2C_DDC3_SETUP__DC_I2C_DDC3_ENABLE__SHIFT 0x6
#define DC_I2C_DDC3_SETUP__DC_I2C_DDC3_CLK_DRIVE_EN_MASK 0x80
#define DC_I2C_DDC3_SETUP__DC_I2C_DDC3_CLK_DRIVE_EN__SHIFT 0x7
#define DC_I2C_DDC3_SETUP__DC_I2C_DDC3_INTRA_BYTE_DELAY_MASK 0xff00
#define DC_I2C_DDC3_SETUP__DC_I2C_DDC3_INTRA_BYTE_DELAY__SHIFT 0x8
#define DC_I2C_DDC3_SETUP__DC_I2C_DDC3_INTRA_TRANSACTION_DELAY_MASK 0xff0000
#define DC_I2C_DDC3_SETUP__DC_I2C_DDC3_INTRA_TRANSACTION_DELAY__SHIFT 0x10
#define DC_I2C_DDC3_SETUP__DC_I2C_DDC3_TIME_LIMIT_MASK 0xff000000
#define DC_I2C_DDC3_SETUP__DC_I2C_DDC3_TIME_LIMIT__SHIFT 0x18
#define DC_I2C_DDC4_SPEED__DC_I2C_DDC4_THRESHOLD_MASK 0x3
#define DC_I2C_DDC4_SPEED__DC_I2C_DDC4_THRESHOLD__SHIFT 0x0
#define DC_I2C_DDC4_SPEED__DC_I2C_DDC4_DISABLE_FILTER_DURING_STALL_MASK 0x10
#define DC_I2C_DDC4_SPEED__DC_I2C_DDC4_DISABLE_FILTER_DURING_STALL__SHIFT 0x4
#define DC_I2C_DDC4_SPEED__DC_I2C_DDC4_PRESCALE_MASK 0xffff0000
#define DC_I2C_DDC4_SPEED__DC_I2C_DDC4_PRESCALE__SHIFT 0x10
#define DC_I2C_DDC4_SETUP__DC_I2C_DDC4_DATA_DRIVE_EN_MASK 0x1
#define DC_I2C_DDC4_SETUP__DC_I2C_DDC4_DATA_DRIVE_EN__SHIFT 0x0
#define DC_I2C_DDC4_SETUP__DC_I2C_DDC4_DATA_DRIVE_SEL_MASK 0x2
#define DC_I2C_DDC4_SETUP__DC_I2C_DDC4_DATA_DRIVE_SEL__SHIFT 0x1
#define DC_I2C_DDC4_SETUP__DC_I2C_DDC4_EDID_DETECT_ENABLE_MASK 0x10
#define DC_I2C_DDC4_SETUP__DC_I2C_DDC4_EDID_DETECT_ENABLE__SHIFT 0x4
#define DC_I2C_DDC4_SETUP__DC_I2C_DDC4_EDID_DETECT_MODE_MASK 0x20
#define DC_I2C_DDC4_SETUP__DC_I2C_DDC4_EDID_DETECT_MODE__SHIFT 0x5
#define DC_I2C_DDC4_SETUP__DC_I2C_DDC4_ENABLE_MASK 0x40
#define DC_I2C_DDC4_SETUP__DC_I2C_DDC4_ENABLE__SHIFT 0x6
#define DC_I2C_DDC4_SETUP__DC_I2C_DDC4_CLK_DRIVE_EN_MASK 0x80
#define DC_I2C_DDC4_SETUP__DC_I2C_DDC4_CLK_DRIVE_EN__SHIFT 0x7
#define DC_I2C_DDC4_SETUP__DC_I2C_DDC4_INTRA_BYTE_DELAY_MASK 0xff00
#define DC_I2C_DDC4_SETUP__DC_I2C_DDC4_INTRA_BYTE_DELAY__SHIFT 0x8
#define DC_I2C_DDC4_SETUP__DC_I2C_DDC4_INTRA_TRANSACTION_DELAY_MASK 0xff0000
#define DC_I2C_DDC4_SETUP__DC_I2C_DDC4_INTRA_TRANSACTION_DELAY__SHIFT 0x10
#define DC_I2C_DDC4_SETUP__DC_I2C_DDC4_TIME_LIMIT_MASK 0xff000000
#define DC_I2C_DDC4_SETUP__DC_I2C_DDC4_TIME_LIMIT__SHIFT 0x18
#define DC_I2C_DDC5_SPEED__DC_I2C_DDC5_THRESHOLD_MASK 0x3
#define DC_I2C_DDC5_SPEED__DC_I2C_DDC5_THRESHOLD__SHIFT 0x0
#define DC_I2C_DDC5_SPEED__DC_I2C_DDC5_DISABLE_FILTER_DURING_STALL_MASK 0x10
#define DC_I2C_DDC5_SPEED__DC_I2C_DDC5_DISABLE_FILTER_DURING_STALL__SHIFT 0x4
#define DC_I2C_DDC5_SPEED__DC_I2C_DDC5_PRESCALE_MASK 0xffff0000
#define DC_I2C_DDC5_SPEED__DC_I2C_DDC5_PRESCALE__SHIFT 0x10
#define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_DATA_DRIVE_EN_MASK 0x1
#define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_DATA_DRIVE_EN__SHIFT 0x0
#define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_DATA_DRIVE_SEL_MASK 0x2
#define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_DATA_DRIVE_SEL__SHIFT 0x1
#define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_EDID_DETECT_ENABLE_MASK 0x10
#define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_EDID_DETECT_ENABLE__SHIFT 0x4
#define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_EDID_DETECT_MODE_MASK 0x20
#define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_EDID_DETECT_MODE__SHIFT 0x5
#define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_ENABLE_MASK 0x40
#define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_ENABLE__SHIFT 0x6
#define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_CLK_DRIVE_EN_MASK 0x80
#define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_CLK_DRIVE_EN__SHIFT 0x7
#define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_INTRA_BYTE_DELAY_MASK 0xff00
#define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_INTRA_BYTE_DELAY__SHIFT 0x8
#define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_INTRA_TRANSACTION_DELAY_MASK 0xff0000
#define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_INTRA_TRANSACTION_DELAY__SHIFT 0x10
#define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_TIME_LIMIT_MASK 0xff000000
#define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_TIME_LIMIT__SHIFT 0x18
#define DC_I2C_DDC6_SPEED__DC_I2C_DDC6_THRESHOLD_MASK 0x3
#define DC_I2C_DDC6_SPEED__DC_I2C_DDC6_THRESHOLD__SHIFT 0x0
#define DC_I2C_DDC6_SPEED__DC_I2C_DDC6_DISABLE_FILTER_DURING_STALL_MASK 0x10
#define DC_I2C_DDC6_SPEED__DC_I2C_DDC6_DISABLE_FILTER_DURING_STALL__SHIFT 0x4
#define DC_I2C_DDC6_SPEED__DC_I2C_DDC6_PRESCALE_MASK 0xffff0000
#define DC_I2C_DDC6_SPEED__DC_I2C_DDC6_PRESCALE__SHIFT 0x10
#define DC_I2C_DDC6_SETUP__DC_I2C_DDC6_DATA_DRIVE_EN_MASK 0x1
#define DC_I2C_DDC6_SETUP__DC_I2C_DDC6_DATA_DRIVE_EN__SHIFT 0x0
#define DC_I2C_DDC6_SETUP__DC_I2C_DDC6_DATA_DRIVE_SEL_MASK 0x2
#define DC_I2C_DDC6_SETUP__DC_I2C_DDC6_DATA_DRIVE_SEL__SHIFT 0x1
#define DC_I2C_DDC6_SETUP__DC_I2C_DDC6_EDID_DETECT_ENABLE_MASK 0x10
#define DC_I2C_DDC6_SETUP__DC_I2C_DDC6_EDID_DETECT_ENABLE__SHIFT 0x4
#define DC_I2C_DDC6_SETUP__DC_I2C_DDC6_EDID_DETECT_MODE_MASK 0x20
#define DC_I2C_DDC6_SETUP__DC_I2C_DDC6_EDID_DETECT_MODE__SHIFT 0x5
#define DC_I2C_DDC6_SETUP__DC_I2C_DDC6_ENABLE_MASK 0x40
#define DC_I2C_DDC6_SETUP__DC_I2C_DDC6_ENABLE__SHIFT 0x6
#define DC_I2C_DDC6_SETUP__DC_I2C_DDC6_CLK_DRIVE_EN_MASK 0x80
#define DC_I2C_DDC6_SETUP__DC_I2C_DDC6_CLK_DRIVE_EN__SHIFT 0x7
#define DC_I2C_DDC6_SETUP__DC_I2C_DDC6_INTRA_BYTE_DELAY_MASK 0xff00
#define DC_I2C_DDC6_SETUP__DC_I2C_DDC6_INTRA_BYTE_DELAY__SHIFT 0x8
#define DC_I2C_DDC6_SETUP__DC_I2C_DDC6_INTRA_TRANSACTION_DELAY_MASK 0xff0000
#define DC_I2C_DDC6_SETUP__DC_I2C_DDC6_INTRA_TRANSACTION_DELAY__SHIFT 0x10
#define DC_I2C_DDC6_SETUP__DC_I2C_DDC6_TIME_LIMIT_MASK 0xff000000
#define DC_I2C_DDC6_SETUP__DC_I2C_DDC6_TIME_LIMIT__SHIFT 0x18
#define DC_I2C_TRANSACTION0__DC_I2C_RW0_MASK 0x1
#define DC_I2C_TRANSACTION0__DC_I2C_RW0__SHIFT 0x0
#define DC_I2C_TRANSACTION0__DC_I2C_STOP_ON_NACK0_MASK 0x100
#define DC_I2C_TRANSACTION0__DC_I2C_STOP_ON_NACK0__SHIFT 0x8
#define DC_I2C_TRANSACTION0__DC_I2C_START0_MASK 0x1000
#define DC_I2C_TRANSACTION0__DC_I2C_START0__SHIFT 0xc
#define DC_I2C_TRANSACTION0__DC_I2C_STOP0_MASK 0x2000
#define DC_I2C_TRANSACTION0__DC_I2C_STOP0__SHIFT 0xd
#define DC_I2C_TRANSACTION0__DC_I2C_COUNT0_MASK 0xff0000
#define DC_I2C_TRANSACTION0__DC_I2C_COUNT0__SHIFT 0x10
#define DC_I2C_TRANSACTION1__DC_I2C_RW1_MASK 0x1
#define DC_I2C_TRANSACTION1__DC_I2C_RW1__SHIFT 0x0
#define DC_I2C_TRANSACTION1__DC_I2C_STOP_ON_NACK1_MASK 0x100
#define DC_I2C_TRANSACTION1__DC_I2C_STOP_ON_NACK1__SHIFT 0x8
#define DC_I2C_TRANSACTION1__DC_I2C_START1_MASK 0x1000
#define DC_I2C_TRANSACTION1__DC_I2C_START1__SHIFT 0xc
#define DC_I2C_TRANSACTION1__DC_I2C_STOP1_MASK 0x2000
#define DC_I2C_TRANSACTION1__DC_I2C_STOP1__SHIFT 0xd
#define DC_I2C_TRANSACTION1__DC_I2C_COUNT1_MASK 0xff0000
#define DC_I2C_TRANSACTION1__DC_I2C_COUNT1__SHIFT 0x10
#define DC_I2C_TRANSACTION2__DC_I2C_RW2_MASK 0x1
#define DC_I2C_TRANSACTION2__DC_I2C_RW2__SHIFT 0x0
#define DC_I2C_TRANSACTION2__DC_I2C_STOP_ON_NACK2_MASK 0x100
#define DC_I2C_TRANSACTION2__DC_I2C_STOP_ON_NACK2__SHIFT 0x8
#define DC_I2C_TRANSACTION2__DC_I2C_START2_MASK 0x1000
#define DC_I2C_TRANSACTION2__DC_I2C_START2__SHIFT 0xc
#define DC_I2C_TRANSACTION2__DC_I2C_STOP2_MASK 0x2000
#define DC_I2C_TRANSACTION2__DC_I2C_STOP2__SHIFT 0xd
#define DC_I2C_TRANSACTION2__DC_I2C_COUNT2_MASK 0xff0000
#define DC_I2C_TRANSACTION2__DC_I2C_COUNT2__SHIFT 0x10
#define DC_I2C_TRANSACTION3__DC_I2C_RW3_MASK 0x1
#define DC_I2C_TRANSACTION3__DC_I2C_RW3__SHIFT 0x0
#define DC_I2C_TRANSACTION3__DC_I2C_STOP_ON_NACK3_MASK 0x100
#define DC_I2C_TRANSACTION3__DC_I2C_STOP_ON_NACK3__SHIFT 0x8
#define DC_I2C_TRANSACTION3__DC_I2C_START3_MASK 0x1000
#define DC_I2C_TRANSACTION3__DC_I2C_START3__SHIFT 0xc
#define DC_I2C_TRANSACTION3__DC_I2C_STOP3_MASK 0x2000
#define DC_I2C_TRANSACTION3__DC_I2C_STOP3__SHIFT 0xd
#define DC_I2C_TRANSACTION3__DC_I2C_COUNT3_MASK 0xff0000
#define DC_I2C_TRANSACTION3__DC_I2C_COUNT3__SHIFT 0x10
#define DC_I2C_DATA__DC_I2C_DATA_RW_MASK 0x1
#define DC_I2C_DATA__DC_I2C_DATA_RW__SHIFT 0x0
#define DC_I2C_DATA__DC_I2C_DATA_MASK 0xff00
#define DC_I2C_DATA__DC_I2C_DATA__SHIFT 0x8
#define DC_I2C_DATA__DC_I2C_INDEX_MASK 0xff0000
#define DC_I2C_DATA__DC_I2C_INDEX__SHIFT 0x10
#define DC_I2C_DATA__DC_I2C_INDEX_WRITE_MASK 0x80000000
#define DC_I2C_DATA__DC_I2C_INDEX_WRITE__SHIFT 0x1f
#define GENERIC_I2C_CONTROL__GENERIC_I2C_GO_MASK 0x1
#define GENERIC_I2C_CONTROL__GENERIC_I2C_GO__SHIFT 0x0
#define GENERIC_I2C_CONTROL__GENERIC_I2C_SOFT_RESET_MASK 0x2
#define GENERIC_I2C_CONTROL__GENERIC_I2C_SOFT_RESET__SHIFT 0x1
#define GENERIC_I2C_CONTROL__GENERIC_I2C_SEND_RESET_MASK 0x4
#define GENERIC_I2C_CONTROL__GENERIC_I2C_SEND_RESET__SHIFT 0x2
#define GENERIC_I2C_CONTROL__GENERIC_I2C_ENABLE_MASK 0x8
#define GENERIC_I2C_CONTROL__GENERIC_I2C_ENABLE__SHIFT 0x3
#define GENERIC_I2C_CONTROL__GENERIC_I2C_DBG_REF_SEL_MASK 0x80000000
#define GENERIC_I2C_CONTROL__GENERIC_I2C_DBG_REF_SEL__SHIFT 0x1f
#define GENERIC_I2C_INTERRUPT_CONTROL__GENERIC_I2C_DONE_INT_MASK 0x1
#define GENERIC_I2C_INTERRUPT_CONTROL__GENERIC_I2C_DONE_INT__SHIFT 0x0
#define GENERIC_I2C_INTERRUPT_CONTROL__GENERIC_I2C_DONE_ACK_MASK 0x2
#define GENERIC_I2C_INTERRUPT_CONTROL__GENERIC_I2C_DONE_ACK__SHIFT 0x1
#define GENERIC_I2C_INTERRUPT_CONTROL__GENERIC_I2C_DONE_MASK_MASK 0x4
#define GENERIC_I2C_INTERRUPT_CONTROL__GENERIC_I2C_DONE_MASK__SHIFT 0x2
#define GENERIC_I2C_STATUS__GENERIC_I2C_STATUS_MASK 0xf
#define GENERIC_I2C_STATUS__GENERIC_I2C_STATUS__SHIFT 0x0
#define GENERIC_I2C_STATUS__GENERIC_I2C_DONE_MASK 0x10
#define GENERIC_I2C_STATUS__GENERIC_I2C_DONE__SHIFT 0x4
#define GENERIC_I2C_STATUS__GENERIC_I2C_ABORTED_MASK 0x20
#define GENERIC_I2C_STATUS__GENERIC_I2C_ABORTED__SHIFT 0x5
#define GENERIC_I2C_STATUS__GENERIC_I2C_TIMEOUT_MASK 0x40
#define GENERIC_I2C_STATUS__GENERIC_I2C_TIMEOUT__SHIFT 0x6
#define GENERIC_I2C_STATUS__GENERIC_I2C_STOPPED_ON_NACK_MASK 0x200
#define GENERIC_I2C_STATUS__GENERIC_I2C_STOPPED_ON_NACK__SHIFT 0x9
#define GENERIC_I2C_STATUS__GENERIC_I2C_NACK_MASK 0x400
#define GENERIC_I2C_STATUS__GENERIC_I2C_NACK__SHIFT 0xa
#define GENERIC_I2C_SPEED__GENERIC_I2C_THRESHOLD_MASK 0x3
#define GENERIC_I2C_SPEED__GENERIC_I2C_THRESHOLD__SHIFT 0x0
#define GENERIC_I2C_SPEED__GENERIC_I2C_DISABLE_FILTER_DURING_STALL_MASK 0x10
#define GENERIC_I2C_SPEED__GENERIC_I2C_DISABLE_FILTER_DURING_STALL__SHIFT 0x4
#define GENERIC_I2C_SPEED__GENERIC_I2C_PRESCALE_MASK 0xffff0000
#define GENERIC_I2C_SPEED__GENERIC_I2C_PRESCALE__SHIFT 0x10
#define GENERIC_I2C_SETUP__GENERIC_I2C_DATA_DRIVE_EN_MASK 0x1
#define GENERIC_I2C_SETUP__GENERIC_I2C_DATA_DRIVE_EN__SHIFT 0x0
#define GENERIC_I2C_SETUP__GENERIC_I2C_DATA_DRIVE_SEL_MASK 0x2
#define GENERIC_I2C_SETUP__GENERIC_I2C_DATA_DRIVE_SEL__SHIFT 0x1
#define GENERIC_I2C_SETUP__GENERIC_I2C_CLK_DRIVE_EN_MASK 0x80
#define GENERIC_I2C_SETUP__GENERIC_I2C_CLK_DRIVE_EN__SHIFT 0x7
#define GENERIC_I2C_SETUP__GENERIC_I2C_INTRA_BYTE_DELAY_MASK 0xff00
#define GENERIC_I2C_SETUP__GENERIC_I2C_INTRA_BYTE_DELAY__SHIFT 0x8
#define GENERIC_I2C_SETUP__GENERIC_I2C_TIME_LIMIT_MASK 0xff000000
#define GENERIC_I2C_SETUP__GENERIC_I2C_TIME_LIMIT__SHIFT 0x18
#define GENERIC_I2C_TRANSACTION__GENERIC_I2C_RW_MASK 0x1
#define GENERIC_I2C_TRANSACTION__GENERIC_I2C_RW__SHIFT 0x0
#define GENERIC_I2C_TRANSACTION__GENERIC_I2C_STOP_ON_NACK_MASK 0x100
#define GENERIC_I2C_TRANSACTION__GENERIC_I2C_STOP_ON_NACK__SHIFT 0x8
#define GENERIC_I2C_TRANSACTION__GENERIC_I2C_ACK_ON_READ_MASK 0x200
#define GENERIC_I2C_TRANSACTION__GENERIC_I2C_ACK_ON_READ__SHIFT 0x9
#define GENERIC_I2C_TRANSACTION__GENERIC_I2C_START_MASK 0x1000
#define GENERIC_I2C_TRANSACTION__GENERIC_I2C_START__SHIFT 0xc
#define GENERIC_I2C_TRANSACTION__GENERIC_I2C_STOP_MASK 0x2000
#define GENERIC_I2C_TRANSACTION__GENERIC_I2C_STOP__SHIFT 0xd
#define GENERIC_I2C_TRANSACTION__GENERIC_I2C_COUNT_MASK 0xf0000
#define GENERIC_I2C_TRANSACTION__GENERIC_I2C_COUNT__SHIFT 0x10
#define GENERIC_I2C_DATA__GENERIC_I2C_DATA_RW_MASK 0x1
#define GENERIC_I2C_DATA__GENERIC_I2C_DATA_RW__SHIFT 0x0
#define GENERIC_I2C_DATA__GENERIC_I2C_DATA_MASK 0xff00
#define GENERIC_I2C_DATA__GENERIC_I2C_DATA__SHIFT 0x8
#define GENERIC_I2C_DATA__GENERIC_I2C_INDEX_MASK 0xf0000
#define GENERIC_I2C_DATA__GENERIC_I2C_INDEX__SHIFT 0x10
#define GENERIC_I2C_DATA__GENERIC_I2C_INDEX_WRITE_MASK 0x80000000
#define GENERIC_I2C_DATA__GENERIC_I2C_INDEX_WRITE__SHIFT 0x1f
#define GENERIC_I2C_PIN_SELECTION__GENERIC_I2C_SCL_PIN_SEL_MASK 0x7f
#define GENERIC_I2C_PIN_SELECTION__GENERIC_I2C_SCL_PIN_SEL__SHIFT 0x0
#define GENERIC_I2C_PIN_SELECTION__GENERIC_I2C_SDA_PIN_SEL_MASK 0x7f00
#define GENERIC_I2C_PIN_SELECTION__GENERIC_I2C_SDA_PIN_SEL__SHIFT 0x8
#define GENERIC_I2C_PIN_DEBUG__GENERIC_I2C_SCL_OUTPUT_MASK 0x1
#define GENERIC_I2C_PIN_DEBUG__GENERIC_I2C_SCL_OUTPUT__SHIFT 0x0
#define GENERIC_I2C_PIN_DEBUG__GENERIC_I2C_SCL_INPUT_MASK 0x2
#define GENERIC_I2C_PIN_DEBUG__GENERIC_I2C_SCL_INPUT__SHIFT 0x1
#define GENERIC_I2C_PIN_DEBUG__GENERIC_I2C_SCL_EN_MASK 0x4
#define GENERIC_I2C_PIN_DEBUG__GENERIC_I2C_SCL_EN__SHIFT 0x2
#define GENERIC_I2C_PIN_DEBUG__GENERIC_I2C_SDA_OUTPUT_MASK 0x10
#define GENERIC_I2C_PIN_DEBUG__GENERIC_I2C_SDA_OUTPUT__SHIFT 0x4
#define GENERIC_I2C_PIN_DEBUG__GENERIC_I2C_SDA_INPUT_MASK 0x20
#define GENERIC_I2C_PIN_DEBUG__GENERIC_I2C_SDA_INPUT__SHIFT 0x5
#define GENERIC_I2C_PIN_DEBUG__GENERIC_I2C_SDA_EN_MASK 0x40
#define GENERIC_I2C_PIN_DEBUG__GENERIC_I2C_SDA_EN__SHIFT 0x6
#define DISP_INTERRUPT_STATUS__SCL_DISP1_MODE_CHANGE_INTERRUPT_MASK 0x1
#define DISP_INTERRUPT_STATUS__SCL_DISP1_MODE_CHANGE_INTERRUPT__SHIFT 0x0
#define DISP_INTERRUPT_STATUS__D1BLND_DATA_UNDERFLOW_INTERRUPT_MASK 0x2
#define DISP_INTERRUPT_STATUS__D1BLND_DATA_UNDERFLOW_INTERRUPT__SHIFT 0x1
#define DISP_INTERRUPT_STATUS__LB_D1_VLINE_INTERRUPT_MASK 0x4
#define DISP_INTERRUPT_STATUS__LB_D1_VLINE_INTERRUPT__SHIFT 0x2
#define DISP_INTERRUPT_STATUS__LB_D1_VBLANK_INTERRUPT_MASK 0x8
#define DISP_INTERRUPT_STATUS__LB_D1_VBLANK_INTERRUPT__SHIFT 0x3
#define DISP_INTERRUPT_STATUS__CRTC1_SNAPSHOT_INTERRUPT_MASK 0x10
#define DISP_INTERRUPT_STATUS__CRTC1_SNAPSHOT_INTERRUPT__SHIFT 0x4
#define DISP_INTERRUPT_STATUS__CRTC1_FORCE_VSYNC_NEXT_LINE_INTERRUPT_MASK 0x20
#define DISP_INTERRUPT_STATUS__CRTC1_FORCE_VSYNC_NEXT_LINE_INTERRUPT__SHIFT 0x5
#define DISP_INTERRUPT_STATUS__CRTC1_FORCE_COUNT_NOW_INTERRUPT_MASK 0x40
#define DISP_INTERRUPT_STATUS__CRTC1_FORCE_COUNT_NOW_INTERRUPT__SHIFT 0x6
#define DISP_INTERRUPT_STATUS__CRTC1_TRIGA_INTERRUPT_MASK 0x80
#define DISP_INTERRUPT_STATUS__CRTC1_TRIGA_INTERRUPT__SHIFT 0x7
#define DISP_INTERRUPT_STATUS__CRTC1_TRIGB_INTERRUPT_MASK 0x100
#define DISP_INTERRUPT_STATUS__CRTC1_TRIGB_INTERRUPT__SHIFT 0x8
#define DISP_INTERRUPT_STATUS__CRTC1_VSYNC_NOM_INTERRUPT_MASK 0x200
#define DISP_INTERRUPT_STATUS__CRTC1_VSYNC_NOM_INTERRUPT__SHIFT 0x9
#define DISP_INTERRUPT_STATUS__CRTC1_SET_V_TOTAL_MIN_EVENT_OCCURED_INT_MASK 0x400
#define DISP_INTERRUPT_STATUS__CRTC1_SET_V_TOTAL_MIN_EVENT_OCCURED_INT__SHIFT 0xa
#define DISP_INTERRUPT_STATUS__DIGA_DP_FAST_TRAINING_COMPLETE_INTERRUPT_MASK 0x8000
#define DISP_INTERRUPT_STATUS__DIGA_DP_FAST_TRAINING_COMPLETE_INTERRUPT__SHIFT 0xf
#define DISP_INTERRUPT_STATUS__DIGA_DP_VID_STREAM_DISABLE_INTERRUPT_MASK 0x10000
#define DISP_INTERRUPT_STATUS__DIGA_DP_VID_STREAM_DISABLE_INTERRUPT__SHIFT 0x10
#define DISP_INTERRUPT_STATUS__DC_HPD1_INTERRUPT_MASK 0x20000
#define DISP_INTERRUPT_STATUS__DC_HPD1_INTERRUPT__SHIFT 0x11
#define DISP_INTERRUPT_STATUS__DC_HPD1_RX_INTERRUPT_MASK 0x40000
#define DISP_INTERRUPT_STATUS__DC_HPD1_RX_INTERRUPT__SHIFT 0x12
#define DISP_INTERRUPT_STATUS__AUX1_SW_DONE_INTERRUPT_MASK 0x80000
#define DISP_INTERRUPT_STATUS__AUX1_SW_DONE_INTERRUPT__SHIFT 0x13
#define DISP_INTERRUPT_STATUS__AUX1_LS_DONE_INTERRUPT_MASK 0x100000
#define DISP_INTERRUPT_STATUS__AUX1_LS_DONE_INTERRUPT__SHIFT 0x14
#define DISP_INTERRUPT_STATUS__DIGA_DISPCLK_SWITCH_ALLOWED_INTERRUPT_MASK 0x200000
#define DISP_INTERRUPT_STATUS__DIGA_DISPCLK_SWITCH_ALLOWED_INTERRUPT__SHIFT 0x15
#define DISP_INTERRUPT_STATUS__DACA_AUTODETECT_INTERRUPT_MASK 0x400000
#define DISP_INTERRUPT_STATUS__DACA_AUTODETECT_INTERRUPT__SHIFT 0x16
#define DISP_INTERRUPT_STATUS__DACB_AUTODETECT_INTERRUPT_MASK 0x800000
#define DISP_INTERRUPT_STATUS__DACB_AUTODETECT_INTERRUPT__SHIFT 0x17
#define DISP_INTERRUPT_STATUS__DC_I2C_SW_DONE_INTERRUPT_MASK 0x1000000
#define DISP_INTERRUPT_STATUS__DC_I2C_SW_DONE_INTERRUPT__SHIFT 0x18
#define DISP_INTERRUPT_STATUS__DC_I2C_HW_DONE_INTERRUPT_MASK 0x2000000
#define DISP_INTERRUPT_STATUS__DC_I2C_HW_DONE_INTERRUPT__SHIFT 0x19
#define DISP_INTERRUPT_STATUS__DMCU_UC_INTERNAL_INT_MASK 0x4000000
#define DISP_INTERRUPT_STATUS__DMCU_UC_INTERNAL_INT__SHIFT 0x1a
#define DISP_INTERRUPT_STATUS__DMCU_SCP_INT_MASK 0x8000000
#define DISP_INTERRUPT_STATUS__DMCU_SCP_INT__SHIFT 0x1b
#define DISP_INTERRUPT_STATUS__ABM1_HG_READY_INT_MASK 0x10000000
#define DISP_INTERRUPT_STATUS__ABM1_HG_READY_INT__SHIFT 0x1c
#define DISP_INTERRUPT_STATUS__ABM1_LS_READY_INT_MASK 0x20000000
#define DISP_INTERRUPT_STATUS__ABM1_LS_READY_INT__SHIFT 0x1d
#define DISP_INTERRUPT_STATUS__ABM1_BL_UPDATE_INT_MASK 0x40000000
#define DISP_INTERRUPT_STATUS__ABM1_BL_UPDATE_INT__SHIFT 0x1e
#define DISP_INTERRUPT_STATUS__DISP_INTERRUPT_STATUS_CONTINUE_MASK 0x80000000
#define DISP_INTERRUPT_STATUS__DISP_INTERRUPT_STATUS_CONTINUE__SHIFT 0x1f
#define DISP_INTERRUPT_STATUS_CONTINUE__SCL_DISP2_MODE_CHANGE_INTERRUPT_MASK 0x1
#define DISP_INTERRUPT_STATUS_CONTINUE__SCL_DISP2_MODE_CHANGE_INTERRUPT__SHIFT 0x0
#define DISP_INTERRUPT_STATUS_CONTINUE__D2BLND_DATA_UNDERFLOW_INTERRUPT_MASK 0x2
#define DISP_INTERRUPT_STATUS_CONTINUE__D2BLND_DATA_UNDERFLOW_INTERRUPT__SHIFT 0x1
#define DISP_INTERRUPT_STATUS_CONTINUE__LB_D2_VLINE_INTERRUPT_MASK 0x4
#define DISP_INTERRUPT_STATUS_CONTINUE__LB_D2_VLINE_INTERRUPT__SHIFT 0x2
#define DISP_INTERRUPT_STATUS_CONTINUE__LB_D2_VBLANK_INTERRUPT_MASK 0x8
#define DISP_INTERRUPT_STATUS_CONTINUE__LB_D2_VBLANK_INTERRUPT__SHIFT 0x3
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC2_SNAPSHOT_INTERRUPT_MASK 0x10
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC2_SNAPSHOT_INTERRUPT__SHIFT 0x4
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC2_FORCE_VSYNC_NEXT_LINE_INTERRUPT_MASK 0x20
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC2_FORCE_VSYNC_NEXT_LINE_INTERRUPT__SHIFT 0x5
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC2_FORCE_COUNT_NOW_INTERRUPT_MASK 0x40
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC2_FORCE_COUNT_NOW_INTERRUPT__SHIFT 0x6
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC2_TRIGA_INTERRUPT_MASK 0x80
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC2_TRIGA_INTERRUPT__SHIFT 0x7
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC2_TRIGB_INTERRUPT_MASK 0x100
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC2_TRIGB_INTERRUPT__SHIFT 0x8
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC2_VSYNC_NOM_INTERRUPT_MASK 0x200
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC2_VSYNC_NOM_INTERRUPT__SHIFT 0x9
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC2_SET_V_TOTAL_MIN_EVENT_OCCURED_INT_MASK 0x400
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC2_SET_V_TOTAL_MIN_EVENT_OCCURED_INT__SHIFT 0xa
#define DISP_INTERRUPT_STATUS_CONTINUE__DIGB_DP_FAST_TRAINING_COMPLETE_INTERRUPT_MASK 0x8000
#define DISP_INTERRUPT_STATUS_CONTINUE__DIGB_DP_FAST_TRAINING_COMPLETE_INTERRUPT__SHIFT 0xf
#define DISP_INTERRUPT_STATUS_CONTINUE__DIGB_DP_VID_STREAM_DISABLE_INTERRUPT_MASK 0x10000
#define DISP_INTERRUPT_STATUS_CONTINUE__DIGB_DP_VID_STREAM_DISABLE_INTERRUPT__SHIFT 0x10
#define DISP_INTERRUPT_STATUS_CONTINUE__DC_HPD2_INTERRUPT_MASK 0x20000
#define DISP_INTERRUPT_STATUS_CONTINUE__DC_HPD2_INTERRUPT__SHIFT 0x11
#define DISP_INTERRUPT_STATUS_CONTINUE__DC_HPD2_RX_INTERRUPT_MASK 0x40000
#define DISP_INTERRUPT_STATUS_CONTINUE__DC_HPD2_RX_INTERRUPT__SHIFT 0x12
#define DISP_INTERRUPT_STATUS_CONTINUE__AUX2_SW_DONE_INTERRUPT_MASK 0x80000
#define DISP_INTERRUPT_STATUS_CONTINUE__AUX2_SW_DONE_INTERRUPT__SHIFT 0x13
#define DISP_INTERRUPT_STATUS_CONTINUE__AUX2_LS_DONE_INTERRUPT_MASK 0x100000
#define DISP_INTERRUPT_STATUS_CONTINUE__AUX2_LS_DONE_INTERRUPT__SHIFT 0x14
#define DISP_INTERRUPT_STATUS_CONTINUE__LB_D1_VLINE2_INTERRUPT_MASK 0x200000
#define DISP_INTERRUPT_STATUS_CONTINUE__LB_D1_VLINE2_INTERRUPT__SHIFT 0x15
#define DISP_INTERRUPT_STATUS_CONTINUE__LB_D2_VLINE2_INTERRUPT_MASK 0x400000
#define DISP_INTERRUPT_STATUS_CONTINUE__LB_D2_VLINE2_INTERRUPT__SHIFT 0x16
#define DISP_INTERRUPT_STATUS_CONTINUE__LB_D3_VLINE2_INTERRUPT_MASK 0x800000
#define DISP_INTERRUPT_STATUS_CONTINUE__LB_D3_VLINE2_INTERRUPT__SHIFT 0x17
#define DISP_INTERRUPT_STATUS_CONTINUE__DISP_TIMER_INTERRUPT_MASK 0x1000000
#define DISP_INTERRUPT_STATUS_CONTINUE__DISP_TIMER_INTERRUPT__SHIFT 0x18
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC1_EXT_TIMING_SYNC_LOSS_INTERRUPT_MASK 0x2000000
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC1_EXT_TIMING_SYNC_LOSS_INTERRUPT__SHIFT 0x19
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC1_EXT_TIMING_SYNC_INTERRUPT_MASK 0x4000000
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC1_EXT_TIMING_SYNC_INTERRUPT__SHIFT 0x1a
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC1_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_MASK 0x8000000
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC1_EXT_TIMING_SYNC_SIGNAL_INTERRUPT__SHIFT 0x1b
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC1_VERTICAL_INTERRUPT0_MASK 0x10000000
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC1_VERTICAL_INTERRUPT0__SHIFT 0x1c
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC1_VERTICAL_INTERRUPT1_MASK 0x20000000
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC1_VERTICAL_INTERRUPT1__SHIFT 0x1d
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC1_VERTICAL_INTERRUPT2_MASK 0x40000000
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC1_VERTICAL_INTERRUPT2__SHIFT 0x1e
#define DISP_INTERRUPT_STATUS_CONTINUE__DISP_INTERRUPT_STATUS_CONTINUE2_MASK 0x80000000
#define DISP_INTERRUPT_STATUS_CONTINUE__DISP_INTERRUPT_STATUS_CONTINUE2__SHIFT 0x1f
#define DISP_INTERRUPT_STATUS_CONTINUE2__SCL_DISP3_MODE_CHANGE_INTERRUPT_MASK 0x1
#define DISP_INTERRUPT_STATUS_CONTINUE2__SCL_DISP3_MODE_CHANGE_INTERRUPT__SHIFT 0x0
#define DISP_INTERRUPT_STATUS_CONTINUE2__D3BLND_DATA_UNDERFLOW_INTERRUPT_MASK 0x2
#define DISP_INTERRUPT_STATUS_CONTINUE2__D3BLND_DATA_UNDERFLOW_INTERRUPT__SHIFT 0x1
#define DISP_INTERRUPT_STATUS_CONTINUE2__LB_D3_VLINE_INTERRUPT_MASK 0x4
#define DISP_INTERRUPT_STATUS_CONTINUE2__LB_D3_VLINE_INTERRUPT__SHIFT 0x2
#define DISP_INTERRUPT_STATUS_CONTINUE2__LB_D3_VBLANK_INTERRUPT_MASK 0x8
#define DISP_INTERRUPT_STATUS_CONTINUE2__LB_D3_VBLANK_INTERRUPT__SHIFT 0x3
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC3_SNAPSHOT_INTERRUPT_MASK 0x10
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC3_SNAPSHOT_INTERRUPT__SHIFT 0x4
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC3_FORCE_VSYNC_NEXT_LINE_INTERRUPT_MASK 0x20
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC3_FORCE_VSYNC_NEXT_LINE_INTERRUPT__SHIFT 0x5
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC3_FORCE_COUNT_NOW_INTERRUPT_MASK 0x40
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC3_FORCE_COUNT_NOW_INTERRUPT__SHIFT 0x6
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC3_TRIGA_INTERRUPT_MASK 0x80
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC3_TRIGA_INTERRUPT__SHIFT 0x7
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC3_TRIGB_INTERRUPT_MASK 0x100
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC3_TRIGB_INTERRUPT__SHIFT 0x8
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC3_VSYNC_NOM_INTERRUPT_MASK 0x200
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC3_VSYNC_NOM_INTERRUPT__SHIFT 0x9
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC3_SET_V_TOTAL_MIN_EVENT_OCCURED_INT_MASK 0x400
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC3_SET_V_TOTAL_MIN_EVENT_OCCURED_INT__SHIFT 0xa
#define DISP_INTERRUPT_STATUS_CONTINUE2__DIGC_DP_FAST_TRAINING_COMPLETE_INTERRUPT_MASK 0x8000
#define DISP_INTERRUPT_STATUS_CONTINUE2__DIGC_DP_FAST_TRAINING_COMPLETE_INTERRUPT__SHIFT 0xf
#define DISP_INTERRUPT_STATUS_CONTINUE2__DIGC_DP_VID_STREAM_DISABLE_INTERRUPT_MASK 0x10000
#define DISP_INTERRUPT_STATUS_CONTINUE2__DIGC_DP_VID_STREAM_DISABLE_INTERRUPT__SHIFT 0x10
#define DISP_INTERRUPT_STATUS_CONTINUE2__DC_HPD3_INTERRUPT_MASK 0x20000
#define DISP_INTERRUPT_STATUS_CONTINUE2__DC_HPD3_INTERRUPT__SHIFT 0x11
#define DISP_INTERRUPT_STATUS_CONTINUE2__DC_HPD3_RX_INTERRUPT_MASK 0x40000
#define DISP_INTERRUPT_STATUS_CONTINUE2__DC_HPD3_RX_INTERRUPT__SHIFT 0x12
#define DISP_INTERRUPT_STATUS_CONTINUE2__AUX3_SW_DONE_INTERRUPT_MASK 0x80000
#define DISP_INTERRUPT_STATUS_CONTINUE2__AUX3_SW_DONE_INTERRUPT__SHIFT 0x13
#define DISP_INTERRUPT_STATUS_CONTINUE2__AUX3_LS_DONE_INTERRUPT_MASK 0x100000
#define DISP_INTERRUPT_STATUS_CONTINUE2__AUX3_LS_DONE_INTERRUPT__SHIFT 0x14
#define DISP_INTERRUPT_STATUS_CONTINUE2__LB_D4_VLINE2_INTERRUPT_MASK 0x200000
#define DISP_INTERRUPT_STATUS_CONTINUE2__LB_D4_VLINE2_INTERRUPT__SHIFT 0x15
#define DISP_INTERRUPT_STATUS_CONTINUE2__LB_D5_VLINE2_INTERRUPT_MASK 0x400000
#define DISP_INTERRUPT_STATUS_CONTINUE2__LB_D5_VLINE2_INTERRUPT__SHIFT 0x16
#define DISP_INTERRUPT_STATUS_CONTINUE2__LB_D6_VLINE2_INTERRUPT_MASK 0x800000
#define DISP_INTERRUPT_STATUS_CONTINUE2__LB_D6_VLINE2_INTERRUPT__SHIFT 0x17
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC2_EXT_TIMING_SYNC_LOSS_INTERRUPT_MASK 0x2000000
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC2_EXT_TIMING_SYNC_LOSS_INTERRUPT__SHIFT 0x19
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC2_EXT_TIMING_SYNC_INTERRUPT_MASK 0x4000000
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC2_EXT_TIMING_SYNC_INTERRUPT__SHIFT 0x1a
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC2_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_MASK 0x8000000
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC2_EXT_TIMING_SYNC_SIGNAL_INTERRUPT__SHIFT 0x1b
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC2_VERTICAL_INTERRUPT0_MASK 0x10000000
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC2_VERTICAL_INTERRUPT0__SHIFT 0x1c
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC2_VERTICAL_INTERRUPT1_MASK 0x20000000
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC2_VERTICAL_INTERRUPT1__SHIFT 0x1d
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC2_VERTICAL_INTERRUPT2_MASK 0x40000000
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC2_VERTICAL_INTERRUPT2__SHIFT 0x1e
#define DISP_INTERRUPT_STATUS_CONTINUE2__DISP_INTERRUPT_STATUS_CONTINUE3_MASK 0x80000000
#define DISP_INTERRUPT_STATUS_CONTINUE2__DISP_INTERRUPT_STATUS_CONTINUE3__SHIFT 0x1f
#define DISP_INTERRUPT_STATUS_CONTINUE3__SCL_DISP4_MODE_CHANGE_INTERRUPT_MASK 0x1
#define DISP_INTERRUPT_STATUS_CONTINUE3__SCL_DISP4_MODE_CHANGE_INTERRUPT__SHIFT 0x0
#define DISP_INTERRUPT_STATUS_CONTINUE3__D4BLND_DATA_UNDERFLOW_INTERRUPT_MASK 0x2
#define DISP_INTERRUPT_STATUS_CONTINUE3__D4BLND_DATA_UNDERFLOW_INTERRUPT__SHIFT 0x1
#define DISP_INTERRUPT_STATUS_CONTINUE3__LB_D4_VLINE_INTERRUPT_MASK 0x4
#define DISP_INTERRUPT_STATUS_CONTINUE3__LB_D4_VLINE_INTERRUPT__SHIFT 0x2
#define DISP_INTERRUPT_STATUS_CONTINUE3__LB_D4_VBLANK_INTERRUPT_MASK 0x8
#define DISP_INTERRUPT_STATUS_CONTINUE3__LB_D4_VBLANK_INTERRUPT__SHIFT 0x3
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC4_SNAPSHOT_INTERRUPT_MASK 0x10
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC4_SNAPSHOT_INTERRUPT__SHIFT 0x4
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC4_FORCE_VSYNC_NEXT_LINE_INTERRUPT_MASK 0x20
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC4_FORCE_VSYNC_NEXT_LINE_INTERRUPT__SHIFT 0x5
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC4_FORCE_COUNT_NOW_INTERRUPT_MASK 0x40
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC4_FORCE_COUNT_NOW_INTERRUPT__SHIFT 0x6
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC4_TRIGA_INTERRUPT_MASK 0x80
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC4_TRIGA_INTERRUPT__SHIFT 0x7
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC4_TRIGB_INTERRUPT_MASK 0x100
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC4_TRIGB_INTERRUPT__SHIFT 0x8
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC4_VSYNC_NOM_INTERRUPT_MASK 0x200
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC4_VSYNC_NOM_INTERRUPT__SHIFT 0x9
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC4_SET_V_TOTAL_MIN_EVENT_OCCURED_INT_MASK 0x400
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC4_SET_V_TOTAL_MIN_EVENT_OCCURED_INT__SHIFT 0xa
#define DISP_INTERRUPT_STATUS_CONTINUE3__DIGD_DP_FAST_TRAINING_COMPLETE_INTERRUPT_MASK 0x8000
#define DISP_INTERRUPT_STATUS_CONTINUE3__DIGD_DP_FAST_TRAINING_COMPLETE_INTERRUPT__SHIFT 0xf
#define DISP_INTERRUPT_STATUS_CONTINUE3__DIGD_DP_VID_STREAM_DISABLE_INTERRUPT_MASK 0x10000
#define DISP_INTERRUPT_STATUS_CONTINUE3__DIGD_DP_VID_STREAM_DISABLE_INTERRUPT__SHIFT 0x10
#define DISP_INTERRUPT_STATUS_CONTINUE3__DC_HPD4_INTERRUPT_MASK 0x20000
#define DISP_INTERRUPT_STATUS_CONTINUE3__DC_HPD4_INTERRUPT__SHIFT 0x11
#define DISP_INTERRUPT_STATUS_CONTINUE3__DC_HPD4_RX_INTERRUPT_MASK 0x40000
#define DISP_INTERRUPT_STATUS_CONTINUE3__DC_HPD4_RX_INTERRUPT__SHIFT 0x12
#define DISP_INTERRUPT_STATUS_CONTINUE3__AUX4_SW_DONE_INTERRUPT_MASK 0x80000
#define DISP_INTERRUPT_STATUS_CONTINUE3__AUX4_SW_DONE_INTERRUPT__SHIFT 0x13
#define DISP_INTERRUPT_STATUS_CONTINUE3__AUX4_LS_DONE_INTERRUPT_MASK 0x100000
#define DISP_INTERRUPT_STATUS_CONTINUE3__AUX4_LS_DONE_INTERRUPT__SHIFT 0x14
#define DISP_INTERRUPT_STATUS_CONTINUE3__BUFMGR_IHIF_INTERRUPT_MASK 0x200000
#define DISP_INTERRUPT_STATUS_CONTINUE3__BUFMGR_IHIF_INTERRUPT__SHIFT 0x15
#define DISP_INTERRUPT_STATUS_CONTINUE3__SISCL_HOST_CONFLICT_INTERRUPT_MASK 0x400000
#define DISP_INTERRUPT_STATUS_CONTINUE3__SISCL_HOST_CONFLICT_INTERRUPT__SHIFT 0x16
#define DISP_INTERRUPT_STATUS_CONTINUE3__SISCL_DATA_OVERFLOW_INTERRUPT_MASK 0x800000
#define DISP_INTERRUPT_STATUS_CONTINUE3__SISCL_DATA_OVERFLOW_INTERRUPT__SHIFT 0x17
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC3_EXT_TIMING_SYNC_LOSS_INTERRUPT_MASK 0x2000000
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC3_EXT_TIMING_SYNC_LOSS_INTERRUPT__SHIFT 0x19
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC3_EXT_TIMING_SYNC_INTERRUPT_MASK 0x4000000
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC3_EXT_TIMING_SYNC_INTERRUPT__SHIFT 0x1a
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC3_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_MASK 0x8000000
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC3_EXT_TIMING_SYNC_SIGNAL_INTERRUPT__SHIFT 0x1b
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC3_VERTICAL_INTERRUPT0_MASK 0x10000000
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC3_VERTICAL_INTERRUPT0__SHIFT 0x1c
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC3_VERTICAL_INTERRUPT1_MASK 0x20000000
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC3_VERTICAL_INTERRUPT1__SHIFT 0x1d
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC3_VERTICAL_INTERRUPT2_MASK 0x40000000
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC3_VERTICAL_INTERRUPT2__SHIFT 0x1e
#define DISP_INTERRUPT_STATUS_CONTINUE3__DISP_INTERRUPT_STATUS_CONTINUE4_MASK 0x80000000
#define DISP_INTERRUPT_STATUS_CONTINUE3__DISP_INTERRUPT_STATUS_CONTINUE4__SHIFT 0x1f
#define DISP_INTERRUPT_STATUS_CONTINUE4__SCL_DISP5_MODE_CHANGE_INTERRUPT_MASK 0x1
#define DISP_INTERRUPT_STATUS_CONTINUE4__SCL_DISP5_MODE_CHANGE_INTERRUPT__SHIFT 0x0
#define DISP_INTERRUPT_STATUS_CONTINUE4__D5BLND_DATA_UNDERFLOW_INTERRUPT_MASK 0x2
#define DISP_INTERRUPT_STATUS_CONTINUE4__D5BLND_DATA_UNDERFLOW_INTERRUPT__SHIFT 0x1
#define DISP_INTERRUPT_STATUS_CONTINUE4__LB_D5_VLINE_INTERRUPT_MASK 0x4
#define DISP_INTERRUPT_STATUS_CONTINUE4__LB_D5_VLINE_INTERRUPT__SHIFT 0x2
#define DISP_INTERRUPT_STATUS_CONTINUE4__LB_D5_VBLANK_INTERRUPT_MASK 0x8
#define DISP_INTERRUPT_STATUS_CONTINUE4__LB_D5_VBLANK_INTERRUPT__SHIFT 0x3
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC5_SNAPSHOT_INTERRUPT_MASK 0x10
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC5_SNAPSHOT_INTERRUPT__SHIFT 0x4
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC5_FORCE_VSYNC_NEXT_LINE_INTERRUPT_MASK 0x20
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC5_FORCE_VSYNC_NEXT_LINE_INTERRUPT__SHIFT 0x5
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC5_FORCE_COUNT_NOW_INTERRUPT_MASK 0x40
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC5_FORCE_COUNT_NOW_INTERRUPT__SHIFT 0x6
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC5_TRIGA_INTERRUPT_MASK 0x80
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC5_TRIGA_INTERRUPT__SHIFT 0x7
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC5_TRIGB_INTERRUPT_MASK 0x100
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC5_TRIGB_INTERRUPT__SHIFT 0x8
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC5_VSYNC_NOM_INTERRUPT_MASK 0x200
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC5_VSYNC_NOM_INTERRUPT__SHIFT 0x9
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC5_SET_V_TOTAL_MIN_EVENT_OCCURED_INT_MASK 0x400
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC5_SET_V_TOTAL_MIN_EVENT_OCCURED_INT__SHIFT 0xa
#define DISP_INTERRUPT_STATUS_CONTINUE4__DIGE_DP_FAST_TRAINING_COMPLETE_INTERRUPT_MASK 0x8000
#define DISP_INTERRUPT_STATUS_CONTINUE4__DIGE_DP_FAST_TRAINING_COMPLETE_INTERRUPT__SHIFT 0xf
#define DISP_INTERRUPT_STATUS_CONTINUE4__DIGE_DP_VID_STREAM_DISABLE_INTERRUPT_MASK 0x10000
#define DISP_INTERRUPT_STATUS_CONTINUE4__DIGE_DP_VID_STREAM_DISABLE_INTERRUPT__SHIFT 0x10
#define DISP_INTERRUPT_STATUS_CONTINUE4__DC_HPD5_INTERRUPT_MASK 0x20000
#define DISP_INTERRUPT_STATUS_CONTINUE4__DC_HPD5_INTERRUPT__SHIFT 0x11
#define DISP_INTERRUPT_STATUS_CONTINUE4__DC_HPD5_RX_INTERRUPT_MASK 0x40000
#define DISP_INTERRUPT_STATUS_CONTINUE4__DC_HPD5_RX_INTERRUPT__SHIFT 0x12
#define DISP_INTERRUPT_STATUS_CONTINUE4__AUX5_SW_DONE_INTERRUPT_MASK 0x80000
#define DISP_INTERRUPT_STATUS_CONTINUE4__AUX5_SW_DONE_INTERRUPT__SHIFT 0x13
#define DISP_INTERRUPT_STATUS_CONTINUE4__AUX5_LS_DONE_INTERRUPT_MASK 0x100000
#define DISP_INTERRUPT_STATUS_CONTINUE4__AUX5_LS_DONE_INTERRUPT__SHIFT 0x14
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC4_EXT_TIMING_SYNC_LOSS_INTERRUPT_MASK 0x400000
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC4_EXT_TIMING_SYNC_LOSS_INTERRUPT__SHIFT 0x16
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC4_EXT_TIMING_SYNC_INTERRUPT_MASK 0x800000
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC4_EXT_TIMING_SYNC_INTERRUPT__SHIFT 0x17
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC4_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_MASK 0x1000000
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC4_EXT_TIMING_SYNC_SIGNAL_INTERRUPT__SHIFT 0x18
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC5_EXT_TIMING_SYNC_LOSS_INTERRUPT_MASK 0x2000000
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC5_EXT_TIMING_SYNC_LOSS_INTERRUPT__SHIFT 0x19
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC5_EXT_TIMING_SYNC_INTERRUPT_MASK 0x4000000
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC5_EXT_TIMING_SYNC_INTERRUPT__SHIFT 0x1a
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC5_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_MASK 0x8000000
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC5_EXT_TIMING_SYNC_SIGNAL_INTERRUPT__SHIFT 0x1b
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC4_VERTICAL_INTERRUPT0_MASK 0x10000000
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC4_VERTICAL_INTERRUPT0__SHIFT 0x1c
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC4_VERTICAL_INTERRUPT1_MASK 0x20000000
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC4_VERTICAL_INTERRUPT1__SHIFT 0x1d
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC4_VERTICAL_INTERRUPT2_MASK 0x40000000
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC4_VERTICAL_INTERRUPT2__SHIFT 0x1e
#define DISP_INTERRUPT_STATUS_CONTINUE4__DISP_INTERRUPT_STATUS_CONTINUE5_MASK 0x80000000
#define DISP_INTERRUPT_STATUS_CONTINUE4__DISP_INTERRUPT_STATUS_CONTINUE5__SHIFT 0x1f
#define DISP_INTERRUPT_STATUS_CONTINUE5__SCL_DISP6_MODE_CHANGE_INTERRUPT_MASK 0x1
#define DISP_INTERRUPT_STATUS_CONTINUE5__SCL_DISP6_MODE_CHANGE_INTERRUPT__SHIFT 0x0
#define DISP_INTERRUPT_STATUS_CONTINUE5__D6BLND_DATA_UNDERFLOW_INTERRUPT_MASK 0x2
#define DISP_INTERRUPT_STATUS_CONTINUE5__D6BLND_DATA_UNDERFLOW_INTERRUPT__SHIFT 0x1
#define DISP_INTERRUPT_STATUS_CONTINUE5__LB_D6_VLINE_INTERRUPT_MASK 0x4
#define DISP_INTERRUPT_STATUS_CONTINUE5__LB_D6_VLINE_INTERRUPT__SHIFT 0x2
#define DISP_INTERRUPT_STATUS_CONTINUE5__LB_D6_VBLANK_INTERRUPT_MASK 0x8
#define DISP_INTERRUPT_STATUS_CONTINUE5__LB_D6_VBLANK_INTERRUPT__SHIFT 0x3
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_SNAPSHOT_INTERRUPT_MASK 0x10
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_SNAPSHOT_INTERRUPT__SHIFT 0x4
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_FORCE_VSYNC_NEXT_LINE_INTERRUPT_MASK 0x20
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_FORCE_VSYNC_NEXT_LINE_INTERRUPT__SHIFT 0x5
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_FORCE_COUNT_NOW_INTERRUPT_MASK 0x40
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_FORCE_COUNT_NOW_INTERRUPT__SHIFT 0x6
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_TRIGA_INTERRUPT_MASK 0x80
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_TRIGA_INTERRUPT__SHIFT 0x7
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_TRIGB_INTERRUPT_MASK 0x100
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_TRIGB_INTERRUPT__SHIFT 0x8
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_VSYNC_NOM_INTERRUPT_MASK 0x200
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_VSYNC_NOM_INTERRUPT__SHIFT 0x9
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_SET_V_TOTAL_MIN_EVENT_OCCURED_INT_MASK 0x400
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_SET_V_TOTAL_MIN_EVENT_OCCURED_INT__SHIFT 0xa
#define DISP_INTERRUPT_STATUS_CONTINUE5__DIGF_DP_FAST_TRAINING_COMPLETE_INTERRUPT_MASK 0x8000
#define DISP_INTERRUPT_STATUS_CONTINUE5__DIGF_DP_FAST_TRAINING_COMPLETE_INTERRUPT__SHIFT 0xf
#define DISP_INTERRUPT_STATUS_CONTINUE5__DIGF_DP_VID_STREAM_DISABLE_INTERRUPT_MASK 0x10000
#define DISP_INTERRUPT_STATUS_CONTINUE5__DIGF_DP_VID_STREAM_DISABLE_INTERRUPT__SHIFT 0x10
#define DISP_INTERRUPT_STATUS_CONTINUE5__DC_HPD6_INTERRUPT_MASK 0x20000
#define DISP_INTERRUPT_STATUS_CONTINUE5__DC_HPD6_INTERRUPT__SHIFT 0x11
#define DISP_INTERRUPT_STATUS_CONTINUE5__DC_HPD6_RX_INTERRUPT_MASK 0x40000
#define DISP_INTERRUPT_STATUS_CONTINUE5__DC_HPD6_RX_INTERRUPT__SHIFT 0x12
#define DISP_INTERRUPT_STATUS_CONTINUE5__AUX6_SW_DONE_INTERRUPT_MASK 0x80000
#define DISP_INTERRUPT_STATUS_CONTINUE5__AUX6_SW_DONE_INTERRUPT__SHIFT 0x13
#define DISP_INTERRUPT_STATUS_CONTINUE5__AUX6_LS_DONE_INTERRUPT_MASK 0x100000
#define DISP_INTERRUPT_STATUS_CONTINUE5__AUX6_LS_DONE_INTERRUPT__SHIFT 0x14
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_EXT_TIMING_SYNC_LOSS_INTERRUPT_MASK 0x400000
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_EXT_TIMING_SYNC_LOSS_INTERRUPT__SHIFT 0x16
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_EXT_TIMING_SYNC_INTERRUPT_MASK 0x800000
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_EXT_TIMING_SYNC_INTERRUPT__SHIFT 0x17
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_MASK 0x1000000
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_EXT_TIMING_SYNC_SIGNAL_INTERRUPT__SHIFT 0x18
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC5_VERTICAL_INTERRUPT0_MASK 0x2000000
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC5_VERTICAL_INTERRUPT0__SHIFT 0x19
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC5_VERTICAL_INTERRUPT1_MASK 0x4000000
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC5_VERTICAL_INTERRUPT1__SHIFT 0x1a
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC5_VERTICAL_INTERRUPT2_MASK 0x8000000
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC5_VERTICAL_INTERRUPT2__SHIFT 0x1b
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_VERTICAL_INTERRUPT0_MASK 0x10000000
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_VERTICAL_INTERRUPT0__SHIFT 0x1c
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_VERTICAL_INTERRUPT1_MASK 0x20000000
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_VERTICAL_INTERRUPT1__SHIFT 0x1d
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_VERTICAL_INTERRUPT2_MASK 0x40000000
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_VERTICAL_INTERRUPT2__SHIFT 0x1e
#define DISP_INTERRUPT_STATUS_CONTINUE5__DISP_INTERRUPT_STATUS_CONTINUE6_MASK 0x80000000
#define DISP_INTERRUPT_STATUS_CONTINUE5__DISP_INTERRUPT_STATUS_CONTINUE6__SHIFT 0x1f
#define DISP_INTERRUPT_STATUS_CONTINUE6__DIGG_DP_FAST_TRAINING_COMPLETE_INTERRUPT_MASK 0x8000
#define DISP_INTERRUPT_STATUS_CONTINUE6__DIGG_DP_FAST_TRAINING_COMPLETE_INTERRUPT__SHIFT 0xf
#define DISP_INTERRUPT_STATUS_CONTINUE6__DIGG_DP_VID_STREAM_DISABLE_INTERRUPT_MASK 0x10000
#define DISP_INTERRUPT_STATUS_CONTINUE6__DIGG_DP_VID_STREAM_DISABLE_INTERRUPT__SHIFT 0x10
#define DISP_INTERRUPT_STATUS_CONTINUE6__AUX1_GTC_SYNC_LOCK_DONE_INTERRUPT_MASK 0x20000
#define DISP_INTERRUPT_STATUS_CONTINUE6__AUX1_GTC_SYNC_LOCK_DONE_INTERRUPT__SHIFT 0x11
#define DISP_INTERRUPT_STATUS_CONTINUE6__AUX1_GTC_SYNC_ERROR_INTERRUPT_MASK 0x40000
#define DISP_INTERRUPT_STATUS_CONTINUE6__AUX1_GTC_SYNC_ERROR_INTERRUPT__SHIFT 0x12
#define DISP_INTERRUPT_STATUS_CONTINUE6__AUX2_GTC_SYNC_LOCK_DONE_INTERRUPT_MASK 0x80000
#define DISP_INTERRUPT_STATUS_CONTINUE6__AUX2_GTC_SYNC_LOCK_DONE_INTERRUPT__SHIFT 0x13
#define DISP_INTERRUPT_STATUS_CONTINUE6__AUX2_GTC_SYNC_ERROR_INTERRUPT_MASK 0x100000
#define DISP_INTERRUPT_STATUS_CONTINUE6__AUX2_GTC_SYNC_ERROR_INTERRUPT__SHIFT 0x14
#define DISP_INTERRUPT_STATUS_CONTINUE6__AUX3_GTC_SYNC_LOCK_DONE_INTERRUPT_MASK 0x200000
#define DISP_INTERRUPT_STATUS_CONTINUE6__AUX3_GTC_SYNC_LOCK_DONE_INTERRUPT__SHIFT 0x15
#define DISP_INTERRUPT_STATUS_CONTINUE6__AUX3_GTC_SYNC_ERROR_INTERRUPT_MASK 0x400000
#define DISP_INTERRUPT_STATUS_CONTINUE6__AUX3_GTC_SYNC_ERROR_INTERRUPT__SHIFT 0x16
#define DISP_INTERRUPT_STATUS_CONTINUE6__AUX4_GTC_SYNC_LOCK_DONE_INTERRUPT_MASK 0x800000
#define DISP_INTERRUPT_STATUS_CONTINUE6__AUX4_GTC_SYNC_LOCK_DONE_INTERRUPT__SHIFT 0x17
#define DISP_INTERRUPT_STATUS_CONTINUE6__AUX4_GTC_SYNC_ERROR_INTERRUPT_MASK 0x1000000
#define DISP_INTERRUPT_STATUS_CONTINUE6__AUX4_GTC_SYNC_ERROR_INTERRUPT__SHIFT 0x18
#define DISP_INTERRUPT_STATUS_CONTINUE6__AUX5_GTC_SYNC_LOCK_DONE_INTERRUPT_MASK 0x2000000
#define DISP_INTERRUPT_STATUS_CONTINUE6__AUX5_GTC_SYNC_LOCK_DONE_INTERRUPT__SHIFT 0x19
#define DISP_INTERRUPT_STATUS_CONTINUE6__AUX5_GTC_SYNC_ERROR_INTERRUPT_MASK 0x4000000
#define DISP_INTERRUPT_STATUS_CONTINUE6__AUX5_GTC_SYNC_ERROR_INTERRUPT__SHIFT 0x1a
#define DISP_INTERRUPT_STATUS_CONTINUE6__AUX6_GTC_SYNC_LOCK_DONE_INTERRUPT_MASK 0x8000000
#define DISP_INTERRUPT_STATUS_CONTINUE6__AUX6_GTC_SYNC_LOCK_DONE_INTERRUPT__SHIFT 0x1b
#define DISP_INTERRUPT_STATUS_CONTINUE6__AUX6_GTC_SYNC_ERROR_INTERRUPT_MASK 0x10000000
#define DISP_INTERRUPT_STATUS_CONTINUE6__AUX6_GTC_SYNC_ERROR_INTERRUPT__SHIFT 0x1c
#define DISP_INTERRUPT_STATUS_CONTINUE6__DISP_INTERRUPT_STATUS_CONTINUE7_MASK 0x80000000
#define DISP_INTERRUPT_STATUS_CONTINUE6__DISP_INTERRUPT_STATUS_CONTINUE7__SHIFT 0x1f
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCCG_PERFMON_COUNTER0_INTERRUPT_MASK 0x1
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCCG_PERFMON_COUNTER0_INTERRUPT__SHIFT 0x0
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCCG_PERFMON_COUNTER1_INTERRUPT_MASK 0x2
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCCG_PERFMON_COUNTER1_INTERRUPT__SHIFT 0x1
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCCG_PERFMON_COUNTER2_INTERRUPT_MASK 0x4
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCCG_PERFMON_COUNTER2_INTERRUPT__SHIFT 0x2
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCCG_PERFMON_COUNTER3_INTERRUPT_MASK 0x8
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCCG_PERFMON_COUNTER3_INTERRUPT__SHIFT 0x3
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCCG_PERFMON_COUNTER4_INTERRUPT_MASK 0x10
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCCG_PERFMON_COUNTER4_INTERRUPT__SHIFT 0x4
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCCG_PERFMON_COUNTER5_INTERRUPT_MASK 0x20
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCCG_PERFMON_COUNTER5_INTERRUPT__SHIFT 0x5
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCCG_PERFMON_COUNTER6_INTERRUPT_MASK 0x40
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCCG_PERFMON_COUNTER6_INTERRUPT__SHIFT 0x6
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCCG_PERFMON_COUNTER7_INTERRUPT_MASK 0x80
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCCG_PERFMON_COUNTER7_INTERRUPT__SHIFT 0x7
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCCG_PERFMON_COUNTER_OFF_INTERRUPT_MASK 0x100
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCCG_PERFMON_COUNTER_OFF_INTERRUPT__SHIFT 0x8
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCI_PERFMON_COUNTER0_INTERRUPT_MASK 0x200
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCI_PERFMON_COUNTER0_INTERRUPT__SHIFT 0x9
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCI_PERFMON_COUNTER1_INTERRUPT_MASK 0x400
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCI_PERFMON_COUNTER1_INTERRUPT__SHIFT 0xa
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCI_PERFMON_COUNTER2_INTERRUPT_MASK 0x800
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCI_PERFMON_COUNTER2_INTERRUPT__SHIFT 0xb
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCI_PERFMON_COUNTER3_INTERRUPT_MASK 0x1000
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCI_PERFMON_COUNTER3_INTERRUPT__SHIFT 0xc
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCI_PERFMON_COUNTER4_INTERRUPT_MASK 0x2000
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCI_PERFMON_COUNTER4_INTERRUPT__SHIFT 0xd
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCI_PERFMON_COUNTER5_INTERRUPT_MASK 0x4000
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCI_PERFMON_COUNTER5_INTERRUPT__SHIFT 0xe
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCI_PERFMON_COUNTER6_INTERRUPT_MASK 0x8000
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCI_PERFMON_COUNTER6_INTERRUPT__SHIFT 0xf
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCI_PERFMON_COUNTER7_INTERRUPT_MASK 0x10000
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCI_PERFMON_COUNTER7_INTERRUPT__SHIFT 0x10
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCI_PERFMON_COUNTER_OFF_INTERRUPT_MASK 0x20000
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCI_PERFMON_COUNTER_OFF_INTERRUPT__SHIFT 0x11
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCO_PERFMON_COUNTER0_INTERRUPT_MASK 0x40000
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCO_PERFMON_COUNTER0_INTERRUPT__SHIFT 0x12
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCO_PERFMON_COUNTER1_INTERRUPT_MASK 0x80000
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCO_PERFMON_COUNTER1_INTERRUPT__SHIFT 0x13
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCO_PERFMON_COUNTER2_INTERRUPT_MASK 0x100000
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCO_PERFMON_COUNTER2_INTERRUPT__SHIFT 0x14
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCO_PERFMON_COUNTER3_INTERRUPT_MASK 0x200000
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCO_PERFMON_COUNTER3_INTERRUPT__SHIFT 0x15
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCO_PERFMON_COUNTER4_INTERRUPT_MASK 0x400000
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCO_PERFMON_COUNTER4_INTERRUPT__SHIFT 0x16
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCO_PERFMON_COUNTER5_INTERRUPT_MASK 0x800000
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCO_PERFMON_COUNTER5_INTERRUPT__SHIFT 0x17
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCO_PERFMON_COUNTER6_INTERRUPT_MASK 0x1000000
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCO_PERFMON_COUNTER6_INTERRUPT__SHIFT 0x18
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCO_PERFMON_COUNTER7_INTERRUPT_MASK 0x2000000
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCO_PERFMON_COUNTER7_INTERRUPT__SHIFT 0x19
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCO_PERFMON_COUNTER_OFF_INTERRUPT_MASK 0x4000000
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCO_PERFMON_COUNTER_OFF_INTERRUPT__SHIFT 0x1a
#define DISP_INTERRUPT_STATUS_CONTINUE7__SCANIN_PERFMON_COUNTER0_INTERRUPT_MASK 0x8000000
#define DISP_INTERRUPT_STATUS_CONTINUE7__SCANIN_PERFMON_COUNTER0_INTERRUPT__SHIFT 0x1b
#define DISP_INTERRUPT_STATUS_CONTINUE7__SCANIN_PERFMON_COUNTER1_INTERRUPT_MASK 0x10000000
#define DISP_INTERRUPT_STATUS_CONTINUE7__SCANIN_PERFMON_COUNTER1_INTERRUPT__SHIFT 0x1c
#define DISP_INTERRUPT_STATUS_CONTINUE7__SCANIN_PERFMON_COUNTER2_INTERRUPT_MASK 0x20000000
#define DISP_INTERRUPT_STATUS_CONTINUE7__SCANIN_PERFMON_COUNTER2_INTERRUPT__SHIFT 0x1d
#define DISP_INTERRUPT_STATUS_CONTINUE7__SCANIN_PERFMON_COUNTER3_INTERRUPT_MASK 0x40000000
#define DISP_INTERRUPT_STATUS_CONTINUE7__SCANIN_PERFMON_COUNTER3_INTERRUPT__SHIFT 0x1e
#define DISP_INTERRUPT_STATUS_CONTINUE7__DISP_INTERRUPT_STATUS_CONTINUE8_MASK 0x80000000
#define DISP_INTERRUPT_STATUS_CONTINUE7__DISP_INTERRUPT_STATUS_CONTINUE8__SHIFT 0x1f
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE0_PERFMON_COUNTER0_INTERRUPT_MASK 0x1
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE0_PERFMON_COUNTER0_INTERRUPT__SHIFT 0x0
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE0_PERFMON_COUNTER1_INTERRUPT_MASK 0x2
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE0_PERFMON_COUNTER1_INTERRUPT__SHIFT 0x1
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE0_PERFMON_COUNTER2_INTERRUPT_MASK 0x4
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE0_PERFMON_COUNTER2_INTERRUPT__SHIFT 0x2
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE0_PERFMON_COUNTER3_INTERRUPT_MASK 0x8
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE0_PERFMON_COUNTER3_INTERRUPT__SHIFT 0x3
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE0_PERFMON_COUNTER4_INTERRUPT_MASK 0x10
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE0_PERFMON_COUNTER4_INTERRUPT__SHIFT 0x4
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE0_PERFMON_COUNTER5_INTERRUPT_MASK 0x20
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE0_PERFMON_COUNTER5_INTERRUPT__SHIFT 0x5
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE0_PERFMON_COUNTER6_INTERRUPT_MASK 0x40
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE0_PERFMON_COUNTER6_INTERRUPT__SHIFT 0x6
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE0_PERFMON_COUNTER7_INTERRUPT_MASK 0x80
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE0_PERFMON_COUNTER7_INTERRUPT__SHIFT 0x7
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE0_PERFMON_COUNTER_OFF_INTERRUPT_MASK 0x100
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE0_PERFMON_COUNTER_OFF_INTERRUPT__SHIFT 0x8
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE1_PERFMON_COUNTER0_INTERRUPT_MASK 0x200
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE1_PERFMON_COUNTER0_INTERRUPT__SHIFT 0x9
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE1_PERFMON_COUNTER1_INTERRUPT_MASK 0x400
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE1_PERFMON_COUNTER1_INTERRUPT__SHIFT 0xa
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE1_PERFMON_COUNTER2_INTERRUPT_MASK 0x800
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE1_PERFMON_COUNTER2_INTERRUPT__SHIFT 0xb
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE1_PERFMON_COUNTER3_INTERRUPT_MASK 0x1000
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE1_PERFMON_COUNTER3_INTERRUPT__SHIFT 0xc
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE1_PERFMON_COUNTER4_INTERRUPT_MASK 0x2000
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE1_PERFMON_COUNTER4_INTERRUPT__SHIFT 0xd
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE1_PERFMON_COUNTER5_INTERRUPT_MASK 0x4000
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE1_PERFMON_COUNTER5_INTERRUPT__SHIFT 0xe
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE1_PERFMON_COUNTER6_INTERRUPT_MASK 0x8000
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE1_PERFMON_COUNTER6_INTERRUPT__SHIFT 0xf
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE1_PERFMON_COUNTER7_INTERRUPT_MASK 0x10000
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE1_PERFMON_COUNTER7_INTERRUPT__SHIFT 0x10
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE1_PERFMON_COUNTER_OFF_INTERRUPT_MASK 0x20000
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE1_PERFMON_COUNTER_OFF_INTERRUPT__SHIFT 0x11
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE2_PERFMON_COUNTER0_INTERRUPT_MASK 0x40000
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE2_PERFMON_COUNTER0_INTERRUPT__SHIFT 0x12
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE2_PERFMON_COUNTER1_INTERRUPT_MASK 0x80000
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE2_PERFMON_COUNTER1_INTERRUPT__SHIFT 0x13
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE2_PERFMON_COUNTER2_INTERRUPT_MASK 0x100000
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE2_PERFMON_COUNTER2_INTERRUPT__SHIFT 0x14
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE2_PERFMON_COUNTER3_INTERRUPT_MASK 0x200000
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE2_PERFMON_COUNTER3_INTERRUPT__SHIFT 0x15
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE2_PERFMON_COUNTER4_INTERRUPT_MASK 0x400000
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE2_PERFMON_COUNTER4_INTERRUPT__SHIFT 0x16
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE2_PERFMON_COUNTER5_INTERRUPT_MASK 0x800000
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE2_PERFMON_COUNTER5_INTERRUPT__SHIFT 0x17
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE2_PERFMON_COUNTER6_INTERRUPT_MASK 0x1000000
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE2_PERFMON_COUNTER6_INTERRUPT__SHIFT 0x18
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE2_PERFMON_COUNTER7_INTERRUPT_MASK 0x2000000
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE2_PERFMON_COUNTER7_INTERRUPT__SHIFT 0x19
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE2_PERFMON_COUNTER_OFF_INTERRUPT_MASK 0x4000000
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE2_PERFMON_COUNTER_OFF_INTERRUPT__SHIFT 0x1a
#define DISP_INTERRUPT_STATUS_CONTINUE8__SCANIN_PERFMON_COUNTER4_INTERRUPT_MASK 0x8000000
#define DISP_INTERRUPT_STATUS_CONTINUE8__SCANIN_PERFMON_COUNTER4_INTERRUPT__SHIFT 0x1b
#define DISP_INTERRUPT_STATUS_CONTINUE8__SCANIN_PERFMON_COUNTER5_INTERRUPT_MASK 0x10000000
#define DISP_INTERRUPT_STATUS_CONTINUE8__SCANIN_PERFMON_COUNTER5_INTERRUPT__SHIFT 0x1c
#define DISP_INTERRUPT_STATUS_CONTINUE8__SCANIN_PERFMON_COUNTER6_INTERRUPT_MASK 0x20000000
#define DISP_INTERRUPT_STATUS_CONTINUE8__SCANIN_PERFMON_COUNTER6_INTERRUPT__SHIFT 0x1d
#define DISP_INTERRUPT_STATUS_CONTINUE8__SCANIN_PERFMON_COUNTER7_INTERRUPT_MASK 0x40000000
#define DISP_INTERRUPT_STATUS_CONTINUE8__SCANIN_PERFMON_COUNTER7_INTERRUPT__SHIFT 0x1e
#define DISP_INTERRUPT_STATUS_CONTINUE8__DISP_INTERRUPT_STATUS_CONTINUE9_MASK 0x80000000
#define DISP_INTERRUPT_STATUS_CONTINUE8__DISP_INTERRUPT_STATUS_CONTINUE9__SHIFT 0x1f
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE3_PERFMON_COUNTER0_INTERRUPT_MASK 0x1
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE3_PERFMON_COUNTER0_INTERRUPT__SHIFT 0x0
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE3_PERFMON_COUNTER1_INTERRUPT_MASK 0x2
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE3_PERFMON_COUNTER1_INTERRUPT__SHIFT 0x1
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE3_PERFMON_COUNTER2_INTERRUPT_MASK 0x4
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE3_PERFMON_COUNTER2_INTERRUPT__SHIFT 0x2
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE3_PERFMON_COUNTER3_INTERRUPT_MASK 0x8
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE3_PERFMON_COUNTER3_INTERRUPT__SHIFT 0x3
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE3_PERFMON_COUNTER4_INTERRUPT_MASK 0x10
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE3_PERFMON_COUNTER4_INTERRUPT__SHIFT 0x4
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE3_PERFMON_COUNTER5_INTERRUPT_MASK 0x20
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE3_PERFMON_COUNTER5_INTERRUPT__SHIFT 0x5
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE3_PERFMON_COUNTER6_INTERRUPT_MASK 0x40
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE3_PERFMON_COUNTER6_INTERRUPT__SHIFT 0x6
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE3_PERFMON_COUNTER7_INTERRUPT_MASK 0x80
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE3_PERFMON_COUNTER7_INTERRUPT__SHIFT 0x7
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE3_PERFMON_COUNTER_OFF_INTERRUPT_MASK 0x100
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE3_PERFMON_COUNTER_OFF_INTERRUPT__SHIFT 0x8
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE4_PERFMON_COUNTER0_INTERRUPT_MASK 0x200
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE4_PERFMON_COUNTER0_INTERRUPT__SHIFT 0x9
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE4_PERFMON_COUNTER1_INTERRUPT_MASK 0x400
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE4_PERFMON_COUNTER1_INTERRUPT__SHIFT 0xa
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE4_PERFMON_COUNTER2_INTERRUPT_MASK 0x800
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE4_PERFMON_COUNTER2_INTERRUPT__SHIFT 0xb
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE4_PERFMON_COUNTER3_INTERRUPT_MASK 0x1000
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE4_PERFMON_COUNTER3_INTERRUPT__SHIFT 0xc
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE4_PERFMON_COUNTER4_INTERRUPT_MASK 0x2000
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE4_PERFMON_COUNTER4_INTERRUPT__SHIFT 0xd
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE4_PERFMON_COUNTER5_INTERRUPT_MASK 0x4000
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE4_PERFMON_COUNTER5_INTERRUPT__SHIFT 0xe
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE4_PERFMON_COUNTER6_INTERRUPT_MASK 0x8000
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE4_PERFMON_COUNTER6_INTERRUPT__SHIFT 0xf
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE4_PERFMON_COUNTER7_INTERRUPT_MASK 0x10000
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE4_PERFMON_COUNTER7_INTERRUPT__SHIFT 0x10
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE4_PERFMON_COUNTER_OFF_INTERRUPT_MASK 0x20000
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE4_PERFMON_COUNTER_OFF_INTERRUPT__SHIFT 0x11
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE5_PERFMON_COUNTER0_INTERRUPT_MASK 0x40000
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE5_PERFMON_COUNTER0_INTERRUPT__SHIFT 0x12
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE5_PERFMON_COUNTER1_INTERRUPT_MASK 0x80000
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE5_PERFMON_COUNTER1_INTERRUPT__SHIFT 0x13
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE5_PERFMON_COUNTER2_INTERRUPT_MASK 0x100000
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE5_PERFMON_COUNTER2_INTERRUPT__SHIFT 0x14
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE5_PERFMON_COUNTER3_INTERRUPT_MASK 0x200000
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE5_PERFMON_COUNTER3_INTERRUPT__SHIFT 0x15
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE5_PERFMON_COUNTER4_INTERRUPT_MASK 0x400000
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE5_PERFMON_COUNTER4_INTERRUPT__SHIFT 0x16
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE5_PERFMON_COUNTER5_INTERRUPT_MASK 0x800000
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE5_PERFMON_COUNTER5_INTERRUPT__SHIFT 0x17
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE5_PERFMON_COUNTER6_INTERRUPT_MASK 0x1000000
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE5_PERFMON_COUNTER6_INTERRUPT__SHIFT 0x18
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE5_PERFMON_COUNTER7_INTERRUPT_MASK 0x2000000
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE5_PERFMON_COUNTER7_INTERRUPT__SHIFT 0x19
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE5_PERFMON_COUNTER_OFF_INTERRUPT_MASK 0x4000000
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE5_PERFMON_COUNTER_OFF_INTERRUPT__SHIFT 0x1a
#define DISP_INTERRUPT_STATUS_CONTINUE9__SCANIN_PERFMON_COUNTER_OFF_INTERRUPT_MASK 0x8000000
#define DISP_INTERRUPT_STATUS_CONTINUE9__SCANIN_PERFMON_COUNTER_OFF_INTERRUPT__SHIFT 0x1b
#define DOUT_POWER_MANAGEMENT_CNTL__PM_ASSERT_RESET_MASK 0x1
#define DOUT_POWER_MANAGEMENT_CNTL__PM_ASSERT_RESET__SHIFT 0x0
#define DOUT_POWER_MANAGEMENT_CNTL__PM_ALL_BUSY_OFF_MASK 0x100
#define DOUT_POWER_MANAGEMENT_CNTL__PM_ALL_BUSY_OFF__SHIFT 0x8
#define DISP_TIMER_CONTROL__DISP_TIMER_INT_COUNT_MASK 0x1ffffff
#define DISP_TIMER_CONTROL__DISP_TIMER_INT_COUNT__SHIFT 0x0
#define DISP_TIMER_CONTROL__DISP_TIMER_INT_ENABLE_MASK 0x2000000
#define DISP_TIMER_CONTROL__DISP_TIMER_INT_ENABLE__SHIFT 0x19
#define DISP_TIMER_CONTROL__DISP_TIMER_INT_RUNNING_MASK 0x4000000
#define DISP_TIMER_CONTROL__DISP_TIMER_INT_RUNNING__SHIFT 0x1a
#define DISP_TIMER_CONTROL__DISP_TIMER_INT_MSK_MASK 0x8000000
#define DISP_TIMER_CONTROL__DISP_TIMER_INT_MSK__SHIFT 0x1b
#define DISP_TIMER_CONTROL__DISP_TIMER_INT_STAT_MASK 0x10000000
#define DISP_TIMER_CONTROL__DISP_TIMER_INT_STAT__SHIFT 0x1c
#define DISP_TIMER_CONTROL__DISP_TIMER_INT_STAT_AK_MASK 0x20000000
#define DISP_TIMER_CONTROL__DISP_TIMER_INT_STAT_AK__SHIFT 0x1d
#define DISP_TIMER_CONTROL__DISP_TIMER_INT_MASK 0x40000000
#define DISP_TIMER_CONTROL__DISP_TIMER_INT__SHIFT 0x1e
#define DC_I2C_DDCVGA_HW_STATUS__DC_I2C_DDCVGA_HW_STATUS_MASK 0x3
#define DC_I2C_DDCVGA_HW_STATUS__DC_I2C_DDCVGA_HW_STATUS__SHIFT 0x0
#define DC_I2C_DDCVGA_HW_STATUS__DC_I2C_DDCVGA_HW_DONE_MASK 0x8
#define DC_I2C_DDCVGA_HW_STATUS__DC_I2C_DDCVGA_HW_DONE__SHIFT 0x3
#define DC_I2C_DDCVGA_HW_STATUS__DC_I2C_DDCVGA_HW_REQ_MASK 0x10000
#define DC_I2C_DDCVGA_HW_STATUS__DC_I2C_DDCVGA_HW_REQ__SHIFT 0x10
#define DC_I2C_DDCVGA_HW_STATUS__DC_I2C_DDCVGA_HW_URG_MASK 0x20000
#define DC_I2C_DDCVGA_HW_STATUS__DC_I2C_DDCVGA_HW_URG__SHIFT 0x11
#define DC_I2C_DDCVGA_HW_STATUS__DC_I2C_DDCVGA_EDID_DETECT_STATUS_MASK 0x100000
#define DC_I2C_DDCVGA_HW_STATUS__DC_I2C_DDCVGA_EDID_DETECT_STATUS__SHIFT 0x14
#define DC_I2C_DDCVGA_HW_STATUS__DC_I2C_DDCVGA_EDID_DETECT_NUM_VALID_TRIES_MASK 0xf000000
#define DC_I2C_DDCVGA_HW_STATUS__DC_I2C_DDCVGA_EDID_DETECT_NUM_VALID_TRIES__SHIFT 0x18
#define DC_I2C_DDCVGA_HW_STATUS__DC_I2C_DDCVGA_EDID_DETECT_STATE_MASK 0x70000000
#define DC_I2C_DDCVGA_HW_STATUS__DC_I2C_DDCVGA_EDID_DETECT_STATE__SHIFT 0x1c
#define DC_I2C_DDCVGA_SPEED__DC_I2C_DDCVGA_THRESHOLD_MASK 0x3
#define DC_I2C_DDCVGA_SPEED__DC_I2C_DDCVGA_THRESHOLD__SHIFT 0x0
#define DC_I2C_DDCVGA_SPEED__DC_I2C_DDCVGA_DISABLE_FILTER_DURING_STALL_MASK 0x10
#define DC_I2C_DDCVGA_SPEED__DC_I2C_DDCVGA_DISABLE_FILTER_DURING_STALL__SHIFT 0x4
#define DC_I2C_DDCVGA_SPEED__DC_I2C_DDCVGA_PRESCALE_MASK 0xffff0000
#define DC_I2C_DDCVGA_SPEED__DC_I2C_DDCVGA_PRESCALE__SHIFT 0x10
#define DC_I2C_DDCVGA_SETUP__DC_I2C_DDCVGA_DATA_DRIVE_EN_MASK 0x1
#define DC_I2C_DDCVGA_SETUP__DC_I2C_DDCVGA_DATA_DRIVE_EN__SHIFT 0x0
#define DC_I2C_DDCVGA_SETUP__DC_I2C_DDCVGA_DATA_DRIVE_SEL_MASK 0x2
#define DC_I2C_DDCVGA_SETUP__DC_I2C_DDCVGA_DATA_DRIVE_SEL__SHIFT 0x1
#define DC_I2C_DDCVGA_SETUP__DC_I2C_DDCVGA_EDID_DETECT_ENABLE_MASK 0x10
#define DC_I2C_DDCVGA_SETUP__DC_I2C_DDCVGA_EDID_DETECT_ENABLE__SHIFT 0x4
#define DC_I2C_DDCVGA_SETUP__DC_I2C_DDCVGA_EDID_DETECT_MODE_MASK 0x20
#define DC_I2C_DDCVGA_SETUP__DC_I2C_DDCVGA_EDID_DETECT_MODE__SHIFT 0x5
#define DC_I2C_DDCVGA_SETUP__DC_I2C_DDCVGA_ENABLE_MASK 0x40
#define DC_I2C_DDCVGA_SETUP__DC_I2C_DDCVGA_ENABLE__SHIFT 0x6
#define DC_I2C_DDCVGA_SETUP__DC_I2C_DDCVGA_CLK_DRIVE_EN_MASK 0x80
#define DC_I2C_DDCVGA_SETUP__DC_I2C_DDCVGA_CLK_DRIVE_EN__SHIFT 0x7
#define DC_I2C_DDCVGA_SETUP__DC_I2C_DDCVGA_INTRA_BYTE_DELAY_MASK 0xff00
#define DC_I2C_DDCVGA_SETUP__DC_I2C_DDCVGA_INTRA_BYTE_DELAY__SHIFT 0x8
#define DC_I2C_DDCVGA_SETUP__DC_I2C_DDCVGA_INTRA_TRANSACTION_DELAY_MASK 0xff0000
#define DC_I2C_DDCVGA_SETUP__DC_I2C_DDCVGA_INTRA_TRANSACTION_DELAY__SHIFT 0x10
#define DC_I2C_DDCVGA_SETUP__DC_I2C_DDCVGA_TIME_LIMIT_MASK 0xff000000
#define DC_I2C_DDCVGA_SETUP__DC_I2C_DDCVGA_TIME_LIMIT__SHIFT 0x18
#define DC_I2C_EDID_DETECT_CTRL__DC_I2C_EDID_DETECT_WAIT_TIME_MASK 0xffff
#define DC_I2C_EDID_DETECT_CTRL__DC_I2C_EDID_DETECT_WAIT_TIME__SHIFT 0x0
#define DC_I2C_EDID_DETECT_CTRL__DC_I2C_EDID_DETECT_NUM_TRIES_UNTIL_VALID_MASK 0xf00000
#define DC_I2C_EDID_DETECT_CTRL__DC_I2C_EDID_DETECT_NUM_TRIES_UNTIL_VALID__SHIFT 0x14
#define DC_I2C_EDID_DETECT_CTRL__DC_I2C_EDID_DETECT_SEND_RESET_MASK 0x10000000
#define DC_I2C_EDID_DETECT_CTRL__DC_I2C_EDID_DETECT_SEND_RESET__SHIFT 0x1c
#define DISPOUT_STEREOSYNC_SEL__GENERICA_STEREOSYNC_SEL_MASK 0x7
#define DISPOUT_STEREOSYNC_SEL__GENERICA_STEREOSYNC_SEL__SHIFT 0x0
#define DISPOUT_STEREOSYNC_SEL__GENERICB_STEREOSYNC_SEL_MASK 0x70000
#define DISPOUT_STEREOSYNC_SEL__GENERICB_STEREOSYNC_SEL__SHIFT 0x10
#define DOUT_TEST_DEBUG_INDEX__DOUT_TEST_DEBUG_INDEX_MASK 0xff
#define DOUT_TEST_DEBUG_INDEX__DOUT_TEST_DEBUG_INDEX__SHIFT 0x0
#define DOUT_TEST_DEBUG_INDEX__DOUT_TEST_DEBUG_WRITE_EN_MASK 0x100
#define DOUT_TEST_DEBUG_INDEX__DOUT_TEST_DEBUG_WRITE_EN__SHIFT 0x8
#define DOUT_TEST_DEBUG_DATA__DOUT_TEST_DEBUG_DATA_MASK 0xffffffff
#define DOUT_TEST_DEBUG_DATA__DOUT_TEST_DEBUG_DATA__SHIFT 0x0
#define DP_AUX1_DEBUG_A__DP_AUX1_DEBUG_A_MASK 0xffffffff
#define DP_AUX1_DEBUG_A__DP_AUX1_DEBUG_A__SHIFT 0x0
#define DP_AUX1_DEBUG_B__DP_AUX1_DEBUG_B_MASK 0xffffffff
#define DP_AUX1_DEBUG_B__DP_AUX1_DEBUG_B__SHIFT 0x0
#define DP_AUX1_DEBUG_C__DP_AUX1_DEBUG_C_MASK 0xffffffff
#define DP_AUX1_DEBUG_C__DP_AUX1_DEBUG_C__SHIFT 0x0
#define DP_AUX1_DEBUG_D__DP_AUX1_DEBUG_D_MASK 0xffffffff
#define DP_AUX1_DEBUG_D__DP_AUX1_DEBUG_D__SHIFT 0x0
#define DP_AUX1_DEBUG_E__DP_AUX1_DEBUG_E_MASK 0xffffffff
#define DP_AUX1_DEBUG_E__DP_AUX1_DEBUG_E__SHIFT 0x0
#define DP_AUX1_DEBUG_F__DP_AUX1_DEBUG_F_MASK 0xffffffff
#define DP_AUX1_DEBUG_F__DP_AUX1_DEBUG_F__SHIFT 0x0
#define DP_AUX1_DEBUG_G__DP_AUX1_DEBUG_G_MASK 0xffffffff
#define DP_AUX1_DEBUG_G__DP_AUX1_DEBUG_G__SHIFT 0x0
#define DP_AUX1_DEBUG_H__DP_AUX1_DEBUG_H_MASK 0xffffffff
#define DP_AUX1_DEBUG_H__DP_AUX1_DEBUG_H__SHIFT 0x0
#define DP_AUX1_DEBUG_I__DP_AUX1_DEBUG_I_MASK 0xffffffff
#define DP_AUX1_DEBUG_I__DP_AUX1_DEBUG_I__SHIFT 0x0
#define DP_AUX1_DEBUG_J__DP_AUX1_DEBUG_J_MASK 0xffffffff
#define DP_AUX1_DEBUG_J__DP_AUX1_DEBUG_J__SHIFT 0x0
#define DP_AUX1_DEBUG_K__DP_AUX1_DEBUG_K_MASK 0xffffffff
#define DP_AUX1_DEBUG_K__DP_AUX1_DEBUG_K__SHIFT 0x0
#define DP_AUX1_DEBUG_L__DP_AUX1_DEBUG_L_MASK 0xffffffff
#define DP_AUX1_DEBUG_L__DP_AUX1_DEBUG_L__SHIFT 0x0
#define DP_AUX1_DEBUG_M__DP_AUX1_DEBUG_M_MASK 0xffffffff
#define DP_AUX1_DEBUG_M__DP_AUX1_DEBUG_M__SHIFT 0x0
#define DP_AUX1_DEBUG_N__DP_AUX1_DEBUG_N_MASK 0xffffffff
#define DP_AUX1_DEBUG_N__DP_AUX1_DEBUG_N__SHIFT 0x0
#define DP_AUX1_DEBUG_O__DP_AUX1_DEBUG_O_MASK 0xffffffff
#define DP_AUX1_DEBUG_O__DP_AUX1_DEBUG_O__SHIFT 0x0
#define DP_AUX1_DEBUG_P__DP_AUX1_DEBUG_P_MASK 0xffffffff
#define DP_AUX1_DEBUG_P__DP_AUX1_DEBUG_P__SHIFT 0x0
#define DP_AUX1_DEBUG_Q__DP_AUX1_DEBUG_Q_MASK 0xffffffff
#define DP_AUX1_DEBUG_Q__DP_AUX1_DEBUG_Q__SHIFT 0x0
#define DP_AUX2_DEBUG_A__DP_AUX2_DEBUG_A_MASK 0xffffffff
#define DP_AUX2_DEBUG_A__DP_AUX2_DEBUG_A__SHIFT 0x0
#define DP_AUX2_DEBUG_B__DP_AUX2_DEBUG_B_MASK 0xffffffff
#define DP_AUX2_DEBUG_B__DP_AUX2_DEBUG_B__SHIFT 0x0
#define DP_AUX2_DEBUG_C__DP_AUX2_DEBUG_C_MASK 0xffffffff
#define DP_AUX2_DEBUG_C__DP_AUX2_DEBUG_C__SHIFT 0x0
#define DP_AUX2_DEBUG_D__DP_AUX2_DEBUG_D_MASK 0xffffffff
#define DP_AUX2_DEBUG_D__DP_AUX2_DEBUG_D__SHIFT 0x0
#define DP_AUX2_DEBUG_E__DP_AUX2_DEBUG_E_MASK 0xffffffff
#define DP_AUX2_DEBUG_E__DP_AUX2_DEBUG_E__SHIFT 0x0
#define DP_AUX2_DEBUG_F__DP_AUX2_DEBUG_F_MASK 0xffffffff
#define DP_AUX2_DEBUG_F__DP_AUX2_DEBUG_F__SHIFT 0x0
#define DP_AUX2_DEBUG_G__DP_AUX2_DEBUG_G_MASK 0xffffffff
#define DP_AUX2_DEBUG_G__DP_AUX2_DEBUG_G__SHIFT 0x0
#define DP_AUX2_DEBUG_H__DP_AUX2_DEBUG_H_MASK 0xffffffff
#define DP_AUX2_DEBUG_H__DP_AUX2_DEBUG_H__SHIFT 0x0
#define DP_AUX2_DEBUG_I__DP_AUX2_DEBUG_I_MASK 0xffffffff
#define DP_AUX2_DEBUG_I__DP_AUX2_DEBUG_I__SHIFT 0x0
#define DP_AUX2_DEBUG_J__DP_AUX2_DEBUG_J_MASK 0xffffffff
#define DP_AUX2_DEBUG_J__DP_AUX2_DEBUG_J__SHIFT 0x0
#define DP_AUX2_DEBUG_K__DP_AUX2_DEBUG_K_MASK 0xffffffff
#define DP_AUX2_DEBUG_K__DP_AUX2_DEBUG_K__SHIFT 0x0
#define DP_AUX2_DEBUG_L__DP_AUX2_DEBUG_L_MASK 0xffffffff
#define DP_AUX2_DEBUG_L__DP_AUX2_DEBUG_L__SHIFT 0x0
#define DP_AUX2_DEBUG_M__DP_AUX2_DEBUG_M_MASK 0xffffffff
#define DP_AUX2_DEBUG_M__DP_AUX2_DEBUG_M__SHIFT 0x0
#define DP_AUX2_DEBUG_N__DP_AUX2_DEBUG_N_MASK 0xffffffff
#define DP_AUX2_DEBUG_N__DP_AUX2_DEBUG_N__SHIFT 0x0
#define DP_AUX2_DEBUG_O__DP_AUX2_DEBUG_O_MASK 0xffffffff
#define DP_AUX2_DEBUG_O__DP_AUX2_DEBUG_O__SHIFT 0x0
#define DP_AUX2_DEBUG_P__DP_AUX2_DEBUG_P_MASK 0xffffffff
#define DP_AUX2_DEBUG_P__DP_AUX2_DEBUG_P__SHIFT 0x0
#define DP_AUX2_DEBUG_Q__DP_AUX2_DEBUG_Q_MASK 0xffffffff
#define DP_AUX2_DEBUG_Q__DP_AUX2_DEBUG_Q__SHIFT 0x0
#define DP_AUX3_DEBUG_A__DP_AUX3_DEBUG_A_MASK 0xffffffff
#define DP_AUX3_DEBUG_A__DP_AUX3_DEBUG_A__SHIFT 0x0
#define DP_AUX3_DEBUG_B__DP_AUX3_DEBUG_B_MASK 0xffffffff
#define DP_AUX3_DEBUG_B__DP_AUX3_DEBUG_B__SHIFT 0x0
#define DP_AUX3_DEBUG_C__DP_AUX3_DEBUG_C_MASK 0xffffffff
#define DP_AUX3_DEBUG_C__DP_AUX3_DEBUG_C__SHIFT 0x0
#define DP_AUX3_DEBUG_D__DP_AUX3_DEBUG_D_MASK 0xffffffff
#define DP_AUX3_DEBUG_D__DP_AUX3_DEBUG_D__SHIFT 0x0
#define DP_AUX3_DEBUG_E__DP_AUX3_DEBUG_E_MASK 0xffffffff
#define DP_AUX3_DEBUG_E__DP_AUX3_DEBUG_E__SHIFT 0x0
#define DP_AUX3_DEBUG_F__DP_AUX3_DEBUG_F_MASK 0xffffffff
#define DP_AUX3_DEBUG_F__DP_AUX3_DEBUG_F__SHIFT 0x0
#define DP_AUX3_DEBUG_G__DP_AUX3_DEBUG_G_MASK 0xffffffff
#define DP_AUX3_DEBUG_G__DP_AUX3_DEBUG_G__SHIFT 0x0
#define DP_AUX3_DEBUG_H__DP_AUX3_DEBUG_H_MASK 0xffffffff
#define DP_AUX3_DEBUG_H__DP_AUX3_DEBUG_H__SHIFT 0x0
#define DP_AUX3_DEBUG_I__DP_AUX3_DEBUG_I_MASK 0xffffffff
#define DP_AUX3_DEBUG_I__DP_AUX3_DEBUG_I__SHIFT 0x0
#define DP_AUX3_DEBUG_J__DP_AUX3_DEBUG_J_MASK 0xffffffff
#define DP_AUX3_DEBUG_J__DP_AUX3_DEBUG_J__SHIFT 0x0
#define DP_AUX3_DEBUG_K__DP_AUX3_DEBUG_K_MASK 0xffffffff
#define DP_AUX3_DEBUG_K__DP_AUX3_DEBUG_K__SHIFT 0x0
#define DP_AUX3_DEBUG_L__DP_AUX3_DEBUG_L_MASK 0xffffffff
#define DP_AUX3_DEBUG_L__DP_AUX3_DEBUG_L__SHIFT 0x0
#define DP_AUX3_DEBUG_M__DP_AUX3_DEBUG_M_MASK 0xffffffff
#define DP_AUX3_DEBUG_M__DP_AUX3_DEBUG_M__SHIFT 0x0
#define DP_AUX3_DEBUG_N__DP_AUX3_DEBUG_N_MASK 0xffffffff
#define DP_AUX3_DEBUG_N__DP_AUX3_DEBUG_N__SHIFT 0x0
#define DP_AUX3_DEBUG_O__DP_AUX3_DEBUG_O_MASK 0xffffffff
#define DP_AUX3_DEBUG_O__DP_AUX3_DEBUG_O__SHIFT 0x0
#define DP_AUX3_DEBUG_P__DP_AUX3_DEBUG_P_MASK 0xffffffff
#define DP_AUX3_DEBUG_P__DP_AUX3_DEBUG_P__SHIFT 0x0
#define DP_AUX3_DEBUG_Q__DP_AUX3_DEBUG_Q_MASK 0xffffffff
#define DP_AUX3_DEBUG_Q__DP_AUX3_DEBUG_Q__SHIFT 0x0
#define DP_AUX4_DEBUG_A__DP_AUX4_DEBUG_A_MASK 0xffffffff
#define DP_AUX4_DEBUG_A__DP_AUX4_DEBUG_A__SHIFT 0x0
#define DP_AUX4_DEBUG_B__DP_AUX4_DEBUG_B_MASK 0xffffffff
#define DP_AUX4_DEBUG_B__DP_AUX4_DEBUG_B__SHIFT 0x0
#define DP_AUX4_DEBUG_C__DP_AUX4_DEBUG_C_MASK 0xffffffff
#define DP_AUX4_DEBUG_C__DP_AUX4_DEBUG_C__SHIFT 0x0
#define DP_AUX4_DEBUG_D__DP_AUX4_DEBUG_D_MASK 0xffffffff
#define DP_AUX4_DEBUG_D__DP_AUX4_DEBUG_D__SHIFT 0x0
#define DP_AUX4_DEBUG_E__DP_AUX4_DEBUG_E_MASK 0xffffffff
#define DP_AUX4_DEBUG_E__DP_AUX4_DEBUG_E__SHIFT 0x0
#define DP_AUX4_DEBUG_F__DP_AUX4_DEBUG_F_MASK 0xffffffff
#define DP_AUX4_DEBUG_F__DP_AUX4_DEBUG_F__SHIFT 0x0
#define DP_AUX4_DEBUG_G__DP_AUX4_DEBUG_G_MASK 0xffffffff
#define DP_AUX4_DEBUG_G__DP_AUX4_DEBUG_G__SHIFT 0x0
#define DP_AUX4_DEBUG_H__DP_AUX4_DEBUG_H_MASK 0xffffffff
#define DP_AUX4_DEBUG_H__DP_AUX4_DEBUG_H__SHIFT 0x0
#define DP_AUX4_DEBUG_I__DP_AUX4_DEBUG_I_MASK 0xffffffff
#define DP_AUX4_DEBUG_I__DP_AUX4_DEBUG_I__SHIFT 0x0
#define DP_AUX4_DEBUG_J__DP_AUX4_DEBUG_J_MASK 0xffffffff
#define DP_AUX4_DEBUG_J__DP_AUX4_DEBUG_J__SHIFT 0x0
#define DP_AUX4_DEBUG_K__DP_AUX4_DEBUG_K_MASK 0xffffffff
#define DP_AUX4_DEBUG_K__DP_AUX4_DEBUG_K__SHIFT 0x0
#define DP_AUX4_DEBUG_L__DP_AUX4_DEBUG_L_MASK 0xffffffff
#define DP_AUX4_DEBUG_L__DP_AUX4_DEBUG_L__SHIFT 0x0
#define DP_AUX4_DEBUG_M__DP_AUX4_DEBUG_M_MASK 0xffffffff
#define DP_AUX4_DEBUG_M__DP_AUX4_DEBUG_M__SHIFT 0x0
#define DP_AUX4_DEBUG_N__DP_AUX4_DEBUG_N_MASK 0xffffffff
#define DP_AUX4_DEBUG_N__DP_AUX4_DEBUG_N__SHIFT 0x0
#define DP_AUX4_DEBUG_O__DP_AUX4_DEBUG_O_MASK 0xffffffff
#define DP_AUX4_DEBUG_O__DP_AUX4_DEBUG_O__SHIFT 0x0
#define DP_AUX4_DEBUG_P__DP_AUX4_DEBUG_P_MASK 0xffffffff
#define DP_AUX4_DEBUG_P__DP_AUX4_DEBUG_P__SHIFT 0x0
#define DP_AUX4_DEBUG_Q__DP_AUX4_DEBUG_Q_MASK 0xffffffff
#define DP_AUX4_DEBUG_Q__DP_AUX4_DEBUG_Q__SHIFT 0x0
#define DP_AUX5_DEBUG_A__DP_AUX5_DEBUG_A_MASK 0xffffffff
#define DP_AUX5_DEBUG_A__DP_AUX5_DEBUG_A__SHIFT 0x0
#define DP_AUX5_DEBUG_B__DP_AUX5_DEBUG_B_MASK 0xffffffff
#define DP_AUX5_DEBUG_B__DP_AUX5_DEBUG_B__SHIFT 0x0
#define DP_AUX5_DEBUG_C__DP_AUX5_DEBUG_C_MASK 0xffffffff
#define DP_AUX5_DEBUG_C__DP_AUX5_DEBUG_C__SHIFT 0x0
#define DP_AUX5_DEBUG_D__DP_AUX5_DEBUG_D_MASK 0xffffffff
#define DP_AUX5_DEBUG_D__DP_AUX5_DEBUG_D__SHIFT 0x0
#define DP_AUX5_DEBUG_E__DP_AUX5_DEBUG_E_MASK 0xffffffff
#define DP_AUX5_DEBUG_E__DP_AUX5_DEBUG_E__SHIFT 0x0
#define DP_AUX5_DEBUG_F__DP_AUX5_DEBUG_F_MASK 0xffffffff
#define DP_AUX5_DEBUG_F__DP_AUX5_DEBUG_F__SHIFT 0x0
#define DP_AUX5_DEBUG_G__DP_AUX5_DEBUG_G_MASK 0xffffffff
#define DP_AUX5_DEBUG_G__DP_AUX5_DEBUG_G__SHIFT 0x0
#define DP_AUX5_DEBUG_H__DP_AUX5_DEBUG_H_MASK 0xffffffff
#define DP_AUX5_DEBUG_H__DP_AUX5_DEBUG_H__SHIFT 0x0
#define DP_AUX5_DEBUG_I__DP_AUX5_DEBUG_I_MASK 0xffffffff
#define DP_AUX5_DEBUG_I__DP_AUX5_DEBUG_I__SHIFT 0x0
#define DP_AUX5_DEBUG_J__DP_AUX5_DEBUG_J_MASK 0xffffffff
#define DP_AUX5_DEBUG_J__DP_AUX5_DEBUG_J__SHIFT 0x0
#define DP_AUX5_DEBUG_K__DP_AUX5_DEBUG_K_MASK 0xffffffff
#define DP_AUX5_DEBUG_K__DP_AUX5_DEBUG_K__SHIFT 0x0
#define DP_AUX5_DEBUG_L__DP_AUX5_DEBUG_L_MASK 0xffffffff
#define DP_AUX5_DEBUG_L__DP_AUX5_DEBUG_L__SHIFT 0x0
#define DP_AUX5_DEBUG_M__DP_AUX5_DEBUG_M_MASK 0xffffffff
#define DP_AUX5_DEBUG_M__DP_AUX5_DEBUG_M__SHIFT 0x0
#define DP_AUX5_DEBUG_N__DP_AUX5_DEBUG_N_MASK 0xffffffff
#define DP_AUX5_DEBUG_N__DP_AUX5_DEBUG_N__SHIFT 0x0
#define DP_AUX5_DEBUG_O__DP_AUX5_DEBUG_O_MASK 0xffffffff
#define DP_AUX5_DEBUG_O__DP_AUX5_DEBUG_O__SHIFT 0x0
#define DP_AUX5_DEBUG_P__DP_AUX5_DEBUG_P_MASK 0xffffffff
#define DP_AUX5_DEBUG_P__DP_AUX5_DEBUG_P__SHIFT 0x0
#define DP_AUX5_DEBUG_Q__DP_AUX5_DEBUG_Q_MASK 0xffffffff
#define DP_AUX5_DEBUG_Q__DP_AUX5_DEBUG_Q__SHIFT 0x0
#define DP_AUX6_DEBUG_A__DP_AUX6_DEBUG_A_MASK 0xffffffff
#define DP_AUX6_DEBUG_A__DP_AUX6_DEBUG_A__SHIFT 0x0
#define DP_AUX6_DEBUG_B__DP_AUX6_DEBUG_B_MASK 0xffffffff
#define DP_AUX6_DEBUG_B__DP_AUX6_DEBUG_B__SHIFT 0x0
#define DP_AUX6_DEBUG_C__DP_AUX6_DEBUG_C_MASK 0xffffffff
#define DP_AUX6_DEBUG_C__DP_AUX6_DEBUG_C__SHIFT 0x0
#define DP_AUX6_DEBUG_D__DP_AUX6_DEBUG_D_MASK 0xffffffff
#define DP_AUX6_DEBUG_D__DP_AUX6_DEBUG_D__SHIFT 0x0
#define DP_AUX6_DEBUG_E__DP_AUX6_DEBUG_E_MASK 0xffffffff
#define DP_AUX6_DEBUG_E__DP_AUX6_DEBUG_E__SHIFT 0x0
#define DP_AUX6_DEBUG_F__DP_AUX6_DEBUG_F_MASK 0xffffffff
#define DP_AUX6_DEBUG_F__DP_AUX6_DEBUG_F__SHIFT 0x0
#define DP_AUX6_DEBUG_G__DP_AUX6_DEBUG_G_MASK 0xffffffff
#define DP_AUX6_DEBUG_G__DP_AUX6_DEBUG_G__SHIFT 0x0
#define DP_AUX6_DEBUG_H__DP_AUX6_DEBUG_H_MASK 0xffffffff
#define DP_AUX6_DEBUG_H__DP_AUX6_DEBUG_H__SHIFT 0x0
#define DP_AUX6_DEBUG_I__DP_AUX6_DEBUG_I_MASK 0xffffffff
#define DP_AUX6_DEBUG_I__DP_AUX6_DEBUG_I__SHIFT 0x0
#define DP_AUX6_DEBUG_J__DP_AUX6_DEBUG_J_MASK 0xffffffff
#define DP_AUX6_DEBUG_J__DP_AUX6_DEBUG_J__SHIFT 0x0
#define DP_AUX6_DEBUG_K__DP_AUX6_DEBUG_K_MASK 0xffffffff
#define DP_AUX6_DEBUG_K__DP_AUX6_DEBUG_K__SHIFT 0x0
#define DP_AUX6_DEBUG_L__DP_AUX6_DEBUG_L_MASK 0xffffffff
#define DP_AUX6_DEBUG_L__DP_AUX6_DEBUG_L__SHIFT 0x0
#define DP_AUX6_DEBUG_M__DP_AUX6_DEBUG_M_MASK 0xffffffff
#define DP_AUX6_DEBUG_M__DP_AUX6_DEBUG_M__SHIFT 0x0
#define DP_AUX6_DEBUG_N__DP_AUX6_DEBUG_N_MASK 0xffffffff
#define DP_AUX6_DEBUG_N__DP_AUX6_DEBUG_N__SHIFT 0x0
#define DP_AUX6_DEBUG_O__DP_AUX6_DEBUG_O_MASK 0xffffffff
#define DP_AUX6_DEBUG_O__DP_AUX6_DEBUG_O__SHIFT 0x0
#define DP_AUX6_DEBUG_P__DP_AUX6_DEBUG_P_MASK 0xffffffff
#define DP_AUX6_DEBUG_P__DP_AUX6_DEBUG_P__SHIFT 0x0
#define DP_AUX6_DEBUG_Q__DP_AUX6_DEBUG_Q_MASK 0xffffffff
#define DP_AUX6_DEBUG_Q__DP_AUX6_DEBUG_Q__SHIFT 0x0
#define DMCU_CTRL__RESET_UC_MASK 0x1
#define DMCU_CTRL__RESET_UC__SHIFT 0x0
#define DMCU_CTRL__IGNORE_PWRMGT_MASK 0x2
#define DMCU_CTRL__IGNORE_PWRMGT__SHIFT 0x1
#define DMCU_CTRL__DISABLE_IRQ_TO_UC_MASK 0x4
#define DMCU_CTRL__DISABLE_IRQ_TO_UC__SHIFT 0x2
#define DMCU_CTRL__DISABLE_XIRQ_TO_UC_MASK 0x8
#define DMCU_CTRL__DISABLE_XIRQ_TO_UC__SHIFT 0x3
#define DMCU_CTRL__DMCU_ENABLE_MASK 0x10
#define DMCU_CTRL__DMCU_ENABLE__SHIFT 0x4
#define DMCU_CTRL__UC_REG_RD_TIMEOUT_MASK 0xffc00000
#define DMCU_CTRL__UC_REG_RD_TIMEOUT__SHIFT 0x16
#define DMCU_STATUS__UC_IN_RESET_MASK 0x1
#define DMCU_STATUS__UC_IN_RESET__SHIFT 0x0
#define DMCU_STATUS__UC_IN_WAIT_MODE_MASK 0x2
#define DMCU_STATUS__UC_IN_WAIT_MODE__SHIFT 0x1
#define DMCU_STATUS__UC_IN_STOP_MODE_MASK 0x4
#define DMCU_STATUS__UC_IN_STOP_MODE__SHIFT 0x2
#define DMCU_PC_START_ADDR__PC_START_ADDR_LSB_MASK 0xff
#define DMCU_PC_START_ADDR__PC_START_ADDR_LSB__SHIFT 0x0
#define DMCU_PC_START_ADDR__PC_START_ADDR_MSB_MASK 0xff00
#define DMCU_PC_START_ADDR__PC_START_ADDR_MSB__SHIFT 0x8
#define DMCU_FW_START_ADDR__FW_START_ADDR_LSB_MASK 0xff
#define DMCU_FW_START_ADDR__FW_START_ADDR_LSB__SHIFT 0x0
#define DMCU_FW_START_ADDR__FW_START_ADDR_MSB_MASK 0xff00
#define DMCU_FW_START_ADDR__FW_START_ADDR_MSB__SHIFT 0x8
#define DMCU_FW_END_ADDR__FW_END_ADDR_LSB_MASK 0xff
#define DMCU_FW_END_ADDR__FW_END_ADDR_LSB__SHIFT 0x0
#define DMCU_FW_END_ADDR__FW_END_ADDR_MSB_MASK 0xff00
#define DMCU_FW_END_ADDR__FW_END_ADDR_MSB__SHIFT 0x8
#define DMCU_FW_ISR_START_ADDR__FW_ISR_START_ADDR_LSB_MASK 0xff
#define DMCU_FW_ISR_START_ADDR__FW_ISR_START_ADDR_LSB__SHIFT 0x0
#define DMCU_FW_ISR_START_ADDR__FW_ISR_START_ADDR_MSB_MASK 0xff00
#define DMCU_FW_ISR_START_ADDR__FW_ISR_START_ADDR_MSB__SHIFT 0x8
#define DMCU_FW_CS_HI__FW_CHECKSUM_HI_MASK 0xffffffff
#define DMCU_FW_CS_HI__FW_CHECKSUM_HI__SHIFT 0x0
#define DMCU_FW_CS_LO__FW_CHECKSUM_LO_MASK 0xffffffff
#define DMCU_FW_CS_LO__FW_CHECKSUM_LO__SHIFT 0x0
#define DMCU_RAM_ACCESS_CTRL__ERAM_WR_ADDR_AUTO_INC_MASK 0x1
#define DMCU_RAM_ACCESS_CTRL__ERAM_WR_ADDR_AUTO_INC__SHIFT 0x0
#define DMCU_RAM_ACCESS_CTRL__ERAM_RD_ADDR_AUTO_INC_MASK 0x2
#define DMCU_RAM_ACCESS_CTRL__ERAM_RD_ADDR_AUTO_INC__SHIFT 0x1
#define DMCU_RAM_ACCESS_CTRL__IRAM_WR_ADDR_AUTO_INC_MASK 0x4
#define DMCU_RAM_ACCESS_CTRL__IRAM_WR_ADDR_AUTO_INC__SHIFT 0x2
#define DMCU_RAM_ACCESS_CTRL__IRAM_RD_ADDR_AUTO_INC_MASK 0x8
#define DMCU_RAM_ACCESS_CTRL__IRAM_RD_ADDR_AUTO_INC__SHIFT 0x3
#define DMCU_RAM_ACCESS_CTRL__ERAM_HOST_ACCESS_EN_MASK 0x10
#define DMCU_RAM_ACCESS_CTRL__ERAM_HOST_ACCESS_EN__SHIFT 0x4
#define DMCU_RAM_ACCESS_CTRL__IRAM_HOST_ACCESS_EN_MASK 0x20
#define DMCU_RAM_ACCESS_CTRL__IRAM_HOST_ACCESS_EN__SHIFT 0x5
#define DMCU_RAM_ACCESS_CTRL__UC_RST_RELEASE_DELAY_CNT_MASK 0xff00
#define DMCU_RAM_ACCESS_CTRL__UC_RST_RELEASE_DELAY_CNT__SHIFT 0x8
#define DMCU_ERAM_WR_CTRL__ERAM_WR_ADDR_MASK 0xffff
#define DMCU_ERAM_WR_CTRL__ERAM_WR_ADDR__SHIFT 0x0
#define DMCU_ERAM_WR_CTRL__ERAM_WR_BE_MASK 0xf0000
#define DMCU_ERAM_WR_CTRL__ERAM_WR_BE__SHIFT 0x10
#define DMCU_ERAM_WR_CTRL__ERAM_WR_BYTE_MODE_MASK 0x100000
#define DMCU_ERAM_WR_CTRL__ERAM_WR_BYTE_MODE__SHIFT 0x14
#define DMCU_ERAM_WR_DATA__ERAM_WR_DATA_MASK 0xffffffff
#define DMCU_ERAM_WR_DATA__ERAM_WR_DATA__SHIFT 0x0
#define DMCU_ERAM_RD_CTRL__ERAM_RD_ADDR_MASK 0xffff
#define DMCU_ERAM_RD_CTRL__ERAM_RD_ADDR__SHIFT 0x0
#define DMCU_ERAM_RD_CTRL__ERAM_RD_BE_MASK 0xf0000
#define DMCU_ERAM_RD_CTRL__ERAM_RD_BE__SHIFT 0x10
#define DMCU_ERAM_RD_CTRL__ERAM_RD_BYTE_MODE_MASK 0x100000
#define DMCU_ERAM_RD_CTRL__ERAM_RD_BYTE_MODE__SHIFT 0x14
#define DMCU_ERAM_RD_DATA__ERAM_RD_DATA_MASK 0xffffffff
#define DMCU_ERAM_RD_DATA__ERAM_RD_DATA__SHIFT 0x0
#define DMCU_IRAM_WR_CTRL__IRAM_WR_ADDR_MASK 0x3ff
#define DMCU_IRAM_WR_CTRL__IRAM_WR_ADDR__SHIFT 0x0
#define DMCU_IRAM_WR_DATA__IRAM_WR_DATA_MASK 0xff
#define DMCU_IRAM_WR_DATA__IRAM_WR_DATA__SHIFT 0x0
#define DMCU_IRAM_RD_CTRL__IRAM_RD_ADDR_MASK 0x3ff
#define DMCU_IRAM_RD_CTRL__IRAM_RD_ADDR__SHIFT 0x0
#define DMCU_IRAM_RD_DATA__IRAM_RD_DATA_MASK 0xff
#define DMCU_IRAM_RD_DATA__IRAM_RD_DATA__SHIFT 0x0
#define DMCU_EVENT_TRIGGER__GEN_SW_INT_TO_UC_MASK 0x1
#define DMCU_EVENT_TRIGGER__GEN_SW_INT_TO_UC__SHIFT 0x0
#define DMCU_EVENT_TRIGGER__UC_INTERNAL_INT_CODE_MASK 0x7f0000
#define DMCU_EVENT_TRIGGER__UC_INTERNAL_INT_CODE__SHIFT 0x10
#define DMCU_EVENT_TRIGGER__GEN_UC_INTERNAL_INT_TO_HOST_MASK 0x800000
#define DMCU_EVENT_TRIGGER__GEN_UC_INTERNAL_INT_TO_HOST__SHIFT 0x17
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_IRQ_N_PIN_MASK 0x1
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_IRQ_N_PIN__SHIFT 0x0
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_XIRQ_N_PIN_MASK 0x2
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_XIRQ_N_PIN__SHIFT 0x1
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_SOFTWARE_INTERRUPT_MASK 0x4
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_SOFTWARE_INTERRUPT__SHIFT 0x2
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_ILLEGAL_OPCODE_TRAP_MASK 0x8
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_ILLEGAL_OPCODE_TRAP__SHIFT 0x3
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_TIMER_OUTPUT_COMPARE_4_MASK 0x10
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_TIMER_OUTPUT_COMPARE_4__SHIFT 0x4
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_TIMER_OUTPUT_COMPARE_3_MASK 0x20
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_TIMER_OUTPUT_COMPARE_3__SHIFT 0x5
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_TIMER_OUTPUT_COMPARE_2_MASK 0x40
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_TIMER_OUTPUT_COMPARE_2__SHIFT 0x6
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_TIMER_OUTPUT_COMPARE_1_MASK 0x80
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_TIMER_OUTPUT_COMPARE_1__SHIFT 0x7
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_TIMER_OVERFLOW_MASK 0x100
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_TIMER_OVERFLOW__SHIFT 0x8
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_REAL_TIME_INTERRUPT_MASK 0x200
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_REAL_TIME_INTERRUPT__SHIFT 0x9
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_TIMER_INPUT_CAPTURE_4_OUTPUT_COMPARE_5_MASK 0x400
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_TIMER_INPUT_CAPTURE_4_OUTPUT_COMPARE_5__SHIFT 0xa
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_TIMER_INPUT_CAPTURE_3_MASK 0x800
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_TIMER_INPUT_CAPTURE_3__SHIFT 0xb
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_TIMER_INPUT_CAPTURE_2_MASK 0x1000
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_TIMER_INPUT_CAPTURE_2__SHIFT 0xc
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_TIMER_INPUT_CAPTURE_1_MASK 0x2000
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_TIMER_INPUT_CAPTURE_1__SHIFT 0xd
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_PULSE_ACCUMULATOR_INPUT_EDGE_MASK 0x4000
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_PULSE_ACCUMULATOR_INPUT_EDGE__SHIFT 0xe
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_PULSE_ACCUMULATOR_OVERFLOW_MASK 0x8000
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_PULSE_ACCUMULATOR_OVERFLOW__SHIFT 0xf
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN1_INT_TO_UC_EN_MASK 0x1
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN1_INT_TO_UC_EN__SHIFT 0x0
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN2_INT_TO_UC_EN_MASK 0x2
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN2_INT_TO_UC_EN__SHIFT 0x1
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN3_INT_TO_UC_EN_MASK 0x4
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN3_INT_TO_UC_EN__SHIFT 0x2
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN4_INT_TO_UC_EN_MASK 0x8
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN4_INT_TO_UC_EN__SHIFT 0x3
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN5_INT_TO_UC_EN_MASK 0x10
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN5_INT_TO_UC_EN__SHIFT 0x4
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN6_INT_TO_UC_EN_MASK 0x20
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN6_INT_TO_UC_EN__SHIFT 0x5
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN1_INT_XIRQ_IRQ_SEL_MASK 0x40
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN1_INT_XIRQ_IRQ_SEL__SHIFT 0x6
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN2_INT_XIRQ_IRQ_SEL_MASK 0x80
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN2_INT_XIRQ_IRQ_SEL__SHIFT 0x7
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN3_INT_XIRQ_IRQ_SEL_MASK 0x100
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN3_INT_XIRQ_IRQ_SEL__SHIFT 0x8
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN4_INT_XIRQ_IRQ_SEL_MASK 0x200
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN4_INT_XIRQ_IRQ_SEL__SHIFT 0x9
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN5_INT_XIRQ_IRQ_SEL_MASK 0x400
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN5_INT_XIRQ_IRQ_SEL__SHIFT 0xa
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN6_INT_XIRQ_IRQ_SEL_MASK 0x800
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN6_INT_XIRQ_IRQ_SEL__SHIFT 0xb
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN1_INT_STATUS_MASK 0x2000
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN1_INT_STATUS__SHIFT 0xd
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN1_INT_OCCURRED_MASK 0x4000
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN1_INT_OCCURRED__SHIFT 0xe
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN1_INT_CLEAR_MASK 0x4000
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN1_INT_CLEAR__SHIFT 0xe
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN2_INT_STATUS_MASK 0x8000
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN2_INT_STATUS__SHIFT 0xf
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN2_INT_OCCURRED_MASK 0x10000
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN2_INT_OCCURRED__SHIFT 0x10
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN2_INT_CLEAR_MASK 0x10000
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN2_INT_CLEAR__SHIFT 0x10
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN3_INT_STATUS_MASK 0x20000
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN3_INT_STATUS__SHIFT 0x11
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN3_INT_OCCURRED_MASK 0x40000
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN3_INT_OCCURRED__SHIFT 0x12
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN3_INT_CLEAR_MASK 0x40000
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN3_INT_CLEAR__SHIFT 0x12
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN4_INT_STATUS_MASK 0x80000
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN4_INT_STATUS__SHIFT 0x13
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN4_INT_OCCURRED_MASK 0x100000
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN4_INT_OCCURRED__SHIFT 0x14
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN4_INT_CLEAR_MASK 0x100000
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN4_INT_CLEAR__SHIFT 0x14
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN5_INT_STATUS_MASK 0x200000
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN5_INT_STATUS__SHIFT 0x15
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN5_INT_OCCURRED_MASK 0x400000
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN5_INT_OCCURRED__SHIFT 0x16
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN5_INT_CLEAR_MASK 0x400000
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN5_INT_CLEAR__SHIFT 0x16
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN6_INT_STATUS_MASK 0x800000
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN6_INT_STATUS__SHIFT 0x17
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN6_INT_OCCURRED_MASK 0x1000000
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN6_INT_OCCURRED__SHIFT 0x18
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN6_INT_CLEAR_MASK 0x1000000
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN6_INT_CLEAR__SHIFT 0x18
#define DMCU_INTERRUPT_STATUS__ABM1_HG_READY_INT_OCCURRED_MASK 0x1
#define DMCU_INTERRUPT_STATUS__ABM1_HG_READY_INT_OCCURRED__SHIFT 0x0
#define DMCU_INTERRUPT_STATUS__ABM1_HG_READY_INT_CLEAR_MASK 0x1
#define DMCU_INTERRUPT_STATUS__ABM1_HG_READY_INT_CLEAR__SHIFT 0x0
#define DMCU_INTERRUPT_STATUS__ABM1_LS_READY_INT_OCCURRED_MASK 0x2
#define DMCU_INTERRUPT_STATUS__ABM1_LS_READY_INT_OCCURRED__SHIFT 0x1
#define DMCU_INTERRUPT_STATUS__ABM1_LS_READY_INT_CLEAR_MASK 0x2
#define DMCU_INTERRUPT_STATUS__ABM1_LS_READY_INT_CLEAR__SHIFT 0x1
#define DMCU_INTERRUPT_STATUS__ABM1_BL_UPDATE_INT_OCCURRED_MASK 0x4
#define DMCU_INTERRUPT_STATUS__ABM1_BL_UPDATE_INT_OCCURRED__SHIFT 0x2
#define DMCU_INTERRUPT_STATUS__ABM1_BL_UPDATE_INT_CLEAR_MASK 0x4
#define DMCU_INTERRUPT_STATUS__ABM1_BL_UPDATE_INT_CLEAR__SHIFT 0x2
#define DMCU_INTERRUPT_STATUS__MCP_INT_OCCURRED_MASK 0x8
#define DMCU_INTERRUPT_STATUS__MCP_INT_OCCURRED__SHIFT 0x3
#define DMCU_INTERRUPT_STATUS__EXTERNAL_SW_INT_OCCURRED_MASK 0x100
#define DMCU_INTERRUPT_STATUS__EXTERNAL_SW_INT_OCCURRED__SHIFT 0x8
#define DMCU_INTERRUPT_STATUS__EXTERNAL_SW_INT_CLEAR_MASK 0x100
#define DMCU_INTERRUPT_STATUS__EXTERNAL_SW_INT_CLEAR__SHIFT 0x8
#define DMCU_INTERRUPT_STATUS__SCP_INT_OCCURRED_MASK 0x200
#define DMCU_INTERRUPT_STATUS__SCP_INT_OCCURRED__SHIFT 0x9
#define DMCU_INTERRUPT_STATUS__UC_INTERNAL_INT_OCCURRED_MASK 0x400
#define DMCU_INTERRUPT_STATUS__UC_INTERNAL_INT_OCCURRED__SHIFT 0xa
#define DMCU_INTERRUPT_STATUS__UC_INTERNAL_INT_CLEAR_MASK 0x400
#define DMCU_INTERRUPT_STATUS__UC_INTERNAL_INT_CLEAR__SHIFT 0xa
#define DMCU_INTERRUPT_STATUS__UC_REG_RD_TIMEOUT_INT_OCCURRED_MASK 0x800
#define DMCU_INTERRUPT_STATUS__UC_REG_RD_TIMEOUT_INT_OCCURRED__SHIFT 0xb
#define DMCU_INTERRUPT_STATUS__UC_REG_RD_TIMEOUT_INT_CLEAR_MASK 0x800
#define DMCU_INTERRUPT_STATUS__UC_REG_RD_TIMEOUT_INT_CLEAR__SHIFT 0xb
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE0_POWER_UP_INT_OCCURRED_MASK 0x1000
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE0_POWER_UP_INT_OCCURRED__SHIFT 0xc
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE0_POWER_UP_INT_CLEAR_MASK 0x1000
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE0_POWER_UP_INT_CLEAR__SHIFT 0xc
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE1_POWER_UP_INT_OCCURRED_MASK 0x2000
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE1_POWER_UP_INT_OCCURRED__SHIFT 0xd
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE1_POWER_UP_INT_CLEAR_MASK 0x2000
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE1_POWER_UP_INT_CLEAR__SHIFT 0xd
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE2_POWER_UP_INT_OCCURRED_MASK 0x4000
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE2_POWER_UP_INT_OCCURRED__SHIFT 0xe
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE2_POWER_UP_INT_CLEAR_MASK 0x4000
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE2_POWER_UP_INT_CLEAR__SHIFT 0xe
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE3_POWER_UP_INT_OCCURRED_MASK 0x8000
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE3_POWER_UP_INT_OCCURRED__SHIFT 0xf
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE3_POWER_UP_INT_CLEAR_MASK 0x8000
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE3_POWER_UP_INT_CLEAR__SHIFT 0xf
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE4_POWER_UP_INT_OCCURRED_MASK 0x10000
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE4_POWER_UP_INT_OCCURRED__SHIFT 0x10
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE4_POWER_UP_INT_CLEAR_MASK 0x10000
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE4_POWER_UP_INT_CLEAR__SHIFT 0x10
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE5_POWER_UP_INT_OCCURRED_MASK 0x20000
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE5_POWER_UP_INT_OCCURRED__SHIFT 0x11
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE5_POWER_UP_INT_CLEAR_MASK 0x20000
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE5_POWER_UP_INT_CLEAR__SHIFT 0x11
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE0_POWER_DOWN_INT_OCCURRED_MASK 0x40000
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE0_POWER_DOWN_INT_OCCURRED__SHIFT 0x12
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE0_POWER_DOWN_INT_CLEAR_MASK 0x40000
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE0_POWER_DOWN_INT_CLEAR__SHIFT 0x12
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE1_POWER_DOWN_INT_OCCURRED_MASK 0x80000
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE1_POWER_DOWN_INT_OCCURRED__SHIFT 0x13
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE1_POWER_DOWN_INT_CLEAR_MASK 0x80000
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE1_POWER_DOWN_INT_CLEAR__SHIFT 0x13
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE2_POWER_DOWN_INT_OCCURRED_MASK 0x100000
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE2_POWER_DOWN_INT_OCCURRED__SHIFT 0x14
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE2_POWER_DOWN_INT_CLEAR_MASK 0x100000
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE2_POWER_DOWN_INT_CLEAR__SHIFT 0x14
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE3_POWER_DOWN_INT_OCCURRED_MASK 0x200000
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE3_POWER_DOWN_INT_OCCURRED__SHIFT 0x15
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE3_POWER_DOWN_INT_CLEAR_MASK 0x200000
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE3_POWER_DOWN_INT_CLEAR__SHIFT 0x15
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE4_POWER_DOWN_INT_OCCURRED_MASK 0x400000
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE4_POWER_DOWN_INT_OCCURRED__SHIFT 0x16
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE4_POWER_DOWN_INT_CLEAR_MASK 0x400000
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE4_POWER_DOWN_INT_CLEAR__SHIFT 0x16
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE5_POWER_DOWN_INT_OCCURRED_MASK 0x800000
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE5_POWER_DOWN_INT_OCCURRED__SHIFT 0x17
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE5_POWER_DOWN_INT_CLEAR_MASK 0x800000
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE5_POWER_DOWN_INT_CLEAR__SHIFT 0x17
#define DMCU_INTERRUPT_STATUS__VBLANK1_INT_OCCURRED_MASK 0x1000000
#define DMCU_INTERRUPT_STATUS__VBLANK1_INT_OCCURRED__SHIFT 0x18
#define DMCU_INTERRUPT_STATUS__VBLANK1_INT_CLEAR_MASK 0x1000000
#define DMCU_INTERRUPT_STATUS__VBLANK1_INT_CLEAR__SHIFT 0x18
#define DMCU_INTERRUPT_STATUS__VBLANK2_INT_OCCURRED_MASK 0x2000000
#define DMCU_INTERRUPT_STATUS__VBLANK2_INT_OCCURRED__SHIFT 0x19
#define DMCU_INTERRUPT_STATUS__VBLANK2_INT_CLEAR_MASK 0x2000000
#define DMCU_INTERRUPT_STATUS__VBLANK2_INT_CLEAR__SHIFT 0x19
#define DMCU_INTERRUPT_STATUS__VBLANK3_INT_OCCURRED_MASK 0x4000000
#define DMCU_INTERRUPT_STATUS__VBLANK3_INT_OCCURRED__SHIFT 0x1a
#define DMCU_INTERRUPT_STATUS__VBLANK3_INT_CLEAR_MASK 0x4000000
#define DMCU_INTERRUPT_STATUS__VBLANK3_INT_CLEAR__SHIFT 0x1a
#define DMCU_INTERRUPT_STATUS__VBLANK4_INT_OCCURRED_MASK 0x8000000
#define DMCU_INTERRUPT_STATUS__VBLANK4_INT_OCCURRED__SHIFT 0x1b
#define DMCU_INTERRUPT_STATUS__VBLANK4_INT_CLEAR_MASK 0x8000000
#define DMCU_INTERRUPT_STATUS__VBLANK4_INT_CLEAR__SHIFT 0x1b
#define DMCU_INTERRUPT_STATUS__VBLANK5_INT_OCCURRED_MASK 0x10000000
#define DMCU_INTERRUPT_STATUS__VBLANK5_INT_OCCURRED__SHIFT 0x1c
#define DMCU_INTERRUPT_STATUS__VBLANK5_INT_CLEAR_MASK 0x10000000
#define DMCU_INTERRUPT_STATUS__VBLANK5_INT_CLEAR__SHIFT 0x1c
#define DMCU_INTERRUPT_STATUS__VBLANK6_INT_OCCURRED_MASK 0x20000000
#define DMCU_INTERRUPT_STATUS__VBLANK6_INT_OCCURRED__SHIFT 0x1d
#define DMCU_INTERRUPT_STATUS__VBLANK6_INT_CLEAR_MASK 0x20000000
#define DMCU_INTERRUPT_STATUS__VBLANK6_INT_CLEAR__SHIFT 0x1d
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__ABM1_HG_READY_INT_MASK_MASK 0x1
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__ABM1_HG_READY_INT_MASK__SHIFT 0x0
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__ABM1_LS_READY_INT_MASK_MASK 0x2
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__ABM1_LS_READY_INT_MASK__SHIFT 0x1
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__ABM1_BL_UPDATE_INT_MASK_MASK 0x4
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__ABM1_BL_UPDATE_INT_MASK__SHIFT 0x2
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__SCP_INT_MASK_MASK 0x200
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__SCP_INT_MASK__SHIFT 0x9
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__UC_INTERNAL_INT_MASK_MASK 0x400
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__UC_INTERNAL_INT_MASK__SHIFT 0xa
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__UC_REG_RD_TIMEOUT_INT_MASK_MASK 0x800
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__UC_REG_RD_TIMEOUT_INT_MASK__SHIFT 0xb
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DCFE0_POWER_UP_INT_MASK_MASK 0x1000
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DCFE0_POWER_UP_INT_MASK__SHIFT 0xc
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DCFE1_POWER_UP_INT_MASK_MASK 0x2000
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DCFE1_POWER_UP_INT_MASK__SHIFT 0xd
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DCFE2_POWER_UP_INT_MASK_MASK 0x4000
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DCFE2_POWER_UP_INT_MASK__SHIFT 0xe
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DCFE3_POWER_UP_INT_MASK_MASK 0x8000
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DCFE3_POWER_UP_INT_MASK__SHIFT 0xf
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DCFE4_POWER_UP_INT_MASK_MASK 0x10000
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DCFE4_POWER_UP_INT_MASK__SHIFT 0x10
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DCFE5_POWER_UP_INT_MASK_MASK 0x20000
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DCFE5_POWER_UP_INT_MASK__SHIFT 0x11
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DCFE0_POWER_DOWN_INT_MASK_MASK 0x40000
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DCFE0_POWER_DOWN_INT_MASK__SHIFT 0x12
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DCFE1_POWER_DOWN_INT_MASK_MASK 0x80000
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DCFE1_POWER_DOWN_INT_MASK__SHIFT 0x13
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DCFE2_POWER_DOWN_INT_MASK_MASK 0x100000
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DCFE2_POWER_DOWN_INT_MASK__SHIFT 0x14
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DCFE3_POWER_DOWN_INT_MASK_MASK 0x200000
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DCFE3_POWER_DOWN_INT_MASK__SHIFT 0x15
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DCFE4_POWER_DOWN_INT_MASK_MASK 0x400000
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DCFE4_POWER_DOWN_INT_MASK__SHIFT 0x16
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DCFE5_POWER_DOWN_INT_MASK_MASK 0x800000
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DCFE5_POWER_DOWN_INT_MASK__SHIFT 0x17
#define DMCU_INTERRUPT_TO_UC_EN_MASK__ABM1_HG_READY_INT_TO_UC_EN_MASK 0x1
#define DMCU_INTERRUPT_TO_UC_EN_MASK__ABM1_HG_READY_INT_TO_UC_EN__SHIFT 0x0
#define DMCU_INTERRUPT_TO_UC_EN_MASK__ABM1_LS_READY_INT_TO_UC_EN_MASK 0x2
#define DMCU_INTERRUPT_TO_UC_EN_MASK__ABM1_LS_READY_INT_TO_UC_EN__SHIFT 0x1
#define DMCU_INTERRUPT_TO_UC_EN_MASK__ABM1_BL_UPDATE_INT_TO_UC_EN_MASK 0x4
#define DMCU_INTERRUPT_TO_UC_EN_MASK__ABM1_BL_UPDATE_INT_TO_UC_EN__SHIFT 0x2
#define DMCU_INTERRUPT_TO_UC_EN_MASK__MCP_INT_TO_UC_EN_MASK 0x8
#define DMCU_INTERRUPT_TO_UC_EN_MASK__MCP_INT_TO_UC_EN__SHIFT 0x3
#define DMCU_INTERRUPT_TO_UC_EN_MASK__EXTERNAL_SW_INT_TO_UC_EN_MASK 0x100
#define DMCU_INTERRUPT_TO_UC_EN_MASK__EXTERNAL_SW_INT_TO_UC_EN__SHIFT 0x8
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DCFE0_POWER_UP_INT_TO_UC_EN_MASK 0x1000
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DCFE0_POWER_UP_INT_TO_UC_EN__SHIFT 0xc
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DCFE1_POWER_UP_INT_TO_UC_EN_MASK 0x2000
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DCFE1_POWER_UP_INT_TO_UC_EN__SHIFT 0xd
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DCFE2_POWER_UP_INT_TO_UC_EN_MASK 0x4000
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DCFE2_POWER_UP_INT_TO_UC_EN__SHIFT 0xe
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DCFE3_POWER_UP_INT_TO_UC_EN_MASK 0x8000
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DCFE3_POWER_UP_INT_TO_UC_EN__SHIFT 0xf
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DCFE4_POWER_UP_INT_TO_UC_EN_MASK 0x10000
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DCFE4_POWER_UP_INT_TO_UC_EN__SHIFT 0x10
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DCFE5_POWER_UP_INT_TO_UC_EN_MASK 0x20000
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DCFE5_POWER_UP_INT_TO_UC_EN__SHIFT 0x11
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DCFE0_POWER_DOWN_INT_TO_UC_EN_MASK 0x40000
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DCFE0_POWER_DOWN_INT_TO_UC_EN__SHIFT 0x12
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DCFE1_POWER_DOWN_INT_TO_UC_EN_MASK 0x80000
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DCFE1_POWER_DOWN_INT_TO_UC_EN__SHIFT 0x13
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DCFE2_POWER_DOWN_INT_TO_UC_EN_MASK 0x100000
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DCFE2_POWER_DOWN_INT_TO_UC_EN__SHIFT 0x14
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DCFE3_POWER_DOWN_INT_TO_UC_EN_MASK 0x200000
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DCFE3_POWER_DOWN_INT_TO_UC_EN__SHIFT 0x15
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DCFE4_POWER_DOWN_INT_TO_UC_EN_MASK 0x400000
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DCFE4_POWER_DOWN_INT_TO_UC_EN__SHIFT 0x16
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DCFE5_POWER_DOWN_INT_TO_UC_EN_MASK 0x800000
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DCFE5_POWER_DOWN_INT_TO_UC_EN__SHIFT 0x17
#define DMCU_INTERRUPT_TO_UC_EN_MASK__VBLANK1_INT_TO_UC_EN_MASK 0x1000000
#define DMCU_INTERRUPT_TO_UC_EN_MASK__VBLANK1_INT_TO_UC_EN__SHIFT 0x18
#define DMCU_INTERRUPT_TO_UC_EN_MASK__VBLANK2_INT_TO_UC_EN_MASK 0x2000000
#define DMCU_INTERRUPT_TO_UC_EN_MASK__VBLANK2_INT_TO_UC_EN__SHIFT 0x19
#define DMCU_INTERRUPT_TO_UC_EN_MASK__VBLANK3_INT_TO_UC_EN_MASK 0x4000000
#define DMCU_INTERRUPT_TO_UC_EN_MASK__VBLANK3_INT_TO_UC_EN__SHIFT 0x1a
#define DMCU_INTERRUPT_TO_UC_EN_MASK__VBLANK4_INT_TO_UC_EN_MASK 0x8000000
#define DMCU_INTERRUPT_TO_UC_EN_MASK__VBLANK4_INT_TO_UC_EN__SHIFT 0x1b
#define DMCU_INTERRUPT_TO_UC_EN_MASK__VBLANK5_INT_TO_UC_EN_MASK 0x10000000
#define DMCU_INTERRUPT_TO_UC_EN_MASK__VBLANK5_INT_TO_UC_EN__SHIFT 0x1c
#define DMCU_INTERRUPT_TO_UC_EN_MASK__VBLANK6_INT_TO_UC_EN_MASK 0x20000000
#define DMCU_INTERRUPT_TO_UC_EN_MASK__VBLANK6_INT_TO_UC_EN__SHIFT 0x1d
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__ABM1_HG_READY_INT_XIRQ_IRQ_SEL_MASK 0x1
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__ABM1_HG_READY_INT_XIRQ_IRQ_SEL__SHIFT 0x0
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__ABM1_LS_READY_INT_XIRQ_IRQ_SEL_MASK 0x2
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__ABM1_LS_READY_INT_XIRQ_IRQ_SEL__SHIFT 0x1
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__ABM1_BL_UPDATE_INT_XIRQ_IRQ_SEL_MASK 0x4
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__ABM1_BL_UPDATE_INT_XIRQ_IRQ_SEL__SHIFT 0x2
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__MCP_INT_XIRQ_IRQ_SEL_MASK 0x8
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__MCP_INT_XIRQ_IRQ_SEL__SHIFT 0x3
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__EXTERNAL_SW_INT_XIRQ_IRQ_SEL_MASK 0x100
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__EXTERNAL_SW_INT_XIRQ_IRQ_SEL__SHIFT 0x8
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DCFE0_POWER_UP_INT_XIRQ_IRQ_SEL_MASK 0x1000
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DCFE0_POWER_UP_INT_XIRQ_IRQ_SEL__SHIFT 0xc
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DCFE1_POWER_UP_INT_XIRQ_IRQ_SEL_MASK 0x2000
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DCFE1_POWER_UP_INT_XIRQ_IRQ_SEL__SHIFT 0xd
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DCFE2_POWER_UP_INT_XIRQ_IRQ_SEL_MASK 0x4000
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DCFE2_POWER_UP_INT_XIRQ_IRQ_SEL__SHIFT 0xe
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DCFE3_POWER_UP_INT_XIRQ_IRQ_SEL_MASK 0x8000
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DCFE3_POWER_UP_INT_XIRQ_IRQ_SEL__SHIFT 0xf
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DCFE4_POWER_UP_INT_XIRQ_IRQ_SEL_MASK 0x10000
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DCFE4_POWER_UP_INT_XIRQ_IRQ_SEL__SHIFT 0x10
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DCFE5_POWER_UP_INT_XIRQ_IRQ_SEL_MASK 0x20000
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DCFE5_POWER_UP_INT_XIRQ_IRQ_SEL__SHIFT 0x11
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DCFE0_POWER_DOWN_INT_XIRQ_IRQ_SEL_MASK 0x40000
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DCFE0_POWER_DOWN_INT_XIRQ_IRQ_SEL__SHIFT 0x12
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DCFE1_POWER_DOWN_INT_XIRQ_IRQ_SEL_MASK 0x80000
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DCFE1_POWER_DOWN_INT_XIRQ_IRQ_SEL__SHIFT 0x13
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DCFE2_POWER_DOWN_INT_XIRQ_IRQ_SEL_MASK 0x100000
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DCFE2_POWER_DOWN_INT_XIRQ_IRQ_SEL__SHIFT 0x14
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DCFE3_POWER_DOWN_INT_XIRQ_IRQ_SEL_MASK 0x200000
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DCFE3_POWER_DOWN_INT_XIRQ_IRQ_SEL__SHIFT 0x15
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DCFE4_POWER_DOWN_INT_XIRQ_IRQ_SEL_MASK 0x400000
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DCFE4_POWER_DOWN_INT_XIRQ_IRQ_SEL__SHIFT 0x16
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DCFE5_POWER_DOWN_INT_XIRQ_IRQ_SEL_MASK 0x800000
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DCFE5_POWER_DOWN_INT_XIRQ_IRQ_SEL__SHIFT 0x17
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__VBLANK1_INT_XIRQ_IRQ_SEL_MASK 0x1000000
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__VBLANK1_INT_XIRQ_IRQ_SEL__SHIFT 0x18
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__VBLANK2_INT_XIRQ_IRQ_SEL_MASK 0x2000000
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__VBLANK2_INT_XIRQ_IRQ_SEL__SHIFT 0x19
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__VBLANK3_INT_XIRQ_IRQ_SEL_MASK 0x4000000
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__VBLANK3_INT_XIRQ_IRQ_SEL__SHIFT 0x1a
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__VBLANK4_INT_XIRQ_IRQ_SEL_MASK 0x8000000
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__VBLANK4_INT_XIRQ_IRQ_SEL__SHIFT 0x1b
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__VBLANK5_INT_XIRQ_IRQ_SEL_MASK 0x10000000
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__VBLANK5_INT_XIRQ_IRQ_SEL__SHIFT 0x1c
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__VBLANK6_INT_XIRQ_IRQ_SEL_MASK 0x20000000
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__VBLANK6_INT_XIRQ_IRQ_SEL__SHIFT 0x1d
#define DC_DMCU_SCRATCH__DMCU_SCRATCH_MASK 0xffffffff
#define DC_DMCU_SCRATCH__DMCU_SCRATCH__SHIFT 0x0
#define DMCU_INT_CNT__DMCU_ABM1_HG_READY_INT_CNT_MASK 0xff
#define DMCU_INT_CNT__DMCU_ABM1_HG_READY_INT_CNT__SHIFT 0x0
#define DMCU_INT_CNT__DMCU_ABM1_LS_READY_INT_CNT_MASK 0xff00
#define DMCU_INT_CNT__DMCU_ABM1_LS_READY_INT_CNT__SHIFT 0x8
#define DMCU_INT_CNT__DMCU_ABM1_BL_UPDATE_INT_CNT_MASK 0xff0000
#define DMCU_INT_CNT__DMCU_ABM1_BL_UPDATE_INT_CNT__SHIFT 0x10
#define DMCU_FW_CHECKSUM_SMPL_BYTE_POS__DMCU_FW_CHECKSUM_LO_SMPL_BYTE_POS_MASK 0x3
#define DMCU_FW_CHECKSUM_SMPL_BYTE_POS__DMCU_FW_CHECKSUM_LO_SMPL_BYTE_POS__SHIFT 0x0
#define DMCU_FW_CHECKSUM_SMPL_BYTE_POS__DMCU_FW_CHECKSUM_HI_SMPL_BYTE_POS_MASK 0xc
#define DMCU_FW_CHECKSUM_SMPL_BYTE_POS__DMCU_FW_CHECKSUM_HI_SMPL_BYTE_POS__SHIFT 0x2
#define DMCU_UC_CLK_GATING_CNTL__UC_IRAM_RD_DELAY_MASK 0x7
#define DMCU_UC_CLK_GATING_CNTL__UC_IRAM_RD_DELAY__SHIFT 0x0
#define DMCU_UC_CLK_GATING_CNTL__UC_ERAM_RD_DELAY_MASK 0x700
#define DMCU_UC_CLK_GATING_CNTL__UC_ERAM_RD_DELAY__SHIFT 0x8
#define DMCU_UC_CLK_GATING_CNTL__UC_RBBM_RD_CLK_GATING_EN_MASK 0x10000
#define DMCU_UC_CLK_GATING_CNTL__UC_RBBM_RD_CLK_GATING_EN__SHIFT 0x10
#define MASTER_COMM_DATA_REG1__MASTER_COMM_DATA_REG1_BYTE0_MASK 0xff
#define MASTER_COMM_DATA_REG1__MASTER_COMM_DATA_REG1_BYTE0__SHIFT 0x0
#define MASTER_COMM_DATA_REG1__MASTER_COMM_DATA_REG1_BYTE1_MASK 0xff00
#define MASTER_COMM_DATA_REG1__MASTER_COMM_DATA_REG1_BYTE1__SHIFT 0x8
#define MASTER_COMM_DATA_REG1__MASTER_COMM_DATA_REG1_BYTE2_MASK 0xff0000
#define MASTER_COMM_DATA_REG1__MASTER_COMM_DATA_REG1_BYTE2__SHIFT 0x10
#define MASTER_COMM_DATA_REG1__MASTER_COMM_DATA_REG1_BYTE3_MASK 0xff000000
#define MASTER_COMM_DATA_REG1__MASTER_COMM_DATA_REG1_BYTE3__SHIFT 0x18
#define MASTER_COMM_DATA_REG2__MASTER_COMM_DATA_REG2_BYTE0_MASK 0xff
#define MASTER_COMM_DATA_REG2__MASTER_COMM_DATA_REG2_BYTE0__SHIFT 0x0
#define MASTER_COMM_DATA_REG2__MASTER_COMM_DATA_REG2_BYTE1_MASK 0xff00
#define MASTER_COMM_DATA_REG2__MASTER_COMM_DATA_REG2_BYTE1__SHIFT 0x8
#define MASTER_COMM_DATA_REG2__MASTER_COMM_DATA_REG2_BYTE2_MASK 0xff0000
#define MASTER_COMM_DATA_REG2__MASTER_COMM_DATA_REG2_BYTE2__SHIFT 0x10
#define MASTER_COMM_DATA_REG2__MASTER_COMM_DATA_REG2_BYTE3_MASK 0xff000000
#define MASTER_COMM_DATA_REG2__MASTER_COMM_DATA_REG2_BYTE3__SHIFT 0x18
#define MASTER_COMM_DATA_REG3__MASTER_COMM_DATA_REG3_BYTE0_MASK 0xff
#define MASTER_COMM_DATA_REG3__MASTER_COMM_DATA_REG3_BYTE0__SHIFT 0x0
#define MASTER_COMM_DATA_REG3__MASTER_COMM_DATA_REG3_BYTE1_MASK 0xff00
#define MASTER_COMM_DATA_REG3__MASTER_COMM_DATA_REG3_BYTE1__SHIFT 0x8
#define MASTER_COMM_DATA_REG3__MASTER_COMM_DATA_REG3_BYTE2_MASK 0xff0000
#define MASTER_COMM_DATA_REG3__MASTER_COMM_DATA_REG3_BYTE2__SHIFT 0x10
#define MASTER_COMM_DATA_REG3__MASTER_COMM_DATA_REG3_BYTE3_MASK 0xff000000
#define MASTER_COMM_DATA_REG3__MASTER_COMM_DATA_REG3_BYTE3__SHIFT 0x18
#define MASTER_COMM_CMD_REG__MASTER_COMM_CMD_REG_BYTE0_MASK 0xff
#define MASTER_COMM_CMD_REG__MASTER_COMM_CMD_REG_BYTE0__SHIFT 0x0
#define MASTER_COMM_CMD_REG__MASTER_COMM_CMD_REG_BYTE1_MASK 0xff00
#define MASTER_COMM_CMD_REG__MASTER_COMM_CMD_REG_BYTE1__SHIFT 0x8
#define MASTER_COMM_CMD_REG__MASTER_COMM_CMD_REG_BYTE2_MASK 0xff0000
#define MASTER_COMM_CMD_REG__MASTER_COMM_CMD_REG_BYTE2__SHIFT 0x10
#define MASTER_COMM_CMD_REG__MASTER_COMM_CMD_REG_BYTE3_MASK 0xff000000
#define MASTER_COMM_CMD_REG__MASTER_COMM_CMD_REG_BYTE3__SHIFT 0x18
#define MASTER_COMM_CNTL_REG__MASTER_COMM_INTERRUPT_MASK 0x1
#define MASTER_COMM_CNTL_REG__MASTER_COMM_INTERRUPT__SHIFT 0x0
#define SLAVE_COMM_DATA_REG1__SLAVE_COMM_DATA_REG1_BYTE0_MASK 0xff
#define SLAVE_COMM_DATA_REG1__SLAVE_COMM_DATA_REG1_BYTE0__SHIFT 0x0
#define SLAVE_COMM_DATA_REG1__SLAVE_COMM_DATA_REG1_BYTE1_MASK 0xff00
#define SLAVE_COMM_DATA_REG1__SLAVE_COMM_DATA_REG1_BYTE1__SHIFT 0x8
#define SLAVE_COMM_DATA_REG1__SLAVE_COMM_DATA_REG1_BYTE2_MASK 0xff0000
#define SLAVE_COMM_DATA_REG1__SLAVE_COMM_DATA_REG1_BYTE2__SHIFT 0x10
#define SLAVE_COMM_DATA_REG1__SLAVE_COMM_DATA_REG1_BYTE3_MASK 0xff000000
#define SLAVE_COMM_DATA_REG1__SLAVE_COMM_DATA_REG1_BYTE3__SHIFT 0x18
#define SLAVE_COMM_DATA_REG2__SLAVE_COMM_DATA_REG2_BYTE0_MASK 0xff
#define SLAVE_COMM_DATA_REG2__SLAVE_COMM_DATA_REG2_BYTE0__SHIFT 0x0
#define SLAVE_COMM_DATA_REG2__SLAVE_COMM_DATA_REG2_BYTE1_MASK 0xff00
#define SLAVE_COMM_DATA_REG2__SLAVE_COMM_DATA_REG2_BYTE1__SHIFT 0x8
#define SLAVE_COMM_DATA_REG2__SLAVE_COMM_DATA_REG2_BYTE2_MASK 0xff0000
#define SLAVE_COMM_DATA_REG2__SLAVE_COMM_DATA_REG2_BYTE2__SHIFT 0x10
#define SLAVE_COMM_DATA_REG2__SLAVE_COMM_DATA_REG2_BYTE3_MASK 0xff000000
#define SLAVE_COMM_DATA_REG2__SLAVE_COMM_DATA_REG2_BYTE3__SHIFT 0x18
#define SLAVE_COMM_DATA_REG3__SLAVE_COMM_DATA_REG3_BYTE0_MASK 0xff
#define SLAVE_COMM_DATA_REG3__SLAVE_COMM_DATA_REG3_BYTE0__SHIFT 0x0
#define SLAVE_COMM_DATA_REG3__SLAVE_COMM_DATA_REG3_BYTE1_MASK 0xff00
#define SLAVE_COMM_DATA_REG3__SLAVE_COMM_DATA_REG3_BYTE1__SHIFT 0x8
#define SLAVE_COMM_DATA_REG3__SLAVE_COMM_DATA_REG3_BYTE2_MASK 0xff0000
#define SLAVE_COMM_DATA_REG3__SLAVE_COMM_DATA_REG3_BYTE2__SHIFT 0x10
#define SLAVE_COMM_DATA_REG3__SLAVE_COMM_DATA_REG3_BYTE3_MASK 0xff000000
#define SLAVE_COMM_DATA_REG3__SLAVE_COMM_DATA_REG3_BYTE3__SHIFT 0x18
#define SLAVE_COMM_CMD_REG__SLAVE_COMM_CMD_REG_BYTE0_MASK 0xff
#define SLAVE_COMM_CMD_REG__SLAVE_COMM_CMD_REG_BYTE0__SHIFT 0x0
#define SLAVE_COMM_CMD_REG__SLAVE_COMM_CMD_REG_BYTE1_MASK 0xff00
#define SLAVE_COMM_CMD_REG__SLAVE_COMM_CMD_REG_BYTE1__SHIFT 0x8
#define SLAVE_COMM_CMD_REG__SLAVE_COMM_CMD_REG_BYTE2_MASK 0xff0000
#define SLAVE_COMM_CMD_REG__SLAVE_COMM_CMD_REG_BYTE2__SHIFT 0x10
#define SLAVE_COMM_CMD_REG__SLAVE_COMM_CMD_REG_BYTE3_MASK 0xff000000
#define SLAVE_COMM_CMD_REG__SLAVE_COMM_CMD_REG_BYTE3__SHIFT 0x18
#define SLAVE_COMM_CNTL_REG__SLAVE_COMM_INTERRUPT_MASK 0x1
#define SLAVE_COMM_CNTL_REG__SLAVE_COMM_INTERRUPT__SHIFT 0x0
#define SLAVE_COMM_CNTL_REG__COMM_PORT_MSG_TO_HOST_IN_PROGRESS_MASK 0x100
#define SLAVE_COMM_CNTL_REG__COMM_PORT_MSG_TO_HOST_IN_PROGRESS__SHIFT 0x8
#define DMCU_TEST_DEBUG_INDEX__DMCU_TEST_DEBUG_INDEX_MASK 0xff
#define DMCU_TEST_DEBUG_INDEX__DMCU_TEST_DEBUG_INDEX__SHIFT 0x0
#define DMCU_TEST_DEBUG_INDEX__DMCU_TEST_DEBUG_WRITE_EN_MASK 0x100
#define DMCU_TEST_DEBUG_INDEX__DMCU_TEST_DEBUG_WRITE_EN__SHIFT 0x8
#define DMCU_TEST_DEBUG_DATA__DMCU_TEST_DEBUG_DATA_MASK 0xffffffff
#define DMCU_TEST_DEBUG_DATA__DMCU_TEST_DEBUG_DATA__SHIFT 0x0
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER0_INT_OCCURRED_MASK 0x1
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER0_INT_OCCURRED__SHIFT 0x0
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER0_INT_CLEAR_MASK 0x1
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER0_INT_CLEAR__SHIFT 0x0
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER1_INT_OCCURRED_MASK 0x2
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER1_INT_OCCURRED__SHIFT 0x1
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER1_INT_CLEAR_MASK 0x2
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER1_INT_CLEAR__SHIFT 0x1
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER2_INT_OCCURRED_MASK 0x4
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER2_INT_OCCURRED__SHIFT 0x2
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER2_INT_CLEAR_MASK 0x4
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER2_INT_CLEAR__SHIFT 0x2
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER3_INT_OCCURRED_MASK 0x8
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER3_INT_OCCURRED__SHIFT 0x3
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER3_INT_CLEAR_MASK 0x8
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER3_INT_CLEAR__SHIFT 0x3
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER4_INT_OCCURRED_MASK 0x10
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER4_INT_OCCURRED__SHIFT 0x4
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER4_INT_CLEAR_MASK 0x10
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER4_INT_CLEAR__SHIFT 0x4
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER5_INT_OCCURRED_MASK 0x20
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER5_INT_OCCURRED__SHIFT 0x5
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER5_INT_CLEAR_MASK 0x20
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER5_INT_CLEAR__SHIFT 0x5
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER6_INT_OCCURRED_MASK 0x40
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER6_INT_OCCURRED__SHIFT 0x6
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER6_INT_CLEAR_MASK 0x40
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER6_INT_CLEAR__SHIFT 0x6
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER7_INT_OCCURRED_MASK 0x80
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER7_INT_OCCURRED__SHIFT 0x7
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER7_INT_CLEAR_MASK 0x80
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER7_INT_CLEAR__SHIFT 0x7
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER0_INT_OCCURRED_MASK 0x100
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER0_INT_OCCURRED__SHIFT 0x8
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER0_INT_CLEAR_MASK 0x100
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER0_INT_CLEAR__SHIFT 0x8
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER1_INT_OCCURRED_MASK 0x200
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER1_INT_OCCURRED__SHIFT 0x9
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER1_INT_CLEAR_MASK 0x200
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER1_INT_CLEAR__SHIFT 0x9
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER2_INT_OCCURRED_MASK 0x400
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER2_INT_OCCURRED__SHIFT 0xa
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER2_INT_CLEAR_MASK 0x400
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER2_INT_CLEAR__SHIFT 0xa
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER3_INT_OCCURRED_MASK 0x800
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER3_INT_OCCURRED__SHIFT 0xb
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER3_INT_CLEAR_MASK 0x800
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER3_INT_CLEAR__SHIFT 0xb
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER4_INT_OCCURRED_MASK 0x1000
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER4_INT_OCCURRED__SHIFT 0xc
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER4_INT_CLEAR_MASK 0x1000
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER4_INT_CLEAR__SHIFT 0xc
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER5_INT_OCCURRED_MASK 0x2000
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER5_INT_OCCURRED__SHIFT 0xd
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER5_INT_CLEAR_MASK 0x2000
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER5_INT_CLEAR__SHIFT 0xd
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER6_INT_OCCURRED_MASK 0x4000
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER6_INT_OCCURRED__SHIFT 0xe
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER6_INT_CLEAR_MASK 0x4000
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER6_INT_CLEAR__SHIFT 0xe
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER7_INT_OCCURRED_MASK 0x8000
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER7_INT_OCCURRED__SHIFT 0xf
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER7_INT_CLEAR_MASK 0x8000
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER7_INT_CLEAR__SHIFT 0xf
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER0_INT_OCCURRED_MASK 0x10000
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER0_INT_OCCURRED__SHIFT 0x10
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER0_INT_CLEAR_MASK 0x10000
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER0_INT_CLEAR__SHIFT 0x10
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER1_INT_OCCURRED_MASK 0x20000
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER1_INT_OCCURRED__SHIFT 0x11
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER1_INT_CLEAR_MASK 0x20000
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER1_INT_CLEAR__SHIFT 0x11
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER2_INT_OCCURRED_MASK 0x40000
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER2_INT_OCCURRED__SHIFT 0x12
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER2_INT_CLEAR_MASK 0x40000
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER2_INT_CLEAR__SHIFT 0x12
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER3_INT_OCCURRED_MASK 0x80000
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER3_INT_OCCURRED__SHIFT 0x13
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER3_INT_CLEAR_MASK 0x80000
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER3_INT_CLEAR__SHIFT 0x13
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER4_INT_OCCURRED_MASK 0x100000
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER4_INT_OCCURRED__SHIFT 0x14
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER4_INT_CLEAR_MASK 0x100000
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER4_INT_CLEAR__SHIFT 0x14
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER5_INT_OCCURRED_MASK 0x200000
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER5_INT_OCCURRED__SHIFT 0x15
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER5_INT_CLEAR_MASK 0x200000
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER5_INT_CLEAR__SHIFT 0x15
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER6_INT_OCCURRED_MASK 0x400000
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER6_INT_OCCURRED__SHIFT 0x16
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER6_INT_CLEAR_MASK 0x400000
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER6_INT_CLEAR__SHIFT 0x16
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER7_INT_OCCURRED_MASK 0x800000
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER7_INT_OCCURRED__SHIFT 0x17
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER7_INT_CLEAR_MASK 0x800000
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER7_INT_CLEAR__SHIFT 0x17
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER_OFF_INT_OCCURRED_MASK 0x1000000
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER_OFF_INT_OCCURRED__SHIFT 0x18
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER_OFF_INT_CLEAR_MASK 0x1000000
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER_OFF_INT_CLEAR__SHIFT 0x18
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER_OFF_INT_OCCURRED_MASK 0x2000000
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER_OFF_INT_OCCURRED__SHIFT 0x19
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER_OFF_INT_CLEAR_MASK 0x2000000
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER_OFF_INT_CLEAR__SHIFT 0x19
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER_OFF_INT_OCCURRED_MASK 0x4000000
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER_OFF_INT_OCCURRED__SHIFT 0x1a
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER_OFF_INT_CLEAR_MASK 0x4000000
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER_OFF_INT_CLEAR__SHIFT 0x1a
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER0_INT_OCCURRED_MASK 0x1
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER0_INT_OCCURRED__SHIFT 0x0
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER0_INT_CLEAR_MASK 0x1
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER0_INT_CLEAR__SHIFT 0x0
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER1_INT_OCCURRED_MASK 0x2
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER1_INT_OCCURRED__SHIFT 0x1
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER1_INT_CLEAR_MASK 0x2
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER1_INT_CLEAR__SHIFT 0x1
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER2_INT_OCCURRED_MASK 0x4
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER2_INT_OCCURRED__SHIFT 0x2
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER2_INT_CLEAR_MASK 0x4
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER2_INT_CLEAR__SHIFT 0x2
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER3_INT_OCCURRED_MASK 0x8
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER3_INT_OCCURRED__SHIFT 0x3
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER3_INT_CLEAR_MASK 0x8
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER3_INT_CLEAR__SHIFT 0x3
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER4_INT_OCCURRED_MASK 0x10
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER4_INT_OCCURRED__SHIFT 0x4
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER4_INT_CLEAR_MASK 0x10
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER4_INT_CLEAR__SHIFT 0x4
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER5_INT_OCCURRED_MASK 0x20
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER5_INT_OCCURRED__SHIFT 0x5
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER5_INT_CLEAR_MASK 0x20
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER5_INT_CLEAR__SHIFT 0x5
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER6_INT_OCCURRED_MASK 0x40
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER6_INT_OCCURRED__SHIFT 0x6
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER6_INT_CLEAR_MASK 0x40
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER6_INT_CLEAR__SHIFT 0x6
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER7_INT_OCCURRED_MASK 0x80
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER7_INT_OCCURRED__SHIFT 0x7
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER7_INT_CLEAR_MASK 0x80
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER7_INT_CLEAR__SHIFT 0x7
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER0_INT_OCCURRED_MASK 0x100
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER0_INT_OCCURRED__SHIFT 0x8
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER0_INT_CLEAR_MASK 0x100
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER0_INT_CLEAR__SHIFT 0x8
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER1_INT_OCCURRED_MASK 0x200
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER1_INT_OCCURRED__SHIFT 0x9
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER1_INT_CLEAR_MASK 0x200
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER1_INT_CLEAR__SHIFT 0x9
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER2_INT_OCCURRED_MASK 0x400
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER2_INT_OCCURRED__SHIFT 0xa
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER2_INT_CLEAR_MASK 0x400
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER2_INT_CLEAR__SHIFT 0xa
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER3_INT_OCCURRED_MASK 0x800
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER3_INT_OCCURRED__SHIFT 0xb
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER3_INT_CLEAR_MASK 0x800
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER3_INT_CLEAR__SHIFT 0xb
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER4_INT_OCCURRED_MASK 0x1000
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER4_INT_OCCURRED__SHIFT 0xc
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER4_INT_CLEAR_MASK 0x1000
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER4_INT_CLEAR__SHIFT 0xc
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER5_INT_OCCURRED_MASK 0x2000
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER5_INT_OCCURRED__SHIFT 0xd
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER5_INT_CLEAR_MASK 0x2000
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER5_INT_CLEAR__SHIFT 0xd
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER6_INT_OCCURRED_MASK 0x4000
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER6_INT_OCCURRED__SHIFT 0xe
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER6_INT_CLEAR_MASK 0x4000
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER6_INT_CLEAR__SHIFT 0xe
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER7_INT_OCCURRED_MASK 0x8000
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER7_INT_OCCURRED__SHIFT 0xf
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER7_INT_CLEAR_MASK 0x8000
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER7_INT_CLEAR__SHIFT 0xf
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER0_INT_OCCURRED_MASK 0x10000
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER0_INT_OCCURRED__SHIFT 0x10
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER0_INT_CLEAR_MASK 0x10000
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER0_INT_CLEAR__SHIFT 0x10
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER1_INT_OCCURRED_MASK 0x20000
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER1_INT_OCCURRED__SHIFT 0x11
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER1_INT_CLEAR_MASK 0x20000
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER1_INT_CLEAR__SHIFT 0x11
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER2_INT_OCCURRED_MASK 0x40000
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER2_INT_OCCURRED__SHIFT 0x12
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER2_INT_CLEAR_MASK 0x40000
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER2_INT_CLEAR__SHIFT 0x12
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER3_INT_OCCURRED_MASK 0x80000
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER3_INT_OCCURRED__SHIFT 0x13
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER3_INT_CLEAR_MASK 0x80000
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER3_INT_CLEAR__SHIFT 0x13
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER4_INT_OCCURRED_MASK 0x100000
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER4_INT_OCCURRED__SHIFT 0x14
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER4_INT_CLEAR_MASK 0x100000
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER4_INT_CLEAR__SHIFT 0x14
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER5_INT_OCCURRED_MASK 0x200000
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER5_INT_OCCURRED__SHIFT 0x15
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER5_INT_CLEAR_MASK 0x200000
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER5_INT_CLEAR__SHIFT 0x15
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER6_INT_OCCURRED_MASK 0x400000
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER6_INT_OCCURRED__SHIFT 0x16
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER6_INT_CLEAR_MASK 0x400000
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER6_INT_CLEAR__SHIFT 0x16
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER7_INT_OCCURRED_MASK 0x800000
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER7_INT_OCCURRED__SHIFT 0x17
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER7_INT_CLEAR_MASK 0x800000
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER7_INT_CLEAR__SHIFT 0x17
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER_OFF_INT_OCCURRED_MASK 0x1000000
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER_OFF_INT_OCCURRED__SHIFT 0x18
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER_OFF_INT_CLEAR_MASK 0x1000000
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER_OFF_INT_CLEAR__SHIFT 0x18
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER_OFF_INT_OCCURRED_MASK 0x2000000
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER_OFF_INT_OCCURRED__SHIFT 0x19
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER_OFF_INT_CLEAR_MASK 0x2000000
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER_OFF_INT_CLEAR__SHIFT 0x19
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER_OFF_INT_OCCURRED_MASK 0x4000000
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER_OFF_INT_OCCURRED__SHIFT 0x1a
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER_OFF_INT_CLEAR_MASK 0x4000000
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER_OFF_INT_CLEAR__SHIFT 0x1a
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER0_INT_OCCURRED_MASK 0x1
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER0_INT_OCCURRED__SHIFT 0x0
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER0_INT_CLEAR_MASK 0x1
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER0_INT_CLEAR__SHIFT 0x0
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER1_INT_OCCURRED_MASK 0x2
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER1_INT_OCCURRED__SHIFT 0x1
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER1_INT_CLEAR_MASK 0x2
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER1_INT_CLEAR__SHIFT 0x1
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER2_INT_OCCURRED_MASK 0x4
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER2_INT_OCCURRED__SHIFT 0x2
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER2_INT_CLEAR_MASK 0x4
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER2_INT_CLEAR__SHIFT 0x2
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER3_INT_OCCURRED_MASK 0x8
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER3_INT_OCCURRED__SHIFT 0x3
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER3_INT_CLEAR_MASK 0x8
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER3_INT_CLEAR__SHIFT 0x3
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER4_INT_OCCURRED_MASK 0x10
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER4_INT_OCCURRED__SHIFT 0x4
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER4_INT_CLEAR_MASK 0x10
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER4_INT_CLEAR__SHIFT 0x4
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER5_INT_OCCURRED_MASK 0x20
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER5_INT_OCCURRED__SHIFT 0x5
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER5_INT_CLEAR_MASK 0x20
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER5_INT_CLEAR__SHIFT 0x5
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER6_INT_OCCURRED_MASK 0x40
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER6_INT_OCCURRED__SHIFT 0x6
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER6_INT_CLEAR_MASK 0x40
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER6_INT_CLEAR__SHIFT 0x6
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER7_INT_OCCURRED_MASK 0x80
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER7_INT_OCCURRED__SHIFT 0x7
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER7_INT_CLEAR_MASK 0x80
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER7_INT_CLEAR__SHIFT 0x7
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER0_INT_OCCURRED_MASK 0x100
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER0_INT_OCCURRED__SHIFT 0x8
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER0_INT_CLEAR_MASK 0x100
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER0_INT_CLEAR__SHIFT 0x8
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER1_INT_OCCURRED_MASK 0x200
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER1_INT_OCCURRED__SHIFT 0x9
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER1_INT_CLEAR_MASK 0x200
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER1_INT_CLEAR__SHIFT 0x9
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER2_INT_OCCURRED_MASK 0x400
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER2_INT_OCCURRED__SHIFT 0xa
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER2_INT_CLEAR_MASK 0x400
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER2_INT_CLEAR__SHIFT 0xa
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER3_INT_OCCURRED_MASK 0x800
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER3_INT_OCCURRED__SHIFT 0xb
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER3_INT_CLEAR_MASK 0x800
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER3_INT_CLEAR__SHIFT 0xb
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER4_INT_OCCURRED_MASK 0x1000
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER4_INT_OCCURRED__SHIFT 0xc
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER4_INT_CLEAR_MASK 0x1000
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER4_INT_CLEAR__SHIFT 0xc
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER5_INT_OCCURRED_MASK 0x2000
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER5_INT_OCCURRED__SHIFT 0xd
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER5_INT_CLEAR_MASK 0x2000
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER5_INT_CLEAR__SHIFT 0xd
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER6_INT_OCCURRED_MASK 0x4000
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER6_INT_OCCURRED__SHIFT 0xe
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER6_INT_CLEAR_MASK 0x4000
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER6_INT_CLEAR__SHIFT 0xe
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER7_INT_OCCURRED_MASK 0x8000
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER7_INT_OCCURRED__SHIFT 0xf
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER7_INT_CLEAR_MASK 0x8000
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER7_INT_CLEAR__SHIFT 0xf
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER0_INT_OCCURRED_MASK 0x10000
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER0_INT_OCCURRED__SHIFT 0x10
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER0_INT_CLEAR_MASK 0x10000
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER0_INT_CLEAR__SHIFT 0x10
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER1_INT_OCCURRED_MASK 0x20000
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER1_INT_OCCURRED__SHIFT 0x11
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER1_INT_CLEAR_MASK 0x20000
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER1_INT_CLEAR__SHIFT 0x11
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER2_INT_OCCURRED_MASK 0x40000
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER2_INT_OCCURRED__SHIFT 0x12
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER2_INT_CLEAR_MASK 0x40000
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER2_INT_CLEAR__SHIFT 0x12
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER3_INT_OCCURRED_MASK 0x80000
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER3_INT_OCCURRED__SHIFT 0x13
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER3_INT_CLEAR_MASK 0x80000
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER3_INT_CLEAR__SHIFT 0x13
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER4_INT_OCCURRED_MASK 0x100000
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER4_INT_OCCURRED__SHIFT 0x14
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER4_INT_CLEAR_MASK 0x100000
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER4_INT_CLEAR__SHIFT 0x14
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER5_INT_OCCURRED_MASK 0x200000
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER5_INT_OCCURRED__SHIFT 0x15
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER5_INT_CLEAR_MASK 0x200000
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER5_INT_CLEAR__SHIFT 0x15
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER6_INT_OCCURRED_MASK 0x400000
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER6_INT_OCCURRED__SHIFT 0x16
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER6_INT_CLEAR_MASK 0x400000
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER6_INT_CLEAR__SHIFT 0x16
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER7_INT_OCCURRED_MASK 0x800000
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER7_INT_OCCURRED__SHIFT 0x17
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER7_INT_CLEAR_MASK 0x800000
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER7_INT_CLEAR__SHIFT 0x17
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER_OFF_INT_OCCURRED_MASK 0x1000000
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER_OFF_INT_OCCURRED__SHIFT 0x18
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER_OFF_INT_CLEAR_MASK 0x1000000
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER_OFF_INT_CLEAR__SHIFT 0x18
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER_OFF_INT_OCCURRED_MASK 0x2000000
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER_OFF_INT_OCCURRED__SHIFT 0x19
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER_OFF_INT_CLEAR_MASK 0x2000000
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER_OFF_INT_CLEAR__SHIFT 0x19
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER_OFF_INT_OCCURRED_MASK 0x4000000
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER_OFF_INT_OCCURRED__SHIFT 0x1a
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER_OFF_INT_CLEAR_MASK 0x4000000
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER_OFF_INT_CLEAR__SHIFT 0x1a
#define DMCU_PERFMON_INTERRUPT_STATUS4__SCANIN_PERFMON_COUNTER0_INT_OCCURRED_MASK 0x1
#define DMCU_PERFMON_INTERRUPT_STATUS4__SCANIN_PERFMON_COUNTER0_INT_OCCURRED__SHIFT 0x0
#define DMCU_PERFMON_INTERRUPT_STATUS4__SCANIN_PERFMON_COUNTER0_INT_CLEAR_MASK 0x1
#define DMCU_PERFMON_INTERRUPT_STATUS4__SCANIN_PERFMON_COUNTER0_INT_CLEAR__SHIFT 0x0
#define DMCU_PERFMON_INTERRUPT_STATUS4__SCANIN_PERFMON_COUNTER1_INT_OCCURRED_MASK 0x2
#define DMCU_PERFMON_INTERRUPT_STATUS4__SCANIN_PERFMON_COUNTER1_INT_OCCURRED__SHIFT 0x1
#define DMCU_PERFMON_INTERRUPT_STATUS4__SCANIN_PERFMON_COUNTER1_INT_CLEAR_MASK 0x2
#define DMCU_PERFMON_INTERRUPT_STATUS4__SCANIN_PERFMON_COUNTER1_INT_CLEAR__SHIFT 0x1
#define DMCU_PERFMON_INTERRUPT_STATUS4__SCANIN_PERFMON_COUNTER2_INT_OCCURRED_MASK 0x4
#define DMCU_PERFMON_INTERRUPT_STATUS4__SCANIN_PERFMON_COUNTER2_INT_OCCURRED__SHIFT 0x2
#define DMCU_PERFMON_INTERRUPT_STATUS4__SCANIN_PERFMON_COUNTER2_INT_CLEAR_MASK 0x4
#define DMCU_PERFMON_INTERRUPT_STATUS4__SCANIN_PERFMON_COUNTER2_INT_CLEAR__SHIFT 0x2
#define DMCU_PERFMON_INTERRUPT_STATUS4__SCANIN_PERFMON_COUNTER3_INT_OCCURRED_MASK 0x8
#define DMCU_PERFMON_INTERRUPT_STATUS4__SCANIN_PERFMON_COUNTER3_INT_OCCURRED__SHIFT 0x3
#define DMCU_PERFMON_INTERRUPT_STATUS4__SCANIN_PERFMON_COUNTER3_INT_CLEAR_MASK 0x8
#define DMCU_PERFMON_INTERRUPT_STATUS4__SCANIN_PERFMON_COUNTER3_INT_CLEAR__SHIFT 0x3
#define DMCU_PERFMON_INTERRUPT_STATUS4__SCANIN_PERFMON_COUNTER4_INT_OCCURRED_MASK 0x10
#define DMCU_PERFMON_INTERRUPT_STATUS4__SCANIN_PERFMON_COUNTER4_INT_OCCURRED__SHIFT 0x4
#define DMCU_PERFMON_INTERRUPT_STATUS4__SCANIN_PERFMON_COUNTER4_INT_CLEAR_MASK 0x10
#define DMCU_PERFMON_INTERRUPT_STATUS4__SCANIN_PERFMON_COUNTER4_INT_CLEAR__SHIFT 0x4
#define DMCU_PERFMON_INTERRUPT_STATUS4__SCANIN_PERFMON_COUNTER5_INT_OCCURRED_MASK 0x20
#define DMCU_PERFMON_INTERRUPT_STATUS4__SCANIN_PERFMON_COUNTER5_INT_OCCURRED__SHIFT 0x5
#define DMCU_PERFMON_INTERRUPT_STATUS4__SCANIN_PERFMON_COUNTER5_INT_CLEAR_MASK 0x20
#define DMCU_PERFMON_INTERRUPT_STATUS4__SCANIN_PERFMON_COUNTER5_INT_CLEAR__SHIFT 0x5
#define DMCU_PERFMON_INTERRUPT_STATUS4__SCANIN_PERFMON_COUNTER6_INT_OCCURRED_MASK 0x40
#define DMCU_PERFMON_INTERRUPT_STATUS4__SCANIN_PERFMON_COUNTER6_INT_OCCURRED__SHIFT 0x6
#define DMCU_PERFMON_INTERRUPT_STATUS4__SCANIN_PERFMON_COUNTER6_INT_CLEAR_MASK 0x40
#define DMCU_PERFMON_INTERRUPT_STATUS4__SCANIN_PERFMON_COUNTER6_INT_CLEAR__SHIFT 0x6
#define DMCU_PERFMON_INTERRUPT_STATUS4__SCANIN_PERFMON_COUNTER7_INT_OCCURRED_MASK 0x80
#define DMCU_PERFMON_INTERRUPT_STATUS4__SCANIN_PERFMON_COUNTER7_INT_OCCURRED__SHIFT 0x7
#define DMCU_PERFMON_INTERRUPT_STATUS4__SCANIN_PERFMON_COUNTER7_INT_CLEAR_MASK 0x80
#define DMCU_PERFMON_INTERRUPT_STATUS4__SCANIN_PERFMON_COUNTER7_INT_CLEAR__SHIFT 0x7
#define DMCU_PERFMON_INTERRUPT_STATUS4__SCANIN_PERFMON_COUNTER_OFF_INT_OCCURRED_MASK 0x1000000
#define DMCU_PERFMON_INTERRUPT_STATUS4__SCANIN_PERFMON_COUNTER_OFF_INT_OCCURRED__SHIFT 0x18
#define DMCU_PERFMON_INTERRUPT_STATUS4__SCANIN_PERFMON_COUNTER_OFF_INT_CLEAR_MASK 0x1000000
#define DMCU_PERFMON_INTERRUPT_STATUS4__SCANIN_PERFMON_COUNTER_OFF_INT_CLEAR__SHIFT 0x18
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCI_PERFMON_COUNTER0_INT_TO_UC_EN_MASK 0x1
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCI_PERFMON_COUNTER0_INT_TO_UC_EN__SHIFT 0x0
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCI_PERFMON_COUNTER1_INT_TO_UC_EN_MASK 0x2
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCI_PERFMON_COUNTER1_INT_TO_UC_EN__SHIFT 0x1
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCI_PERFMON_COUNTER2_INT_TO_UC_EN_MASK 0x4
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCI_PERFMON_COUNTER2_INT_TO_UC_EN__SHIFT 0x2
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCI_PERFMON_COUNTER3_INT_TO_UC_EN_MASK 0x8
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCI_PERFMON_COUNTER3_INT_TO_UC_EN__SHIFT 0x3
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCI_PERFMON_COUNTER4_INT_TO_UC_EN_MASK 0x10
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCI_PERFMON_COUNTER4_INT_TO_UC_EN__SHIFT 0x4
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCI_PERFMON_COUNTER5_INT_TO_UC_EN_MASK 0x20
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCI_PERFMON_COUNTER5_INT_TO_UC_EN__SHIFT 0x5
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCI_PERFMON_COUNTER6_INT_TO_UC_EN_MASK 0x40
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCI_PERFMON_COUNTER6_INT_TO_UC_EN__SHIFT 0x6
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCI_PERFMON_COUNTER7_INT_TO_UC_EN_MASK 0x80
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCI_PERFMON_COUNTER7_INT_TO_UC_EN__SHIFT 0x7
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCO_PERFMON_COUNTER0_INT_TO_UC_EN_MASK 0x100
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCO_PERFMON_COUNTER0_INT_TO_UC_EN__SHIFT 0x8
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCO_PERFMON_COUNTER1_INT_TO_UC_EN_MASK 0x200
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCO_PERFMON_COUNTER1_INT_TO_UC_EN__SHIFT 0x9
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCO_PERFMON_COUNTER2_INT_TO_UC_EN_MASK 0x400
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCO_PERFMON_COUNTER2_INT_TO_UC_EN__SHIFT 0xa
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCO_PERFMON_COUNTER3_INT_TO_UC_EN_MASK 0x800
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCO_PERFMON_COUNTER3_INT_TO_UC_EN__SHIFT 0xb
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCO_PERFMON_COUNTER4_INT_TO_UC_EN_MASK 0x1000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCO_PERFMON_COUNTER4_INT_TO_UC_EN__SHIFT 0xc
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCO_PERFMON_COUNTER5_INT_TO_UC_EN_MASK 0x2000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCO_PERFMON_COUNTER5_INT_TO_UC_EN__SHIFT 0xd
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCO_PERFMON_COUNTER6_INT_TO_UC_EN_MASK 0x4000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCO_PERFMON_COUNTER6_INT_TO_UC_EN__SHIFT 0xe
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCO_PERFMON_COUNTER7_INT_TO_UC_EN_MASK 0x8000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCO_PERFMON_COUNTER7_INT_TO_UC_EN__SHIFT 0xf
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCCG_PERFMON_COUNTER0_INT_TO_UC_EN_MASK 0x10000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCCG_PERFMON_COUNTER0_INT_TO_UC_EN__SHIFT 0x10
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCCG_PERFMON_COUNTER1_INT_TO_UC_EN_MASK 0x20000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCCG_PERFMON_COUNTER1_INT_TO_UC_EN__SHIFT 0x11
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCCG_PERFMON_COUNTER2_INT_TO_UC_EN_MASK 0x40000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCCG_PERFMON_COUNTER2_INT_TO_UC_EN__SHIFT 0x12
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCCG_PERFMON_COUNTER3_INT_TO_UC_EN_MASK 0x80000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCCG_PERFMON_COUNTER3_INT_TO_UC_EN__SHIFT 0x13
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCCG_PERFMON_COUNTER4_INT_TO_UC_EN_MASK 0x100000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCCG_PERFMON_COUNTER4_INT_TO_UC_EN__SHIFT 0x14
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCCG_PERFMON_COUNTER5_INT_TO_UC_EN_MASK 0x200000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCCG_PERFMON_COUNTER5_INT_TO_UC_EN__SHIFT 0x15
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCCG_PERFMON_COUNTER6_INT_TO_UC_EN_MASK 0x400000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCCG_PERFMON_COUNTER6_INT_TO_UC_EN__SHIFT 0x16
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCCG_PERFMON_COUNTER7_INT_TO_UC_EN_MASK 0x800000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCCG_PERFMON_COUNTER7_INT_TO_UC_EN__SHIFT 0x17
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCI_PERFMON_COUNTER_OFF_INT_TO_UC_EN_MASK 0x1000000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCI_PERFMON_COUNTER_OFF_INT_TO_UC_EN__SHIFT 0x18
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCO_PERFMON_COUNTER_OFF_INT_TO_UC_EN_MASK 0x2000000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCO_PERFMON_COUNTER_OFF_INT_TO_UC_EN__SHIFT 0x19
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCCG_PERFMON_COUNTER_OFF_INT_TO_UC_EN_MASK 0x4000000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCCG_PERFMON_COUNTER_OFF_INT_TO_UC_EN__SHIFT 0x1a
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE0_PERFMON_COUNTER0_INT_TO_UC_EN_MASK 0x1
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE0_PERFMON_COUNTER0_INT_TO_UC_EN__SHIFT 0x0
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE0_PERFMON_COUNTER1_INT_TO_UC_EN_MASK 0x2
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE0_PERFMON_COUNTER1_INT_TO_UC_EN__SHIFT 0x1
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE0_PERFMON_COUNTER2_INT_TO_UC_EN_MASK 0x4
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE0_PERFMON_COUNTER2_INT_TO_UC_EN__SHIFT 0x2
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE0_PERFMON_COUNTER3_INT_TO_UC_EN_MASK 0x8
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE0_PERFMON_COUNTER3_INT_TO_UC_EN__SHIFT 0x3
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE0_PERFMON_COUNTER4_INT_TO_UC_EN_MASK 0x10
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE0_PERFMON_COUNTER4_INT_TO_UC_EN__SHIFT 0x4
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE0_PERFMON_COUNTER5_INT_TO_UC_EN_MASK 0x20
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE0_PERFMON_COUNTER5_INT_TO_UC_EN__SHIFT 0x5
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE0_PERFMON_COUNTER6_INT_TO_UC_EN_MASK 0x40
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE0_PERFMON_COUNTER6_INT_TO_UC_EN__SHIFT 0x6
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE0_PERFMON_COUNTER7_INT_TO_UC_EN_MASK 0x80
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE0_PERFMON_COUNTER7_INT_TO_UC_EN__SHIFT 0x7
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE1_PERFMON_COUNTER0_INT_TO_UC_EN_MASK 0x100
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE1_PERFMON_COUNTER0_INT_TO_UC_EN__SHIFT 0x8
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE1_PERFMON_COUNTER1_INT_TO_UC_EN_MASK 0x200
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE1_PERFMON_COUNTER1_INT_TO_UC_EN__SHIFT 0x9
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE1_PERFMON_COUNTER2_INT_TO_UC_EN_MASK 0x400
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE1_PERFMON_COUNTER2_INT_TO_UC_EN__SHIFT 0xa
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE1_PERFMON_COUNTER3_INT_TO_UC_EN_MASK 0x800
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE1_PERFMON_COUNTER3_INT_TO_UC_EN__SHIFT 0xb
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE1_PERFMON_COUNTER4_INT_TO_UC_EN_MASK 0x1000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE1_PERFMON_COUNTER4_INT_TO_UC_EN__SHIFT 0xc
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE1_PERFMON_COUNTER5_INT_TO_UC_EN_MASK 0x2000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE1_PERFMON_COUNTER5_INT_TO_UC_EN__SHIFT 0xd
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE1_PERFMON_COUNTER6_INT_TO_UC_EN_MASK 0x4000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE1_PERFMON_COUNTER6_INT_TO_UC_EN__SHIFT 0xe
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE1_PERFMON_COUNTER7_INT_TO_UC_EN_MASK 0x8000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE1_PERFMON_COUNTER7_INT_TO_UC_EN__SHIFT 0xf
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE2_PERFMON_COUNTER0_INT_TO_UC_EN_MASK 0x10000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE2_PERFMON_COUNTER0_INT_TO_UC_EN__SHIFT 0x10
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE2_PERFMON_COUNTER1_INT_TO_UC_EN_MASK 0x20000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE2_PERFMON_COUNTER1_INT_TO_UC_EN__SHIFT 0x11
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE2_PERFMON_COUNTER2_INT_TO_UC_EN_MASK 0x40000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE2_PERFMON_COUNTER2_INT_TO_UC_EN__SHIFT 0x12
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE2_PERFMON_COUNTER3_INT_TO_UC_EN_MASK 0x80000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE2_PERFMON_COUNTER3_INT_TO_UC_EN__SHIFT 0x13
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE2_PERFMON_COUNTER4_INT_TO_UC_EN_MASK 0x100000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE2_PERFMON_COUNTER4_INT_TO_UC_EN__SHIFT 0x14
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE2_PERFMON_COUNTER5_INT_TO_UC_EN_MASK 0x200000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE2_PERFMON_COUNTER5_INT_TO_UC_EN__SHIFT 0x15
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE2_PERFMON_COUNTER6_INT_TO_UC_EN_MASK 0x400000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE2_PERFMON_COUNTER6_INT_TO_UC_EN__SHIFT 0x16
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE2_PERFMON_COUNTER7_INT_TO_UC_EN_MASK 0x800000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE2_PERFMON_COUNTER7_INT_TO_UC_EN__SHIFT 0x17
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE0_PERFMON_COUNTER_OFF_INT_TO_UC_EN_MASK 0x1000000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE0_PERFMON_COUNTER_OFF_INT_TO_UC_EN__SHIFT 0x18
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE1_PERFMON_COUNTER_OFF_INT_TO_UC_EN_MASK 0x2000000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE1_PERFMON_COUNTER_OFF_INT_TO_UC_EN__SHIFT 0x19
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE2_PERFMON_COUNTER_OFF_INT_TO_UC_EN_MASK 0x4000000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE2_PERFMON_COUNTER_OFF_INT_TO_UC_EN__SHIFT 0x1a
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE3_PERFMON_COUNTER0_INT_TO_UC_EN_MASK 0x1
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE3_PERFMON_COUNTER0_INT_TO_UC_EN__SHIFT 0x0
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE3_PERFMON_COUNTER1_INT_TO_UC_EN_MASK 0x2
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE3_PERFMON_COUNTER1_INT_TO_UC_EN__SHIFT 0x1
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE3_PERFMON_COUNTER2_INT_TO_UC_EN_MASK 0x4
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE3_PERFMON_COUNTER2_INT_TO_UC_EN__SHIFT 0x2
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE3_PERFMON_COUNTER3_INT_TO_UC_EN_MASK 0x8
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE3_PERFMON_COUNTER3_INT_TO_UC_EN__SHIFT 0x3
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE3_PERFMON_COUNTER4_INT_TO_UC_EN_MASK 0x10
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE3_PERFMON_COUNTER4_INT_TO_UC_EN__SHIFT 0x4
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE3_PERFMON_COUNTER5_INT_TO_UC_EN_MASK 0x20
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE3_PERFMON_COUNTER5_INT_TO_UC_EN__SHIFT 0x5
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE3_PERFMON_COUNTER6_INT_TO_UC_EN_MASK 0x40
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE3_PERFMON_COUNTER6_INT_TO_UC_EN__SHIFT 0x6
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE3_PERFMON_COUNTER7_INT_TO_UC_EN_MASK 0x80
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE3_PERFMON_COUNTER7_INT_TO_UC_EN__SHIFT 0x7
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE4_PERFMON_COUNTER0_INT_TO_UC_EN_MASK 0x100
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE4_PERFMON_COUNTER0_INT_TO_UC_EN__SHIFT 0x8
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE4_PERFMON_COUNTER1_INT_TO_UC_EN_MASK 0x200
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE4_PERFMON_COUNTER1_INT_TO_UC_EN__SHIFT 0x9
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE4_PERFMON_COUNTER2_INT_TO_UC_EN_MASK 0x400
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE4_PERFMON_COUNTER2_INT_TO_UC_EN__SHIFT 0xa
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE4_PERFMON_COUNTER3_INT_TO_UC_EN_MASK 0x800
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE4_PERFMON_COUNTER3_INT_TO_UC_EN__SHIFT 0xb
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE4_PERFMON_COUNTER4_INT_TO_UC_EN_MASK 0x1000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE4_PERFMON_COUNTER4_INT_TO_UC_EN__SHIFT 0xc
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE4_PERFMON_COUNTER5_INT_TO_UC_EN_MASK 0x2000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE4_PERFMON_COUNTER5_INT_TO_UC_EN__SHIFT 0xd
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE4_PERFMON_COUNTER6_INT_TO_UC_EN_MASK 0x4000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE4_PERFMON_COUNTER6_INT_TO_UC_EN__SHIFT 0xe
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE4_PERFMON_COUNTER7_INT_TO_UC_EN_MASK 0x8000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE4_PERFMON_COUNTER7_INT_TO_UC_EN__SHIFT 0xf
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE5_PERFMON_COUNTER0_INT_TO_UC_EN_MASK 0x10000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE5_PERFMON_COUNTER0_INT_TO_UC_EN__SHIFT 0x10
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE5_PERFMON_COUNTER1_INT_TO_UC_EN_MASK 0x20000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE5_PERFMON_COUNTER1_INT_TO_UC_EN__SHIFT 0x11
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE5_PERFMON_COUNTER2_INT_TO_UC_EN_MASK 0x40000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE5_PERFMON_COUNTER2_INT_TO_UC_EN__SHIFT 0x12
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE5_PERFMON_COUNTER3_INT_TO_UC_EN_MASK 0x80000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE5_PERFMON_COUNTER3_INT_TO_UC_EN__SHIFT 0x13
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE5_PERFMON_COUNTER4_INT_TO_UC_EN_MASK 0x100000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE5_PERFMON_COUNTER4_INT_TO_UC_EN__SHIFT 0x14
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE5_PERFMON_COUNTER5_INT_TO_UC_EN_MASK 0x200000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE5_PERFMON_COUNTER5_INT_TO_UC_EN__SHIFT 0x15
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE5_PERFMON_COUNTER6_INT_TO_UC_EN_MASK 0x400000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE5_PERFMON_COUNTER6_INT_TO_UC_EN__SHIFT 0x16
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE5_PERFMON_COUNTER7_INT_TO_UC_EN_MASK 0x800000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE5_PERFMON_COUNTER7_INT_TO_UC_EN__SHIFT 0x17
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE3_PERFMON_COUNTER_OFF_INT_TO_UC_EN_MASK 0x1000000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE3_PERFMON_COUNTER_OFF_INT_TO_UC_EN__SHIFT 0x18
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE4_PERFMON_COUNTER_OFF_INT_TO_UC_EN_MASK 0x2000000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE4_PERFMON_COUNTER_OFF_INT_TO_UC_EN__SHIFT 0x19
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE5_PERFMON_COUNTER_OFF_INT_TO_UC_EN_MASK 0x4000000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE5_PERFMON_COUNTER_OFF_INT_TO_UC_EN__SHIFT 0x1a
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__SCANIN_PERFMON_COUNTER0_INT_TO_UC_EN_MASK 0x1
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__SCANIN_PERFMON_COUNTER0_INT_TO_UC_EN__SHIFT 0x0
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__SCANIN_PERFMON_COUNTER1_INT_TO_UC_EN_MASK 0x2
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__SCANIN_PERFMON_COUNTER1_INT_TO_UC_EN__SHIFT 0x1
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__SCANIN_PERFMON_COUNTER2_INT_TO_UC_EN_MASK 0x4
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__SCANIN_PERFMON_COUNTER2_INT_TO_UC_EN__SHIFT 0x2
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__SCANIN_PERFMON_COUNTER3_INT_TO_UC_EN_MASK 0x8
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__SCANIN_PERFMON_COUNTER3_INT_TO_UC_EN__SHIFT 0x3
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__SCANIN_PERFMON_COUNTER4_INT_TO_UC_EN_MASK 0x10
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__SCANIN_PERFMON_COUNTER4_INT_TO_UC_EN__SHIFT 0x4
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__SCANIN_PERFMON_COUNTER5_INT_TO_UC_EN_MASK 0x20
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__SCANIN_PERFMON_COUNTER5_INT_TO_UC_EN__SHIFT 0x5
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__SCANIN_PERFMON_COUNTER6_INT_TO_UC_EN_MASK 0x40
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__SCANIN_PERFMON_COUNTER6_INT_TO_UC_EN__SHIFT 0x6
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__SCANIN_PERFMON_COUNTER7_INT_TO_UC_EN_MASK 0x80
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__SCANIN_PERFMON_COUNTER7_INT_TO_UC_EN__SHIFT 0x7
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__SCANIN_PERFMON_COUNTER_OFF_INT_TO_UC_EN_MASK 0x1000000
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__SCANIN_PERFMON_COUNTER_OFF_INT_TO_UC_EN__SHIFT 0x18
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCI_PERFMON_COUNTER0_INT_XIRQ_IRQ_SEL_MASK 0x1
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCI_PERFMON_COUNTER0_INT_XIRQ_IRQ_SEL__SHIFT 0x0
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCI_PERFMON_COUNTER1_INT_XIRQ_IRQ_SEL_MASK 0x2
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCI_PERFMON_COUNTER1_INT_XIRQ_IRQ_SEL__SHIFT 0x1
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCI_PERFMON_COUNTER2_INT_XIRQ_IRQ_SEL_MASK 0x4
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCI_PERFMON_COUNTER2_INT_XIRQ_IRQ_SEL__SHIFT 0x2
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCI_PERFMON_COUNTER3_INT_XIRQ_IRQ_SEL_MASK 0x8
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCI_PERFMON_COUNTER3_INT_XIRQ_IRQ_SEL__SHIFT 0x3
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCI_PERFMON_COUNTER4_INT_XIRQ_IRQ_SEL_MASK 0x10
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCI_PERFMON_COUNTER4_INT_XIRQ_IRQ_SEL__SHIFT 0x4
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCI_PERFMON_COUNTER5_INT_XIRQ_IRQ_SEL_MASK 0x20
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCI_PERFMON_COUNTER5_INT_XIRQ_IRQ_SEL__SHIFT 0x5
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCI_PERFMON_COUNTER6_INT_XIRQ_IRQ_SEL_MASK 0x40
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCI_PERFMON_COUNTER6_INT_XIRQ_IRQ_SEL__SHIFT 0x6
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCI_PERFMON_COUNTER7_INT_XIRQ_IRQ_SEL_MASK 0x80
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCI_PERFMON_COUNTER7_INT_XIRQ_IRQ_SEL__SHIFT 0x7
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCO_PERFMON_COUNTER0_INT_XIRQ_IRQ_SEL_MASK 0x100
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCO_PERFMON_COUNTER0_INT_XIRQ_IRQ_SEL__SHIFT 0x8
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCO_PERFMON_COUNTER1_INT_XIRQ_IRQ_SEL_MASK 0x200
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCO_PERFMON_COUNTER1_INT_XIRQ_IRQ_SEL__SHIFT 0x9
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCO_PERFMON_COUNTER2_INT_XIRQ_IRQ_SEL_MASK 0x400
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCO_PERFMON_COUNTER2_INT_XIRQ_IRQ_SEL__SHIFT 0xa
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCO_PERFMON_COUNTER3_INT_XIRQ_IRQ_SEL_MASK 0x800
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCO_PERFMON_COUNTER3_INT_XIRQ_IRQ_SEL__SHIFT 0xb
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCO_PERFMON_COUNTER4_INT_XIRQ_IRQ_SEL_MASK 0x1000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCO_PERFMON_COUNTER4_INT_XIRQ_IRQ_SEL__SHIFT 0xc
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCO_PERFMON_COUNTER5_INT_XIRQ_IRQ_SEL_MASK 0x2000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCO_PERFMON_COUNTER5_INT_XIRQ_IRQ_SEL__SHIFT 0xd
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCO_PERFMON_COUNTER6_INT_XIRQ_IRQ_SEL_MASK 0x4000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCO_PERFMON_COUNTER6_INT_XIRQ_IRQ_SEL__SHIFT 0xe
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCO_PERFMON_COUNTER7_INT_XIRQ_IRQ_SEL_MASK 0x8000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCO_PERFMON_COUNTER7_INT_XIRQ_IRQ_SEL__SHIFT 0xf
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCCG_PERFMON_COUNTER0_INT_XIRQ_IRQ_SEL_MASK 0x10000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCCG_PERFMON_COUNTER0_INT_XIRQ_IRQ_SEL__SHIFT 0x10
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCCG_PERFMON_COUNTER1_INT_XIRQ_IRQ_SEL_MASK 0x20000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCCG_PERFMON_COUNTER1_INT_XIRQ_IRQ_SEL__SHIFT 0x11
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCCG_PERFMON_COUNTER2_INT_XIRQ_IRQ_SEL_MASK 0x40000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCCG_PERFMON_COUNTER2_INT_XIRQ_IRQ_SEL__SHIFT 0x12
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCCG_PERFMON_COUNTER3_INT_XIRQ_IRQ_SEL_MASK 0x80000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCCG_PERFMON_COUNTER3_INT_XIRQ_IRQ_SEL__SHIFT 0x13
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCCG_PERFMON_COUNTER4_INT_XIRQ_IRQ_SEL_MASK 0x100000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCCG_PERFMON_COUNTER4_INT_XIRQ_IRQ_SEL__SHIFT 0x14
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCCG_PERFMON_COUNTER5_INT_XIRQ_IRQ_SEL_MASK 0x200000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCCG_PERFMON_COUNTER5_INT_XIRQ_IRQ_SEL__SHIFT 0x15
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCCG_PERFMON_COUNTER6_INT_XIRQ_IRQ_SEL_MASK 0x400000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCCG_PERFMON_COUNTER6_INT_XIRQ_IRQ_SEL__SHIFT 0x16
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCCG_PERFMON_COUNTER7_INT_XIRQ_IRQ_SEL_MASK 0x800000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCCG_PERFMON_COUNTER7_INT_XIRQ_IRQ_SEL__SHIFT 0x17
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCI_PERFMON_COUNTER_OFF_INT_XIRQ_IRQ_SEL_MASK 0x1000000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCI_PERFMON_COUNTER_OFF_INT_XIRQ_IRQ_SEL__SHIFT 0x18
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCO_PERFMON_COUNTER_OFF_INT_XIRQ_IRQ_SEL_MASK 0x2000000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCO_PERFMON_COUNTER_OFF_INT_XIRQ_IRQ_SEL__SHIFT 0x19
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCCG_PERFMON_COUNTER_OFF_INT_XIRQ_IRQ_SEL_MASK 0x4000000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCCG_PERFMON_COUNTER_OFF_INT_XIRQ_IRQ_SEL__SHIFT 0x1a
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE0_PERFMON_COUNTER0_INT_XIRQ_IRQ_SEL_MASK 0x1
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE0_PERFMON_COUNTER0_INT_XIRQ_IRQ_SEL__SHIFT 0x0
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE0_PERFMON_COUNTER1_INT_XIRQ_IRQ_SEL_MASK 0x2
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE0_PERFMON_COUNTER1_INT_XIRQ_IRQ_SEL__SHIFT 0x1
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE0_PERFMON_COUNTER2_INT_XIRQ_IRQ_SEL_MASK 0x4
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE0_PERFMON_COUNTER2_INT_XIRQ_IRQ_SEL__SHIFT 0x2
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE0_PERFMON_COUNTER3_INT_XIRQ_IRQ_SEL_MASK 0x8
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE0_PERFMON_COUNTER3_INT_XIRQ_IRQ_SEL__SHIFT 0x3
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE0_PERFMON_COUNTER4_INT_XIRQ_IRQ_SEL_MASK 0x10
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE0_PERFMON_COUNTER4_INT_XIRQ_IRQ_SEL__SHIFT 0x4
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE0_PERFMON_COUNTER5_INT_XIRQ_IRQ_SEL_MASK 0x20
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE0_PERFMON_COUNTER5_INT_XIRQ_IRQ_SEL__SHIFT 0x5
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE0_PERFMON_COUNTER6_INT_XIRQ_IRQ_SEL_MASK 0x40
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE0_PERFMON_COUNTER6_INT_XIRQ_IRQ_SEL__SHIFT 0x6
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE0_PERFMON_COUNTER7_INT_XIRQ_IRQ_SEL_MASK 0x80
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE0_PERFMON_COUNTER7_INT_XIRQ_IRQ_SEL__SHIFT 0x7
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE1_PERFMON_COUNTER0_INT_XIRQ_IRQ_SEL_MASK 0x100
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE1_PERFMON_COUNTER0_INT_XIRQ_IRQ_SEL__SHIFT 0x8
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE1_PERFMON_COUNTER1_INT_XIRQ_IRQ_SEL_MASK 0x200
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE1_PERFMON_COUNTER1_INT_XIRQ_IRQ_SEL__SHIFT 0x9
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE1_PERFMON_COUNTER2_INT_XIRQ_IRQ_SEL_MASK 0x400
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE1_PERFMON_COUNTER2_INT_XIRQ_IRQ_SEL__SHIFT 0xa
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE1_PERFMON_COUNTER3_INT_XIRQ_IRQ_SEL_MASK 0x800
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE1_PERFMON_COUNTER3_INT_XIRQ_IRQ_SEL__SHIFT 0xb
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE1_PERFMON_COUNTER4_INT_XIRQ_IRQ_SEL_MASK 0x1000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE1_PERFMON_COUNTER4_INT_XIRQ_IRQ_SEL__SHIFT 0xc
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE1_PERFMON_COUNTER5_INT_XIRQ_IRQ_SEL_MASK 0x2000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE1_PERFMON_COUNTER5_INT_XIRQ_IRQ_SEL__SHIFT 0xd
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE1_PERFMON_COUNTER6_INT_XIRQ_IRQ_SEL_MASK 0x4000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE1_PERFMON_COUNTER6_INT_XIRQ_IRQ_SEL__SHIFT 0xe
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE1_PERFMON_COUNTER7_INT_XIRQ_IRQ_SEL_MASK 0x8000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE1_PERFMON_COUNTER7_INT_XIRQ_IRQ_SEL__SHIFT 0xf
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE2_PERFMON_COUNTER0_INT_XIRQ_IRQ_SEL_MASK 0x10000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE2_PERFMON_COUNTER0_INT_XIRQ_IRQ_SEL__SHIFT 0x10
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE2_PERFMON_COUNTER1_INT_XIRQ_IRQ_SEL_MASK 0x20000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE2_PERFMON_COUNTER1_INT_XIRQ_IRQ_SEL__SHIFT 0x11
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE2_PERFMON_COUNTER2_INT_XIRQ_IRQ_SEL_MASK 0x40000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE2_PERFMON_COUNTER2_INT_XIRQ_IRQ_SEL__SHIFT 0x12
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE2_PERFMON_COUNTER3_INT_XIRQ_IRQ_SEL_MASK 0x80000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE2_PERFMON_COUNTER3_INT_XIRQ_IRQ_SEL__SHIFT 0x13
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE2_PERFMON_COUNTER4_INT_XIRQ_IRQ_SEL_MASK 0x100000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE2_PERFMON_COUNTER4_INT_XIRQ_IRQ_SEL__SHIFT 0x14
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE2_PERFMON_COUNTER5_INT_XIRQ_IRQ_SEL_MASK 0x200000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE2_PERFMON_COUNTER5_INT_XIRQ_IRQ_SEL__SHIFT 0x15
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE2_PERFMON_COUNTER6_INT_XIRQ_IRQ_SEL_MASK 0x400000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE2_PERFMON_COUNTER6_INT_XIRQ_IRQ_SEL__SHIFT 0x16
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE2_PERFMON_COUNTER7_INT_XIRQ_IRQ_SEL_MASK 0x800000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE2_PERFMON_COUNTER7_INT_XIRQ_IRQ_SEL__SHIFT 0x17
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE0_PERFMON_COUNTER_OFF_INT_XIRQ_IRQ_SEL_MASK 0x1000000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE0_PERFMON_COUNTER_OFF_INT_XIRQ_IRQ_SEL__SHIFT 0x18
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE1_PERFMON_COUNTER_OFF_INT_XIRQ_IRQ_SEL_MASK 0x2000000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE1_PERFMON_COUNTER_OFF_INT_XIRQ_IRQ_SEL__SHIFT 0x19
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE2_PERFMON_COUNTER_OFF_INT_XIRQ_IRQ_SEL_MASK 0x4000000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE2_PERFMON_COUNTER_OFF_INT_XIRQ_IRQ_SEL__SHIFT 0x1a
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE3_PERFMON_COUNTER0_INT_XIRQ_IRQ_SEL_MASK 0x1
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE3_PERFMON_COUNTER0_INT_XIRQ_IRQ_SEL__SHIFT 0x0
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE3_PERFMON_COUNTER1_INT_XIRQ_IRQ_SEL_MASK 0x2
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE3_PERFMON_COUNTER1_INT_XIRQ_IRQ_SEL__SHIFT 0x1
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE3_PERFMON_COUNTER2_INT_XIRQ_IRQ_SEL_MASK 0x4
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE3_PERFMON_COUNTER2_INT_XIRQ_IRQ_SEL__SHIFT 0x2
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE3_PERFMON_COUNTER3_INT_XIRQ_IRQ_SEL_MASK 0x8
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE3_PERFMON_COUNTER3_INT_XIRQ_IRQ_SEL__SHIFT 0x3
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE3_PERFMON_COUNTER4_INT_XIRQ_IRQ_SEL_MASK 0x10
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE3_PERFMON_COUNTER4_INT_XIRQ_IRQ_SEL__SHIFT 0x4
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE3_PERFMON_COUNTER5_INT_XIRQ_IRQ_SEL_MASK 0x20
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE3_PERFMON_COUNTER5_INT_XIRQ_IRQ_SEL__SHIFT 0x5
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE3_PERFMON_COUNTER6_INT_XIRQ_IRQ_SEL_MASK 0x40
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE3_PERFMON_COUNTER6_INT_XIRQ_IRQ_SEL__SHIFT 0x6
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE3_PERFMON_COUNTER7_INT_XIRQ_IRQ_SEL_MASK 0x80
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE3_PERFMON_COUNTER7_INT_XIRQ_IRQ_SEL__SHIFT 0x7
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE4_PERFMON_COUNTER0_INT_XIRQ_IRQ_SEL_MASK 0x100
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE4_PERFMON_COUNTER0_INT_XIRQ_IRQ_SEL__SHIFT 0x8
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE4_PERFMON_COUNTER1_INT_XIRQ_IRQ_SEL_MASK 0x200
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE4_PERFMON_COUNTER1_INT_XIRQ_IRQ_SEL__SHIFT 0x9
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE4_PERFMON_COUNTER2_INT_XIRQ_IRQ_SEL_MASK 0x400
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE4_PERFMON_COUNTER2_INT_XIRQ_IRQ_SEL__SHIFT 0xa
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE4_PERFMON_COUNTER3_INT_XIRQ_IRQ_SEL_MASK 0x800
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE4_PERFMON_COUNTER3_INT_XIRQ_IRQ_SEL__SHIFT 0xb
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE4_PERFMON_COUNTER4_INT_XIRQ_IRQ_SEL_MASK 0x1000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE4_PERFMON_COUNTER4_INT_XIRQ_IRQ_SEL__SHIFT 0xc
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE4_PERFMON_COUNTER5_INT_XIRQ_IRQ_SEL_MASK 0x2000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE4_PERFMON_COUNTER5_INT_XIRQ_IRQ_SEL__SHIFT 0xd
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE4_PERFMON_COUNTER6_INT_XIRQ_IRQ_SEL_MASK 0x4000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE4_PERFMON_COUNTER6_INT_XIRQ_IRQ_SEL__SHIFT 0xe
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE4_PERFMON_COUNTER7_INT_XIRQ_IRQ_SEL_MASK 0x8000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE4_PERFMON_COUNTER7_INT_XIRQ_IRQ_SEL__SHIFT 0xf
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE5_PERFMON_COUNTER0_INT_XIRQ_IRQ_SEL_MASK 0x10000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE5_PERFMON_COUNTER0_INT_XIRQ_IRQ_SEL__SHIFT 0x10
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE5_PERFMON_COUNTER1_INT_XIRQ_IRQ_SEL_MASK 0x20000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE5_PERFMON_COUNTER1_INT_XIRQ_IRQ_SEL__SHIFT 0x11
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE5_PERFMON_COUNTER2_INT_XIRQ_IRQ_SEL_MASK 0x40000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE5_PERFMON_COUNTER2_INT_XIRQ_IRQ_SEL__SHIFT 0x12
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE5_PERFMON_COUNTER3_INT_XIRQ_IRQ_SEL_MASK 0x80000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE5_PERFMON_COUNTER3_INT_XIRQ_IRQ_SEL__SHIFT 0x13
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE5_PERFMON_COUNTER4_INT_XIRQ_IRQ_SEL_MASK 0x100000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE5_PERFMON_COUNTER4_INT_XIRQ_IRQ_SEL__SHIFT 0x14
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE5_PERFMON_COUNTER5_INT_XIRQ_IRQ_SEL_MASK 0x200000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE5_PERFMON_COUNTER5_INT_XIRQ_IRQ_SEL__SHIFT 0x15
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE5_PERFMON_COUNTER6_INT_XIRQ_IRQ_SEL_MASK 0x400000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE5_PERFMON_COUNTER6_INT_XIRQ_IRQ_SEL__SHIFT 0x16
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE5_PERFMON_COUNTER7_INT_XIRQ_IRQ_SEL_MASK 0x800000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE5_PERFMON_COUNTER7_INT_XIRQ_IRQ_SEL__SHIFT 0x17
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE3_PERFMON_COUNTER_OFF_INT_XIRQ_IRQ_SEL_MASK 0x1000000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE3_PERFMON_COUNTER_OFF_INT_XIRQ_IRQ_SEL__SHIFT 0x18
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE4_PERFMON_COUNTER_OFF_INT_XIRQ_IRQ_SEL_MASK 0x2000000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE4_PERFMON_COUNTER_OFF_INT_XIRQ_IRQ_SEL__SHIFT 0x19
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE5_PERFMON_COUNTER_OFF_INT_XIRQ_IRQ_SEL_MASK 0x4000000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE5_PERFMON_COUNTER_OFF_INT_XIRQ_IRQ_SEL__SHIFT 0x1a
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__SCANIN_PERFMON_COUNTER0_INT_XIRQ_IRQ_SEL_MASK 0x1
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__SCANIN_PERFMON_COUNTER0_INT_XIRQ_IRQ_SEL__SHIFT 0x0
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__SCANIN_PERFMON_COUNTER1_INT_XIRQ_IRQ_SEL_MASK 0x2
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__SCANIN_PERFMON_COUNTER1_INT_XIRQ_IRQ_SEL__SHIFT 0x1
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__SCANIN_PERFMON_COUNTER2_INT_XIRQ_IRQ_SEL_MASK 0x4
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__SCANIN_PERFMON_COUNTER2_INT_XIRQ_IRQ_SEL__SHIFT 0x2
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__SCANIN_PERFMON_COUNTER3_INT_XIRQ_IRQ_SEL_MASK 0x8
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__SCANIN_PERFMON_COUNTER3_INT_XIRQ_IRQ_SEL__SHIFT 0x3
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__SCANIN_PERFMON_COUNTER4_INT_XIRQ_IRQ_SEL_MASK 0x10
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__SCANIN_PERFMON_COUNTER4_INT_XIRQ_IRQ_SEL__SHIFT 0x4
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__SCANIN_PERFMON_COUNTER5_INT_XIRQ_IRQ_SEL_MASK 0x20
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__SCANIN_PERFMON_COUNTER5_INT_XIRQ_IRQ_SEL__SHIFT 0x5
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__SCANIN_PERFMON_COUNTER6_INT_XIRQ_IRQ_SEL_MASK 0x40
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__SCANIN_PERFMON_COUNTER6_INT_XIRQ_IRQ_SEL__SHIFT 0x6
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__SCANIN_PERFMON_COUNTER7_INT_XIRQ_IRQ_SEL_MASK 0x80
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__SCANIN_PERFMON_COUNTER7_INT_XIRQ_IRQ_SEL__SHIFT 0x7
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__SCANIN_PERFMON_COUNTER_OFF_INT_XIRQ_IRQ_SEL_MASK 0x1000000
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__SCANIN_PERFMON_COUNTER_OFF_INT_XIRQ_IRQ_SEL__SHIFT 0x18
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCI_PERFMON_COUNTER0_INT_MASK_MASK 0x1
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCI_PERFMON_COUNTER0_INT_MASK__SHIFT 0x0
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCI_PERFMON_COUNTER1_INT_MASK_MASK 0x2
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCI_PERFMON_COUNTER1_INT_MASK__SHIFT 0x1
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCI_PERFMON_COUNTER2_INT_MASK_MASK 0x4
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCI_PERFMON_COUNTER2_INT_MASK__SHIFT 0x2
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCI_PERFMON_COUNTER3_INT_MASK_MASK 0x8
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCI_PERFMON_COUNTER3_INT_MASK__SHIFT 0x3
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCI_PERFMON_COUNTER4_INT_MASK_MASK 0x10
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCI_PERFMON_COUNTER4_INT_MASK__SHIFT 0x4
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCI_PERFMON_COUNTER5_INT_MASK_MASK 0x20
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCI_PERFMON_COUNTER5_INT_MASK__SHIFT 0x5
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCI_PERFMON_COUNTER6_INT_MASK_MASK 0x40
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCI_PERFMON_COUNTER6_INT_MASK__SHIFT 0x6
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCI_PERFMON_COUNTER7_INT_MASK_MASK 0x80
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCI_PERFMON_COUNTER7_INT_MASK__SHIFT 0x7
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCO_PERFMON_COUNTER0_INT_MASK_MASK 0x100
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCO_PERFMON_COUNTER0_INT_MASK__SHIFT 0x8
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCO_PERFMON_COUNTER1_INT_MASK_MASK 0x200
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCO_PERFMON_COUNTER1_INT_MASK__SHIFT 0x9
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCO_PERFMON_COUNTER2_INT_MASK_MASK 0x400
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCO_PERFMON_COUNTER2_INT_MASK__SHIFT 0xa
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCO_PERFMON_COUNTER3_INT_MASK_MASK 0x800
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCO_PERFMON_COUNTER3_INT_MASK__SHIFT 0xb
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCO_PERFMON_COUNTER4_INT_MASK_MASK 0x1000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCO_PERFMON_COUNTER4_INT_MASK__SHIFT 0xc
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCO_PERFMON_COUNTER5_INT_MASK_MASK 0x2000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCO_PERFMON_COUNTER5_INT_MASK__SHIFT 0xd
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCO_PERFMON_COUNTER6_INT_MASK_MASK 0x4000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCO_PERFMON_COUNTER6_INT_MASK__SHIFT 0xe
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCO_PERFMON_COUNTER7_INT_MASK_MASK 0x8000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCO_PERFMON_COUNTER7_INT_MASK__SHIFT 0xf
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCCG_PERFMON_COUNTER0_INT_MASK_MASK 0x10000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCCG_PERFMON_COUNTER0_INT_MASK__SHIFT 0x10
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCCG_PERFMON_COUNTER1_INT_MASK_MASK 0x20000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCCG_PERFMON_COUNTER1_INT_MASK__SHIFT 0x11
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCCG_PERFMON_COUNTER2_INT_MASK_MASK 0x40000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCCG_PERFMON_COUNTER2_INT_MASK__SHIFT 0x12
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCCG_PERFMON_COUNTER3_INT_MASK_MASK 0x80000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCCG_PERFMON_COUNTER3_INT_MASK__SHIFT 0x13
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCCG_PERFMON_COUNTER4_INT_MASK_MASK 0x100000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCCG_PERFMON_COUNTER4_INT_MASK__SHIFT 0x14
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCCG_PERFMON_COUNTER5_INT_MASK_MASK 0x200000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCCG_PERFMON_COUNTER5_INT_MASK__SHIFT 0x15
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCCG_PERFMON_COUNTER6_INT_MASK_MASK 0x400000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCCG_PERFMON_COUNTER6_INT_MASK__SHIFT 0x16
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCCG_PERFMON_COUNTER7_INT_MASK_MASK 0x800000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCCG_PERFMON_COUNTER7_INT_MASK__SHIFT 0x17
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCI_PERFMON_COUNTER_OFF_INT_MASK_MASK 0x1000000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCI_PERFMON_COUNTER_OFF_INT_MASK__SHIFT 0x18
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCO_PERFMON_COUNTER_OFF_INT_MASK_MASK 0x2000000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCO_PERFMON_COUNTER_OFF_INT_MASK__SHIFT 0x19
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCCG_PERFMON_COUNTER_OFF_INT_MASK_MASK 0x4000000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCCG_PERFMON_COUNTER_OFF_INT_MASK__SHIFT 0x1a
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE0_PERFMON_COUNTER0_INT_MASK_MASK 0x1
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE0_PERFMON_COUNTER0_INT_MASK__SHIFT 0x0
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE0_PERFMON_COUNTER1_INT_MASK_MASK 0x2
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE0_PERFMON_COUNTER1_INT_MASK__SHIFT 0x1
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE0_PERFMON_COUNTER2_INT_MASK_MASK 0x4
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE0_PERFMON_COUNTER2_INT_MASK__SHIFT 0x2
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE0_PERFMON_COUNTER3_INT_MASK_MASK 0x8
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE0_PERFMON_COUNTER3_INT_MASK__SHIFT 0x3
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE0_PERFMON_COUNTER4_INT_MASK_MASK 0x10
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE0_PERFMON_COUNTER4_INT_MASK__SHIFT 0x4
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE0_PERFMON_COUNTER5_INT_MASK_MASK 0x20
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE0_PERFMON_COUNTER5_INT_MASK__SHIFT 0x5
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE0_PERFMON_COUNTER6_INT_MASK_MASK 0x40
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE0_PERFMON_COUNTER6_INT_MASK__SHIFT 0x6
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE0_PERFMON_COUNTER7_INT_MASK_MASK 0x80
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE0_PERFMON_COUNTER7_INT_MASK__SHIFT 0x7
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE1_PERFMON_COUNTER0_INT_MASK_MASK 0x100
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE1_PERFMON_COUNTER0_INT_MASK__SHIFT 0x8
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE1_PERFMON_COUNTER1_INT_MASK_MASK 0x200
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE1_PERFMON_COUNTER1_INT_MASK__SHIFT 0x9
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE1_PERFMON_COUNTER2_INT_MASK_MASK 0x400
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE1_PERFMON_COUNTER2_INT_MASK__SHIFT 0xa
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE1_PERFMON_COUNTER3_INT_MASK_MASK 0x800
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE1_PERFMON_COUNTER3_INT_MASK__SHIFT 0xb
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE1_PERFMON_COUNTER4_INT_MASK_MASK 0x1000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE1_PERFMON_COUNTER4_INT_MASK__SHIFT 0xc
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE1_PERFMON_COUNTER5_INT_MASK_MASK 0x2000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE1_PERFMON_COUNTER5_INT_MASK__SHIFT 0xd
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE1_PERFMON_COUNTER6_INT_MASK_MASK 0x4000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE1_PERFMON_COUNTER6_INT_MASK__SHIFT 0xe
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE1_PERFMON_COUNTER7_INT_MASK_MASK 0x8000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE1_PERFMON_COUNTER7_INT_MASK__SHIFT 0xf
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE2_PERFMON_COUNTER0_INT_MASK_MASK 0x10000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE2_PERFMON_COUNTER0_INT_MASK__SHIFT 0x10
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE2_PERFMON_COUNTER1_INT_MASK_MASK 0x20000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE2_PERFMON_COUNTER1_INT_MASK__SHIFT 0x11
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE2_PERFMON_COUNTER2_INT_MASK_MASK 0x40000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE2_PERFMON_COUNTER2_INT_MASK__SHIFT 0x12
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE2_PERFMON_COUNTER3_INT_MASK_MASK 0x80000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE2_PERFMON_COUNTER3_INT_MASK__SHIFT 0x13
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE2_PERFMON_COUNTER4_INT_MASK_MASK 0x100000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE2_PERFMON_COUNTER4_INT_MASK__SHIFT 0x14
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE2_PERFMON_COUNTER5_INT_MASK_MASK 0x200000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE2_PERFMON_COUNTER5_INT_MASK__SHIFT 0x15
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE2_PERFMON_COUNTER6_INT_MASK_MASK 0x400000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE2_PERFMON_COUNTER6_INT_MASK__SHIFT 0x16
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE2_PERFMON_COUNTER7_INT_MASK_MASK 0x800000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE2_PERFMON_COUNTER7_INT_MASK__SHIFT 0x17
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE0_PERFMON_COUNTER_OFF_INT_MASK_MASK 0x1000000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE0_PERFMON_COUNTER_OFF_INT_MASK__SHIFT 0x18
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE1_PERFMON_COUNTER_OFF_INT_MASK_MASK 0x2000000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE1_PERFMON_COUNTER_OFF_INT_MASK__SHIFT 0x19
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE2_PERFMON_COUNTER_OFF_INT_MASK_MASK 0x4000000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE2_PERFMON_COUNTER_OFF_INT_MASK__SHIFT 0x1a
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE3_PERFMON_COUNTER0_INT_MASK_MASK 0x1
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE3_PERFMON_COUNTER0_INT_MASK__SHIFT 0x0
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE3_PERFMON_COUNTER1_INT_MASK_MASK 0x2
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE3_PERFMON_COUNTER1_INT_MASK__SHIFT 0x1
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE3_PERFMON_COUNTER2_INT_MASK_MASK 0x4
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE3_PERFMON_COUNTER2_INT_MASK__SHIFT 0x2
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE3_PERFMON_COUNTER3_INT_MASK_MASK 0x8
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE3_PERFMON_COUNTER3_INT_MASK__SHIFT 0x3
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE3_PERFMON_COUNTER4_INT_MASK_MASK 0x10
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE3_PERFMON_COUNTER4_INT_MASK__SHIFT 0x4
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE3_PERFMON_COUNTER5_INT_MASK_MASK 0x20
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE3_PERFMON_COUNTER5_INT_MASK__SHIFT 0x5
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE3_PERFMON_COUNTER6_INT_MASK_MASK 0x40
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE3_PERFMON_COUNTER6_INT_MASK__SHIFT 0x6
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE3_PERFMON_COUNTER7_INT_MASK_MASK 0x80
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE3_PERFMON_COUNTER7_INT_MASK__SHIFT 0x7
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE4_PERFMON_COUNTER0_INT_MASK_MASK 0x100
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE4_PERFMON_COUNTER0_INT_MASK__SHIFT 0x8
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE4_PERFMON_COUNTER1_INT_MASK_MASK 0x200
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE4_PERFMON_COUNTER1_INT_MASK__SHIFT 0x9
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE4_PERFMON_COUNTER2_INT_MASK_MASK 0x400
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE4_PERFMON_COUNTER2_INT_MASK__SHIFT 0xa
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE4_PERFMON_COUNTER3_INT_MASK_MASK 0x800
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE4_PERFMON_COUNTER3_INT_MASK__SHIFT 0xb
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE4_PERFMON_COUNTER4_INT_MASK_MASK 0x1000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE4_PERFMON_COUNTER4_INT_MASK__SHIFT 0xc
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE4_PERFMON_COUNTER5_INT_MASK_MASK 0x2000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE4_PERFMON_COUNTER5_INT_MASK__SHIFT 0xd
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE4_PERFMON_COUNTER6_INT_MASK_MASK 0x4000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE4_PERFMON_COUNTER6_INT_MASK__SHIFT 0xe
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE4_PERFMON_COUNTER7_INT_MASK_MASK 0x8000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE4_PERFMON_COUNTER7_INT_MASK__SHIFT 0xf
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE5_PERFMON_COUNTER0_INT_MASK_MASK 0x10000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE5_PERFMON_COUNTER0_INT_MASK__SHIFT 0x10
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE5_PERFMON_COUNTER1_INT_MASK_MASK 0x20000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE5_PERFMON_COUNTER1_INT_MASK__SHIFT 0x11
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE5_PERFMON_COUNTER2_INT_MASK_MASK 0x40000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE5_PERFMON_COUNTER2_INT_MASK__SHIFT 0x12
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE5_PERFMON_COUNTER3_INT_MASK_MASK 0x80000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE5_PERFMON_COUNTER3_INT_MASK__SHIFT 0x13
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE5_PERFMON_COUNTER4_INT_MASK_MASK 0x100000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE5_PERFMON_COUNTER4_INT_MASK__SHIFT 0x14
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE5_PERFMON_COUNTER5_INT_MASK_MASK 0x200000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE5_PERFMON_COUNTER5_INT_MASK__SHIFT 0x15
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE5_PERFMON_COUNTER6_INT_MASK_MASK 0x400000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE5_PERFMON_COUNTER6_INT_MASK__SHIFT 0x16
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE5_PERFMON_COUNTER7_INT_MASK_MASK 0x800000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE5_PERFMON_COUNTER7_INT_MASK__SHIFT 0x17
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE3_PERFMON_COUNTER_OFF_INT_MASK_MASK 0x1000000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE3_PERFMON_COUNTER_OFF_INT_MASK__SHIFT 0x18
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE4_PERFMON_COUNTER_OFF_INT_MASK_MASK 0x2000000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE4_PERFMON_COUNTER_OFF_INT_MASK__SHIFT 0x19
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE5_PERFMON_COUNTER_OFF_INT_MASK_MASK 0x4000000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE5_PERFMON_COUNTER_OFF_INT_MASK__SHIFT 0x1a
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__SCANIN_PERFMON_COUNTER0_INT_MASK_MASK 0x1
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__SCANIN_PERFMON_COUNTER0_INT_MASK__SHIFT 0x0
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__SCANIN_PERFMON_COUNTER1_INT_MASK_MASK 0x2
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__SCANIN_PERFMON_COUNTER1_INT_MASK__SHIFT 0x1
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__SCANIN_PERFMON_COUNTER2_INT_MASK_MASK 0x4
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__SCANIN_PERFMON_COUNTER2_INT_MASK__SHIFT 0x2
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__SCANIN_PERFMON_COUNTER3_INT_MASK_MASK 0x8
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__SCANIN_PERFMON_COUNTER3_INT_MASK__SHIFT 0x3
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__SCANIN_PERFMON_COUNTER4_INT_MASK_MASK 0x10
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__SCANIN_PERFMON_COUNTER4_INT_MASK__SHIFT 0x4
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__SCANIN_PERFMON_COUNTER5_INT_MASK_MASK 0x20
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__SCANIN_PERFMON_COUNTER5_INT_MASK__SHIFT 0x5
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__SCANIN_PERFMON_COUNTER6_INT_MASK_MASK 0x40
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__SCANIN_PERFMON_COUNTER6_INT_MASK__SHIFT 0x6
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__SCANIN_PERFMON_COUNTER7_INT_MASK_MASK 0x80
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__SCANIN_PERFMON_COUNTER7_INT_MASK__SHIFT 0x7
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__SCANIN_PERFMON_COUNTER_OFF_INT_MASK_MASK 0x1000000
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__SCANIN_PERFMON_COUNTER_OFF_INT_MASK__SHIFT 0x18
#define DP_LINK_CNTL__DP_LINK_TRAINING_COMPLETE_MASK 0x10
#define DP_LINK_CNTL__DP_LINK_TRAINING_COMPLETE__SHIFT 0x4
#define DP_LINK_CNTL__DP_LINK_STATUS_MASK 0x100
#define DP_LINK_CNTL__DP_LINK_STATUS__SHIFT 0x8
#define DP_LINK_CNTL__DP_EMBEDDED_PANEL_MODE_MASK 0x20000
#define DP_LINK_CNTL__DP_EMBEDDED_PANEL_MODE__SHIFT 0x11
#define DP_PIXEL_FORMAT__DP_PIXEL_ENCODING_MASK 0x7
#define DP_PIXEL_FORMAT__DP_PIXEL_ENCODING__SHIFT 0x0
#define DP_PIXEL_FORMAT__DP_DYN_RANGE_MASK 0x100
#define DP_PIXEL_FORMAT__DP_DYN_RANGE__SHIFT 0x8
#define DP_PIXEL_FORMAT__DP_YCBCR_RANGE_MASK 0x10000
#define DP_PIXEL_FORMAT__DP_YCBCR_RANGE__SHIFT 0x10
#define DP_PIXEL_FORMAT__DP_COMPONENT_DEPTH_MASK 0x7000000
#define DP_PIXEL_FORMAT__DP_COMPONENT_DEPTH__SHIFT 0x18
#define DP_MSA_COLORIMETRY__DP_MSA_MISC0_OVERRIDE_MASK 0xff
#define DP_MSA_COLORIMETRY__DP_MSA_MISC0_OVERRIDE__SHIFT 0x0
#define DP_MSA_COLORIMETRY__DP_MSA_MISC0_OVERRIDE_ENABLE_MASK 0x100
#define DP_MSA_COLORIMETRY__DP_MSA_MISC0_OVERRIDE_ENABLE__SHIFT 0x8
#define DP_CONFIG__DP_UDI_LANES_MASK 0x3
#define DP_CONFIG__DP_UDI_LANES__SHIFT 0x0
#define DP_VID_STREAM_CNTL__DP_VID_STREAM_ENABLE_MASK 0x1
#define DP_VID_STREAM_CNTL__DP_VID_STREAM_ENABLE__SHIFT 0x0
#define DP_VID_STREAM_CNTL__DP_VID_STREAM_DIS_DEFER_MASK 0x300
#define DP_VID_STREAM_CNTL__DP_VID_STREAM_DIS_DEFER__SHIFT 0x8
#define DP_VID_STREAM_CNTL__DP_VID_STREAM_STATUS_MASK 0x10000
#define DP_VID_STREAM_CNTL__DP_VID_STREAM_STATUS__SHIFT 0x10
#define DP_VID_STREAM_CNTL__DP_VID_STREAM_CHANGE_KEEPOUT_MASK 0x100000
#define DP_VID_STREAM_CNTL__DP_VID_STREAM_CHANGE_KEEPOUT__SHIFT 0x14
#define DP_STEER_FIFO__DP_STEER_FIFO_RESET_MASK 0x1
#define DP_STEER_FIFO__DP_STEER_FIFO_RESET__SHIFT 0x0
#define DP_STEER_FIFO__DP_STEER_OVERFLOW_FLAG_MASK 0x10
#define DP_STEER_FIFO__DP_STEER_OVERFLOW_FLAG__SHIFT 0x4
#define DP_STEER_FIFO__DP_STEER_OVERFLOW_INT_MASK 0x20
#define DP_STEER_FIFO__DP_STEER_OVERFLOW_INT__SHIFT 0x5
#define DP_STEER_FIFO__DP_STEER_OVERFLOW_ACK_MASK 0x40
#define DP_STEER_FIFO__DP_STEER_OVERFLOW_ACK__SHIFT 0x6
#define DP_STEER_FIFO__DP_STEER_OVERFLOW_MASK_MASK 0x80
#define DP_STEER_FIFO__DP_STEER_OVERFLOW_MASK__SHIFT 0x7
#define DP_STEER_FIFO__DP_TU_OVERFLOW_FLAG_MASK 0x100
#define DP_STEER_FIFO__DP_TU_OVERFLOW_FLAG__SHIFT 0x8
#define DP_STEER_FIFO__DP_TU_OVERFLOW_ACK_MASK 0x1000
#define DP_STEER_FIFO__DP_TU_OVERFLOW_ACK__SHIFT 0xc
#define DP_MSA_MISC__DP_MSA_MISC1_MASK 0x78
#define DP_MSA_MISC__DP_MSA_MISC1__SHIFT 0x3
#define DP_MSA_MISC__DP_MSA_MISC2_MASK 0xff00
#define DP_MSA_MISC__DP_MSA_MISC2__SHIFT 0x8
#define DP_MSA_MISC__DP_MSA_MISC3_MASK 0xff0000
#define DP_MSA_MISC__DP_MSA_MISC3__SHIFT 0x10
#define DP_MSA_MISC__DP_MSA_MISC4_MASK 0xff000000
#define DP_MSA_MISC__DP_MSA_MISC4__SHIFT 0x18
#define DP_VID_TIMING__DP_VID_TIMING_MODE_MASK 0x1
#define DP_VID_TIMING__DP_VID_TIMING_MODE__SHIFT 0x0
#define DP_VID_TIMING__DP_VID_M_N_GEN_EN_MASK 0x100
#define DP_VID_TIMING__DP_VID_M_N_GEN_EN__SHIFT 0x8
#define DP_VID_TIMING__DP_VID_N_DIV_MASK 0xff000000
#define DP_VID_TIMING__DP_VID_N_DIV__SHIFT 0x18
#define DP_VID_N__DP_VID_N_MASK 0xffffff
#define DP_VID_N__DP_VID_N__SHIFT 0x0
#define DP_VID_M__DP_VID_M_MASK 0xffffff
#define DP_VID_M__DP_VID_M__SHIFT 0x0
#define DP_LINK_FRAMING_CNTL__DP_IDLE_BS_INTERVAL_MASK 0x3ffff
#define DP_LINK_FRAMING_CNTL__DP_IDLE_BS_INTERVAL__SHIFT 0x0
#define DP_LINK_FRAMING_CNTL__DP_VBID_DISABLE_MASK 0x1000000
#define DP_LINK_FRAMING_CNTL__DP_VBID_DISABLE__SHIFT 0x18
#define DP_LINK_FRAMING_CNTL__DP_VID_ENHANCED_FRAME_MODE_MASK 0x10000000
#define DP_LINK_FRAMING_CNTL__DP_VID_ENHANCED_FRAME_MODE__SHIFT 0x1c
#define DP_HBR2_EYE_PATTERN__DP_HBR2_EYE_PATTERN_ENABLE_MASK 0x1
#define DP_HBR2_EYE_PATTERN__DP_HBR2_EYE_PATTERN_ENABLE__SHIFT 0x0
#define DP_VID_MSA_VBID__DP_VID_MSA_LOCATION_MASK 0xfff
#define DP_VID_MSA_VBID__DP_VID_MSA_LOCATION__SHIFT 0x0
#define DP_VID_MSA_VBID__DP_VID_MSA_TOP_FIELD_MODE_MASK 0x10000
#define DP_VID_MSA_VBID__DP_VID_MSA_TOP_FIELD_MODE__SHIFT 0x10
#define DP_VID_MSA_VBID__DP_VID_VBID_FIELD_POL_MASK 0x1000000
#define DP_VID_MSA_VBID__DP_VID_VBID_FIELD_POL__SHIFT 0x18
#define DP_VID_INTERRUPT_CNTL__DP_VID_STREAM_DISABLE_INT_MASK 0x1
#define DP_VID_INTERRUPT_CNTL__DP_VID_STREAM_DISABLE_INT__SHIFT 0x0
#define DP_VID_INTERRUPT_CNTL__DP_VID_STREAM_DISABLE_ACK_MASK 0x2
#define DP_VID_INTERRUPT_CNTL__DP_VID_STREAM_DISABLE_ACK__SHIFT 0x1
#define DP_VID_INTERRUPT_CNTL__DP_VID_STREAM_DISABLE_MASK_MASK 0x4
#define DP_VID_INTERRUPT_CNTL__DP_VID_STREAM_DISABLE_MASK__SHIFT 0x2
#define DP_DPHY_CNTL__DPHY_ATEST_SEL_LANE0_MASK 0x1
#define DP_DPHY_CNTL__DPHY_ATEST_SEL_LANE0__SHIFT 0x0
#define DP_DPHY_CNTL__DPHY_ATEST_SEL_LANE1_MASK 0x2
#define DP_DPHY_CNTL__DPHY_ATEST_SEL_LANE1__SHIFT 0x1
#define DP_DPHY_CNTL__DPHY_ATEST_SEL_LANE2_MASK 0x4
#define DP_DPHY_CNTL__DPHY_ATEST_SEL_LANE2__SHIFT 0x2
#define DP_DPHY_CNTL__DPHY_ATEST_SEL_LANE3_MASK 0x8
#define DP_DPHY_CNTL__DPHY_ATEST_SEL_LANE3__SHIFT 0x3
#define DP_DPHY_CNTL__DPHY_BYPASS_MASK 0x10000
#define DP_DPHY_CNTL__DPHY_BYPASS__SHIFT 0x10
#define DP_DPHY_CNTL__DPHY_SKEW_BYPASS_MASK 0x1000000
#define DP_DPHY_CNTL__DPHY_SKEW_BYPASS__SHIFT 0x18
#define DP_DPHY_TRAINING_PATTERN_SEL__DPHY_TRAINING_PATTERN_SEL_MASK 0x3
#define DP_DPHY_TRAINING_PATTERN_SEL__DPHY_TRAINING_PATTERN_SEL__SHIFT 0x0
#define DP_DPHY_SYM0__DPHY_SYM1_MASK 0x3ff
#define DP_DPHY_SYM0__DPHY_SYM1__SHIFT 0x0
#define DP_DPHY_SYM0__DPHY_SYM2_MASK 0xffc00
#define DP_DPHY_SYM0__DPHY_SYM2__SHIFT 0xa
#define DP_DPHY_SYM0__DPHY_SYM3_MASK 0x3ff00000
#define DP_DPHY_SYM0__DPHY_SYM3__SHIFT 0x14
#define DP_DPHY_SYM1__DPHY_SYM4_MASK 0x3ff
#define DP_DPHY_SYM1__DPHY_SYM4__SHIFT 0x0
#define DP_DPHY_SYM1__DPHY_SYM5_MASK 0xffc00
#define DP_DPHY_SYM1__DPHY_SYM5__SHIFT 0xa
#define DP_DPHY_SYM1__DPHY_SYM6_MASK 0x3ff00000
#define DP_DPHY_SYM1__DPHY_SYM6__SHIFT 0x14
#define DP_DPHY_SYM2__DPHY_SYM7_MASK 0x3ff
#define DP_DPHY_SYM2__DPHY_SYM7__SHIFT 0x0
#define DP_DPHY_SYM2__DPHY_SYM8_MASK 0xffc00
#define DP_DPHY_SYM2__DPHY_SYM8__SHIFT 0xa
#define DP_DPHY_8B10B_CNTL__DPHY_8B10B_RESET_MASK 0x100
#define DP_DPHY_8B10B_CNTL__DPHY_8B10B_RESET__SHIFT 0x8
#define DP_DPHY_8B10B_CNTL__DPHY_8B10B_EXT_DISP_MASK 0x10000
#define DP_DPHY_8B10B_CNTL__DPHY_8B10B_EXT_DISP__SHIFT 0x10
#define DP_DPHY_8B10B_CNTL__DPHY_8B10B_CUR_DISP_MASK 0x1000000
#define DP_DPHY_8B10B_CNTL__DPHY_8B10B_CUR_DISP__SHIFT 0x18
#define DP_DPHY_PRBS_CNTL__DPHY_PRBS_EN_MASK 0x1
#define DP_DPHY_PRBS_CNTL__DPHY_PRBS_EN__SHIFT 0x0
#define DP_DPHY_PRBS_CNTL__DPHY_PRBS_SEL_MASK 0x30
#define DP_DPHY_PRBS_CNTL__DPHY_PRBS_SEL__SHIFT 0x4
#define DP_DPHY_PRBS_CNTL__DPHY_PRBS_SEED_MASK 0x7fffff00
#define DP_DPHY_PRBS_CNTL__DPHY_PRBS_SEED__SHIFT 0x8
#define DP_DPHY_SCRAM_CNTL__DPHY_SCRAMBLER_ADVANCE_MASK 0x10
#define DP_DPHY_SCRAM_CNTL__DPHY_SCRAMBLER_ADVANCE__SHIFT 0x4
#define DP_DPHY_SCRAM_CNTL__DPHY_SCRAMBLER_BS_COUNT_MASK 0x3ff00
#define DP_DPHY_SCRAM_CNTL__DPHY_SCRAMBLER_BS_COUNT__SHIFT 0x8
#define DP_DPHY_CRC_EN__DPHY_CRC_EN_MASK 0x1
#define DP_DPHY_CRC_EN__DPHY_CRC_EN__SHIFT 0x0
#define DP_DPHY_CRC_EN__DPHY_CRC_CONT_EN_MASK 0x10
#define DP_DPHY_CRC_EN__DPHY_CRC_CONT_EN__SHIFT 0x4
#define DP_DPHY_CRC_EN__DPHY_CRC_RESULT_VALID_MASK 0x100
#define DP_DPHY_CRC_EN__DPHY_CRC_RESULT_VALID__SHIFT 0x8
#define DP_DPHY_CRC_CNTL__DPHY_CRC_FIELD_MASK 0x1
#define DP_DPHY_CRC_CNTL__DPHY_CRC_FIELD__SHIFT 0x0
#define DP_DPHY_CRC_CNTL__DPHY_CRC_SEL_MASK 0x30
#define DP_DPHY_CRC_CNTL__DPHY_CRC_SEL__SHIFT 0x4
#define DP_DPHY_CRC_CNTL__DPHY_CRC_MASK_MASK 0xff0000
#define DP_DPHY_CRC_CNTL__DPHY_CRC_MASK__SHIFT 0x10
#define DP_DPHY_CRC_RESULT__DPHY_CRC_RESULT_MASK 0xff
#define DP_DPHY_CRC_RESULT__DPHY_CRC_RESULT__SHIFT 0x0
#define DP_DPHY_CRC_RESULT__DPHY_CRC_RESULT1_MASK 0xff00
#define DP_DPHY_CRC_RESULT__DPHY_CRC_RESULT1__SHIFT 0x8
#define DP_DPHY_CRC_RESULT__DPHY_CRC_RESULT2_MASK 0xff0000
#define DP_DPHY_CRC_RESULT__DPHY_CRC_RESULT2__SHIFT 0x10
#define DP_DPHY_CRC_RESULT__DPHY_CRC_RESULT3_MASK 0xff000000
#define DP_DPHY_CRC_RESULT__DPHY_CRC_RESULT3__SHIFT 0x18
#define DP_DPHY_CRC_MST_CNTL__DPHY_CRC_MST_FIRST_SLOT_MASK 0x3f
#define DP_DPHY_CRC_MST_CNTL__DPHY_CRC_MST_FIRST_SLOT__SHIFT 0x0
#define DP_DPHY_CRC_MST_CNTL__DPHY_CRC_MST_LAST_SLOT_MASK 0x3f00
#define DP_DPHY_CRC_MST_CNTL__DPHY_CRC_MST_LAST_SLOT__SHIFT 0x8
#define DP_DPHY_CRC_MST_STATUS__DPHY_CRC_MST_PHASE_LOCK_MASK 0x1
#define DP_DPHY_CRC_MST_STATUS__DPHY_CRC_MST_PHASE_LOCK__SHIFT 0x0
#define DP_DPHY_CRC_MST_STATUS__DPHY_CRC_MST_PHASE_ERROR_MASK 0x100
#define DP_DPHY_CRC_MST_STATUS__DPHY_CRC_MST_PHASE_ERROR__SHIFT 0x8
#define DP_DPHY_CRC_MST_STATUS__DPHY_CRC_MST_PHASE_ERROR_ACK_MASK 0x10000
#define DP_DPHY_CRC_MST_STATUS__DPHY_CRC_MST_PHASE_ERROR_ACK__SHIFT 0x10
#define DP_DPHY_FAST_TRAINING__DPHY_RX_FAST_TRAINING_CAPABLE_MASK 0x1
#define DP_DPHY_FAST_TRAINING__DPHY_RX_FAST_TRAINING_CAPABLE__SHIFT 0x0
#define DP_DPHY_FAST_TRAINING__DPHY_SW_FAST_TRAINING_START_MASK 0x2
#define DP_DPHY_FAST_TRAINING__DPHY_SW_FAST_TRAINING_START__SHIFT 0x1
#define DP_DPHY_FAST_TRAINING__DPHY_FAST_TRAINING_VBLANK_EDGE_DETECT_EN_MASK 0x4
#define DP_DPHY_FAST_TRAINING__DPHY_FAST_TRAINING_VBLANK_EDGE_DETECT_EN__SHIFT 0x2
#define DP_DPHY_FAST_TRAINING__DPHY_FAST_TRAINING_TP1_TIME_MASK 0xfff00
#define DP_DPHY_FAST_TRAINING__DPHY_FAST_TRAINING_TP1_TIME__SHIFT 0x8
#define DP_DPHY_FAST_TRAINING__DPHY_FAST_TRAINING_TP2_TIME_MASK 0xfff00000
#define DP_DPHY_FAST_TRAINING__DPHY_FAST_TRAINING_TP2_TIME__SHIFT 0x14
#define DP_DPHY_FAST_TRAINING_STATUS__DPHY_FAST_TRAINING_STATE_MASK 0x7
#define DP_DPHY_FAST_TRAINING_STATUS__DPHY_FAST_TRAINING_STATE__SHIFT 0x0
#define DP_DPHY_FAST_TRAINING_STATUS__DPHY_FAST_TRAINING_COMPLETE_OCCURRED_MASK 0x10
#define DP_DPHY_FAST_TRAINING_STATUS__DPHY_FAST_TRAINING_COMPLETE_OCCURRED__SHIFT 0x4
#define DP_DPHY_FAST_TRAINING_STATUS__DPHY_FAST_TRAINING_COMPLETE_MASK_MASK 0x100
#define DP_DPHY_FAST_TRAINING_STATUS__DPHY_FAST_TRAINING_COMPLETE_MASK__SHIFT 0x8
#define DP_DPHY_FAST_TRAINING_STATUS__DPHY_FAST_TRAINING_COMPLETE_ACK_MASK 0x1000
#define DP_DPHY_FAST_TRAINING_STATUS__DPHY_FAST_TRAINING_COMPLETE_ACK__SHIFT 0xc
#define DP_MSA_V_TIMING_OVERRIDE1__DP_MSA_V_TIMING_OVERRIDE_EN_MASK 0x1
#define DP_MSA_V_TIMING_OVERRIDE1__DP_MSA_V_TIMING_OVERRIDE_EN__SHIFT 0x0
#define DP_MSA_V_TIMING_OVERRIDE1__DP_MSA_V_TOTAL_OVERRIDE_MASK 0x1fff0
#define DP_MSA_V_TIMING_OVERRIDE1__DP_MSA_V_TOTAL_OVERRIDE__SHIFT 0x4
#define DP_MSA_V_TIMING_OVERRIDE2__DP_MSA_V_BLANK_START_OVERRIDE_MASK 0x1fff
#define DP_MSA_V_TIMING_OVERRIDE2__DP_MSA_V_BLANK_START_OVERRIDE__SHIFT 0x0
#define DP_MSA_V_TIMING_OVERRIDE2__DP_MSA_V_BLANK_END_OVERRIDE_MASK 0x1fff0000
#define DP_MSA_V_TIMING_OVERRIDE2__DP_MSA_V_BLANK_END_OVERRIDE__SHIFT 0x10
#define DP_SEC_CNTL__DP_SEC_STREAM_ENABLE_MASK 0x1
#define DP_SEC_CNTL__DP_SEC_STREAM_ENABLE__SHIFT 0x0
#define DP_SEC_CNTL__DP_SEC_ASP_ENABLE_MASK 0x10
#define DP_SEC_CNTL__DP_SEC_ASP_ENABLE__SHIFT 0x4
#define DP_SEC_CNTL__DP_SEC_ATP_ENABLE_MASK 0x100
#define DP_SEC_CNTL__DP_SEC_ATP_ENABLE__SHIFT 0x8
#define DP_SEC_CNTL__DP_SEC_AIP_ENABLE_MASK 0x1000
#define DP_SEC_CNTL__DP_SEC_AIP_ENABLE__SHIFT 0xc
#define DP_SEC_CNTL__DP_SEC_ACM_ENABLE_MASK 0x10000
#define DP_SEC_CNTL__DP_SEC_ACM_ENABLE__SHIFT 0x10
#define DP_SEC_CNTL__DP_SEC_GSP0_ENABLE_MASK 0x100000
#define DP_SEC_CNTL__DP_SEC_GSP0_ENABLE__SHIFT 0x14
#define DP_SEC_CNTL__DP_SEC_GSP1_ENABLE_MASK 0x200000
#define DP_SEC_CNTL__DP_SEC_GSP1_ENABLE__SHIFT 0x15
#define DP_SEC_CNTL__DP_SEC_GSP2_ENABLE_MASK 0x400000
#define DP_SEC_CNTL__DP_SEC_GSP2_ENABLE__SHIFT 0x16
#define DP_SEC_CNTL__DP_SEC_GSP3_ENABLE_MASK 0x800000
#define DP_SEC_CNTL__DP_SEC_GSP3_ENABLE__SHIFT 0x17
#define DP_SEC_CNTL__DP_SEC_AVI_ENABLE_MASK 0x1000000
#define DP_SEC_CNTL__DP_SEC_AVI_ENABLE__SHIFT 0x18
#define DP_SEC_CNTL__DP_SEC_MPG_ENABLE_MASK 0x10000000
#define DP_SEC_CNTL__DP_SEC_MPG_ENABLE__SHIFT 0x1c
#define DP_SEC_CNTL1__DP_SEC_ISRC_ENABLE_MASK 0x1
#define DP_SEC_CNTL1__DP_SEC_ISRC_ENABLE__SHIFT 0x0
#define DP_SEC_FRAMING1__DP_SEC_FRAME_START_LOCATION_MASK 0xfff
#define DP_SEC_FRAMING1__DP_SEC_FRAME_START_LOCATION__SHIFT 0x0
#define DP_SEC_FRAMING1__DP_SEC_VBLANK_TRANSMIT_WIDTH_MASK 0xffff0000
#define DP_SEC_FRAMING1__DP_SEC_VBLANK_TRANSMIT_WIDTH__SHIFT 0x10
#define DP_SEC_FRAMING2__DP_SEC_START_POSITION_MASK 0xffff
#define DP_SEC_FRAMING2__DP_SEC_START_POSITION__SHIFT 0x0
#define DP_SEC_FRAMING2__DP_SEC_HBLANK_TRANSMIT_WIDTH_MASK 0xffff0000
#define DP_SEC_FRAMING2__DP_SEC_HBLANK_TRANSMIT_WIDTH__SHIFT 0x10
#define DP_SEC_FRAMING3__DP_SEC_IDLE_FRAME_SIZE_MASK 0x3fff
#define DP_SEC_FRAMING3__DP_SEC_IDLE_FRAME_SIZE__SHIFT 0x0
#define DP_SEC_FRAMING3__DP_SEC_IDLE_TRANSMIT_WIDTH_MASK 0xffff0000
#define DP_SEC_FRAMING3__DP_SEC_IDLE_TRANSMIT_WIDTH__SHIFT 0x10
#define DP_SEC_FRAMING4__DP_SEC_COLLISION_STATUS_MASK 0x100000
#define DP_SEC_FRAMING4__DP_SEC_COLLISION_STATUS__SHIFT 0x14
#define DP_SEC_FRAMING4__DP_SEC_COLLISION_ACK_MASK 0x1000000
#define DP_SEC_FRAMING4__DP_SEC_COLLISION_ACK__SHIFT 0x18
#define DP_SEC_FRAMING4__DP_SEC_AUDIO_MUTE_MASK 0x10000000
#define DP_SEC_FRAMING4__DP_SEC_AUDIO_MUTE__SHIFT 0x1c
#define DP_SEC_FRAMING4__DP_SEC_AUDIO_MUTE_STATUS_MASK 0x20000000
#define DP_SEC_FRAMING4__DP_SEC_AUDIO_MUTE_STATUS__SHIFT 0x1d
#define DP_SEC_AUD_N__DP_SEC_AUD_N_MASK 0xffffff
#define DP_SEC_AUD_N__DP_SEC_AUD_N__SHIFT 0x0
#define DP_SEC_AUD_N_READBACK__DP_SEC_AUD_N_READBACK_MASK 0xffffff
#define DP_SEC_AUD_N_READBACK__DP_SEC_AUD_N_READBACK__SHIFT 0x0
#define DP_SEC_AUD_M__DP_SEC_AUD_M_MASK 0xffffff
#define DP_SEC_AUD_M__DP_SEC_AUD_M__SHIFT 0x0
#define DP_SEC_AUD_M_READBACK__DP_SEC_AUD_M_READBACK_MASK 0xffffff
#define DP_SEC_AUD_M_READBACK__DP_SEC_AUD_M_READBACK__SHIFT 0x0
#define DP_SEC_TIMESTAMP__DP_SEC_TIMESTAMP_MODE_MASK 0x1
#define DP_SEC_TIMESTAMP__DP_SEC_TIMESTAMP_MODE__SHIFT 0x0
#define DP_SEC_PACKET_CNTL__DP_SEC_ASP_CODING_TYPE_MASK 0xe
#define DP_SEC_PACKET_CNTL__DP_SEC_ASP_CODING_TYPE__SHIFT 0x1
#define DP_SEC_PACKET_CNTL__DP_SEC_ASP_PRIORITY_MASK 0x10
#define DP_SEC_PACKET_CNTL__DP_SEC_ASP_PRIORITY__SHIFT 0x4
#define DP_SEC_PACKET_CNTL__DP_SEC_VERSION_MASK 0x3f00
#define DP_SEC_PACKET_CNTL__DP_SEC_VERSION__SHIFT 0x8
#define DP_SEC_PACKET_CNTL__DP_SEC_ASP_CHANNEL_COUNT_OVERRIDE_MASK 0x10000
#define DP_SEC_PACKET_CNTL__DP_SEC_ASP_CHANNEL_COUNT_OVERRIDE__SHIFT 0x10
#define DP_MSE_RATE_CNTL__DP_MSE_RATE_Y_MASK 0x3ffffff
#define DP_MSE_RATE_CNTL__DP_MSE_RATE_Y__SHIFT 0x0
#define DP_MSE_RATE_CNTL__DP_MSE_RATE_X_MASK 0xfc000000
#define DP_MSE_RATE_CNTL__DP_MSE_RATE_X__SHIFT 0x1a
#define DP_MSE_RATE_UPDATE__DP_MSE_RATE_UPDATE_PENDING_MASK 0x1
#define DP_MSE_RATE_UPDATE__DP_MSE_RATE_UPDATE_PENDING__SHIFT 0x0
#define DP_MSE_SAT0__DP_MSE_SAT_SRC0_MASK 0x7
#define DP_MSE_SAT0__DP_MSE_SAT_SRC0__SHIFT 0x0
#define DP_MSE_SAT0__DP_MSE_SAT_SLOT_COUNT0_MASK 0x3f00
#define DP_MSE_SAT0__DP_MSE_SAT_SLOT_COUNT0__SHIFT 0x8
#define DP_MSE_SAT0__DP_MSE_SAT_SRC1_MASK 0x70000
#define DP_MSE_SAT0__DP_MSE_SAT_SRC1__SHIFT 0x10
#define DP_MSE_SAT0__DP_MSE_SAT_SLOT_COUNT1_MASK 0x3f000000
#define DP_MSE_SAT0__DP_MSE_SAT_SLOT_COUNT1__SHIFT 0x18
#define DP_MSE_SAT1__DP_MSE_SAT_SRC2_MASK 0x7
#define DP_MSE_SAT1__DP_MSE_SAT_SRC2__SHIFT 0x0
#define DP_MSE_SAT1__DP_MSE_SAT_SLOT_COUNT2_MASK 0x3f00
#define DP_MSE_SAT1__DP_MSE_SAT_SLOT_COUNT2__SHIFT 0x8
#define DP_MSE_SAT1__DP_MSE_SAT_SRC3_MASK 0x70000
#define DP_MSE_SAT1__DP_MSE_SAT_SRC3__SHIFT 0x10
#define DP_MSE_SAT1__DP_MSE_SAT_SLOT_COUNT3_MASK 0x3f000000
#define DP_MSE_SAT1__DP_MSE_SAT_SLOT_COUNT3__SHIFT 0x18
#define DP_MSE_SAT2__DP_MSE_SAT_SRC4_MASK 0x7
#define DP_MSE_SAT2__DP_MSE_SAT_SRC4__SHIFT 0x0
#define DP_MSE_SAT2__DP_MSE_SAT_SLOT_COUNT4_MASK 0x3f00
#define DP_MSE_SAT2__DP_MSE_SAT_SLOT_COUNT4__SHIFT 0x8
#define DP_MSE_SAT2__DP_MSE_SAT_SRC5_MASK 0x70000
#define DP_MSE_SAT2__DP_MSE_SAT_SRC5__SHIFT 0x10
#define DP_MSE_SAT2__DP_MSE_SAT_SLOT_COUNT5_MASK 0x3f000000
#define DP_MSE_SAT2__DP_MSE_SAT_SLOT_COUNT5__SHIFT 0x18
#define DP_MSE_SAT_UPDATE__DP_MSE_SAT_UPDATE_MASK 0x3
#define DP_MSE_SAT_UPDATE__DP_MSE_SAT_UPDATE__SHIFT 0x0
#define DP_MSE_SAT_UPDATE__DP_MSE_16_MTP_KEEPOUT_MASK 0x100
#define DP_MSE_SAT_UPDATE__DP_MSE_16_MTP_KEEPOUT__SHIFT 0x8
#define DP_MSE_LINK_TIMING__DP_MSE_LINK_FRAME_MASK 0x3ff
#define DP_MSE_LINK_TIMING__DP_MSE_LINK_FRAME__SHIFT 0x0
#define DP_MSE_LINK_TIMING__DP_MSE_LINK_LINE_MASK 0x30000
#define DP_MSE_LINK_TIMING__DP_MSE_LINK_LINE__SHIFT 0x10
#define DP_MSE_MISC_CNTL__DP_MSE_BLANK_CODE_MASK 0x1
#define DP_MSE_MISC_CNTL__DP_MSE_BLANK_CODE__SHIFT 0x0
#define DP_MSE_MISC_CNTL__DP_MSE_TIMESTAMP_MODE_MASK 0x10
#define DP_MSE_MISC_CNTL__DP_MSE_TIMESTAMP_MODE__SHIFT 0x4
#define DP_MSE_MISC_CNTL__DP_MSE_ZERO_ENCODER_MASK 0x100
#define DP_MSE_MISC_CNTL__DP_MSE_ZERO_ENCODER__SHIFT 0x8
#define DP_TEST_DEBUG_INDEX__DP_TEST_DEBUG_INDEX_MASK 0xff
#define DP_TEST_DEBUG_INDEX__DP_TEST_DEBUG_INDEX__SHIFT 0x0
#define DP_TEST_DEBUG_INDEX__DP_TEST_DEBUG_WRITE_EN_MASK 0x100
#define DP_TEST_DEBUG_INDEX__DP_TEST_DEBUG_WRITE_EN__SHIFT 0x8
#define DP_TEST_DEBUG_DATA__DP_TEST_DEBUG_DATA_MASK 0xffffffff
#define DP_TEST_DEBUG_DATA__DP_TEST_DEBUG_DATA__SHIFT 0x0
#define AUX_CONTROL__AUX_EN_MASK 0x1
#define AUX_CONTROL__AUX_EN__SHIFT 0x0
#define AUX_CONTROL__AUX_LS_READ_EN_MASK 0x100
#define AUX_CONTROL__AUX_LS_READ_EN__SHIFT 0x8
#define AUX_CONTROL__AUX_LS_UPDATE_DISABLE_MASK 0x1000
#define AUX_CONTROL__AUX_LS_UPDATE_DISABLE__SHIFT 0xc
#define AUX_CONTROL__AUX_IGNORE_HPD_DISCON_MASK 0x10000
#define AUX_CONTROL__AUX_IGNORE_HPD_DISCON__SHIFT 0x10
#define AUX_CONTROL__AUX_MODE_DET_EN_MASK 0x40000
#define AUX_CONTROL__AUX_MODE_DET_EN__SHIFT 0x12
#define AUX_CONTROL__AUX_HPD_SEL_MASK 0x700000
#define AUX_CONTROL__AUX_HPD_SEL__SHIFT 0x14
#define AUX_CONTROL__AUX_IMPCAL_REQ_EN_MASK 0x1000000
#define AUX_CONTROL__AUX_IMPCAL_REQ_EN__SHIFT 0x18
#define AUX_CONTROL__AUX_TEST_MODE_MASK 0x10000000
#define AUX_CONTROL__AUX_TEST_MODE__SHIFT 0x1c
#define AUX_CONTROL__AUX_DEGLITCH_EN_MASK 0x20000000
#define AUX_CONTROL__AUX_DEGLITCH_EN__SHIFT 0x1d
#define AUX_CONTROL__SPARE_0_MASK 0x40000000
#define AUX_CONTROL__SPARE_0__SHIFT 0x1e
#define AUX_CONTROL__SPARE_1_MASK 0x80000000
#define AUX_CONTROL__SPARE_1__SHIFT 0x1f
#define AUX_SW_CONTROL__AUX_SW_GO_MASK 0x1
#define AUX_SW_CONTROL__AUX_SW_GO__SHIFT 0x0
#define AUX_SW_CONTROL__AUX_LS_READ_TRIG_MASK 0x4
#define AUX_SW_CONTROL__AUX_LS_READ_TRIG__SHIFT 0x2
#define AUX_SW_CONTROL__AUX_SW_START_DELAY_MASK 0xf0
#define AUX_SW_CONTROL__AUX_SW_START_DELAY__SHIFT 0x4
#define AUX_SW_CONTROL__AUX_SW_WR_BYTES_MASK 0x1f0000
#define AUX_SW_CONTROL__AUX_SW_WR_BYTES__SHIFT 0x10
#define AUX_ARB_CONTROL__AUX_ARB_PRIORITY_MASK 0x3
#define AUX_ARB_CONTROL__AUX_ARB_PRIORITY__SHIFT 0x0
#define AUX_ARB_CONTROL__AUX_REG_RW_CNTL_STATUS_MASK 0xc
#define AUX_ARB_CONTROL__AUX_REG_RW_CNTL_STATUS__SHIFT 0x2
#define AUX_ARB_CONTROL__AUX_NO_QUEUED_SW_GO_MASK 0x100
#define AUX_ARB_CONTROL__AUX_NO_QUEUED_SW_GO__SHIFT 0x8
#define AUX_ARB_CONTROL__AUX_NO_QUEUED_LS_GO_MASK 0x400
#define AUX_ARB_CONTROL__AUX_NO_QUEUED_LS_GO__SHIFT 0xa
#define AUX_ARB_CONTROL__AUX_SW_USE_AUX_REG_REQ_MASK 0x10000
#define AUX_ARB_CONTROL__AUX_SW_USE_AUX_REG_REQ__SHIFT 0x10
#define AUX_ARB_CONTROL__AUX_SW_PENDING_USE_AUX_REG_REQ_MASK 0x10000
#define AUX_ARB_CONTROL__AUX_SW_PENDING_USE_AUX_REG_REQ__SHIFT 0x10
#define AUX_ARB_CONTROL__AUX_SW_DONE_USING_AUX_REG_MASK 0x20000
#define AUX_ARB_CONTROL__AUX_SW_DONE_USING_AUX_REG__SHIFT 0x11
#define AUX_ARB_CONTROL__AUX_DMCU_USE_AUX_REG_REQ_MASK 0x1000000
#define AUX_ARB_CONTROL__AUX_DMCU_USE_AUX_REG_REQ__SHIFT 0x18
#define AUX_ARB_CONTROL__AUX_DMCU_PENDING_USE_AUX_REG_REQ_MASK 0x1000000
#define AUX_ARB_CONTROL__AUX_DMCU_PENDING_USE_AUX_REG_REQ__SHIFT 0x18
#define AUX_ARB_CONTROL__AUX_DMCU_DONE_USING_AUX_REG_MASK 0x2000000
#define AUX_ARB_CONTROL__AUX_DMCU_DONE_USING_AUX_REG__SHIFT 0x19
#define AUX_INTERRUPT_CONTROL__AUX_SW_DONE_INT_MASK 0x1
#define AUX_INTERRUPT_CONTROL__AUX_SW_DONE_INT__SHIFT 0x0
#define AUX_INTERRUPT_CONTROL__AUX_SW_DONE_ACK_MASK 0x2
#define AUX_INTERRUPT_CONTROL__AUX_SW_DONE_ACK__SHIFT 0x1
#define AUX_INTERRUPT_CONTROL__AUX_SW_DONE_MASK_MASK 0x4
#define AUX_INTERRUPT_CONTROL__AUX_SW_DONE_MASK__SHIFT 0x2
#define AUX_INTERRUPT_CONTROL__AUX_LS_DONE_INT_MASK 0x10
#define AUX_INTERRUPT_CONTROL__AUX_LS_DONE_INT__SHIFT 0x4
#define AUX_INTERRUPT_CONTROL__AUX_LS_DONE_ACK_MASK 0x20
#define AUX_INTERRUPT_CONTROL__AUX_LS_DONE_ACK__SHIFT 0x5
#define AUX_INTERRUPT_CONTROL__AUX_LS_DONE_MASK_MASK 0x40
#define AUX_INTERRUPT_CONTROL__AUX_LS_DONE_MASK__SHIFT 0x6
#define AUX_INTERRUPT_CONTROL__AUX_GTC_SYNC_LOCK_DONE_INT_MASK 0x100
#define AUX_INTERRUPT_CONTROL__AUX_GTC_SYNC_LOCK_DONE_INT__SHIFT 0x8
#define AUX_INTERRUPT_CONTROL__AUX_GTC_SYNC_LOCK_DONE_ACK_MASK 0x200
#define AUX_INTERRUPT_CONTROL__AUX_GTC_SYNC_LOCK_DONE_ACK__SHIFT 0x9
#define AUX_INTERRUPT_CONTROL__AUX_GTC_SYNC_LOCK_DONE_INT_MASK_MASK 0x400
#define AUX_INTERRUPT_CONTROL__AUX_GTC_SYNC_LOCK_DONE_INT_MASK__SHIFT 0xa
#define AUX_INTERRUPT_CONTROL__AUX_GTC_SYNC_ERROR_INT_MASK 0x1000
#define AUX_INTERRUPT_CONTROL__AUX_GTC_SYNC_ERROR_INT__SHIFT 0xc
#define AUX_INTERRUPT_CONTROL__AUX_GTC_SYNC_ERROR_ACK_MASK 0x2000
#define AUX_INTERRUPT_CONTROL__AUX_GTC_SYNC_ERROR_ACK__SHIFT 0xd
#define AUX_INTERRUPT_CONTROL__AUX_GTC_SYNC_ERROR_INT_MASK_MASK 0x4000
#define AUX_INTERRUPT_CONTROL__AUX_GTC_SYNC_ERROR_INT_MASK__SHIFT 0xe
#define AUX_SW_STATUS__AUX_SW_DONE_MASK 0x1
#define AUX_SW_STATUS__AUX_SW_DONE__SHIFT 0x0
#define AUX_SW_STATUS__AUX_SW_REQ_MASK 0x2
#define AUX_SW_STATUS__AUX_SW_REQ__SHIFT 0x1
#define AUX_SW_STATUS__AUX_SW_RX_TIMEOUT_STATE_MASK 0x70
#define AUX_SW_STATUS__AUX_SW_RX_TIMEOUT_STATE__SHIFT 0x4
#define AUX_SW_STATUS__AUX_SW_RX_TIMEOUT_MASK 0x80
#define AUX_SW_STATUS__AUX_SW_RX_TIMEOUT__SHIFT 0x7
#define AUX_SW_STATUS__AUX_SW_RX_OVERFLOW_MASK 0x100
#define AUX_SW_STATUS__AUX_SW_RX_OVERFLOW__SHIFT 0x8
#define AUX_SW_STATUS__AUX_SW_HPD_DISCON_MASK 0x200
#define AUX_SW_STATUS__AUX_SW_HPD_DISCON__SHIFT 0x9
#define AUX_SW_STATUS__AUX_SW_RX_PARTIAL_BYTE_MASK 0x400
#define AUX_SW_STATUS__AUX_SW_RX_PARTIAL_BYTE__SHIFT 0xa
#define AUX_SW_STATUS__AUX_SW_NON_AUX_MODE_MASK 0x800
#define AUX_SW_STATUS__AUX_SW_NON_AUX_MODE__SHIFT 0xb
#define AUX_SW_STATUS__AUX_SW_RX_MIN_COUNT_VIOL_MASK 0x1000
#define AUX_SW_STATUS__AUX_SW_RX_MIN_COUNT_VIOL__SHIFT 0xc
#define AUX_SW_STATUS__AUX_SW_RX_INVALID_STOP_MASK 0x4000
#define AUX_SW_STATUS__AUX_SW_RX_INVALID_STOP__SHIFT 0xe
#define AUX_SW_STATUS__AUX_SW_RX_SYNC_INVALID_L_MASK 0x20000
#define AUX_SW_STATUS__AUX_SW_RX_SYNC_INVALID_L__SHIFT 0x11
#define AUX_SW_STATUS__AUX_SW_RX_SYNC_INVALID_H_MASK 0x40000
#define AUX_SW_STATUS__AUX_SW_RX_SYNC_INVALID_H__SHIFT 0x12
#define AUX_SW_STATUS__AUX_SW_RX_INVALID_START_MASK 0x80000
#define AUX_SW_STATUS__AUX_SW_RX_INVALID_START__SHIFT 0x13
#define AUX_SW_STATUS__AUX_SW_RX_RECV_NO_DET_MASK 0x100000
#define AUX_SW_STATUS__AUX_SW_RX_RECV_NO_DET__SHIFT 0x14
#define AUX_SW_STATUS__AUX_SW_RX_RECV_INVALID_H_MASK 0x400000
#define AUX_SW_STATUS__AUX_SW_RX_RECV_INVALID_H__SHIFT 0x16
#define AUX_SW_STATUS__AUX_SW_RX_RECV_INVALID_L_MASK 0x800000
#define AUX_SW_STATUS__AUX_SW_RX_RECV_INVALID_L__SHIFT 0x17
#define AUX_SW_STATUS__AUX_SW_REPLY_BYTE_COUNT_MASK 0x1f000000
#define AUX_SW_STATUS__AUX_SW_REPLY_BYTE_COUNT__SHIFT 0x18
#define AUX_SW_STATUS__AUX_ARB_STATUS_MASK 0xc0000000
#define AUX_SW_STATUS__AUX_ARB_STATUS__SHIFT 0x1e
#define AUX_LS_STATUS__AUX_LS_DONE_MASK 0x1
#define AUX_LS_STATUS__AUX_LS_DONE__SHIFT 0x0
#define AUX_LS_STATUS__AUX_LS_REQ_MASK 0x2
#define AUX_LS_STATUS__AUX_LS_REQ__SHIFT 0x1
#define AUX_LS_STATUS__AUX_LS_RX_TIMEOUT_STATE_MASK 0x70
#define AUX_LS_STATUS__AUX_LS_RX_TIMEOUT_STATE__SHIFT 0x4
#define AUX_LS_STATUS__AUX_LS_RX_TIMEOUT_MASK 0x80
#define AUX_LS_STATUS__AUX_LS_RX_TIMEOUT__SHIFT 0x7
#define AUX_LS_STATUS__AUX_LS_RX_OVERFLOW_MASK 0x100
#define AUX_LS_STATUS__AUX_LS_RX_OVERFLOW__SHIFT 0x8
#define AUX_LS_STATUS__AUX_LS_HPD_DISCON_MASK 0x200
#define AUX_LS_STATUS__AUX_LS_HPD_DISCON__SHIFT 0x9
#define AUX_LS_STATUS__AUX_LS_RX_PARTIAL_BYTE_MASK 0x400
#define AUX_LS_STATUS__AUX_LS_RX_PARTIAL_BYTE__SHIFT 0xa
#define AUX_LS_STATUS__AUX_LS_NON_AUX_MODE_MASK 0x800
#define AUX_LS_STATUS__AUX_LS_NON_AUX_MODE__SHIFT 0xb
#define AUX_LS_STATUS__AUX_LS_RX_MIN_COUNT_VIOL_MASK 0x1000
#define AUX_LS_STATUS__AUX_LS_RX_MIN_COUNT_VIOL__SHIFT 0xc
#define AUX_LS_STATUS__AUX_LS_RX_INVALID_STOP_MASK 0x4000
#define AUX_LS_STATUS__AUX_LS_RX_INVALID_STOP__SHIFT 0xe
#define AUX_LS_STATUS__AUX_LS_RX_SYNC_INVALID_L_MASK 0x20000
#define AUX_LS_STATUS__AUX_LS_RX_SYNC_INVALID_L__SHIFT 0x11
#define AUX_LS_STATUS__AUX_LS_RX_SYNC_INVALID_H_MASK 0x40000
#define AUX_LS_STATUS__AUX_LS_RX_SYNC_INVALID_H__SHIFT 0x12
#define AUX_LS_STATUS__AUX_LS_RX_INVALID_START_MASK 0x80000
#define AUX_LS_STATUS__AUX_LS_RX_INVALID_START__SHIFT 0x13
#define AUX_LS_STATUS__AUX_LS_RX_RECV_NO_DET_MASK 0x100000
#define AUX_LS_STATUS__AUX_LS_RX_RECV_NO_DET__SHIFT 0x14
#define AUX_LS_STATUS__AUX_LS_RX_RECV_INVALID_H_MASK 0x400000
#define AUX_LS_STATUS__AUX_LS_RX_RECV_INVALID_H__SHIFT 0x16
#define AUX_LS_STATUS__AUX_LS_RX_RECV_INVALID_L_MASK 0x800000
#define AUX_LS_STATUS__AUX_LS_RX_RECV_INVALID_L__SHIFT 0x17
#define AUX_LS_STATUS__AUX_LS_REPLY_BYTE_COUNT_MASK 0x1f000000
#define AUX_LS_STATUS__AUX_LS_REPLY_BYTE_COUNT__SHIFT 0x18
#define AUX_LS_STATUS__AUX_LS_CP_IRQ_MASK 0x20000000
#define AUX_LS_STATUS__AUX_LS_CP_IRQ__SHIFT 0x1d
#define AUX_LS_STATUS__AUX_LS_UPDATED_MASK 0x40000000
#define AUX_LS_STATUS__AUX_LS_UPDATED__SHIFT 0x1e
#define AUX_LS_STATUS__AUX_LS_UPDATED_ACK_MASK 0x80000000
#define AUX_LS_STATUS__AUX_LS_UPDATED_ACK__SHIFT 0x1f
#define AUX_SW_DATA__AUX_SW_DATA_RW_MASK 0x1
#define AUX_SW_DATA__AUX_SW_DATA_RW__SHIFT 0x0
#define AUX_SW_DATA__AUX_SW_DATA_MASK 0xff00
#define AUX_SW_DATA__AUX_SW_DATA__SHIFT 0x8
#define AUX_SW_DATA__AUX_SW_INDEX_MASK 0x1f0000
#define AUX_SW_DATA__AUX_SW_INDEX__SHIFT 0x10
#define AUX_SW_DATA__AUX_SW_AUTOINCREMENT_DISABLE_MASK 0x80000000
#define AUX_SW_DATA__AUX_SW_AUTOINCREMENT_DISABLE__SHIFT 0x1f
#define AUX_LS_DATA__AUX_LS_DATA_MASK 0xff00
#define AUX_LS_DATA__AUX_LS_DATA__SHIFT 0x8
#define AUX_LS_DATA__AUX_LS_INDEX_MASK 0x1f0000
#define AUX_LS_DATA__AUX_LS_INDEX__SHIFT 0x10
#define AUX_DPHY_TX_REF_CONTROL__AUX_TX_REF_SEL_MASK 0x1
#define AUX_DPHY_TX_REF_CONTROL__AUX_TX_REF_SEL__SHIFT 0x0
#define AUX_DPHY_TX_REF_CONTROL__AUX_TX_RATE_MASK 0x30
#define AUX_DPHY_TX_REF_CONTROL__AUX_TX_RATE__SHIFT 0x4
#define AUX_DPHY_TX_REF_CONTROL__AUX_TX_REF_DIV_MASK 0x1ff0000
#define AUX_DPHY_TX_REF_CONTROL__AUX_TX_REF_DIV__SHIFT 0x10
#define AUX_DPHY_TX_CONTROL__AUX_TX_PRECHARGE_LEN_MASK 0x7
#define AUX_DPHY_TX_CONTROL__AUX_TX_PRECHARGE_LEN__SHIFT 0x0
#define AUX_DPHY_TX_CONTROL__AUX_TX_PRECHARGE_SYMBOLS_MASK 0x3f00
#define AUX_DPHY_TX_CONTROL__AUX_TX_PRECHARGE_SYMBOLS__SHIFT 0x8
#define AUX_DPHY_TX_CONTROL__AUX_MODE_DET_CHECK_DELAY_MASK 0x70000
#define AUX_DPHY_TX_CONTROL__AUX_MODE_DET_CHECK_DELAY__SHIFT 0x10
#define AUX_DPHY_RX_CONTROL0__AUX_RX_START_WINDOW_MASK 0x70
#define AUX_DPHY_RX_CONTROL0__AUX_RX_START_WINDOW__SHIFT 0x4
#define AUX_DPHY_RX_CONTROL0__AUX_RX_RECEIVE_WINDOW_MASK 0x700
#define AUX_DPHY_RX_CONTROL0__AUX_RX_RECEIVE_WINDOW__SHIFT 0x8
#define AUX_DPHY_RX_CONTROL0__AUX_RX_HALF_SYM_DETECT_LEN_MASK 0x3000
#define AUX_DPHY_RX_CONTROL0__AUX_RX_HALF_SYM_DETECT_LEN__SHIFT 0xc
#define AUX_DPHY_RX_CONTROL0__AUX_RX_TRANSITION_FILTER_EN_MASK 0x10000
#define AUX_DPHY_RX_CONTROL0__AUX_RX_TRANSITION_FILTER_EN__SHIFT 0x10
#define AUX_DPHY_RX_CONTROL0__AUX_RX_ALLOW_BELOW_THRESHOLD_PHASE_DETECT_MASK 0x20000
#define AUX_DPHY_RX_CONTROL0__AUX_RX_ALLOW_BELOW_THRESHOLD_PHASE_DETECT__SHIFT 0x11
#define AUX_DPHY_RX_CONTROL0__AUX_RX_ALLOW_BELOW_THRESHOLD_START_MASK 0x40000
#define AUX_DPHY_RX_CONTROL0__AUX_RX_ALLOW_BELOW_THRESHOLD_START__SHIFT 0x12
#define AUX_DPHY_RX_CONTROL0__AUX_RX_ALLOW_BELOW_THRESHOLD_STOP_MASK 0x80000
#define AUX_DPHY_RX_CONTROL0__AUX_RX_ALLOW_BELOW_THRESHOLD_STOP__SHIFT 0x13
#define AUX_DPHY_RX_CONTROL0__AUX_RX_PHASE_DETECT_LEN_MASK 0x300000
#define AUX_DPHY_RX_CONTROL0__AUX_RX_PHASE_DETECT_LEN__SHIFT 0x14
#define AUX_DPHY_RX_CONTROL0__AUX_RX_TIMEOUT_LEN_MASK 0x7000000
#define AUX_DPHY_RX_CONTROL0__AUX_RX_TIMEOUT_LEN__SHIFT 0x18
#define AUX_DPHY_RX_CONTROL0__AUX_RX_DETECTION_THRESHOLD_MASK 0x70000000
#define AUX_DPHY_RX_CONTROL0__AUX_RX_DETECTION_THRESHOLD__SHIFT 0x1c
#define AUX_DPHY_RX_CONTROL1__AUX_RX_PRECHARGE_SKIP_MASK 0xff
#define AUX_DPHY_RX_CONTROL1__AUX_RX_PRECHARGE_SKIP__SHIFT 0x0
#define AUX_DPHY_TX_STATUS__AUX_TX_ACTIVE_MASK 0x1
#define AUX_DPHY_TX_STATUS__AUX_TX_ACTIVE__SHIFT 0x0
#define AUX_DPHY_TX_STATUS__AUX_TX_STATE_MASK 0x70
#define AUX_DPHY_TX_STATUS__AUX_TX_STATE__SHIFT 0x4
#define AUX_DPHY_TX_STATUS__AUX_TX_HALF_SYM_PERIOD_MASK 0x1ff0000
#define AUX_DPHY_TX_STATUS__AUX_TX_HALF_SYM_PERIOD__SHIFT 0x10
#define AUX_DPHY_RX_STATUS__AUX_RX_STATE_MASK 0x7
#define AUX_DPHY_RX_STATUS__AUX_RX_STATE__SHIFT 0x0
#define AUX_DPHY_RX_STATUS__AUX_RX_SYNC_VALID_COUNT_MASK 0x1f00
#define AUX_DPHY_RX_STATUS__AUX_RX_SYNC_VALID_COUNT__SHIFT 0x8
#define AUX_DPHY_RX_STATUS__AUX_RX_HALF_SYM_PERIOD_FRACT_MASK 0x1f0000
#define AUX_DPHY_RX_STATUS__AUX_RX_HALF_SYM_PERIOD_FRACT__SHIFT 0x10
#define AUX_DPHY_RX_STATUS__AUX_RX_HALF_SYM_PERIOD_MASK 0x3fe00000
#define AUX_DPHY_RX_STATUS__AUX_RX_HALF_SYM_PERIOD__SHIFT 0x15
#define AUX_GTC_SYNC_CONTROL__AUX_GTC_SYNC_EN_MASK 0x1
#define AUX_GTC_SYNC_CONTROL__AUX_GTC_SYNC_EN__SHIFT 0x0
#define AUX_GTC_SYNC_CONTROL__AUX_GTC_SYNC_IMPCAL_EN_MASK 0x10
#define AUX_GTC_SYNC_CONTROL__AUX_GTC_SYNC_IMPCAL_EN__SHIFT 0x4
#define AUX_GTC_SYNC_CONTROL__AUX_GTC_SYNC_IMPCAL_INTERVAL_MASK 0xf00
#define AUX_GTC_SYNC_CONTROL__AUX_GTC_SYNC_IMPCAL_INTERVAL__SHIFT 0x8
#define AUX_GTC_SYNC_CONTROL__AUX_GTC_SYNC_LOCK_ACQ_PERIOD_MASK 0xf000
#define AUX_GTC_SYNC_CONTROL__AUX_GTC_SYNC_LOCK_ACQ_PERIOD__SHIFT 0xc
#define AUX_GTC_SYNC_CONTROL__AUX_GTC_SYNC_LOCK_MAINT_PERIOD_MASK 0x70000
#define AUX_GTC_SYNC_CONTROL__AUX_GTC_SYNC_LOCK_MAINT_PERIOD__SHIFT 0x10
#define AUX_GTC_SYNC_CONTROL__AUX_GTC_SYNC_BLOCK_REQ_MASK 0x100000
#define AUX_GTC_SYNC_CONTROL__AUX_GTC_SYNC_BLOCK_REQ__SHIFT 0x14
#define AUX_GTC_SYNC_CONTROL__AUX_GTC_SYNC_INTERVAL_RESET_WINDOW_MASK 0xc00000
#define AUX_GTC_SYNC_CONTROL__AUX_GTC_SYNC_INTERVAL_RESET_WINDOW__SHIFT 0x16
#define AUX_GTC_SYNC_CONTROL__AUX_GTC_SYNC_OFFSET_CALC_MAX_ATTEMPT_MASK 0x3000000
#define AUX_GTC_SYNC_CONTROL__AUX_GTC_SYNC_OFFSET_CALC_MAX_ATTEMPT__SHIFT 0x18
#define AUX_GTC_SYNC_CONTROL__AUX_GTC_SYNC_LOCK_ACQ_MAX_ATTEMPT_MASK 0xf0000000
#define AUX_GTC_SYNC_CONTROL__AUX_GTC_SYNC_LOCK_ACQ_MAX_ATTEMPT__SHIFT 0x1c
#define AUX_GTC_SYNC_ERROR_CONTROL__AUX_GTC_POTENTIAL_ERROR_THRESHOLD_MASK 0x1f
#define AUX_GTC_SYNC_ERROR_CONTROL__AUX_GTC_POTENTIAL_ERROR_THRESHOLD__SHIFT 0x0
#define AUX_GTC_SYNC_ERROR_CONTROL__AUX_GTC_DEFINITE_ERROR_THRESHOLD_MASK 0x1f00
#define AUX_GTC_SYNC_ERROR_CONTROL__AUX_GTC_DEFINITE_ERROR_THRESHOLD__SHIFT 0x8
#define AUX_GTC_SYNC_ERROR_CONTROL__AUX_GTC_SYNC_LOCK_ACQ_TIMEOUT_LEN_MASK 0x30000
#define AUX_GTC_SYNC_ERROR_CONTROL__AUX_GTC_SYNC_LOCK_ACQ_TIMEOUT_LEN__SHIFT 0x10
#define AUX_GTC_SYNC_ERROR_CONTROL__AUX_GTC_SYNC_NUM_RETRY_FOR_LOCK_MAINT_MASK 0x300000
#define AUX_GTC_SYNC_ERROR_CONTROL__AUX_GTC_SYNC_NUM_RETRY_FOR_LOCK_MAINT__SHIFT 0x14
#define AUX_GTC_SYNC_CONTROLLER_STATUS__AUX_GTC_SYNC_LOCK_ACQ_COMPLETE_MASK 0x1
#define AUX_GTC_SYNC_CONTROLLER_STATUS__AUX_GTC_SYNC_LOCK_ACQ_COMPLETE__SHIFT 0x0
#define AUX_GTC_SYNC_CONTROLLER_STATUS__AUX_GTC_SYNC_LOCK_LOST_MASK 0x10
#define AUX_GTC_SYNC_CONTROLLER_STATUS__AUX_GTC_SYNC_LOCK_LOST__SHIFT 0x4
#define AUX_GTC_SYNC_CONTROLLER_STATUS__AUX_GTC_SYNC_LOCK_ACQ_TIMEOUT_OCCURRED_MASK 0x100
#define AUX_GTC_SYNC_CONTROLLER_STATUS__AUX_GTC_SYNC_LOCK_ACQ_TIMEOUT_OCCURRED__SHIFT 0x8
#define AUX_GTC_SYNC_CONTROLLER_STATUS__AUX_GTC_SYNC_LOCK_ACQ_TIMEOUT_STATE_MASK 0x1e00
#define AUX_GTC_SYNC_CONTROLLER_STATUS__AUX_GTC_SYNC_LOCK_ACQ_TIMEOUT_STATE__SHIFT 0x9
#define AUX_GTC_SYNC_CONTROLLER_STATUS__AUX_GTC_SYNC_PHASE_ADJUST_TIME_VIOL_MASK 0x10000
#define AUX_GTC_SYNC_CONTROLLER_STATUS__AUX_GTC_SYNC_PHASE_ADJUST_TIME_VIOL__SHIFT 0x10
#define AUX_GTC_SYNC_CONTROLLER_STATUS__AUX_GTC_SYNC_CRITICAL_ERR_OCCURRED_MASK 0x100000
#define AUX_GTC_SYNC_CONTROLLER_STATUS__AUX_GTC_SYNC_CRITICAL_ERR_OCCURRED__SHIFT 0x14
#define AUX_GTC_SYNC_CONTROLLER_STATUS__AUX_GTC_SYNC_CRITICAL_ERR_OCCURRED_ACK_MASK 0x200000
#define AUX_GTC_SYNC_CONTROLLER_STATUS__AUX_GTC_SYNC_CRITICAL_ERR_OCCURRED_ACK__SHIFT 0x15
#define AUX_GTC_SYNC_CONTROLLER_STATUS__AUX_GTC_SYNC_MAX_POTENTIAL_ERR_REACHED_MASK 0x400000
#define AUX_GTC_SYNC_CONTROLLER_STATUS__AUX_GTC_SYNC_MAX_POTENTIAL_ERR_REACHED__SHIFT 0x16
#define AUX_GTC_SYNC_CONTROLLER_STATUS__AUX_GTC_SYNC_MAX_POTENTIAL_ERR_REACHED_ACK_MASK 0x800000
#define AUX_GTC_SYNC_CONTROLLER_STATUS__AUX_GTC_SYNC_MAX_POTENTIAL_ERR_REACHED_ACK__SHIFT 0x17
#define AUX_GTC_SYNC_CONTROLLER_STATUS__AUX_GTC_SYNC_MAX_DEFINITE_ERR_REACHED_MASK 0x1000000
#define AUX_GTC_SYNC_CONTROLLER_STATUS__AUX_GTC_SYNC_MAX_DEFINITE_ERR_REACHED__SHIFT 0x18
#define AUX_GTC_SYNC_CONTROLLER_STATUS__AUX_GTC_SYNC_MAX_DEFINITE_ERR_REACHED_ACK_MASK 0x2000000
#define AUX_GTC_SYNC_CONTROLLER_STATUS__AUX_GTC_SYNC_MAX_DEFINITE_ERR_REACHED_ACK__SHIFT 0x19
#define AUX_GTC_SYNC_CONTROLLER_STATUS__AUX_GTC_SYNC_CTRL_STATE_MASK 0xf0000000
#define AUX_GTC_SYNC_CONTROLLER_STATUS__AUX_GTC_SYNC_CTRL_STATE__SHIFT 0x1c
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_DONE_MASK 0x1
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_DONE__SHIFT 0x0
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_REQ_MASK 0x2
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_REQ__SHIFT 0x1
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_RX_TIMEOUT_STATE_MASK 0x70
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_RX_TIMEOUT_STATE__SHIFT 0x4
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_TIMEOUT_MASK 0x80
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_TIMEOUT__SHIFT 0x7
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_RX_OVERFLOW_MASK 0x100
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_RX_OVERFLOW__SHIFT 0x8
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_HPD_DISCON_MASK 0x200
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_HPD_DISCON__SHIFT 0x9
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_RX_PARTIAL_BYTE_MASK 0x400
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_RX_PARTIAL_BYTE__SHIFT 0xa
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_NON_AUX_MODE_MASK 0x800
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_NON_AUX_MODE__SHIFT 0xb
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_RX_MIN_COUNT_VIOL_MASK 0x1000
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_RX_MIN_COUNT_VIOL__SHIFT 0xc
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_RX_INVALID_STOP_MASK 0x4000
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_RX_INVALID_STOP__SHIFT 0xe
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_RX_SYNC_INVALID_L_MASK 0x20000
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_RX_SYNC_INVALID_L__SHIFT 0x11
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_RX_SYNC_INVALID_H_MASK 0x40000
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_RX_SYNC_INVALID_H__SHIFT 0x12
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_RX_INVALID_START_MASK 0x80000
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_RX_INVALID_START__SHIFT 0x13
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_RX_RECV_NO_DET_MASK 0x100000
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_RX_RECV_NO_DET__SHIFT 0x14
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_RX_RECV_INVALID_H_MASK 0x400000
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_RX_RECV_INVALID_H__SHIFT 0x16
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_RX_RECV_INVALID_L_MASK 0x800000
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_RX_RECV_INVALID_L__SHIFT 0x17
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_REPLY_BYTE_COUNT_MASK 0x1f000000
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_REPLY_BYTE_COUNT__SHIFT 0x18
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_NACKED_MASK 0x20000000
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_NACKED__SHIFT 0x1d
#define AUX_GTC_SYNC_STATUS__AUX_GTC_MASTER_REQ_BY_RX_MASK 0x40000000
#define AUX_GTC_SYNC_STATUS__AUX_GTC_MASTER_REQ_BY_RX__SHIFT 0x1e
#define AUX_GTC_SYNC_DATA__AUX_GTC_DATA_RW_MASK 0x1
#define AUX_GTC_SYNC_DATA__AUX_GTC_DATA_RW__SHIFT 0x0
#define AUX_GTC_SYNC_DATA__AUX_GTC_DATA_MASK 0xff00
#define AUX_GTC_SYNC_DATA__AUX_GTC_DATA__SHIFT 0x8
#define AUX_GTC_SYNC_DATA__AUX_GTC_INDEX_MASK 0x3f0000
#define AUX_GTC_SYNC_DATA__AUX_GTC_INDEX__SHIFT 0x10
#define AUX_GTC_SYNC_DATA__AUX_GTC_INDEX_AUTOINCREMENT_DISABLE_MASK 0x80000000
#define AUX_GTC_SYNC_DATA__AUX_GTC_INDEX_AUTOINCREMENT_DISABLE__SHIFT 0x1f
#define AUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE__AUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE_EN_MASK 0x1
#define AUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE__AUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE_EN__SHIFT 0x0
#define AUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE__AUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE_VALUE_MASK 0xffff0
#define AUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE__AUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE_VALUE__SHIFT 0x4
#define DVO_ENABLE__DVO_ENABLE_MASK 0x1
#define DVO_ENABLE__DVO_ENABLE__SHIFT 0x0
#define DVO_ENABLE__DVO_PIXEL_WIDTH_MASK 0x30
#define DVO_ENABLE__DVO_PIXEL_WIDTH__SHIFT 0x4
#define DVO_SOURCE_SELECT__DVO_SOURCE_SELECT_MASK 0x7
#define DVO_SOURCE_SELECT__DVO_SOURCE_SELECT__SHIFT 0x0
#define DVO_SOURCE_SELECT__DVO_STEREOSYNC_SELECT_MASK 0x70000
#define DVO_SOURCE_SELECT__DVO_STEREOSYNC_SELECT__SHIFT 0x10
#define DVO_OUTPUT__DVO_OUTPUT_ENABLE_MODE_MASK 0x3
#define DVO_OUTPUT__DVO_OUTPUT_ENABLE_MODE__SHIFT 0x0
#define DVO_OUTPUT__DVO_CLOCK_MODE_MASK 0x100
#define DVO_OUTPUT__DVO_CLOCK_MODE__SHIFT 0x8
#define DVO_CONTROL__DVO_RATE_SELECT_MASK 0x1
#define DVO_CONTROL__DVO_RATE_SELECT__SHIFT 0x0
#define DVO_CONTROL__DVO_SDRCLK_SEL_MASK 0x2
#define DVO_CONTROL__DVO_SDRCLK_SEL__SHIFT 0x1
#define DVO_CONTROL__DVO_DVPDATA_WIDTH_MASK 0x30
#define DVO_CONTROL__DVO_DVPDATA_WIDTH__SHIFT 0x4
#define DVO_CONTROL__DVO_DUAL_CHANNEL_EN_MASK 0x100
#define DVO_CONTROL__DVO_DUAL_CHANNEL_EN__SHIFT 0x8
#define DVO_CONTROL__DVO_RESET_FIFO_MASK 0x10000
#define DVO_CONTROL__DVO_RESET_FIFO__SHIFT 0x10
#define DVO_CONTROL__DVO_SYNC_PHASE_MASK 0x20000
#define DVO_CONTROL__DVO_SYNC_PHASE__SHIFT 0x11
#define DVO_CONTROL__DVO_INVERT_DVOCLK_MASK 0x40000
#define DVO_CONTROL__DVO_INVERT_DVOCLK__SHIFT 0x12
#define DVO_CONTROL__DVO_HSYNC_POLARITY_MASK 0x100000
#define DVO_CONTROL__DVO_HSYNC_POLARITY__SHIFT 0x14
#define DVO_CONTROL__DVO_VSYNC_POLARITY_MASK 0x200000
#define DVO_CONTROL__DVO_VSYNC_POLARITY__SHIFT 0x15
#define DVO_CONTROL__DVO_DE_POLARITY_MASK 0x400000
#define DVO_CONTROL__DVO_DE_POLARITY__SHIFT 0x16
#define DVO_CONTROL__DVO_COLOR_FORMAT_MASK 0x3000000
#define DVO_CONTROL__DVO_COLOR_FORMAT__SHIFT 0x18
#define DVO_CONTROL__DVO_CTL3_MASK 0x80000000
#define DVO_CONTROL__DVO_CTL3__SHIFT 0x1f
#define DVO_CRC_EN__DVO_CRC2_EN_MASK 0x10000
#define DVO_CRC_EN__DVO_CRC2_EN__SHIFT 0x10
#define DVO_CRC2_SIG_MASK__DVO_CRC2_SIG_MASK_MASK 0x7ffffff
#define DVO_CRC2_SIG_MASK__DVO_CRC2_SIG_MASK__SHIFT 0x0
#define DVO_CRC2_SIG_RESULT__DVO_CRC2_SIG_RESULT_MASK 0x7ffffff
#define DVO_CRC2_SIG_RESULT__DVO_CRC2_SIG_RESULT__SHIFT 0x0
#define DVO_FIFO_ERROR_STATUS__DVO_FIFO_LEVEL_ERROR_MASK 0x1
#define DVO_FIFO_ERROR_STATUS__DVO_FIFO_LEVEL_ERROR__SHIFT 0x0
#define DVO_FIFO_ERROR_STATUS__DVO_FIFO_USE_OVERWRITE_LEVEL_MASK 0x2
#define DVO_FIFO_ERROR_STATUS__DVO_FIFO_USE_OVERWRITE_LEVEL__SHIFT 0x1
#define DVO_FIFO_ERROR_STATUS__DVO_FIFO_OVERWRITE_LEVEL_MASK 0xfc
#define DVO_FIFO_ERROR_STATUS__DVO_FIFO_OVERWRITE_LEVEL__SHIFT 0x2
#define DVO_FIFO_ERROR_STATUS__DVO_FIFO_ERROR_ACK_MASK 0x100
#define DVO_FIFO_ERROR_STATUS__DVO_FIFO_ERROR_ACK__SHIFT 0x8
#define DVO_FIFO_ERROR_STATUS__DVO_FIFO_CAL_AVERAGE_LEVEL_MASK 0xfc00
#define DVO_FIFO_ERROR_STATUS__DVO_FIFO_CAL_AVERAGE_LEVEL__SHIFT 0xa
#define DVO_FIFO_ERROR_STATUS__DVO_FIFO_MAXIMUM_LEVEL_MASK 0xf0000
#define DVO_FIFO_ERROR_STATUS__DVO_FIFO_MAXIMUM_LEVEL__SHIFT 0x10
#define DVO_FIFO_ERROR_STATUS__DVO_FIFO_MINIMUM_LEVEL_MASK 0x3c00000
#define DVO_FIFO_ERROR_STATUS__DVO_FIFO_MINIMUM_LEVEL__SHIFT 0x16
#define DVO_FIFO_ERROR_STATUS__DVO_FIFO_CALIBRATED_MASK 0x20000000
#define DVO_FIFO_ERROR_STATUS__DVO_FIFO_CALIBRATED__SHIFT 0x1d
#define DVO_FIFO_ERROR_STATUS__DVO_FIFO_FORCE_RECAL_AVERAGE_MASK 0x40000000
#define DVO_FIFO_ERROR_STATUS__DVO_FIFO_FORCE_RECAL_AVERAGE__SHIFT 0x1e
#define DVO_FIFO_ERROR_STATUS__DVO_FIFO_FORCE_RECOMP_MINMAX_MASK 0x80000000
#define DVO_FIFO_ERROR_STATUS__DVO_FIFO_FORCE_RECOMP_MINMAX__SHIFT 0x1f
#define FBC_CNTL__FBC_GRPH_COMP_EN_MASK 0x1
#define FBC_CNTL__FBC_GRPH_COMP_EN__SHIFT 0x0
#define FBC_CNTL__FBC_SRC_SEL_MASK 0xe
#define FBC_CNTL__FBC_SRC_SEL__SHIFT 0x1
#define FBC_CNTL__FBC_COHERENCY_MODE_MASK 0x30000
#define FBC_CNTL__FBC_COHERENCY_MODE__SHIFT 0x10
#define FBC_CNTL__FBC_SOFT_COMPRESS_EN_MASK 0x2000000
#define FBC_CNTL__FBC_SOFT_COMPRESS_EN__SHIFT 0x19
#define FBC_CNTL__FBC_EN_MASK 0x80000000
#define FBC_CNTL__FBC_EN__SHIFT 0x1f
#define FBC_IDLE_MASK__FBC_IDLE_MASK_MASK 0xffffffff
#define FBC_IDLE_MASK__FBC_IDLE_MASK__SHIFT 0x0
#define FBC_IDLE_FORCE_CLEAR_MASK__FBC_IDLE_FORCE_CLEAR_MASK_MASK 0xffffffff
#define FBC_IDLE_FORCE_CLEAR_MASK__FBC_IDLE_FORCE_CLEAR_MASK__SHIFT 0x0
#define FBC_START_STOP_DELAY__FBC_DECOMP_START_DELAY_MASK 0x1f
#define FBC_START_STOP_DELAY__FBC_DECOMP_START_DELAY__SHIFT 0x0
#define FBC_START_STOP_DELAY__FBC_DECOMP_STOP_DELAY_MASK 0x80
#define FBC_START_STOP_DELAY__FBC_DECOMP_STOP_DELAY__SHIFT 0x7
#define FBC_START_STOP_DELAY__FBC_COMP_START_DELAY_MASK 0x1f00
#define FBC_START_STOP_DELAY__FBC_COMP_START_DELAY__SHIFT 0x8
#define FBC_COMP_CNTL__FBC_MIN_COMPRESSION_MASK 0xf
#define FBC_COMP_CNTL__FBC_MIN_COMPRESSION__SHIFT 0x0
#define FBC_COMP_CNTL__FBC_DEPTH_MONO08_EN_MASK 0x10000
#define FBC_COMP_CNTL__FBC_DEPTH_MONO08_EN__SHIFT 0x10
#define FBC_COMP_CNTL__FBC_DEPTH_MONO16_EN_MASK 0x20000
#define FBC_COMP_CNTL__FBC_DEPTH_MONO16_EN__SHIFT 0x11
#define FBC_COMP_CNTL__FBC_DEPTH_RGB04_EN_MASK 0x40000
#define FBC_COMP_CNTL__FBC_DEPTH_RGB04_EN__SHIFT 0x12
#define FBC_COMP_CNTL__FBC_DEPTH_RGB08_EN_MASK 0x80000
#define FBC_COMP_CNTL__FBC_DEPTH_RGB08_EN__SHIFT 0x13
#define FBC_COMP_CNTL__FBC_DEPTH_RGB16_EN_MASK 0x100000
#define FBC_COMP_CNTL__FBC_DEPTH_RGB16_EN__SHIFT 0x14
#define FBC_COMP_MODE__FBC_RLE_EN_MASK 0x1
#define FBC_COMP_MODE__FBC_RLE_EN__SHIFT 0x0
#define FBC_COMP_MODE__FBC_DPCM4_RGB_EN_MASK 0x100
#define FBC_COMP_MODE__FBC_DPCM4_RGB_EN__SHIFT 0x8
#define FBC_COMP_MODE__FBC_DPCM8_RGB_EN_MASK 0x200
#define FBC_COMP_MODE__FBC_DPCM8_RGB_EN__SHIFT 0x9
#define FBC_COMP_MODE__FBC_DPCM4_YUV_EN_MASK 0x400
#define FBC_COMP_MODE__FBC_DPCM4_YUV_EN__SHIFT 0xa
#define FBC_COMP_MODE__FBC_DPCM8_YUV_EN_MASK 0x800
#define FBC_COMP_MODE__FBC_DPCM8_YUV_EN__SHIFT 0xb
#define FBC_COMP_MODE__FBC_IND_EN_MASK 0x10000
#define FBC_COMP_MODE__FBC_IND_EN__SHIFT 0x10
#define FBC_DEBUG0__FBC_PERF_MUX0_MASK 0xff
#define FBC_DEBUG0__FBC_PERF_MUX0__SHIFT 0x0
#define FBC_DEBUG0__FBC_PERF_MUX1_MASK 0xff00
#define FBC_DEBUG0__FBC_PERF_MUX1__SHIFT 0x8
#define FBC_DEBUG0__FBC_COMP_WAKE_DIS_MASK 0x10000
#define FBC_DEBUG0__FBC_COMP_WAKE_DIS__SHIFT 0x10
#define FBC_DEBUG0__FBC_DEBUG0_MASK 0xfe0000
#define FBC_DEBUG0__FBC_DEBUG0__SHIFT 0x11
#define FBC_DEBUG0__FBC_DEBUG_MUX_MASK 0xff000000
#define FBC_DEBUG0__FBC_DEBUG_MUX__SHIFT 0x18
#define FBC_DEBUG1__FBC_DEBUG1_MASK 0xffffffff
#define FBC_DEBUG1__FBC_DEBUG1__SHIFT 0x0
#define FBC_DEBUG2__FBC_DEBUG2_MASK 0xffffffff
#define FBC_DEBUG2__FBC_DEBUG2__SHIFT 0x0
#define FBC_IND_LUT0__FBC_IND_LUT0_MASK 0xffffff
#define FBC_IND_LUT0__FBC_IND_LUT0__SHIFT 0x0
#define FBC_IND_LUT1__FBC_IND_LUT1_MASK 0xffffff
#define FBC_IND_LUT1__FBC_IND_LUT1__SHIFT 0x0
#define FBC_IND_LUT2__FBC_IND_LUT2_MASK 0xffffff
#define FBC_IND_LUT2__FBC_IND_LUT2__SHIFT 0x0
#define FBC_IND_LUT3__FBC_IND_LUT3_MASK 0xffffff
#define FBC_IND_LUT3__FBC_IND_LUT3__SHIFT 0x0
#define FBC_IND_LUT4__FBC_IND_LUT4_MASK 0xffffff
#define FBC_IND_LUT4__FBC_IND_LUT4__SHIFT 0x0
#define FBC_IND_LUT5__FBC_IND_LUT5_MASK 0xffffff
#define FBC_IND_LUT5__FBC_IND_LUT5__SHIFT 0x0
#define FBC_IND_LUT6__FBC_IND_LUT6_MASK 0xffffff
#define FBC_IND_LUT6__FBC_IND_LUT6__SHIFT 0x0
#define FBC_IND_LUT7__FBC_IND_LUT7_MASK 0xffffff
#define FBC_IND_LUT7__FBC_IND_LUT7__SHIFT 0x0
#define FBC_IND_LUT8__FBC_IND_LUT8_MASK 0xffffff
#define FBC_IND_LUT8__FBC_IND_LUT8__SHIFT 0x0
#define FBC_IND_LUT9__FBC_IND_LUT9_MASK 0xffffff
#define FBC_IND_LUT9__FBC_IND_LUT9__SHIFT 0x0
#define FBC_IND_LUT10__FBC_IND_LUT10_MASK 0xffffff
#define FBC_IND_LUT10__FBC_IND_LUT10__SHIFT 0x0
#define FBC_IND_LUT11__FBC_IND_LUT11_MASK 0xffffff
#define FBC_IND_LUT11__FBC_IND_LUT11__SHIFT 0x0
#define FBC_IND_LUT12__FBC_IND_LUT12_MASK 0xffffff
#define FBC_IND_LUT12__FBC_IND_LUT12__SHIFT 0x0
#define FBC_IND_LUT13__FBC_IND_LUT13_MASK 0xffffff
#define FBC_IND_LUT13__FBC_IND_LUT13__SHIFT 0x0
#define FBC_IND_LUT14__FBC_IND_LUT14_MASK 0xffffff
#define FBC_IND_LUT14__FBC_IND_LUT14__SHIFT 0x0
#define FBC_IND_LUT15__FBC_IND_LUT15_MASK 0xffffff
#define FBC_IND_LUT15__FBC_IND_LUT15__SHIFT 0x0
#define FBC_CSM_REGION_OFFSET_01__FBC_CSM_REGION_OFFSET_0_MASK 0x3ff
#define FBC_CSM_REGION_OFFSET_01__FBC_CSM_REGION_OFFSET_0__SHIFT 0x0
#define FBC_CSM_REGION_OFFSET_01__FBC_CSM_REGION_OFFSET_1_MASK 0x3ff0000
#define FBC_CSM_REGION_OFFSET_01__FBC_CSM_REGION_OFFSET_1__SHIFT 0x10
#define FBC_CSM_REGION_OFFSET_23__FBC_CSM_REGION_OFFSET_2_MASK 0x3ff
#define FBC_CSM_REGION_OFFSET_23__FBC_CSM_REGION_OFFSET_2__SHIFT 0x0
#define FBC_CSM_REGION_OFFSET_23__FBC_CSM_REGION_OFFSET_3_MASK 0x3ff0000
#define FBC_CSM_REGION_OFFSET_23__FBC_CSM_REGION_OFFSET_3__SHIFT 0x10
#define FBC_CLIENT_REGION_MASK__FBC_MEMORY_REGION_MASK_MASK 0xf0000
#define FBC_CLIENT_REGION_MASK__FBC_MEMORY_REGION_MASK__SHIFT 0x10
#define FBC_DEBUG_COMP__FBC_COMP_SWAP_MASK 0x3
#define FBC_DEBUG_COMP__FBC_COMP_SWAP__SHIFT 0x0
#define FBC_DEBUG_COMP__FBC_COMP_RSIZE_MASK 0x8
#define FBC_DEBUG_COMP__FBC_COMP_RSIZE__SHIFT 0x3
#define FBC_DEBUG_COMP__FBC_COMP_BUSY_HYSTERESIS_MASK 0xf0
#define FBC_DEBUG_COMP__FBC_COMP_BUSY_HYSTERESIS__SHIFT 0x4
#define FBC_DEBUG_COMP__FBC_COMP_CLK_CNTL_MASK 0x300
#define FBC_DEBUG_COMP__FBC_COMP_CLK_CNTL__SHIFT 0x8
#define FBC_DEBUG_COMP__FBC_COMP_PRIVILEGED_ACCESS_ENABLE_MASK 0x400
#define FBC_DEBUG_COMP__FBC_COMP_PRIVILEGED_ACCESS_ENABLE__SHIFT 0xa
#define FBC_DEBUG_COMP__FBC_COMP_ADDRESS_TRANSLATION_ENABLE_MASK 0x800
#define FBC_DEBUG_COMP__FBC_COMP_ADDRESS_TRANSLATION_ENABLE__SHIFT 0xb
#define FBC_DEBUG_CSR__FBC_DEBUG_CSR_ADDR_MASK 0x3ff
#define FBC_DEBUG_CSR__FBC_DEBUG_CSR_ADDR__SHIFT 0x0
#define FBC_DEBUG_CSR__FBC_DEBUG_CSR_WR_DATA_MASK 0x10000
#define FBC_DEBUG_CSR__FBC_DEBUG_CSR_WR_DATA__SHIFT 0x10
#define FBC_DEBUG_CSR__FBC_DEBUG_CSR_RD_DATA_MASK 0x20000
#define FBC_DEBUG_CSR__FBC_DEBUG_CSR_RD_DATA__SHIFT 0x11
#define FBC_DEBUG_CSR__FBC_DEBUG_CSR_EN_MASK 0x80000000
#define FBC_DEBUG_CSR__FBC_DEBUG_CSR_EN__SHIFT 0x1f
#define FBC_DEBUG_CSR_RDATA__FBC_DEBUG_CSR_RDATA_MASK 0xffffffff
#define FBC_DEBUG_CSR_RDATA__FBC_DEBUG_CSR_RDATA__SHIFT 0x0
#define FBC_DEBUG_CSR_WDATA__FBC_DEBUG_CSR_WDATA_MASK 0xffffffff
#define FBC_DEBUG_CSR_WDATA__FBC_DEBUG_CSR_WDATA__SHIFT 0x0
#define FBC_DEBUG_CSR_RDATA_HI__FBC_DEBUG_CSR_RDATA_HI_MASK 0xff
#define FBC_DEBUG_CSR_RDATA_HI__FBC_DEBUG_CSR_RDATA_HI__SHIFT 0x0
#define FBC_DEBUG_CSR_WDATA_HI__FBC_DEBUG_CSR_WDATA_HI_MASK 0xff
#define FBC_DEBUG_CSR_WDATA_HI__FBC_DEBUG_CSR_WDATA_HI__SHIFT 0x0
#define FBC_MISC__FBC_DECOMPRESS_ERROR_MASK 0x3
#define FBC_MISC__FBC_DECOMPRESS_ERROR__SHIFT 0x0
#define FBC_MISC__FBC_STOP_ON_ERROR_MASK 0x4
#define FBC_MISC__FBC_STOP_ON_ERROR__SHIFT 0x2
#define FBC_MISC__FBC_INVALIDATE_ON_ERROR_MASK 0x8
#define FBC_MISC__FBC_INVALIDATE_ON_ERROR__SHIFT 0x3
#define FBC_MISC__FBC_ERROR_PIXEL_MASK 0xf0
#define FBC_MISC__FBC_ERROR_PIXEL__SHIFT 0x4
#define FBC_MISC__FBC_DIVIDE_X_MASK 0x300
#define FBC_MISC__FBC_DIVIDE_X__SHIFT 0x8
#define FBC_MISC__FBC_DIVIDE_Y_MASK 0x400
#define FBC_MISC__FBC_DIVIDE_Y__SHIFT 0xa
#define FBC_MISC__FBC_RSM_WRITE_VALUE_MASK 0x800
#define FBC_MISC__FBC_RSM_WRITE_VALUE__SHIFT 0xb
#define FBC_MISC__FBC_RSM_UNCOMP_DATA_IMMEDIATELY_MASK 0x1000
#define FBC_MISC__FBC_RSM_UNCOMP_DATA_IMMEDIATELY__SHIFT 0xc
#define FBC_MISC__FBC_DECOMPRESS_ERROR_CLEAR_MASK 0x10000
#define FBC_MISC__FBC_DECOMPRESS_ERROR_CLEAR__SHIFT 0x10
#define FBC_MISC__FBC_RESET_AT_ENABLE_MASK 0x100000
#define FBC_MISC__FBC_RESET_AT_ENABLE__SHIFT 0x14
#define FBC_MISC__FBC_RESET_AT_DISABLE_MASK 0x200000
#define FBC_MISC__FBC_RESET_AT_DISABLE__SHIFT 0x15
#define FBC_MISC__FBC_SLOW_REQ_INTERVAL_MASK 0xf0000000
#define FBC_MISC__FBC_SLOW_REQ_INTERVAL__SHIFT 0x1c
#define FBC_STATUS__FBC_ENABLE_STATUS_MASK 0x1
#define FBC_STATUS__FBC_ENABLE_STATUS__SHIFT 0x0
#define FBC_TEST_DEBUG_INDEX__FBC_TEST_DEBUG_INDEX_MASK 0xff
#define FBC_TEST_DEBUG_INDEX__FBC_TEST_DEBUG_INDEX__SHIFT 0x0
#define FBC_TEST_DEBUG_INDEX__FBC_TEST_DEBUG_WRITE_EN_MASK 0x100
#define FBC_TEST_DEBUG_INDEX__FBC_TEST_DEBUG_WRITE_EN__SHIFT 0x8
#define FBC_TEST_DEBUG_DATA__FBC_TEST_DEBUG_DATA_MASK 0xffffffff
#define FBC_TEST_DEBUG_DATA__FBC_TEST_DEBUG_DATA__SHIFT 0x0
#define FMT_CLAMP_COMPONENT_R__FMT_CLAMP_LOWER_R_MASK 0xffff
#define FMT_CLAMP_COMPONENT_R__FMT_CLAMP_LOWER_R__SHIFT 0x0
#define FMT_CLAMP_COMPONENT_R__FMT_CLAMP_UPPER_R_MASK 0xffff0000
#define FMT_CLAMP_COMPONENT_R__FMT_CLAMP_UPPER_R__SHIFT 0x10
#define FMT_CLAMP_COMPONENT_G__FMT_CLAMP_LOWER_G_MASK 0xffff
#define FMT_CLAMP_COMPONENT_G__FMT_CLAMP_LOWER_G__SHIFT 0x0
#define FMT_CLAMP_COMPONENT_G__FMT_CLAMP_UPPER_G_MASK 0xffff0000
#define FMT_CLAMP_COMPONENT_G__FMT_CLAMP_UPPER_G__SHIFT 0x10
#define FMT_CLAMP_COMPONENT_B__FMT_CLAMP_LOWER_B_MASK 0xffff
#define FMT_CLAMP_COMPONENT_B__FMT_CLAMP_LOWER_B__SHIFT 0x0
#define FMT_CLAMP_COMPONENT_B__FMT_CLAMP_UPPER_B_MASK 0xffff0000
#define FMT_CLAMP_COMPONENT_B__FMT_CLAMP_UPPER_B__SHIFT 0x10
#define FMT_DYNAMIC_EXP_CNTL__FMT_DYNAMIC_EXP_EN_MASK 0x1
#define FMT_DYNAMIC_EXP_CNTL__FMT_DYNAMIC_EXP_EN__SHIFT 0x0
#define FMT_DYNAMIC_EXP_CNTL__FMT_DYNAMIC_EXP_MODE_MASK 0x10
#define FMT_DYNAMIC_EXP_CNTL__FMT_DYNAMIC_EXP_MODE__SHIFT 0x4
#define FMT_CONTROL__FMT_STEREOSYNC_OVERRIDE_MASK 0x1
#define FMT_CONTROL__FMT_STEREOSYNC_OVERRIDE__SHIFT 0x0
#define FMT_CONTROL__FMT_STEREOSYNC_OVR_POL_MASK 0x10
#define FMT_CONTROL__FMT_STEREOSYNC_OVR_POL__SHIFT 0x4
#define FMT_CONTROL__FMT_PIXEL_ENCODING_MASK 0x10000
#define FMT_CONTROL__FMT_PIXEL_ENCODING__SHIFT 0x10
#define FMT_CONTROL__FMT_SUBSAMPLING_MODE_MASK 0x20000
#define FMT_CONTROL__FMT_SUBSAMPLING_MODE__SHIFT 0x11
#define FMT_CONTROL__FMT_SUBSAMPLING_ORDER_MASK 0x40000
#define FMT_CONTROL__FMT_SUBSAMPLING_ORDER__SHIFT 0x12
#define FMT_CONTROL__FMT_SRC_SELECT_MASK 0x7000000
#define FMT_CONTROL__FMT_SRC_SELECT__SHIFT 0x18
#define FMT_FORCE_OUTPUT_CNTL__FMT_FORCE_DATA_EN_MASK 0x1
#define FMT_FORCE_OUTPUT_CNTL__FMT_FORCE_DATA_EN__SHIFT 0x0
#define FMT_FORCE_OUTPUT_CNTL__FMT_FORCE_DATA_SEL_COLOR_MASK 0x700
#define FMT_FORCE_OUTPUT_CNTL__FMT_FORCE_DATA_SEL_COLOR__SHIFT 0x8
#define FMT_FORCE_OUTPUT_CNTL__FMT_FORCE_DATA_SEL_SLOT_MASK 0xf000
#define FMT_FORCE_OUTPUT_CNTL__FMT_FORCE_DATA_SEL_SLOT__SHIFT 0xc
#define FMT_FORCE_OUTPUT_CNTL__FMT_FORCE_DATA_ON_BLANKb_ONLY_MASK 0x10000
#define FMT_FORCE_OUTPUT_CNTL__FMT_FORCE_DATA_ON_BLANKb_ONLY__SHIFT 0x10
#define FMT_FORCE_DATA_0_1__FMT_FORCE_DATA0_MASK 0xffff
#define FMT_FORCE_DATA_0_1__FMT_FORCE_DATA0__SHIFT 0x0
#define FMT_FORCE_DATA_0_1__FMT_FORCE_DATA1_MASK 0xffff0000
#define FMT_FORCE_DATA_0_1__FMT_FORCE_DATA1__SHIFT 0x10
#define FMT_FORCE_DATA_2_3__FMT_FORCE_DATA2_MASK 0xffff
#define FMT_FORCE_DATA_2_3__FMT_FORCE_DATA2__SHIFT 0x0
#define FMT_FORCE_DATA_2_3__FMT_FORCE_DATA3_MASK 0xffff0000
#define FMT_FORCE_DATA_2_3__FMT_FORCE_DATA3__SHIFT 0x10
#define FMT_BIT_DEPTH_CONTROL__FMT_TRUNCATE_EN_MASK 0x1
#define FMT_BIT_DEPTH_CONTROL__FMT_TRUNCATE_EN__SHIFT 0x0
#define FMT_BIT_DEPTH_CONTROL__FMT_TRUNCATE_MODE_MASK 0x2
#define FMT_BIT_DEPTH_CONTROL__FMT_TRUNCATE_MODE__SHIFT 0x1
#define FMT_BIT_DEPTH_CONTROL__FMT_TRUNCATE_DEPTH_MASK 0x30
#define FMT_BIT_DEPTH_CONTROL__FMT_TRUNCATE_DEPTH__SHIFT 0x4
#define FMT_BIT_DEPTH_CONTROL__FMT_SPATIAL_DITHER_EN_MASK 0x100
#define FMT_BIT_DEPTH_CONTROL__FMT_SPATIAL_DITHER_EN__SHIFT 0x8
#define FMT_BIT_DEPTH_CONTROL__FMT_SPATIAL_DITHER_MODE_MASK 0x600
#define FMT_BIT_DEPTH_CONTROL__FMT_SPATIAL_DITHER_MODE__SHIFT 0x9
#define FMT_BIT_DEPTH_CONTROL__FMT_SPATIAL_DITHER_DEPTH_MASK 0x1800
#define FMT_BIT_DEPTH_CONTROL__FMT_SPATIAL_DITHER_DEPTH__SHIFT 0xb
#define FMT_BIT_DEPTH_CONTROL__FMT_FRAME_RANDOM_ENABLE_MASK 0x2000
#define FMT_BIT_DEPTH_CONTROL__FMT_FRAME_RANDOM_ENABLE__SHIFT 0xd
#define FMT_BIT_DEPTH_CONTROL__FMT_RGB_RANDOM_ENABLE_MASK 0x4000
#define FMT_BIT_DEPTH_CONTROL__FMT_RGB_RANDOM_ENABLE__SHIFT 0xe
#define FMT_BIT_DEPTH_CONTROL__FMT_HIGHPASS_RANDOM_ENABLE_MASK 0x8000
#define FMT_BIT_DEPTH_CONTROL__FMT_HIGHPASS_RANDOM_ENABLE__SHIFT 0xf
#define FMT_BIT_DEPTH_CONTROL__FMT_TEMPORAL_DITHER_EN_MASK 0x10000
#define FMT_BIT_DEPTH_CONTROL__FMT_TEMPORAL_DITHER_EN__SHIFT 0x10
#define FMT_BIT_DEPTH_CONTROL__FMT_TEMPORAL_DITHER_DEPTH_MASK 0x60000
#define FMT_BIT_DEPTH_CONTROL__FMT_TEMPORAL_DITHER_DEPTH__SHIFT 0x11
#define FMT_BIT_DEPTH_CONTROL__FMT_TEMPORAL_DITHER_OFFSET_MASK 0x600000
#define FMT_BIT_DEPTH_CONTROL__FMT_TEMPORAL_DITHER_OFFSET__SHIFT 0x15
#define FMT_BIT_DEPTH_CONTROL__FMT_TEMPORAL_LEVEL_MASK 0x1000000
#define FMT_BIT_DEPTH_CONTROL__FMT_TEMPORAL_LEVEL__SHIFT 0x18
#define FMT_BIT_DEPTH_CONTROL__FMT_TEMPORAL_DITHER_RESET_MASK 0x2000000
#define FMT_BIT_DEPTH_CONTROL__FMT_TEMPORAL_DITHER_RESET__SHIFT 0x19
#define FMT_BIT_DEPTH_CONTROL__FMT_25FRC_SEL_MASK 0xc000000
#define FMT_BIT_DEPTH_CONTROL__FMT_25FRC_SEL__SHIFT 0x1a
#define FMT_BIT_DEPTH_CONTROL__FMT_50FRC_SEL_MASK 0x30000000
#define FMT_BIT_DEPTH_CONTROL__FMT_50FRC_SEL__SHIFT 0x1c
#define FMT_BIT_DEPTH_CONTROL__FMT_75FRC_SEL_MASK 0xc0000000
#define FMT_BIT_DEPTH_CONTROL__FMT_75FRC_SEL__SHIFT 0x1e
#define FMT_DITHER_RAND_R_SEED__FMT_RAND_R_SEED_MASK 0xff
#define FMT_DITHER_RAND_R_SEED__FMT_RAND_R_SEED__SHIFT 0x0
#define FMT_DITHER_RAND_R_SEED__FMT_OFFSET_R_CR_MASK 0xffff0000
#define FMT_DITHER_RAND_R_SEED__FMT_OFFSET_R_CR__SHIFT 0x10
#define FMT_DITHER_RAND_G_SEED__FMT_RAND_G_SEED_MASK 0xff
#define FMT_DITHER_RAND_G_SEED__FMT_RAND_G_SEED__SHIFT 0x0
#define FMT_DITHER_RAND_G_SEED__FMT_OFFSET_G_Y_MASK 0xffff0000
#define FMT_DITHER_RAND_G_SEED__FMT_OFFSET_G_Y__SHIFT 0x10
#define FMT_DITHER_RAND_B_SEED__FMT_RAND_B_SEED_MASK 0xff
#define FMT_DITHER_RAND_B_SEED__FMT_RAND_B_SEED__SHIFT 0x0
#define FMT_DITHER_RAND_B_SEED__FMT_OFFSET_B_CB_MASK 0xffff0000
#define FMT_DITHER_RAND_B_SEED__FMT_OFFSET_B_CB__SHIFT 0x10
#define FMT_TEMPORAL_DITHER_PATTERN_CONTROL__FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_SELECT_MASK 0x1
#define FMT_TEMPORAL_DITHER_PATTERN_CONTROL__FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_SELECT__SHIFT 0x0
#define FMT_TEMPORAL_DITHER_PATTERN_CONTROL__FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_RGB1_BGR0_MASK 0x10
#define FMT_TEMPORAL_DITHER_PATTERN_CONTROL__FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_RGB1_BGR0__SHIFT 0x4
#define FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX__FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX_MASK 0xffffffff
#define FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX__FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX__SHIFT 0x0
#define FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX__FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX_MASK 0xffffffff
#define FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX__FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX__SHIFT 0x0
#define FMT_CLAMP_CNTL__FMT_CLAMP_DATA_EN_MASK 0x1
#define FMT_CLAMP_CNTL__FMT_CLAMP_DATA_EN__SHIFT 0x0
#define FMT_CLAMP_CNTL__FMT_CLAMP_COLOR_FORMAT_MASK 0x70000
#define FMT_CLAMP_CNTL__FMT_CLAMP_COLOR_FORMAT__SHIFT 0x10
#define FMT_CRC_CNTL__FMT_CRC_EN_MASK 0x1
#define FMT_CRC_CNTL__FMT_CRC_EN__SHIFT 0x0
#define FMT_CRC_CNTL__FMT_DTMTEST_CRC_EN_MASK 0x2
#define FMT_CRC_CNTL__FMT_DTMTEST_CRC_EN__SHIFT 0x1
#define FMT_CRC_CNTL__FMT_CRC_CONT_EN_MASK 0x10
#define FMT_CRC_CNTL__FMT_CRC_CONT_EN__SHIFT 0x4
#define FMT_CRC_CNTL__FMT_CRC_ONLY_BLANKb_MASK 0x100
#define FMT_CRC_CNTL__FMT_CRC_ONLY_BLANKb__SHIFT 0x8
#define FMT_CRC_CNTL__FMT_CRC_INTERLACE_MODE_MASK 0x3000
#define FMT_CRC_CNTL__FMT_CRC_INTERLACE_MODE__SHIFT 0xc
#define FMT_CRC_CNTL__FMT_CRC_USE_NEW_AND_REPEATED_PIXELS_MASK 0x10000
#define FMT_CRC_CNTL__FMT_CRC_USE_NEW_AND_REPEATED_PIXELS__SHIFT 0x10
#define FMT_CRC_CNTL__FMT_CRC_EVEN_ODD_PIX_ENABLE_MASK 0x100000
#define FMT_CRC_CNTL__FMT_CRC_EVEN_ODD_PIX_ENABLE__SHIFT 0x14
#define FMT_CRC_CNTL__FMT_CRC_EVEN_ODD_PIX_SELECT_MASK 0x1000000
#define FMT_CRC_CNTL__FMT_CRC_EVEN_ODD_PIX_SELECT__SHIFT 0x18
#define FMT_CRC_SIG_RED_GREEN_MASK__FMT_CRC_SIG_RED_MASK_MASK 0xffff
#define FMT_CRC_SIG_RED_GREEN_MASK__FMT_CRC_SIG_RED_MASK__SHIFT 0x0
#define FMT_CRC_SIG_RED_GREEN_MASK__FMT_CRC_SIG_GREEN_MASK_MASK 0xffff0000
#define FMT_CRC_SIG_RED_GREEN_MASK__FMT_CRC_SIG_GREEN_MASK__SHIFT 0x10
#define FMT_CRC_SIG_BLUE_CONTROL_MASK__FMT_CRC_SIG_BLUE_MASK_MASK 0xffff
#define FMT_CRC_SIG_BLUE_CONTROL_MASK__FMT_CRC_SIG_BLUE_MASK__SHIFT 0x0
#define FMT_CRC_SIG_BLUE_CONTROL_MASK__FMT_CRC_SIG_CONTROL_MASK_MASK 0xffff0000
#define FMT_CRC_SIG_BLUE_CONTROL_MASK__FMT_CRC_SIG_CONTROL_MASK__SHIFT 0x10
#define FMT_CRC_SIG_RED_GREEN__FMT_CRC_SIG_RED_MASK 0xffff
#define FMT_CRC_SIG_RED_GREEN__FMT_CRC_SIG_RED__SHIFT 0x0
#define FMT_CRC_SIG_RED_GREEN__FMT_CRC_SIG_GREEN_MASK 0xffff0000
#define FMT_CRC_SIG_RED_GREEN__FMT_CRC_SIG_GREEN__SHIFT 0x10
#define FMT_CRC_SIG_BLUE_CONTROL__FMT_CRC_SIG_BLUE_MASK 0xffff
#define FMT_CRC_SIG_BLUE_CONTROL__FMT_CRC_SIG_BLUE__SHIFT 0x0
#define FMT_CRC_SIG_BLUE_CONTROL__FMT_CRC_SIG_CONTROL_MASK 0xffff0000
#define FMT_CRC_SIG_BLUE_CONTROL__FMT_CRC_SIG_CONTROL__SHIFT 0x10
#define FMT_DEBUG_CNTL__FMT_DEBUG_COLOR_SELECT_MASK 0x3
#define FMT_DEBUG_CNTL__FMT_DEBUG_COLOR_SELECT__SHIFT 0x0
#define FMT_TEST_DEBUG_INDEX__FMT_TEST_DEBUG_INDEX_MASK 0xff
#define FMT_TEST_DEBUG_INDEX__FMT_TEST_DEBUG_INDEX__SHIFT 0x0
#define FMT_TEST_DEBUG_INDEX__FMT_TEST_DEBUG_WRITE_EN_MASK 0x100
#define FMT_TEST_DEBUG_INDEX__FMT_TEST_DEBUG_WRITE_EN__SHIFT 0x8
#define FMT_TEST_DEBUG_DATA__FMT_TEST_DEBUG_DATA_MASK 0xffffffff
#define FMT_TEST_DEBUG_DATA__FMT_TEST_DEBUG_DATA__SHIFT 0x0
#define FMT_DEBUG0__FMT_DEBUG0_MASK 0xffffffff
#define FMT_DEBUG0__FMT_DEBUG0__SHIFT 0x0
#define FMT_DEBUG1__FMT_DEBUG1_MASK 0xffffffff
#define FMT_DEBUG1__FMT_DEBUG1__SHIFT 0x0
#define FMT_DEBUG2__FMT_DEBUG2_MASK 0xffffffff
#define FMT_DEBUG2__FMT_DEBUG2__SHIFT 0x0
#define FMT_DEBUG_ID__FMT_DEBUG_ID_MASK 0xffffffff
#define FMT_DEBUG_ID__FMT_DEBUG_ID__SHIFT 0x0
#define LB_DATA_FORMAT__PIXEL_DEPTH_MASK 0x3
#define LB_DATA_FORMAT__PIXEL_DEPTH__SHIFT 0x0
#define LB_DATA_FORMAT__PIXEL_EXPAN_MODE_MASK 0x4
#define LB_DATA_FORMAT__PIXEL_EXPAN_MODE__SHIFT 0x2
#define LB_DATA_FORMAT__INTERLEAVE_EN_MASK 0x8
#define LB_DATA_FORMAT__INTERLEAVE_EN__SHIFT 0x3
#define LB_DATA_FORMAT__PREFETCH_MASK 0x1000
#define LB_DATA_FORMAT__PREFETCH__SHIFT 0xc
#define LB_DATA_FORMAT__REQUEST_MODE_MASK 0x1000000
#define LB_DATA_FORMAT__REQUEST_MODE__SHIFT 0x18
#define LB_DATA_FORMAT__ALPHA_EN_MASK 0x80000000
#define LB_DATA_FORMAT__ALPHA_EN__SHIFT 0x1f
#define LB_MEMORY_CTRL__LB_MEMORY_SIZE_MASK 0xfff
#define LB_MEMORY_CTRL__LB_MEMORY_SIZE__SHIFT 0x0
#define LB_MEMORY_CTRL__LB_NUM_PARTITIONS_MASK 0xf0000
#define LB_MEMORY_CTRL__LB_NUM_PARTITIONS__SHIFT 0x10
#define LB_MEMORY_CTRL__LB_MEMORY_CONFIG_MASK 0x300000
#define LB_MEMORY_CTRL__LB_MEMORY_CONFIG__SHIFT 0x14
#define LB_MEMORY_SIZE_STATUS__LB_MEMORY_SIZE_STATUS_MASK 0xfff
#define LB_MEMORY_SIZE_STATUS__LB_MEMORY_SIZE_STATUS__SHIFT 0x0
#define LB_DESKTOP_HEIGHT__DESKTOP_HEIGHT_MASK 0x7fff
#define LB_DESKTOP_HEIGHT__DESKTOP_HEIGHT__SHIFT 0x0
#define LB_VLINE_START_END__VLINE_START_MASK 0x3fff
#define LB_VLINE_START_END__VLINE_START__SHIFT 0x0
#define LB_VLINE_START_END__VLINE_END_MASK 0x7fff0000
#define LB_VLINE_START_END__VLINE_END__SHIFT 0x10
#define LB_VLINE_START_END__VLINE_INV_MASK 0x80000000
#define LB_VLINE_START_END__VLINE_INV__SHIFT 0x1f
#define LB_VLINE2_START_END__VLINE2_START_MASK 0x3fff
#define LB_VLINE2_START_END__VLINE2_START__SHIFT 0x0
#define LB_VLINE2_START_END__VLINE2_END_MASK 0x7fff0000
#define LB_VLINE2_START_END__VLINE2_END__SHIFT 0x10
#define LB_VLINE2_START_END__VLINE2_INV_MASK 0x80000000
#define LB_VLINE2_START_END__VLINE2_INV__SHIFT 0x1f
#define LB_V_COUNTER__V_COUNTER_MASK 0x7fff
#define LB_V_COUNTER__V_COUNTER__SHIFT 0x0
#define LB_SNAPSHOT_V_COUNTER__SNAPSHOT_V_COUNTER_MASK 0x7fff
#define LB_SNAPSHOT_V_COUNTER__SNAPSHOT_V_COUNTER__SHIFT 0x0
#define LB_INTERRUPT_MASK__VBLANK_INTERRUPT_MASK_MASK 0x1
#define LB_INTERRUPT_MASK__VBLANK_INTERRUPT_MASK__SHIFT 0x0
#define LB_INTERRUPT_MASK__VLINE_INTERRUPT_MASK_MASK 0x10
#define LB_INTERRUPT_MASK__VLINE_INTERRUPT_MASK__SHIFT 0x4
#define LB_INTERRUPT_MASK__VLINE2_INTERRUPT_MASK_MASK 0x100
#define LB_INTERRUPT_MASK__VLINE2_INTERRUPT_MASK__SHIFT 0x8
#define LB_VLINE_STATUS__VLINE_OCCURRED_MASK 0x1
#define LB_VLINE_STATUS__VLINE_OCCURRED__SHIFT 0x0
#define LB_VLINE_STATUS__VLINE_ACK_MASK 0x10
#define LB_VLINE_STATUS__VLINE_ACK__SHIFT 0x4
#define LB_VLINE_STATUS__VLINE_STAT_MASK 0x1000
#define LB_VLINE_STATUS__VLINE_STAT__SHIFT 0xc
#define LB_VLINE_STATUS__VLINE_INTERRUPT_MASK 0x10000
#define LB_VLINE_STATUS__VLINE_INTERRUPT__SHIFT 0x10
#define LB_VLINE_STATUS__VLINE_INTERRUPT_TYPE_MASK 0x20000
#define LB_VLINE_STATUS__VLINE_INTERRUPT_TYPE__SHIFT 0x11
#define LB_VLINE2_STATUS__VLINE2_OCCURRED_MASK 0x1
#define LB_VLINE2_STATUS__VLINE2_OCCURRED__SHIFT 0x0
#define LB_VLINE2_STATUS__VLINE2_ACK_MASK 0x10
#define LB_VLINE2_STATUS__VLINE2_ACK__SHIFT 0x4
#define LB_VLINE2_STATUS__VLINE2_STAT_MASK 0x1000
#define LB_VLINE2_STATUS__VLINE2_STAT__SHIFT 0xc
#define LB_VLINE2_STATUS__VLINE2_INTERRUPT_MASK 0x10000
#define LB_VLINE2_STATUS__VLINE2_INTERRUPT__SHIFT 0x10
#define LB_VLINE2_STATUS__VLINE2_INTERRUPT_TYPE_MASK 0x20000
#define LB_VLINE2_STATUS__VLINE2_INTERRUPT_TYPE__SHIFT 0x11
#define LB_VBLANK_STATUS__VBLANK_OCCURRED_MASK 0x1
#define LB_VBLANK_STATUS__VBLANK_OCCURRED__SHIFT 0x0
#define LB_VBLANK_STATUS__VBLANK_ACK_MASK 0x10
#define LB_VBLANK_STATUS__VBLANK_ACK__SHIFT 0x4
#define LB_VBLANK_STATUS__VBLANK_STAT_MASK 0x1000
#define LB_VBLANK_STATUS__VBLANK_STAT__SHIFT 0xc
#define LB_VBLANK_STATUS__VBLANK_INTERRUPT_MASK 0x10000
#define LB_VBLANK_STATUS__VBLANK_INTERRUPT__SHIFT 0x10
#define LB_VBLANK_STATUS__VBLANK_INTERRUPT_TYPE_MASK 0x20000
#define LB_VBLANK_STATUS__VBLANK_INTERRUPT_TYPE__SHIFT 0x11
#define LB_SYNC_RESET_SEL__LB_SYNC_RESET_SEL_MASK 0x3
#define LB_SYNC_RESET_SEL__LB_SYNC_RESET_SEL__SHIFT 0x0
#define LB_SYNC_RESET_SEL__LB_SYNC_RESET_SEL2_MASK 0x10
#define LB_SYNC_RESET_SEL__LB_SYNC_RESET_SEL2__SHIFT 0x4
#define LB_SYNC_RESET_SEL__LB_SYNC_RESET_DELAY_MASK 0xff00
#define LB_SYNC_RESET_SEL__LB_SYNC_RESET_DELAY__SHIFT 0x8
#define LB_SYNC_RESET_SEL__LB_SYNC_DURATION_MASK 0xc00000
#define LB_SYNC_RESET_SEL__LB_SYNC_DURATION__SHIFT 0x16
#define LB_BLACK_KEYER_R_CR__LB_BLACK_KEYER_R_CR_MASK 0xfff0
#define LB_BLACK_KEYER_R_CR__LB_BLACK_KEYER_R_CR__SHIFT 0x4
#define LB_BLACK_KEYER_G_Y__LB_BLACK_KEYER_G_Y_MASK 0xfff0
#define LB_BLACK_KEYER_G_Y__LB_BLACK_KEYER_G_Y__SHIFT 0x4
#define LB_BLACK_KEYER_B_CB__LB_BLACK_KEYER_B_CB_MASK 0xfff0
#define LB_BLACK_KEYER_B_CB__LB_BLACK_KEYER_B_CB__SHIFT 0x4
#define LB_KEYER_COLOR_CTRL__LB_KEYER_COLOR_EN_MASK 0x1
#define LB_KEYER_COLOR_CTRL__LB_KEYER_COLOR_EN__SHIFT 0x0
#define LB_KEYER_COLOR_CTRL__LB_KEYER_COLOR_REP_EN_MASK 0x100
#define LB_KEYER_COLOR_CTRL__LB_KEYER_COLOR_REP_EN__SHIFT 0x8
#define LB_KEYER_COLOR_R_CR__LB_KEYER_COLOR_R_CR_MASK 0xfff0
#define LB_KEYER_COLOR_R_CR__LB_KEYER_COLOR_R_CR__SHIFT 0x4
#define LB_KEYER_COLOR_G_Y__LB_KEYER_COLOR_G_Y_MASK 0xfff0
#define LB_KEYER_COLOR_G_Y__LB_KEYER_COLOR_G_Y__SHIFT 0x4
#define LB_KEYER_COLOR_B_CB__LB_KEYER_COLOR_B_CB_MASK 0xfff0
#define LB_KEYER_COLOR_B_CB__LB_KEYER_COLOR_B_CB__SHIFT 0x4
#define LB_KEYER_COLOR_REP_R_CR__LB_KEYER_COLOR_REP_R_CR_MASK 0xfff0
#define LB_KEYER_COLOR_REP_R_CR__LB_KEYER_COLOR_REP_R_CR__SHIFT 0x4
#define LB_KEYER_COLOR_REP_G_Y__LB_KEYER_COLOR_REP_G_Y_MASK 0xfff0
#define LB_KEYER_COLOR_REP_G_Y__LB_KEYER_COLOR_REP_G_Y__SHIFT 0x4
#define LB_KEYER_COLOR_REP_B_CB__LB_KEYER_COLOR_REP_B_CB_MASK 0xfff0
#define LB_KEYER_COLOR_REP_B_CB__LB_KEYER_COLOR_REP_B_CB__SHIFT 0x4
#define LB_BUFFER_LEVEL_STATUS__REQ_FIFO_LEVEL_MASK 0x3f
#define LB_BUFFER_LEVEL_STATUS__REQ_FIFO_LEVEL__SHIFT 0x0
#define LB_BUFFER_LEVEL_STATUS__REQ_FIFO_FULL_CNTL_MASK 0xfc00
#define LB_BUFFER_LEVEL_STATUS__REQ_FIFO_FULL_CNTL__SHIFT 0xa
#define LB_BUFFER_LEVEL_STATUS__DATA_BUFFER_LEVEL_MASK 0xfff0000
#define LB_BUFFER_LEVEL_STATUS__DATA_BUFFER_LEVEL__SHIFT 0x10
#define LB_BUFFER_LEVEL_STATUS__DATA_FIFO_FULL_CNTL_MASK 0xf0000000
#define LB_BUFFER_LEVEL_STATUS__DATA_FIFO_FULL_CNTL__SHIFT 0x1c
#define LB_BUFFER_URGENCY_CTRL__LB_BUFFER_URGENCY_MARK_ON_MASK 0xfff
#define LB_BUFFER_URGENCY_CTRL__LB_BUFFER_URGENCY_MARK_ON__SHIFT 0x0
#define LB_BUFFER_URGENCY_CTRL__LB_BUFFER_URGENCY_MARK_OFF_MASK 0xfff0000
#define LB_BUFFER_URGENCY_CTRL__LB_BUFFER_URGENCY_MARK_OFF__SHIFT 0x10
#define LB_BUFFER_URGENCY_STATUS__LB_BUFFER_URGENCY_LEVEL_MASK 0xfff
#define LB_BUFFER_URGENCY_STATUS__LB_BUFFER_URGENCY_LEVEL__SHIFT 0x0
#define LB_BUFFER_URGENCY_STATUS__LB_BUFFER_URGENCY_STAT_MASK 0x10000
#define LB_BUFFER_URGENCY_STATUS__LB_BUFFER_URGENCY_STAT__SHIFT 0x10
#define LB_BUFFER_STATUS__LB_BUFFER_EMPTY_MARGIN_MASK 0xf
#define LB_BUFFER_STATUS__LB_BUFFER_EMPTY_MARGIN__SHIFT 0x0
#define LB_BUFFER_STATUS__LB_BUFFER_EMPTY_STAT_MASK 0x10
#define LB_BUFFER_STATUS__LB_BUFFER_EMPTY_STAT__SHIFT 0x4
#define LB_BUFFER_STATUS__LB_BUFFER_EMPTY_OCCURRED_MASK 0x100
#define LB_BUFFER_STATUS__LB_BUFFER_EMPTY_OCCURRED__SHIFT 0x8
#define LB_BUFFER_STATUS__LB_BUFFER_EMPTY_ACK_MASK 0x1000
#define LB_BUFFER_STATUS__LB_BUFFER_EMPTY_ACK__SHIFT 0xc
#define LB_BUFFER_STATUS__LB_BUFFER_FULL_STAT_MASK 0x10000
#define LB_BUFFER_STATUS__LB_BUFFER_FULL_STAT__SHIFT 0x10
#define LB_BUFFER_STATUS__LB_BUFFER_FULL_OCCURRED_MASK 0x100000
#define LB_BUFFER_STATUS__LB_BUFFER_FULL_OCCURRED__SHIFT 0x14
#define LB_BUFFER_STATUS__LB_BUFFER_FULL_ACK_MASK 0x1000000
#define LB_BUFFER_STATUS__LB_BUFFER_FULL_ACK__SHIFT 0x18
#define LB_NO_OUTSTANDING_REQ_STATUS__LB_NO_OUTSTANDING_REQ_STAT_MASK 0x1
#define LB_NO_OUTSTANDING_REQ_STATUS__LB_NO_OUTSTANDING_REQ_STAT__SHIFT 0x0
#define MVP_AFR_FLIP_MODE__MVP_AFR_FLIP_MODE_MASK 0x3
#define MVP_AFR_FLIP_MODE__MVP_AFR_FLIP_MODE__SHIFT 0x0
#define MVP_AFR_FLIP_FIFO_CNTL__MVP_AFR_FLIP_FIFO_NUM_ENTRIES_MASK 0xf
#define MVP_AFR_FLIP_FIFO_CNTL__MVP_AFR_FLIP_FIFO_NUM_ENTRIES__SHIFT 0x0
#define MVP_AFR_FLIP_FIFO_CNTL__MVP_AFR_FLIP_FIFO_RESET_MASK 0x10
#define MVP_AFR_FLIP_FIFO_CNTL__MVP_AFR_FLIP_FIFO_RESET__SHIFT 0x4
#define MVP_AFR_FLIP_FIFO_CNTL__MVP_AFR_FLIP_FIFO_RESET_FLAG_MASK 0x100
#define MVP_AFR_FLIP_FIFO_CNTL__MVP_AFR_FLIP_FIFO_RESET_FLAG__SHIFT 0x8
#define MVP_AFR_FLIP_FIFO_CNTL__MVP_AFR_FLIP_FIFO_RESET_ACK_MASK 0x1000
#define MVP_AFR_FLIP_FIFO_CNTL__MVP_AFR_FLIP_FIFO_RESET_ACK__SHIFT 0xc
#define MVP_FLIP_LINE_NUM_INSERT__MVP_FLIP_LINE_NUM_INSERT_MODE_MASK 0x3
#define MVP_FLIP_LINE_NUM_INSERT__MVP_FLIP_LINE_NUM_INSERT_MODE__SHIFT 0x0
#define MVP_FLIP_LINE_NUM_INSERT__MVP_FLIP_LINE_NUM_INSERT_MASK 0x7fff00
#define MVP_FLIP_LINE_NUM_INSERT__MVP_FLIP_LINE_NUM_INSERT__SHIFT 0x8
#define MVP_FLIP_LINE_NUM_INSERT__MVP_FLIP_LINE_NUM_OFFSET_MASK 0x3f000000
#define MVP_FLIP_LINE_NUM_INSERT__MVP_FLIP_LINE_NUM_OFFSET__SHIFT 0x18
#define MVP_FLIP_LINE_NUM_INSERT__MVP_FLIP_AUTO_ENABLE_MASK 0x40000000
#define MVP_FLIP_LINE_NUM_INSERT__MVP_FLIP_AUTO_ENABLE__SHIFT 0x1e
#define DC_MVP_LB_CONTROL__MVP_SWAP_LOCK_IN_MODE_MASK 0x3
#define DC_MVP_LB_CONTROL__MVP_SWAP_LOCK_IN_MODE__SHIFT 0x0
#define DC_MVP_LB_CONTROL__DC_MVP_SWAP_LOCK_OUT_SEL_MASK 0x100
#define DC_MVP_LB_CONTROL__DC_MVP_SWAP_LOCK_OUT_SEL__SHIFT 0x8
#define DC_MVP_LB_CONTROL__DC_MVP_SWAP_LOCK_OUT_FORCE_ONE_MASK 0x1000
#define DC_MVP_LB_CONTROL__DC_MVP_SWAP_LOCK_OUT_FORCE_ONE__SHIFT 0xc
#define DC_MVP_LB_CONTROL__DC_MVP_SWAP_LOCK_OUT_FORCE_ZERO_MASK 0x10000
#define DC_MVP_LB_CONTROL__DC_MVP_SWAP_LOCK_OUT_FORCE_ZERO__SHIFT 0x10
#define DC_MVP_LB_CONTROL__DC_MVP_SWAP_LOCK_STATUS_MASK 0x100000
#define DC_MVP_LB_CONTROL__DC_MVP_SWAP_LOCK_STATUS__SHIFT 0x14
#define DC_MVP_LB_CONTROL__DC_MVP_SWAP_LOCK_IN_CAP_MASK 0x10000000
#define DC_MVP_LB_CONTROL__DC_MVP_SWAP_LOCK_IN_CAP__SHIFT 0x1c
#define DC_MVP_LB_CONTROL__DC_MVP_SPARE_FLOPS_MASK 0x80000000
#define DC_MVP_LB_CONTROL__DC_MVP_SPARE_FLOPS__SHIFT 0x1f
#define LB_DEBUG__LB_DEBUG_MASK 0xffffffff
#define LB_DEBUG__LB_DEBUG__SHIFT 0x0
#define LB_DEBUG2__LB_DEBUG2_MASK 0xffffffff
#define LB_DEBUG2__LB_DEBUG2__SHIFT 0x0
#define LB_DEBUG3__LB_DEBUG3_MASK 0xffffffff
#define LB_DEBUG3__LB_DEBUG3__SHIFT 0x0
#define LB_TEST_DEBUG_INDEX__LB_TEST_DEBUG_INDEX_MASK 0xff
#define LB_TEST_DEBUG_INDEX__LB_TEST_DEBUG_INDEX__SHIFT 0x0
#define LB_TEST_DEBUG_INDEX__LB_TEST_DEBUG_WRITE_EN_MASK 0x100
#define LB_TEST_DEBUG_INDEX__LB_TEST_DEBUG_WRITE_EN__SHIFT 0x8
#define LB_TEST_DEBUG_DATA__LB_TEST_DEBUG_DATA_MASK 0xffffffff
#define LB_TEST_DEBUG_DATA__LB_TEST_DEBUG_DATA__SHIFT 0x0
#define MVP_CONTROL1__MVP_EN_MASK 0x1
#define MVP_CONTROL1__MVP_EN__SHIFT 0x0
#define MVP_CONTROL1__MVP_MIXER_MODE_MASK 0x70
#define MVP_CONTROL1__MVP_MIXER_MODE__SHIFT 0x4
#define MVP_CONTROL1__MVP_MIXER_SLAVE_SEL_MASK 0x100
#define MVP_CONTROL1__MVP_MIXER_SLAVE_SEL__SHIFT 0x8
#define MVP_CONTROL1__MVP_MIXER_SLAVE_SEL_DELAY_UNTIL_END_OF_BLANK_MASK 0x200
#define MVP_CONTROL1__MVP_MIXER_SLAVE_SEL_DELAY_UNTIL_END_OF_BLANK__SHIFT 0x9
#define MVP_CONTROL1__MVP_ARBITRATION_MODE_FOR_AFR_MANUAL_SWITCH_MODE_MASK 0x400
#define MVP_CONTROL1__MVP_ARBITRATION_MODE_FOR_AFR_MANUAL_SWITCH_MODE__SHIFT 0xa
#define MVP_CONTROL1__MVP_RATE_CONTROL_MASK 0x1000
#define MVP_CONTROL1__MVP_RATE_CONTROL__SHIFT 0xc
#define MVP_CONTROL1__MVP_CHANNEL_CONTROL_MASK 0x10000
#define MVP_CONTROL1__MVP_CHANNEL_CONTROL__SHIFT 0x10
#define MVP_CONTROL1__MVP_GPU_CHAIN_LOCATION_MASK 0x300000
#define MVP_CONTROL1__MVP_GPU_CHAIN_LOCATION__SHIFT 0x14
#define MVP_CONTROL1__MVP_DISABLE_MSB_EXPAND_MASK 0x1000000
#define MVP_CONTROL1__MVP_DISABLE_MSB_EXPAND__SHIFT 0x18
#define MVP_CONTROL1__MVP_30BPP_EN_MASK 0x10000000
#define MVP_CONTROL1__MVP_30BPP_EN__SHIFT 0x1c
#define MVP_CONTROL1__MVP_TERMINATION_CNTL_A_MASK 0x40000000
#define MVP_CONTROL1__MVP_TERMINATION_CNTL_A__SHIFT 0x1e
#define MVP_CONTROL1__MVP_TERMINATION_CNTL_B_MASK 0x80000000
#define MVP_CONTROL1__MVP_TERMINATION_CNTL_B__SHIFT 0x1f
#define MVP_CONTROL2__MVP_MUX_DE_DVOCNTL0_SEL_MASK 0x1
#define MVP_CONTROL2__MVP_MUX_DE_DVOCNTL0_SEL__SHIFT 0x0
#define MVP_CONTROL2__MVP_MUX_DE_DVOCNTL2_SEL_MASK 0x10
#define MVP_CONTROL2__MVP_MUX_DE_DVOCNTL2_SEL__SHIFT 0x4
#define MVP_CONTROL2__MVP_MUXA_CLK_SEL_MASK 0x100
#define MVP_CONTROL2__MVP_MUXA_CLK_SEL__SHIFT 0x8
#define MVP_CONTROL2__MVP_MUXB_CLK_SEL_MASK 0x1000
#define MVP_CONTROL2__MVP_MUXB_CLK_SEL__SHIFT 0xc
#define MVP_CONTROL2__MVP_DVOCNTL_MUX_MASK 0x10000
#define MVP_CONTROL2__MVP_DVOCNTL_MUX__SHIFT 0x10
#define MVP_CONTROL2__MVP_FLOW_CONTROL_OUT_EN_MASK 0x100000
#define MVP_CONTROL2__MVP_FLOW_CONTROL_OUT_EN__SHIFT 0x14
#define MVP_CONTROL2__MVP_SWAP_LOCK_OUT_EN_MASK 0x1000000
#define MVP_CONTROL2__MVP_SWAP_LOCK_OUT_EN__SHIFT 0x18
#define MVP_CONTROL2__MVP_SWAP_AB_IN_DC_DDR_MASK 0x10000000
#define MVP_CONTROL2__MVP_SWAP_AB_IN_DC_DDR__SHIFT 0x1c
#define MVP_FIFO_CONTROL__MVP_STOP_SLAVE_WM_MASK 0xff
#define MVP_FIFO_CONTROL__MVP_STOP_SLAVE_WM__SHIFT 0x0
#define MVP_FIFO_CONTROL__MVP_PAUSE_SLAVE_WM_MASK 0xff00
#define MVP_FIFO_CONTROL__MVP_PAUSE_SLAVE_WM__SHIFT 0x8
#define MVP_FIFO_CONTROL__MVP_PAUSE_SLAVE_CNT_MASK 0xff0000
#define MVP_FIFO_CONTROL__MVP_PAUSE_SLAVE_CNT__SHIFT 0x10
#define MVP_FIFO_STATUS__MVP_FIFO_LEVEL_MASK 0xff
#define MVP_FIFO_STATUS__MVP_FIFO_LEVEL__SHIFT 0x0
#define MVP_FIFO_STATUS__MVP_FIFO_OVERFLOW_MASK 0x100
#define MVP_FIFO_STATUS__MVP_FIFO_OVERFLOW__SHIFT 0x8
#define MVP_FIFO_STATUS__MVP_FIFO_OVERFLOW_OCCURRED_MASK 0x1000
#define MVP_FIFO_STATUS__MVP_FIFO_OVERFLOW_OCCURRED__SHIFT 0xc
#define MVP_FIFO_STATUS__MVP_FIFO_OVERFLOW_ACK_MASK 0x10000
#define MVP_FIFO_STATUS__MVP_FIFO_OVERFLOW_ACK__SHIFT 0x10
#define MVP_FIFO_STATUS__MVP_FIFO_UNDERFLOW_MASK 0x100000
#define MVP_FIFO_STATUS__MVP_FIFO_UNDERFLOW__SHIFT 0x14
#define MVP_FIFO_STATUS__MVP_FIFO_UNDERFLOW_OCCURRED_MASK 0x1000000
#define MVP_FIFO_STATUS__MVP_FIFO_UNDERFLOW_OCCURRED__SHIFT 0x18
#define MVP_FIFO_STATUS__MVP_FIFO_UNDERFLOW_ACK_MASK 0x10000000
#define MVP_FIFO_STATUS__MVP_FIFO_UNDERFLOW_ACK__SHIFT 0x1c
#define MVP_FIFO_STATUS__MVP_FIFO_ERROR_MASK_MASK 0x40000000
#define MVP_FIFO_STATUS__MVP_FIFO_ERROR_MASK__SHIFT 0x1e
#define MVP_FIFO_STATUS__MVP_FIFO_ERROR_INT_STATUS_MASK 0x80000000
#define MVP_FIFO_STATUS__MVP_FIFO_ERROR_INT_STATUS__SHIFT 0x1f
#define MVP_SLAVE_STATUS__MVP_SLAVE_PIXELS_PER_LINE_RCVED_MASK 0x1fff
#define MVP_SLAVE_STATUS__MVP_SLAVE_PIXELS_PER_LINE_RCVED__SHIFT 0x0
#define MVP_SLAVE_STATUS__MVP_SLAVE_LINES_PER_FRAME_RCVED_MASK 0x1fff0000
#define MVP_SLAVE_STATUS__MVP_SLAVE_LINES_PER_FRAME_RCVED__SHIFT 0x10
#define MVP_INBAND_CNTL_CAP__MVP_IGNOR_INBAND_CNTL_MASK 0x1
#define MVP_INBAND_CNTL_CAP__MVP_IGNOR_INBAND_CNTL__SHIFT 0x0
#define MVP_INBAND_CNTL_CAP__MVP_PASSING_INBAND_CNTL_EN_MASK 0x10
#define MVP_INBAND_CNTL_CAP__MVP_PASSING_INBAND_CNTL_EN__SHIFT 0x4
#define MVP_INBAND_CNTL_CAP__MVP_INBAND_CNTL_CHAR_CAP_MASK 0xffffff00
#define MVP_INBAND_CNTL_CAP__MVP_INBAND_CNTL_CHAR_CAP__SHIFT 0x8
#define MVP_BLACK_KEYER__MVP_BLACK_KEYER_R_MASK 0x3ff
#define MVP_BLACK_KEYER__MVP_BLACK_KEYER_R__SHIFT 0x0
#define MVP_BLACK_KEYER__MVP_BLACK_KEYER_G_MASK 0xffc00
#define MVP_BLACK_KEYER__MVP_BLACK_KEYER_G__SHIFT 0xa
#define MVP_BLACK_KEYER__MVP_BLACK_KEYER_B_MASK 0x3ff00000
#define MVP_BLACK_KEYER__MVP_BLACK_KEYER_B__SHIFT 0x14
#define MVP_CRC_CNTL__MVP_CRC_BLUE_MASK_MASK 0xff
#define MVP_CRC_CNTL__MVP_CRC_BLUE_MASK__SHIFT 0x0
#define MVP_CRC_CNTL__MVP_CRC_GREEN_MASK_MASK 0xff00
#define MVP_CRC_CNTL__MVP_CRC_GREEN_MASK__SHIFT 0x8
#define MVP_CRC_CNTL__MVP_CRC_RED_MASK_MASK 0xff0000
#define MVP_CRC_CNTL__MVP_CRC_RED_MASK__SHIFT 0x10
#define MVP_CRC_CNTL__MVP_CRC_EN_MASK 0x10000000
#define MVP_CRC_CNTL__MVP_CRC_EN__SHIFT 0x1c
#define MVP_CRC_CNTL__MVP_CRC_CONT_EN_MASK 0x20000000
#define MVP_CRC_CNTL__MVP_CRC_CONT_EN__SHIFT 0x1d
#define MVP_CRC_CNTL__MVP_DC_DDR_CRC_EVEN_ODD_PIX_SEL_MASK 0x40000000
#define MVP_CRC_CNTL__MVP_DC_DDR_CRC_EVEN_ODD_PIX_SEL__SHIFT 0x1e
#define MVP_CRC_RESULT_BLUE_GREEN__MVP_CRC_BLUE_RESULT_MASK 0xffff
#define MVP_CRC_RESULT_BLUE_GREEN__MVP_CRC_BLUE_RESULT__SHIFT 0x0
#define MVP_CRC_RESULT_BLUE_GREEN__MVP_CRC_GREEN_RESULT_MASK 0xffff0000
#define MVP_CRC_RESULT_BLUE_GREEN__MVP_CRC_GREEN_RESULT__SHIFT 0x10
#define MVP_CRC_RESULT_RED__MVP_CRC_RED_RESULT_MASK 0xffff
#define MVP_CRC_RESULT_RED__MVP_CRC_RED_RESULT__SHIFT 0x0
#define MVP_CONTROL3__MVP_RESET_IN_BETWEEN_FRAMES_MASK 0x1
#define MVP_CONTROL3__MVP_RESET_IN_BETWEEN_FRAMES__SHIFT 0x0
#define MVP_CONTROL3__MVP_DDR_SC_AB_SEL_MASK 0x10
#define MVP_CONTROL3__MVP_DDR_SC_AB_SEL__SHIFT 0x4
#define MVP_CONTROL3__MVP_DDR_SC_B_START_MODE_MASK 0x100
#define MVP_CONTROL3__MVP_DDR_SC_B_START_MODE__SHIFT 0x8
#define MVP_CONTROL3__MVP_FLOW_CONTROL_OUT_FORCE_ONE_MASK 0x1000
#define MVP_CONTROL3__MVP_FLOW_CONTROL_OUT_FORCE_ONE__SHIFT 0xc
#define MVP_CONTROL3__MVP_FLOW_CONTROL_OUT_FORCE_ZERO_MASK 0x10000
#define MVP_CONTROL3__MVP_FLOW_CONTROL_OUT_FORCE_ZERO__SHIFT 0x10
#define MVP_CONTROL3__MVP_FLOW_CONTROL_CASCADE_EN_MASK 0x100000
#define MVP_CONTROL3__MVP_FLOW_CONTROL_CASCADE_EN__SHIFT 0x14
#define MVP_CONTROL3__MVP_SWAP_48BIT_EN_MASK 0x1000000
#define MVP_CONTROL3__MVP_SWAP_48BIT_EN__SHIFT 0x18
#define MVP_CONTROL3__MVP_FLOW_CONTROL_IN_CAP_MASK 0x10000000
#define MVP_CONTROL3__MVP_FLOW_CONTROL_IN_CAP__SHIFT 0x1c
#define MVP_RECEIVE_CNT_CNTL1__MVP_SLAVE_PIXEL_ERROR_CNT_MASK 0x1fff
#define MVP_RECEIVE_CNT_CNTL1__MVP_SLAVE_PIXEL_ERROR_CNT__SHIFT 0x0
#define MVP_RECEIVE_CNT_CNTL1__MVP_SLAVE_LINE_ERROR_CNT_MASK 0x1fff0000
#define MVP_RECEIVE_CNT_CNTL1__MVP_SLAVE_LINE_ERROR_CNT__SHIFT 0x10
#define MVP_RECEIVE_CNT_CNTL1__MVP_SLAVE_DATA_CHK_EN_MASK 0x80000000
#define MVP_RECEIVE_CNT_CNTL1__MVP_SLAVE_DATA_CHK_EN__SHIFT 0x1f
#define MVP_RECEIVE_CNT_CNTL2__MVP_SLAVE_FRAME_ERROR_CNT_MASK 0x1fff
#define MVP_RECEIVE_CNT_CNTL2__MVP_SLAVE_FRAME_ERROR_CNT__SHIFT 0x0
#define MVP_RECEIVE_CNT_CNTL2__MVP_SLAVE_FRAME_ERROR_CNT_RESET_MASK 0x80000000
#define MVP_RECEIVE_CNT_CNTL2__MVP_SLAVE_FRAME_ERROR_CNT_RESET__SHIFT 0x1f
#define MVP_DEBUG__MVP_SWAP_LOCK_IN_EN_MASK 0x1
#define MVP_DEBUG__MVP_SWAP_LOCK_IN_EN__SHIFT 0x0
#define MVP_DEBUG__MVP_FLOW_CONTROL_IN_EN_MASK 0x2
#define MVP_DEBUG__MVP_FLOW_CONTROL_IN_EN__SHIFT 0x1
#define MVP_DEBUG__MVP_SWAP_LOCK_IN_SEL_MASK 0x4
#define MVP_DEBUG__MVP_SWAP_LOCK_IN_SEL__SHIFT 0x2
#define MVP_DEBUG__MVP_FLOW_CONTROL_IN_SEL_MASK 0x8
#define MVP_DEBUG__MVP_FLOW_CONTROL_IN_SEL__SHIFT 0x3
#define MVP_DEBUG__MVP_DIS_FIX_AFR_MANUAL_HSYNC_FLIP_MASK 0x10
#define MVP_DEBUG__MVP_DIS_FIX_AFR_MANUAL_HSYNC_FLIP__SHIFT 0x4
#define MVP_DEBUG__MVP_DIS_FIX_AFR_AUTO_VSYNC_FLIP_MASK 0x20
#define MVP_DEBUG__MVP_DIS_FIX_AFR_AUTO_VSYNC_FLIP__SHIFT 0x5
#define MVP_DEBUG__MVP_EN_FIX_AFR_MANUAL_SWITCH_IN_SFR_MASK 0x40
#define MVP_DEBUG__MVP_EN_FIX_AFR_MANUAL_SWITCH_IN_SFR__SHIFT 0x6
#define MVP_DEBUG__MVP_DIS_READ_POINTER_RESET_DELAY_MASK 0x80
#define MVP_DEBUG__MVP_DIS_READ_POINTER_RESET_DELAY__SHIFT 0x7
#define MVP_DEBUG__MVP_DEBUG_BITS_MASK 0xffffff00
#define MVP_DEBUG__MVP_DEBUG_BITS__SHIFT 0x8
#define MVP_TEST_DEBUG_INDEX__MVP_TEST_DEBUG_INDEX_MASK 0xff
#define MVP_TEST_DEBUG_INDEX__MVP_TEST_DEBUG_INDEX__SHIFT 0x0
#define MVP_TEST_DEBUG_INDEX__MVP_TEST_DEBUG_WRITE_EN_MASK 0x100
#define MVP_TEST_DEBUG_INDEX__MVP_TEST_DEBUG_WRITE_EN__SHIFT 0x8
#define MVP_TEST_DEBUG_DATA__MVP_TEST_DEBUG_DATA_MASK 0xffffffff
#define MVP_TEST_DEBUG_DATA__MVP_TEST_DEBUG_DATA__SHIFT 0x0
#define MVP_DEBUG_05__IDE0_MVP_GPU_CHAIN_LOCATION_MASK 0x6
#define MVP_DEBUG_05__IDE0_MVP_GPU_CHAIN_LOCATION__SHIFT 0x1
#define MVP_DEBUG_09__IDE4_CRTC2_MVP_GPU_CHAIN_LOCATION_MASK 0x6
#define MVP_DEBUG_09__IDE4_CRTC2_MVP_GPU_CHAIN_LOCATION__SHIFT 0x1
#define MVP_DEBUG_12__IDEC_MVP_DATA_A_H_MASK 0x1
#define MVP_DEBUG_12__IDEC_MVP_DATA_A_H__SHIFT 0x0
#define MVP_DEBUG_12__IDEC_MVP_DATA_A_MASK 0x1fffffe
#define MVP_DEBUG_12__IDEC_MVP_DATA_A__SHIFT 0x1
#define MVP_DEBUG_13__IDED_MVP_DATA_B_H_MASK 0x1
#define MVP_DEBUG_13__IDED_MVP_DATA_B_H__SHIFT 0x0
#define MVP_DEBUG_13__IDED_MVP_DATA_B_MASK 0x1fffffe
#define MVP_DEBUG_13__IDED_MVP_DATA_B__SHIFT 0x1
#define MVP_DEBUG_13__IDED_START_READ_B_MASK 0x2000000
#define MVP_DEBUG_13__IDED_START_READ_B__SHIFT 0x19
#define MVP_DEBUG_13__IDED_READ_FIFO_ENTRY_DE_B_MASK 0x4000000
#define MVP_DEBUG_13__IDED_READ_FIFO_ENTRY_DE_B__SHIFT 0x1a
#define MVP_DEBUG_13__IDED_WRITE_ADD_B_MASK 0x38000000
#define MVP_DEBUG_13__IDED_WRITE_ADD_B__SHIFT 0x1b
#define MVP_DEBUG_14__IDEE_READ_ADD_MASK 0x7
#define MVP_DEBUG_14__IDEE_READ_ADD__SHIFT 0x0
#define MVP_DEBUG_14__IDEE_WRITE_ADD_A_MASK 0x38
#define MVP_DEBUG_14__IDEE_WRITE_ADD_A__SHIFT 0x3
#define MVP_DEBUG_14__IDEE_WRITE_ADD_B_MASK 0x1c0
#define MVP_DEBUG_14__IDEE_WRITE_ADD_B__SHIFT 0x6
#define MVP_DEBUG_14__IDEE_START_READ_MASK 0x200
#define MVP_DEBUG_14__IDEE_START_READ__SHIFT 0x9
#define MVP_DEBUG_14__IDEE_START_READ_B_MASK 0x400
#define MVP_DEBUG_14__IDEE_START_READ_B__SHIFT 0xa
#define MVP_DEBUG_14__IDEE_START_INCR_WR_A_MASK 0x800
#define MVP_DEBUG_14__IDEE_START_INCR_WR_A__SHIFT 0xb
#define MVP_DEBUG_14__IDEE_START_INCR_WR_B_MASK 0x1000
#define MVP_DEBUG_14__IDEE_START_INCR_WR_B__SHIFT 0xc
#define MVP_DEBUG_14__IDEE_WRITE2FIFO_MASK 0x2000
#define MVP_DEBUG_14__IDEE_WRITE2FIFO__SHIFT 0xd
#define MVP_DEBUG_14__IDEE_READ_FIFO_ENTRY_DE_MASK 0x4000
#define MVP_DEBUG_14__IDEE_READ_FIFO_ENTRY_DE__SHIFT 0xe
#define MVP_DEBUG_14__IDEE_READ_FIFO_ENTRY_DE_B_MASK 0x8000
#define MVP_DEBUG_14__IDEE_READ_FIFO_ENTRY_DE_B__SHIFT 0xf
#define MVP_DEBUG_14__IDEE_READ_FIFO_DE_MASK 0x10000
#define MVP_DEBUG_14__IDEE_READ_FIFO_DE__SHIFT 0x10
#define MVP_DEBUG_14__IDEE_READ_FIFO_DE_B_MASK 0x20000
#define MVP_DEBUG_14__IDEE_READ_FIFO_DE_B__SHIFT 0x11
#define MVP_DEBUG_14__IDEE_READ_FIFO_ENABLE_MASK 0x40000
#define MVP_DEBUG_14__IDEE_READ_FIFO_ENABLE__SHIFT 0x12
#define MVP_DEBUG_14__IDEE_CRTC1_CNTL_CAPTURE_START_A_MASK 0x80000
#define MVP_DEBUG_14__IDEE_CRTC1_CNTL_CAPTURE_START_A__SHIFT 0x13
#define MVP_DEBUG_14__IDEE_CRC_PHASE_MASK 0x100000
#define MVP_DEBUG_14__IDEE_CRC_PHASE__SHIFT 0x14
#define MVP_DEBUG_15__IDEF_MVP_ASYNC_FIFO_WEN_MASK 0x1
#define MVP_DEBUG_15__IDEF_MVP_ASYNC_FIFO_WEN__SHIFT 0x0
#define MVP_DEBUG_15__IDEF_MVP_ASYNC_FIFO_WDATA_MASK 0xfffffff0
#define MVP_DEBUG_15__IDEF_MVP_ASYNC_FIFO_WDATA__SHIFT 0x4
#define MVP_DEBUG_16__IDCC_MVP_ASYNC_FIFO_READ_MASK 0x1
#define MVP_DEBUG_16__IDCC_MVP_ASYNC_FIFO_READ__SHIFT 0x0
#define MVP_DEBUG_16__IDCC_MVP_ASYNC_FIFO_EXCEED_STOP_LEVEL_MASK 0x2
#define MVP_DEBUG_16__IDCC_MVP_ASYNC_FIFO_EXCEED_STOP_LEVEL__SHIFT 0x1
#define MVP_DEBUG_16__IDCC_MVP_ASYNC_FIFO_EXCEED_PAUSE_LEVEL_MASK 0x4
#define MVP_DEBUG_16__IDCC_MVP_ASYNC_FIFO_EXCEED_PAUSE_LEVEL__SHIFT 0x2
#define MVP_DEBUG_16__IDCC_FLOW_CONTROL_OUT_MASK 0x8
#define MVP_DEBUG_16__IDCC_FLOW_CONTROL_OUT__SHIFT 0x3
#define MVP_DEBUG_16__IDCC_MVP_ASYNC_FIFO_NUM_ENTRIES_MASK 0xff0
#define MVP_DEBUG_16__IDCC_MVP_ASYNC_FIFO_NUM_ENTRIES__SHIFT 0x4
#define MVP_DEBUG_16__IDCC_MVP_ASYNC_FIFO_OVERFLOW_MASK 0x1000
#define MVP_DEBUG_16__IDCC_MVP_ASYNC_FIFO_OVERFLOW__SHIFT 0xc
#define MVP_DEBUG_16__IDCC_MVP_ASYNC_FIFO_UNDERFLOW_MASK 0x2000
#define MVP_DEBUG_16__IDCC_MVP_ASYNC_FIFO_UNDERFLOW__SHIFT 0xd
#define MVP_DEBUG_16__IDCC_MVP_ASYNC_READ_ADDR_MASK 0xff0000
#define MVP_DEBUG_16__IDCC_MVP_ASYNC_READ_ADDR__SHIFT 0x10
#define MVP_DEBUG_16__IDCC_MVP_ASYNC_WRITE_ADDR_MASK 0xff000000
#define MVP_DEBUG_16__IDCC_MVP_ASYNC_WRITE_ADDR__SHIFT 0x18
#define MVP_DEBUG_17__IDCD_MVP_ASYNC_FIFO_READ_MASK 0x1
#define MVP_DEBUG_17__IDCD_MVP_ASYNC_FIFO_READ__SHIFT 0x0
#define MVP_DEBUG_17__IDCD_MVP_ASYNC_FIFO_PHASE_MASK 0x2
#define MVP_DEBUG_17__IDCD_MVP_ASYNC_FIFO_PHASE__SHIFT 0x1
#define MVP_DEBUG_17__IDCD_MVP_ASYNC_FIFO_READ_DATA_MASK 0xfffffffc
#define MVP_DEBUG_17__IDCD_MVP_ASYNC_FIFO_READ_DATA__SHIFT 0x2
#define SCL_COEF_RAM_SELECT__SCL_C_RAM_TAP_PAIR_IDX_MASK 0xf
#define SCL_COEF_RAM_SELECT__SCL_C_RAM_TAP_PAIR_IDX__SHIFT 0x0
#define SCL_COEF_RAM_SELECT__SCL_C_RAM_PHASE_MASK 0xf00
#define SCL_COEF_RAM_SELECT__SCL_C_RAM_PHASE__SHIFT 0x8
#define SCL_COEF_RAM_SELECT__SCL_C_RAM_FILTER_TYPE_MASK 0x70000
#define SCL_COEF_RAM_SELECT__SCL_C_RAM_FILTER_TYPE__SHIFT 0x10
#define SCL_COEF_RAM_TAP_DATA__SCL_C_RAM_EVEN_TAP_COEF_MASK 0x3fff
#define SCL_COEF_RAM_TAP_DATA__SCL_C_RAM_EVEN_TAP_COEF__SHIFT 0x0
#define SCL_COEF_RAM_TAP_DATA__SCL_C_RAM_EVEN_TAP_COEF_EN_MASK 0x8000
#define SCL_COEF_RAM_TAP_DATA__SCL_C_RAM_EVEN_TAP_COEF_EN__SHIFT 0xf
#define SCL_COEF_RAM_TAP_DATA__SCL_C_RAM_ODD_TAP_COEF_MASK 0x3fff0000
#define SCL_COEF_RAM_TAP_DATA__SCL_C_RAM_ODD_TAP_COEF__SHIFT 0x10
#define SCL_COEF_RAM_TAP_DATA__SCL_C_RAM_ODD_TAP_COEF_EN_MASK 0x80000000
#define SCL_COEF_RAM_TAP_DATA__SCL_C_RAM_ODD_TAP_COEF_EN__SHIFT 0x1f
#define SCL_MODE__SCL_MODE_MASK 0x3
#define SCL_MODE__SCL_MODE__SHIFT 0x0
#define SCL_TAP_CONTROL__SCL_V_NUM_OF_TAPS_MASK 0x7
#define SCL_TAP_CONTROL__SCL_V_NUM_OF_TAPS__SHIFT 0x0
#define SCL_TAP_CONTROL__SCL_H_NUM_OF_TAPS_MASK 0xf00
#define SCL_TAP_CONTROL__SCL_H_NUM_OF_TAPS__SHIFT 0x8
#define SCL_CONTROL__SCL_BOUNDARY_MODE_MASK 0x1
#define SCL_CONTROL__SCL_BOUNDARY_MODE__SHIFT 0x0
#define SCL_BYPASS_CONTROL__SCL_BYPASS_MODE_MASK 0x3
#define SCL_BYPASS_CONTROL__SCL_BYPASS_MODE__SHIFT 0x0
#define SCL_MANUAL_REPLICATE_CONTROL__SCL_V_MANUAL_REPLICATE_FACTOR_MASK 0xf
#define SCL_MANUAL_REPLICATE_CONTROL__SCL_V_MANUAL_REPLICATE_FACTOR__SHIFT 0x0
#define SCL_MANUAL_REPLICATE_CONTROL__SCL_H_MANUAL_REPLICATE_FACTOR_MASK 0xf00
#define SCL_MANUAL_REPLICATE_CONTROL__SCL_H_MANUAL_REPLICATE_FACTOR__SHIFT 0x8
#define SCL_AUTOMATIC_MODE_CONTROL__SCL_V_CALC_AUTO_RATIO_EN_MASK 0x1
#define SCL_AUTOMATIC_MODE_CONTROL__SCL_V_CALC_AUTO_RATIO_EN__SHIFT 0x0
#define SCL_AUTOMATIC_MODE_CONTROL__SCL_H_CALC_AUTO_RATIO_EN_MASK 0x10000
#define SCL_AUTOMATIC_MODE_CONTROL__SCL_H_CALC_AUTO_RATIO_EN__SHIFT 0x10
#define SCL_HORZ_FILTER_CONTROL__SCL_H_FILTER_PICK_NEAREST_MASK 0x1
#define SCL_HORZ_FILTER_CONTROL__SCL_H_FILTER_PICK_NEAREST__SHIFT 0x0
#define SCL_HORZ_FILTER_CONTROL__SCL_H_2TAP_HARDCODE_COEF_EN_MASK 0x100
#define SCL_HORZ_FILTER_CONTROL__SCL_H_2TAP_HARDCODE_COEF_EN__SHIFT 0x8
#define SCL_HORZ_FILTER_SCALE_RATIO__SCL_H_SCALE_RATIO_MASK 0x3ffffff
#define SCL_HORZ_FILTER_SCALE_RATIO__SCL_H_SCALE_RATIO__SHIFT 0x0
#define SCL_HORZ_FILTER_INIT__SCL_H_INIT_FRAC_MASK 0xffffff
#define SCL_HORZ_FILTER_INIT__SCL_H_INIT_FRAC__SHIFT 0x0
#define SCL_HORZ_FILTER_INIT__SCL_H_INIT_INT_MASK 0xf000000
#define SCL_HORZ_FILTER_INIT__SCL_H_INIT_INT__SHIFT 0x18
#define SCL_VERT_FILTER_CONTROL__SCL_V_FILTER_PICK_NEAREST_MASK 0x1
#define SCL_VERT_FILTER_CONTROL__SCL_V_FILTER_PICK_NEAREST__SHIFT 0x0
#define SCL_VERT_FILTER_CONTROL__SCL_V_2TAP_HARDCODE_COEF_EN_MASK 0x100
#define SCL_VERT_FILTER_CONTROL__SCL_V_2TAP_HARDCODE_COEF_EN__SHIFT 0x8
#define SCL_VERT_FILTER_SCALE_RATIO__SCL_V_SCALE_RATIO_MASK 0x3ffffff
#define SCL_VERT_FILTER_SCALE_RATIO__SCL_V_SCALE_RATIO__SHIFT 0x0
#define SCL_VERT_FILTER_INIT__SCL_V_INIT_FRAC_MASK 0xffffff
#define SCL_VERT_FILTER_INIT__SCL_V_INIT_FRAC__SHIFT 0x0
#define SCL_VERT_FILTER_INIT__SCL_V_INIT_INT_MASK 0x7000000
#define SCL_VERT_FILTER_INIT__SCL_V_INIT_INT__SHIFT 0x18
#define SCL_VERT_FILTER_INIT_BOT__SCL_V_INIT_FRAC_BOT_MASK 0xffffff
#define SCL_VERT_FILTER_INIT_BOT__SCL_V_INIT_FRAC_BOT__SHIFT 0x0
#define SCL_VERT_FILTER_INIT_BOT__SCL_V_INIT_INT_BOT_MASK 0x7000000
#define SCL_VERT_FILTER_INIT_BOT__SCL_V_INIT_INT_BOT__SHIFT 0x18
#define SCL_ROUND_OFFSET__SCL_ROUND_OFFSET_RGB_Y_MASK 0xffff
#define SCL_ROUND_OFFSET__SCL_ROUND_OFFSET_RGB_Y__SHIFT 0x0
#define SCL_ROUND_OFFSET__SCL_ROUND_OFFSET_CBCR_MASK 0xffff0000
#define SCL_ROUND_OFFSET__SCL_ROUND_OFFSET_CBCR__SHIFT 0x10
#define SCL_UPDATE__SCL_UPDATE_PENDING_MASK 0x1
#define SCL_UPDATE__SCL_UPDATE_PENDING__SHIFT 0x0
#define SCL_UPDATE__SCL_UPDATE_TAKEN_MASK 0x100
#define SCL_UPDATE__SCL_UPDATE_TAKEN__SHIFT 0x8
#define SCL_UPDATE__SCL_UPDATE_LOCK_MASK 0x10000
#define SCL_UPDATE__SCL_UPDATE_LOCK__SHIFT 0x10
#define SCL_UPDATE__SCL_COEF_UPDATE_COMPLETE_MASK 0x1000000
#define SCL_UPDATE__SCL_COEF_UPDATE_COMPLETE__SHIFT 0x18
#define SCL_F_SHARP_CONTROL__SCL_HF_SHARP_SCALE_FACTOR_MASK 0x7
#define SCL_F_SHARP_CONTROL__SCL_HF_SHARP_SCALE_FACTOR__SHIFT 0x0
#define SCL_F_SHARP_CONTROL__SCL_HF_SHARP_EN_MASK 0x10
#define SCL_F_SHARP_CONTROL__SCL_HF_SHARP_EN__SHIFT 0x4
#define SCL_F_SHARP_CONTROL__SCL_VF_SHARP_SCALE_FACTOR_MASK 0x700
#define SCL_F_SHARP_CONTROL__SCL_VF_SHARP_SCALE_FACTOR__SHIFT 0x8
#define SCL_F_SHARP_CONTROL__SCL_VF_SHARP_EN_MASK 0x1000
#define SCL_F_SHARP_CONTROL__SCL_VF_SHARP_EN__SHIFT 0xc
#define SCL_ALU_CONTROL__SCL_ALU_DISABLE_MASK 0x1
#define SCL_ALU_CONTROL__SCL_ALU_DISABLE__SHIFT 0x0
#define SCL_COEF_RAM_CONFLICT_STATUS__SCL_HOST_CONFLICT_FLAG_MASK 0x1
#define SCL_COEF_RAM_CONFLICT_STATUS__SCL_HOST_CONFLICT_FLAG__SHIFT 0x0
#define SCL_COEF_RAM_CONFLICT_STATUS__SCL_HOST_CONFLICT_c
#define MVP_TNIFT 0x8
#define SCL_UPDAOL3__MVP_DDR_STNfine MVP_K_NEAREST_MASK 0x1
#define SCL_HOE_MASK 0x1000000
#_STNfe SCL_UPDATE__SCL_8fLB_MEMORY_CTRL__L8SCL_8fLB_MEMORY_CTRL__L8SCL_8fLB_MEMORY_CTRL__L8SCL_8fLB_ORA_FACTOR_MASK 0x7
#8fICT_c
#define MVP2Yefine MVP_DEBUG_1RA_FACTOR_MSCL_UPDATE__SCL_UPDATE_PENO_READ__SHIFT 0x0RL__L8SCL_8fLB_e SCL_UPDATE__SCL_UPDATE_PENDING__SHIFT 0x0
#define SCL_UPDATE__SCL_UPDATE_TAKEN_MASK 0x100
#define SCL_UPDATE__SN_R_FACTOR_MASK 0x7008f_LB_MEMORY_SIZE_S82Y_DEBUG_DATA__SHIF8fffc
#define MVP_Dine SCL_UPDATE__SCL_UPDATE_LOCK_MASK 0x10000
#define SCL_UPDATE__SCL_UPDATE_LOCK__SHIFT 0x10
#define SCL_UPDATE__N8_UPDATE_LOCK__SHIFT 0x10
#define SCL_UPDATE__N8_UPDATE_LOC2Y__VLINE_START_MAS5ne SCL_UPDATE__N8_UPDATE_LOC2Y__VLINE_START_MAS5ne SCL_UPDATE__N8_UPDATE_LOCT_CONFLICT_FLAG_MAine MVP_K_NEAREST_MASK 0x1
#define N82YRT_END__VLINE_END5T_FLAG4_CRTC2_MVP_GPEMATefine SCL_COEF_RAM8fNTROL__SCL_ALU_DI__SCLYdefine LB_VLINE_S82Y__IDEE_CRTC1_CNTLeMVP_CRC_RESULT_RE1VP_RECEIVE_CNT_CNAD_FIFO_ENABLEASK 0x1
#define SC8fSHIFT 0x1
#definePS82Y__IDEE_CRTC1_CNTLeMVP_CRCR2YLB_ORA_FACTOR_MAS*6T 0xG0_ASK 0x100
#define SCL_UPDATE__SN_R_FACTOR_MASK 0x7008f_LB_IDEefine SCL_UPDATE__SN_R_FAG__MVP_DIUne N82YRT_END__VL_MVP_SWAP_LOCK_STATUS_MASK 0x100000
#de*6_e SCL_TAP_CONTROL__SCL_2PDATE__SCL_UPDATE__COEF_RAM_COFT 0x0
#define SCL8ffff
#define LB_V_8SCL_H_SCALE_RATIO__SHIFT 0x0
#define SCL_HORZ_FILTER_INIT__SCL_H_INIT_FRAC_MASK 0xCONUG_DATA__SHIF8fffc8fPSHOT_V_COUNTER__82YD_TAP_COEF_EN__SH_H_SCALE_RATIO__SHIFT 0x0
#de8fffc8fPSHOT_V_COUNTER_RDI__SCLYdefine LB_VLINE_S82Y__IDEE_CRTC*82YE_LOCK__SHIFT 0x1*8NTROL__SCL_2PDATE__SCL_UPDATE__COEF_RAM_COFT 0x0
#definF LB_VL__COEF_RAM_COFT 0OFT 0x0
#d000
#define MVCNTLeMVP_CRC_RESULT_RE17PSHEF_RANTLeMVP_CRC_RESULT_RE1VP_RECE
#define SCL_HORZ_FILTER_SCALE_RATIO__SCL_H_SCALE_define LB_NO_OUTSTANDING_REQ_TROL__SCL_VF_SHARP_SCALE_FACTOR_MASK 0x700
#defiTROL__SCL_VF_SHACC_MVP_ASYNC_READ_AASK 0x700
#defiTROL__TUS_MASK 0x100008NC_READ_AASK 0x700
#defiTROL__TU1
#define MVP_DEBUGefiTROL__SdefiTROL__SP_DIS_READ_POINTER_RESETefiTROL__SdefiTROL__SSCL_COEF_RAM_TAP_DATA__SMVP_DEBUG__MVP_EN_A__SMVP_DEBUG__MVP_ES_FIX_AFR_AUTO_VSYTA__SMVP_DEBUG__MVP_EN_A__SMVP_DEBUG__MVP_ESCL_COEF_RAM_TAP_DATA__SMVP_DEBUG__MVP_EN_A__SMVP_DEBUG_UG__MVP_EN_FIX_AFR_MANUAL_SWTA__SMVP_DEBUG__MVP_EN_A__SMVP_DEBUG_UG__MVP_E 0x1000
#define SCL_F_S MVP_DEBUG__MVP_DEF_S MVP_DEBUG__MVP_P_DIS_READ_POINTER_RESETefiT MVP_DEBUG__MVP_DEF_S MVP_DEBUG__MVP_SCL_COEF_RAM_TAP_DAGENMO_WOUNGENMO_MONOFO_OVESSVP_DEBUG_14AM_TAP_DAGENMO_WOUNGENMO_MONOFO_OVESSVP_SCL_COEF_RAM_TAP_DAGENMO_WOUNVGAPHASE_HIFT 0x1f
#define MGENMO_WOUNVGAPHASE_HICC_MVP_ASYNC_READ_AGENMO_WOUNVGAPCK_RESET_MASKcNC_READ_AGENMO_WOUNVGAPCK_RESC_WRITE_ADDR_MASK 0GENMO_WOUN_RAM_MASKMD_PG_RESET_MASK2RAM_TAP_DAGENMO_WOUN_RAM_MASKMD_PG_RESC_WRITE_A5NC_READ_AGENMO_WOUNVGAPP_LOCKP1__MVP_MIX4RAM_TAP_DAGENMO_WOUNVGAPP_LOCKP1__ MVP_DEBUG_13__IDEDGENMO_WOUNVGAPV_LOCKP1__MVP_MIX8RAM_TAP_DAGENMO_WOUNVGAPV_LOCKP1__ MVP_DEBU7AM_TAP_DAGENMO_RDUNGENMO_MONOFO_OVESSVP_DEBUG_14AM_TAP_DAGENMO_RDUNGENMO_MONOFO_OVESSVP_SCL_COEF_RAM_TAP_DAGENMO_RDUNVGAPHASE_HIFT 0x1f
#define MGENMO_RDUNVGAPHASE_HICC_MVP_ASYNC_READ_AGENMO_RDUNVGAPCK_RESET_MASKcNC_READ_AGENMO_RDUNVGAPCK_RESC_WRITE_ADDR_MASK 0GENMO_RDUN_RAM_MASKMD_PG_RESET_MASK2RAM_TAP_DAGENMO_RDUN_RAM_MASKMD_PG_RESC_WRITE_A5NC_READ_AGENMO_RDUNVGAPP_LOCKP1__MVP_MIX4RAM_TAP_DAGENMO_RDUNVGAPP_LOCKP1__ MVP_DEBUG_13__IDEDGENMO_RDUNVGAPV_LOCKP1__MVP_MIX8RAM_TAP_DAGENMO_RDUNVGAPV_LOCKP1__ MVP_DEBU7AM_TAP_DAGENENP_SBLK_#deBASYNC_FIFO_RfAM_TAP_DAGENENP_SBLK_#deBASYNSCL_COEF_RAM_TAP_DAGENFC_WOUNV_LOCK_RESED_PAUSE_8AM_TAP_DAGENFC_WOUNV_LOCK_RESED1
#define MVP_DEBUGGENFC_RDUNV_LOCK_RESRD_PAUSE_8AM_TAP_DAGENFC_RDUNV_LOCK_RESRD1
#define MVP_DEBUGGENS0D1
ENSEVP_CONTROe SC8fSHIFT 0x1
#GENS0D1
ENSEVP_CONTRORA_FACTOR_MAS*6T 0GENS0D1Cine MTR_MVP_MIX8RAM_TAP_DAGENS0D1Cine MTR_ MVP_DEBU7AM_TAP_DAGENSR_FNOFDISPSHIFT 0x3
#1AM_TAP_DAGENSR_FNOFDISPSHIFSCL_COEF_RAM_TAP_DAGENSR_FVGAPV_ERFLOW__SHIFT AM_TAP_DAGENSR_FVGAPV_ERFLOW1
#define MVP_DEBUGGENSR_FP_FLOWD_MASKdefine SC8f3RAM_TAP_DAGENSR_FP_FLOWD_MASKdefiORA_FACTOR_MAS*6T 0DAC__MVP_SDAC__MVP_PSHOT_V_C_MAS*6T 0DAC__MVP_SDAC__MVP_SCL_COEF_RAM_TAP_DADR_CONTR_SDAC_x0
#definF LffAM_TAP_DADR_CONTR_SDAC_x0
#dSCL_COEF_RAM_TAP_DADR_CR__MVP_ENDR_CR__MVP_EefinF LffAM_TAP_DADR_CR__MVP_ENDR_CR__MVP_ESCL_COEF_RAM_TAP_DADR_CW__MVP_ENDR_CW__MVP_EefinF LffAM_TAP_DADR_CW__MVP_ENDR_CW__MVP_ESCL_COEF_RAM_TAP_DATEQ8_ASYNC__SC_ASYNC_WRIT7AM_TAP_DATEQ8_ASYNC__SC_ASYSCL_COEF_RAM_TAP_DATEQ8__MVP_SC_SC_MVP_P_DIS_REAAM_TAP_DATEQ8__MVP_SC_SC_MVP_SCL_COEF_RAM_TAP_DATEQ00_SC_SCRST0P_DEBUG_14AM_TAP_DATEQ00_SC_SCRST0P_SCL_COEF_RAM_TAP_DATEQ00_SC_SCRST1BIFT 0x1f
#define MTEQ00_SC_SCRST1BICC_MVP_ASYNC_READ_AAEQ01_SC_SC_OT8_DEBUG_14AM_TAP_DATEQ01_SC_SC_OT8_SCL_COEF_RAM_TAP_DATEQ01_SC_SCCL_COTUS_MASK 4AM_TAP_DATEQ01_SC_SCCL_COTUC_WRITE_ADDR_MASK 0xEQ01_SC_SCPCLKBY2W__SHIFT AM_TAP_DAxEQ01_SC_SCPCLKBY2W1
#define MVP_DEBUGeEQ01_SC_SCCL_CO4ine SC8fSHIFT 0x1
#dEQ01_SC_SCCL_CO4iORA_FACTOR_MAS*6T 0xEQ01_SC_SCMAXBWSET_MASK2RAM_TAP_DAxEQ01_SC_SCMAXBWSC_WRITE_A5NC_READ_AxEQ02_SC_SCMAP0ODE_MASK 0x3
#define SEQ02_SC_SCMAP0ODE_SCL_COEF_RAM_TAP_DATEQ02_SC_SCMAP1E_HIFT 0x1f
#define MTEQ02_SC_SCMAP1E_HICC_MVP_ASYNC_READ_AAEQ02_SC_SCMAP2E_HIFT 0x1f4NC_READ_AAEQ02_SC_SCMAP2E_HIC_WRITE_ADDR_MASK 0xEQ02_SC_SCMAP3AP_DATA__SCLDR_MASK 0xEQ02_SC_SCMAP3AP_D1
#define MVP_DEBUGeEQ03_SC_SCF#defB1_MASK 0x3
#define SEQ03_SC_SCF#defB1_SCL_COEF_RAM_TAP_DATEQ03_SC_SCF#defB2IFT 0x1f
#define MTEQ03_SC_SCF#defB2ICC_MVP_ASYNC_READ_AAEQ03_SC_SCF#defA1IFT 0x1f4NC_READ_AAEQ03_SC_SCF#defA1IC_WRITE_ADDR_MASK 0xEQ03_SC_SCF#defA2W__SHIFT AM_TAP_DAxEQ03_SC_SCF#defA2W1
#define MVP_DEBUGeEQ03_SC_SCF#defB0ine SC8fSHIFT 0x1
#dEQ03_SC_SCF#defB0iORA_FACTOR_MAS*6T 0xEQ03_SC_SCF#defA0SET_MASK2RAM_TAP_DAxEQ03_SC_SCF#defA0SC_WRITE_A5NC_READ_AxEQ04_SC_SC256KIFT 0x1f
#define MTEQ04_SC_SC256KICC_MVP_ASYNC_READ_AAEQ04_SC_SC_RA_MASKMT 0x1f4NC_READ_AAEQ04_SC_SC_RA_MASKC_WRITE_ADDR_MASK 0xEQ04_SC_SCUG_WRI__SHIFT AM_TAP_DAxEQ04_SC_SCUG_WRI1
#define MVP_DEBUGY_DE8_ASYNCVY_DEC_ASYNC_WRIT_C_MAS*6T 0Y_DE8_ASYNCVY_DEC_ASYSCL_COEF_RAM_TAP_DAY_DE8__MVP_SVY_DEC_MVP_P_DIS_REAAM_TAP_DAY_DE8__MVP_SVY_DEC_MVP_SCL_COEF_RAM_TAP_DAY_D00_SH_TOTA0000
#define MVP_CONY_D00_SH_TOTA00SCL_COEF_RAM_TAP_DAY_D01_SH_DISPB_TES00
#define MVP_CONY_D01_SH_DISPB_TESSCL_COEF_RAM_TAP_DAY_D02_SH_ASK 0x1
#RTS00
#define MVP_CONY_D02_SH_ASK 0x1
#RTSSCL_COEF_RAM_TAP_DAY_D03_SH_ASK 0x_TES00
#def1fAM_TAP_DAY_D03_SH_ASK 0x_TESSCL_COEF_RAM_TAP_DAY_D03_SH_DEVPKEWSET_MASK6RAM_TAP_DAY_D03_SH_DEVPKEWSC_WRITE_A5NC_READ_AY_D03_SCR10CR11CR_FIX_WR_A_MASK 0NC_READ_AY_D03_SCR10CR11CR_FIX_WR MVP_DEBU7AM_TAP_DAY_D04_SH__LOCK_
#RTS00
#define MVP_CONY_D04_SH__LOCK_
#RTSSCL_COEF_RAM_TAP_DAY_D05_SH__LOCK_TES00
#def1fAM_TAP_DAY_D05_SH__LOCK_TESSCL_COEF_RAM_TAP_DAY_D05_SH__LOCKPKEWSET_MASK6RAM_TAP_DAY_D05_SH__LOCKPKEWSC_WRITE_A5NC_READ_AY_D05_SH_ASK 0x_TESB5R_A_MASK 0NC_READ_AY_D05_SH_ASK 0x_TESB5R MVP_DEBU7AM_TAP_DAY_D06_SV_TOTA0000
#define MVP_CONY_D06_SV_TOTA00SCL_COEF_RAM_TAP_DAY_D07_SV_TOTA00B8_DEBUG_14AM_TAP_DAY_D07_SV_TOTA00B8_SCL_COEF_RAM_TAP_DAY_D07_SV_DISPB_TESB8_DEBUG_12AM_TAP_DAY_D07_SV_DISPB_TESB8_CC_MVP_ASYNC_READ_AY_D07_SV__LOCK_
#RTSB8_DEBUG_14NC_READ_AY_D07_SV__LOCK_
#RTSB8_C_WRITE_ADDR_MASK 0Y_D07_SV_ASK 0x1
#RTSB8_DEBUG_18DR_MASK 0Y_D07_SV_ASK 0x1
#RTSB8_1
#define MVP_DEBUGY_D07_SN_MASCMP0B8_DEBUG_14RAM_TAP_DAY_D07_SN_MASCMP0B8_ORA_FACTOR_MAS*6T 0Y_D07_SV_TOTA00B9SET_MASK2RAM_TAP_DAY_D07_SV_TOTA00B9SC_WRITE_A5NC_READ_AY_D07_SV_DISPB_TESB9SET_MASK4RAM_TAP_DAY_D07_SV_DISPB_TESB9SC_WRITE_A6NC_READ_AY_D07_SV__LOCK_
#RTSB9R_A_MASK 0NC_READ_AY_D07_SV__LOCK_
#RTSB9R MVP_DEBU7AM_TAP_DAY_D08_OROW__END__
#RTS00
#def1fAM_TAP_DAY_D08_OROW__END__
#RTSSCL_COEF_RAM_TAP_DAY_D08_OBYT_FIANSET_MASK6RAM_TAP_DAY_D08_OBYT_FIANSC_WRITE_A5NC_READ_AY_D09R MAXOROW__END_00
#def1fAM_TAP_DAY_D09R MAXOROW__END_SCL_COEF_RAM_TAP_DAY_D09_SV_ASK 0x1
#RTSB9SET_MASK2RAM_TAP_DAY_D09_SV_ASK 0x1
#RTSB9SC_WRITE_A5NC_READ_AY_D09R N_MASCMP0B9SET_MASK4RAM_TAP_DAY_D09R N_MASCMP0B9SC_WRITE_A6NC_READ_AY_D09SCDOUine defin_FILTER_INIT__8RAM_TAP_DAY_D09R DOUine defin_FILTER MVP_DEBU7AM_TAP_DAY_D0P_SCURSOR__
#RTS00
#def1fAM_TAP_DAY_D0P_SCURSOR__
#RTSSCL_COEF_RAM_TAP_DAY_D0P_SCURSOR_ARP_CONTROL__SC2RAM_TAP_DAY_D0P_SCURSOR_ARP_CONTC_WRITE_A5NC_READ_AY_D0B_SCURSOR__TES00
#def1fAM_TAP_DAY_D0B_SCURSOR__TESSCL_COEF_RAM_TAP_DAY_D0B_SCURSOR_PKEWSET_MASK6RAM_TAP_DAY_D0B_SCURSOR_PKEWSC_WRITE_A5NC_READ_AY_D0C__DISPB_
#RTS00
#define MVP_CONY_D0C__DISPB_
#RTSSCL_COEF_RAM_TAP_DAY_D0D__DISPB_
#RTS00
#define MVP_CONY_D0D__DISPB_
#RTSSCL_COEF_RAM_TAP_DAY_D0E_SCURSOR_LOC_HIS00
#define MVP_CONY_D0E_SCURSOR_LOC_HISSCL_COEF_RAM_TAP_DAY_D0F_SCURSOR_LOC_LOS00
#define MVP_CONY_D0F_SCURSOR_LOC_LOSSCL_COEF_RAM_TAP_DAY_D10_SV__LOCK_
#RTS00
#define MVP_CONY_D10_SV__LOCK_
#RTSSCL_COEF_RAM_TAP_DAY_D11_SV__LOCK_TES00
#defiAM_TAP_DAY_D11_SV__LOCK_TESSCL_COEF_RAM_TAP_DAY_D11_SV_ MTR_CLR_DEBUG_14RAM_TAP_DAY_D11_SV_ MTR_CLR_ORA_FACTOR_MAS*6T 0Y_D11_SV_ MTR_#define MVP__MAS*6T 0Y_D11_SV_ MTR_#deC_WRITE_A5NC_READ_AY_D11_SC_L5_REFRESH_CYCSET_MASK4RAM_TAP_DAY_D11_SC_L5_REFRESH_CYCSC_WRITE_A6NC_READ_AY_D11_SC0T7_DEBONLIFT 0x3
#define MVP_Y_D11_SC0T7_DEBONLIF MVP_DEBU7AM_TAP_DAY_DDATAV_DISPB_TES00
#define MVP_CONY_DDATAV_DISPB_TESSCL_COEF_RAM_TAP_DAY_D13__DISPBPCONTROe SC8fine MVP_CONY_DD3__DISPBPCONTRSCL_COEF_RAM_TAP_DAY_D14_SUNDRLRITE_S00
#def1fAM_TAP_DAY_D14_SUNDRLRITE_SSCL_COEF_RAM_TAP_DAY_D14_SO_OVEVP_SBY4efine MVP__MAS*6T 0Y_D14_SO_OVEVP_SBY4eC_WRITE_A5NC_READ_AY_D14R DOUine WORDSET_MASK4RAM_TAP_DAY_D14R DOUine WORDSC_WRITE_A6NC_READ_AY_D15_SV_ASK 0x1
#RTSOe SC8fine MVP_CONY_DD5_SV_ASK 0x1
#RTSSCL_COEF_RAM_TAP_DAY_D16_SV_ASK 0x_TES00
#define MVP_CONY_DD6_SV_ASK 0x_TESSCL_COEF_RAM_TAP_DAY_D17_SRA0SAS_A13P_DEBUG_14AM_TAP_DAY_D17_SRA0SAS_A13P_SCL_COEF_RAM_TAP_DAY_D17_SRA1SAS_A14BIFT 0x1f
#define MY_D17_SRA1SAS_A14BICC_MVP_ASYNC_READ_AY_D17_SVCOUP_SBYTUS_MASK 4AM_TAP_DAY_D17_SVCOUP_SBYTUC_WRITE_ADDR_MASK 0Y_D17_SO_OVEVP_SBY2W__SHIFT AM_TAP_DAY_D17_SO_OVEVP_SBY2W1
#define MVP_DEBUGY_D17_SWRCLK_15TOA0SET_MASK2RAM_TAP_DAY_D17_SWRCLK_15TOA0SC_WRITE_A5NC_READ_AY_D17_OBYT_FVP_EN__SHIFT 0NC_READ_AY_D17_OBYT_FVP_ENC_WRITE_A6NC_READ_AY_D17D1CinC__LOCK_TFT 0x3
#define MVP_Y_D17D1CinC__LOCK_TF MVP_DEBU7AM_TAP_DAY_DD8R N_MASCMP000
#define MVP_CONY_DD8R N_MASCMP0SCL_COEF_RAM_TAP_DAY_D1ENCGRPH_DEC_RD1IFT 0x1f
#define MY_D1ENCGRPH_DEC_RD1ICC_MVP_ASYNC_READ_AY_D1FNCGRPH_DEC_RD0000
#define MVP_CONY_DDFNCGRPH_DEC_RD00SCL_COEF_RAM_TAP_DAY_D22NCGRPH_LAONTR_MVP_P_DIS_REAAM_TAP_DAY_D22NCGRPH_LAONTR_MVP_SCL_COEF_RAM_TAP_DAGRPH8_ASYNCGRPH__ASYNC_WRITE_ADDR__SHGRPH8_ASYNCGRPH__ASYSCL_COEF_RAM_TAP_DAGRPH8__MVP_SGRPH_DMVP_P_DIS_REAAM_TAP_DAGRPH8__MVP_SGRPH_DMVP_SCL_COEF_RAM_TAP_DAGRA00_SGRPH__MASKNC_F0_DEBUG_14AM_TAP_DAGRA00_SGRPH__MASKNC_F0_SCL_COEF_RAM_TAP_DAGRA00_SGRPH__MASKNC_F1IFT 0x1f
#define MGRA00_SGRPH__MASKNC_F1ICC_MVP_ASYNC_READ_AGRA00_SGRPH__MASKNC_FTUS_MASK 4AM_TAP_DAGRA00_SGRPH__MASKNC_FTUC_WRITE_ADDR_MASK 0GRA00_SGRPH__MASKNC_F3W__SHIFT AM_TAP_DAGRA00_SGRPH__MASKNC_F3W1
#define MVP_DEBUGGRA01_SGRPH__MASKNC_FE__S0_DEBUG_14AM_TAP_DAGRA01_SGRPH__MASKNC_FE__S0_SCL_COEF_RAM_TAP_DAGRA01_SGRPH__MASKNC_FE__S1IFT 0x1f
#define MGRA01_SGRPH__MASKNC_FE__S1ICC_MVP_ASYNC_READ_AGRA01_SGRPH__MASKNC_FE__STUS_MASK 4AM_TAP_DAGRA01_SGRPH__MASKNC_FE__STUC_WRITE_ADDR_MASK 0GRA01_SGRPH__MASKNC_FE__S3W__SHIFT AM_TAP_DAGRA01_SGRPH__MASKNC_FE__S3W1
#define MVP_DEBUGGRA02NCGRPH_CSCL_YNC_WRITE_ADDR__SHGRA02NCGRPH_CSCL_YSCL_COEF_RAM_TAP_DAGRA03NCGRPH_ROTAOFFSET__SC7AM_TAP_DAGRA03NCGRPH_ROTAOFFSCL_COEF_RAM_TAP_DAGRA03NCGRPH_FNT_RESET_MASK18AM_TAP_DAGRA03NCGRPH_FNT_RES1
#define MVP_DEBUGGRA04NCGRPH_RMTROL_OUT_F MVP_DEBUGGRA04NCGRPH_RMTROSCL_COEF_RAM_TAP_DAGRA05NCGRPH_UG__MVN__SHIFT 0x1f
#define GRA05NCGRPH_UG__MVN__SHSCL_COEF_RAM_TAP_DAGRA05NCGRPH_D_MA1W__SHIFT AM_TAP_DAGRA05NCGRPH_D_MA1W1
#define MVP_DEBUGGRA05NCCGAC_RA_MASKMT 0x1f1RAM_TAP_DAGRA05NCCGAC_RA_MASKORA_FACTOR_MAS*6T 0GRA05NCGRPH_Oefine MVP_2RAM_TAP_DAGRA05NCGRPH_O2
#define MV5AM_TAP_DAGRA05NCGRPH_Pdefine SC8f4RAM_TAP_DAGRA05NCGRPH_PdefiORA_FACTO6AM_TAP_DAGRA06NCGRPH_GRAPHIC
#define MVP_CRC_REGRA06NCGRPH_GRAPHIC
#SCL_COEF_RAM_TAP_DAGRA06NCGRPH__RA_MASKMT 0x1f2AM_TAP_DAGRA06NCGRPH__RA_MASKCC_MVP_ASYNC_READ_AGRA06NCGRPH_ADR_RESET_MASKcNC_READ_AGRA06NCGRPH_ADR_RESC_WRITE_ADDR_MASK 0GRA07NCGRPH_XCARE0_DEBUG_14AM_TAP_DAGRA07NCGRPH_XCARE0_SCL_COEF_RAM_TAP_DAGRA07NCGRPH_XCARE1IFT 0x1f
#define MGRA07NCGRPH_XCARE1ICC_MVP_ASYNC_READ_AGRA07NCGRPH_XCARETUS_MASK 4AM_TAP_DAGRA07NCGRPH_XCARETUC_WRITE_ADDR_MASK 0GRA07NCGRPH_XCARE3W__SHIFT AM_TAP_DAGRA07NCGRPH_XCARE3W1
#define MVP_DEBUGGRA08NCGRPH_BM
#definF LffAM_TAP_DAGRA08NCGRPH_BM
#dSCL_COEF_RAM_TAP_DAATTRSYSATTR__ASYNC_WRIT1fAM_TAP_DAATTRSYSATTR__ASYSCL_COEF_RAM_TAP_DAATTRSYSATTR_PefinW_ENP_ne MVP_2RAM_TAP_DAATTRSYSATTR_PefinW_ENP_define MV5AM_TAP_DAATTRDWYSATTR_DMVP_P_DIS_REAAM_TAP_DAATTRDWYSATTR_DMVP_SCL_COEF_RAM_TAP_DAATTROVERATTR_DMVP_P_DIS_REAAM_TAP_DAATTRDRYSATTR_DMVP_SCL_COEF_RAM_TAP_DAATTR00_SATTR_PefiNC_WRIT_C_MAS*6T 0ATTR00_SATTR_PefiSCL_COEF_RAM_TAP_DAATTR01_SATTR_PefiNC_WRIT_C_MAS*6T 0ATTR01_SATTR_PefiSCL_COEF_RAM_TAP_DAATTR02_SATTR_PefiNC_WRIT_C_MAS*6T 0ATTR02_SATTR_PefiSCL_COEF_RAM_TAP_DAATTR03_SATTR_PefiNC_WRIT_C_MAS*6T 0ATTR03_SATTR_PefiSCL_COEF_RAM_TAP_DAATTR04_SATTR_PefiNC_WRIT_C_MAS*6T 0ATTR04_SATTR_PefiSCL_COEF_RAM_TAP_DAATTR05_SATTR_PefiNC_WRIT_C_MAS*6T 0ATTR05_SATTR_PefiSCL_COEF_RAM_TAP_DAATTR06_SATTR_PefiNC_WRIT_C_MAS*6T 0ATTR06_SATTR_PefiSCL_COEF_RAM_TAP_DAATTR07_SATTR_PefiNC_WRIT_C_MAS*6T 0ATTR07_SATTR_PefiSCL_COEF_RAM_TAP_DAATTR08_SATTR_PefiNC_WRIT_C_MAS*6T 0ATTR08_SATTR_PefiSCL_COEF_RAM_TAP_DAATTR09_SATTR_PefiNC_WRIT_C_MAS*6T 0ATTR09_SATTR_PefiSCL_COEF_RAM_TAP_DAATTR0A_SATTR_PefiNC_WRIT_C_MAS*6T 0ATTR0A_SATTR_PefiSCL_COEF_RAM_TAP_DAATTR0B_SATTR_PefiNC_WRIT_C_MAS*6T 0ATTR0B_SATTR_PefiSCL_COEF_RAM_TAP_DAATTR0C_SATTR_PefiNC_WRIT_C_MAS*6T 0ATTR0C_SATTR_PefiSCL_COEF_RAM_TAP_DAATTR0D_SATTR_PefiNC_WRIT_C_MAS*6T 0ATTR0D_SATTR_PefiSCL_COEF_RAM_TAP_DAATTR0E_SATTR_PefiNC_WRIT_C_MAS*6T 0ATTR0E_SATTR_PefiSCL_COEF_RAM_TAP_DAATTR0F_SATTR_PefiNC_WRIT_C_MAS*6T 0ATTR0F_SATTR_PefiSCL_COEF_RAM_TAP_DAATTR10_SATTR_GRPH_1VP_RECE
#define SCL_HATTR10_SATTR_GRPH_1VP_RSCL_COEF_RAM_TAP_DAATTR10_SATTR_MONOFASKMT 0x1f2AM_TAP_DAATTR10_SATTR_MONOFASKCC_MVP_ASYNC_READ_AATTR10_SATTR_LGRPH_ASKMT 0x1f4NC_READ_AATTR10_SATTR_LGRPH_ASKC_WRITE_ADDR_MASK 0ATTR10_SATTR_BN_Me MVP_CONTROLDR_MASK 0ATTR10_SATTR_BN_Me MVP1
#define MVP_DEBUGATTR10_SATTR_PANTOPONLIFT 0x3
#2RAM_TAP_DAATTR10_SATTR_PANTOPONLIFdefine MV5AM_TAP_DAATTR10_SATTR_PCLKBY2W__SHIFT4RAM_TAP_DAATTR10_SATTR_PCLKBY2W1
#define6AM_TAP_DAATTR10_SATTR_C_RES_TFT 0x3
#define MVP_ATTR10_SATTR_C_RES_TF MVP_DEBU7AM_TAP_DAATTR11_SATTR_OVSC_P_DIS_REAAM_TAP_DAATTR11_SATTR_OVSC_SCL_COEF_RAM_TAP_DAATTR12_SATTR_MTRO_TFT 0x3
#fAM_TAP_DAATTR12_SATTR_MTRO_TFSCL_COEF_RAM_TAP_DAATTR12_SATTR_VS_MVP_MUX_DE3RAM_TAP_DAATTR12_SATTR_VS_MVPORA_FACTOR_MAS*6T 0ATTR13_SATTR_PIANSET_MASKf_MAS*6T 0ATTR13_SATTR_PIANSSCL_COEF_RAM_TAP_DAATTR14_SATTR_C_RE1IFT 0x1f3AM_TAP_DAATTR14_SATTR_C_RE1ISCL_COEF_RAM_TAP_DAATTR14_SATTR_C_RE2W__SHIFTcAM_TAP_DAATTR14_SATTR_C_RE2WC_WRITE_ADDR_MASK 0VGAPHE_CONFACTOR__SHVGAPBN_Me RAOFFSET__SC1fAM_TAP_DAVGAPHE_CONFACTOR__SHVGAPBN_Me RAOFFSCL_COEF_RAM_TAP_DAVGAPHE_CONFACTOR__SHVGAPBN_Me F_SHARP_SCALERAM_TAP_DAVGAPHE_CONFACTOR__SHVGAPBN_Me F_SHAdefine MV5AM_TAP_DAVGAPHE_CONFACTOR__SHVGAPCURSOR_BN_Me INSCL_VT 0x3
#define MVP_VGAPHE_CONFACTOR__SHVGAPCURSOR_BN_Me INSCL_V MVP_DEBU7AM_TAP_DAVGAPHE_CONFACTOR__SHVGAPEXTM_ENTRICOUP_SMASK 0x4000
#dFR_MANUAL_SWVGAPHE_CONFACTOR__SHVGAPEXTM_ENTRICOUP_SMASK 0x MVP_DEBU8MANUAL_SWVGAPHE_CONFACTOR__SHVGAPV_ERFLOWTUS__MVP_FIF3AD__SHIFT 0x0RGAPHE_CONFACTOR__SHVGAPV_ERFLOWTUS__CC_MVP_ASY_SHIFT 0x0RGAPHE_CONFACTOR__SHVGAPFFSET8DCALE_RATIOL_ROUND_OFFSET_CRGAPHE_CONFACTOR__SHVGAPFFSET8DCALCC_MVP_ASY8MANUAL_SWVGAPHE_CONFACTOR__SHVGAREG N_MACMP0SCL_ATIBILITY__RESET_MASK2RROUND_OFFSET_CRGAPHE_CONFACTOR__SHVGAREG N_MACMP0SCL_ATIBILITY__RESCC_MVP_ASY9_OFFSET_CRGAPTC*82YEEBUG_17_RGAPTC*82YEEBU0
#define 7_OFFSET_CRGAPTC*82YEEBUG_17_RGAPTC*82YEEBU0
#SCL_COEF_RAM_TAP_DAVGAPTC*82YEEBUG_17_RGAPTC*82YEEBU0P_ne MVP_70RAM_TAP_DAVGAPTC*82YEEBUG_17_RGAPTC*82YEEBU0P_ MVP_DEBU8MANUAL_SWVGAPSEQUENC_HSYNC_FLACTOR__SHD1_ASK 0xDISPSHIFWHENPSEQUENC_HSYNC_FLECE
#define SCL_HVGAPSEQUENC_HSYNC_FLACTOR__SHD1_ASK 0xDISPSHIFWHENPSEQUENC_HSYNC_FLSCL_COEF_RAM_TAP_DAVGAPTEQUENC_HSYNC_FLACTOR__SHD2_ASK 0xDISPSHIFWHENPSEQUENC_HSYNC_FLECE
#de2AM_TAP_DAVGAPTEQUENC_HSYNC_FLACTOR__SHD2_ASK 0xDISPSHIFWHENPSEQUENC_HSYNC_FLCC_MVP_ASYNC_READ_AVGAPTEQUENC_HSYNC_FLACTOR__SHD3_ASK 0xDISPSHIFWHENPSEQUENC_HSYNC_FLECE
#de4NC_READ_AVGAPTEQUENC_HSYNC_FLACTOR__SHD3_ASK 0xDISPSHIFWHENPSEQUENC_HSYNC_FLC_WRITE_ADDR_MASK 0VGAPTEQUENC_HSYNC_FLACTOR__SHD4_ASK 0xDISPSHIFWHENPSEQUENC_HSYNC_FLECE
#de8MANUAL_SWVGAPSEQUENC_HSYNC_FLACTOR__SHD4_ASK 0xDISPSHIFWHENPSEQUENC_HSYNC_FL1
#define MVP_DEBUGVGAPSEQUENC_HSYNC_FLACTOR__SHD5_ASK 0xDISPSHIFWHENPSEQUENC_HSYNC_FLECE
#defRAM_TAP_DAVGAPTEQUENC_HSYNC_FLACTOR__SHD5_ASK 0xDISPSHIFWHENPSEQUENC_HSYNC_FLORA_FACTOR_MAS*6T 0VGAPTEQUENC_HSYNC_FLACTOR__SHD6_ASK 0xDISPSHIFWHENPSEQUENC_HSYNC_FLECE
#de2RAM_TAP_DAVGAPTEQUENC_HSYNC_FLACTOR__SHD6_ASK 0xDISPSHIFWHENPSEQUENC_HSYNC_FLdefine MV5AM_TAP_DAVGAPSEQUENC_HSYNC_FLACTOR__SHD1_ARP_CONT_LOCS_fff0SHAWHENPSEQUENC_HSYNC_FLECE
#defRRAM_TAP_DAVGAPTEQUENC_HSYNC_FLACTOR__SHD1_ARP_CONT_LOCS_fff0SHAWHENPSEQUENC_HSYNC_FL MVP_DEBU8MANUAL_SWVGAPSEQUENC_HSYNC_FLACTOR__SHD2_ARP_CONT_LOCS_fff0SHAWHENPSEQUENC_HSYNC_FLECE
#de2RRAM_TAP_DAVGAPTEQUENC_HSYNC_FLACTOR__SHD2_ARP_CONT_LOCS_fff0SHAWHENPSEQUENC_HSYNC_FL MVP_DEBU9NC_READ_AVGAPTEQUENC_HSYNC_FLACTOR__SHD3_ARP_CONT_LOCS_fff0SHAWHENPSEQUENC_HSYNC_FLECE
#de4RRAM_TAP_DAVGAPTEQUENC_HSYNC_FLACTOR__SHD3_ARP_CONT_LOCS_fff0SHAWHENPSEQUENC_HSYNC_FL MVP_DEBUaMANUAL_SWVGAPSEQUENC_HSYNC_FLACTOR__SHD4_ARP_CONT_LOCS_fff0SHAWHENPSEQUENC_HSYNC_FLECE
#de8RRAM_TAP_DAVGAPTEQUENC_HSYNC_FLACTOR__SHD4_ARP_CONT_LOCS_fff0SHAWHENPSEQUENC_HSYNC_FL MVP_DEBUbAM_TAP_DAVGAPTEQUENC_HSYNC_FLACTOR__SHD5_ARP_CONT_LOCS_fff0SHAWHENPSEQUENC_HSYNC_FLECE
#defRRRAM_TAP_DAVGAPTEQUENC_HSYNC_FLACTOR__SHD5_ARP_CONT_LOCS_fff0SHAWHENPSEQUENC_HSYNC_FL MVP_DEBUcAM_TAP_DAVGAPTEQUENC_HSYNC_FLACTOR__SHD6_ARP_CONT_LOCS_fff0SHAWHENPSEQUENC_HSYNC_FLECE
#de2RRRAM_TAP_DAVGAPTEQUENC_HSYNC_FLACTOR__SHD6_ARP_CONT_LOCS_fff0SHAWHENPSEQUENC_HSYNC_FL MVP_DEBUdAM_TAP_DAVGAPTEQUENC_HSYNC_FLACTOR__SHVGAPF_SHAFACTOTRIGGERSMASK 0x4000
#dFR_RRAM_TAP_DAVGAPTEQUENC_HSYNC_FLACTOR__SHVGAPF_SHAFACTOTRIGGERSMASK 0xCC_MVP_ASY_SHIFT 0x0RGAPTEQUENC_HSYNC_FLACTOR__SHVGAPF_SHAFACTOTRIGGERSREGIS0xf00BUG_17ET_MASK2RROUSHIFT 0x0RGAPTEQUENC_HSYNC_FLACTOR__SHVGAPF_SHAFACTOTRIGGERSREGIS0xf00BUG_17CC_MVP_ASYYNC_READ_AVGAPTEQUENC_HSYNC_FLACTOR__SHVGAPF_SHAFACTOTRIGGERS_MVP_E0BUG_17ET_MASKfcRROUSHIFT 0x0RGAPTEQUENC_HSYNC_FLACTOR__SHVGAPF_SHAFACTOTRIGGERS_MVP_E0BUG_17CC_MVP_ASYDDR_MASK 0VGAP__SCL_V_MANUALVGAPATI N_MAARLECE
#define SCL_HVGAP__SCL_V_MANUALVGAPATI N_MAARLSCL_COEF_RAM_TAP_DAVGAP__SCL_V_MANUALVGAPLUT_PefETOFFdefine N__SHIFT 0x1fRAM_TAP_DAVGAP__SCL_V_MANUALVGAPLUT_PefETOFFdefine N__SHORA_FACTOR_MAS*6T 0VGAP__SCL_V_MANUALVGAP128K_APCL_xf
#PAG_INIT_FRAC_B0RAM_TAP_DAVGAP__SCL_V_MANUALVGAP128K_APCL_xf
#PAG_INI MVP_DEBU8MANUAL_SWVGAP__SCL_V_MANUALVGAPTe N8132L_VLUMNSxf
#define SCL_MANUAL_REPVGAP__SCL_V_MANUALVGAPTe N8132L_VLUMNSxf
#CC_MVP_ASY_SHIFT 0x0RGAPTURFACEBPCONTREBUG_17_RGAPTURFACEBPCONTREBUG_17FT 0x1f3AM_TAP_DARGAPTURFACEBPCONTREBUG_17_RGAPTURFACEBPCONTREBUG_17SCL_COEF_RAM_TAP_DAVGAPTURFACEBPCONTREBUG_17_RGAPTURFACEB_FILTEREBUG_17FT 0x1f3OUSHIFT 0x0RGAPTURFACEBPCONTREBUG_17_RGAPTURFACEB_FILTEREBUG_17 MVP_DEBU8MANUAL_SWVGAP_EMORYeBASYNO_OVESSV_VGAP_EMORYeBASYNO_OVESSVP_DIS_READ_POINTER_RESETVGAP_EMORYeBASYNO_OVESSV_VGAP_EMORYeBASYNO_OVESSVSCL_COEF_RAM_TAP_DAVGAP_EMORYeBASYNO_OVESSVHILTV_VGAP_EMORYeBASYNO_OVESSVHILTVP_DIS_REAAM_TAP_DAVGAP_EMORYeBASYNO_OVESSVHILTV_VGAP_EMORYeBASYNO_OVESSVHILTVSCL_COEF_RAM_TAP_DAVGAPDISPBUF1PTURFACEBO_OVERVGAPDISPBUF1PTURFACEBO_OVESET__SC1f_POINTER_RESETVGAPDISPBUF1PTURFACEBO_OVERVGAPDISPBUF1PTURFACEBO_OVESCL_COEF_RAM_TAP_DAVGAPDISPBUF2PTURFACEBO_OVERVGAPDISPBUF2PTURFACEBO_OVESET__SC1f_POINTER_RESETVGAPDISPBUF2PTURFACEBO_OVERVGAPDISPBUF2PTURFACEBO_OVESCL_COEF_RAM_TAP_DAVGAPHDPLACTOR__SHVGAPFEM#PAGYEEBUG_17DE_MASK 0x3
#define VGAPHDPLACTOR__SHVGAPFEM#PAGYEEBUG_17DE_SCL_COEF_RAM_TAP_DAVGAPHDPLACTOR__SHVGAPFEMORYeARP_CONTROL__SCLRAM_TAP_DAVGAPHDPLACTOR__SHVGAPFEMORYeARP_CONTORA_FACTOR_MAS*6T 0VGAPHDPLACTOR__SHVGAPRBBMPFFSETARP_CONTROL__SCLRRAM_TAP_DAVGAPHDPLACTOR__SHVGAPRBBMPFFSETARP_CONT MVP_DEBU8MANUAL_SWVGAPHDPLACTOR__SHVGAPSOFTSYNC_FLECE
#defRRRRAM_TAP_DAVGAPHDPLACTOR__SHVGAPSOFTSYNC_FLCC_MVP_ASY_SHIFT 0x0RGAPHDPLACTOR__SHVGAP MVP_YNC_FLACTOR__SE_RATIOL_ROUND_OFFSET_CRGAPHDPLACTOR__SHVGAP MVP_YNC_FLACTOR__SCC_MVP_ASY8MANUAL_SWVGAPCACHCL_V_MANUALVGAPUG__MVTHROUGHPCACHCLFIX_MASK 0x3
#define VGAPCACHCL_V_MANUALVGAPUG__MVTHROUGHPCACHCLFIX_SCL_COEF_RAM_TAP_DAVGAPCACHCL_V_MANUALVGAPD_MASCACHCLFIX_CONTROL__SCLRRAM_TAP_DAVGAPCACHCL_V_MANUALVGAPD_MASCACHCLFIX_CONT MVP_DEBU8MANUAL_SWVGAPCACHCL_V_MANUALVGAPD_MASBUFFERS_MVALIDAT0x4000
#dFR_RRAM_TAP_DAVGAPCACHCL_V_MANUALVGAPD_MASBUFFERS_MVALIDAT0xCC_MVP_ASY_SHIFT 0x0RGAPCACHCL_V_MANUALVGAPDCCIF_W256ONLIFT 0x3
#1ROUND_OFFSET_CRGAPCACHCL_V_MANUALVGAPDCCIF_W256ONLIFCC_MVP_ASY4_OFFSET_CRGAPCACHCL_V_MANUALVGAPDCCIF_WC_TIMEx4
#define 3L_HORZ_FILTER_CORGAPCACHCL_V_MANUALVGAPDCCIF_WC_TIMEx4
#CC_MVP_ASY8MANUAL_SWD1RGAPCCTOR__SHD1VGAP__SCLMASK 0x4000
#dFMANUAL_SWD1RGAPCCTOR__SHD1VGAP__SCLMASK 0xSCL_COEF_RAM_TAP_DAD1RGAPCCTOR__SHD1VGAPTIM_INIEBUG_17FT 0x1fLRRAM_TAP_DAD1RGAPCCTOR__SHD1VGAPTIM_INIEBUG_17 MVP_DEBU8MANUAL_SWD1RGAPCCTOR__SHD1VGAP_LOCKP1_ARITY__REG_17ET_MASK2RRMANUAL_SWD1RGAPCCTOR__SHD1VGAP_LOCKP1_ARITY__REG_17 MVP_DEBU9NC_READ_AD1RGAPCCTOR__SHD1VGAP2YRT_END__VLORxf
#define SCL_MANUAL_REPD1RGAPCCTOR__SHD1VGAP2YRT_END__VLORxf
#CC_MVP_ASY_SHIFT 0x0D1RGAPCCTOR__SHD1VGAPROTAOFFSET__SC3_HORZ_FILTER_COD1RGAPCCTOR__SHD1VGAPROTAOFFCC_MVP_ASY8MANUAL_SWD2RGAPCCTOR__SHD2VGAP__SCLMASK 0x4000
#dFMANUAL_SWD2RGAPCCTOR__SHD2VGAP__SCLMASK 0xSCL_COEF_RAM_TAP_DAD2RGAPCCTOR__SHD2VGAPTIM_INIEBUG_17FT 0x1fLRRAM_TAP_DAD2RGAPCCTOR__SHD2VGAPTIM_INIEBUG_17 MVP_DEBU8MANUAL_SWD2RGAPCCTOR__SHD2VGAP_LOCKP1_ARITY__REG_17ET_MASK2RRMANUAL_SWD2RGAPCCTOR__SHD2VGAP_LOCKP1_ARITY__REG_17 MVP_DEBU9NC_READ_AD2RGAPCCTOR__SHD2VGAP2YRT_END__VLORxf
#define SCL_MANUAL_REPD2RGAPCCTOR__SHD2VGAP2YRT_END__VLORxf
#CC_MVP_ASY_SHIFT 0x0D2RGAPCCTOR__SHD2VGAPROTAOFFSET__SC3_HORZ_FILTER_COD2RGAPCCTOR__SHD2VGAPROTAOFFCC_MVP_ASY8MANUAL_SWD3RGAPCCTOR__SHD3VGAP__SCLMASK 0x4000
#dFMANUAL_SWD3RGAPCCTOR__SHD3VGAP__SCLMASK 0xSCL_COEF_RAM_TAP_DAD3RGAPCCTOR__SHD3VGAPTIM_INIEBUG_17FT 0x1fLRRAM_TAP_DAD3RGAPCCTOR__SHD3VGAPTIM_INIEBUG_17 MVP_DEBU8MANUAL_SWD3RGAPCCTOR__SHD3VGAP_LOCKP1_ARITY__REG_17ET_MASK2RRMANUAL_SWD3RGAPCCTOR__SHD3VGAP_LOCKP1_ARITY__REG_17 MVP_DEBU9NC_READ_AD3RGAPCCTOR__SHD3VGAP2YRT_END__VLORxf
#define SCL_MANUAL_REPD3RGAPCCTOR__SHD3VGAP2YRT_END__VLORxf
#CC_MVP_ASY_SHIFT 0x0D3RGAPCCTOR__SHD3VGAPROTAOFFSET__SC3_HORZ_FILTER_COD3RGAPCCTOR__SHD3VGAPROTAOFFCC_MVP_ASY8MANUAL_SWD4RGAPCCTOR__SHD4VGAP__SCLMASK 0x4000
#dFMANUAL_SWD4RGAPCCTOR__SHD4VGAP__SCLMASK 0xSCL_COEF_RAM_TAP_DAD4RGAPCCTOR__SHD4VGAPTIM_INIEBUG_17FT 0x1fLRRAM_TAP_DAD4RGAPCCTOR__SHD4VGAPTIM_INIEBUG_17 MVP_DEBU8MANUAL_SWD4RGAPCCTOR__SHD4VGAP_LOCKP1_ARITY__REG_17ET_MASK2RRMANUAL_SWD4RGAPCCTOR__SHD4VGAP_LOCKP1_ARITY__REG_17 MVP_DEBU9NC_READ_AD4RGAPCCTOR__SHD4VGAP2YRT_END__VLORxf
#define SCL_MANUAL_REPD4RGAPCCTOR__SHD4VGAP2YRT_END__VLORxf
#CC_MVP_ASY_SHIFT 0x0D4RGAPCCTOR__SHD4VGAPROTAOFFSET__SC3_HORZ_FILTER_COD4RGAPCCTOR__SHD4VGAPROTAOFFCC_MVP_ASY8MANUAL_SWD5RGAPCCTOR__SHD5VGAP__SCLMASK 0x4000
#dFMANUAL_SWD5RGAPCCTOR__SHD5VGAP__SCLMASK 0xSCL_COEF_RAM_TAP_DAD5RGAPCCTOR__SHD5VGAPTIM_INIEBUG_17FT 0x1fLRRAM_TAP_DAD5RGAPCCTOR__SHD5VGAPTIM_INIEBUG_17 MVP_DEBU8MANUAL_SWD5RGAPCCTOR__SHD5VGAP_LOCKP1_ARITY__REG_17ET_MASK2RRMANUAL_SWD5RGAPCCTOR__SHD5VGAP_LOCKP1_ARITY__REG_17 MVP_DEBU9NC_READ_AD5RGAPCCTOR__SHD5VGAP2YRT_END__VLORxf
#define SCL_MANUAL_REPD5RGAPCCTOR__SHD5VGAP2YRT_END__VLORxf
#CC_MVP_ASY_SHIFT 0x0D5RGAPCCTOR__SHD5VGAPROTAOFFSET__SC3_HORZ_FILTER_COD5RGAPCCTOR__SHD5VGAPROTAOFFCC_MVP_ASY8MANUAL_SWD6RGAPCCTOR__SHD6VGAP__SCLMASK 0x4000
#dFMANUAL_SWD6RGAPCCTOR__SHD6VGAP__SCLMASK 0xSCL_COEF_RAM_TAP_DAD6RGAPCCTOR__SHD6VGAPTIM_INIEBUG_17FT 0x1fLRRAM_TAP_DAD6RGAPCCTOR__SHD6VGAPTIM_INIEBUG_17 MVP_DEBU8MANUAL_SWD6RGAPCCTOR__SHD6VGAP_LOCKP1_ARITY__REG_17ET_MASK2RRMANUAL_SWD6RGAPCCTOR__SHD6VGAP_LOCKP1_ARITY__REG_17 MVP_DEBU9NC_READ_AD6RGAPCCTOR__SHD6VGAP2YRT_END__VLORxf
#define SCL_MANUAL_REPD6RGAPCCTOR__SHD6VGAP2YRT_END__VLORxf
#CC_MVP_ASY_SHIFT 0x0D6RGAPCCTOR__SHD6VGAPROTAOFFSET__SC3_HORZ_FILTER_COD6RGAPCCTOR__SHD6VGAPROTAOFFCC_MVP_ASY8MANUAL_SWVGAPHWTROL__SSVGAPHWTROL__SP_DIS_READ_POINTER_RESETVGAPHWTROL__SSVGAPHWTROL__SSCL_COEF_RAM_TAP_DAVGAPTERFLOW1VGAP_EM_ACCESSVFLICT_FLAG_MASKAM_TAP_DAVGAPTERFLOW1VGAP_EM_ACCESSVFLICT_FSCL_COEF_RAM_TAP_DAVGAPTERFLOW1VGAPREG ACCESSVFLICT_FLAG_MAS2AM_TAP_DAVGAPTERFLOW1VGAPREG ACCESSVFLICT_FCC_MVP_ASYNC_READ_AVGAPTERFLOW1VGAPDISPSHIFP_CONTRFLICT_FLAG_MAS4NC_READ_AVGAPTERFLOW1VGAPDISPSHIFP_CONTRFLICT_FC_WRITE_ADDR_MASK 0VGAPTERFLOW1VGAP__SHAFACTOTRIGGERS_ERFLOW__SHIFT AM_TAP_DAVGAPTERFLOW1VGAP__SHAFACTOTRIGGERS_ERFLOW1
#define MVP_DEBUGVGAPINTERRUPFLACTOR__SHVGAPFEM_ACCESSV
#defineFLAG_MASKAM_TAP_DAVGAPINTERRUPFLACTOR__SHVGAPFEM_ACCESSV
#defineFSCL_COEF_RAM_TAP_DAVGAPINTERRUPFLACTOR__SHVGAPREG ACCESSV
#defineFLAG_MASK0RAM_TAP_DAVGAPINTERRUPFLACTOR__SHVGAPREG ACCESSV
#defineF MVP_DEBU8MANUAL_SWVGAPINTERRUPFLACTOR__SHVGAPDISPSHIFP_CONTR
#defineFLAG_MASK0R0RAM_TAP_DAVGAPINTERRUPFLACTOR__SHVGAPDISPSHIFP_CONTR
#defineFCC_MVP_ASY_SHIFT 0x0RGAPINTERRUPFLACTOR__SHVGAPF_SHAFACTOTRIGGERS_MdefineFLAG_MASK0R0R0RAM_TAP_DAVGAPINTERRUPFLACTOR__SHVGAPF_SHAFACTOTRIGGERS_MdefineFCC_MVP_ASY8MANUAL_SWVGAP_ERFLOWTLAARLSVGAPFEM_ACCESSV
#deTLAARLLAG_MASKAM_TAP_DAVGAPTERFLOWTLAARLSVGAPFEM_ACCESSV
#deTLAARLSCL_COEF_RAM_TAP_DAVGAPTERFLOWTLAARLSVGAPREG ACCESSV
#deTLAARLLAG_MASKOUSHIFT 0x0RGAPTERFLOWTLAARLSVGAPREG ACCESSV
#deTLAARL MVP_DEBU8MANUAL_SWVGAPSERFLOWTLAARLSVGAPDISPSHIFP_CONTR
#deTLAARLLAG_MASKOUOUSHIFT 0x0RGAPTERFLOWTLAARLSVGAPDISPSHIFP_CONTR
#deTLAARLCC_MVP_ASY_SHIFT 0x0RGAPTERFLOWTLAARLSVGAPF_SHAFACTOTRIGGERS_MdeTLAARLLAG_MASKOUOUOUSHIFT 0x0RGAPTERFLOWTLAARLSVGAPF_SHAFACTOTRIGGERS_MdeTLAARLCC_MVP_ASY8MANUAL_SWVGAPINTERRUPFLTERFLOW1VGAP_EM_ACCESSV_CONFLICT_FLAG_MASKMANUAL_SWVGAPINTERRUPFLTERFLOW1VGAP_EM_ACCESSV_CONFLICT_FSCL_COEF_RAM_TAP_DAVGAPINTERRUPFLTERFLOW1VGAPREG ACCESSV_CONFLICT_FLAG_MAS2AM_TAP_DAVGAPINTERRUPFLTERFLOW1VGAPREG ACCESSV_CONFLICT_FCC_MVP_ASYNC_READ_AVGAPINTERRUPFLTERFLOW1VGAPDISPSHIFP_CONTR
#deFLICT_FLAG_MAS4NC_READ_AVGAPINTERRUPFLTERFLOW1VGAPDISPSHIFP_CONTR
#deFLICT_FC_WRITE_ADDR_MASK 0VGAPINTERRUPFLTERFLOW1VGAP__SHAFACTOTRIGGERS_Mde_ERFLOW__SHIFT AM_TAP_DAVGAPINTERRUPFLTERFLOW1VGAP__SHAFACTOTRIGGERS_Mde_ERFLOW1
#define MVP_DEBUGVGAPM_WRIACTOR__SHVGAPCinC_TIMEx4
#define 3MVP_DEBUGVGAPM_WRIACTOR__SHVGAPCinC_TIMEx4
#SCL_COEF_RAM_TAP_DAVGAP__WRIACTOR__SHVGAPHE_CONFTIMEx4
#COUP_SLAG_MASK8AM_TAP_DAVGAP__WRIACTOR__SHVGAPHE_CONFTIMEx4
#COUP_S1
#define MVP_DEBUGVGAPM_WRIACTOR__SHVGAPVIRTdefiSCL_ICefineTRACEBDUff
#d
#define eRAM_TAP_DAVGAP__WRIACTOR__SHVGAPVIRTdefiSCL_ICefineTRACEBDUff
#d
#define MV5AM_TAP_DAVGAP__WRIACTOR__SHVGAPHEADKdefiVGAPV_ERFLOWTC*82YEEBUG_17FT 0x1f3OUSHIFT 0x0RGAP__WRIACTOR__SHVGAPHEADKdefiVGAPV_ERFLOWTC*82YEEBUG_17 MVP_DEBU8MANUAL_SWVGAP__WRIACTOR__SHVGAPHEADKdefiNOFDISPSHIFTC*82YEEBUG_17FT 0x1f3OUOUSHIFT 0x0RGAP__WRIACTOR__SHVGAPHEADKdefiNOFDISPSHIFTC*82YEEBUG_17CC_MVP_ASY_SHIFT 0x0RGAP__WRIACTOR__SHVGAPHEADKdefiCine MTR_TC*82YEEBUG_17FT 0x1f3OUOUOUSHIFT 0x0RGAP__WRIACTOR__SHVGAPHEADKdefiCine MTR_TC*82YEEBUG_17CC_MVP_ASY8MANUAL_SWVGAP__WRIACTOR__SHVGAPHEADKdefi
ENSEVP_CONTREBUG_17FT 0x1f4OUOUOUSHIFT 0x0RGAP__WRIACTOR__SHVGAPHEADKdefi
ENSEVP_CONTREBUG_17CC_MVP_ASYaSHIFT 0x0RGAP__WRIACTOR__SHVGAPHEAD_URGEP_SMASK 0x4000
#d8OUOUOUSHIFT 0x0RGAP__WRIACTOR__SHVGAPHEAD_URGEP_SMASK 0xCC_MVP_ASYbSHIFT 0x0RGAP__WRIACTOR__SHVGAPUG__MS_URGEP_SMASK 0x4000
#dKOUOUOUUSHIFT 0x0RGAP__WRIACTOR__SHVGAPUG__MS_URGEP_SMASK 0xCC_MVP_ASYcSHIFT 0x0RGAP__WRIACTOR__SHVGAPEXTERNefiDR_C
ENSEVET_MASK2RROUNDUSHIFT 0x0RGAP__WRIACTOR__SHVGAPEXTERNefiDR_C
ENSEVCC_MVP_ASYdSHIFT 0x0RGAP__WRIACTOR__SHVGAP__WRI MVP_V_ERFLOWNOFDISPSHIFCinC_TIMEx4
#define 8RROUNDUSHIFT 0x0RGAP__WRIACTOR__SHVGAP__WRI MVP_V_ERFLOWNOFDISPSHIFCinC_TIMEx4
#CC_MVP_ASYNTER_RESETVGAP MVP_ACTOR__SHVGAP MVP_MASK 0x4000
#dFMANUAL_SWVGAP MVP_ACTOR__SHVGAP MVP_MASK 0xSCL_COEF_RAM_TAP_DAVGAP MVP_ACTOR__SHVGAP MVP_HE_CONF_
#RTS00
#def10RAM_TAP_DAVGAP MVP_ACTOR__SHVGAP MVP_HE_CONF_
#RTS MVP_DEBU8MANUAL_SWVGAP MVP_ACTOR__SHVGAP MVP_HE_CONFDON0x4000
#dFR_RRAM_TAP_DAVGAP MVP_ACTOR__SHVGAP MVP_HE_CONFDON0xCC_MVP_ASY_SHIFT 0x0RGAP MVP_ACTOR__SHVGAP MVP_HE_CONFDISPBUFIEBUG_17FT 0x1fLRRR_RRAM_TAP_DAVGAP MVP_ACTOR__SHVGAP MVP_HE_CONFDISPBUFIEBUG_17CC_MVP_ASY8MANUAL_SWVGAP_RATIO__ADKdefi_MVP_ESVGAP_RATIO__ADKdefi_MVP_EP_DIS_REAAM_TAP_DAVGAP_RATIO__ADKdefi_MVP_ESVGAP_RATIO__ADKdefi_MVP_ESCL_COEF_RAM_TAP_DAVGAPDRATIO__ADKdefi_MVP_SVGAPDRATIO__ADKdefi_MVP_P_DIS_READ_POINTER_RESETVGAPDRATIO__ADKdefi_MVP_SVGAPDRATIO__ADKdefi_MVP_SCL_COEF_RAM_TAP_DAVGAP_EMPUG__MVPAGYEO_OVERVGAP_EMPUG__MVPAGY0BO_OVESET__SC3EAAM_TAP_DAVGAP_EMPUG__MVPAGYEO_OVERVGAP_EMPUG__MVPAGY0BO_OVESCL_COEF_RAM_TAP_DAVGAP_EMPUG__MVPAGYEO_OVERVGAP_EMPUG__MVPAGY1BO_OVESET__SC3EAUNDUSHIFT 0x0RGAP_EMPUG__MVPAGYEO_OVERVGAP_EMPUG__MVPAGY1BO_OVECC_MVP_ASY_SHIFT 0x0RGAP_EMPHEAD_PAGYEO_OVERVGAP_EMPHEAD_PAGY0BO_OVESET__SC3EAAM_TAP_DAVGAP_EMPHEAD_PAGYEO_OVERVGAP_EMPHEAD_PAGY0BO_OVESCL_COEF_RAM_TAP_DAVGAP_EMPHEAD_PAGYEO_OVERVGAP_EMPHEAD_PAGY1BO_OVESET__SC3EAUNDUSHIFT 0x0RGAP_EMPHEAD_PAGYEO_OVERVGAP_EMPHEAD_PAGY1BO_OVECC_MVP_ASY_SHIFT 0x0RGAP MVP_DEBUG__MVP_ENRGAP MVP_DEBUG__MVP_EP_DIS_REAAM_TAP_DAVGAP MVP_DEBUG__MVP_ENRGAP MVP_DEBUG__MVP_ESCL_COEF_RAM_TAP_DAVGAP MVP_DEBUG__MVP_ENRGAP MVP_DEBUG_UG__MVP_EN_FIX_AFR_MANUAL_SWVGAP MVP_DEBUG__MVP_ENRGAP MVP_DEBUG_UG__MVP_E MVP_DEBU8MANUAL_SWVGAP MVP_DEBUG__MVP_SVGAP MVP_DEBUG__MVP_P_DIS_READ_POINTER_RESETVGAP MVP_DEBUG__MVP_SVGAP MVP_DEBUG__MVP_SCL_COEF_RAM_TAP_DAVGADCC_DBGPDCCIF_C__DBGPDCCIF_C_P_DIS_READ_POINTER_RESETVGADCC_DBGPDCCIF_C__DBGPDCCIF_C_SCL_COEF_RAM_TAP_DABPHYCSDAC_x0CROWTUS__CBPHYCSDAC_WH__MVLEVRESET_MASK3AM_TAP_DABPHYCSDAC_x0CROWTUS__CBPHYCSDAC_WH__MVLEVRESSCL_COEF_RAM_TAP_DABPHYCSDAC_x0CROWTUS__CBPHYCSDAC_WH__MVF_MASCCTOR__SE_RATIO3L_HAM_TAP_DABPHYCSDAC_x0CROWTUS__CBPHYCSDAC_WH__MVF_MASCCTOR__S MVP_DEBU8MANUAL_SWBPHYCSDAC_x0CROWTUS__CBPHYCSDAC_BANDGCLK_DJUSTMEN
#define 3L_HORMANUAL_SWBPHYCSDAC_x0CROWTUS__CBPHYCSDAC_BANDGCLK_DJUSTMEN
#CC_MVP_ASY_SHIFT 0x0BPHYCSDAC_x0CROWTUS__CBPHYCSDAC_ANefOG_MONI__SCL_UPDATL_HORZ_FILTER_COBPHYCSDAC_x0CROWTUS__CBPHYCSDAC_ANefOG_MONI__SCCC_MVP_ASY8MANUAL_SWBPHYCSDAC_x0CROWTUS__CBPHYCSDAC_COREMON_4000
#dKOUOUOUUSHIFT 0x0BPHYCSDAC_x0CROWTUS__CBPHYCSDAC_COREMON_CC_MVP_ASYcSHIFT 0x0BPHYCSDAC_AACTOCefIBSCCTOR__S BPHYCSDAC_CefiINI_P_DEBUG_14AM_TAP_DABPHYCSDAC_AACTOCefIBSCCTOR__S BPHYCSDAC_CefiINI_P_SCL_COEF_RAM_TAP_DABPHYCSDAC_AACTOCefIBSCCTOR__S BPHYCSDAC_CefiASKMT 0x1f2AM_TAP_DABPHYCSDAC_AACTOCefIBSCCTOR__S BPHYCSDAC_CefiASKCC_MVP_ASYNC_READ_ABPHYCSDAC_AACTOCefIBSCCTOR__S BPHYCSDAC_CefiDAC_DJ_ASKMT 0x1f4NC_READ_ABPHYCSDAC_AACTOCefIBSCCTOR__S BPHYCSDAC_CefiDAC_DJ_ASKC_WRITE_ADDR_MASK 0BPHYCSDAC_AACTOCefIBSCCTOR__S BPHYCSDAC_CefiWAITK_DJUSTESET__SC3EAUDR_MASK 0BPHYCSDAC_AACTOCefIBSCCTOR__S BPHYCSDAC_CefiWAITK_DJUSTEORA_FACTOR_MAS*6T 0BPHYCSDAC_AACTOCefIBSCCTOR__S BPHYCSDAC_CefifineFLAG_MAS7OUOUUSHIFT 0x0BPHYCSDAC_AACTOCefIBSCCTOR__S BPHYCSDAC_CefifineFCC_MVP_ASY4_OFFSET_CBPHYCSDAC_AACTOCefIBSCCTOR__S BPHYCSDAC_CefiSCL_LET0x4000
#dKOUOUOUUSHIFT 0x0BPHYCSDAC_AACTOCefIBSCCTOR__S BPHYCSDAC_CefiSCL_LET0xCC_MVP_ASYcSHIFT 0x0DPG_PIPYEORBITff
#d
#CCTOR__R_FP_FLOWDUff
#d
#define POINTER_RESETDPG_PIPYEORBITff
#d
#CCTOR__R_FP_FLOWDUff
#d
#SCL_COEF_RAM_TAP_DADPG_PIPYEORBITff
#d
#CCTOR__R_FBASYNWFILTER_INIT__fCOUNTER_RDI__SCLDPG_PIPYEORBITff
#d
#CCTOR__R_FBASYNWFILTERCC_MVP_ASY_SHIFT 0x0DPG_PIPYEORBITff
#d
#CCTOR__2__TIMENWFILTER_INIT__fCOUSHIFT 0x0DPG_PIPYEORBITff
#d
#CCTOR__2__TIMENWFILTERSCL_COEF_RAM_TAP_DADPG_PIPYEORBITff
#d
#CCTOR__2__URGEPCYNWFILTER_INIT__fCOUNTER_RDI__SCLDPG_PIPYEORBITff
#d
#CCTOR__2__URGEPCYNWFILTERCC_MVP_ASY_SHIFT 0x0DPG_WATERMAReFLAG_SCCTOR__S MTUT0xf0EXIEREBUF_REFRESH_WATERMAReFLAG_SET_MASK3AM_TAP_DADPG_WATERMAReFLAG_SCCTOR__S MTUT0xf0EXIEREBUF_REFRESH_WATERMAReFLAG_SSCL_COEF_RAM_TAP_DADPG_WATERMAReFLAG_SCCTOR__S URGEPCYNWATERMAReFLAG_SET_MASK30RAM_TAP_DADPG_WATERMAReFLAG_SCCTOR__S URGEPCYNWATERMAReFLAG_S MVP_DEBU8MANUAL_SWDPG_WATERMAReFLAG_SCCTOR__S NB_PSTAOFFe MVCNTWATERMAReFLAG_SET_MASK30R0RAM_TAP_DADPG_WATERMAReFLAG_SCCTOR__S NB_PSTAOFFe MVCNTWATERMAReFLAG_SCC_MVP_ASY_SHIFT 0x0DPG_PIPYEURGEPCYNCCTOR__S URGEPCYNLOWTWATERMAReFLAG_T__fCOUSHIFT 0x0DPG_PIPYEURGEPCYNCCTOR__S URGEPCYNLOWTWATERMAReFSCL_COEF_RAM_TAP_DADPG_PIPYEURGEPCYNCCTOR__S URGEPCYNHILTVWATERMAReFLAG_T__fCOUNTER_RDI__SCLDPG_PIPYEURGEPCYNCCTOR__S URGEPCYNHILTVWATERMAReFCC_MVP_ASY_SHIFT 0x0DPG_PIPYEDPMPCCTOR__SHDPMLMASK 0x4000
#dFMANUAL_SWDPG_PIPYEDPMPCCTOR__SHDPMLMASK 0xSCL_COEF_RAM_TAP_DADPG_PIPYEDPMPCCTOR__SHMCLKFe MVCNTMASK 0x4000
#dKOAM_TAP_DADPG_PIPYEDPMPCCTOR__SHMCLKFe MVCNTMASK 0xORA_FACTOR_MAS*6T 0DPG_PIPYEDPMPCCTOR__SHMCLKFe MVCNTFO82YEO_EN_FIX_AFR_MANUAL_SWDPG_PIPYEDPMPCCTOR__SHMCLKFe MVCNTFO82YEO_E MVP_DEBU8MANUAL_SWDPG_PIPYEDPMPCCTOR__SHMCLKFe MVCNTWATERMAReFLAG_SET_MASK30R0MANUAL_SWDPG_PIPYEDPMPCCTOR__SHMCLKFe MVCNTWATERMAReFLAG_S MVP_DEBUcAM_TAP_DADPG_PIPYEDPMPCCTOR__SHMCLKFe MVCNTWATERMAReFLAG_T__fCOUNTER_RDI__SCLDPG_PIPYEDPMPCCTOR__SHMCLKFe MVCNTWATERMAReFCC_MVP_ASY_SHIFT 0x0DPG_PIPYEMTUT0xf0CCTOR__S MTUT0xf0EASK 0x4000
#dFMANUAL_SWDPG_PIPYEMTUT0xf0CCTOR__S MTUT0xf0EASK 0xSCL_COEF_RAM_TAP_DADPG_PIPYEMTUT0xf0CCTOR__S MTUT0xf0IGNOREPCURSOR_4000
#dKOAM_TAP_DADPG_PIPYEMTUT0xf0CCTOR__S MTUT0xf0IGNOREPCURSOR_ORA_FACTOR_MAS*6T 0DPG_PIPYEMTUT0xf0CCTOR__S MTUT0xf0IGNOREPICOdefine MVP__MAS*6T 0DPG_PIPYEMTUT0xf0CCTOR__S MTUT0xf0IGNOREPICOdedefine MV5AM_TAP_DADPG_PIPYEMTUT0xf0CCTOR__S MTUT0xf0IGNOREPVGAP__ 0x1f4OAM_TAP_DADPG_PIPYEMTUT0xf0CCTOR__S MTUT0xf0IGNOREPVGAPdefine MV6AM_TAP_DADPG_PIPYEMTUT0xf0CCTOR__S MTUT0xf0IGNOREPFBC_P_DIS_R8OAM_TAP_DADPG_PIPYEMTUT0xf0CCTOR__S MTUT0xf0IGNOREPFBC_define MV7AM_TAP_DADPG_PIPYEMTUT0xf0CCTOR__S MTUT0xf0WMNHILTVFO82YEO_EN_FIX_AFR_MANUAL_SWDPG_PIPYEMTUT0xf0CCTOR__S MTUT0xf0WMNHILTVFO82YEO_E MVP_DEBU8MANUAL_SWDPG_PIPYEMTUT0xf0CCTOR__S MTUT0xf0WMNHILTVEXCLUDES_VASK 0xET_MASK2RRMANUAL_SWDPG_PIPYEMTUT0xf0CCTOR__S MTUT0xf0WMNHILTVEXCLUDES_VASK 0x MVP_DEBU9NC_READ_ADPG_PIPYEMTUT0xf0CCTOR__S MTUT0xf0URGEP_SIN_NOEREBUF_REFRESH_FT 0x1f4OUNC_READ_ADPG_PIPYEMTUT0xf0CCTOR__S MTUT0xf0URGEP_SIN_NOEREBUF_REFRESH_ MVP_DEBUaNC_READ_ADPG_PIPYEMTUT0xf0CCTOR__S MTUT0xf0EBUF_REFRESH_FO82YEO_EN_FIX_A8OUNC_READ_ADPG_PIPYEMTUT0xf0CCTOR__S MTUT0xf0EBUF_REFRESH_FO82YEO_E MVP_DEBUbMANUAL_SWDPG_PIPYEMTUT0xf0CCTOR__S MTUT0xf0EXIEREBUF_REFRESH_WATERMAReFLAG_T__fCOUNTER_RDI__SCLDPG_PIPYEMTUT0xf0CCTOR__S MTUT0xf0EXIEREBUF_REFRESH_WATERMAReFCC_MVP_ASY_SHIFT 0x0DPG_PIPYENB_PSTAOFFe MVCNTCCTOR__S NB_PSTAOFFe MVCNTEASK 0x4000
#dFMANUAL_SWDPG_PIPYENB_PSTAOFFe MVCNTCCTOR__S NB_PSTAOFFe MVCNTEASK 0xSCL_COEF_RAM_TAP_DADPG_PIPYENB_PSTAOFFe MVCNTCCTOR__S NB_PSTAOFFe MVCNTURGEP_SDUf_INIREQUEST_4000
#dKOAM_TAP_DADPG_PIPYENB_PSTAOFFe MVCNTCCTOR__S NB_PSTAOFFe MVCNTURGEP_SDUf_INIREQUEST_ORA_FACTOR_MAS*6T 0DPG_PIPYENB_PSTAOFFe MVCNTCCTOR__S NB_PSTAOFFe MVCNTNOEREBUF_REFRESH_DUf_INIREQUEST_4000
#dKOOAM_TAP_DADPG_PIPYENB_PSTAOFFe MVCNTCCTOR__S NB_PSTAOFFe MVCNTNOEREBUF_REFRESH_DUf_INIREQUEST_ MVP_DEBU8MANUAL_SWDPG_PIPYENB_PSTAOFFe MVCNTCCTOR__S NB_PSTAOFFe MVCNTFO82YEO_EN_FIX_A2RRMANUAL_SWDPG_PIPYENB_PSTAOFFe MVCNTCCTOR__S NB_PSTAOFFe MVCNTFO82YEO_E MVP_DEBU9NC_READ_ADPG_PIPYENB_PSTAOFFe MVCNTCCTOR__S NB_PSTAOFFALLOWTFO8TURGEP_SFT 0x1f4OUNC_READ_ADPG_PIPYENB_PSTAOFFe MVCNTCCTOR__S NB_PSTAOFFALLOWTFO8TURGEP_S MVP_DEBUaNC_READ_ADPG_PIPYENB_PSTAOFFe MVCNTCCTOR__S NB_PSTAOFFe MVCNTWATERMAReFLAG_T__fCOUNTER_RDI__SCLDPG_PIPYENB_PSTAOFFe MVCNTCCTOR__S NB_PSTAOFFe MVCNTWATERMAReFCC_MVP_ASY_SHIFT 0x0DPG_PIPYEMTUT0xf0CCTOR__SNONLPONTRSCTUT0xf0EASK 0xNONLPONTR4000
#dFMANUAL_SWDPG_PIPYEMTUT0xf0CCTOR__SNONLPONTRSCTUT0xf0EASK 0xNONLPONTRSCL_COEF_RAM_TAP_DADPG_PIPYEMTUT0xf0CCTOR__SNONLPONTRSCTUT0xf0IGNOREPCURSOR_NONLPONTR4000
#dFRAM_TAP_DADPG_PIPYEMTUT0xf0CCTOR__SNONLPONTRSCTUT0xf0IGNOREPCURSOR_NONLPONTRORA_FACTOR_MAS*6T 0DPG_PIPYEMTUT0xf0CCTOR__SNONLPONTRSCTUT0xf0IGNOREPICOdeNONLPONTR4000
#dP__MAS*6T 0DPG_PIPYEMTUT0xf0CCTOR__SNONLPONTRSCTUT0xf0IGNOREPICOdeNONLPONTRdefine MV5AM_TAP_DADPG_PIPYEMTUT0xf0CCTOR__SNONLPONTRSCTUT0xf0IGNOREPVGAPNONLPONTR4000
#d4OAM_TAP_DADPG_PIPYEMTUT0xf0CCTOR__SNONLPONTRSCTUT0xf0IGNOREPVGAPNONLPONTRdefine MV6AM_TAP_DADPG_PIPYEMTUT0xf0CCTOR__SNONLPONTRSCTUT0xf0IGNOREPFBC_NONLPONTR4000
#d8OAM_TAP_DADPG_PIPYEMTUT0xf0CCTOR__SNONLPONTRSCTUT0xf0IGNOREPFBC_NONLPONTRdefine MV7AM_TAP_DADPG_PIPYEMTUT0xf0CCTOR__SNONLPONTRSCTUT0xf0WMNHILTVFO82YEO_ENONLPONTR4000
#dFROAM_TAP_DADPG_PIPYEMTUT0xf0CCTOR__SNONLPONTRSCTUT0xf0WMNHILTVFO82YEO_ENONLPONTR MVP_DEBU8MANUAL_SWDPG_PIPYEMTUT0xf0CCTOR__SNONLPONTRSCTUT0xf0WMNHILTVEXCLUDES_VASK 0xNONLPONTR4000
#dP_OAM_TAP_DADPG_PIPYEMTUT0xf0CCTOR__SNONLPONTRSCTUT0xf0WMNHILTVEXCLUDES_VASK 0xNONLPONTR MVP_DEBU9NC_READ_ADPG_PIPYEMTUT0xf0CCTOR__SNONLPONTRSCTUT0xf0URGEP_SIN_NOEREBUF_REFRESH_NONLPONTR4000
#d4OOAM_TAP_DADPG_PIPYEMTUT0xf0CCTOR__SNONLPONTRSCTUT0xf0URGEP_SIN_NOEREBUF_REFRESH_NONLPONTR MVP_DEBUaNC_READ_ADPG_PIPYEMTUT0xf0CCTOR__SNONLPONTRSCTUT0xf0EBUF_REFRESH_FO82YEO_ENONLPONTR4000
#d8OOAM_TAP_DADPG_PIPYEMTUT0xf0CCTOR__SNONLPONTRSCTUT0xf0EBUF_REFRESH_FO82YEO_ENONLPONTR MVP_DEBUbMANUAL_SWDPG_REPEATER_PROGRAM_PREG DPG_DMIFRC_REPEATER_LAG_MAS7MANUAL_SWDPG_REPEATER_PROGRAM_PREG DPG_DMIFRC_REPEATER_SCL_COEF_RAM_TAP_DADPG_REPEATER_PROGRAM_PREG DMIFRC_DPG_REPEATER_LAG_MAS7OAM_TAP_DADPG_REPEATER_PROGRAM_PREG DMIFRC_DPG_REPEATER_ORA_FACTOR_MAS*6T 0DPG_HWTROL__SA__DPG_HWTROL__SA_P_DIS_READ_POINTER_RESETDPG_HWTROL__SA__DPG_HWTROL__SA_SCL_COEF_RAM_TAP_DADPG_HWTROL__SB__DPG_HWTROL__SB_P_DIS_READ_POINTER_RESETDPG_HWTROL__SB__DPG_HWTROL__SB_SCL_COEF_RAM_TAP_DADPG_ MVP_DEBUG__MVP_ENDPG_ MVP_DEBUG__MVP_EP_DIS_REAAM_TAP_DADPG_ MVP_DEBUG__MVP_ENDPG_ MVP_DEBUG__MVP_ESCL_COEF_RAM_TAP_DADPG_ MVP_DEBUG__MVP_ENDPG_ MVP_DEBUG_UG__MVP_EN_FIX_AFR_MANUAL_SWDPG_ MVP_DEBUG__MVP_ENDPG_ MVP_DEBUG_UG__MVP_E MVP_DEBU8MANUAL_SWDPG_ MVP_DEBUG__MVP_SDPG_ MVP_DEBUG__MVP_P_DIS_READ_POINTER_RESETDPG_ MVP_DEBUG__MVP_SDPG_ MVP_DEBUG__MVP_SCL_COEF_RAM_TAP_DAAZROOERIMMEDIAOFFeOMMfff0OUTPUTPINTERFACEB_MVP_ENIMMEDIAOFFeOMMfff0UG__MVNAG_T__fCOUSHIFT 0x0AZROOERIMMEDIAOFFeOMMfff0OUTPUTPINTERFACEB_MVP_ENIMMEDIAOFFeOMMfff0UG__MVSCL_COEF_RAM_TAP_DAAZROOERIMMEDIAOFFeOMMfff0OUTPUTPINTERFACEB_MVP_SIMMEDIAOFFeOMMfff0UG__MVNAG_T__fCOUfCOUSHIFT 0x0AZROOERIMMEDIAOFFeOMMfff0OUTPUTPINTERFACEB_MVP_SIMMEDIAOFFeOMMfff0UG__MVSCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_ROOERPARAMETER_VENDOR_fff0SHVICEB_D_SAZALIA__VDEC_ROOERPARAMETER_VENDOR_fff0SHVICEB_D_NAG_T__fCOUfCOUSHIFT 0x0AZALIA_F2L_VDEC_ROOERPARAMETER_VENDOR_fff0SHVICEB_D_SAZALIA__VDEC_ROOERPARAMETER_VENDOR_fff0SHVICEB_D_SCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_ROOERPARAMETER_RHVIS#d
#_D_SAZALIA__VDEC_ROOERPARAMETER_RHVIS#d
#_D_NAG_T__fCOUfCOUSHIFT 0x0AZALIA_F2L_VDEC_ROOERPARAMETER_RHVIS#d
#_D_SAZALIA__VDEC_ROOERPARAMETER_RHVIS#d
#_D_SCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_ROOERPARAMETER_SUBORDINAOFFN_SCL_VUP_S1AZALIA__VDEC_ROOERPARAMETER_SUBORDINAOFFN_SCL_VUP_SNAG_T__fCOUfCOUSHIFT 0x0AZALIA_F2L_VDEC_ROOERPARAMETER_SUBORDINAOFFN_SCL_VUP_S1AZALIA__VDEC_ROOERPARAMETER_SUBORDINAOFFN_SCL_VUP_SSCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_FUNC
#d
#PARAMETER_SUBORDINAOFFN_SCL_VUP_S1AZALIA__VDEC_FUNC
#d
#PARAMETER_SUBORDINAOFFN_SCL_VUP_SNAG_T__fCOUfCOUSHIFT 0x0AZALIA_F2L_VDEC_FUNC
#d
#PARAMETER_SUBORDINAOFFN_SCL_VUP_S1AZALIA__VDEC_FUNC
#d
#PARAMETER_SUBORDINAOFFN_SCL_VUP_SSCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_FUNC
#d
#PARAMETER_GROUP_TYPES1AZALIA__VDEC_FUNC
#d
#PARAMETER_GROUP_TYPESNAG_T__fCOUfCOUSHIFT 0x0AZALIA_F2L_VDEC_FUNC
#d
#PARAMETER_GROUP_TYPES1AZALIA__VDEC_FUNC
#d
#PARAMETER_GROUP_TYPESSCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_FUNC
#d
#PARAMETER_SUPPORTED_SIZE RAOFSS1AUDIO RAOFFCAPABILITIESVP_DIS_READAM_TAP_DAAZALIA_F2L_VDEC_FUNC
#d
#PARAMETER_SUPPORTED_SIZE RAOFSS1AUDIO RAOFFCAPABILITIESVSCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_FUNC
#d
#PARAMETER_SUPPORTED_SIZE RAOFSS1AUDIO BITFCAPABILITIESVP_DIS_R1UNTER_RDI__SCLAZALIA_F2L_VDEC_FUNC
#d
#PARAMETER_SUPPORTED_SIZE RAOFSS1AUDIO BITFCAPABILITIESVCC_MVP_ASY_SHIFT 0x0AZALIA_F2L_VDEC_FUNC
#d
#PARAMETER_STREAM_FO8MATSS1AZALIA__VDEC_FUNC
#d
#PARAMETER_STREAM_FO8MATSSNAG_T__fCOUfCOUSHIFT 0x0AZALIA_F2L_VDEC_FUNC
#d
#PARAMETER_STREAM_FO8MATSS1AZALIA__VDEC_FUNC
#d
#PARAMETER_STREAM_FO8MATSSSCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_FUNC
#d
#PARAMETER_POWERS_ERFESS1AZALIA__VDEC_FUNC
#d
#PARAMETER_POWERS_ERFESSSET__SC3EAUfCOUSHIFT 0x0AZALIA_F2L_VDEC_FUNC
#d
#PARAMETER_POWERS_ERFESS1AZALIA__VDEC_FUNC
#d
#PARAMETER_POWERS_ERFESSSCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_FUNC
#d
#PARAMETER_POWERS_ERFESS1CLKSTOPR4000
#d4OO0NTER_RDI__SCLAZALIA_F2L_VDEC_FUNC
#d
#PARAMETER_POWERS_ERFESS1CLKSTOPRCC_MVP_ASYe_RDI__SCLAZALIA_F2L_VDEC_FUNC
#d
#PARAMETER_POWERS_ERFESS1EPSSVP_DIS_R8RROUNDUSHIFT 0x0AZALIA_F2L_VDEC_FUNC
#d
#PARAMETER_POWERS_ERFESS1EPSSVCC_MVP_ASYNTER_RESETAZALIA_F2L_VDEC_FUNC
#d
#CCTOR__SPOWERS_ERFE_SPOWERS_ERFE_C_FLECE
#deNTER_RESETAZALIA_F2L_VDEC_FUNC
#d
#CCTOR__SPOWERS_ERFE_SPOWERS_ERFE_C_FLSCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_FUNC
#d
#CCTOR__SPOWERS_ERFE_SPOWERS_ERFE_A_17ET_MASKfRAM_TAP_DAAZALIA_F2L_VDEC_FUNC
#d
#CCTOR__SPOWERS_ERFE_SPOWERS_ERFE_A_17ORA_FACTOR_MAS*6T 0AZALIA_F2L_VDEC_FUNC
#d
#CCTOR__SPOWERS_ERFE_SCLKSTOPO0xET_MASK2RRMANUAL_SWAZALIA_F2L_VDEC_FUNC
#d
#CCTOR__SPOWERS_ERFE_SCLKSTOPO0x MVP_DEBU9NC_READ_AAZALIA_F2L_VDEC_FUNC
#d
#CCTOR__SPOWERS_ERFE_SPOWERS_ERFE_C_FTINGSSYNC_FLECE
#de4RRAM_TAP_DAAZALIA_F2L_VDEC_FUNC
#d
#CCTOR__SPOWERS_ERFE_SPOWERS_ERFE_C_FTINGSSYNC_FL MVP_DEBUaNC_READ_AAZALIA_F2L_VDEC_FUNC
#d
#CCTOR__SYNC_FL _VDEC_RNC_FLECE
#define SCL_HAZALIA_F2L_VDEC_FUNC
#d
#CCTOR__SYNC_FL _VDEC_RNC_FLSCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_FUNC
#d
#CCTOR__SRNCPONSEVPUBSYSTEM#_D_SCUBSYSTEM#_D_BYT_0000
#define MVP_CONAZALIA_F2L_VDEC_FUNC
#d
#CCTOR__SRNCPONSEVPUBSYSTEM#_D_SCUBSYSTEM#_D_BYT_00SCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_FUNC
#d
#CCTOR__SRNCPONSEVPUBSYSTEM#_D_SCUBSYSTEM#_D_BYT_1000
#definRRAM_TAP_DAAZALIA_F2L_VDEC_FUNC
#d
#CCTOR__SRNCPONSEVPUBSYSTEM#_D_SCUBSYSTEM#_D_BYT_10 MVP_DEBU8MANUAL_SWAZALIA_F2L_VDEC_FUNC
#d
#CCTOR__SRNCPONSEVPUBSYSTEM#_D_SCUBSYSTEM#_D_BYT_2000
#definRRRRAM_TAP_DAAZALIA_F2L_VDEC_FUNC
#d
#CCTOR__SRNCPONSEVPUBSYSTEM#_D_SCUBSYSTEM#_D_BYT_2VCC_MVP_ASY_SHIFT 0x0AZALIA_F2L_VDEC_FUNC
#d
#CCTOR__SRNCPONSEVPUBSYSTEM#_D_SCUBSYSTEM#_D_BYT_3000
#definRRRRRRAM_TAP_DAAZALIA_F2L_VDEC_FUNC
#d
#CCTOR__SRNCPONSEVPUBSYSTEM#_D_SCUBSYSTEM#_D_BYT_3W1
#define18MANUAL_SWAZALIA_F2L_VDEC_FUNC
#d
#CCTOR__SRNCPONSEVPUBSYSTEM#_D_2_SCUBSYSTEM#_D_BYT_1000
#definMANUAL_SWAZALIA_F2L_VDEC_FUNC
#d
#CCTOR__SRNCPONSEVPUBSYSTEM#_D_2_SCUBSYSTEM#_D_BYT_10SCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_FUNC
#d
#CCTOR__SRNCPONSEVPUBSYSTEM#_D_3_SCUBSYSTEM#_D_BYT_2000
#definAM_TAP_DAAZALIA_F2L_VDEC_FUNC
#d
#CCTOR__SRNCPONSEVPUBSYSTEM#_D_3_SCUBSYSTEM#_D_BYT_20SCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_FUNC
#d
#CCTOR__SRNCPONSEVPUBSYSTEM#_D_4_SCUBSYSTEM#_D_BYT_3000
#definAM_TAP_DAAZALIA_F2L_VDEC_FUNC
#d
#CCTOR__SRNCPONSEVPUBSYSTEM#_D_4_SCUBSYSTEM#_D_BYT_30SCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_FUNC
#d
#CCTOR__SCCTSCL_ERS_YNCHRONIZf
#d
#SCCTSCL_ERS_YNCHRONIZf
#d
#LAG_MAS7nAM_TAP_DAAZALIA_F2L_VDEC_FUNC
#d
#CCTOR__SCCTSCL_ERS_YNCHRONIZf
#d
#SCCTSCL_ERS_YNCHRONIZf
#d
#SCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_ROOERPARAMETER_VENDOR_fff0SHVICEB_D_SAZALIA__VDEC_ROOERPARAMETER_VENDOR_fff0SHVICEB_D_NAG_T__fCOUfCOUSHIFT 0x0AZALIA_F0L_VDEC_ROOERPARAMETER_VENDOR_fff0SHVICEB_D_SAZALIA__VDEC_ROOERPARAMETER_VENDOR_fff0SHVICEB_D_SCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_ROOERPARAMETER_RHVIS#d
#_D_SAZALIA__VDEC_ROOERPARAMETER_RHVIS#d
#_D_NAG_T__fCOUfCOUSHIFT 0x0AZALIA_F0L_VDEC_ROOERPARAMETER_RHVIS#d
#_D_SAZALIA__VDEC_ROOERPARAMETER_RHVIS#d
#_D_SCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_e MVNELL_VUP_SCCTOR__S HBR_e MVNELL_VUP_SLAG_MAS7MANUAL_SWAZALIA_F0L_VDEC_e MVNELL_VUP_SCCTOR__S HBR_e MVNELL_VUP_SSCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_e MVNELL_VUP_SCCTOR__S SCL_VESSED_e MVNELL_VUP_SLAG_MAS7RAM_TAP_DAAZALIA_F0L_VDEC_e MVNELL_VUP_SCCTOR__S SCL_VESSED_e MVNELL_VUP_SORA_FACTOR_MAS*6T 0AZALIA_F0L_VDEC_RE_LOCKFIFOSCCTOR__S RE_LOCKFIFOS_
#RTUP_KEEPx4
#WINDOWSSET__SC3E_MAS*6T 0AZALIA_F0L_VDEC_RE_LOCKFIFOSCCTOR__S RE_LOCKFIFOS_
#RTUP_KEEPx4
#WINDOWSSCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_FUNC
#d
#PARAMETER_GROUP_TYPES1AZALIA__VDEC_FUNC
#d
#PARAMETER_GROUP_TYPESNAG_T__fCOUfCOUSHIFT 0x0AZALIA_F0L_VDEC_FUNC
#d
#PARAMETER_GROUP_TYPES1AZALIA__VDEC_FUNC
#d
#PARAMETER_GROUP_TYPESSCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_FUNC
#d
#PARAMETER_SUPPORTED_SIZE RAOFSS1AUDIO RAOFFCAPABILITIESVP_DIS_READAM_TAP_DAAZALIA_F0L_VDEC_FUNC
#d
#PARAMETER_SUPPORTED_SIZE RAOFSS1AUDIO RAOFFCAPABILITIESVSCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_FUNC
#d
#PARAMETER_SUPPORTED_SIZE RAOFSS1AUDIO BITFCAPABILITIESVP_DIS_R1UNTER_RDI__SCLAZALIA_F0L_VDEC_FUNC
#d
#PARAMETER_SUPPORTED_SIZE RAOFSS1AUDIO BITFCAPABILITIESVCC_MVP_ASY_SHIFT 0x0AZALIA_F0L_VDEC_FUNC
#d
#PARAMETER_STREAM_FO8MATSS1AZALIA__VDEC_FUNC
#d
#PARAMETER_STREAM_FO8MATSSNAG_T__fCOUfCOUSHIFT 0x0AZALIA_F0L_VDEC_FUNC
#d
#PARAMETER_STREAM_FO8MATSS1AZALIA__VDEC_FUNC
#d
#PARAMETER_STREAM_FO8MATSSSCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_FUNC
#d
#PARAMETER_POWERS_ERFESS1AZALIA__VDEC_FUNC
#d
#PARAMETER_POWERS_ERFESSSET__SC3EAUfCOUSHIFT 0x0AZALIA_F0L_VDEC_FUNC
#d
#PARAMETER_POWERS_ERFESS1AZALIA__VDEC_FUNC
#d
#PARAMETER_POWERS_ERFESSSCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_FUNC
#d
#PARAMETER_POWERS_ERFESS1CLKSTOPR4000
#d4OO0NTER_RDI__SCLAZALIA_F0L_VDEC_FUNC
#d
#PARAMETER_POWERS_ERFESS1CLKSTOPRCC_MVP_ASYe_RDI__SCLAZALIA_F0L_VDEC_FUNC
#d
#PARAMETER_POWERS_ERFESS1EPSSVP_DIS_R8RROUNDUSHIFT 0x0AZALIA_F0L_VDEC_FUNC
#d
#PARAMETER_POWERS_ERFESS1EPSSVCC_MVP_ASYNTER_RESETAZALIA_F0L_VDEC_FUNC
#d
#CCTOR__SPOWERS_ERFE_SPOWERS_ERFE_C_FLECE
#deNTER_RESETAZALIA_F0L_VDEC_FUNC
#d
#CCTOR__SPOWERS_ERFE_SPOWERS_ERFE_C_FLSCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_FUNC
#d
#CCTOR__SPOWERS_ERFE_SPOWERS_ERFE_A_17ET_MASKfRAM_TAP_DAAZALIA_F0L_VDEC_FUNC
#d
#CCTOR__SPOWERS_ERFE_SPOWERS_ERFE_A_17ORA_FACTOR_MAS*6T 0AZALIA_F0L_VDEC_FUNC
#d
#CCTOR__SPOWERS_ERFE_SCLKSTOPO0xET_MASK2RRMANUAL_SWAZALIA_F0L_VDEC_FUNC
#d
#CCTOR__SPOWERS_ERFE_SCLKSTOPO0x MVP_DEBU9NC_READ_AAZALIA_F0L_VDEC_FUNC
#d
#CCTOR__SPOWERS_ERFE_SPOWERS_ERFE_C_FTINGSSYNC_FLECE
#de4RRAM_TAP_DAAZALIA_F0L_VDEC_FUNC
#d
#CCTOR__SPOWERS_ERFE_SPOWERS_ERFE_C_FTINGSSYNC_FL MVP_DEBUaNC_READ_AAZALIA_F0L_VDEC_FUNC
#d
#CCTOR__SYNC_FL _VDEC_RNC_FLECE
#define SCL_HAZALIA_F0L_VDEC_FUNC
#d
#CCTOR__SYNC_FL _VDEC_RNC_FLSCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_FUNC
#d
#CCTOR__SRNCPONSEVPUBSYSTEM#_D_SCUBSYSTEM#_D_BYT_0000
#define MVP_CONAZALIA_F0L_VDEC_FUNC
#d
#CCTOR__SRNCPONSEVPUBSYSTEM#_D_SCUBSYSTEM#_D_BYT_00SCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_FUNC
#d
#CCTOR__SRNCPONSEVPUBSYSTEM#_D_SCUBSYSTEM#_D_BYT_1000
#definRRAM_TAP_DAAZALIA_F0L_VDEC_FUNC
#d
#CCTOR__SRNCPONSEVPUBSYSTEM#_D_SCUBSYSTEM#_D_BYT_10 MVP_DEBU8MANUAL_SWAZALIA_F0L_VDEC_FUNC
#d
#CCTOR__SRNCPONSEVPUBSYSTEM#_D_SCUBSYSTEM#_D_BYT_2000
#definRRRRAM_TAP_DAAZALIA_F0L_VDEC_FUNC
#d
#CCTOR__SRNCPONSEVPUBSYSTEM#_D_SCUBSYSTEM#_D_BYT_20CC_MVP_ASY_SHIFT 0x0AZALIA_F0L_VDEC_FUNC
#d
#CCTOR__SRNCPONSEVPUBSYSTEM#_D_SCUBSYSTEM#_D_BYT_3000
#definRRRRRRAM_TAP_DAAZALIA_F0L_VDEC_FUNC
#d
#CCTOR__SRNCPONSEVPUBSYSTEM#_D_SCUBSYSTEM#_D_BYT_301
#define18MANUAL_SWAZALIA_F0L_VDEC_FUNC
#d
#CCTOR__SCCTSCL_ERS_YNCHRONIZf
#d
#SCCTSCL_ERS_YNCHRONIZf
#d
#LAG_MAS7nAM_TAP_DAAZALIA_F0L_VDEC_FUNC
#d
#CCTOR__SCCTSCL_ERS_YNCHRONIZf
#d
#SCCTSCL_ERS_YNCHRONIZf
#d
#SCL_COEF_RAM_TAP_DACC_RCU_DC1AUDIO PORTSCCTNEC
#VITY_ PORTSCCTNEC
#VITY_LAG_MAS7MANUAL_SWCC_RCU_DC1AUDIO PORTSCCTNEC
#VITY_ PORTSCCTNEC
#VITY_SCL_COEF_RAM_TAP_DACC_RCU_DC1AUDIO PORTSCCTNEC
#VITY_ PORTSCCTNEC
#VITY_2YRTRISCLMASK 0x4000
#dFRAM_TAP_DACC_RCU_DC1AUDIO PORTSCCTNEC
#VITY_ PORTSCCTNEC
#VITY_2YRTRISCLMASK 0xORA_FACTOR_MAS*6T 0AZALIA_F0L_VDEC_ROL__SS_VDEC_ROL__SNAG_T__fCOUfCOUSHIFT 0x0AZALIA_F0L_VDEC_ROL__SS_VDEC_ROL__SSCL_COEF_RAM_TAP_DAAZALIA_F0LGTC_GROUP_OFFC_F00SGTC_GROUP_OFFC_F00NAG_T__fCOUfCOUSHIFT 0x0AZALIA_F0LGTC_GROUP_OFFC_F00SGTC_GROUP_OFFC_F00SCL_COEF_RAM_TAP_DAAZALIA_F0LGTC_GROUP_OFFC_F10SGTC_GROUP_OFFC_F10NAG_T__fCOUfCOUSHIFT 0x0AZALIA_F0LGTC_GROUP_OFFC_F10SGTC_GROUP_OFFC_F10SCL_COEF_RAM_TAP_DAAZALIA_F0LGTC_GROUP_OFFC_F20SGTC_GROUP_OFFC_F20NAG_T__fCOUfCOUSHIFT 0x0AZALIA_F0LGTC_GROUP_OFFC_F20SGTC_GROUP_OFFC_F20SCL_COEF_RAM_TAP_DAAZALIA_F0LGTC_GROUP_OFFC_F30SGTC_GROUP_OFFC_F30NAG_T__fCOUfCOUSHIFT 0x0AZALIA_F0LGTC_GROUP_OFFC_F30SGTC_GROUP_OFFC_F30SCL_COEF_RAM_TAP_DAAZALIA_F0LGTC_GROUP_OFFC_F40SGTC_GROUP_OFFC_F40NAG_T__fCOUfCOUSHIFT 0x0AZALIA_F0LGTC_GROUP_OFFC_F40SGTC_GROUP_OFFC_F40SCL_COEF_RAM_TAP_DAAZALIA_F0LGTC_GROUP_OFFC_F50SGTC_GROUP_OFFC_F50NAG_T__fCOUfCOUSHIFT 0x0AZALIA_F0LGTC_GROUP_OFFC_F50SGTC_GROUP_OFFC_F50SCL_COEF_RAM_TAP_DAAZALIA_F0LGTC_GROUP_OFFC_F60SGTC_GROUP_OFFC_F60NAG_T__fCOUfCOUSHIFT 0x0AZALIA_F0LGTC_GROUP_OFFC_F60SGTC_GROUP_OFFC_F60SCL_COEF_RAM_TAP_DAGLOBefiSAPABILITIESVCCIXTY_FOUR BITFO_OVESSVSUPPORTED_ECE
#define SCL_HGLOBefiSAPABILITIESVCCIXTY_FOUR BITFO_OVESSVSUPPORTED_SCL_COEF_RAM_TAP_DAGLOBefiSAPABILITIESVCNUMBERSOFIEBRIefiDATA0OUTPUTPSIGNALSVP_DIS_R6AM_TAP_DAGLOBefiSAPABILITIESVCNUMBERSOFIEBRIefiDATA0OUTPUTPSIGNALSVCC_MVP_ASYNC_READ_AGLOBefiSAPABILITIESVCNUMBERSOFIBIDIREC
#d
efiSTREAMSVSUPPORTED_ECE
#def8NC_READ_AGLOBefiSAPABILITIESVCNUMBERSOFIBIDIREC
#d
efiSTREAMSVSUPPORTED_CC_MVP_AS3NC_READ_AGLOBefiSAPABILITIESVCNUMBERSOFIINPUTPSTREAMSVSUPPORTED_ECE
#def0RAM_TAP_DAGLOBefiSAPABILITIESVCNUMBERSOFIINPUTPSTREAMSVSUPPORTED_ MVP_DEBU8MANUAL_SWGLOBefiSAPABILITIESVCNUMBERSOFIOUTPUTPSTREAMSVSUPPORTED_ECE
#def0RRAM_TAP_DAGLOBefiSAPABILITIESVCNUMBERSOFIOUTPUTPSTREAMSVSUPPORTED_ MVP_DEBUcAM_TAP_DAMINOR_VERS#d
#_MINOR_VERS#d
#00
#define MVP_CONMINOR_VERS#d
#_MINOR_VERS#d
#SCL_COEF_RAM_TAP_DAMAJOR_VERS#d
#_MAJOR_VERS#d
#00
#define MVP_CONMAJOR_VERS#d
#_MAJOR_VERS#d
#SCL_COEF_RAM_TAP_DAOUTPUTPPAYLOMASCAPABILITY_ OUTPUTPPAYLOMASCAPABILITY_NAG_T__fCOUSHIFT 0x0OUTPUTPPAYLOMASCAPABILITY_ OUTPUTPPAYLOMASCAPABILITY_SCL_COEF_RAM_TAP_DAINPUTPPAYLOMASCAPABILITY_SINPUTPPAYLOMASCAPABILITY_NAG_T__fCOUSHIFT 0x0INPUTPPAYLOMASCAPABILITY_SINPUTPPAYLOMASCAPABILITY_SCL_COEF_RAM_TAP_DAGLOBefiSCTOR__S SCTOR__LEHSYNC_FLECE
#defAM_TAP_DAGLOBefiSCTOR__S SCTOR__LEHSYNC_FLSCL_COEF_RAM_TAP_DAGLOBefiSCTOR__S FLUSHiSCTOR__SET_MASK2AM_TAP_DAGLOBefiSCTOR__S FLUSHiSCTOR__SCC_MVP_ASYNC_READ_AGLOBefiSCTOR__SCACCEPT_UNSOLICITED_RNCPONSEVMASK 0x4000
#dKOUNC_READ_AGLOBefiSCTOR__SCACCEPT_UNSOLICITED_RNCPONSEVMASK 0x MVP_DEBU8MANUAL_SWWAKEVMASK 0x MDIN_WAKEVMASK 0xFLAGLECE
#defAM_TAP_DAWAKEVMASK 0x MDIN_WAKEVMASK 0xFLAGLSCL_COEF_RAM_TAP_DASTAOFFe MVCNT_ERFLOW1
TAOFFe MVCNT_ERFLOWECE
#defAM_TAP_DASTAOFFe MVCNT_ERFLOW1
TAOFFe MVCNT_ERFLOWSCL_COEF_RAM_TAP_DAGLOBefi_ERFLOWSFLUSHiFLICT_FLAG_MAS2AM_TAP_DAGLOBefi_ERFLOWSFLUSHiFLICT_FCC_MVP_ASYNC_READ_AOUTPUTPSTREAMPPAYLOMASCAPABILITY_ OUTSTRMPAY_NAG_T__fCOUSHIFT 0x0OUTPUTPSTREAMPPAYLOMASCAPABILITY_ OUTSTRMPAY_SCL_COEF_RAM_TAP_DAINTERRUPFLACTOR__SHOUTPUTPSTREAMP0PINTERRUPFLEASK 0x4000
#dFMANUAL_SWINTERRUPFLACTOR__SHOUTPUTPSTREAMP0PINTERRUPFLEASK 0xSCL_COEF_RAM_TAP_DAINTERRUPFLACTOR__SHOUTPUTPSTREAMP1PINTERRUPFLEASK 0x4000
#d2AM_TAP_DAINTERRUPFLACTOR__SHOUTPUTPSTREAMP1PINTERRUPFLEASK 0xCC_MVP_ASYNC_READ_AINTERRUPFLACTOR__SHOUTPUTPSTREAMP2PINTERRUPFLEASK 0x4000
#d4NC_READ_AINTERRUPFLACTOR__SHOUTPUTPSTREAMP2PINTERRUPFLEASK 0xC_WRITE_ADDR_MASK 0INTERRUPFLACTOR__SHOUTPUTPSTREAMP3PINTERRUPFLEASK 0x4000
#d8DR_MASK 0INTERRUPFLACTOR__SHOUTPUTPSTREAMP3PINTERRUPFLEASK 0xCC_MVP_AS3NC_READ_AINTERRUPFLACTOR__SHOUTPUTPSTREAMP4PINTERRUPFLEASK 0x4000
#dFRAM_TAP_DAINTERRUPFLACTOR__SHOUTPUTPSTREAMP4PINTERRUPFLEASK 0xORA_FACTOR_MAS*6T 0INTERRUPFLACTOR__SHOUTPUTPSTREAMP5PINTERRUPFLEASK 0x4000
#d2RAM_TAP_DAINTERRUPFLACTOR__SHOUTPUTPSTREAMP5PINTERRUPFLEASK 0xdefine MV5AM_TAP_DAINTERRUPFLACTOR__SHSCTOR__LEHSINTERRUPFLEASK 0x4000
#d4RROUNDUSHIFT 0x0INTERRUPFLACTOR__SHSCTOR__LEHSINTERRUPFLEASK 0xCC_MVP_ASYe_RDI__SCLINTERRUPFLACTOR__SHGLOBefiINTERRUPFLEASK 0x4000
#d8RROUNDUSHIFT 0x0INTERRUPFLACTOR__SHGLOBefiINTERRUPFLEASK 0xCC_MVP_ASYNTER_RESETINTERRUPFLTERFLOW1OUTPUTPSTREAMP0PINTERRUPFL_ERFLOWECE
#defAM_TAP_DAINTERRUPFLTERFLOW1OUTPUTPSTREAMP0PINTERRUPFL_ERFLOWSCL_COEF_RAM_TAP_DAINTERRUPFLTERFLOW1OUTPUTPSTREAMP1PINTERRUPFL_ERFLOWECE
#deDDR_MASK 0INTERRUPFLTERFLOW1OUTPUTPSTREAMP1PINTERRUPFL_ERFLOWCC_MVP_ASYNC_READ_AINTERRUPFLTERFLOW1OUTPUTPSTREAMP2PINTERRUPFL_ERFLOWECE
#deR_MAS*6T 0INTERRUPFLTERFLOW1OUTPUTPSTREAMP2PINTERRUPFL_ERFLOWC_WRITE_ADDR_MASK 0INTERRUPFLTERFLOW1OUTPUTPSTREAMP3PINTERRUPFL_ERFLOWECE
#de8DR_MASK 0INTERRUPFLTERFLOW1OUTPUTPSTREAMP3PINTERRUPFL_ERFLOWCC_MVP_AS3NC_READ_AINTERRUPFLTERFLOW1OUTPUTPSTREAMP4PINTERRUPFL_ERFLOWECE
#defRAM_TAP_DAINTERRUPFLTERFLOW1OUTPUTPSTREAMP4PINTERRUPFL_ERFLOWORA_FACTOR_MAS*6T 0INTERRUPFLTERFLOW1OUTPUTPSTREAMP5PINTERRUPFL_ERFLOWECE
#deDRAM_TAP_DAINTERRUPFLTERFLOW1OUTPUTPSTREAMP5PINTERRUPFL_ERFLOWdefine MV5AM_TAP_DAINTERRUPFL_ERFLOWdSCTOR__LEHSINTERRUPFL_ERFLOWECE
#deRRROUNDUSHIFT 0x0INTERRUPFL_ERFLOWdSCTOR__LEHSINTERRUPFL_ERFLOWCC_MVP_ASYe_RDI__SCLINTERRUPFL_ERFLOWCGLOBefiINTERRUPFL_ERFLOWECE
#de8RROUNDUSHIFT 0x0INTERRUPFL_ERFLOWdGLOBefiINTERRUPFL_ERFLOWCC_MVP_ASYNTER_RESETWALfiSLOefiCVUP_EHS_WALfiSLOefiCVUP_EHSNAG_T__fCOUfCOUSHIFT 0x0WALfiSLOefiCVUP_EHS_WALfiSLOefiCVUP_EHSSCL_COEF_RAM_TAP_DASTREAMP_YNCHRONIZf
#d
#SCTREAMP0P_YNCHRONIZf
#d
#LAG_MAS1AM_TAP_DASTREAMP_YNCHRONIZf
#d
#SCTREAMP0P_YNCHRONIZf
#d
#SCL_COEF_RAM_TAP_DASTREAMP_YNCHRONIZf
#d
#SCTREAMP1P_YNCHRONIZf
#d
#LAG_MAS2AM_TAP_DASTREAMP_YNCHRONIZf
#d
#SCTREAMP1P_YNCHRONIZf
#d
#CC_MVP_ASYNC_READ_ASTREAMP_YNCHRONIZf
#d
#SCTREAMP2P_YNCHRONIZf
#d
#LAG_MAS4NC_READ_ASTREAMP_YNCHRONIZf
#d
#SCTREAMP2P_YNCHRONIZf
#d
#C_WRITE_ADDR_MASK 0STREAMP_YNCHRONIZf
#d
#SCTREAMP3P_YNCHRONIZf
#d
#LAG_MAS8DR_MASK 0STREAMP_YNCHRONIZf
#d
#SCTREAMP3P_YNCHRONIZf
#d
#CC_MVP_AS3NC_READ_ASTREAMP_YNCHRONIZf
#d
#SCTREAMP4P_YNCHRONIZf
#d
#LAG_MAS1RAM_TAP_DASTREAMP_YNCHRONIZf
#d
#SCTREAMP4P_YNCHRONIZf
#d
#ORA_FACTOR_MAS*6T 0STREAMP_YNCHRONIZf
#d
#SCTREAMP5P_YNCHRONIZf
#d
#LAG_MAS2RAM_TAP_DASTREAMP_YNCHRONIZf
#d
#SCTREAMP5P_YNCHRONIZf
#d
#define MV5AM_TAP_DACORBNLOWEHSBASYNO_OVESSV_CORBNLOWEHSBASYNUNIL_LEMEN
ED_BITSSNAG_T__7nAM_TAP_DACORBNLOWEHSBASYNO_OVESSV_CORBNLOWEHSBASYNUNIL_LEMEN
ED_BITSSSCL_COEF_RAM_TAP_DACORBNLOWEHSBASYNO_OVESSV_CORBNLOWEHSBASYNO_OVESSVNAG_T__fCOUfC8RAM_TAP_DACORBNLOWEHSBASYNO_OVESSV_CORBNLOWEHSBASYNO_OVESSVdefine MV7AM_TAP_DACORBNUPPEHSBASYNO_OVESSV_CORBNUPPEHSBASYNO_OVESSVNAG_T__fCOUfCOUSHIFT 0x0CORBNUPPEHSBASYNO_OVESSV_CORBNUPPEHSBASYNO_OVESSVSCL_COEF_RAM_TAP_DACORBNUG__MVPOIP_EHSSCORBNUG__MVPOIP_EHS00
#define MVP_CONCORBNUG__MVPOIP_EHSSCORBNUG__MVPOIP_EHSSCL_COEF_RAM_TAP_DACORBNHEAD_POIP_EHSSCORBNHEAD_POIP_EHS00
#define MVP_CONCORBNHEAD_POIP_EHSSCORBNHEAD_POIP_EHSSCL_COEF_RAM_TAP_DACORBNHEAD_POIP_EHSSCORBNHEAD_POIP_EHSYNC_FLECE
#de8NDUSHIFT 0x0CORBNHEAD_POIP_EHSSCORBNHEAD_POIP_EHSYNC_FLSCL_COEF_ne MVP_CONCORBNACTOR__SHSCRBNMEMORY_ERROHSINTERRUPFLEASK 0x4000
#d1e MVP_CONCORBNACTOR__SHSCRBNMEMORY_ERROHSINTERRUPFLEASK 0xSCL_COEF_RAM_TAP_DACORBNACTOR__SHEASK 0xCORBNDMAHEAGIN0x4000
#d2AM_TAP_DACORBNACTOR__SHEASK 0xCORBNDMAHEAGIN0xCC_MVP_ASYNC_READ_ACORBN_ERFLOWdSCRBNMEMORY_ERROHSINDICf
#d
#LAG_MAS1AM_TAP_DACORBN_ERFLOWdSCRBNMEMORY_ERROHSINDICf
#d
#SCL_COEF_RAM_TAP_DACORBNSIZE _CORBNSIZE SET__SC3AM_TAP_DACORBNSIZE _CORBNSIZE SCL_COEF_RAM_TAP_DACORBNSIZE _CORBNSIZE CAPABILITY_NAG_T__fRAM_TAP_DACORBNSIZE _CORBNSIZE CAPABILITY_ORA_FACTOR_MAS*6T 0RIRBNLOWEHSBASYNO_OVESSVdRIRBNLOWEHSBASYNUNIL_LEMEN
ED_BITSSNAG_T__7nAM_TAP_DARIRBNLOWEHSBASYNO_OVESSVdRIRBNLOWEHSBASYNUNIL_LEMEN
ED_BITSSSCL_COEF_RAM_TAP_DARIRBNLOWEHSBASYNO_OVESSVdRIRBNLOWEHSBASYNO_OVESSVNAG_T__fCOUfC8RAM_TAP_DARIRBNLOWEHSBASYNO_OVESSVdRIRBNLOWEHSBASYNO_OVESSVdefine MV7AM_TAP_DARIRBNUPPEHSBASYNO_OVESSVSRIRBNUPPEHSBASYNO_OVESSVNAG_T__fCOUfCOUSHIFT 0x0RIRBNUPPEHSBASYNO_OVESSVSRIRBNUPPEHSBASYNO_OVESSVSCL_COEF_RAM_TAP_DARIRBNUG__MVPOIP_EHSSRIRBNUG__MVPOIP_EHS00
#define MVP_CONRIRBNUG__MVPOIP_EHSSRIRBNUG__MVPOIP_EHSSCL_COEF_RAM_TAP_DARIRBNUG__MVPOIP_EHSSRIRBNUG__MVPOIP_EHSYNC_FLECE
#de8NDUSHIFT 0x0RIRBNUG__MVPOIP_EHSSRIRBNUG__MVPOIP_EHSYNC_FLSCL_COEF_ne MVP_CONRNCPONSEVINTERRUPFLACUP_SON_RNCPONSEVINTERRUPFLACUP_S00
#define MVP_CONRNCPONSEVINTERRUPFLACUP_SON_RNCPONSEVINTERRUPFLACUP_SSCL_COEF_RAM_TAP_DARIRBNCCTOR__S RE_PONSEVINTERRUPFLACTOR__SET_MASK1AM_TAP_DARIRBNCCTOR__S RE_PONSEVINTERRUPFLACTOR__SSCL_COEF_RAM_TAP_DARIRBNCCTOR__S RIRBNDMAHEASK 0x4000
#d2AM_TAP_DARIRBNCCTOR__S RIRBNDMAHEASK 0xCC_MVP_ASYNC_READ_ARIRBNCCTOR__S RE_PONSEV2YRTRUNVINTERRUPFLACTOR__SET_MASK4NC_READ_ARIRBNCCTOR__S RE_PONSEV2YRTRUNVINTERRUPFLACTOR__SC_WRITE_ADDR_MASK 0RIRBN_ERFLOWdRE_PONSEVINTERRUPFLET_MASK1AM_TAP_DARIRBN_ERFLOWdRE_PONSEVINTERRUPFLSCL_COEF_RAM_TAP_DARIRBN_ERFLOWdRE_PONSEV2YRTRUNVINTERRUPFL_ERFLOWECE
#deR_MAS*6T 0RIRBN_ERFLOWdRE_PONSEV2YRTRUNVINTERRUPFL_ERFLOWC_WRITE_ADDR_MASK 0RIRBN_IZE _RIRBN_IZE SET__SC3AM_TAP_DARIRBN_IZE _RIRBN_IZE SCL_COEF_RAM_TAP_DARIRBN_IZE _RIRBN_IZE CAPABILITY_NAG_T__fRAM_TAP_DARIRBN_IZE _RIRBN_IZE CAPABILITY_ORA_FACTOR_MAS*6T 0IMMEDIAOFFeOMMfff0OUTPUTPINTERFACEBSIMMEDIAOFFeOMMfff0UG__MVYRTB_fff0PAYLOMASNAG_T__fCOUfCO_MAS*6T 0IMMEDIAOFFeOMMfff0OUTPUTPINTERFACEBSIMMEDIAOFFeOMMfff0UG__MVYRTB_fff0PAYLOMASSCL_COEF_RAM_TAP_DAIMMEDIAOFFeOMMfff0OUTPUTPINTERFACEBSIMMEDIAOFFeOMMfff0UG__MV_VDEC_O_OVESSVNAG_T__fRROUNDUSHIFT 0x0IMMEDIAOFFeOMMfff0OUTPUTPINTERFACEBSIMMEDIAOFFeOMMfff0UG__MV_VDEC_O_OVESSVCC_MVP_ASYcSHIFT 0x0IMMEDIAOFFeOMMfff0OUTPUTPINTERFACEB_MVP_ENIMMEDIAOFFeOMMfff0UG__MVNAG_T__fCOUSHIFT 0x0IMMEDIAOFFeOMMfff0OUTPUTPINTERFACEB_MVP_ENIMMEDIAOFFeOMMfff0UG__MVSCL_COEF_RAM_TAP_DAIMMEDIAOFFeOMMfff0OUTPUTPINTERFACEB_MVP_SIMMEDIAOFFeOMMfff0UG__MVNAG_T__fCOUfCOUSHIFT 0x0IMMEDIAOFFeOMMfff0OUTPUTPINTERFACEB_MVP_SIMMEDIAOFFeOMMfff0UG__MVSCL_COEF_RAM_TAP_DAIMMEDIAOFFRE_PONSEVINPUTPINTERFACEBSIMMEDIAOFFRE_PONSEVHEAD_NAG_T__fCOUfCOUSHIFT 0x0IMMEDIAOFFRE_PONSEVINPUTPINTERFACEBSIMMEDIAOFFRE_PONSEVHEAD_SCL_COEF_RAM_TAP_DAIMMEDIAOFFeOMMfff0_ERFLOWCIMMEDIAOFFeOMMfff0BUSYLET_MASK1AM_TAP_DAIMMEDIAOFFeOMMfff0_ERFLOWCIMMEDIAOFFeOMMfff0BUSYLSCL_COEF_RAM_TAP_DAIMMEDIAOFFeOMMfff0_ERFLOWCIMMEDIAOFFRE_ULT_VAL_D_NAG_T__2AM_TAP_DAIMMEDIAOFFeOMMfff0_ERFLOWCIMMEDIAOFFRE_ULT_VAL_D_CC_MVP_ASYNC_READ_ADMAHPOSI
#d
#LOWEHSBASYNO_OVESSVdDMAHPOSI
#d
#BUFFEf0EASK 0x4000
#dFMANUAL_SWDMAHPOSI
#d
#LOWEHSBASYNO_OVESSVdDMAHPOSI
#d
#BUFFEf0EASK 0xSCL_COEF_RAM_TAP_DADMAHPOSI
#d
#LOWEHSBASYNO_OVESSVdDMAHPOSI
#d
#LOWEHSBASYNUNIL_LEMEN
ED_BITSSNAG_T__7eAM_TAP_DADMAHPOSI
#d
#LOWEHSBASYNO_OVESSVdDMAHPOSI
#d
#LOWEHSBASYNUNIL_LEMEN
ED_BITSSCC_MVP_ASYNC_READ_ADMAHPOSI
#d
#LOWEHSBASYNO_OVESSVdDMAHPOSI
#d
#LOWEHSBASYNO_OVESSVNAG_T__fCOUfC8RAM_TAP_DADMAHPOSI
#d
#LOWEHSBASYNO_OVESSVdDMAHPOSI
#d
#LOWEHSBASYNO_OVESSVdefine MV7AM_TAP_DADMAHPOSI
#d
#UPPEHSBASYNO_OVESSVSDMAHPOSI
#d
#UPPEHSBASYNO_OVESSVNAG_T__fCOUfCOUSHIFT 0x0DMAHPOSI
#d
#UPPEHSBASYNO_OVESSVSDMAHPOSI
#d
#UPPEHSBASYNO_OVESSVSCL_COEF_RAM_TAP_DAWALfiSLOefiCVUP_EHSALIASS_WALfiSLOefiCVUP_EHSALIASSNAG_T__fCOUfCOUSHIFT 0x0WALfiSLOefiCVUP_EHSALIASS_WALfiSLOefiCVUP_EHSALIASSSCL_COEF_RAM_TAP_DAOUTPUTPCTREAMPDESCRIP__SCACTOR__Sfff0_ERFLOWCCTREAMPYNC_FLECE
#defAM_TAP_DAOUTPUTPCTREAMPDESCRIP__SCACTOR__Sfff0_ERFLOWCCTREAMPYNC_FLSCL_COEF_RAM_TAP_DAOUTPUTPCTREAMPDESCRIP__SCACTOR__Sfff0_ERFLOWCCTREAMPYU
#LAG_MAS2AM_TAP_DAOUTPUTPCTREAMPDESCRIP__SCACTOR__Sfff0_ERFLOWCCTREAMPYU
#CC_MVP_ASYNC_READ_AOUTPUTPSTREAMPDESCRIP__SCACTOR__Sfff0_ERFLOWCINTERRUPFLd
#CCL_LET#d
#EASK 0x4000
#d4NC_READ_AOUTPUTPSTREAMPDESCRIP__SCACTOR__Sfff0_ERFLOWCINTERRUPFLd
#CCL_LET#d
#EASK 0xC_WRITE_ADDR_MASK 0OUTPUTPSTREAMPDESCRIP__SCACTOR__Sfff0_ERFLOWCFIFOSERROHSINTERRUPFLEASK 0x4000
#d8DR_MASK 0OUTPUTPSTREAMPDESCRIP__SCACTOR__Sfff0_ERFLOWCFIFOSERROHSINTERRUPFLEASK 0xCC_MVP_AS3NC_READ_AOUTPUTPSTREAMPDESCRIP__SCACTOR__Sfff0_ERFLOWCDESCRIP__SCERROHSINTERRUPFLEASK 0x4000
#d1RAM_TAP_DAOUTPUTPCTREAMPDESCRIP__SCACTOR__Sfff0_ERFLOWCDESCRIP__SCERROHSINTERRUPFLEASK 0xORA_FACTOR_MAS*6T 0OUTPUTPCTREAMPDESCRIP__SCACTOR__Sfff0_ERFLOWCCTRIPYEACTOR__SET_MASK30R0RAM_TAP_DAOUTPUTPCTREAMPDESCRIP__SCACTOR__Sfff0_ERFLOWCCTRIPYEACTOR__SCC_MVP_ASY_SHIFT 0x0OUTPUTPCTREAMPDESCRIP__SCACTOR__Sfff0_ERFLOWCTRAFFIC_PRIORITY_NAG_T__40R0RAM_TAP_DAOUTPUTPCTREAMPDESCRIP__SCACTOR__Sfff0_ERFLOWCTRAFFIC_PRIORITY_CC_MVP_ASY2AM_TAP_DAOUTPUTPCTREAMPDESCRIP__SCACTOR__Sfff0_ERFLOWCCTREAMPNUMBERSNAG_T__fRROUNAM_TAP_DAOUTPUTPCTREAMPDESCRIP__SCACTOR__Sfff0_ERFLOWCCTREAMPNUMBERSCC_MVP_ASYR_MAS*6T 0OUTPUTPCTREAMPDESCRIP__SCACTOR__Sfff0_ERFLOWCBUFFEf0CCL_LET#d
#INTERRUPFL_ERFLOWECE
#deRRROUND_MAS*6T 0OUTPUTPCTREAMPDESCRIP__SCACTOR__Sfff0_ERFLOWCBUFFEf0CCL_LET#d
#INTERRUPFL_ERFLOWCC_MVP_ASYaDR_MASK 0OUTPUTPSTREAMPDESCRIP__SCACTOR__Sfff0_ERFLOWCFIFOSERROHSECE
#de8RROUNDDR_MASK 0OUTPUTPSTREAMPDESCRIP__SCACTOR__Sfff0_ERFLOWCFIFOSERROHSCC_MVP_ASYbAM_TAP_DAOUTPUTPCTREAMPDESCRIP__SCACTOR__Sfff0_ERFLOWCDESCRIP__SCERROHS4000
#dKOUROUNDDR_MASK 0OUTPUTPSTREAMPDESCRIP__SCACTOR__Sfff0_ERFLOWCDESCRIP__SCERROHSCC_MVP_ASYcSHIFT 0x0OUTPUTPSTREAMPDESCRIP__SCACTOR__Sfff0_ERFLOWCFIFOSHEADY_NAG_T__2OUROUNDDR_MASK 0OUTPUTPSTREAMPDESCRIP__SCACTOR__Sfff0_ERFLOWCFIFOSHEADY_CC_MVP_ASYdDR_MASK 0OUTPUTPSTREAMPDESCRIP__SCLINKHPOSI
#d
#INPCURREP_SBUFFEf0CLINKHPOSI
#d
#INPBUFFEf0NAG_T__fCOUfCOUSHIFT 0x0OUTPUTPSTREAMPDESCRIP__SCLINKHPOSI
#d
#INPCURREP_SBUFFEf0CLINKHPOSI
#d
#INPBUFFEf0SCL_COEF_RAM_TAP_DAOUTPUTPCTREAMPDESCRIP__SCAYCLIC_BUFFEf0LENGTH_CAYCLIC_BUFFEf0LENGTH_NAG_T__fCOUfCOUSHIFT 0x0OUTPUTPSTREAMPDESCRIP__SCAYCLIC_BUFFEf0LENGTH_CAYCLIC_BUFFEf0LENGTH_SCL_COEF_RAM_TAP_DAOUTPUTPCTREAMPDESCRIP__SCLAST_VAL_D__MVP_ENLAST_VAL_D__MVP_E00
#define MVP_CONOUTPUTPCTREAMPDESCRIP__SCLAST_VAL_D__MVP_ENLAST_VAL_D__MVP_ESCL_COEF_RAM_TAP_DAOUTPUTPCTREAMPDESCRIP__SCFIFOS_IZE _FIFOS_IZE NAG_T__fCOUSHIFT 0x0OUTPUTPSTREAMPDESCRIP__SCFIFOS_IZE _FIFOS_IZE SCL_COEF_RAM_TAP_DAOUTPUTPCTREAMPDESCRIP__SCFO8MATVCNUMBERSOFIe MVNELSSNAG_T__fAM_TAP_DAOUTPUTPCTREAMPDESCRIP__SCFO8MATVCNUMBERSOFIe MVNELSSSCL_COEF_RAM_TAP_DAOUTPUTPCTREAMPDESCRIP__SCFO8MATVCBITSSPEHSSAL_LESLAG_MAS7RAM_TAP_DAOUTPUTPCTREAMPDESCRIP__SCFO8MATVCBITSSPEHSSAL_LESORA_FACTOR_MAS*6T 0OUTPUTPCTREAMPDESCRIP__SCFO8MATVCSAL_LESBASYNDIVISOR_4000
#d7NDDR_MASK 0OUTPUTPSTREAMPDESCRIP__SCFO8MATVCSAL_LESBASYNDIVISOR_ MVP_DEBU8MANUAL_SWOUTPUTPSTREAMPDESCRIP__SCFO8MATVCSAL_LESBASYNMULTI_LESLAG_MAS38NDDR_MASK 0OUTPUTPSTREAMPDESCRIP__SCFO8MATVCSAL_LESBASYNMULTI_LES MVP_DEBUbAM_TAP_DAOUTPUTPCTREAMPDESCRIP__SCFO8MATVCSAL_LESBASYNRAOFFECE
#deRRROAM_TAP_DAOUTPUTPCTREAMPDESCRIP__SCFO8MATVCSAL_LESBASYNRAOFF MVP_DEBUeAM_TAP_DAOUTPUTPCTREAMPDESCRIP__SCBDLVPOIP_EHSLOWEHSBASYNO_OVESSVdBUFFEf0DESCRIP__SCLIST_LOWEHSBASYNO_OVESSVUNIL_LEMEN
ED_BITSSNAG_T__7nAM_TAP_DAOUTPUTPCTREAMPDESCRIP__SCBDLVPOIP_EHSLOWEHSBASYNO_OVESSVdBUFFEf0DESCRIP__SCLIST_LOWEHSBASYNO_OVESSVUNIL_LEMEN
ED_BITSSSCL_COEF_RAM_TAP_DAOUTPUTPCTREAMPDESCRIP__SCBDLVPOIP_EHSLOWEHSBASYNO_OVESSVdBUFFEf0DESCRIP__SCLIST_LOWEHSBASYNO_OVESSVNAG_T__fCOUfC8RAM_TAP_DAOUTPUTPCTREAMPDESCRIP__SCBDLVPOIP_EHSLOWEHSBASYNO_OVESSVdBUFFEf0DESCRIP__SCLIST_LOWEHSBASYNO_OVESSVdefine MV7AM_TAP_DAOUTPUTPCTREAMPDESCRIP__SCBDLVPOIP_EHSUPPEHSBASYNO_OVESSVSBUFFEf0DESCRIP__SCLIST_UPPEHSBASYNO_OVESSVNAG_T__fCOUfCOUSHIFT 0x0OUTPUTPCTREAMPDESCRIP__SCBDLVPOIP_EHSUPPEHSBASYNO_OVESSVSBUFFEf0DESCRIP__SCLIST_UPPEHSBASYNO_OVESSVSCL_COEF_RAM_TAP_DAOUTPUTPCTREAMPDESCRIP__SCLINKHPOSI
#d
#INPCURREP_SBUFFEf0ALIASSSLINKHPOSI
#d
#INPBUFFEf0ALIASSNAG_T__fCOUfCOUSHIFT 0x0OUTPUTPCTREAMPDESCRIP__SCLINKHPOSI
#d
#INPCURREP_SBUFFEf0ALIASSSLINKHPOSI
#d
#INPBUFFEf0ALIASSSCL_COEF_RAM_TAP_DAAZENDPOIP_RIMMEDIAOFFeOMMfff0OUTPUTPINTERFACEB_MVP_ENIMMEDIAOFFeOMMfff0UG__MVNAG_T__fCOUSHIFT 0x0AZENDPOIP_RIMMEDIAOFFeOMMfff0OUTPUTPINTERFACEB_MVP_ENIMMEDIAOFFeOMMfff0UG__MVSCL_COEF_RAM_TAP_DAAZENDPOIP_RIMMEDIAOFFeOMMfff0OUTPUTPINTERFACEB_MVP_SIMMEDIAOFFeOMMfff0UG__MVNAG_T__fCOUfCOUSHIFT 0x0AZENDPOIP_RIMMEDIAOFFeOMMfff0OUTPUTPINTERFACEB_MVP_SIMMEDIAOFFeOMMfff0UG__MVSCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_CCTSCL_ERSPARAMETER_AUDIO WIDGETFCAPABILITIESVCAUDIO e MVNELL_APABILITIESVP_DIS_R1AM_TAP_DAAZALIA_F2L_VDEC_CCTSCL_ERSPARAMETER_AUDIO WIDGETFCAPABILITIESVCAUDIO e MVNELL_APABILITIESVSCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_CCTSCL_ERSPARAMETER_AUDIO WIDGETFCAPABILITIESVCINPUTPAL_LIFIERSPYNC_P_S00
#def2AM_TAP_DAAZALIA_F2L_VDEC_CCTSCL_ERSPARAMETER_AUDIO WIDGETFCAPABILITIESVCINPUTPAL_LIFIERSPYNC_P_SCC_MVP_ASYNC_READ_AAZALIA_F2L_VDEC_CCTSCL_ERSPARAMETER_AUDIO WIDGETFCAPABILITIESVCOUTPUTPAL_LIFIERSPYNC_P_S00
#defR_MAS*6T 0AZALIA_F2L_VDEC_CCTSCL_ERSPARAMETER_AUDIO WIDGETFCAPABILITIESVCOUTPUTPAL_LIFIERSPYNC_P_SC_WRITE_ADDR_MASK 0AZALIA_F2L_VDEC_CCTSCL_ERSPARAMETER_AUDIO WIDGETFCAPABILITIESVCAL_LIFIERSPARAMETER_2YRTRISCL4000
#d8DR_MASK 0AZALIA_F2L_VDEC_CCTSCL_ERSPARAMETER_AUDIO WIDGETFCAPABILITIESVCAL_LIFIERSPARAMETER_2YRTRISCLCC_MVP_AS3NC_READ_AAZALIA_F2L_VDEC_CCTSCL_ERSPARAMETER_AUDIO WIDGETFCAPABILITIESVCFO8MATV2YRTRISCL4000
#dY_SHIFT 0x0AZALIA_F2L_VDEC_CCTSCL_ERSPARAMETER_AUDIO WIDGETFCAPABILITIESVCFO8MATV2YRTRISCLORA_FACTOR_MAS*6T 0AZALIA_F2L_VDEC_CCTSCL_ERSPARAMETER_AUDIO WIDGETFCAPABILITIESVCCTRIPYELAG_MAS2RAM_TAP_DAAZALIA_F2L_VDEC_CCTSCL_ERSPARAMETER_AUDIO WIDGETFCAPABILITIESVCCTRIPYEdefine MV5AM_TAP_DAAZALIA_F2L_VDEC_CCTSCL_ERSPARAMETER_AUDIO WIDGETFCAPABILITIESVCPROCESS_INIWIDGETFECE
#deRRAM_TAP_DAAZALIA_F2L_VDEC_CCTSCL_ERSPARAMETER_AUDIO WIDGETFCAPABILITIESVCPROCESS_INIWIDGETFdefine MV6AM_TAP_DAAZALIA_F2L_VDEC_CCTSCL_ERSPARAMETER_AUDIO WIDGETFCAPABILITIESVCUNSOLICITED_RNCPONSEVCAPABILITY_NAG_T__8RAM_TAP_DAAZALIA_F2L_VDEC_CCTSCL_ERSPARAMETER_AUDIO WIDGETFCAPABILITIESVCUNSOLICITED_RNCPONSEVCAPABILITY_define MV7AM_TAP_DAAZALIA_F2L_VDEC_CCTSCL_ERSPARAMETER_AUDIO WIDGETFCAPABILITIESVCCCTNEC
#d
#LIST_4000
#dKOOAM_TAP_DAAZALIA_F2L_VDEC_CCTSCL_ERSPARAMETER_AUDIO WIDGETFCAPABILITIESVCCCTNEC
#d
#LIST_ MVP_DEBU8MANUAL_SWAZALIA_F2L_VDEC_CCTSCL_ERSPARAMETER_AUDIO WIDGETFCAPABILITIESVCDIGITAL_NAG_T__2OUMANUAL_SWAZALIA_F2L_VDEC_CCTSCL_ERSPARAMETER_AUDIO WIDGETFCAPABILITIESVCDIGITAL_ MVP_DEBU9NC_READ_AAZALIA_F2L_VDEC_CCTSCL_ERSPARAMETER_AUDIO WIDGETFCAPABILITIESVCPOWEHSACTOR__SET_MASK4OUMANUAL_SWAZALIA_F2L_VDEC_CCTSCL_ERSPARAMETER_AUDIO WIDGETFCAPABILITIESVCPOWEHSACTOR__S MVP_DEBUaNC_READ_AAZALIA_F2L_VDEC_CCTSCL_ERSPARAMETER_AUDIO WIDGETFCAPABILITIESVCLR_SWAPSECE
#de8RRNC_READ_AAZALIA_F2L_VDEC_CCTSCL_ERSPARAMETER_AUDIO WIDGETFCAPABILITIESVCLR_SWAPS MVP_DEBUbAM_TAP_DAAZALIA_F2L_VDEC_CCTSCL_ERSPARAMETER_AUDIO WIDGETFCAPABILITIESVCAUDIO WIDGETFCAPABILITIESVDELAY_NAG_T__fRRRRAM_TAP_DAAZALIA_F2L_VDEC_CCTSCL_ERSPARAMETER_AUDIO WIDGETFCAPABILITIESVCAUDIO WIDGETFCAPABILITIESVDELAY_CC_MVP_ASY_SHIFT 0x0AZALIA_F2L_VDEC_CCTSCL_ERSPARAMETER_AUDIO WIDGETFCAPABILITIESVCTYPESNAG_T__fRRRRRAM_TAP_DAAZALIA_F2L_VDEC_CCTSCL_ERSPARAMETER_AUDIO WIDGETFCAPABILITIESVCTYPESCC_MVP_ASYR_MAS*6T 0AZALIA_F2L_VDEC_CCTSCL_ERSPARAMETER_SUPPORTED_SIZE RAOFSS1AUDIO RAOFFCAPABILITIESVP_DIS_READAM_TAP_DAAZALIA_F2L_VDEC_CCTSCL_ERSPARAMETER_SUPPORTED_SIZE RAOFSS1AUDIO RAOFFCAPABILITIESVSCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_CCTSCL_ERSPARAMETER_SUPPORTED_SIZE RAOFSS1AUDIO BITFCAPABILITIESVP_DIS_R1UNTER_RDI__SCLAZALIA_F2L_VDEC_CCTSCL_ERSPARAMETER_SUPPORTED_SIZE RAOFSS1AUDIO BITFCAPABILITIESVCC_MVP_ASY_SHIFT 0x0AZALIA_F2L_VDEC_CCTSCL_ERSPARAMETER_STREAM_FO8MATSSSCTREAM_FO8MATSSNAG_T__fCOUfCOUSHIFT 0x0AZALIA_F2L_VDEC_CCTSCL_ERSPARAMETER_STREAM_FO8MATSSSCTREAM_FO8MATSSSCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_CCTSCL_ERSCCTOR__SCCTSCL_ERSFO8MATVCNUMBERSOFIe MVNELSSNAG_T__fAM_TAP_DAAZALIA_F2L_VDEC_CCTSCL_ERSCCTOR__SCCTSCL_ERSFO8MATVCNUMBERSOFIe MVNELSSSCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_CCTSCL_ERSCCTOR__SCCTSCL_ERSFO8MATVCBITSSPEHSSAL_LESLAG_MAS7RAM_TAP_DAAZALIA_F2L_VDEC_CCTSCL_ERSCCTOR__SCCTSCL_ERSFO8MATVCBITSSPEHSSAL_LESORA_FACTOR_MAS*6T 0AZALIA_F2L_VDEC_CCTSCL_ERSCCTOR__SCCTSCL_ERSFO8MATVCSAL_LESBASYNDIVISOR_4000
#d7NDDR_MASK 0AZALIA_F2L_VDEC_CCTSCL_ERSCCTOR__SCCTSCL_ERSFO8MATVCSAL_LESBASYNDIVISOR_ MVP_DEBU8MANUAL_SWAZALIA_F2L_VDEC_CCTSCL_ERSCCTOR__SCCTSCL_ERSFO8MATVCSAL_LESBASYNMULTI_LESLAG_MAS38NDDR_MASK 0AZALIA_F2L_VDEC_CCTSCL_ERSCCTOR__SCCTSCL_ERSFO8MATVCSAL_LESBASYNMULTI_LES MVP_DEBUbAM_TAP_DAAZALIA_F2L_VDEC_CCTSCL_ERSCCTOR__SCCTSCL_ERSFO8MATVCSAL_LESBASYNRAOFFECE
#deRRROAM_TAP_DAAZALIA_F2L_VDEC_CCTSCL_ERSCCTOR__SCCTSCL_ERSFO8MATVCSAL_LESBASYNRAOFF MVP_DEBUeAM_TAP_DAAZALIA_F2L_VDEC_CCTSCL_ERSCCTOR__SCCTSCL_ERSFO8MATVCSTREAM_TYPESNAG_T__8RROAM_TAP_DAAZALIA_F2L_VDEC_CCTSCL_ERSCCTOR__SCCTSCL_ERSFO8MATVCSTREAM_TYPESSCL_COEF_ne MVP_CONAZALIA_F2L_VDEC_CCTSCL_ERSCCTOR__SCCTSCL_ERSFO8MATVCSTREAM_TYPESRSNAG_T__8RROAM_TAP_DAAZALIA_F2L_VDEC_CCTSCL_ERSCCTOR__SCCTSCL_ERSFO8MATVCSTREAM_TYPESRSSCL_COEF_ne MVP_CONAZALIA_F2L_VDEC_CCTSCL_ERSCCTOR__SC MVNELLSTREAM__D_CC MVNELL_D_NAG_T__fe MVP_CONAZALIA_F2L_VDEC_CCTSCL_ERSCCTOR__SC MVNELLSTREAM__D_CC MVNELL_D_SCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_CCTSCL_ERSCCTOR__SC MVNELLSTREAM__D_CSTREAM__D_NAG_T__fRAM_TAP_DAAZALIA_F2L_VDEC_CCTSCL_ERSCCTOR__SC MVNELLSTREAM__D_CSTREAM__D_ORA_FACTOR_MAS*6T 0AZALIA_F2L_VDEC_CCTSCL_ERSCCTOR__SDIGITAL_CCTSCL_ERSSDIGE
#LAG_MAS1AM_TAP_DAAZALIA_F2L_VDEC_CCTSCL_ERSCCTOR__SDIGITAL_CCTSCL_ERSSDIGE
#SCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_CCTSCL_ERSCCTOR__SDIGITAL_CCTSCL_ERSSVS00
#def2AM_TAP_DAAZALIA_F2L_VDEC_CCTSCL_ERSCCTOR__SDIGITAL_CCTSCL_ERSSVSCC_MVP_ASYNC_READ_AAZALIA_F2L_VDEC_CCTSCL_ERSCCTOR__SDIGITAL_CCTSCL_ERSSVCFGS00
#defR_MAS*6T 0AZALIA_F2L_VDEC_CCTSCL_ERSCCTOR__SDIGITAL_CCTSCL_ERSSVCFGSC_WRITE_ADDR_MASK 0AZALIA_F2L_VDEC_CCTSCL_ERSCCTOR__SDIGITAL_CCTSCL_ERSSPRCL4000
#d8DR_MASK 0AZALIA_F2L_VDEC_CCTSCL_ERSCCTOR__SDIGITAL_CCTSCL_ERSSPRCLCC_MVP_AS3NC_READ_AAZALIA_F2L_VDEC_CCTSCL_ERSCCTOR__SDIGITAL_CCTSCL_ERSSCOPYL4000
#dY_SHIFT 0x0AZALIA_F2L_VDEC_CCTSCL_ERSCCTOR__SDIGITAL_CCTSCL_ERSSCOPYLORA_FACTOR_MAS*6T 0AZALIA_F2L_VDEC_CCTSCL_ERSCCTOR__SDIGITAL_CCTSCL_ERSSNd
#AUDIO LAG_MAS2RAM_TAP_DAAZALIA_F2L_VDEC_CCTSCL_ERSCCTOR__SDIGITAL_CCTSCL_ERSSNd
#AUDIO define MV5AM_TAP_DAAZALIA_F2L_VDEC_CCTSCL_ERSCCTOR__SDIGITAL_CCTSCL_ERSSPROFECE
#deRRAM_TAP_DAAZALIA_F2L_VDEC_CCTSCL_ERSCCTOR__SDIGITAL_CCTSCL_ERSSPROFdefine MV6AM_TAP_DAAZALIA_F2L_VDEC_CCTSCL_ERSCCTOR__SDIGITAL_CCTSCL_ERSSL_NAG_T__8RAM_TAP_DAAZALIA_F2L_VDEC_CCTSCL_ERSCCTOR__SDIGITAL_CCTSCL_ERSSL_define MV7AM_TAP_DAAZALIA_F2L_VDEC_CCTSCL_ERSCCTOR__SDIGITAL_CCTSCL_ERSSCCSNAG_T__7nROAM_TAP_DAAZALIA_F2L_VDEC_CCTSCL_ERSCCTOR__SDIGITAL_CCTSCL_ERSSCCS MVP_DEBU8MANUAL_SWAZALIA_F2L_VDEC_CCTSCL_ERSCCTOR__SDIGITAL_CCTSCL_ERSSKEEPALIV0x4000
#d8RROUNMANUAL_SWAZALIA_F2L_VDEC_CCTSCL_ERSCCTOR__SDIGITAL_CCTSCL_ERSSKEEPALIV0xCC_MVP_ASY7AM_TAP_DAAZALIA_F2L_VDEC_CCTSCL_ERSCCTOR__SDIGITAL_CCTSCL_ERS2SSCCSNAG_T__7nAM_TAP_DAAZALIA_F2L_VDEC_CCTSCL_ERSCCTOR__SDIGITAL_CCTSCL_ERS2SSCCSSCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_CCTSCL_ERSCCTOR__SDIGITAL_CCTSCL_ERS3SSKEEPALIV0x4000
#d8RAM_TAP_DAAZALIA_F2L_VDEC_CCTSCL_ERSCCTOR__SDIGITAL_CCTSCL_ERS3SSKEEPALIV0xdefine MV7AM_TAP_DAAZALIA_F2L_VDEC_CCTSCL_ERSCTRIPYEACTOR__SCCTRIPYEACTOR__SET_MASK3AM_TAP_DAAZALIA_F2L_VDEC_CCTSCL_ERSCTRIPYEACTOR__SCCTRIPYEACTOR__SSCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_CCTSCL_ERSCTRIPYEACTOR__SCCTRIPYEAAPABILITY_NAG_T__7RROUNMANUAL_SWAZALIA_F2L_VDEC_CCTSCL_ERSCTRIPYEACTOR__SCCTRIPYEAAPABILITY_CC_MVP_ASYR_MAS*6T 0AZALIA_F2L_VDEC_CCTSCL_ERSACTOR__SRAMPNRAOFF RAMPNRAOFF00
#define MVP_CONAZALIA_F2L_VDEC_CCTSCL_ERSACTOR__SRAMPNRAOFF RAMPNRAOFFSCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_CCTSCL_ERSCCTOR__SGTC_EMBEDD_INISPYNC_P_f
#d
#TIME_EMBEDD_INIEASK 0x4000
#dFMANUAL_SWAZALIA_F2L_VDEC_CCTSCL_ERSCCTOR__SGTC_EMBEDD_INISPYNC_P_f
#d
#TIME_EMBEDD_INIEASK 0xSCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_CCTSCL_ERSCCTOR__SGTC_EMBEDD_INISPYNC_P_f
#d
#TIME_OFFC_FFe MVCND_NAG_T__2AM_TAP_DAAZALIA_F2L_VDEC_CCTSCL_ERSCCTOR__SGTC_EMBEDD_INISPYNC_P_f
#d
#TIME_OFFC_FFe MVCND_CC_MVP_ASYNC_READ_AAZALIA_F2L_VDEC_CCTSCL_ERSCCTOR__SGTC_EMBEDD_INISPYNC_P_f
#d
#TIME_EMBEDD_INIGROUP_LAG_MAS7RAM_TAP_DAAZALIA_F2L_VDEC_CCTSCL_ERSCCTOR__SGTC_EMBEDD_INISPYNC_P_f
#d
#TIME_EMBEDD_INIGROUP_ORA_FACTOR_MAS*6T 0AZALIA_F2L_VDEC_PINSPARAMETER_AUDIO WIDGETFCAPABILITIESVCAUDIO e MVNELL_APABILITIESVP_DIS_R1AM_TAP_DAAZALIA_F2L_VDEC_PINSPARAMETER_AUDIO WIDGETFCAPABILITIESVCAUDIO e MVNELL_APABILITIESVSCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_PINSPARAMETER_AUDIO WIDGETFCAPABILITIESVCINPUTPAL_LIFIERSPYNC_P_S00
#def2AM_TAP_DAAZALIA_F2L_VDEC_PINSPARAMETER_AUDIO WIDGETFCAPABILITIESVCINPUTPAL_LIFIERSPYNC_P_SCC_MVP_ASYNC_READ_AAZALIA_F2L_VDEC_PINSPARAMETER_AUDIO WIDGETFCAPABILITIESVCOUTPUTPAL_LIFIERSPYNC_P_S00
#defR_MAS*6T 0AZALIA_F2L_VDEC_PINSPARAMETER_AUDIO WIDGETFCAPABILITIESVCOUTPUTPAL_LIFIERSPYNC_P_SC_WRITE_ADDR_MASK 0AZALIA_F2L_VDEC_PINSPARAMETER_AUDIO WIDGETFCAPABILITIESVCAL_LIFIERSPARAMETER_2YRTRISCL4000
#d8DR_MASK 0AZALIA_F2L_VDEC_PINSPARAMETER_AUDIO WIDGETFCAPABILITIESVCAL_LIFIERSPARAMETER_2YRTRISCLCC_MVP_AS3NC_READ_AAZALIA_F2L_VDEC_PINSPARAMETER_AUDIO WIDGETFCAPABILITIESVCCTRIPYELAG_MAS2RAM_TAP_DAAZALIA_F2L_VDEC_PINSPARAMETER_AUDIO WIDGETFCAPABILITIESVCCTRIPYEdefine MV5AM_TAP_DAAZALIA_F2L_VDEC_PINSPARAMETER_AUDIO WIDGETFCAPABILITIESVCPROCESS_INIWIDGETFECE
#deRRAM_TAP_DAAZALIA_F2L_VDEC_PINSPARAMETER_AUDIO WIDGETFCAPABILITIESVCPROCESS_INIWIDGETFdefine MV6AM_TAP_DAAZALIA_F2L_VDEC_PINSPARAMETER_AUDIO WIDGETFCAPABILITIESVCUNSOLICITED_RNCPONSEVCAPABILITY_NAG_T__8RAM_TAP_DAAZALIA_F2L_VDEC_PINSPARAMETER_AUDIO WIDGETFCAPABILITIESVCUNSOLICITED_RNCPONSEVCAPABILITY_define MV7AM_TAP_DAAZALIA_F2L_VDEC_PINSPARAMETER_AUDIO WIDGETFCAPABILITIESVCCCTNEC
#d
#LIST_4000
#dKOOAM_TAP_DAAZALIA_F2L_VDEC_PINSPARAMETER_AUDIO WIDGETFCAPABILITIESVCCCTNEC
#d
#LIST_ MVP_DEBU8MANUAL_SWAZALIA_F2L_VDEC_PINSPARAMETER_AUDIO WIDGETFCAPABILITIESVCDIGITAL_NAG_T__2OUMANUAL_SWAZALIA_F2L_VDEC_PINSPARAMETER_AUDIO WIDGETFCAPABILITIESVCDIGITAL_ MVP_DEBU9NC_READ_AAZALIA_F2L_VDEC_PINSPARAMETER_AUDIO WIDGETFCAPABILITIESVCPOWEHSACTOR__SET_MASK4OUMANUAL_SWAZALIA_F2L_VDEC_PINSPARAMETER_AUDIO WIDGETFCAPABILITIESVCPOWEHSACTOR__S MVP_DEBUaNC_READ_AAZALIA_F2L_VDEC_PINSPARAMETER_AUDIO WIDGETFCAPABILITIESVCLR_SWAPSECE
#de8RRNC_READ_AAZALIA_F2L_VDEC_PINSPARAMETER_AUDIO WIDGETFCAPABILITIESVCLR_SWAPS MVP_DEBUbAM_TAP_DAAZALIA_F2L_VDEC_PINSPARAMETER_AUDIO WIDGETFCAPABILITIESVCAUDIO WIDGETFCAPABILITIESVDELAY_NAG_T__fRRRRAM_TAP_DAAZALIA_F2L_VDEC_PINSPARAMETER_AUDIO WIDGETFCAPABILITIESVCAUDIO WIDGETFCAPABILITIESVDELAY_CC_MVP_ASY_SHIFT 0x0AZALIA_F2L_VDEC_PINSPARAMETER_AUDIO WIDGETFCAPABILITIESVCTYPESNAG_T__fRRRRRAM_TAP_DAAZALIA_F2L_VDEC_PINSPARAMETER_AUDIO WIDGETFCAPABILITIESVCTYPESCC_MVP_ASYR_MAS*6T 0AZALIA_F2L_VDEC_PINSPARAMETER_CAPABILITIESVCIMPEDANCE_C_NSEVCAPAB 0x4000
#dFMANUAL_SWAZALIA_F2L_VDEC_PINSPARAMETER_CAPABILITIESVCIMPEDANCE_C_NSEVCAPAB 0xSCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_PINSPARAMETER_CAPABILITIESVCTRIGGEHSYNQUIRND_NAG_T__2AM_TAP_DAAZALIA_F2L_VDEC_PINSPARAMETER_CAPABILITIESVCTRIGGEHSYNQUIRND_CC_MVP_ASYNC_READ_AAZALIA_F2L_VDEC_PINSPARAMETER_CAPABILITIESVCJACKVDETEC
#d
#CAPABILITY_NAG_T__R_MAS*6T 0AZALIA_F2L_VDEC_PINSPARAMETER_CAPABILITIESVCJACKVDETEC
#d
#CAPABILITY_C_WRITE_ADDR_MASK 0AZALIA_F2L_VDEC_PINSPARAMETER_CAPABILITIESVCHEADPHONE_DRIV0xCAPAB 0x4000
#d8MANUAL_SWAZALIA_F2L_VDEC_PINSPARAMETER_CAPABILITIESVCHEADPHONE_DRIV0xCAPAB 0xCC_MVP_AS3NC_READ_AAZALIA_F2L_VDEC_PINSPARAMETER_CAPABILITIESVCOUTPUTPCAPAB 0x4000
#dFRAM_TAP_DAAZALIA_F2L_VDEC_PINSPARAMETER_CAPABILITIESVCOUTPUTPCAPAB 0xORA_FACTOR_MAS*6T 0AZALIA_F2L_VDEC_PINSPARAMETER_CAPABILITIESVCINPUTPCAPAB 0x4000
#d2RAM_TAP_DAAZALIA_F2L_VDEC_PINSPARAMETER_CAPABILITIESVCINPUTPCAPAB 0xdefine MV5AM_TAP_DAAZALIA_F2L_VDEC_PINSPARAMETER_CAPABILITIESVCBALANCED_I_O_PINSFECE
#deRRAM_TAP_DAAZALIA_F2L_VDEC_PINSPARAMETER_CAPABILITIESVCBALANCED_I_O_PINSFdefine MV6AM_TAP_DAAZALIA_F2L_VDEC_PINSPARAMETER_CAPABILITIESVCHDMI_NAG_T__8RAM_TAP_DAAZALIA_F2L_VDEC_PINSPARAMETER_CAPABILITIESVCHDMI_define MV7AM_TAP_DAAZALIA_F2L_VDEC_PINSPARAMETER_CAPABILITIESVCVREFSACTOR__SET_MASKinRRAM_TAP_DAAZALIA_F2L_VDEC_PINSPARAMETER_CAPABILITIESVCVREFSACTOR__S MVP_DEBU8MANUAL_SWAZALIA_F2L_VDEC_PINSPARAMETER_CAPABILITIESVCEAPDPCAPAB 0x4000
#dFRRRRAM_TAP_DAAZALIA_F2L_VDEC_PINSPARAMETER_CAPABILITIESVCEAPDPCAPAB 0xCC_MVP_ASY_SHIFT 0x0AZALIA_F2L_VDEC_PINSPARAMETER_CAPABILITIESVCDPx4000
#dFRRRRRRAM_TAP_DAAZALIA_F2L_VDEC_PINSPARAMETER_CAPABILITIESVCDPRCC_MVP_ASY8MANUAL_SWAZALIA_F2L_VDEC_PINSPARAMETER_CCTNEC
#d
#LIST_LENGTH_CACTNEC
#d
#LIST_LENGTH_NAG_T__fCOUfCOUSHIFT 0x0AZALIA_F2L_VDEC_PINSPARAMETER_CCTNEC
#d
#LIST_LENGTH_CACTNEC
#d
#LIST_LENGTH_SCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SRNCPONSEVCCTNEC
#d
#LIST__P_RY_CACTNEC
#d
#LIST__P_RY_NAG_T__fCOUfCOUSHIFT 0x0AZALIA_F2L_VDEC_PINSACTOR__SRNCPONSEVCCTNEC
#d
#LIST__P_RY_CACTNEC
#d
#LIST__P_RY_SCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SWIDGETFCCTOR__SHOUTLEASK 0x4000
#d4RAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SWIDGETFCCTOR__SHOUTLEASK 0xdefine MV6AM_TAP_DAAZALIA_F2L_VDEC_PINSCCTOR__SUNSOLICITED_RNCPONSEV_TAGLECE
#de3E_MAS*6T 0AZALIA_F2L_VDEC_PINSCCTOR__SUNSOLICITED_RNCPONSEV_TAGLSCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SUNSOLICITED_RNCPONSEV_EASK 0x4000
#d8RAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SUNSOLICITED_RNCPONSEV_EASK 0xdefine MV7AM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SRNCPONSEVPINSC_NSEVCIMPEDANCE_C_NSEVNAG_T__7nOUfCOUSHIFT 0x0AZALIA_F2L_VDEC_PINSACTOR__SRNCPONSEVPINSC_NSEVCIMPEDANCE_C_NSEVSCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SRNCPONSEVPINSC_NSEVCPYNC_PCEB_ETEC
SECE
#de8RROUNDRAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SRNCPONSEVPINSC_NSEVCPYNC_PCEB_ETEC
SCC_MVP_ASYUSHIFT 0x0AZALIA_F2L_VDEC_PINSACTOR__SRNCPONSEVCCTFIGURf
#d
#DEFAULT_SC_QU_PCEBNAG_T__fe MVP_CONAZALIA_F2L_VDEC_PINSACTOR__SRNCPONSEVCCTFIGURf
#d
#DEFAULT_SC_QU_PCEBSCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SRNCPONSEVCCTFIGURf
#d
#DEFAULT_SDEFAULT_ASSOCIf
#d
#LAG_MASfRAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SRNCPONSEVCCTFIGURf
#d
#DEFAULT_SDEFAULT_ASSOCIf
#d
#ORA_FACTOR_MAS*6T 0AZALIA_F2L_VDEC_PINSACTOR__SRNCPONSEVCCTFIGURf
#d
#DEFAULT_SMISCSNAG_T__fRR_MAS*6T 0AZALIA_F2L_VDEC_PINSACTOR__SRNCPONSEVCCTFIGURf
#d
#DEFAULT_SMISCS MVP_DEBU8MANUAL_SWAZALIA_F2L_VDEC_PINSACTOR__SRNCPONSEVCCTFIGURf
#d
#DEFAULT_SCOLORSNAG_T__fRROMANUAL_SWAZALIA_F2L_VDEC_PINSACTOR__SRNCPONSEVCCTFIGURf
#d
#DEFAULT_SCOLORS MVP_DEBUcMANUAL_SWAZALIA_F2L_VDEC_PINSACTOR__SRNCPONSEVCCTFIGURf
#d
#DEFAULT_SCOTNEC
#d
#TYPESNAG_T__fRRRRMANUAL_SWAZALIA_F2L_VDEC_PINSACTOR__SRNCPONSEVCCTFIGURf
#d
#DEFAULT_SCOTNEC
#d
#TYPESCC_MVP_ASY_SHIFT 0x0AZALIA_F2L_VDEC_PINSACTOR__SRNCPONSEVCCTFIGURf
#d
#DEFAULT_SDEFAULT_DEVICESNAG_T__fRRRRRAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SRNCPONSEVCCTFIGURf
#d
#DEFAULT_SDEFAULT_DEVICESCC_MVP_ASYR_MAS*6T 0AZALIA_F2L_VDEC_PINSACTOR__SRNCPONSEVCCTFIGURf
#d
#DEFAULT_SLOCf
#d
#LAG_MAS3nRRRRRRAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SRNCPONSEVCCTFIGURf
#d
#DEFAULT_SLOCf
#d
#CC_MVP_ASY8MANUAL_SWAZALIA_F2L_VDEC_PINSACTOR__SRNCPONSEVCCTFIGURf
#d
#DEFAULT_SPORTSCCTNEC
#VITY_LAG_MAScRROUNDRAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SRNCPONSEVCCTFIGURf
#d
#DEFAULT_SPORTSCCTNEC
#VITY_CC_MVP_ASYeAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SRNCPONSEVCCTFIGURf
#d
#DEFAULT_2_SMISCSNAG_T__fAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SRNCPONSEVCCTFIGURf
#d
#DEFAULT_2_SMISCSSCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SRNCPONSEVCCTFIGURf
#d
#DEFAULT_2_SCOLORSNAG_T__fRAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SRNCPONSEVCCTFIGURf
#d
#DEFAULT_2_SCOLORSORA_FACTOR_MAS*6T 0AZALIA_F2L_VDEC_PINSACTOR__SRNCPONSEVCCTFIGURf
#d
#DEFAULT_3_SCOTNEC
#d
#TYPESNAG_T__f_MAS*6T 0AZALIA_F2L_VDEC_PINSACTOR__SRNCPONSEVCCTFIGURf
#d
#DEFAULT_3_SCOTNEC
#d
#TYPESSCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SRNCPONSEVCCTFIGURf
#d
#DEFAULT_3_SDEFAULT_DEVICESNAG_T__fRAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SRNCPONSEVCCTFIGURf
#d
#DEFAULT_3_SDEFAULT_DEVICESORA_FACTOR_MAS*6T 0AZALIA_F2L_VDEC_PINSACTOR__SRNCPONSEVCCTFIGURf
#d
#DEFAULT_4_SLOCf
#d
#LAG_MAS3n_MAS*6T 0AZALIA_F2L_VDEC_PINSACTOR__SRNCPONSEVCCTFIGURf
#d
#DEFAULT_4_SLOCf
#d
#SCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SRNCPONSEVCCTFIGURf
#d
#DEFAULT_4_SPORTSCCTNEC
#VITY_LAG_MAScRAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SRNCPONSEVCCTFIGURf
#d
#DEFAULT_4_SPORTSCCTNEC
#VITY_define MV6AM_TAP_DAAZALIA_F2L_VDEC_PINSCCTOR__SRNCPONSEVSPEAKER_ALLOCf
#d
#SCPEAKER_ALLOCf
#d
#NAG_T__7nAM_TAP_DAAZALIA_F2L_VDEC_PINSCCTOR__SRNCPONSEVSPEAKER_ALLOCf
#d
#SCPEAKER_ALLOCf
#d
#SCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SRNCPONSEVCPEAKER_ALLOCf
#d
#SHDMI_COTNEC
#d
#4000
#dKOOAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SRNCPONSEVCPEAKER_ALLOCf
#d
#SHDMI_COTNEC
#d
# MVP_DEBU8MANUAL_SWAZALIA_F2L_VDEC_PINSACTOR__SRNCPONSEVCPEAKER_ALLOCf
#d
#SDP_COTNEC
#d
#4000
#d2OUMANUAL_SWAZALIA_F2L_VDEC_PINSACTOR__SRNCPONSEVCPEAKER_ALLOCf
#d
#SDP_COTNEC
#d
# MVP_DEBU9NC_READ_AAZALIA_F2L_VDEC_PINSACTOR__SRNCPONSEVCPEAKER_ALLOCf
#d
#SEXTRA_COTNEC
#d
#INFOFECE
#defcOUMANUAL_SWAZALIA_F2L_VDEC_PINSACTOR__SRNCPONSEVCPEAKER_ALLOCf
#d
#SEXTRA_COTNEC
#d
#INFOF MVP_DEBUaNC_READ_AAZALIA_F2L_VDEC_PINSACTOR__Se MVNELLALLOCf
#d
#Se MVNELLALLOCf
#d
#00
#define MVP_CONAZALIA_F2L_VDEC_PINSACTOR__Se MVNELLALLOCf
#d
#Se MVNELLALLOCf
#d
#SCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SDOW
#0IX#INFOF LEVELLSL_CO#NAG_T__78MANUAL_SWAZALIA_F2L_VDEC_PINSACTOR__SDOW
#0IX#INFOF LEVELLSL_CO#CC_MVP_AS3NC_READ_AAZALIA_F2L_VDEC_PINSACTOR__SDOW
#0IX#INFOF DOW
#0IX#INHIBITF4000
#d8RAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SDOW
#0IX#INFOF DOW
#0IX#INHIBITFdefine MV7AM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SAUDIO DESCRIP__SCF40XIe MVNELSSNAG_T__7AM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SAUDIO DESCRIP__SCF40XIe MVNELSSSCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SAUDIO DESCRIP__SCFFO8MATV_VDE#NAG_T__78MANUAL_SWAZALIA_F2L_VDEC_PINSACTOR__SAUDIO DESCRIP__SCFFO8MATV_VDE#CC_MVP_AS3NC_READ_AAZALIA_F2L_VDEC_PINSACTOR__SAUDIO DESCRIP__SCFSUPPORTED_FR_QU_PCIESVP_DIS_REAOUMANUAL_SWAZALIA_F2L_VDEC_PINSACTOR__SAUDIO DESCRIP__SCFSUPPORTED_FR_QU_PCIESV MVP_DEBU8MANUAL_SWAZALIA_F2L_VDEC_PINSACTOR__SAUDIO DESCRIP__SCFDESCRIP__SCBYTE_2_P_DIS_REAOUOUMANUAL_SWAZALIA_F2L_VDEC_PINSACTOR__SAUDIO DESCRIP__SCFDESCRIP__SCBYTE_2_CC_MVP_ASY_SHIFT 0x0AZALIA_F2L_VDEC_PINSACTOR__SAUDIO DESCRIP__SCFSUPPORTED_FR_QU_PCIESVSTEREO_P_DIS_REAOUOUOUMANUAL_SWAZALIA_F2L_VDEC_PINSACTOR__SAUDIO DESCRIP__SCFSUPPORTED_FR_QU_PCIESVSTEREO_CC_MVP_ASY8MANUAL_SWAZALIA_F2L_VDEC_PINSACTOR__SAUDIO DESCRIP__SC_MVP_SDESCRIP__SCNAG_T__fCOUfCOUSHIFT 0x0AZALIA_F2L_VDEC_PINSACTOR__SAUDIO DESCRIP__SC_MVP_SDESCRIP__SCSCL_COEF_RAM_TAP_DAAUDIO DESCRIP__S0CF40XIe MVNELSSNAG_T__7AM_TAP_DAAUDIO DESCRIP__S0CF40XIe MVNELSSSCL_COEF_RAM_TAP_DAAUDIO DESCRIP__S0CFSUPPORTED_FR_QU_PCIESVP_DIS_REAOUMANUAL_SWAUDIO DESCRIP__S0CFSUPPORTED_FR_QU_PCIESV MVP_DEBU8MANUAL_SWAUDIO DESCRIP__S0CFDESCRIP__SCBYTE_2_P_DIS_REAOUOUMANUAL_SWAUDIO DESCRIP__S0CFDESCRIP__SCBYTE_2_CC_MVP_ASY_SHIFT 0x0AUDIO DESCRIP__S0CFSUPPORTED_FR_QU_PCIESVSTEREO_P_DIS_REAOUOUOUMANUAL_SWAUDIO DESCRIP__S0CFSUPPORTED_FR_QU_PCIESVSTEREO_CC_MVP_ASY8MANUAL_SWAUDIO DESCRIP__S1CF40XIe MVNELSSNAG_T__7AM_TAP_DAAUDIO DESCRIP__S1CF40XIe MVNELSSSCL_COEF_RAM_TAP_DAAUDIO DESCRIP__S1CFSUPPORTED_FR_QU_PCIESVP_DIS_REAOUMANUAL_SWAUDIO DESCRIP__S1CFSUPPORTED_FR_QU_PCIESV MVP_DEBU8MANUAL_SWAUDIO DESCRIP__S1CFDESCRIP__SCBYTE_2_P_DIS_REAOUOUMANUAL_SWAUDIO DESCRIP__S1CFDESCRIP__SCBYTE_2_CC_MVP_ASY_SHIFT 0x0AUDIO DESCRIP__S1CFSUPPORTED_FR_QU_PCIESVSTEREO_P_DIS_REAOUOUOUMANUAL_SWAUDIO DESCRIP__S1CFSUPPORTED_FR_QU_PCIESVSTEREO_CC_MVP_ASY8MANUAL_SWAUDIO DESCRIP__S2CF40XIe MVNELSSNAG_T__7AM_TAP_DAAUDIO DESCRIP__S2CF40XIe MVNELSSSCL_COEF_RAM_TAP_DAAUDIO DESCRIP__S2CFSUPPORTED_FR_QU_PCIESVP_DIS_REAOUMANUAL_SWAUDIO DESCRIP__S2CFSUPPORTED_FR_QU_PCIESV MVP_DEBU8MANUAL_SWAUDIO DESCRIP__S2CFDESCRIP__SCBYTE_2_P_DIS_REAOUOUMANUAL_SWAUDIO DESCRIP__S2CFDESCRIP__SCBYTE_2_CC_MVP_ASY_SHIFT 0x0AUDIO DESCRIP__S2CFSUPPORTED_FR_QU_PCIESVSTEREO_P_DIS_REAOUOUOUMANUAL_SWAUDIO DESCRIP__S2CFSUPPORTED_FR_QU_PCIESVSTEREO_CC_MVP_ASY8MANUAL_SWAUDIO DESCRIP__S3CF40XIe MVNELSSNAG_T__7AM_TAP_DAAUDIO DESCRIP__S3CF40XIe MVNELSSSCL_COEF_RAM_TAP_DAAUDIO DESCRIP__S3CFSUPPORTED_FR_QU_PCIESVP_DIS_REAOUMANUAL_SWAUDIO DESCRIP__S3CFSUPPORTED_FR_QU_PCIESV MVP_DEBU8MANUAL_SWAUDIO DESCRIP__S3CFDESCRIP__SCBYTE_2_P_DIS_REAOUOUMANUAL_SWAUDIO DESCRIP__S3CFDESCRIP__SCBYTE_2_CC_MVP_ASY_SHIFT 0x0AUDIO DESCRIP__S3CFSUPPORTED_FR_QU_PCIESVSTEREO_P_DIS_REAOUOUOUMANUAL_SWAUDIO DESCRIP__S3CFSUPPORTED_FR_QU_PCIESVSTEREO_CC_MVP_ASY8MANUAL_SWAUDIO DESCRIP__S4CF40XIe MVNELSSNAG_T__7AM_TAP_DAAUDIO DESCRIP__S4CF40XIe MVNELSSSCL_COEF_RAM_TAP_DAAUDIO DESCRIP__S4CFSUPPORTED_FR_QU_PCIESVP_DIS_REAOUMANUAL_SWAUDIO DESCRIP__S4CFSUPPORTED_FR_QU_PCIESV MVP_DEBU8MANUAL_SWAUDIO DESCRIP__S4CFDESCRIP__SCBYTE_2_P_DIS_REAOUOUMANUAL_SWAUDIO DESCRIP__S4CFDESCRIP__SCBYTE_2_CC_MVP_ASY_SHIFT 0x0AUDIO DESCRIP__S4CFSUPPORTED_FR_QU_PCIESVSTEREO_P_DIS_REAOUOUOUMANUAL_SWAUDIO DESCRIP__S4CFSUPPORTED_FR_QU_PCIESVSTEREO_CC_MVP_ASY8MANUAL_SWAUDIO DESCRIP__S5CF40XIe MVNELSSNAG_T__7AM_TAP_DAAUDIO DESCRIP__S5CF40XIe MVNELSSSCL_COEF_RAM_TAP_DAAUDIO DESCRIP__S5CFSUPPORTED_FR_QU_PCIESVP_DIS_REAOUMANUAL_SWAUDIO DESCRIP__S5CFSUPPORTED_FR_QU_PCIESV MVP_DEBU8MANUAL_SWAUDIO DESCRIP__S5CFDESCRIP__SCBYTE_2_P_DIS_REAOUOUMANUAL_SWAUDIO DESCRIP__S5CFDESCRIP__SCBYTE_2_CC_MVP_ASY_SHIFT 0x0AUDIO DESCRIP__S5CFSUPPORTED_FR_QU_PCIESVSTEREO_P_DIS_REAOUOUOUMANUAL_SWAUDIO DESCRIP__S5CFSUPPORTED_FR_QU_PCIESVSTEREO_CC_MVP_ASY8MANUAL_SWAUDIO DESCRIP__S6CF40XIe MVNELSSNAG_T__7AM_TAP_DAAUDIO DESCRIP__S6CF40XIe MVNELSSSCL_COEF_RAM_TAP_DAAUDIO DESCRIP__S6CFSUPPORTED_FR_QU_PCIESVP_DIS_REAOUMANUAL_SWAUDIO DESCRIP__S6CFSUPPORTED_FR_QU_PCIESV MVP_DEBU8MANUAL_SWAUDIO DESCRIP__S6CFDESCRIP__SCBYTE_2_P_DIS_REAOUOUMANUAL_SWAUDIO DESCRIP__S6CFDESCRIP__SCBYTE_2_CC_MVP_ASY_SHIFT 0x0AUDIO DESCRIP__S6CFSUPPORTED_FR_QU_PCIESVSTEREO_P_DIS_REAOUOUOUMANUAL_SWAUDIO DESCRIP__S6CFSUPPORTED_FR_QU_PCIESVSTEREO_CC_MVP_ASY8MANUAL_SWAUDIO DESCRIP__S7CF40XIe MVNELSSNAG_T__7AM_TAP_DAAUDIO DESCRIP__S7CF40XIe MVNELSSSCL_COEF_RAM_TAP_DAAUDIO DESCRIP__S7CFSUPPORTED_FR_QU_PCIESVP_DIS_REAOUMANUAL_SWAUDIO DESCRIP__S7CFSUPPORTED_FR_QU_PCIESV MVP_DEBU8MANUAL_SWAUDIO DESCRIP__S7CFDESCRIP__SCBYTE_2_P_DIS_REAOUOUMANUAL_SWAUDIO DESCRIP__S7CFDESCRIP__SCBYTE_2_CC_MVP_ASY_SHIFT 0x0AUDIO DESCRIP__S7CFSUPPORTED_FR_QU_PCIESVSTEREO_P_DIS_REAOUOUOUMANUAL_SWAUDIO DESCRIP__S7CFSUPPORTED_FR_QU_PCIESVSTEREO_CC_MVP_ASY8MANUAL_SWAUDIO DESCRIP__S8CF40XIe MVNELSSNAG_T__7AM_TAP_DAAUDIO DESCRIP__S8CF40XIe MVNELSSSCL_COEF_RAM_TAP_DAAUDIO DESCRIP__S8CFSUPPORTED_FR_QU_PCIESVP_DIS_REAOUMANUAL_SWAUDIO DESCRIP__S8CFSUPPORTED_FR_QU_PCIESV MVP_DEBU8MANUAL_SWAUDIO DESCRIP__S8CFDESCRIP__SCBYTE_2_P_DIS_REAOUOUMANUAL_SWAUDIO DESCRIP__S8CFDESCRIP__SCBYTE_2_CC_MVP_ASY_SHIFT 0x0AUDIO DESCRIP__S8CFSUPPORTED_FR_QU_PCIESVSTEREO_P_DIS_REAOUOUOUMANUAL_SWAUDIO DESCRIP__S8CFSUPPORTED_FR_QU_PCIESVSTEREO_CC_MVP_ASY8MANUAL_SWAUDIO DESCRIP__S9CF40XIe MVNELSSNAG_T__7AM_TAP_DAAUDIO DESCRIP__S9CF40XIe MVNELSSSCL_COEF_RAM_TAP_DAAUDIO DESCRIP__S9CFSUPPORTED_FR_QU_PCIESVP_DIS_REAOUMANUAL_SWAUDIO DESCRIP__S9CFSUPPORTED_FR_QU_PCIESV MVP_DEBU8MANUAL_SWAUDIO DESCRIP__S9CFDESCRIP__SCBYTE_2_P_DIS_REAOUOUMANUAL_SWAUDIO DESCRIP__S9CFDESCRIP__SCBYTE_2_CC_MVP_ASY_SHIFT 0x0AUDIO DESCRIP__S9CFSUPPORTED_FR_QU_PCIESVSTEREO_P_DIS_REAOUOUOUMANUAL_SWAUDIO DESCRIP__S9CFSUPPORTED_FR_QU_PCIESVSTEREO_CC_MVP_ASY8MANUAL_SWAUDIO DESCRIP__S10CF40XIe MVNELSSNAG_T__7AM_TAP_DAAUDIO DESCRIP__S10CF40XIe MVNELSSSCL_COEF_RAM_TAP_DAAUDIO DESCRIP__S10CFSUPPORTED_FR_QU_PCIESVP_DIS_REAOUMANUAL_SWAUDIO DESCRIP__S10CFSUPPORTED_FR_QU_PCIESV MVP_DEBU8MANUAL_SWAUDIO DESCRIP__S10CFDESCRIP__SCBYTE_2_P_DIS_REAOUOUMANUAL_SWAUDIO DESCRIP__S10CFDESCRIP__SCBYTE_2_CC_MVP_ASY_SHIFT 0x0AUDIO DESCRIP__S10CFSUPPORTED_FR_QU_PCIESVSTEREO_P_DIS_REAOUOUOUMANUAL_SWAUDIO DESCRIP__S10CFSUPPORTED_FR_QU_PCIESVSTEREO_CC_MVP_ASY8MANUAL_SWAUDIO DESCRIP__S11CF40XIe MVNELSSNAG_T__7AM_TAP_DAAUDIO DESCRIP__S11CF40XIe MVNELSSSCL_COEF_RAM_TAP_DAAUDIO DESCRIP__S11CFSUPPORTED_FR_QU_PCIESVP_DIS_REAOUMANUAL_SWAUDIO DESCRIP__S11CFSUPPORTED_FR_QU_PCIESV MVP_DEBU8MANUAL_SWAUDIO DESCRIP__S11CFDESCRIP__SCBYTE_2_P_DIS_REAOUOUMANUAL_SWAUDIO DESCRIP__S11CFDESCRIP__SCBYTE_2_CC_MVP_ASY_SHIFT 0x0AUDIO DESCRIP__S11CFSUPPORTED_FR_QU_PCIESVSTEREO_P_DIS_REAOUOUOUMANUAL_SWAUDIO DESCRIP__S11CFSUPPORTED_FR_QU_PCIESVSTEREO_CC_MVP_ASY8MANUAL_SWAUDIO DESCRIP__S12CF40XIe MVNELSSNAG_T__7AM_TAP_DAAUDIO DESCRIP__S12CF40XIe MVNELSSSCL_COEF_RAM_TAP_DAAUDIO DESCRIP__S12CFSUPPORTED_FR_QU_PCIESVP_DIS_REAOUMANUAL_SWAUDIO DESCRIP__S12CFSUPPORTED_FR_QU_PCIESV MVP_DEBU8MANUAL_SWAUDIO DESCRIP__S12CFDESCRIP__SCBYTE_2_P_DIS_REAOUOUMANUAL_SWAUDIO DESCRIP__S12CFDESCRIP__SCBYTE_2_CC_MVP_ASY_SHIFT 0x0AUDIO DESCRIP__S12CFSUPPORTED_FR_QU_PCIESVSTEREO_P_DIS_REAOUOUOUMANUAL_SWAUDIO DESCRIP__S12CFSUPPORTED_FR_QU_PCIESVSTEREO_CC_MVP_ASY8MANUAL_SWAUDIO DESCRIP__S13CF40XIe MVNELSSNAG_T__7AM_TAP_DAAUDIO DESCRIP__S13CF40XIe MVNELSSSCL_COEF_RAM_TAP_DAAUDIO DESCRIP__S13CFSUPPORTED_FR_QU_PCIESVP_DIS_REAOUMANUAL_SWAUDIO DESCRIP__S13CFSUPPORTED_FR_QU_PCIESV MVP_DEBU8MANUAL_SWAUDIO DESCRIP__S13CFDESCRIP__SCBYTE_2_P_DIS_REAOUOUMANUAL_SWAUDIO DESCRIP__S13CFDESCRIP__SCBYTE_2_CC_MVP_ASY_SHIFT 0x0AUDIO DESCRIP__S13CFSUPPORTED_FR_QU_PCIESVSTEREO_P_DIS_REAOUOUOUMANUAL_SWAUDIO DESCRIP__S13CFSUPPORTED_FR_QU_PCIESVSTEREO_CC_MVP_ASY8MANUAL_SWAZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL01_EASK 0xdMULTIe MVNEL01_EASK 0x4000
#dFMANUAL_SWAZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL01_EASK 0xdMULTIe MVNEL01_EASK 0xSCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL01_EASK 0xdMULTIe MVNEL01_MUOFF00
#defDDR_MASK 0AZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL01_EASK 0xdMULTIe MVNEL01_MUOFFCC_MVP_ASYNC_READ_AAZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL01_EASK 0xdMULTIe MVNEL01_C MVNELL_D_NAG_T__fRAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL01_EASK 0xdMULTIe MVNEL01_C MVNELL_D_SCL_COEF_R_MAS*6T 0AZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL23_EASK 0xdMULTIe MVNEL23_EASK 0x4000
#dFMANUAL_SWAZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL23_EASK 0xdMULTIe MVNEL23_EASK 0xSCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL23_EASK 0xdMULTIe MVNEL23_MUOFF00
#defDDR_MASK 0AZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL23_EASK 0xdMULTIe MVNEL23_MUOFFCC_MVP_ASYNC_READ_AAZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL23_EASK 0xdMULTIe MVNEL23_C MVNELL_D_NAG_T__fRAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL23_EASK 0xdMULTIe MVNEL23_C MVNELL_D_SCL_COEF_R_MAS*6T 0AZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL45_EASK 0xdMULTIe MVNEL45_EASK 0x4000
#dFMANUAL_SWAZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL45_EASK 0xdMULTIe MVNEL45_EASK 0xSCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL45_EASK 0xdMULTIe MVNEL45_MUOFF00
#defDDR_MASK 0AZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL45_EASK 0xdMULTIe MVNEL45_MUOFFCC_MVP_ASYNC_READ_AAZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL45_EASK 0xdMULTIe MVNEL45_C MVNELL_D_NAG_T__fRAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL45_EASK 0xdMULTIe MVNEL45_C MVNELL_D_SCL_COEF_R_MAS*6T 0AZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL67_EASK 0xdMULTIe MVNEL67_EASK 0x4000
#dFMANUAL_SWAZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL67_EASK 0xdMULTIe MVNEL67_EASK 0xSCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL67_EASK 0xdMULTIe MVNEL67_MUOFF00
#defDDR_MASK 0AZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL67_EASK 0xdMULTIe MVNEL67_MUOFFCC_MVP_ASYNC_READ_AAZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL67_EASK 0xdMULTIe MVNEL67_C MVNELL_D_NAG_T__fRAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL67_EASK 0xdMULTIe MVNEL67_C MVNELL_D_SCL_COEF_R_MAS*6T 0AZALIA_F2L_VDEC_PINSACTOR__SLIPSYNC__VIDEO_LIPSYNC_00
#define MVP_CONAZALIA_F2L_VDEC_PINSACTOR__SLIPSYNC__VIDEO_LIPSYNC_SCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SLIPSYNC_SAUDIO LIPSYNC_00
#definOUMANUAL_SWAZALIA_F2L_VDEC_PINSACTOR__SLIPSYNC_SAUDIO LIPSYNC_ MVP_DEBU8MANUAL_SWAZALIA_F2L_VDEC_PINSACTOR__SHBR_SHBR_CAPAB 0x4000
#dFMANUAL_SWAZALIA_F2L_VDEC_PINSACTOR__SHBR_SHBR_CAPAB 0xSCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SHBR_SHBR_EASK 0x4000
#d1RAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SHBR_SHBR_EASK 0xSCL_COEF_R_MAS*6T 0AZALIA_F2L_VDEC_PINSACTOR__SAUDIO SINKHINFOF_MVP_ESCINKHINFOF_MVP_E00
#define MVP_CONAZALIA_F2L_VDEC_PINSACTOR__SAUDIO SINKHINFOF_MVP_ESCINKHINFOF_MVP_ESCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SAUDIO CINKHINFOF_MVP_SCINKH_MVP_NAG_T__fCOUfCOUSHIFT 0x0AZALIA_F2L_VDEC_PINSACTOR__SAUDIO CINKHINFOF_MVP_SCINKH_MVP_SCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SMANUFACTURERL_D_SMANUFACTURERL_D_NAG_T__fCOUAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SMANUFACTURERL_D_SMANUFACTURERL_D_SCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SPRODUCTL_D_SPRODUCTL_D_NAG_T__fCOUAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SPRODUCTL_D_SPRODUCTL_D_SCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SCINKH_ESCRIP_#d
#LE
#SCINKH_ESCRIP_#d
#LE
#00
#define MVP_CONAZALIA_F2L_VDEC_PINSACTOR__SCINKH_ESCRIP_#d
#LE
#SCINKH_ESCRIP_#d
#LE
#SCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SPORTID0_SPORTID_NAG_T__fCOUfCOUSHIFT 0x0AZALIA_F2L_VDEC_PINSACTOR__SPORTID0_SPORTID_SCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SPORTID1_SPORTID_NAG_T__fCOUfCOUSHIFT 0x0AZALIA_F2L_VDEC_PINSACTOR__SPORTID1_SPORTID_SCL_COEF_RAM_TAP_DACINKH_ESCRIP_#d
0CFDESCRIP_#d
#00
#define MVP_CONCINKH_ESCRIP_#d
0CFDESCRIP_#d
#SCL_COEF_RAM_TAP_DACINKH_ESCRIP_#d
1CFDESCRIP_#d
#00
#define MVP_CONCINKH_ESCRIP_#d
1CFDESCRIP_#d
#SCL_COEF_RAM_TAP_DACINKH_ESCRIP_#d
2CFDESCRIP_#d
#00
#define MVP_CONCINKH_ESCRIP_#d
2CFDESCRIP_#d
#SCL_COEF_RAM_TAP_DACINKH_ESCRIP_#d
3CFDESCRIP_#d
#00
#define MVP_CONCINKH_ESCRIP_#d
3CFDESCRIP_#d
#SCL_COEF_RAM_TAP_DACINKH_ESCRIP_#d
4CFDESCRIP_#d
#00
#define MVP_CONCINKH_ESCRIP_#d
4CFDESCRIP_#d
#SCL_COEF_RAM_TAP_DACINKH_ESCRIP_#d
5CFDESCRIP_#d
#00
#define MVP_CONCINKH_ESCRIP_#d
5CFDESCRIP_#d
#SCL_COEF_RAM_TAP_DACINKH_ESCRIP_#d
6CFDESCRIP_#d
#00
#define MVP_CONCINKH_ESCRIP_#d
6CFDESCRIP_#d
#SCL_COEF_RAM_TAP_DACINKH_ESCRIP_#d
7CFDESCRIP_#d
#00
#define MVP_CONCINKH_ESCRIP_#d
7CFDESCRIP_#d
#SCL_COEF_RAM_TAP_DACINKH_ESCRIP_#d
8CFDESCRIP_#d
#00
#define MVP_CONCINKH_ESCRIP_#d
8CFDESCRIP_#d
#SCL_COEF_RAM_TAP_DACINKH_ESCRIP_#d
9CFDESCRIP_#d
#00
#define MVP_CONCINKH_ESCRIP_#d
9CFDESCRIP_#d
#SCL_COEF_RAM_TAP_DACINKH_ESCRIP_#d
10CFDESCRIP_#d
#00
#define MVP_CONCINKH_ESCRIP_#d
10CFDESCRIP_#d
#SCL_COEF_RAM_TAP_DACINKH_ESCRIP_#d
11CFDESCRIP_#d
#00
#define MVP_CONCINKH_ESCRIP_#d
11CFDESCRIP_#d
#SCL_COEF_RAM_TAP_DACINKH_ESCRIP_#d
12CFDESCRIP_#d
#00
#define MVP_CONCINKH_ESCRIP_#d
12CFDESCRIP_#d
#SCL_COEF_RAM_TAP_DACINKH_ESCRIP_#d
13CFDESCRIP_#d
#00
#define MVP_CONCINKH_ESCRIP_#d
13CFDESCRIP_#d
#SCL_COEF_RAM_TAP_DACINKH_ESCRIP_#d
14CFDESCRIP_#d
#00
#define MVP_CONCINKH_ESCRIP_#d
14CFDESCRIP_#d
#SCL_COEF_RAM_TAP_DACINKH_ESCRIP_#d
15CFDESCRIP_#d
#00
#define MVP_CONCINKH_ESCRIP_#d
15CFDESCRIP_#d
#SCL_COEF_RAM_TAP_DACINKH_ESCRIP_#d
16CFDESCRIP_#d
#00
#define MVP_CONCINKH_ESCRIP_#d
16CFDESCRIP_#d
#SCL_COEF_RAM_TAP_DACINKH_ESCRIP_#d
17CFDESCRIP_#d
#00
#define MVP_CONCINKH_ESCRIP_#d
17CFDESCRIP_#d
#SCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL1_EASK 0xdMULTIe MVNEL1_EASK 0x4000
#dFMANUAL_SWAZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL1_EASK 0xdMULTIe MVNEL1_EASK 0xSCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL1_EASK 0xdMULTIe MVNEL1_MUOFF00
#defDDR_MASK 0AZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL1_EASK 0xdMULTIe MVNEL1_MUOFFCC_MVP_ASYNC_READ_AAZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL1_EASK 0xdMULTIe MVNEL1_C MVNELL_D_NAG_T__fRAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL1_EASK 0xdMULTIe MVNEL1_C MVNELL_D_SCL_COEF_R_MAS*6T 0AZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL3_EASK 0xdMULTIe MVNEL3_EASK 0x4000
#dFMANUAL_SWAZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL3_EASK 0xdMULTIe MVNEL3_EASK 0xSCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL3_EASK 0xdMULTIe MVNEL3_MUOFF00
#defDDR_MASK 0AZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL3_EASK 0xdMULTIe MVNEL3_MUOFFCC_MVP_ASYNC_READ_AAZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL3_EASK 0xdMULTIe MVNEL3_C MVNELL_D_NAG_T__fRAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL3_EASK 0xdMULTIe MVNEL3_C MVNELL_D_SCL_COEF_R_MAS*6T 0AZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL5_EASK 0xdMULTIe MVNEL5_EASK 0x4000
#dFMANUAL_SWAZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL5_EASK 0xdMULTIe MVNEL5_EASK 0xSCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL5_EASK 0xdMULTIe MVNEL5_MUOFF00
#defDDR_MASK 0AZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL5_EASK 0xdMULTIe MVNEL5_MUOFFCC_MVP_ASYNC_READ_AAZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL5_EASK 0xdMULTIe MVNEL5_C MVNELL_D_NAG_T__fRAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL5_EASK 0xdMULTIe MVNEL5_C MVNELL_D_SCL_COEF_R_MAS*6T 0AZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL7_EASK 0xdMULTIe MVNEL7_EASK 0x4000
#dFMANUAL_SWAZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL7_EASK 0xdMULTIe MVNEL7_EASK 0xSCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL7_EASK 0xdMULTIe MVNEL7_MUOFF00
#defDDR_MASK 0AZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL7_EASK 0xdMULTIe MVNEL7_MUOFFCC_MVP_ASYNC_READ_AAZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL7_EASK 0xdMULTIe MVNEL7_C MVNELL_D_NAG_T__fRAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL7_EASK 0xdMULTIe MVNEL7_C MVNELL_D_SCL_COEF_R_MAS*6T 0AZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL_MVDE#CMULTIe MVNEL_MVDE#4000
#dFMANUAL_SWAZALIA_F2L_VDEC_PINSACTOR__SMULTIe MVNEL_MVDE#CMULTIe MVNEL_MVDE#SCL_COEF_RAM_TAP_DAAZALIA_F2LPINSACTOR__SeVDEC_CS_2YRTRISCL0CFIEC_60958_CS_MVDE#4000
#d3NC_READ_AAZALIA_F2LPINSACTOR__SeVDEC_CS_2YRTRISCL0CFIEC_60958_CS_MVDE#SCL_COEF_RAM_TAP_DAAZALIA_F2LPINSACTOR__SeVDEC_CS_2YRTRISCL0CFIEC_60958_CS_SOURCECNUMBERS4000
#d3cMANUAL_SWAZALIA_F2LPINSACTOR__SeVDEC_CS_2YRTRISCL0CFIEC_60958_CS_SOURCECNUMBERSSCL_COEF_DDR_MASK 0AZALIA_F2LPINSACTOR__SeVDEC_CS_2YRTRISCL1CFIEC_60958_CS_CLOCK_ACCURACY#4000
#d3NC_READ_AAZALIA_F2LPINSACTOR__SeVDEC_CS_2YRTRISCL1CFIEC_60958_CS_CLOCK_ACCURACY#SCL_COEF_RAM_TAP_DAAZALIA_F2LPINSACTOR__SeVDEC_CS_2YRTRISCL1CFIEC_60958_CS_CLOCK_ACCURACY#OVRRD_E
#00
#defR_MAS*6T 0AZALIA_F2LPINSACTOR__SeVDEC_CS_2YRTRISCL1CFIEC_60958_CS_CLOCK_ACCURACY#OVRRD_E
#SCL_COEF_DDR_MASK 0AZALIA_F2LPINSACTOR__SeVDEC_CS_2YRTRISCL1CFIEC_60958_CS_WORD_LENGTH_NAG_T__78MANUAL_SWAZALIA_F2LPINSACTOR__SeVDEC_CS_2YRTRISCL1CFIEC_60958_CS_WORD_LENGTH_CC_MVP_AS3NC_READ_AAZALIA_F2LPINSACTOR__SeVDEC_CS_2YRTRISCL1CFIEC_60958_CS_WORD_LENGTH_OVRRD_E
#00
#def8RAM_TAP_DAAZALIA_F2LPINSACTOR__SeVDEC_CS_2YRTRISCL1CFIEC_60958_CS_WORD_LENGTH_OVRRD_E
#define MV7AM_TAP_DAAZALIA_F2LPINSACTOR__SeVDEC_CS_2YRTRISCL2CFIEC_60958_CS_SAL_LING_FR_QU_PCY#4000
#d3USHIFT 0x0AZALIA_F2LPINSACTOR__SeVDEC_CS_2YRTRISCL2CFIEC_60958_CS_SAL_LING_FR_QU_PCY#SCL_COEF_RAM_TAP_DAAZALIA_F2LPINSACTOR__SeVDEC_CS_2YRTRISCL2CFIEC_60958_CS_SAL_LING_FR_QU_PCY#OVRRD_E
#00
#defRRAM_TAP_DAAZALIA_F2LPINSACTOR__SeVDEC_CS_2YRTRISCL2CFIEC_60958_CS_SAL_LING_FR_QU_PCY#OVRRD_E
#SCL_COEF_6AM_TAP_DAAZALIA_F2LPINSACTOR__SeVDEC_CS_2YRTRISCL3CFIEC_60958_CS_ORIGINAL_SAL_LING_FR_QU_PCY#4000
#dUSHIFT 0x0AZALIA_F2LPINSACTOR__SeVDEC_CS_2YRTRISCL3CFIEC_60958_CS_ORIGINAL_SAL_LING_FR_QU_PCY#SCL_COEF_RAM_TAP_DAAZALIA_F2LPINSACTOR__SeVDEC_CS_2YRTRISCL3CFIEC_60958_CS_ORIGINAL_SAL_LING_FR_QU_PCY#OVRRD_E
#00
#def1RAM_TAP_DAAZALIA_F2LPINSACTOR__SeVDEC_CS_2YRTRISCL3CFIEC_60958_CS_ORIGINAL_SAL_LING_FR_QU_PCY#OVRRD_E
#SCL_COEF_R_MAS*6T 0AZALIA_F2LPINSACTOR__SeVDEC_CS_2YRTRISCL4CFIEC_60958_CS_SAL_LING_FR_QU_PCY#COEFF#4000
#dUSHIFT 0x0AZALIA_F2LPINSACTOR__SeVDEC_CS_2YRTRISCL4CFIEC_60958_CS_SAL_LING_FR_QU_PCY#COEFF#SCL_COEF_RAM_TAP_DAAZALIA_F2LPINSACTOR__SeVDEC_CS_2YRTRISCL4CFIEC_60958_CS_MPEG_SURROUND#INFOFECE
#de1RAM_TAP_DAAZALIA_F2LPINSACTOR__SeVDEC_CS_2YRTRISCL4CFIEC_60958_CS_MPEG_SURROUND#INFOFSCL_COEF_R_MAS*6T 0AZALIA_F2LPINSACTOR__SeVDEC_CS_2YRTRISCL4CFIEC_60958_CS_CGMS_P_NAG_T__6RAM_TAP_DAAZALIA_F2LPINSACTOR__SeVDEC_CS_2YRTRISCL4CFIEC_60958_CS_CGMS_P_SCL_COEF_5AM_TAP_DAAZALIA_F2LPINSACTOR__SeVDEC_CS_2YRTRISCL4CFIEC_60958_CS_CGMS_P_VALID#00
#def8RAM_TAP_DAAZALIA_F2LPINSACTOR__SeVDEC_CS_2YRTRISCL4CFIEC_60958_CS_CGMS_P_VALID#define MV7AM_TAP_DAAZALIA_F2LPINSACTOR__SeVDEC_CS_2YRTRISCL5CFIEC_60958_CS_C MVNEL_NUMBERSL#4000
#dUSHIFT 0x0AZALIA_F2LPINSACTOR__SeVDEC_CS_2YRTRISCL5CFIEC_60958_CS_C MVNEL_NUMBERSL#SCL_COEF_RAM_TAP_DAAZALIA_F2LPINSACTOR__SeVDEC_CS_2YRTRISCL5CFIEC_60958_CS_C MVNEL_NUMBERSRSNAG_T__fRAM_TAP_DAAZALIA_F2LPINSACTOR__SeVDEC_CS_2YRTRISCL5CFIEC_60958_CS_C MVNEL_NUMBERSRSSCL_COEF_R_MAS*6T 0AZALIA_F2LPINSACTOR__SeVDEC_CS_2YRTRISCL6CFIEC_60958_CS_C MVNEL_NUMBERS2#4000
#dUSHIFT 0x0AZALIA_F2LPINSACTOR__SeVDEC_CS_2YRTRISCL6CFIEC_60958_CS_C MVNEL_NUMBERS2#SCL_COEF_RAM_TAP_DAAZALIA_F2LPINSACTOR__SeVDEC_CS_2YRTRISCL6CFIEC_60958_CS_C MVNEL_NUMBERS3SNAG_T__fRAM_TAP_DAAZALIA_F2LPINSACTOR__SeVDEC_CS_2YRTRISCL6CFIEC_60958_CS_C MVNEL_NUMBERS3SSCL_COEF_R_MAS*6T 0AZALIA_F2LPINSACTOR__SeVDEC_CS_2YRTRISCL7CFIEC_60958_CS_C MVNEL_NUMBERS4#4000
#dUSHIFT 0x0AZALIA_F2LPINSACTOR__SeVDEC_CS_2YRTRISCL7CFIEC_60958_CS_C MVNEL_NUMBERS4#SCL_COEF_RAM_TAP_DAAZALIA_F2LPINSACTOR__SeVDEC_CS_2YRTRISCL7CFIEC_60958_CS_C MVNEL_NUMBERS5SNAG_T__fRAM_TAP_DAAZALIA_F2LPINSACTOR__SeVDEC_CS_2YRTRISCL7CFIEC_60958_CS_C MVNEL_NUMBERS5SSCL_COEF_R_MAS*6T 0AZALIA_F2LPINSACTOR__SeVDEC_CS_2YRTRISCL8CFIEC_60958_CS_C MVNEL_NUMBERS6#4000
#dUSHIFT 0x0AZALIA_F2LPINSACTOR__SeVDEC_CS_2YRTRISCL8CFIEC_60958_CS_C MVNEL_NUMBERS6#SCL_COEF_RAM_TAP_DAAZALIA_F2LPINSACTOR__SeVDEC_CS_2YRTRISCL8CFIEC_60958_CS_C MVNEL_NUMBERS7SNAG_T__fRAM_TAP_DAAZALIA_F2LPINSACTOR__SeVDEC_CS_2YRTRISCL8CFIEC_60958_CS_C MVNEL_NUMBERS7SSCL_COEF_R_MAS*6T 0AZALIA_F2L_VDEC_PINSASSOCIf
#d
#INFOFSASSOCIf
#d
#INFOFNAG_T__fCOUfCOUSHIFT 0x0AZALIA_F2L_VDEC_PINSASSOCIf
#d
#INFOFSASSOCIf
#d
#INFOFSCL_COEF_RAM_TAP_DAAZALIA_F2L_VDEC_PINSACTOR__SDIGITAL_OUTPUTPSTATUSVCOUTPUTPAC
#VE#4000
#dFMANUAL_SWAZALIA_F2L_VDEC_PINSACTOR__SDIGITAL_OUTPUTPSTATUSVCOUTPUTPAC
#VE#SCL_COEF_RAM_TAP_DAAZALIA_ACTOR__LERSCLOCK_Gf
#INISEASK 0xCLOCK_Gf
#INI4000
#dFMANUAL_SWAZALIA_ACTOR__LERSCLOCK_Gf
#INISEASK 0xCLOCK_Gf
#INISCL_COEF_RAM_TAP_DAAZALIA_ACTOR__LERSCLOCK_Gf
#INISCLOCK_d
#STAT0x4000
#d1RAM_TAP_DAAZALIA_ACTOR__LERSCLOCK_Gf
#INISCLOCK_d
#STAT0xSCL_COEF_R_MAS*6T 0AZALIA_AUDIO DTOFSAZALIA_AUDIO DTOFPHASEVNAG_T__fCOUSHIFT 0x0AZALIA_AUDIO DTOFSAZALIA_AUDIO DTOFPHASEVSCL_COEF_RAM_TAP_DAAZALIA_AUDIO DTOFSAZALIA_AUDIO DTOFMODULEVNAG_T__fCOUOUOUMANUAL_SWAZALIA_AUDIO DTOFSAZALIA_AUDIO DTOFMODULEVCC_MVP_ASY_SHIFT 0x0AZALIA_AUDIO DTOFACTOR__SSAZALIA_AUDIO FORCECDTOFM000
#d3OUMANUAL_SWAZALIA_AUDIO DTOFACTOR__SSAZALIA_AUDIO FORCECDTOF MVP_DEBU8MANUAL_SWAZALIA_SCLKFACTOR__SSAUDIO CCLKFACTOR__SM000
#d3OMANUAL_SWAZALIA_SCLKFACTOR__SSAUDIO CCLKFACTOR__SSCL_COEF_R_MAS*6T 0AZALIA_UNDERFLOW_FI_LERSSAL_LESSAZALIA_UNDERFLOW_FI_LERSSAL_LESNAG_T__fCOUfCOUSHIFT 0x0AZALIA_UNDERFLOW_FI_LERSSAL_LESSAZALIA_UNDERFLOW_FI_LERSSAL_LESSCL_COEF_RAM_TAP_DAAZALIA__MVP_DMAFACTOR__SS_MVP_DMAFNd
#SNOOP#4000
#d3NC_READ_AAZALIA__MVP_DMAFACTOR__SS_MVP_DMAFNd
#SNOOP#SCL_COEF_RAM_TAP_DAAZALIA__MVP_DMAFACTOR__SS_MVP_DMAFISOCHRONOUSSM000
#d3OMANUAL_SWAZALIA__MVP_DMAFACTOR__SS_MVP_DMAFISOCHRONOUSSSCL_COEF_R_MAS*6T 0AZALIA__MVP_DMAFACTOR__SSAZALIA_IOC_GENERf
#d
#METHODx4000
#d1RUOUMANUAL_SWAZALIA__MVP_DMAFACTOR__SSAZALIA_IOC_GENERf
#d
#METHODxCC_MVP_ASY_SHIFT 0x0AZALIA__MVP_DMAFACTOR__SSAZALIA_UNDERFLOW_ACTOR__SM000
#d2RUOUMANUAL_SWAZALIA__MVP_DMAFACTOR__SSAZALIA_UNDERFLOW_ACTOR__SCC_MVP_ASYFMANUAL_SWAZALIA_BDL_DMAFACTOR__SSBDL_DMAFNd
#SNOOP#4000
#d3NC_READ_AAZALIA_BDL_DMAFACTOR__SSBDL_DMAFNd
#SNOOP#SCL_COEF_RAM_TAP_DAAZALIA_BDL_DMAFACTOR__SSBDL_DMAFISOCHRONOUSSM000
#d3OMANUAL_SWAZALIA_BDL_DMAFACTOR__SSBDL_DMAFISOCHRONOUSSSCL_COEF_R_MAS*6T 0AZALIA_RIRB_AND#DP_COTOR__SSRIRB_Nd
#SNOOP#4000
#dFMANUAL_SWAZALIA_RIRB_AND#DP_COTOR__SSRIRB_Nd
#SNOOP#SCL_COEF_RAM_TAP_DAAZALIA_RIRB_AND#DP_COTOR__SSDP_DMAFNd
#SNOOP#4000
#dY_SHIFT 0x0AZALIA_RIRB_AND#DP_COTOR__SSDP_DMAFNd
#SNOOP#SCL_COEF_R_MAS*6T 0AZALIA_CORB_DMAFACTOR__SSCORB_DMAFNd
#SNOOP#4000
#dFMANUAL_SWAZALIA_CORB_DMAFACTOR__SSCORB_DMAFNd
#SNOOP#SCL_COEF_RAM_TAP_DAAZALIA_ACRB_DMAFACTOR__SSCORB_DMAFISOCHRONOUSSM000
#d1RAM_TAP_DAAZALIA_ACRB_DMAFACTOR__SSCORB_DMAFISOCHRONOUSSSCL_COEF_R_MAS*6T 0AZALIA_APPLICf
#d
#POSI
#d
#IN_CYCLIC_BUFFERSSAPPLICf
#d
#POSI
#d
#IN_CYCLIC_BUFFERSNAG_T__fCOUfCOUSHIFT 0x0AZALIA_APPLICf
#d
#POSI
#d
#IN_CYCLIC_BUFFERSSAPPLICf
#d
#POSI
#d
#IN_CYCLIC_BUFFERSSCL_COEF_RAM_TAP_DAAZALIA_AYCLIC_BUFFERSSYNC_ AYCLIC_BUFFERSSYNC_EASK 0x4000
#dFMANUAL_SWAZALIA_AYCLIC_BUFFERSSYNC_ AYCLIC_BUFFERSSYNC_EASK 0xSCL_COEF_RAM_TAP_DAAZALIA_GLOBALL_APABILITIESVSNUMBERSOF_SERIALL_MVP_OUTPUTPSIGNALSSNAG_T__6AM_TAP_DAAZALIA_GLOBALL_APABILITIESVSNUMBERSOF_SERIALL_MVP_OUTPUTPSIGNALSSCC_MVP_ASYNC_READ_AAZALIA_OUTPUTPPAYLOAD#CAPABILITY_COUTPUTPPAYLOAD#CAPABILITY_NAG_T__fCOUSHIFT 0x0AZALIA_OUTPUTPPAYLOAD#CAPABILITY_COUTPUTPPAYLOAD#CAPABILITY_SCL_COEF_RAM_TAP_DAAZALIA_OUTPUTPPAYLOAD#CAPABILITY_COUTSTRMPAYVNAG_T__fCOUOUOUMANUAL_SWAZALIA_OUTPUTPPAYLOAD#CAPABILITY_COUTSTRMPAYVCC_MVP_ASY_SHIFT 0x0AZALIA_OUTPUTPSTREAM_ARBI_ERSCCTOR__S_LAT0PCY#HID_INILEVELL00
#define MVP_CONAZALIA_OUTPUTPSTREAM_ARBI_ERSCCTOR__S_LAT0PCY#HID_INILEVELLSCL_COEF_RAM_TAP_DAAZALIA_OUTPUTPSTREAM_ARBI_ERSCCTOR__S_SYSSNEMPAC
#VE#EASK 0x4000
#d1RRAM_TAP_DAAZALIA_OUTPUTPSTREAM_ARBI_ERSCCTOR__S_SYSSNEMPAC
#VE#EASK 0x MVP_DEBU8MANUAL_SWAZALIA_ACTOR__LERSDEBUG__ACTOR__LERSDEBUG_NAG_T__fCOUfCOUSHIFT 0x0AZALIA_ACTOR__LERSDEBUG__ACTOR__LERSDEBUG_SCL_COEF_RAM_TAP_DAAZALIA_ARC0_ACTOR__0__ARC_E
#00
#def1AM_TAP_DAAZALIA_ARC0_ACTOR__0__ARC_E
#SCL_COEF_RAM_TAP_DAAZALIA_ARC0_ACTOR__0__ARC_BLOCK_MVDE#4000
#dFRAM_TAP_DAAZALIA_ARC0_ACTOR__0__ARC_BLOCK_MVDE#SCL_COEF_R_MAS*6T 0AZALIA_CRC0_ACTOR__0__ARC_INSTANCE_C_LL00
#def7RRAM_TAP_DAAZALIA_CRC0_ACTOR__0__ARC_INSTANCE_C_LL MVP_DEBU8MANUAL_SWAZALIA_ARC0_ACTOR__0__ARC_SOURCECC_LL00
#def1UOUMANUAL_SWAZALIA_ARC0_ACTOR__0__ARC_SOURCECC_LL MVP_DEBUcMANUAL_SWAZALIA_ARC0_ACTOR__1__ARC_BLOCK_SIZESNAG_T__fCOUfCOUSHIFT 0x0AZALIA_ARC0_ACTOR__1__ARC_BLOCK_SIZESSCL_COEF_RAM_TAP_DAAZALIA_ARC0_ACTOR__2__ARC_BLOCK_I_ERf
#d
#00
#definOUSHIFT 0x0AZALIA_ARC0_ACTOR__2__ARC_BLOCK_I_ERf
#d
#SCL_COEF_RAM_TAP_DAAZALIA_ARC0_ACTOR__3__ARC_COL_LET0x4000
#dFMANUAL_SWAZALIA_ARC0_ACTOR__3__ARC_COL_LET0xSCL_COEF_RAM_TAP_DAAZALIA_ARC0_ACTOR__3__ARC_BLOCK_COL_LET0xPHASEVNAG_T__FRAM_TAP_DAAZALIA_ARC0_ACTOR__3__ARC_BLOCK_COL_LET0xPHASEVSCL_COEF_R_MAS*6T 0AZALIA_CRC0_ACTOR__3__ARC_C MVNEL_RESULT_C_LL00
#def7RRAM_TAP_DAAZALIA_CRC0_ACTOR__3__ARC_C MVNEL_RESULT_C_LL MVP_DEBU8MANUAL_SWAZALIA_ARC0_RESULT__ARC_RESULT_NAG_T__fCOUfCOUSHIFT 0x0AZALIA_ARC0_RESULT__ARC_RESULT_SCL_COEF_RAM_TAP_DAAZALIA_ARC0_A MVNEL0__ARC_C MVNEL0SNAG_T__fCOUfCOUSHIFT 0x0AZALIA_ARC0_A MVNEL0__ARC_C MVNEL0SSCL_COEF_RAM_TAP_DAAZALIA_ARC0_A MVNEL1__ARC_C MVNEL1SNAG_T__fCOUfCOUSHIFT 0x0AZALIA_ARC0_A MVNEL1__ARC_C MVNEL1SSCL_COEF_RAM_TAP_DAAZALIA_ARC0_A MVNEL2__ARC_C MVNEL2SNAG_T__fCOUfCOUSHIFT 0x0AZALIA_ARC0_A MVNEL2__ARC_C MVNEL2SSCL_COEF_RAM_TAP_DAAZALIA_ARC0_A MVNEL3__ARC_C MVNEL3SNAG_T__fCOUfCOUSHIFT 0x0AZALIA_ARC0_A MVNEL3__ARC_C MVNEL3SSCL_COEF_RAM_TAP_DAAZALIA_ARC0_A MVNEL4__ARC_C MVNEL4SNAG_T__fCOUfCOUSHIFT 0x0AZALIA_ARC0_A MVNEL4__ARC_C MVNEL4SSCL_COEF_RAM_TAP_DAAZALIA_ARC0_A MVNEL5__ARC_C MVNEL5SNAG_T__fCOUfCOUSHIFT 0x0AZALIA_ARC0_A MVNEL5__ARC_C MVNEL5SSCL_COEF_RAM_TAP_DAAZALIA_ARC0_A MVNEL6__ARC_C MVNEL6SNAG_T__fCOUfCOUSHIFT 0x0AZALIA_ARC0_A MVNEL6__ARC_C MVNEL6SSCL_COEF_RAM_TAP_DAAZALIA_ARC0_A MVNEL7__ARC_C MVNEL7SNAG_T__fCOUfCOUSHIFT 0x0AZALIA_ARC0_A MVNEL7__ARC_C MVNEL7SSCL_COEF_RAM_TAP_DAAZALIA_ARC1_ACTOR__0__ARC_E
#00
#def1AM_TAP_DAAZALIA_ARC1_ACTOR__0__ARC_E
#SCL_COEF_RAM_TAP_DAAZALIA_ARC1_ACTOR__0__ARC_BLOCK_MVDE#4000
#dFRAM_TAP_DAAZALIA_ARC1_ACTOR__0__ARC_BLOCK_MVDE#SCL_COEF_R_MAS*6T 0AZALIA_CRC1_ACTOR__0__ARC_INSTANCE_C_LL00
#def7RRAM_TAP_DAAZALIA_CRC1_ACTOR__0__ARC_INSTANCE_C_LL MVP_DEBU8MANUAL_SWAZALIA_ARC1_ACTOR__0__ARC_SOURCECC_LL00
#def1UOUMANUAL_SWAZALIA_ARC1_ACTOR__0__ARC_SOURCECC_LL MVP_DEBUcMANUAL_SWAZALIA_ARC1_ACTOR__1__ARC_BLOCK_SIZESNAG_T__fCOUfCOUSHIFT 0x0AZALIA_ARC1_ACTOR__1__ARC_BLOCK_SIZESSCL_COEF_RAM_TAP_DAAZALIA_ARC1_ACTOR__2__ARC_BLOCK_I_ERf
#d
#00
#definOUSHIFT 0x0AZALIA_ARC1_ACTOR__2__ARC_BLOCK_I_ERf
#d
#SCL_COEF_RAM_TAP_DAAZALIA_ARC1_ACTOR__3__ARC_COL_LET0x4000
#dFMANUAL_SWAZALIA_ARC1_ACTOR__3__ARC_COL_LET0xSCL_COEF_RAM_TAP_DAAZALIA_ARC1_ACTOR__3__ARC_BLOCK_COL_LET0xPHASEVNAG_T__FRAM_TAP_DAAZALIA_ARC1_ACTOR__3__ARC_BLOCK_COL_LET0xPHASEVSCL_COEF_R_MAS*6T 0AZALIA_CRC1_ACTOR__3__ARC_C MVNEL_RESULT_C_LL00
#def7RRAM_TAP_DAAZALIA_CRC1_ACTOR__3__ARC_C MVNEL_RESULT_C_LL MVP_DEBU8MANUAL_SWAZALIA_ARC1_RESULT__ARC_RESULT_NAG_T__fCOUfCOUSHIFT 0x0AZALIA_ARC1_RESULT__ARC_RESULT_SCL_COEF_RAM_TAP_DAAZALIA_ARC1_A MVNEL0__ARC_C MVNEL0SNAG_T__fCOUfCOUSHIFT 0x0AZALIA_ARC1_A MVNEL0__ARC_C MVNEL0SSCL_COEF_RAM_TAP_DAAZALIA_ARC1_A MVNEL1__ARC_C MVNEL1SNAG_T__fCOUfCOUSHIFT 0x0AZALIA_ARC1_A MVNEL1__ARC_C MVNEL1SSCL_COEF_RAM_TAP_DAAZALIA_ARC1_A MVNEL2__ARC_C MVNEL2SNAG_T__fCOUfCOUSHIFT 0x0AZALIA_ARC1_A MVNEL2__ARC_C MVNEL2SSCL_COEF_RAM_TAP_DAAZALIA_ARC1_A MVNEL3__ARC_C MVNEL3SNAG_T__fCOUfCOUSHIFT 0x0AZALIA_ARC1_A MVNEL3__ARC_C MVNEL3SSCL_COEF_RAM_TAP_DAAZALIA_ARC1_A MVNEL4__ARC_C MVNEL4SNAG_T__fCOUfCOUSHIFT 0x0AZALIA_ARC1_A MVNEL4__ARC_C MVNEL4SSCL_COEF_RAM_TAP_DAAZALIA_ARC1_A MVNEL5__ARC_C MVNEL5SNAG_T__fCOUfCOUSHIFT 0x0AZALIA_ARC1_A MVNEL5__ARC_C MVNEL5SSCL_COEF_RAM_TAP_DAAZALIA_ARC1_A MVNEL6__ARC_C MVNEL6SNAG_T__fCOUfCOUSHIFT 0x0AZALIA_ARC1_A MVNEL6__ARC_C MVNEL6SSCL_COEF_RAM_TAP_DAAZALIA_ARC1_A MVNEL7__ARC_C MVNEL7SNAG_T__fCOUfCOUSHIFT 0x0AZALIA_ARC1_A MVNEL7__ARC_C MVNEL7SSCL_COEF_RAM_TAP_DAAZ_TESTSDEBUG__MVP_ESAZ_TESTSDEBUG__MVP_E00
#define MVP_CONAZ_TESTSDEBUG__MVP_ESAZ_TESTSDEBUG__MVP_ESCL_COEF_RAM_TAP_DAAZ_TESTSDEBUG__MVP_ESAZ_TESTSDEBUG_WRI_E_E
#00
#def1RRAM_TAP_DAAZ_TESTSDEBUG__MVP_ESAZ_TESTSDEBUG_WRI_E_E
# MVP_DEBU8MANUAL_SWAZ_TESTSDEBUG__MVP_SAZ_TESTSDEBUG__MVP_NAG_T__fCOUfCOUSHIFT 0x0AZ_TESTSDEBUG__MVP_SAZ_TESTSDEBUG__MVP_SCL_COEF_RAM_TAP_DAAZALIA_STREAM__MVP_ESAZALIA_STREAM_REG__MVP_E00
#define MVP_CONAZALIA_STREAM__MVP_ESAZALIA_STREAM_REG__MVP_ESCL_COEF_RAM_TAP_DAAZALIA_STREAM__MVP_ESAZALIA_STREAM_REG_WRI_E_E
#00
#def1RRAM_TAP_DAAZALIA_STREAM__MVP_ESAZALIA_STREAM_REG_WRI_E_E
# MVP_DEBU8MANUAL_SWAZALIA_STREAM__MVP_SAZALIA_STREAM_REG__MVP_NAG_T__fCOUfCOUSHIFT 0x0AZALIA_STREAM__MVP_SAZALIA_STREAM_REG__MVP_SCL_COEF_RAM_TAP_DAAZALIA_FIFO_SIZESCCTOR__S_MIN_FIFO_SIZES00
#def7USHIFT 0x0AZALIA_FIFO_SIZESCCTOR__S_MIN_FIFO_SIZESSCL_COEF_RAM_TAP_DAAZALIA_FIFO_SIZESCCTOR__S_MAX_FIFO_SIZES00
#def7UOUMANUAL_SWAZALIA_FIFO_SIZESCCTOR__S_MAX_FIFO_SIZES MVP_DEBU8MANUAL_SWAZALIA_FIFO_SIZESCCTOR__S_MAX_LAT0PCY#SUPPORT_NAG_T__fCOUOUMANUAL_SWAZALIA_FIFO_SIZESCCTOR__S_MAX_LAT0PCY#SUPPORT_CC_MVP_ASY_SHIFT 0x0AZALIA_LAT0PCY#COUN_ERSCCTOR__S_AZALIA_LAT0PCY#COUN_ERSRESETx4000
#dFMANUAL_SWAZALIA_LAT0PCY#COUN_ERSCCTOR__S_AZALIA_LAT0PCY#COUN_ERSRESETxSCL_COEF_RAM_TAP_DAAZALIA_WORSTCASEVLAT0PCY#COUN_S_AZALIA_WORSTCASEVLAT0PCY#COUN_SNAG_T__fCOUfCOUSHIFT 0x0AZALIA_WORSTCASEVLAT0PCY#COUN_S_AZALIA_WORSTCASEVLAT0PCY#COUN_SSCL_COEF_RAM_TAP_DAAZALIA_AUMULAT#VE#LAT0PCY#COUN_S_AZALIA_AUMULAT#VE#LAT0PCY#COUN_SNAG_T__fCOUfCOUSHIFT 0x0AZALIA_AUMULAT#VE#LAT0PCY#COUN_S_AZALIA_AUMULAT#VE#LAT0PCY#COUN_SSCL_COEF_RAM_TAP_DAAZALIA_AUMULAT#VE#R_QU_ST#COUN_S_AZALIA_AUMULAT#VE#R_QU_ST#COUN_SNAG_T__fCOUfCOUSHIFT 0x0AZALIA_AUMULAT#VE#R_QU_ST#COUN_S_AZALIA_AUMULAT#VE#R_QU_ST#COUN_SSCL_COEF_RAM_TAP_DAAZALIA_STREAM_DEBUG_SCTREAM_DEBUG__MVP_NAG_T__fCOUfCOUSHIFT 0x0AZALIA_STREAM__EBUG_SCTREAM_DEBUG__MVP_SCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_ENDPOIN_S_MVP_ESAZALIA_ENDPOIN_SREG__MVP_E00
#def3COUSHIFT 0x0AZALIA_F0L_VDEC_ENDPOIN_S_MVP_ESAZALIA_ENDPOIN_SREG__MVP_ESCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_ENDPOIN_S_MVP_SAZALIA_ENDPOIN_SREG__MVP_NAG_T__fCOUfCOUSHIFT 0x0AZALIA_F0L_VDEC_ENDPOIN_S_MVP_SAZALIA_ENDPOIN_SREG__MVP_SCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_CCTVER_ERSPINS_EBUG_SAZALIA_DEBUG_SCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_CCTVER_ERSPARAME_ERSAUDIO WIDGETx_APABILITIESVSAUDIO C MVNEL__APABILITIESV4000
#dFMANUAL_SWAZALIA_F0L_VDEC_CCTVER_ERSPARAME_ERSAUDIO WIDGETx_APABILITIESVSAUDIO C MVNEL__APABILITIESVSCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_CCTVER_ERSPARAME_ERSAUDIO WIDGETx_APABILITIESVSINPUTPAL_LIFIERSPRESEN_SNAG_T__DDR_MASK 0AZALIA_F0L_VDEC_CCTVER_ERSPARAME_ERSAUDIO WIDGETx_APABILITIESVSINPUTPAL_LIFIERSPRESEN_SCC_MVP_ASYNC_READ_AAZALIA_F0L_VDEC_CCTVER_ERSPARAME_ERSAUDIO WIDGETx_APABILITIESVSOUTPUTPAL_LIFIERSPRESEN_SNAG_T__R_MAS*6T 0AZALIA_F0L_VDEC_CCTVER_ERSPARAME_ERSAUDIO WIDGETx_APABILITIESVSOUTPUTPAL_LIFIERSPRESEN_SSCL_COEF_DDR_MASK 0AZALIA_F0L_VDEC_CCTVER_ERSPARAME_ERSAUDIO WIDGETx_APABILITIESVSAL_LIFIERSPARAME_ERS2YRTRISCL00
#def8DR_MASK 0AZALIA_F0L_VDEC_CCTVER_ERSPARAME_ERSAUDIO WIDGETx_APABILITIESVSAL_LIFIERSPARAME_ERS2YRTRISCLCC_MVP_AS3NC_READ_AAZALIA_F0L_VDEC_CCTVER_ERSPARAME_ERSAUDIO WIDGETx_APABILITIESVSFO8MATV2YRTRISCL00
#def1RAM_TAP_DAAZALIA_F0L_VDEC_CCTVER_ERSPARAME_ERSAUDIO WIDGETx_APABILITIESVSFO8MATV2YRTRISCLSCL_COEF_R_MAS*6T 0AZALIA_F0L_VDEC_CCTVER_ERSPARAME_ERSAUDIO WIDGETx_APABILITIESVSCTRIPFF00
#defDRAM_TAP_DAAZALIA_F0L_VDEC_CCTVER_ERSPARAME_ERSAUDIO WIDGETx_APABILITIESVSCTRIPFFSCL_COEF_5AM_TAP_DAAZALIA_F0L_VDEC_CCTVER_ERSPARAME_ERSAUDIO WIDGETx_APABILITIESVSPROCESS_INIWIDGETx00
#defRRAM_TAP_DAAZALIA_F0L_VDEC_CCTVER_ERSPARAME_ERSAUDIO WIDGETx_APABILITIESVSPROCESS_INIWIDGETxSCL_COEF_6AM_TAP_DAAZALIA_F0L_VDEC_CCTVER_ERSPARAME_ERSAUDIO WIDGETx_APABILITIESVSUNSOLICITED_RNCPONSEVCAPABILITY_NAG_T__8RAM_TAP_DAAZALIA_F0L_VDEC_CCTVER_ERSPARAME_ERSAUDIO WIDGETx_APABILITIESVSUNSOLICITED_RNCPONSEVCAPABILITY_define MV7AM_TAP_DAAZALIA_F0L_VDEC_CCTVER_ERSPARAME_ERSAUDIO WIDGETx_APABILITIESVSCOTNEC
#d
#LIST#00
#def1RRAM_TAP_DAAZALIA_F0L_VDEC_CCTVER_ERSPARAME_ERSAUDIO WIDGETx_APABILITIESVSCOTNEC
#d
#LIST# MVP_DEBU8MANUAL_SWAZALIA_F0L_VDEC_CCTVER_ERSPARAME_ERSAUDIO WIDGETx_APABILITIESVSDIGITAL_M000
#d2RUMANUAL_SWAZALIA_F0L_VDEC_CCTVER_ERSPARAME_ERSAUDIO WIDGETx_APABILITIESVSDIGITAL_ MVP_DEBU9AM_TAP_DAAZALIA_F0L_VDEC_CCTVER_ERSPARAME_ERSAUDIO WIDGETx_APABILITIESVSPOWERSCCTOR__S00
#defRRRAM_TAP_DAAZALIA_F0L_VDEC_CCTVER_ERSPARAME_ERSAUDIO WIDGETx_APABILITIESVSPOWERSCCTOR__S MVP_DEBUaAM_TAP_DAAZALIA_F0L_VDEC_CCTVER_ERSPARAME_ERSAUDIO WIDGETx_APABILITIESVSLR_SWAP_NAG_T__8RRAM_TAP_DAAZALIA_F0L_VDEC_CCTVER_ERSPARAME_ERSAUDIO WIDGETx_APABILITIESVSLR_SWAP_ MVP_DEBUbMANUAL_SWAZALIA_F0L_VDEC_CCTVER_ERSPARAME_ERSAUDIO WIDGETx_APABILITIESVSAUDIO WIDGETx_APABILITIESVDELAYVNAG_T__fOUOUMANUAL_SWAZALIA_F0L_VDEC_CCTVER_ERSPARAME_ERSAUDIO WIDGETx_APABILITIESVSAUDIO WIDGETx_APABILITIESVDELAYVCC_MVP_ASY_SHIFT 0x0AZALIA_F0L_VDEC_CCTVER_ERSPARAME_ERSAUDIO WIDGETx_APABILITIESVSTYPFF00
#deffUOUOUMANUAL_SWAZALIA_F0L_VDEC_CCTVER_ERSPARAME_ERSAUDIO WIDGETx_APABILITIESVSTYPFFCC_MVP_ASYR_MAS*6T 0AZALIA_F0L_VDEC_CCTVER_ERSACTOR__SeVTVER_ERSFO8MATVSNUMBERSOF_C MVNELSVP_DIS_RE_MAS*6T 0AZALIA_F0L_VDEC_CCTVER_ERSACTOR__SeVTVER_ERSFO8MATVSNUMBERSOF_C MVNELSVSCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_CCTVER_ERSACTOR__SeVTVER_ERSFO8MATVSBITS_PERSSAL_LESNAG_T__7RAM_TAP_DAAZALIA_F0L_VDEC_CCTVER_ERSACTOR__SeVTVER_ERSFO8MATVSBITS_PERSSAL_LESSCL_COEF_R_MAS*6T 0AZALIA_F0L_VDEC_CCTVER_ERSACTOR__SeVTVER_ERSFO8MATVSSAL_LESBASEVDIVIS_SCNAG_T__7RRAM_TAP_DAAZALIA_F0L_VDEC_CCTVER_ERSACTOR__SeVTVER_ERSFO8MATVSSAL_LESBASEVDIVIS_SC MVP_DEBU8MANUAL_SWAZALIA_F0L_VDEC_CCTVER_ERSACTOR__SeVTVER_ERSFO8MATVSSAL_LESBASEVMULTI_LESNAG_T__38RRAM_TAP_DAAZALIA_F0L_VDEC_CCTVER_ERSACTOR__SeVTVER_ERSFO8MATVSSAL_LESBASEVMULTI_LES MVP_DEBUbMANUAL_SWAZALIA_F0L_VDEC_CCTVER_ERSACTOR__SeVTVER_ERSFO8MATVSSAL_LESBASEVRAT0x4000
#d4UOUMANUAL_SWAZALIA_F0L_VDEC_CCTVER_ERSACTOR__SeVTVER_ERSFO8MATVSSAL_LESBASEVRAT0x MVP_DEBUeMANUAL_SWAZALIA_F0L_VDEC_CCTVER_ERSACTOR__SeVTVER_ERSFO8MATVSSTREAM_TYPFF00
#def8UOUMANUAL_SWAZALIA_F0L_VDEC_CCTVER_ERSACTOR__SeVTVER_ERSFO8MATVSSTREAM_TYPFF MVP_DEBUE_MAS*6T 0AZALIA_F0L_VDEC_CCTVER_ERSACTOR__Se MVNEL_STREAM__D__C MVNELL_D_NAG_T__f_MAS*6T 0AZALIA_F0L_VDEC_CCTVER_ERSACTOR__Se MVNEL_STREAM__D__C MVNELL_D_SCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_CCTVER_ERSACTOR__Se MVNEL_STREAM__D__STREAM__D_NAG_T__fRAM_TAP_DAAZALIA_F0L_VDEC_CCTVER_ERSACTOR__Se MVNEL_STREAM__D__STREAM__D_SCL_COEF_R_MAS*6T 0AZALIA_F0L_VDEC_CCTVER_ERSACTOR__SDIGITAL_CCTVER_ERSSDIGE
#00
#def1AM_TAP_DAAZALIA_F0L_VDEC_CCTVER_ERSACTOR__SDIGITAL_CCTVER_ERSSDIGE
#SCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_CCTVER_ERSACTOR__SDIGITAL_CCTVER_ERSSVSNAG_T__DDR_MASK 0AZALIA_F0L_VDEC_CCTVER_ERSACTOR__SDIGITAL_CCTVER_ERSSVSCC_MVP_ASYNC_READ_AAZALIA_F0L_VDEC_CCTVER_ERSACTOR__SDIGITAL_CCTVER_ERSSVCFGSNAG_T__R_MAS*6T 0AZALIA_F0L_VDEC_CCTVER_ERSACTOR__SDIGITAL_CCTVER_ERSSVCFGSSCL_COEF_DDR_MASK 0AZALIA_F0L_VDEC_CCTVER_ERSACTOR__SDIGITAL_CCTVER_ERSSPREL00
#def8DR_MASK 0AZALIA_F0L_VDEC_CCTVER_ERSACTOR__SDIGITAL_CCTVER_ERSSPRELCC_MVP_AS3NC_READ_AAZALIA_F0L_VDEC_CCTVER_ERSACTOR__SDIGITAL_CCTVER_ERSSCOPYL00
#def1RAM_TAP_DAAZALIA_F0L_VDEC_CCTVER_ERSACTOR__SDIGITAL_CCTVER_ERSSCOPYLSCL_COEF_R_MAS*6T 0AZALIA_F0L_VDEC_CCTVER_ERSACTOR__SDIGITAL_CCTVER_ERSSNd
#AUDIO 00
#defDRAM_TAP_DAAZALIA_F0L_VDEC_CCTVER_ERSACTOR__SDIGITAL_CCTVER_ERSSNd
#AUDIO SCL_COEF_5AM_TAP_DAAZALIA_F0L_VDEC_CCTVER_ERSACTOR__SDIGITAL_CCTVER_ERSSPROx00
#defRRAM_TAP_DAAZALIA_F0L_VDEC_CCTVER_ERSACTOR__SDIGITAL_CCTVER_ERSSPROxSCL_COEF_6AM_TAP_DAAZALIA_F0L_VDEC_CCTVER_ERSACTOR__SDIGITAL_CCTVER_ERSSL_NAG_T__8RAM_TAP_DAAZALIA_F0L_VDEC_CCTVER_ERSACTOR__SDIGITAL_CCTVER_ERSSL_define MV7AM_TAP_DAAZALIA_F0L_VDEC_CCTVER_ERSACTOR__SDIGITAL_CCTVER_ERSSCC_00
#def7UOUMANUAL_SWAZALIA_F0L_VDEC_CCTVER_ERSACTOR__SDIGITAL_CCTVER_ERSSCC_ MVP_DEBU8MANUAL_SWAZALIA_F0L_VDEC_CCTVER_ERSACTOR__SDIGITAL_CCTVER_ERSSKEEPALIVFF00
#def8UOUOUMANUAL_SWAZALIA_F0L_VDEC_CCTVER_ERSACTOR__SDIGITAL_CCTVER_ERSSKEEPALIVFFCC_MVP_ASY7AM_TAP_DAAZALIA_F0L_VDEC_CCTVER_ERSPARAME_ERSSTREAM_FO8MATS_SSTREAM_FO8MATS_NAG_T__fCOUfCOUSHIFT 0x0AZALIA_F0L_VDEC_CCTVER_ERSPARAME_ERSSTREAM_FO8MATS_SSTREAM_FO8MATS_SCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_CCTVER_ERSPARAME_ERSSUPPORTED_SIZESRAT0SVSAUDIO RAT0x_APABILITIESV4000
#dCOUSHIFT 0x0AZALIA_F0L_VDEC_CCTVER_ERSPARAME_ERSSUPPORTED_SIZESRAT0SVSAUDIO RAT0x_APABILITIESVSCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_CCTVER_ERSPARAME_ERSSUPPORTED_SIZESRAT0SVSAUDIO BIT__APABILITIESV4000
#dFfOUOUMANUAL_SWAZALIA_F0L_VDEC_CCTVER_ERSPARAME_ERSSUPPORTED_SIZESRAT0SVSAUDIO BIT__APABILITIESVCC_MVP_ASY_SHIFT 0x0AZALIA_F0L_VDEC_CCTVER_ERSCTRIPFFCCTOR__S MTRIPFFCCTOR__S4000
#d3NC_READ_AAZALIA_F0L_VDEC_CCTVER_ERSCTRIPFFCCTOR__S MTRIPFFCCTOR__SSCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_CCTVER_ERSCTRIPFFCCTOR__S MTRIPFFCAPABILITY_NAG_T__7UOUOUMANUAL_SWAZALIA_F0L_VDEC_CCTVER_ERSCTRIPFFCCTOR__S MTRIPFFCAPABILITY_CC_MVP_ASYR_MAS*6T 0AZALIA_F0L_VDEC_CCTVER_ERSACTOR__SRAMPVRAT0x RAMPVRAT0x00
#define MVP_CONAZALIA_F0L_VDEC_CCTVER_ERSACTOR__SRAMPVRAT0x RAMPVRAT0xSCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_CCTVER_ERSACTOR__SGTC_EMBEDD_INISPRESEN_f
#d
#TIME_EMBEDD_INIEASK 0x4000
#dFMANUAL_SWAZALIA_F0L_VDEC_CCTVER_ERSACTOR__SGTC_EMBEDD_INISPRESEN_f
#d
#TIME_EMBEDD_INIEASK 0xSCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_CCTVER_ERSACTOR__SGTC_EMBEDD_INISPRESEN_f
#d
#TIME_OFFSETxe MVGEDSNAG_T__DDR_MASK 0AZALIA_F0L_VDEC_CCTVER_ERSACTOR__SGTC_EMBEDD_INISPRESEN_f
#d
#TIME_OFFSETxe MVGEDSCC_MVP_ASYNC_READ_AAZALIA_F0L_VDEC_CCTVER_ERSACTOR__SGTC_EMBEDD_INISCLEARSGTC_COUN_ERSMIN_MAX_DELVP_NAG_T__R_MAS*6T 0AZALIA_F0L_VDEC_CCTVER_ERSACTOR__SGTC_EMBEDD_INISCLEARSGTC_COUN_ERSMIN_MAX_DELVP_SCL_COEF_DDR_MASK 0AZALIA_F0L_VDEC_CCTVER_ERSACTOR__SGTC_EMBEDD_INISPRESEN_f
#d
#TIME_EMBEDD_INIGROUPSNAG_T__7RAM_TAP_DAAZALIA_F0L_VDEC_CCTVER_ERSACTOR__SGTC_EMBEDD_INISPRESEN_f
#d
#TIME_EMBEDD_INIGROUPSSCL_COEF_R_MAS*6T 0AZALIA_F0L_VDEC_CCTVER_ERSACTOR__SGTC_OFFSETxDEBUG_SPRESEN_f
#d
#TIME_OFFSETxDEBUG_NAG_T__fCOUfCOUSHIFT 0x0AZALIA_F0L_VDEC_CCTVER_ERSACTOR__SGTC_OFFSETxDEBUG_SPRESEN_f
#d
#TIME_OFFSETxDEBUG_SCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_CCTVER_ERSGTC_COUN_ERSDELVP_SGTC_COUN_ERSDELVP_NAG_T__fCOUfCOUSHIFT 0x0AZALIA_F0L_VDEC_CCTVER_ERSGTC_COUN_ERSDELVP_SGTC_COUN_ERSDELVP_SCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_CCTVER_ERSGTC_COUN_ERSDELVP_MIN_SGTC_COUN_ERSDELVP_MIN_NAG_T__fCOUfCOUSHIFT 0x0AZALIA_F0L_VDEC_CCTVER_ERSGTC_COUN_ERSDELVP_MIN_SGTC_COUN_ERSDELVP_MIN_SCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_CCTVER_ERSGTC_COUN_ERSDELVP_MAX_SGTC_COUN_ERSDELVP_MAX_NAG_T__fCOUfCOUSHIFT 0x0AZALIA_F0L_VDEC_CCTVER_ERSGTC_COUN_ERSDELVP_MAX_SGTC_COUN_ERSDELVP_MAX_SCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_PINSPARAME_ERSAUDIO WIDGETx_APABILITIESVSAUDIO C MVNEL__APABILITIESV4000
#dFMANUAL_SWAZALIA_F0L_VDEC_PINSPARAME_ERSAUDIO WIDGETx_APABILITIESVSAUDIO C MVNEL__APABILITIESVSCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_PINSPARAME_ERSAUDIO WIDGETx_APABILITIESVSINPUTPAL_LIFIERSPRESEN_SNAG_T__DDR_MASK 0AZALIA_F0L_VDEC_PINSPARAME_ERSAUDIO WIDGETx_APABILITIESVSINPUTPAL_LIFIERSPRESEN_SCC_MVP_ASYNC_READ_AAZALIA_F0L_VDEC_PINSPARAME_ERSAUDIO WIDGETx_APABILITIESVSOUTPUTPAL_LIFIERSPRESEN_SNAG_T__R_MAS*6T 0AZALIA_F0L_VDEC_PINSPARAME_ERSAUDIO WIDGETx_APABILITIESVSOUTPUTPAL_LIFIERSPRESEN_SSCL_COEF_DDR_MASK 0AZALIA_F0L_VDEC_PINSPARAME_ERSAUDIO WIDGETx_APABILITIESVSAL_LIFIERSPARAME_ERS2YRTRISCL00
#def8DR_MASK 0AZALIA_F0L_VDEC_PINSPARAME_ERSAUDIO WIDGETx_APABILITIESVSAL_LIFIERSPARAME_ERS2YRTRISCLCC_MVP_AS3NC_READ_AAZALIA_F0L_VDEC_PINSPARAME_ERSAUDIO WIDGETx_APABILITIESVSCTRIPFF00
#defDRAM_TAP_DAAZALIA_F0L_VDEC_PINSPARAME_ERSAUDIO WIDGETx_APABILITIESVSCTRIPFFSCL_COEF_5AM_TAP_DAAZALIA_F0L_VDEC_PINSPARAME_ERSAUDIO WIDGETx_APABILITIESVSPROCESS_INIWIDGETx00
#defRRAM_TAP_DAAZALIA_F0L_VDEC_PINSPARAME_ERSAUDIO WIDGETx_APABILITIESVSPROCESS_INIWIDGETxSCL_COEF_6AM_TAP_DAAZALIA_F0L_VDEC_PINSPARAME_ERSAUDIO WIDGETx_APABILITIESVSUNSOLICITED_RNCPONSEVCAPABILITY_NAG_T__8RAM_TAP_DAAZALIA_F0L_VDEC_PINSPARAME_ERSAUDIO WIDGETx_APABILITIESVSUNSOLICITED_RNCPONSEVCAPABILITY_define MV7AM_TAP_DAAZALIA_F0L_VDEC_PINSPARAME_ERSAUDIO WIDGETx_APABILITIESVSCOTNEC
#d
#LIST#00
#def1RRAM_TAP_DAAZALIA_F0L_VDEC_PINSPARAME_ERSAUDIO WIDGETx_APABILITIESVSCOTNEC
#d
#LIST# MVP_DEBU8MANUAL_SWAZALIA_F0L_VDEC_PINSPARAME_ERSAUDIO WIDGETx_APABILITIESVSDIGITAL_M000
#d2RUMANUAL_SWAZALIA_F0L_VDEC_PINSPARAME_ERSAUDIO WIDGETx_APABILITIESVSDIGITAL_ MVP_DEBU9AM_TAP_DAAZALIA_F0L_VDEC_PINSPARAME_ERSAUDIO WIDGETx_APABILITIESVSPOWERSCCTOR__S00
#defRRRAM_TAP_DAAZALIA_F0L_VDEC_PINSPARAME_ERSAUDIO WIDGETx_APABILITIESVSPOWERSCCTOR__S MVP_DEBUaAM_TAP_DAAZALIA_F0L_VDEC_PINSPARAME_ERSAUDIO WIDGETx_APABILITIESVSLR_SWAP_NAG_T__8RRAM_TAP_DAAZALIA_F0L_VDEC_PINSPARAME_ERSAUDIO WIDGETx_APABILITIESVSLR_SWAP_ MVP_DEBUbMANUAL_SWAZALIA_F0L_VDEC_PINSPARAME_ERSAUDIO WIDGETx_APABILITIESVSAUDIO WIDGETx_APABILITIESVDELAYVNAG_T__fOUOUMANUAL_SWAZALIA_F0L_VDEC_PINSPARAME_ERSAUDIO WIDGETx_APABILITIESVSAUDIO WIDGETx_APABILITIESVDELAYVCC_MVP_ASY_SHIFT 0x0AZALIA_F0L_VDEC_PINSPARAME_ERSAUDIO WIDGETx_APABILITIESVSTYPFF00
#deffUOUOUMANUAL_SWAZALIA_F0L_VDEC_PINSPARAME_ERSAUDIO WIDGETx_APABILITIESVSTYPFFCC_MVP_ASYR_MAS*6T 0AZALIA_F0L_VDEC_PINSPARAME_ERS_APABILITIESVSIMPEDANCE_C_NSEVCAPAB 0x4000
#dFMANUAL_SWAZALIA_F0L_VDEC_PINSPARAME_ERS_APABILITIESVSIMPEDANCE_C_NSEVCAPAB 0xSCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_PINSPARAME_ERS_APABILITIESVSTRIGGER#R_QUIREDSNAG_T__DDR_MASK 0AZALIA_F0L_VDEC_PINSPARAME_ERS_APABILITIESVSTRIGGER#R_QUIREDSCC_MVP_ASYNC_READ_AAZALIA_F0L_VDEC_PINSPARAME_ERS_APABILITIESVSJACKH_ETEC
#d
#CAPABILITY_NAG_T__R_MAS*6T 0AZALIA_F0L_VDEC_PINSPARAME_ERS_APABILITIESVSJACKH_ETEC
#d
#CAPABILITY_SCL_COEF_DDR_MASK 0AZALIA_F0L_VDEC_PINSPARAME_ERS_APABILITIESVSHEADPHONE_DRIVFFCAPAB 0x4000
#d8MANUAL_SWAZALIA_F0L_VDEC_PINSPARAME_ERS_APABILITIESVSHEADPHONE_DRIVFFCAPAB 0xCC_MVP_AS3NC_READ_AAZALIA_F0L_VDEC_PINSPARAME_ERS_APABILITIESVSOUTPUTPCAPAB 0x4000
#dFRAM_TAP_DAAZALIA_F0L_VDEC_PINSPARAME_ERS_APABILITIESVSOUTPUTPCAPAB 0xSCL_COEF_R_MAS*6T 0AZALIA_F0L_VDEC_PINSPARAME_ERS_APABILITIESVSINPUTPCAPAB 0x4000
#dDRAM_TAP_DAAZALIA_F0L_VDEC_PINSPARAME_ERS_APABILITIESVSINPUTPCAPAB 0xSCL_COEF_5AM_TAP_DAAZALIA_F0L_VDEC_PINSPARAME_ERS_APABILITIESVSBALANCED_I_O_PINSx00
#defRRAM_TAP_DAAZALIA_F0L_VDEC_PINSPARAME_ERS_APABILITIESVSBALANCED_I_O_PINSxSCL_COEF_6AM_TAP_DAAZALIA_F0L_VDEC_PINSPARAME_ERS_APABILITIESVSHDMI_NAG_T__8RAM_TAP_DAAZALIA_F0L_VDEC_PINSPARAME_ERS_APABILITIESVSHDMI_define MV7AM_TAP_DAAZALIA_F0L_VDEC_PINSPARAME_ERS_APABILITIESVSVREFSCCTOR__S00
#definOUMANUAL_SWAZALIA_F0L_VDEC_PINSPARAME_ERS_APABILITIESVSVREFSCCTOR__S MVP_DEBU8MANUAL_SWAZALIA_F0L_VDEC_PINSPARAME_ERS_APABILITIESVSEAPDPCAPAB 0x4000
#dFRUOUMANUAL_SWAZALIA_F0L_VDEC_PINSPARAME_ERS_APABILITIESVSEAPDPCAPAB 0xCC_MVP_ASY_SHIFT 0x0AZALIA_F0L_VDEC_PINSPARAME_ERS_APABILITIESVSDPx4000
#dFRUOUOUMANUAL_SWAZALIA_F0L_VDEC_PINSPARAME_ERS_APABILITIESVSDP_ MVP_DEBU18MANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SUNSOLICITED_RNCPONSEV_TAG_NAG_T__3USHIFT 0x0AZALIA_F0L_VDEC_PINSCCTOR__SUNSOLICITED_RNCPONSEV_TAG_SCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SUNSOLICITED_RNCPONSEV_EASK 0x4000
#d8RAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SUNSOLICITED_RNCPONSEV_EASK 0xdefine MV7AM_TAP_DAAZALIA_F0L_VDEC_PINSACTOR__SRNCPONSEVPINSC_NSEVSIMPEDANCE_C_NSEV00
#def7UOUfCOUSHIFT 0x0AZALIA_F0L_VDEC_PINSACTOR__SRNCPONSEVPINSC_NSEVSIMPEDANCE_C_NSEVSCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SWIDGETx_CTOR__S OUT_EASK 0x4000
#dRRAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SWIDGETx_CTOR__S OUT_EASK 0xSCL_COEF_6AM_TAP_DAAZALIA_F0L_VDEC_PINSACTOR__Se MVNEL_SPEAKERSSSPEAKERSALLOCf
#d
#00
#def7USHIFT 0x0AZALIA_F0L_VDEC_PINSACTOR__Se MVNEL_SPEAKERSSSPEAKERSALLOCf
#d
#SCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__Se MVNEL_SPEAKERSSe MVNEL_ALLOCf
#d
#00
#definOUMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__Se MVNEL_SPEAKERSSe MVNEL_ALLOCf
#d
# MVP_DEBU8MANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__Se MVNEL_SPEAKERSSHDMI_COTNEC
#d
#4000
#dFRUOUMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__Se MVNEL_SPEAKERSSHDMI_COTNEC
#d
#CC_MVP_ASY_SHIFT 0x0AZALIA_F0L_VDEC_PINSCCTOR__Se MVNEL_SPEAKERSSDP_COTNEC
#d
#4000
#d2RUOUMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__Se MVNEL_SPEAKERSSDP_COTNEC
#d
#CC_MVP_ASYYNC_READ_AAZALIA_F0L_VDEC_PINSCCTOR__Se MVNEL_SPEAKERSSEXTRA_COTNEC
#d
#INFOFNAG_T__fcRUOUMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__Se MVNEL_SPEAKERSSEXTRA_COTNEC
#d
#INFOFCC_MVP_ASYDDR_MASK 0AZALIA_F0L_VDEC_PINSCCTOR__Se MVNEL_SPEAKERSSLEVELLC_MVP#00
#def78RUOUOUMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__Se MVNEL_SPEAKERSSLEVELLC_MVP#CC_MVP_ASYbMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__Se MVNEL_SPEAKERSSDOW
#4IX#INHIBIT_00
#def8UOUOUOUMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__Se MVNEL_SPEAKERSSDOW
#4IX#INHIBIT_CC_MVP_ASYUSHIFT 0x0AZALIA_F0L_VDEC_PINSACTOR__SAUDIO DESCRIP_OR0S_MAX_C MVNELSVP_DIS_R7AM_TAP_DAAZALIA_F0L_VDEC_PINSACTOR__SAUDIO DESCRIP_OR0S_MAX_C MVNELSVSCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR0S_SUPPORTED_FR_QU_PCIESV4000
#dCOOUMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR0S_SUPPORTED_FR_QU_PCIESV MVP_DEBU8MANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR0S_DESCRIP_OR_BYTES2#4000
#dUfOUOUMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR0S_DESCRIP_OR_BYTES2#CC_MVP_ASY_SHIFT 0x0AZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR0S_SUPPORTED_FR_QU_PCIESVS_EREO#4000
#dUfOUOUOUMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR0S_SUPPORTED_FR_QU_PCIESVS_EREO# MVP_DEBU18MANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR1S_MAX_C MVNELSVP_DIS_R7AM_TAP_DAAZALIA_F0L_VDEC_PINSACTOR__SAUDIO DESCRIP_OR1S_MAX_C MVNELSVSCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR1S_SUPPORTED_FR_QU_PCIESV4000
#dCOOUMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR1S_SUPPORTED_FR_QU_PCIESV MVP_DEBU8MANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR1S_DESCRIP_OR_BYTES2#4000
#dUfOUOUMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR1S_DESCRIP_OR_BYTES2#CC_MVP_ASY_SHIFT 0x0AZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR2S_MAX_C MVNELSVP_DIS_R7AM_TAP_DAAZALIA_F0L_VDEC_PINSACTOR__SAUDIO DESCRIP_OR2S_MAX_C MVNELSVSCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR2S_SUPPORTED_FR_QU_PCIESV4000
#dCOOUMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR2S_SUPPORTED_FR_QU_PCIESV MVP_DEBU8MANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR2S_DESCRIP_OR_BYTES2#4000
#dUfOUOUMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR2S_DESCRIP_OR_BYTES2#CC_MVP_ASY_SHIFT 0x0AZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR3S_MAX_C MVNELSVP_DIS_R7AM_TAP_DAAZALIA_F0L_VDEC_PINSACTOR__SAUDIO DESCRIP_OR3S_MAX_C MVNELSVSCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR3S_SUPPORTED_FR_QU_PCIESV4000
#dCOOUMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR3S_SUPPORTED_FR_QU_PCIESV MVP_DEBU8MANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR3S_DESCRIP_OR_BYTES2#4000
#dUfOUOUMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR3S_DESCRIP_OR_BYTES2#CC_MVP_ASY_SHIFT 0x0AZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR4S_MAX_C MVNELSVP_DIS_R7AM_TAP_DAAZALIA_F0L_VDEC_PINSACTOR__SAUDIO DESCRIP_OR4S_MAX_C MVNELSVSCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR4S_SUPPORTED_FR_QU_PCIESV4000
#dCOOUMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR4S_SUPPORTED_FR_QU_PCIESV MVP_DEBU8MANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR4S_DESCRIP_OR_BYTES2#4000
#dUfOUOUMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR4S_DESCRIP_OR_BYTES2#CC_MVP_ASY_SHIFT 0x0AZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR5S_MAX_C MVNELSVP_DIS_R7AM_TAP_DAAZALIA_F0L_VDEC_PINSACTOR__SAUDIO DESCRIP_OR5S_MAX_C MVNELSVSCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR5S_SUPPORTED_FR_QU_PCIESV4000
#dCOOUMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR5S_SUPPORTED_FR_QU_PCIESV MVP_DEBU8MANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR5S_DESCRIP_OR_BYTES2#4000
#dUfOUOUMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR5S_DESCRIP_OR_BYTES2#CC_MVP_ASY_SHIFT 0x0AZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR6S_MAX_C MVNELSVP_DIS_R7AM_TAP_DAAZALIA_F0L_VDEC_PINSACTOR__SAUDIO DESCRIP_OR6S_MAX_C MVNELSVSCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR6S_SUPPORTED_FR_QU_PCIESV4000
#dCOOUMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR6S_SUPPORTED_FR_QU_PCIESV MVP_DEBU8MANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR6S_DESCRIP_OR_BYTES2#4000
#dUfOUOUMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR6S_DESCRIP_OR_BYTES2#CC_MVP_ASY_SHIFT 0x0AZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR7S_MAX_C MVNELSVP_DIS_R7AM_TAP_DAAZALIA_F0L_VDEC_PINSACTOR__SAUDIO DESCRIP_OR7S_MAX_C MVNELSVSCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR7S_SUPPORTED_FR_QU_PCIESV4000
#dCOOUMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR7S_SUPPORTED_FR_QU_PCIESV MVP_DEBU8MANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR7S_DESCRIP_OR_BYTES2#4000
#dUfOUOUMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR7S_DESCRIP_OR_BYTES2#CC_MVP_ASY_SHIFT 0x0AZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR8S_MAX_C MVNELSVP_DIS_R7AM_TAP_DAAZALIA_F0L_VDEC_PINSACTOR__SAUDIO DESCRIP_OR8S_MAX_C MVNELSVSCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR8S_SUPPORTED_FR_QU_PCIESV4000
#dCOOUMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR8S_SUPPORTED_FR_QU_PCIESV MVP_DEBU8MANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR8S_DESCRIP_OR_BYTES2#4000
#dUfOUOUMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR8S_DESCRIP_OR_BYTES2#CC_MVP_ASY_SHIFT 0x0AZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR9S_MAX_C MVNELSVP_DIS_R7AM_TAP_DAAZALIA_F0L_VDEC_PINSACTOR__SAUDIO DESCRIP_OR9S_MAX_C MVNELSVSCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR9S_SUPPORTED_FR_QU_PCIESV4000
#dCOOUMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR9S_SUPPORTED_FR_QU_PCIESV MVP_DEBU8MANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR9S_DESCRIP_OR_BYTES2#4000
#dUfOUOUMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR9S_DESCRIP_OR_BYTES2#CC_MVP_ASY_SHIFT 0x0AZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR10S_MAX_C MVNELSVP_DIS_R7AM_TAP_DAAZALIA_F0L_VDEC_PINSACTOR__SAUDIO DESCRIP_OR10S_MAX_C MVNELSVSCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR10S_SUPPORTED_FR_QU_PCIESV4000
#dCOOUMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR10S_SUPPORTED_FR_QU_PCIESV MVP_DEBU8MANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR10S_DESCRIP_OR_BYTES2#4000
#dUfOUOUMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR10S_DESCRIP_OR_BYTES2#CC_MVP_ASY_SHIFT 0x0AZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR11S_MAX_C MVNELSVP_DIS_R7AM_TAP_DAAZALIA_F0L_VDEC_PINSACTOR__SAUDIO DESCRIP_OR11S_MAX_C MVNELSVSCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR11S_SUPPORTED_FR_QU_PCIESV4000
#dCOOUMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR11S_SUPPORTED_FR_QU_PCIESV MVP_DEBU8MANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR11S_DESCRIP_OR_BYTES2#4000
#dUfOUOUMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR11S_DESCRIP_OR_BYTES2#CC_MVP_ASY_SHIFT 0x0AZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR12S_MAX_C MVNELSVP_DIS_R7AM_TAP_DAAZALIA_F0L_VDEC_PINSACTOR__SAUDIO DESCRIP_OR12S_MAX_C MVNELSVSCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR12S_SUPPORTED_FR_QU_PCIESV4000
#dCOOUMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR12S_SUPPORTED_FR_QU_PCIESV MVP_DEBU8MANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR12S_DESCRIP_OR_BYTES2#4000
#dUfOUOUMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR12S_DESCRIP_OR_BYTES2#CC_MVP_ASY_SHIFT 0x0AZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR13S_MAX_C MVNELSVP_DIS_R7AM_TAP_DAAZALIA_F0L_VDEC_PINSACTOR__SAUDIO DESCRIP_OR13S_MAX_C MVNELSVSCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR13S_SUPPORTED_FR_QU_PCIESV4000
#dCOOUMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR13S_SUPPORTED_FR_QU_PCIESV MVP_DEBU8MANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR13S_DESCRIP_OR_BYTES2#4000
#dUfOUOUMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SAUDIO DESCRIP_OR13S_DESCRIP_OR_BYTES2#CC_MVP_ASY_SHIFT 0x0AZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_EASK 0xSMULTIe MVNEL01IEASK 0x4000
#dFMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_EASK 0xSMULTIe MVNEL01IEASK 0xSCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_EASK 0xSMULTIe MVNEL01IMUT0x00
#defDDR_MASK 0AZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_EASK 0xSMULTIe MVNEL01IMUT0xCC_MVP_ASYNC_READ_AAZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_EASK 0xSMULTIe MVNEL01IC MVNELL_D_NAG_T__fRAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_EASK 0xSMULTIe MVNEL01IC MVNELL_D_SCL_COEF_R_MAS*6T 0AZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_EASK 0xSMULTIe MVNEL23#EASK 0x4000
#d1RRAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_EASK 0xSMULTIe MVNEL23#EASK 0x MVP_DEBU8MANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_EASK 0xSMULTIe MVNEL23#MUT0x00
#defDRRAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_EASK 0xSMULTIe MVNEL23#MUT0xCC_MVP_AS9AM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_EASK 0xSMULTIe MVNEL23#C MVNELL_D_NAG_T__fRRRAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_EASK 0xSMULTIe MVNEL23#C MVNELL_D_SCL_COEF_cMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_EASK 0xSMULTIe MVNEL45#EASK 0x4000
#d1RRRRAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_EASK 0xSMULTIe MVNEL45#EASK 0xCC_MVP_ASY_SHIFT 0x0AZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_EASK 0xSMULTIe MVNEL45#MUT0x00
#defDRRRRAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_EASK 0xSMULTIe MVNEL45#MUT0xCC_MVP_ASYYNC_READ_AAZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_EASK 0xSMULTIe MVNEL45#C MVNELL_D_NAG_T__fRRRRRAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_EASK 0xSMULTIe MVNEL45#C MVNELL_D_SCL_COEF_YR_MAS*6T 0AZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_EASK 0xSMULTIe MVNEL67#EASK 0x4000
#d1RRRRRRAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_EASK 0xSMULTIe MVNEL67#EASK 0x MVP_DEBU18MANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_EASK 0xSMULTIe MVNEL67#MUT0x00
#defDRRRRRRAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_EASK 0xSMULTIe MVNEL67#MUT0xCC_MVP_ASY9AM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_EASK 0xSMULTIe MVNEL67#C MVNELL_D_NAG_T__fRRRRRRRAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_EASK 0xSMULTIe MVNEL67#C MVNELL_D_SCL_COEF_YcMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_EASK 02xSMULTIe MVNEL1IEASK 0x4000
#dFMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_EASK 02xSMULTIe MVNEL1IEASK 0xSCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_EASK 02xSMULTIe MVNEL1IMUT0x00
#defDDR_MASK 0AZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_EASK 02xSMULTIe MVNEL1IMUT0xCC_MVP_ASYNC_READ_AAZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_EASK 02xSMULTIe MVNEL1IC MVNELL_D_NAG_T__fRAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_EASK 02xSMULTIe MVNEL1IC MVNELL_D_SCL_COEF_R_MAS*6T 0AZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_EASK 02xSMULTIe MVNEL3#EASK 0x4000
#d1RRAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_EASK 02xSMULTIe MVNEL3#EASK 0x MVP_DEBU8MANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_EASK 02xSMULTIe MVNEL3#MUT0x00
#defDRRAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_EASK 02xSMULTIe MVNEL3#MUT0xCC_MVP_AS9AM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_EASK 02xSMULTIe MVNEL3#C MVNELL_D_NAG_T__fRRRAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_EASK 02xSMULTIe MVNEL3#C MVNELL_D_SCL_COEF_cMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_EASK 02xSMULTIe MVNEL5#EASK 0x4000
#d1RRRRAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_EASK 02xSMULTIe MVNEL5#EASK 0xCC_MVP_ASY_SHIFT 0x0AZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_EASK 02xSMULTIe MVNEL5#MUT0x00
#defDRRRRAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_EASK 02xSMULTIe MVNEL5#MUT0xCC_MVP_ASYYNC_READ_AAZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_EASK 02xSMULTIe MVNEL5#C MVNELL_D_NAG_T__fRRRRRAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_EASK 02xSMULTIe MVNEL5#C MVNELL_D_SCL_COEF_YR_MAS*6T 0AZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_EASK 02xSMULTIe MVNEL7#EASK 0x4000
#d1RRRRRRAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_EASK 02xSMULTIe MVNEL7#EASK 0x MVP_DEBU18MANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_EASK 02xSMULTIe MVNEL7#MUT0x00
#defDRRRRRRAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_EASK 02xSMULTIe MVNEL7#MUT0xCC_MVP_ASY9AM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_EASK 02xSMULTIe MVNEL7#C MVNELL_D_NAG_T__fRRRRRRRAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_EASK 02xSMULTIe MVNEL7#C MVNELL_D_SCL_COEF_YcMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_MVDE#SMULTIe MVNEL_MVDE#4000
#dFMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SMULTIe MVNEL_MVDE#SMULTIe MVNEL_MVDE#SCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SRNCPONSEVLIPSYNC__VIDEOVLIPSYNC_00
#define MVP_CONAZALIA_F0L_VDEC_PINSCCTOR__SRNCPONSEVLIPSYNC__VIDEOVLIPSYNC_SCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SRNCPONSEVLIPSYNC__AUDIO LIPSYNC_00
#definRRAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SRNCPONSEVLIPSYNC__AUDIO LIPSYNC_ MVP_DEBU8MANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SRNCPONSEVHBRSSHBRVCAPAB 0x4000
#dFMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SRNCPONSEVHBRSSHBRVCAPAB 0xSCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SRNCPONSEVHBRSSHBRVEASK 0x4000
#d1RAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SRNCPONSEVHBRSSHBRVEASK 0xSCL_COEF_R_MAS*6T 0AZALIA_F0L_VDEC_PINSCCTOR__SSINK#INFO0S_MANUFACTURERL_D_NAG_T__fCOUSHIFT 0x0AZALIA_F0L_VDEC_PINSACTOR__SSINK#INFO0S_MANUFACTURERL_D_SCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SSINK#INFO0S_PRODUCTL_D_NAG_T__fCOURRRRAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SSINK#INFO0S_PRODUCTL_D_CC_MVP_ASY_SHIFT 0x0AZALIA_F0L_VDEC_PINSCCTOR__SSINK#INFO1S_SINK#DESCRIP_#d
#LEN_00
#define MVP_CONAZALIA_F0L_VDEC_PINSCCTOR__SSINK#INFO1S_SINK#DESCRIP_#d
#LEN_SCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SSINK#INFO2VSPORTL_D0SNAG_T__fCOUfCOUSHIFT 0x0AZALIA_F0L_VDEC_PINSCCTOR__SSINK#INFO2VSPORTL_D0SSCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SSINK#INFO3VSPORTL_D1SNAG_T__fCOUfCOUSHIFT 0x0AZALIA_F0L_VDEC_PINSCCTOR__SSINK#INFO3VSPORTL_D1SSCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SSINK#INFO4S_DESCRIP_#d
0_00
#define MVP_CONAZALIA_F0L_VDEC_PINSCCTOR__SSINK#INFO4S_DESCRIP_#d
0_SCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SSINK#INFO4S_DESCRIP_#d
1_00
#definRRAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SSINK#INFO4S_DESCRIP_#d
1_ MVP_DEBU8MANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SSINK#INFO4S_DESCRIP_#d
2#4000
#dUfOUOUMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SSINK#INFO4S_DESCRIP_#d
2#CC_MVP_ASY_SHIFT 0x0AZALIA_F0L_VDEC_PINSCCTOR__SSINK#INFO4S_DESCRIP_#d
3#4000
#dUfOUOUOUMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SSINK#INFO4S_DESCRIP_#d
3x MVP_DEBU18MANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SSINK#INFO5S_DESCRIP_#d
4_00
#define MVP_CONAZALIA_F0L_VDEC_PINSCCTOR__SSINK#INFO5S_DESCRIP_#d
4_SCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SSINK#INFO5S_DESCRIP_#d
5_00
#definRRAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SSINK#INFO5S_DESCRIP_#d
5_ MVP_DEBU8MANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SSINK#INFO5S_DESCRIP_#d
6#4000
#dUfOUOUMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SSINK#INFO5S_DESCRIP_#d
6#CC_MVP_ASY_SHIFT 0x0AZALIA_F0L_VDEC_PINSCCTOR__SSINK#INFO5S_DESCRIP_#d
7#4000
#dUfOUOUOUMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SSINK#INFO5S_DESCRIP_#d
7# MVP_DEBU18MANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SSINK#INFO6S_DESCRIP_#d
8_00
#define MVP_CONAZALIA_F0L_VDEC_PINSCCTOR__SSINK#INFO6S_DESCRIP_#d
8_SCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SSINK#INFO6S_DESCRIP_#d
9_00
#definRRAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SSINK#INFO6S_DESCRIP_#d
9_ MVP_DEBU8MANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SSINK#INFO6S_DESCRIP_#d
10#4000
#dUfOUOUMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SSINK#INFO6S_DESCRIP_#d
10#CC_MVP_ASY_SHIFT 0x0AZALIA_F0L_VDEC_PINSCCTOR__SSINK#INFO6S_DESCRIP_#d
11#4000
#dUfOUOUOUMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SSINK#INFO6S_DESCRIP_#d
11# MVP_DEBU18MANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SSINK#INFO7S_DESCRIP_#d
12_00
#define MVP_CONAZALIA_F0L_VDEC_PINSCCTOR__SSINK#INFO7S_DESCRIP_#d
12_SCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SSINK#INFO7S_DESCRIP_#d
13_00
#definRRAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SSINK#INFO7S_DESCRIP_#d
13_ MVP_DEBU8MANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SSINK#INFO7S_DESCRIP_#d
14#4000
#dUfOUOUMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SSINK#INFO7S_DESCRIP_#d
14#CC_MVP_ASY_SHIFT 0x0AZALIA_F0L_VDEC_PINSCCTOR__SSINK#INFO7S_DESCRIP_#d
15#4000
#dUfOUOUOUMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SSINK#INFO7S_DESCRIP_#d
15# MVP_DEBU18MANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SSINK#INFO8S_DESCRIP_#d
16_00
#define MVP_CONAZALIA_F0L_VDEC_PINSCCTOR__SSINK#INFO8S_DESCRIP_#d
16_SCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SSINK#INFO8S_DESCRIP_#d
17_00
#definRRAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SSINK#INFO8S_DESCRIP_#d
17_ MVP_DEBU8MANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SHOT_PLUGSCCTOR__S_CLOCK_GAT_INIDISAB 0x4000
#dFMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SHOT_PLUGSCCTOR__S_CLOCK_GAT_INIDISAB 0xSCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SHOT_PLUGSCCTOR__S_CLOCK_d
#STAT0x00
#defY_SHIFT 0x0AZALIA_F0L_VDEC_PINSCCTOR__SHOT_PLUGSCCTOR__S_CLOCK_d
#STAT0xSCL_COEF_R_MAS*6T 0AZALIA_F0L_VDEC_PINSCCTOR__SHOT_PLUGSCCTOR__S_AUDIO EASK 0D_NAG_T__8UOUOUOUMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SHOT_PLUGSCCTOR__S_AUDIO EASK 0D_CC_MVP_ASYUSHIFT 0x0AZALIA_F0L_VDEC_PINSACTOR__SUNSOLICITED_RNCPONSEVFORCEVSUNSOLICITED_RNCPONSEVPAYLOAD_NAG_T__3OUfCOUSHIFT 0x0AZALIA_F0L_VDEC_PINSCCTOR__SUNSOLICITED_RNCPONSEVFORCEVSUNSOLICITED_RNCPONSEVPAYLOAD_SCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SUNSOLICITED_RNCPONSEVFORCEVSUNSOLICITED_RNCPONSEVFORCEV4000
#d1RRRRRRRAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SUNSOLICITED_RNCPONSEVFORCEVSUNSOLICITED_RNCPONSEVFORCEVSCL_COEF_YcMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SRNCPONSEVCONFIGURf
#d
#DEFAULT_CC_QU_PCFF00
#deffMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SRNCPONSEVCONFIGURf
#d
#DEFAULT_CC_QU_PCFFSCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SRNCPONSEVCONFIGURf
#d
#DEFAULT_CDEFAULT_ASSOCIf
#d
#00
#defiRAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SRNCPONSEVCONFIGURf
#d
#DEFAULT_CDEFAULT_ASSOCIf
#d
#SCL_COEF_R_MAS*6T 0AZALIA_F0L_VDEC_PINSCCTOR__SRNCPONSEVCONFIGURf
#d
#DEFAULT_CMISC_00
#defiRRAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SRNCPONSEVCONFIGURf
#d
#DEFAULT_CMISC_ MVP_DEBU8MANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SRNCPONSEVCONFIGURf
#d
#DEFAULT_CCOL_SCNAG_T__fRRRAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SRNCPONSEVCONFIGURf
#d
#DEFAULT_CCOL_SCSCL_COEF_cMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SRNCPONSEVCONFIGURf
#d
#DEFAULT_CCONNEC
#d
#TYPFF00
#deffUOUOMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SRNCPONSEVCONFIGURf
#d
#DEFAULT_CCONNEC
#d
#TYPFFCC_MVP_ASY_SHIFT 0x0AZALIA_F0L_VDEC_PINSCCTOR__SRNCPONSEVCONFIGURf
#d
#DEFAULT_CDEFAULT_DEVICFF00
#deffUOUO_SHIFT 0x0AZALIA_F0L_VDEC_PINSCCTOR__SRNCPONSEVCONFIGURf
#d
#DEFAULT_CDEFAULT_DEVICFFSCL_COEF_YR_MAS*6T 0AZALIA_F0L_VDEC_PINSCCTOR__SRNCPONSEVCONFIGURf
#d
#DEFAULT_CLOCf
#d
#00
#def3fOUOUOUMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SRNCPONSEVCONFIGURf
#d
#DEFAULT_CLOCf
#d
# MVP_DEBU18MANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SRNCPONSEVCONFIGURf
#d
#DEFAULT_CPORTLCONNEC
#VITY_NAG_T__cRRRRRRRAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SRNCPONSEVCONFIGURf
#d
#DEFAULT_CPORTLCONNEC
#VITY_ MVP_DEBU1eMANUAL_SWAZALIA_F0LPINSCCTOR__S_VDEC_CSS2YRTRISCL0#CIEC_60958_CSSMVDE#4000
#d3NC_READ_AAZALIA_F0LPINSCCTOR__S_VDEC_CSS2YRTRISCL0#CIEC_60958_CSSMVDE#SCL_COEF_RAM_TAP_DAAZALIA_F0LPINSCCTOR__S_VDEC_CSS2YRTRISCL0#CIEC_60958_CSSSOURCEVNUMBERS4000
#d3cMANUAL_SWAZALIA_F0LPINSCCTOR__S_VDEC_CSS2YRTRISCL0#CIEC_60958_CSSSOURCEVNUMBERSSCL_COEF_DDR_MASK 0AZALIA_F0LPINSCCTOR__S_VDEC_CSS2YRTRISCL1#CIEC_60958_CSSCLOCK_ACCURfCY#4000
#d3NC_READ_AAZALIA_F0LPINSCCTOR__S_VDEC_CSS2YRTRISCL1#CIEC_60958_CSSCLOCK_ACCURfCY#SCL_COEF_RAM_TAP_DAAZALIA_F0LPINSCCTOR__S_VDEC_CSS2YRTRISCL1#CIEC_60958_CSSCLOCK_ACCURfCY#OVRRD_EN_00
#defR_MAS*6T 0AZALIA_F0LPINSCCTOR__S_VDEC_CSS2YRTRISCL1#CIEC_60958_CSSCLOCK_ACCURfCY#OVRRD_EN_SCL_COEF_DDR_MASK 0AZALIA_F0LPINSCCTOR__S_VDEC_CSS2YRTRISCL1#CIEC_60958_CSSWORD_LENGTHVP_DIS_R78MANUAL_SWAZALIA_F0LPINSCCTOR__S_VDEC_CSS2YRTRISCL1#CIEC_60958_CSSWORD_LENGTHVSCL_COEF_3NC_READ_AAZALIA_F0LPINSCCTOR__S_VDEC_CSS2YRTRISCL1#CIEC_60958_CSSWORD_LENGTHVOVRRD_EN_00
#def8RAM_TAP_DAAZALIA_F0LPINSCCTOR__S_VDEC_CSS2YRTRISCL1#CIEC_60958_CSSWORD_LENGTHVOVRRD_EN_define MV7AM_TAP_DAAZALIA_F0LPINSCCTOR__S_VDEC_CSS2YRTRISCL2#CIEC_60958_CSSSAL_LIINIFR_QU_PCY#4000
#d3fMANUAL_SWAZALIA_F0LPINSCCTOR__S_VDEC_CSS2YRTRISCL2#CIEC_60958_CSSSAL_LIINIFR_QU_PCY#SCL_COEF_RAM_TAP_DAAZALIA_F0LPINSCCTOR__S_VDEC_CSS2YRTRISCL2#CIEC_60958_CSSSAL_LIINIFR_QU_PCY#OVRRD_EN_00
#defRRAM_TAP_DAAZALIA_F0LPINSCCTOR__S_VDEC_CSS2YRTRISCL2#CIEC_60958_CSSSAL_LIINIFR_QU_PCY#OVRRD_EN_SCL_COEF_6AM_TAP_DAAZALIA_F0LPINSCCTOR__S_VDEC_CSS2YRTRISCL3#CIEC_60958_CSSORIGINALSSAL_LIINIFR_QU_PCY#4000
#dfMANUAL_SWAZALIA_F0LPINSCCTOR__S_VDEC_CSS2YRTRISCL3#CIEC_60958_CSSORIGINALSSAL_LIINIFR_QU_PCY#SCL_COEF_RAM_TAP_DAAZALIA_F0LPINSCCTOR__S_VDEC_CSS2YRTRISCL3#CIEC_60958_CSSORIGINALSSAL_LIINIFR_QU_PCY#OVRRD_EN_00
#defY_SHIFT 0x0AZALIA_F0LPINSCCTOR__S_VDEC_CSS2YRTRISCL3#CIEC_60958_CSSORIGINALSSAL_LIINIFR_QU_PCY#OVRRD_EN_SCL_COEF_R_MAS*6T 0AZALIA_F0LPINSCCTOR__S_VDEC_CSS2YRTRISCL4#CIEC_60958_CSSSAL_LIINIFR_QU_PCY#COEFF#4000
#dfMANUAL_SWAZALIA_F0LPINSCCTOR__S_VDEC_CSS2YRTRISCL4#CIEC_60958_CSSSAL_LIINIFR_QU_PCY#COEFF#SCL_COEF_RAM_TAP_DAAZALIA_F0LPINSCCTOR__S_VDEC_CSS2YRTRISCL4#CIEC_60958_CSSMPEG_SURROUND#INFOFNAG_T__Y_SHIFT 0x0AZALIA_F0LPINSCCTOR__S_VDEC_CSS2YRTRISCL4#CIEC_60958_CSSMPEG_SURROUND#INFOFSCL_COEF_R_MAS*6T 0AZALIA_F0LPINSCCTOR__S_VDEC_CSS2YRTRISCL4#CIEC_60958_CSSCGMS_P_NAG_T__6_SHIFT 0x0AZALIA_F0LPINSCCTOR__S_VDEC_CSS2YRTRISCL4#CIEC_60958_CSSCGMS_P_SCL_COEF_5AM_TAP_DAAZALIA_F0LPINSCCTOR__S_VDEC_CSS2YRTRISCL4#CIEC_60958_CSSCGMS_P_VALID_00
#def8RAM_TAP_DAAZALIA_F0LPINSCCTOR__S_VDEC_CSS2YRTRISCL4#CIEC_60958_CSSCGMS_P_VALID_define MV7AM_TAP_DAAZALIA_F0LPINSCCTOR__S_VDEC_CSS2YRTRISCL5#CIEC_60958_CSSC MVNEL_NUMBERSL#4000
#dfMANUAL_SWAZALIA_F0LPINSCCTOR__S_VDEC_CSS2YRTRISCL5#CIEC_60958_CSSC MVNEL_NUMBERSL#SCL_COEF_RAM_TAP_DAAZALIA_F0LPINSCCTOR__S_VDEC_CSS2YRTRISCL5#CIEC_60958_CSSC MVNEL_NUMBERSR#00
#defiRAM_TAP_DAAZALIA_F0LPINSCCTOR__S_VDEC_CSS2YRTRISCL5#CIEC_60958_CSSC MVNEL_NUMBERSR#SCL_COEF_R_MAS*6T 0AZALIA_F0LPINSCCTOR__S_VDEC_CSS2YRTRISCL6#CIEC_60958_CSSC MVNEL_NUMBERS2#4000
#dfMANUAL_SWAZALIA_F0LPINSCCTOR__S_VDEC_CSS2YRTRISCL6#CIEC_60958_CSSC MVNEL_NUMBERS2#SCL_COEF_RAM_TAP_DAAZALIA_F0LPINSCCTOR__S_VDEC_CSS2YRTRISCL6#CIEC_60958_CSSC MVNEL_NUMBERS3#00
#defiRAM_TAP_DAAZALIA_F0LPINSCCTOR__S_VDEC_CSS2YRTRISCL6#CIEC_60958_CSSC MVNEL_NUMBERS3#SCL_COEF_R_MAS*6T 0AZALIA_F0LPINSCCTOR__S_VDEC_CSS2YRTRISCL7#CIEC_60958_CSSC MVNEL_NUMBERS4#4000
#dfMANUAL_SWAZALIA_F0LPINSCCTOR__S_VDEC_CSS2YRTRISCL7#CIEC_60958_CSSC MVNEL_NUMBERS4#SCL_COEF_RAM_TAP_DAAZALIA_F0LPINSCCTOR__S_VDEC_CSS2YRTRISCL7#CIEC_60958_CSSC MVNEL_NUMBERS5#00
#defiRAM_TAP_DAAZALIA_F0LPINSCCTOR__S_VDEC_CSS2YRTRISCL7#CIEC_60958_CSSC MVNEL_NUMBERS5#SCL_COEF_R_MAS*6T 0AZALIA_F0LPINSCCTOR__S_VDEC_CSS2YRTRISCL8#CIEC_60958_CSSC MVNEL_NUMBERS6#4000
#dfMANUAL_SWAZALIA_F0LPINSCCTOR__S_VDEC_CSS2YRTRISCL8#CIEC_60958_CSSC MVNEL_NUMBERS6#SCL_COEF_RAM_TAP_DAAZALIA_F0LPINSCCTOR__S_VDEC_CSS2YRTRISCL8#CIEC_60958_CSSC MVNEL_NUMBERS7#00
#defiRAM_TAP_DAAZALIA_F0LPINSCCTOR__S_VDEC_CSS2YRTRISCL8#CIEC_60958_CSSC MVNEL_NUMBERS7#SCL_COEF_R_MAS*6T 0AZALIA_F0L_VDEC_PINSASSOCIf
#d
#INFOFSASSOCIf
#d
#INFOFNAG_T__fCOUfCOUSHIFT 0x0AZALIA_F0L_VDEC_PINSASSOCIf
#d
#INFOFSASSOCIf
#d
#INFOFSCL_COEF_RAM_TAP_DAAZALIA_F0L_VDEC_PINSCCTOR__SDIGITAL_OUTPUTPSTATUSVSOUTPUTPAC
#V0x4000
#dFMANUAL_SWAZALIA_F0L_VDEC_PINSCCTOR__SDIGITAL_OUTPUTPSTATUSVSOUTPUTPAC
#V0xSCL_COEF_RAM_TAP_DABLND#CCTOR__S_BLND#MVDE#4000
#d30RAM_TAP_DABLND#CCTOR__S_BLND#MVDE# MVP_DEBU8MANUAL_SWBLND#CCTOR__S_BLND#ALPHA#MVDE#4000
#d30R0RAM_TAP_DABLND#CCTOR__S_BLND#ALPHA#MVDE#CC_MVP_ASY_SHIFT 0x0BLND#CCTOR__S_BLND#MULTI_LIED#MVDE#4000
#d100R0RAM_TAP_DABLND#CCTOR__S_BLND#MULTI_LIED#MVDE#SCL_COEF_YR_MAS*6T 0BLND#CCTOR__S_BLND#GLOBAL#ALPHA#M000
#dUfOUOUOUMANUAL_SWBLND#CCTOR__S_BLND#GLOBAL#ALPHA# MVP_DEBU18MANUAL_SWSM#CCTOR__2#SCM#MVDE#4000
#d7MANUAL_SWSM#CCTOR__2#SCM#MVDE#SCL_COEF_RAM_TAP_DASM#CCTOR__2#SCM#FRAME#ALTERNAT0x00
#defY_SHIFT 0x0SM#CCTOR__2#SCM#FRAME#ALTERNAT0xSCL_COEF_R_MAS*6T 0SM#CCTOR__2#SCM#FIELD#ALTERNAT0x00
#def2_SHIFT 0x0SM#CCTOR__2#SCM#FIELD#ALTERNAT0xSCL_COEF_5AM_TAP_DASM#CCTOR__2#SCM#FORCEVNEXT#FRAME#POL#4000
#d30RAM_TAP_DASM#CCTOR__2#SCM#FORCEVNEXT#FRAME#POL# MVP_DEBU8MANUAL_SWSM#CCTOR__2#SCM#FORCEVNEXT#TOP#POL#4000
#d30R0RAM_TAP_DASM#CCTOR__2#SCM#FORCEVNEXT#TOP#POL#CC_MVP_ASY_SHIFT 0x0SM#CCTOR__2#SCM#CURREN_SFRAME#POL#4000
#d1RRRRRRAM_TAP_DASM#CCTOR__2#SCM#CURREN_SFRAME#POL# MVP_DEBU18MANUAL_SWPTI#CCTOR__S_PTI#EASK 0x4000
#dFMANUAL_SWPTI#CCTOR__S_PTI#EASK 0xSCL_COEF_RAM_TAP_DAPTI#CCTOR__S_PTI#NEW_PIXEL_GAP_NAG_T__3RAM_TAP_DAPTI#CCTOR__S_PTI#NEW_PIXEL_GAP_SCL_COEF_R_MAS*6T 0PTI#CCTOR__S_BLND#NEW_PIXEL_MVDE#4000
#d4RAM_TAP_DAPTI#CCTOR__S_BLND#NEW_PIXEL_MVDE#SCL_COEF_6AM_TAP_DABLND#UPDAT0xSBLND#UPDAT0xPEND_INI4000
#dFMANUAL_SWBLND#UPDAT0xSBLND#UPDAT0xPEND_INISCL_COEF_RAM_TAP_DABLND#UPDAT0xSBLND#UPDAT0xTAKEN_00
#defY_RAM_TAP_DABLND#UPDAT0xSBLND#UPDAT0xTAKEN_ MVP_DEBU8MANUAL_SWBLND#UPDAT0xSBLND#UPDAT0xLOCK_4000
#d1RRRRAM_TAP_DABLND#UPDAT0xSBLND#UPDAT0xLOCK_CC_MVP_ASY_SHIFT 0x0BLND#UNDERFLOW#INTERRUPTxSBLND#UNDERFLOW#INT_OCCUR0D_NAG_T__FMANUAL_SWBLND#UNDERFLOW#INTERRUPTxSBLND#UNDERFLOW#INT_OCCUR0D_SCL_COEF_RAM_TAP_DABLND#UNDERFLOW#INTERRUPTxSBLND#UNDERFLOW#INT_ACK_4000
#d1RRAM_TAP_DABLND#UNDERFLOW#INTERRUPTxSBLND#UNDERFLOW#INT_ACK_ MVP_DEBU8MANUAL_SWBLND#UNDERFLOW#INTERRUPTxSBLND#UNDERFLOW#INT_4000_4000
#d1RRRMANUAL_SWBLND#UNDERFLOW#INTERRUPTxSBLND#UNDERFLOW#INT_4000_SCL_COEF_cMANUAL_SWBLND#UNDERFLOW#INTERRUPTxSBLND#UNDERFLOW#INT_PIPFFINDEX#4000
#d30R0RAM_TAP_DABLND#UNDERFLOW#INTERRUPTxSBLND#UNDERFLOW#INT_PIPFFINDEX#CC_MVP_ASY_SHIFT 0x0BLND#V#UPDAT0xLOCK_CBLND#DCP_GRPH#V#UPDAT0xLOCK_NAG_T__FMANUAL_SWBLND#V#UPDAT0xLOCK_CBLND#DCP_GRPH#V#UPDAT0xLOCK_SCL_COEF_RAM_TAP_DABLND#V#UPDAT0xLOCK_CBLND#DCP_GRPH#SURF#V#UPDAT0xLOCK_NAG_T__2AM_TAP_DABLND#V#UPDAT0xLOCK_CBLND#DCP_GRPH#SURF#V#UPDAT0xLOCK_CC_MVP_ASYNC_READ_ABLND#V#UPDAT0xLOCK_CBLND#DCP_OVL#V#UPDAT0xLOCK_NAG_T__F0RAM_TAP_DABLND#V#UPDAT0xLOCK_CBLND#DCP_OVL#V#UPDAT0xLOCK_ MVP_DEBU8MANUAL_SWBLND#V#UPDAT0xLOCK_CBLND#DCP_CUR#V#UPDAT0xLOCK_NAG_T__F0R0RAM_TAP_DABLND#V#UPDAT0xLOCK_CBLND#DCP_CUR#V#UPDAT0xLOCK_CC_MVP_ASY_SHIFT 0x0BLND#V#UPDAT0xLOCK_CBLND#DCP_CUR2#V#UPDAT0xLOCK_NAG_T__F0R0R0RAM_TAP_DABLND#V#UPDAT0xLOCK_CBLND#DCP_CUR2#V#UPDAT0xLOCK_ MVP_DEBU18MANUAL_SWBLND#V#UPDAT0xLOCK_CBLND#SCL#V#UPDAT0xLOCK_NAG_T__F0RR0R0RAM_TAP_DABLND#V#UPDAT0xLOCK_CBLND#SCL#V#UPDAT0xLOCK_SCL_COEF_YcMANUAL_SWBLND#REG#UPDAT0xSTATUSVSDCP_BLNDc_GRPH#UPDAT0xPEND_INI4000
#dFMANUAL_SWBLND#REG#UPDAT0xSTATUSVSDCP_BLNDc_GRPH#UPDAT0xPEND_INISCL_COEF_RAM_TAP_DABLND#REG#UPDAT0xSTATUSVSDCP_BLNDo_GRPH#UPDAT0xPEND_INI4000
#d2AM_TAP_DABLND#REG#UPDAT0xSTATUSVSDCP_BLNDo_GRPH#UPDAT0xPEND_INICC_MVP_ASYNC_READ_ABLND#REG#UPDAT0xSTATUSVSDCP_BLNDc_GRPH#SURF#UPDAT0xPEND_INI4000
#d4NC_READ_ABLND#REG#UPDAT0xSTATUSVSDCP_BLNDc_GRPH#SURF#UPDAT0xPEND_INISCL_COEF_DDR_MASK 0BLND#REG#UPDAT0xSTATUSVSDCP_BLNDo_GRPH#SURF#UPDAT0xPEND_INI4000
#d8DR_MASK 0BLND#REG#UPDAT0xSTATUSVSDCP_BLNDo_GRPH#SURF#UPDAT0xPEND_INISCL_COEF_3NC_READ_ABLND#REG#UPDAT0xSTATUSVSDCP_BLNDc_OVL#UPDAT0xPEND_INI4000
#dFRAM_TAP_DABLND#REG#UPDAT0xSTATUSVSDCP_BLNDc_OVL#UPDAT0xPEND_INISCL_COEF_R_MAS*6T 0BLND#REG#UPDAT0xSTATUSVSDCP_BLNDo_OVL#UPDAT0xPEND_INI4000
#d2RAM_TAP_DABLND#REG#UPDAT0xSTATUSVSDCP_BLNDo_OVL#UPDAT0xPEND_INISCL_COEF_5AM_TAP_DABLND#REG#UPDAT0xSTATUSVSDCP_BLNDc_CUR#UPDAT0xPEND_INI4000
#d4RAM_TAP_DABLND#REG#UPDAT0xSTATUSVSDCP_BLNDc_CUR#UPDAT0xPEND_INISCL_COEF_6AM_TAP_DABLND#REG#UPDAT0xSTATUSVSDCP_BLNDo_CUR#UPDAT0xPEND_INI4000
#d8RAM_TAP_DABLND#REG#UPDAT0xSTATUSVSDCP_BLNDo_CUR#UPDAT0xPEND_INISCL_COEF_7AM_TAP_DABLND#REG#UPDAT0xSTATUSVSSCL#BLNDc_UPDAT0xPEND_INI4000
#dFRRAM_TAP_DABLND#REG#UPDAT0xSTATUSVSSCL#BLNDc_UPDAT0xPEND_INI MVP_DEBU8MANUAL_SWBLND#REG#UPDAT0xSTATUSVSSCL#BLNDo#UPDAT0xPEND_INI4000
#d2RRAM_TAP_DABLND#REG#UPDAT0xSTATUSVSSCL#BLNDo#UPDAT0xPEND_INICC_MVP_AS9AM_TAP_DABLND#DEBUG_CBLND#CNV_MUX_SELECTI4000
#dFMANUAL_SWBLND#DEBUG_CBLND#CNV_MUX_SELECTISCL_COEF_RAM_TAP_DABLND#DEBUG_CBLND#DEBUG_NAG_T__fCOUfCOeAM_TAP_DABLND#DEBUG_CBLND#DEBUG_CC_MVP_ASYNC_READ_ABLND#TEST#DEBUG_INDEX#CBLND#TEST#DEBUG_INDEX#00
#define MVP_CONBLND#TEST#DEBUG_INDEX#CBLND#TEST#DEBUG_INDEX#SCL_COEF_RAM_TAP_DABLND#TEST#DEBUG_INDEX#CBLND#TEST#DEBUG_WRIT0xEN_00
#defY_RAM_TAP_DABLND#TEST#DEBUG_INDEX#CBLND#TEST#DEBUG_WRIT0xEN_ MVP_DEBU8MANUAL_SWBLND#TEST#DEBUG_DATA#CBLND#TEST#DEBUG_DATA#NAG_T__fCOUfCOUSHIFT 0x0BLND#TEST#DEBUG_DATA#CBLND#TEST#DEBUG_DATA#SCL_COEF_RAM_TAP_DASI#EASK 0xSCI#EASK 0x4000
#dFMANUAL_SWSI#EASK 0xSCI#EASK 0xSCL_COEF_RAM_TAP_DASI#ECVCONFIGVSDISPCLK_RSSCANIN_GATESDISx4000
#dFMANUAL_SWSI#ECVCONFIGVSDISPCLK_RSSCANIN_GATESDISxSCL_COEF_RAM_TAP_DASI#ECVCONFIGVSDISPCLK_GSSCANIN_GATESDISx4000
#d2AM_TAP_DASI#ECVCONFIGVSDISPCLK_GSSCANIN_GATESDISxCC_MVP_ASYNC_READ_ASI#ECVCONFIGVSDISPCLK_GSSISCL#GATESDISx4000
#d4NC_READ_ASI#ECVCONFIGVSDISPCLK_GSSISCL#GATESDISxSCL_COEF_DDR_MASK 0SI#ECVCONFIGVSDISPCLK_RSSCANIN_RAMPSDISx4000
#d8DR_MASK 0SI#ECVCONFIGVSDISPCLK_RSSCANIN_RAMPSDISxSCL_COEF_3NC_READ_ASI#ECVCONFIGVSDISPCLK_GSSCANIN_RAMPSDISx4000
#d1RAM_TAP_DASI#ECVCONFIGVSDISPCLK_GSSCANIN_RAMPSDISxSCL_COEF_4NC_READ_ASI#ECVCONFIGVSDISPCLK_GSSISCL#RAMPSDISx4000
#d2RAM_TAP_DASI#ECVCONFIGVSDISPCLK_GSSISCL#RAMPSDISxSCL_COEF_5AM_TAP_DASI#ECVCONFIGVSSI#LB_LSSDISx4000
#d4RAM_TAP_DASI#ECVCONFIGVSSI#LB_LSSDISxSCL_COEF_6AM_TAP_DASI#ECVCONFIGVSSI#LB_SDSDISx4000
#d8RAM_TAP_DASI#ECVCONFIGVSSI#LB_SDSDISxSCL_COEF_7AM_TAP_DASI#ECVCONFIGVSSI#LUT_LSSDISx4000
#dY_RAM_TAP_DASI#ECVCONFIGVSSI#LUT_LSSDISx MVP_DEBU8MANUAL_SWSI#ECVCONFIGVSSCANIN_TEST#CLK_SEL#4000
#df0_RAM_TAP_DASI#ECVCONFIGVSSCANIN_TEST#CLK_SEL#SCL_COEF_cMANUAL_SWSI#ECVCONFIGVSSI#RAM_PW_SAV0x4VDE#4000
#d8RRRRRAM_TAP_DASI#ECVCONFIGVSSI#RAM_PW_SAV0x4VDE#CC_MVP_ASY7AM_TAP_DASI#ECVCONFIGVSLB_MEM_PWR#STAT0x00
#def30RR0R0RAM_TAP_DASI#ECVCONFIGVSLB_MEM_PWR#STAT0xSCL_COEF_YcMANUAL_SWSI#ECVCONFIGVSLUT_MEM_PWR#STAT0x00
#defcRRRRRRRAM_TAP_DASI#ECVCONFIGVSLUT_MEM_PWR#STAT0x MVP_DEBU1eMANUAL_SWCNV_MVDE#CCNV_INPUTPSRC_SELECTI4000
#d3MANUAL_SWCNV_MVDE#CCNV_INPUTPSRC_SELECTISCL_COEF_RAM_TAP_DACNV_MVDE#CCNV_INPUTPPIPFFSELECTI4000
#dFcAM_TAP_DACNV_MVDE#CCNV_INPUTPPIPFFSELECTISCL_COEF_DDR_MASK 0CNV_MVDE#CCNV_FRAME#COUNTx00
#def30RDR_MASK 0CNV_MVDE#CCNV_FRAME#COUNTx MVP_DEBU8MANUAL_SWCNV_MVDE#CCNV_WINDOWxEN_00
#defY_RRDR_MASK 0CNV_MVDE#CCNV_WINDOWxEN_SCL_COEF_cMANUAL_SWCNV_MVDE#CCNV_EYFFSELECT#d
#00
#def30_RRDR_MASK 0CNV_MVDE#CCNV_EYFFSELECT#d
#CC_MVP_ASY_SHIFT 0x0CNV_MVDE#CCNV_S_EREO#EYFFORDERS4000
#d40_RRDR_MASK 0CNV_MVDE#CCNV_S_EREO#EYFFORDERSCC_MVP_ASYDDR_MASK 0CNV_MVDE#CCNV_NEW_CCTOENTx00
#defF0R0R0RAM_TAP_DACNV_MVDE#CCNV_NEW_CCTOENTx MVP_DEBU18MANUAL_SWCNV_MVDE#CCNV_FRAME#EN_00
#def8R0R0R0RAM_TAP_DACNV_MVDE#CCNV_FRAME#EN_CC_MVP_ASYUSHIFT 0x0CNV_WINDOWxSTART#CCNV_WINDOWxSTART#X#00
#definUSHIFT 0x0CNV_WINDOWxSTART#CCNV_WINDOWxSTART#X#SCL_COEF_RAM_TAP_DACNV_WINDOWxSTART#CCNV_WINDOWxSTART#Y#00
#definU0R0RAM_TAP_DACNV_WINDOWxSTART#CCNV_WINDOWxSTART#Y#CC_MVP_ASY_SHIFT 0x0CNV_WINDOWxSIZE#CCNV_WINDOWxWIDTHVP_DIS_RinUSHIFT 0x0CNV_WINDOWxSIZE#CCNV_WINDOWxWIDTHVSCL_COEF_RAM_TAP_DACNV_WINDOWxSIZE#CCNV_WINDOWxHEIGHT#00
#definU0R0RAM_TAP_DACNV_WINDOWxSIZE#CCNV_WINDOWxHEIGHT#CC_MVP_ASY_SHIFT 0x0CNV_UPDAT0xSCNV_UPDAT0xPEND_INI4000
#dFMANUAL_SWCNV_UPDAT0xSCNV_UPDAT0xPEND_INISCL_COEF_RAM_TAP_DACNV_UPDAT0xSCNV_UPDAT0xTAKEN_00
#defY_RAM_TAP_DACNV_UPDAT0xSCNV_UPDAT0xTAKEN_ MVP_DEBU8MANUAL_SWCNV_UPDAT0xSCNV_UPDAT0xLOCK_NAG_T__F0R0RAM_TAP_DACNV_UPDAT0xSCNV_UPDAT0xLOCK_CC_MVP_ASY_SHIFT 0x0CNV_SOURCEVSIZE#CCNV_SOURCEVWIDTHVP_DIS_R7inUSHIFT 0x0CNV_SOURCEVSIZE#CCNV_SOURCEVWIDTHVSCL_COEF_RAM_TAP_DACNV_SOURCEVSIZE#CCNV_SOURCEVHEIGHT#00
#def7inU0R0RAM_TAP_DACNV_SOURCEVSIZE#CCNV_SOURCEVHEIGHT#CC_MVP_ASY_SHIFT 0x0CNV_CSC#CCTOR__S_CNV_CSC#bypassI4000
#dFMANUAL_SWCNV_CSC#CCTOR__S_CNV_CSC#bypassISCL_COEF_RAM_TAP_DACNV_CSC#C11#C12S_CNV_CSC#C11#4000
#d1inUSHIFT 0x0CNV_CSC#C11#C12S_CNV_CSC#C11#SCL_COEF_RAM_TAP_DACNV_CSC#C11#C12S_CNV_CSC#C12#4000
#d1inU0R0RAM_TAP_DACNV_CSC#C11#C12S_CNV_CSC#C12#CC_MVP_ASY_SHIFT 0x0CNV_CSC#C13#C14S_CNV_CSC#C13#4000
#d1inUSHIFT 0x0CNV_CSC#C13#C14S_CNV_CSC#C13#SCL_COEF_RAM_TAP_DACNV_CSC#C13#C14S_CNV_CSC#C14#00
#def7inU0R0RAM_TAP_DACNV_CSC#C13#C14S_CNV_CSC#C14#CC_MVP_ASY_SHIFT 0x0CNV_CSC#C21#C22S_CNV_CSC#C21#4000
#d1inUSHIFT 0x0CNV_CSC#C21#C22S_CNV_CSC#C21#SCL_COEF_RAM_TAP_DACNV_CSC#C21#C22S_CNV_CSC#C22#4000
#d1inU0R0RAM_TAP_DACNV_CSC#C21#C22S_CNV_CSC#C22#CC_MVP_ASY_SHIFT 0x0CNV_CSC#C23#C24S_CNV_CSC#C23#4000
#d1inUSHIFT 0x0CNV_CSC#C23#C24S_CNV_CSC#C23#SCL_COEF_RAM_TAP_DACNV_CSC#C23#C24S_CNV_CSC#C24#00
#def7inU0R0RAM_TAP_DACNV_CSC#C23#C24S_CNV_CSC#C24#CC_MVP_ASY_SHIFT 0x0CNV_CSC#C31#C32S_CNV_CSC#C31#4000
#d1inUSHIFT 0x0CNV_CSC#C31#C32S_CNV_CSC#C31#SCL_COEF_RAM_TAP_DACNV_CSC#C31#C32S_CNV_CSC#C32#4000
#d1inU0R0RAM_TAP_DACNV_CSC#C31#C32S_CNV_CSC#C32#CC_MVP_ASY_SHIFT 0x0CNV_CSC#C33#C34S_CNV_CSC#C33#4000
#d1inUSHIFT 0x0CNV_CSC#C33#C34S_CNV_CSC#C33#SCL_COEF_RAM_TAP_DACNV_CSC#C33#C34S_CNV_CSC#C34#00
#def7inU0R0RAM_TAP_DACNV_CSC#C33#C34S_CNV_CSC#C34#CC_MVP_ASY_SHIFT 0x0CNV_CSC#ROUND#OFFSETSR#SCNV_CSC#ROUND#OFFSETSR#NAG_T__fCOUSHIFT 0x0CNV_CSC#ROUND#OFFSETSR#SCNV_CSC#ROUND#OFFSETSR#SCL_COEF_RAM_TAP_DACNV_CSC#ROUND#OFFSETSG#SCNV_CSC#ROUND#OFFSETSG#NAG_T__fCOUSHIFT 0x0CNV_CSC#ROUND#OFFSETSG#SCNV_CSC#ROUND#OFFSETSG#SCL_COEF_RAM_TAP_DACNV_CSC#ROUND#OFFSETSB#SCNV_CSC#ROUND#OFFSETSB#NAG_T__fCOUSHIFT 0x0CNV_CSC#ROUND#OFFSETSB#SCNV_CSC#ROUND#OFFSETSB#SCL_COEF_RAM_TAP_DACNV_CSC#CLAMPSR#SCNV_CSC#CLAMPSUPPERSR#00
#defiinUSHIFT 0x0CNV_CSC#CLAMPSR#SCNV_CSC#CLAMPSUPPERSR#SCL_COEF_RAM_TAP_DACNV_CSC#CLAMPSR#SCNV_CSC#CLAMPSLOWERSR#00
#defiinU0R0RAM_TAP_DACNV_CSC#CLAMPSR#SCNV_CSC#CLAMPSLOWERSR#CC_MVP_ASY_SHIFT 0x0CNV_CSC#CLAMPSG#SCNV_CSC#CLAMPSUPPERSG#NAG_T__fCOUSHIFT 0x0CNV_CSC#CLAMPSG#SCNV_CSC#CLAMPSUPPERSG#SCL_COEF_RAM_TAP_DACNV_CSC#CLAMPSG#SCNV_CSC#CLAMPSLOWERSG#00
#defiinU0R0RAM_TAP_DACNV_CSC#CLAMPSG#SCNV_CSC#CLAMPSLOWERSG#CC_MVP_ASY_SHIFT 0x0CNV_CSC#CLAMPSB#SCNV_CSC#CLAMPSUPPERSB#NAG_T__fCOUSHIFT 0x0CNV_CSC#CLAMPSB#SCNV_CSC#CLAMPSUPPERSB#SCL_COEF_RAM_TAP_DACNV_CSC#CLAMPSB#SCNV_CSC#CLAMPSLOWERSB#00
#defiinU0R0RAM_TAP_DACNV_CSC#CLAMPSB#SCNV_CSC#CLAMPSLOWERSB#CC_MVP_ASY_SHIFT 0x0CNV_TEST#CNT_S_CNV_TEST#CRC_EN_00
#defY_SHIFT 0x0CNV_TEST#CNT_S_CNV_TEST#CRC_EN_SCL_COEF_4NC_READ_ACNV_TEST#CNT_S_CNV_TEST#CRC_CCTOxEN_00
#defY_RAM_TAP_DACNV_TEST#CNT_S_CNV_TEST#CRC_CCTOxEN_ MVP_DEBU8MANUAL_SWCNV_TEST#CNT_S_CNV_TEST#CRC_DE#ONLY_NAG_T__F0R0RAM_TAP_DACNV_TEST#CNT_S_CNV_TEST#CRC_DE#ONLY_CC_MVP_ASY_SHIFT 0x0CNV_TEST#CRC_R0D_SCNV_TEST#CRC_R0D_4000_4000
#dfCOUSHIFT 0x0CNV_TEST#CRC_R0D_SCNV_TEST#CRC_R0D_4000_SCL_COEF_RAM_TAP_DACNV_TEST#CRC_R0D_SCNV_TEST#CRC_SIG_R0D_NAG_T__iinU0R0RAM_TAP_DACNV_TEST#CRC_R0D_SCNV_TEST#CRC_SIG_R0D_CC_MVP_ASY_SHIFT 0x0CNV_TEST#CRC_GREEN_ CNV_TEST#CRC_GREEN_4000_4000
#dfCOUSHIFT 0x0CNV_TEST#CRC_GREEN_ CNV_TEST#CRC_GREEN_4000_SCL_COEF_RAM_TAP_DACNV_TEST#CRC_GREEN_ CNV_TEST#CRC_SIG_GREEN_4000T__iinU0R0RAM_TAP_DACNV_TEST#CRC_GREEN_ CNV_TEST#CRC_SIG_GREEN_CC_MVP_ASY_SHIFT 0x0CNV_TEST#CRC_BLUE_ CNV_TEST#CRC_BLUE_4000_4000
#dfCOUSHIFT 0x0CNV_TEST#CRC_BLUE_ CNV_TEST#CRC_BLUE_4000_SCL_COEF_RAM_TAP_DACNV_TEST#CRC_BLUE_ CNV_TEST#CRC_SIG_BLUE_4000T__iinU0R0RAM_TAP_DACNV_TEST#CRC_BLUE_ CNV_TEST#CRC_SIG_BLUE_CC_MVP_ASY_SHIFT 0x0SI#DEBUG_CTRLVSSI#DEBUG_SEL#4000
#d3SHIFT 0x0SI#DEBUG_CTRLVSSI#DEBUG_SEL#SCL_COEF_RAM_TAP_DASI#DBGx4VDE#CCI#DBGx4VDE#EN_00
#defYAM_TAP_DASI#DBGx4VDE#CCI#DBGx4VDE#EN_SCL_COEF_RAM_TAP_DASI#DBGx4VDE#CCI#DBGxDIN_FMT#00
#def2AM_TAP_DASI#DBGx4VDE#CCI#DBGxDIN_FMT#CC_MVP_ASYNC_READ_ASI#DBGx4VDE#CCI#DBGx36MVDE#4000
#d4NC_READ_ASI#DBGx4VDE#CCI#DBGx36MVDE#SCL_COEF_DDR_MASK 0SI#DBGx4VDE#CCI#DBGxCMAP_NAG_T__8DR_MASK 0SI#DBGx4VDE#CCI#DBGxCMAP_SCL_COEF_3NC_READ_ASI#DBGx4VDE#CCI#DBGxPXLRAT0xERR_SCNAG_T__Y_RAM_TAP_DASI#DBGx4VDE#CCI#DBGxPXLRAT0xERR_SC MVP_DEBU8MANUAL_SWSI#DBGx4VDE#CCI#DBGxSOURCEVWIDTHVP_DIS_R7inURRRRAM_TAP_DASI#DBGx4VDE#CCI#DBGxSOURCEVWIDTHVCC_MVP_ASY_SHIFT 0x0SI#HARD#DEBUG_CCI#HARD#DEBUG_NAG_T__fCOUfCOUSHIFT 0x0SI#HARD#DEBUG_CCI#HARD#DEBUG_SCL_COEF_RAM_TAP_DACNV_TEST#DEBUG_INDEX#CCNV_TEST#DEBUG_INDEX#00
#define MVP_CONCNV_TEST#DEBUG_INDEX#CCNV_TEST#DEBUG_INDEX#SCL_COEF_RAM_TAP_DACNV_TEST#DEBUG_INDEX#CCNV_TEST#DEBUG_WRIT0xEN_00
#defY_RAM_TAP_DACNV_TEST#DEBUG_INDEX#CCNV_TEST#DEBUG_WRIT0xEN_ MVP_DEBU8MANUAL_SWCNV_TEST#DEBUG_DATA#SCNV_TEST#DEBUG_DATA#NAG_T__fCOUfCOUSHIFT 0x0CNV_TEST#DEBUG_DATA#SCNV_TEST#DEBUG_DATA#SCL_COEF_RAM_TAP_DASISCL#COEF#RAM_SELECTISCISCL#COEF#RAM_TAP_PAIRL_DX#00
#def7AM_TAP_DASISCL#COEF#RAM_SELECTISCISCL#COEF#RAM_TAP_PAIRL_DX#SCL_COEF_RAM_TAP_DASISCL#COEF#RAM_SELECTISCISCL#COEF#RAM_PHASFF00
#deffUOAM_TAP_DASISCL#COEF#RAM_SELECTISCISCL#COEF#RAM_PHASFF MVP_DEBU8MANUAL_SWSISCL#COEF#RAM_SELECTISCISCL#COEF#RAM_FILTER#TYPFF00
#def30R0RAM_TAP_DASISCL#COEF#RAM_SELECTISCISCL#COEF#RAM_FILTER#TYPFFCC_MVP_ASY_SHIFT 0x0SISCL#COEF#RAM_TAP_DATA#SCISCL#COEF#RAM_EVEN_TAP_COEF#00
#def3COUSHIFT 0x0SISCL#COEF#RAM_TAP_DATA#SCISCL#COEF#RAM_EVEN_TAP_COEF#SCL_COEF_RAM_TAP_DASISCL#COEF#RAM_TAP_DATA#SCISCL#COEF#RAM_EVEN_TAP_COEF#EN_00
#def8R0RAM_TAP_DASISCL#COEF#RAM_TAP_DATA#SCISCL#COEF#RAM_EVEN_TAP_COEF#EN_SCL_COEF_USHIFT 0x0SISCL#COEF#RAM_TAP_DATA#SCISCL#COEF#RAM_ODD_TAP_COEF#00
#def3COU0R0RAM_TAP_DASISCL#COEF#RAM_TAP_DATA#SCISCL#COEF#RAM_ODD_TAP_COEF#CC_MVP_ASY_SHIFT 0x0SISCL#COEF#RAM_TAP_DATA#SCISCL#COEF#RAM_ODD_TAP_COEF#EN_00
#def8R0R0R0RAM_TAP_DASISCL#COEF#RAM_TAP_DATA#SCISCL#COEF#RAM_ODD_TAP_COEF#EN_CC_MVP_ASYUSHIFT 0x0CISCL#4VDE#CCISCL#4VDE#4000
#d3SHIFT 0x0SISCL#4VDE#CCISCL#4VDE#SCL_COEF_RAM_TAP_DASISCL#TAP_COTOR__S_SISCL#V_NUM#OF#TAPS_Y_RGB#00
#defiAM_TAP_DASISCL#TAP_COTOR__S_SISCL#V_NUM#OF#TAPS_Y_RGB#SCL_COEF_RAM_TAP_DASISCL#TAP_COTOR__S_SISCL#V_NUM#OF#TAPS_CBCR#00
#defiRAM_TAP_DASISCL#TAP_COTOR__S_SISCL#V_NUM#OF#TAPS_CBCR#SCL_COEF_4NC_READ_ASISCL#TAP_COTOR__S_SISCL#H_NUM#OF#TAPS_Y_RGB#00
#defi0RAM_TAP_DASISCL#TAP_COTOR__S_SISCL#H_NUM#OF#TAPS_Y_RGB# MVP_DEBU8MANUAL_SWSISCL#TAP_COTOR__S_SISCL#H_NUM#OF#TAPS_CBCR#00
#defiR0RAM_TAP_DASISCL#TAP_COTOR__S_SISCL#H_NUM#OF#TAPS_CBCR#SCL_COEF_cAM_TAP_DASISCL#DEST#SIZE#CSISCL#DEST#HEIGHT#00
#def7inUAM_TAP_DASISCL#DEST#SIZE#CSISCL#DEST#HEIGHT#SCL_COEF_RAM_TAP_DASISCL#DEST#SIZE#CSISCL#DEST#WIDTHVP_DIS_R7inURRRRAM_TAP_DASISCL#DEST#SIZE#CSISCL#DEST#WIDTHVCC_MVP_ASY_SHIFT 0x0SISCL#HORZ_FILTER#SCALE_Rf
#dS_SISCL#H_SCALE_Rf
#dSP_DIS_R7inUinUAM_TAP_DASISCL#HORZ_FILTER#SCALE_Rf
#dS_SISCL#H_SCALE_Rf
#dSSCL_COEF_RAM_TAP_DASISCL#HORZ_FILTER#INIT_Y_RGB# MISCL#H_INIT_FRAC_Y_RGB#00
#definUinUAM_TAP_DASISCL#HORZ_FILTER#INIT_Y_RGB# MISCL#H_INIT_FRAC_Y_RGB#SCL_COEF_RAM_TAP_DASISCL#HORZ_FILTER#INIT_Y_RGB# MISCL#H_INIT_INT_Y_RGB#00
#def1fOUOUOUMANUAL_SWSISCL#HORZ_FILTER#INIT_Y_RGB# MISCL#H_INIT_INT_Y_RGB# MVP_DEBU18MANUAL_SWSISCL#HORZ_FILTER#INIT_CBCR#SCISCL#H_INIT_FRAC_CBCR#00
#definUinUAM_TAP_DASISCL#HORZ_FILTER#INIT_CBCR#SCISCL#H_INIT_FRAC_CBCR#SCL_COEF_RAM_TAP_DASISCL#HORZ_FILTER#INIT_CBCR#SCISCL#H_INIT_INT_CBCR#00
#def1fOUOUOUMANUAL_SWSISCL#HORZ_FILTER#INIT_CBCR#SCISCL#H_INIT_INT_CBCR# MVP_DEBU18MANUAL_SWSISCL#VERT_FILTER#SCALE_Rf
#dS_SISCL#V_SCALE_Rf
#dSP_DIS_R7inUinUAM_TAP_DASISCL#VERT_FILTER#SCALE_Rf
#dS_SISCL#V_SCALE_Rf
#dSSCL_COEF_RAM_TAP_DASISCL#VERT_FILTER#INIT_Y_RGB# MISCL#V_INIT_FRAC_Y_RGB#00
#definUinUAM_TAP_DASISCL#VERT_FILTER#INIT_Y_RGB# MISCL#V_INIT_FRAC_Y_RGB#SCL_COEF_RAM_TAP_DASISCL#VERT_FILTER#INIT_Y_RGB# MISCL#V_INIT_INT_Y_RGB#00
#def1fOUOUOUMANUAL_SWSISCL#VERT_FILTER#INIT_Y_RGB# MISCL#V_INIT_INT_Y_RGB# MVP_DEBU18MANUAL_SWSISCL#VERT_FILTER#INIT_CBCR#SCISCL#V_INIT_FRAC_CBCR#00
#definUinUAM_TAP_DASISCL#VERT_FILTER#INIT_CBCR#SCISCL#V_INIT_FRAC_CBCR#SCL_COEF_RAM_TAP_DASISCL#VERT_FILTER#INIT_CBCR#SCISCL#V_INIT_INT_CBCR#00
#def1fOUOUOUMANUAL_SWSISCL#VERT_FILTER#INIT_CBCR#SCISCL#V_INIT_INT_CBCR# MVP_DEBU18MANUAL_SWSISCL#ROUND#OFFSETS_SISCL#ROUND#OFFSETSY_RGB#00
#definUiMANUAL_SWSISCL#ROUND#OFFSETS_SISCL#ROUND#OFFSETSY_RGB#SCL_COEF_RAM_TAP_DASISCL#ROUND#OFFSETS_SISCL#ROUND#OFFSETSCBCR#00
#definUiOUOUMANUAL_SWSISCL#ROUND#OFFSETS_SISCL#ROUND#OFFSETSCBCR#CC_MVP_ASY_SHIFT 0x0SISCL#CLAMPS_SISCL#CLAMPSUPPERSY_RGB#00
#definSHIFT 0x0SISCL#CLAMPS_SISCL#CLAMPSUPPERSY_RGB#SCL_COEF_RAM_TAP_DASISCL#CLAMPS_SISCL#CLAMPSLOWERSY_RGB#00
#defin0RAM_TAP_DASISCL#CLAMPS_SISCL#CLAMPSLOWERSY_RGB# MVP_DEBU8MANUAL_SWSISCL#CLAMPS_SISCL#CLAMPSUPPERSCBCR#00
#defin0R0RAM_TAP_DASISCL#CLAMPS_SISCL#CLAMPSUPPERSCBCR#CC_MVP_ASY_SHIFT 0x0SISCL#CLAMPS_SISCL#CLAMPSLOWERSCBCR#00
#defin0R0R0RAM_TAP_DASISCL#CLAMPS_SISCL#CLAMPSLOWERSCBCR# MVP_DEBU18MANUAL_SWSISCL#2YRTFLOW#STATUSVSSISCL#DATA#2YRTFLOW#FLANI4000
#dFMANUAL_SWSISCL#2YRTFLOW#STATUSVSSISCL#DATA#2YRTFLOW#FLANISCL_COEF_RAM_TAP_DASISCL#2YRTFLOW#STATUSVSSISCL#DATA#2YRTFLOW#ACK_4000
#d1RRAM_TAP_DASISCL#2YRTFLOW#STATUSVSSISCL#DATA#2YRTFLOW#ACK_ MVP_DEBU8MANUAL_SWSISCL#2YRTFLOW#STATUSVSSISCL#DATA#2YRTFLOW#4000_4000
#d1R0RAM_TAP_DASISCL#2YRTFLOW#STATUSVSSISCL#DATA#2YRTFLOW#4000_SCL_COEF_cAM_TAP_DASISCL#2YRTFLOW#STATUSVSSISCL#DATA#2YRTFLOW#INT_STATUSVNAG_T__F0R0RAM_TAP_DASISCL#2YRTFLOW#STATUSVSSISCL#DATA#2YRTFLOW#INT_STATUSVCC_MVP_ASY_SHIFT 0x0SISCL#2YRTFLOW#STATUSVSSISCL#DATA#2YRTFLOW#INT_TYPFF00
#def1R0R0RAM_TAP_DASISCL#2YRTFLOW#STATUSVSSISCL#DATA#2YRTFLOW#INT_TYPFFCC_MVP_ASY4NC_READ_ASISCL#COEF#RAM_CONFLICT#STATUSVSSISCL#HOST_CONFLICT#FLANI4000
#dFMANUAL_SWSISCL#COEF#RAM_CONFLICT#STATUSVSSISCL#HOST_CONFLICT#FLANISCL_COEF_RAM_TAP_DASISCL#COEF#RAM_CONFLICT#STATUSVSSISCL#HOST_CONFLICT#ACK_4000
#d1RRAM_TAP_DASISCL#COEF#RAM_CONFLICT#STATUSVSSISCL#HOST_CONFLICT#ACK_ MVP_DEBU8MANUAL_SWSISCL#COEF#RAM_CONFLICT#STATUSVSSISCL#HOST_CONFLICT#4000_4000
#d1R0RAM_TAP_DASISCL#COEF#RAM_CONFLICT#STATUSVSSISCL#HOST_CONFLICT#4000_SCL_COEF_cAM_TAP_DASISCL#COEF#RAM_CONFLICT#STATUSVSSISCL#HOST_CONFLICT#INT_STATUSVNAG_T__F0R0RAM_TAP_DASISCL#COEF#RAM_CONFLICT#STATUSVSSISCL#HOST_CONFLICT#INT_STATUSVCC_MVP_ASY_SHIFT 0x0SISCL#COEF#RAM_CONFLICT#STATUSVSSISCL#HOST_CONFLICT#INT_TYPFF00
#def1R0R0RAM_TAP_DASISCL#COEF#RAM_CONFLICT#STATUSVSSISCL#HOST_CONFLICT#INT_TYPFFCC_MVP_ASY4NC_READ_ASISCL#OUTSISCLPIX#STRAT0GYVSSISCL#OUTSISCLPIX#STRAT0GYV4000
#dFMANUAL_SWSISCL#2UTSISCLPIX#STRAT0GYVSSISCL#OUTSISCLPIX#STRAT0GYVSCL_COEF_RAM_TAP_DASISCL#2UTSISCLPIX#STRAT0GYVSSISCL#BLACK_COL_SCBSCB#00
#defin0RAM_TAP_DASISCL#2UTSISCLPIX#STRAT0GYVSSISCL#BLACK_COL_SCBSCB# MVP_DEBU8MANUAL_SWSISCL#2UTSISCLPIX#STRAT0GYVSSISCL#BLACK_COL_SCG#Y#00
#defin0R0RAM_TAP_DASISCL#2UTSISCLPIX#STRAT0GYVSSISCL#BLACK_COL_SCG#Y#CC_MVP_ASY_SHIFT 0x0SISCL#2UTSISCLPIX#STRAT0GYVSSISCL#BLACK_COL_SCRSCR#00
#defin0R0R0RAM_TAP_DASISCL#2UTSISCLPIX#STRAT0GYVSSISCL#BLACK_COL_SCRSCR# MVP_DEBU18MANUAL_SWSISCL#TEST#CNT_S_SISCL#TEST#CRC_EN_00
#defY_SHIFT 0x0SISCL#TEST#CNT_S_SISCL#TEST#CRC_EN_SCL_COEF_4NC_READ_ASISCL#TEST#CNT_S_SISCL#TEST#CRC_CCTOxEN_00
#defY_RAM_TAP_DASISCL#TEST#CNT_S_SISCL#TEST#CRC_CCTOxEN_ MVP_DEBU8MANUAL_SWSISCL#TEST#CNT_S_SISCL#TEST#CRC_DE#ONLY_NAG_T__F0R0RAM_TAP_DASISCL#TEST#CNT_S_SISCL#TEST#CRC_DE#ONLY_CC_MVP_ASY_SHIFT 0x0SISCL#TEST#CRC_R0D_SSISCL#TEST#CRC_R0D_4000_4000
#dfCOUSHIFT 0x0SISCL#TEST#CRC_R0D_SSISCL#TEST#CRC_R0D_4000_SCL_COEF_RAM_TAP_DASISCL#TEST#CRC_R0D_SSISCL#TEST#CRC_SIG_R0D_NAG_T__iinU0R0RAM_TAP_DASISCL#TEST#CRC_R0D_SSISCL#TEST#CRC_SIG_R0D_CC_MVP_ASY_SHIFT 0x0SISCL#TEST#CRC_GREEN_CCISCL#TEST#CRC_GREEN_4000_4000
#dfCOUSHIFT 0x0SISCL#TEST#CRC_GREEN_CCISCL#TEST#CRC_GREEN_4000_SCL_COEF_RAM_TAP_DASISCL#TEST#CRC_GREEN_CCISCL#TEST#CRC_SIG_GREEN_4000T__iinU0R0RAM_TAP_DASISCL#TEST#CRC_GREEN_CCISCL#TEST#CRC_SIG_GREEN_CC_MVP_ASY_SHIFT 0x0SISCL#TEST#CRC_BLUE_CCISCL#TEST#CRC_BLUE_4000_4000
#dfCOUSHIFT 0x0SISCL#TEST#CRC_BLUE_CCISCL#TEST#CRC_BLUE_4000_SCL_COEF_RAM_TAP_DASISCL#TEST#CRC_BLUE_CCISCL#TEST#CRC_SIG_BLUE_4000T__iinU0R0RAM_TAP_DASISCL#TEST#CRC_BLUE_CCISCL#TEST#CRC_SIG_BLUE_CC_MVP_ASY_SHIFT 0x0SISCL#BACKPRESSURE#CNT_EN_CCISCL#BACKPRESSURE#CNT_EN_4000
#dFMANUAL_SWSISCL#BACKPRESSURE#CNT_EN_CCISCL#BACKPRESSURE#CNT_EN_SCL_COEF_RAM_TAP_DASISCL#MCIF#BACKPRESSURE#CNT__SISCL#MCIF#Y_NAX#BACKPRESSURE#4000
#dfCOUSHIFT 0x0SISCL#MCIF#BACKPRESSURE#CNT__SISCL#MCIF#Y_NAX#BACKPRESSURE#SCL_COEF_RAM_TAP_DASISCL#MCIF#BACKPRESSURE#CNT__SISCL#MCIF#C_NAX#BACKPRESSURE#4000
#dfCOU0R0RAM_TAP_DASISCL#MCIF#BACKPRESSURE#CNT__SISCL#MCIF#C_NAX#BACKPRESSURE#CC_MVP_ASY_SHIFT 0x0SISCL#TEST#DEBUG_INDEX#SCISCL#TEST#DEBUG_INDEX#00
#definSHIFT 0x0SISCL#TEST#DEBUG_INDEX#SCISCL#TEST#DEBUG_INDEX#SCL_COEF_RAM_TAP_DASISCL#TEST#DEBUG_INDEX#SCISCL#TEST#DEBUG_WRIT0xEN_00
#defY_RAM_TAP_DASISCL#TEST#DEBUG_INDEX#SCISCL#TEST#DEBUG_WRIT0xEN_ MVP_DEBU8MANUAL_SWSISCL#TEST#DEBUG_DATA#SCISCL#TEST#DEBUG_DATA#NAG_T__fCOUfCOUSHIFT 0x0SISCL#TEST#DEBUG_DATA#SCISCL#TEST#DEBUG_DATA#SCL_COEF_RAM_TAP_DAXDMA#NC_PCIE#CLIENTxCONFIGVSXDMA#NC_PCIE#SWAP_NAG_T__3RRAM_TAP_DAXDMA#NC_PCIE#CLIENTxCONFIGVSXDMA#NC_PCIE#SWAP_ MVP_DEBU8MANUAL_SWXDMA#NC_PCIE#CLIENTxCONFIGVSXDMA#NC_PCIE#VM_D_NAG_T__fRRRMANUAL_SWXDMA#NC_PCIE#CLIENTxCONFIGVSXDMA#NC_PCIE#VM_D_SCL_COEF_cAM_TAP_DAXDMA#NC_PCIE#CLIENTxCONFIGVSXDMA#NC_PCIE#PRIV_NAG_T__F0R0RAM_TAP_DAXDMA#NC_PCIE#CLIENTxCONFIGVSXDMA#NC_PCIE#PRIV_CC_MVP_ASY_SHIFT 0x0XDMA#LOCfL#SURFACE_TILIIN1VSXDMA#LOCfL#ARRAY#4VDE#4000
#dfSHIFT 0x0XDMA#LOCfL#SURFACE_TILIIN1VSXDMA#LOCfL#ARRAY#4VDE#SCL_COEF_RAM_TAP_DAXDMA#LOCfL#SURFACE_TILIIN1VSXDMA#LOCfL#TILE#SPLIT#00
#def7RAM_TAP_DAXDMA#LOCfL#SURFACE_TILIIN1VSXDMA#LOCfL#TILE#SPLIT#SCL_COEF_4NC_READ_AXDMA#LOCfL#SURFACE_TILIIN1VSXDMA#LOCfL#BANK#WIDTHVP_DIS_R3RRAM_TAP_DAXDMA#LOCfL#SURFACE_TILIIN1VSXDMA#LOCfL#BANK#WIDTHV MVP_DEBU8MANUAL_SWXDMA#LOCfL#SURFACE_TILIIN1VSXDMA#LOCfL#BANK#HEIGHT#00
#defcRRAM_TAP_DAXDMA#LOCfL#SURFACE_TILIIN1VSXDMA#LOCfL#BANK#HEIGHT#SCL_COEF_aAM_TAP_DAXDMA#LOCfL#SURFACE_TILIIN1VSXDMA#LOCfL#MACRO#TILE#ASPECTI4000
#d3R0RAM_TAP_DAXDMA#LOCfL#SURFACE_TILIIN1VSXDMA#LOCfL#MACRO#TILE#ASPECTISCL_COEF_cAM_TAP_DAXDMA#LOCfL#SURFACE_TILIIN1VSXDMA#LOCfL#NUM#BANKSI4000
#d3R0R0RAM_TAP_DAXDMA#LOCfL#SURFACE_TILIIN1VSXDMA#LOCfL#NUM#BANKSICC_MVP_ASY4NC_READ_AXDMA#LOCfL#SURFACE_TILIIN2VSXDMA#LOCfL#PIPFFINTERLEAV0xSIZE#00
#def7AM_TAP_DAXDMA#LOCfL#SURFACE_TILIIN2VSXDMA#LOCfL#PIPFFINTERLEAV0xSIZE#SCL_COEF_RAM_TAP_DAXDMA#LOCfL#SURFACE_TILIIN2VSXDMA#LOCfL#MICRO#TILE#MVDE#4000
#d7R0R0RAM_TAP_DAXDMA#LOCfL#SURFACE_TILIIN2VSXDMA#LOCfL#MICRO#TILE#MVDE#CC_MVP_ASY4NC_READ_AXDMA#LOCfL#SURFACE_TILIIN2VSXDMA#LOCfL#PIPFFCONFIGV4000
#df80R0R0RAM_TAP_DAXDMA#LOCfL#SURFACE_TILIIN2VSXDMA#LOCfL#PIPFFCONFIGVCC_MVP_ASYbAM_TAP_DAXDMA#INTERRUPTxSXDMA#NSTR_MEM_URGENT_STAT_00
#defY_RAM_TAP_DAXDMA#INTERRUPTxSXDMA#NSTR_MEM_URGENT_STAT_ MVP_DEBU8MANUAL_SWXDMA#INTERRUPTxSXDMA#NSTR_MEM_URGENT_4000_4000
#d2_RAM_TAP_DAXDMA#INTERRUPTxSXDMA#NSTR_MEM_URGENT_4000_SCL_COEF_9AM_TAP_DAXDMA#INTERRUPTxSXDMA#NSTR_MEM_URGENT_ACK_4000
#d4_RAM_TAP_DAXDMA#INTERRUPTxSXDMA#NSTR_MEM_URGENT_ACK_ MVP_DEBUaAM_TAP_DAXDMA#INTERRUPTxSXDMA#NSTR_UNDERFLOW#STAT_00
#defY_RRAM_TAP_DAXDMA#INTERRUPTxSXDMA#NSTR_UNDERFLOW#STAT_SCL_COEF_cAM_TAP_DAXDMA#INTERRUPTxSXDMA#NSTR_UNDERFLOW#4000_4000
#d2_RRAM_TAP_DAXDMA#INTERRUPTxSXDMA#NSTR_UNDERFLOW#4000_SCL_COEF_dAM_TAP_DAXDMA#INTERRUPTxSXDMA#NSTR_UNDERFLOW#ACK_4000
#d4_RRAM_TAP_DAXDMA#INTERRUPTxSXDMA#NSTR_UNDERFLOW#ACK_ MVP_DEBUeAM_TAP_DAXDMA#INTERRUPTxSXDMA#SLV_R0AD_URGENT_STAT_00
#defY_RRRAM_TAP_DAXDMA#INTERRUPTxSXDMA#SLV_R0AD_URGENT_STAT_CC_MVP_ASY_SHIFT 0x0XDMA#INTERRUPTxSXDMA#SLV_R0AD_URGENT_4000_4000
#d2_RR_SHIFT 0x0XDMA#INTERRUPTxSXDMA#SLV_R0AD_URGENT_4000_CC_MVP_ASY1SHIFT 0x0XDMA#INTERRUPTxSXDMA#SLV_R0AD_URGENT_ACK_4000
#d4_RR_SHIFT 0x0XDMA#INTERRUPTxSXDMA#SLV_R0AD_URGENT_ACK_ MVP_DEBUYDDR_MASK 0XDMA#INTERRUPTxSXDMA#PERF_MEAS_STAT_00
#defY_RRR_SHIFT 0x0XDMA#INTERRUPTxSXDMA#PERF_MEAS_STAT_CC_MVP_ASY4NC_READ_AXDMA#INTERRUPTxSXDMA#PERF_MEAS_4000_4000
#d2_RR__SHIFT 0x0XDMA#INTERRUPTxSXDMA#PERF_MEAS_4000_CC_MVP_ASY5SHIFT 0x0XDMA#INTERRUPTxSXDMA#PERF_MEAS_ACK_4000
#d4_RR__SHIFT 0x0XDMA#INTERRUPTxSXDMA#PERF_MEAS_ACK_ MVP_DEBUY6SHIFT 0x0XDMA#CLOCK_GAT_INICNT_S_XDMA#SCLK_TURN_d
#DELAY#4000
#dfMANUAL_SWXDMA#CLOCK_GAT_INICNT_S_XDMA#SCLK_TURN_d
#DELAY#SCL_COEF_RAM_TAP_DAXDMA#CLOCK_GAT_INICNT_S_XDMA#SCLK_TURN_dFF#DELAY#4000
#dffRAM_TAP_DAXDMA#CLOCK_GAT_INICNT_S_XDMA#SCLK_TURN_dFF#DELAY#SCL_COEF_4NC_READ_AXDMA#CLOCK_GAT_INICNT_S_XDMA#SCLK_GATESDISx4000
#d8R__SHIFT 0x0XDMA#CLOCK_GAT_INICNT_S_XDMA#SCLK_GATESDISxSCL_COEF_USHIFT 0x0XDMA#CLOCK_GAT_INICNT_S_XDMA#SCLK_REG#GATESDISx4000
#dFRR__SHIFT 0x0XDMA#CLOCK_GAT_INICNT_S_XDMA#SCLK_REG#GATESDISxCC_MVP_ASY_SHIFT 0x0XDMA#CLOCK_GAT_INICNT_S_XDMA#SCLK_G_MDYN_GATESDISxPIPFF0_4000
#d2_RR_SHIFT 0x0XDMA#CLOCK_GAT_INICNT_S_XDMA#SCLK_G_MDYN_GATESDISxPIPFF0_CC_MVP_ASY1SHIFT 0x0XDMA#CLOCK_GAT_INICNT_S_XDMA#SCLK_G_MDYN_GATESDISxPIPFF1_4000
#d4_RR_SHIFT 0x0XDMA#CLOCK_GAT_INICNT_S_XDMA#SCLK_G_MDYN_GATESDISxPIPFF1_ MVP_DEBUYDDR_MASK 0XDMA#CLOCK_GAT_INICNT_S_XDMA#SCLK_G_MDYN_GATESDISxPIPFF2x4000
#d8R___SHIFT 0x0XDMA#CLOCK_GAT_INICNT_S_XDMA#SCLK_G_MDYN_GATESDISxPIPFF2#CC_MVP_ASY3SHIFT 0x0XDMA#CLOCK_GAT_INICNT_S_XDMA#SCLK_G_MDYN_GATESDISxPIPFF3_00
#defY_RRR_SHIFT 0x0XDMA#CLOCK_GAT_INICNT_S_XDMA#SCLK_G_MDYN_GATESDISxPIPFF3_CC_MVP_ASY4NC_READ_AXDMA#CLOCK_GAT_INICNT_S_XDMA#SCLK_G_MDYN_GATESDISxPIPFF4_4000
#d2_RR__SHIFT 0x0XDMA#CLOCK_GAT_INICNT_S_XDMA#SCLK_G_MDYN_GATESDISxPIPFF4_CC_MVP_ASY5SHIFT 0x0XDMA#CLOCK_GAT_INICNT_S_XDMA#SCLK_G_MDYN_GATESDISxPIPFF5_4000
#d4_RR__SHIFT 0x0XDMA#CLOCK_GAT_INICNT_S_XDMA#SCLK_G_MDYN_GATESDISxPIPFF5_ MVP_DEBUY6SHIFT 0x0XDMA#CLOCK_GAT_INICNT_S_XDMA#SCLK_G_SDYN_GATESDISx00
#def8R0R0RSHIFT 0x0XDMA#CLOCK_GAT_INICNT_S_XDMA#SCLK_G_SDYN_GATESDISx MVP_DEBUY7SHIFT 0x0XDMA#CLOCK_GAT_INICNT_S_XDMA#SCLK_G_MSTAT_GATESDISx4000
#dFRR____SHIFT 0x0XDMA#CLOCK_GAT_INICNT_S_XDMA#SCLK_G_MSTAT_GATESDISx MVP_DEBU18MANUAL_SWXDMA#CLOCK_GAT_INICNT_S_XDMA#SCLK_G_SSTAT_GATESDISx4000
#d2RR____SHIFT 0x0XDMA#CLOCK_GAT_INICNT_S_XDMA#SCLK_G_SSTAT_GATESDISx MVP_DEBU19AM_TAP_DAXDMA#MEM_POWERSCNT_S_XDMA#MEM_LIGHT#SLEEPSDISx4000
#d1AM_TAP_DAXDMA#MEM_POWERSCNT_S_XDMA#MEM_LIGHT#SLEEPSDISxSCL_COEF_RAM_TAP_DAXDMA#NEM_POWERSCNT_S_XDMA#MEM_SHUTDOWNSDISx4000
#dY_RAM_TAP_DAXDMA#NEM_POWERSCNT_S_XDMA#MEM_SHUTDOWNSDISx MVP_DEBU8MANUAL_SWXDMA#NEM_POWERSCNT_S_XDMA#MEM_LIGHT#SLEEPSMVDE#FORCEV4000
#d1RRRRMANUAL_SWXDMA#NEM_POWERSCNT_S_XDMA#MEM_LIGHT#SLEEPSMVDE#FORCEVCC_MVP_ASY_SHIFT 0x0XDMA#NEM_POWERSCNT_S_XDMA#MEM_SHUTDOWNSMVDE#FORCEV4000
#d1RRRR_RAM_TAP_DAXDMA#NEM_POWERSCNT_S_XDMA#MEM_SHUTDOWNSMVDE#FORCEVCC_MVP_ASY8MANUAL_SWXDMA#NEM_POWERSCNT_S_XDMA#MEM_POWERSSTAT0x00
#defcRRRRRRRAM_TAP_DAXDMA#NEM_POWERSCNT_S_XDMA#MEM_POWERSSTAT0xCC_MVP_ASYeAM_TAP_DAXDMA#IF_BIF_STATUSVSXDMA#IF_BIF_ERR_SCSTATUSVNAG_T__fAM_TAP_DAXDMA#IF_BIF_STATUSVSXDMA#IF_BIF_ERR_SCSTATUSVSCL_COEF_RAM_TAP_DAXDMA#IF_BIF_STATUSVSXDMA#IF_BIF_ERR_SCCLEASCNAG_T__Y_RAM_TAP_DAXDMA#IF_BIF_STATUSVSXDMA#IF_BIF_ERR_SCCLEASC MVP_DEBU8MANUAL_SWXDMA#PERF_MEAS_STATUSVSXDMA#PERF_MEAS_STATUSV00
#definSHIFT 0x0XDMA#PERF_MEAS_STATUSVSXDMA#PERF_MEAS_STATUSVSCL_COEF_RAM_TAP_DAXDMA#IF_STATUSVSXDMA#NC_PCIEWR_BUSYV4000
#dFMANUAL_SWXDMA#IF_STATUSVSXDMA#NC_PCIEWR_BUSYVSCL_COEF_RAM_TAP_DAXDMA#TEST#DEBUG_INDEX#SXDMA#TEST#DEBUG_INDEX#00
#definSHIFT 0x0XDMA#TEST#DEBUG_INDEX#SXDMA#TEST#DEBUG_INDEX#SCL_COEF_RAM_TAP_DAXDMA#TEST#DEBUG_INDEX#SXDMA#TEST#DEBUG_WRIT0xEN_00
#defY_RAM_TAP_DAXDMA#TEST#DEBUG_INDEX#SXDMA#TEST#DEBUG_WRIT0xEN_ MVP_DEBU8MANUAL_SWXDMA#TEST#DEBUG_DATA#SXDMA#TEST#DEBUG_DATA#NAG_T__fCOUfCOUSHIFT 0x0XDMA#TEST#DEBUG_DATA#SXDMA#TEST#DEBUG_DATA#SCL_COEF_RAM_TAP_DAXDMA#RBBMIF_RDWRSCNT_S_XDMA#RBBMIF_RDWRSDELAY#4000
#d7AM_TAP_DAXDMA#RBBMIF_RDWRSCNT_S_XDMA#RBBMIF_RDWRSDELAY#SCL_COEF_RAM_TAP_DAXDMA#RBBMIF_RDWRSCNT_S_XDMA#RBBMIF_RDWRSTIMEOUTSDISx4000
#d8DR_MASK 0XDMA#RBBMIF_RDWRSCNT_S_XDMA#RBBMIF_RDWRSTIMEOUTSDISxSCL_COEF_3NC_READ_AXDMA#RBBMIF_RDWRSCNT_S_XDMA#RBBMIF_TIMEOUTSDELAY#4000
#dffff8R__SHIFT 0x0XDMA#RBBMIF_RDWRSCNT_S_XDMA#RBBMIF_TIMEOUTSDELAY#SCL_COEF_USHIFT 0x0XDMA#PG_COTOR__S_XDMA#PG_COTOR__SNAG_T__fCOUfCOUSHIFT 0x0XDMA#PG_COTOR__S_XDMA#PG_COTOR__SSCL_COEF_RAM_TAP_DAXDMA#PG_WDATA#SXDMA#PG_WDATA#NAG_T__fCOUfCOUSHIFT 0x0XDMA#PG_WDATA#SXDMA#PG_WDATA#SCL_COEF_RAM_TAP_DAXDMA#PG_STATUSVSXDMA#SERDES_RDATA#NAG_T__fCOUfCAM_TAP_DAXDMA#PG_STATUSVSXDMA#SERDES_RDATA#SCL_COEF_RAM_TAP_DAXDMA#PG_STATUSVSXDMA#PGFSM_R0AD_R0ADYV4000
#d1RRRR_RAM_TAP_DAXDMA#PG_STATUSVSXDMA#PGFSM_R0AD_R0ADYVCC_MVP_ASY8MANUAL_SWXDMA#PG_STATUSVSXDMA#SERDES_BUSYV4000
#d2RR____SHIFT 0x0XDMA#PG_STATUSVSXDMA#SERDES_BUSYV MVP_DEBU19AM_TAP_DAXDMA#PG_STATUSVSXDMA#SERDES_SMU_POWERSSTATUS_4000
#d4_RR___SHIFT 0x0XDMA#PG_STATUSVSXDMA#SERDES_SMU_POWERSSTATUS_ MVP_DEBU1aAM_TAP_DAXDMA#AON#TEST#DEBUG_INDEX#SXDMA#AON#TEST#DEBUG_INDEX#00
#definSHIFT 0x0XDMA#AON#TEST#DEBUG_INDEX#SXDMA#AON#TEST#DEBUG_INDEX#SCL_COEF_RAM_TAP_DAXDMA#AON#TEST#DEBUG_INDEX#SXDMA#AON#TEST#DEBUG_WRIT0xEN_00
#defY_RAM_TAP_DAXDMA#AON#TEST#DEBUG_INDEX#SXDMA#AON#TEST#DEBUG_WRIT0xEN_ MVP_DEBU8MANUAL_SWXDMA#AON#TEST#DEBUG_INDEX#SXDMA#DEBUG_SEL#4000
#d2_RAM_TAP_DAXDMA#AON#TEST#DEBUG_INDEX#SXDMA#DEBUG_SEL#SCL_COEF_9AM_TAP_DAXDMA#AON#TEST#DEBUG_DATA#SXDMA#AON#TEST#DEBUG_DATA#NAG_T__fCOUfCOUSHIFT 0x0XDMA#AON#TEST#DEBUG_DATA#SXDMA#AON#TEST#DEBUG_DATA#SCL_COEF_RA
#endif /* DCCL8#0SCL_4000_H */
