#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue May 14 21:15:12 2019
# Process ID: 10880
# Current directory: C:/Users/lpb16134/Xilinx/netlist
# Command line: vivado.exe -mode batch -source ProjectGeneration.tcl -notrace
# Log file: C:/Users/lpb16134/Xilinx/netlist/vivado.log
# Journal file: C:/Users/lpb16134/Xilinx/netlist\vivado.jou
#-----------------------------------------------------------
source ProjectGeneration.tcl -notrace
IP Repository Located at : C:/Xilinx/Vivado/2018.2/data/ip
Scanning sources...
Finished scanning sources
WARNING: [Coretcl 2-176] No IPs found
Adding File C:/Users/lpb16134/Xilinx/netlist/sysgen/uniform.xdc
Adding File C:/Users/lpb16134/Xilinx/netlist/sysgen/uniform.htm
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'uniform_s_axi' of definition 'xilinx.com:interface:aximm:1.0' (from TCL Argument).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from TCL Argument).
INFO: [IP_Flow 19-5107] Inferred bus interface 'uniform_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from TCL Argument).
INFO: [IP_Flow 19-4728] Bus Interface 'uniform_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'uniform_s_axi'.
CRITICAL WARNING: [IP_Flow 19-625] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': One or more verilogSource files found added to the pure language VHDL file group: hdl/uniform_axi_lite_interface_verilog.v,...
CRITICAL WARNING: [IP_Flow 19-625] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': One or more verilogSource files found added to the pure language VHDL file group: hdl/uniform_axi_lite_interface_verilog.v,...
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
WARNING: [Coretcl 2-176] No IPs found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lpb16134/Xilinx/netlist/ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/lpb16134/Xilinx/netlist/ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/lpb16134/Xilinx/netlist/ip_catalog'.)
0
Wrote  : <C:/Users/lpb16134/Xilinx/netlist/ip_catalog/uniform.srcs/sources_1/bd/uniform_bd/uniform_bd.bd> 
WARNING: [Boardtcl 53-1] No current board_part set.
WARNING: [BD 41-1753] The name 'processing_system_1_axi_periph' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'rst_processing_system_1_50M' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
</uniform_1/uniform_s_axi/reg0> is being mapped into </processing_system_1/Data> at <0x43C00000 [ 64K ]>
Wrote  : <C:/Users/lpb16134/Xilinx/netlist/ip_catalog/uniform.srcs/sources_1/bd/uniform_bd/uniform_bd.bd> 
INFO: [Common 17-206] Exiting Vivado at Tue May 14 21:15:32 2019...
