[kernel] Parsing out/12_0002/12_merged.c (with preprocessing)
[wp] Running WP plugin...
[wp] Warning: Missing RTE guards
[wp] 8 goals scheduled
[wp] [Timeout] typed_main12_assert (Qed 2ms) (Z3)
[wp] [Timeout] typed_main12_call_SwitchSSFun_requires (Qed 0.68ms) (Alt-Ergo)
[wp] Proved goals:    6 / 8
  Qed:             6
  Timeout:         2
------------------------------------------------------------
  Function SwitchSSFun
------------------------------------------------------------

Goal Complete behaviors 'case_other_flag', 'case_special_flag':
Prove: true.
Prover Qed returns Valid

------------------------------------------------------------

Goal Disjoint behaviors 'case_other_flag', 'case_special_flag':
Prove: true.
Prover Qed returns Valid

------------------------------------------------------------
------------------------------------------------------------
  Function SwitchSSFun with behavior case_other_flag
------------------------------------------------------------

Goal Post-condition for 'case_other_flag' (file out/12_0002/12_merged.c, line 24) in 'SwitchSSFun':
Prove: true.
Prover Qed returns Valid (2ms)

------------------------------------------------------------

Goal Post-condition for 'case_other_flag' (file out/12_0002/12_merged.c, line 25) in 'SwitchSSFun':
Prove: true.
Prover Qed returns Valid (2ms)

------------------------------------------------------------
------------------------------------------------------------
  Function SwitchSSFun with behavior case_special_flag
------------------------------------------------------------

Goal Post-condition for 'case_special_flag' (file out/12_0002/12_merged.c, line 21) in 'SwitchSSFun':
Prove: true.
Prover Qed returns Valid (3ms)

------------------------------------------------------------
------------------------------------------------------------
  Function main12
------------------------------------------------------------

Goal Assertion (file out/12_0002/12_merged.c, line 67):
Let a = shiftfield_F2___SwitchSS_mDSSData(pIp_0).
Let x = Mint_0[shiftfield_F1_TAG_DSS_DATA_stateFlag_A(a)].
Assume {
  Type: is_sint32(x).
  (* Heap *)
  Type: region(pIp_0.base) <= 0.
  (* Call 'SwitchSSFun' *)
  Have: Mint_0[shiftfield_F1_TAG_DSS_DATA_stateFlag_B(a)] = 1.
}
Prove: x = 0.
Prover Z3 4.8.12 returns Timeout (Qed:2ms) (8s)
Prover Alt-Ergo 2.5.4 returns Timeout (Qed:2ms) (8s)

------------------------------------------------------------

Goal Assertion (file out/12_0002/12_merged.c, line 68):
Prove: true.
Prover Qed returns Valid (0.59ms)

------------------------------------------------------------

Goal Instance of 'Pre-condition (file out/12_0002/12_merged.c, line 18) in 'SwitchSSFun'' in 'main12' at call 'SwitchSSFun' (file out/12_0002/12_merged.c, line 65)
:
Assume { (* Heap *) Type: (region(pIp_0.base) <= 0) /\ linked(Malloc_0). }
Prove: valid_rw(Malloc_0, pIp_0, 3).
Prover Z3 4.8.12 returns Unknown (Qed:0.68ms)
Prover Alt-Ergo 2.5.4 returns Timeout (Qed:0.68ms) (8s)

------------------------------------------------------------
[wp:pedantic-assigns] out/12_0002/12_merged.c:29: Warning: 
  No 'assigns' specification for function 'SwitchSSFun'.
  - in complete behaviors: {case_other_flag, case_special_flag}
    No assigns for (at least) 'case_other_flag'
  Callers assumptions might be imprecise.
[wp:pedantic-assigns] out/12_0002/12_merged.c:58: Warning: 
  No 'assigns' specification for function 'main12'.
  Callers assumptions might be imprecise.
