  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp' from /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file '/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.h' from /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul_tb.cpp' from /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file '/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul_tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=csr_vmul' from /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1.84 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.89 seconds; current allocated memory: 659.629 MB.
INFO: [HLS 200-10] Analyzing design file 'csr_vmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.12 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.26 seconds; current allocated memory: 661.617 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 208 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 190 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 198 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 198 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 437 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 341 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 341 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 341 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 374 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 380 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 365 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 365 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 365 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 393 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 386 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-210] Disaggregating variable 'matrix'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'vector'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'out'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma
INFO: [HLS 214-291] Loop 'unroll_partial' is marked as complete unroll implied by the pipeline pragma (csr_vmul.cpp:87:5)
INFO: [HLS 214-291] Loop 'partials' is marked as complete unroll implied by the pipeline pragma (csr_vmul.cpp:91:7)
INFO: [HLS 214-291] Loop 'add_all' is marked as complete unroll implied by the pipeline pragma (csr_vmul.cpp:102:5)
INFO: [HLS 214-186] Unrolling loop 'anonymous' () in function 'csr_vmul' completely with a factor of 16 (csr_vmul.cpp:3:0)
INFO: [HLS 214-186] Unrolling loop 'add_all' (csr_vmul.cpp:102:5) in function 'csr_vmul' completely with a factor of 16 (csr_vmul.cpp:3:0)
INFO: [HLS 214-186] Unrolling loop 'partials' (csr_vmul.cpp:91:7) in function 'csr_vmul' completely with a factor of 16 (csr_vmul.cpp:3:0)
INFO: [HLS 214-248] Applying array_partition to 'partial_sums': Complete partitioning on dimension 1. (csr_vmul.cpp:83:8)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'load_vector'(csr_vmul.cpp:48:3) has been inferred on bundle 'BUNDLE_D'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (csr_vmul.cpp:48:3)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'load_col_indices'(csr_vmul.cpp:56:3) has been inferred on bundle 'BUNDLE_B'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (csr_vmul.cpp:56:3)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'load_row_pointers'(csr_vmul.cpp:64:3) has been inferred on bundle 'BUNDLE_A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (csr_vmul.cpp:64:3)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'load_matrix_values'(csr_vmul.cpp:72:3) has been inferred on bundle 'BUNDLE_C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (csr_vmul.cpp:72:3)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'every_row'(csr_vmul.cpp:79:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (csr_vmul.cpp:79:3)
WARNING: [HLS 214-187] Cannot unroll loop 'unroll_partial' (csr_vmul.cpp:87:5) in function 'csr_vmul' as it has a variable trip count (csr_vmul.cpp:87:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.19 seconds. CPU system time: 0.18 seconds. Elapsed time: 6.17 seconds; current allocated memory: 664.027 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 664.027 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 664.547 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 664.559 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (csr_vmul.cpp:88:9) to (csr_vmul.cpp:87:5) in function 'csr_vmul'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (csr_vmul.cpp:87:5) to (csr_vmul.cpp:79:3) in function 'csr_vmul'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 687.383 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 716.438 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'csr_vmul' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'csr_vmul_Pipeline_load_vector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_vector'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'load_vector'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'load_vector'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 717.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 717.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'csr_vmul_Pipeline_load_col_indices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_col_indices'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'load_col_indices'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'load_col_indices'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 717.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 717.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'csr_vmul_Pipeline_load_row_pointers' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_row_pointers'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'load_row_pointers'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 717.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 717.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'csr_vmul_Pipeline_load_matrix_values' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_matrix_values'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'load_matrix_values'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'load_matrix_values'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 717.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 717.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'csr_vmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_vector'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_col_indices'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_matrix_values'. Use bind_storage pragma to override this type.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'every_row': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 723.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 723.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'csr_vmul_Pipeline_load_vector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'csr_vmul_Pipeline_load_vector' pipeline 'load_vector' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_vector/m_axi_BUNDLE_D_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_vector/m_axi_BUNDLE_D_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_vector/m_axi_BUNDLE_D_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_vector/m_axi_BUNDLE_D_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_vector/m_axi_BUNDLE_D_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_vector/m_axi_BUNDLE_D_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_vector/m_axi_BUNDLE_D_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_vector/m_axi_BUNDLE_D_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_vector/m_axi_BUNDLE_D_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_vector/m_axi_BUNDLE_D_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_vector/m_axi_BUNDLE_D_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_vector/m_axi_BUNDLE_D_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'csr_vmul_Pipeline_load_vector'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 723.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'csr_vmul_Pipeline_load_col_indices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'csr_vmul_Pipeline_load_col_indices' pipeline 'load_col_indices' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_col_indices/m_axi_BUNDLE_B_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_col_indices/m_axi_BUNDLE_B_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_col_indices/m_axi_BUNDLE_B_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_col_indices/m_axi_BUNDLE_B_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_col_indices/m_axi_BUNDLE_B_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_col_indices/m_axi_BUNDLE_B_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_col_indices/m_axi_BUNDLE_B_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_col_indices/m_axi_BUNDLE_B_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_col_indices/m_axi_BUNDLE_B_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_col_indices/m_axi_BUNDLE_B_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_col_indices/m_axi_BUNDLE_B_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_col_indices/m_axi_BUNDLE_B_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'csr_vmul_Pipeline_load_col_indices'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 723.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'csr_vmul_Pipeline_load_row_pointers' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'csr_vmul_Pipeline_load_row_pointers' pipeline 'load_row_pointers' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_row_pointers/m_axi_BUNDLE_A_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_row_pointers/m_axi_BUNDLE_A_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_row_pointers/m_axi_BUNDLE_A_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_row_pointers/m_axi_BUNDLE_A_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_row_pointers/m_axi_BUNDLE_A_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_row_pointers/m_axi_BUNDLE_A_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_row_pointers/m_axi_BUNDLE_A_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_row_pointers/m_axi_BUNDLE_A_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_row_pointers/m_axi_BUNDLE_A_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_row_pointers/m_axi_BUNDLE_A_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_row_pointers/m_axi_BUNDLE_A_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_row_pointers/m_axi_BUNDLE_A_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'csr_vmul_Pipeline_load_row_pointers'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 723.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'csr_vmul_Pipeline_load_matrix_values' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'csr_vmul_Pipeline_load_matrix_values' pipeline 'load_matrix_values' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_matrix_values/m_axi_BUNDLE_C_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_matrix_values/m_axi_BUNDLE_C_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_matrix_values/m_axi_BUNDLE_C_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_matrix_values/m_axi_BUNDLE_C_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_matrix_values/m_axi_BUNDLE_C_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_matrix_values/m_axi_BUNDLE_C_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_matrix_values/m_axi_BUNDLE_C_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_matrix_values/m_axi_BUNDLE_C_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_matrix_values/m_axi_BUNDLE_C_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_matrix_values/m_axi_BUNDLE_C_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_matrix_values/m_axi_BUNDLE_C_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_matrix_values/m_axi_BUNDLE_C_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'csr_vmul_Pipeline_load_matrix_values'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 723.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'csr_vmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'csr_vmul/BUNDLE_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'csr_vmul/BUNDLE_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'csr_vmul/BUNDLE_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'csr_vmul/BUNDLE_D' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'csr_vmul/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'csr_vmul/matrix_row_count' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'csr_vmul/matrix_col_count' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'csr_vmul/matrix_non_zero_count' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'csr_vmul/matrix_row_pointers' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'csr_vmul/matrix_col_indices' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'csr_vmul/matrix_values' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'csr_vmul/vector_values' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'csr_vmul/vector_count' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'csr_vmul/out_values' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'csr_vmul/out_count' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'csr_vmul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'matrix_row_count', 'matrix_col_count', 'matrix_non_zero_count', 'vector_count', 'out_count' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'matrix_row_pointers', 'matrix_col_indices', 'matrix_values', 'vector_values' and 'out_values' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'csr_vmul'.
INFO: [RTMG 210-278] Implementing memory 'csr_vmul_local_vector_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'csr_vmul_local_col_indices_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'csr_vmul_local_row_pointers_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 730.809 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 739.156 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 750.555 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for csr_vmul.
INFO: [VLOG 209-307] Generating Verilog RTL for csr_vmul.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 121.82 MHz
INFO: [HLS 200-112] Total CPU user time: 4.6 seconds. Total CPU system time: 0.53 seconds. Total elapsed time: 9.85 seconds; peak allocated memory: 750.555 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 13s
