WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500047 heartbeat IPC: 3.99993 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 31 sec) 
Warmup finished CPU 0 instructions: 10000003 cycles: 2500048 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 31 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2500048 (Simulation time: 0 hr 0 min 31 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 31656019 heartbeat IPC: 0.342983 cumulative IPC: 0.342983 (Simulation time: 0 hr 3 min 38 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 60588279 heartbeat IPC: 0.345635 cumulative IPC: 0.344304 (Simulation time: 0 hr 6 min 31 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 90652856 heartbeat IPC: 0.332618 cumulative IPC: 0.340319 (Simulation time: 0 hr 11 min 13 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 119708563 heartbeat IPC: 0.344167 cumulative IPC: 0.341273 (Simulation time: 0 hr 16 min 18 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 148897508 heartbeat IPC: 0.342596 cumulative IPC: 0.341536 (Simulation time: 0 hr 20 min 43 sec) 
Simulation finished CPU 0 instructions: 50000000 cycles: 146397461 cumulative IPC: 0.341536 (Simulation time: 0 hr 20 min 43 sec) 

Simulation complete CPU 0 instructions: 50000000 cycles: 146397461 (Simulation time: 0 hr 20 min 43 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs traces/for_measure/605.mcf_s-1536B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.341536 instructions: 50000000 cycles: 146397461
CPU 0 Branch Prediction Accuracy: 99.9696% MPKI: 0.0474801 Average ROB Occupancy at Mispredict: 270.095
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0474801
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:    3639048  HIT:    1505317  MISS:    2133731
LLC LOAD         ACCESS:    1406912  HIT:     130928  MISS:    1275984
LLC RFO          ACCESS:      50942  HIT:      50934  MISS:          8
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:    1108985  HIT:    1108985  MISS:          0
LLC TRANSLATION  ACCESS:    1072209  HIT:     214470  MISS:     857739
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 489.903 cycles
cpu0_DTLB TOTAL       ACCESS:    9010946  HIT:    5730150  MISS:    3280796
cpu0_DTLB LOAD         ACCESS:    9010946  HIT:    5730150  MISS:    3280796
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 147.277 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   12860093  HIT:    7514409  MISS:    5345684
cpu0_L1D LOAD         ACCESS:    9353917  HIT:    5298399  MISS:    4055518
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    2204511  HIT:    2056708  MISS:     147803
cpu0_L1D TRANSLATION  ACCESS:    1301665  HIT:     159302  MISS:    1142363
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 212.869 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:    4781353  HIT:    2251286  MISS:    2530067
cpu0_L2C LOAD         ACCESS:    2390566  HIT:     983653  MISS:    1406913
cpu0_L2C RFO          ACCESS:     144658  HIT:      93715  MISS:      50943
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:    1114800  HIT:    1114800  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:    1131329  HIT:      59118  MISS:    1072211
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 434.041 cycles
cpu0_STLB TOTAL       ACCESS:    1312903  HIT:     191462  MISS:    1121441
cpu0_STLB LOAD         ACCESS:    1312903  HIT:     191462  MISS:    1121441
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 420.49 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     105643
  ROW_BUFFER_MISS:    2028086
 AVG DBUS CONGESTED CYCLE:     3.9798
 WQ ROW_BUFFER_HIT:       5741
  ROW_BUFFER_MISS:    1102479  FULL:          0

