

================================================================
== Vitis HLS Report for 'compute_add'
================================================================
* Date:           Wed Jul 31 17:05:59 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6208|     6208|  62.080 us|  62.080 us|  6208|  6208|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- _ln11_for_each_i  |     6206|     6206|        17|          2|          1|  3096|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    2756|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     203|    -|
|Register         |        -|     -|    2393|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    2393|    3023|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|       1|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+------+------------+------------+
    |           Variable Name           | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+------+------------+------------+
    |add_ln11_fu_230_p2                 |         +|   0|  0|    19|          12|           1|
    |add_ln18_1_fu_280_p2               |         +|   0|  0|    71|          64|          64|
    |add_ln18_fu_248_p2                 |         +|   0|  0|    71|          64|          64|
    |add_ln813_58_fu_411_p2             |         +|   0|  0|    39|          32|          32|
    |add_ln813_59_fu_426_p2             |         +|   0|  0|    39|          32|          32|
    |add_ln813_60_fu_441_p2             |         +|   0|  0|    39|          32|          32|
    |add_ln813_61_fu_456_p2             |         +|   0|  0|    39|          32|          32|
    |add_ln813_62_fu_471_p2             |         +|   0|  0|    39|          32|          32|
    |add_ln813_63_fu_486_p2             |         +|   0|  0|    39|          32|          32|
    |add_ln813_64_fu_501_p2             |         +|   0|  0|    39|          32|          32|
    |add_ln813_65_fu_516_p2             |         +|   0|  0|    39|          32|          32|
    |add_ln813_fu_264_p2                |         +|   0|  0|    71|          64|          64|
    |ap_block_pp0_stage1_01001          |       and|   0|  0|     2|           1|           1|
    |ap_block_state10_pp0_stage1_iter4  |       and|   0|  0|     2|           1|           1|
    |ap_condition_355                   |       and|   0|  0|     2|           1|           1|
    |ap_predicate_op78_read_state10     |       and|   0|  0|     2|           1|           1|
    |icmp_ln11_fu_224_p2                |      icmp|   0|  0|    12|          12|          11|
    |icmp_ln813_fu_190_p2               |      icmp|   0|  0|     9|           5|           1|
    |lshr_ln813_fu_402_p2               |      lshr|   0|  0|  2171|         512|         512|
    |ap_block_pp0_stage0_11001          |        or|   0|  0|     2|           1|           1|
    |ap_block_pp0_stage1_11001          |        or|   0|  0|     2|           1|           1|
    |ap_block_state2_io                 |        or|   0|  0|     2|           1|           1|
    |ap_block_state9_pp0_stage0_iter4   |        or|   0|  0|     2|           1|           1|
    |select_ln813_fu_196_p3             |    select|   0|  0|     2|           1|           2|
    |ap_enable_pp0                      |       xor|   0|  0|     2|           1|           2|
    +-----------------------------------+----------+----+---+------+------------+------------+
    |Total                              |          |   0|  0|  2756|         999|         985|
    +-----------------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  14|          3|    1|          3|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter8                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg        |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter5_empty_228_reg_175  |   9|          2|  256|        512|
    |ap_sig_allocacmp_i_5                    |   9|          2|   12|         24|
    |i_fu_114                                |   9|          2|   12|         24|
    |inout2_blk_n_AR                         |   9|          2|    1|          2|
    |inout2_blk_n_AW                         |   9|          2|    1|          2|
    |inout2_blk_n_B                          |   9|          2|    1|          2|
    |inout2_blk_n_R                          |   9|          2|    1|          2|
    |inout2_blk_n_W                          |   9|          2|    1|          2|
    |inout3_blk_n_AR                         |   9|          2|    1|          2|
    |inout3_blk_n_R                          |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 203|         45|  299|        599|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+-----+----+-----+-----------+
    |                  Name                  |  FF | LUT| Bits| Const Bits|
    +----------------------------------------+-----+----+-----+-----------+
    |add_ln813_58_reg_646                    |   32|   0|   32|          0|
    |add_ln813_59_reg_651                    |   32|   0|   32|          0|
    |add_ln813_60_reg_656                    |   32|   0|   32|          0|
    |add_ln813_61_reg_661                    |   32|   0|   32|          0|
    |add_ln813_62_reg_666                    |   32|   0|   32|          0|
    |add_ln813_63_reg_671                    |   32|   0|   32|          0|
    |add_ln813_64_reg_676                    |   32|   0|   32|          0|
    |add_ln813_65_reg_681                    |   32|   0|   32|          0|
    |ap_CS_fsm                               |    2|   0|    2|          0|
    |ap_done_reg                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                 |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg        |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_empty_228_reg_175  |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter2_empty_228_reg_175  |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter3_empty_228_reg_175  |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter4_empty_228_reg_175  |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter5_empty_228_reg_175  |  256|   0|  256|          0|
    |i_fu_114                                |   12|   0|   12|          0|
    |icmp_ln11_reg_565                       |    1|   0|    1|          0|
    |icmp_ln813_reg_551                      |    1|   0|    1|          0|
    |inout3_addr_read_reg_636                |  256|   0|  256|          0|
    |select_ln813_reg_555                    |    2|   0|   32|         30|
    |tmp_216_reg_621                         |   32|   0|   32|          0|
    |tmp_217_reg_626                         |   32|   0|   32|          0|
    |tmp_218_reg_631                         |   32|   0|   32|          0|
    |tmp_reg_611                             |   32|   0|   32|          0|
    |tmp_s_reg_616                           |   32|   0|   32|          0|
    |trunc_ln18_1_reg_569                    |   59|   0|   59|          0|
    |trunc_ln18_6_reg_601                    |   32|   0|   32|          0|
    |trunc_ln18_7_reg_606                    |   32|   0|   32|          0|
    |trunc_ln18_9_reg_579                    |   59|   0|   59|          0|
    |trunc_ln18_reg_596                      |   32|   0|   32|          0|
    |trunc_ln813_s_reg_574                   |   59|   0|   59|          0|
    |zext_ln11_reg_560                       |    5|   0|  512|        507|
    |icmp_ln11_reg_565                       |   64|  32|    1|          0|
    |trunc_ln18_9_reg_579                    |   64|  32|   59|          0|
    +----------------------------------------+-----+----+-----+-----------+
    |Total                                   | 2393|  64| 2862|        537|
    +----------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|   compute_add|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|   compute_add|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|   compute_add|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|   compute_add|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|   compute_add|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|   compute_add|  return value|
|m_axi_inout2_AWVALID   |  out|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_AWREADY   |   in|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_AWADDR    |  out|   64|       m_axi|        inout2|       pointer|
|m_axi_inout2_AWID      |  out|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_AWLEN     |  out|   32|       m_axi|        inout2|       pointer|
|m_axi_inout2_AWSIZE    |  out|    3|       m_axi|        inout2|       pointer|
|m_axi_inout2_AWBURST   |  out|    2|       m_axi|        inout2|       pointer|
|m_axi_inout2_AWLOCK    |  out|    2|       m_axi|        inout2|       pointer|
|m_axi_inout2_AWCACHE   |  out|    4|       m_axi|        inout2|       pointer|
|m_axi_inout2_AWPROT    |  out|    3|       m_axi|        inout2|       pointer|
|m_axi_inout2_AWQOS     |  out|    4|       m_axi|        inout2|       pointer|
|m_axi_inout2_AWREGION  |  out|    4|       m_axi|        inout2|       pointer|
|m_axi_inout2_AWUSER    |  out|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_WVALID    |  out|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_WREADY    |   in|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_WDATA     |  out|  256|       m_axi|        inout2|       pointer|
|m_axi_inout2_WSTRB     |  out|   32|       m_axi|        inout2|       pointer|
|m_axi_inout2_WLAST     |  out|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_WID       |  out|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_WUSER     |  out|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARVALID   |  out|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARREADY   |   in|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARADDR    |  out|   64|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARID      |  out|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARLEN     |  out|   32|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARSIZE    |  out|    3|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARBURST   |  out|    2|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARLOCK    |  out|    2|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARCACHE   |  out|    4|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARPROT    |  out|    3|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARQOS     |  out|    4|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARREGION  |  out|    4|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARUSER    |  out|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_RVALID    |   in|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_RREADY    |  out|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_RDATA     |   in|  256|       m_axi|        inout2|       pointer|
|m_axi_inout2_RLAST     |   in|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_RID       |   in|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_RFIFONUM  |   in|    9|       m_axi|        inout2|       pointer|
|m_axi_inout2_RUSER     |   in|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_RRESP     |   in|    2|       m_axi|        inout2|       pointer|
|m_axi_inout2_BVALID    |   in|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_BREADY    |  out|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_BRESP     |   in|    2|       m_axi|        inout2|       pointer|
|m_axi_inout2_BID       |   in|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_BUSER     |   in|    1|       m_axi|        inout2|       pointer|
|m_axi_inout3_AWVALID   |  out|    1|       m_axi|        inout3|       pointer|
|m_axi_inout3_AWREADY   |   in|    1|       m_axi|        inout3|       pointer|
|m_axi_inout3_AWADDR    |  out|   64|       m_axi|        inout3|       pointer|
|m_axi_inout3_AWID      |  out|    1|       m_axi|        inout3|       pointer|
|m_axi_inout3_AWLEN     |  out|   32|       m_axi|        inout3|       pointer|
|m_axi_inout3_AWSIZE    |  out|    3|       m_axi|        inout3|       pointer|
|m_axi_inout3_AWBURST   |  out|    2|       m_axi|        inout3|       pointer|
|m_axi_inout3_AWLOCK    |  out|    2|       m_axi|        inout3|       pointer|
|m_axi_inout3_AWCACHE   |  out|    4|       m_axi|        inout3|       pointer|
|m_axi_inout3_AWPROT    |  out|    3|       m_axi|        inout3|       pointer|
|m_axi_inout3_AWQOS     |  out|    4|       m_axi|        inout3|       pointer|
|m_axi_inout3_AWREGION  |  out|    4|       m_axi|        inout3|       pointer|
|m_axi_inout3_AWUSER    |  out|    1|       m_axi|        inout3|       pointer|
|m_axi_inout3_WVALID    |  out|    1|       m_axi|        inout3|       pointer|
|m_axi_inout3_WREADY    |   in|    1|       m_axi|        inout3|       pointer|
|m_axi_inout3_WDATA     |  out|  256|       m_axi|        inout3|       pointer|
|m_axi_inout3_WSTRB     |  out|   32|       m_axi|        inout3|       pointer|
|m_axi_inout3_WLAST     |  out|    1|       m_axi|        inout3|       pointer|
|m_axi_inout3_WID       |  out|    1|       m_axi|        inout3|       pointer|
|m_axi_inout3_WUSER     |  out|    1|       m_axi|        inout3|       pointer|
|m_axi_inout3_ARVALID   |  out|    1|       m_axi|        inout3|       pointer|
|m_axi_inout3_ARREADY   |   in|    1|       m_axi|        inout3|       pointer|
|m_axi_inout3_ARADDR    |  out|   64|       m_axi|        inout3|       pointer|
|m_axi_inout3_ARID      |  out|    1|       m_axi|        inout3|       pointer|
|m_axi_inout3_ARLEN     |  out|   32|       m_axi|        inout3|       pointer|
|m_axi_inout3_ARSIZE    |  out|    3|       m_axi|        inout3|       pointer|
|m_axi_inout3_ARBURST   |  out|    2|       m_axi|        inout3|       pointer|
|m_axi_inout3_ARLOCK    |  out|    2|       m_axi|        inout3|       pointer|
|m_axi_inout3_ARCACHE   |  out|    4|       m_axi|        inout3|       pointer|
|m_axi_inout3_ARPROT    |  out|    3|       m_axi|        inout3|       pointer|
|m_axi_inout3_ARQOS     |  out|    4|       m_axi|        inout3|       pointer|
|m_axi_inout3_ARREGION  |  out|    4|       m_axi|        inout3|       pointer|
|m_axi_inout3_ARUSER    |  out|    1|       m_axi|        inout3|       pointer|
|m_axi_inout3_RVALID    |   in|    1|       m_axi|        inout3|       pointer|
|m_axi_inout3_RREADY    |  out|    1|       m_axi|        inout3|       pointer|
|m_axi_inout3_RDATA     |   in|  256|       m_axi|        inout3|       pointer|
|m_axi_inout3_RLAST     |   in|    1|       m_axi|        inout3|       pointer|
|m_axi_inout3_RID       |   in|    1|       m_axi|        inout3|       pointer|
|m_axi_inout3_RFIFONUM  |   in|    9|       m_axi|        inout3|       pointer|
|m_axi_inout3_RUSER     |   in|    1|       m_axi|        inout3|       pointer|
|m_axi_inout3_RRESP     |   in|    2|       m_axi|        inout3|       pointer|
|m_axi_inout3_BVALID    |   in|    1|       m_axi|        inout3|       pointer|
|m_axi_inout3_BREADY    |  out|    1|       m_axi|        inout3|       pointer|
|m_axi_inout3_BRESP     |   in|    2|       m_axi|        inout3|       pointer|
|m_axi_inout3_BID       |   in|    1|       m_axi|        inout3|       pointer|
|m_axi_inout3_BUSER     |   in|    1|       m_axi|        inout3|       pointer|
|x                      |   in|   64|     ap_none|             x|        scalar|
|y                      |   in|   64|     ap_none|             y|        scalar|
|out_r                  |   in|   64|     ap_none|         out_r|        scalar|
+-----------------------+-----+-----+------------+--------------+--------------+

