$version Generated by VerilatedVcd $end
$date Mon Jul 11 13:32:39 2022
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 3 btnd $end
  $var wire  1 ; btnl $end
  $var wire  1 C btnr $end
  $var wire  1 + btnu $end
  $var wire 16 K led [15:0] $end
  $var wire 16 # sw [15:0] $end
  $scope module dataflow_sv $end
   $var wire  1 3 btnd $end
   $var wire  1 ; btnl $end
   $var wire  1 C btnr $end
   $var wire  1 + btnu $end
   $var wire 16 K led [15:0] $end
   $var wire 16 # sw [15:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0000000000000000 #
0+
03
0;
0C
b0000000000000000 K
#1
#2
13
#3
#4
b0000000000000001 #
b0000000000001000 K
#5
#6
b0000000000001011 #
03
b0000000000001011 K
#7
#8
b0000000011101010 #
13
b0000011101010000 K
#9
#10
b0000010011001110 #
03
b0000010011001110 K
#11
#12
b0011000011101010 #
b0011000011101010 K
#13
#14
13
b1000011101010000 K
#15
#16
b1111000111001110 #
b1000111001110000 K
#17
#18
b0000000000000000 #
03
b0000000000000000 K
#19
