// Seed: 856638892
module module_0;
  assign id_1 = "";
  assign module_2.id_11 = 0;
  assign module_1.type_17 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    output uwire id_2,
    input tri1 id_3,
    input supply1 id_4,
    input wand id_5,
    output tri1 id_6,
    input uwire id_7,
    output tri id_8
);
  wire id_10;
  module_0 modCall_1 ();
  wor id_11 = 1'h0, id_12;
endmodule
module module_2 (
    input supply1 id_0,
    input wor id_1,
    input wor id_2,
    input supply0 id_3,
    input tri id_4,
    input tri0 id_5,
    id_10,
    input tri1 id_6,
    input uwire id_7,
    input wor id_8
);
  if (1) assign id_11 = -1;
  else wire id_12;
  wire id_13;
  id_14(
      1, id_8 ? 1 : 1, 1
  );
  wire id_15;
  module_0 modCall_1 ();
endmodule
