### π‘‹ μ•λ…•ν•μ„Έμ”! λ””μ§€ν„Έ νλ΅ μ„¤κ³„λ¥Ό κ³µλ¶€ν•λ” ν•μ§€μ¤μ…λ‹λ‹¤.
<br/>

- π”­ μ €λ” ν•λ“μ›¨μ–΄ μ•„ν‚¤ν…μ²μ™€ μ €μ „λ ¥ μ„¤κ³„μ— κΉμ€ κ΄€μ‹¬μ„ κ°€μ§€κ³  μμµλ‹λ‹¤.
- π± ν„μ¬ Verilogμ™€ SystemVerilogλ¥Ό μ΄μ©ν• RTL μ„¤κ³„ λ° κ²€μ¦ λ°©λ²•λ΅ μ„ λ°°μ°κ³  μμµλ‹λ‹¤.
- π“« μ—°λ½μ²: **your-email@email.com** | **[LinkedIn ν”„λ΅ν•„ λ§ν¬](https://www.linkedin.com/)**

<br/>

### π› οΈ Skills & Tools
<p align="center">
  <img src="https://img.shields.io/badge/Verilog-85498D?style=for-the-badge&logo=verilog&logoColor=white">
  <img src="https://img.shields.io/badge/VHDL-ADB100?style=for-the-badge&logo=vhdl&logoColor=white">
  <img src="https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white">
  <img src="https://img.shields.io/badge/C-A8B9CC?style=for-the-badge&logo=c&logoColor=white">
</p>

<br/>

### π€ Projects
- **[CNN κ°€μ†κΈ° μ„¤κ³„ (Verilog)](https://github.com/λ§ν¬)**
- **[AES-128 μ•”νΈν™” μ½”μ–΄ (Verilog)](https://github.com/λ§ν¬)**
- **[Mini CPU μ„¤κ³„ (Verilog)](https://github.com/λ§ν¬)**

<br/>

### π“ GitHub Stats
<p align="center">
  <a href="https://github.com/J-HanRyang">
    <img src="https://github-readme-stats.vercel.app/api?username=J-HanRyang&show_icons=true&theme=radical" alt="J-HanRyang's GitHub stats" />
  </a>
</p>
