
---------- Begin Simulation Statistics ----------
final_tick                               16944262102341                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 209359                       # Simulator instruction rate (inst/s)
host_mem_usage                               17128432                       # Number of bytes of host memory used
host_op_rate                                   319137                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4774.66                       # Real time elapsed on the host
host_tick_rate                               10966082                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999618227                       # Number of instructions simulated
sim_ops                                    1523767668                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.052359                       # Number of seconds simulated
sim_ticks                                 52359279642                       # Number of ticks simulated
system.cpu0.Branches                                3                       # Number of branches fetched
system.cpu0.committedInsts                         15                       # Number of instructions committed
system.cpu0.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      2946296                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         7904                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      5535088                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         7904                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              32                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        32                       # Number of busy cycles
system.cpu0.num_cc_register_reads                  17                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    10                       # Number of float alu accesses
system.cpu0.num_fp_insts                           10                       # number of float instructions
system.cpu0.num_fp_register_reads                  15                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  7                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   21                       # Number of integer alu accesses
system.cpu0.num_int_insts                          21                       # number of integer instructions
system.cpu0.num_int_register_reads                 42                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                12                       # number of times the integer registers were written
system.cpu0.num_load_insts                          5                       # Number of load instructions
system.cpu0.num_mem_refs                            8                       # number of memory refs
system.cpu0.num_store_insts                         3                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       13     52.00%     52.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  3     12.00%     64.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     64.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     64.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     64.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     64.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     64.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 1      4.00%     68.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.00% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.00% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.00% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       2      8.00%     76.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     76.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  3     12.00%     88.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 3     12.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        25                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                3                       # Number of branches fetched
system.cpu1.committedInsts                         15                       # Number of instructions committed
system.cpu1.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      2945433                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         7930                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      5532113                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         7930                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              32                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        32                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  17                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    10                       # Number of float alu accesses
system.cpu1.num_fp_insts                           10                       # number of float instructions
system.cpu1.num_fp_register_reads                  15                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  7                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   21                       # Number of integer alu accesses
system.cpu1.num_int_insts                          21                       # number of integer instructions
system.cpu1.num_int_register_reads                 42                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                12                       # number of times the integer registers were written
system.cpu1.num_load_insts                          5                       # Number of load instructions
system.cpu1.num_mem_refs                            8                       # number of memory refs
system.cpu1.num_store_insts                         3                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       13     52.00%     52.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  3     12.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 1      4.00%     68.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     68.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     68.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     68.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     68.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     68.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     68.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     68.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     68.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     68.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     68.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     68.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     68.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     68.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     68.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     68.00% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     68.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       2      8.00%     76.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  3     12.00%     88.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 3     12.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        25                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                3                       # Number of branches fetched
system.cpu2.committedInsts                         15                       # Number of instructions committed
system.cpu2.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      2946067                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops         7903                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      5534683                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops         7903                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              32                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        32                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  17                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    10                       # Number of float alu accesses
system.cpu2.num_fp_insts                           10                       # number of float instructions
system.cpu2.num_fp_register_reads                  15                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  7                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   21                       # Number of integer alu accesses
system.cpu2.num_int_insts                          21                       # number of integer instructions
system.cpu2.num_int_register_reads                 42                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                12                       # number of times the integer registers were written
system.cpu2.num_load_insts                          5                       # Number of load instructions
system.cpu2.num_mem_refs                            8                       # number of memory refs
system.cpu2.num_store_insts                         3                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       13     52.00%     52.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  3     12.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 1      4.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       2      8.00%     76.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  3     12.00%     88.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 3     12.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        25                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                3                       # Number of branches fetched
system.cpu3.committedInsts                         15                       # Number of instructions committed
system.cpu3.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      2946005                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         7936                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      5533120                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         7936                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              32                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        32                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  17                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    10                       # Number of float alu accesses
system.cpu3.num_fp_insts                           10                       # number of float instructions
system.cpu3.num_fp_register_reads                  15                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  7                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   21                       # Number of integer alu accesses
system.cpu3.num_int_insts                          21                       # number of integer instructions
system.cpu3.num_int_register_reads                 42                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                12                       # number of times the integer registers were written
system.cpu3.num_load_insts                          5                       # Number of load instructions
system.cpu3.num_mem_refs                            8                       # number of memory refs
system.cpu3.num_store_insts                         3                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       13     52.00%     52.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  3     12.00%     64.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     64.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     64.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     64.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     64.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     64.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 1      4.00%     68.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     68.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     68.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     68.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     68.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     68.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     68.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     68.00% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     68.00% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     68.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     68.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     68.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     68.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     68.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     68.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     68.00% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     68.00% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      8.00%     76.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     76.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  3     12.00%     88.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 3     12.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        25                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      4679563                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        9367888                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       479906                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1029433                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        147102258                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        71478004                       # number of cc regfile writes
system.switch_cpus0.committedInsts          250000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            381087464                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.628940                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.628940                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        410831941                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       196414326                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  14669                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       276401                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        25806398                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            2.552043                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            81101575                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          17192065                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       47189388                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     64921320                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          907                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     17770520                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    412257356                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     63909510                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       457863                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    401270664                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        820812                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       117961                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        275639                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles      1484431                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents          586                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       154270                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       122131                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        560745447                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            401109001                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.555958                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        311750720                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              2.551015                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             401181071                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       331832212                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      152228873                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.589976                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.589976                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass         1613      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    196557231     48.93%     48.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2065165      0.51%     49.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     49.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd      4079011      1.02%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      5780115      1.44%     51.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     51.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     51.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc      2220734      0.55%     52.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     52.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     52.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     52.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     52.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     52.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     42683107     10.62%     63.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt     12444002      3.10%     66.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv      2409727      0.60%     66.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     50297677     12.52%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt      1963406      0.49%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     11406372      2.84%     82.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      5411731      1.35%     83.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     52612409     13.10%     97.06% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     11796230      2.94%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     401728530                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      223757851                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    445231462                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    221088096                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    244085347                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            3236164                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008056                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          53570      1.66%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu         43665      1.35%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd       341149     10.54%     13.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            1      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult       323060      9.98%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        492431     15.22%     38.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       374271     11.57%     50.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead       826233     25.53%     75.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       781784     24.16%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     181205230                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    518767178                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    180020905                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    199342342                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         412257356                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        401728530                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     31169747                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued        85046                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined     32375625                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    157220373                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.555194                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.587002                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     59420285     37.79%     37.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     11987410      7.62%     45.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     14239367      9.06%     54.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     14295237      9.09%     63.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     17262054     10.98%     74.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     13882564      8.83%     83.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     11292077      7.18%     90.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      6567855      4.18%     94.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      8273524      5.26%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    157220373                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  2.554955                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      5002205                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       558591                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     64921320                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     17770520                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      156303350                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               157235042                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                     79                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        146981650                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        71419152                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249794847                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            380774563                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.629457                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.629457                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        410496332                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       196254487                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  14936                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts       276170                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        25785182                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            2.549959                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            81035161                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          17177631                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       47214899                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     64868785                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          908                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     17755653                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    411922546                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     63857530                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       457471                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    400942833                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        821545                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       117739                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles        275460                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles      1485548                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents          635                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       154137                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       122033                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        560274750                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            400781251                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.555958                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        311489037                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              2.548931                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             400853192                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       331559524                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      152104297                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.588672                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.588672                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass         1596      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    196396543     48.93%     48.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2063464      0.51%     49.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     49.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd      4075861      1.02%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      5775602      1.44%     51.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     51.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     51.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc      2218886      0.55%     52.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     52.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     52.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     52.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     52.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     52.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     42648177     10.62%     63.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt     12433840      3.10%     66.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv      2407762      0.60%     66.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     50256544     12.52%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt      1961802      0.49%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11396910      2.84%     82.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5407154      1.35%     83.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     52569814     13.10%     97.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     11786351      2.94%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     401400306                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      223575900                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    444869061                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    220907904                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    243890337                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            3233892                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008057                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          53537      1.66%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu         43594      1.35%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd       340985     10.54%     13.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            1      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult       323139      9.99%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        492091     15.22%     38.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       373949     11.56%     50.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead       825499     25.53%     75.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       781097     24.15%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     181056702                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    518470470                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    179873347                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    199180694                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         411922546                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        401400306                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     31147850                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued        84923                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined     32356476                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    157220106                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.553111                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.586732                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     59481635     37.83%     37.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     11990916      7.63%     45.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14232271      9.05%     54.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     14290588      9.09%     63.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     17249716     10.97%     74.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     13866212      8.82%     83.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     11282520      7.18%     90.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      6561944      4.17%     94.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      8264304      5.26%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    157220106                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  2.552868                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      4998626                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       558487                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     64868785                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     17755653                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      156175718                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               157235042                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                     69                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        147092755                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        71473101                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249983171                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            381061504                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.628983                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.628983                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        410804431                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       196401088                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  15463                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       276363                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        25804622                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            2.551864                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            81095407                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          17190286                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       47178630                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     64916945                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          912                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     17768708                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    412228671                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     63905121                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       458006                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    401242376                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        820524                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       118100                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        275604                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles      1484262                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents          586                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       154254                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       122109                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        560706272                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            401080817                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.555958                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        311729141                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              2.550836                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             401152848                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       331807887                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      152218078                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.589869                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.589869                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass         1606      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    196543563     48.93%     48.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2065066      0.51%     49.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     49.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd      4078578      1.02%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      5779467      1.44%     51.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     51.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     51.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc      2220484      0.55%     52.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     52.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     52.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     52.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     52.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     52.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     42680325     10.62%     63.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt     12443166      3.10%     66.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv      2409563      0.60%     66.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     50294611     12.52%     79.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt      1963292      0.49%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     11405462      2.84%     82.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      5411063      1.35%     83.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     52609005     13.10%     97.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     11795132      2.94%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     401700383                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      223742582                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    445200909                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    221072871                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    244068930                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            3236011                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008056                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          53575      1.66%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu         43642      1.35%      3.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd       341396     10.55%     13.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            1      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult       322986      9.98%     23.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        492354     15.21%     38.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       374206     11.56%     50.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       826074     25.53%     75.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       781777     24.16%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     181192206                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    518740502                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    180007946                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    199327343                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         412228671                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        401700383                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     31167016                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued        85056                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined     32374193                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    157219579                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     2.555028                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.587004                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     59426674     37.80%     37.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     11986188      7.62%     45.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     14237523      9.06%     54.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     14295321      9.09%     63.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     17262179     10.98%     74.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     13879805      8.83%     83.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     11291033      7.18%     90.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      6567601      4.18%     94.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      8273255      5.26%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    157219579                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  2.554776                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      5001916                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       558615                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     64916945                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     17768708                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      156291918                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               157235042                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                     69                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        147008288                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        71432567                       # number of cc regfile writes
system.switch_cpus3.committedInsts          249840148                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            380844037                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.629343                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.629343                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        410570560                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       196290449                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  14813                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       276241                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        25789965                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            2.550437                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            81050695                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          17181231                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       47202469                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     64881031                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts          889                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     17759384                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    412000938                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     63869464                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       457529                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    401018060                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        821457                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents       118391                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        275531                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles      1486486                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents          635                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       154181                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       122060                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        560377760                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            400856450                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.555958                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        311546718                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              2.549409                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             400928409                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       331623413                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      152133474                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.588960                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.588960                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass         1596      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    196433639     48.93%     48.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2063844      0.51%     49.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     49.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd      4076837      1.02%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      5776952      1.44%     51.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     51.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     51.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc      2219395      0.55%     52.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     52.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     52.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     52.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     52.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     52.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     42655838     10.62%     63.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt     12436095      3.10%     66.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv      2408196      0.60%     66.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     50265244     12.52%     79.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt      1962132      0.49%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     11399214      2.84%     82.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      5408407      1.35%     83.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     52579511     13.10%     97.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     11788698      2.94%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     401475598                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      223617216                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    444951160                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    220948577                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    243937877                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            3234705                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008057                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          53562      1.66%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu         43576      1.35%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd       341070     10.54%     13.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            1      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult       323211      9.99%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        492233     15.22%     38.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       374061     11.56%     50.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       825720     25.53%     75.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       781271     24.15%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     181091491                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    518539960                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    179907873                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    199220506                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         412000938                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        401475598                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     31156810                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued        84999                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined     32365942                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    157220229                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.553587                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.586726                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     59463006     37.82%     37.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     11993167      7.63%     45.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     14235571      9.05%     54.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     14292993      9.09%     63.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     17252792     10.97%     74.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     13869029      8.82%     83.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     11285080      7.18%     90.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      6563211      4.17%     94.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      8265380      5.26%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    157220229                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  2.553347                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      4999528                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       558567                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     64881031                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     17759384                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      156205249                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               157235042                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                     67                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            5                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     73303899                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        73303904                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            5                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     73303899                       # number of overall hits
system.cpu0.dcache.overall_hits::total       73303904                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      4212296                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4212299                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      4212296                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4212299                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  54114521976                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  54114521976                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  54114521976                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  54114521976                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            8                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     77516195                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     77516203                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            8                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     77516195                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     77516203                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.375000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.054341                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.054341                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.375000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.054341                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.054341                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 12846.799459                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 12846.790310                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 12846.799459                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 12846.790310                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          413                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   206.500000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2588174                       # number of writebacks
system.cpu0.dcache.writebacks::total          2588174                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      1265491                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1265491                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      1265491                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1265491                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      2946805                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2946805                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      2946805                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2946805                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  39782563947                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  39782563947                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  39782563947                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  39782563947                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.038015                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.038015                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.038015                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.038015                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 13500.236340                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13500.236340                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 13500.236340                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13500.236340                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2588174                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            2                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     59559948                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       59559950                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      3854151                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3854154                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  52437013497                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  52437013497                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     63414099                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     63414104                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.600000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.060778                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.060778                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 13605.334481                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 13605.323891                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      1265491                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1265491                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      2588660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2588660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  38224317753                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  38224317753                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.040822                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.040822                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 14766.063428                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14766.063428                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            3                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     13743951                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      13743954                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       358145                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       358145                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   1677508479                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1677508479                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     14102096                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     14102099                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.025397                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.025397                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  4683.880772                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  4683.880772                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       358145                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       358145                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   1558246194                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1558246194                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.025397                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025397                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  4350.880772                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  4350.880772                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.828246                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           76449372                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2588686                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            29.532115                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     16891902823698                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.007158                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.821088                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000014                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999651                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999665                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          372                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          113                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        622718310                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       622718310                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           19                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     31454937                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        31454956                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           19                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     31454937                       # number of overall hits
system.cpu0.icache.overall_hits::total       31454956                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          125                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           128                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          125                       # number of overall misses
system.cpu0.icache.overall_misses::total          128                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     11165157                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     11165157                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     11165157                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     11165157                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           22                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     31455062                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     31455084                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           22                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     31455062                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     31455084                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.136364                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.136364                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 89321.256000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 87227.789062                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 89321.256000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 87227.789062                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           22                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           22                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          103                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          103                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          103                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          103                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      9422235                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      9422235                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      9422235                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      9422235                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 91478.009709                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 91478.009709                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 91478.009709                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 91478.009709                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           19                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     31454937                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       31454956                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          125                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          128                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     11165157                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     11165157                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     31455062                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     31455084                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.136364                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 89321.256000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 87227.789062                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           22                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          103                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          103                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      9422235                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      9422235                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 91478.009709                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 91478.009709                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          105.753375                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           31455062                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              106                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         296745.867925                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     16891902823032                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   102.753375                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.005859                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.200690                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.206550                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          106                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          106                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.207031                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        251640778                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       251640778                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        2588769                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty      1171042                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      2592643                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq       358122                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp       358122                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq            23                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp           23                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      2588769                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          212                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      8481790                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            8482002                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         6784                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    331319040                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           331325824                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                      1175511                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic               75232704                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       4122425                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.001917                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.043745                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             4114521     99.81%     99.81% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                7904      0.19%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         4122425                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      3566906190                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           6.8                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         102897                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     2705348943                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      1418995                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1418995                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      1418995                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1418995                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          103                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data      1169688                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total      1169797                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          103                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data      1169688                       # number of overall misses
system.cpu0.l2cache.overall_misses::total      1169797                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst      9352305                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  30943569456                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  30952921761                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst      9352305                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  30943569456                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  30952921761                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          103                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      2588683                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      2588792                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          103                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      2588683                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      2588792                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.451847                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.451870                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.451847                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.451870                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 90799.077670                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 26454.549808                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 26460.079622                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 90799.077670                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 26454.549808                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 26460.079622                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks      1175511                       # number of writebacks
system.cpu0.l2cache.writebacks::total         1175511                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          103                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data      1169688                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total      1169791                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          103                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data      1169688                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total      1169791                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst      9318006                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  30554063352                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  30563381358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst      9318006                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  30554063352                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  30563381358                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.451847                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.451868                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.451847                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.451868                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 90466.077670                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 26121.549808                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 26127.215338                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 90466.077670                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 26121.549808                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 26127.215338                       # average overall mshr miss latency
system.cpu0.l2cache.replacements              1175511                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       808644                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       808644                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       808644                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       808644                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      1779530                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      1779530                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      1779530                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      1779530                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data       358122                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total       358122                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data       358122                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total       358122                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data           18                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total           18                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data            5                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total            5                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data       397269                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total       397269                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data           23                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total           23                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.217391                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.217391                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 79453.800000                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 79453.800000                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data            5                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total            5                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data       395604                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total       395604                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.217391                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.217391                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 79120.800000                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 79120.800000                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      1418977                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1418977                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          103                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data      1169683                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      1169792                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst      9352305                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data  30943172187                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  30952524492                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          103                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      2588660                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      2588769                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.451849                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.451872                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 90799.077670                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 26454.323254                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 26459.853112                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          103                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      1169683                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      1169786                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst      9318006                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  30553667748                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  30562985754                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.451849                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.451870                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 90466.077670                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 26121.323254                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 26126.988829                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2075.276576                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           5535088                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs         1177589                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            4.700356                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    16891902823032                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks    45.553735                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.006949                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.062748                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst    19.291569                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  2010.361576                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.011122                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000002                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000015                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.004710                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.490811                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.506659                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2078                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          378                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         1590                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.507324                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        89738997                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       89738997                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 16891902833355                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  52359268986                       # Cumulative time (in ticks) in various power states
system.cpu0.thread29728.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread29728.numOps                      0                       # Number of Ops committed
system.cpu0.thread29728.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            5                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     73241413                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        73241418                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            5                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     73241413                       # number of overall hits
system.cpu1.dcache.overall_hits::total       73241418                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      4211494                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4211497                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      4211495                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4211498                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  54205821918                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  54205821918                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  54205821918                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  54205821918                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            8                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     77452907                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     77452915                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            8                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     77452908                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     77452916                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.375000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.054375                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.054375                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.375000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.054375                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.054375                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 12870.924645                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 12870.915477                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 12870.921589                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 12870.912421                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2586063                       # number of writebacks
system.cpu1.dcache.writebacks::total          2586063                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      1265553                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1265553                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      1265553                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1265553                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      2945941                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2945941                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      2945942                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2945942                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  39850340436                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  39850340436                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  39850435341                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  39850435341                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.038035                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.038035                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.038035                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.038035                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 13527.202492                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13527.202492                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 13527.230116                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13527.230116                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2586063                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            2                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     59510429                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       59510431                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      3852101                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3852104                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  52522480944                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  52522480944                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     63362530                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     63362535                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.600000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.060795                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.060795                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 13634.762158                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 13634.751539                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      1265553                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1265553                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      2586548                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2586548                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  38286677331                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  38286677331                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.040821                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.040821                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 14802.229586                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14802.229586                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            3                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     13730984                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      13730987                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       359393                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       359393                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   1683340974                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1683340974                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     14090377                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     14090380                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.025506                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.025506                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data  4683.844632                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  4683.844632                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       359393                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       359393                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   1563663105                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1563663105                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.025506                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.025506                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data  4350.844632                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  4350.844632                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data        94905                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        94905                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data        94905                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total        94905                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.828097                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           76386731                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2586575                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            29.531999                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     16891902823698                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.007187                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.820910                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000014                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999650                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999664                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          381                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        622209903                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       622209903                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           19                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     31429864                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        31429883                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           19                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     31429864                       # number of overall hits
system.cpu1.icache.overall_hits::total       31429883                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          124                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           127                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          124                       # number of overall misses
system.cpu1.icache.overall_misses::total          127                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     10938717                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     10938717                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     10938717                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     10938717                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           22                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     31429988                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     31430010                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           22                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     31429988                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     31430010                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.136364                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.136364                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 88215.459677                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 86131.629921                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 88215.459677                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 86131.629921                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           22                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           22                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          102                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          102                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          102                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          102                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      9140184                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      9140184                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      9140184                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      9140184                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 89609.647059                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 89609.647059                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 89609.647059                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 89609.647059                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           19                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     31429864                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       31429883                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          124                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          127                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     10938717                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     10938717                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     31429988                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     31430010                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.136364                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 88215.459677                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 86131.629921                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           22                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          102                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          102                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      9140184                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      9140184                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 89609.647059                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 89609.647059                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          104.757763                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           31429988                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              105                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         299333.219048                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     16891902823032                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   101.757763                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.005859                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.198746                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.204605                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          105                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          105                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.205078                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        251440185                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       251440185                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        2586657                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      1171606                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      2594442                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq       359370                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp       359370                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq            23                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp           23                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      2586657                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          210                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      8477953                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            8478163                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         6720                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    331048832                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           331055552                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                      1179985                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               75519040                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       4126035                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.001922                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.043798                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             4118105     99.81%     99.81% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                7930      0.19%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         4126035                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      3564509589                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           6.8                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         101898                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     2703655638                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      1412435                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        1412435                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      1412435                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       1412435                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          102                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      1174137                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      1174245                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          102                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      1174137                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      1174245                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst      9070920                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  31034829438                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  31043900358                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst      9070920                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  31034829438                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  31043900358                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          102                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      2586572                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      2586680                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          102                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      2586572                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      2586680                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.453936                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.453958                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.453936                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.453958                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 88930.588235                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 26432.034284                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 26437.328120                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 88930.588235                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 26432.034284                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 26437.328120                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      1179985                       # number of writebacks
system.cpu1.l2cache.writebacks::total         1179985                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          102                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      1174137                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      1174239                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          102                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      1174137                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      1174239                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst      9036954                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  30643841817                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  30652878771                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst      9036954                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  30643841817                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  30652878771                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.453936                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.453956                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.453936                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.453956                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 88597.588235                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 26099.034284                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 26104.463206                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 88597.588235                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 26099.034284                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 26104.463206                       # average overall mshr miss latency
system.cpu1.l2cache.replacements              1179985                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       807980                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       807980                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       807980                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       807980                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      1778083                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      1778083                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      1778083                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      1778083                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data       359370                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total       359370                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data       359370                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total       359370                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data           18                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total           18                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data            5                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total            5                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data       392274                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total       392274                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data           23                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total           23                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.217391                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.217391                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 78454.800000                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 78454.800000                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data            5                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total            5                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data       390609                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total       390609                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.217391                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.217391                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 78121.800000                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 78121.800000                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      1412417                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      1412417                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          102                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data      1174132                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      1174240                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      9070920                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  31034437164                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  31043508084                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          102                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      2586549                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      2586657                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.453938                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.453960                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 88930.588235                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 26431.812747                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 26437.106626                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          102                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      1174132                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      1174234                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      9036954                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  30643451208                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  30652488162                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.453938                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.453958                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 88597.588235                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 26098.812747                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 26104.241712                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2065.317940                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           5532113                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         1182053                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            4.680089                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    16891902823032                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks    45.517255                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.006950                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.062747                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    10.298352                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2009.432636                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.011113                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000002                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000015                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.002514                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.490584                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.504228                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2068                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          365                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         1603                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.504883                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        89695861                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       89695861                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 16891902833355                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  52359268986                       # Cumulative time (in ticks) in various power states
system.cpu1.thread8577.numInsts                     0                       # Number of Instructions committed
system.cpu1.thread8577.numOps                       0                       # Number of Ops committed
system.cpu1.thread8577.numMemRefs                   0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            5                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     73298718                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        73298723                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            5                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     73298718                       # number of overall hits
system.cpu2.dcache.overall_hits::total       73298723                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      4211944                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4211947                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      4211944                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4211947                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  54118656504                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  54118656504                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  54118656504                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  54118656504                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            8                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     77510662                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     77510670                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            8                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     77510662                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     77510670                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.375000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.054340                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.054340                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.375000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.054340                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.054340                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 12848.854710                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 12848.845559                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 12848.854710                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 12848.845559                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          247                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          247                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2587999                       # number of writebacks
system.cpu2.dcache.writebacks::total          2587999                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      1265368                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1265368                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      1265368                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1265368                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      2946576                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2946576                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      2946576                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2946576                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  39783724119                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  39783724119                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  39783724119                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  39783724119                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.038015                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.038015                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.038015                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.038015                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 13501.679278                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 13501.679278                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 13501.679278                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 13501.679278                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2587999                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            2                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     59555897                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       59555899                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      3853853                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3853856                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  52441351155                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  52441351155                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     63409750                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     63409755                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.600000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.060777                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.060777                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 13607.512055                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 13607.501462                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      1265368                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1265368                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      2588485                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2588485                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  38225663073                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  38225663073                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.040822                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.040822                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 14767.581451                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 14767.581451                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            3                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     13742821                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      13742824                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       358091                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       358091                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   1677305349                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1677305349                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     14100912                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     14100915                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.025395                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.025395                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data  4684.019841                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  4684.019841                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       358091                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       358091                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   1558061046                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1558061046                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.025395                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.025395                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data  4351.019841                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  4351.019841                       # average WriteReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.827828                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           76443949                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2588511                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            29.532016                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     16891902823698                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.007182                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.820646                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000014                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999650                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999664                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          380                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        622673871                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       622673871                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           19                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     31452609                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        31452628                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           19                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     31452609                       # number of overall hits
system.cpu2.icache.overall_hits::total       31452628                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          124                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           127                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          124                       # number of overall misses
system.cpu2.icache.overall_misses::total          127                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     11085903                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     11085903                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     11085903                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     11085903                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           22                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     31452733                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     31452755                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           22                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     31452733                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     31452755                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.136364                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.136364                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 89402.443548                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 87290.574803                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 89402.443548                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 87290.574803                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           22                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           22                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          102                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          102                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          102                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          102                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      9321669                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      9321669                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      9321669                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      9321669                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 91388.911765                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 91388.911765                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 91388.911765                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 91388.911765                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           19                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     31452609                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       31452628                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          124                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          127                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     11085903                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     11085903                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     31452733                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     31452755                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.136364                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 89402.443548                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 87290.574803                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           22                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          102                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          102                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      9321669                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      9321669                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 91388.911765                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 91388.911765                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          104.757786                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           31452733                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              105                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         299549.838095                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     16891902823032                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     3.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   101.757786                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.005859                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.198746                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.204605                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          105                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          105                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.205078                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        251622145                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       251622145                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        2588593                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      1170936                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      2592409                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq       358068                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp       358068                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq            23                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp           23                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      2588593                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          210                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      8481157                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            8481367                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         6720                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    331296640                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           331303360                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                      1175346                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic               75222144                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       4122030                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.001917                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.043745                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             4114127     99.81%     99.81% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                7903      0.19%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         4122030                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      3566654775                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           6.8                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         101898                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     2705156136                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      1418983                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        1418983                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      1418983                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       1418983                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          102                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      1169525                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      1169633                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          102                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      1169525                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      1169633                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst      9252405                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  30945073617                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  30954326022                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst      9252405                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  30945073617                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  30954326022                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          102                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      2588508                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      2588616                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          102                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      2588508                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      2588616                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.451814                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.451837                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.451814                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.451837                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 90709.852941                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 26459.522983                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 26464.990319                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 90709.852941                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 26459.522983                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 26464.990319                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      1175346                       # number of writebacks
system.cpu2.l2cache.writebacks::total         1175346                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          102                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      1169525                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      1169627                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          102                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      1169525                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      1169627                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst      9218439                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  30555621792                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  30564840231                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst      9218439                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  30555621792                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  30564840231                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.451814                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.451835                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.451814                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.451835                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 90376.852941                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 26126.522983                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 26132.126080                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 90376.852941                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 26126.522983                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 26132.126080                       # average overall mshr miss latency
system.cpu2.l2cache.replacements              1175346                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       808596                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       808596                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       808596                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       808596                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      1779403                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      1779403                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      1779403                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      1779403                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data       358068                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total       358068                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data       358068                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total       358068                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data           18                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total           18                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data            5                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total            5                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data       416250                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total       416250                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data           23                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total           23                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.217391                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.217391                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data        83250                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total        83250                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data            5                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total            5                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data       414585                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total       414585                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.217391                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.217391                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data        82917                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total        82917                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      1418965                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1418965                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          102                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data      1169520                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      1169628                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      9252405                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  30944657367                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  30953909772                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          102                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      2588485                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      2588593                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.451816                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.451839                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 90709.852941                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 26459.280189                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 26464.747571                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          102                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      1169520                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      1169622                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      9218439                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  30555207207                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  30564425646                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.451816                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.451837                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 90376.852941                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 26126.280189                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 26131.883332                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2075.270493                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           5534683                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         1177424                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            4.700671                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    16891902823032                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks    45.558466                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.006950                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.062751                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst    19.288199                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  2010.354127                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.011123                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000002                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000015                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.004709                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.490809                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.506658                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2078                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          400                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         1570                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.507324                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        89732352                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       89732352                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 16891902833355                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  52359268986                       # Cumulative time (in ticks) in various power states
system.cpu2.thread29728.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread29728.numOps                      0                       # Number of Ops committed
system.cpu2.thread29728.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            5                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     73255269                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        73255274                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            5                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     73255269                       # number of overall hits
system.cpu3.dcache.overall_hits::total       73255274                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      4212317                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4212320                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      4212318                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4212321                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  54188295129                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  54188295129                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  54188295129                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  54188295129                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            8                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     77467586                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     77467594                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            8                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     77467587                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     77467595                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.375000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.054375                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.054375                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.375000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.054375                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.054375                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 12864.249089                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 12864.239927                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 12864.246035                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 12864.236873                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2586498                       # number of writebacks
system.cpu3.dcache.writebacks::total          2586498                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      1265804                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1265804                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      1265804                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1265804                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      2946513                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2946513                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      2946514                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2946514                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  39834762363                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  39834762363                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  39834857268                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  39834857268                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.038035                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.038035                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.038035                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.038035                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 13519.289534                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 13519.289534                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 13519.317155                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 13519.317155                       # average overall mshr miss latency
system.cpu3.dcache.replacements               2586498                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            2                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     59521553                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       59521555                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      3852787                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3852790                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  52504158951                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  52504158951                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     63374340                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     63374345                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.600000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.060794                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.060794                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 13627.578932                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 13627.568321                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      1265804                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1265804                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      2586983                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2586983                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  38270349675                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  38270349675                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.040821                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.040821                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 14793.429132                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 14793.429132                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            3                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     13733716                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      13733719                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       359530                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       359530                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data   1684136178                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1684136178                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     14093246                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     14093249                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.025511                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.025511                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  4684.271627                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  4684.271627                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       359530                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       359530                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data   1564412688                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1564412688                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.025511                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.025511                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  4351.271627                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  4351.271627                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data            1                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data        94905                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total        94905                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data        94905                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total        94905                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.827713                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           76401236                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2587010                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            29.532640                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     16891902823698                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.007189                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.820524                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000014                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999649                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999664                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          346                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          139                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        622327770                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       622327770                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           19                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     31436025                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        31436044                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           19                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     31436025                       # number of overall hits
system.cpu3.icache.overall_hits::total       31436044                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          124                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           127                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          124                       # number of overall misses
system.cpu3.icache.overall_misses::total          127                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     11275713                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     11275713                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     11275713                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     11275713                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           22                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     31436149                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     31436171                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           22                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     31436149                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     31436171                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.136364                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.136364                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 90933.169355                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 88785.141732                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 90933.169355                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 88785.141732                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           22                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           22                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          102                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          102                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          102                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          102                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst      9337320                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      9337320                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst      9337320                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      9337320                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 91542.352941                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 91542.352941                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 91542.352941                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 91542.352941                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           19                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     31436025                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       31436044                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          124                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          127                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     11275713                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     11275713                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     31436149                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     31436171                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.136364                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 90933.169355                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 88785.141732                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           22                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          102                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          102                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst      9337320                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      9337320                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 91542.352941                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 91542.352941                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          104.757623                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           31436149                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              105                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         299391.895238                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     16891902823032                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   101.757623                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.005859                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.198745                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.204605                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          105                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          105                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.205078                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        251489473                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       251489473                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        2587092                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty      1171889                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      2594997                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq       359507                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp       359507                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq            23                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp           23                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      2587092                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          210                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      8479532                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            8479742                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         6720                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    331104512                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           331111232                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                      1180388                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic               75544832                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       4127010                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.001923                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.043809                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             4119074     99.81%     99.81% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                7936      0.19%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         4127010                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      3565134630                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           6.8                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         101898                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     2704135824                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      1412475                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        1412475                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      1412475                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       1412475                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          102                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data      1174532                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      1174640                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          102                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data      1174532                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      1174640                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst      9268056                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  31018124826                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  31027392882                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst      9268056                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  31018124826                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  31027392882                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          102                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      2587007                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      2587115                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          102                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      2587007                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      2587115                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.454012                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.454035                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.454012                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.454035                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 90863.294118                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 26408.922725                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 26414.384732                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 90863.294118                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 26408.922725                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 26414.384732                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks      1180388                       # number of writebacks
system.cpu3.l2cache.writebacks::total         1180388                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          102                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data      1174532                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      1174634                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          102                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data      1174532                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      1174634                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst      9234090                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  30627005670                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  30636239760                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst      9234090                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  30627005670                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  30636239760                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.454012                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.454032                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.454012                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.454032                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 90530.294118                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 26075.922725                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 26081.519656                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 90530.294118                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 26075.922725                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 26081.519656                       # average overall mshr miss latency
system.cpu3.l2cache.replacements              1180388                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       808111                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       808111                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       808111                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       808111                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      1778387                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      1778387                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      1778387                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      1778387                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data       359507                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total       359507                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data       359507                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total       359507                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data           18                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total           18                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data            5                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total            5                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data       496836                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total       496836                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data           23                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total           23                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.217391                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.217391                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 99367.200000                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 99367.200000                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data            5                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total            5                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data       495171                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total       495171                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.217391                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.217391                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 99034.200000                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 99034.200000                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data      1412457                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      1412457                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          102                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data      1174527                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total      1174635                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst      9268056                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  31017627990                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  31026896046                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          102                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      2586984                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      2587092                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.454014                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.454037                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 90863.294118                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 26408.612139                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 26414.074198                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          102                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      1174527                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total      1174629                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst      9234090                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  30626510499                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  30635744589                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.454014                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.454034                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 90530.294118                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 26075.612139                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 26081.209121                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2065.315997                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           5533120                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs         1182456                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            4.679345                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    16891902823032                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks    45.514334                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.006951                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.062792                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    10.298336                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2009.433583                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.011112                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000002                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000015                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.002514                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.490584                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.504228                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2068                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          348                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1         1621                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.504883                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        89712376                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       89712376                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 16891902833355                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  52359268986                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             4688295                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       1465581                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       3227414                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            466467                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                 20                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp                20                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        4688295                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      3507201                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      3520545                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      3506708                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      3521732                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                14056186                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port    149593856                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    150163200                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port    149572800                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port    150213888                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                599543744                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            479906                       # Total snoops (count)
system.l3bus.snoopTraffic                      860096                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            5168231                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  5168231    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              5168231                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           4677796504                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                8.9                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy           782334656                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               1.5                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           785078231                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.5                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy           782187230                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               1.5                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy           785453187                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               1.5                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data      1032365                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data      1036920                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data      1032207                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data      1037296                       # number of demand (read+write) hits
system.l3cache.demand_hits::total             4138788                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data      1032365                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data      1036920                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data      1032207                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data      1037296                       # number of overall hits
system.l3cache.overall_hits::total            4138788                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          103                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data       137323                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          102                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       137217                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          102                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       137318                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          102                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       137236                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            549527                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          103                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data       137323                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          102                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       137217                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          102                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       137318                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          102                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       137236                       # number of overall misses
system.l3cache.overall_misses::total           549527                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst      8906085                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data  11317877459                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst      8628696                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data  11326895766                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst      8809848                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  11322617715                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst      8825499                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data  11303126891                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  45305687959                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst      8906085                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data  11317877459                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst      8628696                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data  11326895766                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst      8809848                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  11322617715                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst      8825499                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data  11303126891                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  45305687959                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          103                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data      1169688                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          102                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      1174137                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          102                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      1169525                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          102                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data      1174532                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         4688315                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          103                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data      1169688                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          102                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      1174137                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          102                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      1169525                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          102                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data      1174532                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        4688315                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.117401                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.116866                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.117413                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.116843                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.117212                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.117401                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.116866                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.117413                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.116843                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.117212                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 86466.844660                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 82417.930420                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 84595.058824                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 82547.321148                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 86371.058824                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 82455.451689                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 86524.500000                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 82362.695583                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 82444.880705                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 86466.844660                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 82417.930420                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 84595.058824                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 82547.321148                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 86371.058824                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 82455.451689                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 86524.500000                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 82362.695583                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 82444.880705                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks          13439                       # number of writebacks
system.l3cache.writebacks::total                13439                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          103                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data       137323                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          102                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       137217                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          102                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       137318                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          102                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       137236                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       549503                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          103                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data       137323                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          102                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       137217                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          102                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       137318                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          102                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       137236                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       549503                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst      8220105                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data  10403306279                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst      7949376                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data  10413030546                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst      8130528                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  10408079835                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst      8146179                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data  10389135131                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  41645997979                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst      8220105                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data  10403306279                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst      7949376                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data  10413030546                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst      8130528                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  10408079835                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst      8146179                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data  10389135131                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  41645997979                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.117401                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.116866                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.117413                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.116843                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.117207                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.117401                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.116866                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.117413                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.116843                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.117207                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 79806.844660                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 75757.930420                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 77935.058824                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 75887.321148                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 79711.058824                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 75795.451689                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 79864.500000                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 75702.695583                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 75788.481553                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 79806.844660                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 75757.930420                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 77935.058824                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 75887.321148                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 79711.058824                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 75795.451689                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 79864.500000                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 75702.695583                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 75788.481553                       # average overall mshr miss latency
system.l3cache.replacements                    479906                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      1452142                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      1452142                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      1452142                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      1452142                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      3227414                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      3227414                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      3227414                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      3227414                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_misses::.switch_cpus0.data            5                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data            5                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data            5                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data            5                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total             20                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data       375624                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data       370629                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data       394605                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data       475191                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total      1616049                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus0.data            5                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data            5                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data            5                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data            5                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total           20                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 75124.800000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 74125.800000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data        78921                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 95038.200000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 80802.450000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data            5                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data            5                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data            5                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data            5                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total           20                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data       342324                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data       337329                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data       361305                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data       441891                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total      1482849                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 68464.800000                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 67465.800000                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data        72261                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 88378.200000                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 74142.450000                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data      1032365                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data      1036920                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data      1032207                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data      1037296                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total      4138788                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          103                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data       137318                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          102                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       137212                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          102                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       137313                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          102                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data       137231                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       549507                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst      8906085                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data  11317501835                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      8628696                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data  11326525137                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      8809848                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data  11322223110                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst      8825499                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data  11302651700                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  45304071910                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          103                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data      1169683                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          102                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data      1174132                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          102                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data      1169520                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          102                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data      1174527                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      4688295                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.117398                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.116862                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.117410                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.116839                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.117208                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 86466.844660                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 82418.195976                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 84595.058824                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 82547.628028                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 86371.058824                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 82455.580389                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 86524.500000                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 82362.233752                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 82444.940483                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          103                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       137318                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          102                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       137212                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          102                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       137313                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          102                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       137231                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       549483                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst      8220105                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  10402963955                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      7949376                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  10412693217                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      8130528                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  10407718530                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst      8146179                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  10388693240                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  41644515130                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.117398                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.116862                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.117410                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.116839                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.117203                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 79806.844660                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 75758.195976                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 77935.058824                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 75887.628028                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 79711.058824                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 75795.580389                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 79864.500000                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 75702.233752                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 75788.541465                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            59183.626410                       # Cycle average of tags in use
system.l3cache.tags.total_refs                8818344                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              4679556                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.884440                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         16891991953479                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 59183.626410                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.903070                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.903070                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        60862                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0         1432                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         2831                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         9079                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        47520                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.928680                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses            154565492                       # Number of tag accesses
system.l3cache.tags.data_accesses           154565492                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     13439.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       103.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    137269.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    137156.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    137257.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    137176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005676273728                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          782                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          782                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1119559                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              12690                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      549503                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      13439                       # Number of write requests accepted
system.mem_ctrls.readBursts                    549503                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    13439                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    236                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.65                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      51.53                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                549503                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                13439                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  380007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  109580                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   36091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   17174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    2635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                    785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          782                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     695.008951                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    355.521109                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2820.297683                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047          744     95.14%     95.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095           25      3.20%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            7      0.90%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            1      0.13%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239            2      0.26%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335            1      0.13%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479            1      0.13%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::71680-73727            1      0.13%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           782                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          782                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.112532                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.077909                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.092459                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              365     46.68%     46.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               19      2.43%     49.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              349     44.63%     93.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               44      5.63%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.51%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           782                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   15104                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                35168192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               860096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    671.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     16.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   52359094494                       # Total gap between requests
system.mem_ctrls.avgGap                      93009.75                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst         6592                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      8785216                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         6528                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data      8777984                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst         6528                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      8784448                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst         6528                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      8779264                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       856448                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 125899.363877272030                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 167787182.330769449472                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 124677.039956133463                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 167649059.727680802345                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 124677.039956133463                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 167772514.443715810776                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 124677.039956133463                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 167673506.206103563309                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 16357138.712676255032                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          103                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data       137323                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          102                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       137217                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          102                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       137318                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          102                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       137236                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        13439                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst      4359531                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data   5258545409                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      4126278                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data   5272496823                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      4308364                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   5263566750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst      4324017                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   5247954252                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2603667029024                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     42325.54                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     38293.26                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     40453.71                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     38424.52                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     42238.86                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     38331.22                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     42392.32                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     38240.36                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 193739640.53                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses                0                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                  0                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                      0                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            0                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst         6592                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      8788672                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         6528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data      8781888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst         6528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      8788352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst         6528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      8783104                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      35169728                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst         6592                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         6528                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst         6528                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst         6528                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        26944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       860096                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       860096                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          103                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data       137323                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          102                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       137217                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          102                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       137318                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          102                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       137236                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         549527                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        13439                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         13439                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         3667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         3667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         3667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         3667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         3667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         3667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         3667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         3667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       125899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    167853188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       124677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    167723621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       124677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    167847076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       124677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    167746846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        671699997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         3667                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         3667                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         3667                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         3667                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       125899                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       124677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       124677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       124677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       514598                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     16426811                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        16426811                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     16426811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         3667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         3667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         3667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         3667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         3667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         3667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         3667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         3667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       125899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    167853188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       124677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    167723621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       124677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    167847076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       124677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    167746846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       688126809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               549267                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               13382                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17210                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17198                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        17061                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        17096                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        16987                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        16950                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        16861                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        16864                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        16939                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        16946                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        17030                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        17009                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        16977                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        16973                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        17379                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        17378                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        17218                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        17250                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        17415                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        17407                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        17181                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        17176                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        17263                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        17300                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        17198                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        17198                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        17339                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        17338                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        17447                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        17438                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        17121                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        17120                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          467                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          467                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          466                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          466                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          447                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          446                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          427                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          427                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          600                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          600                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          462                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          458                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          539                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          539                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16          325                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17          325                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18          409                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19          409                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20          360                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21          360                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22          311                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23          310                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24          441                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25          445                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26          437                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27          437                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28          367                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29          367                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30          236                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31          236                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             11451903060                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1830157644                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        21059681424                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                20849.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           38341.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              464102                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               7052                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            84.49                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           52.70                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        91491                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   393.577161                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   263.419556                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   302.487840                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        22112     24.17%     24.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        15386     16.82%     40.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         7153      7.82%     48.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        10171     11.12%     59.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        15319     16.74%     76.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         8836      9.66%     86.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         3583      3.92%     90.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1756      1.92%     92.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         7175      7.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        91491                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              35153088                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             856448                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              671.382193                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               16.357139                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.58                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               83.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    285350214.239971                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    379352866.132814                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   2310391009.785630                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  50296193.472000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 18666578148.889339                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 44026497369.996651                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 351812530.675154                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  66070278333.191910                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1261.863776                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    155910963                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4715900000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  47487458023                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             549507                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        13439                       # Transaction distribution
system.membus.trans_dist::CleanEvict           466467                       # Transaction distribution
system.membus.trans_dist::ReadExReq                20                       # Transaction distribution
system.membus.trans_dist::ReadExResp               20                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         549507                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      1578960                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      1578960                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1578960                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     36029824                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     36029824                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                36029824                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            549527                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  549527    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              549527                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           360693947                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          998183634                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       26964627                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     24246051                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       275093                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     11575239                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       11574831                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.996475                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         288684                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups       795366                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits       795197                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses          169                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted           15                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts     31169802                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts       275053                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    153205923                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     2.487420                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.219246                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     73227709     47.80%     47.80% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     20776789     13.56%     61.36% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      6059699      3.96%     65.31% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      6475768      4.23%     69.54% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      7793256      5.09%     74.63% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      2593057      1.69%     76.32% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      2569890      1.68%     78.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7       471716      0.31%     78.30% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     33238039     21.70%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    153205923                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    250000001                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     381087464                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           75238953                       # Number of memory references committed
system.switch_cpus0.commit.loads             61136856                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          24525974                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         213353607                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          230250597                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls       283694                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass         1373      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    185480694     48.67%     48.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult      1964779      0.52%     49.19% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     49.19% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd      3405224      0.89%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      5134714      1.35%     51.43% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc      1985858      0.52%     51.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     42233594     11.08%     63.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt     12178075      3.20%     66.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv      2280196      0.60%     66.83% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.83% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     49220598     12.92%     79.74% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.74% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt      1963406      0.52%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     10730863      2.82%     83.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      3975835      1.04%     84.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     50405993     13.23%     97.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     10126262      2.66%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    381087464                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     33238039                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        10898091                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     91769969                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         32747441                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     21529227                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        275639                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     11546596                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred           40                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     417286103                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts          164                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           63909510                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           17192065                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                73200                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles       273625                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             277110351                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           26964627                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12658712                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            156671069                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles         551358                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines         31455062                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes           63                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    157220373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     2.694130                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.375574                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        83673022     53.22%     53.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         6160496      3.92%     57.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         6672383      4.24%     61.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         5656326      3.60%     64.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         7436192      4.73%     69.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         5224775      3.32%     73.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         2526502      1.61%     74.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         2895116      1.84%     76.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        36975561     23.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    157220373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.171492                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.762396                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           31455062                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   10                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads             495397                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads        3784440                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation          586                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       3668420                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  52359279642                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        275639                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        18204771                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       57771572                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         46435495                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     34532890                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     415421754                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       233671                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      25424268                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       3263058                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents           486                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    436345334                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1086245279                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       344519676                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        429946060                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    401106673                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps        35238488                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         93742012                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               532225150                       # The number of ROB reads
system.switch_cpus0.rob.writes              828529172                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        250000001                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          381087464                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       26942824                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     24226416                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       274865                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     11565897                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       11565489                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.996472                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed         288443                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups       794703                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits       794571                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses          132                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted           15                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts     31147901                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts       274825                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    153208534                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     2.485335                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.218694                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     73294685     47.84%     47.84% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     20761592     13.55%     61.39% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      6054222      3.95%     65.34% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      6470716      4.22%     69.57% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      7786615      5.08%     74.65% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      2591214      1.69%     76.34% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      2567260      1.68%     78.02% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       471551      0.31%     78.32% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     33210679     21.68%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    153208534                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249794847                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     380774563                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           75177010                       # Number of memory references committed
system.switch_cpus1.commit.loads             61086633                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          24505862                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         213178590                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          230061325                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls       283456                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass         1372      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    185328375     48.67%     48.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult      1963174      0.52%     49.19% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     49.19% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd      3402366      0.89%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu      5130420      1.35%     51.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc      1984192      0.52%     51.95% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     42198970     11.08%     63.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt     12168130      3.20%     66.23% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv      2278344      0.60%     66.83% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.83% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     49180408     12.92%     79.74% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.74% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt      1961802      0.52%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     10721978      2.82%     83.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      3972500      1.04%     84.12% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     50364655     13.23%     97.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     10117877      2.66%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    380774563                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     33210679                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles        10889063                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     91823735                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         32716757                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     21515085                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles        275460                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     11537063                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           40                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     416947106                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          164                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           63857530                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           17177631                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                73111                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                    1                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles       273339                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             276888767                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           26942824                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12648503                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            156671267                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles         551000                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         31429988                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes           61                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    157220106                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     2.691980                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.375086                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        83731544     53.26%     53.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         6155677      3.92%     57.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         6667139      4.24%     61.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         5651621      3.59%     65.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         7430536      4.73%     69.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         5220367      3.32%     73.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         2524173      1.61%     74.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         2892889      1.84%     76.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        36946160     23.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    157220106                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.171354                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.760986                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           31429988                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   10                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads             494998                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads        3782119                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation          635                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       3665276                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  52359279642                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles        275460                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        18191577                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       57829533                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         46393816                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     34529714                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     415084324                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       235332                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      25419569                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       3266900                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents          1105                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    435991090                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1085362524                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       344238608                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        429598087                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    400777474                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps        35213483                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         93701332                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               531920319                       # The number of ROB reads
system.switch_cpus1.rob.writes              827856678                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249794847                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          380774563                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       26962750                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     24244516                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       275058                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     11574379                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       11573971                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.996475                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed         288655                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups       795248                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits       795098                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          150                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           15                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts     31167071                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts       275018                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    153205460                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     2.487258                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.219205                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     73232753     47.80%     47.80% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     20775328     13.56%     61.36% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      6059296      3.96%     65.32% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      6475302      4.23%     69.54% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      7792791      5.09%     74.63% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      2592817      1.69%     76.32% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      2569636      1.68%     78.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7       471683      0.31%     78.31% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     33235854     21.69%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    153205460                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249983171                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     381061504                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           75233609                       # Number of memory references committed
system.switch_cpus2.commit.loads             61132697                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          24524340                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         213339302                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          230234636                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls       283665                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass         1373      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    185468013     48.67%     48.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult      1964665      0.52%     49.19% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     49.19% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd      3404876      0.89%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu      5134192      1.35%     51.43% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc      1985655      0.52%     51.95% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     42230844     11.08%     63.03% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt     12177273      3.20%     66.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv      2280053      0.60%     66.83% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.83% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     49217659     12.92%     79.74% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.74% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt      1963292      0.52%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     10730028      2.82%     83.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      3975429      1.04%     84.12% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     50402669     13.23%     97.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     10125483      2.66%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    381061504                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     33235854                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles        10897261                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     91774086                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         32744623                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     21527999                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        275604                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     11545729                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           40                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     417255734                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          164                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           63905121                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           17190286                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                73188                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       273626                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             277090682                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           26962750                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12657724                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            156670309                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         551288                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         31452733                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes           62                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    157219579                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     2.693949                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.375531                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        83677666     53.22%     53.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         6159828      3.92%     57.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         6671673      4.24%     61.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         5656189      3.60%     64.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         7435752      4.73%     69.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         5224665      3.32%     73.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         2526117      1.61%     74.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         2894748      1.84%     76.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        36972941     23.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    157219579                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.171481                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.762271                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           31452733                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   10                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads             495359                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        3784223                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation          586                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       3667793                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  52359279642                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        275604                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        18203879                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       57777908                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         46431823                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     34530359                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     415391897                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       233089                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      25421442                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       3263123                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents           481                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    436314186                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1086168710                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       344493347                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        429917122                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    401079553                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps        35234468                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         93734744                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               532198181                       # The number of ROB reads
system.switch_cpus2.rob.writes              828471472                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249983171                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          381061504                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       26947977                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     24230943                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       274936                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     11568114                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       11567706                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.996473                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         288511                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       794886                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       794754                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses          132                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted           15                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     31156861                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts       274896                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    153207514                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     2.485805                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.218818                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     73279289     47.83%     47.83% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     20765116     13.55%     61.38% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      6055338      3.95%     65.34% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      6471872      4.22%     69.56% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      7788044      5.08%     74.64% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      2591732      1.69%     76.34% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2567765      1.68%     78.01% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7       471661      0.31%     78.32% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     33216697     21.68%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    153207514                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    249840148                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     380844037                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           75191035                       # Number of memory references committed
system.switch_cpus3.commit.loads             61097771                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          24510287                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         213217166                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          230103677                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls       283522                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass         1372      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    185362247     48.67%     48.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      1963504      0.52%     49.19% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     49.19% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd      3403148      0.89%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      5131598      1.35%     51.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc      1984647      0.52%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     42206496     11.08%     63.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt     12170319      3.20%     66.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv      2278748      0.60%     66.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     49188791     12.92%     79.74% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.74% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt      1962132      0.52%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     10724088      2.82%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      3973416      1.04%     84.12% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     50373683     13.23%     97.34% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     10119848      2.66%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    380844037                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     33216697                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles        10891350                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     91811048                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         32723059                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     21519235                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        275531                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     11539278                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred           40                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     417027171                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts          164                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           63869464                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           17181231                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                73127                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                    1                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       273399                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             276941693                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           26947977                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     12650971                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            156671259                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles         551142                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         31436149                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes           61                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    157220229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     2.692496                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.375198                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        83717631     53.25%     53.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         6156380      3.92%     57.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         6668547      4.24%     61.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         5652871      3.60%     65.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         7431896      4.73%     69.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         5221574      3.32%     73.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         2524895      1.61%     74.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         2893602      1.84%     76.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        36952833     23.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    157220229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.171387                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.761323                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           31436149                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   10                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944262102341                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads             495122                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads        3783251                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation          635                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       3666111                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  52359279642                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        275531                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        18194981                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       57811787                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         46403299                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     34534625                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     415163507                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       234045                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      25425229                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       3265802                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents          1094                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    436074108                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1085568230                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       344305683                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        429678105                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    400850299                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps        35223688                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         93716338                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               531991715                       # The number of ROB reads
system.switch_cpus3.rob.writes              828014655                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        249840148                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          380844037                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
