key_rom.v,verilog,xil_defaultlib,../../../../lab6_1.gen/sources_1/ip/key_rom/sim/key_rom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
