
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version Q-2019.12-SP3 for linux64 - Apr 21, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# ECE552 Extra Credit
read_file -format sverilog {pe_inner.sv}
Loading db file '/cae/apps/data/saed32_edk-2018/lib/stdcell_rvt/db_nldm/saed32rvt_tt0p85v25c.db'
Loading db file '/cae/apps/data/saed32_edk-2018/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db'
Loading db file '/cae/apps/data/synopsys-2020/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/cae/apps/data/synopsys-2020/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_tt0p85v25c'
  Loading link library 'saed32io_wb_tt1p05v25c_2p5v'
  Loading link library 'gtech'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/pe_inner.sv
Opening include file ireg_inner.sv
Opening include file wreg.sv
Opening include file mul_inner.sv
Opening include file acc.sv

Inferred memory devices in process
	in routine ireg_inner line 16 in file
		'ireg_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_data_dff_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   o_data_sign_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine wreg line 18 in file
		'wreg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_data_abs_reg    | Flip-flop |  15   |  Y  | N  | Y  | N  | N  | N  | N  |
|   o_data_sign_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mul_inner line 25 in file
		'mul_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_randW_reg     | Flip-flop |  15   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine acc line 26 in file
		'acc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum_o_reg      | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pe_inner line 96 in file
		'/filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/pe_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Loaded 5 designs.
Current design is 'ireg_inner'.
ireg_inner wreg mul_inner acc pe_inner
set current_design pe_inner
pe_inner
link

  Linking design 'pe_inner'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  pe_inner                    /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/pe_inner.db
  saed32rvt_tt0p85v25c (library) /cae/apps/data/saed32_edk-2018/lib/stdcell_rvt/db_nldm/saed32rvt_tt0p85v25c.db
  saed32io_wb_tt1p05v25c_2p5v (library) /cae/apps/data/saed32_edk-2018/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db
  * (4 designs)               /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/ireg_inner.db, etc

Information: Building the design 'wreg' instantiated from design 'pe_inner' with
	the parameters "WIDTH=16". (HDL-193)

Inferred memory devices in process
	in routine wreg_WIDTH16 line 18 in file
		'wreg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_data_abs_reg    | Flip-flop |  15   |  Y  | N  | Y  | N  | N  | N  | N  |
|   o_data_sign_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wreg_WIDTH16)
Information: Building the design 'mul_inner' instantiated from design 'pe_inner' with
	the parameters "WIDTH=16". (HDL-193)

Inferred memory devices in process
	in routine mul_inner_WIDTH16 line 25 in file
		'mul_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_randW_reg     | Flip-flop |  15   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (mul_inner_WIDTH16)
Information: Building the design 'acc' instantiated from design 'pe_inner' with
	the parameters "WIDTH=24". (HDL-193)

Inferred memory devices in process
	in routine acc_WIDTH24 line 26 in file
		'acc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum_o_reg      | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (acc_WIDTH24)
1
###########################################
# Define clock and set don't mess with it #
###########################################
# clk with frequency of 400 MHz
create_clock -name "clk" -period 2.5 -waveform { 0 1.25 } { clk }
1
set_dont_touch_network [find port clk]
1
# pointer to all inputs except clk
set prim_inputs [remove_from_collection [all_inputs] [find port clk]]
{rst_n mac_done en_i clr_i en_w clr_w en_o clr_o ifm_sign ifm_dff wght_sign randW[14] randW[13] randW[12] randW[11] randW[10] randW[9] randW[8] randW[7] randW[6] randW[5] randW[4] randW[3] randW[2] randW[1] randW[0] wght_abs[14] wght_abs[13] wght_abs[12] wght_abs[11] wght_abs[10] wght_abs[9] wght_abs[8] wght_abs[7] wght_abs[6] wght_abs[5] wght_abs[4] wght_abs[3] wght_abs[2] wght_abs[1] wght_abs[0] ofm[23] ofm[22] ofm[21] ofm[20] ofm[19] ofm[18] ofm[17] ofm[16] ofm[15] ofm[14] ofm[13] ofm[12] ofm[11] ofm[10] ofm[9] ofm[8] ofm[7] ofm[6] ofm[5] ofm[4] ofm[3] ofm[2] ofm[1] ofm[0]}
# pointer to all inputs except clk and rst_n
set prim_inputs_no_rst [remove_from_collection $prim_inputs [find port rst_n]]
{mac_done en_i clr_i en_w clr_w en_o clr_o ifm_sign ifm_dff wght_sign randW[14] randW[13] randW[12] randW[11] randW[10] randW[9] randW[8] randW[7] randW[6] randW[5] randW[4] randW[3] randW[2] randW[1] randW[0] wght_abs[14] wght_abs[13] wght_abs[12] wght_abs[11] wght_abs[10] wght_abs[9] wght_abs[8] wght_abs[7] wght_abs[6] wght_abs[5] wght_abs[4] wght_abs[3] wght_abs[2] wght_abs[1] wght_abs[0] ofm[23] ofm[22] ofm[21] ofm[20] ofm[19] ofm[18] ofm[17] ofm[16] ofm[15] ofm[14] ofm[13] ofm[12] ofm[11] ofm[10] ofm[9] ofm[8] ofm[7] ofm[6] ofm[5] ofm[4] ofm[3] ofm[2] ofm[1] ofm[0]}
# Set clk uncertainty (skew)
set_clock_uncertainty 0.15 clk
1
#########################################
# Set input delay & drive on all inputs #
#########################################
set_input_delay -clock clk 0.25 [copy_collection $prim_inputs]
1
#set_driving_cell -lib_cell ND2D2BWP -library tcbn40lpbwptc $prim_inputs_no_rst
# rst_n goes to many places so don't touch
set_dont_touch_network [find port rst_n]
1
##########################################
# Set output delay & load on all outputs #
##########################################
set_output_delay -clock clk 0.5 [all_outputs]
1
set_load 0.1 [all_outputs]
1
#############################################################
# Wire load model allows it to estimate internal parasitics #
#############################################################
# set_wire_load_model -name TSMC32K_Lowk_Conservative -library tcbn40lpbwptc
######################################################
# Max transition time is important for Hot-E reasons #
######################################################
set_max_transition 0.1 [current_design]
1
########################################
# Now actually synthesize for 1st time #
########################################
compile -map_effort medium
Warning: Setting attribute 'fix_multiple_port_nets' on design 'pe_inner'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 2 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design pe_inner has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'acc_WIDTH24'
  Processing 'mul_inner_WIDTH16'
  Processing 'wreg_WIDTH16'
  Processing 'ireg_inner'
  Processing 'pe_inner'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'acc_WIDTH24_DW01_add_0'
  Processing 'mul_inner_WIDTH16_DW01_cmp2_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04    1234.1      0.16       1.1       0.0                          
    0:00:04    1234.1      0.16       1.1       0.0                          
    0:00:04    1234.1      0.16       1.1       0.0                          
    0:00:04    1234.1      0.16       1.1       0.0                          
    0:00:04    1234.1      0.16       1.1       0.0                          
    0:00:04    1139.1      0.18       1.0       0.0                          
    0:00:04    1152.0      0.15       0.9       0.0                          
    0:00:04    1150.5      0.15       0.9       0.0                          
    0:00:04    1157.4      0.14       0.7       0.0                          
    0:00:04    1157.4      0.14       0.7       0.0                          
    0:00:04    1166.0      0.10       0.4       0.0                          
    0:00:04    1174.7      0.08       0.3       0.0                          
    0:00:04    1201.6      0.07       0.2       0.0                          
    0:00:04    1182.8      0.05       0.1       0.0                          
    0:00:04    1182.8      0.05       0.1       0.0                          
    0:00:04    1182.8      0.05       0.1       0.0                          
    0:00:04    1182.8      0.05       0.1       0.0                          
    0:00:04    1182.8      0.05       0.1       0.0                          
    0:00:04    1182.8      0.05       0.1       0.0                          
    0:00:04    1182.8      0.05       0.1       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04    1182.8      0.00       0.0       0.0                          
    0:00:04    1182.8      0.00       0.0       0.0                          
    0:00:04    1163.2      0.00       0.0       0.0                          
    0:00:04    1168.0      0.03       0.1       0.0 U_acc/sum_o_reg[15]/D    
    0:00:04    1169.6      0.02       0.0       0.0 U_acc/sum_o_reg[22]/D    
    0:00:05    1191.9      0.01       0.0       0.0 U_acc/sum_o_reg[15]/D    
    0:00:05    1195.7      0.00       0.0       0.0 U_acc/sum_o_reg[22]/D    


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05    1195.7      0.00       0.0       0.0                          
    0:00:05    1195.7      0.00       0.0       0.0                          
    0:00:05    1166.0      0.02       0.0       0.0                          
    0:00:05    1149.2      0.02       0.0       0.0                          
    0:00:05    1148.5      0.02       0.0       0.0                          
    0:00:05    1148.5      0.02       0.0       0.0                          
    0:00:05    1148.5      0.02       0.0       0.0                          
    0:00:05    1162.7      0.02       0.0       0.0                          
    0:00:05    1163.2      0.02       0.0       0.0                          
    0:00:05    1163.2      0.02       0.0       0.0                          
    0:00:05    1162.2      0.02       0.0       0.0                          
    0:00:05    1162.2      0.02       0.0       0.0                          
    0:00:05    1162.2      0.02       0.0       0.0                          
    0:00:05    1162.2      0.02       0.0       0.0                          
    0:00:05    1162.2      0.02       0.0       0.0                          
    0:00:05    1162.2      0.02       0.0       0.0                          
    0:00:05    1166.0      0.01       0.0       0.0 U_acc/sum_o_reg[15]/D    
    0:00:05    1166.0      0.01       0.0       0.0 U_acc/sum_o_reg[15]/D    
    0:00:05    1164.5      0.01       0.0       0.0                          
    0:00:05    1186.6      0.00       0.0       0.0                          
    0:00:05    1185.1      0.00       0.0       0.0                          
    0:00:05    1187.1      0.00       0.0       0.0 U_acc/sum_o_reg[15]/D    
    0:00:06    1186.6      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design
 
****************************************
check_design summary:
Version:     Q-2019.12-SP3
Date:        Tue Mar 23 12:07:18 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      3
    Unconnected ports (LINT-28)                                     3

Cells                                                               1
    Connected to power or ground (LINT-32)                          1
--------------------------------------------------------------------------------

Warning: In design 'mul_inner_WIDTH16', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
1
# Unflatten design now that its compiled
ungroup -all -flatten
Information: Updating graph... (UID-83)
1
# force hold time to be met for all flops
set_fix_hold clk
1
# Compile again with higher effort
compile -map_effort high
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design pe_inner has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'pe_inner'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Mapping Optimization (Phase 2)

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:08    1236.9      0.01       0.0       0.0                                0.00  
    0:00:08    1236.9      0.01       0.0       0.0                                0.00  
    0:00:08    1236.9      0.01       0.0       0.0                                0.00  
    0:00:08    1236.7      0.01       0.0       0.0                                0.00  
    0:00:08    1236.7      0.01       0.0       0.0                                0.00  
    0:00:08    1190.7      0.04       0.0       0.0                                0.00  
    0:00:08    1194.5      0.01       0.0       0.0                                0.00  
    0:00:08    1194.5      0.01       0.0       0.0                                0.00  
    0:00:08    1194.5      0.01       0.0       0.0                                0.00  
    0:00:08    1194.5      0.01       0.0       0.0                                0.00  
    0:00:08    1194.5      0.01       0.0       0.0                                0.00  
    0:00:08    1194.5      0.01       0.0       0.0                                0.00  
    0:00:08    1194.5      0.01       0.0       0.0                                0.00  
    0:00:08    1194.5      0.01       0.0       0.0                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:08    1194.5      0.01       0.0       0.0                                0.00  
    0:00:08    1194.5      0.00       0.0       0.0 U_acc/sum_o_reg[23]/D          0.00  
    0:00:08    1218.1      0.00       0.0       3.2                                0.00  
    0:00:08    1218.1      0.00       0.0       3.2                                0.00  
    0:00:08    1200.3      0.00       0.0       1.9                                0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:08    1200.3      0.00       0.0       1.9                                0.00  
    0:00:08    1205.4      0.00       0.0       0.0                                0.00  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:08    1205.4      0.00       0.0       0.0                                0.00  
    0:00:08    1205.4      0.00       0.0       0.0                                0.00  
    0:00:08    1169.3      0.00       0.0       0.0                                0.00  
    0:00:08    1163.2      0.00       0.0       0.0                                0.00  
    0:00:08    1159.7      0.00       0.0       0.0                                0.00  
    0:00:08    1158.4      0.00       0.0       0.0                                0.00  
    0:00:08    1156.9      0.00       0.0       0.0                                0.00  
    0:00:08    1156.9      0.00       0.0       0.0                                0.00  
    0:00:08    1156.9      0.00       0.0       0.0                                0.00  
    0:00:08    1155.3      0.00       0.0       0.0                                0.00  
    0:00:08    1153.6      0.00       0.0       0.0                                0.00  
    0:00:08    1153.6      0.00       0.0       0.0                                0.00  
    0:00:08    1153.6      0.00       0.0       0.0                                0.00  
    0:00:08    1153.6      0.00       0.0       0.0                                0.00  
    0:00:08    1153.6      0.00       0.0       0.0                                0.00  
    0:00:08    1153.6      0.00       0.0       0.0                                0.00  
    0:00:08    1153.6      0.00       0.0       0.0                                0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design
1
#############################################
# Take a look at area, max, and min timings #
#############################################
report_area > pe_inner_area.txt
report_power > pe_inner_power.txt
report_timing -delay min > pe_inner_min_delay.txt
report_timing -delay max > pe_inner_max_delay.txt
#### write out final netlist ######
write -format verilog pe_inner -output pe_inner.vg
Writing verilog file '/filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/pe_inner.vg'.
1
exit
Memory usage for this session 142 Mbytes.
Memory usage for this session including child processes 142 Mbytes.
CPU usage for this session 8 seconds ( 0.00 hours ).
Elapsed time for this session 10 seconds ( 0.00 hours ).

Thank you...
