// Seed: 3870885424
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_4;
  logic [7:0] id_5;
  always assert (1);
  assign id_1 = id_3;
  assign id_2 = id_5[1'h0] + id_3;
  wor id_6;
  assign id_6 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  uwire id_7;
  assign id_1 = 1 & id_7;
  id_8(
      id_1
  ); module_0(
      id_3, id_1
  );
endmodule
