

================================================================
== Synthesis Summary Report of 'userdma'
================================================================
+ General Information: 
    * Date:           Sat Jun 15 17:11:14 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        hls_userdma
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+---------+----+-----------+-----------+-----+
    |                          Modules                         | Issue|      | Latency | Latency| Iteration|         | Trip |          |         |    |           |           |     |
    |                          & Loops                         | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|     FF    |    LUT    | URAM|
    +----------------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+---------+----+-----------+-----------+-----+
    |+ userdma*                                                |     -|  0.00|        -|       -|         -|        -|     -|  dataflow|  12 (4%)|   -|  3850 (3%)|  5256 (9%)|    -|
    | + entry_proc                                             |     -|  3.67|        0|   0.000|         -|        0|     -|        no|        -|   -|    3 (~0%)|   29 (~0%)|    -|
    | + getinstream                                            |     -|  0.34|        -|       -|         -|        -|     -|        no|        -|   -|  210 (~0%)|   662 (1%)|    -|
    |  + getinstream_Pipeline_VITIS_LOOP_49_1                  |     -|  1.34|        -|       -|         -|        -|     -|        no|        -|   -|  104 (~0%)|  281 (~0%)|    -|
    |   o VITIS_LOOP_49_1                                      |     -|  7.30|        -|       -|         2|        1|     -|       yes|        -|   -|          -|          -|    -|
    | + paralleltostreamwithburst                              |     -|  0.00|        -|       -|         -|        -|     -|        no|        -|   -|  398 (~0%)|  1097 (2%)|    -|
    |  o VITIS_LOOP_93_1                                       |     -|  7.30|        -|       -|         -|        -|     -|        no|        -|   -|          -|          -|    -|
    |   + paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2  |     -|  0.00|        -|       -|         -|        -|     -|        no|        -|   -|  108 (~0%)|  270 (~0%)|    -|
    |    o VITIS_LOOP_100_2                                    |     -|  7.30|        -|       -|         3|        1|     -|       yes|        -|   -|          -|          -|    -|
    | + streamtoparallelwithburst                              |     -|  0.00|        -|       -|         -|        -|     -|        no|        -|   -|  470 (~0%)|   945 (1%)|    -|
    |  o VITIS_LOOP_18_1                                       |     -|  7.30|        -|       -|         -|        -|     -|        no|        -|   -|          -|          -|    -|
    |   + streamtoparallelwithburst_Pipeline_VITIS_LOOP_21_2   |     -|  0.00|        -|       -|         -|        -|     -|        no|        -|   -|   68 (~0%)|  137 (~0%)|    -|
    |    o VITIS_LOOP_21_2                                     |     -|  7.30|        -|       -|         3|        1|     -|       yes|        -|   -|          -|          -|    -|
    | + sendoutstream                                          |     -|  2.74|        -|       -|         -|        -|     -|        no|        -|   -|   10 (~0%)|   96 (~0%)|    -|
    |  + sendoutstream_Pipeline_VITIS_LOOP_128_1               |     -|  2.74|        -|       -|         -|        -|     -|        no|        -|   -|    2 (~0%)|   29 (~0%)|    -|
    |   o VITIS_LOOP_128_1                                     |     -|  7.30|        -|       -|         1|        1|     -|       yes|        -|   -|          -|          -|    -|
    +----------------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+---------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem0 | 32 -> 32   | 64            | 10      | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
| m_axi_gmem1 | 32 -> 32   | 64            | 10      | slave  | 0        | 0         | 16           | 16           | 4           | 16          | BRAM=4            |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register         | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL             | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER             | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER           | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR           | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | s2m_buf_sts      | 0x10   | 32    | R      | Data signal of s2m_buf_sts       |                                                                      |
| s_axi_control | s2m_buf_sts_ctrl | 0x14   | 32    | R      | Control signal of s2m_buf_sts    | 0=s2m_buf_sts_ap_vld                                                 |
| s_axi_control | s2m_len          | 0x20   | 32    | W      | Data signal of s2m_len           |                                                                      |
| s_axi_control | s2m_enb_clrsts   | 0x28   | 32    | W      | Data signal of s2m_enb_clrsts    |                                                                      |
| s_axi_control | s2mbuf_1         | 0x30   | 32    | W      | Data signal of s2mbuf            |                                                                      |
| s_axi_control | s2mbuf_2         | 0x34   | 32    | W      | Data signal of s2mbuf            |                                                                      |
| s_axi_control | s2m_err          | 0x3c   | 32    | R      | Data signal of s2m_err           |                                                                      |
| s_axi_control | s2m_err_ctrl     | 0x40   | 32    | R      | Control signal of s2m_err        | 0=s2m_err_ap_vld                                                     |
| s_axi_control | m2sbuf_1         | 0x4c   | 32    | W      | Data signal of m2sbuf            |                                                                      |
| s_axi_control | m2sbuf_2         | 0x50   | 32    | W      | Data signal of m2sbuf            |                                                                      |
| s_axi_control | m2s_buf_sts      | 0x58   | 32    | R      | Data signal of m2s_buf_sts       |                                                                      |
| s_axi_control | m2s_buf_sts_ctrl | 0x5c   | 32    | R      | Control signal of m2s_buf_sts    | 0=m2s_buf_sts_ap_vld                                                 |
| s_axi_control | m2s_len          | 0x68   | 32    | W      | Data signal of m2s_len           |                                                                      |
| s_axi_control | m2s_enb_clrsts   | 0x70   | 32    | W      | Data signal of m2s_enb_clrsts    |                                                                      |
| s_axi_control | endianness       | 0x78   | 32    | W      | Data signal of endianness        |                                                                      |
+---------------+------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AXIS
+--------------+-----------+---------------+-------+-------+-------+--------+-------+-------+--------+
| Interface    | Direction | Register Mode | TDATA | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+--------------+-----------+---------------+-------+-------+-------+--------+-------+-------+--------+
| inStreamTop  | in        | both          | 32    | 4     | 1     | 1      | 4     | 7     | 1      |
| outStreamTop | out       | both          | 32    | 4     | 1     | 1      | 4     | 7     | 1      |
+--------------+-----------+---------------+-------+-------+-------+--------+-------+-------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------------+-----------+---------------------------------------------------------+
| Argument       | Direction | Datatype                                                |
+----------------+-----------+---------------------------------------------------------+
| inStreamTop    | in        | stream<hls::axis<ap_uint<32>, 7, 0, 0, '8', false>, 0>& |
| s2m_buf_sts    | out       | bool*                                                   |
| s2m_len        | in        | ap_uint<32>                                             |
| s2m_enb_clrsts | in        | ap_uint<1>                                              |
| s2mbuf         | out       | ap_uint<32>*                                            |
| s2m_err        | out       | ap_uint<2>*                                             |
| m2sbuf         | in        | ap_uint<32>*                                            |
| m2s_buf_sts    | out       | bool*                                                   |
| m2s_len        | in        | int                                                     |
| m2s_enb_clrsts | in        | ap_uint<1>                                              |
| outStreamTop   | out       | stream<hls::axis<ap_uint<32>, 7, 0, 0, '8', false>, 0>& |
| endianness     | in        | bool                                                    |
+----------------+-----------+---------------------------------------------------------+

* SW-to-HW Mapping
+----------------+---------------+-----------+----------+--------------------------------------------+
| Argument       | HW Interface  | HW Type   | HW Usage | HW Info                                    |
+----------------+---------------+-----------+----------+--------------------------------------------+
| inStreamTop    | inStreamTop   | interface |          |                                            |
| s2m_buf_sts    | s_axi_control | register  |          | name=s2m_buf_sts offset=0x10 range=32      |
| s2m_buf_sts    | s_axi_control | register  |          | name=s2m_buf_sts_ctrl offset=0x14 range=32 |
| s2m_len        | s_axi_control | register  |          | name=s2m_len offset=0x20 range=32          |
| s2m_enb_clrsts | s_axi_control | register  |          | name=s2m_enb_clrsts offset=0x28 range=32   |
| s2mbuf         | m_axi_gmem0   | interface |          |                                            |
| s2mbuf         | s_axi_control | register  | offset   | name=s2mbuf_1 offset=0x30 range=32         |
| s2mbuf         | s_axi_control | register  | offset   | name=s2mbuf_2 offset=0x34 range=32         |
| s2m_err        | s_axi_control | register  |          | name=s2m_err offset=0x3c range=32          |
| s2m_err        | s_axi_control | register  |          | name=s2m_err_ctrl offset=0x40 range=32     |
| m2sbuf         | m_axi_gmem1   | interface |          |                                            |
| m2sbuf         | s_axi_control | register  | offset   | name=m2sbuf_1 offset=0x4c range=32         |
| m2sbuf         | s_axi_control | register  | offset   | name=m2sbuf_2 offset=0x50 range=32         |
| m2s_buf_sts    | s_axi_control | register  |          | name=m2s_buf_sts offset=0x58 range=32      |
| m2s_buf_sts    | s_axi_control | register  |          | name=m2s_buf_sts_ctrl offset=0x5c range=32 |
| m2s_len        | s_axi_control | register  |          | name=m2s_len offset=0x68 range=32          |
| m2s_enb_clrsts | s_axi_control | register  |          | name=m2s_enb_clrsts offset=0x70 range=32   |
| outStreamTop   | outStreamTop  | interface |          |                                            |
| endianness     | s_axi_control | register  |          | name=endianness offset=0x78 range=32       |
+----------------+---------------+-----------+----------+--------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+----------+-------+------------------+--------------------+
| HW Interface | Direction | Length   | Width | Loop             | Loop Location      |
+--------------+-----------+----------+-------+------------------+--------------------+
| m_axi_gmem0  | write     | variable | 32    | VITIS_LOOP_21_2  | userdma.cpp:21:20  |
| m_axi_gmem1  | read      | variable | 32    | VITIS_LOOP_100_2 | userdma.cpp:100:21 |
+--------------+-----------+----------+-------+------------------+--------------------+

* All M_AXI Variable Accesses
+--------------+------------+--------------------+-----------+--------------+----------+------------------+--------------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable   | Access Location    | Direction | Burst Status | Length   | Loop             | Loop Location      | Resolution | Problem                                                                                               |
+--------------+------------+--------------------+-----------+--------------+----------+------------------+--------------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_gmem0  | out_memory | userdma.cpp:24:18  | write     | Widen Fail   |          | VITIS_LOOP_21_2  | userdma.cpp:21:20  | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem0  | out_memory | userdma.cpp:24:18  | write     | Inferred     | variable | VITIS_LOOP_21_2  | userdma.cpp:21:20  |            |                                                                                                       |
| m_axi_gmem1  | in_memory  | userdma.cpp:24:18  | read      | Widen Fail   |          | VITIS_LOOP_100_2 | userdma.cpp:100:21 | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem1  | in_memory  | userdma.cpp:103:10 | read      | Inferred     | variable | VITIS_LOOP_100_2 | userdma.cpp:100:21 |            |                                                                                                       |
+--------------+------------+--------------------+-----------+--------------+----------+------------------+--------------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+---------------------------------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                                                    | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+---------------------------------------------------------+-----+--------+--------------+-----+--------+---------+
| + userdma                                               | 0   |        |              |     |        |         |
|  + getinstream                                          | 0   |        |              |     |        |         |
|    add_ln49_fu_162_p2                                   |     |        | add_ln49     | add | fabric | 0       |
|    add_ln49_1_fu_179_p2                                 |     |        | add_ln49_1   | add | fabric | 0       |
|    sub_i_i53_fu_188_p2                                  |     |        | sub_i_i53    | add | fabric | 0       |
|   + getinstream_Pipeline_VITIS_LOOP_49_1                | 0   |        |              |     |        |         |
|     count_5_fu_235_p2                                   |     |        | count_5      | add | fabric | 0       |
|     add_ln69_fu_241_p2                                  |     |        | add_ln69     | add | fabric | 0       |
|  + paralleltostreamwithburst                            | 0   |        |              |     |        |         |
|    sub_fu_285_p2                                        |     |        | sub          | add | fabric | 0       |
|    add_ln100_fu_195_p2                                  |     |        | add_ln100    | add | fabric | 0       |
|    in_m2s_len_2_fu_294_p2                               |     |        | in_m2s_len_2 | sub | fabric | 0       |
|    add_ln116_fu_251_p2                                  |     |        | add_ln116    | add | fabric | 0       |
|   + paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2 | 0   |        |              |     |        |         |
|     add_ln100_fu_155_p2                                 |     |        | add_ln100    | add | fabric | 0       |
|     add_ln114_fu_249_p2                                 |     |        | add_ln114    | add | fabric | 0       |
|  + streamtoparallelwithburst                            | 0   |        |              |     |        |         |
|    sub_ln16_fu_158_p2                                   |     |        | sub_ln16     | sub | fabric | 0       |
|    add_ln21_fu_197_p2                                   |     |        | add_ln21     | add | fabric | 0       |
|    add_ln21_1_fu_210_p2                                 |     |        | add_ln21_1   | add | fabric | 0       |
|    add_ln26_fu_250_p2                                   |     |        | add_ln26     | add | fabric | 0       |
|    add_ln27_fu_255_p2                                   |     |        | add_ln27     | add | fabric | 0       |
|   + streamtoparallelwithburst_Pipeline_VITIS_LOOP_21_2  | 0   |        |              |     |        |         |
|     add_ln21_fu_104_p2                                  |     |        | add_ln21     | add | fabric | 0       |
+---------------------------------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+----------------------+--------------+-------------+------+------+--------+------------------+--------+---------+------------------+
| Name                 | Usage        | Type        | BRAM | URAM | Pragma | Variable         | Impl   | Latency | Bitwidth, Depth, |
|                      |              |             |      |      |        |                  |        |         | Banks            |
+----------------------+--------------+-------------+------+------+--------+------------------+--------+---------+------------------+
| + userdma            |              |             | 12   | 0    |        |                  |        |         |                  |
|   control_s_axi_U    | interface    | s_axilite   |      |      |        |                  |        |         |                  |
|   gmem0_m_axi_U      | interface    | m_axi       | 4    |      |        |                  |        |         |                  |
|   gmem1_m_axi_U      | interface    | m_axi       | 4    |      |        |                  |        |         |                  |
|   s2mbuf_c_U         | fifo channel | scalar prop |      |      |        | s2mbuf_c         | srl    | 0       | 64, 3, 1         |
|   inbuf_U            | fifo channel | stream      | 2    |      |        | inbuf            | memory | 0       | 33, 64, 1        |
|   incount_U          | fifo channel | stream      |      |      |        | incount          | srl    | 0       | 32, 4, 1         |
|   s2m_len_c_U        | fifo channel | scalar prop |      |      |        | s2m_len_c        | srl    | 0       | 32, 2, 1         |
|   s2m_enb_clrsts_c_U | fifo channel | scalar prop |      |      |        | s2m_enb_clrsts_c | srl    | 0       | 1, 2, 1          |
|   outbuf_U           | fifo channel | stream      | 2    |      |        | outbuf           | memory | 0       | 33, 64, 1        |
|   m2s_enb_clrsts_c_U | fifo channel | scalar prop |      |      |        | m2s_enb_clrsts_c | srl    | 0       | 1, 2, 1          |
+----------------------+--------------+-------------+------+------+--------+------------------+--------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
| Type      | Options                                                                                                             | Location                                     |
+-----------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
| pipeline  |                                                                                                                     | userdma.cpp:22 in streamtoparallelwithburst  |
| pipeline  |                                                                                                                     | userdma.cpp:50 in getinstream                |
| pipeline  |                                                                                                                     | userdma.cpp:101 in paralleltostreamwithburst |
| pipeline  |                                                                                                                     | userdma.cpp:129 in sendoutstream             |
| interface | axis register_mode=both register port=inStreamTop                                                                   | userdma.cpp:154 in userdma, inStreamTop      |
| interface | m_axi max_write_burst_length=16 latency=10 depth=1024 bundle=gmem0 port=s2mbuf offset = slave                       | userdma.cpp:155 in userdma, s2mbuf           |
| interface | s_axilite port = s2m_buf_sts bundle = control                                                                       | userdma.cpp:156 in userdma                   |
| interface | s_axilite port = s2m_len bundle = control                                                                           | userdma.cpp:157 in userdma                   |
| interface | s_axilite port = s2m_enb_clrsts bundle = control                                                                    | userdma.cpp:158 in userdma                   |
| interface | s_axilite port = s2mbuf bundle = control                                                                            | userdma.cpp:159 in userdma                   |
| interface | s_axilite port = s2m_err bundle = control                                                                           | userdma.cpp:160 in userdma                   |
| interface | s_axilite port = endianness bundle = control                                                                        | userdma.cpp:161 in userdma                   |
| interface | axis register_mode=both register port=outStreamTop                                                                  | userdma.cpp:162 in userdma, outStreamTop     |
| interface | m_axi max_read_burst_length=16 num_read_outstanding=4 latency=10 depth=1024 bundle=gmem1 port=m2sbuf offset = slave | userdma.cpp:163 in userdma, m2sbuf           |
| interface | s_axilite port = m2s_buf_sts bundle = control                                                                       | userdma.cpp:164 in userdma                   |
| interface | s_axilite port = m2s_len bundle = control                                                                           | userdma.cpp:165 in userdma                   |
| interface | s_axilite port = m2s_enb_clrsts bundle = control                                                                    | userdma.cpp:166 in userdma                   |
| interface | s_axilite port = m2sbuf bundle = control                                                                            | userdma.cpp:167 in userdma                   |
| interface | s_axilite port = return bundle = control                                                                            | userdma.cpp:168 in userdma                   |
| dataflow  |                                                                                                                     | userdma.cpp:170 in userdma                   |
+-----------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------+


