# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab 10.srcs/sources_1/new/D_FF_4bit.vhd" \
"../../../../lab 10.srcs/sources_1/new/Decoder_2_to_4.vhd" \
"../../../../lab 10.srcs/sources_1/new/Decoder_3_to_8.vhd" \
"../../../../lab 10.srcs/sources_1/new/RegisterBank.vhd" \
"../../../../lab 10.srcs/sources_1/new/Slow_Clk.vhd" \
"../../../../lab 10.srcs/sim_1/new/RegisterBankSim.vhd" \

# Do not sort compile order
nosort
