// Seed: 2276668971
module module_0;
  assign id_0 = 1;
  always @(posedge id_0) begin
    if (id_0) id_1 <= 1;
  end
  logic id_2;
  logic id_3;
  type_7(
      id_0, 1
  );
  assign id_2 = 1'b0 == id_2;
  logic id_4 = !id_3;
endmodule
