

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Sat Jan 20 17:19:26 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  201|  201|  201|  201|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- memcpy_input  |  131|  131|         2|          -|          -|    66|    no    |
        |- read_A        |   32|   32|         2|          1|          1|    32|    yes   |
        |- write_res     |   33|   33|         3|          1|          1|    32|    yes   |
        +----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 4 5 }
  Pipeline-1 : II = 1, D = 3, States = { 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	2  / (!tmp_1)
	4  / (tmp_1)
4 --> 
	6  / (exitcond1)
	5  / (!exitcond1)
5 --> 
	4  / true
6 --> 
	7  / true
7 --> 
	10  / (exitcond)
	8  / (!exitcond)
8 --> 
	9  / true
9 --> 
	7  / true
10 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %INPUT_STREAM_V_data_V), !map !45"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_V_keep_V), !map !49"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_V_strb_V), !map !53"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_V_user_V), !map !57"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_last_V), !map !61"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %INPUT_STREAM_V_id_V), !map !65"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %INPUT_STREAM_V_dest_V), !map !69"
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %OUTPUT_STREAM_V_data_V), !map !73"
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %OUTPUT_STREAM_V_keep_V), !map !77"
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %OUTPUT_STREAM_V_strb_V), !map !81"
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %OUTPUT_STREAM_V_user_V), !map !85"
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_last_V), !map !89"
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %OUTPUT_STREAM_V_id_V), !map !93"
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %OUTPUT_STREAM_V_dest_V), !map !97"
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind"
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%input = alloca [66 x i32], align 16" [hls/.apc/top.cpp:15]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 66> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hls/.apc/top.cpp:12]
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %OUTPUT_STREAM_V_data_V, i4* %OUTPUT_STREAM_V_keep_V, i4* %OUTPUT_STREAM_V_strb_V, i4* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i5* %OUTPUT_STREAM_V_id_V, i6* %OUTPUT_STREAM_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [14 x i8]* @p_str5, [1 x i8]* @p_str1) nounwind" [hls/.apc/top.cpp:13]
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %INPUT_STREAM_V_data_V, i4* %INPUT_STREAM_V_keep_V, i4* %INPUT_STREAM_V_strb_V, i4* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i5* %INPUT_STREAM_V_id_V, i6* %INPUT_STREAM_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [13 x i8]* @p_str6, [1 x i8]* @p_str1) nounwind" [hls/.apc/top.cpp:14]
ST_1 : Operation 30 [1/1] (1.76ns)   --->   "br label %meminst"

 <State 2> : 3.25ns
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%invdar = phi i7 [ 0, %0 ], [ %indvarinc, %meminst ]" [hls/.apc/top.cpp:15]
ST_2 : Operation 32 [1/1] (1.87ns)   --->   "%indvarinc = add i7 %invdar, 1" [hls/.apc/top.cpp:15]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = zext i7 %invdar to i64" [hls/.apc/top.cpp:15]
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%top_stream_stream_s = getelementptr [66 x i5]* @top_stream_stream_s, i64 0, i64 %tmp" [hls/.apc/top.cpp:15]
ST_2 : Operation 35 [2/2] (3.25ns)   --->   "%top_stream_stream_1 = load i5* %top_stream_stream_s, align 1" [hls/.apc/top.cpp:15]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 66> <ROM>
ST_2 : Operation 36 [1/1] (1.48ns)   --->   "%tmp_1 = icmp eq i7 %invdar, -63" [hls/.apc/top.cpp:15]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 6.51ns
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [66 x i32]* %input, i64 0, i64 %tmp" [hls/.apc/top.cpp:15]
ST_3 : Operation 38 [1/2] (3.25ns)   --->   "%top_stream_stream_1 = load i5* %top_stream_stream_s, align 1" [hls/.apc/top.cpp:15]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 66> <ROM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%top_stream_stream_2 = zext i5 %top_stream_stream_1 to i32" [hls/.apc/top.cpp:15]
ST_3 : Operation 40 [1/1] (3.25ns)   --->   "store i32 %top_stream_stream_2, i32* %input_addr, align 4" [hls/.apc/top.cpp:15]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 66> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @memcpy_input_str)"
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 66, i64 66, i64 66)"
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %.preheader1.preheader, label %meminst" [hls/.apc/top.cpp:15]
ST_3 : Operation 44 [1/1] (1.76ns)   --->   "br label %.preheader1" [hls/.apc/top.cpp:18]

 <State 4> : 2.36ns
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%i = phi i6 [ %i_2, %1 ], [ 0, %.preheader1.preheader ]"
ST_4 : Operation 46 [1/1] (1.42ns)   --->   "%exitcond1 = icmp eq i6 %i, -32" [hls/.apc/top.cpp:18]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (1.82ns)   --->   "%i_2 = add i6 %i, 1" [hls/.apc/top.cpp:18]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader.preheader, label %1" [hls/.apc/top.cpp:18]
ST_4 : Operation 49 [2/2] (0.00ns)   --->   "%empty_4 = call { i32, i4, i4, i4, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i6P(i32* %INPUT_STREAM_V_data_V, i4* %INPUT_STREAM_V_keep_V, i4* %INPUT_STREAM_V_strb_V, i4* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i5* %INPUT_STREAM_V_id_V, i6* %INPUT_STREAM_V_dest_V)" [hls/.apc/top.cpp:20]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 5> : 3.25ns
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str7) nounwind" [hls/.apc/top.cpp:18]
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [hls/.apc/top.cpp:18]
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [hls/.apc/top.cpp:19]
ST_5 : Operation 54 [1/2] (0.00ns)   --->   "%empty_4 = call { i32, i4, i4, i4, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i6P(i32* %INPUT_STREAM_V_data_V, i4* %INPUT_STREAM_V_keep_V, i4* %INPUT_STREAM_V_strb_V, i4* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i5* %INPUT_STREAM_V_id_V, i6* %INPUT_STREAM_V_dest_V)" [hls/.apc/top.cpp:20]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i32, i4, i4, i4, i1, i5, i6 } %empty_4, 0" [hls/.apc/top.cpp:20]
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_3 = zext i6 %i to i64" [hls/.apc/top.cpp:21]
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr inbounds [66 x i32]* %input, i64 0, i64 %tmp_3" [hls/.apc/top.cpp:21]
ST_5 : Operation 58 [1/1] (3.25ns)   --->   "store i32 %tmp_data_V, i32* %input_addr_1, align 4" [hls/.apc/top.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 66> <RAM>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_2)" [hls/.apc/top.cpp:24]
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "br label %.preheader1" [hls/.apc/top.cpp:18]

 <State 6> : 1.77ns
ST_6 : Operation 61 [1/1] (1.76ns)   --->   "br label %.preheader" [hls/.apc/top.cpp:29]

 <State 7> : 3.25ns
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%i_1 = phi i6 [ %i_3, %2 ], [ 0, %.preheader.preheader ]"
ST_7 : Operation 63 [1/1] (1.42ns)   --->   "%exitcond = icmp eq i6 %i_1, -32" [hls/.apc/top.cpp:29]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (1.82ns)   --->   "%i_3 = add i6 %i_1, 1" [hls/.apc/top.cpp:29]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [hls/.apc/top.cpp:29]
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_5 = zext i6 %i_1 to i64" [hls/.apc/top.cpp:31]
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr inbounds [66 x i32]* %input, i64 0, i64 %tmp_5" [hls/.apc/top.cpp:31]
ST_7 : Operation 68 [2/2] (3.25ns)   --->   "%tmp_data_V_1 = load i32* %input_addr_2, align 4" [hls/.apc/top.cpp:31]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 66> <RAM>
ST_7 : Operation 69 [1/1] (1.42ns)   --->   "%tmp_last_V = icmp eq i6 %i_1, 31" [hls/.apc/top.cpp:33]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 3.25ns
ST_8 : Operation 70 [1/2] (3.25ns)   --->   "%tmp_data_V_1 = load i32* %input_addr_2, align 4" [hls/.apc/top.cpp:31]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 66> <RAM>
ST_8 : Operation 71 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i6P(i32* %OUTPUT_STREAM_V_data_V, i4* %OUTPUT_STREAM_V_keep_V, i4* %OUTPUT_STREAM_V_strb_V, i4* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i5* %OUTPUT_STREAM_V_id_V, i6* %OUTPUT_STREAM_V_dest_V, i32 %tmp_data_V_1, i4 -1, i4 -1, i4 0, i1 %tmp_last_V, i5 0, i6 0)" [hls/.apc/top.cpp:40]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 9> : 0.00ns
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str8) nounwind" [hls/.apc/top.cpp:29]
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str8)" [hls/.apc/top.cpp:29]
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [hls/.apc/top.cpp:30]
ST_9 : Operation 76 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i6P(i32* %OUTPUT_STREAM_V_data_V, i4* %OUTPUT_STREAM_V_keep_V, i4* %OUTPUT_STREAM_V_strb_V, i4* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i5* %OUTPUT_STREAM_V_id_V, i6* %OUTPUT_STREAM_V_dest_V, i32 %tmp_data_V_1, i4 -1, i4 -1, i4 0, i1 %tmp_last_V, i5 0, i6 0)" [hls/.apc/top.cpp:40]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str8, i32 %tmp_4)" [hls/.apc/top.cpp:41]
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "br label %.preheader" [hls/.apc/top.cpp:29]

 <State 10> : 0.00ns
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "ret void" [hls/.apc/top.cpp:42]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('invdar', hls/.apc/top.cpp:15) with incoming values : ('indvarinc', hls/.apc/top.cpp:15) [37]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('invdar', hls/.apc/top.cpp:15) with incoming values : ('indvarinc', hls/.apc/top.cpp:15) [37]  (0 ns)
	'getelementptr' operation ('top_stream_stream_s', hls/.apc/top.cpp:15) [41]  (0 ns)
	'load' operation ('top_stream_stream_1', hls/.apc/top.cpp:15) on array 'top_stream_stream_s' [42]  (3.25 ns)

 <State 3>: 6.51ns
The critical path consists of the following:
	'load' operation ('top_stream_stream_1', hls/.apc/top.cpp:15) on array 'top_stream_stream_s' [42]  (3.25 ns)
	'store' operation (hls/.apc/top.cpp:15) of variable 'top_stream_stream_2', hls/.apc/top.cpp:15 on array 'input', hls/.apc/top.cpp:15 [44]  (3.25 ns)

 <State 4>: 2.36ns
The critical path consists of the following:
	'icmp' operation ('exitcond1', hls/.apc/top.cpp:18) [53]  (1.43 ns)
	blocking operation 0.931 ns on control path)

 <State 5>: 3.25ns
The critical path consists of the following:
	axis read on port 'INPUT_STREAM_V_data_V' (hls/.apc/top.cpp:20) [61]  (0 ns)
	'store' operation (hls/.apc/top.cpp:21) of variable 'tmp.data.V', hls/.apc/top.cpp:20 on array 'input', hls/.apc/top.cpp:15 [65]  (3.25 ns)

 <State 6>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', hls/.apc/top.cpp:29) [71]  (1.77 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', hls/.apc/top.cpp:29) [71]  (0 ns)
	'getelementptr' operation ('input_addr_2', hls/.apc/top.cpp:31) [81]  (0 ns)
	'load' operation ('val', hls/.apc/top.cpp:31) on array 'input', hls/.apc/top.cpp:15 [82]  (3.25 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'load' operation ('val', hls/.apc/top.cpp:31) on array 'input', hls/.apc/top.cpp:15 [82]  (3.25 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
