

================================================================
== Vitis HLS Report for 'run'
================================================================
* Date:           Thu Oct 20 12:16:29 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  18.00 ns|  13.140 ns|     4.86 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+---------+---------+---------+----------+----------+-----+-----+----------+
        |                     |         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |       Instance      |  Module |   min   |   max   |    min   |    max   | min | max |   Type   |
        +---------------------+---------+---------+---------+----------+----------+-----+-----+----------+
        |grp_runTest_fu_1344  |runTest  |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
        +---------------------+---------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    202|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|    5332|   8018|    0|
|Memory           |       48|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   1053|    -|
|Register         |        -|    -|    2089|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       48|    0|    7421|   9273|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       17|    0|       6|     17|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+---------------+---------+----+------+------+-----+
    |       Instance      |     Module    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------+---------------+---------+----+------+------+-----+
    |control_s_axi_U      |control_s_axi  |        0|   0|  1930|  3526|    0|
    |gmem_m_axi_U         |gmem_m_axi     |        0|   0|  1621|  2323|    0|
    |mux_21_32_1_1_U200   |mux_21_32_1_1  |        0|   0|     0|     9|    0|
    |mux_21_32_1_1_U201   |mux_21_32_1_1  |        0|   0|     0|     9|    0|
    |mux_21_32_1_1_U202   |mux_21_32_1_1  |        0|   0|     0|     9|    0|
    |mux_21_32_1_1_U203   |mux_21_32_1_1  |        0|   0|     0|     9|    0|
    |mux_21_32_1_1_U204   |mux_21_32_1_1  |        0|   0|     0|     9|    0|
    |mux_21_32_1_1_U205   |mux_21_32_1_1  |        0|   0|     0|     9|    0|
    |mux_648_8_1_1_U206   |mux_648_8_1_1  |        0|   0|     0|   273|    0|
    |grp_runTest_fu_1344  |runTest        |        0|   0|  1781|  1842|    0|
    +---------------------+---------------+---------+----+------+------+-----+
    |Total                |               |        0|   0|  5332|  8018|    0|
    +---------------------+---------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-----------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |         Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-----------------------+---------+---+----+-----+------+-----+------+-------------+
    |regions_U    |regions_RAM_AUTO_1R1W  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |regions_2_U  |regions_RAM_AUTO_1R1W  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |regions_4_U  |regions_RAM_AUTO_1R1W  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |regions_1_U  |regions_RAM_AUTO_1R1W  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |regions_3_U  |regions_RAM_AUTO_1R1W  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |regions_5_U  |regions_RAM_AUTO_1R1W  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    +-------------+-----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                       |       48|  0|   0|    0| 24576|  192|     6|       786432|
    +-------------+-----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |add_ln691_fu_2030_p2                  |         +|   0|  0|  12|          12|          12|
    |add_ln694_fu_1575_p2                  |         +|   0|  0|  12|          12|          12|
    |ap_block_state3_on_subcall_done       |       and|   0|  0|   2|           1|           1|
    |s_axi_control_flush_done              |       and|   0|  0|   2|           1|           0|
    |ap_rst_int                            |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_runTest_fu_1344_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_runTest_fu_1344_ap_ready  |        or|   0|  0|   2|           1|           1|
    |or_ln691_1_fu_2068_p2                 |        or|   0|  0|  12|          12|           2|
    |or_ln691_2_fu_2084_p2                 |        or|   0|  0|  12|          12|           2|
    |or_ln691_3_fu_2100_p2                 |        or|   0|  0|  12|          12|           3|
    |or_ln691_4_fu_2116_p2                 |        or|   0|  0|  12|          12|           3|
    |or_ln691_5_fu_2132_p2                 |        or|   0|  0|  12|          12|           3|
    |or_ln691_6_fu_2148_p2                 |        or|   0|  0|  12|          12|           3|
    |or_ln691_fu_2052_p2                   |        or|   0|  0|  12|          12|           1|
    |or_ln694_1_fu_2496_p2                 |        or|   0|  0|  12|          12|           2|
    |or_ln694_2_fu_2511_p2                 |        or|   0|  0|  12|          12|           2|
    |or_ln694_3_fu_2526_p2                 |        or|   0|  0|  12|          12|           3|
    |or_ln694_4_fu_2541_p2                 |        or|   0|  0|  12|          12|           3|
    |or_ln694_5_fu_2556_p2                 |        or|   0|  0|  12|          12|           3|
    |or_ln694_6_fu_2571_p2                 |        or|   0|  0|  12|          12|           3|
    |or_ln694_fu_1597_p2                   |        or|   0|  0|  12|          12|           1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |Total                                 |          |   0|  0| 202|         197|          62|
    +--------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  65|         13|    1|         13|
    |gmem_ARVALID        |   9|          2|    1|          2|
    |gmem_RREADY         |   9|          2|    1|          2|
    |n_regions_in_o      |   9|          2|    8|         16|
    |regions_1_address0  |  53|         10|   12|        120|
    |regions_1_address1  |  48|          9|   12|        108|
    |regions_1_ce0       |  14|          3|    1|          3|
    |regions_1_d0        |  25|          5|   32|        160|
    |regions_1_d1        |  25|          5|   32|        160|
    |regions_2_address0  |  53|         10|   12|        120|
    |regions_2_address1  |  48|          9|   12|        108|
    |regions_2_ce0       |  14|          3|    1|          3|
    |regions_2_d0        |  25|          5|   32|        160|
    |regions_2_d1        |  25|          5|   32|        160|
    |regions_3_address0  |  53|         10|   12|        120|
    |regions_3_address1  |  48|          9|   12|        108|
    |regions_3_ce0       |  14|          3|    1|          3|
    |regions_3_d0        |  25|          5|   32|        160|
    |regions_3_d1        |  25|          5|   32|        160|
    |regions_4_address0  |  48|          9|   12|        108|
    |regions_4_address1  |  48|          9|   12|        108|
    |regions_4_d0        |  25|          5|   32|        160|
    |regions_4_d1        |  25|          5|   32|        160|
    |regions_5_address0  |  48|          9|   12|        108|
    |regions_5_address1  |  48|          9|   12|        108|
    |regions_5_d0        |  25|          5|   32|        160|
    |regions_5_d1        |  25|          5|   32|        160|
    |regions_address0    |  53|         10|   12|        120|
    |regions_address1    |  48|          9|   12|        108|
    |regions_ce0         |  14|          3|    1|          3|
    |regions_d0          |  25|          5|   32|        160|
    |regions_d1          |  25|          5|   32|        160|
    |startCopy_ap_ack    |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               |1053|        205|  544|       3311|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |  12|   0|   12|          0|
    |ap_rst_n_inv                              |   1|   0|    1|          0|
    |ap_rst_reg_1                              |   1|   0|    1|          0|
    |ap_rst_reg_2                              |   1|   0|    1|          0|
    |ap_sync_reg_grp_runTest_fu_1344_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_runTest_fu_1344_ap_ready  |   1|   0|    1|          0|
    |bitcast_ln691_10_reg_3414                 |  32|   0|   32|          0|
    |bitcast_ln691_11_reg_3420                 |  32|   0|   32|          0|
    |bitcast_ln691_12_reg_3426                 |  32|   0|   32|          0|
    |bitcast_ln691_13_reg_3432                 |  32|   0|   32|          0|
    |bitcast_ln691_14_reg_3438                 |  32|   0|   32|          0|
    |bitcast_ln691_15_reg_3444                 |  32|   0|   32|          0|
    |bitcast_ln691_18_reg_3450                 |  32|   0|   32|          0|
    |bitcast_ln691_19_reg_3456                 |  32|   0|   32|          0|
    |bitcast_ln691_20_reg_3462                 |  32|   0|   32|          0|
    |bitcast_ln691_21_reg_3468                 |  32|   0|   32|          0|
    |bitcast_ln691_22_reg_3474                 |  32|   0|   32|          0|
    |bitcast_ln691_23_reg_3480                 |  32|   0|   32|          0|
    |bitcast_ln691_2_reg_3378                  |  32|   0|   32|          0|
    |bitcast_ln691_3_reg_3384                  |  32|   0|   32|          0|
    |bitcast_ln691_4_reg_3390                  |  32|   0|   32|          0|
    |bitcast_ln691_5_reg_3396                  |  32|   0|   32|          0|
    |bitcast_ln691_6_reg_3402                  |  32|   0|   32|          0|
    |bitcast_ln691_7_reg_3408                  |  32|   0|   32|          0|
    |grp_runTest_fu_1344_ap_start_reg          |   1|   0|    1|          0|
    |inputData_read_reg_3109                   |  64|   0|   64|          0|
    |n_regions_in_o_preg                       |   8|   0|    8|          0|
    |p_ZL9n_regions_0                          |   8|   0|    8|          0|
    |p_ZL9n_regions_1                          |   8|   0|    8|          0|
    |p_ZL9n_regions_10                         |   8|   0|    8|          0|
    |p_ZL9n_regions_11                         |   8|   0|    8|          0|
    |p_ZL9n_regions_12                         |   8|   0|    8|          0|
    |p_ZL9n_regions_13                         |   8|   0|    8|          0|
    |p_ZL9n_regions_14                         |   8|   0|    8|          0|
    |p_ZL9n_regions_15                         |   8|   0|    8|          0|
    |p_ZL9n_regions_16                         |   8|   0|    8|          0|
    |p_ZL9n_regions_17                         |   8|   0|    8|          0|
    |p_ZL9n_regions_18                         |   8|   0|    8|          0|
    |p_ZL9n_regions_19                         |   8|   0|    8|          0|
    |p_ZL9n_regions_2                          |   8|   0|    8|          0|
    |p_ZL9n_regions_20                         |   8|   0|    8|          0|
    |p_ZL9n_regions_21                         |   8|   0|    8|          0|
    |p_ZL9n_regions_22                         |   8|   0|    8|          0|
    |p_ZL9n_regions_23                         |   8|   0|    8|          0|
    |p_ZL9n_regions_24                         |   8|   0|    8|          0|
    |p_ZL9n_regions_25                         |   8|   0|    8|          0|
    |p_ZL9n_regions_26                         |   8|   0|    8|          0|
    |p_ZL9n_regions_27                         |   8|   0|    8|          0|
    |p_ZL9n_regions_28                         |   8|   0|    8|          0|
    |p_ZL9n_regions_29                         |   8|   0|    8|          0|
    |p_ZL9n_regions_3                          |   8|   0|    8|          0|
    |p_ZL9n_regions_30                         |   8|   0|    8|          0|
    |p_ZL9n_regions_31                         |   8|   0|    8|          0|
    |p_ZL9n_regions_32                         |   8|   0|    8|          0|
    |p_ZL9n_regions_33                         |   8|   0|    8|          0|
    |p_ZL9n_regions_34                         |   8|   0|    8|          0|
    |p_ZL9n_regions_35                         |   8|   0|    8|          0|
    |p_ZL9n_regions_36                         |   8|   0|    8|          0|
    |p_ZL9n_regions_37                         |   8|   0|    8|          0|
    |p_ZL9n_regions_38                         |   8|   0|    8|          0|
    |p_ZL9n_regions_39                         |   8|   0|    8|          0|
    |p_ZL9n_regions_4                          |   8|   0|    8|          0|
    |p_ZL9n_regions_40                         |   8|   0|    8|          0|
    |p_ZL9n_regions_41                         |   8|   0|    8|          0|
    |p_ZL9n_regions_42                         |   8|   0|    8|          0|
    |p_ZL9n_regions_43                         |   8|   0|    8|          0|
    |p_ZL9n_regions_44                         |   8|   0|    8|          0|
    |p_ZL9n_regions_45                         |   8|   0|    8|          0|
    |p_ZL9n_regions_46                         |   8|   0|    8|          0|
    |p_ZL9n_regions_47                         |   8|   0|    8|          0|
    |p_ZL9n_regions_48                         |   8|   0|    8|          0|
    |p_ZL9n_regions_49                         |   8|   0|    8|          0|
    |p_ZL9n_regions_5                          |   8|   0|    8|          0|
    |p_ZL9n_regions_50                         |   8|   0|    8|          0|
    |p_ZL9n_regions_51                         |   8|   0|    8|          0|
    |p_ZL9n_regions_52                         |   8|   0|    8|          0|
    |p_ZL9n_regions_53                         |   8|   0|    8|          0|
    |p_ZL9n_regions_54                         |   8|   0|    8|          0|
    |p_ZL9n_regions_55                         |   8|   0|    8|          0|
    |p_ZL9n_regions_56                         |   8|   0|    8|          0|
    |p_ZL9n_regions_57                         |   8|   0|    8|          0|
    |p_ZL9n_regions_58                         |   8|   0|    8|          0|
    |p_ZL9n_regions_59                         |   8|   0|    8|          0|
    |p_ZL9n_regions_6                          |   8|   0|    8|          0|
    |p_ZL9n_regions_60                         |   8|   0|    8|          0|
    |p_ZL9n_regions_61                         |   8|   0|    8|          0|
    |p_ZL9n_regions_62                         |   8|   0|    8|          0|
    |p_ZL9n_regions_63                         |   8|   0|    8|          0|
    |p_ZL9n_regions_7                          |   8|   0|    8|          0|
    |p_ZL9n_regions_8                          |   8|   0|    8|          0|
    |p_ZL9n_regions_9                          |   8|   0|    8|          0|
    |regions_1_addr_10_reg_3228                |   9|   0|   12|          3|
    |regions_1_addr_11_reg_3233                |   9|   0|   12|          3|
    |regions_1_addr_12_reg_3238                |   9|   0|   12|          3|
    |regions_1_addr_13_reg_3243                |   9|   0|   12|          3|
    |regions_1_addr_14_reg_3248                |   9|   0|   12|          3|
    |regions_1_addr_15_reg_3253                |   9|   0|   12|          3|
    |regions_2_addr_2_reg_3258                 |   9|   0|   12|          3|
    |regions_2_addr_3_reg_3263                 |   9|   0|   12|          3|
    |regions_2_addr_4_reg_3268                 |   9|   0|   12|          3|
    |regions_2_addr_5_reg_3273                 |   9|   0|   12|          3|
    |regions_2_addr_6_reg_3278                 |   9|   0|   12|          3|
    |regions_2_addr_7_reg_3283                 |   9|   0|   12|          3|
    |regions_3_addr_10_reg_3288                |   9|   0|   12|          3|
    |regions_3_addr_11_reg_3293                |   9|   0|   12|          3|
    |regions_3_addr_12_reg_3298                |   9|   0|   12|          3|
    |regions_3_addr_13_reg_3303                |   9|   0|   12|          3|
    |regions_3_addr_14_reg_3308                |   9|   0|   12|          3|
    |regions_3_addr_15_reg_3313                |   9|   0|   12|          3|
    |regions_4_addr_2_reg_3318                 |   9|   0|   12|          3|
    |regions_4_addr_3_reg_3323                 |   9|   0|   12|          3|
    |regions_4_addr_4_reg_3328                 |   9|   0|   12|          3|
    |regions_4_addr_5_reg_3333                 |   9|   0|   12|          3|
    |regions_4_addr_6_reg_3338                 |   9|   0|   12|          3|
    |regions_4_addr_7_reg_3343                 |   9|   0|   12|          3|
    |regions_5_addr_10_reg_3348                |   9|   0|   12|          3|
    |regions_5_addr_11_reg_3353                |   9|   0|   12|          3|
    |regions_5_addr_12_reg_3358                |   9|   0|   12|          3|
    |regions_5_addr_13_reg_3363                |   9|   0|   12|          3|
    |regions_5_addr_14_reg_3368                |   9|   0|   12|          3|
    |regions_5_addr_15_reg_3373                |   9|   0|   12|          3|
    |regions_addr_2_reg_3198                   |   9|   0|   12|          3|
    |regions_addr_3_reg_3203                   |   9|   0|   12|          3|
    |regions_addr_4_reg_3208                   |   9|   0|   12|          3|
    |regions_addr_5_reg_3213                   |   9|   0|   12|          3|
    |regions_addr_6_reg_3218                   |   9|   0|   12|          3|
    |regions_addr_7_reg_3223                   |   9|   0|   12|          3|
    |s_axi_control_flush_done                  |   1|   0|    1|          0|
    |shl_ln694_reg_3128                        |   9|   0|   12|          3|
    |tmp_25_reg_3546                           |  32|   0|   32|          0|
    |tmp_26_reg_3551                           |  32|   0|   32|          0|
    |tmp_27_reg_3636                           |  32|   0|   32|          0|
    |tmp_28_reg_3641                           |  32|   0|   32|          0|
    |tmp_29_reg_3726                           |  32|   0|   32|          0|
    |tmp_30_reg_3731                           |  32|   0|   32|          0|
    |tmp_33_reg_3556                           |  32|   0|   32|          0|
    |tmp_34_reg_3561                           |  32|   0|   32|          0|
    |tmp_35_reg_3646                           |  32|   0|   32|          0|
    |tmp_36_reg_3651                           |  32|   0|   32|          0|
    |tmp_37_reg_3736                           |  32|   0|   32|          0|
    |tmp_38_reg_3741                           |  32|   0|   32|          0|
    |tmp_41_reg_3566                           |  32|   0|   32|          0|
    |tmp_42_reg_3571                           |  32|   0|   32|          0|
    |tmp_43_reg_3656                           |  32|   0|   32|          0|
    |tmp_44_reg_3661                           |  32|   0|   32|          0|
    |tmp_45_reg_3746                           |  32|   0|   32|          0|
    |tmp_46_reg_3751                           |  32|   0|   32|          0|
    |trunc_ln652_reg_3118                      |   1|   0|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |2089|   0| 2200|        111|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_AWADDR   |   in|   11|       s_axi|       control|         array|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|         array|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|         array|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|         array|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|         array|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_ARADDR   |   in|   11|       s_axi|       control|         array|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|         array|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|         array|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|           run|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|           run|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|           run|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|  512|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|  512|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

