#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Jun 19 15:58:30 2024
# Process ID: 27564
# Current directory: E:/Project/PTP/ptp
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3440 E:\Project\PTP\ptp\ptp.xpr
# Log file: E:/Project/PTP/ptp/vivado.log
# Journal file: E:/Project/PTP/ptp\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Project/PTP/ptp/ptp.xpr
INFO: [Project 1-313] Project file moved from 'F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/PTP/ptp/ptp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/Project/PTP/ptp/ptp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ptp_syn_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/PTP/ptp/ptp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ptp_syn_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module field_extract
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/PTP/ptp/ptp.srcs/ptp_flup_parse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ptp_flup_parse
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/PTP/ptp/ptp.srcs/ptp_req_framegen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ptp_req_framegen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/PTP/ptp/ptp.srcs/ptp_resp_parse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ptp_resp_parse
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/PTP/ptp/ptp.srcs/ptp_syn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ptp_syn
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/PTP/ptp/ptp.srcs/ptp_sync_parse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ptp_sync_parse
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/PTP/ptp/ptp.srcs/vabus_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vabus_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/PTP/ptp/ptp.sim/ptp_syn_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ptp_syn_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/PTP/ptp/ptp.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj ptp_syn_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Project/PTP/ptp/ptp.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult_gen_0'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/PTP/ptp/ptp.sim/sim_1/behav/xsim'
"xelab -wto e6b4e91192644286a525dcf0dd8e19b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ptp_syn_tb_behav xil_defaultlib.ptp_syn_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e6b4e91192644286a525dcf0dd8e19b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ptp_syn_tb_behav xil_defaultlib.ptp_syn_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'clk_net' is not connected on this instance [E:/Project/PTP/ptp/ptp.sim/ptp_syn_tb.v:222]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/ptp_syn.v" Line 39. Module ptp_syn doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/ptp_sync_parse.v" Line 9. Module ptp_sync_parse doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=2,OFFSET=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=1,OFFSET=14) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=10,OFFSET=34) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=2,OFFSET=44) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=10,OFFSET=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/ptp_flup_parse.v" Line 9. Module ptp_flup_parse doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=2,OFFSET=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=1,OFFSET=14) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=10,OFFSET=34) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=2,OFFSET=44) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=10,OFFSET=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/ptp_resp_parse.v" Line 9. Module ptp_resp_parse doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=2,OFFSET=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=1,OFFSET=14) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=10,OFFSET=34) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=2,OFFSET=44) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=10,OFFSET=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=10,OFFSET=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/ptp_req_framegen.v" Line 6. Module ptp_req_framegen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/vabus_mux.v" Line 6. Module vabus_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/ptp_syn.v" Line 39. Module ptp_syn doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/ptp_sync_parse.v" Line 9. Module ptp_sync_parse doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=2,OFFSET=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=1,OFFSET=14) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=10,OFFSET=34) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=2,OFFSET=44) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=10,OFFSET=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/ptp_flup_parse.v" Line 9. Module ptp_flup_parse doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=2,OFFSET=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=1,OFFSET=14) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=10,OFFSET=34) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=2,OFFSET=44) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=10,OFFSET=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/ptp_resp_parse.v" Line 9. Module ptp_resp_parse doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=2,OFFSET=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=1,OFFSET=14) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=10,OFFSET=34) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=2,OFFSET=44) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=10,OFFSET=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=10,OFFSET=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/ptp_req_framegen.v" Line 6. Module ptp_req_framegen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/vabus_mux.v" Line 6. Module vabus_mux doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling module xil_defaultlib.field_extract(BYTES=2,OFFSET=12)
Compiling module xil_defaultlib.field_extract(BYTES=1,OFFSET=14)
Compiling module xil_defaultlib.field_extract(BYTES=10,OFFSET=34...
Compiling module xil_defaultlib.field_extract(BYTES=2,OFFSET=44)
Compiling module xil_defaultlib.field_extract(BYTES=10,OFFSET=48...
Compiling module xil_defaultlib.ptp_sync_parse
Compiling architecture xilinx of entity mult_gen_v12_0_16.ccm_dist_mem [\ccm_dist_mem(c_addr_width=6,c_d...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.ccm_syncmem [\ccm_syncmem(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.ccm_scaled_adder [\ccm_scaled_adder(a_width=27,b_w...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.ccm_scaled_adder [\ccm_scaled_adder(a_width=34,b_w...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.ccm_scaled_adder [\ccm_scaled_adder(a_width=47,b_w...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.ccm_operation [\ccm_operation(c_xdevicefamily="...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.ccm [\ccm(c_xdevicefamily="kintexu",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.ptp_flup_parse
Compiling module xil_defaultlib.field_extract(BYTES=10,OFFSET=58...
Compiling module xil_defaultlib.ptp_resp_parse
Compiling module xil_defaultlib.ptp_req_framegen
Compiling module xil_defaultlib.vabus_mux
Compiling module xil_defaultlib.ptp_syn
Compiling module xil_defaultlib.ptp_syn_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ptp_syn_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1111.406 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/PTP/ptp/ptp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ptp_syn_tb_behav -key {Behavioral:sim_1:Functional:ptp_syn_tb} -tclbatch {ptp_syn_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ptp_syn_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File D:/Xilinx/Project/PTP/ptp/ptp.sim/ptp_data_patch.txt referenced on E:/Project/PTP/ptp/ptp.sim/ptp_syn_tb.v at line 69 cannot be opened for reading. Please ensure that this file is available in the current working directory.
The ptp_data[          1] :xxxxxxxxxxxxxxxx

The ptp_data[          2] :xxxxxxxxxxxxxxxx

The ptp_data[          3] :xxxxxxxxxxxxxxxx

The ptp_data[          4] :xxxxxxxxxxxxxxxx

The ptp_data[          5] :xxxxxxxxxxxxxxxx

The ptp_data[          6] :xxxxxxxxxxxxxxxx

The ptp_data[          7] :xxxxxxxxxxxxxxxx

The ptp_data[          8] :xxxxxxxxxxxxxxxx

The ptp_data[          9] :xxxxxxxxxxxxxxxx

The ptp_data[         10] :xxxxxxxxxxxxxxxx

The ptp_data[         11] :xxxxxxxxxxxxxxxx

The ptp_data[         12] :xxxxxxxxxxxxxxxx

The ptp_data[         13] :xxxxxxxxxxxxxxxx

The ptp_data[         14] :xxxxxxxxxxxxxxxx

The ptp_data[         15] :xxxxxxxxxxxxxxxx

The ptp_data[         16] :xxxxxxxxxxxxxxxx

The ptp_data[         17] :xxxxxxxxxxxxxxxx

The ptp_data[         18] :xxxxxxxxxxxxxxxx

The ptp_data[         19] :xxxxxxxxxxxxxxxx

The ptp_data[         20] :xxxxxxxxxxxxxxxx

The ptp_data[         21] :xxxxxxxxxxxxxxxx

The ptp_data[         22] :xxxxxxxxxxxxxxxx

The ptp_data[         23] :xxxxxxxxxxxxxxxx

The ptp_data[         24] :xxxxxxxxxxxxxxxx

The ptp_data[         25] :xxxxxxxxxxxxxxxx

The ptp_data[         26] :xxxxxxxxxxxxxxxx

The ptp_data[         27] :xxxxxxxxxxxxxxxx

The ptp_data[         28] :xxxxxxxxxxxxxxxx

The ptp_data[         29] :xxxxxxxxxxxxxxxx

The ptp_data[         30] :xxxxxxxxxxxxxxxx

The ptp_data[         31] :xxxxxxxxxxxxxxxx

The ptp_data[         32] :xxxxxxxxxxxxxxxx

The ptp_data[         33] :xxxxxxxxxxxxxxxx

The ptp_data[         34] :xxxxxxxxxxxxxxxx

The ptp_data[         35] :xxxxxxxxxxxxxxxx

The ptp_data[         36] :xxxxxxxxxxxxxxxx

The ptp_data[         37] :xxxxxxxxxxxxxxxx

The ptp_data[         38] :xxxxxxxxxxxxxxxx

The ptp_data[         39] :xxxxxxxxxxxxxxxx

The ptp_data[         40] :xxxxxxxxxxxxxxxx

The ptp_data[         41] :xxxxxxxxxxxxxxxx

The ptp_data[         42] :xxxxxxxxxxxxxxxx

The ptp_data[         43] :xxxxxxxxxxxxxxxx

The ptp_data[         44] :xxxxxxxxxxxxxxxx

The ptp_data[         45] :xxxxxxxxxxxxxxxx

The ptp_data[         46] :xxxxxxxxxxxxxxxx

The ptp_data[         47] :xxxxxxxxxxxxxxxx

The ptp_data[         48] :xxxxxxxxxxxxxxxx

The ptp_data[         49] :xxxxxxxxxxxxxxxx

The ptp_data[         50] :xxxxxxxxxxxxxxxx

INFO: [USF-XSim-96] XSim completed. Design snapshot 'ptp_syn_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1111.406 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Project/PTP/ptp/ptp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/Project/PTP/ptp/ptp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ptp_syn_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Project/PTP/ptp/ptp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ptp_syn_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module field_extract
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/PTP/ptp/ptp.srcs/ptp_flup_parse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ptp_flup_parse
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/PTP/ptp/ptp.srcs/ptp_req_framegen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ptp_req_framegen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/PTP/ptp/ptp.srcs/ptp_resp_parse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ptp_resp_parse
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/PTP/ptp/ptp.srcs/ptp_syn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ptp_syn
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/PTP/ptp/ptp.srcs/ptp_sync_parse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ptp_sync_parse
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/PTP/ptp/ptp.srcs/vabus_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vabus_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/PTP/ptp/ptp.sim/ptp_syn_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ptp_syn_tb
"xvhdl --incr --relax -prj ptp_syn_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Project/PTP/ptp/ptp.sim/sim_1/behav/xsim'
"xelab -wto e6b4e91192644286a525dcf0dd8e19b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ptp_syn_tb_behav xil_defaultlib.ptp_syn_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e6b4e91192644286a525dcf0dd8e19b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ptp_syn_tb_behav xil_defaultlib.ptp_syn_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'clk_net' is not connected on this instance [E:/Project/PTP/ptp/ptp.sim/ptp_syn_tb.v:222]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/ptp_syn.v" Line 39. Module ptp_syn doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/ptp_sync_parse.v" Line 9. Module ptp_sync_parse doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=2,OFFSET=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=1,OFFSET=14) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=10,OFFSET=34) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=2,OFFSET=44) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=10,OFFSET=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/ptp_flup_parse.v" Line 9. Module ptp_flup_parse doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=2,OFFSET=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=1,OFFSET=14) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=10,OFFSET=34) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=2,OFFSET=44) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=10,OFFSET=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/ptp_resp_parse.v" Line 9. Module ptp_resp_parse doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=2,OFFSET=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=1,OFFSET=14) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=10,OFFSET=34) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=2,OFFSET=44) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=10,OFFSET=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=10,OFFSET=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/ptp_req_framegen.v" Line 6. Module ptp_req_framegen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/vabus_mux.v" Line 6. Module vabus_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/ptp_syn.v" Line 39. Module ptp_syn doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/ptp_sync_parse.v" Line 9. Module ptp_sync_parse doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=2,OFFSET=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=1,OFFSET=14) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=10,OFFSET=34) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=2,OFFSET=44) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=10,OFFSET=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/ptp_flup_parse.v" Line 9. Module ptp_flup_parse doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=2,OFFSET=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=1,OFFSET=14) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=10,OFFSET=34) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=2,OFFSET=44) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=10,OFFSET=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/ptp_resp_parse.v" Line 9. Module ptp_resp_parse doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=2,OFFSET=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=1,OFFSET=14) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=10,OFFSET=34) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=2,OFFSET=44) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=10,OFFSET=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=10,OFFSET=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/ptp_req_framegen.v" Line 6. Module ptp_req_framegen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/PTP/ptp/ptp.srcs/vabus_mux.v" Line 6. Module vabus_mux doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling module xil_defaultlib.field_extract(BYTES=2,OFFSET=12)
Compiling module xil_defaultlib.field_extract(BYTES=1,OFFSET=14)
Compiling module xil_defaultlib.field_extract(BYTES=10,OFFSET=34...
Compiling module xil_defaultlib.field_extract(BYTES=2,OFFSET=44)
Compiling module xil_defaultlib.field_extract(BYTES=10,OFFSET=48...
Compiling module xil_defaultlib.ptp_sync_parse
Compiling architecture xilinx of entity mult_gen_v12_0_16.ccm_dist_mem [\ccm_dist_mem(c_addr_width=6,c_d...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.ccm_syncmem [\ccm_syncmem(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.ccm_scaled_adder [\ccm_scaled_adder(a_width=27,b_w...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.ccm_scaled_adder [\ccm_scaled_adder(a_width=34,b_w...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.ccm_scaled_adder [\ccm_scaled_adder(a_width=47,b_w...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.ccm_operation [\ccm_operation(c_xdevicefamily="...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.ccm [\ccm(c_xdevicefamily="kintexu",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.ptp_flup_parse
Compiling module xil_defaultlib.field_extract(BYTES=10,OFFSET=58...
Compiling module xil_defaultlib.ptp_resp_parse
Compiling module xil_defaultlib.ptp_req_framegen
Compiling module xil_defaultlib.vabus_mux
Compiling module xil_defaultlib.ptp_syn
Compiling module xil_defaultlib.ptp_syn_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ptp_syn_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1111.406 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Project/PTP/ptp/ptp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ptp_syn_tb_behav -key {Behavioral:sim_1:Functional:ptp_syn_tb} -tclbatch {ptp_syn_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ptp_syn_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
The ptp_data[          1] :011b19000000000f

The ptp_data[          2] :538b219088f70012

The ptp_data[          3] :002c000002000000

The ptp_data[          4] :0000000000000000

The ptp_data[          5] :0000000f53fffe8b

The ptp_data[          6] :2190000102040000

The ptp_data[          7] :0000000000000000

The ptp_data[          8] :0000000000000000

The ptp_data[          9] :011b19000000000f

The ptp_data[         10] :538b219088f70812

The ptp_data[         11] :002c000000000000

The ptp_data[         12] :0000000000000000

The ptp_data[         13] :0000000f53fffe8b

The ptp_data[         14] :2190000102040000

The ptp_data[         15] :0000664c54363646

The ptp_data[         16] :8ff4000000000000

The ptp_data[         17] :011b19000000000f

                 166 req1 frame transmit successful!
The ptp_data[         18] :538b219088f70912

The ptp_data[         19] :0036000000000000

The ptp_data[         20] :0000000000000000

The ptp_data[         21] :0000000f53fffe8b

The ptp_data[         22] :2190000100000000

The ptp_data[         23] :0000664c54363647

The ptp_data[         24] :284c643f5ffffe02

The ptp_data[         25] :118d000100000000

The ptp_data[         26] :011b19000000000f

The ptp_data[         27] :538b219088f70012

The ptp_data[         28] :002c000002000000

The ptp_data[         29] :0000000000000000

The ptp_data[         30] :0000000f53fffe8b

The ptp_data[         31] :2190000102050000

The ptp_data[         32] :0000000000000000

The ptp_data[         33] :0000000000000000

The ptp_data[         34] :011b19000000000f

The ptp_data[         35] :538b219088f70812

The ptp_data[         36] :002c000000000000

The ptp_data[         37] :0000000000000000

The ptp_data[         38] :0000000f53fffe8b

The ptp_data[         39] :2190000102050000

The ptp_data[         40] :0000664c54363647

The ptp_data[         41] :28b0000000000000

The ptp_data[         42] :011b19000000000f

The ptp_data[         43] :538b219088f70912

The ptp_data[         44] :0036000000000000

The ptp_data[         45] :0000000000000000

The ptp_data[         46] :0000000f53fffe8b

The ptp_data[         47] :2190000100010000

The ptp_data[         48] :0000664c54363647

The ptp_data[         49] :8a58643f5ffffe02

The ptp_data[         50] :118d000100000000

INFO: [USF-XSim-96] XSim completed. Design snapshot 'ptp_syn_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1120.031 ; gain = 8.625
run all
               39230go on next ptp test!
               39370 req2 frame transmit successful!
               64434go on next ptp test!
               64574 req3 frame transmit successful!
               83698finished!
$stop called at time : 83698 ns : File "E:/Project/PTP/ptp/ptp.sim/ptp_syn_tb.v" Line 187
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1138.867 ; gain = 0.000
run all
The ptp_data[          1] :011b19000000000f

The ptp_data[          2] :538b219088f70012

The ptp_data[          3] :002c000002000000

The ptp_data[          4] :0000000000000000

The ptp_data[          5] :0000000f53fffe8b

The ptp_data[          6] :2190000102040000

The ptp_data[          7] :0000000000000000

The ptp_data[          8] :0000000000000000

The ptp_data[          9] :011b19000000000f

The ptp_data[         10] :538b219088f70812

The ptp_data[         11] :002c000000000000

The ptp_data[         12] :0000000000000000

The ptp_data[         13] :0000000f53fffe8b

The ptp_data[         14] :2190000102040000

The ptp_data[         15] :0000664c54363646

The ptp_data[         16] :8ff4000000000000

The ptp_data[         17] :011b19000000000f

                 166 req1 frame transmit successful!
The ptp_data[         18] :538b219088f70912

The ptp_data[         19] :0036000000000000

The ptp_data[         20] :0000000000000000

The ptp_data[         21] :0000000f53fffe8b

The ptp_data[         22] :2190000100000000

The ptp_data[         23] :0000664c54363647

The ptp_data[         24] :284c643f5ffffe02

The ptp_data[         25] :118d000100000000

The ptp_data[         26] :011b19000000000f

The ptp_data[         27] :538b219088f70012

The ptp_data[         28] :002c000002000000

The ptp_data[         29] :0000000000000000

The ptp_data[         30] :0000000f53fffe8b

The ptp_data[         31] :2190000102050000

The ptp_data[         32] :0000000000000000

The ptp_data[         33] :0000000000000000

The ptp_data[         34] :011b19000000000f

The ptp_data[         35] :538b219088f70812

The ptp_data[         36] :002c000000000000

The ptp_data[         37] :0000000000000000

The ptp_data[         38] :0000000f53fffe8b

The ptp_data[         39] :2190000102050000

The ptp_data[         40] :0000664c54363647

The ptp_data[         41] :28b0000000000000

The ptp_data[         42] :011b19000000000f

The ptp_data[         43] :538b219088f70912

The ptp_data[         44] :0036000000000000

The ptp_data[         45] :0000000000000000

The ptp_data[         46] :0000000f53fffe8b

The ptp_data[         47] :2190000100010000

The ptp_data[         48] :0000664c54363647

The ptp_data[         49] :8a58643f5ffffe02

The ptp_data[         50] :118d000100000000

               39230go on next ptp test!
               39370 req2 frame transmit successful!
               64434go on next ptp test!
               64574 req3 frame transmit successful!
               83698finished!
$stop called at time : 83698 ns : File "E:/Project/PTP/ptp/ptp.sim/ptp_syn_tb.v" Line 187
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 19 16:08:44 2024...
