 /******************************************************************************
*[File]             tx9134ddc.c
*[Version]          v0.1
*[Revision Date]    2008-04-18
*[Author]           Kenny Hsieh
*[Description]
*    source file for hdmi general control routine
*
*
******************************************************************************/
#ifdef MTK_MT8193_HDMI_SUPPORT

#include "mt8193_ctrl.h"
#include "mt8193ddc.h"

#define HDMIDDC_BASE 	(0x1700)



u32 mt8193_ddc_read(u16 u2Reg)
{
    u32 u4Data;
    mt8193_i2c_read(HDMIDDC_BASE+u2Reg, &u4Data);
	MT8193_DDC_LOG("[R]0x%04x, data = 0x%08x\n", u2Reg, u4Data);
	return u4Data;
}

void mt8193_ddc_write(u16 u2Reg, u32 u4Data)
{
    MT8193_DDC_LOG("[W]0x%04x, data = 0x%08x\n", u2Reg, u4Data);
    mt8193_i2c_write(HDMIDDC_BASE+u2Reg, u4Data);
}

#define SIF_READ32(u4Addr)          (mt8193_ddc_read(u4Addr))
#define SIF_WRITE32(u4Addr, u4Val)  (mt8193_ddc_write(u4Addr, u4Val))

#define SIF_SET_BIT(u4Addr, u4Val)  SIF_WRITE32((u4Addr), (SIF_READ32(u4Addr) | (u4Val)))
#define SIF_CLR_BIT(u4Addr, u4Val)  SIF_WRITE32((u4Addr), (SIF_READ32(u4Addr) & (~(u4Val))))

#define IS_SIF_BIT(u4Addr, u4Val)   ((SIF_READ32(u4Addr) & (u4Val)) == (u4Val)) 

#define SIF_WRITE_MASK(u4Addr, u4Mask, u4Offet, u4Val)  SIF_WRITE32(u4Addr, ((SIF_READ32(u4Addr) & (~(u4Mask))) | (((u4Val) << (u4Offet)) & (u4Mask))))
#define SIF_READ_MASK(u4Addr, u4Mask, u4Offet)  ((SIF_READ32(u4Addr) & (u4Mask)) >> (u4Offet))

#define DDCM_DATA0_READ()   SIF_READ_MASK(DDC_DDCMD0, DDCM_DATA0, 0)  
#define DDCM_DATA1_READ()   SIF_READ_MASK(DDC_DDCMD0, DDCM_DATA1, 8)  
#define DDCM_DATA2_READ()   SIF_READ_MASK(DDC_DDCMD0, DDCM_DATA2, 16)  
#define DDCM_DATA3_READ()   SIF_READ_MASK(DDC_DDCMD0, DDCM_DATA3, 24)  
#define DDCM_DATA4_READ()   SIF_READ_MASK(DDC_DDCMD1, DDCM_DATA4, 0)  
#define DDCM_DATA5_READ()   SIF_READ_MASK(DDC_DDCMD1, DDCM_DATA5, 8)  
#define DDCM_DATA6_READ()   SIF_READ_MASK(DDC_DDCMD1, DDCM_DATA6, 16)  
#define DDCM_DATA7_READ()   SIF_READ_MASK(DDC_DDCMD1, DDCM_DATA7, 24)  

#define DDCM_DATA0_WRITE(u4Val)   SIF_WRITE_MASK(DDC_DDCMD0, DDCM_DATA0, 0,  u4Val)  
#define DDCM_DATA1_WRITE(u4Val)   SIF_WRITE_MASK(DDC_DDCMD0, DDCM_DATA1, 8,  u4Val)  
#define DDCM_DATA2_WRITE(u4Val)   SIF_WRITE_MASK(DDC_DDCMD0, DDCM_DATA2, 16, u4Val)  
#define DDCM_DATA3_WRITE(u4Val)   SIF_WRITE_MASK(DDC_DDCMD0, DDCM_DATA3, 24, u4Val)  
#define DDCM_DATA4_WRITE(u4Val)   SIF_WRITE_MASK(DDC_DDCMD1, DDCM_DATA4, 0,  u4Val)  
#define DDCM_DATA5_WRITE(u4Val)   SIF_WRITE_MASK(DDC_DDCMD1, DDCM_DATA5, 8,  u4Val)  
#define DDCM_DATA6_WRITE(u4Val)   SIF_WRITE_MASK(DDC_DDCMD1, DDCM_DATA6, 16, u4Val)  
#define DDCM_DATA7_WRITE(u4Val)   SIF_WRITE_MASK(DDC_DDCMD1, DDCM_DATA7, 24, u4Val) 

#define DDCM_CLK_DIV_READ()        SIF_READ_MASK(DDC_DDCMCTL0, DDCM_CLK_DIV_MASK, DDCM_CLK_DIV_OFFSET)
#define DDCM_CLK_DIV_WRITE(u4Val)  SIF_WRITE_MASK(DDC_DDCMCTL0, DDCM_CLK_DIV_MASK, DDCM_CLK_DIV_OFFSET, u4Val)

#define DDCM_ACK_READ()            SIF_READ_MASK(DDC_DDCMCTL1, DDCM_ACK_MASK, DDCM_ACK_OFFSET)

#define DDCM_PGLEN_READ()          SIF_READ_MASK(DDC_DDCMCTL1, DDCM_PGLEN_MASK, DDCM_PGLEN_OFFSET)
#define DDCM_PGLEN_WRITE(u4Val)    SIF_WRITE_MASK(DDC_DDCMCTL1, DDCM_PGLEN_MASK, DDCM_PGLEN_OFFSET, u4Val)

#define DDCM_SIF_MODE_READ()          SIF_READ_MASK(DDC_DDCMCTL1, DDCM_SIF_MODE_MASK, DDCM_SIF_MODE_OFFSET)
#define DDCM_SIF_MODE_WRITE(u4Val)    SIF_WRITE_MASK(DDC_DDCMCTL1, DDCM_SIF_MODE_MASK, DDCM_SIF_MODE_OFFSET, u4Val)


int i4DDCM_Suspend(void *param)
{
    MT8193_DDC_FUNC();
	//SIF_CLR_BIT(SIF_INTEN, DDCCI_INTEN);
    SIF_CLR_BIT(DDC_DDCMCTL0, DDCM_SM0EN); 
	
	return 0;
}

int i4DDCM_Resume(void *param)
{	
	MT8193_DDC_FUNC();

	SIF_SET_BIT(DDC_DDCMCTL0, DDCM_SM0EN); 
    //SIF_SET_BIT(SIF_INTEN, DDCCI_INTEN);

	return 0;
}

u32 DDCM_Init(void)
{
    MT8193_DDC_FUNC();
    SIF_SET_BIT(DDC_DDCMCTL0, DDCM_SM0EN); 
    SIF_CLR_BIT(DDC_DDCMCTL0, DDCM_ODRAIN);

	return 1;
}



static u32 DDCM_TrigMode(u32 u4Mode)
{
  MT8193_DDC_FUNC();

  DDCM_SIF_MODE_WRITE(u4Mode);
  SIF_SET_BIT(DDC_DDCMCTL1,DDCM_TRI);

  while(IS_SIF_BIT(DDC_DDCMCTL1,DDCM_TRI)){udelay(1);}

  return (0);
}

static u8 _DDCMRead(u8 ucCurAddrMode, u32 u4ClkDiv, u8 ucDev, u32 u4Addr, SIF_BIT_T ucAddrType, u8 *pucValue, u32 u4Count)
{
	u32 u4Ack;
	u8 ucReadCount, ucIdx, ucAckCount, ucAckFinal, ucTmpCount;
	
    MT8193_DDC_FUNC();   
	DDCM_Init();
	if ((pucValue == NULL) ||
		(u4Count == 0)||
		(u4ClkDiv == 0))
	{
		return 0;
	}

    ucIdx = 0; 
		
	// check busy/trigger bit
	if (IS_SIF_BIT(DDC_DDCMCTL1, DDCM_TRI))
	{
		return 0;
	}

		
    DDCM_CLK_DIV_WRITE(u4ClkDiv);

    DDCM_TrigMode(DDCM_START);

	if (ucDev > EDID_ID) //Max'0619'04, 4-block EEDID reading
	{
  	   DDCM_DATA0_WRITE(0x60);

       DDCM_DATA1_WRITE(ucDev-EDID_ID);
       DDCM_PGLEN_WRITE(0x01);
       DDCM_TrigMode(DDCM_WRITE_DATA);
       u4Ack = DDCM_ACK_READ();
       if(u4Ack != 0x3)
       {
        goto ddc_master_read_end;
       }
  	   DDCM_TrigMode(DDCM_START);
	   ucDev = EDID_ID;
	}

    if(ucCurAddrMode == 0)
    {
	  DDCM_DATA0_WRITE((ucDev<<1));

	  if(ucAddrType == SIF_8_BIT)
	  {
	      DDCM_DATA1_WRITE(u4Addr);
		  DDCM_PGLEN_WRITE(0x01);
          DDCM_TrigMode(DDCM_WRITE_DATA);
		  u4Ack = DDCM_ACK_READ();
		  if(u4Ack != 0x3)
		  {
		     goto ddc_master_read_end;
		  }
	  }
	  else if(ucAddrType == SIF_16_BIT)
	  {
	      DDCM_DATA1_WRITE((u4Addr>>8));
		  DDCM_DATA2_WRITE(u4Addr);
		  DDCM_PGLEN_WRITE(0x02);
          DDCM_TrigMode(DDCM_WRITE_DATA);
		  u4Ack = DDCM_ACK_READ();
		  if(u4Ack != 0x7)
		  {
		     goto ddc_master_read_end;
		  }
	  }

	  DDCM_TrigMode(DDCM_START);
	}

    DDCM_DATA0_WRITE(((ucDev<<1) + 1));
    DDCM_PGLEN_WRITE(0x00);
	DDCM_TrigMode(DDCM_WRITE_DATA);
    u4Ack = DDCM_ACK_READ();
    if(u4Ack != 0x1)
    {
       goto ddc_master_read_end;
    }
		  
	ucAckCount = (u4Count-1)/8;
	ucAckFinal = 0;
    while (u4Count > 0)
    {
        if(ucAckCount > 0)
        {
          ucReadCount = 8;
		  ucAckFinal = 0;
		  ucAckCount --;
        }
		else
		{
		  ucReadCount = (u8)u4Count;
		  ucAckFinal = 1;
		}

        DDCM_PGLEN_WRITE((ucReadCount - 1));
		DDCM_TrigMode((ucAckFinal == 1)? DDCM_READ_DATA_NO_ACK: DDCM_READ_DATA_ACK);

        //ack, killua
        u4Ack = DDCM_ACK_READ();
        for(ucTmpCount = 0; ((u4Ack & (1 << ucTmpCount)) != 0) && (ucTmpCount < 8); ucTmpCount++){}
	    if(((ucAckFinal == 1) && (ucTmpCount != (ucReadCount - 1)))
			||((ucAckFinal == 0) && (ucTmpCount != ucReadCount)))
	    {
		  MT8193_DDC_LOG("[DDC] Device(0x%x)/Word(0x%x) Address NACK! ACK(0x%x)\n", ucDev, u4Addr, u4Ack);
		  break;
	    }
	  
		switch(ucReadCount)
		{
		  case 8:
		  	pucValue[ucIdx + 7] = DDCM_DATA7_READ();
		  case 7:
		  	pucValue[ucIdx + 6] = DDCM_DATA6_READ();
		  case 6:
		  	pucValue[ucIdx + 5] = DDCM_DATA5_READ();
		  case 5:
		  	pucValue[ucIdx + 4] = DDCM_DATA4_READ();
		  case 4:
		  	pucValue[ucIdx + 3] = DDCM_DATA3_READ();
		  case 3:
		  	pucValue[ucIdx + 2] = DDCM_DATA2_READ();
		  case 2:
		  	pucValue[ucIdx + 1] = DDCM_DATA1_READ();
		  case 1:
		  	pucValue[ucIdx + 0] = DDCM_DATA0_READ();
		  default:
		  	break;
		}

        u4Count -= ucReadCount;
        ucIdx += ucReadCount;
    }

ddc_master_read_end:	
    DDCM_TrigMode(DDCM_STOP);
	return ucIdx;
}

static u8 _DDCMWrite(u8 ucCurAddrMode, u32 u4ClkDiv, u8 ucDev, u32 u4Addr, SIF_BIT_T ucAddrType, const u8 *pucValue, u32 u4Count)
{
	u32 u4Ack;
	u8 ucWriteCount, ucIdx, ucTmpCount;
	
	MT8193_DDC_FUNC();
	DDCM_Init();
	if ((pucValue == NULL) ||
		(u4Count == 0)||
		(u4ClkDiv == 0))
	{
		return 0;
	}

	ucIdx = 0; 
		
	// check busy/trigger bit
	if (IS_SIF_BIT(DDC_DDCMCTL1, DDCM_TRI))
	{
		return 0;
	}



	DDCM_CLK_DIV_WRITE(u4ClkDiv);

	DDCM_TrigMode(DDCM_START);

	DDCM_DATA0_WRITE((ucDev<<1));
    if(ucAddrType == SIF_8_BIT)
    {
        DDCM_DATA1_WRITE(u4Addr);
        DDCM_PGLEN_WRITE(0x01);
        DDCM_TrigMode(DDCM_WRITE_DATA);  
    	u4Ack = DDCM_ACK_READ();
        if(u4Ack != 0x3)
        {
           goto ddc_master_write_end;
        }
    }
    else if(ucAddrType == SIF_16_BIT)
    {
        DDCM_DATA1_WRITE((u4Addr>>8));
        DDCM_DATA2_WRITE(u4Addr);
        DDCM_PGLEN_WRITE(0x02);
        DDCM_TrigMode(DDCM_WRITE_DATA);  
    	u4Ack = DDCM_ACK_READ();
        if(u4Ack != 0x7)
        {
           goto ddc_master_write_end;
        }		
    }

	while (u4Count > 0)
	{
		ucWriteCount = (u4Count > 8) ? 8 : ((u8)u4Count);

        switch(ucWriteCount)
		{
		  case 8:
			DDCM_DATA7_WRITE(pucValue[ucIdx + 7]);
		  case 7:
			DDCM_DATA6_WRITE(pucValue[ucIdx + 6]);
		  case 6:
			DDCM_DATA5_WRITE(pucValue[ucIdx + 5]);
		  case 5:
			DDCM_DATA4_WRITE(pucValue[ucIdx + 4]);
		  case 4:
			DDCM_DATA3_WRITE(pucValue[ucIdx + 3]);
		  case 3:
			DDCM_DATA2_WRITE(pucValue[ucIdx + 2]);
		  case 2:
			DDCM_DATA1_WRITE(pucValue[ucIdx + 1]);
		  case 1:
			DDCM_DATA0_WRITE(pucValue[ucIdx + 0]);
		  default:
			break;
		}

		DDCM_PGLEN_WRITE((ucWriteCount - 1));
		DDCM_TrigMode(DDCM_WRITE_DATA);

		//ack, killua
        u4Ack = DDCM_ACK_READ();
        for(ucTmpCount = 0; ((u4Ack & (1 << ucTmpCount)) != 0) && (ucTmpCount < 8); ucTmpCount++){}
	    if(ucTmpCount != ucWriteCount)
	    {
		  MT8193_DDC_LOG("[DDC] Device(0x%x)/Word(0x%x) Address NACK! ACK(0x%x)\n", ucDev, u4Addr, u4Ack);
		  break;
	    }
	
		u4Count -= ucWriteCount;
		ucIdx += ucWriteCount;
	}

ddc_master_write_end:	
	DDCM_TrigMode(DDCM_STOP);
	return ucIdx;
}

u32 DDCM_RanAddr_Write(u32 u4ClkDiv, u8 ucDev, u32 u4Addr, SIF_BIT_T ucAddrType, const u8 *pucValue, u32 u4Count)
{
	u32 	u4WriteCount1;
	u8 	ucReturnVaule;

	MT8193_DDC_FUNC();

	if ((pucValue == NULL) ||
		(u4Count == 0)||
		(u4ClkDiv == 0)||
		(ucAddrType > SIF_16_BIT)||
		((ucAddrType == SIF_8_BIT) && (u4Addr > 255)) ||
		((ucAddrType == SIF_16_BIT) && (u4Addr > 65535)))
	{
		return 0;
	}

   
	if(ucAddrType == SIF_8_BIT)
	{
	    u4WriteCount1 = ((255 - u4Addr) + 1);
    }
	else if(ucAddrType == SIF_16_BIT)
	{
	    u4WriteCount1 = ((65535 - u4Addr) + 1);
	}
	u4WriteCount1 = (u4WriteCount1 > u4Count) ? u4Count : u4WriteCount1;
	ucReturnVaule = _DDCMWrite(0,u4ClkDiv, ucDev, u4Addr, ucAddrType, pucValue, u4WriteCount1);

	return ((u32)ucReturnVaule);
}

u32 DDCM_CurAddr_Read(u32 u4ClkDiv, u8 ucDev, u8 *pucValue, u32 u4Count)
{
   	u8 	ucReturnVaule;

	MT8193_DDC_FUNC();

	if ((pucValue == NULL) ||
		(u4Count == 0)||
		(u4ClkDiv == 0))
	{
		return 0;
	}

	ucReturnVaule = _DDCMRead(1,u4ClkDiv, ucDev, 0, SIF_8_BIT, pucValue, u4Count);

    return ((UINT32)ucReturnVaule);
}

u8 DDCM_RanAddr_Read(u32 u4ClkDiv, u8 ucDev, u32 u4Addr, SIF_BIT_T ucAddrType, u8 *pucValue, u32 u4Count)
{
	u32 u4ReadCount;
	u8 	ucReturnVaule;

    MT8193_DDC_FUNC();
	if ((pucValue == NULL) ||
		(u4Count == 0)||
		(u4ClkDiv == 0)||
		(ucAddrType > SIF_16_BIT)||
		((ucAddrType == SIF_8_BIT) && (u4Addr > 255)) ||
		((ucAddrType == SIF_16_BIT) && (u4Addr > 65535)))
	{
		return 0;
	}

    if(ucAddrType == SIF_8_BIT)
	{
	    u4ReadCount = ((255 - u4Addr) + 1);
    }
	else if(ucAddrType == SIF_16_BIT)
	{
	    u4ReadCount = ((65535 - u4Addr) + 1);
	}
	u4ReadCount = (u4ReadCount > u4Count) ? u4Count : u4ReadCount;
	ucReturnVaule = _DDCMRead(0, u4ClkDiv, ucDev, u4Addr, ucAddrType, pucValue, u4ReadCount);

 
	return (ucReturnVaule);
}

u8 fgDDCDataRead(u8 bDevice, u8 bData_Addr, u8 bDataCount,u8 *prData)                                   
{
  MT8193_DDC_FUNC();
  if(DDCM_RanAddr_Read(SIF1_CLOK, (u8)bDevice, (u32)bData_Addr, SIF_8_BIT, (u8 *)prData, (u32)bDataCount)== bDataCount)
    return TRUE;	
  else  
	return FALSE;	
}	

u8 fgDDCDataWrite(u8 bDevice, u8 bData_Addr, u8 bDataCount,u8 *prData)
{
	MT8193_DDC_FUNC();
	if((DDCM_RanAddr_Write(SIF1_CLOK,  (u8)bDevice, (u32) bData_Addr, SIF_8_BIT,  (u8 *)prData, (u32)bDataCount))== bDataCount)
	  return TRUE;	  
	else  
	  return FALSE;
}


#endif

