// Seed: 1741346120
module module_0;
  assign id_1 = id_1;
  initial $display(id_1);
  wor  id_2 = id_2;
  tri1 id_3;
  assign id_2 = 1;
  wire id_4;
  assign id_3 = -1;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always if ({id_4, -1, -1'b0, (~'0 == -1), -1}) wait (-1) id_2 = 1;
  module_0 modCall_1 ();
  assign id_2 = -1;
endmodule
