{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1530093611106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1530093611122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 27 12:00:10 2018 " "Processing started: Wed Jun 27 12:00:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1530093611122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530093611122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off xevious_de10_lite -c xevious_de10_lite " "Command: quartus_map --read_settings_files=on --write_settings_files=off xevious_de10_lite -c xevious_de10_lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530093611122 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1530093612700 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1530093612700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/a35/xevious/src/rtl_dar/sgtl5000_dac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/a35/xevious/src/rtl_dar/sgtl5000_dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sgtl5000_dac-struct " "Found design unit 1: sgtl5000_dac-struct" {  } { { "../rtl_dar/sgtl5000_dac.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_dar/sgtl5000_dac.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530093646532 ""} { "Info" "ISGN_ENTITY_NAME" "1 sgtl5000_dac " "Found entity 1: sgtl5000_dac" {  } { { "../rtl_dar/sgtl5000_dac.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_dar/sgtl5000_dac.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530093646532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530093646532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/a35/xevious/src/rtl_dar/decodeur_7_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/a35/xevious/src/rtl_dar/decodeur_7_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodeur_7_seg-struct " "Found design unit 1: decodeur_7_seg-struct" {  } { { "../rtl_dar/decodeur_7_seg.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_dar/decodeur_7_seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530093646532 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodeur_7_seg " "Found entity 1: decodeur_7_seg" {  } { { "../rtl_dar/decodeur_7_seg.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_dar/decodeur_7_seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530093646532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530093646532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/a35/xevious/src/rtl_dar/usb_report_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /repos/a35/xevious/src/rtl_dar/usb_report_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usb_report_pkg " "Found design unit 1: usb_report_pkg" {  } { { "../rtl_dar/usb_report_pkg.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_dar/usb_report_pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530093646532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530093646532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/a35/xevious/src/rtl_dar/usb_keyboard_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/a35/xevious/src/rtl_dar/usb_keyboard_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usb_keyboard_decoder-struct " "Found design unit 1: usb_keyboard_decoder-struct" {  } { { "../rtl_dar/usb_keyboard_decoder.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_dar/usb_keyboard_decoder.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530093646547 ""} { "Info" "ISGN_ENTITY_NAME" "1 usb_keyboard_decoder " "Found entity 1: usb_keyboard_decoder" {  } { { "../rtl_dar/usb_keyboard_decoder.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_dar/usb_keyboard_decoder.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530093646547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530093646547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/a35/xevious/src/rtl_dar/usb_joystick_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/a35/xevious/src/rtl_dar/usb_joystick_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usb_joystick_decoder-struct " "Found design unit 1: usb_joystick_decoder-struct" {  } { { "../rtl_dar/usb_joystick_decoder.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_dar/usb_joystick_decoder.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530093646547 ""} { "Info" "ISGN_ENTITY_NAME" "1 usb_joystick_decoder " "Found entity 1: usb_joystick_decoder" {  } { { "../rtl_dar/usb_joystick_decoder.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_dar/usb_joystick_decoder.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530093646547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530093646547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/a35/xevious/src/rtl_dar/usb_host_max3421e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/a35/xevious/src/rtl_dar/usb_host_max3421e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usb_host_max3421e-struct " "Found design unit 1: usb_host_max3421e-struct" {  } { { "../rtl_dar/usb_host_max3421e.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_dar/usb_host_max3421e.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530093646563 ""} { "Info" "ISGN_ENTITY_NAME" "1 usb_host_max3421e " "Found entity 1: usb_host_max3421e" {  } { { "../rtl_dar/usb_host_max3421e.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_dar/usb_host_max3421e.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530093646563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530093646563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/a35/xevious/src/rtl_t80/t80se.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/a35/xevious/src/rtl_t80/t80se.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80se-rtl " "Found design unit 1: T80se-rtl" {  } { { "../rtl_T80/T80se.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_T80/T80se.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530093646563 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80se " "Found entity 1: T80se" {  } { { "../rtl_T80/T80se.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_T80/T80se.vhd" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530093646563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530093646563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/a35/xevious/src/rtl_t80/t80_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/a35/xevious/src/rtl_t80/t80_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Reg-rtl " "Found design unit 1: T80_Reg-rtl" {  } { { "../rtl_T80/T80_Reg.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_T80/T80_Reg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530093646563 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_Reg " "Found entity 1: T80_Reg" {  } { { "../rtl_T80/T80_Reg.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_T80/T80_Reg.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530093646563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530093646563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/a35/xevious/src/rtl_t80/t80_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /repos/a35/xevious/src/rtl_t80/t80_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Pack " "Found design unit 1: T80_Pack" {  } { { "../rtl_T80/T80_Pack.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_T80/T80_Pack.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530093646579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530093646579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/a35/xevious/src/rtl_t80/t80_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/a35/xevious/src/rtl_t80/t80_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_MCode-rtl " "Found design unit 1: T80_MCode-rtl" {  } { { "../rtl_T80/T80_MCode.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_T80/T80_MCode.vhd" 137 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530093646579 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_MCode " "Found entity 1: T80_MCode" {  } { { "../rtl_T80/T80_MCode.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_T80/T80_MCode.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530093646579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530093646579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/a35/xevious/src/rtl_t80/t80_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/a35/xevious/src/rtl_t80/t80_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_ALU-rtl " "Found design unit 1: T80_ALU-rtl" {  } { { "../rtl_T80/T80_ALU.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_T80/T80_ALU.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530093646594 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_ALU " "Found entity 1: T80_ALU" {  } { { "../rtl_T80/T80_ALU.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_T80/T80_ALU.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530093646594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530093646594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/a35/xevious/src/rtl_t80/t80.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/a35/xevious/src/rtl_t80/t80.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80-rtl " "Found design unit 1: T80-rtl" {  } { { "../rtl_T80/T80.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_T80/T80.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530093646594 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80 " "Found entity 1: T80" {  } { { "../rtl_T80/T80.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_T80/T80.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530093646594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530093646594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/a35/xevious/src/rtl_dar/max10_pll_18m_11m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/a35/xevious/src/rtl_dar/max10_pll_18m_11m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 max10_pll_18m_11m-SYN " "Found design unit 1: max10_pll_18m_11m-SYN" {  } { { "../rtl_dar/max10_pll_18M_11M.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_dar/max10_pll_18M_11M.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530093646610 ""} { "Info" "ISGN_ENTITY_NAME" "1 max10_pll_18M_11M " "Found entity 1: max10_pll_18M_11M" {  } { { "../rtl_dar/max10_pll_18M_11M.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_dar/max10_pll_18M_11M.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530093646610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530093646610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/a35/xevious/src/rtl_dar/xevious_de10_lite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/a35/xevious/src/rtl_dar/xevious_de10_lite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xevious_de10_lite-struct " "Found design unit 1: xevious_de10_lite-struct" {  } { { "../rtl_dar/xevious_de10_lite.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_dar/xevious_de10_lite.vhd" 141 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530093646610 ""} { "Info" "ISGN_ENTITY_NAME" "1 xevious_de10_lite " "Found entity 1: xevious_de10_lite" {  } { { "../rtl_dar/xevious_de10_lite.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_dar/xevious_de10_lite.vhd" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530093646610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530093646610 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl_dar/xevious_cpu_gfx_8bits.vhd " "Can't analyze file -- file ../rtl_dar/xevious_cpu_gfx_8bits.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1530093646625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/a35/xevious/src/rtl_dar/xevious.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/a35/xevious/src/rtl_dar/xevious.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xevious-struct " "Found design unit 1: xevious-struct" {  } { { "../rtl_dar/xevious.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_dar/xevious.vhd" 159 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530093646625 ""} { "Info" "ISGN_ENTITY_NAME" "1 xevious " "Found entity 1: xevious" {  } { { "../rtl_dar/xevious.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_dar/xevious.vhd" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530093646625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530093646625 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl_dar/terrain_2c.vhd " "Can't analyze file -- file ../rtl_dar/terrain_2c.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1530093646641 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl_dar/terrain_2b.vhd " "Can't analyze file -- file ../rtl_dar/terrain_2b.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1530093646641 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl_dar/terrain_2a.vhd " "Can't analyze file -- file ../rtl_dar/terrain_2a.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1530093646657 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl_dar/sp_palette_msb.vhd " "Can't analyze file -- file ../rtl_dar/sp_palette_msb.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1530093646657 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl_dar/sp_palette_lsb.vhd " "Can't analyze file -- file ../rtl_dar/sp_palette_lsb.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1530093646657 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl_dar/sound_seq.vhd " "Can't analyze file -- file ../rtl_dar/sound_seq.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1530093646672 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl_dar/sound_samples.vhd " "Can't analyze file -- file ../rtl_dar/sound_samples.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1530093646672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/a35/xevious/src/rtl_dar/sound_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/a35/xevious/src/rtl_dar/sound_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sound_machine-struct " "Found design unit 1: sound_machine-struct" {  } { { "../rtl_dar/sound_machine.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_dar/sound_machine.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530093646688 ""} { "Info" "ISGN_ENTITY_NAME" "1 sound_machine " "Found entity 1: sound_machine" {  } { { "../rtl_dar/sound_machine.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_dar/sound_machine.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530093646688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530093646688 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl_dar/red.vhd " "Can't analyze file -- file ../rtl_dar/red.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1530093646688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/a35/xevious/src/rtl_dar/mb88.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/a35/xevious/src/rtl_dar/mb88.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mb88-struct " "Found design unit 1: mb88-struct" {  } { { "../rtl_dar/mb88.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_dar/mb88.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530093646704 ""} { "Info" "ISGN_ENTITY_NAME" "1 mb88 " "Found entity 1: mb88" {  } { { "../rtl_dar/mb88.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_dar/mb88.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530093646704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530093646704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/a35/xevious/src/rtl_dar/kbd_joystick.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/a35/xevious/src/rtl_dar/kbd_joystick.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Kbd_Joystick-Behavioral " "Found design unit 1: Kbd_Joystick-Behavioral" {  } { { "../rtl_dar/kbd_joystick.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_dar/kbd_joystick.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530093646704 ""} { "Info" "ISGN_ENTITY_NAME" "1 Kbd_Joystick " "Found entity 1: Kbd_Joystick" {  } { { "../rtl_dar/kbd_joystick.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_dar/kbd_joystick.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530093646704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530093646704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/a35/xevious/src/rtl_dar/io_ps2_keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/a35/xevious/src/rtl_dar/io_ps2_keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 io_ps2_keyboard-Behavioral " "Found design unit 1: io_ps2_keyboard-Behavioral" {  } { { "../rtl_dar/io_ps2_keyboard.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_dar/io_ps2_keyboard.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530093646704 ""} { "Info" "ISGN_ENTITY_NAME" "1 io_ps2_keyboard " "Found entity 1: io_ps2_keyboard" {  } { { "../rtl_dar/io_ps2_keyboard.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_dar/io_ps2_keyboard.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530093646704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530093646704 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl_dar/green.vhd " "Can't analyze file -- file ../rtl_dar/green.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1530093646719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/a35/xevious/src/rtl_dar/gen_video.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/a35/xevious/src/rtl_dar/gen_video.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen_video-struct " "Found design unit 1: gen_video-struct" {  } { { "../rtl_dar/gen_video.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_dar/gen_video.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530093646719 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen_video " "Found entity 1: gen_video" {  } { { "../rtl_dar/gen_video.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_dar/gen_video.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530093646719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530093646719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/a35/xevious/src/rtl_dar/gen_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/a35/xevious/src/rtl_dar/gen_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen_ram-rtl " "Found design unit 1: gen_ram-rtl" {  } { { "../rtl_dar/gen_ram.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_dar/gen_ram.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530093646719 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen_ram " "Found entity 1: gen_ram" {  } { { "../rtl_dar/gen_ram.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_dar/gen_ram.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530093646719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530093646719 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl_dar/cs54xx_prog.vhd " "Can't analyze file -- file ../rtl_dar/cs54xx_prog.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1530093646735 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl_dar/cs51xx_prog.vhd " "Can't analyze file -- file ../rtl_dar/cs51xx_prog.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1530093646735 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl_dar/cs50xx_prog.vhd " "Can't analyze file -- file ../rtl_dar/cs50xx_prog.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1530093646750 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl_dar/blue.vhd " "Can't analyze file -- file ../rtl_dar/blue.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1530093646750 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl_dar/bg_palette_msb.vhd " "Can't analyze file -- file ../rtl_dar/bg_palette_msb.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1530093646750 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl_dar/bg_palette_lsb.vhd " "Can't analyze file -- file ../rtl_dar/bg_palette_lsb.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1530093646766 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "video_csync xevious_de10_lite.vhd(213) " "VHDL Association List error at xevious_de10_lite.vhd(213): formal \"video_csync\" does not exist" {  } { { "../rtl_dar/xevious_de10_lite.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_dar/xevious_de10_lite.vhd" 213 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1530093646797 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "tv15Khz_mode xevious_de10_lite.vhd(205) " "VHDL error at xevious_de10_lite.vhd(205): formal port or parameter \"tv15Khz_mode\" must have actual or default value" {  } { { "../rtl_dar/xevious_de10_lite.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_dar/xevious_de10_lite.vhd" 205 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1530093646797 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "tv15Khz_mode xevious.vhd(139) " "HDL error at xevious.vhd(139): see declaration for object \"tv15Khz_mode\"" {  } { { "../rtl_dar/xevious.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_dar/xevious.vhd" 139 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530093646797 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "I_JOYSTICK_A xevious_de10_lite.vhd(205) " "VHDL error at xevious_de10_lite.vhd(205): formal port or parameter \"I_JOYSTICK_A\" must have actual or default value" {  } { { "../rtl_dar/xevious_de10_lite.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_dar/xevious_de10_lite.vhd" 205 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1530093646797 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "I_JOYSTICK_A xevious.vhd(145) " "HDL error at xevious.vhd(145): see declaration for object \"I_JOYSTICK_A\"" {  } { { "../rtl_dar/xevious.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_dar/xevious.vhd" 145 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530093646797 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "I_JOYSTICK_B xevious_de10_lite.vhd(205) " "VHDL error at xevious_de10_lite.vhd(205): formal port or parameter \"I_JOYSTICK_B\" must have actual or default value" {  } { { "../rtl_dar/xevious_de10_lite.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_dar/xevious_de10_lite.vhd" 205 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1530093646797 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "I_JOYSTICK_B xevious.vhd(146) " "HDL error at xevious.vhd(146): see declaration for object \"I_JOYSTICK_B\"" {  } { { "../rtl_dar/xevious.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_dar/xevious.vhd" 146 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530093646797 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "I_COIN xevious_de10_lite.vhd(205) " "VHDL error at xevious_de10_lite.vhd(205): formal port or parameter \"I_COIN\" must have actual or default value" {  } { { "../rtl_dar/xevious_de10_lite.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_dar/xevious_de10_lite.vhd" 205 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1530093646797 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "I_COIN xevious.vhd(149) " "HDL error at xevious.vhd(149): see declaration for object \"I_COIN\"" {  } { { "../rtl_dar/xevious.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_dar/xevious.vhd" 149 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530093646797 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "I_PLAYER xevious_de10_lite.vhd(205) " "VHDL error at xevious_de10_lite.vhd(205): formal port or parameter \"I_PLAYER\" must have actual or default value" {  } { { "../rtl_dar/xevious_de10_lite.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_dar/xevious_de10_lite.vhd" 205 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1530093646797 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "I_PLAYER xevious.vhd(150) " "HDL error at xevious.vhd(150): see declaration for object \"I_PLAYER\"" {  } { { "../rtl_dar/xevious.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_dar/xevious.vhd" 150 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530093646797 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "I_TABLE xevious_de10_lite.vhd(205) " "VHDL error at xevious_de10_lite.vhd(205): formal port or parameter \"I_TABLE\" must have actual or default value" {  } { { "../rtl_dar/xevious_de10_lite.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_dar/xevious_de10_lite.vhd" 205 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1530093646797 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "I_TABLE xevious.vhd(151) " "HDL error at xevious.vhd(151): see declaration for object \"I_TABLE\"" {  } { { "../rtl_dar/xevious.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_dar/xevious.vhd" 151 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530093646797 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "scanSW xevious_de10_lite.vhd(205) " "VHDL error at xevious_de10_lite.vhd(205): formal port or parameter \"scanSW\" must have actual or default value" {  } { { "../rtl_dar/xevious_de10_lite.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_dar/xevious_de10_lite.vhd" 205 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1530093646797 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "scanSW xevious.vhd(153) " "HDL error at xevious.vhd(153): see declaration for object \"scanSW\"" {  } { { "../rtl_dar/xevious.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_dar/xevious.vhd" 153 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530093646797 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "resetKey xevious_de10_lite.vhd(205) " "VHDL error at xevious_de10_lite.vhd(205): formal port or parameter \"resetKey\" must have actual or default value" {  } { { "../rtl_dar/xevious_de10_lite.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_dar/xevious_de10_lite.vhd" 205 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1530093646797 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "resetKey xevious.vhd(154) " "HDL error at xevious.vhd(154): see declaration for object \"resetKey\"" {  } { { "../rtl_dar/xevious.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_dar/xevious.vhd" 154 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530093646797 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "scandblctrl xevious_de10_lite.vhd(205) " "VHDL error at xevious_de10_lite.vhd(205): formal port or parameter \"scandblctrl\" must have actual or default value" {  } { { "../rtl_dar/xevious_de10_lite.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_dar/xevious_de10_lite.vhd" 205 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1530093646797 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "scandblctrl xevious.vhd(155) " "HDL error at xevious.vhd(155): see declaration for object \"scandblctrl\"" {  } { { "../rtl_dar/xevious.vhd" "" { Text "F:/repos/a35/xevious/src/rtl_dar/xevious.vhd" 155 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530093646797 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "656 " "Peak virtual memory: 656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1530093647282 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 27 12:00:47 2018 " "Processing ended: Wed Jun 27 12:00:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1530093647282 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1530093647282 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1530093647282 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1530093647282 ""}
