Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Nov 15 01:43:47 2025
| Host         : IR-VivoBook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file adder_timing_summary_routed.rpt -pb adder_timing_summary_routed.pb -rpx adder_timing_summary_routed.rpx -warn_on_violation
| Design       : adder
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    9          inf        0.000                      0                    9           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            S[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.490ns  (logic 5.990ns (38.672%)  route 9.500ns (61.328%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    R7                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           5.403     6.907    B_IBUF[0]
    SLICE_X0Y110         LUT5 (Prop_lut5_I1_O)        0.124     7.031 r  S_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.455     7.486    S16
    SLICE_X0Y110         LUT5 (Prop_lut5_I2_O)        0.150     7.636 r  S_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.739     8.375    S10
    SLICE_X0Y113         LUT5 (Prop_lut5_I2_O)        0.352     8.727 r  S_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.812     9.539    S4
    SLICE_X0Y114         LUT3 (Prop_lut3_I2_O)        0.326     9.865 r  S_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.091    11.956    S_OBUF[6]
    E15                  OBUF (Prop_obuf_I_O)         3.534    15.490 r  S_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.490    S[6]
    E15                                                               r  S[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            co
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.354ns  (logic 6.222ns (40.525%)  route 9.132ns (59.475%))
  Logic Levels:           6  (IBUF=1 LUT5=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    R7                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           5.403     6.907    B_IBUF[0]
    SLICE_X0Y110         LUT5 (Prop_lut5_I1_O)        0.124     7.031 r  S_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.455     7.486    S16
    SLICE_X0Y110         LUT5 (Prop_lut5_I2_O)        0.150     7.636 r  S_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.739     8.375    S10
    SLICE_X0Y113         LUT5 (Prop_lut5_I2_O)        0.352     8.727 r  S_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.809     9.536    S4
    SLICE_X0Y114         LUT5 (Prop_lut5_I2_O)        0.354     9.890 r  co_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.726    11.616    co_OBUF
    D17                  OBUF (Prop_obuf_I_O)         3.738    15.354 r  co_OBUF_inst/O
                         net (fo=0)                   0.000    15.354    co
    D17                                                               r  co (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            S[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.911ns  (logic 5.976ns (40.080%)  route 8.935ns (59.920%))
  Logic Levels:           6  (IBUF=1 LUT5=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    R7                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           5.403     6.907    B_IBUF[0]
    SLICE_X0Y110         LUT5 (Prop_lut5_I1_O)        0.124     7.031 r  S_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.455     7.486    S16
    SLICE_X0Y110         LUT5 (Prop_lut5_I2_O)        0.150     7.636 r  S_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.739     8.375    S10
    SLICE_X0Y113         LUT5 (Prop_lut5_I2_O)        0.352     8.727 r  S_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.809     9.536    S4
    SLICE_X0Y114         LUT5 (Prop_lut5_I3_O)        0.326     9.862 r  S_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.529    11.391    S_OBUF[7]
    H17                  OBUF (Prop_obuf_I_O)         3.520    14.911 r  S_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.911    S[7]
    H17                                                               r  S[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            S[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.376ns  (logic 5.650ns (39.304%)  route 8.725ns (60.696%))
  Logic Levels:           5  (IBUF=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    R7                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           5.403     6.907    B_IBUF[0]
    SLICE_X0Y110         LUT5 (Prop_lut5_I1_O)        0.124     7.031 r  S_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.455     7.486    S16
    SLICE_X0Y110         LUT5 (Prop_lut5_I2_O)        0.150     7.636 r  S_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.739     8.375    S10
    SLICE_X0Y113         LUT5 (Prop_lut5_I3_O)        0.326     8.701 r  S_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.128    10.829    S_OBUF[5]
    E16                  OBUF (Prop_obuf_I_O)         3.546    14.376 r  S_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.376    S[5]
    E16                                                               r  S[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            S[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.370ns  (logic 5.636ns (39.224%)  route 8.733ns (60.776%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    R7                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           5.403     6.907    B_IBUF[0]
    SLICE_X0Y110         LUT5 (Prop_lut5_I1_O)        0.124     7.031 r  S_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.455     7.486    S16
    SLICE_X0Y110         LUT5 (Prop_lut5_I2_O)        0.150     7.636 r  S_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.954     8.590    S10
    SLICE_X0Y113         LUT3 (Prop_lut3_I2_O)        0.326     8.916 r  S_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.922    10.837    S_OBUF[4]
    J15                  OBUF (Prop_obuf_I_O)         3.532    14.370 r  S_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.370    S[4]
    J15                                                               r  S[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            S[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.022ns  (logic 5.287ns (40.601%)  route 7.735ns (59.399%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    R7                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           5.403     6.907    B_IBUF[0]
    SLICE_X0Y110         LUT5 (Prop_lut5_I1_O)        0.124     7.031 r  S_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.455     7.486    S16
    SLICE_X0Y110         LUT5 (Prop_lut5_I3_O)        0.124     7.610 r  S_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.877     9.487    S_OBUF[3]
    K15                  OBUF (Prop_obuf_I_O)         3.535    13.022 r  S_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.022    S[3]
    K15                                                               r  S[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.734ns  (logic 5.305ns (41.658%)  route 7.429ns (58.342%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    R7                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           5.403     6.907    B_IBUF[0]
    SLICE_X0Y110         LUT5 (Prop_lut5_I1_O)        0.124     7.031 r  S_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.172     7.203    S16
    SLICE_X0Y110         LUT3 (Prop_lut3_I2_O)        0.124     7.327 r  S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.854     9.181    S_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    12.734 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.734    S[2]
    J13                                                               r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.694ns  (logic 5.414ns (42.651%)  route 7.280ns (57.349%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    R7                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           5.403     6.907    B_IBUF[0]
    SLICE_X0Y110         LUT5 (Prop_lut5_I4_O)        0.152     7.059 r  S_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.877     8.936    S_OBUF[1]
    K13                  OBUF (Prop_obuf_I_O)         3.758    12.694 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.694    S[1]
    K13                                                               r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.299ns  (logic 5.167ns (42.010%)  route 7.132ns (57.990%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    R7                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           5.436     6.940    B_IBUF[0]
    SLICE_X0Y110         LUT3 (Prop_lut3_I0_O)        0.124     7.064 r  S_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.697     8.760    S_OBUF[0]
    H15                  OBUF (Prop_obuf_I_O)         3.539    12.299 r  S_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.299    S[0]
    H15                                                               r  S[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[7]
                            (input port)
  Destination:            S[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.386ns  (logic 1.507ns (63.169%)  route 0.879ns (36.831%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  A[7] (IN)
                         net (fo=0)                   0.000     0.000    A[7]
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  A_IBUF[7]_inst/O
                         net (fo=2, routed)           0.597     0.838    A_IBUF[7]
    SLICE_X0Y114         LUT5 (Prop_lut5_I1_O)        0.045     0.883 r  S_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.282     1.165    S_OBUF[7]
    H17                  OBUF (Prop_obuf_I_O)         1.221     2.386 r  S_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.386    S[7]
    H17                                                               r  S[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.435ns  (logic 1.541ns (63.294%)  route 0.894ns (36.706%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    G18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           0.549     0.806    A_IBUF[0]
    SLICE_X0Y110         LUT3 (Prop_lut3_I1_O)        0.045     0.851 r  S_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.345     1.195    S_OBUF[0]
    H15                  OBUF (Prop_obuf_I_O)         1.240     2.435 r  S_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.435    S[0]
    H15                                                               r  S[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ci
                            (input port)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.526ns  (logic 1.639ns (64.876%)  route 0.887ns (35.124%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  ci (IN)
                         net (fo=0)                   0.000     0.000    ci
    C17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  ci_IBUF_inst/O
                         net (fo=3, routed)           0.461     0.739    ci_IBUF
    SLICE_X0Y110         LUT5 (Prop_lut5_I3_O)        0.043     0.782 r  S_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.426     1.208    S_OBUF[1]
    K13                  OBUF (Prop_obuf_I_O)         1.318     2.526 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.526    S[1]
    K13                                                               r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[7]
                            (input port)
  Destination:            co
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.538ns  (logic 1.584ns (62.412%)  route 0.954ns (37.588%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  A[7] (IN)
                         net (fo=0)                   0.000     0.000    A[7]
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  A_IBUF[7]_inst/O
                         net (fo=2, routed)           0.597     0.838    A_IBUF[7]
    SLICE_X0Y114         LUT5 (Prop_lut5_I0_O)        0.044     0.882 r  co_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.357     1.239    co_OBUF
    D17                  OBUF (Prop_obuf_I_O)         1.299     2.538 r  co_OBUF_inst/O
                         net (fo=0)                   0.000     2.538    co
    D17                                                               r  co (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ci
                            (input port)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.561ns  (logic 1.621ns (63.288%)  route 0.940ns (36.712%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  ci (IN)
                         net (fo=0)                   0.000     0.000    ci
    C17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  ci_IBUF_inst/O
                         net (fo=3, routed)           0.461     0.739    ci_IBUF
    SLICE_X0Y110         LUT5 (Prop_lut5_I2_O)        0.045     0.784 r  S_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.070     0.854    S16
    SLICE_X0Y110         LUT3 (Prop_lut3_I2_O)        0.045     0.899 r  S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.409     1.308    S_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     2.561 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.561    S[2]
    J13                                                               r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            S[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.589ns  (logic 1.530ns (59.110%)  route 1.058ns (40.890%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    C15                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  A_IBUF[4]_inst/O
                         net (fo=3, routed)           0.609     0.861    A_IBUF[4]
    SLICE_X0Y113         LUT3 (Prop_lut3_I1_O)        0.045     0.906 r  S_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.450     1.355    S_OBUF[4]
    J15                  OBUF (Prop_obuf_I_O)         1.233     2.589 r  S_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.589    S[4]
    J15                                                               r  S[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ci
                            (input port)
  Destination:            S[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.649ns  (logic 1.604ns (60.543%)  route 1.045ns (39.457%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  ci (IN)
                         net (fo=0)                   0.000     0.000    ci
    C17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  ci_IBUF_inst/O
                         net (fo=3, routed)           0.461     0.739    ci_IBUF
    SLICE_X0Y110         LUT5 (Prop_lut5_I2_O)        0.045     0.784 r  S_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.157     0.941    S16
    SLICE_X0Y110         LUT5 (Prop_lut5_I3_O)        0.045     0.986 r  S_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.427     1.413    S_OBUF[3]
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.649 r  S_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.649    S[3]
    K15                                                               r  S[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            S[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.708ns  (logic 1.544ns (57.011%)  route 1.164ns (42.989%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    C15                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  A_IBUF[4]_inst/O
                         net (fo=3, routed)           0.620     0.872    A_IBUF[4]
    SLICE_X0Y113         LUT5 (Prop_lut5_I2_O)        0.045     0.917 r  S_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.544     1.461    S_OBUF[5]
    E16                  OBUF (Prop_obuf_I_O)         1.247     2.708 r  S_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.708    S[5]
    E16                                                               r  S[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[6]
                            (input port)
  Destination:            S[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.724ns  (logic 1.566ns (57.481%)  route 1.158ns (42.519%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  A[6] (IN)
                         net (fo=0)                   0.000     0.000    A[6]
    A14                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  A_IBUF[6]_inst/O
                         net (fo=3, routed)           0.622     0.908    A_IBUF[6]
    SLICE_X0Y114         LUT3 (Prop_lut3_I1_O)        0.045     0.953 r  S_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.536     1.489    S_OBUF[6]
    E15                  OBUF (Prop_obuf_I_O)         1.235     2.724 r  S_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.724    S[6]
    E15                                                               r  S[6] (OUT)
  -------------------------------------------------------------------    -------------------





