// Seed: 1204332667
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  genvar id_6;
  always @(posedge 1) id_6 = id_1;
  assign id_5 = 1'd0;
  id_7(
      .id_0(id_1),
      .id_1(1),
      .id_2(1 == 1),
      .id_3(~id_2),
      .id_4(module_0),
      .id_5(1),
      .id_6(id_5),
      .id_7(1),
      .id_8(1)
  );
endmodule
module module_1 (
    output wor id_0,
    input logic id_1,
    output tri id_2,
    input wire id_3,
    input supply0 id_4,
    input tri id_5,
    output tri id_6,
    input logic id_7,
    output logic id_8,
    input supply1 id_9,
    input tri0 id_10,
    input tri1 id_11
    , id_15,
    output tri1 id_12,
    input logic id_13
    , id_16
);
  always @(negedge id_1) begin
    id_8 <= {id_1, id_13};
  end
  always @(posedge id_3 or 1 - 1) begin
    id_8 <= id_7;
  end
  module_0(
      id_16, id_15, id_15, id_16, id_15
  );
endmodule
