

================================================================
== Vivado HLS Report for 'awgn_top'
================================================================
* Date:           Mon Aug 07 09:05:28 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        sty_awgn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.95|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   54|   54|   55|   55|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
* FSM state operations: 

 <State 1>: 4.38ns
ST_1: tmp_V_1 (12)  [1/1] 4.38ns  loc: awgn.cpp:41
codeRepl:5  %tmp_V_1 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %snr_V_V)

ST_1: noiseSample_V (13)  [2/2] 0.00ns  loc: awgn.cpp:42
codeRepl:6  %noiseSample_V = call fastcc i16 @"operator()"(i8 %tmp_V_1)


 <State 2>: 5.48ns
ST_2: noiseSample_V (13)  [1/2] 5.48ns  loc: awgn.cpp:42
codeRepl:6  %noiseSample_V = call fastcc i16 @"operator()"(i8 %tmp_V_1)


 <State 3>: 4.38ns
ST_3: empty (7)  [1/1] 0.00ns
codeRepl:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i16* %noise_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_3: empty_15 (8)  [1/1] 0.00ns
codeRepl:1  %empty_15 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %snr_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_3: StgValue_9 (9)  [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i8* %snr_V_V), !map !235

ST_3: StgValue_10 (10)  [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i16* %noise_V_V), !map !239

ST_3: StgValue_11 (11)  [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @awgn_top_str) nounwind

ST_3: StgValue_12 (14)  [1/1] 4.38ns  loc: awgn.cpp:43
codeRepl:7  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %noise_V_V, i16 %noiseSample_V)

ST_3: StgValue_13 (15)  [1/1] 0.00ns  loc: awgn.cpp:45
codeRepl:8  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 4.38ns
The critical path consists of the following:
	fifo read on port 'snr_V_V' (awgn.cpp:41) [12]  (4.38 ns)

 <State 2>: 5.48ns
The critical path consists of the following:
	'call' operation ('noiseSample.V', awgn.cpp:42) to 'operator()' [13]  (5.48 ns)

 <State 3>: 4.38ns
The critical path consists of the following:
	fifo write on port 'noise_V_V' (awgn.cpp:43) [14]  (4.38 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
