
RX_Final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000435c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000028c  0800452c  0800452c  0000552c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080047b8  080047b8  00006060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080047b8  080047b8  000057b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080047c0  080047c0  00006060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080047c0  080047c0  000057c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080047c4  080047c4  000057c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  080047c8  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003428  20000060  08004828  00006060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003488  08004828  00006488  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000db87  00000000  00000000  00006090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f87  00000000  00000000  00013c17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d08  00000000  00000000  00015ba0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a32  00000000  00000000  000168a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002223f  00000000  00000000  000172da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fa91  00000000  00000000  00039519  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d13b5  00000000  00000000  00048faa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011a35f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003ba4  00000000  00000000  0011a3a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  0011df48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000060 	.word	0x20000060
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08004514 	.word	0x08004514

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000064 	.word	0x20000064
 800020c:	08004514 	.word	0x08004514

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <afsk_EnqueueBit>:
/* External DAC write function */
extern void DAC_Write4(uint8_t v);

/* Enqueue single bit into FIFO (called from main context only) */
static int afsk_EnqueueBit(uint8_t bit)
{
 80005ec:	b480      	push	{r7}
 80005ee:	b083      	sub	sp, #12
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	4603      	mov	r3, r0
 80005f4:	71fb      	strb	r3, [r7, #7]
    if (fifo_count >= AFSK_FIFO_SIZE) {
 80005f6:	4b11      	ldr	r3, [pc, #68]	@ (800063c <afsk_EnqueueBit+0x50>)
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80005fe:	d302      	bcc.n	8000606 <afsk_EnqueueBit+0x1a>
        return -1;  /* full */
 8000600:	f04f 33ff 	mov.w	r3, #4294967295
 8000604:	e014      	b.n	8000630 <afsk_EnqueueBit+0x44>
    }
    afsk_fifo[fifo_head] = (bit & 1);
 8000606:	4b0e      	ldr	r3, [pc, #56]	@ (8000640 <afsk_EnqueueBit+0x54>)
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	79fa      	ldrb	r2, [r7, #7]
 800060c:	f002 0201 	and.w	r2, r2, #1
 8000610:	b2d1      	uxtb	r1, r2
 8000612:	4a0c      	ldr	r2, [pc, #48]	@ (8000644 <afsk_EnqueueBit+0x58>)
 8000614:	54d1      	strb	r1, [r2, r3]
    fifo_head = (fifo_head + 1) % AFSK_FIFO_SIZE;
 8000616:	4b0a      	ldr	r3, [pc, #40]	@ (8000640 <afsk_EnqueueBit+0x54>)
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	3301      	adds	r3, #1
 800061c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8000620:	4a07      	ldr	r2, [pc, #28]	@ (8000640 <afsk_EnqueueBit+0x54>)
 8000622:	6013      	str	r3, [r2, #0]
    fifo_count++;
 8000624:	4b05      	ldr	r3, [pc, #20]	@ (800063c <afsk_EnqueueBit+0x50>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	3301      	adds	r3, #1
 800062a:	4a04      	ldr	r2, [pc, #16]	@ (800063c <afsk_EnqueueBit+0x50>)
 800062c:	6013      	str	r3, [r2, #0]
    return 0;
 800062e:	2300      	movs	r3, #0
}
 8000630:	4618      	mov	r0, r3
 8000632:	370c      	adds	r7, #12
 8000634:	46bd      	mov	sp, r7
 8000636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063a:	4770      	bx	lr
 800063c:	20002084 	.word	0x20002084
 8000640:	2000207c 	.word	0x2000207c
 8000644:	2000007c 	.word	0x2000007c

08000648 <afsk_DequeueBit>:

/* Dequeue bit (called from ISR context only); returns -1 if empty */
static int afsk_DequeueBit(void)
{
 8000648:	b480      	push	{r7}
 800064a:	b083      	sub	sp, #12
 800064c:	af00      	add	r7, sp, #0
    if (fifo_count == 0) {
 800064e:	4b0f      	ldr	r3, [pc, #60]	@ (800068c <afsk_DequeueBit+0x44>)
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	2b00      	cmp	r3, #0
 8000654:	d102      	bne.n	800065c <afsk_DequeueBit+0x14>
        return -1;
 8000656:	f04f 33ff 	mov.w	r3, #4294967295
 800065a:	e011      	b.n	8000680 <afsk_DequeueBit+0x38>
    }
    uint8_t val = afsk_fifo[fifo_tail];
 800065c:	4b0c      	ldr	r3, [pc, #48]	@ (8000690 <afsk_DequeueBit+0x48>)
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	4a0c      	ldr	r2, [pc, #48]	@ (8000694 <afsk_DequeueBit+0x4c>)
 8000662:	5cd3      	ldrb	r3, [r2, r3]
 8000664:	71fb      	strb	r3, [r7, #7]
    fifo_tail = (fifo_tail + 1) % AFSK_FIFO_SIZE;
 8000666:	4b0a      	ldr	r3, [pc, #40]	@ (8000690 <afsk_DequeueBit+0x48>)
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	3301      	adds	r3, #1
 800066c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8000670:	4a07      	ldr	r2, [pc, #28]	@ (8000690 <afsk_DequeueBit+0x48>)
 8000672:	6013      	str	r3, [r2, #0]
    fifo_count--;
 8000674:	4b05      	ldr	r3, [pc, #20]	@ (800068c <afsk_DequeueBit+0x44>)
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	3b01      	subs	r3, #1
 800067a:	4a04      	ldr	r2, [pc, #16]	@ (800068c <afsk_DequeueBit+0x44>)
 800067c:	6013      	str	r3, [r2, #0]
    return val;
 800067e:	79fb      	ldrb	r3, [r7, #7]
}
 8000680:	4618      	mov	r0, r3
 8000682:	370c      	adds	r7, #12
 8000684:	46bd      	mov	sp, r7
 8000686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068a:	4770      	bx	lr
 800068c:	20002084 	.word	0x20002084
 8000690:	20002080 	.word	0x20002080
 8000694:	2000007c 	.word	0x2000007c

08000698 <afsk_Init>:

/* Initialize AFSK internals */
void afsk_Init(void)
{
 8000698:	b480      	push	{r7}
 800069a:	af00      	add	r7, sp, #0
    fifo_head = 0;
 800069c:	4b10      	ldr	r3, [pc, #64]	@ (80006e0 <afsk_Init+0x48>)
 800069e:	2200      	movs	r2, #0
 80006a0:	601a      	str	r2, [r3, #0]
    fifo_tail = 0;
 80006a2:	4b10      	ldr	r3, [pc, #64]	@ (80006e4 <afsk_Init+0x4c>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	601a      	str	r2, [r3, #0]
    fifo_count = 0;
 80006a8:	4b0f      	ldr	r3, [pc, #60]	@ (80006e8 <afsk_Init+0x50>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	601a      	str	r2, [r3, #0]
    nrzi_tone_state = 1;       /* CRITICAL: Start at MARK (1200 Hz) */
 80006ae:	4b0f      	ldr	r3, [pc, #60]	@ (80006ec <afsk_Init+0x54>)
 80006b0:	2201      	movs	r2, #1
 80006b2:	701a      	strb	r2, [r3, #0]
    samples_left_for_bit = 0;
 80006b4:	4b0e      	ldr	r3, [pc, #56]	@ (80006f0 <afsk_Init+0x58>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	701a      	strb	r2, [r3, #0]
    afsk_running = 0;
 80006ba:	4b0e      	ldr	r3, [pc, #56]	@ (80006f4 <afsk_Init+0x5c>)
 80006bc:	2200      	movs	r2, #0
 80006be:	701a      	strb	r2, [r3, #0]
    phase_acc = 0;
 80006c0:	4b0d      	ldr	r3, [pc, #52]	@ (80006f8 <afsk_Init+0x60>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	801a      	strh	r2, [r3, #0]
    current_phase_inc = PHASE_INC_MARK;
 80006c6:	4b0d      	ldr	r3, [pc, #52]	@ (80006fc <afsk_Init+0x64>)
 80006c8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80006cc:	801a      	strh	r2, [r3, #0]
    consecutive_ones = 0;
 80006ce:	4b0c      	ldr	r3, [pc, #48]	@ (8000700 <afsk_Init+0x68>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	701a      	strb	r2, [r3, #0]
}
 80006d4:	bf00      	nop
 80006d6:	46bd      	mov	sp, r7
 80006d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006dc:	4770      	bx	lr
 80006de:	bf00      	nop
 80006e0:	2000207c 	.word	0x2000207c
 80006e4:	20002080 	.word	0x20002080
 80006e8:	20002084 	.word	0x20002084
 80006ec:	20000000 	.word	0x20000000
 80006f0:	20002088 	.word	0x20002088
 80006f4:	20002089 	.word	0x20002089
 80006f8:	2000208a 	.word	0x2000208a
 80006fc:	20000002 	.word	0x20000002
 8000700:	2000208c 	.word	0x2000208c

08000704 <send_byte_raw>:

/* Send a single byte as bits (LSB first), NO bit stuffing
 * Used for flag bytes (0x7E)
 */
static void send_byte_raw(uint8_t byte)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b084      	sub	sp, #16
 8000708:	af00      	add	r7, sp, #0
 800070a:	4603      	mov	r3, r0
 800070c:	71fb      	strb	r3, [r7, #7]
    for (uint8_t i = 0; i < 8; i++) {
 800070e:	2300      	movs	r3, #0
 8000710:	73fb      	strb	r3, [r7, #15]
 8000712:	e012      	b.n	800073a <send_byte_raw+0x36>
        uint8_t bit = (byte >> i) & 1;
 8000714:	79fa      	ldrb	r2, [r7, #7]
 8000716:	7bfb      	ldrb	r3, [r7, #15]
 8000718:	fa42 f303 	asr.w	r3, r2, r3
 800071c:	b2db      	uxtb	r3, r3
 800071e:	f003 0301 	and.w	r3, r3, #1
 8000722:	73bb      	strb	r3, [r7, #14]
        while (afsk_EnqueueBit(bit) != 0) {
 8000724:	bf00      	nop
 8000726:	7bbb      	ldrb	r3, [r7, #14]
 8000728:	4618      	mov	r0, r3
 800072a:	f7ff ff5f 	bl	80005ec <afsk_EnqueueBit>
 800072e:	4603      	mov	r3, r0
 8000730:	2b00      	cmp	r3, #0
 8000732:	d1f8      	bne.n	8000726 <send_byte_raw+0x22>
    for (uint8_t i = 0; i < 8; i++) {
 8000734:	7bfb      	ldrb	r3, [r7, #15]
 8000736:	3301      	adds	r3, #1
 8000738:	73fb      	strb	r3, [r7, #15]
 800073a:	7bfb      	ldrb	r3, [r7, #15]
 800073c:	2b07      	cmp	r3, #7
 800073e:	d9e9      	bls.n	8000714 <send_byte_raw+0x10>
            /* FIFO full - shouldn't happen with 8K FIFO */
        }
    }
}
 8000740:	bf00      	nop
 8000742:	bf00      	nop
 8000744:	3710      	adds	r7, #16
 8000746:	46bd      	mov	sp, r7
 8000748:	bd80      	pop	{r7, pc}
	...

0800074c <send_byte_stuffed>:

/* Send a single byte with bit stuffing (LSB first)
 * After 5 consecutive 1s, insert a 0 bit
 */
static void send_byte_stuffed(uint8_t byte)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b084      	sub	sp, #16
 8000750:	af00      	add	r7, sp, #0
 8000752:	4603      	mov	r3, r0
 8000754:	71fb      	strb	r3, [r7, #7]
    for (uint8_t i = 0; i < 8; i++) {
 8000756:	2300      	movs	r3, #0
 8000758:	73fb      	strb	r3, [r7, #15]
 800075a:	e02d      	b.n	80007b8 <send_byte_stuffed+0x6c>
        uint8_t bit = (byte >> i) & 1;
 800075c:	79fa      	ldrb	r2, [r7, #7]
 800075e:	7bfb      	ldrb	r3, [r7, #15]
 8000760:	fa42 f303 	asr.w	r3, r2, r3
 8000764:	b2db      	uxtb	r3, r3
 8000766:	f003 0301 	and.w	r3, r3, #1
 800076a:	73bb      	strb	r3, [r7, #14]

        while (afsk_EnqueueBit(bit) != 0) {
 800076c:	bf00      	nop
 800076e:	7bbb      	ldrb	r3, [r7, #14]
 8000770:	4618      	mov	r0, r3
 8000772:	f7ff ff3b 	bl	80005ec <afsk_EnqueueBit>
 8000776:	4603      	mov	r3, r0
 8000778:	2b00      	cmp	r3, #0
 800077a:	d1f8      	bne.n	800076e <send_byte_stuffed+0x22>
            /* FIFO full - wait */
        }

        if (bit == 1) {
 800077c:	7bbb      	ldrb	r3, [r7, #14]
 800077e:	2b01      	cmp	r3, #1
 8000780:	d114      	bne.n	80007ac <send_byte_stuffed+0x60>
            consecutive_ones++;
 8000782:	4b11      	ldr	r3, [pc, #68]	@ (80007c8 <send_byte_stuffed+0x7c>)
 8000784:	781b      	ldrb	r3, [r3, #0]
 8000786:	3301      	adds	r3, #1
 8000788:	b2da      	uxtb	r2, r3
 800078a:	4b0f      	ldr	r3, [pc, #60]	@ (80007c8 <send_byte_stuffed+0x7c>)
 800078c:	701a      	strb	r2, [r3, #0]
            if (consecutive_ones == 5) {
 800078e:	4b0e      	ldr	r3, [pc, #56]	@ (80007c8 <send_byte_stuffed+0x7c>)
 8000790:	781b      	ldrb	r3, [r3, #0]
 8000792:	2b05      	cmp	r3, #5
 8000794:	d10d      	bne.n	80007b2 <send_byte_stuffed+0x66>
                /* Stuff a zero bit to prevent false flag detection */
                while (afsk_EnqueueBit(0) != 0) {
 8000796:	bf00      	nop
 8000798:	2000      	movs	r0, #0
 800079a:	f7ff ff27 	bl	80005ec <afsk_EnqueueBit>
 800079e:	4603      	mov	r3, r0
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d1f9      	bne.n	8000798 <send_byte_stuffed+0x4c>
                    /* wait */
                }
                consecutive_ones = 0;
 80007a4:	4b08      	ldr	r3, [pc, #32]	@ (80007c8 <send_byte_stuffed+0x7c>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	701a      	strb	r2, [r3, #0]
 80007aa:	e002      	b.n	80007b2 <send_byte_stuffed+0x66>
            }
        } else {
            consecutive_ones = 0;
 80007ac:	4b06      	ldr	r3, [pc, #24]	@ (80007c8 <send_byte_stuffed+0x7c>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < 8; i++) {
 80007b2:	7bfb      	ldrb	r3, [r7, #15]
 80007b4:	3301      	adds	r3, #1
 80007b6:	73fb      	strb	r3, [r7, #15]
 80007b8:	7bfb      	ldrb	r3, [r7, #15]
 80007ba:	2b07      	cmp	r3, #7
 80007bc:	d9ce      	bls.n	800075c <send_byte_stuffed+0x10>
        }
    }
}
 80007be:	bf00      	nop
 80007c0:	bf00      	nop
 80007c2:	3710      	adds	r7, #16
 80007c4:	46bd      	mov	sp, r7
 80007c6:	bd80      	pop	{r7, pc}
 80007c8:	2000208c 	.word	0x2000208c

080007cc <afsk_generate>:
 *
 * Frame format expected: [address fields][control][PID][payload][FCS]
 * This function adds: [preamble flags][frame with stuffing][tail flags]
 */
void afsk_generate(const uint8_t *frame, uint16_t frame_len)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b086      	sub	sp, #24
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
 80007d4:	460b      	mov	r3, r1
 80007d6:	807b      	strh	r3, [r7, #2]
    if (!frame || frame_len == 0) return;
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d069      	beq.n	80008b2 <afsk_generate+0xe6>
 80007de:	887b      	ldrh	r3, [r7, #2]
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d066      	beq.n	80008b2 <afsk_generate+0xe6>

    /* ===== CRITICAL: RESET ALL STATE BEFORE EACH TRANSMISSION ===== */

    /* Reset FIFO pointers */
    fifo_head = 0;
 80007e4:	4b35      	ldr	r3, [pc, #212]	@ (80008bc <afsk_generate+0xf0>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	601a      	str	r2, [r3, #0]
    fifo_tail = 0;
 80007ea:	4b35      	ldr	r3, [pc, #212]	@ (80008c0 <afsk_generate+0xf4>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	601a      	str	r2, [r3, #0]
    fifo_count = 0;
 80007f0:	4b34      	ldr	r3, [pc, #208]	@ (80008c4 <afsk_generate+0xf8>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	601a      	str	r2, [r3, #0]

    /* Reset NRZI state to MARK (1200 Hz) - AX.25 idle state */
    nrzi_tone_state = 1;
 80007f6:	4b34      	ldr	r3, [pc, #208]	@ (80008c8 <afsk_generate+0xfc>)
 80007f8:	2201      	movs	r2, #1
 80007fa:	701a      	strb	r2, [r3, #0]
    current_phase_inc = PHASE_INC_MARK;
 80007fc:	4b33      	ldr	r3, [pc, #204]	@ (80008cc <afsk_generate+0x100>)
 80007fe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000802:	801a      	strh	r2, [r3, #0]

    /* Reset phase accumulator for clean waveform start */
    phase_acc = 0;
 8000804:	4b32      	ldr	r3, [pc, #200]	@ (80008d0 <afsk_generate+0x104>)
 8000806:	2200      	movs	r2, #0
 8000808:	801a      	strh	r2, [r3, #0]

    /* Reset sample counter */
    samples_left_for_bit = 0;
 800080a:	4b32      	ldr	r3, [pc, #200]	@ (80008d4 <afsk_generate+0x108>)
 800080c:	2200      	movs	r2, #0
 800080e:	701a      	strb	r2, [r3, #0]

    /* Reset bit stuffing counter */
    consecutive_ones = 0;
 8000810:	4b31      	ldr	r3, [pc, #196]	@ (80008d8 <afsk_generate+0x10c>)
 8000812:	2200      	movs	r2, #0
 8000814:	701a      	strb	r2, [r3, #0]

    /* 1. PREAMBLE: Send flag bytes (0x7E) WITHOUT bit stuffing
     *    50 flags = 400 bits = 333ms at 1200 baud
     *    This gives receivers time to synchronize
     */
    for (int i = 0; i < 50; i++) {
 8000816:	2300      	movs	r3, #0
 8000818:	617b      	str	r3, [r7, #20]
 800081a:	e005      	b.n	8000828 <afsk_generate+0x5c>
        send_byte_raw(0x7E);
 800081c:	207e      	movs	r0, #126	@ 0x7e
 800081e:	f7ff ff71 	bl	8000704 <send_byte_raw>
    for (int i = 0; i < 50; i++) {
 8000822:	697b      	ldr	r3, [r7, #20]
 8000824:	3301      	adds	r3, #1
 8000826:	617b      	str	r3, [r7, #20]
 8000828:	697b      	ldr	r3, [r7, #20]
 800082a:	2b31      	cmp	r3, #49	@ 0x31
 800082c:	ddf6      	ble.n	800081c <afsk_generate+0x50>
    }

    /* 2. FRAME DATA: Send WITH bit stuffing
     *    Skip any flags that might be in the input (defensive)
     */
    uint16_t start = 0;
 800082e:	2300      	movs	r3, #0
 8000830:	827b      	strh	r3, [r7, #18]
    uint16_t end = frame_len;
 8000832:	887b      	ldrh	r3, [r7, #2]
 8000834:	823b      	strh	r3, [r7, #16]

    while (start < end && frame[start] == 0x7E) {
 8000836:	e002      	b.n	800083e <afsk_generate+0x72>
        start++;
 8000838:	8a7b      	ldrh	r3, [r7, #18]
 800083a:	3301      	adds	r3, #1
 800083c:	827b      	strh	r3, [r7, #18]
    while (start < end && frame[start] == 0x7E) {
 800083e:	8a7a      	ldrh	r2, [r7, #18]
 8000840:	8a3b      	ldrh	r3, [r7, #16]
 8000842:	429a      	cmp	r2, r3
 8000844:	d209      	bcs.n	800085a <afsk_generate+0x8e>
 8000846:	8a7b      	ldrh	r3, [r7, #18]
 8000848:	687a      	ldr	r2, [r7, #4]
 800084a:	4413      	add	r3, r2
 800084c:	781b      	ldrb	r3, [r3, #0]
 800084e:	2b7e      	cmp	r3, #126	@ 0x7e
 8000850:	d0f2      	beq.n	8000838 <afsk_generate+0x6c>
    }
    while (end > start && frame[end - 1] == 0x7E) {
 8000852:	e002      	b.n	800085a <afsk_generate+0x8e>
        end--;
 8000854:	8a3b      	ldrh	r3, [r7, #16]
 8000856:	3b01      	subs	r3, #1
 8000858:	823b      	strh	r3, [r7, #16]
    while (end > start && frame[end - 1] == 0x7E) {
 800085a:	8a3a      	ldrh	r2, [r7, #16]
 800085c:	8a7b      	ldrh	r3, [r7, #18]
 800085e:	429a      	cmp	r2, r3
 8000860:	d906      	bls.n	8000870 <afsk_generate+0xa4>
 8000862:	8a3b      	ldrh	r3, [r7, #16]
 8000864:	3b01      	subs	r3, #1
 8000866:	687a      	ldr	r2, [r7, #4]
 8000868:	4413      	add	r3, r2
 800086a:	781b      	ldrb	r3, [r3, #0]
 800086c:	2b7e      	cmp	r3, #126	@ 0x7e
 800086e:	d0f1      	beq.n	8000854 <afsk_generate+0x88>
    }

    /* Reset stuffing counter before data */
    consecutive_ones = 0;
 8000870:	4b19      	ldr	r3, [pc, #100]	@ (80008d8 <afsk_generate+0x10c>)
 8000872:	2200      	movs	r2, #0
 8000874:	701a      	strb	r2, [r3, #0]

    /* Send each data byte with bit stuffing */
    for (uint16_t i = start; i < end; i++) {
 8000876:	8a7b      	ldrh	r3, [r7, #18]
 8000878:	81fb      	strh	r3, [r7, #14]
 800087a:	e009      	b.n	8000890 <afsk_generate+0xc4>
        send_byte_stuffed(frame[i]);
 800087c:	89fb      	ldrh	r3, [r7, #14]
 800087e:	687a      	ldr	r2, [r7, #4]
 8000880:	4413      	add	r3, r2
 8000882:	781b      	ldrb	r3, [r3, #0]
 8000884:	4618      	mov	r0, r3
 8000886:	f7ff ff61 	bl	800074c <send_byte_stuffed>
    for (uint16_t i = start; i < end; i++) {
 800088a:	89fb      	ldrh	r3, [r7, #14]
 800088c:	3301      	adds	r3, #1
 800088e:	81fb      	strh	r3, [r7, #14]
 8000890:	89fa      	ldrh	r2, [r7, #14]
 8000892:	8a3b      	ldrh	r3, [r7, #16]
 8000894:	429a      	cmp	r2, r3
 8000896:	d3f1      	bcc.n	800087c <afsk_generate+0xb0>
    }

    /* 3. TAIL: Send closing flag bytes WITHOUT bit stuffing
     *    3 flags ensures clean frame termination
     */
    for (int i = 0; i < 3; i++) {
 8000898:	2300      	movs	r3, #0
 800089a:	60bb      	str	r3, [r7, #8]
 800089c:	e005      	b.n	80008aa <afsk_generate+0xde>
        send_byte_raw(0x7E);
 800089e:	207e      	movs	r0, #126	@ 0x7e
 80008a0:	f7ff ff30 	bl	8000704 <send_byte_raw>
    for (int i = 0; i < 3; i++) {
 80008a4:	68bb      	ldr	r3, [r7, #8]
 80008a6:	3301      	adds	r3, #1
 80008a8:	60bb      	str	r3, [r7, #8]
 80008aa:	68bb      	ldr	r3, [r7, #8]
 80008ac:	2b02      	cmp	r3, #2
 80008ae:	ddf6      	ble.n	800089e <afsk_generate+0xd2>
 80008b0:	e000      	b.n	80008b4 <afsk_generate+0xe8>
    if (!frame || frame_len == 0) return;
 80008b2:	bf00      	nop
    }
}
 80008b4:	3718      	adds	r7, #24
 80008b6:	46bd      	mov	sp, r7
 80008b8:	bd80      	pop	{r7, pc}
 80008ba:	bf00      	nop
 80008bc:	2000207c 	.word	0x2000207c
 80008c0:	20002080 	.word	0x20002080
 80008c4:	20002084 	.word	0x20002084
 80008c8:	20000000 	.word	0x20000000
 80008cc:	20000002 	.word	0x20000002
 80008d0:	2000208a 	.word	0x2000208a
 80008d4:	20002088 	.word	0x20002088
 80008d8:	2000208c 	.word	0x2000208c

080008dc <afsk_start>:

/* Start AFSK transmission */
void afsk_start(void)
{
 80008dc:	b480      	push	{r7}
 80008de:	af00      	add	r7, sp, #0
    afsk_running = 1;
 80008e0:	4b03      	ldr	r3, [pc, #12]	@ (80008f0 <afsk_start+0x14>)
 80008e2:	2201      	movs	r2, #1
 80008e4:	701a      	strb	r2, [r3, #0]
}
 80008e6:	bf00      	nop
 80008e8:	46bd      	mov	sp, r7
 80008ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ee:	4770      	bx	lr
 80008f0:	20002089 	.word	0x20002089

080008f4 <afsk_stop>:

/* Stop AFSK transmission */
void afsk_stop(void)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	af00      	add	r7, sp, #0
    afsk_running = 0;
 80008f8:	4b03      	ldr	r3, [pc, #12]	@ (8000908 <afsk_stop+0x14>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	701a      	strb	r2, [r3, #0]
    DAC_Write4(8);  /* Return to mid-level (DC bias point) */
 80008fe:	2008      	movs	r0, #8
 8000900:	f000 f9fa 	bl	8000cf8 <DAC_Write4>
}
 8000904:	bf00      	nop
 8000906:	bd80      	pop	{r7, pc}
 8000908:	20002089 	.word	0x20002089

0800090c <afsk_timer_tick>:
 * Called at SAMPLE_RATE (9600 Hz) from timer ISR.
 * Produces one 4-bit DAC sample per call.
 * Implements NRZI encoding: 0 bit = toggle tone, 1 bit = same tone
 */
void afsk_timer_tick(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b082      	sub	sp, #8
 8000910:	af00      	add	r7, sp, #0
    if (!afsk_running) {
 8000912:	4b2d      	ldr	r3, [pc, #180]	@ (80009c8 <afsk_timer_tick+0xbc>)
 8000914:	781b      	ldrb	r3, [r3, #0]
 8000916:	b2db      	uxtb	r3, r3
 8000918:	2b00      	cmp	r3, #0
 800091a:	d103      	bne.n	8000924 <afsk_timer_tick+0x18>
        DAC_Write4(8);  /* Mid-level when idle */
 800091c:	2008      	movs	r0, #8
 800091e:	f000 f9eb 	bl	8000cf8 <DAC_Write4>
        return;
 8000922:	e04e      	b.n	80009c2 <afsk_timer_tick+0xb6>
    }

    /* Check if we need a new bit */
    if (samples_left_for_bit == 0) {
 8000924:	4b29      	ldr	r3, [pc, #164]	@ (80009cc <afsk_timer_tick+0xc0>)
 8000926:	781b      	ldrb	r3, [r3, #0]
 8000928:	b2db      	uxtb	r3, r3
 800092a:	2b00      	cmp	r3, #0
 800092c:	d129      	bne.n	8000982 <afsk_timer_tick+0x76>
        int nextbit = afsk_DequeueBit();
 800092e:	f7ff fe8b 	bl	8000648 <afsk_DequeueBit>
 8000932:	6078      	str	r0, [r7, #4]

        if (nextbit < 0) {
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	2b00      	cmp	r3, #0
 8000938:	da06      	bge.n	8000948 <afsk_timer_tick+0x3c>
            /* No more bits - transmission complete */
            DAC_Write4(8);
 800093a:	2008      	movs	r0, #8
 800093c:	f000 f9dc 	bl	8000cf8 <DAC_Write4>
            afsk_running = 0;
 8000940:	4b21      	ldr	r3, [pc, #132]	@ (80009c8 <afsk_timer_tick+0xbc>)
 8000942:	2200      	movs	r2, #0
 8000944:	701a      	strb	r2, [r3, #0]
            return;
 8000946:	e03c      	b.n	80009c2 <afsk_timer_tick+0xb6>
         * - Bit 0: TOGGLE tone (switch between MARK and SPACE)
         *
         * This means continuous 1s = continuous MARK tone
         * Flag 0x7E (01111110) produces the characteristic warble
         */
        if (nextbit == 0) {
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	2b00      	cmp	r3, #0
 800094c:	d10a      	bne.n	8000964 <afsk_timer_tick+0x58>
            nrzi_tone_state = !nrzi_tone_state;
 800094e:	4b20      	ldr	r3, [pc, #128]	@ (80009d0 <afsk_timer_tick+0xc4>)
 8000950:	781b      	ldrb	r3, [r3, #0]
 8000952:	b2db      	uxtb	r3, r3
 8000954:	2b00      	cmp	r3, #0
 8000956:	bf0c      	ite	eq
 8000958:	2301      	moveq	r3, #1
 800095a:	2300      	movne	r3, #0
 800095c:	b2db      	uxtb	r3, r3
 800095e:	461a      	mov	r2, r3
 8000960:	4b1b      	ldr	r3, [pc, #108]	@ (80009d0 <afsk_timer_tick+0xc4>)
 8000962:	701a      	strb	r2, [r3, #0]
        }
        /* else: bit is 1, keep same tone */

        /* Update phase increment for the (possibly new) tone */
        current_phase_inc = nrzi_tone_state ? PHASE_INC_MARK : PHASE_INC_SPACE;
 8000964:	4b1a      	ldr	r3, [pc, #104]	@ (80009d0 <afsk_timer_tick+0xc4>)
 8000966:	781b      	ldrb	r3, [r3, #0]
 8000968:	b2db      	uxtb	r3, r3
 800096a:	2b00      	cmp	r3, #0
 800096c:	d002      	beq.n	8000974 <afsk_timer_tick+0x68>
 800096e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000972:	e001      	b.n	8000978 <afsk_timer_tick+0x6c>
 8000974:	f240 32ab 	movw	r2, #939	@ 0x3ab
 8000978:	4b16      	ldr	r3, [pc, #88]	@ (80009d4 <afsk_timer_tick+0xc8>)
 800097a:	801a      	strh	r2, [r3, #0]

        /* Reset sample counter for this bit */
        samples_left_for_bit = SAMPLES_PER_BIT;
 800097c:	4b13      	ldr	r3, [pc, #76]	@ (80009cc <afsk_timer_tick+0xc0>)
 800097e:	2208      	movs	r2, #8
 8000980:	701a      	strb	r2, [r3, #0]
    }

    /* Generate sine wave sample using DDS (Direct Digital Synthesis)
     * phase_acc upper 4 bits (bits 8-11) index into 16-entry sine table
     */
    uint8_t table_index = (phase_acc >> 8) & 0x0F;
 8000982:	4b15      	ldr	r3, [pc, #84]	@ (80009d8 <afsk_timer_tick+0xcc>)
 8000984:	881b      	ldrh	r3, [r3, #0]
 8000986:	b29b      	uxth	r3, r3
 8000988:	0a1b      	lsrs	r3, r3, #8
 800098a:	b29b      	uxth	r3, r3
 800098c:	b2db      	uxtb	r3, r3
 800098e:	f003 030f 	and.w	r3, r3, #15
 8000992:	70fb      	strb	r3, [r7, #3]
    DAC_Write4(sine16[table_index]);
 8000994:	78fb      	ldrb	r3, [r7, #3]
 8000996:	4a11      	ldr	r2, [pc, #68]	@ (80009dc <afsk_timer_tick+0xd0>)
 8000998:	5cd3      	ldrb	r3, [r2, r3]
 800099a:	4618      	mov	r0, r3
 800099c:	f000 f9ac 	bl	8000cf8 <DAC_Write4>

    /* Advance phase accumulator
     * This maintains phase continuity when switching tones
     */
    phase_acc += current_phase_inc;
 80009a0:	4b0c      	ldr	r3, [pc, #48]	@ (80009d4 <afsk_timer_tick+0xc8>)
 80009a2:	881b      	ldrh	r3, [r3, #0]
 80009a4:	b29a      	uxth	r2, r3
 80009a6:	4b0c      	ldr	r3, [pc, #48]	@ (80009d8 <afsk_timer_tick+0xcc>)
 80009a8:	881b      	ldrh	r3, [r3, #0]
 80009aa:	b29b      	uxth	r3, r3
 80009ac:	4413      	add	r3, r2
 80009ae:	b29a      	uxth	r2, r3
 80009b0:	4b09      	ldr	r3, [pc, #36]	@ (80009d8 <afsk_timer_tick+0xcc>)
 80009b2:	801a      	strh	r2, [r3, #0]

    samples_left_for_bit--;
 80009b4:	4b05      	ldr	r3, [pc, #20]	@ (80009cc <afsk_timer_tick+0xc0>)
 80009b6:	781b      	ldrb	r3, [r3, #0]
 80009b8:	b2db      	uxtb	r3, r3
 80009ba:	3b01      	subs	r3, #1
 80009bc:	b2da      	uxtb	r2, r3
 80009be:	4b03      	ldr	r3, [pc, #12]	@ (80009cc <afsk_timer_tick+0xc0>)
 80009c0:	701a      	strb	r2, [r3, #0]
}
 80009c2:	3708      	adds	r7, #8
 80009c4:	46bd      	mov	sp, r7
 80009c6:	bd80      	pop	{r7, pc}
 80009c8:	20002089 	.word	0x20002089
 80009cc:	20002088 	.word	0x20002088
 80009d0:	20000000 	.word	0x20000000
 80009d4:	20000002 	.word	0x20000002
 80009d8:	2000208a 	.word	0x2000208a
 80009dc:	0800473c 	.word	0x0800473c

080009e0 <afsk_isBusy>:

/* Check if transmission is still in progress */
uint8_t afsk_isBusy(void)
{
 80009e0:	b480      	push	{r7}
 80009e2:	af00      	add	r7, sp, #0
    return afsk_running || (fifo_count > 0);
 80009e4:	4b08      	ldr	r3, [pc, #32]	@ (8000a08 <afsk_isBusy+0x28>)
 80009e6:	781b      	ldrb	r3, [r3, #0]
 80009e8:	b2db      	uxtb	r3, r3
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d103      	bne.n	80009f6 <afsk_isBusy+0x16>
 80009ee:	4b07      	ldr	r3, [pc, #28]	@ (8000a0c <afsk_isBusy+0x2c>)
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d001      	beq.n	80009fa <afsk_isBusy+0x1a>
 80009f6:	2301      	movs	r3, #1
 80009f8:	e000      	b.n	80009fc <afsk_isBusy+0x1c>
 80009fa:	2300      	movs	r3, #0
 80009fc:	b2db      	uxtb	r3, r3
}
 80009fe:	4618      	mov	r0, r3
 8000a00:	46bd      	mov	sp, r7
 8000a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a06:	4770      	bx	lr
 8000a08:	20002089 	.word	0x20002089
 8000a0c:	20002084 	.word	0x20002084

08000a10 <afsk_getBitsRemaining>:

/* Get number of bits remaining in FIFO (for debugging) */
uint32_t afsk_getBitsRemaining(void)
{
 8000a10:	b480      	push	{r7}
 8000a12:	af00      	add	r7, sp, #0
    return fifo_count;
 8000a14:	4b03      	ldr	r3, [pc, #12]	@ (8000a24 <afsk_getBitsRemaining+0x14>)
 8000a16:	681b      	ldr	r3, [r3, #0]
}
 8000a18:	4618      	mov	r0, r3
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a20:	4770      	bx	lr
 8000a22:	bf00      	nop
 8000a24:	20002084 	.word	0x20002084

08000a28 <write_callsign>:
#include "ax25.h"
#include <string.h>
#include <stdint.h>

static void write_callsign(uint8_t *buf, const char *call, uint8_t ssid, uint8_t last)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b08a      	sub	sp, #40	@ 0x28
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	60f8      	str	r0, [r7, #12]
 8000a30:	60b9      	str	r1, [r7, #8]
 8000a32:	4611      	mov	r1, r2
 8000a34:	461a      	mov	r2, r3
 8000a36:	460b      	mov	r3, r1
 8000a38:	71fb      	strb	r3, [r7, #7]
 8000a3a:	4613      	mov	r3, r2
 8000a3c:	71bb      	strb	r3, [r7, #6]
    char tmp[7];
    memset(tmp, ' ', 6);
 8000a3e:	f107 0310 	add.w	r3, r7, #16
 8000a42:	2206      	movs	r2, #6
 8000a44:	2120      	movs	r1, #32
 8000a46:	4618      	mov	r0, r3
 8000a48:	f003 f8e6 	bl	8003c18 <memset>
    tmp[6] = 0;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	75bb      	strb	r3, [r7, #22]

    if (call) {
 8000a50:	68bb      	ldr	r3, [r7, #8]
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d026      	beq.n	8000aa4 <write_callsign+0x7c>
        size_t l = strlen(call);
 8000a56:	68b8      	ldr	r0, [r7, #8]
 8000a58:	f7ff fbda 	bl	8000210 <strlen>
 8000a5c:	6278      	str	r0, [r7, #36]	@ 0x24
        if (l > 6) l = 6;
 8000a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a60:	2b06      	cmp	r3, #6
 8000a62:	d901      	bls.n	8000a68 <write_callsign+0x40>
 8000a64:	2306      	movs	r3, #6
 8000a66:	627b      	str	r3, [r7, #36]	@ 0x24
        for (size_t i = 0; i < l; ++i) {
 8000a68:	2300      	movs	r3, #0
 8000a6a:	623b      	str	r3, [r7, #32]
 8000a6c:	e016      	b.n	8000a9c <write_callsign+0x74>
            /* Convert to uppercase for consistency */
            char c = call[i];
 8000a6e:	68ba      	ldr	r2, [r7, #8]
 8000a70:	6a3b      	ldr	r3, [r7, #32]
 8000a72:	4413      	add	r3, r2
 8000a74:	781b      	ldrb	r3, [r3, #0]
 8000a76:	77fb      	strb	r3, [r7, #31]
            if (c >= 'a' && c <= 'z') c -= 32;
 8000a78:	7ffb      	ldrb	r3, [r7, #31]
 8000a7a:	2b60      	cmp	r3, #96	@ 0x60
 8000a7c:	d905      	bls.n	8000a8a <write_callsign+0x62>
 8000a7e:	7ffb      	ldrb	r3, [r7, #31]
 8000a80:	2b7a      	cmp	r3, #122	@ 0x7a
 8000a82:	d802      	bhi.n	8000a8a <write_callsign+0x62>
 8000a84:	7ffb      	ldrb	r3, [r7, #31]
 8000a86:	3b20      	subs	r3, #32
 8000a88:	77fb      	strb	r3, [r7, #31]
            tmp[i] = c;
 8000a8a:	f107 0210 	add.w	r2, r7, #16
 8000a8e:	6a3b      	ldr	r3, [r7, #32]
 8000a90:	4413      	add	r3, r2
 8000a92:	7ffa      	ldrb	r2, [r7, #31]
 8000a94:	701a      	strb	r2, [r3, #0]
        for (size_t i = 0; i < l; ++i) {
 8000a96:	6a3b      	ldr	r3, [r7, #32]
 8000a98:	3301      	adds	r3, #1
 8000a9a:	623b      	str	r3, [r7, #32]
 8000a9c:	6a3a      	ldr	r2, [r7, #32]
 8000a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000aa0:	429a      	cmp	r2, r3
 8000aa2:	d3e4      	bcc.n	8000a6e <write_callsign+0x46>
        }
    }

    for (int i = 0; i < 6; ++i) {
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	61bb      	str	r3, [r7, #24]
 8000aa8:	e00d      	b.n	8000ac6 <write_callsign+0x9e>
        buf[i] = ((uint8_t)tmp[i]) << 1;
 8000aaa:	f107 0210 	add.w	r2, r7, #16
 8000aae:	69bb      	ldr	r3, [r7, #24]
 8000ab0:	4413      	add	r3, r2
 8000ab2:	781a      	ldrb	r2, [r3, #0]
 8000ab4:	69bb      	ldr	r3, [r7, #24]
 8000ab6:	68f9      	ldr	r1, [r7, #12]
 8000ab8:	440b      	add	r3, r1
 8000aba:	0052      	lsls	r2, r2, #1
 8000abc:	b2d2      	uxtb	r2, r2
 8000abe:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 6; ++i) {
 8000ac0:	69bb      	ldr	r3, [r7, #24]
 8000ac2:	3301      	adds	r3, #1
 8000ac4:	61bb      	str	r3, [r7, #24]
 8000ac6:	69bb      	ldr	r3, [r7, #24]
 8000ac8:	2b05      	cmp	r3, #5
 8000aca:	ddee      	ble.n	8000aaa <write_callsign+0x82>
    }

    uint8_t ssid_byte = (uint8_t)((ssid & 0x0F) << 1);
 8000acc:	79fb      	ldrb	r3, [r7, #7]
 8000ace:	005b      	lsls	r3, r3, #1
 8000ad0:	b2db      	uxtb	r3, r3
 8000ad2:	f003 031e 	and.w	r3, r3, #30
 8000ad6:	75fb      	strb	r3, [r7, #23]
    ssid_byte |= 0x60;  /* Reserved bits set */
 8000ad8:	7dfb      	ldrb	r3, [r7, #23]
 8000ada:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8000ade:	75fb      	strb	r3, [r7, #23]
    if (last) ssid_byte |= 0x01;
 8000ae0:	79bb      	ldrb	r3, [r7, #6]
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d003      	beq.n	8000aee <write_callsign+0xc6>
 8000ae6:	7dfb      	ldrb	r3, [r7, #23]
 8000ae8:	f043 0301 	orr.w	r3, r3, #1
 8000aec:	75fb      	strb	r3, [r7, #23]
    buf[6] = ssid_byte;
 8000aee:	68fb      	ldr	r3, [r7, #12]
 8000af0:	3306      	adds	r3, #6
 8000af2:	7dfa      	ldrb	r2, [r7, #23]
 8000af4:	701a      	strb	r2, [r3, #0]
}
 8000af6:	bf00      	nop
 8000af8:	3728      	adds	r7, #40	@ 0x28
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}
	...

08000b00 <crc_ccitt_update>:

static uint16_t crc_ccitt_update(uint16_t crc, uint8_t data)
{
 8000b00:	b480      	push	{r7}
 8000b02:	b085      	sub	sp, #20
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	4603      	mov	r3, r0
 8000b08:	460a      	mov	r2, r1
 8000b0a:	80fb      	strh	r3, [r7, #6]
 8000b0c:	4613      	mov	r3, r2
 8000b0e:	717b      	strb	r3, [r7, #5]
    crc ^= (uint16_t)data;
 8000b10:	797b      	ldrb	r3, [r7, #5]
 8000b12:	b29a      	uxth	r2, r3
 8000b14:	88fb      	ldrh	r3, [r7, #6]
 8000b16:	4053      	eors	r3, r2
 8000b18:	80fb      	strh	r3, [r7, #6]
    for (int i = 0; i < 8; ++i) {
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	60fb      	str	r3, [r7, #12]
 8000b1e:	e011      	b.n	8000b44 <crc_ccitt_update+0x44>
        if (crc & 1)
 8000b20:	88fb      	ldrh	r3, [r7, #6]
 8000b22:	f003 0301 	and.w	r3, r3, #1
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d006      	beq.n	8000b38 <crc_ccitt_update+0x38>
            crc = (crc >> 1) ^ 0x8408;
 8000b2a:	88fb      	ldrh	r3, [r7, #6]
 8000b2c:	085b      	lsrs	r3, r3, #1
 8000b2e:	b29a      	uxth	r2, r3
 8000b30:	4b09      	ldr	r3, [pc, #36]	@ (8000b58 <crc_ccitt_update+0x58>)
 8000b32:	4053      	eors	r3, r2
 8000b34:	80fb      	strh	r3, [r7, #6]
 8000b36:	e002      	b.n	8000b3e <crc_ccitt_update+0x3e>
        else
            crc = (crc >> 1);
 8000b38:	88fb      	ldrh	r3, [r7, #6]
 8000b3a:	085b      	lsrs	r3, r3, #1
 8000b3c:	80fb      	strh	r3, [r7, #6]
    for (int i = 0; i < 8; ++i) {
 8000b3e:	68fb      	ldr	r3, [r7, #12]
 8000b40:	3301      	adds	r3, #1
 8000b42:	60fb      	str	r3, [r7, #12]
 8000b44:	68fb      	ldr	r3, [r7, #12]
 8000b46:	2b07      	cmp	r3, #7
 8000b48:	ddea      	ble.n	8000b20 <crc_ccitt_update+0x20>
    }
    return crc;
 8000b4a:	88fb      	ldrh	r3, [r7, #6]
}
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	3714      	adds	r7, #20
 8000b50:	46bd      	mov	sp, r7
 8000b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b56:	4770      	bx	lr
 8000b58:	ffff8408 	.word	0xffff8408

08000b5c <ax25_encode>:
                 const char *src, uint8_t src_ssid,
                 const char *dst, uint8_t dst_ssid,
                 const char *p1, uint8_t p1s,
                 const char *p2, uint8_t p2s,
                 const char *msg)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b08a      	sub	sp, #40	@ 0x28
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	60f8      	str	r0, [r7, #12]
 8000b64:	60b9      	str	r1, [r7, #8]
 8000b66:	607a      	str	r2, [r7, #4]
 8000b68:	70fb      	strb	r3, [r7, #3]
    if (!out || !len) return;
 8000b6a:	68fb      	ldr	r3, [r7, #12]
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	f000 80be 	beq.w	8000cee <ax25_encode+0x192>
 8000b72:	68bb      	ldr	r3, [r7, #8]
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	f000 80ba 	beq.w	8000cee <ax25_encode+0x192>

    uint16_t idx = 0;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /* NO start flag - afsk_generate adds preamble */

    uint8_t have_p1 = (p1 && p1[0]);
 8000b7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d005      	beq.n	8000b90 <ax25_encode+0x34>
 8000b84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000b86:	781b      	ldrb	r3, [r3, #0]
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d001      	beq.n	8000b90 <ax25_encode+0x34>
 8000b8c:	2301      	movs	r3, #1
 8000b8e:	e000      	b.n	8000b92 <ax25_encode+0x36>
 8000b90:	2300      	movs	r3, #0
 8000b92:	76fb      	strb	r3, [r7, #27]
    uint8_t have_p2 = (p2 && p2[0]);
 8000b94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d005      	beq.n	8000ba6 <ax25_encode+0x4a>
 8000b9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000b9c:	781b      	ldrb	r3, [r3, #0]
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d001      	beq.n	8000ba6 <ax25_encode+0x4a>
 8000ba2:	2301      	movs	r3, #1
 8000ba4:	e000      	b.n	8000ba8 <ax25_encode+0x4c>
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	76bb      	strb	r3, [r7, #26]

    /* Destination */
    write_callsign(&out[idx], dst, dst_ssid, 0);
 8000baa:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000bac:	68fa      	ldr	r2, [r7, #12]
 8000bae:	18d0      	adds	r0, r2, r3
 8000bb0:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8000bb8:	f7ff ff36 	bl	8000a28 <write_callsign>
    idx += 7;
 8000bbc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000bbe:	3307      	adds	r3, #7
 8000bc0:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /* Source */
    write_callsign(&out[idx], src, src_ssid, (!have_p1 && !have_p2));
 8000bc2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000bc4:	68fa      	ldr	r2, [r7, #12]
 8000bc6:	18d0      	adds	r0, r2, r3
 8000bc8:	7efb      	ldrb	r3, [r7, #27]
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d104      	bne.n	8000bd8 <ax25_encode+0x7c>
 8000bce:	7ebb      	ldrb	r3, [r7, #26]
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d101      	bne.n	8000bd8 <ax25_encode+0x7c>
 8000bd4:	2301      	movs	r3, #1
 8000bd6:	e000      	b.n	8000bda <ax25_encode+0x7e>
 8000bd8:	2300      	movs	r3, #0
 8000bda:	b2db      	uxtb	r3, r3
 8000bdc:	78fa      	ldrb	r2, [r7, #3]
 8000bde:	6879      	ldr	r1, [r7, #4]
 8000be0:	f7ff ff22 	bl	8000a28 <write_callsign>
    idx += 7;
 8000be4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000be6:	3307      	adds	r3, #7
 8000be8:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /* Path 1 */
    if (have_p1) {
 8000bea:	7efb      	ldrb	r3, [r7, #27]
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d010      	beq.n	8000c12 <ax25_encode+0xb6>
        write_callsign(&out[idx], p1, p1s, !have_p2);
 8000bf0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000bf2:	68fa      	ldr	r2, [r7, #12]
 8000bf4:	18d0      	adds	r0, r2, r3
 8000bf6:	7ebb      	ldrb	r3, [r7, #26]
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	bf0c      	ite	eq
 8000bfc:	2301      	moveq	r3, #1
 8000bfe:	2300      	movne	r3, #0
 8000c00:	b2db      	uxtb	r3, r3
 8000c02:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8000c06:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8000c08:	f7ff ff0e 	bl	8000a28 <write_callsign>
        idx += 7;
 8000c0c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000c0e:	3307      	adds	r3, #7
 8000c10:	84fb      	strh	r3, [r7, #38]	@ 0x26
    }

    /* Path 2 */
    if (have_p2) {
 8000c12:	7ebb      	ldrb	r3, [r7, #26]
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d00b      	beq.n	8000c30 <ax25_encode+0xd4>
        write_callsign(&out[idx], p2, p2s, 1);
 8000c18:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000c1a:	68fa      	ldr	r2, [r7, #12]
 8000c1c:	18d0      	adds	r0, r2, r3
 8000c1e:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
 8000c22:	2301      	movs	r3, #1
 8000c24:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8000c26:	f7ff feff 	bl	8000a28 <write_callsign>
        idx += 7;
 8000c2a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000c2c:	3307      	adds	r3, #7
 8000c2e:	84fb      	strh	r3, [r7, #38]	@ 0x26
    }

    /* Control and PID */
    out[idx++] = 0x03;  /* UI frame */
 8000c30:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000c32:	1c5a      	adds	r2, r3, #1
 8000c34:	84fa      	strh	r2, [r7, #38]	@ 0x26
 8000c36:	461a      	mov	r2, r3
 8000c38:	68fb      	ldr	r3, [r7, #12]
 8000c3a:	4413      	add	r3, r2
 8000c3c:	2203      	movs	r2, #3
 8000c3e:	701a      	strb	r2, [r3, #0]
    out[idx++] = 0xF0;  /* No layer 3 */
 8000c40:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000c42:	1c5a      	adds	r2, r3, #1
 8000c44:	84fa      	strh	r2, [r7, #38]	@ 0x26
 8000c46:	461a      	mov	r2, r3
 8000c48:	68fb      	ldr	r3, [r7, #12]
 8000c4a:	4413      	add	r3, r2
 8000c4c:	22f0      	movs	r2, #240	@ 0xf0
 8000c4e:	701a      	strb	r2, [r3, #0]

    /* Payload */
    if (msg) {
 8000c50:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d018      	beq.n	8000c88 <ax25_encode+0x12c>
        size_t mlen = strlen(msg);
 8000c56:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8000c58:	f7ff fada 	bl	8000210 <strlen>
 8000c5c:	6178      	str	r0, [r7, #20]
        for (size_t i = 0; i < mlen; ++i) {
 8000c5e:	2300      	movs	r3, #0
 8000c60:	623b      	str	r3, [r7, #32]
 8000c62:	e00d      	b.n	8000c80 <ax25_encode+0x124>
            out[idx++] = (uint8_t)msg[i];
 8000c64:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000c66:	6a3b      	ldr	r3, [r7, #32]
 8000c68:	441a      	add	r2, r3
 8000c6a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000c6c:	1c59      	adds	r1, r3, #1
 8000c6e:	84f9      	strh	r1, [r7, #38]	@ 0x26
 8000c70:	4619      	mov	r1, r3
 8000c72:	68fb      	ldr	r3, [r7, #12]
 8000c74:	440b      	add	r3, r1
 8000c76:	7812      	ldrb	r2, [r2, #0]
 8000c78:	701a      	strb	r2, [r3, #0]
        for (size_t i = 0; i < mlen; ++i) {
 8000c7a:	6a3b      	ldr	r3, [r7, #32]
 8000c7c:	3301      	adds	r3, #1
 8000c7e:	623b      	str	r3, [r7, #32]
 8000c80:	6a3a      	ldr	r2, [r7, #32]
 8000c82:	697b      	ldr	r3, [r7, #20]
 8000c84:	429a      	cmp	r2, r3
 8000c86:	d3ed      	bcc.n	8000c64 <ax25_encode+0x108>
        }
    }

    /* Compute CRC over all data so far */
    uint16_t crc = 0xFFFF;
 8000c88:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000c8c:	83fb      	strh	r3, [r7, #30]
    for (uint16_t i = 0; i < idx; ++i) {
 8000c8e:	2300      	movs	r3, #0
 8000c90:	83bb      	strh	r3, [r7, #28]
 8000c92:	e00d      	b.n	8000cb0 <ax25_encode+0x154>
        crc = crc_ccitt_update(crc, out[i]);
 8000c94:	8bbb      	ldrh	r3, [r7, #28]
 8000c96:	68fa      	ldr	r2, [r7, #12]
 8000c98:	4413      	add	r3, r2
 8000c9a:	781a      	ldrb	r2, [r3, #0]
 8000c9c:	8bfb      	ldrh	r3, [r7, #30]
 8000c9e:	4611      	mov	r1, r2
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	f7ff ff2d 	bl	8000b00 <crc_ccitt_update>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	83fb      	strh	r3, [r7, #30]
    for (uint16_t i = 0; i < idx; ++i) {
 8000caa:	8bbb      	ldrh	r3, [r7, #28]
 8000cac:	3301      	adds	r3, #1
 8000cae:	83bb      	strh	r3, [r7, #28]
 8000cb0:	8bba      	ldrh	r2, [r7, #28]
 8000cb2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000cb4:	429a      	cmp	r2, r3
 8000cb6:	d3ed      	bcc.n	8000c94 <ax25_encode+0x138>
    }
    crc = ~crc;
 8000cb8:	8bfb      	ldrh	r3, [r7, #30]
 8000cba:	43db      	mvns	r3, r3
 8000cbc:	83fb      	strh	r3, [r7, #30]

    /* Append FCS (LSB first) */
    out[idx++] = (uint8_t)(crc & 0xFF);
 8000cbe:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000cc0:	1c5a      	adds	r2, r3, #1
 8000cc2:	84fa      	strh	r2, [r7, #38]	@ 0x26
 8000cc4:	461a      	mov	r2, r3
 8000cc6:	68fb      	ldr	r3, [r7, #12]
 8000cc8:	4413      	add	r3, r2
 8000cca:	8bfa      	ldrh	r2, [r7, #30]
 8000ccc:	b2d2      	uxtb	r2, r2
 8000cce:	701a      	strb	r2, [r3, #0]
    out[idx++] = (uint8_t)((crc >> 8) & 0xFF);
 8000cd0:	8bfb      	ldrh	r3, [r7, #30]
 8000cd2:	0a1b      	lsrs	r3, r3, #8
 8000cd4:	b29a      	uxth	r2, r3
 8000cd6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000cd8:	1c59      	adds	r1, r3, #1
 8000cda:	84f9      	strh	r1, [r7, #38]	@ 0x26
 8000cdc:	4619      	mov	r1, r3
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	440b      	add	r3, r1
 8000ce2:	b2d2      	uxtb	r2, r2
 8000ce4:	701a      	strb	r2, [r3, #0]

    /* NO trailing flag - afsk_generate adds tail */

    *len = idx;
 8000ce6:	68bb      	ldr	r3, [r7, #8]
 8000ce8:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8000cea:	801a      	strh	r2, [r3, #0]
 8000cec:	e000      	b.n	8000cf0 <ax25_encode+0x194>
    if (!out || !len) return;
 8000cee:	bf00      	nop
}
 8000cf0:	3728      	adds	r7, #40	@ 0x28
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
	...

08000cf8 <DAC_Write4>:
 *
 * NOTE: This assumes all DAC pins are on GPIOA. If they're on different
 * ports, use the slower individual write version.
 */
void DAC_Write4(uint8_t v)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	b083      	sub	sp, #12
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	4603      	mov	r3, r0
 8000d00:	71fb      	strb	r3, [r7, #7]
#if 1
    /* FAST VERSION: Atomic write using BSRR (requires all pins on same port) */
    /* BSRR lower 16 bits = set, upper 16 bits = reset */
    GPIOA->BSRR = dac_set_masks[v & 0x0F] | dac_reset_masks[v & 0x0F];
 8000d02:	79fb      	ldrb	r3, [r7, #7]
 8000d04:	f003 030f 	and.w	r3, r3, #15
 8000d08:	4a08      	ldr	r2, [pc, #32]	@ (8000d2c <DAC_Write4+0x34>)
 8000d0a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000d0e:	79fb      	ldrb	r3, [r7, #7]
 8000d10:	f003 030f 	and.w	r3, r3, #15
 8000d14:	4906      	ldr	r1, [pc, #24]	@ (8000d30 <DAC_Write4+0x38>)
 8000d16:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000d1a:	4906      	ldr	r1, [pc, #24]	@ (8000d34 <DAC_Write4+0x3c>)
 8000d1c:	4313      	orrs	r3, r2
 8000d1e:	618b      	str	r3, [r1, #24]
    HAL_GPIO_WritePin(LSB_GPIO_Port, LSB_Pin,   (v>>0) & 1 ? GPIO_PIN_SET : GPIO_PIN_RESET);
    HAL_GPIO_WritePin(BIT_1_GPIO_Port, BIT_1_Pin, (v>>1) & 1 ? GPIO_PIN_SET : GPIO_PIN_RESET);
    HAL_GPIO_WritePin(BIT_2_GPIO_Port, BIT_2_Pin, (v>>2) & 1 ? GPIO_PIN_SET : GPIO_PIN_RESET);
    HAL_GPIO_WritePin(MSB_GPIO_Port, MSB_Pin,   (v>>3) & 1 ? GPIO_PIN_SET : GPIO_PIN_RESET);
#endif
}
 8000d20:	bf00      	nop
 8000d22:	370c      	adds	r7, #12
 8000d24:	46bd      	mov	sp, r7
 8000d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2a:	4770      	bx	lr
 8000d2c:	200032b8 	.word	0x200032b8
 8000d30:	200032f8 	.word	0x200032f8
 8000d34:	40020000 	.word	0x40020000

08000d38 <DAC_PrecomputeMasks>:

/* Precompute BSRR masks for all 16 possible DAC values */
void DAC_PrecomputeMasks(void)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	b085      	sub	sp, #20
 8000d3c:	af00      	add	r7, sp, #0
    for (uint8_t v = 0; v < 16; v++) {
 8000d3e:	2300      	movs	r3, #0
 8000d40:	73fb      	strb	r3, [r7, #15]
 8000d42:	e048      	b.n	8000dd6 <DAC_PrecomputeMasks+0x9e>
        uint32_t set_mask = 0;
 8000d44:	2300      	movs	r3, #0
 8000d46:	60bb      	str	r3, [r7, #8]
        uint32_t reset_mask = 0;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	607b      	str	r3, [r7, #4]

        /* LSB (bit 0) */
        if (v & 0x01) set_mask |= LSB_Pin; else reset_mask |= (LSB_Pin << 16);
 8000d4c:	7bfb      	ldrb	r3, [r7, #15]
 8000d4e:	f003 0301 	and.w	r3, r3, #1
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d004      	beq.n	8000d60 <DAC_PrecomputeMasks+0x28>
 8000d56:	68bb      	ldr	r3, [r7, #8]
 8000d58:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000d5c:	60bb      	str	r3, [r7, #8]
 8000d5e:	e003      	b.n	8000d68 <DAC_PrecomputeMasks+0x30>
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000d66:	607b      	str	r3, [r7, #4]
        /* BIT_1 (bit 1) */
        if (v & 0x02) set_mask |= BIT_1_Pin; else reset_mask |= (BIT_1_Pin << 16);
 8000d68:	7bfb      	ldrb	r3, [r7, #15]
 8000d6a:	f003 0302 	and.w	r3, r3, #2
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d004      	beq.n	8000d7c <DAC_PrecomputeMasks+0x44>
 8000d72:	68bb      	ldr	r3, [r7, #8]
 8000d74:	f043 0302 	orr.w	r3, r3, #2
 8000d78:	60bb      	str	r3, [r7, #8]
 8000d7a:	e003      	b.n	8000d84 <DAC_PrecomputeMasks+0x4c>
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d82:	607b      	str	r3, [r7, #4]
        /* BIT_2 (bit 2) */
        if (v & 0x04) set_mask |= BIT_2_Pin; else reset_mask |= (BIT_2_Pin << 16);
 8000d84:	7bfb      	ldrb	r3, [r7, #15]
 8000d86:	f003 0304 	and.w	r3, r3, #4
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d004      	beq.n	8000d98 <DAC_PrecomputeMasks+0x60>
 8000d8e:	68bb      	ldr	r3, [r7, #8]
 8000d90:	f043 0310 	orr.w	r3, r3, #16
 8000d94:	60bb      	str	r3, [r7, #8]
 8000d96:	e003      	b.n	8000da0 <DAC_PrecomputeMasks+0x68>
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000d9e:	607b      	str	r3, [r7, #4]
        /* MSB (bit 3) */
        if (v & 0x08) set_mask |= MSB_Pin; else reset_mask |= (MSB_Pin << 16);
 8000da0:	7bfb      	ldrb	r3, [r7, #15]
 8000da2:	f003 0308 	and.w	r3, r3, #8
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d004      	beq.n	8000db4 <DAC_PrecomputeMasks+0x7c>
 8000daa:	68bb      	ldr	r3, [r7, #8]
 8000dac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000db0:	60bb      	str	r3, [r7, #8]
 8000db2:	e003      	b.n	8000dbc <DAC_PrecomputeMasks+0x84>
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000dba:	607b      	str	r3, [r7, #4]

        dac_set_masks[v] = set_mask;
 8000dbc:	7bfb      	ldrb	r3, [r7, #15]
 8000dbe:	490b      	ldr	r1, [pc, #44]	@ (8000dec <DAC_PrecomputeMasks+0xb4>)
 8000dc0:	68ba      	ldr	r2, [r7, #8]
 8000dc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        dac_reset_masks[v] = reset_mask;
 8000dc6:	7bfb      	ldrb	r3, [r7, #15]
 8000dc8:	4909      	ldr	r1, [pc, #36]	@ (8000df0 <DAC_PrecomputeMasks+0xb8>)
 8000dca:	687a      	ldr	r2, [r7, #4]
 8000dcc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (uint8_t v = 0; v < 16; v++) {
 8000dd0:	7bfb      	ldrb	r3, [r7, #15]
 8000dd2:	3301      	adds	r3, #1
 8000dd4:	73fb      	strb	r3, [r7, #15]
 8000dd6:	7bfb      	ldrb	r3, [r7, #15]
 8000dd8:	2b0f      	cmp	r3, #15
 8000dda:	d9b3      	bls.n	8000d44 <DAC_PrecomputeMasks+0xc>
    }
}
 8000ddc:	bf00      	nop
 8000dde:	bf00      	nop
 8000de0:	3714      	adds	r7, #20
 8000de2:	46bd      	mov	sp, r7
 8000de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de8:	4770      	bx	lr
 8000dea:	bf00      	nop
 8000dec:	200032b8 	.word	0x200032b8
 8000df0:	200032f8 	.word	0x200032f8

08000df4 <HAL_TIM_PeriodElapsedCallback>:

/* HAL timer callback - calls afsk tick */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b082      	sub	sp, #8
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM3) {
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	4a04      	ldr	r2, [pc, #16]	@ (8000e14 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000e02:	4293      	cmp	r3, r2
 8000e04:	d101      	bne.n	8000e0a <HAL_TIM_PeriodElapsedCallback+0x16>
        afsk_timer_tick();
 8000e06:	f7ff fd81 	bl	800090c <afsk_timer_tick>
    }
}
 8000e0a:	bf00      	nop
 8000e0c:	3708      	adds	r7, #8
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	40000400 	.word	0x40000400

08000e18 <main>:

int main(void)
{
 8000e18:	b590      	push	{r4, r7, lr}
 8000e1a:	b0e1      	sub	sp, #388	@ 0x184
 8000e1c:	af08      	add	r7, sp, #32
    HAL_Init();
 8000e1e:	f000 fde1 	bl	80019e4 <HAL_Init>
    SystemClock_Config();
 8000e22:	f000 f925 	bl	8001070 <SystemClock_Config>

    GPIO_Init();
 8000e26:	f000 f9d7 	bl	80011d8 <GPIO_Init>
    DAC_PrecomputeMasks();  /* Precompute DAC masks for fast writes */
 8000e2a:	f7ff ff85 	bl	8000d38 <DAC_PrecomputeMasks>

    USART2_Init(); /* debug */
 8000e2e:	f000 fa77 	bl	8001320 <USART2_Init>
    USART6_Init(); /* DRA */
 8000e32:	f000 fb0f 	bl	8001454 <USART6_Init>
    USART1_Init(); /* RS485 half duplex */
 8000e36:	f000 fabf 	bl	80013b8 <USART1_Init>
    TIM3_Init();   /* sample timer */
 8000e3a:	f000 fb57 	bl	80014ec <TIM3_Init>

    /* init afsk */
    afsk_Init();
 8000e3e:	f7ff fc2b 	bl	8000698 <afsk_Init>

    Debug_Print("\r\n=== BeliefSat OrbitRadio-5 APRS MODEM v2 ===\r\n");
 8000e42:	4874      	ldr	r0, [pc, #464]	@ (8001014 <main+0x1fc>)
 8000e44:	f000 fbc0 	bl	80015c8 <Debug_Print>

    /* Print clock info for debugging */
    Debug_PrintClocks();
 8000e48:	f000 f968 	bl	800111c <Debug_PrintClocks>

    DRA_Init();
 8000e4c:	f000 fbf0 	bl	8001630 <DRA_Init>
    RS485_SetReceive();
 8000e50:	f000 fbaa 	bl	80015a8 <RS485_SetReceive>

    Debug_Print("RS485 listening...\r\n");
 8000e54:	4870      	ldr	r0, [pc, #448]	@ (8001018 <main+0x200>)
 8000e56:	f000 fbb7 	bl	80015c8 <Debug_Print>

    /* main loop: read RS485 line-by-line, form APRS message, encode, generate, transmit */
    for (;;)
    {
        uint8_t b;
        if (HAL_UART_Receive(&huart1, &b, 1, HAL_MAX_DELAY) == HAL_OK)
 8000e5a:	f207 1153 	addw	r1, r7, #339	@ 0x153
 8000e5e:	f04f 33ff 	mov.w	r3, #4294967295
 8000e62:	2201      	movs	r2, #1
 8000e64:	486d      	ldr	r0, [pc, #436]	@ (800101c <main+0x204>)
 8000e66:	f002 fada 	bl	800341e <HAL_UART_Receive>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d1f4      	bne.n	8000e5a <main+0x42>
        {
            HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000e70:	2120      	movs	r1, #32
 8000e72:	486b      	ldr	r0, [pc, #428]	@ (8001020 <main+0x208>)
 8000e74:	f001 f90b 	bl	800208e <HAL_GPIO_TogglePin>

            if (b == '\r') continue;
 8000e78:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8000e7c:	2b0d      	cmp	r3, #13
 8000e7e:	f000 80c7 	beq.w	8001010 <main+0x1f8>
            if (b == '\n' || rs485_len >= (LINE_BUF_SIZE - 2))
 8000e82:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8000e86:	2b0a      	cmp	r3, #10
 8000e88:	d004      	beq.n	8000e94 <main+0x7c>
 8000e8a:	4b66      	ldr	r3, [pc, #408]	@ (8001024 <main+0x20c>)
 8000e8c:	881b      	ldrh	r3, [r3, #0]
 8000e8e:	2bfd      	cmp	r3, #253	@ 0xfd
 8000e90:	f240 80b2 	bls.w	8000ff8 <main+0x1e0>
            {
                rs485_msg[rs485_len] = '\0';
 8000e94:	4b63      	ldr	r3, [pc, #396]	@ (8001024 <main+0x20c>)
 8000e96:	881b      	ldrh	r3, [r3, #0]
 8000e98:	461a      	mov	r2, r3
 8000e9a:	4b63      	ldr	r3, [pc, #396]	@ (8001028 <main+0x210>)
 8000e9c:	2100      	movs	r1, #0
 8000e9e:	5499      	strb	r1, [r3, r2]
                Debug_Print("RS485: ");
 8000ea0:	4862      	ldr	r0, [pc, #392]	@ (800102c <main+0x214>)
 8000ea2:	f000 fb91 	bl	80015c8 <Debug_Print>
                Debug_Print(rs485_msg);
 8000ea6:	4860      	ldr	r0, [pc, #384]	@ (8001028 <main+0x210>)
 8000ea8:	f000 fb8e 	bl	80015c8 <Debug_Print>
                Debug_Print("\r\n");
 8000eac:	4860      	ldr	r0, [pc, #384]	@ (8001030 <main+0x218>)
 8000eae:	f000 fb8b 	bl	80015c8 <Debug_Print>
                /* Build APRS payload with Data Type Identifier
                 * '>' = Status message (most appropriate for telemetry)
                 * Format: >status text
                 */
                char payload[256];
                snprintf(payload, sizeof(payload), ">%s | Somaiya OrbitRadio-5 73", rs485_msg);
 8000eb2:	f107 0050 	add.w	r0, r7, #80	@ 0x50
 8000eb6:	4b5c      	ldr	r3, [pc, #368]	@ (8001028 <main+0x210>)
 8000eb8:	4a5e      	ldr	r2, [pc, #376]	@ (8001034 <main+0x21c>)
 8000eba:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ebe:	f002 fe75 	bl	8003bac <sniprintf>

                /* prepare AX.25 frame */
                ax25_len = 0;
 8000ec2:	4b5d      	ldr	r3, [pc, #372]	@ (8001038 <main+0x220>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	801a      	strh	r2, [r3, #0]
                ax25_encode(ax25_buffer, &ax25_len,
 8000ec8:	2405      	movs	r4, #5
 8000eca:	2200      	movs	r2, #0
 8000ecc:	2101      	movs	r1, #1
 8000ece:	2001      	movs	r0, #1
 8000ed0:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000ed4:	9306      	str	r3, [sp, #24]
 8000ed6:	9005      	str	r0, [sp, #20]
 8000ed8:	4b58      	ldr	r3, [pc, #352]	@ (800103c <main+0x224>)
 8000eda:	9304      	str	r3, [sp, #16]
 8000edc:	9103      	str	r1, [sp, #12]
 8000ede:	4b58      	ldr	r3, [pc, #352]	@ (8001040 <main+0x228>)
 8000ee0:	9302      	str	r3, [sp, #8]
 8000ee2:	9201      	str	r2, [sp, #4]
 8000ee4:	4b57      	ldr	r3, [pc, #348]	@ (8001044 <main+0x22c>)
 8000ee6:	9300      	str	r3, [sp, #0]
 8000ee8:	4623      	mov	r3, r4
 8000eea:	4a57      	ldr	r2, [pc, #348]	@ (8001048 <main+0x230>)
 8000eec:	4952      	ldr	r1, [pc, #328]	@ (8001038 <main+0x220>)
 8000eee:	4857      	ldr	r0, [pc, #348]	@ (800104c <main+0x234>)
 8000ef0:	f7ff fe34 	bl	8000b5c <ax25_encode>
                            PATH1_CALL, PATH1_SSID,
                            PATH2_CALL, PATH2_SSID,
                            payload);

                char dbg[80];
                snprintf(dbg, sizeof(dbg), "AX.25 frame: %u bytes (payload: %zu chars)\r\n",
 8000ef4:	4b50      	ldr	r3, [pc, #320]	@ (8001038 <main+0x220>)
 8000ef6:	881b      	ldrh	r3, [r3, #0]
 8000ef8:	461c      	mov	r4, r3
 8000efa:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000efe:	4618      	mov	r0, r3
 8000f00:	f7ff f986 	bl	8000210 <strlen>
 8000f04:	4603      	mov	r3, r0
 8000f06:	4638      	mov	r0, r7
 8000f08:	9300      	str	r3, [sp, #0]
 8000f0a:	4623      	mov	r3, r4
 8000f0c:	4a50      	ldr	r2, [pc, #320]	@ (8001050 <main+0x238>)
 8000f0e:	2150      	movs	r1, #80	@ 0x50
 8000f10:	f002 fe4c 	bl	8003bac <sniprintf>
                         ax25_len, strlen(payload));
                Debug_Print(dbg);
 8000f14:	463b      	mov	r3, r7
 8000f16:	4618      	mov	r0, r3
 8000f18:	f000 fb56 	bl	80015c8 <Debug_Print>

                /* Pre-TX delay - system stabilization */
                HAL_Delay(200);
 8000f1c:	20c8      	movs	r0, #200	@ 0xc8
 8000f1e:	f000 fdd3 	bl	8001ac8 <HAL_Delay>

                /* Enable PTT */
                HAL_GPIO_WritePin(PTT_UHF_GPIO_Port, PTT_UHF_Pin, GPIO_PIN_SET);
 8000f22:	2201      	movs	r2, #1
 8000f24:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f28:	484a      	ldr	r0, [pc, #296]	@ (8001054 <main+0x23c>)
 8000f2a:	f001 f897 	bl	800205c <HAL_GPIO_WritePin>
                Debug_Print("PTT ON\r\n");
 8000f2e:	484a      	ldr	r0, [pc, #296]	@ (8001058 <main+0x240>)
 8000f30:	f000 fb4a 	bl	80015c8 <Debug_Print>

                /* TX Delay (TXD) - wait for radio to key up
                 * DRA818U typically needs 300-500ms
                 */
                HAL_Delay(500);
 8000f34:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000f38:	f000 fdc6 	bl	8001ac8 <HAL_Delay>

                /* Generate AFSK bit stream from AX.25 frame */
                afsk_generate(ax25_buffer, ax25_len);
 8000f3c:	4b3e      	ldr	r3, [pc, #248]	@ (8001038 <main+0x220>)
 8000f3e:	881b      	ldrh	r3, [r3, #0]
 8000f40:	4619      	mov	r1, r3
 8000f42:	4842      	ldr	r0, [pc, #264]	@ (800104c <main+0x234>)
 8000f44:	f7ff fc42 	bl	80007cc <afsk_generate>

                /* Debug: show bit count */
                snprintf(dbg, sizeof(dbg), "AFSK bits queued: %lu\r\n", afsk_getBitsRemaining());
 8000f48:	f7ff fd62 	bl	8000a10 <afsk_getBitsRemaining>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	4638      	mov	r0, r7
 8000f50:	4a42      	ldr	r2, [pc, #264]	@ (800105c <main+0x244>)
 8000f52:	2150      	movs	r1, #80	@ 0x50
 8000f54:	f002 fe2a 	bl	8003bac <sniprintf>
                Debug_Print(dbg);
 8000f58:	463b      	mov	r3, r7
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f000 fb34 	bl	80015c8 <Debug_Print>

                /* Start transmission */
                afsk_start();
 8000f60:	f7ff fcbc 	bl	80008dc <afsk_start>
                Debug_Print("TX started...\r\n");
 8000f64:	483e      	ldr	r0, [pc, #248]	@ (8001060 <main+0x248>)
 8000f66:	f000 fb2f 	bl	80015c8 <Debug_Print>

                /* Wait for transmission to complete */
                uint32_t start_time = HAL_GetTick();
 8000f6a:	f000 fda1 	bl	8001ab0 <HAL_GetTick>
 8000f6e:	f8c7 015c 	str.w	r0, [r7, #348]	@ 0x15c
                uint32_t timeout = start_time + 15000;  /* 15 second max */
 8000f72:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8000f76:	f503 536a 	add.w	r3, r3, #14976	@ 0x3a80
 8000f7a:	3318      	adds	r3, #24
 8000f7c:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158

                while (afsk_isBusy()) {
 8000f80:	e00a      	b.n	8000f98 <main+0x180>
                    if (HAL_GetTick() > timeout) {
 8000f82:	f000 fd95 	bl	8001ab0 <HAL_GetTick>
 8000f86:	4602      	mov	r2, r0
 8000f88:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8000f8c:	4293      	cmp	r3, r2
 8000f8e:	d203      	bcs.n	8000f98 <main+0x180>
                        Debug_Print("TX timeout!\r\n");
 8000f90:	4834      	ldr	r0, [pc, #208]	@ (8001064 <main+0x24c>)
 8000f92:	f000 fb19 	bl	80015c8 <Debug_Print>
                        break;
 8000f96:	e004      	b.n	8000fa2 <main+0x18a>
                while (afsk_isBusy()) {
 8000f98:	f7ff fd22 	bl	80009e0 <afsk_isBusy>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d1ef      	bne.n	8000f82 <main+0x16a>
                    }
                }

                uint32_t tx_time = HAL_GetTick() - start_time;
 8000fa2:	f000 fd85 	bl	8001ab0 <HAL_GetTick>
 8000fa6:	4602      	mov	r2, r0
 8000fa8:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8000fac:	1ad3      	subs	r3, r2, r3
 8000fae:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
                snprintf(dbg, sizeof(dbg), "TX complete: %lu ms\r\n", tx_time);
 8000fb2:	4638      	mov	r0, r7
 8000fb4:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8000fb8:	4a2b      	ldr	r2, [pc, #172]	@ (8001068 <main+0x250>)
 8000fba:	2150      	movs	r1, #80	@ 0x50
 8000fbc:	f002 fdf6 	bl	8003bac <sniprintf>
                Debug_Print(dbg);
 8000fc0:	463b      	mov	r3, r7
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f000 fb00 	bl	80015c8 <Debug_Print>

                /* Post-TX delay before releasing PTT */
                HAL_Delay(100);
 8000fc8:	2064      	movs	r0, #100	@ 0x64
 8000fca:	f000 fd7d 	bl	8001ac8 <HAL_Delay>

                /* Stop AFSK and release PTT */
                afsk_stop();
 8000fce:	f7ff fc91 	bl	80008f4 <afsk_stop>
                HAL_GPIO_WritePin(PTT_UHF_GPIO_Port, PTT_UHF_Pin, GPIO_PIN_RESET);
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000fd8:	481e      	ldr	r0, [pc, #120]	@ (8001054 <main+0x23c>)
 8000fda:	f001 f83f 	bl	800205c <HAL_GPIO_WritePin>
                Debug_Print("PTT OFF\r\n\r\n");
 8000fde:	4823      	ldr	r0, [pc, #140]	@ (800106c <main+0x254>)
 8000fe0:	f000 faf2 	bl	80015c8 <Debug_Print>

                /* Clear receive buffer */
                rs485_len = 0;
 8000fe4:	4b0f      	ldr	r3, [pc, #60]	@ (8001024 <main+0x20c>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	801a      	strh	r2, [r3, #0]
                memset(rs485_msg, 0, sizeof(rs485_msg));
 8000fea:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000fee:	2100      	movs	r1, #0
 8000ff0:	480d      	ldr	r0, [pc, #52]	@ (8001028 <main+0x210>)
 8000ff2:	f002 fe11 	bl	8003c18 <memset>
            {
 8000ff6:	e00c      	b.n	8001012 <main+0x1fa>
            }
            else
            {
                rs485_msg[rs485_len++] = (char)b;
 8000ff8:	4b0a      	ldr	r3, [pc, #40]	@ (8001024 <main+0x20c>)
 8000ffa:	881b      	ldrh	r3, [r3, #0]
 8000ffc:	1c5a      	adds	r2, r3, #1
 8000ffe:	b291      	uxth	r1, r2
 8001000:	4a08      	ldr	r2, [pc, #32]	@ (8001024 <main+0x20c>)
 8001002:	8011      	strh	r1, [r2, #0]
 8001004:	461a      	mov	r2, r3
 8001006:	f897 1153 	ldrb.w	r1, [r7, #339]	@ 0x153
 800100a:	4b07      	ldr	r3, [pc, #28]	@ (8001028 <main+0x210>)
 800100c:	5499      	strb	r1, [r3, r2]
 800100e:	e724      	b.n	8000e5a <main+0x42>
            if (b == '\r') continue;
 8001010:	bf00      	nop
    {
 8001012:	e722      	b.n	8000e5a <main+0x42>
 8001014:	0800452c 	.word	0x0800452c
 8001018:	08004560 	.word	0x08004560
 800101c:	20002090 	.word	0x20002090
 8001020:	40020000 	.word	0x40020000
 8001024:	200032b4 	.word	0x200032b4
 8001028:	200031b4 	.word	0x200031b4
 800102c:	08004578 	.word	0x08004578
 8001030:	08004580 	.word	0x08004580
 8001034:	08004584 	.word	0x08004584
 8001038:	200031b0 	.word	0x200031b0
 800103c:	08004764 	.word	0x08004764
 8001040:	0800475c 	.word	0x0800475c
 8001044:	08004754 	.word	0x08004754
 8001048:	0800474c 	.word	0x0800474c
 800104c:	200021b0 	.word	0x200021b0
 8001050:	080045a4 	.word	0x080045a4
 8001054:	40020800 	.word	0x40020800
 8001058:	080045d4 	.word	0x080045d4
 800105c:	080045e0 	.word	0x080045e0
 8001060:	080045f8 	.word	0x080045f8
 8001064:	08004608 	.word	0x08004608
 8001068:	08004618 	.word	0x08004618
 800106c:	08004630 	.word	0x08004630

08001070 <SystemClock_Config>:
    }
}

/* System Clock config: use HSI 16 MHz, no PLL */
void SystemClock_Config(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b094      	sub	sp, #80	@ 0x50
 8001074:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef osc = {0};
 8001076:	f107 031c 	add.w	r3, r7, #28
 800107a:	2234      	movs	r2, #52	@ 0x34
 800107c:	2100      	movs	r1, #0
 800107e:	4618      	mov	r0, r3
 8001080:	f002 fdca 	bl	8003c18 <memset>
    RCC_ClkInitTypeDef clk = {0};
 8001084:	f107 0308 	add.w	r3, r7, #8
 8001088:	2200      	movs	r2, #0
 800108a:	601a      	str	r2, [r3, #0]
 800108c:	605a      	str	r2, [r3, #4]
 800108e:	609a      	str	r2, [r3, #8]
 8001090:	60da      	str	r2, [r3, #12]
 8001092:	611a      	str	r2, [r3, #16]

    __HAL_RCC_PWR_CLK_ENABLE();
 8001094:	2300      	movs	r3, #0
 8001096:	607b      	str	r3, [r7, #4]
 8001098:	4b1e      	ldr	r3, [pc, #120]	@ (8001114 <SystemClock_Config+0xa4>)
 800109a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800109c:	4a1d      	ldr	r2, [pc, #116]	@ (8001114 <SystemClock_Config+0xa4>)
 800109e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010a2:	6413      	str	r3, [r2, #64]	@ 0x40
 80010a4:	4b1b      	ldr	r3, [pc, #108]	@ (8001114 <SystemClock_Config+0xa4>)
 80010a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010ac:	607b      	str	r3, [r7, #4]
 80010ae:	687b      	ldr	r3, [r7, #4]
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80010b0:	2300      	movs	r3, #0
 80010b2:	603b      	str	r3, [r7, #0]
 80010b4:	4b18      	ldr	r3, [pc, #96]	@ (8001118 <SystemClock_Config+0xa8>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80010bc:	4a16      	ldr	r2, [pc, #88]	@ (8001118 <SystemClock_Config+0xa8>)
 80010be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80010c2:	6013      	str	r3, [r2, #0]
 80010c4:	4b14      	ldr	r3, [pc, #80]	@ (8001118 <SystemClock_Config+0xa8>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80010cc:	603b      	str	r3, [r7, #0]
 80010ce:	683b      	ldr	r3, [r7, #0]

    osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010d0:	2302      	movs	r3, #2
 80010d2:	61fb      	str	r3, [r7, #28]
    osc.HSIState = RCC_HSI_ON;
 80010d4:	2301      	movs	r3, #1
 80010d6:	62bb      	str	r3, [r7, #40]	@ 0x28
    osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010d8:	2310      	movs	r3, #16
 80010da:	62fb      	str	r3, [r7, #44]	@ 0x2c
    osc.PLL.PLLState = RCC_PLL_NONE;
 80010dc:	2300      	movs	r3, #0
 80010de:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_RCC_OscConfig(&osc);
 80010e0:	f107 031c 	add.w	r3, r7, #28
 80010e4:	4618      	mov	r0, r3
 80010e6:	f001 fb37 	bl	8002758 <HAL_RCC_OscConfig>

    clk.ClockType = RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 80010ea:	230f      	movs	r3, #15
 80010ec:	60bb      	str	r3, [r7, #8]
    clk.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80010ee:	2300      	movs	r3, #0
 80010f0:	60fb      	str	r3, [r7, #12]
    clk.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010f2:	2300      	movs	r3, #0
 80010f4:	613b      	str	r3, [r7, #16]
    clk.APB1CLKDivider = RCC_HCLK_DIV1;
 80010f6:	2300      	movs	r3, #0
 80010f8:	617b      	str	r3, [r7, #20]
    clk.APB2CLKDivider = RCC_HCLK_DIV1;
 80010fa:	2300      	movs	r3, #0
 80010fc:	61bb      	str	r3, [r7, #24]

    HAL_RCC_ClockConfig(&clk, FLASH_LATENCY_0);
 80010fe:	f107 0308 	add.w	r3, r7, #8
 8001102:	2100      	movs	r1, #0
 8001104:	4618      	mov	r0, r3
 8001106:	f000 ffdd 	bl	80020c4 <HAL_RCC_ClockConfig>
}
 800110a:	bf00      	nop
 800110c:	3750      	adds	r7, #80	@ 0x50
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	40023800 	.word	0x40023800
 8001118:	40007000 	.word	0x40007000

0800111c <Debug_PrintClocks>:

void Debug_PrintClocks(void)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b0a2      	sub	sp, #136	@ 0x88
 8001120:	af02      	add	r7, sp, #8
    char buf[100];
    uint32_t sysclk = HAL_RCC_GetSysClockFreq();
 8001122:	f001 f8e9 	bl	80022f8 <HAL_RCC_GetSysClockFreq>
 8001126:	67b8      	str	r0, [r7, #120]	@ 0x78
    uint32_t hclk = HAL_RCC_GetHCLKFreq();
 8001128:	f001 f8b2 	bl	8002290 <HAL_RCC_GetHCLKFreq>
 800112c:	6778      	str	r0, [r7, #116]	@ 0x74
    uint32_t pclk1 = HAL_RCC_GetPCLK1Freq();
 800112e:	f001 f8bb 	bl	80022a8 <HAL_RCC_GetPCLK1Freq>
 8001132:	6738      	str	r0, [r7, #112]	@ 0x70

    uint32_t tim_clk = pclk1;
 8001134:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001136:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if ((RCC->CFGR & RCC_CFGR_PPRE1) != RCC_CFGR_PPRE1_DIV1) {
 8001138:	4b21      	ldr	r3, [pc, #132]	@ (80011c0 <Debug_PrintClocks+0xa4>)
 800113a:	689b      	ldr	r3, [r3, #8]
 800113c:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8001140:	2b00      	cmp	r3, #0
 8001142:	d002      	beq.n	800114a <Debug_PrintClocks+0x2e>
        tim_clk = pclk1 * 2;
 8001144:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001146:	005b      	lsls	r3, r3, #1
 8001148:	67fb      	str	r3, [r7, #124]	@ 0x7c
    }

    snprintf(buf, sizeof(buf), "SYSCLK: %lu Hz\r\n", sysclk);
 800114a:	1d38      	adds	r0, r7, #4
 800114c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800114e:	4a1d      	ldr	r2, [pc, #116]	@ (80011c4 <Debug_PrintClocks+0xa8>)
 8001150:	2164      	movs	r1, #100	@ 0x64
 8001152:	f002 fd2b 	bl	8003bac <sniprintf>
    Debug_Print(buf);
 8001156:	1d3b      	adds	r3, r7, #4
 8001158:	4618      	mov	r0, r3
 800115a:	f000 fa35 	bl	80015c8 <Debug_Print>
    snprintf(buf, sizeof(buf), "HCLK: %lu Hz\r\n", hclk);
 800115e:	1d38      	adds	r0, r7, #4
 8001160:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001162:	4a19      	ldr	r2, [pc, #100]	@ (80011c8 <Debug_PrintClocks+0xac>)
 8001164:	2164      	movs	r1, #100	@ 0x64
 8001166:	f002 fd21 	bl	8003bac <sniprintf>
    Debug_Print(buf);
 800116a:	1d3b      	adds	r3, r7, #4
 800116c:	4618      	mov	r0, r3
 800116e:	f000 fa2b 	bl	80015c8 <Debug_Print>
    snprintf(buf, sizeof(buf), "PCLK1: %lu Hz, TIM3 clk: %lu Hz\r\n", pclk1, tim_clk);
 8001172:	1d38      	adds	r0, r7, #4
 8001174:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001176:	9300      	str	r3, [sp, #0]
 8001178:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800117a:	4a14      	ldr	r2, [pc, #80]	@ (80011cc <Debug_PrintClocks+0xb0>)
 800117c:	2164      	movs	r1, #100	@ 0x64
 800117e:	f002 fd15 	bl	8003bac <sniprintf>
    Debug_Print(buf);
 8001182:	1d3b      	adds	r3, r7, #4
 8001184:	4618      	mov	r0, r3
 8001186:	f000 fa1f 	bl	80015c8 <Debug_Print>

    uint32_t period = TIM3->ARR + 1;
 800118a:	4b11      	ldr	r3, [pc, #68]	@ (80011d0 <Debug_PrintClocks+0xb4>)
 800118c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800118e:	3301      	adds	r3, #1
 8001190:	66fb      	str	r3, [r7, #108]	@ 0x6c
    uint32_t actual_rate = tim_clk / period;
 8001192:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8001194:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001196:	fbb2 f3f3 	udiv	r3, r2, r3
 800119a:	66bb      	str	r3, [r7, #104]	@ 0x68
    snprintf(buf, sizeof(buf), "TIM3 ARR: %lu, Sample rate: %lu Hz\r\n", TIM3->ARR, actual_rate);
 800119c:	4b0c      	ldr	r3, [pc, #48]	@ (80011d0 <Debug_PrintClocks+0xb4>)
 800119e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80011a0:	1d38      	adds	r0, r7, #4
 80011a2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80011a4:	9300      	str	r3, [sp, #0]
 80011a6:	4613      	mov	r3, r2
 80011a8:	4a0a      	ldr	r2, [pc, #40]	@ (80011d4 <Debug_PrintClocks+0xb8>)
 80011aa:	2164      	movs	r1, #100	@ 0x64
 80011ac:	f002 fcfe 	bl	8003bac <sniprintf>
    Debug_Print(buf);
 80011b0:	1d3b      	adds	r3, r7, #4
 80011b2:	4618      	mov	r0, r3
 80011b4:	f000 fa08 	bl	80015c8 <Debug_Print>
}
 80011b8:	bf00      	nop
 80011ba:	3780      	adds	r7, #128	@ 0x80
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}
 80011c0:	40023800 	.word	0x40023800
 80011c4:	0800463c 	.word	0x0800463c
 80011c8:	08004650 	.word	0x08004650
 80011cc:	08004660 	.word	0x08004660
 80011d0:	40000400 	.word	0x40000400
 80011d4:	08004684 	.word	0x08004684

080011d8 <GPIO_Init>:

/* GPIO init - WITH PA15 JTAG RELEASE */
void GPIO_Init(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b088      	sub	sp, #32
 80011dc:	af00      	add	r7, sp, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011de:	2300      	movs	r3, #0
 80011e0:	60bb      	str	r3, [r7, #8]
 80011e2:	4b4c      	ldr	r3, [pc, #304]	@ (8001314 <GPIO_Init+0x13c>)
 80011e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011e6:	4a4b      	ldr	r2, [pc, #300]	@ (8001314 <GPIO_Init+0x13c>)
 80011e8:	f043 0301 	orr.w	r3, r3, #1
 80011ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80011ee:	4b49      	ldr	r3, [pc, #292]	@ (8001314 <GPIO_Init+0x13c>)
 80011f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011f2:	f003 0301 	and.w	r3, r3, #1
 80011f6:	60bb      	str	r3, [r7, #8]
 80011f8:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011fa:	2300      	movs	r3, #0
 80011fc:	607b      	str	r3, [r7, #4]
 80011fe:	4b45      	ldr	r3, [pc, #276]	@ (8001314 <GPIO_Init+0x13c>)
 8001200:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001202:	4a44      	ldr	r2, [pc, #272]	@ (8001314 <GPIO_Init+0x13c>)
 8001204:	f043 0304 	orr.w	r3, r3, #4
 8001208:	6313      	str	r3, [r2, #48]	@ 0x30
 800120a:	4b42      	ldr	r3, [pc, #264]	@ (8001314 <GPIO_Init+0x13c>)
 800120c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800120e:	f003 0304 	and.w	r3, r3, #4
 8001212:	607b      	str	r3, [r7, #4]
 8001214:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001216:	2300      	movs	r3, #0
 8001218:	603b      	str	r3, [r7, #0]
 800121a:	4b3e      	ldr	r3, [pc, #248]	@ (8001314 <GPIO_Init+0x13c>)
 800121c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800121e:	4a3d      	ldr	r2, [pc, #244]	@ (8001314 <GPIO_Init+0x13c>)
 8001220:	f043 0302 	orr.w	r3, r3, #2
 8001224:	6313      	str	r3, [r2, #48]	@ 0x30
 8001226:	4b3b      	ldr	r3, [pc, #236]	@ (8001314 <GPIO_Init+0x13c>)
 8001228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800122a:	f003 0302 	and.w	r3, r3, #2
 800122e:	603b      	str	r3, [r7, #0]
 8001230:	683b      	ldr	r3, [r7, #0]
     * On STM32F4, simply configuring PA15 as GPIO output will release it from JTAG
     * SWD (PA13/PA14) remains available for debugging
     * No special AFIO remapping needed (that's STM32F1 only)
     */

    GPIO_InitTypeDef g = {0};
 8001232:	f107 030c 	add.w	r3, r7, #12
 8001236:	2200      	movs	r2, #0
 8001238:	601a      	str	r2, [r3, #0]
 800123a:	605a      	str	r2, [r3, #4]
 800123c:	609a      	str	r2, [r3, #8]
 800123e:	60da      	str	r2, [r3, #12]
 8001240:	611a      	str	r2, [r3, #16]

    /* RS485 RE/DE (PC0, PC2) */
    g.Pin = RS485_RE_Pin | RS485_DE_Pin;
 8001242:	2305      	movs	r3, #5
 8001244:	60fb      	str	r3, [r7, #12]
    g.Mode = GPIO_MODE_OUTPUT_PP;
 8001246:	2301      	movs	r3, #1
 8001248:	613b      	str	r3, [r7, #16]
    g.Pull = GPIO_NOPULL;
 800124a:	2300      	movs	r3, #0
 800124c:	617b      	str	r3, [r7, #20]
    g.Speed = GPIO_SPEED_FREQ_LOW;
 800124e:	2300      	movs	r3, #0
 8001250:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(RS485_RE_GPIO_Port, &g);
 8001252:	f107 030c 	add.w	r3, r7, #12
 8001256:	4619      	mov	r1, r3
 8001258:	482f      	ldr	r0, [pc, #188]	@ (8001318 <GPIO_Init+0x140>)
 800125a:	f000 fd6b 	bl	8001d34 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(RS485_RE_GPIO_Port, RS485_RE_Pin, GPIO_PIN_RESET);
 800125e:	2200      	movs	r2, #0
 8001260:	2101      	movs	r1, #1
 8001262:	482d      	ldr	r0, [pc, #180]	@ (8001318 <GPIO_Init+0x140>)
 8001264:	f000 fefa 	bl	800205c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(RS485_DE_GPIO_Port, RS485_DE_Pin, GPIO_PIN_RESET);
 8001268:	2200      	movs	r2, #0
 800126a:	2104      	movs	r1, #4
 800126c:	482a      	ldr	r0, [pc, #168]	@ (8001318 <GPIO_Init+0x140>)
 800126e:	f000 fef5 	bl	800205c <HAL_GPIO_WritePin>
     * - MSB_Pin   = PA? (bit 3, largest weight)
     *
     * If using PA15, it should be automatically released from JTAG
     * when configured as GPIO output on STM32F4
     */
    g.Pin = LSB_Pin | BIT_1_Pin | BIT_2_Pin | MSB_Pin;
 8001272:	f248 0352 	movw	r3, #32850	@ 0x8052
 8001276:	60fb      	str	r3, [r7, #12]
    g.Mode = GPIO_MODE_OUTPUT_PP;
 8001278:	2301      	movs	r3, #1
 800127a:	613b      	str	r3, [r7, #16]
    g.Pull = GPIO_NOPULL;
 800127c:	2300      	movs	r3, #0
 800127e:	617b      	str	r3, [r7, #20]
    g.Speed = GPIO_SPEED_FREQ_VERY_HIGH;  /* Fastest for clean transitions */
 8001280:	2303      	movs	r3, #3
 8001282:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LSB_GPIO_Port, &g);
 8001284:	f107 030c 	add.w	r3, r7, #12
 8001288:	4619      	mov	r1, r3
 800128a:	4824      	ldr	r0, [pc, #144]	@ (800131c <GPIO_Init+0x144>)
 800128c:	f000 fd52 	bl	8001d34 <HAL_GPIO_Init>

    /* Initialize DAC to mid-level (8) */
    HAL_GPIO_WritePin(LSB_GPIO_Port, LSB_Pin, GPIO_PIN_RESET);      /* bit 0 = 0 */
 8001290:	2200      	movs	r2, #0
 8001292:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001296:	4821      	ldr	r0, [pc, #132]	@ (800131c <GPIO_Init+0x144>)
 8001298:	f000 fee0 	bl	800205c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(BIT_1_GPIO_Port, BIT_1_Pin, GPIO_PIN_RESET);  /* bit 1 = 0 */
 800129c:	2200      	movs	r2, #0
 800129e:	2102      	movs	r1, #2
 80012a0:	481e      	ldr	r0, [pc, #120]	@ (800131c <GPIO_Init+0x144>)
 80012a2:	f000 fedb 	bl	800205c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(BIT_2_GPIO_Port, BIT_2_Pin, GPIO_PIN_RESET);  /* bit 2 = 0 */
 80012a6:	2200      	movs	r2, #0
 80012a8:	2110      	movs	r1, #16
 80012aa:	481c      	ldr	r0, [pc, #112]	@ (800131c <GPIO_Init+0x144>)
 80012ac:	f000 fed6 	bl	800205c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(MSB_GPIO_Port, MSB_Pin, GPIO_PIN_SET);        /* bit 3 = 1 */
 80012b0:	2201      	movs	r2, #1
 80012b2:	2140      	movs	r1, #64	@ 0x40
 80012b4:	4819      	ldr	r0, [pc, #100]	@ (800131c <GPIO_Init+0x144>)
 80012b6:	f000 fed1 	bl	800205c <HAL_GPIO_WritePin>
    /* This sets DAC to 8 (0b1000) = mid-level */

    /* PTT (PC9) */
    g.Pin = PTT_UHF_Pin;
 80012ba:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80012be:	60fb      	str	r3, [r7, #12]
    g.Mode = GPIO_MODE_OUTPUT_PP;
 80012c0:	2301      	movs	r3, #1
 80012c2:	613b      	str	r3, [r7, #16]
    g.Pull = GPIO_NOPULL;
 80012c4:	2300      	movs	r3, #0
 80012c6:	617b      	str	r3, [r7, #20]
    g.Speed = GPIO_SPEED_FREQ_LOW;
 80012c8:	2300      	movs	r3, #0
 80012ca:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(PTT_UHF_GPIO_Port, &g);
 80012cc:	f107 030c 	add.w	r3, r7, #12
 80012d0:	4619      	mov	r1, r3
 80012d2:	4811      	ldr	r0, [pc, #68]	@ (8001318 <GPIO_Init+0x140>)
 80012d4:	f000 fd2e 	bl	8001d34 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(PTT_UHF_GPIO_Port, PTT_UHF_Pin, GPIO_PIN_RESET);
 80012d8:	2200      	movs	r2, #0
 80012da:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80012de:	480e      	ldr	r0, [pc, #56]	@ (8001318 <GPIO_Init+0x140>)
 80012e0:	f000 febc 	bl	800205c <HAL_GPIO_WritePin>

    /* LD2 */
    g.Pin = LD2_Pin;
 80012e4:	2320      	movs	r3, #32
 80012e6:	60fb      	str	r3, [r7, #12]
    g.Mode = GPIO_MODE_OUTPUT_PP;
 80012e8:	2301      	movs	r3, #1
 80012ea:	613b      	str	r3, [r7, #16]
    g.Pull = GPIO_NOPULL;
 80012ec:	2300      	movs	r3, #0
 80012ee:	617b      	str	r3, [r7, #20]
    g.Speed = GPIO_SPEED_FREQ_LOW;
 80012f0:	2300      	movs	r3, #0
 80012f2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LD2_GPIO_Port, &g);
 80012f4:	f107 030c 	add.w	r3, r7, #12
 80012f8:	4619      	mov	r1, r3
 80012fa:	4808      	ldr	r0, [pc, #32]	@ (800131c <GPIO_Init+0x144>)
 80012fc:	f000 fd1a 	bl	8001d34 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001300:	2200      	movs	r2, #0
 8001302:	2120      	movs	r1, #32
 8001304:	4805      	ldr	r0, [pc, #20]	@ (800131c <GPIO_Init+0x144>)
 8001306:	f000 fea9 	bl	800205c <HAL_GPIO_WritePin>
}
 800130a:	bf00      	nop
 800130c:	3720      	adds	r7, #32
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	40023800 	.word	0x40023800
 8001318:	40020800 	.word	0x40020800
 800131c:	40020000 	.word	0x40020000

08001320 <USART2_Init>:

/* USART2 debug init (PA2 TX, PA3 RX) */
void USART2_Init(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b086      	sub	sp, #24
 8001324:	af00      	add	r7, sp, #0
    __HAL_RCC_USART2_CLK_ENABLE();
 8001326:	2300      	movs	r3, #0
 8001328:	603b      	str	r3, [r7, #0]
 800132a:	4b1f      	ldr	r3, [pc, #124]	@ (80013a8 <USART2_Init+0x88>)
 800132c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800132e:	4a1e      	ldr	r2, [pc, #120]	@ (80013a8 <USART2_Init+0x88>)
 8001330:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001334:	6413      	str	r3, [r2, #64]	@ 0x40
 8001336:	4b1c      	ldr	r3, [pc, #112]	@ (80013a8 <USART2_Init+0x88>)
 8001338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800133a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800133e:	603b      	str	r3, [r7, #0]
 8001340:	683b      	ldr	r3, [r7, #0]

    GPIO_InitTypeDef g = {0};
 8001342:	1d3b      	adds	r3, r7, #4
 8001344:	2200      	movs	r2, #0
 8001346:	601a      	str	r2, [r3, #0]
 8001348:	605a      	str	r2, [r3, #4]
 800134a:	609a      	str	r2, [r3, #8]
 800134c:	60da      	str	r2, [r3, #12]
 800134e:	611a      	str	r2, [r3, #16]
    g.Pin = USART_TX_Pin | USART_RX_Pin;
 8001350:	230c      	movs	r3, #12
 8001352:	607b      	str	r3, [r7, #4]
    g.Mode = GPIO_MODE_AF_PP;
 8001354:	2302      	movs	r3, #2
 8001356:	60bb      	str	r3, [r7, #8]
    g.Pull = GPIO_PULLUP;
 8001358:	2301      	movs	r3, #1
 800135a:	60fb      	str	r3, [r7, #12]
    g.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800135c:	2303      	movs	r3, #3
 800135e:	613b      	str	r3, [r7, #16]
    g.Alternate = GPIO_AF7_USART2;
 8001360:	2307      	movs	r3, #7
 8001362:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(USART_TX_GPIO_Port, &g);
 8001364:	1d3b      	adds	r3, r7, #4
 8001366:	4619      	mov	r1, r3
 8001368:	4810      	ldr	r0, [pc, #64]	@ (80013ac <USART2_Init+0x8c>)
 800136a:	f000 fce3 	bl	8001d34 <HAL_GPIO_Init>

    huart2.Instance = USART2;
 800136e:	4b10      	ldr	r3, [pc, #64]	@ (80013b0 <USART2_Init+0x90>)
 8001370:	4a10      	ldr	r2, [pc, #64]	@ (80013b4 <USART2_Init+0x94>)
 8001372:	601a      	str	r2, [r3, #0]
    huart2.Init.BaudRate = 115200;
 8001374:	4b0e      	ldr	r3, [pc, #56]	@ (80013b0 <USART2_Init+0x90>)
 8001376:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800137a:	605a      	str	r2, [r3, #4]
    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800137c:	4b0c      	ldr	r3, [pc, #48]	@ (80013b0 <USART2_Init+0x90>)
 800137e:	2200      	movs	r2, #0
 8001380:	609a      	str	r2, [r3, #8]
    huart2.Init.StopBits = UART_STOPBITS_1;
 8001382:	4b0b      	ldr	r3, [pc, #44]	@ (80013b0 <USART2_Init+0x90>)
 8001384:	2200      	movs	r2, #0
 8001386:	60da      	str	r2, [r3, #12]
    huart2.Init.Parity = UART_PARITY_NONE;
 8001388:	4b09      	ldr	r3, [pc, #36]	@ (80013b0 <USART2_Init+0x90>)
 800138a:	2200      	movs	r2, #0
 800138c:	611a      	str	r2, [r3, #16]
    huart2.Init.Mode = UART_MODE_TX_RX;
 800138e:	4b08      	ldr	r3, [pc, #32]	@ (80013b0 <USART2_Init+0x90>)
 8001390:	220c      	movs	r2, #12
 8001392:	615a      	str	r2, [r3, #20]
    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001394:	4b06      	ldr	r3, [pc, #24]	@ (80013b0 <USART2_Init+0x90>)
 8001396:	2200      	movs	r2, #0
 8001398:	619a      	str	r2, [r3, #24]
    HAL_UART_Init(&huart2);
 800139a:	4805      	ldr	r0, [pc, #20]	@ (80013b0 <USART2_Init+0x90>)
 800139c:	f001 ff0c 	bl	80031b8 <HAL_UART_Init>
}
 80013a0:	bf00      	nop
 80013a2:	3718      	adds	r7, #24
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	40023800 	.word	0x40023800
 80013ac:	40020000 	.word	0x40020000
 80013b0:	200020d8 	.word	0x200020d8
 80013b4:	40004400 	.word	0x40004400

080013b8 <USART1_Init>:

/* USART1 half-duplex (PA9) */
void USART1_Init(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b086      	sub	sp, #24
 80013bc:	af00      	add	r7, sp, #0
    __HAL_RCC_USART1_CLK_ENABLE();
 80013be:	2300      	movs	r3, #0
 80013c0:	603b      	str	r3, [r7, #0]
 80013c2:	4b20      	ldr	r3, [pc, #128]	@ (8001444 <USART1_Init+0x8c>)
 80013c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013c6:	4a1f      	ldr	r2, [pc, #124]	@ (8001444 <USART1_Init+0x8c>)
 80013c8:	f043 0310 	orr.w	r3, r3, #16
 80013cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80013ce:	4b1d      	ldr	r3, [pc, #116]	@ (8001444 <USART1_Init+0x8c>)
 80013d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013d2:	f003 0310 	and.w	r3, r3, #16
 80013d6:	603b      	str	r3, [r7, #0]
 80013d8:	683b      	ldr	r3, [r7, #0]

    GPIO_InitTypeDef g = {0};
 80013da:	1d3b      	adds	r3, r7, #4
 80013dc:	2200      	movs	r2, #0
 80013de:	601a      	str	r2, [r3, #0]
 80013e0:	605a      	str	r2, [r3, #4]
 80013e2:	609a      	str	r2, [r3, #8]
 80013e4:	60da      	str	r2, [r3, #12]
 80013e6:	611a      	str	r2, [r3, #16]
    g.Pin = USART1_RXTX_Pin;
 80013e8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80013ec:	607b      	str	r3, [r7, #4]
    g.Mode = GPIO_MODE_AF_PP;
 80013ee:	2302      	movs	r3, #2
 80013f0:	60bb      	str	r3, [r7, #8]
    g.Pull = GPIO_PULLUP;
 80013f2:	2301      	movs	r3, #1
 80013f4:	60fb      	str	r3, [r7, #12]
    g.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013f6:	2303      	movs	r3, #3
 80013f8:	613b      	str	r3, [r7, #16]
    g.Alternate = GPIO_AF7_USART1;
 80013fa:	2307      	movs	r3, #7
 80013fc:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(USART1_RXTX_GPIO_Port, &g);
 80013fe:	1d3b      	adds	r3, r7, #4
 8001400:	4619      	mov	r1, r3
 8001402:	4811      	ldr	r0, [pc, #68]	@ (8001448 <USART1_Init+0x90>)
 8001404:	f000 fc96 	bl	8001d34 <HAL_GPIO_Init>

    huart1.Instance = USART1;
 8001408:	4b10      	ldr	r3, [pc, #64]	@ (800144c <USART1_Init+0x94>)
 800140a:	4a11      	ldr	r2, [pc, #68]	@ (8001450 <USART1_Init+0x98>)
 800140c:	601a      	str	r2, [r3, #0]
    huart1.Init.BaudRate = 115200;
 800140e:	4b0f      	ldr	r3, [pc, #60]	@ (800144c <USART1_Init+0x94>)
 8001410:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001414:	605a      	str	r2, [r3, #4]
    huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001416:	4b0d      	ldr	r3, [pc, #52]	@ (800144c <USART1_Init+0x94>)
 8001418:	2200      	movs	r2, #0
 800141a:	609a      	str	r2, [r3, #8]
    huart1.Init.StopBits = UART_STOPBITS_1;
 800141c:	4b0b      	ldr	r3, [pc, #44]	@ (800144c <USART1_Init+0x94>)
 800141e:	2200      	movs	r2, #0
 8001420:	60da      	str	r2, [r3, #12]
    huart1.Init.Parity = UART_PARITY_NONE;
 8001422:	4b0a      	ldr	r3, [pc, #40]	@ (800144c <USART1_Init+0x94>)
 8001424:	2200      	movs	r2, #0
 8001426:	611a      	str	r2, [r3, #16]
    huart1.Init.Mode = UART_MODE_TX_RX;
 8001428:	4b08      	ldr	r3, [pc, #32]	@ (800144c <USART1_Init+0x94>)
 800142a:	220c      	movs	r2, #12
 800142c:	615a      	str	r2, [r3, #20]
    huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800142e:	4b07      	ldr	r3, [pc, #28]	@ (800144c <USART1_Init+0x94>)
 8001430:	2200      	movs	r2, #0
 8001432:	619a      	str	r2, [r3, #24]
    HAL_HalfDuplex_Init(&huart1);
 8001434:	4805      	ldr	r0, [pc, #20]	@ (800144c <USART1_Init+0x94>)
 8001436:	f001 ff0f 	bl	8003258 <HAL_HalfDuplex_Init>
}
 800143a:	bf00      	nop
 800143c:	3718      	adds	r7, #24
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	40023800 	.word	0x40023800
 8001448:	40020000 	.word	0x40020000
 800144c:	20002090 	.word	0x20002090
 8001450:	40011000 	.word	0x40011000

08001454 <USART6_Init>:

/* USART6 for DRA818U (PC6 TX, PC7 RX) */
void USART6_Init(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b086      	sub	sp, #24
 8001458:	af00      	add	r7, sp, #0
    __HAL_RCC_USART6_CLK_ENABLE();
 800145a:	2300      	movs	r3, #0
 800145c:	603b      	str	r3, [r7, #0]
 800145e:	4b1f      	ldr	r3, [pc, #124]	@ (80014dc <USART6_Init+0x88>)
 8001460:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001462:	4a1e      	ldr	r2, [pc, #120]	@ (80014dc <USART6_Init+0x88>)
 8001464:	f043 0320 	orr.w	r3, r3, #32
 8001468:	6453      	str	r3, [r2, #68]	@ 0x44
 800146a:	4b1c      	ldr	r3, [pc, #112]	@ (80014dc <USART6_Init+0x88>)
 800146c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800146e:	f003 0320 	and.w	r3, r3, #32
 8001472:	603b      	str	r3, [r7, #0]
 8001474:	683b      	ldr	r3, [r7, #0]

    GPIO_InitTypeDef g = {0};
 8001476:	1d3b      	adds	r3, r7, #4
 8001478:	2200      	movs	r2, #0
 800147a:	601a      	str	r2, [r3, #0]
 800147c:	605a      	str	r2, [r3, #4]
 800147e:	609a      	str	r2, [r3, #8]
 8001480:	60da      	str	r2, [r3, #12]
 8001482:	611a      	str	r2, [r3, #16]
    g.Pin = USART6_TX_Pin | USART6_RX_Pin;
 8001484:	23c0      	movs	r3, #192	@ 0xc0
 8001486:	607b      	str	r3, [r7, #4]
    g.Mode = GPIO_MODE_AF_PP;
 8001488:	2302      	movs	r3, #2
 800148a:	60bb      	str	r3, [r7, #8]
    g.Pull = GPIO_PULLUP;
 800148c:	2301      	movs	r3, #1
 800148e:	60fb      	str	r3, [r7, #12]
    g.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001490:	2303      	movs	r3, #3
 8001492:	613b      	str	r3, [r7, #16]
    g.Alternate = GPIO_AF8_USART6;
 8001494:	2308      	movs	r3, #8
 8001496:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(USART6_TX_GPIO_Port, &g);
 8001498:	1d3b      	adds	r3, r7, #4
 800149a:	4619      	mov	r1, r3
 800149c:	4810      	ldr	r0, [pc, #64]	@ (80014e0 <USART6_Init+0x8c>)
 800149e:	f000 fc49 	bl	8001d34 <HAL_GPIO_Init>

    huart6.Instance = USART6;
 80014a2:	4b10      	ldr	r3, [pc, #64]	@ (80014e4 <USART6_Init+0x90>)
 80014a4:	4a10      	ldr	r2, [pc, #64]	@ (80014e8 <USART6_Init+0x94>)
 80014a6:	601a      	str	r2, [r3, #0]
    huart6.Init.BaudRate = 9600;
 80014a8:	4b0e      	ldr	r3, [pc, #56]	@ (80014e4 <USART6_Init+0x90>)
 80014aa:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80014ae:	605a      	str	r2, [r3, #4]
    huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80014b0:	4b0c      	ldr	r3, [pc, #48]	@ (80014e4 <USART6_Init+0x90>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	609a      	str	r2, [r3, #8]
    huart6.Init.StopBits = UART_STOPBITS_1;
 80014b6:	4b0b      	ldr	r3, [pc, #44]	@ (80014e4 <USART6_Init+0x90>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	60da      	str	r2, [r3, #12]
    huart6.Init.Parity = UART_PARITY_NONE;
 80014bc:	4b09      	ldr	r3, [pc, #36]	@ (80014e4 <USART6_Init+0x90>)
 80014be:	2200      	movs	r2, #0
 80014c0:	611a      	str	r2, [r3, #16]
    huart6.Init.Mode = UART_MODE_TX_RX;
 80014c2:	4b08      	ldr	r3, [pc, #32]	@ (80014e4 <USART6_Init+0x90>)
 80014c4:	220c      	movs	r2, #12
 80014c6:	615a      	str	r2, [r3, #20]
    huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014c8:	4b06      	ldr	r3, [pc, #24]	@ (80014e4 <USART6_Init+0x90>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	619a      	str	r2, [r3, #24]
    HAL_UART_Init(&huart6);
 80014ce:	4805      	ldr	r0, [pc, #20]	@ (80014e4 <USART6_Init+0x90>)
 80014d0:	f001 fe72 	bl	80031b8 <HAL_UART_Init>
}
 80014d4:	bf00      	nop
 80014d6:	3718      	adds	r7, #24
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	40023800 	.word	0x40023800
 80014e0:	40020800 	.word	0x40020800
 80014e4:	20002120 	.word	0x20002120
 80014e8:	40011400 	.word	0x40011400

080014ec <TIM3_Init>:

/* TIM3 init: 9600 Hz sample rate for AFSK1200 */
void TIM3_Init(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b084      	sub	sp, #16
 80014f0:	af00      	add	r7, sp, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 80014f2:	2300      	movs	r3, #0
 80014f4:	603b      	str	r3, [r7, #0]
 80014f6:	4b28      	ldr	r3, [pc, #160]	@ (8001598 <TIM3_Init+0xac>)
 80014f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014fa:	4a27      	ldr	r2, [pc, #156]	@ (8001598 <TIM3_Init+0xac>)
 80014fc:	f043 0302 	orr.w	r3, r3, #2
 8001500:	6413      	str	r3, [r2, #64]	@ 0x40
 8001502:	4b25      	ldr	r3, [pc, #148]	@ (8001598 <TIM3_Init+0xac>)
 8001504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001506:	f003 0302 	and.w	r3, r3, #2
 800150a:	603b      	str	r3, [r7, #0]
 800150c:	683b      	ldr	r3, [r7, #0]

    htim3.Instance = TIM3;
 800150e:	4b23      	ldr	r3, [pc, #140]	@ (800159c <TIM3_Init+0xb0>)
 8001510:	4a23      	ldr	r2, [pc, #140]	@ (80015a0 <TIM3_Init+0xb4>)
 8001512:	601a      	str	r2, [r3, #0]

    uint32_t pclk1 = HAL_RCC_GetPCLK1Freq();
 8001514:	f000 fec8 	bl	80022a8 <HAL_RCC_GetPCLK1Freq>
 8001518:	6078      	str	r0, [r7, #4]
    uint32_t tim_clk = pclk1;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	60fb      	str	r3, [r7, #12]
    if ((RCC->CFGR & RCC_CFGR_PPRE1) != RCC_CFGR_PPRE1_DIV1) {
 800151e:	4b1e      	ldr	r3, [pc, #120]	@ (8001598 <TIM3_Init+0xac>)
 8001520:	689b      	ldr	r3, [r3, #8]
 8001522:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8001526:	2b00      	cmp	r3, #0
 8001528:	d002      	beq.n	8001530 <TIM3_Init+0x44>
        tim_clk = pclk1 * 2;
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	005b      	lsls	r3, r3, #1
 800152e:	60fb      	str	r3, [r7, #12]
    }

    /* Calculate period for 9600 Hz with rounding */
    uint32_t period = (tim_clk + 4800) / 9600;
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	f503 5396 	add.w	r3, r3, #4800	@ 0x12c0
 8001536:	4a1b      	ldr	r2, [pc, #108]	@ (80015a4 <TIM3_Init+0xb8>)
 8001538:	fba2 2303 	umull	r2, r3, r2, r3
 800153c:	0a9b      	lsrs	r3, r3, #10
 800153e:	60bb      	str	r3, [r7, #8]
    if (period < 1) period = 1;
 8001540:	68bb      	ldr	r3, [r7, #8]
 8001542:	2b00      	cmp	r3, #0
 8001544:	d101      	bne.n	800154a <TIM3_Init+0x5e>
 8001546:	2301      	movs	r3, #1
 8001548:	60bb      	str	r3, [r7, #8]

    htim3.Init.Prescaler = 0;
 800154a:	4b14      	ldr	r3, [pc, #80]	@ (800159c <TIM3_Init+0xb0>)
 800154c:	2200      	movs	r2, #0
 800154e:	605a      	str	r2, [r3, #4]
    htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001550:	4b12      	ldr	r3, [pc, #72]	@ (800159c <TIM3_Init+0xb0>)
 8001552:	2200      	movs	r2, #0
 8001554:	609a      	str	r2, [r3, #8]
    htim3.Init.Period = period - 1;
 8001556:	68bb      	ldr	r3, [r7, #8]
 8001558:	3b01      	subs	r3, #1
 800155a:	4a10      	ldr	r2, [pc, #64]	@ (800159c <TIM3_Init+0xb0>)
 800155c:	60d3      	str	r3, [r2, #12]
    htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800155e:	4b0f      	ldr	r3, [pc, #60]	@ (800159c <TIM3_Init+0xb0>)
 8001560:	2200      	movs	r2, #0
 8001562:	611a      	str	r2, [r3, #16]
    htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001564:	4b0d      	ldr	r3, [pc, #52]	@ (800159c <TIM3_Init+0xb0>)
 8001566:	2280      	movs	r2, #128	@ 0x80
 8001568:	619a      	str	r2, [r3, #24]
    HAL_TIM_Base_Init(&htim3);
 800156a:	480c      	ldr	r0, [pc, #48]	@ (800159c <TIM3_Init+0xb0>)
 800156c:	f001 fb92 	bl	8002c94 <HAL_TIM_Base_Init>

    __HAL_TIM_CLEAR_FLAG(&htim3, TIM_FLAG_UPDATE);
 8001570:	4b0a      	ldr	r3, [pc, #40]	@ (800159c <TIM3_Init+0xb0>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f06f 0201 	mvn.w	r2, #1
 8001578:	611a      	str	r2, [r3, #16]

    HAL_TIM_Base_Start_IT(&htim3);
 800157a:	4808      	ldr	r0, [pc, #32]	@ (800159c <TIM3_Init+0xb0>)
 800157c:	f001 fbda 	bl	8002d34 <HAL_TIM_Base_Start_IT>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);  /* Highest priority */
 8001580:	2200      	movs	r2, #0
 8001582:	2100      	movs	r1, #0
 8001584:	201d      	movs	r0, #29
 8001586:	f000 fb9e 	bl	8001cc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800158a:	201d      	movs	r0, #29
 800158c:	f000 fbb7 	bl	8001cfe <HAL_NVIC_EnableIRQ>
}
 8001590:	bf00      	nop
 8001592:	3710      	adds	r7, #16
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}
 8001598:	40023800 	.word	0x40023800
 800159c:	20002168 	.word	0x20002168
 80015a0:	40000400 	.word	0x40000400
 80015a4:	1b4e81b5 	.word	0x1b4e81b5

080015a8 <RS485_SetReceive>:

/* RS485 receive mode */
static void RS485_SetReceive(void)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RS485_RE_GPIO_Port, RS485_RE_Pin, GPIO_PIN_RESET);
 80015ac:	2200      	movs	r2, #0
 80015ae:	2101      	movs	r1, #1
 80015b0:	4804      	ldr	r0, [pc, #16]	@ (80015c4 <RS485_SetReceive+0x1c>)
 80015b2:	f000 fd53 	bl	800205c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(RS485_DE_GPIO_Port, RS485_DE_Pin, GPIO_PIN_RESET);
 80015b6:	2200      	movs	r2, #0
 80015b8:	2104      	movs	r1, #4
 80015ba:	4802      	ldr	r0, [pc, #8]	@ (80015c4 <RS485_SetReceive+0x1c>)
 80015bc:	f000 fd4e 	bl	800205c <HAL_GPIO_WritePin>
}
 80015c0:	bf00      	nop
 80015c2:	bd80      	pop	{r7, pc}
 80015c4:	40020800 	.word	0x40020800

080015c8 <Debug_Print>:

/* Debug print */
static void Debug_Print(const char *s)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b082      	sub	sp, #8
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)s, strlen(s), HAL_MAX_DELAY);
 80015d0:	6878      	ldr	r0, [r7, #4]
 80015d2:	f7fe fe1d 	bl	8000210 <strlen>
 80015d6:	4603      	mov	r3, r0
 80015d8:	b29a      	uxth	r2, r3
 80015da:	f04f 33ff 	mov.w	r3, #4294967295
 80015de:	6879      	ldr	r1, [r7, #4]
 80015e0:	4803      	ldr	r0, [pc, #12]	@ (80015f0 <Debug_Print+0x28>)
 80015e2:	f001 fe91 	bl	8003308 <HAL_UART_Transmit>
}
 80015e6:	bf00      	nop
 80015e8:	3708      	adds	r7, #8
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	200020d8 	.word	0x200020d8

080015f4 <DRA_Send>:

/* DRA818U helpers */
void DRA_Send(const char *s)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b082      	sub	sp, #8
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart6, (uint8_t*)s, strlen(s), HAL_MAX_DELAY);
 80015fc:	6878      	ldr	r0, [r7, #4]
 80015fe:	f7fe fe07 	bl	8000210 <strlen>
 8001602:	4603      	mov	r3, r0
 8001604:	b29a      	uxth	r2, r3
 8001606:	f04f 33ff 	mov.w	r3, #4294967295
 800160a:	6879      	ldr	r1, [r7, #4]
 800160c:	4806      	ldr	r0, [pc, #24]	@ (8001628 <DRA_Send+0x34>)
 800160e:	f001 fe7b 	bl	8003308 <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart6, (uint8_t*)"\r\n", 2, HAL_MAX_DELAY);
 8001612:	f04f 33ff 	mov.w	r3, #4294967295
 8001616:	2202      	movs	r2, #2
 8001618:	4904      	ldr	r1, [pc, #16]	@ (800162c <DRA_Send+0x38>)
 800161a:	4803      	ldr	r0, [pc, #12]	@ (8001628 <DRA_Send+0x34>)
 800161c:	f001 fe74 	bl	8003308 <HAL_UART_Transmit>
}
 8001620:	bf00      	nop
 8001622:	3708      	adds	r7, #8
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}
 8001628:	20002120 	.word	0x20002120
 800162c:	08004580 	.word	0x08004580

08001630 <DRA_Init>:

void DRA_Init(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	af00      	add	r7, sp, #0
    Debug_Print("Configuring DRA818U...\r\n");
 8001634:	480f      	ldr	r0, [pc, #60]	@ (8001674 <DRA_Init+0x44>)
 8001636:	f7ff ffc7 	bl	80015c8 <Debug_Print>
    HAL_Delay(500);
 800163a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800163e:	f000 fa43 	bl	8001ac8 <HAL_Delay>

    DRA_Send("AT+DMOCONNECT");
 8001642:	480d      	ldr	r0, [pc, #52]	@ (8001678 <DRA_Init+0x48>)
 8001644:	f7ff ffd6 	bl	80015f4 <DRA_Send>
    HAL_Delay(300);
 8001648:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800164c:	f000 fa3c 	bl	8001ac8 <HAL_Delay>

    /* 435.2480 MHz, no CTCSS, squelch 0 */
    DRA_Send("AT+DMOSETGROUP=0,435.2480,435.2480,0000,0,0000");
 8001650:	480a      	ldr	r0, [pc, #40]	@ (800167c <DRA_Init+0x4c>)
 8001652:	f7ff ffcf 	bl	80015f4 <DRA_Send>
    HAL_Delay(300);
 8001656:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800165a:	f000 fa35 	bl	8001ac8 <HAL_Delay>

    DRA_Send("AT+DMOSETVOLUME=8");
 800165e:	4808      	ldr	r0, [pc, #32]	@ (8001680 <DRA_Init+0x50>)
 8001660:	f7ff ffc8 	bl	80015f4 <DRA_Send>
    HAL_Delay(200);
 8001664:	20c8      	movs	r0, #200	@ 0xc8
 8001666:	f000 fa2f 	bl	8001ac8 <HAL_Delay>

    Debug_Print("DRA818U @ 435.2480 MHz ready\r\n");
 800166a:	4806      	ldr	r0, [pc, #24]	@ (8001684 <DRA_Init+0x54>)
 800166c:	f7ff ffac 	bl	80015c8 <Debug_Print>
}
 8001670:	bf00      	nop
 8001672:	bd80      	pop	{r7, pc}
 8001674:	080046ac 	.word	0x080046ac
 8001678:	080046c8 	.word	0x080046c8
 800167c:	080046d8 	.word	0x080046d8
 8001680:	08004708 	.word	0x08004708
 8001684:	0800471c 	.word	0x0800471c

08001688 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800168e:	2300      	movs	r3, #0
 8001690:	607b      	str	r3, [r7, #4]
 8001692:	4b10      	ldr	r3, [pc, #64]	@ (80016d4 <HAL_MspInit+0x4c>)
 8001694:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001696:	4a0f      	ldr	r2, [pc, #60]	@ (80016d4 <HAL_MspInit+0x4c>)
 8001698:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800169c:	6453      	str	r3, [r2, #68]	@ 0x44
 800169e:	4b0d      	ldr	r3, [pc, #52]	@ (80016d4 <HAL_MspInit+0x4c>)
 80016a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016a6:	607b      	str	r3, [r7, #4]
 80016a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016aa:	2300      	movs	r3, #0
 80016ac:	603b      	str	r3, [r7, #0]
 80016ae:	4b09      	ldr	r3, [pc, #36]	@ (80016d4 <HAL_MspInit+0x4c>)
 80016b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016b2:	4a08      	ldr	r2, [pc, #32]	@ (80016d4 <HAL_MspInit+0x4c>)
 80016b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80016ba:	4b06      	ldr	r3, [pc, #24]	@ (80016d4 <HAL_MspInit+0x4c>)
 80016bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016c2:	603b      	str	r3, [r7, #0]
 80016c4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80016c6:	2007      	movs	r0, #7
 80016c8:	f000 faf2 	bl	8001cb0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016cc:	bf00      	nop
 80016ce:	3708      	adds	r7, #8
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bd80      	pop	{r7, pc}
 80016d4:	40023800 	.word	0x40023800

080016d8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b084      	sub	sp, #16
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	4a0e      	ldr	r2, [pc, #56]	@ (8001720 <HAL_TIM_Base_MspInit+0x48>)
 80016e6:	4293      	cmp	r3, r2
 80016e8:	d115      	bne.n	8001716 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80016ea:	2300      	movs	r3, #0
 80016ec:	60fb      	str	r3, [r7, #12]
 80016ee:	4b0d      	ldr	r3, [pc, #52]	@ (8001724 <HAL_TIM_Base_MspInit+0x4c>)
 80016f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016f2:	4a0c      	ldr	r2, [pc, #48]	@ (8001724 <HAL_TIM_Base_MspInit+0x4c>)
 80016f4:	f043 0302 	orr.w	r3, r3, #2
 80016f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80016fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001724 <HAL_TIM_Base_MspInit+0x4c>)
 80016fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016fe:	f003 0302 	and.w	r3, r3, #2
 8001702:	60fb      	str	r3, [r7, #12]
 8001704:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001706:	2200      	movs	r2, #0
 8001708:	2100      	movs	r1, #0
 800170a:	201d      	movs	r0, #29
 800170c:	f000 fadb 	bl	8001cc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001710:	201d      	movs	r0, #29
 8001712:	f000 faf4 	bl	8001cfe <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001716:	bf00      	nop
 8001718:	3710      	adds	r7, #16
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	40000400 	.word	0x40000400
 8001724:	40023800 	.word	0x40023800

08001728 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b08e      	sub	sp, #56	@ 0x38
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001730:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001734:	2200      	movs	r2, #0
 8001736:	601a      	str	r2, [r3, #0]
 8001738:	605a      	str	r2, [r3, #4]
 800173a:	609a      	str	r2, [r3, #8]
 800173c:	60da      	str	r2, [r3, #12]
 800173e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4a4b      	ldr	r2, [pc, #300]	@ (8001874 <HAL_UART_MspInit+0x14c>)
 8001746:	4293      	cmp	r3, r2
 8001748:	d12d      	bne.n	80017a6 <HAL_UART_MspInit+0x7e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800174a:	2300      	movs	r3, #0
 800174c:	623b      	str	r3, [r7, #32]
 800174e:	4b4a      	ldr	r3, [pc, #296]	@ (8001878 <HAL_UART_MspInit+0x150>)
 8001750:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001752:	4a49      	ldr	r2, [pc, #292]	@ (8001878 <HAL_UART_MspInit+0x150>)
 8001754:	f043 0310 	orr.w	r3, r3, #16
 8001758:	6453      	str	r3, [r2, #68]	@ 0x44
 800175a:	4b47      	ldr	r3, [pc, #284]	@ (8001878 <HAL_UART_MspInit+0x150>)
 800175c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800175e:	f003 0310 	and.w	r3, r3, #16
 8001762:	623b      	str	r3, [r7, #32]
 8001764:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001766:	2300      	movs	r3, #0
 8001768:	61fb      	str	r3, [r7, #28]
 800176a:	4b43      	ldr	r3, [pc, #268]	@ (8001878 <HAL_UART_MspInit+0x150>)
 800176c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800176e:	4a42      	ldr	r2, [pc, #264]	@ (8001878 <HAL_UART_MspInit+0x150>)
 8001770:	f043 0301 	orr.w	r3, r3, #1
 8001774:	6313      	str	r3, [r2, #48]	@ 0x30
 8001776:	4b40      	ldr	r3, [pc, #256]	@ (8001878 <HAL_UART_MspInit+0x150>)
 8001778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800177a:	f003 0301 	and.w	r3, r3, #1
 800177e:	61fb      	str	r3, [r7, #28]
 8001780:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001782:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001786:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001788:	2312      	movs	r3, #18
 800178a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178c:	2300      	movs	r3, #0
 800178e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001790:	2303      	movs	r3, #3
 8001792:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001794:	2307      	movs	r3, #7
 8001796:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001798:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800179c:	4619      	mov	r1, r3
 800179e:	4837      	ldr	r0, [pc, #220]	@ (800187c <HAL_UART_MspInit+0x154>)
 80017a0:	f000 fac8 	bl	8001d34 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 80017a4:	e062      	b.n	800186c <HAL_UART_MspInit+0x144>
  else if(huart->Instance==USART2)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	4a35      	ldr	r2, [pc, #212]	@ (8001880 <HAL_UART_MspInit+0x158>)
 80017ac:	4293      	cmp	r3, r2
 80017ae:	d12c      	bne.n	800180a <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART2_CLK_ENABLE();
 80017b0:	2300      	movs	r3, #0
 80017b2:	61bb      	str	r3, [r7, #24]
 80017b4:	4b30      	ldr	r3, [pc, #192]	@ (8001878 <HAL_UART_MspInit+0x150>)
 80017b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017b8:	4a2f      	ldr	r2, [pc, #188]	@ (8001878 <HAL_UART_MspInit+0x150>)
 80017ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017be:	6413      	str	r3, [r2, #64]	@ 0x40
 80017c0:	4b2d      	ldr	r3, [pc, #180]	@ (8001878 <HAL_UART_MspInit+0x150>)
 80017c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017c8:	61bb      	str	r3, [r7, #24]
 80017ca:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017cc:	2300      	movs	r3, #0
 80017ce:	617b      	str	r3, [r7, #20]
 80017d0:	4b29      	ldr	r3, [pc, #164]	@ (8001878 <HAL_UART_MspInit+0x150>)
 80017d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017d4:	4a28      	ldr	r2, [pc, #160]	@ (8001878 <HAL_UART_MspInit+0x150>)
 80017d6:	f043 0301 	orr.w	r3, r3, #1
 80017da:	6313      	str	r3, [r2, #48]	@ 0x30
 80017dc:	4b26      	ldr	r3, [pc, #152]	@ (8001878 <HAL_UART_MspInit+0x150>)
 80017de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017e0:	f003 0301 	and.w	r3, r3, #1
 80017e4:	617b      	str	r3, [r7, #20]
 80017e6:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80017e8:	230c      	movs	r3, #12
 80017ea:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ec:	2302      	movs	r3, #2
 80017ee:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f0:	2300      	movs	r3, #0
 80017f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017f4:	2303      	movs	r3, #3
 80017f6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80017f8:	2307      	movs	r3, #7
 80017fa:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017fc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001800:	4619      	mov	r1, r3
 8001802:	481e      	ldr	r0, [pc, #120]	@ (800187c <HAL_UART_MspInit+0x154>)
 8001804:	f000 fa96 	bl	8001d34 <HAL_GPIO_Init>
}
 8001808:	e030      	b.n	800186c <HAL_UART_MspInit+0x144>
  else if(huart->Instance==USART6)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4a1d      	ldr	r2, [pc, #116]	@ (8001884 <HAL_UART_MspInit+0x15c>)
 8001810:	4293      	cmp	r3, r2
 8001812:	d12b      	bne.n	800186c <HAL_UART_MspInit+0x144>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001814:	2300      	movs	r3, #0
 8001816:	613b      	str	r3, [r7, #16]
 8001818:	4b17      	ldr	r3, [pc, #92]	@ (8001878 <HAL_UART_MspInit+0x150>)
 800181a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800181c:	4a16      	ldr	r2, [pc, #88]	@ (8001878 <HAL_UART_MspInit+0x150>)
 800181e:	f043 0320 	orr.w	r3, r3, #32
 8001822:	6453      	str	r3, [r2, #68]	@ 0x44
 8001824:	4b14      	ldr	r3, [pc, #80]	@ (8001878 <HAL_UART_MspInit+0x150>)
 8001826:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001828:	f003 0320 	and.w	r3, r3, #32
 800182c:	613b      	str	r3, [r7, #16]
 800182e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001830:	2300      	movs	r3, #0
 8001832:	60fb      	str	r3, [r7, #12]
 8001834:	4b10      	ldr	r3, [pc, #64]	@ (8001878 <HAL_UART_MspInit+0x150>)
 8001836:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001838:	4a0f      	ldr	r2, [pc, #60]	@ (8001878 <HAL_UART_MspInit+0x150>)
 800183a:	f043 0304 	orr.w	r3, r3, #4
 800183e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001840:	4b0d      	ldr	r3, [pc, #52]	@ (8001878 <HAL_UART_MspInit+0x150>)
 8001842:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001844:	f003 0304 	and.w	r3, r3, #4
 8001848:	60fb      	str	r3, [r7, #12]
 800184a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800184c:	23c0      	movs	r3, #192	@ 0xc0
 800184e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001850:	2302      	movs	r3, #2
 8001852:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001854:	2300      	movs	r3, #0
 8001856:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001858:	2303      	movs	r3, #3
 800185a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800185c:	2308      	movs	r3, #8
 800185e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001860:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001864:	4619      	mov	r1, r3
 8001866:	4808      	ldr	r0, [pc, #32]	@ (8001888 <HAL_UART_MspInit+0x160>)
 8001868:	f000 fa64 	bl	8001d34 <HAL_GPIO_Init>
}
 800186c:	bf00      	nop
 800186e:	3738      	adds	r7, #56	@ 0x38
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}
 8001874:	40011000 	.word	0x40011000
 8001878:	40023800 	.word	0x40023800
 800187c:	40020000 	.word	0x40020000
 8001880:	40004400 	.word	0x40004400
 8001884:	40011400 	.word	0x40011400
 8001888:	40020800 	.word	0x40020800

0800188c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800188c:	b480      	push	{r7}
 800188e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001890:	bf00      	nop
 8001892:	e7fd      	b.n	8001890 <NMI_Handler+0x4>

08001894 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001898:	bf00      	nop
 800189a:	e7fd      	b.n	8001898 <HardFault_Handler+0x4>

0800189c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800189c:	b480      	push	{r7}
 800189e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018a0:	bf00      	nop
 80018a2:	e7fd      	b.n	80018a0 <MemManage_Handler+0x4>

080018a4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018a4:	b480      	push	{r7}
 80018a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018a8:	bf00      	nop
 80018aa:	e7fd      	b.n	80018a8 <BusFault_Handler+0x4>

080018ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018ac:	b480      	push	{r7}
 80018ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018b0:	bf00      	nop
 80018b2:	e7fd      	b.n	80018b0 <UsageFault_Handler+0x4>

080018b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018b4:	b480      	push	{r7}
 80018b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018b8:	bf00      	nop
 80018ba:	46bd      	mov	sp, r7
 80018bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c0:	4770      	bx	lr

080018c2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018c2:	b480      	push	{r7}
 80018c4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018c6:	bf00      	nop
 80018c8:	46bd      	mov	sp, r7
 80018ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ce:	4770      	bx	lr

080018d0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018d0:	b480      	push	{r7}
 80018d2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018d4:	bf00      	nop
 80018d6:	46bd      	mov	sp, r7
 80018d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018dc:	4770      	bx	lr

080018de <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018de:	b580      	push	{r7, lr}
 80018e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018e2:	f000 f8d1 	bl	8001a88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018e6:	bf00      	nop
 80018e8:	bd80      	pop	{r7, pc}
	...

080018ec <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
//
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80018f0:	4802      	ldr	r0, [pc, #8]	@ (80018fc <TIM3_IRQHandler+0x10>)
 80018f2:	f001 fa8f 	bl	8002e14 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */
//
  /* USER CODE END TIM3_IRQn 1 */
}
 80018f6:	bf00      	nop
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	20002168 	.word	0x20002168

08001900 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b086      	sub	sp, #24
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001908:	4a14      	ldr	r2, [pc, #80]	@ (800195c <_sbrk+0x5c>)
 800190a:	4b15      	ldr	r3, [pc, #84]	@ (8001960 <_sbrk+0x60>)
 800190c:	1ad3      	subs	r3, r2, r3
 800190e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001914:	4b13      	ldr	r3, [pc, #76]	@ (8001964 <_sbrk+0x64>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	2b00      	cmp	r3, #0
 800191a:	d102      	bne.n	8001922 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800191c:	4b11      	ldr	r3, [pc, #68]	@ (8001964 <_sbrk+0x64>)
 800191e:	4a12      	ldr	r2, [pc, #72]	@ (8001968 <_sbrk+0x68>)
 8001920:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001922:	4b10      	ldr	r3, [pc, #64]	@ (8001964 <_sbrk+0x64>)
 8001924:	681a      	ldr	r2, [r3, #0]
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	4413      	add	r3, r2
 800192a:	693a      	ldr	r2, [r7, #16]
 800192c:	429a      	cmp	r2, r3
 800192e:	d207      	bcs.n	8001940 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001930:	f002 f97a 	bl	8003c28 <__errno>
 8001934:	4603      	mov	r3, r0
 8001936:	220c      	movs	r2, #12
 8001938:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800193a:	f04f 33ff 	mov.w	r3, #4294967295
 800193e:	e009      	b.n	8001954 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001940:	4b08      	ldr	r3, [pc, #32]	@ (8001964 <_sbrk+0x64>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001946:	4b07      	ldr	r3, [pc, #28]	@ (8001964 <_sbrk+0x64>)
 8001948:	681a      	ldr	r2, [r3, #0]
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	4413      	add	r3, r2
 800194e:	4a05      	ldr	r2, [pc, #20]	@ (8001964 <_sbrk+0x64>)
 8001950:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001952:	68fb      	ldr	r3, [r7, #12]
}
 8001954:	4618      	mov	r0, r3
 8001956:	3718      	adds	r7, #24
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}
 800195c:	20020000 	.word	0x20020000
 8001960:	00000400 	.word	0x00000400
 8001964:	20003338 	.word	0x20003338
 8001968:	20003488 	.word	0x20003488

0800196c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800196c:	b480      	push	{r7}
 800196e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001970:	4b06      	ldr	r3, [pc, #24]	@ (800198c <SystemInit+0x20>)
 8001972:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001976:	4a05      	ldr	r2, [pc, #20]	@ (800198c <SystemInit+0x20>)
 8001978:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800197c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001980:	bf00      	nop
 8001982:	46bd      	mov	sp, r7
 8001984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001988:	4770      	bx	lr
 800198a:	bf00      	nop
 800198c:	e000ed00 	.word	0xe000ed00

08001990 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001990:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80019c8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001994:	f7ff ffea 	bl	800196c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001998:	480c      	ldr	r0, [pc, #48]	@ (80019cc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800199a:	490d      	ldr	r1, [pc, #52]	@ (80019d0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800199c:	4a0d      	ldr	r2, [pc, #52]	@ (80019d4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800199e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019a0:	e002      	b.n	80019a8 <LoopCopyDataInit>

080019a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019a6:	3304      	adds	r3, #4

080019a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019ac:	d3f9      	bcc.n	80019a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019ae:	4a0a      	ldr	r2, [pc, #40]	@ (80019d8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80019b0:	4c0a      	ldr	r4, [pc, #40]	@ (80019dc <LoopFillZerobss+0x22>)
  movs r3, #0
 80019b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019b4:	e001      	b.n	80019ba <LoopFillZerobss>

080019b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019b8:	3204      	adds	r2, #4

080019ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019bc:	d3fb      	bcc.n	80019b6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80019be:	f002 f939 	bl	8003c34 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80019c2:	f7ff fa29 	bl	8000e18 <main>
  bx  lr    
 80019c6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80019c8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80019cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019d0:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 80019d4:	080047c8 	.word	0x080047c8
  ldr r2, =_sbss
 80019d8:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 80019dc:	20003488 	.word	0x20003488

080019e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80019e0:	e7fe      	b.n	80019e0 <ADC_IRQHandler>
	...

080019e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80019e8:	4b0e      	ldr	r3, [pc, #56]	@ (8001a24 <HAL_Init+0x40>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4a0d      	ldr	r2, [pc, #52]	@ (8001a24 <HAL_Init+0x40>)
 80019ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80019f2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80019f4:	4b0b      	ldr	r3, [pc, #44]	@ (8001a24 <HAL_Init+0x40>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4a0a      	ldr	r2, [pc, #40]	@ (8001a24 <HAL_Init+0x40>)
 80019fa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80019fe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a00:	4b08      	ldr	r3, [pc, #32]	@ (8001a24 <HAL_Init+0x40>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4a07      	ldr	r2, [pc, #28]	@ (8001a24 <HAL_Init+0x40>)
 8001a06:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a0a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a0c:	2003      	movs	r0, #3
 8001a0e:	f000 f94f 	bl	8001cb0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a12:	2000      	movs	r0, #0
 8001a14:	f000 f808 	bl	8001a28 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a18:	f7ff fe36 	bl	8001688 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a1c:	2300      	movs	r3, #0
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop
 8001a24:	40023c00 	.word	0x40023c00

08001a28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b082      	sub	sp, #8
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a30:	4b12      	ldr	r3, [pc, #72]	@ (8001a7c <HAL_InitTick+0x54>)
 8001a32:	681a      	ldr	r2, [r3, #0]
 8001a34:	4b12      	ldr	r3, [pc, #72]	@ (8001a80 <HAL_InitTick+0x58>)
 8001a36:	781b      	ldrb	r3, [r3, #0]
 8001a38:	4619      	mov	r1, r3
 8001a3a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a3e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a42:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a46:	4618      	mov	r0, r3
 8001a48:	f000 f967 	bl	8001d1a <HAL_SYSTICK_Config>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d001      	beq.n	8001a56 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a52:	2301      	movs	r3, #1
 8001a54:	e00e      	b.n	8001a74 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	2b0f      	cmp	r3, #15
 8001a5a:	d80a      	bhi.n	8001a72 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	6879      	ldr	r1, [r7, #4]
 8001a60:	f04f 30ff 	mov.w	r0, #4294967295
 8001a64:	f000 f92f 	bl	8001cc6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a68:	4a06      	ldr	r2, [pc, #24]	@ (8001a84 <HAL_InitTick+0x5c>)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	e000      	b.n	8001a74 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a72:	2301      	movs	r3, #1
}
 8001a74:	4618      	mov	r0, r3
 8001a76:	3708      	adds	r7, #8
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bd80      	pop	{r7, pc}
 8001a7c:	20000004 	.word	0x20000004
 8001a80:	2000000c 	.word	0x2000000c
 8001a84:	20000008 	.word	0x20000008

08001a88 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a8c:	4b06      	ldr	r3, [pc, #24]	@ (8001aa8 <HAL_IncTick+0x20>)
 8001a8e:	781b      	ldrb	r3, [r3, #0]
 8001a90:	461a      	mov	r2, r3
 8001a92:	4b06      	ldr	r3, [pc, #24]	@ (8001aac <HAL_IncTick+0x24>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4413      	add	r3, r2
 8001a98:	4a04      	ldr	r2, [pc, #16]	@ (8001aac <HAL_IncTick+0x24>)
 8001a9a:	6013      	str	r3, [r2, #0]
}
 8001a9c:	bf00      	nop
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr
 8001aa6:	bf00      	nop
 8001aa8:	2000000c 	.word	0x2000000c
 8001aac:	2000333c 	.word	0x2000333c

08001ab0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0
  return uwTick;
 8001ab4:	4b03      	ldr	r3, [pc, #12]	@ (8001ac4 <HAL_GetTick+0x14>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
}
 8001ab8:	4618      	mov	r0, r3
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr
 8001ac2:	bf00      	nop
 8001ac4:	2000333c 	.word	0x2000333c

08001ac8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b084      	sub	sp, #16
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ad0:	f7ff ffee 	bl	8001ab0 <HAL_GetTick>
 8001ad4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ae0:	d005      	beq.n	8001aee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ae2:	4b0a      	ldr	r3, [pc, #40]	@ (8001b0c <HAL_Delay+0x44>)
 8001ae4:	781b      	ldrb	r3, [r3, #0]
 8001ae6:	461a      	mov	r2, r3
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	4413      	add	r3, r2
 8001aec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001aee:	bf00      	nop
 8001af0:	f7ff ffde 	bl	8001ab0 <HAL_GetTick>
 8001af4:	4602      	mov	r2, r0
 8001af6:	68bb      	ldr	r3, [r7, #8]
 8001af8:	1ad3      	subs	r3, r2, r3
 8001afa:	68fa      	ldr	r2, [r7, #12]
 8001afc:	429a      	cmp	r2, r3
 8001afe:	d8f7      	bhi.n	8001af0 <HAL_Delay+0x28>
  {
  }
}
 8001b00:	bf00      	nop
 8001b02:	bf00      	nop
 8001b04:	3710      	adds	r7, #16
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	2000000c 	.word	0x2000000c

08001b10 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b10:	b480      	push	{r7}
 8001b12:	b085      	sub	sp, #20
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	f003 0307 	and.w	r3, r3, #7
 8001b1e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b20:	4b0c      	ldr	r3, [pc, #48]	@ (8001b54 <__NVIC_SetPriorityGrouping+0x44>)
 8001b22:	68db      	ldr	r3, [r3, #12]
 8001b24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b26:	68ba      	ldr	r2, [r7, #8]
 8001b28:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b2c:	4013      	ands	r3, r2
 8001b2e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b34:	68bb      	ldr	r3, [r7, #8]
 8001b36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b38:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001b3c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b42:	4a04      	ldr	r2, [pc, #16]	@ (8001b54 <__NVIC_SetPriorityGrouping+0x44>)
 8001b44:	68bb      	ldr	r3, [r7, #8]
 8001b46:	60d3      	str	r3, [r2, #12]
}
 8001b48:	bf00      	nop
 8001b4a:	3714      	adds	r7, #20
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b52:	4770      	bx	lr
 8001b54:	e000ed00 	.word	0xe000ed00

08001b58 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b5c:	4b04      	ldr	r3, [pc, #16]	@ (8001b70 <__NVIC_GetPriorityGrouping+0x18>)
 8001b5e:	68db      	ldr	r3, [r3, #12]
 8001b60:	0a1b      	lsrs	r3, r3, #8
 8001b62:	f003 0307 	and.w	r3, r3, #7
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6e:	4770      	bx	lr
 8001b70:	e000ed00 	.word	0xe000ed00

08001b74 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b74:	b480      	push	{r7}
 8001b76:	b083      	sub	sp, #12
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	db0b      	blt.n	8001b9e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b86:	79fb      	ldrb	r3, [r7, #7]
 8001b88:	f003 021f 	and.w	r2, r3, #31
 8001b8c:	4907      	ldr	r1, [pc, #28]	@ (8001bac <__NVIC_EnableIRQ+0x38>)
 8001b8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b92:	095b      	lsrs	r3, r3, #5
 8001b94:	2001      	movs	r0, #1
 8001b96:	fa00 f202 	lsl.w	r2, r0, r2
 8001b9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001b9e:	bf00      	nop
 8001ba0:	370c      	adds	r7, #12
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr
 8001baa:	bf00      	nop
 8001bac:	e000e100 	.word	0xe000e100

08001bb0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b083      	sub	sp, #12
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	6039      	str	r1, [r7, #0]
 8001bba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	db0a      	blt.n	8001bda <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	b2da      	uxtb	r2, r3
 8001bc8:	490c      	ldr	r1, [pc, #48]	@ (8001bfc <__NVIC_SetPriority+0x4c>)
 8001bca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bce:	0112      	lsls	r2, r2, #4
 8001bd0:	b2d2      	uxtb	r2, r2
 8001bd2:	440b      	add	r3, r1
 8001bd4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bd8:	e00a      	b.n	8001bf0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	b2da      	uxtb	r2, r3
 8001bde:	4908      	ldr	r1, [pc, #32]	@ (8001c00 <__NVIC_SetPriority+0x50>)
 8001be0:	79fb      	ldrb	r3, [r7, #7]
 8001be2:	f003 030f 	and.w	r3, r3, #15
 8001be6:	3b04      	subs	r3, #4
 8001be8:	0112      	lsls	r2, r2, #4
 8001bea:	b2d2      	uxtb	r2, r2
 8001bec:	440b      	add	r3, r1
 8001bee:	761a      	strb	r2, [r3, #24]
}
 8001bf0:	bf00      	nop
 8001bf2:	370c      	adds	r7, #12
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfa:	4770      	bx	lr
 8001bfc:	e000e100 	.word	0xe000e100
 8001c00:	e000ed00 	.word	0xe000ed00

08001c04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b089      	sub	sp, #36	@ 0x24
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	60f8      	str	r0, [r7, #12]
 8001c0c:	60b9      	str	r1, [r7, #8]
 8001c0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	f003 0307 	and.w	r3, r3, #7
 8001c16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c18:	69fb      	ldr	r3, [r7, #28]
 8001c1a:	f1c3 0307 	rsb	r3, r3, #7
 8001c1e:	2b04      	cmp	r3, #4
 8001c20:	bf28      	it	cs
 8001c22:	2304      	movcs	r3, #4
 8001c24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c26:	69fb      	ldr	r3, [r7, #28]
 8001c28:	3304      	adds	r3, #4
 8001c2a:	2b06      	cmp	r3, #6
 8001c2c:	d902      	bls.n	8001c34 <NVIC_EncodePriority+0x30>
 8001c2e:	69fb      	ldr	r3, [r7, #28]
 8001c30:	3b03      	subs	r3, #3
 8001c32:	e000      	b.n	8001c36 <NVIC_EncodePriority+0x32>
 8001c34:	2300      	movs	r3, #0
 8001c36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c38:	f04f 32ff 	mov.w	r2, #4294967295
 8001c3c:	69bb      	ldr	r3, [r7, #24]
 8001c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c42:	43da      	mvns	r2, r3
 8001c44:	68bb      	ldr	r3, [r7, #8]
 8001c46:	401a      	ands	r2, r3
 8001c48:	697b      	ldr	r3, [r7, #20]
 8001c4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c4c:	f04f 31ff 	mov.w	r1, #4294967295
 8001c50:	697b      	ldr	r3, [r7, #20]
 8001c52:	fa01 f303 	lsl.w	r3, r1, r3
 8001c56:	43d9      	mvns	r1, r3
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c5c:	4313      	orrs	r3, r2
         );
}
 8001c5e:	4618      	mov	r0, r3
 8001c60:	3724      	adds	r7, #36	@ 0x24
 8001c62:	46bd      	mov	sp, r7
 8001c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c68:	4770      	bx	lr
	...

08001c6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b082      	sub	sp, #8
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	3b01      	subs	r3, #1
 8001c78:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c7c:	d301      	bcc.n	8001c82 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c7e:	2301      	movs	r3, #1
 8001c80:	e00f      	b.n	8001ca2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c82:	4a0a      	ldr	r2, [pc, #40]	@ (8001cac <SysTick_Config+0x40>)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	3b01      	subs	r3, #1
 8001c88:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c8a:	210f      	movs	r1, #15
 8001c8c:	f04f 30ff 	mov.w	r0, #4294967295
 8001c90:	f7ff ff8e 	bl	8001bb0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c94:	4b05      	ldr	r3, [pc, #20]	@ (8001cac <SysTick_Config+0x40>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c9a:	4b04      	ldr	r3, [pc, #16]	@ (8001cac <SysTick_Config+0x40>)
 8001c9c:	2207      	movs	r2, #7
 8001c9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ca0:	2300      	movs	r3, #0
}
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	3708      	adds	r7, #8
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	e000e010 	.word	0xe000e010

08001cb0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b082      	sub	sp, #8
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001cb8:	6878      	ldr	r0, [r7, #4]
 8001cba:	f7ff ff29 	bl	8001b10 <__NVIC_SetPriorityGrouping>
}
 8001cbe:	bf00      	nop
 8001cc0:	3708      	adds	r7, #8
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}

08001cc6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001cc6:	b580      	push	{r7, lr}
 8001cc8:	b086      	sub	sp, #24
 8001cca:	af00      	add	r7, sp, #0
 8001ccc:	4603      	mov	r3, r0
 8001cce:	60b9      	str	r1, [r7, #8]
 8001cd0:	607a      	str	r2, [r7, #4]
 8001cd2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001cd8:	f7ff ff3e 	bl	8001b58 <__NVIC_GetPriorityGrouping>
 8001cdc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cde:	687a      	ldr	r2, [r7, #4]
 8001ce0:	68b9      	ldr	r1, [r7, #8]
 8001ce2:	6978      	ldr	r0, [r7, #20]
 8001ce4:	f7ff ff8e 	bl	8001c04 <NVIC_EncodePriority>
 8001ce8:	4602      	mov	r2, r0
 8001cea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cee:	4611      	mov	r1, r2
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f7ff ff5d 	bl	8001bb0 <__NVIC_SetPriority>
}
 8001cf6:	bf00      	nop
 8001cf8:	3718      	adds	r7, #24
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}

08001cfe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cfe:	b580      	push	{r7, lr}
 8001d00:	b082      	sub	sp, #8
 8001d02:	af00      	add	r7, sp, #0
 8001d04:	4603      	mov	r3, r0
 8001d06:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	f7ff ff31 	bl	8001b74 <__NVIC_EnableIRQ>
}
 8001d12:	bf00      	nop
 8001d14:	3708      	adds	r7, #8
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}

08001d1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d1a:	b580      	push	{r7, lr}
 8001d1c:	b082      	sub	sp, #8
 8001d1e:	af00      	add	r7, sp, #0
 8001d20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d22:	6878      	ldr	r0, [r7, #4]
 8001d24:	f7ff ffa2 	bl	8001c6c <SysTick_Config>
 8001d28:	4603      	mov	r3, r0
}
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	3708      	adds	r7, #8
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}
	...

08001d34 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b089      	sub	sp, #36	@ 0x24
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
 8001d3c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001d42:	2300      	movs	r3, #0
 8001d44:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001d46:	2300      	movs	r3, #0
 8001d48:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	61fb      	str	r3, [r7, #28]
 8001d4e:	e165      	b.n	800201c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001d50:	2201      	movs	r2, #1
 8001d52:	69fb      	ldr	r3, [r7, #28]
 8001d54:	fa02 f303 	lsl.w	r3, r2, r3
 8001d58:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	697a      	ldr	r2, [r7, #20]
 8001d60:	4013      	ands	r3, r2
 8001d62:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001d64:	693a      	ldr	r2, [r7, #16]
 8001d66:	697b      	ldr	r3, [r7, #20]
 8001d68:	429a      	cmp	r2, r3
 8001d6a:	f040 8154 	bne.w	8002016 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	f003 0303 	and.w	r3, r3, #3
 8001d76:	2b01      	cmp	r3, #1
 8001d78:	d005      	beq.n	8001d86 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d82:	2b02      	cmp	r3, #2
 8001d84:	d130      	bne.n	8001de8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	689b      	ldr	r3, [r3, #8]
 8001d8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001d8c:	69fb      	ldr	r3, [r7, #28]
 8001d8e:	005b      	lsls	r3, r3, #1
 8001d90:	2203      	movs	r2, #3
 8001d92:	fa02 f303 	lsl.w	r3, r2, r3
 8001d96:	43db      	mvns	r3, r3
 8001d98:	69ba      	ldr	r2, [r7, #24]
 8001d9a:	4013      	ands	r3, r2
 8001d9c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	68da      	ldr	r2, [r3, #12]
 8001da2:	69fb      	ldr	r3, [r7, #28]
 8001da4:	005b      	lsls	r3, r3, #1
 8001da6:	fa02 f303 	lsl.w	r3, r2, r3
 8001daa:	69ba      	ldr	r2, [r7, #24]
 8001dac:	4313      	orrs	r3, r2
 8001dae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	69ba      	ldr	r2, [r7, #24]
 8001db4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001dbc:	2201      	movs	r2, #1
 8001dbe:	69fb      	ldr	r3, [r7, #28]
 8001dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc4:	43db      	mvns	r3, r3
 8001dc6:	69ba      	ldr	r2, [r7, #24]
 8001dc8:	4013      	ands	r3, r2
 8001dca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	091b      	lsrs	r3, r3, #4
 8001dd2:	f003 0201 	and.w	r2, r3, #1
 8001dd6:	69fb      	ldr	r3, [r7, #28]
 8001dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ddc:	69ba      	ldr	r2, [r7, #24]
 8001dde:	4313      	orrs	r3, r2
 8001de0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	69ba      	ldr	r2, [r7, #24]
 8001de6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	f003 0303 	and.w	r3, r3, #3
 8001df0:	2b03      	cmp	r3, #3
 8001df2:	d017      	beq.n	8001e24 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	68db      	ldr	r3, [r3, #12]
 8001df8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001dfa:	69fb      	ldr	r3, [r7, #28]
 8001dfc:	005b      	lsls	r3, r3, #1
 8001dfe:	2203      	movs	r2, #3
 8001e00:	fa02 f303 	lsl.w	r3, r2, r3
 8001e04:	43db      	mvns	r3, r3
 8001e06:	69ba      	ldr	r2, [r7, #24]
 8001e08:	4013      	ands	r3, r2
 8001e0a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	689a      	ldr	r2, [r3, #8]
 8001e10:	69fb      	ldr	r3, [r7, #28]
 8001e12:	005b      	lsls	r3, r3, #1
 8001e14:	fa02 f303 	lsl.w	r3, r2, r3
 8001e18:	69ba      	ldr	r2, [r7, #24]
 8001e1a:	4313      	orrs	r3, r2
 8001e1c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	69ba      	ldr	r2, [r7, #24]
 8001e22:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	f003 0303 	and.w	r3, r3, #3
 8001e2c:	2b02      	cmp	r3, #2
 8001e2e:	d123      	bne.n	8001e78 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001e30:	69fb      	ldr	r3, [r7, #28]
 8001e32:	08da      	lsrs	r2, r3, #3
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	3208      	adds	r2, #8
 8001e38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001e3e:	69fb      	ldr	r3, [r7, #28]
 8001e40:	f003 0307 	and.w	r3, r3, #7
 8001e44:	009b      	lsls	r3, r3, #2
 8001e46:	220f      	movs	r2, #15
 8001e48:	fa02 f303 	lsl.w	r3, r2, r3
 8001e4c:	43db      	mvns	r3, r3
 8001e4e:	69ba      	ldr	r2, [r7, #24]
 8001e50:	4013      	ands	r3, r2
 8001e52:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	691a      	ldr	r2, [r3, #16]
 8001e58:	69fb      	ldr	r3, [r7, #28]
 8001e5a:	f003 0307 	and.w	r3, r3, #7
 8001e5e:	009b      	lsls	r3, r3, #2
 8001e60:	fa02 f303 	lsl.w	r3, r2, r3
 8001e64:	69ba      	ldr	r2, [r7, #24]
 8001e66:	4313      	orrs	r3, r2
 8001e68:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001e6a:	69fb      	ldr	r3, [r7, #28]
 8001e6c:	08da      	lsrs	r2, r3, #3
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	3208      	adds	r2, #8
 8001e72:	69b9      	ldr	r1, [r7, #24]
 8001e74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001e7e:	69fb      	ldr	r3, [r7, #28]
 8001e80:	005b      	lsls	r3, r3, #1
 8001e82:	2203      	movs	r2, #3
 8001e84:	fa02 f303 	lsl.w	r3, r2, r3
 8001e88:	43db      	mvns	r3, r3
 8001e8a:	69ba      	ldr	r2, [r7, #24]
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	f003 0203 	and.w	r2, r3, #3
 8001e98:	69fb      	ldr	r3, [r7, #28]
 8001e9a:	005b      	lsls	r3, r3, #1
 8001e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea0:	69ba      	ldr	r2, [r7, #24]
 8001ea2:	4313      	orrs	r3, r2
 8001ea4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	69ba      	ldr	r2, [r7, #24]
 8001eaa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	f000 80ae 	beq.w	8002016 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001eba:	2300      	movs	r3, #0
 8001ebc:	60fb      	str	r3, [r7, #12]
 8001ebe:	4b5d      	ldr	r3, [pc, #372]	@ (8002034 <HAL_GPIO_Init+0x300>)
 8001ec0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ec2:	4a5c      	ldr	r2, [pc, #368]	@ (8002034 <HAL_GPIO_Init+0x300>)
 8001ec4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ec8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001eca:	4b5a      	ldr	r3, [pc, #360]	@ (8002034 <HAL_GPIO_Init+0x300>)
 8001ecc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ece:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ed2:	60fb      	str	r3, [r7, #12]
 8001ed4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001ed6:	4a58      	ldr	r2, [pc, #352]	@ (8002038 <HAL_GPIO_Init+0x304>)
 8001ed8:	69fb      	ldr	r3, [r7, #28]
 8001eda:	089b      	lsrs	r3, r3, #2
 8001edc:	3302      	adds	r3, #2
 8001ede:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ee2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001ee4:	69fb      	ldr	r3, [r7, #28]
 8001ee6:	f003 0303 	and.w	r3, r3, #3
 8001eea:	009b      	lsls	r3, r3, #2
 8001eec:	220f      	movs	r2, #15
 8001eee:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef2:	43db      	mvns	r3, r3
 8001ef4:	69ba      	ldr	r2, [r7, #24]
 8001ef6:	4013      	ands	r3, r2
 8001ef8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	4a4f      	ldr	r2, [pc, #316]	@ (800203c <HAL_GPIO_Init+0x308>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d025      	beq.n	8001f4e <HAL_GPIO_Init+0x21a>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	4a4e      	ldr	r2, [pc, #312]	@ (8002040 <HAL_GPIO_Init+0x30c>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d01f      	beq.n	8001f4a <HAL_GPIO_Init+0x216>
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	4a4d      	ldr	r2, [pc, #308]	@ (8002044 <HAL_GPIO_Init+0x310>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d019      	beq.n	8001f46 <HAL_GPIO_Init+0x212>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	4a4c      	ldr	r2, [pc, #304]	@ (8002048 <HAL_GPIO_Init+0x314>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d013      	beq.n	8001f42 <HAL_GPIO_Init+0x20e>
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	4a4b      	ldr	r2, [pc, #300]	@ (800204c <HAL_GPIO_Init+0x318>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d00d      	beq.n	8001f3e <HAL_GPIO_Init+0x20a>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	4a4a      	ldr	r2, [pc, #296]	@ (8002050 <HAL_GPIO_Init+0x31c>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d007      	beq.n	8001f3a <HAL_GPIO_Init+0x206>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	4a49      	ldr	r2, [pc, #292]	@ (8002054 <HAL_GPIO_Init+0x320>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d101      	bne.n	8001f36 <HAL_GPIO_Init+0x202>
 8001f32:	2306      	movs	r3, #6
 8001f34:	e00c      	b.n	8001f50 <HAL_GPIO_Init+0x21c>
 8001f36:	2307      	movs	r3, #7
 8001f38:	e00a      	b.n	8001f50 <HAL_GPIO_Init+0x21c>
 8001f3a:	2305      	movs	r3, #5
 8001f3c:	e008      	b.n	8001f50 <HAL_GPIO_Init+0x21c>
 8001f3e:	2304      	movs	r3, #4
 8001f40:	e006      	b.n	8001f50 <HAL_GPIO_Init+0x21c>
 8001f42:	2303      	movs	r3, #3
 8001f44:	e004      	b.n	8001f50 <HAL_GPIO_Init+0x21c>
 8001f46:	2302      	movs	r3, #2
 8001f48:	e002      	b.n	8001f50 <HAL_GPIO_Init+0x21c>
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	e000      	b.n	8001f50 <HAL_GPIO_Init+0x21c>
 8001f4e:	2300      	movs	r3, #0
 8001f50:	69fa      	ldr	r2, [r7, #28]
 8001f52:	f002 0203 	and.w	r2, r2, #3
 8001f56:	0092      	lsls	r2, r2, #2
 8001f58:	4093      	lsls	r3, r2
 8001f5a:	69ba      	ldr	r2, [r7, #24]
 8001f5c:	4313      	orrs	r3, r2
 8001f5e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f60:	4935      	ldr	r1, [pc, #212]	@ (8002038 <HAL_GPIO_Init+0x304>)
 8001f62:	69fb      	ldr	r3, [r7, #28]
 8001f64:	089b      	lsrs	r3, r3, #2
 8001f66:	3302      	adds	r3, #2
 8001f68:	69ba      	ldr	r2, [r7, #24]
 8001f6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f6e:	4b3a      	ldr	r3, [pc, #232]	@ (8002058 <HAL_GPIO_Init+0x324>)
 8001f70:	689b      	ldr	r3, [r3, #8]
 8001f72:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f74:	693b      	ldr	r3, [r7, #16]
 8001f76:	43db      	mvns	r3, r3
 8001f78:	69ba      	ldr	r2, [r7, #24]
 8001f7a:	4013      	ands	r3, r2
 8001f7c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	685b      	ldr	r3, [r3, #4]
 8001f82:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d003      	beq.n	8001f92 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001f8a:	69ba      	ldr	r2, [r7, #24]
 8001f8c:	693b      	ldr	r3, [r7, #16]
 8001f8e:	4313      	orrs	r3, r2
 8001f90:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001f92:	4a31      	ldr	r2, [pc, #196]	@ (8002058 <HAL_GPIO_Init+0x324>)
 8001f94:	69bb      	ldr	r3, [r7, #24]
 8001f96:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f98:	4b2f      	ldr	r3, [pc, #188]	@ (8002058 <HAL_GPIO_Init+0x324>)
 8001f9a:	68db      	ldr	r3, [r3, #12]
 8001f9c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	43db      	mvns	r3, r3
 8001fa2:	69ba      	ldr	r2, [r7, #24]
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d003      	beq.n	8001fbc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001fb4:	69ba      	ldr	r2, [r7, #24]
 8001fb6:	693b      	ldr	r3, [r7, #16]
 8001fb8:	4313      	orrs	r3, r2
 8001fba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001fbc:	4a26      	ldr	r2, [pc, #152]	@ (8002058 <HAL_GPIO_Init+0x324>)
 8001fbe:	69bb      	ldr	r3, [r7, #24]
 8001fc0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001fc2:	4b25      	ldr	r3, [pc, #148]	@ (8002058 <HAL_GPIO_Init+0x324>)
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fc8:	693b      	ldr	r3, [r7, #16]
 8001fca:	43db      	mvns	r3, r3
 8001fcc:	69ba      	ldr	r2, [r7, #24]
 8001fce:	4013      	ands	r3, r2
 8001fd0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d003      	beq.n	8001fe6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001fde:	69ba      	ldr	r2, [r7, #24]
 8001fe0:	693b      	ldr	r3, [r7, #16]
 8001fe2:	4313      	orrs	r3, r2
 8001fe4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001fe6:	4a1c      	ldr	r2, [pc, #112]	@ (8002058 <HAL_GPIO_Init+0x324>)
 8001fe8:	69bb      	ldr	r3, [r7, #24]
 8001fea:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001fec:	4b1a      	ldr	r3, [pc, #104]	@ (8002058 <HAL_GPIO_Init+0x324>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ff2:	693b      	ldr	r3, [r7, #16]
 8001ff4:	43db      	mvns	r3, r3
 8001ff6:	69ba      	ldr	r2, [r7, #24]
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002004:	2b00      	cmp	r3, #0
 8002006:	d003      	beq.n	8002010 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002008:	69ba      	ldr	r2, [r7, #24]
 800200a:	693b      	ldr	r3, [r7, #16]
 800200c:	4313      	orrs	r3, r2
 800200e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002010:	4a11      	ldr	r2, [pc, #68]	@ (8002058 <HAL_GPIO_Init+0x324>)
 8002012:	69bb      	ldr	r3, [r7, #24]
 8002014:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002016:	69fb      	ldr	r3, [r7, #28]
 8002018:	3301      	adds	r3, #1
 800201a:	61fb      	str	r3, [r7, #28]
 800201c:	69fb      	ldr	r3, [r7, #28]
 800201e:	2b0f      	cmp	r3, #15
 8002020:	f67f ae96 	bls.w	8001d50 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002024:	bf00      	nop
 8002026:	bf00      	nop
 8002028:	3724      	adds	r7, #36	@ 0x24
 800202a:	46bd      	mov	sp, r7
 800202c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002030:	4770      	bx	lr
 8002032:	bf00      	nop
 8002034:	40023800 	.word	0x40023800
 8002038:	40013800 	.word	0x40013800
 800203c:	40020000 	.word	0x40020000
 8002040:	40020400 	.word	0x40020400
 8002044:	40020800 	.word	0x40020800
 8002048:	40020c00 	.word	0x40020c00
 800204c:	40021000 	.word	0x40021000
 8002050:	40021400 	.word	0x40021400
 8002054:	40021800 	.word	0x40021800
 8002058:	40013c00 	.word	0x40013c00

0800205c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800205c:	b480      	push	{r7}
 800205e:	b083      	sub	sp, #12
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
 8002064:	460b      	mov	r3, r1
 8002066:	807b      	strh	r3, [r7, #2]
 8002068:	4613      	mov	r3, r2
 800206a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800206c:	787b      	ldrb	r3, [r7, #1]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d003      	beq.n	800207a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002072:	887a      	ldrh	r2, [r7, #2]
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002078:	e003      	b.n	8002082 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800207a:	887b      	ldrh	r3, [r7, #2]
 800207c:	041a      	lsls	r2, r3, #16
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	619a      	str	r2, [r3, #24]
}
 8002082:	bf00      	nop
 8002084:	370c      	adds	r7, #12
 8002086:	46bd      	mov	sp, r7
 8002088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208c:	4770      	bx	lr

0800208e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800208e:	b480      	push	{r7}
 8002090:	b085      	sub	sp, #20
 8002092:	af00      	add	r7, sp, #0
 8002094:	6078      	str	r0, [r7, #4]
 8002096:	460b      	mov	r3, r1
 8002098:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	695b      	ldr	r3, [r3, #20]
 800209e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80020a0:	887a      	ldrh	r2, [r7, #2]
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	4013      	ands	r3, r2
 80020a6:	041a      	lsls	r2, r3, #16
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	43d9      	mvns	r1, r3
 80020ac:	887b      	ldrh	r3, [r7, #2]
 80020ae:	400b      	ands	r3, r1
 80020b0:	431a      	orrs	r2, r3
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	619a      	str	r2, [r3, #24]
}
 80020b6:	bf00      	nop
 80020b8:	3714      	adds	r7, #20
 80020ba:	46bd      	mov	sp, r7
 80020bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c0:	4770      	bx	lr
	...

080020c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b084      	sub	sp, #16
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
 80020cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d101      	bne.n	80020d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80020d4:	2301      	movs	r3, #1
 80020d6:	e0cc      	b.n	8002272 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80020d8:	4b68      	ldr	r3, [pc, #416]	@ (800227c <HAL_RCC_ClockConfig+0x1b8>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f003 030f 	and.w	r3, r3, #15
 80020e0:	683a      	ldr	r2, [r7, #0]
 80020e2:	429a      	cmp	r2, r3
 80020e4:	d90c      	bls.n	8002100 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020e6:	4b65      	ldr	r3, [pc, #404]	@ (800227c <HAL_RCC_ClockConfig+0x1b8>)
 80020e8:	683a      	ldr	r2, [r7, #0]
 80020ea:	b2d2      	uxtb	r2, r2
 80020ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020ee:	4b63      	ldr	r3, [pc, #396]	@ (800227c <HAL_RCC_ClockConfig+0x1b8>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f003 030f 	and.w	r3, r3, #15
 80020f6:	683a      	ldr	r2, [r7, #0]
 80020f8:	429a      	cmp	r2, r3
 80020fa:	d001      	beq.n	8002100 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80020fc:	2301      	movs	r3, #1
 80020fe:	e0b8      	b.n	8002272 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f003 0302 	and.w	r3, r3, #2
 8002108:	2b00      	cmp	r3, #0
 800210a:	d020      	beq.n	800214e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f003 0304 	and.w	r3, r3, #4
 8002114:	2b00      	cmp	r3, #0
 8002116:	d005      	beq.n	8002124 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002118:	4b59      	ldr	r3, [pc, #356]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 800211a:	689b      	ldr	r3, [r3, #8]
 800211c:	4a58      	ldr	r2, [pc, #352]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 800211e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002122:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f003 0308 	and.w	r3, r3, #8
 800212c:	2b00      	cmp	r3, #0
 800212e:	d005      	beq.n	800213c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002130:	4b53      	ldr	r3, [pc, #332]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 8002132:	689b      	ldr	r3, [r3, #8]
 8002134:	4a52      	ldr	r2, [pc, #328]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 8002136:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800213a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800213c:	4b50      	ldr	r3, [pc, #320]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 800213e:	689b      	ldr	r3, [r3, #8]
 8002140:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	689b      	ldr	r3, [r3, #8]
 8002148:	494d      	ldr	r1, [pc, #308]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 800214a:	4313      	orrs	r3, r2
 800214c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f003 0301 	and.w	r3, r3, #1
 8002156:	2b00      	cmp	r3, #0
 8002158:	d044      	beq.n	80021e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	2b01      	cmp	r3, #1
 8002160:	d107      	bne.n	8002172 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002162:	4b47      	ldr	r3, [pc, #284]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800216a:	2b00      	cmp	r3, #0
 800216c:	d119      	bne.n	80021a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800216e:	2301      	movs	r3, #1
 8002170:	e07f      	b.n	8002272 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	2b02      	cmp	r3, #2
 8002178:	d003      	beq.n	8002182 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800217e:	2b03      	cmp	r3, #3
 8002180:	d107      	bne.n	8002192 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002182:	4b3f      	ldr	r3, [pc, #252]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800218a:	2b00      	cmp	r3, #0
 800218c:	d109      	bne.n	80021a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800218e:	2301      	movs	r3, #1
 8002190:	e06f      	b.n	8002272 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002192:	4b3b      	ldr	r3, [pc, #236]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f003 0302 	and.w	r3, r3, #2
 800219a:	2b00      	cmp	r3, #0
 800219c:	d101      	bne.n	80021a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800219e:	2301      	movs	r3, #1
 80021a0:	e067      	b.n	8002272 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80021a2:	4b37      	ldr	r3, [pc, #220]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 80021a4:	689b      	ldr	r3, [r3, #8]
 80021a6:	f023 0203 	bic.w	r2, r3, #3
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	4934      	ldr	r1, [pc, #208]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 80021b0:	4313      	orrs	r3, r2
 80021b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80021b4:	f7ff fc7c 	bl	8001ab0 <HAL_GetTick>
 80021b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021ba:	e00a      	b.n	80021d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021bc:	f7ff fc78 	bl	8001ab0 <HAL_GetTick>
 80021c0:	4602      	mov	r2, r0
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	1ad3      	subs	r3, r2, r3
 80021c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d901      	bls.n	80021d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80021ce:	2303      	movs	r3, #3
 80021d0:	e04f      	b.n	8002272 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021d2:	4b2b      	ldr	r3, [pc, #172]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 80021d4:	689b      	ldr	r3, [r3, #8]
 80021d6:	f003 020c 	and.w	r2, r3, #12
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	009b      	lsls	r3, r3, #2
 80021e0:	429a      	cmp	r2, r3
 80021e2:	d1eb      	bne.n	80021bc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80021e4:	4b25      	ldr	r3, [pc, #148]	@ (800227c <HAL_RCC_ClockConfig+0x1b8>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f003 030f 	and.w	r3, r3, #15
 80021ec:	683a      	ldr	r2, [r7, #0]
 80021ee:	429a      	cmp	r2, r3
 80021f0:	d20c      	bcs.n	800220c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021f2:	4b22      	ldr	r3, [pc, #136]	@ (800227c <HAL_RCC_ClockConfig+0x1b8>)
 80021f4:	683a      	ldr	r2, [r7, #0]
 80021f6:	b2d2      	uxtb	r2, r2
 80021f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021fa:	4b20      	ldr	r3, [pc, #128]	@ (800227c <HAL_RCC_ClockConfig+0x1b8>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f003 030f 	and.w	r3, r3, #15
 8002202:	683a      	ldr	r2, [r7, #0]
 8002204:	429a      	cmp	r2, r3
 8002206:	d001      	beq.n	800220c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002208:	2301      	movs	r3, #1
 800220a:	e032      	b.n	8002272 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f003 0304 	and.w	r3, r3, #4
 8002214:	2b00      	cmp	r3, #0
 8002216:	d008      	beq.n	800222a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002218:	4b19      	ldr	r3, [pc, #100]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 800221a:	689b      	ldr	r3, [r3, #8]
 800221c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	68db      	ldr	r3, [r3, #12]
 8002224:	4916      	ldr	r1, [pc, #88]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 8002226:	4313      	orrs	r3, r2
 8002228:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f003 0308 	and.w	r3, r3, #8
 8002232:	2b00      	cmp	r3, #0
 8002234:	d009      	beq.n	800224a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002236:	4b12      	ldr	r3, [pc, #72]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 8002238:	689b      	ldr	r3, [r3, #8]
 800223a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	691b      	ldr	r3, [r3, #16]
 8002242:	00db      	lsls	r3, r3, #3
 8002244:	490e      	ldr	r1, [pc, #56]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 8002246:	4313      	orrs	r3, r2
 8002248:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800224a:	f000 f855 	bl	80022f8 <HAL_RCC_GetSysClockFreq>
 800224e:	4602      	mov	r2, r0
 8002250:	4b0b      	ldr	r3, [pc, #44]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 8002252:	689b      	ldr	r3, [r3, #8]
 8002254:	091b      	lsrs	r3, r3, #4
 8002256:	f003 030f 	and.w	r3, r3, #15
 800225a:	490a      	ldr	r1, [pc, #40]	@ (8002284 <HAL_RCC_ClockConfig+0x1c0>)
 800225c:	5ccb      	ldrb	r3, [r1, r3]
 800225e:	fa22 f303 	lsr.w	r3, r2, r3
 8002262:	4a09      	ldr	r2, [pc, #36]	@ (8002288 <HAL_RCC_ClockConfig+0x1c4>)
 8002264:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002266:	4b09      	ldr	r3, [pc, #36]	@ (800228c <HAL_RCC_ClockConfig+0x1c8>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	4618      	mov	r0, r3
 800226c:	f7ff fbdc 	bl	8001a28 <HAL_InitTick>

  return HAL_OK;
 8002270:	2300      	movs	r3, #0
}
 8002272:	4618      	mov	r0, r3
 8002274:	3710      	adds	r7, #16
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop
 800227c:	40023c00 	.word	0x40023c00
 8002280:	40023800 	.word	0x40023800
 8002284:	0800476c 	.word	0x0800476c
 8002288:	20000004 	.word	0x20000004
 800228c:	20000008 	.word	0x20000008

08002290 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002290:	b480      	push	{r7}
 8002292:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002294:	4b03      	ldr	r3, [pc, #12]	@ (80022a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8002296:	681b      	ldr	r3, [r3, #0]
}
 8002298:	4618      	mov	r0, r3
 800229a:	46bd      	mov	sp, r7
 800229c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a0:	4770      	bx	lr
 80022a2:	bf00      	nop
 80022a4:	20000004 	.word	0x20000004

080022a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80022ac:	f7ff fff0 	bl	8002290 <HAL_RCC_GetHCLKFreq>
 80022b0:	4602      	mov	r2, r0
 80022b2:	4b05      	ldr	r3, [pc, #20]	@ (80022c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80022b4:	689b      	ldr	r3, [r3, #8]
 80022b6:	0a9b      	lsrs	r3, r3, #10
 80022b8:	f003 0307 	and.w	r3, r3, #7
 80022bc:	4903      	ldr	r1, [pc, #12]	@ (80022cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80022be:	5ccb      	ldrb	r3, [r1, r3]
 80022c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	bd80      	pop	{r7, pc}
 80022c8:	40023800 	.word	0x40023800
 80022cc:	0800477c 	.word	0x0800477c

080022d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80022d4:	f7ff ffdc 	bl	8002290 <HAL_RCC_GetHCLKFreq>
 80022d8:	4602      	mov	r2, r0
 80022da:	4b05      	ldr	r3, [pc, #20]	@ (80022f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80022dc:	689b      	ldr	r3, [r3, #8]
 80022de:	0b5b      	lsrs	r3, r3, #13
 80022e0:	f003 0307 	and.w	r3, r3, #7
 80022e4:	4903      	ldr	r1, [pc, #12]	@ (80022f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80022e6:	5ccb      	ldrb	r3, [r1, r3]
 80022e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022ec:	4618      	mov	r0, r3
 80022ee:	bd80      	pop	{r7, pc}
 80022f0:	40023800 	.word	0x40023800
 80022f4:	0800477c 	.word	0x0800477c

080022f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80022f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80022fc:	b0ae      	sub	sp, #184	@ 0xb8
 80022fe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002300:	2300      	movs	r3, #0
 8002302:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8002306:	2300      	movs	r3, #0
 8002308:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 800230c:	2300      	movs	r3, #0
 800230e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8002312:	2300      	movs	r3, #0
 8002314:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8002318:	2300      	movs	r3, #0
 800231a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800231e:	4bcb      	ldr	r3, [pc, #812]	@ (800264c <HAL_RCC_GetSysClockFreq+0x354>)
 8002320:	689b      	ldr	r3, [r3, #8]
 8002322:	f003 030c 	and.w	r3, r3, #12
 8002326:	2b0c      	cmp	r3, #12
 8002328:	f200 8206 	bhi.w	8002738 <HAL_RCC_GetSysClockFreq+0x440>
 800232c:	a201      	add	r2, pc, #4	@ (adr r2, 8002334 <HAL_RCC_GetSysClockFreq+0x3c>)
 800232e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002332:	bf00      	nop
 8002334:	08002369 	.word	0x08002369
 8002338:	08002739 	.word	0x08002739
 800233c:	08002739 	.word	0x08002739
 8002340:	08002739 	.word	0x08002739
 8002344:	08002371 	.word	0x08002371
 8002348:	08002739 	.word	0x08002739
 800234c:	08002739 	.word	0x08002739
 8002350:	08002739 	.word	0x08002739
 8002354:	08002379 	.word	0x08002379
 8002358:	08002739 	.word	0x08002739
 800235c:	08002739 	.word	0x08002739
 8002360:	08002739 	.word	0x08002739
 8002364:	08002569 	.word	0x08002569
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002368:	4bb9      	ldr	r3, [pc, #740]	@ (8002650 <HAL_RCC_GetSysClockFreq+0x358>)
 800236a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800236e:	e1e7      	b.n	8002740 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002370:	4bb8      	ldr	r3, [pc, #736]	@ (8002654 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002372:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002376:	e1e3      	b.n	8002740 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002378:	4bb4      	ldr	r3, [pc, #720]	@ (800264c <HAL_RCC_GetSysClockFreq+0x354>)
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002380:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002384:	4bb1      	ldr	r3, [pc, #708]	@ (800264c <HAL_RCC_GetSysClockFreq+0x354>)
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800238c:	2b00      	cmp	r3, #0
 800238e:	d071      	beq.n	8002474 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002390:	4bae      	ldr	r3, [pc, #696]	@ (800264c <HAL_RCC_GetSysClockFreq+0x354>)
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	099b      	lsrs	r3, r3, #6
 8002396:	2200      	movs	r2, #0
 8002398:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800239c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80023a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80023a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80023a8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80023ac:	2300      	movs	r3, #0
 80023ae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80023b2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80023b6:	4622      	mov	r2, r4
 80023b8:	462b      	mov	r3, r5
 80023ba:	f04f 0000 	mov.w	r0, #0
 80023be:	f04f 0100 	mov.w	r1, #0
 80023c2:	0159      	lsls	r1, r3, #5
 80023c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80023c8:	0150      	lsls	r0, r2, #5
 80023ca:	4602      	mov	r2, r0
 80023cc:	460b      	mov	r3, r1
 80023ce:	4621      	mov	r1, r4
 80023d0:	1a51      	subs	r1, r2, r1
 80023d2:	6439      	str	r1, [r7, #64]	@ 0x40
 80023d4:	4629      	mov	r1, r5
 80023d6:	eb63 0301 	sbc.w	r3, r3, r1
 80023da:	647b      	str	r3, [r7, #68]	@ 0x44
 80023dc:	f04f 0200 	mov.w	r2, #0
 80023e0:	f04f 0300 	mov.w	r3, #0
 80023e4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80023e8:	4649      	mov	r1, r9
 80023ea:	018b      	lsls	r3, r1, #6
 80023ec:	4641      	mov	r1, r8
 80023ee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80023f2:	4641      	mov	r1, r8
 80023f4:	018a      	lsls	r2, r1, #6
 80023f6:	4641      	mov	r1, r8
 80023f8:	1a51      	subs	r1, r2, r1
 80023fa:	63b9      	str	r1, [r7, #56]	@ 0x38
 80023fc:	4649      	mov	r1, r9
 80023fe:	eb63 0301 	sbc.w	r3, r3, r1
 8002402:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002404:	f04f 0200 	mov.w	r2, #0
 8002408:	f04f 0300 	mov.w	r3, #0
 800240c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8002410:	4649      	mov	r1, r9
 8002412:	00cb      	lsls	r3, r1, #3
 8002414:	4641      	mov	r1, r8
 8002416:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800241a:	4641      	mov	r1, r8
 800241c:	00ca      	lsls	r2, r1, #3
 800241e:	4610      	mov	r0, r2
 8002420:	4619      	mov	r1, r3
 8002422:	4603      	mov	r3, r0
 8002424:	4622      	mov	r2, r4
 8002426:	189b      	adds	r3, r3, r2
 8002428:	633b      	str	r3, [r7, #48]	@ 0x30
 800242a:	462b      	mov	r3, r5
 800242c:	460a      	mov	r2, r1
 800242e:	eb42 0303 	adc.w	r3, r2, r3
 8002432:	637b      	str	r3, [r7, #52]	@ 0x34
 8002434:	f04f 0200 	mov.w	r2, #0
 8002438:	f04f 0300 	mov.w	r3, #0
 800243c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002440:	4629      	mov	r1, r5
 8002442:	024b      	lsls	r3, r1, #9
 8002444:	4621      	mov	r1, r4
 8002446:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800244a:	4621      	mov	r1, r4
 800244c:	024a      	lsls	r2, r1, #9
 800244e:	4610      	mov	r0, r2
 8002450:	4619      	mov	r1, r3
 8002452:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002456:	2200      	movs	r2, #0
 8002458:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800245c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002460:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8002464:	f7fd ff2c 	bl	80002c0 <__aeabi_uldivmod>
 8002468:	4602      	mov	r2, r0
 800246a:	460b      	mov	r3, r1
 800246c:	4613      	mov	r3, r2
 800246e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002472:	e067      	b.n	8002544 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002474:	4b75      	ldr	r3, [pc, #468]	@ (800264c <HAL_RCC_GetSysClockFreq+0x354>)
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	099b      	lsrs	r3, r3, #6
 800247a:	2200      	movs	r2, #0
 800247c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002480:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8002484:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002488:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800248c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800248e:	2300      	movs	r3, #0
 8002490:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002492:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8002496:	4622      	mov	r2, r4
 8002498:	462b      	mov	r3, r5
 800249a:	f04f 0000 	mov.w	r0, #0
 800249e:	f04f 0100 	mov.w	r1, #0
 80024a2:	0159      	lsls	r1, r3, #5
 80024a4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80024a8:	0150      	lsls	r0, r2, #5
 80024aa:	4602      	mov	r2, r0
 80024ac:	460b      	mov	r3, r1
 80024ae:	4621      	mov	r1, r4
 80024b0:	1a51      	subs	r1, r2, r1
 80024b2:	62b9      	str	r1, [r7, #40]	@ 0x28
 80024b4:	4629      	mov	r1, r5
 80024b6:	eb63 0301 	sbc.w	r3, r3, r1
 80024ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80024bc:	f04f 0200 	mov.w	r2, #0
 80024c0:	f04f 0300 	mov.w	r3, #0
 80024c4:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80024c8:	4649      	mov	r1, r9
 80024ca:	018b      	lsls	r3, r1, #6
 80024cc:	4641      	mov	r1, r8
 80024ce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80024d2:	4641      	mov	r1, r8
 80024d4:	018a      	lsls	r2, r1, #6
 80024d6:	4641      	mov	r1, r8
 80024d8:	ebb2 0a01 	subs.w	sl, r2, r1
 80024dc:	4649      	mov	r1, r9
 80024de:	eb63 0b01 	sbc.w	fp, r3, r1
 80024e2:	f04f 0200 	mov.w	r2, #0
 80024e6:	f04f 0300 	mov.w	r3, #0
 80024ea:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80024ee:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80024f2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80024f6:	4692      	mov	sl, r2
 80024f8:	469b      	mov	fp, r3
 80024fa:	4623      	mov	r3, r4
 80024fc:	eb1a 0303 	adds.w	r3, sl, r3
 8002500:	623b      	str	r3, [r7, #32]
 8002502:	462b      	mov	r3, r5
 8002504:	eb4b 0303 	adc.w	r3, fp, r3
 8002508:	627b      	str	r3, [r7, #36]	@ 0x24
 800250a:	f04f 0200 	mov.w	r2, #0
 800250e:	f04f 0300 	mov.w	r3, #0
 8002512:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002516:	4629      	mov	r1, r5
 8002518:	028b      	lsls	r3, r1, #10
 800251a:	4621      	mov	r1, r4
 800251c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002520:	4621      	mov	r1, r4
 8002522:	028a      	lsls	r2, r1, #10
 8002524:	4610      	mov	r0, r2
 8002526:	4619      	mov	r1, r3
 8002528:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800252c:	2200      	movs	r2, #0
 800252e:	673b      	str	r3, [r7, #112]	@ 0x70
 8002530:	677a      	str	r2, [r7, #116]	@ 0x74
 8002532:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8002536:	f7fd fec3 	bl	80002c0 <__aeabi_uldivmod>
 800253a:	4602      	mov	r2, r0
 800253c:	460b      	mov	r3, r1
 800253e:	4613      	mov	r3, r2
 8002540:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002544:	4b41      	ldr	r3, [pc, #260]	@ (800264c <HAL_RCC_GetSysClockFreq+0x354>)
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	0c1b      	lsrs	r3, r3, #16
 800254a:	f003 0303 	and.w	r3, r3, #3
 800254e:	3301      	adds	r3, #1
 8002550:	005b      	lsls	r3, r3, #1
 8002552:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8002556:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800255a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800255e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002562:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002566:	e0eb      	b.n	8002740 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002568:	4b38      	ldr	r3, [pc, #224]	@ (800264c <HAL_RCC_GetSysClockFreq+0x354>)
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002570:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002574:	4b35      	ldr	r3, [pc, #212]	@ (800264c <HAL_RCC_GetSysClockFreq+0x354>)
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800257c:	2b00      	cmp	r3, #0
 800257e:	d06b      	beq.n	8002658 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002580:	4b32      	ldr	r3, [pc, #200]	@ (800264c <HAL_RCC_GetSysClockFreq+0x354>)
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	099b      	lsrs	r3, r3, #6
 8002586:	2200      	movs	r2, #0
 8002588:	66bb      	str	r3, [r7, #104]	@ 0x68
 800258a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800258c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800258e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002592:	663b      	str	r3, [r7, #96]	@ 0x60
 8002594:	2300      	movs	r3, #0
 8002596:	667b      	str	r3, [r7, #100]	@ 0x64
 8002598:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800259c:	4622      	mov	r2, r4
 800259e:	462b      	mov	r3, r5
 80025a0:	f04f 0000 	mov.w	r0, #0
 80025a4:	f04f 0100 	mov.w	r1, #0
 80025a8:	0159      	lsls	r1, r3, #5
 80025aa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80025ae:	0150      	lsls	r0, r2, #5
 80025b0:	4602      	mov	r2, r0
 80025b2:	460b      	mov	r3, r1
 80025b4:	4621      	mov	r1, r4
 80025b6:	1a51      	subs	r1, r2, r1
 80025b8:	61b9      	str	r1, [r7, #24]
 80025ba:	4629      	mov	r1, r5
 80025bc:	eb63 0301 	sbc.w	r3, r3, r1
 80025c0:	61fb      	str	r3, [r7, #28]
 80025c2:	f04f 0200 	mov.w	r2, #0
 80025c6:	f04f 0300 	mov.w	r3, #0
 80025ca:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80025ce:	4659      	mov	r1, fp
 80025d0:	018b      	lsls	r3, r1, #6
 80025d2:	4651      	mov	r1, sl
 80025d4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80025d8:	4651      	mov	r1, sl
 80025da:	018a      	lsls	r2, r1, #6
 80025dc:	4651      	mov	r1, sl
 80025de:	ebb2 0801 	subs.w	r8, r2, r1
 80025e2:	4659      	mov	r1, fp
 80025e4:	eb63 0901 	sbc.w	r9, r3, r1
 80025e8:	f04f 0200 	mov.w	r2, #0
 80025ec:	f04f 0300 	mov.w	r3, #0
 80025f0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80025f4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80025f8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80025fc:	4690      	mov	r8, r2
 80025fe:	4699      	mov	r9, r3
 8002600:	4623      	mov	r3, r4
 8002602:	eb18 0303 	adds.w	r3, r8, r3
 8002606:	613b      	str	r3, [r7, #16]
 8002608:	462b      	mov	r3, r5
 800260a:	eb49 0303 	adc.w	r3, r9, r3
 800260e:	617b      	str	r3, [r7, #20]
 8002610:	f04f 0200 	mov.w	r2, #0
 8002614:	f04f 0300 	mov.w	r3, #0
 8002618:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800261c:	4629      	mov	r1, r5
 800261e:	024b      	lsls	r3, r1, #9
 8002620:	4621      	mov	r1, r4
 8002622:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002626:	4621      	mov	r1, r4
 8002628:	024a      	lsls	r2, r1, #9
 800262a:	4610      	mov	r0, r2
 800262c:	4619      	mov	r1, r3
 800262e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002632:	2200      	movs	r2, #0
 8002634:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002636:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002638:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800263c:	f7fd fe40 	bl	80002c0 <__aeabi_uldivmod>
 8002640:	4602      	mov	r2, r0
 8002642:	460b      	mov	r3, r1
 8002644:	4613      	mov	r3, r2
 8002646:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800264a:	e065      	b.n	8002718 <HAL_RCC_GetSysClockFreq+0x420>
 800264c:	40023800 	.word	0x40023800
 8002650:	00f42400 	.word	0x00f42400
 8002654:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002658:	4b3d      	ldr	r3, [pc, #244]	@ (8002750 <HAL_RCC_GetSysClockFreq+0x458>)
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	099b      	lsrs	r3, r3, #6
 800265e:	2200      	movs	r2, #0
 8002660:	4618      	mov	r0, r3
 8002662:	4611      	mov	r1, r2
 8002664:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002668:	653b      	str	r3, [r7, #80]	@ 0x50
 800266a:	2300      	movs	r3, #0
 800266c:	657b      	str	r3, [r7, #84]	@ 0x54
 800266e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8002672:	4642      	mov	r2, r8
 8002674:	464b      	mov	r3, r9
 8002676:	f04f 0000 	mov.w	r0, #0
 800267a:	f04f 0100 	mov.w	r1, #0
 800267e:	0159      	lsls	r1, r3, #5
 8002680:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002684:	0150      	lsls	r0, r2, #5
 8002686:	4602      	mov	r2, r0
 8002688:	460b      	mov	r3, r1
 800268a:	4641      	mov	r1, r8
 800268c:	1a51      	subs	r1, r2, r1
 800268e:	60b9      	str	r1, [r7, #8]
 8002690:	4649      	mov	r1, r9
 8002692:	eb63 0301 	sbc.w	r3, r3, r1
 8002696:	60fb      	str	r3, [r7, #12]
 8002698:	f04f 0200 	mov.w	r2, #0
 800269c:	f04f 0300 	mov.w	r3, #0
 80026a0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80026a4:	4659      	mov	r1, fp
 80026a6:	018b      	lsls	r3, r1, #6
 80026a8:	4651      	mov	r1, sl
 80026aa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80026ae:	4651      	mov	r1, sl
 80026b0:	018a      	lsls	r2, r1, #6
 80026b2:	4651      	mov	r1, sl
 80026b4:	1a54      	subs	r4, r2, r1
 80026b6:	4659      	mov	r1, fp
 80026b8:	eb63 0501 	sbc.w	r5, r3, r1
 80026bc:	f04f 0200 	mov.w	r2, #0
 80026c0:	f04f 0300 	mov.w	r3, #0
 80026c4:	00eb      	lsls	r3, r5, #3
 80026c6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80026ca:	00e2      	lsls	r2, r4, #3
 80026cc:	4614      	mov	r4, r2
 80026ce:	461d      	mov	r5, r3
 80026d0:	4643      	mov	r3, r8
 80026d2:	18e3      	adds	r3, r4, r3
 80026d4:	603b      	str	r3, [r7, #0]
 80026d6:	464b      	mov	r3, r9
 80026d8:	eb45 0303 	adc.w	r3, r5, r3
 80026dc:	607b      	str	r3, [r7, #4]
 80026de:	f04f 0200 	mov.w	r2, #0
 80026e2:	f04f 0300 	mov.w	r3, #0
 80026e6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80026ea:	4629      	mov	r1, r5
 80026ec:	028b      	lsls	r3, r1, #10
 80026ee:	4621      	mov	r1, r4
 80026f0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80026f4:	4621      	mov	r1, r4
 80026f6:	028a      	lsls	r2, r1, #10
 80026f8:	4610      	mov	r0, r2
 80026fa:	4619      	mov	r1, r3
 80026fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002700:	2200      	movs	r2, #0
 8002702:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002704:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8002706:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800270a:	f7fd fdd9 	bl	80002c0 <__aeabi_uldivmod>
 800270e:	4602      	mov	r2, r0
 8002710:	460b      	mov	r3, r1
 8002712:	4613      	mov	r3, r2
 8002714:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002718:	4b0d      	ldr	r3, [pc, #52]	@ (8002750 <HAL_RCC_GetSysClockFreq+0x458>)
 800271a:	685b      	ldr	r3, [r3, #4]
 800271c:	0f1b      	lsrs	r3, r3, #28
 800271e:	f003 0307 	and.w	r3, r3, #7
 8002722:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8002726:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800272a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800272e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002732:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002736:	e003      	b.n	8002740 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002738:	4b06      	ldr	r3, [pc, #24]	@ (8002754 <HAL_RCC_GetSysClockFreq+0x45c>)
 800273a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800273e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002740:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8002744:	4618      	mov	r0, r3
 8002746:	37b8      	adds	r7, #184	@ 0xb8
 8002748:	46bd      	mov	sp, r7
 800274a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800274e:	bf00      	nop
 8002750:	40023800 	.word	0x40023800
 8002754:	00f42400 	.word	0x00f42400

08002758 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b086      	sub	sp, #24
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d101      	bne.n	800276a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002766:	2301      	movs	r3, #1
 8002768:	e28d      	b.n	8002c86 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f003 0301 	and.w	r3, r3, #1
 8002772:	2b00      	cmp	r3, #0
 8002774:	f000 8083 	beq.w	800287e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002778:	4b94      	ldr	r3, [pc, #592]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 800277a:	689b      	ldr	r3, [r3, #8]
 800277c:	f003 030c 	and.w	r3, r3, #12
 8002780:	2b04      	cmp	r3, #4
 8002782:	d019      	beq.n	80027b8 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002784:	4b91      	ldr	r3, [pc, #580]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 8002786:	689b      	ldr	r3, [r3, #8]
 8002788:	f003 030c 	and.w	r3, r3, #12
        || \
 800278c:	2b08      	cmp	r3, #8
 800278e:	d106      	bne.n	800279e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002790:	4b8e      	ldr	r3, [pc, #568]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002798:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800279c:	d00c      	beq.n	80027b8 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800279e:	4b8b      	ldr	r3, [pc, #556]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 80027a0:	689b      	ldr	r3, [r3, #8]
 80027a2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80027a6:	2b0c      	cmp	r3, #12
 80027a8:	d112      	bne.n	80027d0 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80027aa:	4b88      	ldr	r3, [pc, #544]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80027b2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80027b6:	d10b      	bne.n	80027d0 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027b8:	4b84      	ldr	r3, [pc, #528]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d05b      	beq.n	800287c <HAL_RCC_OscConfig+0x124>
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d157      	bne.n	800287c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80027cc:	2301      	movs	r3, #1
 80027ce:	e25a      	b.n	8002c86 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027d8:	d106      	bne.n	80027e8 <HAL_RCC_OscConfig+0x90>
 80027da:	4b7c      	ldr	r3, [pc, #496]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	4a7b      	ldr	r2, [pc, #492]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 80027e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027e4:	6013      	str	r3, [r2, #0]
 80027e6:	e01d      	b.n	8002824 <HAL_RCC_OscConfig+0xcc>
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80027f0:	d10c      	bne.n	800280c <HAL_RCC_OscConfig+0xb4>
 80027f2:	4b76      	ldr	r3, [pc, #472]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4a75      	ldr	r2, [pc, #468]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 80027f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80027fc:	6013      	str	r3, [r2, #0]
 80027fe:	4b73      	ldr	r3, [pc, #460]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4a72      	ldr	r2, [pc, #456]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 8002804:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002808:	6013      	str	r3, [r2, #0]
 800280a:	e00b      	b.n	8002824 <HAL_RCC_OscConfig+0xcc>
 800280c:	4b6f      	ldr	r3, [pc, #444]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4a6e      	ldr	r2, [pc, #440]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 8002812:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002816:	6013      	str	r3, [r2, #0]
 8002818:	4b6c      	ldr	r3, [pc, #432]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a6b      	ldr	r2, [pc, #428]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 800281e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002822:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	2b00      	cmp	r3, #0
 800282a:	d013      	beq.n	8002854 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800282c:	f7ff f940 	bl	8001ab0 <HAL_GetTick>
 8002830:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002832:	e008      	b.n	8002846 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002834:	f7ff f93c 	bl	8001ab0 <HAL_GetTick>
 8002838:	4602      	mov	r2, r0
 800283a:	693b      	ldr	r3, [r7, #16]
 800283c:	1ad3      	subs	r3, r2, r3
 800283e:	2b64      	cmp	r3, #100	@ 0x64
 8002840:	d901      	bls.n	8002846 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002842:	2303      	movs	r3, #3
 8002844:	e21f      	b.n	8002c86 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002846:	4b61      	ldr	r3, [pc, #388]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800284e:	2b00      	cmp	r3, #0
 8002850:	d0f0      	beq.n	8002834 <HAL_RCC_OscConfig+0xdc>
 8002852:	e014      	b.n	800287e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002854:	f7ff f92c 	bl	8001ab0 <HAL_GetTick>
 8002858:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800285a:	e008      	b.n	800286e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800285c:	f7ff f928 	bl	8001ab0 <HAL_GetTick>
 8002860:	4602      	mov	r2, r0
 8002862:	693b      	ldr	r3, [r7, #16]
 8002864:	1ad3      	subs	r3, r2, r3
 8002866:	2b64      	cmp	r3, #100	@ 0x64
 8002868:	d901      	bls.n	800286e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800286a:	2303      	movs	r3, #3
 800286c:	e20b      	b.n	8002c86 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800286e:	4b57      	ldr	r3, [pc, #348]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002876:	2b00      	cmp	r3, #0
 8002878:	d1f0      	bne.n	800285c <HAL_RCC_OscConfig+0x104>
 800287a:	e000      	b.n	800287e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800287c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f003 0302 	and.w	r3, r3, #2
 8002886:	2b00      	cmp	r3, #0
 8002888:	d06f      	beq.n	800296a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800288a:	4b50      	ldr	r3, [pc, #320]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 800288c:	689b      	ldr	r3, [r3, #8]
 800288e:	f003 030c 	and.w	r3, r3, #12
 8002892:	2b00      	cmp	r3, #0
 8002894:	d017      	beq.n	80028c6 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002896:	4b4d      	ldr	r3, [pc, #308]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 8002898:	689b      	ldr	r3, [r3, #8]
 800289a:	f003 030c 	and.w	r3, r3, #12
        || \
 800289e:	2b08      	cmp	r3, #8
 80028a0:	d105      	bne.n	80028ae <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80028a2:	4b4a      	ldr	r3, [pc, #296]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d00b      	beq.n	80028c6 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80028ae:	4b47      	ldr	r3, [pc, #284]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 80028b0:	689b      	ldr	r3, [r3, #8]
 80028b2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80028b6:	2b0c      	cmp	r3, #12
 80028b8:	d11c      	bne.n	80028f4 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80028ba:	4b44      	ldr	r3, [pc, #272]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d116      	bne.n	80028f4 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028c6:	4b41      	ldr	r3, [pc, #260]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f003 0302 	and.w	r3, r3, #2
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d005      	beq.n	80028de <HAL_RCC_OscConfig+0x186>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	68db      	ldr	r3, [r3, #12]
 80028d6:	2b01      	cmp	r3, #1
 80028d8:	d001      	beq.n	80028de <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80028da:	2301      	movs	r3, #1
 80028dc:	e1d3      	b.n	8002c86 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028de:	4b3b      	ldr	r3, [pc, #236]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	691b      	ldr	r3, [r3, #16]
 80028ea:	00db      	lsls	r3, r3, #3
 80028ec:	4937      	ldr	r1, [pc, #220]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 80028ee:	4313      	orrs	r3, r2
 80028f0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028f2:	e03a      	b.n	800296a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	68db      	ldr	r3, [r3, #12]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d020      	beq.n	800293e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80028fc:	4b34      	ldr	r3, [pc, #208]	@ (80029d0 <HAL_RCC_OscConfig+0x278>)
 80028fe:	2201      	movs	r2, #1
 8002900:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002902:	f7ff f8d5 	bl	8001ab0 <HAL_GetTick>
 8002906:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002908:	e008      	b.n	800291c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800290a:	f7ff f8d1 	bl	8001ab0 <HAL_GetTick>
 800290e:	4602      	mov	r2, r0
 8002910:	693b      	ldr	r3, [r7, #16]
 8002912:	1ad3      	subs	r3, r2, r3
 8002914:	2b02      	cmp	r3, #2
 8002916:	d901      	bls.n	800291c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002918:	2303      	movs	r3, #3
 800291a:	e1b4      	b.n	8002c86 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800291c:	4b2b      	ldr	r3, [pc, #172]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f003 0302 	and.w	r3, r3, #2
 8002924:	2b00      	cmp	r3, #0
 8002926:	d0f0      	beq.n	800290a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002928:	4b28      	ldr	r3, [pc, #160]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	691b      	ldr	r3, [r3, #16]
 8002934:	00db      	lsls	r3, r3, #3
 8002936:	4925      	ldr	r1, [pc, #148]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 8002938:	4313      	orrs	r3, r2
 800293a:	600b      	str	r3, [r1, #0]
 800293c:	e015      	b.n	800296a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800293e:	4b24      	ldr	r3, [pc, #144]	@ (80029d0 <HAL_RCC_OscConfig+0x278>)
 8002940:	2200      	movs	r2, #0
 8002942:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002944:	f7ff f8b4 	bl	8001ab0 <HAL_GetTick>
 8002948:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800294a:	e008      	b.n	800295e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800294c:	f7ff f8b0 	bl	8001ab0 <HAL_GetTick>
 8002950:	4602      	mov	r2, r0
 8002952:	693b      	ldr	r3, [r7, #16]
 8002954:	1ad3      	subs	r3, r2, r3
 8002956:	2b02      	cmp	r3, #2
 8002958:	d901      	bls.n	800295e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800295a:	2303      	movs	r3, #3
 800295c:	e193      	b.n	8002c86 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800295e:	4b1b      	ldr	r3, [pc, #108]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f003 0302 	and.w	r3, r3, #2
 8002966:	2b00      	cmp	r3, #0
 8002968:	d1f0      	bne.n	800294c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f003 0308 	and.w	r3, r3, #8
 8002972:	2b00      	cmp	r3, #0
 8002974:	d036      	beq.n	80029e4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	695b      	ldr	r3, [r3, #20]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d016      	beq.n	80029ac <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800297e:	4b15      	ldr	r3, [pc, #84]	@ (80029d4 <HAL_RCC_OscConfig+0x27c>)
 8002980:	2201      	movs	r2, #1
 8002982:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002984:	f7ff f894 	bl	8001ab0 <HAL_GetTick>
 8002988:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800298a:	e008      	b.n	800299e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800298c:	f7ff f890 	bl	8001ab0 <HAL_GetTick>
 8002990:	4602      	mov	r2, r0
 8002992:	693b      	ldr	r3, [r7, #16]
 8002994:	1ad3      	subs	r3, r2, r3
 8002996:	2b02      	cmp	r3, #2
 8002998:	d901      	bls.n	800299e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800299a:	2303      	movs	r3, #3
 800299c:	e173      	b.n	8002c86 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800299e:	4b0b      	ldr	r3, [pc, #44]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 80029a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029a2:	f003 0302 	and.w	r3, r3, #2
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d0f0      	beq.n	800298c <HAL_RCC_OscConfig+0x234>
 80029aa:	e01b      	b.n	80029e4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029ac:	4b09      	ldr	r3, [pc, #36]	@ (80029d4 <HAL_RCC_OscConfig+0x27c>)
 80029ae:	2200      	movs	r2, #0
 80029b0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029b2:	f7ff f87d 	bl	8001ab0 <HAL_GetTick>
 80029b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029b8:	e00e      	b.n	80029d8 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029ba:	f7ff f879 	bl	8001ab0 <HAL_GetTick>
 80029be:	4602      	mov	r2, r0
 80029c0:	693b      	ldr	r3, [r7, #16]
 80029c2:	1ad3      	subs	r3, r2, r3
 80029c4:	2b02      	cmp	r3, #2
 80029c6:	d907      	bls.n	80029d8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80029c8:	2303      	movs	r3, #3
 80029ca:	e15c      	b.n	8002c86 <HAL_RCC_OscConfig+0x52e>
 80029cc:	40023800 	.word	0x40023800
 80029d0:	42470000 	.word	0x42470000
 80029d4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029d8:	4b8a      	ldr	r3, [pc, #552]	@ (8002c04 <HAL_RCC_OscConfig+0x4ac>)
 80029da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029dc:	f003 0302 	and.w	r3, r3, #2
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d1ea      	bne.n	80029ba <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f003 0304 	and.w	r3, r3, #4
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	f000 8097 	beq.w	8002b20 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80029f2:	2300      	movs	r3, #0
 80029f4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80029f6:	4b83      	ldr	r3, [pc, #524]	@ (8002c04 <HAL_RCC_OscConfig+0x4ac>)
 80029f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d10f      	bne.n	8002a22 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a02:	2300      	movs	r3, #0
 8002a04:	60bb      	str	r3, [r7, #8]
 8002a06:	4b7f      	ldr	r3, [pc, #508]	@ (8002c04 <HAL_RCC_OscConfig+0x4ac>)
 8002a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a0a:	4a7e      	ldr	r2, [pc, #504]	@ (8002c04 <HAL_RCC_OscConfig+0x4ac>)
 8002a0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a10:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a12:	4b7c      	ldr	r3, [pc, #496]	@ (8002c04 <HAL_RCC_OscConfig+0x4ac>)
 8002a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a1a:	60bb      	str	r3, [r7, #8]
 8002a1c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a1e:	2301      	movs	r3, #1
 8002a20:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a22:	4b79      	ldr	r3, [pc, #484]	@ (8002c08 <HAL_RCC_OscConfig+0x4b0>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d118      	bne.n	8002a60 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a2e:	4b76      	ldr	r3, [pc, #472]	@ (8002c08 <HAL_RCC_OscConfig+0x4b0>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	4a75      	ldr	r2, [pc, #468]	@ (8002c08 <HAL_RCC_OscConfig+0x4b0>)
 8002a34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a38:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a3a:	f7ff f839 	bl	8001ab0 <HAL_GetTick>
 8002a3e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a40:	e008      	b.n	8002a54 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a42:	f7ff f835 	bl	8001ab0 <HAL_GetTick>
 8002a46:	4602      	mov	r2, r0
 8002a48:	693b      	ldr	r3, [r7, #16]
 8002a4a:	1ad3      	subs	r3, r2, r3
 8002a4c:	2b02      	cmp	r3, #2
 8002a4e:	d901      	bls.n	8002a54 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002a50:	2303      	movs	r3, #3
 8002a52:	e118      	b.n	8002c86 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a54:	4b6c      	ldr	r3, [pc, #432]	@ (8002c08 <HAL_RCC_OscConfig+0x4b0>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d0f0      	beq.n	8002a42 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	689b      	ldr	r3, [r3, #8]
 8002a64:	2b01      	cmp	r3, #1
 8002a66:	d106      	bne.n	8002a76 <HAL_RCC_OscConfig+0x31e>
 8002a68:	4b66      	ldr	r3, [pc, #408]	@ (8002c04 <HAL_RCC_OscConfig+0x4ac>)
 8002a6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a6c:	4a65      	ldr	r2, [pc, #404]	@ (8002c04 <HAL_RCC_OscConfig+0x4ac>)
 8002a6e:	f043 0301 	orr.w	r3, r3, #1
 8002a72:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a74:	e01c      	b.n	8002ab0 <HAL_RCC_OscConfig+0x358>
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	689b      	ldr	r3, [r3, #8]
 8002a7a:	2b05      	cmp	r3, #5
 8002a7c:	d10c      	bne.n	8002a98 <HAL_RCC_OscConfig+0x340>
 8002a7e:	4b61      	ldr	r3, [pc, #388]	@ (8002c04 <HAL_RCC_OscConfig+0x4ac>)
 8002a80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a82:	4a60      	ldr	r2, [pc, #384]	@ (8002c04 <HAL_RCC_OscConfig+0x4ac>)
 8002a84:	f043 0304 	orr.w	r3, r3, #4
 8002a88:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a8a:	4b5e      	ldr	r3, [pc, #376]	@ (8002c04 <HAL_RCC_OscConfig+0x4ac>)
 8002a8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a8e:	4a5d      	ldr	r2, [pc, #372]	@ (8002c04 <HAL_RCC_OscConfig+0x4ac>)
 8002a90:	f043 0301 	orr.w	r3, r3, #1
 8002a94:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a96:	e00b      	b.n	8002ab0 <HAL_RCC_OscConfig+0x358>
 8002a98:	4b5a      	ldr	r3, [pc, #360]	@ (8002c04 <HAL_RCC_OscConfig+0x4ac>)
 8002a9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a9c:	4a59      	ldr	r2, [pc, #356]	@ (8002c04 <HAL_RCC_OscConfig+0x4ac>)
 8002a9e:	f023 0301 	bic.w	r3, r3, #1
 8002aa2:	6713      	str	r3, [r2, #112]	@ 0x70
 8002aa4:	4b57      	ldr	r3, [pc, #348]	@ (8002c04 <HAL_RCC_OscConfig+0x4ac>)
 8002aa6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002aa8:	4a56      	ldr	r2, [pc, #344]	@ (8002c04 <HAL_RCC_OscConfig+0x4ac>)
 8002aaa:	f023 0304 	bic.w	r3, r3, #4
 8002aae:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	689b      	ldr	r3, [r3, #8]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d015      	beq.n	8002ae4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ab8:	f7fe fffa 	bl	8001ab0 <HAL_GetTick>
 8002abc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002abe:	e00a      	b.n	8002ad6 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ac0:	f7fe fff6 	bl	8001ab0 <HAL_GetTick>
 8002ac4:	4602      	mov	r2, r0
 8002ac6:	693b      	ldr	r3, [r7, #16]
 8002ac8:	1ad3      	subs	r3, r2, r3
 8002aca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d901      	bls.n	8002ad6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002ad2:	2303      	movs	r3, #3
 8002ad4:	e0d7      	b.n	8002c86 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ad6:	4b4b      	ldr	r3, [pc, #300]	@ (8002c04 <HAL_RCC_OscConfig+0x4ac>)
 8002ad8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ada:	f003 0302 	and.w	r3, r3, #2
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d0ee      	beq.n	8002ac0 <HAL_RCC_OscConfig+0x368>
 8002ae2:	e014      	b.n	8002b0e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ae4:	f7fe ffe4 	bl	8001ab0 <HAL_GetTick>
 8002ae8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002aea:	e00a      	b.n	8002b02 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002aec:	f7fe ffe0 	bl	8001ab0 <HAL_GetTick>
 8002af0:	4602      	mov	r2, r0
 8002af2:	693b      	ldr	r3, [r7, #16]
 8002af4:	1ad3      	subs	r3, r2, r3
 8002af6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d901      	bls.n	8002b02 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002afe:	2303      	movs	r3, #3
 8002b00:	e0c1      	b.n	8002c86 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b02:	4b40      	ldr	r3, [pc, #256]	@ (8002c04 <HAL_RCC_OscConfig+0x4ac>)
 8002b04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b06:	f003 0302 	and.w	r3, r3, #2
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d1ee      	bne.n	8002aec <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002b0e:	7dfb      	ldrb	r3, [r7, #23]
 8002b10:	2b01      	cmp	r3, #1
 8002b12:	d105      	bne.n	8002b20 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b14:	4b3b      	ldr	r3, [pc, #236]	@ (8002c04 <HAL_RCC_OscConfig+0x4ac>)
 8002b16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b18:	4a3a      	ldr	r2, [pc, #232]	@ (8002c04 <HAL_RCC_OscConfig+0x4ac>)
 8002b1a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b1e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	699b      	ldr	r3, [r3, #24]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	f000 80ad 	beq.w	8002c84 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002b2a:	4b36      	ldr	r3, [pc, #216]	@ (8002c04 <HAL_RCC_OscConfig+0x4ac>)
 8002b2c:	689b      	ldr	r3, [r3, #8]
 8002b2e:	f003 030c 	and.w	r3, r3, #12
 8002b32:	2b08      	cmp	r3, #8
 8002b34:	d060      	beq.n	8002bf8 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	699b      	ldr	r3, [r3, #24]
 8002b3a:	2b02      	cmp	r3, #2
 8002b3c:	d145      	bne.n	8002bca <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b3e:	4b33      	ldr	r3, [pc, #204]	@ (8002c0c <HAL_RCC_OscConfig+0x4b4>)
 8002b40:	2200      	movs	r2, #0
 8002b42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b44:	f7fe ffb4 	bl	8001ab0 <HAL_GetTick>
 8002b48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b4a:	e008      	b.n	8002b5e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b4c:	f7fe ffb0 	bl	8001ab0 <HAL_GetTick>
 8002b50:	4602      	mov	r2, r0
 8002b52:	693b      	ldr	r3, [r7, #16]
 8002b54:	1ad3      	subs	r3, r2, r3
 8002b56:	2b02      	cmp	r3, #2
 8002b58:	d901      	bls.n	8002b5e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002b5a:	2303      	movs	r3, #3
 8002b5c:	e093      	b.n	8002c86 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b5e:	4b29      	ldr	r3, [pc, #164]	@ (8002c04 <HAL_RCC_OscConfig+0x4ac>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d1f0      	bne.n	8002b4c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	69da      	ldr	r2, [r3, #28]
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6a1b      	ldr	r3, [r3, #32]
 8002b72:	431a      	orrs	r2, r3
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b78:	019b      	lsls	r3, r3, #6
 8002b7a:	431a      	orrs	r2, r3
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b80:	085b      	lsrs	r3, r3, #1
 8002b82:	3b01      	subs	r3, #1
 8002b84:	041b      	lsls	r3, r3, #16
 8002b86:	431a      	orrs	r2, r3
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b8c:	061b      	lsls	r3, r3, #24
 8002b8e:	431a      	orrs	r2, r3
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b94:	071b      	lsls	r3, r3, #28
 8002b96:	491b      	ldr	r1, [pc, #108]	@ (8002c04 <HAL_RCC_OscConfig+0x4ac>)
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b9c:	4b1b      	ldr	r3, [pc, #108]	@ (8002c0c <HAL_RCC_OscConfig+0x4b4>)
 8002b9e:	2201      	movs	r2, #1
 8002ba0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ba2:	f7fe ff85 	bl	8001ab0 <HAL_GetTick>
 8002ba6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ba8:	e008      	b.n	8002bbc <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002baa:	f7fe ff81 	bl	8001ab0 <HAL_GetTick>
 8002bae:	4602      	mov	r2, r0
 8002bb0:	693b      	ldr	r3, [r7, #16]
 8002bb2:	1ad3      	subs	r3, r2, r3
 8002bb4:	2b02      	cmp	r3, #2
 8002bb6:	d901      	bls.n	8002bbc <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002bb8:	2303      	movs	r3, #3
 8002bba:	e064      	b.n	8002c86 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bbc:	4b11      	ldr	r3, [pc, #68]	@ (8002c04 <HAL_RCC_OscConfig+0x4ac>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d0f0      	beq.n	8002baa <HAL_RCC_OscConfig+0x452>
 8002bc8:	e05c      	b.n	8002c84 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bca:	4b10      	ldr	r3, [pc, #64]	@ (8002c0c <HAL_RCC_OscConfig+0x4b4>)
 8002bcc:	2200      	movs	r2, #0
 8002bce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bd0:	f7fe ff6e 	bl	8001ab0 <HAL_GetTick>
 8002bd4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bd6:	e008      	b.n	8002bea <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bd8:	f7fe ff6a 	bl	8001ab0 <HAL_GetTick>
 8002bdc:	4602      	mov	r2, r0
 8002bde:	693b      	ldr	r3, [r7, #16]
 8002be0:	1ad3      	subs	r3, r2, r3
 8002be2:	2b02      	cmp	r3, #2
 8002be4:	d901      	bls.n	8002bea <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002be6:	2303      	movs	r3, #3
 8002be8:	e04d      	b.n	8002c86 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bea:	4b06      	ldr	r3, [pc, #24]	@ (8002c04 <HAL_RCC_OscConfig+0x4ac>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d1f0      	bne.n	8002bd8 <HAL_RCC_OscConfig+0x480>
 8002bf6:	e045      	b.n	8002c84 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	699b      	ldr	r3, [r3, #24]
 8002bfc:	2b01      	cmp	r3, #1
 8002bfe:	d107      	bne.n	8002c10 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002c00:	2301      	movs	r3, #1
 8002c02:	e040      	b.n	8002c86 <HAL_RCC_OscConfig+0x52e>
 8002c04:	40023800 	.word	0x40023800
 8002c08:	40007000 	.word	0x40007000
 8002c0c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002c10:	4b1f      	ldr	r3, [pc, #124]	@ (8002c90 <HAL_RCC_OscConfig+0x538>)
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	699b      	ldr	r3, [r3, #24]
 8002c1a:	2b01      	cmp	r3, #1
 8002c1c:	d030      	beq.n	8002c80 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c28:	429a      	cmp	r2, r3
 8002c2a:	d129      	bne.n	8002c80 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c36:	429a      	cmp	r2, r3
 8002c38:	d122      	bne.n	8002c80 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c3a:	68fa      	ldr	r2, [r7, #12]
 8002c3c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002c40:	4013      	ands	r3, r2
 8002c42:	687a      	ldr	r2, [r7, #4]
 8002c44:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002c46:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d119      	bne.n	8002c80 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c56:	085b      	lsrs	r3, r3, #1
 8002c58:	3b01      	subs	r3, #1
 8002c5a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c5c:	429a      	cmp	r2, r3
 8002c5e:	d10f      	bne.n	8002c80 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c6a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c6c:	429a      	cmp	r2, r3
 8002c6e:	d107      	bne.n	8002c80 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c7a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c7c:	429a      	cmp	r2, r3
 8002c7e:	d001      	beq.n	8002c84 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002c80:	2301      	movs	r3, #1
 8002c82:	e000      	b.n	8002c86 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002c84:	2300      	movs	r3, #0
}
 8002c86:	4618      	mov	r0, r3
 8002c88:	3718      	adds	r7, #24
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bd80      	pop	{r7, pc}
 8002c8e:	bf00      	nop
 8002c90:	40023800 	.word	0x40023800

08002c94 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b082      	sub	sp, #8
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d101      	bne.n	8002ca6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	e041      	b.n	8002d2a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002cac:	b2db      	uxtb	r3, r3
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d106      	bne.n	8002cc0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002cba:	6878      	ldr	r0, [r7, #4]
 8002cbc:	f7fe fd0c 	bl	80016d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2202      	movs	r2, #2
 8002cc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681a      	ldr	r2, [r3, #0]
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	3304      	adds	r3, #4
 8002cd0:	4619      	mov	r1, r3
 8002cd2:	4610      	mov	r0, r2
 8002cd4:	f000 f9b6 	bl	8003044 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2201      	movs	r2, #1
 8002cdc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2201      	movs	r2, #1
 8002ce4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2201      	movs	r2, #1
 8002cec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2201      	movs	r2, #1
 8002cf4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2201      	movs	r2, #1
 8002cfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2201      	movs	r2, #1
 8002d04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2201      	movs	r2, #1
 8002d0c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2201      	movs	r2, #1
 8002d14:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2201      	movs	r2, #1
 8002d1c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2201      	movs	r2, #1
 8002d24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002d28:	2300      	movs	r3, #0
}
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	3708      	adds	r7, #8
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd80      	pop	{r7, pc}
	...

08002d34 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002d34:	b480      	push	{r7}
 8002d36:	b085      	sub	sp, #20
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d42:	b2db      	uxtb	r3, r3
 8002d44:	2b01      	cmp	r3, #1
 8002d46:	d001      	beq.n	8002d4c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002d48:	2301      	movs	r3, #1
 8002d4a:	e04e      	b.n	8002dea <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2202      	movs	r2, #2
 8002d50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	68da      	ldr	r2, [r3, #12]
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f042 0201 	orr.w	r2, r2, #1
 8002d62:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4a23      	ldr	r2, [pc, #140]	@ (8002df8 <HAL_TIM_Base_Start_IT+0xc4>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d022      	beq.n	8002db4 <HAL_TIM_Base_Start_IT+0x80>
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d76:	d01d      	beq.n	8002db4 <HAL_TIM_Base_Start_IT+0x80>
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4a1f      	ldr	r2, [pc, #124]	@ (8002dfc <HAL_TIM_Base_Start_IT+0xc8>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d018      	beq.n	8002db4 <HAL_TIM_Base_Start_IT+0x80>
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4a1e      	ldr	r2, [pc, #120]	@ (8002e00 <HAL_TIM_Base_Start_IT+0xcc>)
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	d013      	beq.n	8002db4 <HAL_TIM_Base_Start_IT+0x80>
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a1c      	ldr	r2, [pc, #112]	@ (8002e04 <HAL_TIM_Base_Start_IT+0xd0>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d00e      	beq.n	8002db4 <HAL_TIM_Base_Start_IT+0x80>
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	4a1b      	ldr	r2, [pc, #108]	@ (8002e08 <HAL_TIM_Base_Start_IT+0xd4>)
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	d009      	beq.n	8002db4 <HAL_TIM_Base_Start_IT+0x80>
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a19      	ldr	r2, [pc, #100]	@ (8002e0c <HAL_TIM_Base_Start_IT+0xd8>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d004      	beq.n	8002db4 <HAL_TIM_Base_Start_IT+0x80>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	4a18      	ldr	r2, [pc, #96]	@ (8002e10 <HAL_TIM_Base_Start_IT+0xdc>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d111      	bne.n	8002dd8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	689b      	ldr	r3, [r3, #8]
 8002dba:	f003 0307 	and.w	r3, r3, #7
 8002dbe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2b06      	cmp	r3, #6
 8002dc4:	d010      	beq.n	8002de8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	681a      	ldr	r2, [r3, #0]
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f042 0201 	orr.w	r2, r2, #1
 8002dd4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002dd6:	e007      	b.n	8002de8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	681a      	ldr	r2, [r3, #0]
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f042 0201 	orr.w	r2, r2, #1
 8002de6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002de8:	2300      	movs	r3, #0
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	3714      	adds	r7, #20
 8002dee:	46bd      	mov	sp, r7
 8002df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df4:	4770      	bx	lr
 8002df6:	bf00      	nop
 8002df8:	40010000 	.word	0x40010000
 8002dfc:	40000400 	.word	0x40000400
 8002e00:	40000800 	.word	0x40000800
 8002e04:	40000c00 	.word	0x40000c00
 8002e08:	40010400 	.word	0x40010400
 8002e0c:	40014000 	.word	0x40014000
 8002e10:	40001800 	.word	0x40001800

08002e14 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b084      	sub	sp, #16
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	68db      	ldr	r3, [r3, #12]
 8002e22:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	691b      	ldr	r3, [r3, #16]
 8002e2a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002e2c:	68bb      	ldr	r3, [r7, #8]
 8002e2e:	f003 0302 	and.w	r3, r3, #2
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d020      	beq.n	8002e78 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	f003 0302 	and.w	r3, r3, #2
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d01b      	beq.n	8002e78 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f06f 0202 	mvn.w	r2, #2
 8002e48:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2201      	movs	r2, #1
 8002e4e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	699b      	ldr	r3, [r3, #24]
 8002e56:	f003 0303 	and.w	r3, r3, #3
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d003      	beq.n	8002e66 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002e5e:	6878      	ldr	r0, [r7, #4]
 8002e60:	f000 f8d2 	bl	8003008 <HAL_TIM_IC_CaptureCallback>
 8002e64:	e005      	b.n	8002e72 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e66:	6878      	ldr	r0, [r7, #4]
 8002e68:	f000 f8c4 	bl	8002ff4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e6c:	6878      	ldr	r0, [r7, #4]
 8002e6e:	f000 f8d5 	bl	800301c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2200      	movs	r2, #0
 8002e76:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002e78:	68bb      	ldr	r3, [r7, #8]
 8002e7a:	f003 0304 	and.w	r3, r3, #4
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d020      	beq.n	8002ec4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	f003 0304 	and.w	r3, r3, #4
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d01b      	beq.n	8002ec4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f06f 0204 	mvn.w	r2, #4
 8002e94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2202      	movs	r2, #2
 8002e9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	699b      	ldr	r3, [r3, #24]
 8002ea2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d003      	beq.n	8002eb2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002eaa:	6878      	ldr	r0, [r7, #4]
 8002eac:	f000 f8ac 	bl	8003008 <HAL_TIM_IC_CaptureCallback>
 8002eb0:	e005      	b.n	8002ebe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002eb2:	6878      	ldr	r0, [r7, #4]
 8002eb4:	f000 f89e 	bl	8002ff4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002eb8:	6878      	ldr	r0, [r7, #4]
 8002eba:	f000 f8af 	bl	800301c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002ec4:	68bb      	ldr	r3, [r7, #8]
 8002ec6:	f003 0308 	and.w	r3, r3, #8
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d020      	beq.n	8002f10 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	f003 0308 	and.w	r3, r3, #8
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d01b      	beq.n	8002f10 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f06f 0208 	mvn.w	r2, #8
 8002ee0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2204      	movs	r2, #4
 8002ee6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	69db      	ldr	r3, [r3, #28]
 8002eee:	f003 0303 	and.w	r3, r3, #3
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d003      	beq.n	8002efe <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ef6:	6878      	ldr	r0, [r7, #4]
 8002ef8:	f000 f886 	bl	8003008 <HAL_TIM_IC_CaptureCallback>
 8002efc:	e005      	b.n	8002f0a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002efe:	6878      	ldr	r0, [r7, #4]
 8002f00:	f000 f878 	bl	8002ff4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f04:	6878      	ldr	r0, [r7, #4]
 8002f06:	f000 f889 	bl	800301c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	f003 0310 	and.w	r3, r3, #16
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d020      	beq.n	8002f5c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	f003 0310 	and.w	r3, r3, #16
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d01b      	beq.n	8002f5c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f06f 0210 	mvn.w	r2, #16
 8002f2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2208      	movs	r2, #8
 8002f32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	69db      	ldr	r3, [r3, #28]
 8002f3a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d003      	beq.n	8002f4a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f42:	6878      	ldr	r0, [r7, #4]
 8002f44:	f000 f860 	bl	8003008 <HAL_TIM_IC_CaptureCallback>
 8002f48:	e005      	b.n	8002f56 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f4a:	6878      	ldr	r0, [r7, #4]
 8002f4c:	f000 f852 	bl	8002ff4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f50:	6878      	ldr	r0, [r7, #4]
 8002f52:	f000 f863 	bl	800301c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2200      	movs	r2, #0
 8002f5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002f5c:	68bb      	ldr	r3, [r7, #8]
 8002f5e:	f003 0301 	and.w	r3, r3, #1
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d00c      	beq.n	8002f80 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	f003 0301 	and.w	r3, r3, #1
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d007      	beq.n	8002f80 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f06f 0201 	mvn.w	r2, #1
 8002f78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002f7a:	6878      	ldr	r0, [r7, #4]
 8002f7c:	f7fd ff3a 	bl	8000df4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002f80:	68bb      	ldr	r3, [r7, #8]
 8002f82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d00c      	beq.n	8002fa4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d007      	beq.n	8002fa4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002f9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002f9e:	6878      	ldr	r0, [r7, #4]
 8002fa0:	f000 f900 	bl	80031a4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002fa4:	68bb      	ldr	r3, [r7, #8]
 8002fa6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d00c      	beq.n	8002fc8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d007      	beq.n	8002fc8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002fc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002fc2:	6878      	ldr	r0, [r7, #4]
 8002fc4:	f000 f834 	bl	8003030 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002fc8:	68bb      	ldr	r3, [r7, #8]
 8002fca:	f003 0320 	and.w	r3, r3, #32
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d00c      	beq.n	8002fec <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	f003 0320 	and.w	r3, r3, #32
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d007      	beq.n	8002fec <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f06f 0220 	mvn.w	r2, #32
 8002fe4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002fe6:	6878      	ldr	r0, [r7, #4]
 8002fe8:	f000 f8d2 	bl	8003190 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002fec:	bf00      	nop
 8002fee:	3710      	adds	r7, #16
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bd80      	pop	{r7, pc}

08002ff4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	b083      	sub	sp, #12
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002ffc:	bf00      	nop
 8002ffe:	370c      	adds	r7, #12
 8003000:	46bd      	mov	sp, r7
 8003002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003006:	4770      	bx	lr

08003008 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003008:	b480      	push	{r7}
 800300a:	b083      	sub	sp, #12
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003010:	bf00      	nop
 8003012:	370c      	adds	r7, #12
 8003014:	46bd      	mov	sp, r7
 8003016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301a:	4770      	bx	lr

0800301c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800301c:	b480      	push	{r7}
 800301e:	b083      	sub	sp, #12
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003024:	bf00      	nop
 8003026:	370c      	adds	r7, #12
 8003028:	46bd      	mov	sp, r7
 800302a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302e:	4770      	bx	lr

08003030 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003030:	b480      	push	{r7}
 8003032:	b083      	sub	sp, #12
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003038:	bf00      	nop
 800303a:	370c      	adds	r7, #12
 800303c:	46bd      	mov	sp, r7
 800303e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003042:	4770      	bx	lr

08003044 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003044:	b480      	push	{r7}
 8003046:	b085      	sub	sp, #20
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
 800304c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	4a43      	ldr	r2, [pc, #268]	@ (8003164 <TIM_Base_SetConfig+0x120>)
 8003058:	4293      	cmp	r3, r2
 800305a:	d013      	beq.n	8003084 <TIM_Base_SetConfig+0x40>
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003062:	d00f      	beq.n	8003084 <TIM_Base_SetConfig+0x40>
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	4a40      	ldr	r2, [pc, #256]	@ (8003168 <TIM_Base_SetConfig+0x124>)
 8003068:	4293      	cmp	r3, r2
 800306a:	d00b      	beq.n	8003084 <TIM_Base_SetConfig+0x40>
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	4a3f      	ldr	r2, [pc, #252]	@ (800316c <TIM_Base_SetConfig+0x128>)
 8003070:	4293      	cmp	r3, r2
 8003072:	d007      	beq.n	8003084 <TIM_Base_SetConfig+0x40>
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	4a3e      	ldr	r2, [pc, #248]	@ (8003170 <TIM_Base_SetConfig+0x12c>)
 8003078:	4293      	cmp	r3, r2
 800307a:	d003      	beq.n	8003084 <TIM_Base_SetConfig+0x40>
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	4a3d      	ldr	r2, [pc, #244]	@ (8003174 <TIM_Base_SetConfig+0x130>)
 8003080:	4293      	cmp	r3, r2
 8003082:	d108      	bne.n	8003096 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800308a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	68fa      	ldr	r2, [r7, #12]
 8003092:	4313      	orrs	r3, r2
 8003094:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	4a32      	ldr	r2, [pc, #200]	@ (8003164 <TIM_Base_SetConfig+0x120>)
 800309a:	4293      	cmp	r3, r2
 800309c:	d02b      	beq.n	80030f6 <TIM_Base_SetConfig+0xb2>
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80030a4:	d027      	beq.n	80030f6 <TIM_Base_SetConfig+0xb2>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	4a2f      	ldr	r2, [pc, #188]	@ (8003168 <TIM_Base_SetConfig+0x124>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d023      	beq.n	80030f6 <TIM_Base_SetConfig+0xb2>
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	4a2e      	ldr	r2, [pc, #184]	@ (800316c <TIM_Base_SetConfig+0x128>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d01f      	beq.n	80030f6 <TIM_Base_SetConfig+0xb2>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	4a2d      	ldr	r2, [pc, #180]	@ (8003170 <TIM_Base_SetConfig+0x12c>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d01b      	beq.n	80030f6 <TIM_Base_SetConfig+0xb2>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	4a2c      	ldr	r2, [pc, #176]	@ (8003174 <TIM_Base_SetConfig+0x130>)
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d017      	beq.n	80030f6 <TIM_Base_SetConfig+0xb2>
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	4a2b      	ldr	r2, [pc, #172]	@ (8003178 <TIM_Base_SetConfig+0x134>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d013      	beq.n	80030f6 <TIM_Base_SetConfig+0xb2>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	4a2a      	ldr	r2, [pc, #168]	@ (800317c <TIM_Base_SetConfig+0x138>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d00f      	beq.n	80030f6 <TIM_Base_SetConfig+0xb2>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	4a29      	ldr	r2, [pc, #164]	@ (8003180 <TIM_Base_SetConfig+0x13c>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d00b      	beq.n	80030f6 <TIM_Base_SetConfig+0xb2>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	4a28      	ldr	r2, [pc, #160]	@ (8003184 <TIM_Base_SetConfig+0x140>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d007      	beq.n	80030f6 <TIM_Base_SetConfig+0xb2>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	4a27      	ldr	r2, [pc, #156]	@ (8003188 <TIM_Base_SetConfig+0x144>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d003      	beq.n	80030f6 <TIM_Base_SetConfig+0xb2>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	4a26      	ldr	r2, [pc, #152]	@ (800318c <TIM_Base_SetConfig+0x148>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d108      	bne.n	8003108 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80030fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	68db      	ldr	r3, [r3, #12]
 8003102:	68fa      	ldr	r2, [r7, #12]
 8003104:	4313      	orrs	r3, r2
 8003106:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	695b      	ldr	r3, [r3, #20]
 8003112:	4313      	orrs	r3, r2
 8003114:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	689a      	ldr	r2, [r3, #8]
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	681a      	ldr	r2, [r3, #0]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	4a0e      	ldr	r2, [pc, #56]	@ (8003164 <TIM_Base_SetConfig+0x120>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d003      	beq.n	8003136 <TIM_Base_SetConfig+0xf2>
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	4a10      	ldr	r2, [pc, #64]	@ (8003174 <TIM_Base_SetConfig+0x130>)
 8003132:	4293      	cmp	r3, r2
 8003134:	d103      	bne.n	800313e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	691a      	ldr	r2, [r3, #16]
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f043 0204 	orr.w	r2, r3, #4
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2201      	movs	r2, #1
 800314e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	68fa      	ldr	r2, [r7, #12]
 8003154:	601a      	str	r2, [r3, #0]
}
 8003156:	bf00      	nop
 8003158:	3714      	adds	r7, #20
 800315a:	46bd      	mov	sp, r7
 800315c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003160:	4770      	bx	lr
 8003162:	bf00      	nop
 8003164:	40010000 	.word	0x40010000
 8003168:	40000400 	.word	0x40000400
 800316c:	40000800 	.word	0x40000800
 8003170:	40000c00 	.word	0x40000c00
 8003174:	40010400 	.word	0x40010400
 8003178:	40014000 	.word	0x40014000
 800317c:	40014400 	.word	0x40014400
 8003180:	40014800 	.word	0x40014800
 8003184:	40001800 	.word	0x40001800
 8003188:	40001c00 	.word	0x40001c00
 800318c:	40002000 	.word	0x40002000

08003190 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003190:	b480      	push	{r7}
 8003192:	b083      	sub	sp, #12
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003198:	bf00      	nop
 800319a:	370c      	adds	r7, #12
 800319c:	46bd      	mov	sp, r7
 800319e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a2:	4770      	bx	lr

080031a4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80031a4:	b480      	push	{r7}
 80031a6:	b083      	sub	sp, #12
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80031ac:	bf00      	nop
 80031ae:	370c      	adds	r7, #12
 80031b0:	46bd      	mov	sp, r7
 80031b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b6:	4770      	bx	lr

080031b8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b082      	sub	sp, #8
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d101      	bne.n	80031ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80031c6:	2301      	movs	r3, #1
 80031c8:	e042      	b.n	8003250 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031d0:	b2db      	uxtb	r3, r3
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d106      	bne.n	80031e4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2200      	movs	r2, #0
 80031da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80031de:	6878      	ldr	r0, [r7, #4]
 80031e0:	f7fe faa2 	bl	8001728 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2224      	movs	r2, #36	@ 0x24
 80031e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	68da      	ldr	r2, [r3, #12]
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80031fa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80031fc:	6878      	ldr	r0, [r7, #4]
 80031fe:	f000 fa61 	bl	80036c4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	691a      	ldr	r2, [r3, #16]
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003210:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	695a      	ldr	r2, [r3, #20]
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003220:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	68da      	ldr	r2, [r3, #12]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003230:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	2200      	movs	r2, #0
 8003236:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2220      	movs	r2, #32
 800323c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2220      	movs	r2, #32
 8003244:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2200      	movs	r2, #0
 800324c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800324e:	2300      	movs	r3, #0
}
 8003250:	4618      	mov	r0, r3
 8003252:	3708      	adds	r7, #8
 8003254:	46bd      	mov	sp, r7
 8003256:	bd80      	pop	{r7, pc}

08003258 <HAL_HalfDuplex_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b082      	sub	sp, #8
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d101      	bne.n	800326a <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8003266:	2301      	movs	r3, #1
 8003268:	e04a      	b.n	8003300 <HAL_HalfDuplex_Init+0xa8>
  /* Check the parameters */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003270:	b2db      	uxtb	r3, r3
 8003272:	2b00      	cmp	r3, #0
 8003274:	d106      	bne.n	8003284 <HAL_HalfDuplex_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2200      	movs	r2, #0
 800327a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800327e:	6878      	ldr	r0, [r7, #4]
 8003280:	f7fe fa52 	bl	8001728 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2224      	movs	r2, #36	@ 0x24
 8003288:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	68da      	ldr	r2, [r3, #12]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800329a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800329c:	6878      	ldr	r0, [r7, #4]
 800329e:	f000 fa11 	bl	80036c4 <UART_SetConfig>

  /* In half-duplex mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	691a      	ldr	r2, [r3, #16]
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80032b0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	695a      	ldr	r2, [r3, #20]
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 80032c0:	615a      	str	r2, [r3, #20]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	695a      	ldr	r2, [r3, #20]
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f042 0208 	orr.w	r2, r2, #8
 80032d0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	68da      	ldr	r2, [r3, #12]
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80032e0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	2200      	movs	r2, #0
 80032e6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2220      	movs	r2, #32
 80032ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2220      	movs	r2, #32
 80032f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2200      	movs	r2, #0
 80032fc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80032fe:	2300      	movs	r3, #0
}
 8003300:	4618      	mov	r0, r3
 8003302:	3708      	adds	r7, #8
 8003304:	46bd      	mov	sp, r7
 8003306:	bd80      	pop	{r7, pc}

08003308 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b08a      	sub	sp, #40	@ 0x28
 800330c:	af02      	add	r7, sp, #8
 800330e:	60f8      	str	r0, [r7, #12]
 8003310:	60b9      	str	r1, [r7, #8]
 8003312:	603b      	str	r3, [r7, #0]
 8003314:	4613      	mov	r3, r2
 8003316:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003318:	2300      	movs	r3, #0
 800331a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003322:	b2db      	uxtb	r3, r3
 8003324:	2b20      	cmp	r3, #32
 8003326:	d175      	bne.n	8003414 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003328:	68bb      	ldr	r3, [r7, #8]
 800332a:	2b00      	cmp	r3, #0
 800332c:	d002      	beq.n	8003334 <HAL_UART_Transmit+0x2c>
 800332e:	88fb      	ldrh	r3, [r7, #6]
 8003330:	2b00      	cmp	r3, #0
 8003332:	d101      	bne.n	8003338 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003334:	2301      	movs	r3, #1
 8003336:	e06e      	b.n	8003416 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	2200      	movs	r2, #0
 800333c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	2221      	movs	r2, #33	@ 0x21
 8003342:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003346:	f7fe fbb3 	bl	8001ab0 <HAL_GetTick>
 800334a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	88fa      	ldrh	r2, [r7, #6]
 8003350:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	88fa      	ldrh	r2, [r7, #6]
 8003356:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	689b      	ldr	r3, [r3, #8]
 800335c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003360:	d108      	bne.n	8003374 <HAL_UART_Transmit+0x6c>
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	691b      	ldr	r3, [r3, #16]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d104      	bne.n	8003374 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800336a:	2300      	movs	r3, #0
 800336c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800336e:	68bb      	ldr	r3, [r7, #8]
 8003370:	61bb      	str	r3, [r7, #24]
 8003372:	e003      	b.n	800337c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003374:	68bb      	ldr	r3, [r7, #8]
 8003376:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003378:	2300      	movs	r3, #0
 800337a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800337c:	e02e      	b.n	80033dc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	9300      	str	r3, [sp, #0]
 8003382:	697b      	ldr	r3, [r7, #20]
 8003384:	2200      	movs	r2, #0
 8003386:	2180      	movs	r1, #128	@ 0x80
 8003388:	68f8      	ldr	r0, [r7, #12]
 800338a:	f000 f8df 	bl	800354c <UART_WaitOnFlagUntilTimeout>
 800338e:	4603      	mov	r3, r0
 8003390:	2b00      	cmp	r3, #0
 8003392:	d005      	beq.n	80033a0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	2220      	movs	r2, #32
 8003398:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800339c:	2303      	movs	r3, #3
 800339e:	e03a      	b.n	8003416 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80033a0:	69fb      	ldr	r3, [r7, #28]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d10b      	bne.n	80033be <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80033a6:	69bb      	ldr	r3, [r7, #24]
 80033a8:	881b      	ldrh	r3, [r3, #0]
 80033aa:	461a      	mov	r2, r3
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80033b4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80033b6:	69bb      	ldr	r3, [r7, #24]
 80033b8:	3302      	adds	r3, #2
 80033ba:	61bb      	str	r3, [r7, #24]
 80033bc:	e007      	b.n	80033ce <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80033be:	69fb      	ldr	r3, [r7, #28]
 80033c0:	781a      	ldrb	r2, [r3, #0]
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80033c8:	69fb      	ldr	r3, [r7, #28]
 80033ca:	3301      	adds	r3, #1
 80033cc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80033d2:	b29b      	uxth	r3, r3
 80033d4:	3b01      	subs	r3, #1
 80033d6:	b29a      	uxth	r2, r3
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80033e0:	b29b      	uxth	r3, r3
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d1cb      	bne.n	800337e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	9300      	str	r3, [sp, #0]
 80033ea:	697b      	ldr	r3, [r7, #20]
 80033ec:	2200      	movs	r2, #0
 80033ee:	2140      	movs	r1, #64	@ 0x40
 80033f0:	68f8      	ldr	r0, [r7, #12]
 80033f2:	f000 f8ab 	bl	800354c <UART_WaitOnFlagUntilTimeout>
 80033f6:	4603      	mov	r3, r0
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d005      	beq.n	8003408 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	2220      	movs	r2, #32
 8003400:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003404:	2303      	movs	r3, #3
 8003406:	e006      	b.n	8003416 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	2220      	movs	r2, #32
 800340c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003410:	2300      	movs	r3, #0
 8003412:	e000      	b.n	8003416 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003414:	2302      	movs	r3, #2
  }
}
 8003416:	4618      	mov	r0, r3
 8003418:	3720      	adds	r7, #32
 800341a:	46bd      	mov	sp, r7
 800341c:	bd80      	pop	{r7, pc}

0800341e <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800341e:	b580      	push	{r7, lr}
 8003420:	b08a      	sub	sp, #40	@ 0x28
 8003422:	af02      	add	r7, sp, #8
 8003424:	60f8      	str	r0, [r7, #12]
 8003426:	60b9      	str	r1, [r7, #8]
 8003428:	603b      	str	r3, [r7, #0]
 800342a:	4613      	mov	r3, r2
 800342c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800342e:	2300      	movs	r3, #0
 8003430:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003438:	b2db      	uxtb	r3, r3
 800343a:	2b20      	cmp	r3, #32
 800343c:	f040 8081 	bne.w	8003542 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8003440:	68bb      	ldr	r3, [r7, #8]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d002      	beq.n	800344c <HAL_UART_Receive+0x2e>
 8003446:	88fb      	ldrh	r3, [r7, #6]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d101      	bne.n	8003450 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800344c:	2301      	movs	r3, #1
 800344e:	e079      	b.n	8003544 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	2200      	movs	r2, #0
 8003454:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	2222      	movs	r2, #34	@ 0x22
 800345a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	2200      	movs	r2, #0
 8003462:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003464:	f7fe fb24 	bl	8001ab0 <HAL_GetTick>
 8003468:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	88fa      	ldrh	r2, [r7, #6]
 800346e:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	88fa      	ldrh	r2, [r7, #6]
 8003474:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	689b      	ldr	r3, [r3, #8]
 800347a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800347e:	d108      	bne.n	8003492 <HAL_UART_Receive+0x74>
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	691b      	ldr	r3, [r3, #16]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d104      	bne.n	8003492 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8003488:	2300      	movs	r3, #0
 800348a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800348c:	68bb      	ldr	r3, [r7, #8]
 800348e:	61bb      	str	r3, [r7, #24]
 8003490:	e003      	b.n	800349a <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8003492:	68bb      	ldr	r3, [r7, #8]
 8003494:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003496:	2300      	movs	r3, #0
 8003498:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800349a:	e047      	b.n	800352c <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	9300      	str	r3, [sp, #0]
 80034a0:	697b      	ldr	r3, [r7, #20]
 80034a2:	2200      	movs	r2, #0
 80034a4:	2120      	movs	r1, #32
 80034a6:	68f8      	ldr	r0, [r7, #12]
 80034a8:	f000 f850 	bl	800354c <UART_WaitOnFlagUntilTimeout>
 80034ac:	4603      	mov	r3, r0
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d005      	beq.n	80034be <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	2220      	movs	r2, #32
 80034b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 80034ba:	2303      	movs	r3, #3
 80034bc:	e042      	b.n	8003544 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 80034be:	69fb      	ldr	r3, [r7, #28]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d10c      	bne.n	80034de <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	b29b      	uxth	r3, r3
 80034cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80034d0:	b29a      	uxth	r2, r3
 80034d2:	69bb      	ldr	r3, [r7, #24]
 80034d4:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80034d6:	69bb      	ldr	r3, [r7, #24]
 80034d8:	3302      	adds	r3, #2
 80034da:	61bb      	str	r3, [r7, #24]
 80034dc:	e01f      	b.n	800351e <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	689b      	ldr	r3, [r3, #8]
 80034e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80034e6:	d007      	beq.n	80034f8 <HAL_UART_Receive+0xda>
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	689b      	ldr	r3, [r3, #8]
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d10a      	bne.n	8003506 <HAL_UART_Receive+0xe8>
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	691b      	ldr	r3, [r3, #16]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d106      	bne.n	8003506 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	b2da      	uxtb	r2, r3
 8003500:	69fb      	ldr	r3, [r7, #28]
 8003502:	701a      	strb	r2, [r3, #0]
 8003504:	e008      	b.n	8003518 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	b2db      	uxtb	r3, r3
 800350e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003512:	b2da      	uxtb	r2, r3
 8003514:	69fb      	ldr	r3, [r7, #28]
 8003516:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8003518:	69fb      	ldr	r3, [r7, #28]
 800351a:	3301      	adds	r3, #1
 800351c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003522:	b29b      	uxth	r3, r3
 8003524:	3b01      	subs	r3, #1
 8003526:	b29a      	uxth	r2, r3
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003530:	b29b      	uxth	r3, r3
 8003532:	2b00      	cmp	r3, #0
 8003534:	d1b2      	bne.n	800349c <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	2220      	movs	r2, #32
 800353a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 800353e:	2300      	movs	r3, #0
 8003540:	e000      	b.n	8003544 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8003542:	2302      	movs	r3, #2
  }
}
 8003544:	4618      	mov	r0, r3
 8003546:	3720      	adds	r7, #32
 8003548:	46bd      	mov	sp, r7
 800354a:	bd80      	pop	{r7, pc}

0800354c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b086      	sub	sp, #24
 8003550:	af00      	add	r7, sp, #0
 8003552:	60f8      	str	r0, [r7, #12]
 8003554:	60b9      	str	r1, [r7, #8]
 8003556:	603b      	str	r3, [r7, #0]
 8003558:	4613      	mov	r3, r2
 800355a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800355c:	e03b      	b.n	80035d6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800355e:	6a3b      	ldr	r3, [r7, #32]
 8003560:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003564:	d037      	beq.n	80035d6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003566:	f7fe faa3 	bl	8001ab0 <HAL_GetTick>
 800356a:	4602      	mov	r2, r0
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	1ad3      	subs	r3, r2, r3
 8003570:	6a3a      	ldr	r2, [r7, #32]
 8003572:	429a      	cmp	r2, r3
 8003574:	d302      	bcc.n	800357c <UART_WaitOnFlagUntilTimeout+0x30>
 8003576:	6a3b      	ldr	r3, [r7, #32]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d101      	bne.n	8003580 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800357c:	2303      	movs	r3, #3
 800357e:	e03a      	b.n	80035f6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	68db      	ldr	r3, [r3, #12]
 8003586:	f003 0304 	and.w	r3, r3, #4
 800358a:	2b00      	cmp	r3, #0
 800358c:	d023      	beq.n	80035d6 <UART_WaitOnFlagUntilTimeout+0x8a>
 800358e:	68bb      	ldr	r3, [r7, #8]
 8003590:	2b80      	cmp	r3, #128	@ 0x80
 8003592:	d020      	beq.n	80035d6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003594:	68bb      	ldr	r3, [r7, #8]
 8003596:	2b40      	cmp	r3, #64	@ 0x40
 8003598:	d01d      	beq.n	80035d6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f003 0308 	and.w	r3, r3, #8
 80035a4:	2b08      	cmp	r3, #8
 80035a6:	d116      	bne.n	80035d6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80035a8:	2300      	movs	r3, #0
 80035aa:	617b      	str	r3, [r7, #20]
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	617b      	str	r3, [r7, #20]
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	617b      	str	r3, [r7, #20]
 80035bc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80035be:	68f8      	ldr	r0, [r7, #12]
 80035c0:	f000 f81d 	bl	80035fe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	2208      	movs	r2, #8
 80035c8:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	2200      	movs	r2, #0
 80035ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80035d2:	2301      	movs	r3, #1
 80035d4:	e00f      	b.n	80035f6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	681a      	ldr	r2, [r3, #0]
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	4013      	ands	r3, r2
 80035e0:	68ba      	ldr	r2, [r7, #8]
 80035e2:	429a      	cmp	r2, r3
 80035e4:	bf0c      	ite	eq
 80035e6:	2301      	moveq	r3, #1
 80035e8:	2300      	movne	r3, #0
 80035ea:	b2db      	uxtb	r3, r3
 80035ec:	461a      	mov	r2, r3
 80035ee:	79fb      	ldrb	r3, [r7, #7]
 80035f0:	429a      	cmp	r2, r3
 80035f2:	d0b4      	beq.n	800355e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80035f4:	2300      	movs	r3, #0
}
 80035f6:	4618      	mov	r0, r3
 80035f8:	3718      	adds	r7, #24
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bd80      	pop	{r7, pc}

080035fe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80035fe:	b480      	push	{r7}
 8003600:	b095      	sub	sp, #84	@ 0x54
 8003602:	af00      	add	r7, sp, #0
 8003604:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	330c      	adds	r3, #12
 800360c:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800360e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003610:	e853 3f00 	ldrex	r3, [r3]
 8003614:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003616:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003618:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800361c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	330c      	adds	r3, #12
 8003624:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003626:	643a      	str	r2, [r7, #64]	@ 0x40
 8003628:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800362a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800362c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800362e:	e841 2300 	strex	r3, r2, [r1]
 8003632:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003634:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003636:	2b00      	cmp	r3, #0
 8003638:	d1e5      	bne.n	8003606 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	3314      	adds	r3, #20
 8003640:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003642:	6a3b      	ldr	r3, [r7, #32]
 8003644:	e853 3f00 	ldrex	r3, [r3]
 8003648:	61fb      	str	r3, [r7, #28]
   return(result);
 800364a:	69fb      	ldr	r3, [r7, #28]
 800364c:	f023 0301 	bic.w	r3, r3, #1
 8003650:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	3314      	adds	r3, #20
 8003658:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800365a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800365c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800365e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003660:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003662:	e841 2300 	strex	r3, r2, [r1]
 8003666:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800366a:	2b00      	cmp	r3, #0
 800366c:	d1e5      	bne.n	800363a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003672:	2b01      	cmp	r3, #1
 8003674:	d119      	bne.n	80036aa <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	330c      	adds	r3, #12
 800367c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	e853 3f00 	ldrex	r3, [r3]
 8003684:	60bb      	str	r3, [r7, #8]
   return(result);
 8003686:	68bb      	ldr	r3, [r7, #8]
 8003688:	f023 0310 	bic.w	r3, r3, #16
 800368c:	647b      	str	r3, [r7, #68]	@ 0x44
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	330c      	adds	r3, #12
 8003694:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003696:	61ba      	str	r2, [r7, #24]
 8003698:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800369a:	6979      	ldr	r1, [r7, #20]
 800369c:	69ba      	ldr	r2, [r7, #24]
 800369e:	e841 2300 	strex	r3, r2, [r1]
 80036a2:	613b      	str	r3, [r7, #16]
   return(result);
 80036a4:	693b      	ldr	r3, [r7, #16]
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d1e5      	bne.n	8003676 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2220      	movs	r2, #32
 80036ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2200      	movs	r2, #0
 80036b6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80036b8:	bf00      	nop
 80036ba:	3754      	adds	r7, #84	@ 0x54
 80036bc:	46bd      	mov	sp, r7
 80036be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c2:	4770      	bx	lr

080036c4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80036c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80036c8:	b0c0      	sub	sp, #256	@ 0x100
 80036ca:	af00      	add	r7, sp, #0
 80036cc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80036d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	691b      	ldr	r3, [r3, #16]
 80036d8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80036dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036e0:	68d9      	ldr	r1, [r3, #12]
 80036e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036e6:	681a      	ldr	r2, [r3, #0]
 80036e8:	ea40 0301 	orr.w	r3, r0, r1
 80036ec:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80036ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036f2:	689a      	ldr	r2, [r3, #8]
 80036f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036f8:	691b      	ldr	r3, [r3, #16]
 80036fa:	431a      	orrs	r2, r3
 80036fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003700:	695b      	ldr	r3, [r3, #20]
 8003702:	431a      	orrs	r2, r3
 8003704:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003708:	69db      	ldr	r3, [r3, #28]
 800370a:	4313      	orrs	r3, r2
 800370c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003710:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	68db      	ldr	r3, [r3, #12]
 8003718:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800371c:	f021 010c 	bic.w	r1, r1, #12
 8003720:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003724:	681a      	ldr	r2, [r3, #0]
 8003726:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800372a:	430b      	orrs	r3, r1
 800372c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800372e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	695b      	ldr	r3, [r3, #20]
 8003736:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800373a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800373e:	6999      	ldr	r1, [r3, #24]
 8003740:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003744:	681a      	ldr	r2, [r3, #0]
 8003746:	ea40 0301 	orr.w	r3, r0, r1
 800374a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800374c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003750:	681a      	ldr	r2, [r3, #0]
 8003752:	4b8f      	ldr	r3, [pc, #572]	@ (8003990 <UART_SetConfig+0x2cc>)
 8003754:	429a      	cmp	r2, r3
 8003756:	d005      	beq.n	8003764 <UART_SetConfig+0xa0>
 8003758:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800375c:	681a      	ldr	r2, [r3, #0]
 800375e:	4b8d      	ldr	r3, [pc, #564]	@ (8003994 <UART_SetConfig+0x2d0>)
 8003760:	429a      	cmp	r2, r3
 8003762:	d104      	bne.n	800376e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003764:	f7fe fdb4 	bl	80022d0 <HAL_RCC_GetPCLK2Freq>
 8003768:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800376c:	e003      	b.n	8003776 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800376e:	f7fe fd9b 	bl	80022a8 <HAL_RCC_GetPCLK1Freq>
 8003772:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003776:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800377a:	69db      	ldr	r3, [r3, #28]
 800377c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003780:	f040 810c 	bne.w	800399c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003784:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003788:	2200      	movs	r2, #0
 800378a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800378e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003792:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003796:	4622      	mov	r2, r4
 8003798:	462b      	mov	r3, r5
 800379a:	1891      	adds	r1, r2, r2
 800379c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800379e:	415b      	adcs	r3, r3
 80037a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80037a2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80037a6:	4621      	mov	r1, r4
 80037a8:	eb12 0801 	adds.w	r8, r2, r1
 80037ac:	4629      	mov	r1, r5
 80037ae:	eb43 0901 	adc.w	r9, r3, r1
 80037b2:	f04f 0200 	mov.w	r2, #0
 80037b6:	f04f 0300 	mov.w	r3, #0
 80037ba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80037be:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80037c2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80037c6:	4690      	mov	r8, r2
 80037c8:	4699      	mov	r9, r3
 80037ca:	4623      	mov	r3, r4
 80037cc:	eb18 0303 	adds.w	r3, r8, r3
 80037d0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80037d4:	462b      	mov	r3, r5
 80037d6:	eb49 0303 	adc.w	r3, r9, r3
 80037da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80037de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037e2:	685b      	ldr	r3, [r3, #4]
 80037e4:	2200      	movs	r2, #0
 80037e6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80037ea:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80037ee:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80037f2:	460b      	mov	r3, r1
 80037f4:	18db      	adds	r3, r3, r3
 80037f6:	653b      	str	r3, [r7, #80]	@ 0x50
 80037f8:	4613      	mov	r3, r2
 80037fa:	eb42 0303 	adc.w	r3, r2, r3
 80037fe:	657b      	str	r3, [r7, #84]	@ 0x54
 8003800:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003804:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003808:	f7fc fd5a 	bl	80002c0 <__aeabi_uldivmod>
 800380c:	4602      	mov	r2, r0
 800380e:	460b      	mov	r3, r1
 8003810:	4b61      	ldr	r3, [pc, #388]	@ (8003998 <UART_SetConfig+0x2d4>)
 8003812:	fba3 2302 	umull	r2, r3, r3, r2
 8003816:	095b      	lsrs	r3, r3, #5
 8003818:	011c      	lsls	r4, r3, #4
 800381a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800381e:	2200      	movs	r2, #0
 8003820:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003824:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003828:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800382c:	4642      	mov	r2, r8
 800382e:	464b      	mov	r3, r9
 8003830:	1891      	adds	r1, r2, r2
 8003832:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003834:	415b      	adcs	r3, r3
 8003836:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003838:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800383c:	4641      	mov	r1, r8
 800383e:	eb12 0a01 	adds.w	sl, r2, r1
 8003842:	4649      	mov	r1, r9
 8003844:	eb43 0b01 	adc.w	fp, r3, r1
 8003848:	f04f 0200 	mov.w	r2, #0
 800384c:	f04f 0300 	mov.w	r3, #0
 8003850:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003854:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003858:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800385c:	4692      	mov	sl, r2
 800385e:	469b      	mov	fp, r3
 8003860:	4643      	mov	r3, r8
 8003862:	eb1a 0303 	adds.w	r3, sl, r3
 8003866:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800386a:	464b      	mov	r3, r9
 800386c:	eb4b 0303 	adc.w	r3, fp, r3
 8003870:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003874:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003878:	685b      	ldr	r3, [r3, #4]
 800387a:	2200      	movs	r2, #0
 800387c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003880:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003884:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003888:	460b      	mov	r3, r1
 800388a:	18db      	adds	r3, r3, r3
 800388c:	643b      	str	r3, [r7, #64]	@ 0x40
 800388e:	4613      	mov	r3, r2
 8003890:	eb42 0303 	adc.w	r3, r2, r3
 8003894:	647b      	str	r3, [r7, #68]	@ 0x44
 8003896:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800389a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800389e:	f7fc fd0f 	bl	80002c0 <__aeabi_uldivmod>
 80038a2:	4602      	mov	r2, r0
 80038a4:	460b      	mov	r3, r1
 80038a6:	4611      	mov	r1, r2
 80038a8:	4b3b      	ldr	r3, [pc, #236]	@ (8003998 <UART_SetConfig+0x2d4>)
 80038aa:	fba3 2301 	umull	r2, r3, r3, r1
 80038ae:	095b      	lsrs	r3, r3, #5
 80038b0:	2264      	movs	r2, #100	@ 0x64
 80038b2:	fb02 f303 	mul.w	r3, r2, r3
 80038b6:	1acb      	subs	r3, r1, r3
 80038b8:	00db      	lsls	r3, r3, #3
 80038ba:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80038be:	4b36      	ldr	r3, [pc, #216]	@ (8003998 <UART_SetConfig+0x2d4>)
 80038c0:	fba3 2302 	umull	r2, r3, r3, r2
 80038c4:	095b      	lsrs	r3, r3, #5
 80038c6:	005b      	lsls	r3, r3, #1
 80038c8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80038cc:	441c      	add	r4, r3
 80038ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80038d2:	2200      	movs	r2, #0
 80038d4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80038d8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80038dc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80038e0:	4642      	mov	r2, r8
 80038e2:	464b      	mov	r3, r9
 80038e4:	1891      	adds	r1, r2, r2
 80038e6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80038e8:	415b      	adcs	r3, r3
 80038ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80038ec:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80038f0:	4641      	mov	r1, r8
 80038f2:	1851      	adds	r1, r2, r1
 80038f4:	6339      	str	r1, [r7, #48]	@ 0x30
 80038f6:	4649      	mov	r1, r9
 80038f8:	414b      	adcs	r3, r1
 80038fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80038fc:	f04f 0200 	mov.w	r2, #0
 8003900:	f04f 0300 	mov.w	r3, #0
 8003904:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003908:	4659      	mov	r1, fp
 800390a:	00cb      	lsls	r3, r1, #3
 800390c:	4651      	mov	r1, sl
 800390e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003912:	4651      	mov	r1, sl
 8003914:	00ca      	lsls	r2, r1, #3
 8003916:	4610      	mov	r0, r2
 8003918:	4619      	mov	r1, r3
 800391a:	4603      	mov	r3, r0
 800391c:	4642      	mov	r2, r8
 800391e:	189b      	adds	r3, r3, r2
 8003920:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003924:	464b      	mov	r3, r9
 8003926:	460a      	mov	r2, r1
 8003928:	eb42 0303 	adc.w	r3, r2, r3
 800392c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003930:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003934:	685b      	ldr	r3, [r3, #4]
 8003936:	2200      	movs	r2, #0
 8003938:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800393c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003940:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003944:	460b      	mov	r3, r1
 8003946:	18db      	adds	r3, r3, r3
 8003948:	62bb      	str	r3, [r7, #40]	@ 0x28
 800394a:	4613      	mov	r3, r2
 800394c:	eb42 0303 	adc.w	r3, r2, r3
 8003950:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003952:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003956:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800395a:	f7fc fcb1 	bl	80002c0 <__aeabi_uldivmod>
 800395e:	4602      	mov	r2, r0
 8003960:	460b      	mov	r3, r1
 8003962:	4b0d      	ldr	r3, [pc, #52]	@ (8003998 <UART_SetConfig+0x2d4>)
 8003964:	fba3 1302 	umull	r1, r3, r3, r2
 8003968:	095b      	lsrs	r3, r3, #5
 800396a:	2164      	movs	r1, #100	@ 0x64
 800396c:	fb01 f303 	mul.w	r3, r1, r3
 8003970:	1ad3      	subs	r3, r2, r3
 8003972:	00db      	lsls	r3, r3, #3
 8003974:	3332      	adds	r3, #50	@ 0x32
 8003976:	4a08      	ldr	r2, [pc, #32]	@ (8003998 <UART_SetConfig+0x2d4>)
 8003978:	fba2 2303 	umull	r2, r3, r2, r3
 800397c:	095b      	lsrs	r3, r3, #5
 800397e:	f003 0207 	and.w	r2, r3, #7
 8003982:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4422      	add	r2, r4
 800398a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800398c:	e106      	b.n	8003b9c <UART_SetConfig+0x4d8>
 800398e:	bf00      	nop
 8003990:	40011000 	.word	0x40011000
 8003994:	40011400 	.word	0x40011400
 8003998:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800399c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80039a0:	2200      	movs	r2, #0
 80039a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80039a6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80039aa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80039ae:	4642      	mov	r2, r8
 80039b0:	464b      	mov	r3, r9
 80039b2:	1891      	adds	r1, r2, r2
 80039b4:	6239      	str	r1, [r7, #32]
 80039b6:	415b      	adcs	r3, r3
 80039b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80039ba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80039be:	4641      	mov	r1, r8
 80039c0:	1854      	adds	r4, r2, r1
 80039c2:	4649      	mov	r1, r9
 80039c4:	eb43 0501 	adc.w	r5, r3, r1
 80039c8:	f04f 0200 	mov.w	r2, #0
 80039cc:	f04f 0300 	mov.w	r3, #0
 80039d0:	00eb      	lsls	r3, r5, #3
 80039d2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80039d6:	00e2      	lsls	r2, r4, #3
 80039d8:	4614      	mov	r4, r2
 80039da:	461d      	mov	r5, r3
 80039dc:	4643      	mov	r3, r8
 80039de:	18e3      	adds	r3, r4, r3
 80039e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80039e4:	464b      	mov	r3, r9
 80039e6:	eb45 0303 	adc.w	r3, r5, r3
 80039ea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80039ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	2200      	movs	r2, #0
 80039f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80039fa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80039fe:	f04f 0200 	mov.w	r2, #0
 8003a02:	f04f 0300 	mov.w	r3, #0
 8003a06:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003a0a:	4629      	mov	r1, r5
 8003a0c:	008b      	lsls	r3, r1, #2
 8003a0e:	4621      	mov	r1, r4
 8003a10:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003a14:	4621      	mov	r1, r4
 8003a16:	008a      	lsls	r2, r1, #2
 8003a18:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003a1c:	f7fc fc50 	bl	80002c0 <__aeabi_uldivmod>
 8003a20:	4602      	mov	r2, r0
 8003a22:	460b      	mov	r3, r1
 8003a24:	4b60      	ldr	r3, [pc, #384]	@ (8003ba8 <UART_SetConfig+0x4e4>)
 8003a26:	fba3 2302 	umull	r2, r3, r3, r2
 8003a2a:	095b      	lsrs	r3, r3, #5
 8003a2c:	011c      	lsls	r4, r3, #4
 8003a2e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003a32:	2200      	movs	r2, #0
 8003a34:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003a38:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003a3c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003a40:	4642      	mov	r2, r8
 8003a42:	464b      	mov	r3, r9
 8003a44:	1891      	adds	r1, r2, r2
 8003a46:	61b9      	str	r1, [r7, #24]
 8003a48:	415b      	adcs	r3, r3
 8003a4a:	61fb      	str	r3, [r7, #28]
 8003a4c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003a50:	4641      	mov	r1, r8
 8003a52:	1851      	adds	r1, r2, r1
 8003a54:	6139      	str	r1, [r7, #16]
 8003a56:	4649      	mov	r1, r9
 8003a58:	414b      	adcs	r3, r1
 8003a5a:	617b      	str	r3, [r7, #20]
 8003a5c:	f04f 0200 	mov.w	r2, #0
 8003a60:	f04f 0300 	mov.w	r3, #0
 8003a64:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003a68:	4659      	mov	r1, fp
 8003a6a:	00cb      	lsls	r3, r1, #3
 8003a6c:	4651      	mov	r1, sl
 8003a6e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003a72:	4651      	mov	r1, sl
 8003a74:	00ca      	lsls	r2, r1, #3
 8003a76:	4610      	mov	r0, r2
 8003a78:	4619      	mov	r1, r3
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	4642      	mov	r2, r8
 8003a7e:	189b      	adds	r3, r3, r2
 8003a80:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003a84:	464b      	mov	r3, r9
 8003a86:	460a      	mov	r2, r1
 8003a88:	eb42 0303 	adc.w	r3, r2, r3
 8003a8c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003a90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	2200      	movs	r2, #0
 8003a98:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003a9a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003a9c:	f04f 0200 	mov.w	r2, #0
 8003aa0:	f04f 0300 	mov.w	r3, #0
 8003aa4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003aa8:	4649      	mov	r1, r9
 8003aaa:	008b      	lsls	r3, r1, #2
 8003aac:	4641      	mov	r1, r8
 8003aae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003ab2:	4641      	mov	r1, r8
 8003ab4:	008a      	lsls	r2, r1, #2
 8003ab6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003aba:	f7fc fc01 	bl	80002c0 <__aeabi_uldivmod>
 8003abe:	4602      	mov	r2, r0
 8003ac0:	460b      	mov	r3, r1
 8003ac2:	4611      	mov	r1, r2
 8003ac4:	4b38      	ldr	r3, [pc, #224]	@ (8003ba8 <UART_SetConfig+0x4e4>)
 8003ac6:	fba3 2301 	umull	r2, r3, r3, r1
 8003aca:	095b      	lsrs	r3, r3, #5
 8003acc:	2264      	movs	r2, #100	@ 0x64
 8003ace:	fb02 f303 	mul.w	r3, r2, r3
 8003ad2:	1acb      	subs	r3, r1, r3
 8003ad4:	011b      	lsls	r3, r3, #4
 8003ad6:	3332      	adds	r3, #50	@ 0x32
 8003ad8:	4a33      	ldr	r2, [pc, #204]	@ (8003ba8 <UART_SetConfig+0x4e4>)
 8003ada:	fba2 2303 	umull	r2, r3, r2, r3
 8003ade:	095b      	lsrs	r3, r3, #5
 8003ae0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003ae4:	441c      	add	r4, r3
 8003ae6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003aea:	2200      	movs	r2, #0
 8003aec:	673b      	str	r3, [r7, #112]	@ 0x70
 8003aee:	677a      	str	r2, [r7, #116]	@ 0x74
 8003af0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003af4:	4642      	mov	r2, r8
 8003af6:	464b      	mov	r3, r9
 8003af8:	1891      	adds	r1, r2, r2
 8003afa:	60b9      	str	r1, [r7, #8]
 8003afc:	415b      	adcs	r3, r3
 8003afe:	60fb      	str	r3, [r7, #12]
 8003b00:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003b04:	4641      	mov	r1, r8
 8003b06:	1851      	adds	r1, r2, r1
 8003b08:	6039      	str	r1, [r7, #0]
 8003b0a:	4649      	mov	r1, r9
 8003b0c:	414b      	adcs	r3, r1
 8003b0e:	607b      	str	r3, [r7, #4]
 8003b10:	f04f 0200 	mov.w	r2, #0
 8003b14:	f04f 0300 	mov.w	r3, #0
 8003b18:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003b1c:	4659      	mov	r1, fp
 8003b1e:	00cb      	lsls	r3, r1, #3
 8003b20:	4651      	mov	r1, sl
 8003b22:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003b26:	4651      	mov	r1, sl
 8003b28:	00ca      	lsls	r2, r1, #3
 8003b2a:	4610      	mov	r0, r2
 8003b2c:	4619      	mov	r1, r3
 8003b2e:	4603      	mov	r3, r0
 8003b30:	4642      	mov	r2, r8
 8003b32:	189b      	adds	r3, r3, r2
 8003b34:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003b36:	464b      	mov	r3, r9
 8003b38:	460a      	mov	r2, r1
 8003b3a:	eb42 0303 	adc.w	r3, r2, r3
 8003b3e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003b40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b44:	685b      	ldr	r3, [r3, #4]
 8003b46:	2200      	movs	r2, #0
 8003b48:	663b      	str	r3, [r7, #96]	@ 0x60
 8003b4a:	667a      	str	r2, [r7, #100]	@ 0x64
 8003b4c:	f04f 0200 	mov.w	r2, #0
 8003b50:	f04f 0300 	mov.w	r3, #0
 8003b54:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003b58:	4649      	mov	r1, r9
 8003b5a:	008b      	lsls	r3, r1, #2
 8003b5c:	4641      	mov	r1, r8
 8003b5e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003b62:	4641      	mov	r1, r8
 8003b64:	008a      	lsls	r2, r1, #2
 8003b66:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003b6a:	f7fc fba9 	bl	80002c0 <__aeabi_uldivmod>
 8003b6e:	4602      	mov	r2, r0
 8003b70:	460b      	mov	r3, r1
 8003b72:	4b0d      	ldr	r3, [pc, #52]	@ (8003ba8 <UART_SetConfig+0x4e4>)
 8003b74:	fba3 1302 	umull	r1, r3, r3, r2
 8003b78:	095b      	lsrs	r3, r3, #5
 8003b7a:	2164      	movs	r1, #100	@ 0x64
 8003b7c:	fb01 f303 	mul.w	r3, r1, r3
 8003b80:	1ad3      	subs	r3, r2, r3
 8003b82:	011b      	lsls	r3, r3, #4
 8003b84:	3332      	adds	r3, #50	@ 0x32
 8003b86:	4a08      	ldr	r2, [pc, #32]	@ (8003ba8 <UART_SetConfig+0x4e4>)
 8003b88:	fba2 2303 	umull	r2, r3, r2, r3
 8003b8c:	095b      	lsrs	r3, r3, #5
 8003b8e:	f003 020f 	and.w	r2, r3, #15
 8003b92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4422      	add	r2, r4
 8003b9a:	609a      	str	r2, [r3, #8]
}
 8003b9c:	bf00      	nop
 8003b9e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003ba8:	51eb851f 	.word	0x51eb851f

08003bac <sniprintf>:
 8003bac:	b40c      	push	{r2, r3}
 8003bae:	b530      	push	{r4, r5, lr}
 8003bb0:	4b18      	ldr	r3, [pc, #96]	@ (8003c14 <sniprintf+0x68>)
 8003bb2:	1e0c      	subs	r4, r1, #0
 8003bb4:	681d      	ldr	r5, [r3, #0]
 8003bb6:	b09d      	sub	sp, #116	@ 0x74
 8003bb8:	da08      	bge.n	8003bcc <sniprintf+0x20>
 8003bba:	238b      	movs	r3, #139	@ 0x8b
 8003bbc:	602b      	str	r3, [r5, #0]
 8003bbe:	f04f 30ff 	mov.w	r0, #4294967295
 8003bc2:	b01d      	add	sp, #116	@ 0x74
 8003bc4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003bc8:	b002      	add	sp, #8
 8003bca:	4770      	bx	lr
 8003bcc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8003bd0:	f8ad 3014 	strh.w	r3, [sp, #20]
 8003bd4:	f04f 0300 	mov.w	r3, #0
 8003bd8:	931b      	str	r3, [sp, #108]	@ 0x6c
 8003bda:	bf14      	ite	ne
 8003bdc:	f104 33ff 	addne.w	r3, r4, #4294967295
 8003be0:	4623      	moveq	r3, r4
 8003be2:	9304      	str	r3, [sp, #16]
 8003be4:	9307      	str	r3, [sp, #28]
 8003be6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003bea:	9002      	str	r0, [sp, #8]
 8003bec:	9006      	str	r0, [sp, #24]
 8003bee:	f8ad 3016 	strh.w	r3, [sp, #22]
 8003bf2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8003bf4:	ab21      	add	r3, sp, #132	@ 0x84
 8003bf6:	a902      	add	r1, sp, #8
 8003bf8:	4628      	mov	r0, r5
 8003bfa:	9301      	str	r3, [sp, #4]
 8003bfc:	f000 f994 	bl	8003f28 <_svfiprintf_r>
 8003c00:	1c43      	adds	r3, r0, #1
 8003c02:	bfbc      	itt	lt
 8003c04:	238b      	movlt	r3, #139	@ 0x8b
 8003c06:	602b      	strlt	r3, [r5, #0]
 8003c08:	2c00      	cmp	r4, #0
 8003c0a:	d0da      	beq.n	8003bc2 <sniprintf+0x16>
 8003c0c:	9b02      	ldr	r3, [sp, #8]
 8003c0e:	2200      	movs	r2, #0
 8003c10:	701a      	strb	r2, [r3, #0]
 8003c12:	e7d6      	b.n	8003bc2 <sniprintf+0x16>
 8003c14:	20000010 	.word	0x20000010

08003c18 <memset>:
 8003c18:	4402      	add	r2, r0
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d100      	bne.n	8003c22 <memset+0xa>
 8003c20:	4770      	bx	lr
 8003c22:	f803 1b01 	strb.w	r1, [r3], #1
 8003c26:	e7f9      	b.n	8003c1c <memset+0x4>

08003c28 <__errno>:
 8003c28:	4b01      	ldr	r3, [pc, #4]	@ (8003c30 <__errno+0x8>)
 8003c2a:	6818      	ldr	r0, [r3, #0]
 8003c2c:	4770      	bx	lr
 8003c2e:	bf00      	nop
 8003c30:	20000010 	.word	0x20000010

08003c34 <__libc_init_array>:
 8003c34:	b570      	push	{r4, r5, r6, lr}
 8003c36:	4d0d      	ldr	r5, [pc, #52]	@ (8003c6c <__libc_init_array+0x38>)
 8003c38:	4c0d      	ldr	r4, [pc, #52]	@ (8003c70 <__libc_init_array+0x3c>)
 8003c3a:	1b64      	subs	r4, r4, r5
 8003c3c:	10a4      	asrs	r4, r4, #2
 8003c3e:	2600      	movs	r6, #0
 8003c40:	42a6      	cmp	r6, r4
 8003c42:	d109      	bne.n	8003c58 <__libc_init_array+0x24>
 8003c44:	4d0b      	ldr	r5, [pc, #44]	@ (8003c74 <__libc_init_array+0x40>)
 8003c46:	4c0c      	ldr	r4, [pc, #48]	@ (8003c78 <__libc_init_array+0x44>)
 8003c48:	f000 fc64 	bl	8004514 <_init>
 8003c4c:	1b64      	subs	r4, r4, r5
 8003c4e:	10a4      	asrs	r4, r4, #2
 8003c50:	2600      	movs	r6, #0
 8003c52:	42a6      	cmp	r6, r4
 8003c54:	d105      	bne.n	8003c62 <__libc_init_array+0x2e>
 8003c56:	bd70      	pop	{r4, r5, r6, pc}
 8003c58:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c5c:	4798      	blx	r3
 8003c5e:	3601      	adds	r6, #1
 8003c60:	e7ee      	b.n	8003c40 <__libc_init_array+0xc>
 8003c62:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c66:	4798      	blx	r3
 8003c68:	3601      	adds	r6, #1
 8003c6a:	e7f2      	b.n	8003c52 <__libc_init_array+0x1e>
 8003c6c:	080047c0 	.word	0x080047c0
 8003c70:	080047c0 	.word	0x080047c0
 8003c74:	080047c0 	.word	0x080047c0
 8003c78:	080047c4 	.word	0x080047c4

08003c7c <__retarget_lock_acquire_recursive>:
 8003c7c:	4770      	bx	lr

08003c7e <__retarget_lock_release_recursive>:
 8003c7e:	4770      	bx	lr

08003c80 <_free_r>:
 8003c80:	b538      	push	{r3, r4, r5, lr}
 8003c82:	4605      	mov	r5, r0
 8003c84:	2900      	cmp	r1, #0
 8003c86:	d041      	beq.n	8003d0c <_free_r+0x8c>
 8003c88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003c8c:	1f0c      	subs	r4, r1, #4
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	bfb8      	it	lt
 8003c92:	18e4      	addlt	r4, r4, r3
 8003c94:	f000 f8e0 	bl	8003e58 <__malloc_lock>
 8003c98:	4a1d      	ldr	r2, [pc, #116]	@ (8003d10 <_free_r+0x90>)
 8003c9a:	6813      	ldr	r3, [r2, #0]
 8003c9c:	b933      	cbnz	r3, 8003cac <_free_r+0x2c>
 8003c9e:	6063      	str	r3, [r4, #4]
 8003ca0:	6014      	str	r4, [r2, #0]
 8003ca2:	4628      	mov	r0, r5
 8003ca4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003ca8:	f000 b8dc 	b.w	8003e64 <__malloc_unlock>
 8003cac:	42a3      	cmp	r3, r4
 8003cae:	d908      	bls.n	8003cc2 <_free_r+0x42>
 8003cb0:	6820      	ldr	r0, [r4, #0]
 8003cb2:	1821      	adds	r1, r4, r0
 8003cb4:	428b      	cmp	r3, r1
 8003cb6:	bf01      	itttt	eq
 8003cb8:	6819      	ldreq	r1, [r3, #0]
 8003cba:	685b      	ldreq	r3, [r3, #4]
 8003cbc:	1809      	addeq	r1, r1, r0
 8003cbe:	6021      	streq	r1, [r4, #0]
 8003cc0:	e7ed      	b.n	8003c9e <_free_r+0x1e>
 8003cc2:	461a      	mov	r2, r3
 8003cc4:	685b      	ldr	r3, [r3, #4]
 8003cc6:	b10b      	cbz	r3, 8003ccc <_free_r+0x4c>
 8003cc8:	42a3      	cmp	r3, r4
 8003cca:	d9fa      	bls.n	8003cc2 <_free_r+0x42>
 8003ccc:	6811      	ldr	r1, [r2, #0]
 8003cce:	1850      	adds	r0, r2, r1
 8003cd0:	42a0      	cmp	r0, r4
 8003cd2:	d10b      	bne.n	8003cec <_free_r+0x6c>
 8003cd4:	6820      	ldr	r0, [r4, #0]
 8003cd6:	4401      	add	r1, r0
 8003cd8:	1850      	adds	r0, r2, r1
 8003cda:	4283      	cmp	r3, r0
 8003cdc:	6011      	str	r1, [r2, #0]
 8003cde:	d1e0      	bne.n	8003ca2 <_free_r+0x22>
 8003ce0:	6818      	ldr	r0, [r3, #0]
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	6053      	str	r3, [r2, #4]
 8003ce6:	4408      	add	r0, r1
 8003ce8:	6010      	str	r0, [r2, #0]
 8003cea:	e7da      	b.n	8003ca2 <_free_r+0x22>
 8003cec:	d902      	bls.n	8003cf4 <_free_r+0x74>
 8003cee:	230c      	movs	r3, #12
 8003cf0:	602b      	str	r3, [r5, #0]
 8003cf2:	e7d6      	b.n	8003ca2 <_free_r+0x22>
 8003cf4:	6820      	ldr	r0, [r4, #0]
 8003cf6:	1821      	adds	r1, r4, r0
 8003cf8:	428b      	cmp	r3, r1
 8003cfa:	bf04      	itt	eq
 8003cfc:	6819      	ldreq	r1, [r3, #0]
 8003cfe:	685b      	ldreq	r3, [r3, #4]
 8003d00:	6063      	str	r3, [r4, #4]
 8003d02:	bf04      	itt	eq
 8003d04:	1809      	addeq	r1, r1, r0
 8003d06:	6021      	streq	r1, [r4, #0]
 8003d08:	6054      	str	r4, [r2, #4]
 8003d0a:	e7ca      	b.n	8003ca2 <_free_r+0x22>
 8003d0c:	bd38      	pop	{r3, r4, r5, pc}
 8003d0e:	bf00      	nop
 8003d10:	20003484 	.word	0x20003484

08003d14 <sbrk_aligned>:
 8003d14:	b570      	push	{r4, r5, r6, lr}
 8003d16:	4e0f      	ldr	r6, [pc, #60]	@ (8003d54 <sbrk_aligned+0x40>)
 8003d18:	460c      	mov	r4, r1
 8003d1a:	6831      	ldr	r1, [r6, #0]
 8003d1c:	4605      	mov	r5, r0
 8003d1e:	b911      	cbnz	r1, 8003d26 <sbrk_aligned+0x12>
 8003d20:	f000 fba4 	bl	800446c <_sbrk_r>
 8003d24:	6030      	str	r0, [r6, #0]
 8003d26:	4621      	mov	r1, r4
 8003d28:	4628      	mov	r0, r5
 8003d2a:	f000 fb9f 	bl	800446c <_sbrk_r>
 8003d2e:	1c43      	adds	r3, r0, #1
 8003d30:	d103      	bne.n	8003d3a <sbrk_aligned+0x26>
 8003d32:	f04f 34ff 	mov.w	r4, #4294967295
 8003d36:	4620      	mov	r0, r4
 8003d38:	bd70      	pop	{r4, r5, r6, pc}
 8003d3a:	1cc4      	adds	r4, r0, #3
 8003d3c:	f024 0403 	bic.w	r4, r4, #3
 8003d40:	42a0      	cmp	r0, r4
 8003d42:	d0f8      	beq.n	8003d36 <sbrk_aligned+0x22>
 8003d44:	1a21      	subs	r1, r4, r0
 8003d46:	4628      	mov	r0, r5
 8003d48:	f000 fb90 	bl	800446c <_sbrk_r>
 8003d4c:	3001      	adds	r0, #1
 8003d4e:	d1f2      	bne.n	8003d36 <sbrk_aligned+0x22>
 8003d50:	e7ef      	b.n	8003d32 <sbrk_aligned+0x1e>
 8003d52:	bf00      	nop
 8003d54:	20003480 	.word	0x20003480

08003d58 <_malloc_r>:
 8003d58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003d5c:	1ccd      	adds	r5, r1, #3
 8003d5e:	f025 0503 	bic.w	r5, r5, #3
 8003d62:	3508      	adds	r5, #8
 8003d64:	2d0c      	cmp	r5, #12
 8003d66:	bf38      	it	cc
 8003d68:	250c      	movcc	r5, #12
 8003d6a:	2d00      	cmp	r5, #0
 8003d6c:	4606      	mov	r6, r0
 8003d6e:	db01      	blt.n	8003d74 <_malloc_r+0x1c>
 8003d70:	42a9      	cmp	r1, r5
 8003d72:	d904      	bls.n	8003d7e <_malloc_r+0x26>
 8003d74:	230c      	movs	r3, #12
 8003d76:	6033      	str	r3, [r6, #0]
 8003d78:	2000      	movs	r0, #0
 8003d7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003d7e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003e54 <_malloc_r+0xfc>
 8003d82:	f000 f869 	bl	8003e58 <__malloc_lock>
 8003d86:	f8d8 3000 	ldr.w	r3, [r8]
 8003d8a:	461c      	mov	r4, r3
 8003d8c:	bb44      	cbnz	r4, 8003de0 <_malloc_r+0x88>
 8003d8e:	4629      	mov	r1, r5
 8003d90:	4630      	mov	r0, r6
 8003d92:	f7ff ffbf 	bl	8003d14 <sbrk_aligned>
 8003d96:	1c43      	adds	r3, r0, #1
 8003d98:	4604      	mov	r4, r0
 8003d9a:	d158      	bne.n	8003e4e <_malloc_r+0xf6>
 8003d9c:	f8d8 4000 	ldr.w	r4, [r8]
 8003da0:	4627      	mov	r7, r4
 8003da2:	2f00      	cmp	r7, #0
 8003da4:	d143      	bne.n	8003e2e <_malloc_r+0xd6>
 8003da6:	2c00      	cmp	r4, #0
 8003da8:	d04b      	beq.n	8003e42 <_malloc_r+0xea>
 8003daa:	6823      	ldr	r3, [r4, #0]
 8003dac:	4639      	mov	r1, r7
 8003dae:	4630      	mov	r0, r6
 8003db0:	eb04 0903 	add.w	r9, r4, r3
 8003db4:	f000 fb5a 	bl	800446c <_sbrk_r>
 8003db8:	4581      	cmp	r9, r0
 8003dba:	d142      	bne.n	8003e42 <_malloc_r+0xea>
 8003dbc:	6821      	ldr	r1, [r4, #0]
 8003dbe:	1a6d      	subs	r5, r5, r1
 8003dc0:	4629      	mov	r1, r5
 8003dc2:	4630      	mov	r0, r6
 8003dc4:	f7ff ffa6 	bl	8003d14 <sbrk_aligned>
 8003dc8:	3001      	adds	r0, #1
 8003dca:	d03a      	beq.n	8003e42 <_malloc_r+0xea>
 8003dcc:	6823      	ldr	r3, [r4, #0]
 8003dce:	442b      	add	r3, r5
 8003dd0:	6023      	str	r3, [r4, #0]
 8003dd2:	f8d8 3000 	ldr.w	r3, [r8]
 8003dd6:	685a      	ldr	r2, [r3, #4]
 8003dd8:	bb62      	cbnz	r2, 8003e34 <_malloc_r+0xdc>
 8003dda:	f8c8 7000 	str.w	r7, [r8]
 8003dde:	e00f      	b.n	8003e00 <_malloc_r+0xa8>
 8003de0:	6822      	ldr	r2, [r4, #0]
 8003de2:	1b52      	subs	r2, r2, r5
 8003de4:	d420      	bmi.n	8003e28 <_malloc_r+0xd0>
 8003de6:	2a0b      	cmp	r2, #11
 8003de8:	d917      	bls.n	8003e1a <_malloc_r+0xc2>
 8003dea:	1961      	adds	r1, r4, r5
 8003dec:	42a3      	cmp	r3, r4
 8003dee:	6025      	str	r5, [r4, #0]
 8003df0:	bf18      	it	ne
 8003df2:	6059      	strne	r1, [r3, #4]
 8003df4:	6863      	ldr	r3, [r4, #4]
 8003df6:	bf08      	it	eq
 8003df8:	f8c8 1000 	streq.w	r1, [r8]
 8003dfc:	5162      	str	r2, [r4, r5]
 8003dfe:	604b      	str	r3, [r1, #4]
 8003e00:	4630      	mov	r0, r6
 8003e02:	f000 f82f 	bl	8003e64 <__malloc_unlock>
 8003e06:	f104 000b 	add.w	r0, r4, #11
 8003e0a:	1d23      	adds	r3, r4, #4
 8003e0c:	f020 0007 	bic.w	r0, r0, #7
 8003e10:	1ac2      	subs	r2, r0, r3
 8003e12:	bf1c      	itt	ne
 8003e14:	1a1b      	subne	r3, r3, r0
 8003e16:	50a3      	strne	r3, [r4, r2]
 8003e18:	e7af      	b.n	8003d7a <_malloc_r+0x22>
 8003e1a:	6862      	ldr	r2, [r4, #4]
 8003e1c:	42a3      	cmp	r3, r4
 8003e1e:	bf0c      	ite	eq
 8003e20:	f8c8 2000 	streq.w	r2, [r8]
 8003e24:	605a      	strne	r2, [r3, #4]
 8003e26:	e7eb      	b.n	8003e00 <_malloc_r+0xa8>
 8003e28:	4623      	mov	r3, r4
 8003e2a:	6864      	ldr	r4, [r4, #4]
 8003e2c:	e7ae      	b.n	8003d8c <_malloc_r+0x34>
 8003e2e:	463c      	mov	r4, r7
 8003e30:	687f      	ldr	r7, [r7, #4]
 8003e32:	e7b6      	b.n	8003da2 <_malloc_r+0x4a>
 8003e34:	461a      	mov	r2, r3
 8003e36:	685b      	ldr	r3, [r3, #4]
 8003e38:	42a3      	cmp	r3, r4
 8003e3a:	d1fb      	bne.n	8003e34 <_malloc_r+0xdc>
 8003e3c:	2300      	movs	r3, #0
 8003e3e:	6053      	str	r3, [r2, #4]
 8003e40:	e7de      	b.n	8003e00 <_malloc_r+0xa8>
 8003e42:	230c      	movs	r3, #12
 8003e44:	6033      	str	r3, [r6, #0]
 8003e46:	4630      	mov	r0, r6
 8003e48:	f000 f80c 	bl	8003e64 <__malloc_unlock>
 8003e4c:	e794      	b.n	8003d78 <_malloc_r+0x20>
 8003e4e:	6005      	str	r5, [r0, #0]
 8003e50:	e7d6      	b.n	8003e00 <_malloc_r+0xa8>
 8003e52:	bf00      	nop
 8003e54:	20003484 	.word	0x20003484

08003e58 <__malloc_lock>:
 8003e58:	4801      	ldr	r0, [pc, #4]	@ (8003e60 <__malloc_lock+0x8>)
 8003e5a:	f7ff bf0f 	b.w	8003c7c <__retarget_lock_acquire_recursive>
 8003e5e:	bf00      	nop
 8003e60:	2000347c 	.word	0x2000347c

08003e64 <__malloc_unlock>:
 8003e64:	4801      	ldr	r0, [pc, #4]	@ (8003e6c <__malloc_unlock+0x8>)
 8003e66:	f7ff bf0a 	b.w	8003c7e <__retarget_lock_release_recursive>
 8003e6a:	bf00      	nop
 8003e6c:	2000347c 	.word	0x2000347c

08003e70 <__ssputs_r>:
 8003e70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e74:	688e      	ldr	r6, [r1, #8]
 8003e76:	461f      	mov	r7, r3
 8003e78:	42be      	cmp	r6, r7
 8003e7a:	680b      	ldr	r3, [r1, #0]
 8003e7c:	4682      	mov	sl, r0
 8003e7e:	460c      	mov	r4, r1
 8003e80:	4690      	mov	r8, r2
 8003e82:	d82d      	bhi.n	8003ee0 <__ssputs_r+0x70>
 8003e84:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003e88:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003e8c:	d026      	beq.n	8003edc <__ssputs_r+0x6c>
 8003e8e:	6965      	ldr	r5, [r4, #20]
 8003e90:	6909      	ldr	r1, [r1, #16]
 8003e92:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003e96:	eba3 0901 	sub.w	r9, r3, r1
 8003e9a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003e9e:	1c7b      	adds	r3, r7, #1
 8003ea0:	444b      	add	r3, r9
 8003ea2:	106d      	asrs	r5, r5, #1
 8003ea4:	429d      	cmp	r5, r3
 8003ea6:	bf38      	it	cc
 8003ea8:	461d      	movcc	r5, r3
 8003eaa:	0553      	lsls	r3, r2, #21
 8003eac:	d527      	bpl.n	8003efe <__ssputs_r+0x8e>
 8003eae:	4629      	mov	r1, r5
 8003eb0:	f7ff ff52 	bl	8003d58 <_malloc_r>
 8003eb4:	4606      	mov	r6, r0
 8003eb6:	b360      	cbz	r0, 8003f12 <__ssputs_r+0xa2>
 8003eb8:	6921      	ldr	r1, [r4, #16]
 8003eba:	464a      	mov	r2, r9
 8003ebc:	f000 fae6 	bl	800448c <memcpy>
 8003ec0:	89a3      	ldrh	r3, [r4, #12]
 8003ec2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003ec6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003eca:	81a3      	strh	r3, [r4, #12]
 8003ecc:	6126      	str	r6, [r4, #16]
 8003ece:	6165      	str	r5, [r4, #20]
 8003ed0:	444e      	add	r6, r9
 8003ed2:	eba5 0509 	sub.w	r5, r5, r9
 8003ed6:	6026      	str	r6, [r4, #0]
 8003ed8:	60a5      	str	r5, [r4, #8]
 8003eda:	463e      	mov	r6, r7
 8003edc:	42be      	cmp	r6, r7
 8003ede:	d900      	bls.n	8003ee2 <__ssputs_r+0x72>
 8003ee0:	463e      	mov	r6, r7
 8003ee2:	6820      	ldr	r0, [r4, #0]
 8003ee4:	4632      	mov	r2, r6
 8003ee6:	4641      	mov	r1, r8
 8003ee8:	f000 faa6 	bl	8004438 <memmove>
 8003eec:	68a3      	ldr	r3, [r4, #8]
 8003eee:	1b9b      	subs	r3, r3, r6
 8003ef0:	60a3      	str	r3, [r4, #8]
 8003ef2:	6823      	ldr	r3, [r4, #0]
 8003ef4:	4433      	add	r3, r6
 8003ef6:	6023      	str	r3, [r4, #0]
 8003ef8:	2000      	movs	r0, #0
 8003efa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003efe:	462a      	mov	r2, r5
 8003f00:	f000 fad2 	bl	80044a8 <_realloc_r>
 8003f04:	4606      	mov	r6, r0
 8003f06:	2800      	cmp	r0, #0
 8003f08:	d1e0      	bne.n	8003ecc <__ssputs_r+0x5c>
 8003f0a:	6921      	ldr	r1, [r4, #16]
 8003f0c:	4650      	mov	r0, sl
 8003f0e:	f7ff feb7 	bl	8003c80 <_free_r>
 8003f12:	230c      	movs	r3, #12
 8003f14:	f8ca 3000 	str.w	r3, [sl]
 8003f18:	89a3      	ldrh	r3, [r4, #12]
 8003f1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003f1e:	81a3      	strh	r3, [r4, #12]
 8003f20:	f04f 30ff 	mov.w	r0, #4294967295
 8003f24:	e7e9      	b.n	8003efa <__ssputs_r+0x8a>
	...

08003f28 <_svfiprintf_r>:
 8003f28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f2c:	4698      	mov	r8, r3
 8003f2e:	898b      	ldrh	r3, [r1, #12]
 8003f30:	061b      	lsls	r3, r3, #24
 8003f32:	b09d      	sub	sp, #116	@ 0x74
 8003f34:	4607      	mov	r7, r0
 8003f36:	460d      	mov	r5, r1
 8003f38:	4614      	mov	r4, r2
 8003f3a:	d510      	bpl.n	8003f5e <_svfiprintf_r+0x36>
 8003f3c:	690b      	ldr	r3, [r1, #16]
 8003f3e:	b973      	cbnz	r3, 8003f5e <_svfiprintf_r+0x36>
 8003f40:	2140      	movs	r1, #64	@ 0x40
 8003f42:	f7ff ff09 	bl	8003d58 <_malloc_r>
 8003f46:	6028      	str	r0, [r5, #0]
 8003f48:	6128      	str	r0, [r5, #16]
 8003f4a:	b930      	cbnz	r0, 8003f5a <_svfiprintf_r+0x32>
 8003f4c:	230c      	movs	r3, #12
 8003f4e:	603b      	str	r3, [r7, #0]
 8003f50:	f04f 30ff 	mov.w	r0, #4294967295
 8003f54:	b01d      	add	sp, #116	@ 0x74
 8003f56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f5a:	2340      	movs	r3, #64	@ 0x40
 8003f5c:	616b      	str	r3, [r5, #20]
 8003f5e:	2300      	movs	r3, #0
 8003f60:	9309      	str	r3, [sp, #36]	@ 0x24
 8003f62:	2320      	movs	r3, #32
 8003f64:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003f68:	f8cd 800c 	str.w	r8, [sp, #12]
 8003f6c:	2330      	movs	r3, #48	@ 0x30
 8003f6e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800410c <_svfiprintf_r+0x1e4>
 8003f72:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003f76:	f04f 0901 	mov.w	r9, #1
 8003f7a:	4623      	mov	r3, r4
 8003f7c:	469a      	mov	sl, r3
 8003f7e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003f82:	b10a      	cbz	r2, 8003f88 <_svfiprintf_r+0x60>
 8003f84:	2a25      	cmp	r2, #37	@ 0x25
 8003f86:	d1f9      	bne.n	8003f7c <_svfiprintf_r+0x54>
 8003f88:	ebba 0b04 	subs.w	fp, sl, r4
 8003f8c:	d00b      	beq.n	8003fa6 <_svfiprintf_r+0x7e>
 8003f8e:	465b      	mov	r3, fp
 8003f90:	4622      	mov	r2, r4
 8003f92:	4629      	mov	r1, r5
 8003f94:	4638      	mov	r0, r7
 8003f96:	f7ff ff6b 	bl	8003e70 <__ssputs_r>
 8003f9a:	3001      	adds	r0, #1
 8003f9c:	f000 80a7 	beq.w	80040ee <_svfiprintf_r+0x1c6>
 8003fa0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003fa2:	445a      	add	r2, fp
 8003fa4:	9209      	str	r2, [sp, #36]	@ 0x24
 8003fa6:	f89a 3000 	ldrb.w	r3, [sl]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	f000 809f 	beq.w	80040ee <_svfiprintf_r+0x1c6>
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	f04f 32ff 	mov.w	r2, #4294967295
 8003fb6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003fba:	f10a 0a01 	add.w	sl, sl, #1
 8003fbe:	9304      	str	r3, [sp, #16]
 8003fc0:	9307      	str	r3, [sp, #28]
 8003fc2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003fc6:	931a      	str	r3, [sp, #104]	@ 0x68
 8003fc8:	4654      	mov	r4, sl
 8003fca:	2205      	movs	r2, #5
 8003fcc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003fd0:	484e      	ldr	r0, [pc, #312]	@ (800410c <_svfiprintf_r+0x1e4>)
 8003fd2:	f7fc f925 	bl	8000220 <memchr>
 8003fd6:	9a04      	ldr	r2, [sp, #16]
 8003fd8:	b9d8      	cbnz	r0, 8004012 <_svfiprintf_r+0xea>
 8003fda:	06d0      	lsls	r0, r2, #27
 8003fdc:	bf44      	itt	mi
 8003fde:	2320      	movmi	r3, #32
 8003fe0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003fe4:	0711      	lsls	r1, r2, #28
 8003fe6:	bf44      	itt	mi
 8003fe8:	232b      	movmi	r3, #43	@ 0x2b
 8003fea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003fee:	f89a 3000 	ldrb.w	r3, [sl]
 8003ff2:	2b2a      	cmp	r3, #42	@ 0x2a
 8003ff4:	d015      	beq.n	8004022 <_svfiprintf_r+0xfa>
 8003ff6:	9a07      	ldr	r2, [sp, #28]
 8003ff8:	4654      	mov	r4, sl
 8003ffa:	2000      	movs	r0, #0
 8003ffc:	f04f 0c0a 	mov.w	ip, #10
 8004000:	4621      	mov	r1, r4
 8004002:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004006:	3b30      	subs	r3, #48	@ 0x30
 8004008:	2b09      	cmp	r3, #9
 800400a:	d94b      	bls.n	80040a4 <_svfiprintf_r+0x17c>
 800400c:	b1b0      	cbz	r0, 800403c <_svfiprintf_r+0x114>
 800400e:	9207      	str	r2, [sp, #28]
 8004010:	e014      	b.n	800403c <_svfiprintf_r+0x114>
 8004012:	eba0 0308 	sub.w	r3, r0, r8
 8004016:	fa09 f303 	lsl.w	r3, r9, r3
 800401a:	4313      	orrs	r3, r2
 800401c:	9304      	str	r3, [sp, #16]
 800401e:	46a2      	mov	sl, r4
 8004020:	e7d2      	b.n	8003fc8 <_svfiprintf_r+0xa0>
 8004022:	9b03      	ldr	r3, [sp, #12]
 8004024:	1d19      	adds	r1, r3, #4
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	9103      	str	r1, [sp, #12]
 800402a:	2b00      	cmp	r3, #0
 800402c:	bfbb      	ittet	lt
 800402e:	425b      	neglt	r3, r3
 8004030:	f042 0202 	orrlt.w	r2, r2, #2
 8004034:	9307      	strge	r3, [sp, #28]
 8004036:	9307      	strlt	r3, [sp, #28]
 8004038:	bfb8      	it	lt
 800403a:	9204      	strlt	r2, [sp, #16]
 800403c:	7823      	ldrb	r3, [r4, #0]
 800403e:	2b2e      	cmp	r3, #46	@ 0x2e
 8004040:	d10a      	bne.n	8004058 <_svfiprintf_r+0x130>
 8004042:	7863      	ldrb	r3, [r4, #1]
 8004044:	2b2a      	cmp	r3, #42	@ 0x2a
 8004046:	d132      	bne.n	80040ae <_svfiprintf_r+0x186>
 8004048:	9b03      	ldr	r3, [sp, #12]
 800404a:	1d1a      	adds	r2, r3, #4
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	9203      	str	r2, [sp, #12]
 8004050:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004054:	3402      	adds	r4, #2
 8004056:	9305      	str	r3, [sp, #20]
 8004058:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800411c <_svfiprintf_r+0x1f4>
 800405c:	7821      	ldrb	r1, [r4, #0]
 800405e:	2203      	movs	r2, #3
 8004060:	4650      	mov	r0, sl
 8004062:	f7fc f8dd 	bl	8000220 <memchr>
 8004066:	b138      	cbz	r0, 8004078 <_svfiprintf_r+0x150>
 8004068:	9b04      	ldr	r3, [sp, #16]
 800406a:	eba0 000a 	sub.w	r0, r0, sl
 800406e:	2240      	movs	r2, #64	@ 0x40
 8004070:	4082      	lsls	r2, r0
 8004072:	4313      	orrs	r3, r2
 8004074:	3401      	adds	r4, #1
 8004076:	9304      	str	r3, [sp, #16]
 8004078:	f814 1b01 	ldrb.w	r1, [r4], #1
 800407c:	4824      	ldr	r0, [pc, #144]	@ (8004110 <_svfiprintf_r+0x1e8>)
 800407e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004082:	2206      	movs	r2, #6
 8004084:	f7fc f8cc 	bl	8000220 <memchr>
 8004088:	2800      	cmp	r0, #0
 800408a:	d036      	beq.n	80040fa <_svfiprintf_r+0x1d2>
 800408c:	4b21      	ldr	r3, [pc, #132]	@ (8004114 <_svfiprintf_r+0x1ec>)
 800408e:	bb1b      	cbnz	r3, 80040d8 <_svfiprintf_r+0x1b0>
 8004090:	9b03      	ldr	r3, [sp, #12]
 8004092:	3307      	adds	r3, #7
 8004094:	f023 0307 	bic.w	r3, r3, #7
 8004098:	3308      	adds	r3, #8
 800409a:	9303      	str	r3, [sp, #12]
 800409c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800409e:	4433      	add	r3, r6
 80040a0:	9309      	str	r3, [sp, #36]	@ 0x24
 80040a2:	e76a      	b.n	8003f7a <_svfiprintf_r+0x52>
 80040a4:	fb0c 3202 	mla	r2, ip, r2, r3
 80040a8:	460c      	mov	r4, r1
 80040aa:	2001      	movs	r0, #1
 80040ac:	e7a8      	b.n	8004000 <_svfiprintf_r+0xd8>
 80040ae:	2300      	movs	r3, #0
 80040b0:	3401      	adds	r4, #1
 80040b2:	9305      	str	r3, [sp, #20]
 80040b4:	4619      	mov	r1, r3
 80040b6:	f04f 0c0a 	mov.w	ip, #10
 80040ba:	4620      	mov	r0, r4
 80040bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80040c0:	3a30      	subs	r2, #48	@ 0x30
 80040c2:	2a09      	cmp	r2, #9
 80040c4:	d903      	bls.n	80040ce <_svfiprintf_r+0x1a6>
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d0c6      	beq.n	8004058 <_svfiprintf_r+0x130>
 80040ca:	9105      	str	r1, [sp, #20]
 80040cc:	e7c4      	b.n	8004058 <_svfiprintf_r+0x130>
 80040ce:	fb0c 2101 	mla	r1, ip, r1, r2
 80040d2:	4604      	mov	r4, r0
 80040d4:	2301      	movs	r3, #1
 80040d6:	e7f0      	b.n	80040ba <_svfiprintf_r+0x192>
 80040d8:	ab03      	add	r3, sp, #12
 80040da:	9300      	str	r3, [sp, #0]
 80040dc:	462a      	mov	r2, r5
 80040de:	4b0e      	ldr	r3, [pc, #56]	@ (8004118 <_svfiprintf_r+0x1f0>)
 80040e0:	a904      	add	r1, sp, #16
 80040e2:	4638      	mov	r0, r7
 80040e4:	f3af 8000 	nop.w
 80040e8:	1c42      	adds	r2, r0, #1
 80040ea:	4606      	mov	r6, r0
 80040ec:	d1d6      	bne.n	800409c <_svfiprintf_r+0x174>
 80040ee:	89ab      	ldrh	r3, [r5, #12]
 80040f0:	065b      	lsls	r3, r3, #25
 80040f2:	f53f af2d 	bmi.w	8003f50 <_svfiprintf_r+0x28>
 80040f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80040f8:	e72c      	b.n	8003f54 <_svfiprintf_r+0x2c>
 80040fa:	ab03      	add	r3, sp, #12
 80040fc:	9300      	str	r3, [sp, #0]
 80040fe:	462a      	mov	r2, r5
 8004100:	4b05      	ldr	r3, [pc, #20]	@ (8004118 <_svfiprintf_r+0x1f0>)
 8004102:	a904      	add	r1, sp, #16
 8004104:	4638      	mov	r0, r7
 8004106:	f000 f879 	bl	80041fc <_printf_i>
 800410a:	e7ed      	b.n	80040e8 <_svfiprintf_r+0x1c0>
 800410c:	08004784 	.word	0x08004784
 8004110:	0800478e 	.word	0x0800478e
 8004114:	00000000 	.word	0x00000000
 8004118:	08003e71 	.word	0x08003e71
 800411c:	0800478a 	.word	0x0800478a

08004120 <_printf_common>:
 8004120:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004124:	4616      	mov	r6, r2
 8004126:	4698      	mov	r8, r3
 8004128:	688a      	ldr	r2, [r1, #8]
 800412a:	690b      	ldr	r3, [r1, #16]
 800412c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004130:	4293      	cmp	r3, r2
 8004132:	bfb8      	it	lt
 8004134:	4613      	movlt	r3, r2
 8004136:	6033      	str	r3, [r6, #0]
 8004138:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800413c:	4607      	mov	r7, r0
 800413e:	460c      	mov	r4, r1
 8004140:	b10a      	cbz	r2, 8004146 <_printf_common+0x26>
 8004142:	3301      	adds	r3, #1
 8004144:	6033      	str	r3, [r6, #0]
 8004146:	6823      	ldr	r3, [r4, #0]
 8004148:	0699      	lsls	r1, r3, #26
 800414a:	bf42      	ittt	mi
 800414c:	6833      	ldrmi	r3, [r6, #0]
 800414e:	3302      	addmi	r3, #2
 8004150:	6033      	strmi	r3, [r6, #0]
 8004152:	6825      	ldr	r5, [r4, #0]
 8004154:	f015 0506 	ands.w	r5, r5, #6
 8004158:	d106      	bne.n	8004168 <_printf_common+0x48>
 800415a:	f104 0a19 	add.w	sl, r4, #25
 800415e:	68e3      	ldr	r3, [r4, #12]
 8004160:	6832      	ldr	r2, [r6, #0]
 8004162:	1a9b      	subs	r3, r3, r2
 8004164:	42ab      	cmp	r3, r5
 8004166:	dc26      	bgt.n	80041b6 <_printf_common+0x96>
 8004168:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800416c:	6822      	ldr	r2, [r4, #0]
 800416e:	3b00      	subs	r3, #0
 8004170:	bf18      	it	ne
 8004172:	2301      	movne	r3, #1
 8004174:	0692      	lsls	r2, r2, #26
 8004176:	d42b      	bmi.n	80041d0 <_printf_common+0xb0>
 8004178:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800417c:	4641      	mov	r1, r8
 800417e:	4638      	mov	r0, r7
 8004180:	47c8      	blx	r9
 8004182:	3001      	adds	r0, #1
 8004184:	d01e      	beq.n	80041c4 <_printf_common+0xa4>
 8004186:	6823      	ldr	r3, [r4, #0]
 8004188:	6922      	ldr	r2, [r4, #16]
 800418a:	f003 0306 	and.w	r3, r3, #6
 800418e:	2b04      	cmp	r3, #4
 8004190:	bf02      	ittt	eq
 8004192:	68e5      	ldreq	r5, [r4, #12]
 8004194:	6833      	ldreq	r3, [r6, #0]
 8004196:	1aed      	subeq	r5, r5, r3
 8004198:	68a3      	ldr	r3, [r4, #8]
 800419a:	bf0c      	ite	eq
 800419c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80041a0:	2500      	movne	r5, #0
 80041a2:	4293      	cmp	r3, r2
 80041a4:	bfc4      	itt	gt
 80041a6:	1a9b      	subgt	r3, r3, r2
 80041a8:	18ed      	addgt	r5, r5, r3
 80041aa:	2600      	movs	r6, #0
 80041ac:	341a      	adds	r4, #26
 80041ae:	42b5      	cmp	r5, r6
 80041b0:	d11a      	bne.n	80041e8 <_printf_common+0xc8>
 80041b2:	2000      	movs	r0, #0
 80041b4:	e008      	b.n	80041c8 <_printf_common+0xa8>
 80041b6:	2301      	movs	r3, #1
 80041b8:	4652      	mov	r2, sl
 80041ba:	4641      	mov	r1, r8
 80041bc:	4638      	mov	r0, r7
 80041be:	47c8      	blx	r9
 80041c0:	3001      	adds	r0, #1
 80041c2:	d103      	bne.n	80041cc <_printf_common+0xac>
 80041c4:	f04f 30ff 	mov.w	r0, #4294967295
 80041c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041cc:	3501      	adds	r5, #1
 80041ce:	e7c6      	b.n	800415e <_printf_common+0x3e>
 80041d0:	18e1      	adds	r1, r4, r3
 80041d2:	1c5a      	adds	r2, r3, #1
 80041d4:	2030      	movs	r0, #48	@ 0x30
 80041d6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80041da:	4422      	add	r2, r4
 80041dc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80041e0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80041e4:	3302      	adds	r3, #2
 80041e6:	e7c7      	b.n	8004178 <_printf_common+0x58>
 80041e8:	2301      	movs	r3, #1
 80041ea:	4622      	mov	r2, r4
 80041ec:	4641      	mov	r1, r8
 80041ee:	4638      	mov	r0, r7
 80041f0:	47c8      	blx	r9
 80041f2:	3001      	adds	r0, #1
 80041f4:	d0e6      	beq.n	80041c4 <_printf_common+0xa4>
 80041f6:	3601      	adds	r6, #1
 80041f8:	e7d9      	b.n	80041ae <_printf_common+0x8e>
	...

080041fc <_printf_i>:
 80041fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004200:	7e0f      	ldrb	r7, [r1, #24]
 8004202:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004204:	2f78      	cmp	r7, #120	@ 0x78
 8004206:	4691      	mov	r9, r2
 8004208:	4680      	mov	r8, r0
 800420a:	460c      	mov	r4, r1
 800420c:	469a      	mov	sl, r3
 800420e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004212:	d807      	bhi.n	8004224 <_printf_i+0x28>
 8004214:	2f62      	cmp	r7, #98	@ 0x62
 8004216:	d80a      	bhi.n	800422e <_printf_i+0x32>
 8004218:	2f00      	cmp	r7, #0
 800421a:	f000 80d1 	beq.w	80043c0 <_printf_i+0x1c4>
 800421e:	2f58      	cmp	r7, #88	@ 0x58
 8004220:	f000 80b8 	beq.w	8004394 <_printf_i+0x198>
 8004224:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004228:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800422c:	e03a      	b.n	80042a4 <_printf_i+0xa8>
 800422e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004232:	2b15      	cmp	r3, #21
 8004234:	d8f6      	bhi.n	8004224 <_printf_i+0x28>
 8004236:	a101      	add	r1, pc, #4	@ (adr r1, 800423c <_printf_i+0x40>)
 8004238:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800423c:	08004295 	.word	0x08004295
 8004240:	080042a9 	.word	0x080042a9
 8004244:	08004225 	.word	0x08004225
 8004248:	08004225 	.word	0x08004225
 800424c:	08004225 	.word	0x08004225
 8004250:	08004225 	.word	0x08004225
 8004254:	080042a9 	.word	0x080042a9
 8004258:	08004225 	.word	0x08004225
 800425c:	08004225 	.word	0x08004225
 8004260:	08004225 	.word	0x08004225
 8004264:	08004225 	.word	0x08004225
 8004268:	080043a7 	.word	0x080043a7
 800426c:	080042d3 	.word	0x080042d3
 8004270:	08004361 	.word	0x08004361
 8004274:	08004225 	.word	0x08004225
 8004278:	08004225 	.word	0x08004225
 800427c:	080043c9 	.word	0x080043c9
 8004280:	08004225 	.word	0x08004225
 8004284:	080042d3 	.word	0x080042d3
 8004288:	08004225 	.word	0x08004225
 800428c:	08004225 	.word	0x08004225
 8004290:	08004369 	.word	0x08004369
 8004294:	6833      	ldr	r3, [r6, #0]
 8004296:	1d1a      	adds	r2, r3, #4
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	6032      	str	r2, [r6, #0]
 800429c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80042a0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80042a4:	2301      	movs	r3, #1
 80042a6:	e09c      	b.n	80043e2 <_printf_i+0x1e6>
 80042a8:	6833      	ldr	r3, [r6, #0]
 80042aa:	6820      	ldr	r0, [r4, #0]
 80042ac:	1d19      	adds	r1, r3, #4
 80042ae:	6031      	str	r1, [r6, #0]
 80042b0:	0606      	lsls	r6, r0, #24
 80042b2:	d501      	bpl.n	80042b8 <_printf_i+0xbc>
 80042b4:	681d      	ldr	r5, [r3, #0]
 80042b6:	e003      	b.n	80042c0 <_printf_i+0xc4>
 80042b8:	0645      	lsls	r5, r0, #25
 80042ba:	d5fb      	bpl.n	80042b4 <_printf_i+0xb8>
 80042bc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80042c0:	2d00      	cmp	r5, #0
 80042c2:	da03      	bge.n	80042cc <_printf_i+0xd0>
 80042c4:	232d      	movs	r3, #45	@ 0x2d
 80042c6:	426d      	negs	r5, r5
 80042c8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80042cc:	4858      	ldr	r0, [pc, #352]	@ (8004430 <_printf_i+0x234>)
 80042ce:	230a      	movs	r3, #10
 80042d0:	e011      	b.n	80042f6 <_printf_i+0xfa>
 80042d2:	6821      	ldr	r1, [r4, #0]
 80042d4:	6833      	ldr	r3, [r6, #0]
 80042d6:	0608      	lsls	r0, r1, #24
 80042d8:	f853 5b04 	ldr.w	r5, [r3], #4
 80042dc:	d402      	bmi.n	80042e4 <_printf_i+0xe8>
 80042de:	0649      	lsls	r1, r1, #25
 80042e0:	bf48      	it	mi
 80042e2:	b2ad      	uxthmi	r5, r5
 80042e4:	2f6f      	cmp	r7, #111	@ 0x6f
 80042e6:	4852      	ldr	r0, [pc, #328]	@ (8004430 <_printf_i+0x234>)
 80042e8:	6033      	str	r3, [r6, #0]
 80042ea:	bf14      	ite	ne
 80042ec:	230a      	movne	r3, #10
 80042ee:	2308      	moveq	r3, #8
 80042f0:	2100      	movs	r1, #0
 80042f2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80042f6:	6866      	ldr	r6, [r4, #4]
 80042f8:	60a6      	str	r6, [r4, #8]
 80042fa:	2e00      	cmp	r6, #0
 80042fc:	db05      	blt.n	800430a <_printf_i+0x10e>
 80042fe:	6821      	ldr	r1, [r4, #0]
 8004300:	432e      	orrs	r6, r5
 8004302:	f021 0104 	bic.w	r1, r1, #4
 8004306:	6021      	str	r1, [r4, #0]
 8004308:	d04b      	beq.n	80043a2 <_printf_i+0x1a6>
 800430a:	4616      	mov	r6, r2
 800430c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004310:	fb03 5711 	mls	r7, r3, r1, r5
 8004314:	5dc7      	ldrb	r7, [r0, r7]
 8004316:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800431a:	462f      	mov	r7, r5
 800431c:	42bb      	cmp	r3, r7
 800431e:	460d      	mov	r5, r1
 8004320:	d9f4      	bls.n	800430c <_printf_i+0x110>
 8004322:	2b08      	cmp	r3, #8
 8004324:	d10b      	bne.n	800433e <_printf_i+0x142>
 8004326:	6823      	ldr	r3, [r4, #0]
 8004328:	07df      	lsls	r7, r3, #31
 800432a:	d508      	bpl.n	800433e <_printf_i+0x142>
 800432c:	6923      	ldr	r3, [r4, #16]
 800432e:	6861      	ldr	r1, [r4, #4]
 8004330:	4299      	cmp	r1, r3
 8004332:	bfde      	ittt	le
 8004334:	2330      	movle	r3, #48	@ 0x30
 8004336:	f806 3c01 	strble.w	r3, [r6, #-1]
 800433a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800433e:	1b92      	subs	r2, r2, r6
 8004340:	6122      	str	r2, [r4, #16]
 8004342:	f8cd a000 	str.w	sl, [sp]
 8004346:	464b      	mov	r3, r9
 8004348:	aa03      	add	r2, sp, #12
 800434a:	4621      	mov	r1, r4
 800434c:	4640      	mov	r0, r8
 800434e:	f7ff fee7 	bl	8004120 <_printf_common>
 8004352:	3001      	adds	r0, #1
 8004354:	d14a      	bne.n	80043ec <_printf_i+0x1f0>
 8004356:	f04f 30ff 	mov.w	r0, #4294967295
 800435a:	b004      	add	sp, #16
 800435c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004360:	6823      	ldr	r3, [r4, #0]
 8004362:	f043 0320 	orr.w	r3, r3, #32
 8004366:	6023      	str	r3, [r4, #0]
 8004368:	4832      	ldr	r0, [pc, #200]	@ (8004434 <_printf_i+0x238>)
 800436a:	2778      	movs	r7, #120	@ 0x78
 800436c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004370:	6823      	ldr	r3, [r4, #0]
 8004372:	6831      	ldr	r1, [r6, #0]
 8004374:	061f      	lsls	r7, r3, #24
 8004376:	f851 5b04 	ldr.w	r5, [r1], #4
 800437a:	d402      	bmi.n	8004382 <_printf_i+0x186>
 800437c:	065f      	lsls	r7, r3, #25
 800437e:	bf48      	it	mi
 8004380:	b2ad      	uxthmi	r5, r5
 8004382:	6031      	str	r1, [r6, #0]
 8004384:	07d9      	lsls	r1, r3, #31
 8004386:	bf44      	itt	mi
 8004388:	f043 0320 	orrmi.w	r3, r3, #32
 800438c:	6023      	strmi	r3, [r4, #0]
 800438e:	b11d      	cbz	r5, 8004398 <_printf_i+0x19c>
 8004390:	2310      	movs	r3, #16
 8004392:	e7ad      	b.n	80042f0 <_printf_i+0xf4>
 8004394:	4826      	ldr	r0, [pc, #152]	@ (8004430 <_printf_i+0x234>)
 8004396:	e7e9      	b.n	800436c <_printf_i+0x170>
 8004398:	6823      	ldr	r3, [r4, #0]
 800439a:	f023 0320 	bic.w	r3, r3, #32
 800439e:	6023      	str	r3, [r4, #0]
 80043a0:	e7f6      	b.n	8004390 <_printf_i+0x194>
 80043a2:	4616      	mov	r6, r2
 80043a4:	e7bd      	b.n	8004322 <_printf_i+0x126>
 80043a6:	6833      	ldr	r3, [r6, #0]
 80043a8:	6825      	ldr	r5, [r4, #0]
 80043aa:	6961      	ldr	r1, [r4, #20]
 80043ac:	1d18      	adds	r0, r3, #4
 80043ae:	6030      	str	r0, [r6, #0]
 80043b0:	062e      	lsls	r6, r5, #24
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	d501      	bpl.n	80043ba <_printf_i+0x1be>
 80043b6:	6019      	str	r1, [r3, #0]
 80043b8:	e002      	b.n	80043c0 <_printf_i+0x1c4>
 80043ba:	0668      	lsls	r0, r5, #25
 80043bc:	d5fb      	bpl.n	80043b6 <_printf_i+0x1ba>
 80043be:	8019      	strh	r1, [r3, #0]
 80043c0:	2300      	movs	r3, #0
 80043c2:	6123      	str	r3, [r4, #16]
 80043c4:	4616      	mov	r6, r2
 80043c6:	e7bc      	b.n	8004342 <_printf_i+0x146>
 80043c8:	6833      	ldr	r3, [r6, #0]
 80043ca:	1d1a      	adds	r2, r3, #4
 80043cc:	6032      	str	r2, [r6, #0]
 80043ce:	681e      	ldr	r6, [r3, #0]
 80043d0:	6862      	ldr	r2, [r4, #4]
 80043d2:	2100      	movs	r1, #0
 80043d4:	4630      	mov	r0, r6
 80043d6:	f7fb ff23 	bl	8000220 <memchr>
 80043da:	b108      	cbz	r0, 80043e0 <_printf_i+0x1e4>
 80043dc:	1b80      	subs	r0, r0, r6
 80043de:	6060      	str	r0, [r4, #4]
 80043e0:	6863      	ldr	r3, [r4, #4]
 80043e2:	6123      	str	r3, [r4, #16]
 80043e4:	2300      	movs	r3, #0
 80043e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80043ea:	e7aa      	b.n	8004342 <_printf_i+0x146>
 80043ec:	6923      	ldr	r3, [r4, #16]
 80043ee:	4632      	mov	r2, r6
 80043f0:	4649      	mov	r1, r9
 80043f2:	4640      	mov	r0, r8
 80043f4:	47d0      	blx	sl
 80043f6:	3001      	adds	r0, #1
 80043f8:	d0ad      	beq.n	8004356 <_printf_i+0x15a>
 80043fa:	6823      	ldr	r3, [r4, #0]
 80043fc:	079b      	lsls	r3, r3, #30
 80043fe:	d413      	bmi.n	8004428 <_printf_i+0x22c>
 8004400:	68e0      	ldr	r0, [r4, #12]
 8004402:	9b03      	ldr	r3, [sp, #12]
 8004404:	4298      	cmp	r0, r3
 8004406:	bfb8      	it	lt
 8004408:	4618      	movlt	r0, r3
 800440a:	e7a6      	b.n	800435a <_printf_i+0x15e>
 800440c:	2301      	movs	r3, #1
 800440e:	4632      	mov	r2, r6
 8004410:	4649      	mov	r1, r9
 8004412:	4640      	mov	r0, r8
 8004414:	47d0      	blx	sl
 8004416:	3001      	adds	r0, #1
 8004418:	d09d      	beq.n	8004356 <_printf_i+0x15a>
 800441a:	3501      	adds	r5, #1
 800441c:	68e3      	ldr	r3, [r4, #12]
 800441e:	9903      	ldr	r1, [sp, #12]
 8004420:	1a5b      	subs	r3, r3, r1
 8004422:	42ab      	cmp	r3, r5
 8004424:	dcf2      	bgt.n	800440c <_printf_i+0x210>
 8004426:	e7eb      	b.n	8004400 <_printf_i+0x204>
 8004428:	2500      	movs	r5, #0
 800442a:	f104 0619 	add.w	r6, r4, #25
 800442e:	e7f5      	b.n	800441c <_printf_i+0x220>
 8004430:	08004795 	.word	0x08004795
 8004434:	080047a6 	.word	0x080047a6

08004438 <memmove>:
 8004438:	4288      	cmp	r0, r1
 800443a:	b510      	push	{r4, lr}
 800443c:	eb01 0402 	add.w	r4, r1, r2
 8004440:	d902      	bls.n	8004448 <memmove+0x10>
 8004442:	4284      	cmp	r4, r0
 8004444:	4623      	mov	r3, r4
 8004446:	d807      	bhi.n	8004458 <memmove+0x20>
 8004448:	1e43      	subs	r3, r0, #1
 800444a:	42a1      	cmp	r1, r4
 800444c:	d008      	beq.n	8004460 <memmove+0x28>
 800444e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004452:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004456:	e7f8      	b.n	800444a <memmove+0x12>
 8004458:	4402      	add	r2, r0
 800445a:	4601      	mov	r1, r0
 800445c:	428a      	cmp	r2, r1
 800445e:	d100      	bne.n	8004462 <memmove+0x2a>
 8004460:	bd10      	pop	{r4, pc}
 8004462:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004466:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800446a:	e7f7      	b.n	800445c <memmove+0x24>

0800446c <_sbrk_r>:
 800446c:	b538      	push	{r3, r4, r5, lr}
 800446e:	4d06      	ldr	r5, [pc, #24]	@ (8004488 <_sbrk_r+0x1c>)
 8004470:	2300      	movs	r3, #0
 8004472:	4604      	mov	r4, r0
 8004474:	4608      	mov	r0, r1
 8004476:	602b      	str	r3, [r5, #0]
 8004478:	f7fd fa42 	bl	8001900 <_sbrk>
 800447c:	1c43      	adds	r3, r0, #1
 800447e:	d102      	bne.n	8004486 <_sbrk_r+0x1a>
 8004480:	682b      	ldr	r3, [r5, #0]
 8004482:	b103      	cbz	r3, 8004486 <_sbrk_r+0x1a>
 8004484:	6023      	str	r3, [r4, #0]
 8004486:	bd38      	pop	{r3, r4, r5, pc}
 8004488:	20003478 	.word	0x20003478

0800448c <memcpy>:
 800448c:	440a      	add	r2, r1
 800448e:	4291      	cmp	r1, r2
 8004490:	f100 33ff 	add.w	r3, r0, #4294967295
 8004494:	d100      	bne.n	8004498 <memcpy+0xc>
 8004496:	4770      	bx	lr
 8004498:	b510      	push	{r4, lr}
 800449a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800449e:	f803 4f01 	strb.w	r4, [r3, #1]!
 80044a2:	4291      	cmp	r1, r2
 80044a4:	d1f9      	bne.n	800449a <memcpy+0xe>
 80044a6:	bd10      	pop	{r4, pc}

080044a8 <_realloc_r>:
 80044a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80044ac:	4607      	mov	r7, r0
 80044ae:	4614      	mov	r4, r2
 80044b0:	460d      	mov	r5, r1
 80044b2:	b921      	cbnz	r1, 80044be <_realloc_r+0x16>
 80044b4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80044b8:	4611      	mov	r1, r2
 80044ba:	f7ff bc4d 	b.w	8003d58 <_malloc_r>
 80044be:	b92a      	cbnz	r2, 80044cc <_realloc_r+0x24>
 80044c0:	f7ff fbde 	bl	8003c80 <_free_r>
 80044c4:	4625      	mov	r5, r4
 80044c6:	4628      	mov	r0, r5
 80044c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80044cc:	f000 f81a 	bl	8004504 <_malloc_usable_size_r>
 80044d0:	4284      	cmp	r4, r0
 80044d2:	4606      	mov	r6, r0
 80044d4:	d802      	bhi.n	80044dc <_realloc_r+0x34>
 80044d6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80044da:	d8f4      	bhi.n	80044c6 <_realloc_r+0x1e>
 80044dc:	4621      	mov	r1, r4
 80044de:	4638      	mov	r0, r7
 80044e0:	f7ff fc3a 	bl	8003d58 <_malloc_r>
 80044e4:	4680      	mov	r8, r0
 80044e6:	b908      	cbnz	r0, 80044ec <_realloc_r+0x44>
 80044e8:	4645      	mov	r5, r8
 80044ea:	e7ec      	b.n	80044c6 <_realloc_r+0x1e>
 80044ec:	42b4      	cmp	r4, r6
 80044ee:	4622      	mov	r2, r4
 80044f0:	4629      	mov	r1, r5
 80044f2:	bf28      	it	cs
 80044f4:	4632      	movcs	r2, r6
 80044f6:	f7ff ffc9 	bl	800448c <memcpy>
 80044fa:	4629      	mov	r1, r5
 80044fc:	4638      	mov	r0, r7
 80044fe:	f7ff fbbf 	bl	8003c80 <_free_r>
 8004502:	e7f1      	b.n	80044e8 <_realloc_r+0x40>

08004504 <_malloc_usable_size_r>:
 8004504:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004508:	1f18      	subs	r0, r3, #4
 800450a:	2b00      	cmp	r3, #0
 800450c:	bfbc      	itt	lt
 800450e:	580b      	ldrlt	r3, [r1, r0]
 8004510:	18c0      	addlt	r0, r0, r3
 8004512:	4770      	bx	lr

08004514 <_init>:
 8004514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004516:	bf00      	nop
 8004518:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800451a:	bc08      	pop	{r3}
 800451c:	469e      	mov	lr, r3
 800451e:	4770      	bx	lr

08004520 <_fini>:
 8004520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004522:	bf00      	nop
 8004524:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004526:	bc08      	pop	{r3}
 8004528:	469e      	mov	lr, r3
 800452a:	4770      	bx	lr
