{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 18 03:27:57 2019 " "Info: Processing started: Sat May 18 03:27:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[0\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[0\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[0\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[0\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[31\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[31\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[30\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[30\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[28\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[28\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[31\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[31\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[30\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[30\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[29\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[29\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[28\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[28\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[26\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[26\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[27\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[27\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[24\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[24\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[1\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[1\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[1\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[1\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[2\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[2\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[2\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[2\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[3\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[3\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[3\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[3\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[4\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[4\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[4\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[4\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[5\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[5\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[5\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[5\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[6\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[6\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[6\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[6\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[29\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[29\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[26\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[26\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[27\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[27\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[25\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[25\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[24\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[24\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[23\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[23\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[22\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[22\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[25\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[25\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[7\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[7\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[7\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[7\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[23\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[23\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[22\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[22\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[20\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[20\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[21\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[21\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[18\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[18\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[21\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[21\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[20\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[20\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[19\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[19\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[18\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[18\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[17\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[17\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[16\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[16\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[19\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[19\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[14\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[14\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[17\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[17\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[16\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[16\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[12\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[12\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[14\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[14\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[15\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[15\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[15\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[15\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[13\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[13\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[10\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[10\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[0\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[0\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[31\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[31\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[12\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[12\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[11\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[11\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[13\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[13\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[10\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[10\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[9\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[9\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[8\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[8\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[11\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[11\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[8\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[8\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[30\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[30\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[28\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[28\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[9\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[9\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[29\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[29\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[26\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[26\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[27\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[27\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[24\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[24\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[1\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[1\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[2\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[2\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[3\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[3\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[4\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[4\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[5\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[5\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[6\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[6\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[25\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[25\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[23\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[23\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[22\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[22\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[7\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[7\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[20\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[20\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[21\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[21\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[18\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[18\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[19\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[19\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[17\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[17\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[16\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[16\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[14\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[14\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[12\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[12\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[15\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[15\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[13\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[13\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[10\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[10\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[11\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[11\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[9\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[9\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[8\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[8\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "12 " "Warning: Found 12 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|MemToReg\[2\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|MemToReg\[2\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 198 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|MemToReg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|MemToReg\[3\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|MemToReg\[3\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 198 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|MemToReg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|MemToReg\[1\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|MemToReg\[1\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 198 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|MemToReg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|MemToReg\[0\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|MemToReg\[0\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 198 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|MemToReg\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mega_mux:MemToRegMux\|Mux32~0 " "Info: Detected gated clock \"mega_mux:MemToRegMux\|Mux32~0\" as buffer" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "mega_mux:MemToRegMux\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mux_srcB:ALUSrcB\|Mux32~0 " "Info: Detected gated clock \"mux_srcB:ALUSrcB\|Mux32~0\" as buffer" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux_srcB:ALUSrcB\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|ALUSrcB\[0\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|ALUSrcB\[0\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 198 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|ALUSrcB\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|ALUSrcB\[2\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|ALUSrcB\[2\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 198 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|ALUSrcB\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|ALUSrcB\[1\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|ALUSrcB\[1\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 198 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|ALUSrcB\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mux_srcA:ALUSrcA\|Mux32~0 " "Info: Detected gated clock \"mux_srcA:ALUSrcA\|Mux32~0\" as buffer" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux_srcA:ALUSrcA\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|ALUSrcA\[1\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|ALUSrcA\[1\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 198 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|ALUSrcA\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|ALUSrcA\[0\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|ALUSrcA\[0\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 198 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|ALUSrcA\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register mux_srcB:ALUSrcB\|out\[5\] register Registrador:PC\|Saida\[0\] 40.85 MHz 24.48 ns Internal " "Info: Clock \"clock\" has Internal fmax of 40.85 MHz between source register \"mux_srcB:ALUSrcB\|out\[5\]\" and destination register \"Registrador:PC\|Saida\[0\]\" (period= 24.48 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.152 ns + Longest register register " "Info: + Longest register to register delay is 8.152 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mux_srcB:ALUSrcB\|out\[5\] 1 REG LCCOMB_X17_Y17_N10 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y17_N10; Fanout = 4; REG Node = 'mux_srcB:ALUSrcB\|out\[5\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux_srcB:ALUSrcB|out[5] } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.053 ns) 0.283 ns Ula32:ALU\|Mux58~0 2 COMB LCCOMB_X17_Y17_N18 5 " "Info: 2: + IC(0.230 ns) + CELL(0.053 ns) = 0.283 ns; Loc. = LCCOMB_X17_Y17_N18; Fanout = 5; COMB Node = 'Ula32:ALU\|Mux58~0'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.283 ns" { mux_srcB:ALUSrcB|out[5] Ula32:ALU|Mux58~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.553 ns) + CELL(0.272 ns) 1.108 ns Ula32:ALU\|carry_temp\[7\]~28 3 COMB LCCOMB_X18_Y17_N12 2 " "Info: 3: + IC(0.553 ns) + CELL(0.272 ns) = 1.108 ns; Loc. = LCCOMB_X18_Y17_N12; Fanout = 2; COMB Node = 'Ula32:ALU\|carry_temp\[7\]~28'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.825 ns" { Ula32:ALU|Mux58~0 Ula32:ALU|carry_temp[7]~28 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.272 ns) 1.618 ns Ula32:ALU\|carry_temp\[7\]~7 4 COMB LCCOMB_X18_Y17_N0 1 " "Info: 4: + IC(0.238 ns) + CELL(0.272 ns) = 1.618 ns; Loc. = LCCOMB_X18_Y17_N0; Fanout = 1; COMB Node = 'Ula32:ALU\|carry_temp\[7\]~7'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.510 ns" { Ula32:ALU|carry_temp[7]~28 Ula32:ALU|carry_temp[7]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.207 ns) + CELL(0.053 ns) 1.878 ns Ula32:ALU\|carry_temp\[9\]~8 5 COMB LCCOMB_X18_Y17_N20 7 " "Info: 5: + IC(0.207 ns) + CELL(0.053 ns) = 1.878 ns; Loc. = LCCOMB_X18_Y17_N20; Fanout = 7; COMB Node = 'Ula32:ALU\|carry_temp\[9\]~8'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.260 ns" { Ula32:ALU|carry_temp[7]~7 Ula32:ALU|carry_temp[9]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 2.148 ns Ula32:ALU\|carry_temp\[11\]~9 6 COMB LCCOMB_X18_Y17_N10 6 " "Info: 6: + IC(0.217 ns) + CELL(0.053 ns) = 2.148 ns; Loc. = LCCOMB_X18_Y17_N10; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[11\]~9'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.270 ns" { Ula32:ALU|carry_temp[9]~8 Ula32:ALU|carry_temp[11]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 2.417 ns Ula32:ALU\|carry_temp\[15\]~11 7 COMB LCCOMB_X18_Y17_N30 5 " "Info: 7: + IC(0.216 ns) + CELL(0.053 ns) = 2.417 ns; Loc. = LCCOMB_X18_Y17_N30; Fanout = 5; COMB Node = 'Ula32:ALU\|carry_temp\[15\]~11'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:ALU|carry_temp[11]~9 Ula32:ALU|carry_temp[15]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 2.685 ns Ula32:ALU\|carry_temp\[17\]~12 8 COMB LCCOMB_X18_Y17_N16 6 " "Info: 8: + IC(0.215 ns) + CELL(0.053 ns) = 2.685 ns; Loc. = LCCOMB_X18_Y17_N16; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[17\]~12'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:ALU|carry_temp[15]~11 Ula32:ALU|carry_temp[17]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.053 ns) 2.976 ns Ula32:ALU\|carry_temp\[19\]~13 9 COMB LCCOMB_X18_Y17_N4 5 " "Info: 9: + IC(0.238 ns) + CELL(0.053 ns) = 2.976 ns; Loc. = LCCOMB_X18_Y17_N4; Fanout = 5; COMB Node = 'Ula32:ALU\|carry_temp\[19\]~13'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.291 ns" { Ula32:ALU|carry_temp[17]~12 Ula32:ALU|carry_temp[19]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.604 ns) + CELL(0.053 ns) 3.633 ns Ula32:ALU\|carry_temp\[21\]~14 10 COMB LCCOMB_X17_Y14_N18 6 " "Info: 10: + IC(0.604 ns) + CELL(0.053 ns) = 3.633 ns; Loc. = LCCOMB_X17_Y14_N18; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[21\]~14'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.657 ns" { Ula32:ALU|carry_temp[19]~13 Ula32:ALU|carry_temp[21]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.053 ns) 4.054 ns Ula32:ALU\|carry_temp\[23\]~15 11 COMB LCCOMB_X17_Y14_N22 5 " "Info: 11: + IC(0.368 ns) + CELL(0.053 ns) = 4.054 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 5; COMB Node = 'Ula32:ALU\|carry_temp\[23\]~15'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.421 ns" { Ula32:ALU|carry_temp[21]~14 Ula32:ALU|carry_temp[23]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.228 ns) 5.170 ns Ula32:ALU\|Igual~10 12 COMB LCCOMB_X18_Y16_N20 1 " "Info: 12: + IC(0.888 ns) + CELL(0.228 ns) = 5.170 ns; Loc. = LCCOMB_X18_Y16_N20; Fanout = 1; COMB Node = 'Ula32:ALU\|Igual~10'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { Ula32:ALU|carry_temp[23]~15 Ula32:ALU|Igual~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.053 ns) 5.837 ns Ula32:ALU\|Igual~11 13 COMB LCCOMB_X18_Y14_N4 1 " "Info: 13: + IC(0.614 ns) + CELL(0.053 ns) = 5.837 ns; Loc. = LCCOMB_X18_Y14_N4; Fanout = 1; COMB Node = 'Ula32:ALU\|Igual~11'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { Ula32:ALU|Igual~10 Ula32:ALU|Igual~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 6.087 ns Ula32:ALU\|Maior~0 14 COMB LCCOMB_X18_Y14_N2 9 " "Info: 14: + IC(0.197 ns) + CELL(0.053 ns) = 6.087 ns; Loc. = LCCOMB_X18_Y14_N2; Fanout = 9; COMB Node = 'Ula32:ALU\|Maior~0'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Ula32:ALU|Igual~11 Ula32:ALU|Maior~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.154 ns) 6.477 ns PCWCtrl~0 15 COMB LCCOMB_X18_Y14_N8 33 " "Info: 15: + IC(0.236 ns) + CELL(0.154 ns) = 6.477 ns; Loc. = LCCOMB_X18_Y14_N8; Fanout = 33; COMB Node = 'PCWCtrl~0'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { Ula32:ALU|Maior~0 PCWCtrl~0 } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.746 ns) 8.152 ns Registrador:PC\|Saida\[0\] 16 REG LCFF_X17_Y19_N1 4 " "Info: 16: + IC(0.929 ns) + CELL(0.746 ns) = 8.152 ns; Loc. = LCFF_X17_Y19_N1; Fanout = 4; REG Node = 'Registrador:PC\|Saida\[0\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.675 ns" { PCWCtrl~0 Registrador:PC|Saida[0] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.202 ns ( 27.01 % ) " "Info: Total cell delay = 2.202 ns ( 27.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.950 ns ( 72.99 % ) " "Info: Total interconnect delay = 5.950 ns ( 72.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "8.152 ns" { mux_srcB:ALUSrcB|out[5] Ula32:ALU|Mux58~0 Ula32:ALU|carry_temp[7]~28 Ula32:ALU|carry_temp[7]~7 Ula32:ALU|carry_temp[9]~8 Ula32:ALU|carry_temp[11]~9 Ula32:ALU|carry_temp[15]~11 Ula32:ALU|carry_temp[17]~12 Ula32:ALU|carry_temp[19]~13 Ula32:ALU|carry_temp[21]~14 Ula32:ALU|carry_temp[23]~15 Ula32:ALU|Igual~10 Ula32:ALU|Igual~11 Ula32:ALU|Maior~0 PCWCtrl~0 Registrador:PC|Saida[0] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "8.152 ns" { mux_srcB:ALUSrcB|out[5] {} Ula32:ALU|Mux58~0 {} Ula32:ALU|carry_temp[7]~28 {} Ula32:ALU|carry_temp[7]~7 {} Ula32:ALU|carry_temp[9]~8 {} Ula32:ALU|carry_temp[11]~9 {} Ula32:ALU|carry_temp[15]~11 {} Ula32:ALU|carry_temp[17]~12 {} Ula32:ALU|carry_temp[19]~13 {} Ula32:ALU|carry_temp[21]~14 {} Ula32:ALU|carry_temp[23]~15 {} Ula32:ALU|Igual~10 {} Ula32:ALU|Igual~11 {} Ula32:ALU|Maior~0 {} PCWCtrl~0 {} Registrador:PC|Saida[0] {} } { 0.000ns 0.230ns 0.553ns 0.238ns 0.207ns 0.217ns 0.216ns 0.215ns 0.238ns 0.604ns 0.368ns 0.888ns 0.614ns 0.197ns 0.236ns 0.929ns } { 0.000ns 0.053ns 0.272ns 0.272ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.228ns 0.053ns 0.053ns 0.154ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.998 ns - Smallest " "Info: - Smallest clock skew is -3.998 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.458 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 10; CLK Node = 'clock'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1382 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1382; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.643 ns) + CELL(0.618 ns) 2.458 ns Registrador:PC\|Saida\[0\] 3 REG LCFF_X17_Y19_N1 4 " "Info: 3: + IC(0.643 ns) + CELL(0.618 ns) = 2.458 ns; Loc. = LCFF_X17_Y19_N1; Fanout = 4; REG Node = 'Registrador:PC\|Saida\[0\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { clock~clkctrl Registrador:PC|Saida[0] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.89 % ) " "Info: Total cell delay = 1.472 ns ( 59.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 40.11 % ) " "Info: Total interconnect delay = 0.986 ns ( 40.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { clock clock~clkctrl Registrador:PC|Saida[0] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.458 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[0] {} } { 0.000ns 0.000ns 0.343ns 0.643ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.456 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 6.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 10; CLK Node = 'clock'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.094 ns) + CELL(0.712 ns) 2.660 ns UnidadeControle:CtrlUnit\|ALUSrcB\[1\] 2 REG LCFF_X7_Y13_N21 22 " "Info: 2: + IC(1.094 ns) + CELL(0.712 ns) = 2.660 ns; Loc. = LCFF_X7_Y13_N21; Fanout = 22; REG Node = 'UnidadeControle:CtrlUnit\|ALUSrcB\[1\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.806 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[1] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 198 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.346 ns) 3.780 ns mux_srcB:ALUSrcB\|Mux32~0 3 COMB LCCOMB_X14_Y13_N4 1 " "Info: 3: + IC(0.774 ns) + CELL(0.346 ns) = 3.780 ns; Loc. = LCCOMB_X14_Y13_N4; Fanout = 1; COMB Node = 'mux_srcB:ALUSrcB\|Mux32~0'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.120 ns" { UnidadeControle:CtrlUnit|ALUSrcB[1] mux_srcB:ALUSrcB|Mux32~0 } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.573 ns) + CELL(0.000 ns) 5.353 ns mux_srcB:ALUSrcB\|Mux32~0clkctrl 4 COMB CLKCTRL_G5 32 " "Info: 4: + IC(1.573 ns) + CELL(0.000 ns) = 5.353 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'mux_srcB:ALUSrcB\|Mux32~0clkctrl'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.225 ns) 6.456 ns mux_srcB:ALUSrcB\|out\[5\] 5 REG LCCOMB_X17_Y17_N10 4 " "Info: 5: + IC(0.878 ns) + CELL(0.225 ns) = 6.456 ns; Loc. = LCCOMB_X17_Y17_N10; Fanout = 4; REG Node = 'mux_srcB:ALUSrcB\|out\[5\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[5] } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.137 ns ( 33.10 % ) " "Info: Total cell delay = 2.137 ns ( 33.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.319 ns ( 66.90 % ) " "Info: Total interconnect delay = 4.319 ns ( 66.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "6.456 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[1] mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[5] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "6.456 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcB[1] {} mux_srcB:ALUSrcB|Mux32~0 {} mux_srcB:ALUSrcB|Mux32~0clkctrl {} mux_srcB:ALUSrcB|out[5] {} } { 0.000ns 0.000ns 1.094ns 0.774ns 1.573ns 0.878ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.000ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { clock clock~clkctrl Registrador:PC|Saida[0] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.458 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[0] {} } { 0.000ns 0.000ns 0.343ns 0.643ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "6.456 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[1] mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[5] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "6.456 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcB[1] {} mux_srcB:ALUSrcB|Mux32~0 {} mux_srcB:ALUSrcB|Mux32~0clkctrl {} mux_srcB:ALUSrcB|out[5] {} } { 0.000ns 0.000ns 1.094ns 0.774ns 1.573ns 0.878ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.000ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } } { "Registrador.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "8.152 ns" { mux_srcB:ALUSrcB|out[5] Ula32:ALU|Mux58~0 Ula32:ALU|carry_temp[7]~28 Ula32:ALU|carry_temp[7]~7 Ula32:ALU|carry_temp[9]~8 Ula32:ALU|carry_temp[11]~9 Ula32:ALU|carry_temp[15]~11 Ula32:ALU|carry_temp[17]~12 Ula32:ALU|carry_temp[19]~13 Ula32:ALU|carry_temp[21]~14 Ula32:ALU|carry_temp[23]~15 Ula32:ALU|Igual~10 Ula32:ALU|Igual~11 Ula32:ALU|Maior~0 PCWCtrl~0 Registrador:PC|Saida[0] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "8.152 ns" { mux_srcB:ALUSrcB|out[5] {} Ula32:ALU|Mux58~0 {} Ula32:ALU|carry_temp[7]~28 {} Ula32:ALU|carry_temp[7]~7 {} Ula32:ALU|carry_temp[9]~8 {} Ula32:ALU|carry_temp[11]~9 {} Ula32:ALU|carry_temp[15]~11 {} Ula32:ALU|carry_temp[17]~12 {} Ula32:ALU|carry_temp[19]~13 {} Ula32:ALU|carry_temp[21]~14 {} Ula32:ALU|carry_temp[23]~15 {} Ula32:ALU|Igual~10 {} Ula32:ALU|Igual~11 {} Ula32:ALU|Maior~0 {} PCWCtrl~0 {} Registrador:PC|Saida[0] {} } { 0.000ns 0.230ns 0.553ns 0.238ns 0.207ns 0.217ns 0.216ns 0.215ns 0.238ns 0.604ns 0.368ns 0.888ns 0.614ns 0.197ns 0.236ns 0.929ns } { 0.000ns 0.053ns 0.272ns 0.272ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.228ns 0.053ns 0.053ns 0.154ns 0.746ns } "" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { clock clock~clkctrl Registrador:PC|Saida[0] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.458 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[0] {} } { 0.000ns 0.000ns 0.343ns 0.643ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "6.456 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[1] mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[5] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "6.456 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcB[1] {} mux_srcB:ALUSrcB|Mux32~0 {} mux_srcB:ALUSrcB|Mux32~0clkctrl {} mux_srcB:ALUSrcB|out[5] {} } { 0.000ns 0.000ns 1.094ns 0.774ns 1.573ns 0.878ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.000ns 0.225ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Registrador:RegisterB\|Saida\[18\] mux_srcB:ALUSrcB\|out\[18\] clock 3.04 ns " "Info: Found hold time violation between source  pin or register \"Registrador:RegisterB\|Saida\[18\]\" and destination pin or register \"mux_srcB:ALUSrcB\|out\[18\]\" for clock \"clock\" (Hold time is 3.04 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.037 ns + Largest " "Info: + Largest clock skew is 4.037 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 6.509 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 6.509 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 10; CLK Node = 'clock'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.094 ns) + CELL(0.712 ns) 2.660 ns UnidadeControle:CtrlUnit\|ALUSrcB\[1\] 2 REG LCFF_X7_Y13_N21 22 " "Info: 2: + IC(1.094 ns) + CELL(0.712 ns) = 2.660 ns; Loc. = LCFF_X7_Y13_N21; Fanout = 22; REG Node = 'UnidadeControle:CtrlUnit\|ALUSrcB\[1\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.806 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[1] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 198 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.346 ns) 3.780 ns mux_srcB:ALUSrcB\|Mux32~0 3 COMB LCCOMB_X14_Y13_N4 1 " "Info: 3: + IC(0.774 ns) + CELL(0.346 ns) = 3.780 ns; Loc. = LCCOMB_X14_Y13_N4; Fanout = 1; COMB Node = 'mux_srcB:ALUSrcB\|Mux32~0'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.120 ns" { UnidadeControle:CtrlUnit|ALUSrcB[1] mux_srcB:ALUSrcB|Mux32~0 } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.573 ns) + CELL(0.000 ns) 5.353 ns mux_srcB:ALUSrcB\|Mux32~0clkctrl 4 COMB CLKCTRL_G5 32 " "Info: 4: + IC(1.573 ns) + CELL(0.000 ns) = 5.353 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'mux_srcB:ALUSrcB\|Mux32~0clkctrl'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.228 ns) 6.509 ns mux_srcB:ALUSrcB\|out\[18\] 5 REG LCCOMB_X21_Y16_N10 4 " "Info: 5: + IC(0.928 ns) + CELL(0.228 ns) = 6.509 ns; Loc. = LCCOMB_X21_Y16_N10; Fanout = 4; REG Node = 'mux_srcB:ALUSrcB\|out\[18\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.156 ns" { mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[18] } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.140 ns ( 32.88 % ) " "Info: Total cell delay = 2.140 ns ( 32.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.369 ns ( 67.12 % ) " "Info: Total interconnect delay = 4.369 ns ( 67.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "6.509 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[1] mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[18] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "6.509 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcB[1] {} mux_srcB:ALUSrcB|Mux32~0 {} mux_srcB:ALUSrcB|Mux32~0clkctrl {} mux_srcB:ALUSrcB|out[18] {} } { 0.000ns 0.000ns 1.094ns 0.774ns 1.573ns 0.928ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.000ns 0.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.472 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 10; CLK Node = 'clock'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1382 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1382; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.618 ns) 2.472 ns Registrador:RegisterB\|Saida\[18\] 3 REG LCFF_X21_Y16_N29 1 " "Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X21_Y16_N29; Fanout = 1; REG Node = 'Registrador:RegisterB\|Saida\[18\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { clock~clkctrl Registrador:RegisterB|Saida[18] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.55 % ) " "Info: Total cell delay = 1.472 ns ( 59.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 40.45 % ) " "Info: Total interconnect delay = 1.000 ns ( 40.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clock clock~clkctrl Registrador:RegisterB|Saida[18] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:RegisterB|Saida[18] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "6.509 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[1] mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[18] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "6.509 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcB[1] {} mux_srcB:ALUSrcB|Mux32~0 {} mux_srcB:ALUSrcB|Mux32~0clkctrl {} mux_srcB:ALUSrcB|out[18] {} } { 0.000ns 0.000ns 1.094ns 0.774ns 1.573ns 0.928ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.000ns 0.228ns } "" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clock clock~clkctrl Registrador:RegisterB|Saida[18] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:RegisterB|Saida[18] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.903 ns - Shortest register register " "Info: - Shortest register to register delay is 0.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:RegisterB\|Saida\[18\] 1 REG LCFF_X21_Y16_N29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y16_N29; Fanout = 1; REG Node = 'Registrador:RegisterB\|Saida\[18\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registrador:RegisterB|Saida[18] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.228 ns) 0.470 ns mux_srcB:ALUSrcB\|Mux18~2 2 COMB LCCOMB_X21_Y16_N2 1 " "Info: 2: + IC(0.242 ns) + CELL(0.228 ns) = 0.470 ns; Loc. = LCCOMB_X21_Y16_N2; Fanout = 1; COMB Node = 'mux_srcB:ALUSrcB\|Mux18~2'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { Registrador:RegisterB|Saida[18] mux_srcB:ALUSrcB|Mux18~2 } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.225 ns) 0.903 ns mux_srcB:ALUSrcB\|out\[18\] 3 REG LCCOMB_X21_Y16_N10 4 " "Info: 3: + IC(0.208 ns) + CELL(0.225 ns) = 0.903 ns; Loc. = LCCOMB_X21_Y16_N10; Fanout = 4; REG Node = 'mux_srcB:ALUSrcB\|out\[18\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.433 ns" { mux_srcB:ALUSrcB|Mux18~2 mux_srcB:ALUSrcB|out[18] } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.453 ns ( 50.17 % ) " "Info: Total cell delay = 0.453 ns ( 50.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.450 ns ( 49.83 % ) " "Info: Total interconnect delay = 0.450 ns ( 49.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.903 ns" { Registrador:RegisterB|Saida[18] mux_srcB:ALUSrcB|Mux18~2 mux_srcB:ALUSrcB|out[18] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "0.903 ns" { Registrador:RegisterB|Saida[18] {} mux_srcB:ALUSrcB|Mux18~2 {} mux_srcB:ALUSrcB|out[18] {} } { 0.000ns 0.242ns 0.208ns } { 0.000ns 0.228ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Registrador.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } } { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "6.509 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[1] mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[18] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "6.509 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcB[1] {} mux_srcB:ALUSrcB|Mux32~0 {} mux_srcB:ALUSrcB|Mux32~0clkctrl {} mux_srcB:ALUSrcB|out[18] {} } { 0.000ns 0.000ns 1.094ns 0.774ns 1.573ns 0.928ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.000ns 0.228ns } "" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clock clock~clkctrl Registrador:RegisterB|Saida[18] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:RegisterB|Saida[18] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.903 ns" { Registrador:RegisterB|Saida[18] mux_srcB:ALUSrcB|Mux18~2 mux_srcB:ALUSrcB|out[18] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "0.903 ns" { Registrador:RegisterB|Saida[18] {} mux_srcB:ALUSrcB|Mux18~2 {} mux_srcB:ALUSrcB|out[18] {} } { 0.000ns 0.242ns 0.208ns } { 0.000ns 0.228ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "UnidadeControle:CtrlUnit\|PCCond\[0\] reset clock 5.351 ns register " "Info: tsu for register \"UnidadeControle:CtrlUnit\|PCCond\[0\]\" (data pin = \"reset\", clock pin = \"clock\") is 5.351 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.743 ns + Longest pin register " "Info: + Longest pin to register delay is 7.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns reset 1 PIN PIN_N25 23 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 23; PIN Node = 'reset'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.434 ns) + CELL(0.225 ns) 5.533 ns UnidadeControle:CtrlUnit\|PCWriteCond~0 2 COMB LCCOMB_X6_Y13_N6 3 " "Info: 2: + IC(4.434 ns) + CELL(0.225 ns) = 5.533 ns; Loc. = LCCOMB_X6_Y13_N6; Fanout = 3; COMB Node = 'UnidadeControle:CtrlUnit\|PCWriteCond~0'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.659 ns" { reset UnidadeControle:CtrlUnit|PCWriteCond~0 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.501 ns) + CELL(0.228 ns) 6.262 ns UnidadeControle:CtrlUnit\|PCCond\[1\]~1 3 COMB LCCOMB_X5_Y13_N10 1 " "Info: 3: + IC(0.501 ns) + CELL(0.228 ns) = 6.262 ns; Loc. = LCCOMB_X5_Y13_N10; Fanout = 1; COMB Node = 'UnidadeControle:CtrlUnit\|PCCond\[1\]~1'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { UnidadeControle:CtrlUnit|PCWriteCond~0 UnidadeControle:CtrlUnit|PCCond[1]~1 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 198 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.746 ns) 7.743 ns UnidadeControle:CtrlUnit\|PCCond\[0\] 4 REG LCFF_X7_Y15_N17 1 " "Info: 4: + IC(0.735 ns) + CELL(0.746 ns) = 7.743 ns; Loc. = LCFF_X7_Y15_N17; Fanout = 1; REG Node = 'UnidadeControle:CtrlUnit\|PCCond\[0\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.481 ns" { UnidadeControle:CtrlUnit|PCCond[1]~1 UnidadeControle:CtrlUnit|PCCond[0] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 198 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.073 ns ( 26.77 % ) " "Info: Total cell delay = 2.073 ns ( 26.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.670 ns ( 73.23 % ) " "Info: Total interconnect delay = 5.670 ns ( 73.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "7.743 ns" { reset UnidadeControle:CtrlUnit|PCWriteCond~0 UnidadeControle:CtrlUnit|PCCond[1]~1 UnidadeControle:CtrlUnit|PCCond[0] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "7.743 ns" { reset {} reset~combout {} UnidadeControle:CtrlUnit|PCWriteCond~0 {} UnidadeControle:CtrlUnit|PCCond[1]~1 {} UnidadeControle:CtrlUnit|PCCond[0] {} } { 0.000ns 0.000ns 4.434ns 0.501ns 0.735ns } { 0.000ns 0.874ns 0.225ns 0.228ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 198 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.482 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 10; CLK Node = 'clock'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1382 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1382; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns UnidadeControle:CtrlUnit\|PCCond\[0\] 3 REG LCFF_X7_Y15_N17 1 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X7_Y15_N17; Fanout = 1; REG Node = 'UnidadeControle:CtrlUnit\|PCCond\[0\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clock~clkctrl UnidadeControle:CtrlUnit|PCCond[0] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 198 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|PCCond[0] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|PCCond[0] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "7.743 ns" { reset UnidadeControle:CtrlUnit|PCWriteCond~0 UnidadeControle:CtrlUnit|PCCond[1]~1 UnidadeControle:CtrlUnit|PCCond[0] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "7.743 ns" { reset {} reset~combout {} UnidadeControle:CtrlUnit|PCWriteCond~0 {} UnidadeControle:CtrlUnit|PCCond[1]~1 {} UnidadeControle:CtrlUnit|PCCond[0] {} } { 0.000ns 0.000ns 4.434ns 0.501ns 0.735ns } { 0.000ns 0.874ns 0.225ns 0.228ns 0.746ns } "" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|PCCond[0] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|PCCond[0] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock Zero mux_srcB:ALUSrcB\|out\[5\] 17.020 ns register " "Info: tco from clock \"clock\" to destination pin \"Zero\" through register \"mux_srcB:ALUSrcB\|out\[5\]\" is 17.020 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.456 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 6.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 10; CLK Node = 'clock'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.094 ns) + CELL(0.712 ns) 2.660 ns UnidadeControle:CtrlUnit\|ALUSrcB\[1\] 2 REG LCFF_X7_Y13_N21 22 " "Info: 2: + IC(1.094 ns) + CELL(0.712 ns) = 2.660 ns; Loc. = LCFF_X7_Y13_N21; Fanout = 22; REG Node = 'UnidadeControle:CtrlUnit\|ALUSrcB\[1\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.806 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[1] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 198 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.346 ns) 3.780 ns mux_srcB:ALUSrcB\|Mux32~0 3 COMB LCCOMB_X14_Y13_N4 1 " "Info: 3: + IC(0.774 ns) + CELL(0.346 ns) = 3.780 ns; Loc. = LCCOMB_X14_Y13_N4; Fanout = 1; COMB Node = 'mux_srcB:ALUSrcB\|Mux32~0'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.120 ns" { UnidadeControle:CtrlUnit|ALUSrcB[1] mux_srcB:ALUSrcB|Mux32~0 } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.573 ns) + CELL(0.000 ns) 5.353 ns mux_srcB:ALUSrcB\|Mux32~0clkctrl 4 COMB CLKCTRL_G5 32 " "Info: 4: + IC(1.573 ns) + CELL(0.000 ns) = 5.353 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'mux_srcB:ALUSrcB\|Mux32~0clkctrl'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.225 ns) 6.456 ns mux_srcB:ALUSrcB\|out\[5\] 5 REG LCCOMB_X17_Y17_N10 4 " "Info: 5: + IC(0.878 ns) + CELL(0.225 ns) = 6.456 ns; Loc. = LCCOMB_X17_Y17_N10; Fanout = 4; REG Node = 'mux_srcB:ALUSrcB\|out\[5\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[5] } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.137 ns ( 33.10 % ) " "Info: Total cell delay = 2.137 ns ( 33.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.319 ns ( 66.90 % ) " "Info: Total interconnect delay = 4.319 ns ( 66.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "6.456 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[1] mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[5] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "6.456 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcB[1] {} mux_srcB:ALUSrcB|Mux32~0 {} mux_srcB:ALUSrcB|Mux32~0clkctrl {} mux_srcB:ALUSrcB|out[5] {} } { 0.000ns 0.000ns 1.094ns 0.774ns 1.573ns 0.878ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.000ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.564 ns + Longest register pin " "Info: + Longest register to pin delay is 10.564 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mux_srcB:ALUSrcB\|out\[5\] 1 REG LCCOMB_X17_Y17_N10 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y17_N10; Fanout = 4; REG Node = 'mux_srcB:ALUSrcB\|out\[5\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux_srcB:ALUSrcB|out[5] } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.053 ns) 0.283 ns Ula32:ALU\|Mux58~0 2 COMB LCCOMB_X17_Y17_N18 5 " "Info: 2: + IC(0.230 ns) + CELL(0.053 ns) = 0.283 ns; Loc. = LCCOMB_X17_Y17_N18; Fanout = 5; COMB Node = 'Ula32:ALU\|Mux58~0'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.283 ns" { mux_srcB:ALUSrcB|out[5] Ula32:ALU|Mux58~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.553 ns) + CELL(0.272 ns) 1.108 ns Ula32:ALU\|carry_temp\[7\]~28 3 COMB LCCOMB_X18_Y17_N12 2 " "Info: 3: + IC(0.553 ns) + CELL(0.272 ns) = 1.108 ns; Loc. = LCCOMB_X18_Y17_N12; Fanout = 2; COMB Node = 'Ula32:ALU\|carry_temp\[7\]~28'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.825 ns" { Ula32:ALU|Mux58~0 Ula32:ALU|carry_temp[7]~28 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.272 ns) 1.618 ns Ula32:ALU\|carry_temp\[7\]~7 4 COMB LCCOMB_X18_Y17_N0 1 " "Info: 4: + IC(0.238 ns) + CELL(0.272 ns) = 1.618 ns; Loc. = LCCOMB_X18_Y17_N0; Fanout = 1; COMB Node = 'Ula32:ALU\|carry_temp\[7\]~7'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.510 ns" { Ula32:ALU|carry_temp[7]~28 Ula32:ALU|carry_temp[7]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.207 ns) + CELL(0.053 ns) 1.878 ns Ula32:ALU\|carry_temp\[9\]~8 5 COMB LCCOMB_X18_Y17_N20 7 " "Info: 5: + IC(0.207 ns) + CELL(0.053 ns) = 1.878 ns; Loc. = LCCOMB_X18_Y17_N20; Fanout = 7; COMB Node = 'Ula32:ALU\|carry_temp\[9\]~8'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.260 ns" { Ula32:ALU|carry_temp[7]~7 Ula32:ALU|carry_temp[9]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 2.148 ns Ula32:ALU\|carry_temp\[11\]~9 6 COMB LCCOMB_X18_Y17_N10 6 " "Info: 6: + IC(0.217 ns) + CELL(0.053 ns) = 2.148 ns; Loc. = LCCOMB_X18_Y17_N10; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[11\]~9'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.270 ns" { Ula32:ALU|carry_temp[9]~8 Ula32:ALU|carry_temp[11]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 2.417 ns Ula32:ALU\|carry_temp\[15\]~11 7 COMB LCCOMB_X18_Y17_N30 5 " "Info: 7: + IC(0.216 ns) + CELL(0.053 ns) = 2.417 ns; Loc. = LCCOMB_X18_Y17_N30; Fanout = 5; COMB Node = 'Ula32:ALU\|carry_temp\[15\]~11'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:ALU|carry_temp[11]~9 Ula32:ALU|carry_temp[15]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 2.685 ns Ula32:ALU\|carry_temp\[17\]~12 8 COMB LCCOMB_X18_Y17_N16 6 " "Info: 8: + IC(0.215 ns) + CELL(0.053 ns) = 2.685 ns; Loc. = LCCOMB_X18_Y17_N16; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[17\]~12'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:ALU|carry_temp[15]~11 Ula32:ALU|carry_temp[17]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.053 ns) 2.976 ns Ula32:ALU\|carry_temp\[19\]~13 9 COMB LCCOMB_X18_Y17_N4 5 " "Info: 9: + IC(0.238 ns) + CELL(0.053 ns) = 2.976 ns; Loc. = LCCOMB_X18_Y17_N4; Fanout = 5; COMB Node = 'Ula32:ALU\|carry_temp\[19\]~13'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.291 ns" { Ula32:ALU|carry_temp[17]~12 Ula32:ALU|carry_temp[19]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.604 ns) + CELL(0.053 ns) 3.633 ns Ula32:ALU\|carry_temp\[21\]~14 10 COMB LCCOMB_X17_Y14_N18 6 " "Info: 10: + IC(0.604 ns) + CELL(0.053 ns) = 3.633 ns; Loc. = LCCOMB_X17_Y14_N18; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[21\]~14'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.657 ns" { Ula32:ALU|carry_temp[19]~13 Ula32:ALU|carry_temp[21]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.053 ns) 4.054 ns Ula32:ALU\|carry_temp\[23\]~15 11 COMB LCCOMB_X17_Y14_N22 5 " "Info: 11: + IC(0.368 ns) + CELL(0.053 ns) = 4.054 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 5; COMB Node = 'Ula32:ALU\|carry_temp\[23\]~15'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.421 ns" { Ula32:ALU|carry_temp[21]~14 Ula32:ALU|carry_temp[23]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.611 ns) + CELL(0.053 ns) 4.718 ns Ula32:ALU\|Mux7~1 12 COMB LCCOMB_X18_Y16_N22 2 " "Info: 12: + IC(0.611 ns) + CELL(0.053 ns) = 4.718 ns; Loc. = LCCOMB_X18_Y16_N22; Fanout = 2; COMB Node = 'Ula32:ALU\|Mux7~1'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { Ula32:ALU|carry_temp[23]~15 Ula32:ALU|Mux7~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.228 ns) 5.195 ns Ula32:ALU\|Equal0~6 13 COMB LCCOMB_X18_Y16_N2 1 " "Info: 13: + IC(0.249 ns) + CELL(0.228 ns) = 5.195 ns; Loc. = LCCOMB_X18_Y16_N2; Fanout = 1; COMB Node = 'Ula32:ALU\|Equal0~6'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.477 ns" { Ula32:ALU|Mux7~1 Ula32:ALU|Equal0~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.601 ns) + CELL(0.053 ns) 5.849 ns Ula32:ALU\|Equal0~7 14 COMB LCCOMB_X18_Y14_N14 5 " "Info: 14: + IC(0.601 ns) + CELL(0.053 ns) = 5.849 ns; Loc. = LCCOMB_X18_Y14_N14; Fanout = 5; COMB Node = 'Ula32:ALU\|Equal0~7'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { Ula32:ALU|Equal0~6 Ula32:ALU|Equal0~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 6.124 ns Ula32:ALU\|Equal0~8 15 COMB LCCOMB_X18_Y14_N16 3 " "Info: 15: + IC(0.222 ns) + CELL(0.053 ns) = 6.124 ns; Loc. = LCCOMB_X18_Y14_N16; Fanout = 3; COMB Node = 'Ula32:ALU\|Equal0~8'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { Ula32:ALU|Equal0~7 Ula32:ALU|Equal0~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.468 ns) + CELL(1.972 ns) 10.564 ns Zero 16 PIN PIN_E20 0 " "Info: 16: + IC(2.468 ns) + CELL(1.972 ns) = 10.564 ns; Loc. = PIN_E20; Fanout = 0; PIN Node = 'Zero'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.440 ns" { Ula32:ALU|Equal0~8 Zero } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.327 ns ( 31.49 % ) " "Info: Total cell delay = 3.327 ns ( 31.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.237 ns ( 68.51 % ) " "Info: Total interconnect delay = 7.237 ns ( 68.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "10.564 ns" { mux_srcB:ALUSrcB|out[5] Ula32:ALU|Mux58~0 Ula32:ALU|carry_temp[7]~28 Ula32:ALU|carry_temp[7]~7 Ula32:ALU|carry_temp[9]~8 Ula32:ALU|carry_temp[11]~9 Ula32:ALU|carry_temp[15]~11 Ula32:ALU|carry_temp[17]~12 Ula32:ALU|carry_temp[19]~13 Ula32:ALU|carry_temp[21]~14 Ula32:ALU|carry_temp[23]~15 Ula32:ALU|Mux7~1 Ula32:ALU|Equal0~6 Ula32:ALU|Equal0~7 Ula32:ALU|Equal0~8 Zero } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "10.564 ns" { mux_srcB:ALUSrcB|out[5] {} Ula32:ALU|Mux58~0 {} Ula32:ALU|carry_temp[7]~28 {} Ula32:ALU|carry_temp[7]~7 {} Ula32:ALU|carry_temp[9]~8 {} Ula32:ALU|carry_temp[11]~9 {} Ula32:ALU|carry_temp[15]~11 {} Ula32:ALU|carry_temp[17]~12 {} Ula32:ALU|carry_temp[19]~13 {} Ula32:ALU|carry_temp[21]~14 {} Ula32:ALU|carry_temp[23]~15 {} Ula32:ALU|Mux7~1 {} Ula32:ALU|Equal0~6 {} Ula32:ALU|Equal0~7 {} Ula32:ALU|Equal0~8 {} Zero {} } { 0.000ns 0.230ns 0.553ns 0.238ns 0.207ns 0.217ns 0.216ns 0.215ns 0.238ns 0.604ns 0.368ns 0.611ns 0.249ns 0.601ns 0.222ns 2.468ns } { 0.000ns 0.053ns 0.272ns 0.272ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.228ns 0.053ns 0.053ns 1.972ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "6.456 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[1] mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[5] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "6.456 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcB[1] {} mux_srcB:ALUSrcB|Mux32~0 {} mux_srcB:ALUSrcB|Mux32~0clkctrl {} mux_srcB:ALUSrcB|out[5] {} } { 0.000ns 0.000ns 1.094ns 0.774ns 1.573ns 0.878ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.000ns 0.225ns } "" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "10.564 ns" { mux_srcB:ALUSrcB|out[5] Ula32:ALU|Mux58~0 Ula32:ALU|carry_temp[7]~28 Ula32:ALU|carry_temp[7]~7 Ula32:ALU|carry_temp[9]~8 Ula32:ALU|carry_temp[11]~9 Ula32:ALU|carry_temp[15]~11 Ula32:ALU|carry_temp[17]~12 Ula32:ALU|carry_temp[19]~13 Ula32:ALU|carry_temp[21]~14 Ula32:ALU|carry_temp[23]~15 Ula32:ALU|Mux7~1 Ula32:ALU|Equal0~6 Ula32:ALU|Equal0~7 Ula32:ALU|Equal0~8 Zero } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "10.564 ns" { mux_srcB:ALUSrcB|out[5] {} Ula32:ALU|Mux58~0 {} Ula32:ALU|carry_temp[7]~28 {} Ula32:ALU|carry_temp[7]~7 {} Ula32:ALU|carry_temp[9]~8 {} Ula32:ALU|carry_temp[11]~9 {} Ula32:ALU|carry_temp[15]~11 {} Ula32:ALU|carry_temp[17]~12 {} Ula32:ALU|carry_temp[19]~13 {} Ula32:ALU|carry_temp[21]~14 {} Ula32:ALU|carry_temp[23]~15 {} Ula32:ALU|Mux7~1 {} Ula32:ALU|Equal0~6 {} Ula32:ALU|Equal0~7 {} Ula32:ALU|Equal0~8 {} Zero {} } { 0.000ns 0.230ns 0.553ns 0.238ns 0.207ns 0.217ns 0.216ns 0.215ns 0.238ns 0.604ns 0.368ns 0.611ns 0.249ns 0.601ns 0.222ns 2.468ns } { 0.000ns 0.053ns 0.272ns 0.272ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.228ns 0.053ns 0.053ns 1.972ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "UnidadeControle:CtrlUnit\|USExt reset clock -2.700 ns register " "Info: th for register \"UnidadeControle:CtrlUnit\|USExt\" (data pin = \"reset\", clock pin = \"clock\") is -2.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.485 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 10; CLK Node = 'clock'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1382 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1382; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.618 ns) 2.485 ns UnidadeControle:CtrlUnit\|USExt 3 REG LCFF_X7_Y14_N25 6 " "Info: 3: + IC(0.670 ns) + CELL(0.618 ns) = 2.485 ns; Loc. = LCFF_X7_Y14_N25; Fanout = 6; REG Node = 'UnidadeControle:CtrlUnit\|USExt'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { clock~clkctrl UnidadeControle:CtrlUnit|USExt } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.24 % ) " "Info: Total cell delay = 1.472 ns ( 59.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.013 ns ( 40.76 % ) " "Info: Total interconnect delay = 1.013 ns ( 40.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|USExt } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|USExt {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.334 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.334 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns reset 1 PIN PIN_N25 23 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 23; PIN Node = 'reset'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.077 ns) + CELL(0.228 ns) 5.179 ns UnidadeControle:CtrlUnit\|USExt~0 2 COMB LCCOMB_X7_Y14_N24 1 " "Info: 2: + IC(4.077 ns) + CELL(0.228 ns) = 5.179 ns; Loc. = LCCOMB_X7_Y14_N24; Fanout = 1; COMB Node = 'UnidadeControle:CtrlUnit\|USExt~0'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.305 ns" { reset UnidadeControle:CtrlUnit|USExt~0 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.334 ns UnidadeControle:CtrlUnit\|USExt 3 REG LCFF_X7_Y14_N25 6 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.334 ns; Loc. = LCFF_X7_Y14_N25; Fanout = 6; REG Node = 'UnidadeControle:CtrlUnit\|USExt'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { UnidadeControle:CtrlUnit|USExt~0 UnidadeControle:CtrlUnit|USExt } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.257 ns ( 23.57 % ) " "Info: Total cell delay = 1.257 ns ( 23.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.077 ns ( 76.43 % ) " "Info: Total interconnect delay = 4.077 ns ( 76.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "5.334 ns" { reset UnidadeControle:CtrlUnit|USExt~0 UnidadeControle:CtrlUnit|USExt } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "5.334 ns" { reset {} reset~combout {} UnidadeControle:CtrlUnit|USExt~0 {} UnidadeControle:CtrlUnit|USExt {} } { 0.000ns 0.000ns 4.077ns 0.000ns } { 0.000ns 0.874ns 0.228ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|USExt } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|USExt {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "5.334 ns" { reset UnidadeControle:CtrlUnit|USExt~0 UnidadeControle:CtrlUnit|USExt } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "5.334 ns" { reset {} reset~combout {} UnidadeControle:CtrlUnit|USExt~0 {} UnidadeControle:CtrlUnit|USExt {} } { 0.000ns 0.000ns 4.077ns 0.000ns } { 0.000ns 0.874ns 0.228ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 100 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 100 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 18 03:27:58 2019 " "Info: Processing ended: Sat May 18 03:27:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
