{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1557993469626 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557993469626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 15:57:49 2019 " "Processing started: Thu May 16 15:57:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557993469626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1557993469626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lcd1602 -c lcd1602 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lcd1602 -c lcd1602" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1557993469627 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1557993470120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/tb.v 1 1 " "Found 1 design units, including 1 entities, in source file source/tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "source/tb.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557993470171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557993470171 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ad.v(29) " "Verilog HDL information at ad.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "source/ad.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/ad.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1557993470176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ad.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ad.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad " "Found entity 1: ad" {  } { { "source/ad.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/ad.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557993470177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557993470177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/dvf.v 1 1 " "Found 1 design units, including 1 entities, in source file source/dvf.v" { { "Info" "ISGN_ENTITY_NAME" "1 DVF " "Found entity 1: DVF" {  } { { "source/dvf.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/dvf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557993470182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557993470182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ds18b20.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ds18b20.v" { { "Info" "ISGN_ENTITY_NAME" "1 ds18b20 " "Found entity 1: ds18b20" {  } { { "source/ds18b20.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/ds18b20.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557993470188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557993470188 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data data dht11.v(3) " "Verilog HDL Declaration information at dht11.v(3): object \"Data\" differs only in case from object \"data\" in the same scope" {  } { { "source/dht11.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/dht11.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1557993470192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/dht11.v 1 1 " "Found 1 design units, including 1 entities, in source file source/dht11.v" { { "Info" "ISGN_ENTITY_NAME" "1 dht11 " "Found entity 1: dht11" {  } { { "source/dht11.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/dht11.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557993470193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557993470193 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 esp8266_encode.v(47) " "Verilog HDL Expression warning at esp8266_encode.v(47): truncated literal to match 20 bits" {  } { { "source/esp8266_encode.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/esp8266_encode.v" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1557993470198 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sig sig esp8266_encode.v(6) " "Verilog HDL Declaration information at esp8266_encode.v(6): object \"Sig\" differs only in case from object \"sig\" in the same scope" {  } { { "source/esp8266_encode.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/esp8266_encode.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1557993470198 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data_send data_send esp8266_encode.v(7) " "Verilog HDL Declaration information at esp8266_encode.v(7): object \"Data_send\" differs only in case from object \"data_send\" in the same scope" {  } { { "source/esp8266_encode.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/esp8266_encode.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1557993470198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/esp8266_encode.v 1 1 " "Found 1 design units, including 1 entities, in source file source/esp8266_encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 esp8266_encode " "Found entity 1: esp8266_encode" {  } { { "source/esp8266_encode.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/esp8266_encode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557993470199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557993470199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/esp8266_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file source/esp8266_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 esp8266_decode " "Found entity 1: esp8266_decode" {  } { { "source/esp8266_decode.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/esp8266_decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557993470203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557993470203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/clk_set.v 1 1 " "Found 1 design units, including 1 entities, in source file source/clk_set.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_set " "Found entity 1: clk_set" {  } { { "source/clk_set.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/clk_set.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557993470208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557993470208 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lcd1602.v(498) " "Verilog HDL warning at lcd1602.v(498): extended using \"x\" or \"z\"" {  } { { "source/lcd1602.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/lcd1602.v" 498 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1557993470213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lcd1602.v 1 1 " "Found 1 design units, including 1 entities, in source file source/lcd1602.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd1602 " "Found entity 1: lcd1602" {  } { { "source/lcd1602.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/lcd1602.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557993470214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557993470214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file source/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "source/uart_tx.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557993470219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557993470219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file source/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "source/uart_rx.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557993470225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557993470225 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "top top.v(10) " "Verilog Module Declaration warning at top.v(10): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"top\"" {  } { { "source/top.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/top.v" 10 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557993470230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/top.v 1 1 " "Found 1 design units, including 1 entities, in source file source/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "source/top.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557993470230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557993470230 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "data1 packed dht11.v(10) " "Verilog HDL Port Declaration warning at dht11.v(10): data type declaration for \"data1\" declares packed dimensions but the port declaration declaration does not" {  } { { "source/dht11.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/dht11.v" 10 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1557993470232 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "data1 dht11.v(4) " "HDL info at dht11.v(4): see declaration for object \"data1\"" {  } { { "source/dht11.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/dht11.v" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557993470232 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1557993471630 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.v(137) " "Verilog HDL assignment warning at top.v(137): truncated value with size 32 to match size of target (8)" {  } { { "source/top.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/top.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1557993471631 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.v(138) " "Verilog HDL assignment warning at top.v(138): truncated value with size 32 to match size of target (8)" {  } { { "source/top.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/top.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1557993471631 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.v(139) " "Verilog HDL assignment warning at top.v(139): truncated value with size 32 to match size of target (8)" {  } { { "source/top.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/top.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1557993471631 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.v(142) " "Verilog HDL assignment warning at top.v(142): truncated value with size 32 to match size of target (8)" {  } { { "source/top.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/top.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1557993471631 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.v(143) " "Verilog HDL assignment warning at top.v(143): truncated value with size 32 to match size of target (8)" {  } { { "source/top.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/top.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1557993471632 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.v(144) " "Verilog HDL assignment warning at top.v(144): truncated value with size 32 to match size of target (8)" {  } { { "source/top.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/top.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1557993471632 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.v(147) " "Verilog HDL assignment warning at top.v(147): truncated value with size 32 to match size of target (8)" {  } { { "source/top.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/top.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1557993471632 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.v(148) " "Verilog HDL assignment warning at top.v(148): truncated value with size 32 to match size of target (8)" {  } { { "source/top.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/top.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1557993471632 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.v(149) " "Verilog HDL assignment warning at top.v(149): truncated value with size 32 to match size of target (8)" {  } { { "source/top.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/top.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1557993471632 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_set clk_set:CLK_UART " "Elaborating entity \"clk_set\" for hierarchy \"clk_set:CLK_UART\"" {  } { { "source/top.v" "CLK_UART" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/top.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557993471635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "esp8266_encode esp8266_encode:encode " "Elaborating entity \"esp8266_encode\" for hierarchy \"esp8266_encode:encode\"" {  } { { "source/top.v" "encode" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/top.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557993471638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:module_tx_esp8266 " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:module_tx_esp8266\"" {  } { { "source/top.v" "module_tx_esp8266" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/top.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557993471643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:module_rx_esp8266 " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:module_rx_esp8266\"" {  } { { "source/top.v" "module_rx_esp8266" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/top.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557993471646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "esp8266_decode esp8266_decode:decode " "Elaborating entity \"esp8266_decode\" for hierarchy \"esp8266_decode:decode\"" {  } { { "source/top.v" "decode" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/top.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557993471650 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 esp8266_decode.v(41) " "Verilog HDL assignment warning at esp8266_decode.v(41): truncated value with size 32 to match size of target (4)" {  } { { "source/esp8266_decode.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/esp8266_decode.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1557993471651 "|top|esp8266_decode:decode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DVF DVF:dvf " "Elaborating entity \"DVF\" for hierarchy \"DVF:dvf\"" {  } { { "source/top.v" "dvf" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/top.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557993471654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dht11 dht11:DHT11 " "Elaborating entity \"dht11\" for hierarchy \"dht11:DHT11\"" {  } { { "source/top.v" "DHT11" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/top.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557993471657 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_begin dht11.v(9) " "Verilog HDL or VHDL warning at dht11.v(9): object \"read_begin\" assigned a value but never read" {  } { { "source/dht11.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/dht11.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1557993471659 "|top|dht11:DHT11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_done dht11.v(11) " "Verilog HDL or VHDL warning at dht11.v(11): object \"read_done\" assigned a value but never read" {  } { { "source/dht11.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/dht11.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1557993471659 "|top|dht11:DHT11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 dht11.v(202) " "Verilog HDL assignment warning at dht11.v(202): truncated value with size 32 to match size of target (6)" {  } { { "source/dht11.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/dht11.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1557993471659 "|top|dht11:DHT11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad ad:pcf8591 " "Elaborating entity \"ad\" for hierarchy \"ad:pcf8591\"" {  } { { "source/top.v" "pcf8591" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/top.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557993471662 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp ad.v(47) " "Verilog HDL or VHDL warning at ad.v(47): object \"temp\" assigned a value but never read" {  } { { "source/ad.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/ad.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1557993471664 "|top|ad:pcf8591"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd1602 lcd1602:U5 " "Elaborating entity \"lcd1602\" for hierarchy \"lcd1602:U5\"" {  } { { "source/top.v" "U5" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/top.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557993471667 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod6\"" {  } { { "source/top.v" "Mod6" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/top.v" 149 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557993473030 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "source/top.v" "Mod2" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/top.v" 139 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557993473030 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "source/top.v" "Mod5" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/top.v" 148 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557993473030 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "source/top.v" "Div4" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/top.v" 148 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557993473030 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "source/top.v" "Mod1" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/top.v" 138 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557993473030 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "source/top.v" "Div3" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/top.v" 147 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557993473030 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "source/top.v" "Mod3" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/top.v" 143 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557993473030 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "source/top.v" "Div2" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/top.v" 143 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557993473030 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "source/top.v" "Mod4" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/top.v" 144 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557993473030 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "source/top.v" "Mod0" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/top.v" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557993473030 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "source/top.v" "Div0" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/top.v" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557993473030 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "source/top.v" "Div1" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/top.v" 142 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557993473030 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1557993473030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod6 " "Elaborated megafunction instantiation \"lpm_divide:Mod6\"" {  } { { "source/top.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/top.v" 149 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557993473081 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod6 " "Instantiated megafunction \"lpm_divide:Mod6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557993473082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557993473082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557993473082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557993473082 ""}  } { { "source/top.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/top.v" 149 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557993473082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/db/lpm_divide_m9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557993473140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557993473140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557993473163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557993473163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/db/alt_u_div_a4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557993473188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557993473188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557993473280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557993473280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557993473344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557993473344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "source/top.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/top.v" 139 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557993473357 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557993473357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557993473357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557993473357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557993473357 ""}  } { { "source/top.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/top.v" 139 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557993473357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5bm " "Found entity 1: lpm_divide_5bm" {  } { { "db/lpm_divide_5bm.tdf" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/db/lpm_divide_5bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557993473415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557993473415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557993473438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557993473438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/db/alt_u_div_87f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557993473467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557993473467 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod5 " "Elaborated megafunction instantiation \"lpm_divide:Mod5\"" {  } { { "source/top.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/top.v" 148 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557993473487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod5 " "Instantiated megafunction \"lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557993473487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557993473487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557993473487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557993473487 ""}  } { { "source/top.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/top.v" 148 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557993473487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_p9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_p9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_p9m " "Found entity 1: lpm_divide_p9m" {  } { { "db/lpm_divide_p9m.tdf" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/db/lpm_divide_p9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557993473544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557993473544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557993473566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557993473566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g4f " "Found entity 1: alt_u_div_g4f" {  } { { "db/alt_u_div_g4f.tdf" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/db/alt_u_div_g4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557993473589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557993473589 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div4 " "Elaborated megafunction instantiation \"lpm_divide:Div4\"" {  } { { "source/top.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/top.v" 148 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557993473606 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div4 " "Instantiated megafunction \"lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557993473606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557993473606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557993473606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557993473606 ""}  } { { "source/top.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/top.v" 148 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557993473606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/db/lpm_divide_ihm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557993473663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557993473663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557993473684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557993473684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/db/alt_u_div_84f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557993473708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557993473708 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div3 " "Elaborated megafunction instantiation \"lpm_divide:Div3\"" {  } { { "source/top.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/top.v" 147 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557993473743 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div3 " "Instantiated megafunction \"lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557993473743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557993473743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557993473743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557993473743 ""}  } { { "source/top.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/top.v" 147 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557993473743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/db/lpm_divide_mhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557993473800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557993473800 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "source/esp8266_decode.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/esp8266_decode.v" 58 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1557993474213 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1557993474213 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "source/top.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557993474712 "|top|lcd_rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1557993474712 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1557993474851 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1557993476253 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/output_files/lcd1602.map.smsg " "Generated suppressed messages file C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/output_files/lcd1602.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1557993476434 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1557993476599 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557993476599 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_PC " "No output dependent on input pin \"rx_PC\"" {  } { { "source/top.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/top.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557993476716 "|top|rx_PC"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1557993476716 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1542 " "Implemented 1542 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1557993476716 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1557993476716 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1557993476716 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1521 " "Implemented 1521 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1557993476716 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1557993476716 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4662 " "Peak virtual memory: 4662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557993476742 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 15:57:56 2019 " "Processing ended: Thu May 16 15:57:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557993476742 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557993476742 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557993476742 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1557993476742 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1557993477863 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557993477865 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 15:57:57 2019 " "Processing started: Thu May 16 15:57:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557993477865 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1557993477865 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lcd1602 -c lcd1602 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lcd1602 -c lcd1602" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1557993477865 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1557993477952 ""}
{ "Info" "0" "" "Project  = lcd1602" {  } {  } 0 0 "Project  = lcd1602" 0 0 "Fitter" 0 0 1557993477953 ""}
{ "Info" "0" "" "Revision = lcd1602" {  } {  } 0 0 "Revision = lcd1602" 0 0 "Fitter" 0 0 1557993477953 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1557993478113 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lcd1602 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"lcd1602\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1557993478140 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557993478183 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557993478183 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1557993478254 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1557993478414 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1557993478414 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1557993478414 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1557993478414 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/1/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/1/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/" { { 0 { 0 ""} 0 3089 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1557993478417 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/1/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/1/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/" { { 0 { 0 ""} 0 3091 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1557993478417 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/1/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/1/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/" { { 0 { 0 ""} 0 3093 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1557993478417 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/1/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/1/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/" { { 0 { 0 ""} 0 3095 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1557993478417 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1557993478417 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1557993478418 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 21 " "No exact pin location assignment(s) for 1 pins of 21 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_rw " "Pin lcd_rw not assigned to an exact location on the device" {  } { { "d:/1/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/1/altera/13.0/quartus/bin64/pin_planner.ppl" { lcd_rw } } } { "source/top.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/top.v" 15 0 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rw } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557993478651 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1557993478651 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lcd1602.sdc " "Synopsys Design Constraints File file not found: 'lcd1602.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1557993478935 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1557993478936 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1557993478946 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1557993478947 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1557993478948 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_sys~input (placed in PIN 91 (CLK4, DIFFCLK_2p)) " "Automatically promoted node clk_sys~input (placed in PIN 91 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1557993479017 ""}  } { { "source/top.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/top.v" 12 0 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_sys~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/" { { 0 { 0 ""} 0 3085 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557993479017 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dht11:DHT11\|clkout  " "Automatically promoted node dht11:DHT11\|clkout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1557993479017 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dht11:DHT11\|clkout~0 " "Destination node dht11:DHT11\|clkout~0" {  } { { "source/dht11.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/dht11.v" 34 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dht11:DHT11|clkout~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/" { { 0 { 0 ""} 0 2572 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557993479017 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1557993479017 ""}  } { { "source/dht11.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/dht11.v" 34 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dht11:DHT11|clkout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/" { { 0 { 0 ""} 0 391 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557993479017 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_set:CLK_UART\|clk  " "Automatically promoted node clk_set:CLK_UART\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1557993479018 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_set:CLK_UART\|clk~0 " "Destination node clk_set:CLK_UART\|clk~0" {  } { { "source/clk_set.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/clk_set.v" 5 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_set:CLK_UART|clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/" { { 0 { 0 ""} 0 2249 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557993479018 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1557993479018 ""}  } { { "source/clk_set.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/clk_set.v" 5 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_set:CLK_UART|clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/" { { 0 { 0 ""} 0 629 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557993479018 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ad:pcf8591\|clk_in  " "Automatically promoted node ad:pcf8591\|clk_in " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1557993479018 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ad:pcf8591\|clk_in~0 " "Destination node ad:pcf8591\|clk_in~0" {  } { { "source/ad.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/ad.v" 12 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad:pcf8591|clk_in~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/" { { 0 { 0 ""} 0 2301 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557993479018 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1557993479018 ""}  } { { "source/ad.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/ad.v" 12 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad:pcf8591|clk_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557993479018 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "esp8266_encode:encode\|sig  " "Automatically promoted node esp8266_encode:encode\|sig " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1557993479019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "esp8266_encode:encode\|sig~0 " "Destination node esp8266_encode:encode\|sig~0" {  } { { "source/esp8266_encode.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/esp8266_encode.v" 17 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { esp8266_encode:encode|sig~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/" { { 0 { 0 ""} 0 2399 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557993479019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_tx:module_tx_esp8266\|wrsigbuf " "Destination node uart_tx:module_tx_esp8266\|wrsigbuf" {  } { { "source/uart_tx.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/uart_tx.v" 20 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_tx:module_tx_esp8266|wrsigbuf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/" { { 0 { 0 ""} 0 493 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557993479019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_tx:module_tx_esp8266\|wrsigrise~0 " "Destination node uart_tx:module_tx_esp8266\|wrsigrise~0" {  } { { "source/uart_tx.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/uart_tx.v" 20 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_tx:module_tx_esp8266|wrsigrise~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/" { { 0 { 0 ""} 0 2416 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557993479019 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1557993479019 ""}  } { { "source/esp8266_encode.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/esp8266_encode.v" 17 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { esp8266_encode:encode|sig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/" { { 0 { 0 ""} 0 573 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557993479019 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart_rx:module_rx_esp8266\|rx_int  " "Automatically promoted node uart_rx:module_rx_esp8266\|rx_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1557993479020 ""}  } { { "source/uart_rx.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/uart_rx.v" 16 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_rx:module_rx_esp8266|rx_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/" { { 0 { 0 ""} 0 474 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557993479020 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN 90 (CLK5, DIFFCLK_2n)) " "Automatically promoted node rst_n~input (placed in PIN 90 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1557993479020 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ad:pcf8591\|scl " "Destination node ad:pcf8591\|scl" {  } { { "source/ad.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/ad.v" 5 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad:pcf8591|scl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557993479020 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_rx:module_rx_esp8266\|dataout\[7\]~0 " "Destination node uart_rx:module_rx_esp8266\|dataout\[7\]~0" {  } { { "source/uart_rx.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/uart_rx.v" 50 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_rx:module_rx_esp8266|dataout[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/" { { 0 { 0 ""} 0 2303 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557993479020 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ad:pcf8591\|data\[0\]~4 " "Destination node ad:pcf8591\|data\[0\]~4" {  } { { "source/ad.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/ad.v" 55 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad:pcf8591|data[0]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/" { { 0 { 0 ""} 0 2335 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557993479020 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_rx:module_rx_esp8266\|Decoder0~3 " "Destination node uart_rx:module_rx_esp8266\|Decoder0~3" {  } { { "source/uart_rx.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/uart_rx.v" 51 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_rx:module_rx_esp8266|Decoder0~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/" { { 0 { 0 ""} 0 2478 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557993479020 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ad:pcf8591\|sda~14 " "Destination node ad:pcf8591\|sda~14" {  } { { "source/ad.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/ad.v" 4 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad:pcf8591|sda~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/" { { 0 { 0 ""} 0 2655 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557993479020 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ad:pcf8591\|data_out\[7\]~2 " "Destination node ad:pcf8591\|data_out\[7\]~2" {  } { { "source/ad.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/ad.v" 55 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad:pcf8591|data_out[7]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/" { { 0 { 0 ""} 0 2997 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557993479020 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1557993479020 ""}  } { { "source/top.v" "" { Text "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/source/top.v" 12 0 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/" { { 0 { 0 ""} 0 3084 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557993479020 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1557993479366 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1557993479367 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1557993479367 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557993479369 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557993479370 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1557993479372 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1557993479372 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1557993479373 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1557993479417 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1557993479418 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1557993479418 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1557993479421 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1557993479421 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1557993479421 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 5 6 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1557993479422 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1557993479422 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1557993479422 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1557993479422 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1557993479422 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 9 1 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1557993479422 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 5 8 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1557993479422 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 5 7 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1557993479422 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1557993479422 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1557993479422 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557993479442 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1557993479998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557993480435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1557993480446 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1557993481750 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557993481750 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1557993482162 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1557993483399 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1557993483399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557993484997 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1557993484998 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1557993484998 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.52 " "Total time spent on timing analysis during the Fitter is 1.52 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1557993485023 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557993485072 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557993485280 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557993485326 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557993485589 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557993486027 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/output_files/lcd1602.fit.smsg " "Generated suppressed messages file C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/output_files/lcd1602.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1557993486378 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5462 " "Peak virtual memory: 5462 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557993486886 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 15:58:06 2019 " "Processing ended: Thu May 16 15:58:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557993486886 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557993486886 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557993486886 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1557993486886 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1557993487696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557993487697 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 15:58:07 2019 " "Processing started: Thu May 16 15:58:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557993487697 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1557993487697 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lcd1602 -c lcd1602 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lcd1602 -c lcd1602" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1557993487697 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1557993488372 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1557993488389 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4573 " "Peak virtual memory: 4573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557993488614 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 15:58:08 2019 " "Processing ended: Thu May 16 15:58:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557993488614 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557993488614 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557993488614 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1557993488614 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1557993489182 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1557993489722 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557993489722 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 15:58:09 2019 " "Processing started: Thu May 16 15:58:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557993489722 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1557993489722 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lcd1602 -c lcd1602 " "Command: quartus_sta lcd1602 -c lcd1602" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1557993489722 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1557993489819 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1557993490038 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1557993490085 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1557993490086 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lcd1602.sdc " "Synopsys Design Constraints File file not found: 'lcd1602.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1557993490332 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1557993490332 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_sys clk_sys " "create_clock -period 1.000 -name clk_sys clk_sys" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1557993490336 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ad:pcf8591\|clk_in ad:pcf8591\|clk_in " "create_clock -period 1.000 -name ad:pcf8591\|clk_in ad:pcf8591\|clk_in" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1557993490336 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dht11:DHT11\|clkout dht11:DHT11\|clkout " "create_clock -period 1.000 -name dht11:DHT11\|clkout dht11:DHT11\|clkout" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1557993490336 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_set:CLK_UART\|clk clk_set:CLK_UART\|clk " "create_clock -period 1.000 -name clk_set:CLK_UART\|clk clk_set:CLK_UART\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1557993490336 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name esp8266_encode:encode\|sig esp8266_encode:encode\|sig " "create_clock -period 1.000 -name esp8266_encode:encode\|sig esp8266_encode:encode\|sig" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1557993490336 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uart_rx:module_rx_esp8266\|rx_int uart_rx:module_rx_esp8266\|rx_int " "create_clock -period 1.000 -name uart_rx:module_rx_esp8266\|rx_int uart_rx:module_rx_esp8266\|rx_int" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1557993490336 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1557993490336 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1557993490427 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1557993490428 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1557993490430 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1557993490441 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1557993490498 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1557993490498 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -33.310 " "Worst-case setup slack is -33.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993490500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993490500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -33.310      -332.608 clk_sys  " "  -33.310      -332.608 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993490500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -32.341      -227.489 esp8266_encode:encode\|sig  " "  -32.341      -227.489 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993490500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.745      -485.981 dht11:DHT11\|clkout  " "   -5.745      -485.981 dht11:DHT11\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993490500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.697      -145.336 ad:pcf8591\|clk_in  " "   -5.697      -145.336 ad:pcf8591\|clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993490500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.303      -210.645 clk_set:CLK_UART\|clk  " "   -4.303      -210.645 clk_set:CLK_UART\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993490500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.369        -1.005 uart_rx:module_rx_esp8266\|rx_int  " "   -0.369        -1.005 uart_rx:module_rx_esp8266\|rx_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993490500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1557993490500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.342 " "Worst-case hold slack is -0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993490508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993490508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.342        -0.794 clk_set:CLK_UART\|clk  " "   -0.342        -0.794 clk_set:CLK_UART\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993490508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.007         0.000 clk_sys  " "    0.007         0.000 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993490508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.060         0.000 uart_rx:module_rx_esp8266\|rx_int  " "    0.060         0.000 uart_rx:module_rx_esp8266\|rx_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993490508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451         0.000 dht11:DHT11\|clkout  " "    0.451         0.000 dht11:DHT11\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993490508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 ad:pcf8591\|clk_in  " "    0.453         0.000 ad:pcf8591\|clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993490508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 esp8266_encode:encode\|sig  " "    0.453         0.000 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993490508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1557993490508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.833 " "Worst-case recovery slack is -1.833" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993490511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993490511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.833       -62.801 dht11:DHT11\|clkout  " "   -1.833       -62.801 dht11:DHT11\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993490511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.270        -3.524 esp8266_encode:encode\|sig  " "   -0.270        -3.524 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993490511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1557993490511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.415 " "Worst-case removal slack is 0.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993490514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993490514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415         0.000 esp8266_encode:encode\|sig  " "    0.415         0.000 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993490514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.353         0.000 dht11:DHT11\|clkout  " "    1.353         0.000 dht11:DHT11\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993490514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1557993490514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993490516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993490516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -147.239 clk_sys  " "   -3.000      -147.239 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993490516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -211.154 dht11:DHT11\|clkout  " "   -1.487      -211.154 dht11:DHT11\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993490516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -132.343 clk_set:CLK_UART\|clk  " "   -1.487      -132.343 clk_set:CLK_UART\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993490516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -49.071 ad:pcf8591\|clk_in  " "   -1.487       -49.071 ad:pcf8591\|clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993490516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -35.688 esp8266_encode:encode\|sig  " "   -1.487       -35.688 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993490516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -4.461 uart_rx:module_rx_esp8266\|rx_int  " "   -1.487        -4.461 uart_rx:module_rx_esp8266\|rx_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993490516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1557993490516 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1557993490788 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1557993490809 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1557993491143 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491259 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1557993491275 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1557993491275 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -30.324 " "Worst-case setup slack is -30.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.324      -295.529 clk_sys  " "  -30.324      -295.529 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -29.427      -206.779 esp8266_encode:encode\|sig  " "  -29.427      -206.779 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.352      -447.391 dht11:DHT11\|clkout  " "   -5.352      -447.391 dht11:DHT11\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.288      -134.431 ad:pcf8591\|clk_in  " "   -5.288      -134.431 ad:pcf8591\|clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.971      -189.886 clk_set:CLK_UART\|clk  " "   -3.971      -189.886 clk_set:CLK_UART\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.233        -0.597 uart_rx:module_rx_esp8266\|rx_int  " "   -0.233        -0.597 uart_rx:module_rx_esp8266\|rx_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491280 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1557993491280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.234 " "Worst-case hold slack is -0.234" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.234        -0.525 clk_set:CLK_UART\|clk  " "   -0.234        -0.525 clk_set:CLK_UART\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.035         0.000 clk_sys  " "    0.035         0.000 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191         0.000 uart_rx:module_rx_esp8266\|rx_int  " "    0.191         0.000 uart_rx:module_rx_esp8266\|rx_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 ad:pcf8591\|clk_in  " "    0.401         0.000 ad:pcf8591\|clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 dht11:DHT11\|clkout  " "    0.401         0.000 dht11:DHT11\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 esp8266_encode:encode\|sig  " "    0.401         0.000 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491291 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1557993491291 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.683 " "Worst-case recovery slack is -1.683" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.683       -54.738 dht11:DHT11\|clkout  " "   -1.683       -54.738 dht11:DHT11\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.173        -1.913 esp8266_encode:encode\|sig  " "   -0.173        -1.913 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1557993491297 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.299 " "Worst-case removal slack is 0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299         0.000 esp8266_encode:encode\|sig  " "    0.299         0.000 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.213         0.000 dht11:DHT11\|clkout  " "    1.213         0.000 dht11:DHT11\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1557993491303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -147.239 clk_sys  " "   -3.000      -147.239 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -211.154 dht11:DHT11\|clkout  " "   -1.487      -211.154 dht11:DHT11\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -132.343 clk_set:CLK_UART\|clk  " "   -1.487      -132.343 clk_set:CLK_UART\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -49.117 ad:pcf8591\|clk_in  " "   -1.487       -49.117 ad:pcf8591\|clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -35.688 esp8266_encode:encode\|sig  " "   -1.487       -35.688 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -4.461 uart_rx:module_rx_esp8266\|rx_int  " "   -1.487        -4.461 uart_rx:module_rx_esp8266\|rx_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491308 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1557993491308 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1557993491645 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491829 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1557993491835 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1557993491835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.588 " "Worst-case setup slack is -13.588" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.588       -87.904 clk_sys  " "  -13.588       -87.904 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.214       -84.413 esp8266_encode:encode\|sig  " "  -13.214       -84.413 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.825      -128.758 dht11:DHT11\|clkout  " "   -1.825      -128.758 dht11:DHT11\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.821       -44.070 ad:pcf8591\|clk_in  " "   -1.821       -44.070 ad:pcf8591\|clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.431       -41.485 clk_set:CLK_UART\|clk  " "   -1.431       -41.485 clk_set:CLK_UART\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390         0.000 uart_rx:module_rx_esp8266\|rx_int  " "    0.390         0.000 uart_rx:module_rx_esp8266\|rx_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491844 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1557993491844 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.271 " "Worst-case hold slack is -0.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.271        -0.559 clk_set:CLK_UART\|clk  " "   -0.271        -0.559 clk_set:CLK_UART\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.216        -0.492 clk_sys  " "   -0.216        -0.492 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133         0.000 uart_rx:module_rx_esp8266\|rx_int  " "    0.133         0.000 uart_rx:module_rx_esp8266\|rx_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 ad:pcf8591\|clk_in  " "    0.186         0.000 ad:pcf8591\|clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 dht11:DHT11\|clkout  " "    0.186         0.000 dht11:DHT11\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 esp8266_encode:encode\|sig  " "    0.187         0.000 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1557993491857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.275 " "Worst-case recovery slack is -0.275" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.275        -2.694 dht11:DHT11\|clkout  " "   -0.275        -2.694 dht11:DHT11\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366         0.000 esp8266_encode:encode\|sig  " "    0.366         0.000 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1557993491867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.129 " "Worst-case removal slack is 0.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129         0.000 esp8266_encode:encode\|sig  " "    0.129         0.000 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.562         0.000 dht11:DHT11\|clkout  " "    0.562         0.000 dht11:DHT11\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1557993491876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -106.734 clk_sys  " "   -3.000      -106.734 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -142.000 dht11:DHT11\|clkout  " "   -1.000      -142.000 dht11:DHT11\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -89.000 clk_set:CLK_UART\|clk  " "   -1.000       -89.000 clk_set:CLK_UART\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 ad:pcf8591\|clk_in  " "   -1.000       -33.000 ad:pcf8591\|clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -24.000 esp8266_encode:encode\|sig  " "   -1.000       -24.000 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -3.000 uart_rx:module_rx_esp8266\|rx_int  " "   -1.000        -3.000 uart_rx:module_rx_esp8266\|rx_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557993491885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1557993491885 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1557993492622 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1557993492622 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4670 " "Peak virtual memory: 4670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557993492763 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 15:58:12 2019 " "Processing ended: Thu May 16 15:58:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557993492763 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557993492763 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557993492763 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1557993492763 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1557993493696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557993493696 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 15:58:13 2019 " "Processing started: Thu May 16 15:58:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557993493696 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1557993493696 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lcd1602 -c lcd1602 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lcd1602 -c lcd1602" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1557993493696 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd1602_8_1200mv_85c_slow.vo C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/simulation/modelsim/ simulation " "Generated file lcd1602_8_1200mv_85c_slow.vo in folder \"C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1557993494363 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd1602_8_1200mv_0c_slow.vo C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/simulation/modelsim/ simulation " "Generated file lcd1602_8_1200mv_0c_slow.vo in folder \"C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1557993494548 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd1602_min_1200mv_0c_fast.vo C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/simulation/modelsim/ simulation " "Generated file lcd1602_min_1200mv_0c_fast.vo in folder \"C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1557993494720 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd1602.vo C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/simulation/modelsim/ simulation " "Generated file lcd1602.vo in folder \"C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1557993494893 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd1602_8_1200mv_85c_v_slow.sdo C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/simulation/modelsim/ simulation " "Generated file lcd1602_8_1200mv_85c_v_slow.sdo in folder \"C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1557993495026 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd1602_8_1200mv_0c_v_slow.sdo C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/simulation/modelsim/ simulation " "Generated file lcd1602_8_1200mv_0c_v_slow.sdo in folder \"C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1557993495157 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd1602_min_1200mv_0c_v_fast.sdo C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/simulation/modelsim/ simulation " "Generated file lcd1602_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1557993495285 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd1602_v.sdo C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/simulation/modelsim/ simulation " "Generated file lcd1602_v.sdo in folder \"C:/Users/Gonglja/Desktop/TempCode/Verilog/Connect to my own server/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1557993495416 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4571 " "Peak virtual memory: 4571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557993495466 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 15:58:15 2019 " "Processing ended: Thu May 16 15:58:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557993495466 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557993495466 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557993495466 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1557993495466 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 28 s " "Quartus II Full Compilation was successful. 0 errors, 28 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1557993496063 ""}
