Warning (10268): Verilog HDL information at key.v(15): always construct contains both blocking and non-blocking assignments File: E:/Work/[023] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX10_Key_Led/key.v Line: 15
