marri core acceler infiniband commod processor konstantin solnushkin konstantin yuichi tsujita kinki univers japan yuichi_tsujita abstract year supercomput industri mass produc shelf compon build cluster comput compon perfect hpc purpos cheap scale product come exa scale era chang land scape exa scale comput will compon quan titi larg justifi custom develop product propos heterogen processor equip network control design hpc enterpris comput mar ket guarante widespread adopt low product cost categori subject descriptor comput system organ processor chitectur keyword high perform comput econom introduct commod shelf compon allow build inexpens power cluster comput disrupt ing supercomput market compon perfect hpc cheap current attempt commod compon cuse technolog initi creat enterpris comput pain fit procrustean bed hpc futur exa scale comput will ident build block cpus order million feasibl amortis cus tom design manufactur cost larg product batch capitalis trend design commod processor hpc primari workload time enterpris comput market signif icant bigger hpc market widest adopt design processor suitabl data centr workload well unifi architectur address riken aic japan architectur cpu base core paradigm rid inef ficienc current implement exampl intel xeon phi product receiv posit feed earli adopt acceler board standalon plug host comput requir separ host cpu lead decreas densiti loss flexibl import acceler communic network adaptor pcie connect add latenc current xeon phi implement generic data centr applic configur acceler board server demonstr case acceler receiv share network bandwidth propos remedi situat integr core unit general purpos multi core cpu net work adaptor turn board standalon bootabl server cluster comput node argu product hpc broader user base includ data centr environ desktop workstat predict hipeac heterogen chip pro pose paper will preval futur relatedwork dal project defi law explor futur core architectur complex core compani hundr simpl core chip propos intermitt clock complex core high frequenc subject thermal dissip limit chip speed execut sequenti part applic parallel part continu run array simpl core goal project improv microarchitectur run thread migrat simpl core complex vice versa heterogen cpu propos paper featur mix complex simpl core croarchitectur advanc provid dal project applic case deep project dynam exascal entri platform propos build cluster acceler ray independ bootabl acceler board connect high speed network array connect convent hpc cluster comput job vert complex suitabl execut structur cluster accel erat intend workload hpc approach propos indepen dent bootabl acceler board cpu will core complex workload rang hpc data mine cae data centr task project denver propos nvidia intend build heterogen processor coupl general purpos core base arm architectur cuda program gpu core gpu unabl data cen tre server workload nvidia project echelon author claim will general purpos system suitabl data intens hpc workload base long instruct word liw architectur runnemed chip propos intel employ larg number simpl core call execut engin control smaller number general purpos core call control engin execut borrow idea dataflow architec ture mont blanc project investig commod arm processor cell phone hpc purpos structur function integr scenario describ three integr scenario sim plest case mass produc shelf chip multi core cpu core acceler singl board accompani network chip memori chip board bootabl serv standalon cluster comput node step forward current intel xeon phi implement host comput plug boot munic scenario lack effici communic multi core core part second advanc integr scenario multi core core part singl packag die network adapt implement separ chip fast communic part tandem chip network will allow multi core form mpi deleg function core final third scenario integr network adaptor chip deep integr system chip soc will incur custom design fabric cost best offset mass product applic soc broad market will help amortis cost turn sort inexpens commod hardwar soc suitabl desktop workstat well propos add simpl gpu common acceler hardwar assist encrypt unit will die space unit main unus workload call dark sil icon float point unit current cpus unus data mine server workload fpga unit chip xilinx zynq product will open field program flexi biliti case core will consist ident multithread simpl low power core tailor float point computa tion exist core implement intel xeon phi gpus three case utilis propos chip environ present figur scenario general purpos multi core unit power term float point perform assum intens comput task soft ware will utilis core opencl data centr workload core core visibl oper system individu cpus easi task schedul usag involv multithread simpl core ultrasparc cpu hewlett project moonshot reduc requir memori bandwidth cach mem ori will requir legaci applic propos implement edram technolog effect approach proven proce sor altern newer applic prefer manag memori access requir hardwar cach logic chip memori config ure softwar control scratch pad lead energi save crucial question core core bandwidth limit pin count aim ampl bandwidth core primari purpos hpc tempt place core limit number core heat dissip yield semiconductor fabric process choic network infiniband current recognis commod technolog benefit reason technic characterist clear technol ogi roadmap hardwar produc larg scale support varieti network topolog hpc data centr environ board propos cpu connect backplan infiniband switch chip connect rest fabric fat tree torus topolog aforement compon motherboard will dram memori modul well option flash base modul scratch storag creat addi tional level memori hierarchi featur gor don supercomput run full speed propos chip best cool water feasibl reliabl approach larg scale verifi supermuc machin figur three case propos system correspond workload hpc environ generic data centr environ desktop comput environ facilit wast heat reus water cool environ ment mid scale instal higher prefer desktop comput water cool ing aggress automat power throttl clock core will requir oper prevent accident chip overh dim silicon approach classif softwar ecosystem ubiquit outdat proprietari architectur tempt utilis open sourc architec ture propos system will promot collabor includ parti privat sector steer competit good candid opensparc architectur opensparc microarchitectur implement exampl viiifx cpu japanes comput base sparc architectur leap core trick employ intel xeon phi strip need featur order execut simultan widen float point unit opensparc architectur support gnu linux oper system gcc gnu compil collect hpc environ amount effort requir build ecosystem cpu upgrad linux kernel port mpi implement numer librari advanc compil lower pare server segment addit usual data centr applic will port market ceptanc prolifer desktop segment difficult achiev microsoft window devic driver port opensparc gnu linux distribut ubuntu run opensparc refin notabl point opensparc base architectur lead design achiev low perform watt intel xeon phi ibm bluegen design heat reus leader process node manag inter node communic forwad forward forward allgath communic multi core side gather data gather data gather data copi share copi share copi share leader process leader process leader process multi core side core side multi core side multi core side core side core side collect data collect data collect data nic nic nic figur optimis scheme collect commu nicat hybrid system method will allevi problem impor tant propos cpu will find nich mass product will price low addit method technolog hpc nich will direct applic data centr field unifi architectur risk product fit three nich hpc server desktop fit market dilut assort product appear year time reunif adher open sourc polici stage accept will help offset cost reach goal faster perspectiveviewofcollect oper implement flat mpi longer scalabl acceler base hybrid system core processor provid form pcie card propos hybrid system core multi core processor comput node mpi applic describ perspect view mpi librari softwar stack collect oper exist softwar tool design comput cluster leader process node manag inter node communic allgath communic leader process gather data copi share leader process gather data leader process gather data leader process collect data collect data collect data copi share copi share nic nic nic figur optimis scheme collect commu nicat core processor enhanc accompani design hint optim mpi process placement cluster node network proxim account will facilit effici oper multi layer mpi communic collect oper provid mpi librari hybrid system tract attent exist applic user allow easili exploit parallel hybrid system scheme mpi allgath oper exampl deleg mechan figur consid hybrid architectur core multi core processor node aggreg collect communic quest core side real oper forward process multi core side gather data copi leader pro cess access share manner multi layer system core sys tem multi core unit figur assumpt sys tem complic hierarchi memori architectur shortag memori core multi layer mpi communic man agement benefici base scheme form group comput node group intern collect communica tion leader process manag communic behalf associ group gather data copi leader pro cess access share manner case kind share memori manag mechan requir insid comput node cach cach persist persist top layer rout tabl leader process leader process figur communic optimis base hardwar affin optimis will make hard ware affin process placement communic topol ogi hwloc likwid candid derstand memori hierarchi tool facilit effect process map dis tribut mpi communic manag figur api hardwar affin tool pro cess manag scheme extend mpi librari order minimis local communic node process local group insid node extern pro cess initi queri communic manag ment scheme cach mechan will implement reus connect combin interconnect fabric insid chip lead smaller communic latenc elim inat pcie access overhead approach technic challeng associ custom fabric hav ing function chip lead higher electr power consumpt chip challeng conclus paper propos commod processor sign hpc mind suitabl broader set workload review perspect approach mpi librari softwar stack multi core unit perform col lectiv oper behalf core unit note appeal hardwar solut data centr market will justifi larg scale product keep cost low acknowledg work present intern confer comput scienc icc barcelona spain travel support konstantin solnushkin provid nation univers itmo petersburg russia agreement refer dongarra beckman moor aert aloisio andr barkai berthou boku braunschweig intern exascal softwar project roadmap intern journal high perform comput applic duranton yehia sutter bosscher cohen falsafi gaydadjiev kateveni maeb munk navarro ramirez temam valero hipeac vision http roadmap dal project defi law http alf dal deep project dynam exascal entri platform http dalli project denver processor usher era comput http project denver processor usher era comput januari keckler dalli khailani garland glasco gpus futur parallel comput micro ieee carter agraw borkar cledat david dun fryman ganev golliv knauerhas lethin meister mishra pinfold teller torrella vasilach venkatesh runnemed architectur ubiquit high perform comput high perform comput architectur hpca ieee intern symposium rajov vilanova villavieja puzov ramirez low power architectur approach exascal comput journal comput sciencedoi taylor dark silicon har horsemen come dark silicon apocalyps proceed annual design autom confer acm morgan project moonshot hurl arm server heaven http hp_redstone_calxeda_serv novemb kalla sinharoy stark floyd generat server processor ieee micro strand cicotti sinkovit young wagner tatineni hock snave norman gordon design perform experi deploy support data intens supercomput proceed confer extrem scienc engin discoveri environ bridg extrem campus acm brehm auwet huber wild energi effici hpc system concept procur instal proceed intern supercomput confer isc solnushkin fruit comput redefin green hpc energi usag http fruit comput redefin green hpc energi usag august yoshida hondo kan sugizaki viiifx cpu comput fujitsu sci tech yoshinaga tsujita hori sato namiki ishikawa deleg base mpi communic hybrid parallel comput core architectur advanc messag pass interfac lncs springer solnushkin comput cluster design autom web servic proceed intern supercomput confer isc url http broquedi clet ortega moreaud furmento goglin mercier thibault namyst hwloc generic framework manag hardwar affin hpc applic parallel distribut network base process pdp euromicro intern confer ieee treibig hager wellein likwid lightweight perform orient tool suit multicor environ parallel process workshop icppw intern confer ieee 