<!-- HTML header for doxygen 1.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<!-- import the script somewhere in the head -->
<script type="text/javascript" src="doxygen-awesome-darkmode-toggle.js"></script>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cloudFPGA (cF) API: repos_for_Dox/cFp_Zoo/ROLE/vision/hls/median_blur/include/median_blur.hpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">cloudFPGA (cF) API
   &#160;<span id="projectnumber">1.0</span>
   </div>
   <div id="projectbrief">The documentation of the source code of cloudFPGA (cF)</div>
  </td>
   <td style="padding-left: 0.5em;">
   <div id="projectbrief"><a href="https://cloudfpga.github.io/Doc">Return to the generic documentation of cloudFPGA</a></div>
   </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('median__blur_8hpp_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">median_blur.hpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="median__blur_8hpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160; </div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#ifndef _ROLE_MEDIANBLUR_H_</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define _ROLE_MEDIANBLUR_H_</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160; </div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &lt;stdio.h&gt;</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &lt;iostream&gt;</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &lt;fstream&gt;</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &lt;string&gt;</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &lt;math.h&gt;</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &lt;hls_stream.h&gt;</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;ap_int.h&quot;</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="network_8hpp.html">network.hpp</a>&quot;</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &quot;memory_utils.hpp&quot;</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160; </div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="keyword">using namespace </span>hls;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160; </div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">// Define this option to load data from network to DDR memory before calling the kernel.</span></div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="group__MedianBlurHLS.html#ga8113234775912859275e925d28061b44">   55</a></span>&#160;<span class="preprocessor">#define ENABLE_DDR</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160; </div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160; </div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="group__MedianBlurHLS.html#gaebdc0a68697062f13225732eb13ec277">   60</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="group__MemtestHLS.html#gaebdc0a68697062f13225732eb13ec277">EchoCtrl</a> {</div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="group__udp__app__flash.html#ggaebdc0a68697062f13225732eb13ec277a6405a698df436a128fd57aa8c010a50a">   61</a></span>&#160;    <a class="code" href="group__udp__app__flash.html#ggaebdc0a68697062f13225732eb13ec277a6405a698df436a128fd57aa8c010a50a">ECHO_PATH_THRU</a>  = 0,</div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="group__udp__app__flash.html#ggaebdc0a68697062f13225732eb13ec277a1c77ac93209aadbe82313d9592be3e7c">   62</a></span>&#160;    <a class="code" href="group__udp__app__flash.html#ggaebdc0a68697062f13225732eb13ec277a1c77ac93209aadbe82313d9592be3e7c">ECHO_STORE_FWD</a>  = 1,</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <a class="code" href="group__udp__app__flash.html#ggaebdc0a68697062f13225732eb13ec277a458ddeacb93621397fa74cf61f68fc2c">ECHO_OFF</a>    = 2</div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group__udp__app__flash.html#ggaebdc0a68697062f13225732eb13ec277a458ddeacb93621397fa74cf61f68fc2c">   64</a></span>&#160;};</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160; </div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group__MedianBlurHLS.html#gae1e8e85f6c67c55e4e116c2c6ac99409">   66</a></span>&#160;<span class="preprocessor">#define ROLE_IS_MEDIANBLUR</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160; </div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group__MedianBlurHLS.html#gae40bd19fcd887977320dcd8d776df2ad">   68</a></span>&#160;<span class="preprocessor">#define WAIT_FOR_META                               0</span></div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group__MedianBlurHLS.html#ga87b62f48cf193b3abe58a615d231fc7e">   69</a></span>&#160;<span class="preprocessor">#define PROCESSING_PACKET                           1</span></div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group__MedianBlurHLS.html#ga2899fa3b87f3e0061d1a46bfa35b170f">   70</a></span>&#160;<span class="preprocessor">#define LOAD_IN_STREAM                              2</span></div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group__MedianBlurHLS.html#gaee5103b5bb023cc7c6a8a951999f90d6">   71</a></span>&#160;<span class="preprocessor">#define MEDIANBLUR_RETURN_RESULTS                   3</span></div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group__MedianBlurHLS.html#ga29eaa8df3a8442567405a840c10aa80c">   72</a></span>&#160;<span class="preprocessor">#define MEDIANBLUR_RETURN_RESULTS_ABSORB_DDR_LAT    4</span></div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group__MedianBlurHLS.html#ga85e2b361938ed6f716c7e739a85eaf82">   73</a></span>&#160;<span class="preprocessor">#define MEDIANBLUR_RETURN_RESULTS_UNPACK            5</span></div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group__MedianBlurHLS.html#ga77067a918af997f208278a922b55617f">   74</a></span>&#160;<span class="preprocessor">#define MEDIANBLUR_RETURN_RESULTS_FWD               6</span></div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group__MedianBlurHLS.html#gabcefd256272fd336c6ed2baf5b22d031">   75</a></span>&#160;<span class="preprocessor">#define WAIT_FOR_TX                                 7</span></div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group__MedianBlurHLS.html#gafca9e9a9d7c663c749f8850a7f624e23">   76</a></span>&#160;<span class="preprocessor">#define FSM_IDLE                                    8</span></div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group__MedianBlurHLS.html#gaf3547fca9f6c15fdda37cab998a35442">   77</a></span>&#160;<span class="preprocessor">#define FSM_CHK_SKIP                                9</span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group__MedianBlurHLS.html#gae1147c18fbb0cde7c28b57925a739d87">   78</a></span>&#160;<span class="preprocessor">#define FSM_CHK_PROC_BYTES                          10</span></div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group__MedianBlurHLS.html#gaf3b92bfc92d1c689e63b1f06e3d12c02">   79</a></span>&#160;<span class="preprocessor">#define FSM_CHK_WRT_CHNK_TO_DDR_PND                 11</span></div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group__MedianBlurHLS.html#ga6a80874a85cdce027474de10656bc022">   80</a></span>&#160;<span class="preprocessor">#define FSM_WR_PAT_CMD                              12</span></div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group__MedianBlurHLS.html#ga4bb5a5273d38c368a0f702fcd3444e31">   81</a></span>&#160;<span class="preprocessor">#define FSM_WR_PAT_LOAD                             13</span></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group__MedianBlurHLS.html#gaaa2bba8b1e0df622ee58bf24c2c9cd1f">   82</a></span>&#160;<span class="preprocessor">#define FSM_WR_PAT_DATA                             14</span></div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group__MedianBlurHLS.html#gaec7a1b64b3ec429213f023983bbb8da0">   83</a></span>&#160;<span class="preprocessor">#define FSM_WR_PAT_STS_A                            15</span></div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group__MedianBlurHLS.html#ga16b1363a977a2786e2da1a63525ec183">   84</a></span>&#160;<span class="preprocessor">#define FSM_WR_PAT_STS_B                            16</span></div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group__MedianBlurHLS.html#gafe7c3bb45040fea29cabfe8c4afa349d">   85</a></span>&#160;<span class="preprocessor">#define FSM_WR_PAT_STS_C                            17</span></div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group__MedianBlurHLS.html#ga57ec8b4871fe256f0f79af7c0bf3bdb8">   86</a></span>&#160;<span class="preprocessor">#define PacketFsmType uint8_t</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160; </div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160; </div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group__MedianBlurHLS.html#ga2fe53629ccfda4b9b6a4111bfcd907dc">   89</a></span>&#160;<span class="preprocessor">#define FSM_WRITE_NEW_DATA 0</span></div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group__MedianBlurHLS.html#ga4b7b3b196659a962c16faa554d2289aa">   90</a></span>&#160;<span class="preprocessor">#define FSM_DONE 1</span></div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group__MedianBlurHLS.html#ga5966a26e002ce934ef000c40e2e1f5f1">   91</a></span>&#160;<span class="preprocessor">#define PortFsmType uint8_t</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160; </div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group__MedianBlurHLS.html#ga8da7d0440433cf09cfaa57ef8156c8ad">   93</a></span>&#160;<span class="preprocessor">#define DEFAULT_TX_PORT 2718</span></div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group__MedianBlurHLS.html#ga5e2f137abbfde7033bb4ba4c09372383">   94</a></span>&#160;<span class="preprocessor">#define DEFAULT_RX_PORT 2718</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160; </div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">// Starting with 2718, this number corresponds to the extra opened ports of this role. Every bit set</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">// corresponds to one port.</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">// e.g. 0x1-&gt;2718, 0x2-&gt;2719, 0x3-&gt;[2718,2719], 0x7-&gt;[2718,2719,2720], 0x17-&gt;[2718-2722], etc.</span></div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group__MedianBlurHLS.html#gac040a072559c1fdf2387c3314133f1ce">   99</a></span>&#160;<span class="preprocessor">#define PORTS_OPENED 0x1F</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160; </div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group__MedianBlurHLS.html#ga80a31ef79930c7cbb37f73755c06524a">  101</a></span>&#160;<span class="preprocessor">#define Data_t_in  ap_axiu&lt;INPUT_PTR_WIDTH, 0, 0, 0&gt;</span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group__MedianBlurHLS.html#ga5dacabf0cb34ee9f3f060ea8dbe8b249">  102</a></span>&#160;<span class="preprocessor">#define Data_t_out ap_axiu&lt;OUTPUT_PTR_WIDTH, 0, 0, 0&gt;</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160; </div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160; </div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group__MedianBlurHLS.html#gad63e804ccb7f35c870ee698c20a71e55">  105</a></span>&#160;<span class="preprocessor">#define MAX_NB_OF_ELMT_READ  16</span></div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group__MedianBlurHLS.html#gac07fba980c6ffbdc0e3b4024ecfc308c">  106</a></span>&#160;<span class="keyword">typedef</span> uint8_t  <a class="code" href="group__MedianBlurHLS.html#gac07fba980c6ffbdc0e3b4024ecfc308c">mat_elmt_t</a>;    <span class="comment">// change to float or double depending on your needs</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160; </div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group__MedianBlurHLS.html#gad914040b42aa8037fdbab8759f80b126">  108</a></span>&#160;<span class="preprocessor">#define MAX_NB_OF_WORDS_READ    (MAX_NB_OF_ELMT_READ*sizeof(mat_elmt_t)/BPERDW) </span><span class="comment">// =2 if double =1 if float</span></div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group__MedianBlurHLS.html#ga3f856649ca3f282cff78c2684fc3a9e0">  109</a></span>&#160;<span class="preprocessor">#define MAX_NB_OF_ELMT_PERDW    (BPERDW/sizeof(mat_elmt_t)) </span><span class="comment">// =8 if double =16 if float</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160; </div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160; </div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">//------------------------------------ Declarations for DDR ----------------------------------------</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160; </div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">/* General memory Data Width is set as a parameter*/</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">/* 52-bit host AXI data width*/</span></div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group__MedianBlurHLS.html#ga0eaf5fbb2f8a0e76f05b87ecee6a151b">  116</a></span>&#160;<span class="preprocessor">#define MEMDW_512 512               </span><span class="comment">// 512 Bus width in bits for cF DDR memory</span></div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group__MedianBlurHLS.html#ga7f3cac84d706309cfdb12711044a3a68">  117</a></span>&#160;<span class="preprocessor">#define BPERMDW_512 (MEMDW_512/8)   </span><span class="comment">// Bytes per DDR Memory Data Word,  if MEMDW=512 =&gt; BPERMDW_512 = 64</span></div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group__MedianBlurHLS.html#gaa7cb60eacd199672dd6845c3dc6182e5">  118</a></span>&#160;<span class="preprocessor">#define KWPERMDW_512 (BPERMDW_512/sizeof(TYPE)) </span><span class="comment">// Number of MedianBlur kernel words per DDR memory word</span></div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group__MedianBlurHLS.html#gab83553bbb57cdf9fc22396e41f6e3217">  119</a></span>&#160;<span class="keyword">typedef</span> ap_uint&lt;MEMDW_512&gt;  <a class="code" href="group__MedianBlurHLS.html#gab83553bbb57cdf9fc22396e41f6e3217">membus_512_t</a>;   <span class="comment">/* 512-bit ddr memory access */</span></div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group__MedianBlurHLS.html#ga878d5c83781c96967a5b6adbf75f2f3d">  120</a></span>&#160;<span class="keyword">typedef</span> <a class="code" href="group__MemtestHLS.html#gab83553bbb57cdf9fc22396e41f6e3217">membus_512_t</a> <a class="code" href="group__MedianBlurHLS.html#ga878d5c83781c96967a5b6adbf75f2f3d">membus_t</a>;</div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group__MedianBlurHLS.html#ga91e966324edf01aceb1e142824513198">  121</a></span>&#160;<span class="preprocessor">#define TOTMEMDW_512 (1 + (IMGSIZE - 1) / BPERMDW_512)</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160; </div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160; </div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group__MedianBlurHLS.html#ga53597f30e3f6dd1e3203ec763e1ad9a9">  128</a></span>&#160;<span class="preprocessor">#define CHECK_CHUNK_SIZE 0x1000 </span></div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group__MedianBlurHLS.html#ga5271694a7cc76abd5bab694a628ae759">  129</a></span>&#160;<span class="preprocessor">#define BYTE_PER_MEM_WORD BPERMDW_512 </span><span class="comment">// 64</span></div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group__MedianBlurHLS.html#ga78452fb5299db86b46297e78c0e5a8f4">  130</a></span>&#160;<span class="preprocessor">#define TRANSFERS_PER_CHUNK (CHECK_CHUNK_SIZE/BYTE_PER_MEM_WORD) </span><span class="comment">//64</span></div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group__MedianBlurHLS.html#ga0732a84b0752e088ef3880c3d32b8d29">  131</a></span>&#160;<span class="preprocessor">#define TRANSFERS_PER_CHUNK_DIVEND (TOTMEMDW_512-(TOTMEMDW_512/TRANSFERS_PER_CHUNK)*TRANSFERS_PER_CHUNK)</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160; </div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160; </div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">//typedef enum fsmStateDDRenum {</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">//    FSM_WR_PAT_CMD    = 0,</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">//    FSM_WR_PAT_DATA   = 1,</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">//    FSM_WR_PAT_STS  = 2</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">//} fsmStateDDRdef;</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">//typedef enum fsmStateDDRenum fsmStateDDRdef;</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160; </div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group__MedianBlurHLS.html#gad798021d75b782aa2009fcbe87e52409">  141</a></span>&#160;<span class="preprocessor">#define fsmStateDDRdef uint8_t</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160; </div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">// The maximum number of cycles allowed to acknowledge a write to DDR (i.e. read the status stream)</span></div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group__MedianBlurHLS.html#ga220e5c85e9d87c1354038c2476faf224">  144</a></span>&#160;<span class="preprocessor">#define CYCLES_UNTIL_TIMEOUT 0x0100</span></div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group__MedianBlurHLS.html#gae7c6f5e533f9f8651463f34ddecc1af9">  145</a></span>&#160;<span class="preprocessor">#define TYPICAL_DDR_LATENCY 4</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">// The latency cycles of cF DDR. We&#39;ve measured 52, but experimentally we take it if we divide by </span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">// 4.769230769, taking into account the II=2 and the latency of the FSM</span></div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group__MedianBlurHLS.html#ga5ed3f26955622435934a3c4f91b79893">  148</a></span>&#160;<span class="preprocessor">#define DDR_LATENCY (52/4)</span></div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group__MedianBlurHLS.html#ga42578ca6eb5e7a82d5c8e8c39a3174bb">  149</a></span>&#160;<span class="preprocessor">#define EXTRA_DDR_LATENCY_DUE_II (64 + 8) </span><span class="comment">// 8 is the write from input stream to local stream, 64 is read from local stream to DDR</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment"> * A generic unsigned AXI4-Stream interface used all over the cloudFPGA place.</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="keyword">template</span>&lt;<span class="keywordtype">int</span> D&gt;</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="keyword">struct </span><a class="code" href="structAxis.html">Axis</a> {</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  ap_uint&lt;D&gt;       tdata;</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  ap_uint&lt;(D+7)/8&gt; tkeep;</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  ap_uint&lt;1&gt;       tlast;</div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="structAxis.html#acf99a2b9c20e3379ab22150be81222ab">  158</a></span>&#160;  <a class="code" href="structAxis.html#acf99a2b9c20e3379ab22150be81222ab">Axis</a>() {}</div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="structAxis.html#a219b18ff7878b27688563fba9bffd204">  159</a></span>&#160;  <a class="code" href="structAxis.html#a219b18ff7878b27688563fba9bffd204">Axis</a>(ap_uint&lt;D&gt; single_data) : tdata((ap_uint&lt;D&gt;)single_data), tkeep(1), tlast(1) {}</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;};</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160; </div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__MedianBlurHLS.html#gad801d8fc1658819e5e311e9698c97e65">median_blur</a>(</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160; </div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    ap_uint&lt;32&gt;             *pi_rank,</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    ap_uint&lt;32&gt;             *pi_size,</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="comment">//------------------------------------------------------</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <span class="comment">//-- SHELL / This / Udp/TCP Interfaces</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <span class="comment">//------------------------------------------------------</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    stream&lt;NetworkWord&gt;         &amp;siSHL_This_Data,</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    stream&lt;NetworkWord&gt;         &amp;soTHIS_Shl_Data,</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    stream&lt;NetworkMetaStream&gt;   &amp;siNrc_meta,</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    stream&lt;NetworkMetaStream&gt;   &amp;soNrc_meta,</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    ap_uint&lt;32&gt;                 *po_rx_ports</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    </div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    #ifdef <a class="code" href="group__MedianBlurHLS.html#ga8113234775912859275e925d28061b44">ENABLE_DDR</a></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;                                            ,</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="comment">//------------------------------------------------------</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <span class="comment">//-- SHELL / Role / Mem / Mp0 Interface</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <span class="comment">//------------------------------------------------------</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <span class="comment">//---- Read Path (MM2S) ------------</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <span class="comment">// stream&lt;DmCmd&gt;               &amp;soMemRdCmdP0,</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <span class="comment">// stream&lt;DmSts&gt;               &amp;siMemRdStsP0,</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <span class="comment">// stream&lt;Axis&lt;MEMDW_512 &gt; &gt;   &amp;siMemReadP0,</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="comment">//---- Write Path (S2MM) -----------</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    stream&lt;DmCmd&gt;               &amp;soMemWrCmdP0,</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    stream&lt;DmSts&gt;               &amp;siMemWrStsP0,</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <a class="code" href="namespacetest__harris__standalone.html#a3d80c1270160de25fabaa508499fca03">stream</a>&lt;<a class="code" href="structAxis.html">Axis&lt;MEMDW_512&gt;</a> &gt;    &amp;soMemWriteP0,</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <span class="comment">//------------------------------------------------------</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <span class="comment">//-- SHELL / Role / Mem / Mp1 Interface</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <span class="comment">//------------------------------------------------------             </span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <a class="code" href="group__MemtestHLS.html#ga878d5c83781c96967a5b6adbf75f2f3d">membus_t</a>   *<a class="code" href="group__MemtestTB.html#ga92e60b8085254f16f9ab8ed8278eb112">lcl_mem0</a>,</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <a class="code" href="group__MemtestHLS.html#ga878d5c83781c96967a5b6adbf75f2f3d">membus_t</a>   *<a class="code" href="group__MemtestTB.html#gac8cc3554ffe4fb475d26a98aebf37a3d">lcl_mem1</a></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    #endif</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;);</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160; </div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160; </div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160; </div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160; </div>
<div class="ttc" id="agroup__MedianBlurHLS_html_ga8113234775912859275e925d28061b44"><div class="ttname"><a href="group__MedianBlurHLS.html#ga8113234775912859275e925d28061b44">ENABLE_DDR</a></div><div class="ttdeci">#define ENABLE_DDR</div><div class="ttdef"><b>Definition:</b> <a href="median__blur_8hpp_source.html#l00055">median_blur.hpp:55</a></div></div>
<div class="ttc" id="agroup__MedianBlurHLS_html_ga878d5c83781c96967a5b6adbf75f2f3d"><div class="ttname"><a href="group__MedianBlurHLS.html#ga878d5c83781c96967a5b6adbf75f2f3d">membus_t</a></div><div class="ttdeci">membus_512_t membus_t</div><div class="ttdef"><b>Definition:</b> <a href="median__blur_8hpp_source.html#l00120">median_blur.hpp:120</a></div></div>
<div class="ttc" id="agroup__MedianBlurHLS_html_gab83553bbb57cdf9fc22396e41f6e3217"><div class="ttname"><a href="group__MedianBlurHLS.html#gab83553bbb57cdf9fc22396e41f6e3217">membus_512_t</a></div><div class="ttdeci">ap_uint&lt; 512 &gt; membus_512_t</div><div class="ttdef"><b>Definition:</b> <a href="median__blur_8hpp_source.html#l00119">median_blur.hpp:119</a></div></div>
<div class="ttc" id="agroup__MedianBlurHLS_html_gac07fba980c6ffbdc0e3b4024ecfc308c"><div class="ttname"><a href="group__MedianBlurHLS.html#gac07fba980c6ffbdc0e3b4024ecfc308c">mat_elmt_t</a></div><div class="ttdeci">uint8_t mat_elmt_t</div><div class="ttdef"><b>Definition:</b> <a href="median__blur_8hpp_source.html#l00106">median_blur.hpp:106</a></div></div>
<div class="ttc" id="agroup__MedianBlurHLS_html_gad801d8fc1658819e5e311e9698c97e65"><div class="ttname"><a href="group__MedianBlurHLS.html#gad801d8fc1658819e5e311e9698c97e65">median_blur</a></div><div class="ttdeci">void median_blur(ap_uint&lt; 32 &gt; *pi_rank, ap_uint&lt; 32 &gt; *pi_size, stream&lt; NetworkWord &gt; &amp;siSHL_This_Data, stream&lt; NetworkWord &gt; &amp;soTHIS_Shl_Data, stream&lt; NetworkMetaStream &gt; &amp;siNrc_meta, stream&lt; NetworkMetaStream &gt; &amp;soNrc_meta, ap_uint&lt; 32 &gt; *po_rx_ports, stream&lt; DmCmd &gt; &amp;soMemWrCmdP0, stream&lt; DmSts &gt; &amp;siMemWrStsP0, stream&lt; Axis&lt; 512 &gt; &gt; &amp;soMemWriteP0, membus_t *lcl_mem0, membus_t *lcl_mem1)</div><div class="ttdoc">Main process of the MedianBlur Application directives.</div><div class="ttdef"><b>Definition:</b> <a href="median__blur_8cpp_source.html#l01146">median_blur.cpp:1146</a></div></div>
<div class="ttc" id="agroup__MemtestHLS_html_ga878d5c83781c96967a5b6adbf75f2f3d"><div class="ttname"><a href="group__MemtestHLS.html#ga878d5c83781c96967a5b6adbf75f2f3d">membus_t</a></div><div class="ttdeci">membus_512_t membus_t</div><div class="ttdef"><b>Definition:</b> <a href="memtest_8hpp_source.html#l00092">memtest.hpp:92</a></div></div>
<div class="ttc" id="agroup__MemtestHLS_html_gab83553bbb57cdf9fc22396e41f6e3217"><div class="ttname"><a href="group__MemtestHLS.html#gab83553bbb57cdf9fc22396e41f6e3217">membus_512_t</a></div><div class="ttdeci">ap_uint&lt; 512 &gt; membus_512_t</div><div class="ttdef"><b>Definition:</b> <a href="memtest_8hpp_source.html#l00091">memtest.hpp:91</a></div></div>
<div class="ttc" id="agroup__MemtestHLS_html_gaebdc0a68697062f13225732eb13ec277"><div class="ttname"><a href="group__MemtestHLS.html#gaebdc0a68697062f13225732eb13ec277">EchoCtrl</a></div><div class="ttdeci">EchoCtrl</div><div class="ttdef"><b>Definition:</b> <a href="memtest_8hpp_source.html#l00049">memtest.hpp:49</a></div></div>
<div class="ttc" id="agroup__MemtestTB_html_ga92e60b8085254f16f9ab8ed8278eb112"><div class="ttname"><a href="group__MemtestTB.html#ga92e60b8085254f16f9ab8ed8278eb112">lcl_mem0</a></div><div class="ttdeci">membus_t lcl_mem0[16384]</div><div class="ttdef"><b>Definition:</b> <a href="test__memtest_8cpp_source.html#l00087">test_memtest.cpp:87</a></div></div>
<div class="ttc" id="agroup__MemtestTB_html_gac8cc3554ffe4fb475d26a98aebf37a3d"><div class="ttname"><a href="group__MemtestTB.html#gac8cc3554ffe4fb475d26a98aebf37a3d">lcl_mem1</a></div><div class="ttdeci">membus_t lcl_mem1[16384]</div><div class="ttdef"><b>Definition:</b> <a href="test__memtest_8cpp_source.html#l00088">test_memtest.cpp:88</a></div></div>
<div class="ttc" id="agroup__udp__app__flash_html_ggaebdc0a68697062f13225732eb13ec277a1c77ac93209aadbe82313d9592be3e7c"><div class="ttname"><a href="group__udp__app__flash.html#ggaebdc0a68697062f13225732eb13ec277a1c77ac93209aadbe82313d9592be3e7c">ECHO_STORE_FWD</a></div><div class="ttdeci">@ ECHO_STORE_FWD</div><div class="ttdef"><b>Definition:</b> <a href="median__blur_8hpp_source.html#l00062">median_blur.hpp:62</a></div></div>
<div class="ttc" id="agroup__udp__app__flash_html_ggaebdc0a68697062f13225732eb13ec277a458ddeacb93621397fa74cf61f68fc2c"><div class="ttname"><a href="group__udp__app__flash.html#ggaebdc0a68697062f13225732eb13ec277a458ddeacb93621397fa74cf61f68fc2c">ECHO_OFF</a></div><div class="ttdeci">@ ECHO_OFF</div><div class="ttdef"><b>Definition:</b> <a href="median__blur_8hpp_source.html#l00064">median_blur.hpp:63</a></div></div>
<div class="ttc" id="agroup__udp__app__flash_html_ggaebdc0a68697062f13225732eb13ec277a6405a698df436a128fd57aa8c010a50a"><div class="ttname"><a href="group__udp__app__flash.html#ggaebdc0a68697062f13225732eb13ec277a6405a698df436a128fd57aa8c010a50a">ECHO_PATH_THRU</a></div><div class="ttdeci">@ ECHO_PATH_THRU</div><div class="ttdef"><b>Definition:</b> <a href="median__blur_8hpp_source.html#l00061">median_blur.hpp:61</a></div></div>
<div class="ttc" id="anamespacetest__harris__standalone_html_a3d80c1270160de25fabaa508499fca03"><div class="ttname"><a href="namespacetest__harris__standalone.html#a3d80c1270160de25fabaa508499fca03">test_harris_standalone.stream</a></div><div class="ttdeci">stream</div><div class="ttdef"><b>Definition:</b> <a href="test__harris__standalone_8py_source.html#l00048">test_harris_standalone.py:48</a></div></div>
<div class="ttc" id="anetwork_8hpp_html"><div class="ttname"><a href="network_8hpp.html">network.hpp</a></div></div>
<div class="ttc" id="astructAxis_html"><div class="ttname"><a href="structAxis.html">Axis</a></div><div class="ttdef"><b>Definition:</b> <a href="axi__utils_8hpp_source.html#l00046">axi_utils.hpp:46</a></div></div>
<div class="ttc" id="astructAxis_html_a219b18ff7878b27688563fba9bffd204"><div class="ttname"><a href="structAxis.html#a219b18ff7878b27688563fba9bffd204">Axis::Axis</a></div><div class="ttdeci">Axis(ap_uint&lt; D &gt; single_data)</div><div class="ttdef"><b>Definition:</b> <a href="median__blur_8hpp_source.html#l00159">median_blur.hpp:159</a></div></div>
<div class="ttc" id="astructAxis_html_acf99a2b9c20e3379ab22150be81222ab"><div class="ttname"><a href="structAxis.html#acf99a2b9c20e3379ab22150be81222ab">Axis::Axis</a></div><div class="ttdeci">Axis()</div><div class="ttdef"><b>Definition:</b> <a href="median__blur_8hpp_source.html#l00158">median_blur.hpp:158</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.9.1-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_b7e1ac749c44ea1caea8cb543e7af8e2.html">repos_for_Dox</a></li><li class="navelem"><a class="el" href="dir_5d142b4fa6d7f5d9409cd75f2ef7494f.html">cFp_Zoo</a></li><li class="navelem"><a class="el" href="dir_372190bba8e51f711404a4d20d8d4609.html">ROLE</a></li><li class="navelem"><a class="el" href="dir_ee6479532af8167eb445cc0ce00ea327.html">vision</a></li><li class="navelem"><a class="el" href="dir_8fcfd4d6b137402926035128293c4399.html">hls</a></li><li class="navelem"><a class="el" href="dir_a9a15b71a6cf45f6099944e9c640be6d.html">median_blur</a></li><li class="navelem"><a class="el" href="dir_66a20097fa95b6243c15937749d16e3f.html">include</a></li><li class="navelem"><a class="el" href="median__blur_8hpp.html">median_blur.hpp</a></li>
    <li class="footer">Generated on Sat Jul 15 2023 05:03:01 for cloudFPGA (cF) API by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
    <!-- add the button to toggle the theme -->
    <script>
    $(document).ready(function(){
        toggleButton = document.createElement('doxygen-awesome-dark-mode-toggle')
        toggleButton.title = "Toggle Light/Dark Mode"
        document.getElementById("MSearchBox").parentNode.appendChild(toggleButton)
    })
    </script>
</html>
