#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 928826 on Thu Jun  5 18:17:50 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Wed Jan 21 17:50:19 2015
# Process ID: 7128
# Log file: C:/Temp/RC/IDE/HWA_system/HWA_system.runs/synth_1/system.vds
# Journal file: C:/Temp/RC/IDE/HWA_system/HWA_system.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source system.tcl
# set_param gui.test TreeTableDev
# create_project -in_memory -part xc7z020clg484-1
# set_property target_language Verilog [current_project]
# set_property board_part xilinx.com:zc702:part0:1.0 [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# set_property ip_repo_paths C:/Temp/RC/solution_gcd_all_addr/impl/ip [current_fileset]
# add_files C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/system.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Temp/RC/solution_gcd_all_addr/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
# set_property used_in_implementation false [get_files -all c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]
# set_property used_in_implementation false [get_files -all c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/HWA_func_v1_0/586fc491/constraints/HWA_func_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/HWA_func_v1_0/586fc491/constraints/HWA_func_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/HWA_func_v1_0/586fc491/constraints/HWA_func_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/HWA_func_v1_0/586fc491/constraints/HWA_func_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/HWA_func_v1_0/586fc491/constraints/HWA_func_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/HWA_func_v1_0/586fc491/constraints/HWA_func_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/HWA_func_v1_0/586fc491/constraints/HWA_func_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/HWA_func_v1_0/586fc491/constraints/HWA_func_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/HWA_func_v1_0/586fc491/constraints/HWA_func_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/HWA_func_v1_0/586fc491/constraints/HWA_func_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/HWA_func_v1_0/586fc491/constraints/HWA_func_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/HWA_func_v1_0/586fc491/constraints/HWA_func_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/HWA_func_v1_0/586fc491/constraints/HWA_func_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/HWA_func_v1_0/586fc491/constraints/HWA_func_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/HWA_func_v1_0/586fc491/constraints/HWA_func_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/HWA_func_v1_0/586fc491/constraints/HWA_func_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_50M_0/system_rst_processing_system7_0_50M_0.xdc]
# set_property used_in_implementation false [get_files -all c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_50M_0/system_rst_processing_system7_0_50M_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_50M_0/system_rst_processing_system7_0_50M_0_board.xdc]
# set_property used_in_implementation false [get_files -all c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/system_ooc.xdc]
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/system.bd]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir C:/Temp/RC/IDE/HWA_system/HWA_system.cache/wt [current_project]
# set_property parent.project_dir C:/Temp/RC/IDE/HWA_system [current_project]
# catch { write_hwdef -file system.hwdef }
# synth_design -top system -part xc7z020clg484-1
Command: synth_design -top system -part xc7z020clg484-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:44 . Memory (MB): peak = 278.434 ; gain = 144.438
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system' [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:2430]
INFO: [Synth 8-638] synthesizing module 'GND' [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-256] done synthesizing module 'GND' (1#1) [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-638] synthesizing module 'system_HWA_func_0_2' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_HWA_func_0_2/synth/system_HWA_func_0_2.v:57]
INFO: [Synth 8-638] synthesizing module 'hwa_func_top' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/HWA_func_v1_0/586fc491/hdl/verilog/hwa_func_top.v:9]
	Parameter C_S_AXI_HWA_IO_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_HWA_IO_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RESET_ACTIVE_LOW bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'HWA_func' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/HWA_func_v1_0/586fc491/hdl/verilog/HWA_func.v:12]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_ST_st1_fsm_0 bound to: 6'b000000 
	Parameter ap_ST_st2_fsm_1 bound to: 6'b000001 
	Parameter ap_ST_st3_fsm_2 bound to: 6'b000010 
	Parameter ap_ST_st4_fsm_3 bound to: 6'b000011 
	Parameter ap_ST_st5_fsm_4 bound to: 6'b000100 
	Parameter ap_ST_st6_fsm_5 bound to: 6'b000101 
	Parameter ap_ST_st7_fsm_6 bound to: 6'b000110 
	Parameter ap_ST_st8_fsm_7 bound to: 6'b000111 
	Parameter ap_ST_st9_fsm_8 bound to: 6'b001000 
	Parameter ap_ST_st10_fsm_9 bound to: 6'b001001 
	Parameter ap_ST_st11_fsm_10 bound to: 6'b001010 
	Parameter ap_ST_st12_fsm_11 bound to: 6'b001011 
	Parameter ap_ST_st13_fsm_12 bound to: 6'b001100 
	Parameter ap_ST_st14_fsm_13 bound to: 6'b001101 
	Parameter ap_ST_st15_fsm_14 bound to: 6'b001110 
	Parameter ap_ST_st16_fsm_15 bound to: 6'b001111 
	Parameter ap_ST_st17_fsm_16 bound to: 6'b010000 
	Parameter ap_ST_st18_fsm_17 bound to: 6'b010001 
	Parameter ap_ST_st19_fsm_18 bound to: 6'b010010 
	Parameter ap_ST_st20_fsm_19 bound to: 6'b010011 
	Parameter ap_ST_st21_fsm_20 bound to: 6'b010100 
	Parameter ap_ST_st22_fsm_21 bound to: 6'b010101 
	Parameter ap_ST_st23_fsm_22 bound to: 6'b010110 
	Parameter ap_ST_st24_fsm_23 bound to: 6'b010111 
	Parameter ap_ST_st25_fsm_24 bound to: 6'b011000 
	Parameter ap_ST_st26_fsm_25 bound to: 6'b011001 
	Parameter ap_ST_st27_fsm_26 bound to: 6'b011010 
	Parameter ap_ST_st28_fsm_27 bound to: 6'b011011 
	Parameter ap_ST_st29_fsm_28 bound to: 6'b011100 
	Parameter ap_ST_st30_fsm_29 bound to: 6'b011101 
	Parameter ap_ST_st31_fsm_30 bound to: 6'b011110 
	Parameter ap_ST_st32_fsm_31 bound to: 6'b011111 
	Parameter ap_ST_st33_fsm_32 bound to: 6'b100000 
	Parameter ap_ST_st34_fsm_33 bound to: 6'b100001 
	Parameter ap_ST_st35_fsm_34 bound to: 6'b100010 
	Parameter ap_ST_st36_fsm_35 bound to: 6'b100011 
	Parameter ap_const_lv1_0 bound to: 1'b0 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_true bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'HWA_func_srem_32ns_32ns_32_35_seq' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/HWA_func_v1_0/586fc491/hdl/verilog/HWA_func_srem_32ns_32ns_32_35_seq.v:185]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_STAGE bound to: 35 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'HWA_func_srem_32ns_32ns_32_35_seq_div' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/HWA_func_v1_0/586fc491/hdl/verilog/HWA_func_srem_32ns_32ns_32_35_seq.v:117]
	Parameter M bound to: 32 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'HWA_func_srem_32ns_32ns_32_35_seq_div_u' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/HWA_func_v1_0/586fc491/hdl/verilog/HWA_func_srem_32ns_32ns_32_35_seq.v:11]
	Parameter W bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'HWA_func_srem_32ns_32ns_32_35_seq_div_u' (2#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/HWA_func_v1_0/586fc491/hdl/verilog/HWA_func_srem_32ns_32ns_32_35_seq.v:11]
INFO: [Synth 8-256] done synthesizing module 'HWA_func_srem_32ns_32ns_32_35_seq_div' (3#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/HWA_func_v1_0/586fc491/hdl/verilog/HWA_func_srem_32ns_32ns_32_35_seq.v:117]
INFO: [Synth 8-256] done synthesizing module 'HWA_func_srem_32ns_32ns_32_35_seq' (4#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/HWA_func_v1_0/586fc491/hdl/verilog/HWA_func_srem_32ns_32ns_32_35_seq.v:185]
INFO: [Synth 8-256] done synthesizing module 'HWA_func' (5#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/HWA_func_v1_0/586fc491/hdl/verilog/HWA_func.v:12]
INFO: [Synth 8-638] synthesizing module 'HWA_func_hwa_io_if' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/HWA_func_v1_0/586fc491/hdl/verilog/HWA_func_hwa_io_if.v:9]
	Parameter C_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_BITS bound to: 6 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_X_CTRL bound to: 6'b010000 
	Parameter ADDR_X_DATA_0 bound to: 6'b010100 
	Parameter ADDR_Y_CTRL bound to: 6'b011000 
	Parameter ADDR_Y_DATA_0 bound to: 6'b011100 
	Parameter ADDR_OUT_R_CTRL bound to: 6'b100000 
	Parameter ADDR_OUT_R_DATA_0 bound to: 6'b100100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'HWA_func_hwa_io_if' (6#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/HWA_func_v1_0/586fc491/hdl/verilog/HWA_func_hwa_io_if.v:9]
INFO: [Synth 8-638] synthesizing module 'HWA_func_ap_rst_if' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/HWA_func_v1_0/586fc491/hdl/verilog/HWA_func_ap_rst_if.v:10]
	Parameter RESET_ACTIVE_LOW bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'HWA_func_ap_rst_if' (7#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/HWA_func_v1_0/586fc491/hdl/verilog/HWA_func_ap_rst_if.v:10]
INFO: [Synth 8-256] done synthesizing module 'hwa_func_top' (8#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/HWA_func_v1_0/586fc491/hdl/verilog/hwa_func_top.v:9]
INFO: [Synth 8-256] done synthesizing module 'system_HWA_func_0_2' (9#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_HWA_func_0_2/synth/system_HWA_func_0_2.v:57]
WARNING: [Synth 8-350] instance 'HWA_func_0' of module 'system_HWA_func_0_2' requires 20 connections, but only 19 given [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:2814]
INFO: [Synth 8-638] synthesizing module 'system_HWA_func_0_3' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_HWA_func_0_3/synth/system_HWA_func_0_3.v:57]
INFO: [Synth 8-256] done synthesizing module 'system_HWA_func_0_3' (10#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_HWA_func_0_3/synth/system_HWA_func_0_3.v:57]
WARNING: [Synth 8-350] instance 'HWA_func_1' of module 'system_HWA_func_0_3' requires 20 connections, but only 19 given [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:2834]
INFO: [Synth 8-638] synthesizing module 'system_HWA_func_0_12' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_HWA_func_0_12/synth/system_HWA_func_0_12.v:57]
INFO: [Synth 8-256] done synthesizing module 'system_HWA_func_0_12' (11#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_HWA_func_0_12/synth/system_HWA_func_0_12.v:57]
WARNING: [Synth 8-350] instance 'HWA_func_10' of module 'system_HWA_func_0_12' requires 20 connections, but only 19 given [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:2854]
INFO: [Synth 8-638] synthesizing module 'system_HWA_func_0_13' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_HWA_func_0_13/synth/system_HWA_func_0_13.v:57]
INFO: [Synth 8-256] done synthesizing module 'system_HWA_func_0_13' (12#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_HWA_func_0_13/synth/system_HWA_func_0_13.v:57]
WARNING: [Synth 8-350] instance 'HWA_func_11' of module 'system_HWA_func_0_13' requires 20 connections, but only 19 given [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:2874]
INFO: [Synth 8-638] synthesizing module 'system_HWA_func_0_14' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_HWA_func_0_14/synth/system_HWA_func_0_14.v:57]
INFO: [Synth 8-256] done synthesizing module 'system_HWA_func_0_14' (13#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_HWA_func_0_14/synth/system_HWA_func_0_14.v:57]
WARNING: [Synth 8-350] instance 'HWA_func_12' of module 'system_HWA_func_0_14' requires 20 connections, but only 19 given [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:2894]
INFO: [Synth 8-638] synthesizing module 'system_HWA_func_0_15' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_HWA_func_0_15/synth/system_HWA_func_0_15.v:57]
INFO: [Synth 8-256] done synthesizing module 'system_HWA_func_0_15' (14#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_HWA_func_0_15/synth/system_HWA_func_0_15.v:57]
WARNING: [Synth 8-350] instance 'HWA_func_13' of module 'system_HWA_func_0_15' requires 20 connections, but only 19 given [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:2914]
INFO: [Synth 8-638] synthesizing module 'system_HWA_func_0_16' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_HWA_func_0_16/synth/system_HWA_func_0_16.v:57]
INFO: [Synth 8-256] done synthesizing module 'system_HWA_func_0_16' (15#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_HWA_func_0_16/synth/system_HWA_func_0_16.v:57]
WARNING: [Synth 8-350] instance 'HWA_func_14' of module 'system_HWA_func_0_16' requires 20 connections, but only 19 given [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:2934]
INFO: [Synth 8-638] synthesizing module 'system_HWA_func_0_17' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_HWA_func_0_17/synth/system_HWA_func_0_17.v:57]
INFO: [Synth 8-256] done synthesizing module 'system_HWA_func_0_17' (16#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_HWA_func_0_17/synth/system_HWA_func_0_17.v:57]
WARNING: [Synth 8-350] instance 'HWA_func_15' of module 'system_HWA_func_0_17' requires 20 connections, but only 19 given [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:2954]
INFO: [Synth 8-638] synthesizing module 'system_HWA_func_0_4' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_HWA_func_0_4/synth/system_HWA_func_0_4.v:57]
INFO: [Synth 8-256] done synthesizing module 'system_HWA_func_0_4' (17#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_HWA_func_0_4/synth/system_HWA_func_0_4.v:57]
WARNING: [Synth 8-350] instance 'HWA_func_2' of module 'system_HWA_func_0_4' requires 20 connections, but only 19 given [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:2974]
INFO: [Synth 8-638] synthesizing module 'system_HWA_func_0_5' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_HWA_func_0_5/synth/system_HWA_func_0_5.v:57]
INFO: [Synth 8-256] done synthesizing module 'system_HWA_func_0_5' (18#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_HWA_func_0_5/synth/system_HWA_func_0_5.v:57]
WARNING: [Synth 8-350] instance 'HWA_func_3' of module 'system_HWA_func_0_5' requires 20 connections, but only 19 given [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:2994]
INFO: [Synth 8-638] synthesizing module 'system_HWA_func_0_6' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_HWA_func_0_6/synth/system_HWA_func_0_6.v:57]
INFO: [Synth 8-256] done synthesizing module 'system_HWA_func_0_6' (19#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_HWA_func_0_6/synth/system_HWA_func_0_6.v:57]
WARNING: [Synth 8-350] instance 'HWA_func_4' of module 'system_HWA_func_0_6' requires 20 connections, but only 19 given [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:3014]
INFO: [Synth 8-638] synthesizing module 'system_HWA_func_0_7' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_HWA_func_0_7/synth/system_HWA_func_0_7.v:57]
INFO: [Synth 8-256] done synthesizing module 'system_HWA_func_0_7' (20#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_HWA_func_0_7/synth/system_HWA_func_0_7.v:57]
WARNING: [Synth 8-350] instance 'HWA_func_5' of module 'system_HWA_func_0_7' requires 20 connections, but only 19 given [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:3034]
INFO: [Synth 8-638] synthesizing module 'system_HWA_func_0_8' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_HWA_func_0_8/synth/system_HWA_func_0_8.v:57]
INFO: [Synth 8-256] done synthesizing module 'system_HWA_func_0_8' (21#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_HWA_func_0_8/synth/system_HWA_func_0_8.v:57]
WARNING: [Synth 8-350] instance 'HWA_func_6' of module 'system_HWA_func_0_8' requires 20 connections, but only 19 given [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:3054]
INFO: [Synth 8-638] synthesizing module 'system_HWA_func_0_9' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_HWA_func_0_9/synth/system_HWA_func_0_9.v:57]
INFO: [Synth 8-256] done synthesizing module 'system_HWA_func_0_9' (22#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_HWA_func_0_9/synth/system_HWA_func_0_9.v:57]
WARNING: [Synth 8-350] instance 'HWA_func_7' of module 'system_HWA_func_0_9' requires 20 connections, but only 19 given [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:3074]
INFO: [Synth 8-638] synthesizing module 'system_HWA_func_0_10' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_HWA_func_0_10/synth/system_HWA_func_0_10.v:57]
INFO: [Synth 8-256] done synthesizing module 'system_HWA_func_0_10' (23#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_HWA_func_0_10/synth/system_HWA_func_0_10.v:57]
WARNING: [Synth 8-350] instance 'HWA_func_8' of module 'system_HWA_func_0_10' requires 20 connections, but only 19 given [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:3094]
INFO: [Synth 8-638] synthesizing module 'system_HWA_func_0_11' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_HWA_func_0_11/synth/system_HWA_func_0_11.v:57]
INFO: [Synth 8-256] done synthesizing module 'system_HWA_func_0_11' (24#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_HWA_func_0_11/synth/system_HWA_func_0_11.v:57]
WARNING: [Synth 8-350] instance 'HWA_func_9' of module 'system_HWA_func_0_11' requires 20 connections, but only 19 given [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:3114]
INFO: [Synth 8-638] synthesizing module 'VCC' [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:35476]
INFO: [Synth 8-256] done synthesizing module 'VCC' (25#1) [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:35476]
INFO: [Synth 8-638] synthesizing module 'system_processing_system7_0_0' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_4_processing_system7' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:153]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: false - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (26#1) [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:606]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2217]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (27#1) [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2218]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2219]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2220]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2221]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2222]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2223]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2224]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2225]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2226]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2227]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2228]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2229]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2230]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2241]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2241]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2241]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2253]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2253]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2253]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2253]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2259]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2259]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2259]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2259]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2259]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2259]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2259]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2259]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2259]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2259]
INFO: [Common 17-14] Message 'Synth 8-4446' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:26452]
INFO: [Synth 8-256] done synthesizing module 'PS7' (28#1) [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:26452]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:212]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:213]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:229]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:243]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:244]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:258]
WARNING: [Synth 8-3848] Net TRACE_CTL_PIPE[0] in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1300]
WARNING: [Synth 8-3848] Net TRACE_DATA_PIPE[0] in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1301]
WARNING: [Synth 8-3848] Net TRACE_CLK_OUT in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:405]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1048]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1049]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1052]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1050]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1051]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1057]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1058]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1061]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1059]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1060]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1070]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1068]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1069]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_4_processing_system7' (29#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:153]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_4_processing_system7' requires 686 connections, but only 673 given [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:305]
INFO: [Synth 8-256] done synthesizing module 'system_processing_system7_0_0' (30#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:57]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'system_processing_system7_0_0' requires 68 connections, but only 63 given [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:3136]
INFO: [Synth 8-638] synthesizing module 'system_processing_system7_0_axi_periph_0' [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:3557]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_VG7ZLK' [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:12]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_VG7ZLK' (31#1) [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:12]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_180AW1Y' [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:144]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_180AW1Y' (32#1) [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:144]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_WNEIF9' [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:276]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_WNEIF9' (33#1) [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:276]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_16UK5X7' [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:408]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_16UK5X7' (34#1) [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:408]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_XHLMRM' [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:540]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_XHLMRM' (35#1) [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:540]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_160OGCC' [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:672]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_160OGCC' (36#1) [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:672]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_YHEOCF' [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:804]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_YHEOCF' (37#1) [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:804]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_14XJU69' [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:936]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_14XJU69' (38#1) [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:936]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_RCGVF0' [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:1068]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_RCGVF0' (39#1) [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:1068]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_137EGXE' [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:1200]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_137EGXE' (40#1) [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:1200]
INFO: [Synth 8-638] synthesizing module 'm10_couplers_imp_1D2EWXK' [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:1332]
INFO: [Synth 8-256] done synthesizing module 'm10_couplers_imp_1D2EWXK' (41#1) [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:1332]
INFO: [Synth 8-638] synthesizing module 'm11_couplers_imp_QDR6KM' [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:1464]
INFO: [Synth 8-256] done synthesizing module 'm11_couplers_imp_QDR6KM' (42#1) [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:1464]
INFO: [Synth 8-638] synthesizing module 'm12_couplers_imp_1DZBHFP' [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:1596]
INFO: [Synth 8-256] done synthesizing module 'm12_couplers_imp_1DZBHFP' (43#1) [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:1596]
INFO: [Synth 8-638] synthesizing module 'm13_couplers_imp_PHR3GB' [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:1728]
INFO: [Synth 8-256] done synthesizing module 'm13_couplers_imp_PHR3GB' (44#1) [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:1728]
INFO: [Synth 8-638] synthesizing module 'm14_couplers_imp_1FEAEYQ' [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:1860]
INFO: [Synth 8-256] done synthesizing module 'm14_couplers_imp_1FEAEYQ' (45#1) [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:1860]
INFO: [Synth 8-638] synthesizing module 'm15_couplers_imp_O4YNI4' [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:1992]
INFO: [Synth 8-256] done synthesizing module 'm15_couplers_imp_O4YNI4' (46#1) [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:1992]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_156Q4UY' [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:2124]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_0' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector' (47#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice' (48#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' (48#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' (48#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' (48#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi' (49#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice' (50#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' (51#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' (52#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' (53#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' (54#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' (55#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' (56#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' (56#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' (57#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' (58#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' (59#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' (59#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' (59#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' (60#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' (60#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' (60#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' (60#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' (60#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' (60#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' (60#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' (60#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s' (61#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' (62#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_0' (63#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_156Q4UY' (64#1) [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:2124]
INFO: [Synth 8-638] synthesizing module 'system_xbar_0' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 16 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 1024'b0000000000000000000000000000000001000011110011110000000000000000000000000000000000000000000000000100001111001110000000000000000000000000000000000000000000000000010000111100110100000000000000000000000000000000000000000000000001000011110011000000000000000000000000000000000000000000000000000100001111001011000000000000000000000000000000000000000000000000010000111100101000000000000000000000000000000000000000000000000001000011110010000000000000000000000000000000000000000000000000000100001111001001000000000000000000000000000000000000000000000000010000111100011100000000000000000000000000000000000000000000000001000011110001100000000000000000000000000000000000000000000000000100001111000101000000000000000000000000000000000000000000000000010000111100010000000000000000000000000000000000000000000000000001000011110000110000000000000000000000000000000000000000000000000100001111000010000000000000000000000000000000000000000000000000010000111100000100000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 512'b00000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 16 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 1024'b0000000000000000000000000000000001000011110011110000000000000000000000000000000000000000000000000100001111001110000000000000000000000000000000000000000000000000010000111100110100000000000000000000000000000000000000000000000001000011110011000000000000000000000000000000000000000000000000000100001111001011000000000000000000000000000000000000000000000000010000111100101000000000000000000000000000000000000000000000000001000011110010000000000000000000000000000000000000000000000000000100001111001001000000000000000000000000000000000000000000000000010000111100011100000000000000000000000000000000000000000000000001000011110001100000000000000000000000000000000000000000000000000100001111000101000000000000000000000000000000000000000000000000010000111100010000000000000000000000000000000000000000000000000001000011110000110000000000000000000000000000000000000000000000000100001111000010000000000000000000000000000000000000000000000000010000111100000100000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 1024'b0000000000000000000000000000000001000011110011111111111111111111000000000000000000000000000000000100001111001110111111111111111100000000000000000000000000000000010000111100110111111111111111110000000000000000000000000000000001000011110011001111111111111111000000000000000000000000000000000100001111001011111111111111111100000000000000000000000000000000010000111100101011111111111111110000000000000000000000000000000001000011110010001111111111111111000000000000000000000000000000000100001111001001111111111111111100000000000000000000000000000000010000111100011111111111111111110000000000000000000000000000000001000011110001101111111111111111000000000000000000000000000000000100001111000101111111111111111100000000000000000000000000000000010000111100010011111111111111110000000000000000000000000000000001000011110000111111111111111111000000000000000000000000000000000100001111000010111111111111111100000000000000000000000000000000010000111100000111111111111111110000000000000000000000000000000001000011110000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 17 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 4 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 5 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 16'b0000000000000000 
	Parameter P_M_AXILITE_MASK bound to: 16'b0000000000000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' (65#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 16 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 4 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 1024'b0000000000000000000000000000000001000011110011110000000000000000000000000000000000000000000000000100001111001110000000000000000000000000000000000000000000000000010000111100110100000000000000000000000000000000000000000000000001000011110011000000000000000000000000000000000000000000000000000100001111001011000000000000000000000000000000000000000000000000010000111100101000000000000000000000000000000000000000000000000001000011110010000000000000000000000000000000000000000000000000000100001111001001000000000000000000000000000000000000000000000000010000111100011100000000000000000000000000000000000000000000000001000011110001100000000000000000000000000000000000000000000000000100001111000101000000000000000000000000000000000000000000000000010000111100010000000000000000000000000000000000000000000000000001000011110000110000000000000000000000000000000000000000000000000100001111000010000000000000000000000000000000000000000000000000010000111100000100000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 1024'b0000000000000000000000000000000001000011110011111111111111111111000000000000000000000000000000000100001111001110111111111111111100000000000000000000000000000000010000111100110111111111111111110000000000000000000000000000000001000011110011001111111111111111000000000000000000000000000000000100001111001011111111111111111100000000000000000000000000000000010000111100101011111111111111110000000000000000000000000000000001000011110010001111111111111111000000000000000000000000000000000100001111001001111111111111111100000000000000000000000000000000010000111100011111111111111111110000000000000000000000000000000001000011110001101111111111111111000000000000000000000000000000000100001111000101111111111111111100000000000000000000000000000000010000111100010011111111111111110000000000000000000000000000000001000011110000111111111111111111000000000000000000000000000000000100001111000010111111111111111100000000000000000000000000000000010000111100000111111111111111110000000000000000000000000000000001000011110000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 17'b01111111111111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_carry_and' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_carry_and' (66#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static' (67#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' (67#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' (67#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100001100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' (67#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100010000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' (67#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized4' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100010100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized4' (67#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized5' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100011000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized5' (67#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized6' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100011100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized6' (67#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized7' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100100100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized7' (67#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized8' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100100000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized8' (67#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized9' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100101000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized9' (67#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized10' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100101100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized10' (67#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized11' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100110000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized11' (67#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized12' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100110100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized12' (67#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized13' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100111000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized13' (67#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized14' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100111100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized14' (67#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder' (68#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter' (69#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' (69#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 17 - type: integer 
	Parameter C_SEL_WIDTH bound to: 5 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc' (70#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' (70#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 17 - type: integer 
	Parameter C_SEL_WIDTH bound to: 5 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' (70#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' (70#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 17 - type: integer 
	Parameter C_SEL_WIDTH bound to: 5 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' (70#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave' (71#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' (72#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar' (73#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_0' (74#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:57]
WARNING: [Synth 8-350] instance 'xbar' of module 'system_xbar_0' requires 40 connections, but only 38 given [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:5921]
INFO: [Synth 8-256] done synthesizing module 'system_processing_system7_0_axi_periph_0' (75#1) [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:3557]
INFO: [Synth 8-638] synthesizing module 'system_rst_processing_system7_0_50M_0' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_50M_0/synth/system_rst_processing_system7_0_50M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/48b3f032/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_50M_0/synth/system_rst_processing_system7_0_50M_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized0' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/48b3f032/hdl/src/vhdl/proc_sys_reset.vhd:199]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/48b3f032/hdl/src/vhdl/lpf.vhd:136]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34504' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/48b3f032/hdl/src/vhdl/lpf.vhd:188]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34504]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (76#1) [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34504]
INFO: [Synth 8-256] done synthesizing module 'lpf' (77#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/48b3f032/hdl/src/vhdl/lpf.vhd:136]
INFO: [Synth 8-638] synthesizing module 'sequence' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/48b3f032/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/48b3f032/hdl/src/vhdl/upcnt_n.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (78#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/48b3f032/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence' (79#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/48b3f032/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized0' (80#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/48b3f032/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'system_rst_processing_system7_0_50M_0' (81#1) [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_50M_0/synth/system_rst_processing_system7_0_50M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_processing_system7_0_50M' of module 'system_rst_processing_system7_0_50M_0' requires 10 connections, but only 7 given [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:3547]
INFO: [Synth 8-256] done synthesizing module 'system' (82#1) [C:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/hdl/system.v:2430]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:08 ; elapsed = 00:01:35 . Memory (MB): peak = 405.566 ; gain = 271.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/zynq/IOStandards.xml

Processing XDC Constraints
Parsing XDC File [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'processing_system7_0/inst'
Finished Parsing XDC File [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [.Xil/system_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_50M_0/system_rst_processing_system7_0_50M_0.xdc] for cell 'rst_processing_system7_0_50M'
Finished Parsing XDC File [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_50M_0/system_rst_processing_system7_0_50M_0.xdc] for cell 'rst_processing_system7_0_50M'
Parsing XDC File [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_50M_0/system_rst_processing_system7_0_50M_0_board.xdc] for cell 'rst_processing_system7_0_50M'
Finished Parsing XDC File [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_50M_0/system_rst_processing_system7_0_50M_0_board.xdc] for cell 'rst_processing_system7_0_50M'
Parsing XDC File [C:/Temp/RC/IDE/HWA_system/HWA_system.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Temp/RC/IDE/HWA_system/HWA_system.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Temp/RC/IDE/HWA_system/HWA_system.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [.Xil/system_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  SRL16 => SRL16E: 1 instances

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:20 ; elapsed = 00:01:51 . Memory (MB): peak = 627.832 ; gain = 493.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for processing_system7_0. (constraint file  C:/Temp/RC/IDE/HWA_system/HWA_system.runs/synth_1/dont_touch.xdc, line 8).
Applied set_property DONT_TOUCH = true for HWA_func_0. (constraint file  C:/Temp/RC/IDE/HWA_system/HWA_system.runs/synth_1/dont_touch.xdc, line 11).
Applied set_property DONT_TOUCH = true for HWA_func_1. (constraint file  C:/Temp/RC/IDE/HWA_system/HWA_system.runs/synth_1/dont_touch.xdc, line 14).
Applied set_property DONT_TOUCH = true for HWA_func_2. (constraint file  C:/Temp/RC/IDE/HWA_system/HWA_system.runs/synth_1/dont_touch.xdc, line 17).
Applied set_property DONT_TOUCH = true for HWA_func_3. (constraint file  C:/Temp/RC/IDE/HWA_system/HWA_system.runs/synth_1/dont_touch.xdc, line 20).
Applied set_property DONT_TOUCH = true for HWA_func_4. (constraint file  C:/Temp/RC/IDE/HWA_system/HWA_system.runs/synth_1/dont_touch.xdc, line 23).
Applied set_property DONT_TOUCH = true for HWA_func_5. (constraint file  C:/Temp/RC/IDE/HWA_system/HWA_system.runs/synth_1/dont_touch.xdc, line 26).
Applied set_property DONT_TOUCH = true for HWA_func_6. (constraint file  C:/Temp/RC/IDE/HWA_system/HWA_system.runs/synth_1/dont_touch.xdc, line 29).
Applied set_property DONT_TOUCH = true for HWA_func_7. (constraint file  C:/Temp/RC/IDE/HWA_system/HWA_system.runs/synth_1/dont_touch.xdc, line 32).
Applied set_property DONT_TOUCH = true for HWA_func_8. (constraint file  C:/Temp/RC/IDE/HWA_system/HWA_system.runs/synth_1/dont_touch.xdc, line 35).
Applied set_property DONT_TOUCH = true for HWA_func_9. (constraint file  C:/Temp/RC/IDE/HWA_system/HWA_system.runs/synth_1/dont_touch.xdc, line 38).
Applied set_property DONT_TOUCH = true for HWA_func_10. (constraint file  C:/Temp/RC/IDE/HWA_system/HWA_system.runs/synth_1/dont_touch.xdc, line 41).
Applied set_property DONT_TOUCH = true for HWA_func_11. (constraint file  C:/Temp/RC/IDE/HWA_system/HWA_system.runs/synth_1/dont_touch.xdc, line 44).
Applied set_property DONT_TOUCH = true for HWA_func_12. (constraint file  C:/Temp/RC/IDE/HWA_system/HWA_system.runs/synth_1/dont_touch.xdc, line 47).
Applied set_property DONT_TOUCH = true for HWA_func_13. (constraint file  C:/Temp/RC/IDE/HWA_system/HWA_system.runs/synth_1/dont_touch.xdc, line 50).
Applied set_property DONT_TOUCH = true for HWA_func_14. (constraint file  C:/Temp/RC/IDE/HWA_system/HWA_system.runs/synth_1/dont_touch.xdc, line 53).
Applied set_property DONT_TOUCH = true for HWA_func_15. (constraint file  C:/Temp/RC/IDE/HWA_system/HWA_system.runs/synth_1/dont_touch.xdc, line 56).
Applied set_property DONT_TOUCH = true for processing_system7_0_axi_periph. (constraint file  C:/Temp/RC/IDE/HWA_system/HWA_system.runs/synth_1/dont_touch.xdc, line 59).
Applied set_property DONT_TOUCH = true for rst_processing_system7_0_50M. (constraint file  C:/Temp/RC/IDE/HWA_system/HWA_system.runs/synth_1/dont_touch.xdc, line 62).
Applied set_property DONT_TOUCH = true for xbar. (constraint file  C:/Temp/RC/IDE/HWA_system/HWA_system.runs/synth_1/dont_touch.xdc, line 65).
Applied set_property DONT_TOUCH = true for auto_pc. (constraint file  C:/Temp/RC/IDE/HWA_system/HWA_system.runs/synth_1/dont_touch.xdc, line 68).
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Temp/RC/IDE/HWA_system/HWA_system.runs/synth_1/dont_touch.xdc, line 71).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:23 ; elapsed = 00:01:54 . Memory (MB): peak = 627.832 ; gain = 493.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:01:54 . Memory (MB): peak = 627.832 ; gain = 493.836
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_fsm_reg' in module 'HWA_func'
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:136]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/48b3f032/hdl/src/vhdl/sequence.vhd:222]
INFO: [Synth 8-3354] encoded FSM with state register 'ap_CS_fsm_reg' using encoding 'sequential' in module 'HWA_func'
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:212]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:213]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:229]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:243]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:244]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:258]
WARNING: [Synth 8-3848] Net TRACE_CTL_PIPE[0] in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1300]
WARNING: [Synth 8-3848] Net TRACE_DATA_PIPE[0] in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1301]
WARNING: [Synth 8-3848] Net TRACE_CLK_OUT in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:405]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1048]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1049]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1052]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1050]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1051]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1057]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1058]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1061]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1059]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1060]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1070]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1068]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1069]

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |system__GB0   |           1|     22436|
|2     |system__GB1   |           1|     16782|
|3     |system__GB2   |           1|     11316|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 16    
	   2 Input     31 Bit       Adders := 32    
	   2 Input     12 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 48    
+---Registers : 
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 1     
	               47 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	               32 Bit    Registers := 112   
	               31 Bit    Registers := 128   
	               17 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 7     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 17    
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 59    
	                1 Bit    Registers := 241   
+---Muxes : 
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 2     
	   9 Input     32 Bit        Muxes := 16    
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 68    
	   2 Input     31 Bit        Muxes := 96    
	   2 Input     30 Bit        Muxes := 32    
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 4     
	  38 Input      6 Bit        Muxes := 16    
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 18    
	   4 Input      2 Bit        Muxes := 18    
	   2 Input      2 Bit        Muxes := 40    
	   2 Input      1 Bit        Muxes := 311   
	   3 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module system 
Detailed RTL Component Info : 
Module m00_couplers_imp_VG7ZLK 
Detailed RTL Component Info : 
Module m01_couplers_imp_180AW1Y 
Detailed RTL Component Info : 
Module m02_couplers_imp_WNEIF9 
Detailed RTL Component Info : 
Module m03_couplers_imp_16UK5X7 
Detailed RTL Component Info : 
Module m04_couplers_imp_XHLMRM 
Detailed RTL Component Info : 
Module m05_couplers_imp_160OGCC 
Detailed RTL Component Info : 
Module m06_couplers_imp_YHEOCF 
Detailed RTL Component Info : 
Module m07_couplers_imp_14XJU69 
Detailed RTL Component Info : 
Module m08_couplers_imp_RCGVF0 
Detailed RTL Component Info : 
Module m09_couplers_imp_137EGXE 
Detailed RTL Component Info : 
Module m10_couplers_imp_1D2EWXK 
Detailed RTL Component Info : 
Module m11_couplers_imp_QDR6KM 
Detailed RTL Component Info : 
Module m12_couplers_imp_1DZBHFP 
Detailed RTL Component Info : 
Module m13_couplers_imp_PHR3GB 
Detailed RTL Component Info : 
Module m14_couplers_imp_1FEAEYQ 
Detailed RTL Component Info : 
Module m15_couplers_imp_O4YNI4 
Detailed RTL Component Info : 
Module axi_infrastructure_v1_1_axi2vector 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_axic_register_slice__parameterized0 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_infrastructure_v1_1_vector2axi 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axi_register_slice 
Detailed RTL Component Info : 
Module axi_protocol_converter_v2_1_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_infrastructure_v1_1_axi2vector__parameterized0 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized3__1 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized4 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized5 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized3 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized6 
Detailed RTL Component Info : 
Module axi_infrastructure_v1_1_vector2axi__parameterized0 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axi_register_slice__parameterized0 
Detailed RTL Component Info : 
Module axi_protocol_converter_v2_1_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_axi_protocol_converter 
Detailed RTL Component Info : 
Module system_auto_pc_0 
Detailed RTL Component Info : 
Module s00_couplers_imp_156Q4UY 
Detailed RTL Component Info : 
Module axi_crossbar_v2_1_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module generic_baseblocks_v2_1_carry_and__76 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__77 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__78 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__79 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__71 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__72 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__73 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__74 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__75 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized0 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__66 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__67 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__68 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__69 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__70 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized1 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__61 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__62 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__63 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__64 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__65 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized2 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__56 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__57 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__58 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__59 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__60 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized3 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__51 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__52 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__53 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__54 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__55 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized4 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__46 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__47 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__48 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__49 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__50 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized5 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__41 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__42 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__43 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__44 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__45 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized6 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__36 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__37 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__38 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__39 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__40 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized7 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__31 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__32 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__33 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__34 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__35 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized8 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__26 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__27 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__28 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__29 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__30 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized9 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__21 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__22 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__23 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__24 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__25 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized10 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__16 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__17 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__18 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__19 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__20 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized11 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__11 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__12 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__13 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__14 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__15 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized12 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__6 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__7 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__8 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__9 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__10 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized13 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__1 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__2 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__3 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__4 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__5 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized14 
Detailed RTL Component Info : 
Module axi_crossbar_v2_1_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module axi_crossbar_v2_1_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_mux_enc__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 17    
Module generic_baseblocks_v2_1_mux_enc__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 17    
Module generic_baseblocks_v2_1_mux_enc__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 17    
Module generic_baseblocks_v2_1_mux_enc__parameterized0__1 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_mux_enc__parameterized0 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_mux_enc__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 17    
Module generic_baseblocks_v2_1_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 17    
Module axi_register_slice_v2_1_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 17    
Module generic_baseblocks_v2_1_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 17    
Module axi_crossbar_v2_1_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
Module axi_crossbar_v2_1_axi_crossbar 
Detailed RTL Component Info : 
Module system_xbar_0 
Detailed RTL Component Info : 
Module system_processing_system7_0_axi_periph_0 
Detailed RTL Component Info : 
Module processing_system7_v5_4_processing_system7 
Detailed RTL Component Info : 
Module system_processing_system7_0_0 
Detailed RTL Component Info : 
Module HWA_func_srem_32ns_32ns_32_35_seq_div_u__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 8     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 4     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module HWA_func_srem_32ns_32ns_32_35_seq_div__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 2     
Module HWA_func_srem_32ns_32ns_32_35_seq__6 
Detailed RTL Component Info : 
Module HWA_func__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  38 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module HWA_func_hwa_io_if__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module HWA_func_ap_rst_if__6 
Detailed RTL Component Info : 
Module hwa_func_top__6 
Detailed RTL Component Info : 
Module system_HWA_func_0_11 
Detailed RTL Component Info : 
Module HWA_func_srem_32ns_32ns_32_35_seq_div_u__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 8     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 4     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module HWA_func_srem_32ns_32ns_32_35_seq_div__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 2     
Module HWA_func_srem_32ns_32ns_32_35_seq__5 
Detailed RTL Component Info : 
Module HWA_func__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  38 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module HWA_func_hwa_io_if__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module HWA_func_ap_rst_if__5 
Detailed RTL Component Info : 
Module hwa_func_top__5 
Detailed RTL Component Info : 
Module system_HWA_func_0_12 
Detailed RTL Component Info : 
Module HWA_func_srem_32ns_32ns_32_35_seq_div_u__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 8     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 4     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module HWA_func_srem_32ns_32ns_32_35_seq_div__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 2     
Module HWA_func_srem_32ns_32ns_32_35_seq__4 
Detailed RTL Component Info : 
Module HWA_func__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  38 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module HWA_func_hwa_io_if__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module HWA_func_ap_rst_if__4 
Detailed RTL Component Info : 
Module hwa_func_top__4 
Detailed RTL Component Info : 
Module system_HWA_func_0_13 
Detailed RTL Component Info : 
Module HWA_func_srem_32ns_32ns_32_35_seq_div_u__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 8     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 4     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module HWA_func_srem_32ns_32ns_32_35_seq_div__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 2     
Module HWA_func_srem_32ns_32ns_32_35_seq__3 
Detailed RTL Component Info : 
Module HWA_func__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  38 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module HWA_func_hwa_io_if__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module HWA_func_ap_rst_if__3 
Detailed RTL Component Info : 
Module hwa_func_top__3 
Detailed RTL Component Info : 
Module system_HWA_func_0_8 
Detailed RTL Component Info : 
Module HWA_func_srem_32ns_32ns_32_35_seq_div_u__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 8     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 4     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module HWA_func_srem_32ns_32ns_32_35_seq_div__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 2     
Module HWA_func_srem_32ns_32ns_32_35_seq__2 
Detailed RTL Component Info : 
Module HWA_func__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  38 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module HWA_func_hwa_io_if__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module HWA_func_ap_rst_if__2 
Detailed RTL Component Info : 
Module hwa_func_top__2 
Detailed RTL Component Info : 
Module system_HWA_func_0_7 
Detailed RTL Component Info : 
Module HWA_func_srem_32ns_32ns_32_35_seq_div_u__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 8     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 4     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module HWA_func_srem_32ns_32ns_32_35_seq_div__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 2     
Module HWA_func_srem_32ns_32ns_32_35_seq__1 
Detailed RTL Component Info : 
Module HWA_func__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  38 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module HWA_func_hwa_io_if__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module HWA_func_ap_rst_if__1 
Detailed RTL Component Info : 
Module hwa_func_top__1 
Detailed RTL Component Info : 
Module system_HWA_func_0_6 
Detailed RTL Component Info : 
Module HWA_func_srem_32ns_32ns_32_35_seq_div_u__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 8     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 4     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module HWA_func_srem_32ns_32ns_32_35_seq_div__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 2     
Module HWA_func_srem_32ns_32ns_32_35_seq__12 
Detailed RTL Component Info : 
Module HWA_func__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  38 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module HWA_func_hwa_io_if__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module HWA_func_ap_rst_if__12 
Detailed RTL Component Info : 
Module hwa_func_top__12 
Detailed RTL Component Info : 
Module system_HWA_func_0_17 
Detailed RTL Component Info : 
Module HWA_func_srem_32ns_32ns_32_35_seq_div_u__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 8     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 4     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module HWA_func_srem_32ns_32ns_32_35_seq_div__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 2     
Module HWA_func_srem_32ns_32ns_32_35_seq__11 
Detailed RTL Component Info : 
Module HWA_func__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  38 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module HWA_func_hwa_io_if__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module HWA_func_ap_rst_if__11 
Detailed RTL Component Info : 
Module hwa_func_top__11 
Detailed RTL Component Info : 
Module system_HWA_func_0_10 
Detailed RTL Component Info : 
Module HWA_func_srem_32ns_32ns_32_35_seq_div_u__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 8     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 4     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module HWA_func_srem_32ns_32ns_32_35_seq_div__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 2     
Module HWA_func_srem_32ns_32ns_32_35_seq__10 
Detailed RTL Component Info : 
Module HWA_func__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  38 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module HWA_func_hwa_io_if__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module HWA_func_ap_rst_if__10 
Detailed RTL Component Info : 
Module hwa_func_top__10 
Detailed RTL Component Info : 
Module system_HWA_func_0_9 
Detailed RTL Component Info : 
Module HWA_func_srem_32ns_32ns_32_35_seq_div_u__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 8     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 4     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module HWA_func_srem_32ns_32ns_32_35_seq_div__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 2     
Module HWA_func_srem_32ns_32ns_32_35_seq__9 
Detailed RTL Component Info : 
Module HWA_func__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  38 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module HWA_func_hwa_io_if__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module HWA_func_ap_rst_if__9 
Detailed RTL Component Info : 
Module hwa_func_top__9 
Detailed RTL Component Info : 
Module system_HWA_func_0_16 
Detailed RTL Component Info : 
Module HWA_func_srem_32ns_32ns_32_35_seq_div_u__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 8     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 4     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module HWA_func_srem_32ns_32ns_32_35_seq_div__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 2     
Module HWA_func_srem_32ns_32ns_32_35_seq__8 
Detailed RTL Component Info : 
Module HWA_func__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  38 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module HWA_func_hwa_io_if__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module HWA_func_ap_rst_if__8 
Detailed RTL Component Info : 
Module hwa_func_top__8 
Detailed RTL Component Info : 
Module system_HWA_func_0_15 
Detailed RTL Component Info : 
Module HWA_func_srem_32ns_32ns_32_35_seq_div_u__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 8     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 4     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module HWA_func_srem_32ns_32ns_32_35_seq_div__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 2     
Module HWA_func_srem_32ns_32ns_32_35_seq__7 
Detailed RTL Component Info : 
Module HWA_func__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  38 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module HWA_func_hwa_io_if__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module HWA_func_ap_rst_if__7 
Detailed RTL Component Info : 
Module hwa_func_top__7 
Detailed RTL Component Info : 
Module system_HWA_func_0_14 
Detailed RTL Component Info : 
Module HWA_func_srem_32ns_32ns_32_35_seq_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 8     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 4     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module HWA_func_srem_32ns_32ns_32_35_seq_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 2     
Module HWA_func_srem_32ns_32ns_32_35_seq 
Detailed RTL Component Info : 
Module HWA_func 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  38 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module HWA_func_hwa_io_if 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module HWA_func_ap_rst_if 
Detailed RTL Component Info : 
Module hwa_func_top 
Detailed RTL Component Info : 
Module system_HWA_func_0_5 
Detailed RTL Component Info : 
Module HWA_func_srem_32ns_32ns_32_35_seq_div_u__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 8     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 4     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module HWA_func_srem_32ns_32ns_32_35_seq_div__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 2     
Module HWA_func_srem_32ns_32ns_32_35_seq__15 
Detailed RTL Component Info : 
Module HWA_func__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  38 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module HWA_func_hwa_io_if__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module HWA_func_ap_rst_if__15 
Detailed RTL Component Info : 
Module hwa_func_top__15 
Detailed RTL Component Info : 
Module system_HWA_func_0_4 
Detailed RTL Component Info : 
Module HWA_func_srem_32ns_32ns_32_35_seq_div_u__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 8     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 4     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module HWA_func_srem_32ns_32ns_32_35_seq_div__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 2     
Module HWA_func_srem_32ns_32ns_32_35_seq__14 
Detailed RTL Component Info : 
Module HWA_func__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  38 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module HWA_func_hwa_io_if__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module HWA_func_ap_rst_if__14 
Detailed RTL Component Info : 
Module hwa_func_top__14 
Detailed RTL Component Info : 
Module system_HWA_func_0_3 
Detailed RTL Component Info : 
Module HWA_func_srem_32ns_32ns_32_35_seq_div_u__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 8     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 4     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module HWA_func_srem_32ns_32ns_32_35_seq_div__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 2     
Module HWA_func_srem_32ns_32ns_32_35_seq__13 
Detailed RTL Component Info : 
Module HWA_func__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  38 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module HWA_func_hwa_io_if__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module HWA_func_ap_rst_if__13 
Detailed RTL Component Info : 
Module hwa_func_top__13 
Detailed RTL Component Info : 
Module system_HWA_func_0_2 
Detailed RTL Component Info : 
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 13    
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module proc_sys_reset__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module system_rst_processing_system7_0_50M_0 
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:01:25 ; elapsed = 00:01:56 . Memory (MB): peak = 627.832 ; gain = 493.836
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/sign0_reg' and it is trimmed from '2' to '1' bits. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/HWA_func_v1_0/586fc491/hdl/verilog/HWA_func_srem_32ns_32ns_32_35_seq.v:48]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/sign0_reg' and it is trimmed from '2' to '1' bits. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/HWA_func_v1_0/586fc491/hdl/verilog/HWA_func_srem_32ns_32ns_32_35_seq.v:48]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/sign0_reg' and it is trimmed from '2' to '1' bits. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/HWA_func_v1_0/586fc491/hdl/verilog/HWA_func_srem_32ns_32ns_32_35_seq.v:48]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/sign0_reg' and it is trimmed from '2' to '1' bits. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/HWA_func_v1_0/586fc491/hdl/verilog/HWA_func_srem_32ns_32ns_32_35_seq.v:48]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/sign0_reg' and it is trimmed from '2' to '1' bits. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/HWA_func_v1_0/586fc491/hdl/verilog/HWA_func_srem_32ns_32ns_32_35_seq.v:48]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/sign0_reg' and it is trimmed from '2' to '1' bits. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/HWA_func_v1_0/586fc491/hdl/verilog/HWA_func_srem_32ns_32ns_32_35_seq.v:48]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/sign0_reg' and it is trimmed from '2' to '1' bits. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/HWA_func_v1_0/586fc491/hdl/verilog/HWA_func_srem_32ns_32ns_32_35_seq.v:48]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/sign0_reg' and it is trimmed from '2' to '1' bits. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/HWA_func_v1_0/586fc491/hdl/verilog/HWA_func_srem_32ns_32ns_32_35_seq.v:48]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/sign0_reg' and it is trimmed from '2' to '1' bits. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/HWA_func_v1_0/586fc491/hdl/verilog/HWA_func_srem_32ns_32ns_32_35_seq.v:48]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/sign0_reg' and it is trimmed from '2' to '1' bits. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/HWA_func_v1_0/586fc491/hdl/verilog/HWA_func_srem_32ns_32ns_32_35_seq.v:48]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/sign0_reg' and it is trimmed from '2' to '1' bits. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/HWA_func_v1_0/586fc491/hdl/verilog/HWA_func_srem_32ns_32ns_32_35_seq.v:48]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/sign0_reg' and it is trimmed from '2' to '1' bits. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/HWA_func_v1_0/586fc491/hdl/verilog/HWA_func_srem_32ns_32ns_32_35_seq.v:48]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/sign0_reg' and it is trimmed from '2' to '1' bits. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/HWA_func_v1_0/586fc491/hdl/verilog/HWA_func_srem_32ns_32ns_32_35_seq.v:48]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/sign0_reg' and it is trimmed from '2' to '1' bits. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/HWA_func_v1_0/586fc491/hdl/verilog/HWA_func_srem_32ns_32ns_32_35_seq.v:48]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/sign0_reg' and it is trimmed from '2' to '1' bits. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/HWA_func_v1_0/586fc491/hdl/verilog/HWA_func_srem_32ns_32ns_32_35_seq.v:48]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/sign0_reg' and it is trimmed from '2' to '1' bits. [c:/Temp/RC/IDE/HWA_system/HWA_system.srcs/sources_1/ipshared/xilinx.com/HWA_func_v1_0/586fc491/hdl/verilog/HWA_func_srem_32ns_32ns_32_35_seq.v:48]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:29 ; elapsed = 00:02:00 . Memory (MB): peak = 627.832 ; gain = 493.836
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:01:29 ; elapsed = 00:02:00 . Memory (MB): peak = 627.832 ; gain = 493.836
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[30] ) is unused and will be removed from module system_HWA_func_0_11.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[29] ) is unused and will be removed from module system_HWA_func_0_11.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[28] ) is unused and will be removed from module system_HWA_func_0_11.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[27] ) is unused and will be removed from module system_HWA_func_0_11.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[26] ) is unused and will be removed from module system_HWA_func_0_11.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[25] ) is unused and will be removed from module system_HWA_func_0_11.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[24] ) is unused and will be removed from module system_HWA_func_0_11.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[23] ) is unused and will be removed from module system_HWA_func_0_11.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[22] ) is unused and will be removed from module system_HWA_func_0_11.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[21] ) is unused and will be removed from module system_HWA_func_0_11.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[20] ) is unused and will be removed from module system_HWA_func_0_11.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[19] ) is unused and will be removed from module system_HWA_func_0_11.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[18] ) is unused and will be removed from module system_HWA_func_0_11.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[17] ) is unused and will be removed from module system_HWA_func_0_11.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[16] ) is unused and will be removed from module system_HWA_func_0_11.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[15] ) is unused and will be removed from module system_HWA_func_0_11.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[14] ) is unused and will be removed from module system_HWA_func_0_11.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[13] ) is unused and will be removed from module system_HWA_func_0_11.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[12] ) is unused and will be removed from module system_HWA_func_0_11.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[11] ) is unused and will be removed from module system_HWA_func_0_11.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[10] ) is unused and will be removed from module system_HWA_func_0_11.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[9] ) is unused and will be removed from module system_HWA_func_0_11.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[8] ) is unused and will be removed from module system_HWA_func_0_11.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[7] ) is unused and will be removed from module system_HWA_func_0_11.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[6] ) is unused and will be removed from module system_HWA_func_0_11.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[5] ) is unused and will be removed from module system_HWA_func_0_11.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[4] ) is unused and will be removed from module system_HWA_func_0_11.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[3] ) is unused and will be removed from module system_HWA_func_0_11.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[2] ) is unused and will be removed from module system_HWA_func_0_11.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[1] ) is unused and will be removed from module system_HWA_func_0_11.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[0] ) is unused and will be removed from module system_HWA_func_0_11.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[30] ) is unused and will be removed from module system_HWA_func_0_12.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[29] ) is unused and will be removed from module system_HWA_func_0_12.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[28] ) is unused and will be removed from module system_HWA_func_0_12.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[27] ) is unused and will be removed from module system_HWA_func_0_12.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[26] ) is unused and will be removed from module system_HWA_func_0_12.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[25] ) is unused and will be removed from module system_HWA_func_0_12.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[24] ) is unused and will be removed from module system_HWA_func_0_12.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[23] ) is unused and will be removed from module system_HWA_func_0_12.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[22] ) is unused and will be removed from module system_HWA_func_0_12.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[21] ) is unused and will be removed from module system_HWA_func_0_12.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[20] ) is unused and will be removed from module system_HWA_func_0_12.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[19] ) is unused and will be removed from module system_HWA_func_0_12.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[18] ) is unused and will be removed from module system_HWA_func_0_12.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[17] ) is unused and will be removed from module system_HWA_func_0_12.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[16] ) is unused and will be removed from module system_HWA_func_0_12.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[15] ) is unused and will be removed from module system_HWA_func_0_12.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[14] ) is unused and will be removed from module system_HWA_func_0_12.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[13] ) is unused and will be removed from module system_HWA_func_0_12.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[12] ) is unused and will be removed from module system_HWA_func_0_12.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[11] ) is unused and will be removed from module system_HWA_func_0_12.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[10] ) is unused and will be removed from module system_HWA_func_0_12.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[9] ) is unused and will be removed from module system_HWA_func_0_12.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[8] ) is unused and will be removed from module system_HWA_func_0_12.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[7] ) is unused and will be removed from module system_HWA_func_0_12.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[6] ) is unused and will be removed from module system_HWA_func_0_12.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[5] ) is unused and will be removed from module system_HWA_func_0_12.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[4] ) is unused and will be removed from module system_HWA_func_0_12.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[3] ) is unused and will be removed from module system_HWA_func_0_12.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[2] ) is unused and will be removed from module system_HWA_func_0_12.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[1] ) is unused and will be removed from module system_HWA_func_0_12.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[0] ) is unused and will be removed from module system_HWA_func_0_12.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[30] ) is unused and will be removed from module system_HWA_func_0_13.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[29] ) is unused and will be removed from module system_HWA_func_0_13.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[28] ) is unused and will be removed from module system_HWA_func_0_13.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[27] ) is unused and will be removed from module system_HWA_func_0_13.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[26] ) is unused and will be removed from module system_HWA_func_0_13.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[25] ) is unused and will be removed from module system_HWA_func_0_13.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[24] ) is unused and will be removed from module system_HWA_func_0_13.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[23] ) is unused and will be removed from module system_HWA_func_0_13.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[22] ) is unused and will be removed from module system_HWA_func_0_13.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[21] ) is unused and will be removed from module system_HWA_func_0_13.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[20] ) is unused and will be removed from module system_HWA_func_0_13.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[19] ) is unused and will be removed from module system_HWA_func_0_13.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[18] ) is unused and will be removed from module system_HWA_func_0_13.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[17] ) is unused and will be removed from module system_HWA_func_0_13.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[16] ) is unused and will be removed from module system_HWA_func_0_13.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[15] ) is unused and will be removed from module system_HWA_func_0_13.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[14] ) is unused and will be removed from module system_HWA_func_0_13.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[13] ) is unused and will be removed from module system_HWA_func_0_13.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[12] ) is unused and will be removed from module system_HWA_func_0_13.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[11] ) is unused and will be removed from module system_HWA_func_0_13.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[10] ) is unused and will be removed from module system_HWA_func_0_13.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[9] ) is unused and will be removed from module system_HWA_func_0_13.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[8] ) is unused and will be removed from module system_HWA_func_0_13.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[7] ) is unused and will be removed from module system_HWA_func_0_13.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[6] ) is unused and will be removed from module system_HWA_func_0_13.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[5] ) is unused and will be removed from module system_HWA_func_0_13.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[4] ) is unused and will be removed from module system_HWA_func_0_13.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[3] ) is unused and will be removed from module system_HWA_func_0_13.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[2] ) is unused and will be removed from module system_HWA_func_0_13.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[1] ) is unused and will be removed from module system_HWA_func_0_13.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[0] ) is unused and will be removed from module system_HWA_func_0_13.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[30] ) is unused and will be removed from module system_HWA_func_0_8.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[29] ) is unused and will be removed from module system_HWA_func_0_8.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[28] ) is unused and will be removed from module system_HWA_func_0_8.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[27] ) is unused and will be removed from module system_HWA_func_0_8.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[26] ) is unused and will be removed from module system_HWA_func_0_8.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[25] ) is unused and will be removed from module system_HWA_func_0_8.
INFO: [Synth 8-3332] Sequential element (\inst/HWA_func_U/HWA_func_srem_32ns_32ns_32_35_seq_U0/HWA_func_srem_32ns_32ns_32_35_seq_div_U/HWA_func_srem_32ns_32ns_32_35_seq_div_u_0/quot_tmp_reg[24] ) is unused and will be removed from module system_HWA_func_0_8.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:02:10 . Memory (MB): peak = 652.160 ; gain = 518.164
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:01:39 ; elapsed = 00:02:10 . Memory (MB): peak = 652.160 ; gain = 518.164
Finished Parallel Section  : Time (s): cpu = 00:01:39 ; elapsed = 00:02:10 . Memory (MB): peak = 652.160 ; gain = 518.164
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:52 ; elapsed = 00:02:24 . Memory (MB): peak = 903.117 ; gain = 769.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:04 ; elapsed = 00:02:36 . Memory (MB): peak = 937.566 ; gain = 803.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:17 ; elapsed = 00:02:50 . Memory (MB): peak = 937.566 ; gain = 803.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 30 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 31 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 29 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__0 . Fanout reduced from 12 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep . Fanout reduced from 11 to 1 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep . Fanout reduced from 11 to 1 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep__0 . Fanout reduced from 13 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 19 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2 . Fanout reduced from 19 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2 . Fanout reduced from 17 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__2 . Fanout reduced from 12 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 14 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2 . Fanout reduced from 14 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_rep . Fanout reduced from 11 to 6 by creating 1 replicas.
WARNING: [Synth 8-4617] Design system_auto_pc_0 has 4 max_fanout violations that cannot be satisfied.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:19 ; elapsed = 00:02:52 . Memory (MB): peak = 937.566 ; gain = 803.570
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:20 ; elapsed = 00:02:52 . Memory (MB): peak = 937.566 ; gain = 803.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:21 ; elapsed = 00:02:54 . Memory (MB): peak = 937.566 ; gain = 803.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 4      | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 32     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 32     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BIBUF   |   130|
|2     |BUFG    |     1|
|3     |CARRY4  |   524|
|4     |LUT1    |  1685|
|5     |LUT2    |   190|
|6     |LUT3    |  3416|
|7     |LUT4    |  1483|
|8     |LUT5    |  2326|
|9     |LUT6    |  1982|
|10    |MUXCY_L |   502|
|11    |MUXF7   |     2|
|12    |PS7     |     1|
|13    |SRL16   |     1|
|14    |SRL16E  |    22|
|15    |SRLC32E |    47|
|16    |XORCY   |   520|
|17    |FDRE    |  8209|
|18    |FDSE    |    66|
+------+--------+------+

Report Instance Areas: 
+------+------------------------------------------------------+------------------------------------------------------------+------+
|      |Instance                                              |Module                                                      |Cells |
+------+------------------------------------------------------+------------------------------------------------------------+------+
|1     |top                                                   |                                                            | 21107|
|2     |  HWA_func_15                                         |system_HWA_func_0_17                                        |  1172|
|3     |    inst                                              |hwa_func_top_88                                             |  1172|
|4     |      HWA_func_U                                      |HWA_func_89                                                 |   901|
|5     |        HWA_func_srem_32ns_32ns_32_35_seq_U0          |HWA_func_srem_32ns_32ns_32_35_seq_91                        |   776|
|6     |          HWA_func_srem_32ns_32ns_32_35_seq_div_U     |HWA_func_srem_32ns_32ns_32_35_seq_div_92                    |   776|
|7     |            HWA_func_srem_32ns_32ns_32_35_seq_div_u_0 |HWA_func_srem_32ns_32ns_32_35_seq_div_u_93                  |   568|
|8     |      HWA_func_hwa_io_if_U                            |HWA_func_hwa_io_if_90                                       |   271|
|9     |  HWA_func_8                                          |system_HWA_func_0_10                                        |  1172|
|10    |    inst                                              |hwa_func_top_82                                             |  1172|
|11    |      HWA_func_U                                      |HWA_func_83                                                 |   901|
|12    |        HWA_func_srem_32ns_32ns_32_35_seq_U0          |HWA_func_srem_32ns_32ns_32_35_seq_85                        |   776|
|13    |          HWA_func_srem_32ns_32ns_32_35_seq_div_U     |HWA_func_srem_32ns_32ns_32_35_seq_div_86                    |   776|
|14    |            HWA_func_srem_32ns_32ns_32_35_seq_div_u_0 |HWA_func_srem_32ns_32ns_32_35_seq_div_u_87                  |   568|
|15    |      HWA_func_hwa_io_if_U                            |HWA_func_hwa_io_if_84                                       |   271|
|16    |  HWA_func_7                                          |system_HWA_func_0_9                                         |  1172|
|17    |    inst                                              |hwa_func_top_76                                             |  1172|
|18    |      HWA_func_U                                      |HWA_func_77                                                 |   901|
|19    |        HWA_func_srem_32ns_32ns_32_35_seq_U0          |HWA_func_srem_32ns_32ns_32_35_seq_79                        |   776|
|20    |          HWA_func_srem_32ns_32ns_32_35_seq_div_U     |HWA_func_srem_32ns_32ns_32_35_seq_div_80                    |   776|
|21    |            HWA_func_srem_32ns_32ns_32_35_seq_div_u_0 |HWA_func_srem_32ns_32ns_32_35_seq_div_u_81                  |   568|
|22    |      HWA_func_hwa_io_if_U                            |HWA_func_hwa_io_if_78                                       |   271|
|23    |  HWA_func_14                                         |system_HWA_func_0_16                                        |  1172|
|24    |    inst                                              |hwa_func_top_70                                             |  1172|
|25    |      HWA_func_U                                      |HWA_func_71                                                 |   901|
|26    |        HWA_func_srem_32ns_32ns_32_35_seq_U0          |HWA_func_srem_32ns_32ns_32_35_seq_73                        |   776|
|27    |          HWA_func_srem_32ns_32ns_32_35_seq_div_U     |HWA_func_srem_32ns_32ns_32_35_seq_div_74                    |   776|
|28    |            HWA_func_srem_32ns_32ns_32_35_seq_div_u_0 |HWA_func_srem_32ns_32ns_32_35_seq_div_u_75                  |   568|
|29    |      HWA_func_hwa_io_if_U                            |HWA_func_hwa_io_if_72                                       |   271|
|30    |  HWA_func_13                                         |system_HWA_func_0_15                                        |  1172|
|31    |    inst                                              |hwa_func_top_64                                             |  1172|
|32    |      HWA_func_U                                      |HWA_func_65                                                 |   901|
|33    |        HWA_func_srem_32ns_32ns_32_35_seq_U0          |HWA_func_srem_32ns_32ns_32_35_seq_67                        |   776|
|34    |          HWA_func_srem_32ns_32ns_32_35_seq_div_U     |HWA_func_srem_32ns_32ns_32_35_seq_div_68                    |   776|
|35    |            HWA_func_srem_32ns_32ns_32_35_seq_div_u_0 |HWA_func_srem_32ns_32ns_32_35_seq_div_u_69                  |   568|
|36    |      HWA_func_hwa_io_if_U                            |HWA_func_hwa_io_if_66                                       |   271|
|37    |  HWA_func_12                                         |system_HWA_func_0_14                                        |  1172|
|38    |    inst                                              |hwa_func_top_58                                             |  1172|
|39    |      HWA_func_U                                      |HWA_func_59                                                 |   901|
|40    |        HWA_func_srem_32ns_32ns_32_35_seq_U0          |HWA_func_srem_32ns_32ns_32_35_seq_61                        |   776|
|41    |          HWA_func_srem_32ns_32ns_32_35_seq_div_U     |HWA_func_srem_32ns_32ns_32_35_seq_div_62                    |   776|
|42    |            HWA_func_srem_32ns_32ns_32_35_seq_div_u_0 |HWA_func_srem_32ns_32ns_32_35_seq_div_u_63                  |   568|
|43    |      HWA_func_hwa_io_if_U                            |HWA_func_hwa_io_if_60                                       |   271|
|44    |  processing_system7_0_axi_periph                     |system_processing_system7_0_axi_periph_0                    |  2140|
|45    |    xbar                                              |system_xbar_0                                               |   826|
|46    |      inst                                            |axi_crossbar_v2_1_axi_crossbar                              |   826|
|47    |        \gen_sasd.crossbar_sasd_0                     |axi_crossbar_v2_1_crossbar_sasd                             |   819|
|48    |          addr_arbiter_inst                           |axi_crossbar_v2_1_addr_arbiter_sasd                         |   216|
|49    |          \gen_decerr.decerr_slave_inst               |axi_crossbar_v2_1_decerr_slave                              |    11|
|50    |          reg_slice_r                                 |axi_register_slice_v2_1_axic_register_slice__parameterized7 |   519|
|51    |          splitter_ar                                 |axi_crossbar_v2_1_splitter__parameterized0                  |     8|
|52    |          splitter_aw                                 |axi_crossbar_v2_1_splitter                                  |    22|
|53    |    s00_couplers                                      |s00_couplers_imp_156Q4UY                                    |  1314|
|54    |      auto_pc                                         |system_auto_pc_0                                            |  1314|
|55    |        inst                                          |axi_protocol_converter_v2_1_axi_protocol_converter          |  1314|
|56    |          \gen_axilite.gen_b2s_conv.axilite_b2s       |axi_protocol_converter_v2_1_b2s                             |  1314|
|57    |            \RD.ar_channel_0                          |axi_protocol_converter_v2_1_b2s_ar_channel                  |   214|
|58    |              ar_cmd_fsm_0                            |axi_protocol_converter_v2_1_b2s_rd_cmd_fsm                  |    31|
|59    |              cmd_translator_0                        |axi_protocol_converter_v2_1_b2s_cmd_translator_55           |   171|
|60    |                incr_cmd_0                            |axi_protocol_converter_v2_1_b2s_incr_cmd_56                 |    77|
|61    |                wrap_cmd_0                            |axi_protocol_converter_v2_1_b2s_wrap_cmd_57                 |    89|
|62    |            \RD.r_channel_0                           |axi_protocol_converter_v2_1_b2s_r_channel                   |   174|
|63    |              rd_data_fifo_0                          |axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1 |   109|
|64    |              transaction_fifo_0                      |axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2 |    51|
|65    |            SI_REG                                    |axi_register_slice_v2_1_axi_register_slice                  |   627|
|66    |              ar_pipe                                 |axi_register_slice_v2_1_axic_register_slice                 |   214|
|67    |              aw_pipe                                 |axi_register_slice_v2_1_axic_register_slice_54              |   213|
|68    |              b_pipe                                  |axi_register_slice_v2_1_axic_register_slice__parameterized1 |    50|
|69    |              r_pipe                                  |axi_register_slice_v2_1_axic_register_slice__parameterized2 |   150|
|70    |            \WR.aw_channel_0                          |axi_protocol_converter_v2_1_b2s_aw_channel                  |   219|
|71    |              aw_cmd_fsm_0                            |axi_protocol_converter_v2_1_b2s_wr_cmd_fsm                  |    37|
|72    |              cmd_translator_0                        |axi_protocol_converter_v2_1_b2s_cmd_translator              |   166|
|73    |                incr_cmd_0                            |axi_protocol_converter_v2_1_b2s_incr_cmd                    |    73|
|74    |                wrap_cmd_0                            |axi_protocol_converter_v2_1_b2s_wrap_cmd                    |    89|
|75    |            \WR.b_channel_0                           |axi_protocol_converter_v2_1_b2s_b_channel                   |    79|
|76    |              bid_fifo_0                              |axi_protocol_converter_v2_1_b2s_simple_fifo                 |    47|
|77    |              bresp_fifo_0                            |axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0 |     7|
|78    |  processing_system7_0                                |system_processing_system7_0_0                               |   221|
|79    |    inst                                              |processing_system7_v5_4_processing_system7                  |   221|
|80    |  HWA_func_11                                         |system_HWA_func_0_13                                        |  1165|
|81    |    inst                                              |hwa_func_top_48                                             |  1165|
|82    |      HWA_func_U                                      |HWA_func_49                                                 |   894|
|83    |        HWA_func_srem_32ns_32ns_32_35_seq_U0          |HWA_func_srem_32ns_32ns_32_35_seq_51                        |   769|
|84    |          HWA_func_srem_32ns_32ns_32_35_seq_div_U     |HWA_func_srem_32ns_32ns_32_35_seq_div_52                    |   769|
|85    |            HWA_func_srem_32ns_32ns_32_35_seq_div_u_0 |HWA_func_srem_32ns_32ns_32_35_seq_div_u_53                  |   560|
|86    |      HWA_func_hwa_io_if_U                            |HWA_func_hwa_io_if_50                                       |   271|
|87    |  HWA_func_10                                         |system_HWA_func_0_12                                        |  1165|
|88    |    inst                                              |hwa_func_top_42                                             |  1165|
|89    |      HWA_func_U                                      |HWA_func_43                                                 |   894|
|90    |        HWA_func_srem_32ns_32ns_32_35_seq_U0          |HWA_func_srem_32ns_32ns_32_35_seq_45                        |   769|
|91    |          HWA_func_srem_32ns_32ns_32_35_seq_div_U     |HWA_func_srem_32ns_32ns_32_35_seq_div_46                    |   769|
|92    |            HWA_func_srem_32ns_32ns_32_35_seq_div_u_0 |HWA_func_srem_32ns_32ns_32_35_seq_div_u_47                  |   560|
|93    |      HWA_func_hwa_io_if_U                            |HWA_func_hwa_io_if_44                                       |   271|
|94    |  HWA_func_9                                          |system_HWA_func_0_11                                        |  1165|
|95    |    inst                                              |hwa_func_top_36                                             |  1165|
|96    |      HWA_func_U                                      |HWA_func_37                                                 |   894|
|97    |        HWA_func_srem_32ns_32ns_32_35_seq_U0          |HWA_func_srem_32ns_32ns_32_35_seq_39                        |   769|
|98    |          HWA_func_srem_32ns_32ns_32_35_seq_div_U     |HWA_func_srem_32ns_32ns_32_35_seq_div_40                    |   769|
|99    |            HWA_func_srem_32ns_32ns_32_35_seq_div_u_0 |HWA_func_srem_32ns_32ns_32_35_seq_div_u_41                  |   560|
|100   |      HWA_func_hwa_io_if_U                            |HWA_func_hwa_io_if_38                                       |   271|
|101   |  HWA_func_6                                          |system_HWA_func_0_8                                         |  1165|
|102   |    inst                                              |hwa_func_top_30                                             |  1165|
|103   |      HWA_func_U                                      |HWA_func_31                                                 |   894|
|104   |        HWA_func_srem_32ns_32ns_32_35_seq_U0          |HWA_func_srem_32ns_32ns_32_35_seq_33                        |   769|
|105   |          HWA_func_srem_32ns_32ns_32_35_seq_div_U     |HWA_func_srem_32ns_32ns_32_35_seq_div_34                    |   769|
|106   |            HWA_func_srem_32ns_32ns_32_35_seq_div_u_0 |HWA_func_srem_32ns_32ns_32_35_seq_div_u_35                  |   560|
|107   |      HWA_func_hwa_io_if_U                            |HWA_func_hwa_io_if_32                                       |   271|
|108   |  HWA_func_5                                          |system_HWA_func_0_7                                         |  1165|
|109   |    inst                                              |hwa_func_top_24                                             |  1165|
|110   |      HWA_func_U                                      |HWA_func_25                                                 |   894|
|111   |        HWA_func_srem_32ns_32ns_32_35_seq_U0          |HWA_func_srem_32ns_32ns_32_35_seq_27                        |   769|
|112   |          HWA_func_srem_32ns_32ns_32_35_seq_div_U     |HWA_func_srem_32ns_32ns_32_35_seq_div_28                    |   769|
|113   |            HWA_func_srem_32ns_32ns_32_35_seq_div_u_0 |HWA_func_srem_32ns_32ns_32_35_seq_div_u_29                  |   560|
|114   |      HWA_func_hwa_io_if_U                            |HWA_func_hwa_io_if_26                                       |   271|
|115   |  HWA_func_4                                          |system_HWA_func_0_6                                         |  1165|
|116   |    inst                                              |hwa_func_top_18                                             |  1165|
|117   |      HWA_func_U                                      |HWA_func_19                                                 |   894|
|118   |        HWA_func_srem_32ns_32ns_32_35_seq_U0          |HWA_func_srem_32ns_32ns_32_35_seq_21                        |   769|
|119   |          HWA_func_srem_32ns_32ns_32_35_seq_div_U     |HWA_func_srem_32ns_32ns_32_35_seq_div_22                    |   769|
|120   |            HWA_func_srem_32ns_32ns_32_35_seq_div_u_0 |HWA_func_srem_32ns_32ns_32_35_seq_div_u_23                  |   560|
|121   |      HWA_func_hwa_io_if_U                            |HWA_func_hwa_io_if_20                                       |   271|
|122   |  HWA_func_3                                          |system_HWA_func_0_5                                         |  1165|
|123   |    inst                                              |hwa_func_top_12                                             |  1165|
|124   |      HWA_func_U                                      |HWA_func_13                                                 |   894|
|125   |        HWA_func_srem_32ns_32ns_32_35_seq_U0          |HWA_func_srem_32ns_32ns_32_35_seq_15                        |   769|
|126   |          HWA_func_srem_32ns_32ns_32_35_seq_div_U     |HWA_func_srem_32ns_32ns_32_35_seq_div_16                    |   769|
|127   |            HWA_func_srem_32ns_32ns_32_35_seq_div_u_0 |HWA_func_srem_32ns_32ns_32_35_seq_div_u_17                  |   560|
|128   |      HWA_func_hwa_io_if_U                            |HWA_func_hwa_io_if_14                                       |   271|
|129   |  HWA_func_2                                          |system_HWA_func_0_4                                         |  1165|
|130   |    inst                                              |hwa_func_top_6                                              |  1165|
|131   |      HWA_func_U                                      |HWA_func_7                                                  |   894|
|132   |        HWA_func_srem_32ns_32ns_32_35_seq_U0          |HWA_func_srem_32ns_32ns_32_35_seq_9                         |   769|
|133   |          HWA_func_srem_32ns_32ns_32_35_seq_div_U     |HWA_func_srem_32ns_32ns_32_35_seq_div_10                    |   769|
|134   |            HWA_func_srem_32ns_32ns_32_35_seq_div_u_0 |HWA_func_srem_32ns_32ns_32_35_seq_div_u_11                  |   560|
|135   |      HWA_func_hwa_io_if_U                            |HWA_func_hwa_io_if_8                                        |   271|
|136   |  HWA_func_1                                          |system_HWA_func_0_3                                         |  1165|
|137   |    inst                                              |hwa_func_top_0                                              |  1165|
|138   |      HWA_func_U                                      |HWA_func_1                                                  |   894|
|139   |        HWA_func_srem_32ns_32ns_32_35_seq_U0          |HWA_func_srem_32ns_32ns_32_35_seq_3                         |   769|
|140   |          HWA_func_srem_32ns_32ns_32_35_seq_div_U     |HWA_func_srem_32ns_32ns_32_35_seq_div_4                     |   769|
|141   |            HWA_func_srem_32ns_32ns_32_35_seq_div_u_0 |HWA_func_srem_32ns_32ns_32_35_seq_div_u_5                   |   560|
|142   |      HWA_func_hwa_io_if_U                            |HWA_func_hwa_io_if_2                                        |   271|
|143   |  HWA_func_0                                          |system_HWA_func_0_2                                         |  1165|
|144   |    inst                                              |hwa_func_top                                                |  1165|
|145   |      HWA_func_U                                      |HWA_func                                                    |   894|
|146   |        HWA_func_srem_32ns_32ns_32_35_seq_U0          |HWA_func_srem_32ns_32ns_32_35_seq                           |   769|
|147   |          HWA_func_srem_32ns_32ns_32_35_seq_div_U     |HWA_func_srem_32ns_32ns_32_35_seq_div                       |   769|
|148   |            HWA_func_srem_32ns_32ns_32_35_seq_div_u_0 |HWA_func_srem_32ns_32ns_32_35_seq_div_u                     |   560|
|149   |      HWA_func_hwa_io_if_U                            |HWA_func_hwa_io_if                                          |   271|
|150   |  rst_processing_system7_0_50M                        |system_rst_processing_system7_0_50M_0                       |    64|
|151   |    U0                                                |proc_sys_reset__parameterized0                              |    64|
|152   |      EXT_LPF                                         |lpf                                                         |    19|
|153   |      SEQ                                             |sequence                                                    |    40|
|154   |        SEQ_COUNTER                                   |upcnt_n                                                     |    14|
+------+------------------------------------------------------+------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:22 ; elapsed = 00:02:55 . Memory (MB): peak = 937.566 ; gain = 803.570
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:02:22 ; elapsed = 00:02:55 . Memory (MB): peak = 937.566 ; gain = 803.570
INFO: [Netlist 29-17] Analyzing 1547 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 135 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 134 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
398 Infos, 165 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:26 ; elapsed = 00:02:57 . Memory (MB): peak = 938.828 ; gain = 712.531
# write_checkpoint system.dcp
# report_utilization -file system_utilization_synth.rpt -pb system_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.265 . Memory (MB): peak = 938.828 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jan 21 17:53:23 2015...
