// Seed: 4284427415
module module_0 (
    output tri id_0,
    output wor id_1,
    output tri0 id_2,
    input tri id_3,
    input supply1 id_4,
    input uwire id_5
);
  final begin
    wait (1);
  end
  tri0 id_7 = 1;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    output tri id_2,
    input tri0 id_3,
    input tri1 id_4,
    input tri1 id_5,
    input tri0 id_6,
    output tri id_7,
    input wire id_8,
    input wor id_9
);
  wire id_11;
  assign id_11 = id_3 < id_4;
  module_0(
      id_2, id_7, id_7, id_9, id_9, id_1
  );
endmodule
