
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /mnt/software/xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/mnt/software/xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'spouget' on host 'amx2' (Linux_x86_64 version 5.15.0-116-generic) on Thu Aug 15 14:49:12 PDT 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.4 LTS
INFO: [HLS 200-10] In directory '/home/spouget/CodeGenBitNew/2mm_bit'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'vitis.tcl'
INFO: [HLS 200-1510] Running: source vitis.tcl
INFO: [HLS 200-1510] Running: open_project kernel_nlp 
INFO: [HLS 200-10] Opening project '/home/spouget/CodeGenBitNew/2mm_bit/kernel_nlp'.
INFO: [HLS 200-1510] Running: set_top kernel_nlp 
INFO: [HLS 200-1510] Running: add_files code_generated.cpp -cflags  -O3 -D XILINX  
INFO: [HLS 200-10] Adding design file 'code_generated.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb csim.cpp 
INFO: [HLS 200-10] Adding test bench file 'csim.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Opening solution '/home/spouget/CodeGenBitNew/2mm_bit/kernel_nlp/solution'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_nlp
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_nlp 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 319.207 MB.
INFO: [HLS 200-10] Analyzing design file 'code_generated.cpp' ... 
WARNING: [HLS 207-5568] Unsupported interface port data type in '#pragma HLS interface m_axi' (code_generated.cpp:376:34)
WARNING: [HLS 207-5568] Unsupported interface port data type in '#pragma HLS interface m_axi' (code_generated.cpp:377:34)
WARNING: [HLS 207-5292] unused parameter 'alpha' (code_generated.cpp:207:45)
WARNING: [HLS 207-5292] unused parameter 'beta' (code_generated.cpp:207:58)
WARNING: [HLS 207-5292] unused parameter 'vtmp' (code_generated.cpp:207:71)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:207:91)
WARNING: [HLS 207-5292] unused parameter 'vB' (code_generated.cpp:207:109)
WARNING: [HLS 207-5292] unused parameter 'vC' (code_generated.cpp:207:127)
WARNING: [HLS 207-5292] unused parameter 'vD' (code_generated.cpp:207:145)
WARNING: [HLS 207-5292] unused parameter 'beta' (code_generated.cpp:237:107)
WARNING: [HLS 207-5292] unused parameter 'vtmp' (code_generated.cpp:237:120)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:237:140)
WARNING: [HLS 207-5292] unused parameter 'vB' (code_generated.cpp:237:158)
WARNING: [HLS 207-5292] unused parameter 'vC' (code_generated.cpp:237:176)
WARNING: [HLS 207-5292] unused parameter 'vD' (code_generated.cpp:237:194)
WARNING: [HLS 207-5292] unused parameter 'alpha' (code_generated.cpp:290:41)
WARNING: [HLS 207-5292] unused parameter 'vtmp' (code_generated.cpp:290:67)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:290:87)
WARNING: [HLS 207-5292] unused parameter 'vB' (code_generated.cpp:290:105)
WARNING: [HLS 207-5292] unused parameter 'vC' (code_generated.cpp:290:123)
WARNING: [HLS 207-5292] unused parameter 'vD' (code_generated.cpp:290:141)
WARNING: [HLS 207-5292] unused parameter 'tmp' (code_generated.cpp:320:41)
WARNING: [HLS 207-5292] unused parameter 'alpha' (code_generated.cpp:320:92)
WARNING: [HLS 207-5292] unused parameter 'beta' (code_generated.cpp:320:105)
WARNING: [HLS 207-5292] unused parameter 'vtmp' (code_generated.cpp:320:118)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:320:138)
WARNING: [HLS 207-5292] unused parameter 'vB' (code_generated.cpp:320:156)
WARNING: [HLS 207-5292] unused parameter 'vC' (code_generated.cpp:320:174)
WARNING: [HLS 207-5292] unused parameter 'vD' (code_generated.cpp:320:192)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.66 seconds. CPU system time: 0.77 seconds. Elapsed time: 5.09 seconds; current allocated memory: 323.316 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,257 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenBitNew/2mm_bit/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,087 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenBitNew/2mm_bit/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,091 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenBitNew/2mm_bit/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,095 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenBitNew/2mm_bit/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,994 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenBitNew/2mm_bit/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 61,709 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenBitNew/2mm_bit/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,547 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenBitNew/2mm_bit/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,549 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenBitNew/2mm_bit/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,647 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenBitNew/2mm_bit/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,781 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenBitNew/2mm_bit/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,665 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenBitNew/2mm_bit/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,650 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenBitNew/2mm_bit/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,650 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenBitNew/2mm_bit/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,650 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenBitNew/2mm_bit/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,678 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenBitNew/2mm_bit/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,913 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenBitNew/2mm_bit/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'load_tmp(float (*) [12][19][10], hls::vector<float, 2ul>*)' into 'kernel_nlp(float, float, hls::vector<float, 2ul>*, hls::vector<float, 2ul>*, hls::vector<float, 2ul>*, hls::vector<float, 4ul>*, hls::vector<float, 4ul>*)' (code_generated.cpp:409:2)
INFO: [HLS 214-131] Inlining function 'load_A(float (*) [12][21][10], hls::vector<float, 2ul>*)' into 'kernel_nlp(float, float, hls::vector<float, 2ul>*, hls::vector<float, 2ul>*, hls::vector<float, 2ul>*, hls::vector<float, 4ul>*, hls::vector<float, 4ul>*)' (code_generated.cpp:410:5)
INFO: [HLS 214-131] Inlining function 'load_B(float (*) [5][19][10], hls::vector<float, 2ul>*)' into 'kernel_nlp(float, float, hls::vector<float, 2ul>*, hls::vector<float, 2ul>*, hls::vector<float, 2ul>*, hls::vector<float, 4ul>*, hls::vector<float, 4ul>*)' (code_generated.cpp:411:5)
INFO: [HLS 214-131] Inlining function 'load_D(float (*) [2][5][44], hls::vector<float, 4ul>*)' into 'kernel_nlp(float, float, hls::vector<float, 2ul>*, hls::vector<float, 2ul>*, hls::vector<float, 2ul>*, hls::vector<float, 4ul>*, hls::vector<float, 4ul>*)' (code_generated.cpp:412:5)
INFO: [HLS 214-131] Inlining function 'load_C(float (*) [1][5][44], hls::vector<float, 4ul>*)' into 'kernel_nlp(float, float, hls::vector<float, 2ul>*, hls::vector<float, 2ul>*, hls::vector<float, 2ul>*, hls::vector<float, 4ul>*, hls::vector<float, 4ul>*)' (code_generated.cpp:413:5)
INFO: [HLS 214-131] Inlining function 'task0(float (*) [12][19][10], float, float, hls::vector<float, 2ul>*, hls::vector<float, 2ul>*, hls::vector<float, 2ul>*, hls::vector<float, 4ul>*, hls::vector<float, 4ul>*)' into 'kernel_nlp(float, float, hls::vector<float, 2ul>*, hls::vector<float, 2ul>*, hls::vector<float, 2ul>*, hls::vector<float, 4ul>*, hls::vector<float, 4ul>*)' (code_generated.cpp:414:5)
INFO: [HLS 214-131] Inlining function 'task1(float (*) [12][21][10], float (*) [12][19][10], float (*) [5][19][10], float, float, hls::vector<float, 2ul>*, hls::vector<float, 2ul>*, hls::vector<float, 2ul>*, hls::vector<float, 4ul>*, hls::vector<float, 4ul>*)' into 'kernel_nlp(float, float, hls::vector<float, 2ul>*, hls::vector<float, 2ul>*, hls::vector<float, 2ul>*, hls::vector<float, 4ul>*, hls::vector<float, 4ul>*)' (code_generated.cpp:415:5)
INFO: [HLS 214-131] Inlining function 'task2(float (*) [2][5][44], float, float, hls::vector<float, 2ul>*, hls::vector<float, 2ul>*, hls::vector<float, 2ul>*, hls::vector<float, 4ul>*, hls::vector<float, 4ul>*)' into 'kernel_nlp(float, float, hls::vector<float, 2ul>*, hls::vector<float, 2ul>*, hls::vector<float, 2ul>*, hls::vector<float, 4ul>*, hls::vector<float, 4ul>*)' (code_generated.cpp:416:5)
INFO: [HLS 214-131] Inlining function 'task3(float (*) [2][5][44], float (*) [12][19][10], float (*) [1][5][44], float, float, hls::vector<float, 2ul>*, hls::vector<float, 2ul>*, hls::vector<float, 2ul>*, hls::vector<float, 4ul>*, hls::vector<float, 4ul>*)' into 'kernel_nlp(float, float, hls::vector<float, 2ul>*, hls::vector<float, 2ul>*, hls::vector<float, 2ul>*, hls::vector<float, 4ul>*, hls::vector<float, 4ul>*)' (code_generated.cpp:417:5)
INFO: [HLS 214-131] Inlining function 'store_tmp(float (*) [12][19][10], hls::vector<float, 2ul>*)' into 'kernel_nlp(float, float, hls::vector<float, 2ul>*, hls::vector<float, 2ul>*, hls::vector<float, 2ul>*, hls::vector<float, 4ul>*, hls::vector<float, 4ul>*)' (code_generated.cpp:418:5)
INFO: [HLS 214-131] Inlining function 'store_D(float (*) [2][5][44], hls::vector<float, 4ul>*)' into 'kernel_nlp(float, float, hls::vector<float, 2ul>*, hls::vector<float, 2ul>*, hls::vector<float, 2ul>*, hls::vector<float, 4ul>*, hls::vector<float, 4ul>*)' (code_generated.cpp:419:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_342_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:342:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_344_6' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:344:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_346_7' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:346:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_302_4' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:302:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_304_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:304:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_259_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:259:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_261_6' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:261:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_263_7' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:263:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_219_4' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:219:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_221_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:221:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_342_5' (code_generated.cpp:342:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:374:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_344_6' (code_generated.cpp:344:20) in function 'kernel_nlp' completely with a factor of 44 (code_generated.cpp:374:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_346_7' (code_generated.cpp:346:20) in function 'kernel_nlp' completely with a factor of 1 (code_generated.cpp:374:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_302_4' (code_generated.cpp:302:20) in function 'kernel_nlp' completely with a factor of 1 (code_generated.cpp:374:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_304_5' (code_generated.cpp:304:20) in function 'kernel_nlp' completely with a factor of 11 (code_generated.cpp:374:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_259_5' (code_generated.cpp:259:20) in function 'kernel_nlp' completely with a factor of 12 (code_generated.cpp:374:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_261_6' (code_generated.cpp:261:20) in function 'kernel_nlp' completely with a factor of 10 (code_generated.cpp:374:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_263_7' (code_generated.cpp:263:20) in function 'kernel_nlp' completely with a factor of 5 (code_generated.cpp:374:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_219_4' (code_generated.cpp:219:20) in function 'kernel_nlp' completely with a factor of 12 (code_generated.cpp:374:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_221_5' (code_generated.cpp:221:20) in function 'kernel_nlp' completely with a factor of 10 (code_generated.cpp:374:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 2ul>::_S_ref(float const (&) [2], unsigned long)' into 'std::array<float, 2ul>::operator[](unsigned long)' (/mnt/software/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/mnt/software/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 2ul>::operator[](unsigned long)' into 'kernel_nlp(float, float, hls::vector<float, 2ul>*, hls::vector<float, 2ul>*, hls::vector<float, 2ul>*, hls::vector<float, 4ul>*, hls::vector<float, 4ul>*)' (code_generated.cpp:374:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'kernel_nlp(float, float, hls::vector<float, 2ul>*, hls::vector<float, 2ul>*, hls::vector<float, 2ul>*, hls::vector<float, 4ul>*, hls::vector<float, 4ul>*)' (code_generated.cpp:374:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Complete partitioning on dimension 2. Complete partitioning on dimension 4. (code_generated.cpp:392:8)
INFO: [HLS 214-248] Applying array_partition to 'D': Complete partitioning on dimension 2. Complete partitioning on dimension 4. (code_generated.cpp:393:11)
INFO: [HLS 214-248] Applying array_partition to 'tmp': Complete partitioning on dimension 2. Complete partitioning on dimension 4. (code_generated.cpp:394:11)
INFO: [HLS 214-248] Applying array_partition to 'C': Complete partitioning on dimension 2. Complete partitioning on dimension 4. (code_generated.cpp:395:11)
INFO: [HLS 214-248] Applying array_partition to 'B': Complete partitioning on dimension 2. Complete partitioning on dimension 4. (code_generated.cpp:396:11)
INFO: [HLS 214-241] Aggregating maxi variable 'vtmp' with compact=none mode in 64-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vA' with compact=none mode in 64-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vB' with compact=none mode in 64-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vC' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vD' with compact=none mode in 128-bits
INFO: [HLS 214-115] Multiple burst reads of length 17100 and bit width 64 in loop 'VITIS_LOOP_14_1'(code_generated.cpp:14:19) has been inferred on bundle 'kernel_tmp'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:14:19)
INFO: [HLS 214-115] Multiple burst reads of length 18900 and bit width 64 in loop 'VITIS_LOOP_37_1'(code_generated.cpp:37:19) has been inferred on bundle 'kernel_A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:37:19)
INFO: [HLS 214-115] Multiple burst reads of length 19950 and bit width 64 in loop 'VITIS_LOOP_60_1'(code_generated.cpp:60:19) has been inferred on bundle 'kernel_B'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:60:19)
INFO: [HLS 214-115] Multiple burst reads of length 9900 and bit width 128 in loop 'VITIS_LOOP_83_1'(code_generated.cpp:83:19) has been inferred on bundle 'kernel_D'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:83:19)
INFO: [HLS 214-115] Multiple burst reads of length 10450 and bit width 128 in loop 'VITIS_LOOP_116_1'(code_generated.cpp:116:20) has been inferred on bundle 'kernel_C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:116:20)
INFO: [HLS 214-115] Multiple burst writes of length 17100 and bit width 64 in loop 'VITIS_LOOP_150_1'(code_generated.cpp:150:20) has been inferred on bundle 'kernel_tmp'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:150:20)
INFO: [HLS 214-115] Multiple burst writes of length 9900 and bit width 128 in loop 'VITIS_LOOP_174_1'(code_generated.cpp:174:20) has been inferred on bundle 'kernel_D'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:174:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.53 seconds. CPU system time: 0.78 seconds. Elapsed time: 16.16 seconds; current allocated memory: 327.816 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 327.816 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 352.785 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 356.867 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'kernel_nlp' (code_generated.cpp:14:39)...600 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.35 seconds; current allocated memory: 423.832 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_14_1'(code_generated.cpp:14:19) and 'VITIS_LOOP_17_2'(code_generated.cpp:17:26) in function 'kernel_nlp' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_37_1'(code_generated.cpp:37:19) and 'VITIS_LOOP_40_2'(code_generated.cpp:40:26) in function 'kernel_nlp' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_60_1'(code_generated.cpp:60:19) and 'VITIS_LOOP_63_2'(code_generated.cpp:63:26) in function 'kernel_nlp' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_83_1'(code_generated.cpp:83:19) and 'VITIS_LOOP_86_2'(code_generated.cpp:86:26) in function 'kernel_nlp' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_116_1'(code_generated.cpp:116:20) and 'VITIS_LOOP_119_2'(code_generated.cpp:119:27) in function 'kernel_nlp' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_216_2'(code_generated.cpp:216:27) and 'VITIS_LOOP_217_3'(code_generated.cpp:217:31) in function 'kernel_nlp' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_215_1'(code_generated.cpp:215:23) and 'VITIS_LOOP_216_2'(code_generated.cpp:216:27) in function 'kernel_nlp' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_255_2'(code_generated.cpp:255:27) and 'VITIS_LOOP_257_4'(code_generated.cpp:257:35) in function 'kernel_nlp' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_254_1'(code_generated.cpp:254:23) and 'VITIS_LOOP_255_2'(code_generated.cpp:255:27) in function 'kernel_nlp' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_299_2'(code_generated.cpp:299:27) and 'VITIS_LOOP_300_3'(code_generated.cpp:300:31) in function 'kernel_nlp' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_339_3'(code_generated.cpp:339:31) and 'VITIS_LOOP_340_4'(code_generated.cpp:340:35) in function 'kernel_nlp' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_338_2'(code_generated.cpp:338:27) and 'VITIS_LOOP_339_3'(code_generated.cpp:339:31) in function 'kernel_nlp' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_150_1'(code_generated.cpp:150:20) and 'VITIS_LOOP_153_2'(code_generated.cpp:153:27) in function 'kernel_nlp' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_174_1'(code_generated.cpp:174:20) and 'VITIS_LOOP_177_2'(code_generated.cpp:177:27) in function 'kernel_nlp' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_1' (code_generated.cpp:14:19) in function 'kernel_nlp'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_1' (code_generated.cpp:37:19) in function 'kernel_nlp'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_1' (code_generated.cpp:60:19) in function 'kernel_nlp'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_1' (code_generated.cpp:83:19) in function 'kernel_nlp'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_116_1' (code_generated.cpp:116:20) in function 'kernel_nlp'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_216_2' (code_generated.cpp:216:27) in function 'kernel_nlp'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_215_1' (code_generated.cpp:215:23) in function 'kernel_nlp'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_255_2' (code_generated.cpp:255:27) in function 'kernel_nlp'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_254_1' (code_generated.cpp:254:23) in function 'kernel_nlp'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_299_2' (code_generated.cpp:299:27) in function 'kernel_nlp'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_339_3' (code_generated.cpp:339:31) in function 'kernel_nlp'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_338_2' (code_generated.cpp:338:27) in function 'kernel_nlp'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_150_1' (code_generated.cpp:150:20) in function 'kernel_nlp'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_174_1' (code_generated.cpp:174:20) in function 'kernel_nlp'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.92 seconds. CPU system time: 0.06 seconds. Elapsed time: 9.23 seconds; current allocated memory: 542.203 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_nlp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln26) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1_VITIS_LOOP_17_2'.
WARNING: [HLS 200-880] The II Violation in module 'kernel_nlp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2' (loop 'VITIS_LOOP_14_1_VITIS_LOOP_17_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('tmp_addr_write_ln31', code_generated.cpp:31->code_generated.cpp:409) of variable 'bitcast_ln21_1', code_generated.cpp:21->code_generated.cpp:409 on array 'tmp' and 'store' operation 0 bit ('tmp_addr_write_ln26', code_generated.cpp:26->code_generated.cpp:409) of variable 'bitcast_ln21', code_generated.cpp:21->code_generated.cpp:409 on array 'tmp'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 15, loop 'VITIS_LOOP_14_1_VITIS_LOOP_17_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.03 seconds; current allocated memory: 559.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 559.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1_VITIS_LOOP_40_2'.
WARNING: [HLS 200-880] The II Violation in module 'kernel_nlp_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_40_2' (loop 'VITIS_LOOP_37_1_VITIS_LOOP_40_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('A_addr_write_ln54', code_generated.cpp:54->code_generated.cpp:410) of variable 'bitcast_ln44_1', code_generated.cpp:44->code_generated.cpp:410 on array 'A' and 'store' operation 0 bit ('A_addr_write_ln49', code_generated.cpp:49->code_generated.cpp:410) of variable 'bitcast_ln44', code_generated.cpp:44->code_generated.cpp:410 on array 'A'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 15, loop 'VITIS_LOOP_37_1_VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.17 seconds; current allocated memory: 564.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 564.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln72) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_1_VITIS_LOOP_63_2'.
WARNING: [HLS 200-880] The II Violation in module 'kernel_nlp_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_63_2' (loop 'VITIS_LOOP_60_1_VITIS_LOOP_63_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('B_addr_write_ln77', code_generated.cpp:77->code_generated.cpp:411) of variable 'bitcast_ln67_1', code_generated.cpp:67->code_generated.cpp:411 on array 'B' and 'store' operation 0 bit ('B_addr_write_ln72', code_generated.cpp:72->code_generated.cpp:411) of variable 'bitcast_ln67', code_generated.cpp:67->code_generated.cpp:411 on array 'B'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 15, loop 'VITIS_LOOP_60_1_VITIS_LOOP_63_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 564.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 564.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_86_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_1_VITIS_LOOP_86_2'.
WARNING: [HLS 200-880] The II Violation in module 'kernel_nlp_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_86_2' (loop 'VITIS_LOOP_83_1_VITIS_LOOP_86_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('D_addr_write_ln100', code_generated.cpp:100->code_generated.cpp:412) of variable 'bitcast_ln90_1', code_generated.cpp:90->code_generated.cpp:412 on array 'D' and 'store' operation 0 bit ('D_addr_write_ln95', code_generated.cpp:95->code_generated.cpp:412) of variable 'bitcast_ln90', code_generated.cpp:90->code_generated.cpp:412 on array 'D'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_nlp_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_86_2' (loop 'VITIS_LOOP_83_1_VITIS_LOOP_86_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('D_addr_write_ln105', code_generated.cpp:105->code_generated.cpp:412) of variable 'bitcast_ln90_2', code_generated.cpp:90->code_generated.cpp:412 on array 'D' and 'store' operation 0 bit ('D_addr_write_ln95', code_generated.cpp:95->code_generated.cpp:412) of variable 'bitcast_ln90', code_generated.cpp:90->code_generated.cpp:412 on array 'D'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_nlp_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_86_2' (loop 'VITIS_LOOP_83_1_VITIS_LOOP_86_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation 0 bit ('D_addr_write_ln110', code_generated.cpp:110->code_generated.cpp:412) of variable 'bitcast_ln90_3', code_generated.cpp:90->code_generated.cpp:412 on array 'D' and 'store' operation 0 bit ('D_addr_write_ln95', code_generated.cpp:95->code_generated.cpp:412) of variable 'bitcast_ln90', code_generated.cpp:90->code_generated.cpp:412 on array 'D'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 16, loop 'VITIS_LOOP_83_1_VITIS_LOOP_86_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 584.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 592.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp_Pipeline_VITIS_LOOP_116_1_VITIS_LOOP_119_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1_VITIS_LOOP_119_2'.
WARNING: [HLS 200-880] The II Violation in module 'kernel_nlp_Pipeline_VITIS_LOOP_116_1_VITIS_LOOP_119_2' (loop 'VITIS_LOOP_116_1_VITIS_LOOP_119_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('C_addr_write_ln133', code_generated.cpp:133->code_generated.cpp:413) of variable 'bitcast_ln123_1', code_generated.cpp:123->code_generated.cpp:413 on array 'C' and 'store' operation 0 bit ('C_addr_write_ln128', code_generated.cpp:128->code_generated.cpp:413) of variable 'bitcast_ln123', code_generated.cpp:123->code_generated.cpp:413 on array 'C'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_nlp_Pipeline_VITIS_LOOP_116_1_VITIS_LOOP_119_2' (loop 'VITIS_LOOP_116_1_VITIS_LOOP_119_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('C_addr_write_ln138', code_generated.cpp:138->code_generated.cpp:413) of variable 'bitcast_ln123_2', code_generated.cpp:123->code_generated.cpp:413 on array 'C' and 'store' operation 0 bit ('C_addr_write_ln128', code_generated.cpp:128->code_generated.cpp:413) of variable 'bitcast_ln123', code_generated.cpp:123->code_generated.cpp:413 on array 'C'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_nlp_Pipeline_VITIS_LOOP_116_1_VITIS_LOOP_119_2' (loop 'VITIS_LOOP_116_1_VITIS_LOOP_119_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation 0 bit ('C_addr_write_ln143', code_generated.cpp:143->code_generated.cpp:413) of variable 'bitcast_ln123_3', code_generated.cpp:123->code_generated.cpp:413 on array 'C' and 'store' operation 0 bit ('C_addr_write_ln128', code_generated.cpp:128->code_generated.cpp:413) of variable 'bitcast_ln123', code_generated.cpp:123->code_generated.cpp:413 on array 'C'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 16, loop 'VITIS_LOOP_116_1_VITIS_LOOP_119_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 592.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 608.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp_Pipeline_VITIS_LOOP_215_1_VITIS_LOOP_216_2_VITIS_LOOP_217_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln229) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_215_1_VITIS_LOOP_216_2_VITIS_LOOP_217_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_215_1_VITIS_LOOP_216_2_VITIS_LOOP_217_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 608.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 608.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_255_2_VITIS_LOOP_257_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln280) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_254_1_VITIS_LOOP_255_2_VITIS_LOOP_257_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 57, loop 'VITIS_LOOP_254_1_VITIS_LOOP_255_2_VITIS_LOOP_257_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.81 seconds; current allocated memory: 628.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 628.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp_Pipeline_VITIS_LOOP_299_2_VITIS_LOOP_300_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_299_2_VITIS_LOOP_300_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_299_2_VITIS_LOOP_300_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 633.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 633.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp_Pipeline_VITIS_LOOP_338_2_VITIS_LOOP_339_3_VITIS_LOOP_340_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_338_2_VITIS_LOOP_339_3_VITIS_LOOP_340_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_338_2_VITIS_LOOP_339_3_VITIS_LOOP_340_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 635.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 635.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_153_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln162) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_150_1_VITIS_LOOP_153_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_150_1_VITIS_LOOP_153_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.96 seconds; current allocated memory: 637.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 637.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_177_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_174_1_VITIS_LOOP_177_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_174_1_VITIS_LOOP_177_2'
WARNING: [HLS 200-871] Estimated clock period (3.096 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'kernel_nlp_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_177_2' consists of the following:
	'store' operation 0 bit ('indvar22_write_ln0') of constant 0 on local variable 'indvar22' [100]  (0.387 ns)
	'load' operation 6 bit ('indvar22_load', code_generated.cpp:177->code_generated.cpp:419) on local variable 'indvar22' [111]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln177', code_generated.cpp:177->code_generated.cpp:419) [117]  (0.706 ns)
	'select' operation 8 bit ('select_ln174', code_generated.cpp:174->code_generated.cpp:419) [118]  (0.303 ns)
	'mul' operation 17 bit ('mul384', code_generated.cpp:174->code_generated.cpp:419) [127]  (1.700 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 641.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 641.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 641.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 641.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_nlp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2' pipeline 'VITIS_LOOP_14_1_VITIS_LOOP_17_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2/m_axi_kernel_tmp_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2/m_axi_kernel_tmp_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2/m_axi_kernel_tmp_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2/m_axi_kernel_tmp_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2/m_axi_kernel_tmp_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2/m_axi_kernel_tmp_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2/m_axi_kernel_tmp_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2/m_axi_kernel_tmp_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2/m_axi_kernel_tmp_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2/m_axi_kernel_tmp_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2/m_axi_kernel_tmp_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2/m_axi_kernel_tmp_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_5ns_5ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 644.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_nlp_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_40_2' pipeline 'VITIS_LOOP_37_1_VITIS_LOOP_40_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_40_2/m_axi_kernel_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_40_2/m_axi_kernel_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_40_2/m_axi_kernel_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_40_2/m_axi_kernel_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_40_2/m_axi_kernel_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_40_2/m_axi_kernel_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_40_2/m_axi_kernel_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_40_2/m_axi_kernel_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_40_2/m_axi_kernel_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_40_2/m_axi_kernel_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_40_2/m_axi_kernel_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_40_2/m_axi_kernel_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_5ns_5ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_40_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.45 seconds; current allocated memory: 660.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_nlp_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_63_2' pipeline 'VITIS_LOOP_60_1_VITIS_LOOP_63_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_63_2/m_axi_kernel_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_63_2/m_axi_kernel_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_63_2/m_axi_kernel_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_63_2/m_axi_kernel_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_63_2/m_axi_kernel_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_63_2/m_axi_kernel_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_63_2/m_axi_kernel_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_63_2/m_axi_kernel_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_63_2/m_axi_kernel_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_63_2/m_axi_kernel_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_63_2/m_axi_kernel_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_63_2/m_axi_kernel_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_5ns_5ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_63_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 677.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_86_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_nlp_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_86_2' pipeline 'VITIS_LOOP_83_1_VITIS_LOOP_86_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_86_2/m_axi_kernel_D_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_86_2/m_axi_kernel_D_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_86_2/m_axi_kernel_D_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_86_2/m_axi_kernel_D_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_86_2/m_axi_kernel_D_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_86_2/m_axi_kernel_D_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_86_2/m_axi_kernel_D_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_86_2/m_axi_kernel_D_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_86_2/m_axi_kernel_D_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_86_2/m_axi_kernel_D_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_86_2/m_axi_kernel_D_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_86_2/m_axi_kernel_D_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_7ns_6_12_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_86_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 690.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp_Pipeline_VITIS_LOOP_116_1_VITIS_LOOP_119_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_nlp_Pipeline_VITIS_LOOP_116_1_VITIS_LOOP_119_2' pipeline 'VITIS_LOOP_116_1_VITIS_LOOP_119_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_116_1_VITIS_LOOP_119_2/m_axi_kernel_C_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_116_1_VITIS_LOOP_119_2/m_axi_kernel_C_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_116_1_VITIS_LOOP_119_2/m_axi_kernel_C_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_116_1_VITIS_LOOP_119_2/m_axi_kernel_C_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_116_1_VITIS_LOOP_119_2/m_axi_kernel_C_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_116_1_VITIS_LOOP_119_2/m_axi_kernel_C_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_116_1_VITIS_LOOP_119_2/m_axi_kernel_C_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_116_1_VITIS_LOOP_119_2/m_axi_kernel_C_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_116_1_VITIS_LOOP_119_2/m_axi_kernel_C_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_116_1_VITIS_LOOP_119_2/m_axi_kernel_C_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_116_1_VITIS_LOOP_119_2/m_axi_kernel_C_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_116_1_VITIS_LOOP_119_2/m_axi_kernel_C_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_7ns_6_12_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp_Pipeline_VITIS_LOOP_116_1_VITIS_LOOP_119_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.75 seconds; current allocated memory: 710.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp_Pipeline_VITIS_LOOP_215_1_VITIS_LOOP_216_2_VITIS_LOOP_217_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_nlp_Pipeline_VITIS_LOOP_215_1_VITIS_LOOP_216_2_VITIS_LOOP_217_3' pipeline 'VITIS_LOOP_215_1_VITIS_LOOP_216_2_VITIS_LOOP_217_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_2ns_4ns_5ns_5ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp_Pipeline_VITIS_LOOP_215_1_VITIS_LOOP_216_2_VITIS_LOOP_217_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.31 seconds; current allocated memory: 720.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_255_2_VITIS_LOOP_257_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_nlp_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_255_2_VITIS_LOOP_257_4' pipeline 'VITIS_LOOP_254_1_VITIS_LOOP_255_2_VITIS_LOOP_257_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_nlp_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_255_2_VITIS_LOOP_257_4' is 23904 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 80 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 110 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_5ns_5ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_5ns_5ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_21_4_32_1_1': 60 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_255_2_VITIS_LOOP_257_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.08 seconds; current allocated memory: 758.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp_Pipeline_VITIS_LOOP_299_2_VITIS_LOOP_300_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_nlp_Pipeline_VITIS_LOOP_299_2_VITIS_LOOP_300_3' pipeline 'VITIS_LOOP_299_2_VITIS_LOOP_300_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 22 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp_Pipeline_VITIS_LOOP_299_2_VITIS_LOOP_300_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.31 seconds. CPU system time: 0.15 seconds. Elapsed time: 2.39 seconds; current allocated memory: 814.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp_Pipeline_VITIS_LOOP_338_2_VITIS_LOOP_339_3_VITIS_LOOP_340_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_nlp_Pipeline_VITIS_LOOP_338_2_VITIS_LOOP_339_3_VITIS_LOOP_340_4' pipeline 'VITIS_LOOP_338_2_VITIS_LOOP_339_3_VITIS_LOOP_340_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp_Pipeline_VITIS_LOOP_338_2_VITIS_LOOP_339_3_VITIS_LOOP_340_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.83 seconds; current allocated memory: 824.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_153_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_nlp_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_153_2' pipeline 'VITIS_LOOP_150_1_VITIS_LOOP_153_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_153_2/m_axi_kernel_tmp_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_153_2/m_axi_kernel_tmp_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_153_2/m_axi_kernel_tmp_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_153_2/m_axi_kernel_tmp_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_153_2/m_axi_kernel_tmp_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_153_2/m_axi_kernel_tmp_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_153_2/m_axi_kernel_tmp_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_153_2/m_axi_kernel_tmp_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_153_2/m_axi_kernel_tmp_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_153_2/m_axi_kernel_tmp_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_153_2/m_axi_kernel_tmp_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_153_2/m_axi_kernel_tmp_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_153_2/m_axi_kernel_tmp_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_5ns_5ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_21_4_32_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_25_4_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_153_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.52 seconds; current allocated memory: 834.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_177_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_nlp_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_177_2' pipeline 'VITIS_LOOP_174_1_VITIS_LOOP_177_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_177_2/m_axi_kernel_D_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_177_2/m_axi_kernel_D_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_177_2/m_axi_kernel_D_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_177_2/m_axi_kernel_D_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_177_2/m_axi_kernel_D_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_177_2/m_axi_kernel_D_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_177_2/m_axi_kernel_D_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_177_2/m_axi_kernel_D_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_177_2/m_axi_kernel_D_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_177_2/m_axi_kernel_D_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_177_2/m_axi_kernel_D_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_177_2/m_axi_kernel_D_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_177_2/m_axi_kernel_D_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_89_6_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_7ns_6_12_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_177_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.47 seconds; current allocated memory: 845.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_tmp' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_D' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/alpha' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/beta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vtmp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vA' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vB' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vD' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_nlp' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'alpha', 'beta', 'vtmp', 'vA', 'vB', 'vC', 'vD' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_nlp' is 11913 from HDL expression: (1'b1 == ap_CS_fsm_state78)
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp'.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_D_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_tmp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_tmp_73_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_C_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_B_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.73 seconds; current allocated memory: 887.285 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.35 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.41 seconds; current allocated memory: 904.473 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.95 seconds. CPU system time: 0.08 seconds. Elapsed time: 4.4 seconds; current allocated memory: 955.566 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_nlp.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_nlp.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 322.95 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 39.04 seconds. CPU system time: 2.85 seconds. Elapsed time: 69.31 seconds; current allocated memory: 636.359 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1346.000 ; gain = 60.875 ; free physical = 200644 ; free virtual = 433676
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/software/xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_nlp_fadd_32ns_32ns_32_4_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_nlp_fadd_32ns_32ns_32_4_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_nlp_fadd_32ns_32ns_32_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_nlp_fadd_32ns_32ns_32_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_nlp_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_nlp_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/software/xilinx/Vivado/2023.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Aug 15 14:50:56 2024...
INFO: [HLS 200-802] Generated output file kernel_nlp/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 22.44 seconds. CPU system time: 2.05 seconds. Elapsed time: 39.27 seconds; current allocated memory: 7.184 MB.
INFO: [HLS 200-1510] Running: close_project 
HLS completed successfully
INFO: [HLS 200-112] Total CPU user time: 63.26 seconds. Total CPU system time: 5.57 seconds. Total elapsed time: 115.91 seconds; peak allocated memory: 962.750 MB.
INFO: [Common 17-206] Exiting vitis_hls at Thu Aug 15 14:51:07 2024...
