// Seed: 1700887835
module module_0 (
    output wor id_0,
    output wand id_1,
    output tri0 id_2,
    input tri1 id_3,
    output tri1 id_4,
    input wire id_5,
    input uwire id_6,
    input tri id_7,
    input uwire id_8,
    input wire id_9,
    input supply0 id_10
);
  assign id_4 = id_10;
endmodule
module module_1 #(
    parameter id_10 = 32'd57,
    parameter id_9  = 32'd14
) (
    output wand id_0,
    input tri1 id_1,
    input tri1 id_2,
    input tri0 id_3,
    input tri0 id_4,
    output tri id_5,
    input supply1 id_6,
    output tri id_7,
    output wire id_8,
    input wor _id_9,
    input wire _id_10
);
  assign id_7 = 1'b0;
  module_0 modCall_1 (
      id_0,
      id_8,
      id_0,
      id_3,
      id_5,
      id_3,
      id_6,
      id_1,
      id_3,
      id_2,
      id_4
  );
  assign modCall_1.id_4 = 0;
  logic id_12;
  wire [id_10 : id_9] id_13;
endmodule
