# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Signed_Extender_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/Signed_Extender {C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/Signed_Extender/Signed_Extender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:33:51 on Dec 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/Signed_Extender" C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/Signed_Extender/Signed_Extender.v 
# -- Compiling module Signed_Extender
# 
# Top level modules:
# 	Signed_Extender
# End time: 17:33:51 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/Signed_Extender {C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/Signed_Extender/Signed_Extender_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:33:51 on Dec 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/Signed_Extender" C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/Signed_Extender/Signed_Extender_TB.v 
# -- Compiling module Signed_Extender_TB
# 
# Top level modules:
# 	Signed_Extender_TB
# End time: 17:33:51 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  Signed_Extender_TB
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" Signed_Extender_TB 
# Start time: 17:33:51 on Dec 15,2024
# Loading work.Signed_Extender_TB
# Loading work.Signed_Extender
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/Signed_Extender/Signed_Extender_TB.v(45)
#    Time: 40 ps  Iteration: 0  Instance: /Signed_Extender_TB
# Break in Module Signed_Extender_TB at C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/Signed_Extender/Signed_Extender_TB.v line 45
# End time: 17:36:15 on Dec 15,2024, Elapsed time: 0:02:24
# Errors: 0, Warnings: 0
