vhdl xil_defaultlib  \
"../../../../edge_detection.srcs/sources_1/ip/axi_uartlite_0/sim/axi_uartlite_0.vhd" \

nosort
