
*** Running vivado
    with args -log diszain_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source diszain_wrapper.tcl


****** Vivado v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source diszain_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top diszain_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27069 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2003.613 ; gain = 203.715 ; free physical = 218 ; free virtual = 6468
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'diszain_wrapper' [/home/student1/Downloads/lab2/fratele_lui_gigia/fratele_lui_gigia.srcs/sources_1/bd/diszain/hdl/diszain_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'diszain' [/home/student1/Downloads/lab2/fratele_lui_gigia/fratele_lui_gigia.srcs/sources_1/bd/diszain/synth/diszain.v:13]
INFO: [Synth 8-6157] synthesizing module 'diszain_util_vector_logic_0_1' [/home/student1/Downloads/lab2/fratele_lui_gigia/fratele_lui_gigia.runs/synth_1/.Xil/Vivado-27041-admin1-HP-ProDesk-600-G2-SFF/realtime/diszain_util_vector_logic_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'diszain_util_vector_logic_0_1' (1#1) [/home/student1/Downloads/lab2/fratele_lui_gigia/fratele_lui_gigia.runs/synth_1/.Xil/Vivado-27041-admin1-HP-ProDesk-600-G2-SFF/realtime/diszain_util_vector_logic_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'diszain_si_1_0' [/home/student1/Downloads/lab2/fratele_lui_gigia/fratele_lui_gigia.runs/synth_1/.Xil/Vivado-27041-admin1-HP-ProDesk-600-G2-SFF/realtime/diszain_si_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'diszain_si_1_0' (2#1) [/home/student1/Downloads/lab2/fratele_lui_gigia/fratele_lui_gigia.runs/synth_1/.Xil/Vivado-27041-admin1-HP-ProDesk-600-G2-SFF/realtime/diszain_si_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'diszain_si_2_0' [/home/student1/Downloads/lab2/fratele_lui_gigia/fratele_lui_gigia.runs/synth_1/.Xil/Vivado-27041-admin1-HP-ProDesk-600-G2-SFF/realtime/diszain_si_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'diszain_si_2_0' (3#1) [/home/student1/Downloads/lab2/fratele_lui_gigia/fratele_lui_gigia.runs/synth_1/.Xil/Vivado-27041-admin1-HP-ProDesk-600-G2-SFF/realtime/diszain_si_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'diszain_vio_0_0' [/home/student1/Downloads/lab2/fratele_lui_gigia/fratele_lui_gigia.runs/synth_1/.Xil/Vivado-27041-admin1-HP-ProDesk-600-G2-SFF/realtime/diszain_vio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'diszain_vio_0_0' (4#1) [/home/student1/Downloads/lab2/fratele_lui_gigia/fratele_lui_gigia.runs/synth_1/.Xil/Vivado-27041-admin1-HP-ProDesk-600-G2-SFF/realtime/diszain_vio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'diszain_util_vector_logic_0_0' [/home/student1/Downloads/lab2/fratele_lui_gigia/fratele_lui_gigia.runs/synth_1/.Xil/Vivado-27041-admin1-HP-ProDesk-600-G2-SFF/realtime/diszain_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'diszain_util_vector_logic_0_0' (5#1) [/home/student1/Downloads/lab2/fratele_lui_gigia/fratele_lui_gigia.runs/synth_1/.Xil/Vivado-27041-admin1-HP-ProDesk-600-G2-SFF/realtime/diszain_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'diszain_xor_0_0' [/home/student1/Downloads/lab2/fratele_lui_gigia/fratele_lui_gigia.runs/synth_1/.Xil/Vivado-27041-admin1-HP-ProDesk-600-G2-SFF/realtime/diszain_xor_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'diszain_xor_0_0' (6#1) [/home/student1/Downloads/lab2/fratele_lui_gigia/fratele_lui_gigia.runs/synth_1/.Xil/Vivado-27041-admin1-HP-ProDesk-600-G2-SFF/realtime/diszain_xor_0_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_0'. This will prevent further optimization [/home/student1/Downloads/lab2/fratele_lui_gigia/fratele_lui_gigia.srcs/sources_1/bd/diszain/synth/diszain.v:46]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'xor_0'. This will prevent further optimization [/home/student1/Downloads/lab2/fratele_lui_gigia/fratele_lui_gigia.srcs/sources_1/bd/diszain/synth/diszain.v:53]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'si_1'. This will prevent further optimization [/home/student1/Downloads/lab2/fratele_lui_gigia/fratele_lui_gigia.srcs/sources_1/bd/diszain/synth/diszain.v:34]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'xor_1'. This will prevent further optimization [/home/student1/Downloads/lab2/fratele_lui_gigia/fratele_lui_gigia.srcs/sources_1/bd/diszain/synth/diszain.v:57]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'si_2'. This will prevent further optimization [/home/student1/Downloads/lab2/fratele_lui_gigia/fratele_lui_gigia.srcs/sources_1/bd/diszain/synth/diszain.v:38]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'si_3'. This will prevent further optimization [/home/student1/Downloads/lab2/fratele_lui_gigia/fratele_lui_gigia.srcs/sources_1/bd/diszain/synth/diszain.v:42]
INFO: [Synth 8-6155] done synthesizing module 'diszain' (7#1) [/home/student1/Downloads/lab2/fratele_lui_gigia/fratele_lui_gigia.srcs/sources_1/bd/diszain/synth/diszain.v:13]
INFO: [Synth 8-6155] done synthesizing module 'diszain_wrapper' (8#1) [/home/student1/Downloads/lab2/fratele_lui_gigia/fratele_lui_gigia.srcs/sources_1/bd/diszain/hdl/diszain_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2065.363 ; gain = 265.465 ; free physical = 249 ; free virtual = 6502
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2068.332 ; gain = 268.434 ; free physical = 243 ; free virtual = 6496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2068.332 ; gain = 268.434 ; free physical = 243 ; free virtual = 6496
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2068.332 ; gain = 0.000 ; free physical = 238 ; free virtual = 6491
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/student1/Downloads/lab2/fratele_lui_gigia/fratele_lui_gigia.srcs/sources_1/bd/diszain/ip/diszain_util_vector_logic_0_0/diszain_util_vector_logic_0_0/diszain_util_vector_logic_0_0_in_context.xdc] for cell 'diszain_i/xor_0'
Finished Parsing XDC File [/home/student1/Downloads/lab2/fratele_lui_gigia/fratele_lui_gigia.srcs/sources_1/bd/diszain/ip/diszain_util_vector_logic_0_0/diszain_util_vector_logic_0_0/diszain_util_vector_logic_0_0_in_context.xdc] for cell 'diszain_i/xor_0'
Parsing XDC File [/home/student1/Downloads/lab2/fratele_lui_gigia/fratele_lui_gigia.srcs/sources_1/bd/diszain/ip/diszain_util_vector_logic_0_1/diszain_util_vector_logic_0_1/diszain_util_vector_logic_0_1_in_context.xdc] for cell 'diszain_i/si_1'
Finished Parsing XDC File [/home/student1/Downloads/lab2/fratele_lui_gigia/fratele_lui_gigia.srcs/sources_1/bd/diszain/ip/diszain_util_vector_logic_0_1/diszain_util_vector_logic_0_1/diszain_util_vector_logic_0_1_in_context.xdc] for cell 'diszain_i/si_1'
Parsing XDC File [/home/student1/Downloads/lab2/fratele_lui_gigia/fratele_lui_gigia.srcs/sources_1/bd/diszain/ip/diszain_xor_0_0/diszain_xor_0_0/diszain_util_vector_logic_0_0_in_context.xdc] for cell 'diszain_i/xor_1'
Finished Parsing XDC File [/home/student1/Downloads/lab2/fratele_lui_gigia/fratele_lui_gigia.srcs/sources_1/bd/diszain/ip/diszain_xor_0_0/diszain_xor_0_0/diszain_util_vector_logic_0_0_in_context.xdc] for cell 'diszain_i/xor_1'
Parsing XDC File [/home/student1/Downloads/lab2/fratele_lui_gigia/fratele_lui_gigia.srcs/sources_1/bd/diszain/ip/diszain_si_1_0/diszain_si_1_0/diszain_util_vector_logic_0_1_in_context.xdc] for cell 'diszain_i/si_2'
Finished Parsing XDC File [/home/student1/Downloads/lab2/fratele_lui_gigia/fratele_lui_gigia.srcs/sources_1/bd/diszain/ip/diszain_si_1_0/diszain_si_1_0/diszain_util_vector_logic_0_1_in_context.xdc] for cell 'diszain_i/si_2'
Parsing XDC File [/home/student1/Downloads/lab2/fratele_lui_gigia/fratele_lui_gigia.srcs/sources_1/bd/diszain/ip/diszain_si_2_0/diszain_si_2_0/diszain_si_2_0_in_context.xdc] for cell 'diszain_i/si_3'
Finished Parsing XDC File [/home/student1/Downloads/lab2/fratele_lui_gigia/fratele_lui_gigia.srcs/sources_1/bd/diszain/ip/diszain_si_2_0/diszain_si_2_0/diszain_si_2_0_in_context.xdc] for cell 'diszain_i/si_3'
Parsing XDC File [/home/student1/Downloads/lab2/fratele_lui_gigia/fratele_lui_gigia.srcs/sources_1/bd/diszain/ip/diszain_vio_0_0/diszain_vio_0_0/diszain_vio_0_0_in_context.xdc] for cell 'diszain_i/vio_0'
Finished Parsing XDC File [/home/student1/Downloads/lab2/fratele_lui_gigia/fratele_lui_gigia.srcs/sources_1/bd/diszain/ip/diszain_vio_0_0/diszain_vio_0_0/diszain_vio_0_0_in_context.xdc] for cell 'diszain_i/vio_0'
Parsing XDC File [/home/student1/Downloads/lab2/fratele_lui_gigia/fratele_lui_gigia.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [/home/student1/Downloads/lab2/fratele_lui_gigia/fratele_lui_gigia.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/student1/Downloads/lab2/fratele_lui_gigia/fratele_lui_gigia.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/diszain_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/diszain_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/student1/Downloads/lab2/fratele_lui_gigia/fratele_lui_gigia.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/student1/Downloads/lab2/fratele_lui_gigia/fratele_lui_gigia.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2177.145 ; gain = 0.000 ; free physical = 151 ; free virtual = 6408
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2177.145 ; gain = 0.000 ; free physical = 151 ; free virtual = 6408
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2177.145 ; gain = 377.246 ; free physical = 210 ; free virtual = 6473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2177.145 ; gain = 377.246 ; free physical = 210 ; free virtual = 6473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for diszain_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for diszain_i/xor_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for diszain_i/si_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for diszain_i/xor_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for diszain_i/si_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for diszain_i/si_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for diszain_i/vio_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2177.145 ; gain = 377.246 ; free physical = 210 ; free virtual = 6473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2177.145 ; gain = 377.246 ; free physical = 209 ; free virtual = 6473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2177.145 ; gain = 377.246 ; free physical = 196 ; free virtual = 6463
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2177.145 ; gain = 377.246 ; free physical = 120 ; free virtual = 6331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2177.145 ; gain = 377.246 ; free physical = 120 ; free virtual = 6331
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2177.145 ; gain = 377.246 ; free physical = 144 ; free virtual = 6327
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2177.145 ; gain = 377.246 ; free physical = 141 ; free virtual = 6327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2177.145 ; gain = 377.246 ; free physical = 141 ; free virtual = 6327
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2177.145 ; gain = 377.246 ; free physical = 141 ; free virtual = 6327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2177.145 ; gain = 377.246 ; free physical = 141 ; free virtual = 6327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2177.145 ; gain = 377.246 ; free physical = 141 ; free virtual = 6327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2177.145 ; gain = 377.246 ; free physical = 141 ; free virtual = 6327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |diszain_util_vector_logic_0_1 |         1|
|2     |diszain_si_1_0                |         1|
|3     |diszain_si_2_0                |         1|
|4     |diszain_vio_0_0               |         1|
|5     |diszain_util_vector_logic_0_0 |         1|
|6     |diszain_xor_0_0               |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |diszain_si_1_0                |     1|
|2     |diszain_si_2_0                |     1|
|3     |diszain_util_vector_logic_0_0 |     1|
|4     |diszain_util_vector_logic_0_1 |     1|
|5     |diszain_vio_0_0               |     1|
|6     |diszain_xor_0_0               |     1|
|7     |IBUF                          |     1|
|8     |OBUF                          |     2|
+------+------------------------------+------+

Report Instance Areas: 
+------+------------+--------+------+
|      |Instance    |Module  |Cells |
+------+------------+--------+------+
|1     |top         |        |    11|
|2     |  diszain_i |diszain |     8|
+------+------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2177.145 ; gain = 377.246 ; free physical = 141 ; free virtual = 6327
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2177.145 ; gain = 268.434 ; free physical = 196 ; free virtual = 6382
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2177.145 ; gain = 377.246 ; free physical = 196 ; free virtual = 6382
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2177.145 ; gain = 0.000 ; free physical = 263 ; free virtual = 6450
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2177.145 ; gain = 0.000 ; free physical = 205 ; free virtual = 6392
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2177.145 ; gain = 622.289 ; free physical = 332 ; free virtual = 6520
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2177.145 ; gain = 0.000 ; free physical = 332 ; free virtual = 6520
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/student1/Downloads/lab2/fratele_lui_gigia/fratele_lui_gigia.runs/synth_1/diszain_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file diszain_wrapper_utilization_synth.rpt -pb diszain_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar  4 11:43:43 2020...
