{
  "module_name": "smu13_driver_if_v13_0_0.h",
  "hash_id": "f6d6abeabd510db89fe0fe38080b61a19ab09e2a0ce23fd676703630ad074244",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/pm/swsmu/inc/pmfw_if/smu13_driver_if_v13_0_0.h",
  "human_readable_source": " \n\n#ifndef SMU13_DRIVER_IF_V13_0_0_H\n#define SMU13_DRIVER_IF_V13_0_0_H\n\n#define SMU13_0_0_DRIVER_IF_VERSION 0x3D\n\n\n#define PPTABLE_VERSION 0x2B\n\n#define NUM_GFXCLK_DPM_LEVELS    16\n#define NUM_SOCCLK_DPM_LEVELS    8\n#define NUM_MP0CLK_DPM_LEVELS    2\n#define NUM_DCLK_DPM_LEVELS      8\n#define NUM_VCLK_DPM_LEVELS      8\n#define NUM_DISPCLK_DPM_LEVELS   8\n#define NUM_DPPCLK_DPM_LEVELS    8\n#define NUM_DPREFCLK_DPM_LEVELS  8\n#define NUM_DCFCLK_DPM_LEVELS    8\n#define NUM_DTBCLK_DPM_LEVELS    8\n#define NUM_UCLK_DPM_LEVELS      4\n#define NUM_LINK_LEVELS          3\n#define NUM_FCLK_DPM_LEVELS      8\n#define NUM_OD_FAN_MAX_POINTS    6\n\n\n#define FEATURE_FW_DATA_READ_BIT              0\n#define FEATURE_DPM_GFXCLK_BIT                1\n#define FEATURE_DPM_GFX_POWER_OPTIMIZER_BIT   2\n#define FEATURE_DPM_UCLK_BIT                  3\n#define FEATURE_DPM_FCLK_BIT                  4\n#define FEATURE_DPM_SOCCLK_BIT                5\n#define FEATURE_DPM_MP0CLK_BIT                6\n#define FEATURE_DPM_LINK_BIT                  7\n#define FEATURE_DPM_DCN_BIT                   8\n#define FEATURE_VMEMP_SCALING_BIT             9\n#define FEATURE_VDDIO_MEM_SCALING_BIT         10\n#define FEATURE_DS_GFXCLK_BIT                 11\n#define FEATURE_DS_SOCCLK_BIT                 12\n#define FEATURE_DS_FCLK_BIT                   13\n#define FEATURE_DS_LCLK_BIT                   14\n#define FEATURE_DS_DCFCLK_BIT                 15\n#define FEATURE_DS_UCLK_BIT                   16\n#define FEATURE_GFX_ULV_BIT                   17\n#define FEATURE_FW_DSTATE_BIT                 18\n#define FEATURE_GFXOFF_BIT                    19\n#define FEATURE_BACO_BIT                      20\n#define FEATURE_MM_DPM_BIT                    21\n#define FEATURE_SOC_MPCLK_DS_BIT              22\n#define FEATURE_BACO_MPCLK_DS_BIT             23\n#define FEATURE_THROTTLERS_BIT                24\n#define FEATURE_SMARTSHIFT_BIT                25\n#define FEATURE_GTHR_BIT                      26\n#define FEATURE_ACDC_BIT                      27\n#define FEATURE_VR0HOT_BIT                    28\n#define FEATURE_FW_CTF_BIT                    29\n#define FEATURE_FAN_CONTROL_BIT               30\n#define FEATURE_GFX_DCS_BIT                   31\n#define FEATURE_GFX_READ_MARGIN_BIT           32\n#define FEATURE_LED_DISPLAY_BIT               33\n#define FEATURE_GFXCLK_SPREAD_SPECTRUM_BIT    34\n#define FEATURE_OUT_OF_BAND_MONITOR_BIT       35\n#define FEATURE_OPTIMIZED_VMIN_BIT            36\n#define FEATURE_GFX_IMU_BIT                   37\n#define FEATURE_BOOT_TIME_CAL_BIT             38\n#define FEATURE_GFX_PCC_DFLL_BIT              39\n#define FEATURE_SOC_CG_BIT                    40\n#define FEATURE_DF_CSTATE_BIT                 41\n#define FEATURE_GFX_EDC_BIT                   42\n#define FEATURE_BOOT_POWER_OPT_BIT            43\n#define FEATURE_CLOCK_POWER_DOWN_BYPASS_BIT   44\n#define FEATURE_DS_VCN_BIT                    45\n#define FEATURE_BACO_CG_BIT                   46\n#define FEATURE_MEM_TEMP_READ_BIT             47\n#define FEATURE_ATHUB_MMHUB_PG_BIT            48\n#define FEATURE_SOC_PCC_BIT                   49\n#define FEATURE_EDC_PWRBRK_BIT                50\n#define FEATURE_BOMXCO_SVI3_PROG_BIT          51\n#define FEATURE_SPARE_52_BIT                  52\n#define FEATURE_SPARE_53_BIT                  53\n#define FEATURE_SPARE_54_BIT                  54\n#define FEATURE_SPARE_55_BIT                  55\n#define FEATURE_SPARE_56_BIT                  56\n#define FEATURE_SPARE_57_BIT                  57\n#define FEATURE_SPARE_58_BIT                  58\n#define FEATURE_SPARE_59_BIT                  59\n#define FEATURE_SPARE_60_BIT                  60\n#define FEATURE_SPARE_61_BIT                  61\n#define FEATURE_SPARE_62_BIT                  62\n#define FEATURE_SPARE_63_BIT                  63\n#define NUM_FEATURES                          64\n\n#define ALLOWED_FEATURE_CTRL_DEFAULT 0xFFFFFFFFFFFFFFFFULL\n#define ALLOWED_FEATURE_CTRL_SCPM\t((1 << FEATURE_DPM_GFXCLK_BIT) | \\\n\t\t\t\t\t\t\t\t\t(1 << FEATURE_DPM_GFX_POWER_OPTIMIZER_BIT) | \\\n\t\t\t\t\t\t\t\t\t(1 << FEATURE_DPM_UCLK_BIT) | \\\n\t\t\t\t\t\t\t\t\t(1 << FEATURE_DPM_FCLK_BIT) | \\\n\t\t\t\t\t\t\t\t\t(1 << FEATURE_DPM_SOCCLK_BIT) | \\\n\t\t\t\t\t\t\t\t\t(1 << FEATURE_DPM_MP0CLK_BIT) | \\\n\t\t\t\t\t\t\t\t\t(1 << FEATURE_DPM_LINK_BIT) | \\\n\t\t\t\t\t\t\t\t\t(1 << FEATURE_DPM_DCN_BIT) | \\\n\t\t\t\t\t\t\t\t\t(1 << FEATURE_DS_GFXCLK_BIT) | \\\n\t\t\t\t\t\t\t\t\t(1 << FEATURE_DS_SOCCLK_BIT) | \\\n\t\t\t\t\t\t\t\t\t(1 << FEATURE_DS_FCLK_BIT) | \\\n\t\t\t\t\t\t\t\t\t(1 << FEATURE_DS_LCLK_BIT) | \\\n\t\t\t\t\t\t\t\t\t(1 << FEATURE_DS_DCFCLK_BIT) | \\\n\t\t\t\t\t\t\t\t\t(1 << FEATURE_DS_UCLK_BIT) | \\\n\t\t\t\t\t\t\t\t\t(1ULL << FEATURE_DS_VCN_BIT))\n\n\ntypedef enum {\n  FEATURE_PWR_ALL,\n  FEATURE_PWR_S5,\n  FEATURE_PWR_BACO,\n  FEATURE_PWR_SOC,\n  FEATURE_PWR_GFX,\n  FEATURE_PWR_DOMAIN_COUNT,\n} FEATURE_PWR_DOMAIN_e;\n\n\n\n#define DEBUG_OVERRIDE_DISABLE_VOLT_LINK_VCN_FCLK      0x00000001\n#define DEBUG_OVERRIDE_DISABLE_VOLT_LINK_DCN_FCLK      0x00000002\n#define DEBUG_OVERRIDE_DISABLE_VOLT_LINK_MP0_FCLK      0x00000004\n#define DEBUG_OVERRIDE_DISABLE_VOLT_LINK_VCN_DCFCLK    0x00000008\n#define DEBUG_OVERRIDE_DISABLE_FAST_FCLK_TIMER         0x00000010\n#define DEBUG_OVERRIDE_DISABLE_VCN_PG                  0x00000020\n#define DEBUG_OVERRIDE_DISABLE_FMAX_VMAX               0x00000040\n#define DEBUG_OVERRIDE_DISABLE_IMU_FW_CHECKS           0x00000080\n#define DEBUG_OVERRIDE_DISABLE_D0i2_REENTRY_HSR_TIMER_CHECK 0x00000100\n#define DEBUG_OVERRIDE_DISABLE_DFLL                    0x00000200\n#define DEBUG_OVERRIDE_ENABLE_RLC_VF_BRINGUP_MODE      0x00000400\n#define DEBUG_OVERRIDE_DFLL_MASTER_MODE                0x00000800\n#define DEBUG_OVERRIDE_ENABLE_PROFILING_MODE           0x00001000\n\n\n#define VR_MAPPING_VR_SELECT_MASK  0x01\n#define VR_MAPPING_VR_SELECT_SHIFT 0x00\n\n#define VR_MAPPING_PLANE_SELECT_MASK  0x02\n#define VR_MAPPING_PLANE_SELECT_SHIFT 0x01\n\n\n#define PSI_SEL_VR0_PLANE0_PSI0  0x01\n#define PSI_SEL_VR0_PLANE0_PSI1  0x02\n#define PSI_SEL_VR0_PLANE1_PSI0  0x04\n#define PSI_SEL_VR0_PLANE1_PSI1  0x08\n#define PSI_SEL_VR1_PLANE0_PSI0  0x10\n#define PSI_SEL_VR1_PLANE0_PSI1  0x20\n#define PSI_SEL_VR1_PLANE1_PSI0  0x40\n#define PSI_SEL_VR1_PLANE1_PSI1  0x80\n\ntypedef enum {\n  SVI_PSI_0, \n  SVI_PSI_1, \n  SVI_PSI_2, \n  SVI_PSI_3, \n  SVI_PSI_4, \n  SVI_PSI_5, \n  SVI_PSI_6, \n  SVI_PSI_7, \n} SVI_PSI_e;\n\n\n#define THROTTLER_TEMP_EDGE_BIT        0\n#define THROTTLER_TEMP_HOTSPOT_BIT     1\n#define THROTTLER_TEMP_HOTSPOT_G_BIT   2\n#define THROTTLER_TEMP_HOTSPOT_M_BIT   3\n#define THROTTLER_TEMP_MEM_BIT         4\n#define THROTTLER_TEMP_VR_GFX_BIT      5\n#define THROTTLER_TEMP_VR_MEM0_BIT     6\n#define THROTTLER_TEMP_VR_MEM1_BIT     7\n#define THROTTLER_TEMP_VR_SOC_BIT      8\n#define THROTTLER_TEMP_VR_U_BIT        9\n#define THROTTLER_TEMP_LIQUID0_BIT     10\n#define THROTTLER_TEMP_LIQUID1_BIT     11\n#define THROTTLER_TEMP_PLX_BIT         12\n#define THROTTLER_TDC_GFX_BIT          13\n#define THROTTLER_TDC_SOC_BIT          14\n#define THROTTLER_TDC_U_BIT            15\n#define THROTTLER_PPT0_BIT             16\n#define THROTTLER_PPT1_BIT             17\n#define THROTTLER_PPT2_BIT             18\n#define THROTTLER_PPT3_BIT             19\n#define THROTTLER_FIT_BIT              20\n#define THROTTLER_GFX_APCC_PLUS_BIT    21\n#define THROTTLER_COUNT                22\n\n\n#define FW_DSTATE_SOC_ULV_BIT               0\n#define FW_DSTATE_G6_HSR_BIT                1\n#define FW_DSTATE_G6_PHY_VMEMP_OFF_BIT      2\n#define FW_DSTATE_SMN_DS_BIT                3\n#define FW_DSTATE_MP1_WHISPER_MODE_BIT      4\n#define FW_DSTATE_SOC_LIV_MIN_BIT           5\n#define FW_DSTATE_SOC_PLL_PWRDN_BIT         6\n#define FW_DSTATE_MEM_PLL_PWRDN_BIT         7\n#define FW_DSTATE_MALL_ALLOC_BIT            8\n#define FW_DSTATE_MEM_PSI_BIT               9\n#define FW_DSTATE_HSR_NON_STROBE_BIT        10\n#define FW_DSTATE_MP0_ENTER_WFI_BIT         11\n#define FW_DSTATE_U_ULV_BIT                 12\n#define FW_DSTATE_MALL_FLUSH_BIT            13\n#define FW_DSTATE_SOC_PSI_BIT               14\n#define FW_DSTATE_U_PSI_BIT                 15\n#define FW_DSTATE_UCP_DS_BIT                16\n#define FW_DSTATE_CSRCLK_DS_BIT             17\n#define FW_DSTATE_MMHUB_INTERLOCK_BIT       18\n#define FW_DSTATE_D0i3_2_QUIET_FW_BIT       19\n#define FW_DSTATE_CLDO_PRG_BIT              20\n#define FW_DSTATE_DF_PLL_PWRDN_BIT          21\n#define FW_DSTATE_U_LOW_PWR_MODE_EN_BIT     22\n#define FW_DSTATE_GFX_PSI6_BIT              23\n#define FW_DSTATE_GFX_VR_PWR_STAGE_BIT      24\n\n\n#define LED_DISPLAY_GFX_DPM_BIT            0\n#define LED_DISPLAY_PCIE_BIT               1\n#define LED_DISPLAY_ERROR_BIT              2\n\n\n#define MEM_TEMP_READ_OUT_OF_BAND_BIT          0\n#define MEM_TEMP_READ_IN_BAND_REFRESH_BIT      1\n#define MEM_TEMP_READ_IN_BAND_DUMMY_PSTATE_BIT 2\n\ntypedef enum {\n  SMARTSHIFT_VERSION_1,\n  SMARTSHIFT_VERSION_2,\n  SMARTSHIFT_VERSION_3,\n} SMARTSHIFT_VERSION_e;\n\ntypedef enum {\n  FOPT_CALC_AC_CALC_DC,\n  FOPT_PPTABLE_AC_CALC_DC,\n  FOPT_CALC_AC_PPTABLE_DC,\n  FOPT_PPTABLE_AC_PPTABLE_DC,\n} FOPT_CALC_e;\n\ntypedef enum {\n  DRAM_BIT_WIDTH_DISABLED = 0,\n  DRAM_BIT_WIDTH_X_8 = 8,\n  DRAM_BIT_WIDTH_X_16 = 16,\n  DRAM_BIT_WIDTH_X_32 = 32,\n  DRAM_BIT_WIDTH_X_64 = 64,\n  DRAM_BIT_WIDTH_X_128 = 128,\n  DRAM_BIT_WIDTH_COUNT,\n} DRAM_BIT_WIDTH_TYPE_e;\n\n\n#define NUM_I2C_CONTROLLERS                8\n\n#define I2C_CONTROLLER_ENABLED             1\n#define I2C_CONTROLLER_DISABLED            0\n\n#define MAX_SW_I2C_COMMANDS                24\n\ntypedef enum {\n  I2C_CONTROLLER_PORT_0 = 0,  \n  I2C_CONTROLLER_PORT_1 = 1,  \n  I2C_CONTROLLER_PORT_COUNT,\n} I2cControllerPort_e;\n\ntypedef enum {\n\tI2C_CONTROLLER_NAME_VR_GFX = 0,\n\tI2C_CONTROLLER_NAME_VR_SOC,\n\tI2C_CONTROLLER_NAME_VR_VMEMP,\n\tI2C_CONTROLLER_NAME_VR_VDDIO,\n\tI2C_CONTROLLER_NAME_LIQUID0,\n\tI2C_CONTROLLER_NAME_LIQUID1,\n\tI2C_CONTROLLER_NAME_PLX,\n\tI2C_CONTROLLER_NAME_FAN_INTAKE,\n\tI2C_CONTROLLER_NAME_COUNT,\n} I2cControllerName_e;\n\ntypedef enum {\n  I2C_CONTROLLER_THROTTLER_TYPE_NONE = 0,\n  I2C_CONTROLLER_THROTTLER_VR_GFX,\n  I2C_CONTROLLER_THROTTLER_VR_SOC,\n  I2C_CONTROLLER_THROTTLER_VR_VMEMP,\n  I2C_CONTROLLER_THROTTLER_VR_VDDIO,\n  I2C_CONTROLLER_THROTTLER_LIQUID0,\n  I2C_CONTROLLER_THROTTLER_LIQUID1,\n  I2C_CONTROLLER_THROTTLER_PLX,\n  I2C_CONTROLLER_THROTTLER_FAN_INTAKE,\n  I2C_CONTROLLER_THROTTLER_INA3221,\n  I2C_CONTROLLER_THROTTLER_COUNT,\n} I2cControllerThrottler_e;\n\ntypedef enum {\n\tI2C_CONTROLLER_PROTOCOL_VR_XPDE132G5,\n\tI2C_CONTROLLER_PROTOCOL_VR_IR35217,\n\tI2C_CONTROLLER_PROTOCOL_TMP_MAX31875,\n\tI2C_CONTROLLER_PROTOCOL_INA3221,\n\tI2C_CONTROLLER_PROTOCOL_TMP_MAX6604,\n\tI2C_CONTROLLER_PROTOCOL_COUNT,\n} I2cControllerProtocol_e;\n\ntypedef struct {\n  uint8_t   Enabled;\n  uint8_t   Speed;\n  uint8_t   SlaveAddress;\n  uint8_t   ControllerPort;\n  uint8_t   ControllerName;\n  uint8_t   ThermalThrotter;\n  uint8_t   I2cProtocol;\n  uint8_t   PaddingConfig;\n} I2cControllerConfig_t;\n\ntypedef enum {\n  I2C_PORT_SVD_SCL = 0,\n  I2C_PORT_GPIO,\n} I2cPort_e;\n\ntypedef enum {\n  I2C_SPEED_FAST_50K = 0,      \n  I2C_SPEED_FAST_100K,         \n  I2C_SPEED_FAST_400K,         \n  I2C_SPEED_FAST_PLUS_1M,      \n  I2C_SPEED_HIGH_1M,           \n  I2C_SPEED_HIGH_2M,           \n  I2C_SPEED_COUNT,\n} I2cSpeed_e;\n\ntypedef enum {\n  I2C_CMD_READ = 0,\n  I2C_CMD_WRITE,\n  I2C_CMD_COUNT,\n} I2cCmdType_e;\n\n#define CMDCONFIG_STOP_BIT             0\n#define CMDCONFIG_RESTART_BIT          1\n#define CMDCONFIG_READWRITE_BIT        2 \n\n#define CMDCONFIG_STOP_MASK           (1 << CMDCONFIG_STOP_BIT)\n#define CMDCONFIG_RESTART_MASK        (1 << CMDCONFIG_RESTART_BIT)\n#define CMDCONFIG_READWRITE_MASK      (1 << CMDCONFIG_READWRITE_BIT)\n\ntypedef struct {\n  uint8_t ReadWriteData;  \n  uint8_t CmdConfig; \n} SwI2cCmd_t; \n\ntypedef struct {\n  uint8_t     I2CcontrollerPort; \n  uint8_t     I2CSpeed;          \n  uint8_t     SlaveAddress;      \n  uint8_t     NumCmds;           \n\n  SwI2cCmd_t  SwI2cCmds[MAX_SW_I2C_COMMANDS];\n} SwI2cRequest_t; \n\ntypedef struct {\n  SwI2cRequest_t SwI2cRequest;\n\n  uint32_t Spare[8];\n  uint32_t MmHubPadding[8]; \n} SwI2cRequestExternal_t;\n\ntypedef struct {\n  uint64_t mca_umc_status;\n  uint64_t mca_umc_addr;\n\n  uint16_t ce_count_lo_chip;\n  uint16_t ce_count_hi_chip;\n\n  uint32_t eccPadding;\n} EccInfo_t;\n\ntypedef struct {\n  EccInfo_t  EccInfo[24];\n} EccInfoTable_t;\n\n\ntypedef enum {\n  BACO_SEQUENCE,\n  MSR_SEQUENCE,\n  BAMACO_SEQUENCE,\n  ULPS_SEQUENCE,\n  D3HOT_SEQUENCE_COUNT,\n} D3HOTSequence_e;\n\n\ntypedef enum {\n  PG_DYNAMIC_MODE = 0,\n  PG_STATIC_MODE,\n} PowerGatingMode_e;\n\n\ntypedef enum {\n  PG_POWER_DOWN = 0,\n  PG_POWER_UP,\n} PowerGatingSettings_e;\n\ntypedef struct {\n  uint32_t a;  \n  uint32_t b;  \n  uint32_t c;  \n} QuadraticInt_t;\n\ntypedef struct {\n  uint32_t m;  \n  uint32_t b;  \n} LinearInt_t;\n\ntypedef struct {\n  uint32_t a;  \n  uint32_t b;  \n  uint32_t c;  \n} DroopInt_t;\n\ntypedef enum {\n  DCS_ARCH_DISABLED,\n  DCS_ARCH_FADCS,\n  DCS_ARCH_ASYNC,\n} DCS_ARCH_e;\n\n\ntypedef enum {\n  PPCLK_GFXCLK = 0,\n  PPCLK_SOCCLK,\n  PPCLK_UCLK,\n  PPCLK_FCLK,\n  PPCLK_DCLK_0,\n  PPCLK_VCLK_0,\n  PPCLK_DCLK_1,\n  PPCLK_VCLK_1,\n  PPCLK_DISPCLK,\n  PPCLK_DPPCLK,\n  PPCLK_DPREFCLK,\n  PPCLK_DCFCLK,\n  PPCLK_DTBCLK,\n  PPCLK_COUNT,\n} PPCLK_e;\n\ntypedef enum {\n  VOLTAGE_MODE_PPTABLE = 0,\n  VOLTAGE_MODE_FUSES,\n  VOLTAGE_MODE_COUNT,\n} VOLTAGE_MODE_e;\n\n\ntypedef enum {\n  AVFS_VOLTAGE_GFX = 0,\n  AVFS_VOLTAGE_SOC,\n  AVFS_VOLTAGE_COUNT,\n} AVFS_VOLTAGE_TYPE_e;\n\ntypedef enum {\n  AVFS_TEMP_COLD = 0,\n  AVFS_TEMP_HOT,\n  AVFS_TEMP_COUNT,\n} AVFS_TEMP_e;\n\ntypedef enum {\n  AVFS_D_G,\n  AVFS_D_M_B,\n  AVFS_D_M_S,\n  AVFS_D_COUNT,\n} AVFS_D_e;\n\ntypedef enum {\n  UCLK_DIV_BY_1 = 0,\n  UCLK_DIV_BY_2,\n  UCLK_DIV_BY_4,\n  UCLK_DIV_BY_8,\n} UCLK_DIV_e;\n\ntypedef enum {\n  GPIO_INT_POLARITY_ACTIVE_LOW = 0,\n  GPIO_INT_POLARITY_ACTIVE_HIGH,\n} GpioIntPolarity_e;\n\ntypedef enum {\n  PWR_CONFIG_TDP = 0,\n  PWR_CONFIG_TGP,\n  PWR_CONFIG_TCP_ESTIMATED,\n  PWR_CONFIG_TCP_MEASURED,\n} PwrConfig_e;\n\ntypedef struct {\n  uint8_t        Padding;\n  uint8_t        SnapToDiscrete;      \n  uint8_t        NumDiscreteLevels;   \n  uint8_t        CalculateFopt;       \n  LinearInt_t    ConversionToAvfsClk; \n  uint32_t       Padding3[3];\n  uint16_t       Padding4;\n  uint16_t       FoptimalDc;          \n  uint16_t       FoptimalAc;          \n  uint16_t       Padding2;\n} DpmDescriptor_t;\n\ntypedef enum  {\n  PPT_THROTTLER_PPT0,\n  PPT_THROTTLER_PPT1,\n  PPT_THROTTLER_PPT2,\n  PPT_THROTTLER_PPT3,\n  PPT_THROTTLER_COUNT\n} PPT_THROTTLER_e;\n\ntypedef enum  {\n  TEMP_EDGE,\n  TEMP_HOTSPOT,\n  TEMP_HOTSPOT_G,\n  TEMP_HOTSPOT_M,\n  TEMP_MEM,\n  TEMP_VR_GFX,\n  TEMP_VR_MEM0,\n  TEMP_VR_MEM1,\n  TEMP_VR_SOC,\n  TEMP_VR_U,\n  TEMP_LIQUID0,\n  TEMP_LIQUID1,\n  TEMP_PLX,\n  TEMP_COUNT,\n} TEMP_e;\n\ntypedef enum {\n  TDC_THROTTLER_GFX,\n  TDC_THROTTLER_SOC,\n  TDC_THROTTLER_U,\n  TDC_THROTTLER_COUNT\n} TDC_THROTTLER_e;\n\ntypedef enum {\n  SVI_PLANE_GFX,\n  SVI_PLANE_SOC,\n  SVI_PLANE_VMEMP,\n  SVI_PLANE_VDDIO_MEM,\n  SVI_PLANE_U,\n  SVI_PLANE_COUNT,\n} SVI_PLANE_e;\n\ntypedef enum {\n  PMFW_VOLT_PLANE_GFX,\n  PMFW_VOLT_PLANE_SOC,\n  PMFW_VOLT_PLANE_COUNT\n} PMFW_VOLT_PLANE_e;\n\ntypedef enum {\n  CUSTOMER_VARIANT_ROW,\n  CUSTOMER_VARIANT_FALCON,\n  CUSTOMER_VARIANT_COUNT,\n} CUSTOMER_VARIANT_e;\n\ntypedef enum {\n  POWER_SOURCE_AC,\n  POWER_SOURCE_DC,\n  POWER_SOURCE_COUNT,\n} POWER_SOURCE_e;\n\ntypedef enum {\n  MEM_VENDOR_PLACEHOLDER0,\n  MEM_VENDOR_SAMSUNG,\n  MEM_VENDOR_INFINEON,\n  MEM_VENDOR_ELPIDA,\n  MEM_VENDOR_ETRON,\n  MEM_VENDOR_NANYA,\n  MEM_VENDOR_HYNIX,\n  MEM_VENDOR_MOSEL,\n  MEM_VENDOR_WINBOND,\n  MEM_VENDOR_ESMT,\n  MEM_VENDOR_PLACEHOLDER1,\n  MEM_VENDOR_PLACEHOLDER2,\n  MEM_VENDOR_PLACEHOLDER3,\n  MEM_VENDOR_PLACEHOLDER4,\n  MEM_VENDOR_PLACEHOLDER5,\n  MEM_VENDOR_MICRON,\n  MEM_VENDOR_COUNT,\n} MEM_VENDOR_e;\n\ntypedef enum {\n  PP_GRTAVFS_HW_CPO_CTL_ZONE0,\n  PP_GRTAVFS_HW_CPO_CTL_ZONE1,\n  PP_GRTAVFS_HW_CPO_CTL_ZONE2,\n  PP_GRTAVFS_HW_CPO_CTL_ZONE3,\n  PP_GRTAVFS_HW_CPO_CTL_ZONE4,\n  PP_GRTAVFS_HW_CPO_EN_0_31_ZONE0,\n  PP_GRTAVFS_HW_CPO_EN_32_63_ZONE0,\n  PP_GRTAVFS_HW_CPO_EN_0_31_ZONE1,\n  PP_GRTAVFS_HW_CPO_EN_32_63_ZONE1,\n  PP_GRTAVFS_HW_CPO_EN_0_31_ZONE2,\n  PP_GRTAVFS_HW_CPO_EN_32_63_ZONE2,\n  PP_GRTAVFS_HW_CPO_EN_0_31_ZONE3,\n  PP_GRTAVFS_HW_CPO_EN_32_63_ZONE3,\n  PP_GRTAVFS_HW_CPO_EN_0_31_ZONE4,\n  PP_GRTAVFS_HW_CPO_EN_32_63_ZONE4,\n  PP_GRTAVFS_HW_ZONE0_VF,\n  PP_GRTAVFS_HW_ZONE1_VF1,\n  PP_GRTAVFS_HW_ZONE2_VF2,\n  PP_GRTAVFS_HW_ZONE3_VF3,\n  PP_GRTAVFS_HW_VOLTAGE_GB,\n  PP_GRTAVFS_HW_CPOSCALINGCTRL_ZONE0,\n  PP_GRTAVFS_HW_CPOSCALINGCTRL_ZONE1,\n  PP_GRTAVFS_HW_CPOSCALINGCTRL_ZONE2,\n  PP_GRTAVFS_HW_CPOSCALINGCTRL_ZONE3,\n  PP_GRTAVFS_HW_CPOSCALINGCTRL_ZONE4,\n  PP_GRTAVFS_HW_RESERVED_0,\n  PP_GRTAVFS_HW_RESERVED_1,\n  PP_GRTAVFS_HW_RESERVED_2,\n  PP_GRTAVFS_HW_RESERVED_3,\n  PP_GRTAVFS_HW_RESERVED_4,\n  PP_GRTAVFS_HW_RESERVED_5,\n  PP_GRTAVFS_HW_RESERVED_6,\n  PP_GRTAVFS_HW_FUSE_COUNT,\n} PP_GRTAVFS_HW_FUSE_e;\n\ntypedef enum {\n  PP_GRTAVFS_FW_COMMON_PPVMIN_Z1_HOT_T0,\n  PP_GRTAVFS_FW_COMMON_PPVMIN_Z1_COLD_T0,\n  PP_GRTAVFS_FW_COMMON_PPVMIN_Z2_HOT_T0,\n  PP_GRTAVFS_FW_COMMON_PPVMIN_Z2_COLD_T0,\n  PP_GRTAVFS_FW_COMMON_PPVMIN_Z3_HOT_T0,\n  PP_GRTAVFS_FW_COMMON_PPVMIN_Z3_COLD_T0,\n  PP_GRTAVFS_FW_COMMON_PPVMIN_Z4_HOT_T0,\n  PP_GRTAVFS_FW_COMMON_PPVMIN_Z4_COLD_T0,\n  PP_GRTAVFS_FW_COMMON_SRAM_RM_Z0,\n  PP_GRTAVFS_FW_COMMON_SRAM_RM_Z1,\n  PP_GRTAVFS_FW_COMMON_SRAM_RM_Z2,\n  PP_GRTAVFS_FW_COMMON_SRAM_RM_Z3,\n  PP_GRTAVFS_FW_COMMON_SRAM_RM_Z4,\n  PP_GRTAVFS_FW_COMMON_FUSE_COUNT,\n} PP_GRTAVFS_FW_COMMON_FUSE_e;\n\ntypedef enum {\n  PP_GRTAVFS_FW_SEP_FUSE_GB1_PWL_VOLTAGE_NEG_1,\n  PP_GRTAVFS_FW_SEP_FUSE_GB1_PWL_VOLTAGE_0,\n  PP_GRTAVFS_FW_SEP_FUSE_GB1_PWL_VOLTAGE_1,\n  PP_GRTAVFS_FW_SEP_FUSE_GB1_PWL_VOLTAGE_2,\n  PP_GRTAVFS_FW_SEP_FUSE_GB1_PWL_VOLTAGE_3,\n  PP_GRTAVFS_FW_SEP_FUSE_GB1_PWL_VOLTAGE_4,\n  PP_GRTAVFS_FW_SEP_FUSE_GB2_PWL_VOLTAGE_NEG_1,\n  PP_GRTAVFS_FW_SEP_FUSE_GB2_PWL_VOLTAGE_0,\n  PP_GRTAVFS_FW_SEP_FUSE_GB2_PWL_VOLTAGE_1,\n  PP_GRTAVFS_FW_SEP_FUSE_GB2_PWL_VOLTAGE_2,\n  PP_GRTAVFS_FW_SEP_FUSE_GB2_PWL_VOLTAGE_3,\n  PP_GRTAVFS_FW_SEP_FUSE_GB2_PWL_VOLTAGE_4,\n  PP_GRTAVFS_FW_SEP_FUSE_VF_NEG_1_FREQUENCY,\n  PP_GRTAVFS_FW_SEP_FUSE_VF4_FREQUENCY,\n  PP_GRTAVFS_FW_SEP_FUSE_FREQUENCY_TO_COUNT_SCALER_0,\n  PP_GRTAVFS_FW_SEP_FUSE_FREQUENCY_TO_COUNT_SCALER_1,\n  PP_GRTAVFS_FW_SEP_FUSE_FREQUENCY_TO_COUNT_SCALER_2,\n  PP_GRTAVFS_FW_SEP_FUSE_FREQUENCY_TO_COUNT_SCALER_3,\n  PP_GRTAVFS_FW_SEP_FUSE_FREQUENCY_TO_COUNT_SCALER_4,\n  PP_GRTAVFS_FW_SEP_FUSE_COUNT,\n} PP_GRTAVFS_FW_SEP_FUSE_e;\n\n#define PP_NUM_RTAVFS_PWL_ZONES 5\n\n#define PP_OD_FEATURE_GFX_VF_CURVE_BIT  0\n#define PP_OD_FEATURE_PPT_BIT       2\n#define PP_OD_FEATURE_FAN_CURVE_BIT 3\n#define PP_OD_FEATURE_GFXCLK_BIT      7\n#define PP_OD_FEATURE_UCLK_BIT      8\n#define PP_OD_FEATURE_ZERO_FAN_BIT      9\n#define PP_OD_FEATURE_TEMPERATURE_BIT 10\n#define PP_OD_FEATURE_COUNT 13\n\n\n\ntypedef struct {\n  int8_t   Offset; \n  uint8_t  Padding;\n  uint16_t MaxCurrent; \n} SviTelemetryScale_t;\n\n#define PP_NUM_OD_VF_CURVE_POINTS PP_NUM_RTAVFS_PWL_ZONES + 1\n\ntypedef enum {\n\tFAN_MODE_AUTO = 0,\n\tFAN_MODE_MANUAL_LINEAR,\n} FanMode_e;\n\ntypedef struct {\n  uint32_t FeatureCtrlMask;\n\n  \n  int16_t                VoltageOffsetPerZoneBoundary[PP_NUM_OD_VF_CURVE_POINTS];\n\n  uint32_t               Reserved;\n\n  \n  int16_t                GfxclkFmin;           \n  int16_t                GfxclkFmax;           \n  uint16_t               UclkFmin;             \n  uint16_t               UclkFmax;             \n\n  \n  int16_t                Ppt;         \n  int16_t                Tdc;\n\n  \n  uint8_t                FanLinearPwmPoints[NUM_OD_FAN_MAX_POINTS];\n  uint8_t                FanLinearTempPoints[NUM_OD_FAN_MAX_POINTS];\n  uint16_t               FanMinimumPwm;\n  uint16_t               AcousticTargetRpmThreshold;\n  uint16_t               AcousticLimitRpmThreshold;\n  uint16_t               FanTargetTemperature; \n  uint8_t                FanZeroRpmEnable;\n  uint8_t                FanZeroRpmStopTemp;\n  uint8_t                FanMode;\n  uint8_t                MaxOpTemp;\n\n  uint32_t               Spare[13];\n  uint32_t               MmHubPadding[8]; \n} OverDriveTable_t;\n\ntypedef struct {\n  OverDriveTable_t OverDriveTable;\n\n} OverDriveTableExternal_t;\n\ntypedef struct {\n  uint32_t FeatureCtrlMask;\n\n  int16_t VoltageOffsetPerZoneBoundary;\n  uint16_t               Reserved1;\n\n  uint16_t               Reserved2;\n\n  int16_t               GfxclkFmin;           \n  int16_t               GfxclkFmax;           \n  uint16_t               UclkFmin;             \n  uint16_t               UclkFmax;             \n\n  \n  int16_t                Ppt;         \n  int16_t                Tdc;\n\n  uint8_t                FanLinearPwmPoints;\n  uint8_t                FanLinearTempPoints;\n  uint16_t               FanMinimumPwm;\n  uint16_t               AcousticTargetRpmThreshold;\n  uint16_t               AcousticLimitRpmThreshold;\n  uint16_t               FanTargetTemperature; \n  uint8_t                FanZeroRpmEnable;\n  uint8_t                FanZeroRpmStopTemp;\n  uint8_t                FanMode;\n  uint8_t                MaxOpTemp;\n\n  uint32_t               Spare[13];\n\n} OverDriveLimits_t;\n\n\ntypedef enum {\n  BOARD_GPIO_SMUIO_0,\n  BOARD_GPIO_SMUIO_1,\n  BOARD_GPIO_SMUIO_2,\n  BOARD_GPIO_SMUIO_3,\n  BOARD_GPIO_SMUIO_4,\n  BOARD_GPIO_SMUIO_5,\n  BOARD_GPIO_SMUIO_6,\n  BOARD_GPIO_SMUIO_7,\n  BOARD_GPIO_SMUIO_8,\n  BOARD_GPIO_SMUIO_9,\n  BOARD_GPIO_SMUIO_10,\n  BOARD_GPIO_SMUIO_11,\n  BOARD_GPIO_SMUIO_12,\n  BOARD_GPIO_SMUIO_13,\n  BOARD_GPIO_SMUIO_14,\n  BOARD_GPIO_SMUIO_15,\n  BOARD_GPIO_SMUIO_16,\n  BOARD_GPIO_SMUIO_17,\n  BOARD_GPIO_SMUIO_18,\n  BOARD_GPIO_SMUIO_19,\n  BOARD_GPIO_SMUIO_20,\n  BOARD_GPIO_SMUIO_21,\n  BOARD_GPIO_SMUIO_22,\n  BOARD_GPIO_SMUIO_23,\n  BOARD_GPIO_SMUIO_24,\n  BOARD_GPIO_SMUIO_25,\n  BOARD_GPIO_SMUIO_26,\n  BOARD_GPIO_SMUIO_27,\n  BOARD_GPIO_SMUIO_28,\n  BOARD_GPIO_SMUIO_29,\n  BOARD_GPIO_SMUIO_30,\n  BOARD_GPIO_SMUIO_31,\n  MAX_BOARD_GPIO_SMUIO_NUM,\n  BOARD_GPIO_DC_GEN_A,\n  BOARD_GPIO_DC_GEN_B,\n  BOARD_GPIO_DC_GEN_C,\n  BOARD_GPIO_DC_GEN_D,\n  BOARD_GPIO_DC_GEN_E,\n  BOARD_GPIO_DC_GEN_F,\n  BOARD_GPIO_DC_GEN_G,\n  BOARD_GPIO_DC_GENLK_CLK,\n  BOARD_GPIO_DC_GENLK_VSYNC,\n  BOARD_GPIO_DC_SWAPLOCK_A,\n  BOARD_GPIO_DC_SWAPLOCK_B,\n} BOARD_GPIO_TYPE_e;\n\n#define INVALID_BOARD_GPIO 0xFF\n\n#define MARKETING_BASE_CLOCKS         0\n#define MARKETING_GAME_CLOCKS         1\n#define MARKETING_BOOST_CLOCKS        2\n\ntypedef struct {\n  \n  uint16_t InitGfxclk_bypass;\n  uint16_t InitSocclk;\n  uint16_t InitMp0clk;\n  uint16_t InitMpioclk;\n  uint16_t InitSmnclk;\n  uint16_t InitUcpclk;\n  uint16_t InitCsrclk;\n  \n\n  uint16_t InitDprefclk;\n  uint16_t InitDcfclk;\n  uint16_t InitDtbclk;\n  \n  uint16_t InitDclk; \n  uint16_t InitVclk;\n  \n  uint16_t InitUsbdfsclk;\n  uint16_t InitMp1clk;\n  uint16_t InitLclk;\n  uint16_t InitBaco400clk_bypass;\n  uint16_t InitBaco1200clk_bypass;\n  uint16_t InitBaco700clk_bypass;\n  \n  uint16_t InitFclk;\n  \n  uint16_t InitGfxclk_clkb;\n\n  \n  uint8_t InitUclkDPMState;    \n\n  uint8_t Padding[3];\n\n  uint32_t InitVcoFreqPll0;\n  uint32_t InitVcoFreqPll1;\n  uint32_t InitVcoFreqPll2;\n  uint32_t InitVcoFreqPll3;\n  uint32_t InitVcoFreqPll4;\n  uint32_t InitVcoFreqPll5;\n  uint32_t InitVcoFreqPll6;\n\n  \n  uint16_t InitGfx;     \n  uint16_t InitSoc;     \n  uint16_t InitU; \n\n  uint16_t Padding2;\n\n  uint32_t Spare[8];\n\n} BootValues_t;\n\n\ntypedef struct {\n   uint16_t Power[PPT_THROTTLER_COUNT][POWER_SOURCE_COUNT]; \n  uint16_t Tdc[TDC_THROTTLER_COUNT];             \n\n  uint16_t Temperature[TEMP_COUNT]; \n\n  uint8_t  PwmLimitMin;\n  uint8_t  PwmLimitMax;\n  uint8_t  FanTargetTemperature;\n  uint8_t  Spare1[1];\n\n  uint16_t AcousticTargetRpmThresholdMin;\n  uint16_t AcousticTargetRpmThresholdMax;\n\n  uint16_t AcousticLimitRpmThresholdMin;\n  uint16_t AcousticLimitRpmThresholdMax;\n\n  uint16_t  PccLimitMin;\n  uint16_t  PccLimitMax;\n\n  uint16_t  FanStopTempMin;\n  uint16_t  FanStopTempMax;\n  uint16_t  FanStartTempMin;\n  uint16_t  FanStartTempMax;\n\n  uint16_t  PowerMinPpt0[POWER_SOURCE_COUNT];\n  uint32_t Spare[11];\n\n} MsgLimits_t;\n\ntypedef struct {\n  uint16_t BaseClockAc;\n  uint16_t GameClockAc;\n  uint16_t BoostClockAc;\n  uint16_t BaseClockDc;\n  uint16_t GameClockDc;\n  uint16_t BoostClockDc;\n\n  uint32_t Reserved[4];\n} DriverReportedClocks_t;\n\ntypedef struct {\n  uint8_t           DcBtcEnabled;\n  uint8_t           Padding[3];\n\n  uint16_t          DcTol;            \n  uint16_t          DcBtcGb;       \n\n  uint16_t          DcBtcMin;       \n  uint16_t          DcBtcMax;       \n\n  LinearInt_t       DcBtcGbScalar;\n\n} AvfsDcBtcParams_t;\n\ntypedef struct {\n  uint16_t       AvfsTemp[AVFS_TEMP_COUNT]; \n  uint16_t      VftFMin;  \n  uint16_t      VInversion; \n  QuadraticInt_t qVft[AVFS_TEMP_COUNT];\n  QuadraticInt_t qAvfsGb;\n  QuadraticInt_t qAvfsGb2;\n} AvfsFuseOverride_t;\n\ntypedef struct {\n  \n\n  uint32_t Version; \n\n  \n  uint32_t FeaturesToRun[NUM_FEATURES / 32]; \n\n  \n  uint8_t      TotalPowerConfig;    \n  uint8_t      CustomerVariant; \n  uint8_t      MemoryTemperatureTypeMask; \n  uint8_t      SmartShiftVersion; \n\n  \n  uint16_t SocketPowerLimitAc[PPT_THROTTLER_COUNT]; \n  uint16_t SocketPowerLimitDc[PPT_THROTTLER_COUNT];  \n\n  uint16_t SocketPowerLimitSmartShift2; \n\n  \n  \n  uint8_t  EnableLegacyPptLimit;\n  uint8_t  UseInputTelemetry; \n  uint8_t  SmartShiftMinReportedPptinDcs; \n\n  uint8_t  PaddingPpt[1];\n\n  uint16_t VrTdcLimit[TDC_THROTTLER_COUNT];             \n\n  uint16_t PlatformTdcLimit[TDC_THROTTLER_COUNT];             \n\n  uint16_t TemperatureLimit[TEMP_COUNT]; \n\n  uint16_t HwCtfTempLimit; \n\n  uint16_t PaddingInfra;\n\n  \n  uint32_t FitControllerFailureRateLimit; \n  \n  uint32_t FitControllerGfxDutyCycle; \n  \n  uint32_t FitControllerSocDutyCycle; \n\n  \n  uint32_t FitControllerSocOffset;  \n\n  uint32_t     GfxApccPlusResidencyLimit; \n\n  \n  uint32_t ThrottlerControlMask;   \n\n  \n  uint32_t FwDStateMask;           \n\n  \n  uint16_t  UlvVoltageOffset[PMFW_VOLT_PLANE_COUNT]; \n\n  uint16_t     UlvVoltageOffsetU; \n  uint16_t     DeepUlvVoltageOffsetSoc;        \n\n  \n  uint16_t     DefaultMaxVoltage[PMFW_VOLT_PLANE_COUNT]; \n  uint16_t     BoostMaxVoltage[PMFW_VOLT_PLANE_COUNT]; \n\n  \n  int16_t         VminTempHystersis[PMFW_VOLT_PLANE_COUNT]; \n  int16_t         VminTempThreshold[PMFW_VOLT_PLANE_COUNT]; \n  uint16_t        Vmin_Hot_T0[PMFW_VOLT_PLANE_COUNT];            \n  uint16_t        Vmin_Cold_T0[PMFW_VOLT_PLANE_COUNT];           \n  uint16_t        Vmin_Hot_Eol[PMFW_VOLT_PLANE_COUNT];           \n  uint16_t        Vmin_Cold_Eol[PMFW_VOLT_PLANE_COUNT];          \n  uint16_t        Vmin_Aging_Offset[PMFW_VOLT_PLANE_COUNT];      \n  uint16_t        Spare_Vmin_Plat_Offset_Hot[PMFW_VOLT_PLANE_COUNT];   \n  uint16_t        Spare_Vmin_Plat_Offset_Cold[PMFW_VOLT_PLANE_COUNT];  \n\n  \n  uint16_t        VcBtcFixedVminAgingOffset[PMFW_VOLT_PLANE_COUNT];\n  \n  uint16_t        VcBtcVmin2PsmDegrationGb[PMFW_VOLT_PLANE_COUNT];\n  \n  uint32_t        VcBtcPsmA[PMFW_VOLT_PLANE_COUNT];                   \n  \n  uint32_t        VcBtcPsmB[PMFW_VOLT_PLANE_COUNT];                   \n  \n  uint32_t        VcBtcVminA[PMFW_VOLT_PLANE_COUNT];                  \n  \n  uint32_t        VcBtcVminB[PMFW_VOLT_PLANE_COUNT];                  \n\n  uint8_t        PerPartVminEnabled[PMFW_VOLT_PLANE_COUNT];\n  uint8_t        VcBtcEnabled[PMFW_VOLT_PLANE_COUNT];\n\n  uint16_t SocketPowerLimitAcTau[PPT_THROTTLER_COUNT]; \n  uint16_t SocketPowerLimitDcTau[PPT_THROTTLER_COUNT]; \n\n  QuadraticInt_t Vmin_droop;\n  uint32_t       SpareVmin[9];\n\n\n  \n  DpmDescriptor_t DpmDescriptor[PPCLK_COUNT];\n\n  uint16_t       FreqTableGfx      [NUM_GFXCLK_DPM_LEVELS  ];     \n  uint16_t       FreqTableVclk     [NUM_VCLK_DPM_LEVELS    ];     \n  uint16_t       FreqTableDclk     [NUM_DCLK_DPM_LEVELS    ];     \n  uint16_t       FreqTableSocclk   [NUM_SOCCLK_DPM_LEVELS  ];     \n  uint16_t       FreqTableUclk     [NUM_UCLK_DPM_LEVELS    ];     \n  uint16_t       FreqTableDispclk  [NUM_DISPCLK_DPM_LEVELS ];     \n  uint16_t       FreqTableDppClk   [NUM_DPPCLK_DPM_LEVELS  ];     \n  uint16_t       FreqTableDprefclk [NUM_DPREFCLK_DPM_LEVELS];     \n  uint16_t       FreqTableDcfclk   [NUM_DCFCLK_DPM_LEVELS  ];     \n  uint16_t       FreqTableDtbclk   [NUM_DTBCLK_DPM_LEVELS  ];     \n  uint16_t       FreqTableFclk     [NUM_FCLK_DPM_LEVELS    ];     \n\n  uint32_t       DcModeMaxFreq     [PPCLK_COUNT            ];     \n\n  \n  uint16_t       Mp0clkFreq        [NUM_MP0CLK_DPM_LEVELS];       \n  uint16_t       Mp0DpmVoltage     [NUM_MP0CLK_DPM_LEVELS];       \n\n  uint8_t         GfxclkSpare[2];\n  uint16_t        GfxclkFreqCap;\n\n  \n  uint16_t        GfxclkFgfxoffEntry;   \n  uint16_t        GfxclkFgfxoffExitImu; \n  uint16_t        GfxclkFgfxoffExitRlc; \n  uint16_t        GfxclkThrottleClock;  \n  uint8_t         EnableGfxPowerStagesGpio; \n  uint8_t         GfxIdlePadding;\n\n  uint8_t          SmsRepairWRCKClkDivEn;\n  uint8_t          SmsRepairWRCKClkDivVal;\n  uint8_t          GfxOffEntryEarlyMGCGEn;\n  uint8_t          GfxOffEntryForceCGCGEn;\n  uint8_t          GfxOffEntryForceCGCGDelayEn;\n  uint8_t          GfxOffEntryForceCGCGDelayVal; \n\n  uint16_t        GfxclkFreqGfxUlv; \n  uint8_t         GfxIdlePadding2[2];\n\n  uint32_t        GfxOffEntryHysteresis;\n  uint32_t        GfxoffSpare[15];\n\n  \n  uint32_t        DfllBtcMasterScalerM;\n  int32_t         DfllBtcMasterScalerB;\n  uint32_t        DfllBtcSlaveScalerM;\n  int32_t         DfllBtcSlaveScalerB;\n\n  uint32_t        DfllPccAsWaitCtrl; \n  uint32_t        DfllPccAsStepCtrl; \n\n  uint32_t        DfllL2FrequencyBoostM; \n  uint32_t        DfllL2FrequencyBoostB; \n  uint32_t        GfxGpoSpare[8];\n\n  \n\n  uint16_t        DcsGfxOffVoltage;     \n  uint16_t        PaddingDcs;\n\n  uint16_t        DcsMinGfxOffTime;     \n  uint16_t        DcsMaxGfxOffTime;      \n\n  uint32_t        DcsMinCreditAccum;    \n\n  uint16_t        DcsExitHysteresis;    \n  uint16_t        DcsTimeout;           \n\n  uint8_t         FoptEnabled;\n  uint8_t         DcsSpare2[3];\n  uint32_t        DcsFoptM;             \n  uint32_t        DcsFoptB;             \n\n  uint32_t        DcsSpare[11];\n\n  \n  uint16_t     ShadowFreqTableUclk[NUM_UCLK_DPM_LEVELS];     \n  uint8_t      UseStrobeModeOptimizations; \n  uint8_t      PaddingMem[3];\n\n  uint8_t      UclkDpmPstates     [NUM_UCLK_DPM_LEVELS];     \n  uint8_t      FreqTableUclkDiv  [NUM_UCLK_DPM_LEVELS    ];     \n\n  uint16_t     MemVmempVoltage   [NUM_UCLK_DPM_LEVELS];         \n  uint16_t     MemVddioVoltage    [NUM_UCLK_DPM_LEVELS];         \n\n  \n\n  uint8_t      FclkDpmUPstates[NUM_FCLK_DPM_LEVELS]; \n  uint16_t     FclkDpmVddU[NUM_FCLK_DPM_LEVELS]; \n  uint16_t     FclkDpmUSpeed[NUM_FCLK_DPM_LEVELS]; \n  uint16_t     FclkDpmDisallowPstateFreq;  \n  uint16_t     PaddingFclk;\n\n  \n  uint8_t      PcieGenSpeed[NUM_LINK_LEVELS];           \n  uint8_t      PcieLaneCount[NUM_LINK_LEVELS];          \n  uint16_t     LclkFreq[NUM_LINK_LEVELS];\n\n  \n  uint16_t     FanStopTemp[TEMP_COUNT];          \n  uint16_t     FanStartTemp[TEMP_COUNT];         \n\n  uint16_t     FanGain[TEMP_COUNT];\n  uint16_t     FanGainPadding;\n\n  uint16_t     FanPwmMin;\n  uint16_t     AcousticTargetRpmThreshold;\n  uint16_t     AcousticLimitRpmThreshold;\n  uint16_t     FanMaximumRpm;\n  uint16_t     MGpuAcousticLimitRpmThreshold;\n  uint16_t     FanTargetGfxclk;\n  uint32_t     TempInputSelectMask;\n  uint8_t      FanZeroRpmEnable;\n  uint8_t      FanTachEdgePerRev;\n  uint16_t     FanTargetTemperature[TEMP_COUNT];\n\n  \n  int16_t      FuzzyFan_ErrorSetDelta;\n  int16_t      FuzzyFan_ErrorRateSetDelta;\n  int16_t      FuzzyFan_PwmSetDelta;\n  uint16_t     FuzzyFan_Reserved;\n\n  uint16_t     FwCtfLimit[TEMP_COUNT];\n\n  uint16_t IntakeTempEnableRPM;\n  int16_t IntakeTempOffsetTemp;\n  uint16_t IntakeTempReleaseTemp;\n  uint16_t IntakeTempHighIntakeAcousticLimit;\n  uint16_t IntakeTempAcouticLimitReleaseRate;\n\n  int16_t FanAbnormalTempLimitOffset;\n  uint16_t FanStalledTriggerRpm;\n  uint16_t FanAbnormalTriggerRpmCoeff;\n  uint16_t FanAbnormalDetectionEnable;\n\n  uint8_t      FanIntakeSensorSupport;\n  uint8_t      FanIntakePadding[3];\n  uint32_t     FanSpare[13];\n\n  \n\n  uint8_t      OverrideGfxAvfsFuses;\n  uint8_t      GfxAvfsPadding[3];\n\n  uint32_t     L2HwRtAvfsFuses[PP_GRTAVFS_HW_FUSE_COUNT]; \n  uint32_t     SeHwRtAvfsFuses[PP_GRTAVFS_HW_FUSE_COUNT];\n\n  uint32_t     CommonRtAvfs[PP_GRTAVFS_FW_COMMON_FUSE_COUNT];\n\n  uint32_t     L2FwRtAvfsFuses[PP_GRTAVFS_FW_SEP_FUSE_COUNT];\n  uint32_t     SeFwRtAvfsFuses[PP_GRTAVFS_FW_SEP_FUSE_COUNT];\n\n  uint32_t    Droop_PWL_F[PP_NUM_RTAVFS_PWL_ZONES];\n  uint32_t    Droop_PWL_a[PP_NUM_RTAVFS_PWL_ZONES];\n  uint32_t    Droop_PWL_b[PP_NUM_RTAVFS_PWL_ZONES];\n  uint32_t    Droop_PWL_c[PP_NUM_RTAVFS_PWL_ZONES];\n\n  uint32_t   Static_PWL_Offset[PP_NUM_RTAVFS_PWL_ZONES];\n\n  uint32_t   dGbV_dT_vmin;\n  uint32_t   dGbV_dT_vmax;\n\n  \n  uint32_t   V2F_vmin_range_low;\n  uint32_t   V2F_vmin_range_high;\n  uint32_t   V2F_vmax_range_low;\n  uint32_t   V2F_vmax_range_high;\n\n  AvfsDcBtcParams_t DcBtcGfxParams;\n\n  uint32_t   GfxAvfsSpare[32];\n\n  \n\n  uint8_t      OverrideSocAvfsFuses;\n  uint8_t      MinSocAvfsRevision;\n  uint8_t      SocAvfsPadding[2];\n\n  AvfsFuseOverride_t SocAvfsFuseOverride[AVFS_D_COUNT];\n\n  DroopInt_t        dBtcGbSoc[AVFS_D_COUNT];            \n\n  LinearInt_t       qAgingGb[AVFS_D_COUNT];          \n\n  QuadraticInt_t    qStaticVoltageOffset[AVFS_D_COUNT]; \n\n  AvfsDcBtcParams_t DcBtcSocParams[AVFS_D_COUNT];\n\n  uint32_t   SocAvfsSpare[32];\n\n  \n  BootValues_t BootValues;\n\n  \n  DriverReportedClocks_t DriverReportedClocks;\n\n  \n  MsgLimits_t MsgLimits;\n\n  \n  OverDriveLimits_t OverDriveLimitsMin;\n  OverDriveLimits_t OverDriveLimitsBasicMax;\n  uint32_t reserved[22];\n\n  \n  uint32_t          DebugOverrides;\n\n  \n  uint8_t     TotalBoardPowerSupport;\n  uint8_t     TotalBoardPowerPadding[3];\n\n  int16_t     TotalIdleBoardPowerM;\n  int16_t     TotalIdleBoardPowerB;\n  int16_t     TotalBoardPowerM;\n  int16_t     TotalBoardPowerB;\n\n  \n  QuadraticInt_t qFeffCoeffGameClock[POWER_SOURCE_COUNT];\n  QuadraticInt_t qFeffCoeffBaseClock[POWER_SOURCE_COUNT];\n  QuadraticInt_t qFeffCoeffBoostClock[POWER_SOURCE_COUNT];\n\n  uint16_t TemperatureLimit_Hynix; \n  uint16_t TemperatureLimit_Micron; \n  uint16_t TemperatureFwCtfLimit_Hynix;\n  uint16_t TemperatureFwCtfLimit_Micron;\n\n  \n  uint32_t         Spare[41];\n\n  \n  uint32_t     MmHubPadding[8];\n\n} SkuTable_t;\n\ntypedef struct {\n  \n  uint32_t    Version; \n\n\n  \n  I2cControllerConfig_t  I2cControllers[NUM_I2C_CONTROLLERS];\n\n  \n  uint8_t      VddGfxVrMapping;   \n  uint8_t      VddSocVrMapping;   \n  uint8_t      VddMem0VrMapping;  \n  uint8_t      VddMem1VrMapping;  \n\n  uint8_t      GfxUlvPhaseSheddingMask; \n  uint8_t      SocUlvPhaseSheddingMask; \n  uint8_t      VmempUlvPhaseSheddingMask; \n  uint8_t      VddioUlvPhaseSheddingMask; \n\n  \n  uint8_t      SlaveAddrMapping[SVI_PLANE_COUNT];\n  uint8_t      VrPsiSupport[SVI_PLANE_COUNT];\n\n  uint8_t      PaddingPsi[SVI_PLANE_COUNT];\n  uint8_t      EnablePsi6[SVI_PLANE_COUNT];       \n\n  \n  SviTelemetryScale_t SviTelemetryScale[SVI_PLANE_COUNT];\n  uint32_t     VoltageTelemetryRatio[SVI_PLANE_COUNT]; \n\n  uint8_t      DownSlewRateVr[SVI_PLANE_COUNT];\n\n  \n\n  uint8_t      LedOffGpio;\n  uint8_t      FanOffGpio;\n  uint8_t      GfxVrPowerStageOffGpio;\n\n  uint8_t      AcDcGpio;        \n  uint8_t      AcDcPolarity;    \n  uint8_t      VR0HotGpio;      \n  uint8_t      VR0HotPolarity;  \n\n  uint8_t      GthrGpio;        \n  uint8_t      GthrPolarity;    \n\n  \n  uint8_t      LedPin0;         \n  uint8_t      LedPin1;         \n  uint8_t      LedPin2;         \n  uint8_t      LedEnableMask;\n\n  uint8_t      LedPcie;        \n  uint8_t      LedError;       \n\n  \n\n  \n  uint8_t      UclkTrainingModeSpreadPercent;\n  uint8_t      UclkSpreadPadding;\n  uint16_t     UclkSpreadFreq;      \n\n  \n  uint8_t      UclkSpreadPercent[MEM_VENDOR_COUNT];\n\n  uint8_t      GfxclkSpreadEnable;\n\n  \n  uint8_t      FclkSpreadPercent;   \n  uint16_t     FclkSpreadFreq;      \n\n  \n  uint8_t      DramWidth; \n  uint8_t      PaddingMem1[7];\n\n  \n  uint8_t      HsrEnabled;\n  uint8_t      VddqOffEnabled;\n  uint8_t      PaddingUmcFlags[2];\n\n  uint32_t    PostVoltageSetBacoDelay; \n  uint32_t    BacoEntryDelay; \n\n  uint8_t     FuseWritePowerMuxPresent;\n  uint8_t     FuseWritePadding[3];\n\n  \n  uint32_t     BoardSpare[63];\n\n  \n\n  \n  uint32_t     MmHubPadding[8];\n} BoardTable_t;\n\n#pragma pack(push, 1)\ntypedef struct {\n  SkuTable_t SkuTable;\n  BoardTable_t BoardTable;\n} PPTable_t;\n#pragma pack(pop)\n\ntypedef struct {\n  \n  uint16_t     GfxclkAverageLpfTau;\n  uint16_t     FclkAverageLpfTau;\n  uint16_t     UclkAverageLpfTau;\n  uint16_t     GfxActivityLpfTau;\n  uint16_t     UclkActivityLpfTau;\n  uint16_t     SocketPowerLpfTau;\n  uint16_t     VcnClkAverageLpfTau;\n  uint16_t     VcnUsageAverageLpfTau;\n} DriverSmuConfig_t;\n\ntypedef struct {\n  DriverSmuConfig_t DriverSmuConfig;\n\n  uint32_t     Spare[8];\n  \n  uint32_t     MmHubPadding[8]; \n} DriverSmuConfigExternal_t;\n\n\ntypedef struct {\n\n  uint16_t       FreqTableGfx      [NUM_GFXCLK_DPM_LEVELS  ];     \n  uint16_t       FreqTableVclk     [NUM_VCLK_DPM_LEVELS    ];     \n  uint16_t       FreqTableDclk     [NUM_DCLK_DPM_LEVELS    ];     \n  uint16_t       FreqTableSocclk   [NUM_SOCCLK_DPM_LEVELS  ];     \n  uint16_t       FreqTableUclk     [NUM_UCLK_DPM_LEVELS    ];     \n  uint16_t       FreqTableDispclk  [NUM_DISPCLK_DPM_LEVELS ];     \n  uint16_t       FreqTableDppClk   [NUM_DPPCLK_DPM_LEVELS  ];     \n  uint16_t       FreqTableDprefclk [NUM_DPREFCLK_DPM_LEVELS];     \n  uint16_t       FreqTableDcfclk   [NUM_DCFCLK_DPM_LEVELS  ];     \n  uint16_t       FreqTableDtbclk   [NUM_DTBCLK_DPM_LEVELS  ];     \n  uint16_t       FreqTableFclk     [NUM_FCLK_DPM_LEVELS    ];     \n\n  uint16_t       DcModeMaxFreq     [PPCLK_COUNT            ];     \n\n  uint16_t       Padding;\n\n  uint32_t Spare[32];\n\n  \n  uint32_t     MmHubPadding[8]; \n\n} DriverInfoTable_t;\n\ntypedef struct {\n  uint32_t CurrClock[PPCLK_COUNT];\n\n  uint16_t AverageGfxclkFrequencyTarget;\n  uint16_t AverageGfxclkFrequencyPreDs;\n  uint16_t AverageGfxclkFrequencyPostDs;\n  uint16_t AverageFclkFrequencyPreDs;\n  uint16_t AverageFclkFrequencyPostDs;\n  uint16_t AverageMemclkFrequencyPreDs  ; \n  uint16_t AverageMemclkFrequencyPostDs  ; \n  uint16_t AverageVclk0Frequency  ;\n  uint16_t AverageDclk0Frequency  ;\n  uint16_t AverageVclk1Frequency  ;\n  uint16_t AverageDclk1Frequency  ;\n  uint16_t PCIeBusy;\n  uint16_t dGPU_W_MAX;\n  uint16_t padding;\n\n  uint32_t MetricsCounter;\n\n  uint16_t AvgVoltage[SVI_PLANE_COUNT];\n  uint16_t AvgCurrent[SVI_PLANE_COUNT];\n\n  uint16_t AverageGfxActivity    ;\n  uint16_t AverageUclkActivity   ;\n  uint16_t Vcn0ActivityPercentage  ;\n  uint16_t Vcn1ActivityPercentage  ;\n\n  uint32_t EnergyAccumulator;\n  uint16_t AverageSocketPower;\n  uint16_t AverageTotalBoardPower;\n\n  uint16_t AvgTemperature[TEMP_COUNT];\n  uint16_t AvgTemperatureFanIntake;\n\n  uint8_t  PcieRate               ;\n  uint8_t  PcieWidth              ;\n\n  uint8_t  AvgFanPwm;\n  uint8_t  Padding[1];\n  uint16_t AvgFanRpm;\n\n\n  uint8_t ThrottlingPercentage[THROTTLER_COUNT];\n  uint8_t VmaxThrottlingPercentage;\n  uint8_t Padding1[3];\n\n  \n  uint32_t D3HotEntryCountPerMode[D3HOT_SEQUENCE_COUNT];\n  uint32_t D3HotExitCountPerMode[D3HOT_SEQUENCE_COUNT];\n  uint32_t ArmMsgReceivedCountPerMode[D3HOT_SEQUENCE_COUNT];\n\n  uint16_t ApuSTAPMSmartShiftLimit;\n  uint16_t ApuSTAPMLimit;\n  uint16_t AvgApuSocketPower;\n\n  uint16_t AverageUclkActivity_MAX;\n\n  uint32_t PublicSerialNumberLower;\n  uint32_t PublicSerialNumberUpper;\n\n} SmuMetrics_t;\n\ntypedef struct {\n  SmuMetrics_t SmuMetrics;\n  uint32_t Spare[29];\n\n  \n  uint32_t     MmHubPadding[8]; \n} SmuMetricsExternal_t;\n\ntypedef struct {\n  uint8_t  WmSetting;\n  uint8_t  Flags;\n  uint8_t  Padding[2];\n\n} WatermarkRowGeneric_t;\n\n#define NUM_WM_RANGES 4\n\ntypedef enum {\n  WATERMARKS_CLOCK_RANGE = 0,\n  WATERMARKS_DUMMY_PSTATE,\n  WATERMARKS_MALL,\n  WATERMARKS_COUNT,\n} WATERMARKS_FLAGS_e;\n\ntypedef struct {\n  \n  WatermarkRowGeneric_t WatermarkRow[NUM_WM_RANGES];\n} Watermarks_t;\n\ntypedef struct {\n  Watermarks_t Watermarks;\n  uint32_t  Spare[16];\n\n  uint32_t     MmHubPadding[8]; \n} WatermarksExternal_t;\n\ntypedef struct {\n  uint16_t avgPsmCount[214];\n  uint16_t minPsmCount[214];\n  float    avgPsmVoltage[214];\n  float    minPsmVoltage[214];\n} AvfsDebugTable_t;\n\ntypedef struct {\n  AvfsDebugTable_t AvfsDebugTable;\n\n  uint32_t     MmHubPadding[8]; \n} AvfsDebugTableExternal_t;\n\n\ntypedef struct {\n  uint8_t   Gfx_ActiveHystLimit;\n  uint8_t   Gfx_IdleHystLimit;\n  uint8_t   Gfx_FPS;\n  uint8_t   Gfx_MinActiveFreqType;\n  uint8_t   Gfx_BoosterFreqType;\n  uint8_t   PaddingGfx;\n  uint16_t  Gfx_MinActiveFreq;              \n  uint16_t  Gfx_BoosterFreq;                \n  uint16_t  Gfx_PD_Data_time_constant;      \n  uint32_t  Gfx_PD_Data_limit_a;            \n  uint32_t  Gfx_PD_Data_limit_b;            \n  uint32_t  Gfx_PD_Data_limit_c;            \n  uint32_t  Gfx_PD_Data_error_coeff;        \n  uint32_t  Gfx_PD_Data_error_rate_coeff;   \n\n  uint8_t   Fclk_ActiveHystLimit;\n  uint8_t   Fclk_IdleHystLimit;\n  uint8_t   Fclk_FPS;\n  uint8_t   Fclk_MinActiveFreqType;\n  uint8_t   Fclk_BoosterFreqType;\n  uint8_t   PaddingFclk;\n  uint16_t  Fclk_MinActiveFreq;              \n  uint16_t  Fclk_BoosterFreq;                \n  uint16_t  Fclk_PD_Data_time_constant;      \n  uint32_t  Fclk_PD_Data_limit_a;            \n  uint32_t  Fclk_PD_Data_limit_b;            \n  uint32_t  Fclk_PD_Data_limit_c;            \n  uint32_t  Fclk_PD_Data_error_coeff;        \n  uint32_t  Fclk_PD_Data_error_rate_coeff;   \n\n  uint32_t  Mem_UpThreshold_Limit[NUM_UCLK_DPM_LEVELS];          \n  uint8_t   Mem_UpHystLimit[NUM_UCLK_DPM_LEVELS];\n  uint8_t   Mem_DownHystLimit[NUM_UCLK_DPM_LEVELS];\n  uint16_t  Mem_Fps;\n  uint8_t   padding[2];\n\n} DpmActivityMonitorCoeffInt_t;\n\n\ntypedef struct {\n  DpmActivityMonitorCoeffInt_t DpmActivityMonitorCoeffInt;\n  uint32_t     MmHubPadding[8]; \n} DpmActivityMonitorCoeffIntExternal_t;\n\n\n\n\n#define WORKLOAD_PPLIB_DEFAULT_BIT        0\n#define WORKLOAD_PPLIB_FULL_SCREEN_3D_BIT 1\n#define WORKLOAD_PPLIB_POWER_SAVING_BIT   2\n#define WORKLOAD_PPLIB_VIDEO_BIT          3\n#define WORKLOAD_PPLIB_VR_BIT             4\n#define WORKLOAD_PPLIB_COMPUTE_BIT        5\n#define WORKLOAD_PPLIB_CUSTOM_BIT         6\n#define WORKLOAD_PPLIB_WINDOW_3D_BIT      7\n#define WORKLOAD_PPLIB_COUNT              8\n\n\n\n\n\n\n\n#define TABLE_TRANSFER_OK         0x0\n#define TABLE_TRANSFER_FAILED     0xFF\n#define TABLE_TRANSFER_PENDING    0xAB\n\n\n#define TABLE_PPTABLE                 0\n#define TABLE_COMBO_PPTABLE           1\n#define TABLE_WATERMARKS              2\n#define TABLE_AVFS_PSM_DEBUG          3\n#define TABLE_PMSTATUSLOG             4\n#define TABLE_SMU_METRICS             5\n#define TABLE_DRIVER_SMU_CONFIG       6\n#define TABLE_ACTIVITY_MONITOR_COEFF  7\n#define TABLE_OVERDRIVE               8\n#define TABLE_I2C_COMMANDS            9\n#define TABLE_DRIVER_INFO             10\n#define TABLE_ECCINFO                 11\n#define TABLE_COUNT                   12\n\n\n#define IH_INTERRUPT_ID_TO_DRIVER                   0xFE\n#define IH_INTERRUPT_CONTEXT_ID_BACO                0x2\n#define IH_INTERRUPT_CONTEXT_ID_AC                  0x3\n#define IH_INTERRUPT_CONTEXT_ID_DC                  0x4\n#define IH_INTERRUPT_CONTEXT_ID_AUDIO_D0            0x5\n#define IH_INTERRUPT_CONTEXT_ID_AUDIO_D3            0x6\n#define IH_INTERRUPT_CONTEXT_ID_THERMAL_THROTTLING  0x7\n#define IH_INTERRUPT_CONTEXT_ID_FAN_ABNORMAL        0x8\n#define IH_INTERRUPT_CONTEXT_ID_FAN_RECOVERY        0x9\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}