{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1493513916955 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493513916956 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 29 19:58:36 2017 " "Processing started: Sat Apr 29 19:58:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493513916956 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1493513916956 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicProject -c LogicProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicProject -c LogicProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1493513916956 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1493513917206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicproject.vhd 6 3 " "Found 6 design units, including 3 entities, in source file logicproject.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicProject-decoder " "Found design unit 1: LogicProject-decoder" {  } { { "LogicProject.vhd" "" { Text "C:/altera/13.0sp1/Logic-Project/LogicProject.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493513917609 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 adder-sum " "Found design unit 2: adder-sum" {  } { { "LogicProject.vhd" "" { Text "C:/altera/13.0sp1/Logic-Project/LogicProject.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493513917609 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 reg8bit-r8 " "Found design unit 3: reg8bit-r8" {  } { { "LogicProject.vhd" "" { Text "C:/altera/13.0sp1/Logic-Project/LogicProject.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493513917609 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicProject " "Found entity 1: LogicProject" {  } { { "LogicProject.vhd" "" { Text "C:/altera/13.0sp1/Logic-Project/LogicProject.vhd" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493513917609 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder " "Found entity 2: adder" {  } { { "LogicProject.vhd" "" { Text "C:/altera/13.0sp1/Logic-Project/LogicProject.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493513917609 ""} { "Info" "ISGN_ENTITY_NAME" "3 reg8bit " "Found entity 3: reg8bit" {  } { { "LogicProject.vhd" "" { Text "C:/altera/13.0sp1/Logic-Project/LogicProject.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493513917609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493513917609 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicProject " "Elaborating entity \"LogicProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1493513917652 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sr_out LogicProject.vhd(3) " "VHDL Signal Declaration warning at LogicProject.vhd(3): used implicit default value for signal \"sr_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LogicProject.vhd" "" { Text "C:/altera/13.0sp1/Logic-Project/LogicProject.vhd" 3 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493513917684 "|LogicProject"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sr_out GND " "Pin \"sr_out\" is stuck at GND" {  } { { "LogicProject.vhd" "" { Text "C:/altera/13.0sp1/Logic-Project/LogicProject.vhd" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493513918183 "|LogicProject|sr_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1493513918183 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1493513918563 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493513918563 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[0\] " "No output dependent on input pin \"instruction\[0\]\"" {  } { { "LogicProject.vhd" "" { Text "C:/altera/13.0sp1/Logic-Project/LogicProject.vhd" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493513919536 "|LogicProject|instruction[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[1\] " "No output dependent on input pin \"instruction\[1\]\"" {  } { { "LogicProject.vhd" "" { Text "C:/altera/13.0sp1/Logic-Project/LogicProject.vhd" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493513919536 "|LogicProject|instruction[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[2\] " "No output dependent on input pin \"instruction\[2\]\"" {  } { { "LogicProject.vhd" "" { Text "C:/altera/13.0sp1/Logic-Project/LogicProject.vhd" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493513919536 "|LogicProject|instruction[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "LogicProject.vhd" "" { Text "C:/altera/13.0sp1/Logic-Project/LogicProject.vhd" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493513919536 "|LogicProject|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enable " "No output dependent on input pin \"enable\"" {  } { { "LogicProject.vhd" "" { Text "C:/altera/13.0sp1/Logic-Project/LogicProject.vhd" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493513919536 "|LogicProject|enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sr_in " "No output dependent on input pin \"sr_in\"" {  } { { "LogicProject.vhd" "" { Text "C:/altera/13.0sp1/Logic-Project/LogicProject.vhd" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493513919536 "|LogicProject|sr_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXE " "No output dependent on input pin \"EXE\"" {  } { { "LogicProject.vhd" "" { Text "C:/altera/13.0sp1/Logic-Project/LogicProject.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493513919536 "|LogicProject|EXE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UPD " "No output dependent on input pin \"UPD\"" {  } { { "LogicProject.vhd" "" { Text "C:/altera/13.0sp1/Logic-Project/LogicProject.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493513919536 "|LogicProject|UPD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1493513919536 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55 " "Implemented 55 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1493513919539 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1493513919539 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1493513919539 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1493513919539 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "516 " "Peak virtual memory: 516 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493513919640 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 29 19:58:39 2017 " "Processing ended: Sat Apr 29 19:58:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493513919640 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493513919640 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493513919640 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493513919640 ""}
