#ifndef __ICBCFG_HWIO_H__
#define __ICBCFG_HWIO_H__
/*
===========================================================================
*/
/**
  @file icbcfg_hwio.h
  @brief Auto-generated HWIO interface include file.

  Reference chip release:
    SDM670 (Warlock) [napaliq_v1.0_p3q2r105_MTO]
 
  This file contains HWIO register definitions for the following modules:
    QM
    GCC_CLK_CTL_REG
    CABO0_CABO_GLOBAL
    APP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE
    APP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE
    GPU_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE
    GPU_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE
    CDSP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE
    MEMNOC_MEM_NOC

  'Include' filters applied: QOSBOX[MEMNOC_MEM_NOC] PERIOD[CABO0_CABO_GLOBAL] QM[GCC_CLK_CTL_REG] CBCR[GCC_CLK_CTL_REG] 

  Generation parameters: 
  { u'filename': u'icbcfg_hwio.h',
    u'header': u'#include "../../../Include/msmhwiobase.h"',
    u'module-filter-exclude': { },
    u'module-filter-include': { u'CABO0_CABO_GLOBAL': [u'PERIOD'],
                                u'GCC_CLK_CTL_REG': [u'QM', u'CBCR'],
                                u'MEMNOC_MEM_NOC': [u'QOSBOX']},
    u'modules': [ u'QM',
                  u'GCC_CLK_CTL_REG',
                  u'CABO0_CABO_GLOBAL',
                  u'APP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE',
                  u'APP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE',
                  u'GPU_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE',
                  u'GPU_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE',
                  u'CDSP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE',
                  u'MEMNOC_MEM_NOC']}
*/
/*
  ===========================================================================

  Copyright (c) 2017 Qualcomm Technologies, Inc.
  All Rights Reserved.
  Confidential and Proprietary - Qualcomm Technologies, Inc.

  Export of this technology or software is regulated by the U.S. Government.
  Diversion contrary to U.S. law prohibited.

  All ideas, data and information contained in or disclosed by
  this document are confidential and proprietary information of
  Qualcomm Technologies, Inc. and all rights therein are expressly reserved.
  By accepting this material the recipient agrees that this material
  and the information contained therein are held in confidence and in
  trust and will not be used, copied, reproduced in whole or in part,
  nor its contents revealed in any manner to others without the express
  written permission of Qualcomm Technologies, Inc.

  ===========================================================================

  $Header: //components/rel/boot.xf/2.1/QcomPkg/SDM670Pkg/Settings/ICB/loader/icbcfg_hwio.h#2 $
  $DateTime: 2017/11/16 06:09:07 $
  $Author: pwbldsvc $

  ===========================================================================
*/

#include "../../../Include/msmhwiobase.h"

/*----------------------------------------------------------------------------
 * MODULE: QM
 *--------------------------------------------------------------------------*/

#define QM_REG_BASE                                                                                                    (QM_BASE      + 0x00000000)

#define HWIO_QM_DT_ACK_BYPASS_EN_ADDR                                                                                  (QM_REG_BASE      + 0x00000000)
#define HWIO_QM_DT_ACK_BYPASS_EN_RMSK                                                                                         0x1
#define HWIO_QM_DT_ACK_BYPASS_EN_IN          \
        in_dword_masked(HWIO_QM_DT_ACK_BYPASS_EN_ADDR, HWIO_QM_DT_ACK_BYPASS_EN_RMSK)
#define HWIO_QM_DT_ACK_BYPASS_EN_INM(m)      \
        in_dword_masked(HWIO_QM_DT_ACK_BYPASS_EN_ADDR, m)
#define HWIO_QM_DT_ACK_BYPASS_EN_OUT(v)      \
        out_dword(HWIO_QM_DT_ACK_BYPASS_EN_ADDR,v)
#define HWIO_QM_DT_ACK_BYPASS_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_DT_ACK_BYPASS_EN_ADDR,m,v,HWIO_QM_DT_ACK_BYPASS_EN_IN)
#define HWIO_QM_DT_ACK_BYPASS_EN_DT_ACK_BYPASS_EN_BMSK                                                                        0x1
#define HWIO_QM_DT_ACK_BYPASS_EN_DT_ACK_BYPASS_EN_SHFT                                                                        0x0

#define HWIO_QM_DT_AGGR_INPUT_MAX_SKEW_ADDR                                                                            (QM_REG_BASE      + 0x00000004)
#define HWIO_QM_DT_AGGR_INPUT_MAX_SKEW_RMSK                                                                                   0x7
#define HWIO_QM_DT_AGGR_INPUT_MAX_SKEW_IN          \
        in_dword_masked(HWIO_QM_DT_AGGR_INPUT_MAX_SKEW_ADDR, HWIO_QM_DT_AGGR_INPUT_MAX_SKEW_RMSK)
#define HWIO_QM_DT_AGGR_INPUT_MAX_SKEW_INM(m)      \
        in_dword_masked(HWIO_QM_DT_AGGR_INPUT_MAX_SKEW_ADDR, m)
#define HWIO_QM_DT_AGGR_INPUT_MAX_SKEW_OUT(v)      \
        out_dword(HWIO_QM_DT_AGGR_INPUT_MAX_SKEW_ADDR,v)
#define HWIO_QM_DT_AGGR_INPUT_MAX_SKEW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_DT_AGGR_INPUT_MAX_SKEW_ADDR,m,v,HWIO_QM_DT_AGGR_INPUT_MAX_SKEW_IN)
#define HWIO_QM_DT_AGGR_INPUT_MAX_SKEW_DT_AGGR_MAX_SKEW_BMSK                                                                  0x7
#define HWIO_QM_DT_AGGR_INPUT_MAX_SKEW_DT_AGGR_MAX_SKEW_SHFT                                                                  0x0

#define HWIO_QM_AGGR_SAFE_DT_OVERRIDE_CNTRL_ADDR                                                                       (QM_REG_BASE      + 0x00000008)
#define HWIO_QM_AGGR_SAFE_DT_OVERRIDE_CNTRL_RMSK                                                                            0x101
#define HWIO_QM_AGGR_SAFE_DT_OVERRIDE_CNTRL_IN          \
        in_dword_masked(HWIO_QM_AGGR_SAFE_DT_OVERRIDE_CNTRL_ADDR, HWIO_QM_AGGR_SAFE_DT_OVERRIDE_CNTRL_RMSK)
#define HWIO_QM_AGGR_SAFE_DT_OVERRIDE_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_AGGR_SAFE_DT_OVERRIDE_CNTRL_ADDR, m)
#define HWIO_QM_AGGR_SAFE_DT_OVERRIDE_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_AGGR_SAFE_DT_OVERRIDE_CNTRL_ADDR,v)
#define HWIO_QM_AGGR_SAFE_DT_OVERRIDE_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_AGGR_SAFE_DT_OVERRIDE_CNTRL_ADDR,m,v,HWIO_QM_AGGR_SAFE_DT_OVERRIDE_CNTRL_IN)
#define HWIO_QM_AGGR_SAFE_DT_OVERRIDE_CNTRL_QM_AGGR_SAFE_DT_OVERRIDE_VALUE_BMSK                                             0x100
#define HWIO_QM_AGGR_SAFE_DT_OVERRIDE_CNTRL_QM_AGGR_SAFE_DT_OVERRIDE_VALUE_SHFT                                               0x8
#define HWIO_QM_AGGR_SAFE_DT_OVERRIDE_CNTRL_QM_AGGR_SAFE_DT_OVERRIDE_EN_BMSK                                                  0x1
#define HWIO_QM_AGGR_SAFE_DT_OVERRIDE_CNTRL_QM_AGGR_SAFE_DT_OVERRIDE_EN_SHFT                                                  0x0

#define HWIO_QM_DT_OVERRIDE_VALUE_ADDR                                                                                 (QM_REG_BASE      + 0x0000000c)
#define HWIO_QM_DT_OVERRIDE_VALUE_RMSK                                                                                       0x1f
#define HWIO_QM_DT_OVERRIDE_VALUE_IN          \
        in_dword_masked(HWIO_QM_DT_OVERRIDE_VALUE_ADDR, HWIO_QM_DT_OVERRIDE_VALUE_RMSK)
#define HWIO_QM_DT_OVERRIDE_VALUE_INM(m)      \
        in_dword_masked(HWIO_QM_DT_OVERRIDE_VALUE_ADDR, m)
#define HWIO_QM_DT_OVERRIDE_VALUE_OUT(v)      \
        out_dword(HWIO_QM_DT_OVERRIDE_VALUE_ADDR,v)
#define HWIO_QM_DT_OVERRIDE_VALUE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_DT_OVERRIDE_VALUE_ADDR,m,v,HWIO_QM_DT_OVERRIDE_VALUE_IN)
#define HWIO_QM_DT_OVERRIDE_VALUE_DT_ACK_OVERRIDE_VALUE_BMSK                                                                 0x10
#define HWIO_QM_DT_OVERRIDE_VALUE_DT_ACK_OVERRIDE_VALUE_SHFT                                                                  0x4
#define HWIO_QM_DT_OVERRIDE_VALUE_DT_URG_OVERRIDE_VALUE_BMSK                                                                  0xe
#define HWIO_QM_DT_OVERRIDE_VALUE_DT_URG_OVERRIDE_VALUE_SHFT                                                                  0x1
#define HWIO_QM_DT_OVERRIDE_VALUE_DT_REQ_OVERRIDE_VALUE_BMSK                                                                  0x1
#define HWIO_QM_DT_OVERRIDE_VALUE_DT_REQ_OVERRIDE_VALUE_SHFT                                                                  0x0

#define HWIO_QM_DT_OVERRIDE_EN_ADDR                                                                                    (QM_REG_BASE      + 0x00000010)
#define HWIO_QM_DT_OVERRIDE_EN_RMSK                                                                                           0x7
#define HWIO_QM_DT_OVERRIDE_EN_IN          \
        in_dword_masked(HWIO_QM_DT_OVERRIDE_EN_ADDR, HWIO_QM_DT_OVERRIDE_EN_RMSK)
#define HWIO_QM_DT_OVERRIDE_EN_INM(m)      \
        in_dword_masked(HWIO_QM_DT_OVERRIDE_EN_ADDR, m)
#define HWIO_QM_DT_OVERRIDE_EN_OUT(v)      \
        out_dword(HWIO_QM_DT_OVERRIDE_EN_ADDR,v)
#define HWIO_QM_DT_OVERRIDE_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_DT_OVERRIDE_EN_ADDR,m,v,HWIO_QM_DT_OVERRIDE_EN_IN)
#define HWIO_QM_DT_OVERRIDE_EN_DT_ACK_OVERRIDE_EN_BMSK                                                                        0x4
#define HWIO_QM_DT_OVERRIDE_EN_DT_ACK_OVERRIDE_EN_SHFT                                                                        0x2
#define HWIO_QM_DT_OVERRIDE_EN_DT_URG_OVERRIDE_EN_BMSK                                                                        0x2
#define HWIO_QM_DT_OVERRIDE_EN_DT_URG_OVERRIDE_EN_SHFT                                                                        0x1
#define HWIO_QM_DT_OVERRIDE_EN_DT_REQ_OVERRIDE_EN_BMSK                                                                        0x1
#define HWIO_QM_DT_OVERRIDE_EN_DT_REQ_OVERRIDE_EN_SHFT                                                                        0x0

#define HWIO_QM_DT_EXT_OVERRIDE_VALUE_ADDR                                                                             (QM_REG_BASE      + 0x00000014)
#define HWIO_QM_DT_EXT_OVERRIDE_VALUE_RMSK                                                                                    0xf
#define HWIO_QM_DT_EXT_OVERRIDE_VALUE_IN          \
        in_dword_masked(HWIO_QM_DT_EXT_OVERRIDE_VALUE_ADDR, HWIO_QM_DT_EXT_OVERRIDE_VALUE_RMSK)
#define HWIO_QM_DT_EXT_OVERRIDE_VALUE_INM(m)      \
        in_dword_masked(HWIO_QM_DT_EXT_OVERRIDE_VALUE_ADDR, m)
#define HWIO_QM_DT_EXT_OVERRIDE_VALUE_OUT(v)      \
        out_dword(HWIO_QM_DT_EXT_OVERRIDE_VALUE_ADDR,v)
#define HWIO_QM_DT_EXT_OVERRIDE_VALUE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_DT_EXT_OVERRIDE_VALUE_ADDR,m,v,HWIO_QM_DT_EXT_OVERRIDE_VALUE_IN)
#define HWIO_QM_DT_EXT_OVERRIDE_VALUE_DT_URG_EXT_OVERRIDE_VALUE_BMSK                                                          0xe
#define HWIO_QM_DT_EXT_OVERRIDE_VALUE_DT_URG_EXT_OVERRIDE_VALUE_SHFT                                                          0x1
#define HWIO_QM_DT_EXT_OVERRIDE_VALUE_DT_REQ_EXT_OVERRIDE_VALUE_BMSK                                                          0x1
#define HWIO_QM_DT_EXT_OVERRIDE_VALUE_DT_REQ_EXT_OVERRIDE_VALUE_SHFT                                                          0x0

#define HWIO_QM_DT_EXT_OVERRIDE_EN_ADDR                                                                                (QM_REG_BASE      + 0x00000018)
#define HWIO_QM_DT_EXT_OVERRIDE_EN_RMSK                                                                                       0x3
#define HWIO_QM_DT_EXT_OVERRIDE_EN_IN          \
        in_dword_masked(HWIO_QM_DT_EXT_OVERRIDE_EN_ADDR, HWIO_QM_DT_EXT_OVERRIDE_EN_RMSK)
#define HWIO_QM_DT_EXT_OVERRIDE_EN_INM(m)      \
        in_dword_masked(HWIO_QM_DT_EXT_OVERRIDE_EN_ADDR, m)
#define HWIO_QM_DT_EXT_OVERRIDE_EN_OUT(v)      \
        out_dword(HWIO_QM_DT_EXT_OVERRIDE_EN_ADDR,v)
#define HWIO_QM_DT_EXT_OVERRIDE_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_DT_EXT_OVERRIDE_EN_ADDR,m,v,HWIO_QM_DT_EXT_OVERRIDE_EN_IN)
#define HWIO_QM_DT_EXT_OVERRIDE_EN_DT_URG_EXT_OVERRIDE_EN_BMSK                                                                0x2
#define HWIO_QM_DT_EXT_OVERRIDE_EN_DT_URG_EXT_OVERRIDE_EN_SHFT                                                                0x1
#define HWIO_QM_DT_EXT_OVERRIDE_EN_DT_REQ_EXT_OVERRIDE_EN_BMSK                                                                0x1
#define HWIO_QM_DT_EXT_OVERRIDE_EN_DT_REQ_EXT_OVERRIDE_EN_SHFT                                                                0x0

#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_0_ADDR                                                                       (QM_REG_BASE      + 0x00000020)
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_0_RMSK                                                                          0xfffff
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_0_IN          \
        in_dword_masked(HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_0_ADDR, HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_0_RMSK)
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_0_INM(m)      \
        in_dword_masked(HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_0_ADDR, m)
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_0_OUT(v)      \
        out_dword(HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_0_ADDR,v)
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_0_ADDR,m,v,HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_0_IN)
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_0_PRE_STALL_TIMEOUT_CNT_URG_0_BMSK                                              0xfffff
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_0_PRE_STALL_TIMEOUT_CNT_URG_0_SHFT                                                  0x0

#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_1_ADDR                                                                       (QM_REG_BASE      + 0x00000024)
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_1_RMSK                                                                          0xfffff
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_1_IN          \
        in_dword_masked(HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_1_ADDR, HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_1_RMSK)
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_1_INM(m)      \
        in_dword_masked(HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_1_ADDR, m)
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_1_OUT(v)      \
        out_dword(HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_1_ADDR,v)
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_1_ADDR,m,v,HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_1_IN)
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_1_PRE_STALL_TIMEOUT_CNT_URG_1_BMSK                                              0xfffff
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_1_PRE_STALL_TIMEOUT_CNT_URG_1_SHFT                                                  0x0

#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_2_ADDR                                                                       (QM_REG_BASE      + 0x00000028)
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_2_RMSK                                                                          0xfffff
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_2_IN          \
        in_dword_masked(HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_2_ADDR, HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_2_RMSK)
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_2_INM(m)      \
        in_dword_masked(HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_2_ADDR, m)
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_2_OUT(v)      \
        out_dword(HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_2_ADDR,v)
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_2_ADDR,m,v,HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_2_IN)
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_2_PRE_STALL_TIMEOUT_CNT_URG_2_BMSK                                              0xfffff
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_2_PRE_STALL_TIMEOUT_CNT_URG_2_SHFT                                                  0x0

#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_3_ADDR                                                                       (QM_REG_BASE      + 0x0000002c)
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_3_RMSK                                                                          0xfffff
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_3_IN          \
        in_dword_masked(HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_3_ADDR, HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_3_RMSK)
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_3_INM(m)      \
        in_dword_masked(HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_3_ADDR, m)
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_3_OUT(v)      \
        out_dword(HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_3_ADDR,v)
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_3_ADDR,m,v,HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_3_IN)
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_3_PRE_STALL_TIMEOUT_CNT_URG_3_BMSK                                              0xfffff
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_3_PRE_STALL_TIMEOUT_CNT_URG_3_SHFT                                                  0x0

#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_0_ADDR                                                                      (QM_REG_BASE      + 0x00000030)
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_0_RMSK                                                                         0xfffff
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_0_IN          \
        in_dword_masked(HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_0_ADDR, HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_0_RMSK)
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_0_INM(m)      \
        in_dword_masked(HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_0_ADDR, m)
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_0_OUT(v)      \
        out_dword(HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_0_ADDR,v)
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_0_ADDR,m,v,HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_0_IN)
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_0_POST_STALL_TIMEOUT_CNT_URG_0_BMSK                                            0xfffff
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_0_POST_STALL_TIMEOUT_CNT_URG_0_SHFT                                                0x0

#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_1_ADDR                                                                      (QM_REG_BASE      + 0x00000034)
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_1_RMSK                                                                         0xfffff
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_1_IN          \
        in_dword_masked(HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_1_ADDR, HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_1_RMSK)
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_1_INM(m)      \
        in_dword_masked(HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_1_ADDR, m)
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_1_OUT(v)      \
        out_dword(HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_1_ADDR,v)
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_1_ADDR,m,v,HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_1_IN)
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_1_POST_STALL_TIMEOUT_CNT_URG_1_BMSK                                            0xfffff
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_1_POST_STALL_TIMEOUT_CNT_URG_1_SHFT                                                0x0

#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_2_ADDR                                                                      (QM_REG_BASE      + 0x00000038)
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_2_RMSK                                                                         0xfffff
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_2_IN          \
        in_dword_masked(HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_2_ADDR, HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_2_RMSK)
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_2_INM(m)      \
        in_dword_masked(HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_2_ADDR, m)
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_2_OUT(v)      \
        out_dword(HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_2_ADDR,v)
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_2_ADDR,m,v,HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_2_IN)
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_2_POST_STALL_TIMEOUT_CNT_URG_2_BMSK                                            0xfffff
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_2_POST_STALL_TIMEOUT_CNT_URG_2_SHFT                                                0x0

#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_3_ADDR                                                                      (QM_REG_BASE      + 0x0000003c)
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_3_RMSK                                                                         0xfffff
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_3_IN          \
        in_dword_masked(HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_3_ADDR, HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_3_RMSK)
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_3_INM(m)      \
        in_dword_masked(HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_3_ADDR, m)
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_3_OUT(v)      \
        out_dword(HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_3_ADDR,v)
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_3_ADDR,m,v,HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_3_IN)
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_3_POST_STALL_TIMEOUT_CNT_URG_3_BMSK                                            0xfffff
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_3_POST_STALL_TIMEOUT_CNT_URG_3_SHFT                                                0x0

#define HWIO_QM_POST_STALL_WDW_OVERLAP_CNTL_ADDR                                                                       (QM_REG_BASE      + 0x00000050)
#define HWIO_QM_POST_STALL_WDW_OVERLAP_CNTL_RMSK                                                                           0x1103
#define HWIO_QM_POST_STALL_WDW_OVERLAP_CNTL_IN          \
        in_dword_masked(HWIO_QM_POST_STALL_WDW_OVERLAP_CNTL_ADDR, HWIO_QM_POST_STALL_WDW_OVERLAP_CNTL_RMSK)
#define HWIO_QM_POST_STALL_WDW_OVERLAP_CNTL_INM(m)      \
        in_dword_masked(HWIO_QM_POST_STALL_WDW_OVERLAP_CNTL_ADDR, m)
#define HWIO_QM_POST_STALL_WDW_OVERLAP_CNTL_OUT(v)      \
        out_dword(HWIO_QM_POST_STALL_WDW_OVERLAP_CNTL_ADDR,v)
#define HWIO_QM_POST_STALL_WDW_OVERLAP_CNTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_POST_STALL_WDW_OVERLAP_CNTL_ADDR,m,v,HWIO_QM_POST_STALL_WDW_OVERLAP_CNTL_IN)
#define HWIO_QM_POST_STALL_WDW_OVERLAP_CNTL_POST_WDW_TERM_BY_SAFE_BMSK                                                     0x1000
#define HWIO_QM_POST_STALL_WDW_OVERLAP_CNTL_POST_WDW_TERM_BY_SAFE_SHFT                                                        0xc
#define HWIO_QM_POST_STALL_WDW_OVERLAP_CNTL_POST_PRE_WDW_OVERLAP_PRIORITY_BMSK                                              0x100
#define HWIO_QM_POST_STALL_WDW_OVERLAP_CNTL_POST_PRE_WDW_OVERLAP_PRIORITY_SHFT                                                0x8
#define HWIO_QM_POST_STALL_WDW_OVERLAP_CNTL_POST_POST_WDW_OVERLAP_PRIORITY_BMSK                                               0x3
#define HWIO_QM_POST_STALL_WDW_OVERLAP_CNTL_POST_POST_WDW_OVERLAP_PRIORITY_SHFT                                               0x0

#define HWIO_QMIP_REVISION_ID_ADDR                                                                                     (QM_REG_BASE      + 0x00001000)
#define HWIO_QMIP_REVISION_ID_RMSK                                                                                     0xffffffff
#define HWIO_QMIP_REVISION_ID_IN          \
        in_dword_masked(HWIO_QMIP_REVISION_ID_ADDR, HWIO_QMIP_REVISION_ID_RMSK)
#define HWIO_QMIP_REVISION_ID_INM(m)      \
        in_dword_masked(HWIO_QMIP_REVISION_ID_ADDR, m)
#define HWIO_QMIP_REVISION_ID_MAJOR_BMSK                                                                               0xf0000000
#define HWIO_QMIP_REVISION_ID_MAJOR_SHFT                                                                                     0x1c
#define HWIO_QMIP_REVISION_ID_MINOR_BMSK                                                                                0xfff0000
#define HWIO_QMIP_REVISION_ID_MINOR_SHFT                                                                                     0x10
#define HWIO_QMIP_REVISION_ID_STEP_BMSK                                                                                    0xffff
#define HWIO_QMIP_REVISION_ID_STEP_SHFT                                                                                       0x0

#define HWIO_QM_CORE_CLK_CGC_CNTRL_ADDR                                                                                (QM_REG_BASE      + 0x00001004)
#define HWIO_QM_CORE_CLK_CGC_CNTRL_RMSK                                                                                      0x3f
#define HWIO_QM_CORE_CLK_CGC_CNTRL_IN          \
        in_dword_masked(HWIO_QM_CORE_CLK_CGC_CNTRL_ADDR, HWIO_QM_CORE_CLK_CGC_CNTRL_RMSK)
#define HWIO_QM_CORE_CLK_CGC_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_CORE_CLK_CGC_CNTRL_ADDR, m)
#define HWIO_QM_CORE_CLK_CGC_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_CORE_CLK_CGC_CNTRL_ADDR,v)
#define HWIO_QM_CORE_CLK_CGC_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CORE_CLK_CGC_CNTRL_ADDR,m,v,HWIO_QM_CORE_CLK_CGC_CNTRL_IN)
#define HWIO_QM_CORE_CLK_CGC_CNTRL_QM_TPDM_CGC_EN_BMSK                                                                       0x20
#define HWIO_QM_CORE_CLK_CGC_CNTRL_QM_TPDM_CGC_EN_SHFT                                                                        0x5
#define HWIO_QM_CORE_CLK_CGC_CNTRL_QM_DEBUG_CGC_EN_BMSK                                                                      0x10
#define HWIO_QM_CORE_CLK_CGC_CNTRL_QM_DEBUG_CGC_EN_SHFT                                                                       0x4
#define HWIO_QM_CORE_CLK_CGC_CNTRL_PERF_CNTR_CGC_EN_BMSK                                                                      0x8
#define HWIO_QM_CORE_CLK_CGC_CNTRL_PERF_CNTR_CGC_EN_SHFT                                                                      0x3
#define HWIO_QM_CORE_CLK_CGC_CNTRL_QM_OUTPUT_CGC_BYPASS_BMSK                                                                  0x4
#define HWIO_QM_CORE_CLK_CGC_CNTRL_QM_OUTPUT_CGC_BYPASS_SHFT                                                                  0x2
#define HWIO_QM_CORE_CLK_CGC_CNTRL_DT_CGC_BYPASS_BMSK                                                                         0x2
#define HWIO_QM_CORE_CLK_CGC_CNTRL_DT_CGC_BYPASS_SHFT                                                                         0x1
#define HWIO_QM_CORE_CLK_CGC_CNTRL_DANGER_SAFE_CGC_BYPASS_BMSK                                                                0x1
#define HWIO_QM_CORE_CLK_CGC_CNTRL_DANGER_SAFE_CGC_BYPASS_SHFT                                                                0x0

#define HWIO_QM_CORE_CLK_CGC_STATUS_ADDR                                                                               (QM_REG_BASE      + 0x00001008)
#define HWIO_QM_CORE_CLK_CGC_STATUS_RMSK                                                                                     0x3f
#define HWIO_QM_CORE_CLK_CGC_STATUS_IN          \
        in_dword_masked(HWIO_QM_CORE_CLK_CGC_STATUS_ADDR, HWIO_QM_CORE_CLK_CGC_STATUS_RMSK)
#define HWIO_QM_CORE_CLK_CGC_STATUS_INM(m)      \
        in_dword_masked(HWIO_QM_CORE_CLK_CGC_STATUS_ADDR, m)
#define HWIO_QM_CORE_CLK_CGC_STATUS_QM_TPDM_CORE_CLK_CGC_EN_READBACK_BMSK                                                    0x20
#define HWIO_QM_CORE_CLK_CGC_STATUS_QM_TPDM_CORE_CLK_CGC_EN_READBACK_SHFT                                                     0x5
#define HWIO_QM_CORE_CLK_CGC_STATUS_QM_DEBUG_CORE_CLK_CGC_EN_READBACK_BMSK                                                   0x10
#define HWIO_QM_CORE_CLK_CGC_STATUS_QM_DEBUG_CORE_CLK_CGC_EN_READBACK_SHFT                                                    0x4
#define HWIO_QM_CORE_CLK_CGC_STATUS_PERF_CNTR_CORE_CLK_CGC_EN_READBACK_BMSK                                                   0x8
#define HWIO_QM_CORE_CLK_CGC_STATUS_PERF_CNTR_CORE_CLK_CGC_EN_READBACK_SHFT                                                   0x3
#define HWIO_QM_CORE_CLK_CGC_STATUS_QM_OUTPUT_CORE_CLK_CGC_EN_READBACK_BMSK                                                   0x4
#define HWIO_QM_CORE_CLK_CGC_STATUS_QM_OUTPUT_CORE_CLK_CGC_EN_READBACK_SHFT                                                   0x2
#define HWIO_QM_CORE_CLK_CGC_STATUS_DT_CORE_CLK_CGC_EN_READBACK_BMSK                                                          0x2
#define HWIO_QM_CORE_CLK_CGC_STATUS_DT_CORE_CLK_CGC_EN_READBACK_SHFT                                                          0x1
#define HWIO_QM_CORE_CLK_CGC_STATUS_DANGER_SAFE_CORE_CLK_CGC_EN_READBACK_BMSK                                                 0x1
#define HWIO_QM_CORE_CLK_CGC_STATUS_DANGER_SAFE_CORE_CLK_CGC_EN_READBACK_SHFT                                                 0x0

#define HWIO_QM_RT_CLNT_DANGER_MAX_SKEW_ADDR                                                                           (QM_REG_BASE      + 0x0000100c)
#define HWIO_QM_RT_CLNT_DANGER_MAX_SKEW_RMSK                                                                           0x70070707
#define HWIO_QM_RT_CLNT_DANGER_MAX_SKEW_IN          \
        in_dword_masked(HWIO_QM_RT_CLNT_DANGER_MAX_SKEW_ADDR, HWIO_QM_RT_CLNT_DANGER_MAX_SKEW_RMSK)
#define HWIO_QM_RT_CLNT_DANGER_MAX_SKEW_INM(m)      \
        in_dword_masked(HWIO_QM_RT_CLNT_DANGER_MAX_SKEW_ADDR, m)
#define HWIO_QM_RT_CLNT_DANGER_MAX_SKEW_OUT(v)      \
        out_dword(HWIO_QM_RT_CLNT_DANGER_MAX_SKEW_ADDR,v)
#define HWIO_QM_RT_CLNT_DANGER_MAX_SKEW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_RT_CLNT_DANGER_MAX_SKEW_ADDR,m,v,HWIO_QM_RT_CLNT_DANGER_MAX_SKEW_IN)
#define HWIO_QM_RT_CLNT_DANGER_MAX_SKEW_DSP_MAX_SKEW_BMSK                                                              0x70000000
#define HWIO_QM_RT_CLNT_DANGER_MAX_SKEW_DSP_MAX_SKEW_SHFT                                                                    0x1c
#define HWIO_QM_RT_CLNT_DANGER_MAX_SKEW_VENUS_DANGER_MAX_SKEW_BMSK                                                        0x70000
#define HWIO_QM_RT_CLNT_DANGER_MAX_SKEW_VENUS_DANGER_MAX_SKEW_SHFT                                                           0x10
#define HWIO_QM_RT_CLNT_DANGER_MAX_SKEW_MDP_DANGER_MAX_SKEW_BMSK                                                            0x700
#define HWIO_QM_RT_CLNT_DANGER_MAX_SKEW_MDP_DANGER_MAX_SKEW_SHFT                                                              0x8
#define HWIO_QM_RT_CLNT_DANGER_MAX_SKEW_VFE_DANGER_MAX_SKEW_BMSK                                                              0x7
#define HWIO_QM_RT_CLNT_DANGER_MAX_SKEW_VFE_DANGER_MAX_SKEW_SHFT                                                              0x0

#define HWIO_QM_MODEM_DANGER_MAX_SKEW_ADDR                                                                             (QM_REG_BASE      + 0x00001010)
#define HWIO_QM_MODEM_DANGER_MAX_SKEW_RMSK                                                                                    0x7
#define HWIO_QM_MODEM_DANGER_MAX_SKEW_IN          \
        in_dword_masked(HWIO_QM_MODEM_DANGER_MAX_SKEW_ADDR, HWIO_QM_MODEM_DANGER_MAX_SKEW_RMSK)
#define HWIO_QM_MODEM_DANGER_MAX_SKEW_INM(m)      \
        in_dword_masked(HWIO_QM_MODEM_DANGER_MAX_SKEW_ADDR, m)
#define HWIO_QM_MODEM_DANGER_MAX_SKEW_OUT(v)      \
        out_dword(HWIO_QM_MODEM_DANGER_MAX_SKEW_ADDR,v)
#define HWIO_QM_MODEM_DANGER_MAX_SKEW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_MODEM_DANGER_MAX_SKEW_ADDR,m,v,HWIO_QM_MODEM_DANGER_MAX_SKEW_IN)
#define HWIO_QM_MODEM_DANGER_MAX_SKEW_MODEM_DANGER_MAX_SKEW_BMSK                                                              0x7
#define HWIO_QM_MODEM_DANGER_MAX_SKEW_MODEM_DANGER_MAX_SKEW_SHFT                                                              0x0

#define HWIO_QM_DANGER_SAFE_CNTRL_ADDR                                                                                 (QM_REG_BASE      + 0x00001014)
#define HWIO_QM_DANGER_SAFE_CNTRL_RMSK                                                                                        0x1
#define HWIO_QM_DANGER_SAFE_CNTRL_IN          \
        in_dword_masked(HWIO_QM_DANGER_SAFE_CNTRL_ADDR, HWIO_QM_DANGER_SAFE_CNTRL_RMSK)
#define HWIO_QM_DANGER_SAFE_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_DANGER_SAFE_CNTRL_ADDR, m)
#define HWIO_QM_DANGER_SAFE_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_DANGER_SAFE_CNTRL_ADDR,v)
#define HWIO_QM_DANGER_SAFE_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_DANGER_SAFE_CNTRL_ADDR,m,v,HWIO_QM_DANGER_SAFE_CNTRL_IN)
#define HWIO_QM_DANGER_SAFE_CNTRL_DANGER_SAFE_EN_BMSK                                                                         0x1
#define HWIO_QM_DANGER_SAFE_CNTRL_DANGER_SAFE_EN_SHFT                                                                         0x0

#define HWIO_QM_DSP_SAFE_MASK_CNTRL_ADDR                                                                               (QM_REG_BASE      + 0x00001018)
#define HWIO_QM_DSP_SAFE_MASK_CNTRL_RMSK                                                                                      0x3
#define HWIO_QM_DSP_SAFE_MASK_CNTRL_IN          \
        in_dword_masked(HWIO_QM_DSP_SAFE_MASK_CNTRL_ADDR, HWIO_QM_DSP_SAFE_MASK_CNTRL_RMSK)
#define HWIO_QM_DSP_SAFE_MASK_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_DSP_SAFE_MASK_CNTRL_ADDR, m)
#define HWIO_QM_DSP_SAFE_MASK_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_DSP_SAFE_MASK_CNTRL_ADDR,v)
#define HWIO_QM_DSP_SAFE_MASK_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_DSP_SAFE_MASK_CNTRL_ADDR,m,v,HWIO_QM_DSP_SAFE_MASK_CNTRL_IN)
#define HWIO_QM_DSP_SAFE_MASK_CNTRL_DSP_SAFE_MASK_VALUE_BMSK                                                                  0x2
#define HWIO_QM_DSP_SAFE_MASK_CNTRL_DSP_SAFE_MASK_VALUE_SHFT                                                                  0x1
#define HWIO_QM_DSP_SAFE_MASK_CNTRL_DSP_SAFE_MASK_EN_BMSK                                                                     0x1
#define HWIO_QM_DSP_SAFE_MASK_CNTRL_DSP_SAFE_MASK_EN_SHFT                                                                     0x0

#define HWIO_QM_AGGR_SAFE_OVERRIDE_CNTRL_ADDR                                                                          (QM_REG_BASE      + 0x0000101c)
#define HWIO_QM_AGGR_SAFE_OVERRIDE_CNTRL_RMSK                                                                               0x101
#define HWIO_QM_AGGR_SAFE_OVERRIDE_CNTRL_IN          \
        in_dword_masked(HWIO_QM_AGGR_SAFE_OVERRIDE_CNTRL_ADDR, HWIO_QM_AGGR_SAFE_OVERRIDE_CNTRL_RMSK)
#define HWIO_QM_AGGR_SAFE_OVERRIDE_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_AGGR_SAFE_OVERRIDE_CNTRL_ADDR, m)
#define HWIO_QM_AGGR_SAFE_OVERRIDE_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_AGGR_SAFE_OVERRIDE_CNTRL_ADDR,v)
#define HWIO_QM_AGGR_SAFE_OVERRIDE_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_AGGR_SAFE_OVERRIDE_CNTRL_ADDR,m,v,HWIO_QM_AGGR_SAFE_OVERRIDE_CNTRL_IN)
#define HWIO_QM_AGGR_SAFE_OVERRIDE_CNTRL_QM_AGGR_SAFE_OVERRIDE_VALUE_BMSK                                                   0x100
#define HWIO_QM_AGGR_SAFE_OVERRIDE_CNTRL_QM_AGGR_SAFE_OVERRIDE_VALUE_SHFT                                                     0x8
#define HWIO_QM_AGGR_SAFE_OVERRIDE_CNTRL_QM_AGGR_SAFE_OVERRIDE_SEL_BMSK                                                       0x1
#define HWIO_QM_AGGR_SAFE_OVERRIDE_CNTRL_QM_AGGR_SAFE_OVERRIDE_SEL_SHFT                                                       0x0

#define HWIO_QM_CLNT_0_DANGER_AGGR_CNTRL_ADDR                                                                          (QM_REG_BASE      + 0x00001020)
#define HWIO_QM_CLNT_0_DANGER_AGGR_CNTRL_RMSK                                                                               0x117
#define HWIO_QM_CLNT_0_DANGER_AGGR_CNTRL_IN          \
        in_dword_masked(HWIO_QM_CLNT_0_DANGER_AGGR_CNTRL_ADDR, HWIO_QM_CLNT_0_DANGER_AGGR_CNTRL_RMSK)
#define HWIO_QM_CLNT_0_DANGER_AGGR_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_0_DANGER_AGGR_CNTRL_ADDR, m)
#define HWIO_QM_CLNT_0_DANGER_AGGR_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_CLNT_0_DANGER_AGGR_CNTRL_ADDR,v)
#define HWIO_QM_CLNT_0_DANGER_AGGR_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_0_DANGER_AGGR_CNTRL_ADDR,m,v,HWIO_QM_CLNT_0_DANGER_AGGR_CNTRL_IN)
#define HWIO_QM_CLNT_0_DANGER_AGGR_CNTRL_DANGER_AGGR_ALGO_SEL_BMSK                                                          0x100
#define HWIO_QM_CLNT_0_DANGER_AGGR_CNTRL_DANGER_AGGR_ALGO_SEL_SHFT                                                            0x8
#define HWIO_QM_CLNT_0_DANGER_AGGR_CNTRL_DSP_EN_BMSK                                                                         0x10
#define HWIO_QM_CLNT_0_DANGER_AGGR_CNTRL_DSP_EN_SHFT                                                                          0x4
#define HWIO_QM_CLNT_0_DANGER_AGGR_CNTRL_VENUS_EN_BMSK                                                                        0x4
#define HWIO_QM_CLNT_0_DANGER_AGGR_CNTRL_VENUS_EN_SHFT                                                                        0x2
#define HWIO_QM_CLNT_0_DANGER_AGGR_CNTRL_MDP_EN_BMSK                                                                          0x2
#define HWIO_QM_CLNT_0_DANGER_AGGR_CNTRL_MDP_EN_SHFT                                                                          0x1
#define HWIO_QM_CLNT_0_DANGER_AGGR_CNTRL_VFE_EN_BMSK                                                                          0x1
#define HWIO_QM_CLNT_0_DANGER_AGGR_CNTRL_VFE_EN_SHFT                                                                          0x0

#define HWIO_QM_CLNT_1_DANGER_AGGR_CNTRL_ADDR                                                                          (QM_REG_BASE      + 0x00001024)
#define HWIO_QM_CLNT_1_DANGER_AGGR_CNTRL_RMSK                                                                               0x117
#define HWIO_QM_CLNT_1_DANGER_AGGR_CNTRL_IN          \
        in_dword_masked(HWIO_QM_CLNT_1_DANGER_AGGR_CNTRL_ADDR, HWIO_QM_CLNT_1_DANGER_AGGR_CNTRL_RMSK)
#define HWIO_QM_CLNT_1_DANGER_AGGR_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_1_DANGER_AGGR_CNTRL_ADDR, m)
#define HWIO_QM_CLNT_1_DANGER_AGGR_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_CLNT_1_DANGER_AGGR_CNTRL_ADDR,v)
#define HWIO_QM_CLNT_1_DANGER_AGGR_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_1_DANGER_AGGR_CNTRL_ADDR,m,v,HWIO_QM_CLNT_1_DANGER_AGGR_CNTRL_IN)
#define HWIO_QM_CLNT_1_DANGER_AGGR_CNTRL_DANGER_AGGR_ALGO_SEL_BMSK                                                          0x100
#define HWIO_QM_CLNT_1_DANGER_AGGR_CNTRL_DANGER_AGGR_ALGO_SEL_SHFT                                                            0x8
#define HWIO_QM_CLNT_1_DANGER_AGGR_CNTRL_DSP_EN_BMSK                                                                         0x10
#define HWIO_QM_CLNT_1_DANGER_AGGR_CNTRL_DSP_EN_SHFT                                                                          0x4
#define HWIO_QM_CLNT_1_DANGER_AGGR_CNTRL_VENUS_EN_BMSK                                                                        0x4
#define HWIO_QM_CLNT_1_DANGER_AGGR_CNTRL_VENUS_EN_SHFT                                                                        0x2
#define HWIO_QM_CLNT_1_DANGER_AGGR_CNTRL_MDP_EN_BMSK                                                                          0x2
#define HWIO_QM_CLNT_1_DANGER_AGGR_CNTRL_MDP_EN_SHFT                                                                          0x1
#define HWIO_QM_CLNT_1_DANGER_AGGR_CNTRL_VFE_EN_BMSK                                                                          0x1
#define HWIO_QM_CLNT_1_DANGER_AGGR_CNTRL_VFE_EN_SHFT                                                                          0x0

#define HWIO_QM_CLNT_2_DANGER_AGGR_CNTRL_ADDR                                                                          (QM_REG_BASE      + 0x00001028)
#define HWIO_QM_CLNT_2_DANGER_AGGR_CNTRL_RMSK                                                                               0x117
#define HWIO_QM_CLNT_2_DANGER_AGGR_CNTRL_IN          \
        in_dword_masked(HWIO_QM_CLNT_2_DANGER_AGGR_CNTRL_ADDR, HWIO_QM_CLNT_2_DANGER_AGGR_CNTRL_RMSK)
#define HWIO_QM_CLNT_2_DANGER_AGGR_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_2_DANGER_AGGR_CNTRL_ADDR, m)
#define HWIO_QM_CLNT_2_DANGER_AGGR_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_CLNT_2_DANGER_AGGR_CNTRL_ADDR,v)
#define HWIO_QM_CLNT_2_DANGER_AGGR_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_2_DANGER_AGGR_CNTRL_ADDR,m,v,HWIO_QM_CLNT_2_DANGER_AGGR_CNTRL_IN)
#define HWIO_QM_CLNT_2_DANGER_AGGR_CNTRL_DANGER_AGGR_ALGO_SEL_BMSK                                                          0x100
#define HWIO_QM_CLNT_2_DANGER_AGGR_CNTRL_DANGER_AGGR_ALGO_SEL_SHFT                                                            0x8
#define HWIO_QM_CLNT_2_DANGER_AGGR_CNTRL_DSP_EN_BMSK                                                                         0x10
#define HWIO_QM_CLNT_2_DANGER_AGGR_CNTRL_DSP_EN_SHFT                                                                          0x4
#define HWIO_QM_CLNT_2_DANGER_AGGR_CNTRL_VENUS_EN_BMSK                                                                        0x4
#define HWIO_QM_CLNT_2_DANGER_AGGR_CNTRL_VENUS_EN_SHFT                                                                        0x2
#define HWIO_QM_CLNT_2_DANGER_AGGR_CNTRL_MDP_EN_BMSK                                                                          0x2
#define HWIO_QM_CLNT_2_DANGER_AGGR_CNTRL_MDP_EN_SHFT                                                                          0x1
#define HWIO_QM_CLNT_2_DANGER_AGGR_CNTRL_VFE_EN_BMSK                                                                          0x1
#define HWIO_QM_CLNT_2_DANGER_AGGR_CNTRL_VFE_EN_SHFT                                                                          0x0

#define HWIO_QM_CLNT_3_DANGER_AGGR_CNTRL_ADDR                                                                          (QM_REG_BASE      + 0x0000102c)
#define HWIO_QM_CLNT_3_DANGER_AGGR_CNTRL_RMSK                                                                               0x117
#define HWIO_QM_CLNT_3_DANGER_AGGR_CNTRL_IN          \
        in_dword_masked(HWIO_QM_CLNT_3_DANGER_AGGR_CNTRL_ADDR, HWIO_QM_CLNT_3_DANGER_AGGR_CNTRL_RMSK)
#define HWIO_QM_CLNT_3_DANGER_AGGR_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_3_DANGER_AGGR_CNTRL_ADDR, m)
#define HWIO_QM_CLNT_3_DANGER_AGGR_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_CLNT_3_DANGER_AGGR_CNTRL_ADDR,v)
#define HWIO_QM_CLNT_3_DANGER_AGGR_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_3_DANGER_AGGR_CNTRL_ADDR,m,v,HWIO_QM_CLNT_3_DANGER_AGGR_CNTRL_IN)
#define HWIO_QM_CLNT_3_DANGER_AGGR_CNTRL_DANGER_AGGR_ALGO_SEL_BMSK                                                          0x100
#define HWIO_QM_CLNT_3_DANGER_AGGR_CNTRL_DANGER_AGGR_ALGO_SEL_SHFT                                                            0x8
#define HWIO_QM_CLNT_3_DANGER_AGGR_CNTRL_DSP_EN_BMSK                                                                         0x10
#define HWIO_QM_CLNT_3_DANGER_AGGR_CNTRL_DSP_EN_SHFT                                                                          0x4
#define HWIO_QM_CLNT_3_DANGER_AGGR_CNTRL_VENUS_EN_BMSK                                                                        0x4
#define HWIO_QM_CLNT_3_DANGER_AGGR_CNTRL_VENUS_EN_SHFT                                                                        0x2
#define HWIO_QM_CLNT_3_DANGER_AGGR_CNTRL_MDP_EN_BMSK                                                                          0x2
#define HWIO_QM_CLNT_3_DANGER_AGGR_CNTRL_MDP_EN_SHFT                                                                          0x1
#define HWIO_QM_CLNT_3_DANGER_AGGR_CNTRL_VFE_EN_BMSK                                                                          0x1
#define HWIO_QM_CLNT_3_DANGER_AGGR_CNTRL_VFE_EN_SHFT                                                                          0x0

#define HWIO_QM_CLNT_4_DANGER_AGGR_CNTRL_ADDR                                                                          (QM_REG_BASE      + 0x00001030)
#define HWIO_QM_CLNT_4_DANGER_AGGR_CNTRL_RMSK                                                                               0x117
#define HWIO_QM_CLNT_4_DANGER_AGGR_CNTRL_IN          \
        in_dword_masked(HWIO_QM_CLNT_4_DANGER_AGGR_CNTRL_ADDR, HWIO_QM_CLNT_4_DANGER_AGGR_CNTRL_RMSK)
#define HWIO_QM_CLNT_4_DANGER_AGGR_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_4_DANGER_AGGR_CNTRL_ADDR, m)
#define HWIO_QM_CLNT_4_DANGER_AGGR_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_CLNT_4_DANGER_AGGR_CNTRL_ADDR,v)
#define HWIO_QM_CLNT_4_DANGER_AGGR_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_4_DANGER_AGGR_CNTRL_ADDR,m,v,HWIO_QM_CLNT_4_DANGER_AGGR_CNTRL_IN)
#define HWIO_QM_CLNT_4_DANGER_AGGR_CNTRL_DANGER_AGGR_ALGO_SEL_BMSK                                                          0x100
#define HWIO_QM_CLNT_4_DANGER_AGGR_CNTRL_DANGER_AGGR_ALGO_SEL_SHFT                                                            0x8
#define HWIO_QM_CLNT_4_DANGER_AGGR_CNTRL_DSP_EN_BMSK                                                                         0x10
#define HWIO_QM_CLNT_4_DANGER_AGGR_CNTRL_DSP_EN_SHFT                                                                          0x4
#define HWIO_QM_CLNT_4_DANGER_AGGR_CNTRL_VENUS_EN_BMSK                                                                        0x4
#define HWIO_QM_CLNT_4_DANGER_AGGR_CNTRL_VENUS_EN_SHFT                                                                        0x2
#define HWIO_QM_CLNT_4_DANGER_AGGR_CNTRL_MDP_EN_BMSK                                                                          0x2
#define HWIO_QM_CLNT_4_DANGER_AGGR_CNTRL_MDP_EN_SHFT                                                                          0x1
#define HWIO_QM_CLNT_4_DANGER_AGGR_CNTRL_VFE_EN_BMSK                                                                          0x1
#define HWIO_QM_CLNT_4_DANGER_AGGR_CNTRL_VFE_EN_SHFT                                                                          0x0

#define HWIO_QM_CLNT_5_DANGER_AGGR_CNTRL_ADDR                                                                          (QM_REG_BASE      + 0x00001034)
#define HWIO_QM_CLNT_5_DANGER_AGGR_CNTRL_RMSK                                                                               0x117
#define HWIO_QM_CLNT_5_DANGER_AGGR_CNTRL_IN          \
        in_dword_masked(HWIO_QM_CLNT_5_DANGER_AGGR_CNTRL_ADDR, HWIO_QM_CLNT_5_DANGER_AGGR_CNTRL_RMSK)
#define HWIO_QM_CLNT_5_DANGER_AGGR_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_5_DANGER_AGGR_CNTRL_ADDR, m)
#define HWIO_QM_CLNT_5_DANGER_AGGR_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_CLNT_5_DANGER_AGGR_CNTRL_ADDR,v)
#define HWIO_QM_CLNT_5_DANGER_AGGR_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_5_DANGER_AGGR_CNTRL_ADDR,m,v,HWIO_QM_CLNT_5_DANGER_AGGR_CNTRL_IN)
#define HWIO_QM_CLNT_5_DANGER_AGGR_CNTRL_DANGER_AGGR_ALGO_SEL_BMSK                                                          0x100
#define HWIO_QM_CLNT_5_DANGER_AGGR_CNTRL_DANGER_AGGR_ALGO_SEL_SHFT                                                            0x8
#define HWIO_QM_CLNT_5_DANGER_AGGR_CNTRL_DSP_EN_BMSK                                                                         0x10
#define HWIO_QM_CLNT_5_DANGER_AGGR_CNTRL_DSP_EN_SHFT                                                                          0x4
#define HWIO_QM_CLNT_5_DANGER_AGGR_CNTRL_VENUS_EN_BMSK                                                                        0x4
#define HWIO_QM_CLNT_5_DANGER_AGGR_CNTRL_VENUS_EN_SHFT                                                                        0x2
#define HWIO_QM_CLNT_5_DANGER_AGGR_CNTRL_MDP_EN_BMSK                                                                          0x2
#define HWIO_QM_CLNT_5_DANGER_AGGR_CNTRL_MDP_EN_SHFT                                                                          0x1
#define HWIO_QM_CLNT_5_DANGER_AGGR_CNTRL_VFE_EN_BMSK                                                                          0x1
#define HWIO_QM_CLNT_5_DANGER_AGGR_CNTRL_VFE_EN_SHFT                                                                          0x0

#define HWIO_QM_CLNT_6_DANGER_AGGR_CNTRL_ADDR                                                                          (QM_REG_BASE      + 0x00001038)
#define HWIO_QM_CLNT_6_DANGER_AGGR_CNTRL_RMSK                                                                               0x117
#define HWIO_QM_CLNT_6_DANGER_AGGR_CNTRL_IN          \
        in_dword_masked(HWIO_QM_CLNT_6_DANGER_AGGR_CNTRL_ADDR, HWIO_QM_CLNT_6_DANGER_AGGR_CNTRL_RMSK)
#define HWIO_QM_CLNT_6_DANGER_AGGR_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_6_DANGER_AGGR_CNTRL_ADDR, m)
#define HWIO_QM_CLNT_6_DANGER_AGGR_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_CLNT_6_DANGER_AGGR_CNTRL_ADDR,v)
#define HWIO_QM_CLNT_6_DANGER_AGGR_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_6_DANGER_AGGR_CNTRL_ADDR,m,v,HWIO_QM_CLNT_6_DANGER_AGGR_CNTRL_IN)
#define HWIO_QM_CLNT_6_DANGER_AGGR_CNTRL_DANGER_AGGR_ALGO_SEL_BMSK                                                          0x100
#define HWIO_QM_CLNT_6_DANGER_AGGR_CNTRL_DANGER_AGGR_ALGO_SEL_SHFT                                                            0x8
#define HWIO_QM_CLNT_6_DANGER_AGGR_CNTRL_DSP_EN_BMSK                                                                         0x10
#define HWIO_QM_CLNT_6_DANGER_AGGR_CNTRL_DSP_EN_SHFT                                                                          0x4
#define HWIO_QM_CLNT_6_DANGER_AGGR_CNTRL_VENUS_EN_BMSK                                                                        0x4
#define HWIO_QM_CLNT_6_DANGER_AGGR_CNTRL_VENUS_EN_SHFT                                                                        0x2
#define HWIO_QM_CLNT_6_DANGER_AGGR_CNTRL_MDP_EN_BMSK                                                                          0x2
#define HWIO_QM_CLNT_6_DANGER_AGGR_CNTRL_MDP_EN_SHFT                                                                          0x1
#define HWIO_QM_CLNT_6_DANGER_AGGR_CNTRL_VFE_EN_BMSK                                                                          0x1
#define HWIO_QM_CLNT_6_DANGER_AGGR_CNTRL_VFE_EN_SHFT                                                                          0x0

#define HWIO_QM_CLNT_7_DANGER_AGGR_CNTRL_ADDR                                                                          (QM_REG_BASE      + 0x0000103c)
#define HWIO_QM_CLNT_7_DANGER_AGGR_CNTRL_RMSK                                                                               0x117
#define HWIO_QM_CLNT_7_DANGER_AGGR_CNTRL_IN          \
        in_dword_masked(HWIO_QM_CLNT_7_DANGER_AGGR_CNTRL_ADDR, HWIO_QM_CLNT_7_DANGER_AGGR_CNTRL_RMSK)
#define HWIO_QM_CLNT_7_DANGER_AGGR_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_7_DANGER_AGGR_CNTRL_ADDR, m)
#define HWIO_QM_CLNT_7_DANGER_AGGR_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_CLNT_7_DANGER_AGGR_CNTRL_ADDR,v)
#define HWIO_QM_CLNT_7_DANGER_AGGR_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_7_DANGER_AGGR_CNTRL_ADDR,m,v,HWIO_QM_CLNT_7_DANGER_AGGR_CNTRL_IN)
#define HWIO_QM_CLNT_7_DANGER_AGGR_CNTRL_DANGER_AGGR_ALGO_SEL_BMSK                                                          0x100
#define HWIO_QM_CLNT_7_DANGER_AGGR_CNTRL_DANGER_AGGR_ALGO_SEL_SHFT                                                            0x8
#define HWIO_QM_CLNT_7_DANGER_AGGR_CNTRL_DSP_EN_BMSK                                                                         0x10
#define HWIO_QM_CLNT_7_DANGER_AGGR_CNTRL_DSP_EN_SHFT                                                                          0x4
#define HWIO_QM_CLNT_7_DANGER_AGGR_CNTRL_VENUS_EN_BMSK                                                                        0x4
#define HWIO_QM_CLNT_7_DANGER_AGGR_CNTRL_VENUS_EN_SHFT                                                                        0x2
#define HWIO_QM_CLNT_7_DANGER_AGGR_CNTRL_MDP_EN_BMSK                                                                          0x2
#define HWIO_QM_CLNT_7_DANGER_AGGR_CNTRL_MDP_EN_SHFT                                                                          0x1
#define HWIO_QM_CLNT_7_DANGER_AGGR_CNTRL_VFE_EN_BMSK                                                                          0x1
#define HWIO_QM_CLNT_7_DANGER_AGGR_CNTRL_VFE_EN_SHFT                                                                          0x0

#define HWIO_QM_CLNT_8_DANGER_AGGR_CNTRL_ADDR                                                                          (QM_REG_BASE      + 0x00001040)
#define HWIO_QM_CLNT_8_DANGER_AGGR_CNTRL_RMSK                                                                               0x117
#define HWIO_QM_CLNT_8_DANGER_AGGR_CNTRL_IN          \
        in_dword_masked(HWIO_QM_CLNT_8_DANGER_AGGR_CNTRL_ADDR, HWIO_QM_CLNT_8_DANGER_AGGR_CNTRL_RMSK)
#define HWIO_QM_CLNT_8_DANGER_AGGR_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_8_DANGER_AGGR_CNTRL_ADDR, m)
#define HWIO_QM_CLNT_8_DANGER_AGGR_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_CLNT_8_DANGER_AGGR_CNTRL_ADDR,v)
#define HWIO_QM_CLNT_8_DANGER_AGGR_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_8_DANGER_AGGR_CNTRL_ADDR,m,v,HWIO_QM_CLNT_8_DANGER_AGGR_CNTRL_IN)
#define HWIO_QM_CLNT_8_DANGER_AGGR_CNTRL_DANGER_AGGR_ALGO_SEL_BMSK                                                          0x100
#define HWIO_QM_CLNT_8_DANGER_AGGR_CNTRL_DANGER_AGGR_ALGO_SEL_SHFT                                                            0x8
#define HWIO_QM_CLNT_8_DANGER_AGGR_CNTRL_DSP_EN_BMSK                                                                         0x10
#define HWIO_QM_CLNT_8_DANGER_AGGR_CNTRL_DSP_EN_SHFT                                                                          0x4
#define HWIO_QM_CLNT_8_DANGER_AGGR_CNTRL_VENUS_EN_BMSK                                                                        0x4
#define HWIO_QM_CLNT_8_DANGER_AGGR_CNTRL_VENUS_EN_SHFT                                                                        0x2
#define HWIO_QM_CLNT_8_DANGER_AGGR_CNTRL_MDP_EN_BMSK                                                                          0x2
#define HWIO_QM_CLNT_8_DANGER_AGGR_CNTRL_MDP_EN_SHFT                                                                          0x1
#define HWIO_QM_CLNT_8_DANGER_AGGR_CNTRL_VFE_EN_BMSK                                                                          0x1
#define HWIO_QM_CLNT_8_DANGER_AGGR_CNTRL_VFE_EN_SHFT                                                                          0x0

#define HWIO_QM_CLNT_9_DANGER_AGGR_CNTRL_ADDR                                                                          (QM_REG_BASE      + 0x00001044)
#define HWIO_QM_CLNT_9_DANGER_AGGR_CNTRL_RMSK                                                                               0x117
#define HWIO_QM_CLNT_9_DANGER_AGGR_CNTRL_IN          \
        in_dword_masked(HWIO_QM_CLNT_9_DANGER_AGGR_CNTRL_ADDR, HWIO_QM_CLNT_9_DANGER_AGGR_CNTRL_RMSK)
#define HWIO_QM_CLNT_9_DANGER_AGGR_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_9_DANGER_AGGR_CNTRL_ADDR, m)
#define HWIO_QM_CLNT_9_DANGER_AGGR_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_CLNT_9_DANGER_AGGR_CNTRL_ADDR,v)
#define HWIO_QM_CLNT_9_DANGER_AGGR_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_9_DANGER_AGGR_CNTRL_ADDR,m,v,HWIO_QM_CLNT_9_DANGER_AGGR_CNTRL_IN)
#define HWIO_QM_CLNT_9_DANGER_AGGR_CNTRL_DANGER_AGGR_ALGO_SEL_BMSK                                                          0x100
#define HWIO_QM_CLNT_9_DANGER_AGGR_CNTRL_DANGER_AGGR_ALGO_SEL_SHFT                                                            0x8
#define HWIO_QM_CLNT_9_DANGER_AGGR_CNTRL_DSP_EN_BMSK                                                                         0x10
#define HWIO_QM_CLNT_9_DANGER_AGGR_CNTRL_DSP_EN_SHFT                                                                          0x4
#define HWIO_QM_CLNT_9_DANGER_AGGR_CNTRL_VENUS_EN_BMSK                                                                        0x4
#define HWIO_QM_CLNT_9_DANGER_AGGR_CNTRL_VENUS_EN_SHFT                                                                        0x2
#define HWIO_QM_CLNT_9_DANGER_AGGR_CNTRL_MDP_EN_BMSK                                                                          0x2
#define HWIO_QM_CLNT_9_DANGER_AGGR_CNTRL_MDP_EN_SHFT                                                                          0x1
#define HWIO_QM_CLNT_9_DANGER_AGGR_CNTRL_VFE_EN_BMSK                                                                          0x1
#define HWIO_QM_CLNT_9_DANGER_AGGR_CNTRL_VFE_EN_SHFT                                                                          0x0

#define HWIO_QM_CLNT_0_DANGER_AGGR_MODEM_CNTRL_ADDR                                                                    (QM_REG_BASE      + 0x00001060)
#define HWIO_QM_CLNT_0_DANGER_AGGR_MODEM_CNTRL_RMSK                                                                           0x1
#define HWIO_QM_CLNT_0_DANGER_AGGR_MODEM_CNTRL_IN          \
        in_dword_masked(HWIO_QM_CLNT_0_DANGER_AGGR_MODEM_CNTRL_ADDR, HWIO_QM_CLNT_0_DANGER_AGGR_MODEM_CNTRL_RMSK)
#define HWIO_QM_CLNT_0_DANGER_AGGR_MODEM_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_0_DANGER_AGGR_MODEM_CNTRL_ADDR, m)
#define HWIO_QM_CLNT_0_DANGER_AGGR_MODEM_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_CLNT_0_DANGER_AGGR_MODEM_CNTRL_ADDR,v)
#define HWIO_QM_CLNT_0_DANGER_AGGR_MODEM_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_0_DANGER_AGGR_MODEM_CNTRL_ADDR,m,v,HWIO_QM_CLNT_0_DANGER_AGGR_MODEM_CNTRL_IN)
#define HWIO_QM_CLNT_0_DANGER_AGGR_MODEM_CNTRL_MODEM_EN_BMSK                                                                  0x1
#define HWIO_QM_CLNT_0_DANGER_AGGR_MODEM_CNTRL_MODEM_EN_SHFT                                                                  0x0

#define HWIO_QM_CLNT_1_DANGER_AGGR_MODEM_CNTRL_ADDR                                                                    (QM_REG_BASE      + 0x00001064)
#define HWIO_QM_CLNT_1_DANGER_AGGR_MODEM_CNTRL_RMSK                                                                           0x1
#define HWIO_QM_CLNT_1_DANGER_AGGR_MODEM_CNTRL_IN          \
        in_dword_masked(HWIO_QM_CLNT_1_DANGER_AGGR_MODEM_CNTRL_ADDR, HWIO_QM_CLNT_1_DANGER_AGGR_MODEM_CNTRL_RMSK)
#define HWIO_QM_CLNT_1_DANGER_AGGR_MODEM_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_1_DANGER_AGGR_MODEM_CNTRL_ADDR, m)
#define HWIO_QM_CLNT_1_DANGER_AGGR_MODEM_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_CLNT_1_DANGER_AGGR_MODEM_CNTRL_ADDR,v)
#define HWIO_QM_CLNT_1_DANGER_AGGR_MODEM_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_1_DANGER_AGGR_MODEM_CNTRL_ADDR,m,v,HWIO_QM_CLNT_1_DANGER_AGGR_MODEM_CNTRL_IN)
#define HWIO_QM_CLNT_1_DANGER_AGGR_MODEM_CNTRL_MODEM_EN_BMSK                                                                  0x1
#define HWIO_QM_CLNT_1_DANGER_AGGR_MODEM_CNTRL_MODEM_EN_SHFT                                                                  0x0

#define HWIO_QM_CLNT_2_DANGER_AGGR_MODEM_CNTRL_ADDR                                                                    (QM_REG_BASE      + 0x00001068)
#define HWIO_QM_CLNT_2_DANGER_AGGR_MODEM_CNTRL_RMSK                                                                           0x1
#define HWIO_QM_CLNT_2_DANGER_AGGR_MODEM_CNTRL_IN          \
        in_dword_masked(HWIO_QM_CLNT_2_DANGER_AGGR_MODEM_CNTRL_ADDR, HWIO_QM_CLNT_2_DANGER_AGGR_MODEM_CNTRL_RMSK)
#define HWIO_QM_CLNT_2_DANGER_AGGR_MODEM_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_2_DANGER_AGGR_MODEM_CNTRL_ADDR, m)
#define HWIO_QM_CLNT_2_DANGER_AGGR_MODEM_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_CLNT_2_DANGER_AGGR_MODEM_CNTRL_ADDR,v)
#define HWIO_QM_CLNT_2_DANGER_AGGR_MODEM_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_2_DANGER_AGGR_MODEM_CNTRL_ADDR,m,v,HWIO_QM_CLNT_2_DANGER_AGGR_MODEM_CNTRL_IN)
#define HWIO_QM_CLNT_2_DANGER_AGGR_MODEM_CNTRL_MODEM_EN_BMSK                                                                  0x1
#define HWIO_QM_CLNT_2_DANGER_AGGR_MODEM_CNTRL_MODEM_EN_SHFT                                                                  0x0

#define HWIO_QM_CLNT_3_DANGER_AGGR_MODEM_CNTRL_ADDR                                                                    (QM_REG_BASE      + 0x0000106c)
#define HWIO_QM_CLNT_3_DANGER_AGGR_MODEM_CNTRL_RMSK                                                                           0x1
#define HWIO_QM_CLNT_3_DANGER_AGGR_MODEM_CNTRL_IN          \
        in_dword_masked(HWIO_QM_CLNT_3_DANGER_AGGR_MODEM_CNTRL_ADDR, HWIO_QM_CLNT_3_DANGER_AGGR_MODEM_CNTRL_RMSK)
#define HWIO_QM_CLNT_3_DANGER_AGGR_MODEM_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_3_DANGER_AGGR_MODEM_CNTRL_ADDR, m)
#define HWIO_QM_CLNT_3_DANGER_AGGR_MODEM_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_CLNT_3_DANGER_AGGR_MODEM_CNTRL_ADDR,v)
#define HWIO_QM_CLNT_3_DANGER_AGGR_MODEM_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_3_DANGER_AGGR_MODEM_CNTRL_ADDR,m,v,HWIO_QM_CLNT_3_DANGER_AGGR_MODEM_CNTRL_IN)
#define HWIO_QM_CLNT_3_DANGER_AGGR_MODEM_CNTRL_MODEM_EN_BMSK                                                                  0x1
#define HWIO_QM_CLNT_3_DANGER_AGGR_MODEM_CNTRL_MODEM_EN_SHFT                                                                  0x0

#define HWIO_QM_CLNT_4_DANGER_AGGR_MODEM_CNTRL_ADDR                                                                    (QM_REG_BASE      + 0x00001070)
#define HWIO_QM_CLNT_4_DANGER_AGGR_MODEM_CNTRL_RMSK                                                                           0x1
#define HWIO_QM_CLNT_4_DANGER_AGGR_MODEM_CNTRL_IN          \
        in_dword_masked(HWIO_QM_CLNT_4_DANGER_AGGR_MODEM_CNTRL_ADDR, HWIO_QM_CLNT_4_DANGER_AGGR_MODEM_CNTRL_RMSK)
#define HWIO_QM_CLNT_4_DANGER_AGGR_MODEM_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_4_DANGER_AGGR_MODEM_CNTRL_ADDR, m)
#define HWIO_QM_CLNT_4_DANGER_AGGR_MODEM_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_CLNT_4_DANGER_AGGR_MODEM_CNTRL_ADDR,v)
#define HWIO_QM_CLNT_4_DANGER_AGGR_MODEM_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_4_DANGER_AGGR_MODEM_CNTRL_ADDR,m,v,HWIO_QM_CLNT_4_DANGER_AGGR_MODEM_CNTRL_IN)
#define HWIO_QM_CLNT_4_DANGER_AGGR_MODEM_CNTRL_MODEM_EN_BMSK                                                                  0x1
#define HWIO_QM_CLNT_4_DANGER_AGGR_MODEM_CNTRL_MODEM_EN_SHFT                                                                  0x0

#define HWIO_QM_CLNT_5_DANGER_AGGR_MODEM_CNTRL_ADDR                                                                    (QM_REG_BASE      + 0x00001074)
#define HWIO_QM_CLNT_5_DANGER_AGGR_MODEM_CNTRL_RMSK                                                                           0x1
#define HWIO_QM_CLNT_5_DANGER_AGGR_MODEM_CNTRL_IN          \
        in_dword_masked(HWIO_QM_CLNT_5_DANGER_AGGR_MODEM_CNTRL_ADDR, HWIO_QM_CLNT_5_DANGER_AGGR_MODEM_CNTRL_RMSK)
#define HWIO_QM_CLNT_5_DANGER_AGGR_MODEM_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_5_DANGER_AGGR_MODEM_CNTRL_ADDR, m)
#define HWIO_QM_CLNT_5_DANGER_AGGR_MODEM_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_CLNT_5_DANGER_AGGR_MODEM_CNTRL_ADDR,v)
#define HWIO_QM_CLNT_5_DANGER_AGGR_MODEM_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_5_DANGER_AGGR_MODEM_CNTRL_ADDR,m,v,HWIO_QM_CLNT_5_DANGER_AGGR_MODEM_CNTRL_IN)
#define HWIO_QM_CLNT_5_DANGER_AGGR_MODEM_CNTRL_MODEM_EN_BMSK                                                                  0x1
#define HWIO_QM_CLNT_5_DANGER_AGGR_MODEM_CNTRL_MODEM_EN_SHFT                                                                  0x0

#define HWIO_QM_CLNT_6_DANGER_AGGR_MODEM_CNTRL_ADDR                                                                    (QM_REG_BASE      + 0x00001078)
#define HWIO_QM_CLNT_6_DANGER_AGGR_MODEM_CNTRL_RMSK                                                                           0x1
#define HWIO_QM_CLNT_6_DANGER_AGGR_MODEM_CNTRL_IN          \
        in_dword_masked(HWIO_QM_CLNT_6_DANGER_AGGR_MODEM_CNTRL_ADDR, HWIO_QM_CLNT_6_DANGER_AGGR_MODEM_CNTRL_RMSK)
#define HWIO_QM_CLNT_6_DANGER_AGGR_MODEM_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_6_DANGER_AGGR_MODEM_CNTRL_ADDR, m)
#define HWIO_QM_CLNT_6_DANGER_AGGR_MODEM_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_CLNT_6_DANGER_AGGR_MODEM_CNTRL_ADDR,v)
#define HWIO_QM_CLNT_6_DANGER_AGGR_MODEM_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_6_DANGER_AGGR_MODEM_CNTRL_ADDR,m,v,HWIO_QM_CLNT_6_DANGER_AGGR_MODEM_CNTRL_IN)
#define HWIO_QM_CLNT_6_DANGER_AGGR_MODEM_CNTRL_MODEM_EN_BMSK                                                                  0x1
#define HWIO_QM_CLNT_6_DANGER_AGGR_MODEM_CNTRL_MODEM_EN_SHFT                                                                  0x0

#define HWIO_QM_CLNT_7_DANGER_AGGR_MODEM_CNTRL_ADDR                                                                    (QM_REG_BASE      + 0x0000107c)
#define HWIO_QM_CLNT_7_DANGER_AGGR_MODEM_CNTRL_RMSK                                                                           0x1
#define HWIO_QM_CLNT_7_DANGER_AGGR_MODEM_CNTRL_IN          \
        in_dword_masked(HWIO_QM_CLNT_7_DANGER_AGGR_MODEM_CNTRL_ADDR, HWIO_QM_CLNT_7_DANGER_AGGR_MODEM_CNTRL_RMSK)
#define HWIO_QM_CLNT_7_DANGER_AGGR_MODEM_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_7_DANGER_AGGR_MODEM_CNTRL_ADDR, m)
#define HWIO_QM_CLNT_7_DANGER_AGGR_MODEM_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_CLNT_7_DANGER_AGGR_MODEM_CNTRL_ADDR,v)
#define HWIO_QM_CLNT_7_DANGER_AGGR_MODEM_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_7_DANGER_AGGR_MODEM_CNTRL_ADDR,m,v,HWIO_QM_CLNT_7_DANGER_AGGR_MODEM_CNTRL_IN)
#define HWIO_QM_CLNT_7_DANGER_AGGR_MODEM_CNTRL_MODEM_EN_BMSK                                                                  0x1
#define HWIO_QM_CLNT_7_DANGER_AGGR_MODEM_CNTRL_MODEM_EN_SHFT                                                                  0x0

#define HWIO_QM_CLNT_8_DANGER_AGGR_MODEM_CNTRL_ADDR                                                                    (QM_REG_BASE      + 0x00001080)
#define HWIO_QM_CLNT_8_DANGER_AGGR_MODEM_CNTRL_RMSK                                                                           0x1
#define HWIO_QM_CLNT_8_DANGER_AGGR_MODEM_CNTRL_IN          \
        in_dword_masked(HWIO_QM_CLNT_8_DANGER_AGGR_MODEM_CNTRL_ADDR, HWIO_QM_CLNT_8_DANGER_AGGR_MODEM_CNTRL_RMSK)
#define HWIO_QM_CLNT_8_DANGER_AGGR_MODEM_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_8_DANGER_AGGR_MODEM_CNTRL_ADDR, m)
#define HWIO_QM_CLNT_8_DANGER_AGGR_MODEM_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_CLNT_8_DANGER_AGGR_MODEM_CNTRL_ADDR,v)
#define HWIO_QM_CLNT_8_DANGER_AGGR_MODEM_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_8_DANGER_AGGR_MODEM_CNTRL_ADDR,m,v,HWIO_QM_CLNT_8_DANGER_AGGR_MODEM_CNTRL_IN)
#define HWIO_QM_CLNT_8_DANGER_AGGR_MODEM_CNTRL_MODEM_EN_BMSK                                                                  0x1
#define HWIO_QM_CLNT_8_DANGER_AGGR_MODEM_CNTRL_MODEM_EN_SHFT                                                                  0x0

#define HWIO_QM_CLNT_9_DANGER_AGGR_MODEM_CNTRL_ADDR                                                                    (QM_REG_BASE      + 0x00001084)
#define HWIO_QM_CLNT_9_DANGER_AGGR_MODEM_CNTRL_RMSK                                                                           0x1
#define HWIO_QM_CLNT_9_DANGER_AGGR_MODEM_CNTRL_IN          \
        in_dword_masked(HWIO_QM_CLNT_9_DANGER_AGGR_MODEM_CNTRL_ADDR, HWIO_QM_CLNT_9_DANGER_AGGR_MODEM_CNTRL_RMSK)
#define HWIO_QM_CLNT_9_DANGER_AGGR_MODEM_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_9_DANGER_AGGR_MODEM_CNTRL_ADDR, m)
#define HWIO_QM_CLNT_9_DANGER_AGGR_MODEM_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_CLNT_9_DANGER_AGGR_MODEM_CNTRL_ADDR,v)
#define HWIO_QM_CLNT_9_DANGER_AGGR_MODEM_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_9_DANGER_AGGR_MODEM_CNTRL_ADDR,m,v,HWIO_QM_CLNT_9_DANGER_AGGR_MODEM_CNTRL_IN)
#define HWIO_QM_CLNT_9_DANGER_AGGR_MODEM_CNTRL_MODEM_EN_BMSK                                                                  0x1
#define HWIO_QM_CLNT_9_DANGER_AGGR_MODEM_CNTRL_MODEM_EN_SHFT                                                                  0x0

#define HWIO_QM_DSP_DANGER_AGGR_MODEM_CNTRL_ADDR                                                                       (QM_REG_BASE      + 0x00001090)
#define HWIO_QM_DSP_DANGER_AGGR_MODEM_CNTRL_RMSK                                                                              0x1
#define HWIO_QM_DSP_DANGER_AGGR_MODEM_CNTRL_IN          \
        in_dword_masked(HWIO_QM_DSP_DANGER_AGGR_MODEM_CNTRL_ADDR, HWIO_QM_DSP_DANGER_AGGR_MODEM_CNTRL_RMSK)
#define HWIO_QM_DSP_DANGER_AGGR_MODEM_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_DSP_DANGER_AGGR_MODEM_CNTRL_ADDR, m)
#define HWIO_QM_DSP_DANGER_AGGR_MODEM_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_DSP_DANGER_AGGR_MODEM_CNTRL_ADDR,v)
#define HWIO_QM_DSP_DANGER_AGGR_MODEM_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_DSP_DANGER_AGGR_MODEM_CNTRL_ADDR,m,v,HWIO_QM_DSP_DANGER_AGGR_MODEM_CNTRL_IN)
#define HWIO_QM_DSP_DANGER_AGGR_MODEM_CNTRL_MODEM_EN_BMSK                                                                     0x1
#define HWIO_QM_DSP_DANGER_AGGR_MODEM_CNTRL_MODEM_EN_SHFT                                                                     0x0

#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_MODEM_CNTRL_ADDR                                                                (QM_REG_BASE      + 0x00001094)
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_MODEM_CNTRL_RMSK                                                                       0x1
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_MODEM_CNTRL_IN          \
        in_dword_masked(HWIO_QM_DSP_SYSTEM_DANGER_AGGR_MODEM_CNTRL_ADDR, HWIO_QM_DSP_SYSTEM_DANGER_AGGR_MODEM_CNTRL_RMSK)
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_MODEM_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_DSP_SYSTEM_DANGER_AGGR_MODEM_CNTRL_ADDR, m)
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_MODEM_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_DSP_SYSTEM_DANGER_AGGR_MODEM_CNTRL_ADDR,v)
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_MODEM_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_DSP_SYSTEM_DANGER_AGGR_MODEM_CNTRL_ADDR,m,v,HWIO_QM_DSP_SYSTEM_DANGER_AGGR_MODEM_CNTRL_IN)
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_MODEM_CNTRL_MODEM_EN_BMSK                                                              0x1
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_MODEM_CNTRL_MODEM_EN_SHFT                                                              0x0

#define HWIO_QM_DSP_DANGER_AGGR_CNTRL_ADDR                                                                             (QM_REG_BASE      + 0x000010a0)
#define HWIO_QM_DSP_DANGER_AGGR_CNTRL_RMSK                                                                                  0x1f7
#define HWIO_QM_DSP_DANGER_AGGR_CNTRL_IN          \
        in_dword_masked(HWIO_QM_DSP_DANGER_AGGR_CNTRL_ADDR, HWIO_QM_DSP_DANGER_AGGR_CNTRL_RMSK)
#define HWIO_QM_DSP_DANGER_AGGR_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_DSP_DANGER_AGGR_CNTRL_ADDR, m)
#define HWIO_QM_DSP_DANGER_AGGR_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_DSP_DANGER_AGGR_CNTRL_ADDR,v)
#define HWIO_QM_DSP_DANGER_AGGR_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_DSP_DANGER_AGGR_CNTRL_ADDR,m,v,HWIO_QM_DSP_DANGER_AGGR_CNTRL_IN)
#define HWIO_QM_DSP_DANGER_AGGR_CNTRL_DANGER_AGGR_ALGO_SEL_BMSK                                                             0x100
#define HWIO_QM_DSP_DANGER_AGGR_CNTRL_DANGER_AGGR_ALGO_SEL_SHFT                                                               0x8
#define HWIO_QM_DSP_DANGER_AGGR_CNTRL_DSP_3_EN_BMSK                                                                          0x80
#define HWIO_QM_DSP_DANGER_AGGR_CNTRL_DSP_3_EN_SHFT                                                                           0x7
#define HWIO_QM_DSP_DANGER_AGGR_CNTRL_DSP_2_EN_BMSK                                                                          0x40
#define HWIO_QM_DSP_DANGER_AGGR_CNTRL_DSP_2_EN_SHFT                                                                           0x6
#define HWIO_QM_DSP_DANGER_AGGR_CNTRL_DSP_1_EN_BMSK                                                                          0x20
#define HWIO_QM_DSP_DANGER_AGGR_CNTRL_DSP_1_EN_SHFT                                                                           0x5
#define HWIO_QM_DSP_DANGER_AGGR_CNTRL_DSP_0_EN_BMSK                                                                          0x10
#define HWIO_QM_DSP_DANGER_AGGR_CNTRL_DSP_0_EN_SHFT                                                                           0x4
#define HWIO_QM_DSP_DANGER_AGGR_CNTRL_VENUS_EN_BMSK                                                                           0x4
#define HWIO_QM_DSP_DANGER_AGGR_CNTRL_VENUS_EN_SHFT                                                                           0x2
#define HWIO_QM_DSP_DANGER_AGGR_CNTRL_MDP_EN_BMSK                                                                             0x2
#define HWIO_QM_DSP_DANGER_AGGR_CNTRL_MDP_EN_SHFT                                                                             0x1
#define HWIO_QM_DSP_DANGER_AGGR_CNTRL_VFE_EN_BMSK                                                                             0x1
#define HWIO_QM_DSP_DANGER_AGGR_CNTRL_VFE_EN_SHFT                                                                             0x0

#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_ADDR                                                                      (QM_REG_BASE      + 0x000010a4)
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_RMSK                                                                      0x800001f7
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_IN          \
        in_dword_masked(HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_ADDR, HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_RMSK)
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_ADDR, m)
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_ADDR,v)
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_ADDR,m,v,HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_IN)
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_DSP_SYSTEM_DANGER_AGGR_LEGACY_BMSK                                        0x80000000
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_DSP_SYSTEM_DANGER_AGGR_LEGACY_SHFT                                              0x1f
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_DANGER_AGGR_ALGO_SEL_BMSK                                                      0x100
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_DANGER_AGGR_ALGO_SEL_SHFT                                                        0x8
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_DSP_3_EN_BMSK                                                                   0x80
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_DSP_3_EN_SHFT                                                                    0x7
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_DSP_2_EN_BMSK                                                                   0x40
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_DSP_2_EN_SHFT                                                                    0x6
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_DSP_1_EN_BMSK                                                                   0x20
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_DSP_1_EN_SHFT                                                                    0x5
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_DSP_0_EN_BMSK                                                                   0x10
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_DSP_0_EN_SHFT                                                                    0x4
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_VENUS_EN_BMSK                                                                    0x4
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_VENUS_EN_SHFT                                                                    0x2
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_MDP_EN_BMSK                                                                      0x2
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_MDP_EN_SHFT                                                                      0x1
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_VFE_EN_BMSK                                                                      0x1
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_VFE_EN_SHFT                                                                      0x0

#define HWIO_QM_DSP_HPM_RT_CLNT_CONTRIBUTE_OVERRIDE_ADDR                                                               (QM_REG_BASE      + 0x000010a8)
#define HWIO_QM_DSP_HPM_RT_CLNT_CONTRIBUTE_OVERRIDE_RMSK                                                                  0x10001
#define HWIO_QM_DSP_HPM_RT_CLNT_CONTRIBUTE_OVERRIDE_IN          \
        in_dword_masked(HWIO_QM_DSP_HPM_RT_CLNT_CONTRIBUTE_OVERRIDE_ADDR, HWIO_QM_DSP_HPM_RT_CLNT_CONTRIBUTE_OVERRIDE_RMSK)
#define HWIO_QM_DSP_HPM_RT_CLNT_CONTRIBUTE_OVERRIDE_INM(m)      \
        in_dword_masked(HWIO_QM_DSP_HPM_RT_CLNT_CONTRIBUTE_OVERRIDE_ADDR, m)
#define HWIO_QM_DSP_HPM_RT_CLNT_CONTRIBUTE_OVERRIDE_OUT(v)      \
        out_dword(HWIO_QM_DSP_HPM_RT_CLNT_CONTRIBUTE_OVERRIDE_ADDR,v)
#define HWIO_QM_DSP_HPM_RT_CLNT_CONTRIBUTE_OVERRIDE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_DSP_HPM_RT_CLNT_CONTRIBUTE_OVERRIDE_ADDR,m,v,HWIO_QM_DSP_HPM_RT_CLNT_CONTRIBUTE_OVERRIDE_IN)
#define HWIO_QM_DSP_HPM_RT_CLNT_CONTRIBUTE_OVERRIDE_DSP_SYSTEM_DANGER_HPM_RT_CLNT_CONTRIBUTE_OVERRIDE_BMSK                0x10000
#define HWIO_QM_DSP_HPM_RT_CLNT_CONTRIBUTE_OVERRIDE_DSP_SYSTEM_DANGER_HPM_RT_CLNT_CONTRIBUTE_OVERRIDE_SHFT                   0x10
#define HWIO_QM_DSP_HPM_RT_CLNT_CONTRIBUTE_OVERRIDE_DSP_HPM_RT_CLNT_CONTRIBUTE_OVERRIDE_BMSK                                  0x1
#define HWIO_QM_DSP_HPM_RT_CLNT_CONTRIBUTE_OVERRIDE_DSP_HPM_RT_CLNT_CONTRIBUTE_OVERRIDE_SHFT                                  0x0

#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_ADDR                                                                   (QM_REG_BASE      + 0x00001150)
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_RMSK                                                                     0xffffff
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_IN          \
        in_dword_masked(HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_ADDR, HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_RMSK)
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_ADDR, m)
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_OUT(v)      \
        out_dword(HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_ADDR,v)
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_ADDR,m,v,HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_IN)
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_7_BMSK                                             0xe00000
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_7_SHFT                                                 0x15
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_6_BMSK                                             0x1c0000
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_6_SHFT                                                 0x12
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_5_BMSK                                              0x38000
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_5_SHFT                                                  0xf
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_4_BMSK                                               0x7000
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_4_SHFT                                                  0xc
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_3_BMSK                                                0xe00
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_3_SHFT                                                  0x9
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_2_BMSK                                                0x1c0
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_2_SHFT                                                  0x6
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_1_BMSK                                                 0x38
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_1_SHFT                                                  0x3
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_0_BMSK                                                  0x7
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_0_SHFT                                                  0x0

#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_ADDR                                                                   (QM_REG_BASE      + 0x00001154)
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_RMSK                                                                     0xffffff
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_IN          \
        in_dword_masked(HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_ADDR, HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_RMSK)
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_ADDR, m)
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_OUT(v)      \
        out_dword(HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_ADDR,v)
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_ADDR,m,v,HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_IN)
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_7_BMSK                                             0xe00000
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_7_SHFT                                                 0x15
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_6_BMSK                                             0x1c0000
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_6_SHFT                                                 0x12
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_5_BMSK                                              0x38000
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_5_SHFT                                                  0xf
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_4_BMSK                                               0x7000
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_4_SHFT                                                  0xc
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_3_BMSK                                                0xe00
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_3_SHFT                                                  0x9
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_2_BMSK                                                0x1c0
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_2_SHFT                                                  0x6
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_1_BMSK                                                 0x38
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_1_SHFT                                                  0x3
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_0_BMSK                                                  0x7
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_0_SHFT                                                  0x0

#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_ADDR                                                                   (QM_REG_BASE      + 0x00001158)
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_RMSK                                                                     0xffffff
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_IN          \
        in_dword_masked(HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_ADDR, HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_RMSK)
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_ADDR, m)
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_OUT(v)      \
        out_dword(HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_ADDR,v)
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_ADDR,m,v,HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_IN)
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_7_BMSK                                             0xe00000
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_7_SHFT                                                 0x15
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_6_BMSK                                             0x1c0000
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_6_SHFT                                                 0x12
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_5_BMSK                                              0x38000
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_5_SHFT                                                  0xf
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_4_BMSK                                               0x7000
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_4_SHFT                                                  0xc
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_3_BMSK                                                0xe00
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_3_SHFT                                                  0x9
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_2_BMSK                                                0x1c0
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_2_SHFT                                                  0x6
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_1_BMSK                                                 0x38
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_1_SHFT                                                  0x3
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_0_BMSK                                                  0x7
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_0_SHFT                                                  0x0

#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_ADDR                                                                   (QM_REG_BASE      + 0x0000115c)
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_RMSK                                                                     0xffffff
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_IN          \
        in_dword_masked(HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_ADDR, HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_RMSK)
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_ADDR, m)
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_OUT(v)      \
        out_dword(HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_ADDR,v)
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_ADDR,m,v,HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_IN)
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_7_BMSK                                             0xe00000
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_7_SHFT                                                 0x15
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_6_BMSK                                             0x1c0000
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_6_SHFT                                                 0x12
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_5_BMSK                                              0x38000
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_5_SHFT                                                  0xf
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_4_BMSK                                               0x7000
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_4_SHFT                                                  0xc
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_3_BMSK                                                0xe00
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_3_SHFT                                                  0x9
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_2_BMSK                                                0x1c0
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_2_SHFT                                                  0x6
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_1_BMSK                                                 0x38
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_1_SHFT                                                  0x3
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_0_BMSK                                                  0x7
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_0_SHFT                                                  0x0

#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_ADDR                                                                   (QM_REG_BASE      + 0x00001160)
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_RMSK                                                                     0xffffff
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_IN          \
        in_dword_masked(HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_ADDR, HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_RMSK)
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_ADDR, m)
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_OUT(v)      \
        out_dword(HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_ADDR,v)
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_ADDR,m,v,HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_IN)
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_7_BMSK                                             0xe00000
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_7_SHFT                                                 0x15
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_6_BMSK                                             0x1c0000
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_6_SHFT                                                 0x12
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_5_BMSK                                              0x38000
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_5_SHFT                                                  0xf
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_4_BMSK                                               0x7000
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_4_SHFT                                                  0xc
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_3_BMSK                                                0xe00
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_3_SHFT                                                  0x9
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_2_BMSK                                                0x1c0
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_2_SHFT                                                  0x6
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_1_BMSK                                                 0x38
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_1_SHFT                                                  0x3
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_0_BMSK                                                  0x7
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_0_SHFT                                                  0x0

#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_ADDR                                                                   (QM_REG_BASE      + 0x00001164)
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_RMSK                                                                     0xffffff
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_IN          \
        in_dword_masked(HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_ADDR, HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_RMSK)
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_ADDR, m)
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_OUT(v)      \
        out_dword(HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_ADDR,v)
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_ADDR,m,v,HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_IN)
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_7_BMSK                                             0xe00000
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_7_SHFT                                                 0x15
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_6_BMSK                                             0x1c0000
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_6_SHFT                                                 0x12
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_5_BMSK                                              0x38000
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_5_SHFT                                                  0xf
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_4_BMSK                                               0x7000
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_4_SHFT                                                  0xc
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_3_BMSK                                                0xe00
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_3_SHFT                                                  0x9
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_2_BMSK                                                0x1c0
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_2_SHFT                                                  0x6
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_1_BMSK                                                 0x38
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_1_SHFT                                                  0x3
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_0_BMSK                                                  0x7
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_0_SHFT                                                  0x0

#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_ADDR                                                                   (QM_REG_BASE      + 0x00001168)
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_RMSK                                                                     0xffffff
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_IN          \
        in_dword_masked(HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_ADDR, HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_RMSK)
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_ADDR, m)
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_OUT(v)      \
        out_dword(HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_ADDR,v)
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_ADDR,m,v,HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_IN)
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_7_BMSK                                             0xe00000
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_7_SHFT                                                 0x15
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_6_BMSK                                             0x1c0000
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_6_SHFT                                                 0x12
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_5_BMSK                                              0x38000
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_5_SHFT                                                  0xf
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_4_BMSK                                               0x7000
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_4_SHFT                                                  0xc
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_3_BMSK                                                0xe00
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_3_SHFT                                                  0x9
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_2_BMSK                                                0x1c0
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_2_SHFT                                                  0x6
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_1_BMSK                                                 0x38
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_1_SHFT                                                  0x3
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_0_BMSK                                                  0x7
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_0_SHFT                                                  0x0

#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_ADDR                                                                   (QM_REG_BASE      + 0x0000116c)
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_RMSK                                                                     0xffffff
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_IN          \
        in_dword_masked(HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_ADDR, HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_RMSK)
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_ADDR, m)
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_OUT(v)      \
        out_dword(HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_ADDR,v)
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_ADDR,m,v,HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_IN)
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_7_BMSK                                             0xe00000
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_7_SHFT                                                 0x15
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_6_BMSK                                             0x1c0000
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_6_SHFT                                                 0x12
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_5_BMSK                                              0x38000
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_5_SHFT                                                  0xf
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_4_BMSK                                               0x7000
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_4_SHFT                                                  0xc
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_3_BMSK                                                0xe00
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_3_SHFT                                                  0x9
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_2_BMSK                                                0x1c0
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_2_SHFT                                                  0x6
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_1_BMSK                                                 0x38
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_1_SHFT                                                  0x3
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_0_BMSK                                                  0x7
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_0_SHFT                                                  0x0

#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_ADDR                                                                   (QM_REG_BASE      + 0x00001170)
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_RMSK                                                                     0xffffff
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_IN          \
        in_dword_masked(HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_ADDR, HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_RMSK)
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_ADDR, m)
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_OUT(v)      \
        out_dword(HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_ADDR,v)
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_ADDR,m,v,HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_IN)
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_7_BMSK                                             0xe00000
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_7_SHFT                                                 0x15
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_6_BMSK                                             0x1c0000
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_6_SHFT                                                 0x12
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_5_BMSK                                              0x38000
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_5_SHFT                                                  0xf
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_4_BMSK                                               0x7000
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_4_SHFT                                                  0xc
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_3_BMSK                                                0xe00
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_3_SHFT                                                  0x9
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_2_BMSK                                                0x1c0
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_2_SHFT                                                  0x6
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_1_BMSK                                                 0x38
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_1_SHFT                                                  0x3
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_0_BMSK                                                  0x7
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_0_SHFT                                                  0x0

#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_ADDR                                                                   (QM_REG_BASE      + 0x00001174)
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_RMSK                                                                     0xffffff
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_IN          \
        in_dword_masked(HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_ADDR, HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_RMSK)
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_ADDR, m)
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_OUT(v)      \
        out_dword(HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_ADDR,v)
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_ADDR,m,v,HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_IN)
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_7_BMSK                                             0xe00000
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_7_SHFT                                                 0x15
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_6_BMSK                                             0x1c0000
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_6_SHFT                                                 0x12
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_5_BMSK                                              0x38000
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_5_SHFT                                                  0xf
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_4_BMSK                                               0x7000
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_4_SHFT                                                  0xc
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_3_BMSK                                                0xe00
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_3_SHFT                                                  0x9
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_2_BMSK                                                0x1c0
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_2_SHFT                                                  0x6
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_1_BMSK                                                 0x38
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_1_SHFT                                                  0x3
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_0_BMSK                                                  0x7
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_0_SHFT                                                  0x0

#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_ADDR                                                                  (QM_REG_BASE      + 0x00001178)
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_RMSK                                                                    0xffffff
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_IN          \
        in_dword_masked(HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_ADDR, HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_RMSK)
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_ADDR, m)
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_OUT(v)      \
        out_dword(HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_ADDR,v)
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_ADDR,m,v,HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_IN)
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_7_BMSK                                            0xe00000
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_7_SHFT                                                0x15
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_6_BMSK                                            0x1c0000
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_6_SHFT                                                0x12
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_5_BMSK                                             0x38000
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_5_SHFT                                                 0xf
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_4_BMSK                                              0x7000
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_4_SHFT                                                 0xc
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_3_BMSK                                               0xe00
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_3_SHFT                                                 0x9
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_2_BMSK                                               0x1c0
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_2_SHFT                                                 0x6
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_1_BMSK                                                0x38
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_1_SHFT                                                 0x3
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_0_BMSK                                                 0x7
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_0_SHFT                                                 0x0

#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_01_ADDR                                                                   (QM_REG_BASE      + 0x000011a0)
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_01_RMSK                                                                        0xfff
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_01_IN          \
        in_dword_masked(HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_01_ADDR, HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_01_RMSK)
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_01_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_01_ADDR, m)
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_01_OUT(v)      \
        out_dword(HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_01_ADDR,v)
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_01_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_01_ADDR,m,v,HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_01_IN)
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_11_BMSK                                               0xe00
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_11_SHFT                                                 0x9
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_10_BMSK                                               0x1c0
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_10_SHFT                                                 0x6
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_9_BMSK                                                 0x38
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_9_SHFT                                                  0x3
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_8_BMSK                                                  0x7
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_8_SHFT                                                  0x0

#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_01_ADDR                                                                   (QM_REG_BASE      + 0x000011a4)
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_01_RMSK                                                                        0xfff
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_01_IN          \
        in_dword_masked(HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_01_ADDR, HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_01_RMSK)
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_01_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_01_ADDR, m)
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_01_OUT(v)      \
        out_dword(HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_01_ADDR,v)
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_01_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_01_ADDR,m,v,HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_01_IN)
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_11_BMSK                                               0xe00
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_11_SHFT                                                 0x9
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_10_BMSK                                               0x1c0
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_10_SHFT                                                 0x6
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_9_BMSK                                                 0x38
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_9_SHFT                                                  0x3
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_8_BMSK                                                  0x7
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_8_SHFT                                                  0x0

#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_01_ADDR                                                                   (QM_REG_BASE      + 0x000011a8)
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_01_RMSK                                                                        0xfff
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_01_IN          \
        in_dword_masked(HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_01_ADDR, HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_01_RMSK)
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_01_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_01_ADDR, m)
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_01_OUT(v)      \
        out_dword(HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_01_ADDR,v)
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_01_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_01_ADDR,m,v,HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_01_IN)
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_11_BMSK                                               0xe00
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_11_SHFT                                                 0x9
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_10_BMSK                                               0x1c0
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_10_SHFT                                                 0x6
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_9_BMSK                                                 0x38
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_9_SHFT                                                  0x3
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_8_BMSK                                                  0x7
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_8_SHFT                                                  0x0

#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_01_ADDR                                                                   (QM_REG_BASE      + 0x000011ac)
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_01_RMSK                                                                        0xfff
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_01_IN          \
        in_dword_masked(HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_01_ADDR, HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_01_RMSK)
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_01_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_01_ADDR, m)
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_01_OUT(v)      \
        out_dword(HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_01_ADDR,v)
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_01_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_01_ADDR,m,v,HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_01_IN)
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_11_BMSK                                               0xe00
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_11_SHFT                                                 0x9
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_10_BMSK                                               0x1c0
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_10_SHFT                                                 0x6
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_9_BMSK                                                 0x38
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_9_SHFT                                                  0x3
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_8_BMSK                                                  0x7
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_8_SHFT                                                  0x0

#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_01_ADDR                                                                   (QM_REG_BASE      + 0x000011b0)
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_01_RMSK                                                                        0xfff
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_01_IN          \
        in_dword_masked(HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_01_ADDR, HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_01_RMSK)
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_01_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_01_ADDR, m)
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_01_OUT(v)      \
        out_dword(HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_01_ADDR,v)
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_01_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_01_ADDR,m,v,HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_01_IN)
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_11_BMSK                                               0xe00
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_11_SHFT                                                 0x9
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_10_BMSK                                               0x1c0
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_10_SHFT                                                 0x6
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_9_BMSK                                                 0x38
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_9_SHFT                                                  0x3
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_8_BMSK                                                  0x7
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_8_SHFT                                                  0x0

#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_01_ADDR                                                                   (QM_REG_BASE      + 0x000011b4)
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_01_RMSK                                                                        0xfff
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_01_IN          \
        in_dword_masked(HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_01_ADDR, HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_01_RMSK)
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_01_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_01_ADDR, m)
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_01_OUT(v)      \
        out_dword(HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_01_ADDR,v)
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_01_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_01_ADDR,m,v,HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_01_IN)
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_11_BMSK                                               0xe00
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_11_SHFT                                                 0x9
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_10_BMSK                                               0x1c0
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_10_SHFT                                                 0x6
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_9_BMSK                                                 0x38
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_9_SHFT                                                  0x3
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_8_BMSK                                                  0x7
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_8_SHFT                                                  0x0

#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_01_ADDR                                                                   (QM_REG_BASE      + 0x000011b8)
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_01_RMSK                                                                        0xfff
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_01_IN          \
        in_dword_masked(HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_01_ADDR, HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_01_RMSK)
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_01_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_01_ADDR, m)
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_01_OUT(v)      \
        out_dword(HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_01_ADDR,v)
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_01_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_01_ADDR,m,v,HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_01_IN)
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_11_BMSK                                               0xe00
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_11_SHFT                                                 0x9
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_10_BMSK                                               0x1c0
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_10_SHFT                                                 0x6
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_9_BMSK                                                 0x38
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_9_SHFT                                                  0x3
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_8_BMSK                                                  0x7
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_8_SHFT                                                  0x0

#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_01_ADDR                                                                   (QM_REG_BASE      + 0x000011bc)
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_01_RMSK                                                                        0xfff
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_01_IN          \
        in_dword_masked(HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_01_ADDR, HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_01_RMSK)
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_01_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_01_ADDR, m)
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_01_OUT(v)      \
        out_dword(HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_01_ADDR,v)
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_01_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_01_ADDR,m,v,HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_01_IN)
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_11_BMSK                                               0xe00
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_11_SHFT                                                 0x9
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_10_BMSK                                               0x1c0
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_10_SHFT                                                 0x6
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_9_BMSK                                                 0x38
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_9_SHFT                                                  0x3
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_8_BMSK                                                  0x7
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_8_SHFT                                                  0x0

#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_01_ADDR                                                                   (QM_REG_BASE      + 0x000011c0)
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_01_RMSK                                                                        0xfff
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_01_IN          \
        in_dword_masked(HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_01_ADDR, HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_01_RMSK)
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_01_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_01_ADDR, m)
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_01_OUT(v)      \
        out_dword(HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_01_ADDR,v)
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_01_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_01_ADDR,m,v,HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_01_IN)
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_11_BMSK                                               0xe00
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_11_SHFT                                                 0x9
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_10_BMSK                                               0x1c0
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_10_SHFT                                                 0x6
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_9_BMSK                                                 0x38
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_9_SHFT                                                  0x3
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_8_BMSK                                                  0x7
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_8_SHFT                                                  0x0

#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_01_ADDR                                                                   (QM_REG_BASE      + 0x000011c4)
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_01_RMSK                                                                        0xfff
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_01_IN          \
        in_dword_masked(HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_01_ADDR, HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_01_RMSK)
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_01_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_01_ADDR, m)
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_01_OUT(v)      \
        out_dword(HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_01_ADDR,v)
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_01_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_01_ADDR,m,v,HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_01_IN)
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_11_BMSK                                               0xe00
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_11_SHFT                                                 0x9
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_10_BMSK                                               0x1c0
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_10_SHFT                                                 0x6
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_9_BMSK                                                 0x38
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_9_SHFT                                                  0x3
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_8_BMSK                                                  0x7
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_8_SHFT                                                  0x0

#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_01_ADDR                                                                  (QM_REG_BASE      + 0x000011c8)
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_01_RMSK                                                                       0xfff
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_01_IN          \
        in_dword_masked(HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_01_ADDR, HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_01_RMSK)
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_01_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_01_ADDR, m)
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_01_OUT(v)      \
        out_dword(HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_01_ADDR,v)
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_01_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_01_ADDR,m,v,HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_01_IN)
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_11_BMSK                                              0xe00
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_11_SHFT                                                0x9
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_10_BMSK                                              0x1c0
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_10_SHFT                                                0x6
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_9_BMSK                                                0x38
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_9_SHFT                                                 0x3
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_8_BMSK                                                 0x7
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_8_SHFT                                                 0x0

#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_EN_ADDR                                                                   (QM_REG_BASE      + 0x000011e0)
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_EN_RMSK                                                                          0x3
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_EN_IN          \
        in_dword_masked(HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_EN_ADDR, HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_EN_RMSK)
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_EN_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_EN_ADDR, m)
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_EN_OUT(v)      \
        out_dword(HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_EN_ADDR,v)
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_EN_ADDR,m,v,HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_EN_IN)
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_EN_SAFE_SHAPER_OUTPUT_EN_BMSK                                                    0x2
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_EN_SAFE_SHAPER_OUTPUT_EN_SHFT                                                    0x1
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_EN_THROTTLE_LEVEL_EN_BMSK                                                        0x1
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_EN_THROTTLE_LEVEL_EN_SHFT                                                        0x0

#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_EN_ADDR                                                                   (QM_REG_BASE      + 0x000011e4)
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_EN_RMSK                                                                          0x3
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_EN_IN          \
        in_dword_masked(HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_EN_ADDR, HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_EN_RMSK)
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_EN_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_EN_ADDR, m)
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_EN_OUT(v)      \
        out_dword(HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_EN_ADDR,v)
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_EN_ADDR,m,v,HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_EN_IN)
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_EN_SAFE_SHAPER_OUTPUT_EN_BMSK                                                    0x2
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_EN_SAFE_SHAPER_OUTPUT_EN_SHFT                                                    0x1
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_EN_THROTTLE_LEVEL_EN_BMSK                                                        0x1
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_EN_THROTTLE_LEVEL_EN_SHFT                                                        0x0

#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_EN_ADDR                                                                   (QM_REG_BASE      + 0x000011e8)
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_EN_RMSK                                                                          0x3
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_EN_IN          \
        in_dword_masked(HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_EN_ADDR, HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_EN_RMSK)
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_EN_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_EN_ADDR, m)
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_EN_OUT(v)      \
        out_dword(HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_EN_ADDR,v)
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_EN_ADDR,m,v,HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_EN_IN)
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_EN_SAFE_SHAPER_OUTPUT_EN_BMSK                                                    0x2
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_EN_SAFE_SHAPER_OUTPUT_EN_SHFT                                                    0x1
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_EN_THROTTLE_LEVEL_EN_BMSK                                                        0x1
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_EN_THROTTLE_LEVEL_EN_SHFT                                                        0x0

#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_EN_ADDR                                                                   (QM_REG_BASE      + 0x000011ec)
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_EN_RMSK                                                                          0x3
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_EN_IN          \
        in_dword_masked(HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_EN_ADDR, HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_EN_RMSK)
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_EN_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_EN_ADDR, m)
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_EN_OUT(v)      \
        out_dword(HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_EN_ADDR,v)
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_EN_ADDR,m,v,HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_EN_IN)
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_EN_SAFE_SHAPER_OUTPUT_EN_BMSK                                                    0x2
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_EN_SAFE_SHAPER_OUTPUT_EN_SHFT                                                    0x1
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_EN_THROTTLE_LEVEL_EN_BMSK                                                        0x1
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_EN_THROTTLE_LEVEL_EN_SHFT                                                        0x0

#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_EN_ADDR                                                                   (QM_REG_BASE      + 0x000011f0)
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_EN_RMSK                                                                          0x3
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_EN_IN          \
        in_dword_masked(HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_EN_ADDR, HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_EN_RMSK)
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_EN_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_EN_ADDR, m)
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_EN_OUT(v)      \
        out_dword(HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_EN_ADDR,v)
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_EN_ADDR,m,v,HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_EN_IN)
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_EN_SAFE_SHAPER_OUTPUT_EN_BMSK                                                    0x2
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_EN_SAFE_SHAPER_OUTPUT_EN_SHFT                                                    0x1
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_EN_THROTTLE_LEVEL_EN_BMSK                                                        0x1
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_EN_THROTTLE_LEVEL_EN_SHFT                                                        0x0

#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_EN_ADDR                                                                   (QM_REG_BASE      + 0x000011f4)
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_EN_RMSK                                                                          0x3
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_EN_IN          \
        in_dword_masked(HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_EN_ADDR, HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_EN_RMSK)
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_EN_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_EN_ADDR, m)
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_EN_OUT(v)      \
        out_dword(HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_EN_ADDR,v)
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_EN_ADDR,m,v,HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_EN_IN)
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_EN_SAFE_SHAPER_OUTPUT_EN_BMSK                                                    0x2
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_EN_SAFE_SHAPER_OUTPUT_EN_SHFT                                                    0x1
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_EN_THROTTLE_LEVEL_EN_BMSK                                                        0x1
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_EN_THROTTLE_LEVEL_EN_SHFT                                                        0x0

#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_EN_ADDR                                                                   (QM_REG_BASE      + 0x000011f8)
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_EN_RMSK                                                                          0x3
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_EN_IN          \
        in_dword_masked(HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_EN_ADDR, HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_EN_RMSK)
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_EN_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_EN_ADDR, m)
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_EN_OUT(v)      \
        out_dword(HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_EN_ADDR,v)
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_EN_ADDR,m,v,HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_EN_IN)
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_EN_SAFE_SHAPER_OUTPUT_EN_BMSK                                                    0x2
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_EN_SAFE_SHAPER_OUTPUT_EN_SHFT                                                    0x1
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_EN_THROTTLE_LEVEL_EN_BMSK                                                        0x1
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_EN_THROTTLE_LEVEL_EN_SHFT                                                        0x0

#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_EN_ADDR                                                                   (QM_REG_BASE      + 0x000011fc)
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_EN_RMSK                                                                          0x3
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_EN_IN          \
        in_dword_masked(HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_EN_ADDR, HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_EN_RMSK)
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_EN_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_EN_ADDR, m)
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_EN_OUT(v)      \
        out_dword(HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_EN_ADDR,v)
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_EN_ADDR,m,v,HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_EN_IN)
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_EN_SAFE_SHAPER_OUTPUT_EN_BMSK                                                    0x2
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_EN_SAFE_SHAPER_OUTPUT_EN_SHFT                                                    0x1
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_EN_THROTTLE_LEVEL_EN_BMSK                                                        0x1
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_EN_THROTTLE_LEVEL_EN_SHFT                                                        0x0

#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_EN_ADDR                                                                   (QM_REG_BASE      + 0x00001200)
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_EN_RMSK                                                                          0x3
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_EN_IN          \
        in_dword_masked(HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_EN_ADDR, HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_EN_RMSK)
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_EN_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_EN_ADDR, m)
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_EN_OUT(v)      \
        out_dword(HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_EN_ADDR,v)
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_EN_ADDR,m,v,HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_EN_IN)
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_EN_SAFE_SHAPER_OUTPUT_EN_BMSK                                                    0x2
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_EN_SAFE_SHAPER_OUTPUT_EN_SHFT                                                    0x1
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_EN_THROTTLE_LEVEL_EN_BMSK                                                        0x1
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_EN_THROTTLE_LEVEL_EN_SHFT                                                        0x0

#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_EN_ADDR                                                                   (QM_REG_BASE      + 0x00001204)
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_EN_RMSK                                                                          0x3
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_EN_IN          \
        in_dword_masked(HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_EN_ADDR, HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_EN_RMSK)
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_EN_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_EN_ADDR, m)
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_EN_OUT(v)      \
        out_dword(HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_EN_ADDR,v)
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_EN_ADDR,m,v,HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_EN_IN)
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_EN_SAFE_SHAPER_OUTPUT_EN_BMSK                                                    0x2
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_EN_SAFE_SHAPER_OUTPUT_EN_SHFT                                                    0x1
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_EN_THROTTLE_LEVEL_EN_BMSK                                                        0x1
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_EN_THROTTLE_LEVEL_EN_SHFT                                                        0x0

#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_EN_ADDR                                                                  (QM_REG_BASE      + 0x00001208)
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_EN_RMSK                                                                         0x3
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_EN_IN          \
        in_dword_masked(HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_EN_ADDR, HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_EN_RMSK)
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_EN_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_EN_ADDR, m)
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_EN_OUT(v)      \
        out_dword(HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_EN_ADDR,v)
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_EN_ADDR,m,v,HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_EN_IN)
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_EN_SAFE_SHAPER_OUTPUT_EN_BMSK                                                   0x2
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_EN_SAFE_SHAPER_OUTPUT_EN_SHFT                                                   0x1
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_EN_THROTTLE_LEVEL_EN_BMSK                                                       0x1
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_EN_THROTTLE_LEVEL_EN_SHFT                                                       0x0

#define HWIO_QM_DSP_HPM_THROTTLE_LEVEL_OUTPUT_ADDR                                                                     (QM_REG_BASE      + 0x00001210)
#define HWIO_QM_DSP_HPM_THROTTLE_LEVEL_OUTPUT_RMSK                                                                            0x7
#define HWIO_QM_DSP_HPM_THROTTLE_LEVEL_OUTPUT_IN          \
        in_dword_masked(HWIO_QM_DSP_HPM_THROTTLE_LEVEL_OUTPUT_ADDR, HWIO_QM_DSP_HPM_THROTTLE_LEVEL_OUTPUT_RMSK)
#define HWIO_QM_DSP_HPM_THROTTLE_LEVEL_OUTPUT_INM(m)      \
        in_dword_masked(HWIO_QM_DSP_HPM_THROTTLE_LEVEL_OUTPUT_ADDR, m)
#define HWIO_QM_DSP_HPM_THROTTLE_LEVEL_OUTPUT_OUT(v)      \
        out_dword(HWIO_QM_DSP_HPM_THROTTLE_LEVEL_OUTPUT_ADDR,v)
#define HWIO_QM_DSP_HPM_THROTTLE_LEVEL_OUTPUT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_DSP_HPM_THROTTLE_LEVEL_OUTPUT_ADDR,m,v,HWIO_QM_DSP_HPM_THROTTLE_LEVEL_OUTPUT_IN)
#define HWIO_QM_DSP_HPM_THROTTLE_LEVEL_OUTPUT_DSP_HPM_THROTTLE_LEVEL_OUTPUT_BMSK                                              0x7
#define HWIO_QM_DSP_HPM_THROTTLE_LEVEL_OUTPUT_DSP_HPM_THROTTLE_LEVEL_OUTPUT_SHFT                                              0x0

#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_ADDR                                                                          (QM_REG_BASE      + 0x00001214)
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_RMSK                                                                            0xffffff
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_IN          \
        in_dword_masked(HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_ADDR, HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_RMSK)
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_INM(m)      \
        in_dword_masked(HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_ADDR, m)
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_OUT(v)      \
        out_dword(HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_ADDR,v)
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_ADDR,m,v,HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_IN)
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_SYSTEM_DANGER_OUTPUT_11_BMSK                                                    0xc00000
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_SYSTEM_DANGER_OUTPUT_11_SHFT                                                        0x16
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_SYSTEM_DANGER_OUTPUT_10_BMSK                                                    0x300000
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_SYSTEM_DANGER_OUTPUT_10_SHFT                                                        0x14
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_SYSTEM_DANGER_OUTPUT_9_BMSK                                                      0xc0000
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_SYSTEM_DANGER_OUTPUT_9_SHFT                                                         0x12
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_SYSTEM_DANGER_OUTPUT_8_BMSK                                                      0x30000
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_SYSTEM_DANGER_OUTPUT_8_SHFT                                                         0x10
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_SYSTEM_DANGER_OUTPUT_7_BMSK                                                       0xc000
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_SYSTEM_DANGER_OUTPUT_7_SHFT                                                          0xe
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_SYSTEM_DANGER_OUTPUT_6_BMSK                                                       0x3000
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_SYSTEM_DANGER_OUTPUT_6_SHFT                                                          0xc
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_SYSTEM_DANGER_OUTPUT_5_BMSK                                                        0xc00
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_SYSTEM_DANGER_OUTPUT_5_SHFT                                                          0xa
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_SYSTEM_DANGER_OUTPUT_4_BMSK                                                        0x300
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_SYSTEM_DANGER_OUTPUT_4_SHFT                                                          0x8
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_SYSTEM_DANGER_OUTPUT_3_BMSK                                                         0xc0
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_SYSTEM_DANGER_OUTPUT_3_SHFT                                                          0x6
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_SYSTEM_DANGER_OUTPUT_2_BMSK                                                         0x30
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_SYSTEM_DANGER_OUTPUT_2_SHFT                                                          0x4
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_SYSTEM_DANGER_OUTPUT_1_BMSK                                                          0xc
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_SYSTEM_DANGER_OUTPUT_1_SHFT                                                          0x2
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_SYSTEM_DANGER_OUTPUT_0_BMSK                                                          0x3
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_SYSTEM_DANGER_OUTPUT_0_SHFT                                                          0x0

#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_EN_ADDR                                                                       (QM_REG_BASE      + 0x00001218)
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_EN_RMSK                                                                              0x1
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_EN_IN          \
        in_dword_masked(HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_EN_ADDR, HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_EN_RMSK)
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_EN_INM(m)      \
        in_dword_masked(HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_EN_ADDR, m)
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_EN_OUT(v)      \
        out_dword(HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_EN_ADDR,v)
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_EN_ADDR,m,v,HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_EN_IN)
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_EN_SYSTEM_DANGER_OUTPUT_EN_BMSK                                                      0x1
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_EN_SYSTEM_DANGER_OUTPUT_EN_SHFT                                                      0x0

#define HWIO_QM_DSP_PRIORITY_MODE_SEL_ADDR                                                                             (QM_REG_BASE      + 0x0000121c)
#define HWIO_QM_DSP_PRIORITY_MODE_SEL_RMSK                                                                                0x70007
#define HWIO_QM_DSP_PRIORITY_MODE_SEL_IN          \
        in_dword_masked(HWIO_QM_DSP_PRIORITY_MODE_SEL_ADDR, HWIO_QM_DSP_PRIORITY_MODE_SEL_RMSK)
#define HWIO_QM_DSP_PRIORITY_MODE_SEL_INM(m)      \
        in_dword_masked(HWIO_QM_DSP_PRIORITY_MODE_SEL_ADDR, m)
#define HWIO_QM_DSP_PRIORITY_MODE_SEL_OUT(v)      \
        out_dword(HWIO_QM_DSP_PRIORITY_MODE_SEL_ADDR,v)
#define HWIO_QM_DSP_PRIORITY_MODE_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_DSP_PRIORITY_MODE_SEL_ADDR,m,v,HWIO_QM_DSP_PRIORITY_MODE_SEL_IN)
#define HWIO_QM_DSP_PRIORITY_MODE_SEL_DSP_SYSTEM_DANGER_PRIORITY_MODE_FLIP_BMSK                                           0x40000
#define HWIO_QM_DSP_PRIORITY_MODE_SEL_DSP_SYSTEM_DANGER_PRIORITY_MODE_FLIP_SHFT                                              0x12
#define HWIO_QM_DSP_PRIORITY_MODE_SEL_DSP_SYSTEM_DANGER_PRIORITY_MODE_SEL_BMSK                                            0x30000
#define HWIO_QM_DSP_PRIORITY_MODE_SEL_DSP_SYSTEM_DANGER_PRIORITY_MODE_SEL_SHFT                                               0x10
#define HWIO_QM_DSP_PRIORITY_MODE_SEL_DSP_PRIORITY_MODE_FLIP_BMSK                                                             0x4
#define HWIO_QM_DSP_PRIORITY_MODE_SEL_DSP_PRIORITY_MODE_FLIP_SHFT                                                             0x2
#define HWIO_QM_DSP_PRIORITY_MODE_SEL_DSP_PRIORITY_MODE_SEL_BMSK                                                              0x3
#define HWIO_QM_DSP_PRIORITY_MODE_SEL_DSP_PRIORITY_MODE_SEL_SHFT                                                              0x0

#define HWIO_QM_INTERRUPT_MASK_ADDR                                                                                    (QM_REG_BASE      + 0x00001220)
#define HWIO_QM_INTERRUPT_MASK_RMSK                                                                                          0x1f
#define HWIO_QM_INTERRUPT_MASK_IN          \
        in_dword_masked(HWIO_QM_INTERRUPT_MASK_ADDR, HWIO_QM_INTERRUPT_MASK_RMSK)
#define HWIO_QM_INTERRUPT_MASK_INM(m)      \
        in_dword_masked(HWIO_QM_INTERRUPT_MASK_ADDR, m)
#define HWIO_QM_INTERRUPT_MASK_OUT(v)      \
        out_dword(HWIO_QM_INTERRUPT_MASK_ADDR,v)
#define HWIO_QM_INTERRUPT_MASK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_INTERRUPT_MASK_ADDR,m,v,HWIO_QM_INTERRUPT_MASK_IN)
#define HWIO_QM_INTERRUPT_MASK_TPDM_BC_STATISTICS_DURATION_CNTR_CAPTURE_INT_MASK_BMSK                                        0x10
#define HWIO_QM_INTERRUPT_MASK_TPDM_BC_STATISTICS_DURATION_CNTR_CAPTURE_INT_MASK_SHFT                                         0x4
#define HWIO_QM_INTERRUPT_MASK_TPDM_BC_OFSAT_INT_MASK_BMSK                                                                    0x8
#define HWIO_QM_INTERRUPT_MASK_TPDM_BC_OFSAT_INT_MASK_SHFT                                                                    0x3
#define HWIO_QM_INTERRUPT_MASK_POST_STALL_TIMEOUT_INT_MASK_BMSK                                                               0x4
#define HWIO_QM_INTERRUPT_MASK_POST_STALL_TIMEOUT_INT_MASK_SHFT                                                               0x2
#define HWIO_QM_INTERRUPT_MASK_PRE_STALL_TIMEOUT_INT_MASK_BMSK                                                                0x2
#define HWIO_QM_INTERRUPT_MASK_PRE_STALL_TIMEOUT_INT_MASK_SHFT                                                                0x1
#define HWIO_QM_INTERRUPT_MASK_STATISTICS_DURATION_CNTR_SATURATE_INT_MASK_BMSK                                                0x1
#define HWIO_QM_INTERRUPT_MASK_STATISTICS_DURATION_CNTR_SATURATE_INT_MASK_SHFT                                                0x0

#define HWIO_QM_INTERRUPT_CLR_ADDR                                                                                     (QM_REG_BASE      + 0x00001224)
#define HWIO_QM_INTERRUPT_CLR_RMSK                                                                                           0x17
#define HWIO_QM_INTERRUPT_CLR_OUT(v)      \
        out_dword(HWIO_QM_INTERRUPT_CLR_ADDR,v)
#define HWIO_QM_INTERRUPT_CLR_TPDM_BC_STATISTICS_DURATION_CNTR_CAPTURE_INT_CLR_BMSK                                          0x10
#define HWIO_QM_INTERRUPT_CLR_TPDM_BC_STATISTICS_DURATION_CNTR_CAPTURE_INT_CLR_SHFT                                           0x4
#define HWIO_QM_INTERRUPT_CLR_POST_STALL_TIMEOUT_INT_CLR_BMSK                                                                 0x4
#define HWIO_QM_INTERRUPT_CLR_POST_STALL_TIMEOUT_INT_CLR_SHFT                                                                 0x2
#define HWIO_QM_INTERRUPT_CLR_PRE_STALL_TIMEOUT_INT_CLR_BMSK                                                                  0x2
#define HWIO_QM_INTERRUPT_CLR_PRE_STALL_TIMEOUT_INT_CLR_SHFT                                                                  0x1
#define HWIO_QM_INTERRUPT_CLR_STATISTICS_DURATION_CNTR_SATURATE_INT_CLR_BMSK                                                  0x1
#define HWIO_QM_INTERRUPT_CLR_STATISTICS_DURATION_CNTR_SATURATE_INT_CLR_SHFT                                                  0x0

#define HWIO_QM_INTERRUPT_STATUS_ADDR                                                                                  (QM_REG_BASE      + 0x00001228)
#define HWIO_QM_INTERRUPT_STATUS_RMSK                                                                                        0x1f
#define HWIO_QM_INTERRUPT_STATUS_IN          \
        in_dword_masked(HWIO_QM_INTERRUPT_STATUS_ADDR, HWIO_QM_INTERRUPT_STATUS_RMSK)
#define HWIO_QM_INTERRUPT_STATUS_INM(m)      \
        in_dword_masked(HWIO_QM_INTERRUPT_STATUS_ADDR, m)
#define HWIO_QM_INTERRUPT_STATUS_TPDM_BC_STATISTICS_DURATION_CNTR_CAPTURE_INT_STATUS_BMSK                                    0x10
#define HWIO_QM_INTERRUPT_STATUS_TPDM_BC_STATISTICS_DURATION_CNTR_CAPTURE_INT_STATUS_SHFT                                     0x4
#define HWIO_QM_INTERRUPT_STATUS_TPDM_BC_OFSAT_INT_STATUS_BMSK                                                                0x8
#define HWIO_QM_INTERRUPT_STATUS_TPDM_BC_OFSAT_INT_STATUS_SHFT                                                                0x3
#define HWIO_QM_INTERRUPT_STATUS_POST_STALL_TIMEOUT_INT_STATUS_BMSK                                                           0x4
#define HWIO_QM_INTERRUPT_STATUS_POST_STALL_TIMEOUT_INT_STATUS_SHFT                                                           0x2
#define HWIO_QM_INTERRUPT_STATUS_PRE_STALL_TIMEOUT_INT_STATUS_BMSK                                                            0x2
#define HWIO_QM_INTERRUPT_STATUS_PRE_STALL_TIMEOUT_INT_STATUS_SHFT                                                            0x1
#define HWIO_QM_INTERRUPT_STATUS_STATISTICS_DURATION_CNTR_SATURATE_INT_STATUS_BMSK                                            0x1
#define HWIO_QM_INTERRUPT_STATUS_STATISTICS_DURATION_CNTR_SATURATE_INT_STATUS_SHFT                                            0x0

#define HWIO_QM_SPARE_REGS_ADDR                                                                                        (QM_REG_BASE      + 0x00001300)
#define HWIO_QM_SPARE_REGS_RMSK                                                                                        0xffffffff
#define HWIO_QM_SPARE_REGS_IN          \
        in_dword_masked(HWIO_QM_SPARE_REGS_ADDR, HWIO_QM_SPARE_REGS_RMSK)
#define HWIO_QM_SPARE_REGS_INM(m)      \
        in_dword_masked(HWIO_QM_SPARE_REGS_ADDR, m)
#define HWIO_QM_SPARE_REGS_OUT(v)      \
        out_dword(HWIO_QM_SPARE_REGS_ADDR,v)
#define HWIO_QM_SPARE_REGS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_SPARE_REGS_ADDR,m,v,HWIO_QM_SPARE_REGS_IN)
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_31_BMSK                                                                       0x80000000
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_31_SHFT                                                                             0x1f
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_30_BMSK                                                                       0x40000000
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_30_SHFT                                                                             0x1e
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_29_BMSK                                                                       0x20000000
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_29_SHFT                                                                             0x1d
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_28_BMSK                                                                       0x10000000
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_28_SHFT                                                                             0x1c
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_27_BMSK                                                                        0x8000000
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_27_SHFT                                                                             0x1b
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_26_BMSK                                                                        0x4000000
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_26_SHFT                                                                             0x1a
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_25_BMSK                                                                        0x2000000
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_25_SHFT                                                                             0x19
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_24_BMSK                                                                        0x1000000
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_24_SHFT                                                                             0x18
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_23_BMSK                                                                         0x800000
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_23_SHFT                                                                             0x17
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_22_BMSK                                                                         0x400000
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_22_SHFT                                                                             0x16
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_21_BMSK                                                                         0x200000
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_21_SHFT                                                                             0x15
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_20_BMSK                                                                         0x100000
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_20_SHFT                                                                             0x14
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_19_BMSK                                                                          0x80000
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_19_SHFT                                                                             0x13
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_18_BMSK                                                                          0x40000
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_18_SHFT                                                                             0x12
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_17_BMSK                                                                          0x20000
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_17_SHFT                                                                             0x11
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_16_BMSK                                                                          0x10000
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_16_SHFT                                                                             0x10
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_15_BMSK                                                                           0x8000
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_15_SHFT                                                                              0xf
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_14_BMSK                                                                           0x4000
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_14_SHFT                                                                              0xe
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_13_BMSK                                                                           0x2000
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_13_SHFT                                                                              0xd
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_12_BMSK                                                                           0x1000
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_12_SHFT                                                                              0xc
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_11_BMSK                                                                            0x800
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_11_SHFT                                                                              0xb
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_10_BMSK                                                                            0x400
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_10_SHFT                                                                              0xa
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_9_BMSK                                                                             0x200
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_9_SHFT                                                                               0x9
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_8_BMSK                                                                             0x100
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_8_SHFT                                                                               0x8
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_7_BMSK                                                                              0x80
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_7_SHFT                                                                               0x7
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_6_BMSK                                                                              0x40
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_6_SHFT                                                                               0x6
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_5_BMSK                                                                              0x20
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_5_SHFT                                                                               0x5
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_4_BMSK                                                                              0x10
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_4_SHFT                                                                               0x4
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_3_BMSK                                                                               0x8
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_3_SHFT                                                                               0x3
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_2_BMSK                                                                               0x4
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_2_SHFT                                                                               0x2
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_1_BMSK                                                                               0x2
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_1_SHFT                                                                               0x1
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_0_BMSK                                                                               0x1
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_0_SHFT                                                                               0x0

#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_ADDR                                                                       (QM_REG_BASE      + 0x00001320)
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_RMSK                                                                       0x3fffffff
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_IN          \
        in_dword_masked(HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_ADDR, HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_RMSK)
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_INM(m)      \
        in_dword_masked(HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_ADDR, m)
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_OUT(v)      \
        out_dword(HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_ADDR,v)
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_ADDR,m,v,HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_IN)
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_CLNT_9_THROTTLE_LEVEL_THR_BMSK                                             0x38000000
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_CLNT_9_THROTTLE_LEVEL_THR_SHFT                                                   0x1b
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_CLNT_8_THROTTLE_LEVEL_THR_BMSK                                              0x7000000
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_CLNT_8_THROTTLE_LEVEL_THR_SHFT                                                   0x18
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_CLNT_7_THROTTLE_LEVEL_THR_BMSK                                               0xe00000
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_CLNT_7_THROTTLE_LEVEL_THR_SHFT                                                   0x15
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_CLNT_6_THROTTLE_LEVEL_THR_BMSK                                               0x1c0000
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_CLNT_6_THROTTLE_LEVEL_THR_SHFT                                                   0x12
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_CLNT_5_THROTTLE_LEVEL_THR_BMSK                                                0x38000
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_CLNT_5_THROTTLE_LEVEL_THR_SHFT                                                    0xf
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_CLNT_4_THROTTLE_LEVEL_THR_BMSK                                                 0x7000
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_CLNT_4_THROTTLE_LEVEL_THR_SHFT                                                    0xc
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_CLNT_3_THROTTLE_LEVEL_THR_BMSK                                                  0xe00
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_CLNT_3_THROTTLE_LEVEL_THR_SHFT                                                    0x9
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_CLNT_2_THROTTLE_LEVEL_THR_BMSK                                                  0x1c0
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_CLNT_2_THROTTLE_LEVEL_THR_SHFT                                                    0x6
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_CLNT_1_THROTTLE_LEVEL_THR_BMSK                                                   0x38
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_CLNT_1_THROTTLE_LEVEL_THR_SHFT                                                    0x3
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_CLNT_0_THROTTLE_LEVEL_THR_BMSK                                                    0x7
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_CLNT_0_THROTTLE_LEVEL_THR_SHFT                                                    0x0

#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_01_ADDR                                                                       (QM_REG_BASE      + 0x00001324)
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_01_RMSK                                                                              0x7
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_01_IN          \
        in_dword_masked(HWIO_QM_THROTTLE_LEVEL_THRESHOLD_01_ADDR, HWIO_QM_THROTTLE_LEVEL_THRESHOLD_01_RMSK)
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_01_INM(m)      \
        in_dword_masked(HWIO_QM_THROTTLE_LEVEL_THRESHOLD_01_ADDR, m)
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_01_OUT(v)      \
        out_dword(HWIO_QM_THROTTLE_LEVEL_THRESHOLD_01_ADDR,v)
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_01_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_THROTTLE_LEVEL_THRESHOLD_01_ADDR,m,v,HWIO_QM_THROTTLE_LEVEL_THRESHOLD_01_IN)
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_01_CLNT_10_THROTTLE_LEVEL_THR_BMSK                                                   0x7
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_01_CLNT_10_THROTTLE_LEVEL_THR_SHFT                                                   0x0

#define HWIO_QM_THROTTLE_LEVEL_LEGACY_SELECT_ADDR                                                                      (QM_REG_BASE      + 0x00001740)
#define HWIO_QM_THROTTLE_LEVEL_LEGACY_SELECT_RMSK                                                                             0x1
#define HWIO_QM_THROTTLE_LEVEL_LEGACY_SELECT_IN          \
        in_dword_masked(HWIO_QM_THROTTLE_LEVEL_LEGACY_SELECT_ADDR, HWIO_QM_THROTTLE_LEVEL_LEGACY_SELECT_RMSK)
#define HWIO_QM_THROTTLE_LEVEL_LEGACY_SELECT_INM(m)      \
        in_dword_masked(HWIO_QM_THROTTLE_LEVEL_LEGACY_SELECT_ADDR, m)
#define HWIO_QM_THROTTLE_LEVEL_LEGACY_SELECT_OUT(v)      \
        out_dword(HWIO_QM_THROTTLE_LEVEL_LEGACY_SELECT_ADDR,v)
#define HWIO_QM_THROTTLE_LEVEL_LEGACY_SELECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_THROTTLE_LEVEL_LEGACY_SELECT_ADDR,m,v,HWIO_QM_THROTTLE_LEVEL_LEGACY_SELECT_IN)
#define HWIO_QM_THROTTLE_LEVEL_LEGACY_SELECT_THROTTLE_LEVEL_LEGACY_SELECT_BMSK                                                0x1
#define HWIO_QM_THROTTLE_LEVEL_LEGACY_SELECT_THROTTLE_LEVEL_LEGACY_SELECT_SHFT                                                0x0

#define HWIO_QM_THROTTLE_LEVEL_SU_CFG_ADDR                                                                             (QM_REG_BASE      + 0x00001744)
#define HWIO_QM_THROTTLE_LEVEL_SU_CFG_RMSK                                                                                   0x7f
#define HWIO_QM_THROTTLE_LEVEL_SU_CFG_IN          \
        in_dword_masked(HWIO_QM_THROTTLE_LEVEL_SU_CFG_ADDR, HWIO_QM_THROTTLE_LEVEL_SU_CFG_RMSK)
#define HWIO_QM_THROTTLE_LEVEL_SU_CFG_INM(m)      \
        in_dword_masked(HWIO_QM_THROTTLE_LEVEL_SU_CFG_ADDR, m)
#define HWIO_QM_THROTTLE_LEVEL_SU_CFG_OUT(v)      \
        out_dword(HWIO_QM_THROTTLE_LEVEL_SU_CFG_ADDR,v)
#define HWIO_QM_THROTTLE_LEVEL_SU_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_THROTTLE_LEVEL_SU_CFG_ADDR,m,v,HWIO_QM_THROTTLE_LEVEL_SU_CFG_IN)
#define HWIO_QM_THROTTLE_LEVEL_SU_CFG_QOS_ASSIST_REQ_MODE_7_BMSK                                                             0x40
#define HWIO_QM_THROTTLE_LEVEL_SU_CFG_QOS_ASSIST_REQ_MODE_7_SHFT                                                              0x6
#define HWIO_QM_THROTTLE_LEVEL_SU_CFG_QOS_ASSIST_REQ_MODE_6_BMSK                                                             0x20
#define HWIO_QM_THROTTLE_LEVEL_SU_CFG_QOS_ASSIST_REQ_MODE_6_SHFT                                                              0x5
#define HWIO_QM_THROTTLE_LEVEL_SU_CFG_QOS_ASSIST_REQ_MODE_5_BMSK                                                             0x10
#define HWIO_QM_THROTTLE_LEVEL_SU_CFG_QOS_ASSIST_REQ_MODE_5_SHFT                                                              0x4
#define HWIO_QM_THROTTLE_LEVEL_SU_CFG_QOS_ASSIST_REQ_MODE_4_BMSK                                                              0x8
#define HWIO_QM_THROTTLE_LEVEL_SU_CFG_QOS_ASSIST_REQ_MODE_4_SHFT                                                              0x3
#define HWIO_QM_THROTTLE_LEVEL_SU_CFG_QOS_ASSIST_REQ_MODE_3_BMSK                                                              0x4
#define HWIO_QM_THROTTLE_LEVEL_SU_CFG_QOS_ASSIST_REQ_MODE_3_SHFT                                                              0x2
#define HWIO_QM_THROTTLE_LEVEL_SU_CFG_QOS_ASSIST_REQ_MODE_2_BMSK                                                              0x2
#define HWIO_QM_THROTTLE_LEVEL_SU_CFG_QOS_ASSIST_REQ_MODE_2_SHFT                                                              0x1
#define HWIO_QM_THROTTLE_LEVEL_SU_CFG_QOS_ASSIST_REQ_MODE_1_BMSK                                                              0x1
#define HWIO_QM_THROTTLE_LEVEL_SU_CFG_QOS_ASSIST_REQ_MODE_1_SHFT                                                              0x0

#define HWIO_QOS_FREQ_BAND_BNDRY_n_ADDR(n)                                                                             (QM_REG_BASE      + 0x00001748 + 0x4 * (n))
#define HWIO_QOS_FREQ_BAND_BNDRY_n_RMSK                                                                                   0x1ffff
#define HWIO_QOS_FREQ_BAND_BNDRY_n_MAXn                                                                                         2
#define HWIO_QOS_FREQ_BAND_BNDRY_n_INI(n)        \
        in_dword_masked(HWIO_QOS_FREQ_BAND_BNDRY_n_ADDR(n), HWIO_QOS_FREQ_BAND_BNDRY_n_RMSK)
#define HWIO_QOS_FREQ_BAND_BNDRY_n_INMI(n,mask)    \
        in_dword_masked(HWIO_QOS_FREQ_BAND_BNDRY_n_ADDR(n), mask)
#define HWIO_QOS_FREQ_BAND_BNDRY_n_OUTI(n,val)    \
        out_dword(HWIO_QOS_FREQ_BAND_BNDRY_n_ADDR(n),val)
#define HWIO_QOS_FREQ_BAND_BNDRY_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QOS_FREQ_BAND_BNDRY_n_ADDR(n),mask,val,HWIO_QOS_FREQ_BAND_BNDRY_n_INI(n))
#define HWIO_QOS_FREQ_BAND_BNDRY_n_FREQ_BAND_BNDRY_BMSK                                                                   0x1ffff
#define HWIO_QOS_FREQ_BAND_BNDRY_n_FREQ_BAND_BNDRY_SHFT                                                                       0x0

#define HWIO_QM_PERIOD_BUS_CFG_ADDR                                                                                    (QM_REG_BASE      + 0x00001754)
#define HWIO_QM_PERIOD_BUS_CFG_RMSK                                                                                    0xc001ffff
#define HWIO_QM_PERIOD_BUS_CFG_IN          \
        in_dword_masked(HWIO_QM_PERIOD_BUS_CFG_ADDR, HWIO_QM_PERIOD_BUS_CFG_RMSK)
#define HWIO_QM_PERIOD_BUS_CFG_INM(m)      \
        in_dword_masked(HWIO_QM_PERIOD_BUS_CFG_ADDR, m)
#define HWIO_QM_PERIOD_BUS_CFG_OUT(v)      \
        out_dword(HWIO_QM_PERIOD_BUS_CFG_ADDR,v)
#define HWIO_QM_PERIOD_BUS_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_PERIOD_BUS_CFG_ADDR,m,v,HWIO_QM_PERIOD_BUS_CFG_IN)
#define HWIO_QM_PERIOD_BUS_CFG_PERIOD_BUS_SW_OVERRIDE_BMSK                                                             0x80000000
#define HWIO_QM_PERIOD_BUS_CFG_PERIOD_BUS_SW_OVERRIDE_SHFT                                                                   0x1f
#define HWIO_QM_PERIOD_BUS_CFG_PERIOD_BUS_LOAD_SW_BMSK                                                                 0x40000000
#define HWIO_QM_PERIOD_BUS_CFG_PERIOD_BUS_LOAD_SW_SHFT                                                                       0x1e
#define HWIO_QM_PERIOD_BUS_CFG_PERIOD_BUS_SW_BMSK                                                                         0x1ffff
#define HWIO_QM_PERIOD_BUS_CFG_PERIOD_BUS_SW_SHFT                                                                             0x0

#define HWIO_QM_PERIOD_BUS_STATUS_ADDR                                                                                 (QM_REG_BASE      + 0x00001758)
#define HWIO_QM_PERIOD_BUS_STATUS_RMSK                                                                                    0x1ffff
#define HWIO_QM_PERIOD_BUS_STATUS_IN          \
        in_dword_masked(HWIO_QM_PERIOD_BUS_STATUS_ADDR, HWIO_QM_PERIOD_BUS_STATUS_RMSK)
#define HWIO_QM_PERIOD_BUS_STATUS_INM(m)      \
        in_dword_masked(HWIO_QM_PERIOD_BUS_STATUS_ADDR, m)
#define HWIO_QM_PERIOD_BUS_STATUS_PERIOD_BUS_SAMPLE_REG_BMSK                                                              0x1ffff
#define HWIO_QM_PERIOD_BUS_STATUS_PERIOD_BUS_SAMPLE_REG_SHFT                                                                  0x0

#define HWIO_QM_THROTTLE_LEVEL_QOS_n_ADDR(n)                                                                           (QM_REG_BASE      + 0x0000175c + 0x4 * (n))
#define HWIO_QM_THROTTLE_LEVEL_QOS_n_RMSK                                                                                  0x87ff
#define HWIO_QM_THROTTLE_LEVEL_QOS_n_MAXn                                                                                       7
#define HWIO_QM_THROTTLE_LEVEL_QOS_n_INI(n)        \
        in_dword_masked(HWIO_QM_THROTTLE_LEVEL_QOS_n_ADDR(n), HWIO_QM_THROTTLE_LEVEL_QOS_n_RMSK)
#define HWIO_QM_THROTTLE_LEVEL_QOS_n_INMI(n,mask)    \
        in_dword_masked(HWIO_QM_THROTTLE_LEVEL_QOS_n_ADDR(n), mask)
#define HWIO_QM_THROTTLE_LEVEL_QOS_n_OUTI(n,val)    \
        out_dword(HWIO_QM_THROTTLE_LEVEL_QOS_n_ADDR(n),val)
#define HWIO_QM_THROTTLE_LEVEL_QOS_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QM_THROTTLE_LEVEL_QOS_n_ADDR(n),mask,val,HWIO_QM_THROTTLE_LEVEL_QOS_n_INI(n))
#define HWIO_QM_THROTTLE_LEVEL_QOS_n_THRES_FREQ_EQ_BMSK                                                                    0x8000
#define HWIO_QM_THROTTLE_LEVEL_QOS_n_THRES_FREQ_EQ_SHFT                                                                       0xf
#define HWIO_QM_THROTTLE_LEVEL_QOS_n_THRES_FREQ_BMSK                                                                        0x700
#define HWIO_QM_THROTTLE_LEVEL_QOS_n_THRES_FREQ_SHFT                                                                          0x8
#define HWIO_QM_THROTTLE_LEVEL_QOS_n_THRES_SU_H_BMSK                                                                         0xf0
#define HWIO_QM_THROTTLE_LEVEL_QOS_n_THRES_SU_H_SHFT                                                                          0x4
#define HWIO_QM_THROTTLE_LEVEL_QOS_n_THRES_SU_L_BMSK                                                                          0xf
#define HWIO_QM_THROTTLE_LEVEL_QOS_n_THRES_SU_L_SHFT                                                                          0x0

#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_QOS_n_ADDR(n)                                                                    (QM_REG_BASE      + 0x00001760 + 0x2C * (n))
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_QOS_n_RMSK                                                                       0xff00008f
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_QOS_n_MAXn                                                                                7
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_QOS_n_INI(n)        \
        in_dword_masked(HWIO_QM_CLNT_0_THROTTLE_LEVEL_QOS_n_ADDR(n), HWIO_QM_CLNT_0_THROTTLE_LEVEL_QOS_n_RMSK)
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_QOS_n_INMI(n,mask)    \
        in_dword_masked(HWIO_QM_CLNT_0_THROTTLE_LEVEL_QOS_n_ADDR(n), mask)
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_QOS_n_OUTI(n,val)    \
        out_dword(HWIO_QM_CLNT_0_THROTTLE_LEVEL_QOS_n_ADDR(n),val)
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_QOS_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QM_CLNT_0_THROTTLE_LEVEL_QOS_n_ADDR(n),mask,val,HWIO_QM_CLNT_0_THROTTLE_LEVEL_QOS_n_INI(n))
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_QOS_n_AGG_BOOLEAN_FUNCTION_BMSK                                                  0xff000000
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_QOS_n_AGG_BOOLEAN_FUNCTION_SHFT                                                        0x18
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_QOS_n_THRES_DANGER_EQ_BMSK                                                             0x80
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_QOS_n_THRES_DANGER_EQ_SHFT                                                              0x7
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_QOS_n_THRES_DANGER_BMSK                                                                 0xf
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_QOS_n_THRES_DANGER_SHFT                                                                 0x0

#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_QOS_n_ADDR(n)                                                                    (QM_REG_BASE      + 0x00001764 + 0x2C * (n))
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_QOS_n_RMSK                                                                       0xff00008f
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_QOS_n_MAXn                                                                                7
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_QOS_n_INI(n)        \
        in_dword_masked(HWIO_QM_CLNT_1_THROTTLE_LEVEL_QOS_n_ADDR(n), HWIO_QM_CLNT_1_THROTTLE_LEVEL_QOS_n_RMSK)
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_QOS_n_INMI(n,mask)    \
        in_dword_masked(HWIO_QM_CLNT_1_THROTTLE_LEVEL_QOS_n_ADDR(n), mask)
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_QOS_n_OUTI(n,val)    \
        out_dword(HWIO_QM_CLNT_1_THROTTLE_LEVEL_QOS_n_ADDR(n),val)
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_QOS_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QM_CLNT_1_THROTTLE_LEVEL_QOS_n_ADDR(n),mask,val,HWIO_QM_CLNT_1_THROTTLE_LEVEL_QOS_n_INI(n))
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_QOS_n_AGG_BOOLEAN_FUNCTION_BMSK                                                  0xff000000
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_QOS_n_AGG_BOOLEAN_FUNCTION_SHFT                                                        0x18
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_QOS_n_THRES_DANGER_EQ_BMSK                                                             0x80
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_QOS_n_THRES_DANGER_EQ_SHFT                                                              0x7
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_QOS_n_THRES_DANGER_BMSK                                                                 0xf
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_QOS_n_THRES_DANGER_SHFT                                                                 0x0

#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_QOS_n_ADDR(n)                                                                    (QM_REG_BASE      + 0x00001768 + 0x2C * (n))
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_QOS_n_RMSK                                                                       0xff00008f
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_QOS_n_MAXn                                                                                7
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_QOS_n_INI(n)        \
        in_dword_masked(HWIO_QM_CLNT_2_THROTTLE_LEVEL_QOS_n_ADDR(n), HWIO_QM_CLNT_2_THROTTLE_LEVEL_QOS_n_RMSK)
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_QOS_n_INMI(n,mask)    \
        in_dword_masked(HWIO_QM_CLNT_2_THROTTLE_LEVEL_QOS_n_ADDR(n), mask)
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_QOS_n_OUTI(n,val)    \
        out_dword(HWIO_QM_CLNT_2_THROTTLE_LEVEL_QOS_n_ADDR(n),val)
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_QOS_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QM_CLNT_2_THROTTLE_LEVEL_QOS_n_ADDR(n),mask,val,HWIO_QM_CLNT_2_THROTTLE_LEVEL_QOS_n_INI(n))
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_QOS_n_AGG_BOOLEAN_FUNCTION_BMSK                                                  0xff000000
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_QOS_n_AGG_BOOLEAN_FUNCTION_SHFT                                                        0x18
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_QOS_n_THRES_DANGER_EQ_BMSK                                                             0x80
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_QOS_n_THRES_DANGER_EQ_SHFT                                                              0x7
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_QOS_n_THRES_DANGER_BMSK                                                                 0xf
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_QOS_n_THRES_DANGER_SHFT                                                                 0x0

#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_QOS_n_ADDR(n)                                                                    (QM_REG_BASE      + 0x0000176c + 0x2C * (n))
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_QOS_n_RMSK                                                                       0xff00008f
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_QOS_n_MAXn                                                                                7
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_QOS_n_INI(n)        \
        in_dword_masked(HWIO_QM_CLNT_3_THROTTLE_LEVEL_QOS_n_ADDR(n), HWIO_QM_CLNT_3_THROTTLE_LEVEL_QOS_n_RMSK)
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_QOS_n_INMI(n,mask)    \
        in_dword_masked(HWIO_QM_CLNT_3_THROTTLE_LEVEL_QOS_n_ADDR(n), mask)
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_QOS_n_OUTI(n,val)    \
        out_dword(HWIO_QM_CLNT_3_THROTTLE_LEVEL_QOS_n_ADDR(n),val)
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_QOS_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QM_CLNT_3_THROTTLE_LEVEL_QOS_n_ADDR(n),mask,val,HWIO_QM_CLNT_3_THROTTLE_LEVEL_QOS_n_INI(n))
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_QOS_n_AGG_BOOLEAN_FUNCTION_BMSK                                                  0xff000000
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_QOS_n_AGG_BOOLEAN_FUNCTION_SHFT                                                        0x18
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_QOS_n_THRES_DANGER_EQ_BMSK                                                             0x80
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_QOS_n_THRES_DANGER_EQ_SHFT                                                              0x7
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_QOS_n_THRES_DANGER_BMSK                                                                 0xf
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_QOS_n_THRES_DANGER_SHFT                                                                 0x0

#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_QOS_n_ADDR(n)                                                                    (QM_REG_BASE      + 0x00001770 + 0x2C * (n))
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_QOS_n_RMSK                                                                       0xff00008f
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_QOS_n_MAXn                                                                                7
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_QOS_n_INI(n)        \
        in_dword_masked(HWIO_QM_CLNT_4_THROTTLE_LEVEL_QOS_n_ADDR(n), HWIO_QM_CLNT_4_THROTTLE_LEVEL_QOS_n_RMSK)
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_QOS_n_INMI(n,mask)    \
        in_dword_masked(HWIO_QM_CLNT_4_THROTTLE_LEVEL_QOS_n_ADDR(n), mask)
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_QOS_n_OUTI(n,val)    \
        out_dword(HWIO_QM_CLNT_4_THROTTLE_LEVEL_QOS_n_ADDR(n),val)
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_QOS_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QM_CLNT_4_THROTTLE_LEVEL_QOS_n_ADDR(n),mask,val,HWIO_QM_CLNT_4_THROTTLE_LEVEL_QOS_n_INI(n))
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_QOS_n_AGG_BOOLEAN_FUNCTION_BMSK                                                  0xff000000
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_QOS_n_AGG_BOOLEAN_FUNCTION_SHFT                                                        0x18
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_QOS_n_THRES_DANGER_EQ_BMSK                                                             0x80
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_QOS_n_THRES_DANGER_EQ_SHFT                                                              0x7
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_QOS_n_THRES_DANGER_BMSK                                                                 0xf
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_QOS_n_THRES_DANGER_SHFT                                                                 0x0

#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_QOS_n_ADDR(n)                                                                    (QM_REG_BASE      + 0x00001774 + 0x2C * (n))
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_QOS_n_RMSK                                                                       0xff00008f
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_QOS_n_MAXn                                                                                7
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_QOS_n_INI(n)        \
        in_dword_masked(HWIO_QM_CLNT_5_THROTTLE_LEVEL_QOS_n_ADDR(n), HWIO_QM_CLNT_5_THROTTLE_LEVEL_QOS_n_RMSK)
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_QOS_n_INMI(n,mask)    \
        in_dword_masked(HWIO_QM_CLNT_5_THROTTLE_LEVEL_QOS_n_ADDR(n), mask)
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_QOS_n_OUTI(n,val)    \
        out_dword(HWIO_QM_CLNT_5_THROTTLE_LEVEL_QOS_n_ADDR(n),val)
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_QOS_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QM_CLNT_5_THROTTLE_LEVEL_QOS_n_ADDR(n),mask,val,HWIO_QM_CLNT_5_THROTTLE_LEVEL_QOS_n_INI(n))
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_QOS_n_AGG_BOOLEAN_FUNCTION_BMSK                                                  0xff000000
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_QOS_n_AGG_BOOLEAN_FUNCTION_SHFT                                                        0x18
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_QOS_n_THRES_DANGER_EQ_BMSK                                                             0x80
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_QOS_n_THRES_DANGER_EQ_SHFT                                                              0x7
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_QOS_n_THRES_DANGER_BMSK                                                                 0xf
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_QOS_n_THRES_DANGER_SHFT                                                                 0x0

#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_QOS_n_ADDR(n)                                                                    (QM_REG_BASE      + 0x00001778 + 0x2C * (n))
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_QOS_n_RMSK                                                                       0xff00008f
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_QOS_n_MAXn                                                                                7
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_QOS_n_INI(n)        \
        in_dword_masked(HWIO_QM_CLNT_6_THROTTLE_LEVEL_QOS_n_ADDR(n), HWIO_QM_CLNT_6_THROTTLE_LEVEL_QOS_n_RMSK)
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_QOS_n_INMI(n,mask)    \
        in_dword_masked(HWIO_QM_CLNT_6_THROTTLE_LEVEL_QOS_n_ADDR(n), mask)
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_QOS_n_OUTI(n,val)    \
        out_dword(HWIO_QM_CLNT_6_THROTTLE_LEVEL_QOS_n_ADDR(n),val)
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_QOS_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QM_CLNT_6_THROTTLE_LEVEL_QOS_n_ADDR(n),mask,val,HWIO_QM_CLNT_6_THROTTLE_LEVEL_QOS_n_INI(n))
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_QOS_n_AGG_BOOLEAN_FUNCTION_BMSK                                                  0xff000000
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_QOS_n_AGG_BOOLEAN_FUNCTION_SHFT                                                        0x18
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_QOS_n_THRES_DANGER_EQ_BMSK                                                             0x80
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_QOS_n_THRES_DANGER_EQ_SHFT                                                              0x7
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_QOS_n_THRES_DANGER_BMSK                                                                 0xf
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_QOS_n_THRES_DANGER_SHFT                                                                 0x0

#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_QOS_n_ADDR(n)                                                                    (QM_REG_BASE      + 0x0000177c + 0x2C * (n))
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_QOS_n_RMSK                                                                       0xff00008f
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_QOS_n_MAXn                                                                                7
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_QOS_n_INI(n)        \
        in_dword_masked(HWIO_QM_CLNT_7_THROTTLE_LEVEL_QOS_n_ADDR(n), HWIO_QM_CLNT_7_THROTTLE_LEVEL_QOS_n_RMSK)
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_QOS_n_INMI(n,mask)    \
        in_dword_masked(HWIO_QM_CLNT_7_THROTTLE_LEVEL_QOS_n_ADDR(n), mask)
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_QOS_n_OUTI(n,val)    \
        out_dword(HWIO_QM_CLNT_7_THROTTLE_LEVEL_QOS_n_ADDR(n),val)
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_QOS_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QM_CLNT_7_THROTTLE_LEVEL_QOS_n_ADDR(n),mask,val,HWIO_QM_CLNT_7_THROTTLE_LEVEL_QOS_n_INI(n))
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_QOS_n_AGG_BOOLEAN_FUNCTION_BMSK                                                  0xff000000
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_QOS_n_AGG_BOOLEAN_FUNCTION_SHFT                                                        0x18
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_QOS_n_THRES_DANGER_EQ_BMSK                                                             0x80
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_QOS_n_THRES_DANGER_EQ_SHFT                                                              0x7
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_QOS_n_THRES_DANGER_BMSK                                                                 0xf
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_QOS_n_THRES_DANGER_SHFT                                                                 0x0

#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_QOS_n_ADDR(n)                                                                    (QM_REG_BASE      + 0x00001780 + 0x2C * (n))
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_QOS_n_RMSK                                                                       0xff00008f
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_QOS_n_MAXn                                                                                7
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_QOS_n_INI(n)        \
        in_dword_masked(HWIO_QM_CLNT_8_THROTTLE_LEVEL_QOS_n_ADDR(n), HWIO_QM_CLNT_8_THROTTLE_LEVEL_QOS_n_RMSK)
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_QOS_n_INMI(n,mask)    \
        in_dword_masked(HWIO_QM_CLNT_8_THROTTLE_LEVEL_QOS_n_ADDR(n), mask)
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_QOS_n_OUTI(n,val)    \
        out_dword(HWIO_QM_CLNT_8_THROTTLE_LEVEL_QOS_n_ADDR(n),val)
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_QOS_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QM_CLNT_8_THROTTLE_LEVEL_QOS_n_ADDR(n),mask,val,HWIO_QM_CLNT_8_THROTTLE_LEVEL_QOS_n_INI(n))
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_QOS_n_AGG_BOOLEAN_FUNCTION_BMSK                                                  0xff000000
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_QOS_n_AGG_BOOLEAN_FUNCTION_SHFT                                                        0x18
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_QOS_n_THRES_DANGER_EQ_BMSK                                                             0x80
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_QOS_n_THRES_DANGER_EQ_SHFT                                                              0x7
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_QOS_n_THRES_DANGER_BMSK                                                                 0xf
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_QOS_n_THRES_DANGER_SHFT                                                                 0x0

#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_QOS_n_ADDR(n)                                                                    (QM_REG_BASE      + 0x00001784 + 0x2C * (n))
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_QOS_n_RMSK                                                                       0xff00008f
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_QOS_n_MAXn                                                                                7
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_QOS_n_INI(n)        \
        in_dword_masked(HWIO_QM_CLNT_9_THROTTLE_LEVEL_QOS_n_ADDR(n), HWIO_QM_CLNT_9_THROTTLE_LEVEL_QOS_n_RMSK)
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_QOS_n_INMI(n,mask)    \
        in_dword_masked(HWIO_QM_CLNT_9_THROTTLE_LEVEL_QOS_n_ADDR(n), mask)
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_QOS_n_OUTI(n,val)    \
        out_dword(HWIO_QM_CLNT_9_THROTTLE_LEVEL_QOS_n_ADDR(n),val)
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_QOS_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QM_CLNT_9_THROTTLE_LEVEL_QOS_n_ADDR(n),mask,val,HWIO_QM_CLNT_9_THROTTLE_LEVEL_QOS_n_INI(n))
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_QOS_n_AGG_BOOLEAN_FUNCTION_BMSK                                                  0xff000000
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_QOS_n_AGG_BOOLEAN_FUNCTION_SHFT                                                        0x18
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_QOS_n_THRES_DANGER_EQ_BMSK                                                             0x80
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_QOS_n_THRES_DANGER_EQ_SHFT                                                              0x7
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_QOS_n_THRES_DANGER_BMSK                                                                 0xf
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_QOS_n_THRES_DANGER_SHFT                                                                 0x0

#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_QOS_n_ADDR(n)                                                                   (QM_REG_BASE      + 0x00001788 + 0x2C * (n))
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_QOS_n_RMSK                                                                      0xff00008f
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_QOS_n_MAXn                                                                               7
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_QOS_n_INI(n)        \
        in_dword_masked(HWIO_QM_CLNT_10_THROTTLE_LEVEL_QOS_n_ADDR(n), HWIO_QM_CLNT_10_THROTTLE_LEVEL_QOS_n_RMSK)
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_QOS_n_INMI(n,mask)    \
        in_dword_masked(HWIO_QM_CLNT_10_THROTTLE_LEVEL_QOS_n_ADDR(n), mask)
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_QOS_n_OUTI(n,val)    \
        out_dword(HWIO_QM_CLNT_10_THROTTLE_LEVEL_QOS_n_ADDR(n),val)
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_QOS_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QM_CLNT_10_THROTTLE_LEVEL_QOS_n_ADDR(n),mask,val,HWIO_QM_CLNT_10_THROTTLE_LEVEL_QOS_n_INI(n))
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_QOS_n_AGG_BOOLEAN_FUNCTION_BMSK                                                 0xff000000
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_QOS_n_AGG_BOOLEAN_FUNCTION_SHFT                                                       0x18
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_QOS_n_THRES_DANGER_EQ_BMSK                                                            0x80
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_QOS_n_THRES_DANGER_EQ_SHFT                                                             0x7
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_QOS_n_THRES_DANGER_BMSK                                                                0xf
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_QOS_n_THRES_DANGER_SHFT                                                                0x0

#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_MUX_CFG_ADDR                                                                     (QM_REG_BASE      + 0x000018c0)
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_MUX_CFG_RMSK                                                                     0x80000007
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_MUX_CFG_IN          \
        in_dword_masked(HWIO_QM_CLNT_0_THROTTLE_LEVEL_MUX_CFG_ADDR, HWIO_QM_CLNT_0_THROTTLE_LEVEL_MUX_CFG_RMSK)
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_MUX_CFG_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_0_THROTTLE_LEVEL_MUX_CFG_ADDR, m)
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_MUX_CFG_OUT(v)      \
        out_dword(HWIO_QM_CLNT_0_THROTTLE_LEVEL_MUX_CFG_ADDR,v)
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_MUX_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_0_THROTTLE_LEVEL_MUX_CFG_ADDR,m,v,HWIO_QM_CLNT_0_THROTTLE_LEVEL_MUX_CFG_IN)
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_OVERRD_BMSK                                            0x80000000
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_OVERRD_SHFT                                                  0x1f
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_BMSK                                                          0x7
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_SHFT                                                          0x0

#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_MUX_CFG_ADDR                                                                     (QM_REG_BASE      + 0x000018c4)
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_MUX_CFG_RMSK                                                                     0x80000007
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_MUX_CFG_IN          \
        in_dword_masked(HWIO_QM_CLNT_1_THROTTLE_LEVEL_MUX_CFG_ADDR, HWIO_QM_CLNT_1_THROTTLE_LEVEL_MUX_CFG_RMSK)
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_MUX_CFG_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_1_THROTTLE_LEVEL_MUX_CFG_ADDR, m)
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_MUX_CFG_OUT(v)      \
        out_dword(HWIO_QM_CLNT_1_THROTTLE_LEVEL_MUX_CFG_ADDR,v)
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_MUX_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_1_THROTTLE_LEVEL_MUX_CFG_ADDR,m,v,HWIO_QM_CLNT_1_THROTTLE_LEVEL_MUX_CFG_IN)
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_OVERRD_BMSK                                            0x80000000
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_OVERRD_SHFT                                                  0x1f
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_BMSK                                                          0x7
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_SHFT                                                          0x0

#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_MUX_CFG_ADDR                                                                     (QM_REG_BASE      + 0x000018c8)
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_MUX_CFG_RMSK                                                                     0x80000007
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_MUX_CFG_IN          \
        in_dword_masked(HWIO_QM_CLNT_2_THROTTLE_LEVEL_MUX_CFG_ADDR, HWIO_QM_CLNT_2_THROTTLE_LEVEL_MUX_CFG_RMSK)
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_MUX_CFG_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_2_THROTTLE_LEVEL_MUX_CFG_ADDR, m)
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_MUX_CFG_OUT(v)      \
        out_dword(HWIO_QM_CLNT_2_THROTTLE_LEVEL_MUX_CFG_ADDR,v)
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_MUX_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_2_THROTTLE_LEVEL_MUX_CFG_ADDR,m,v,HWIO_QM_CLNT_2_THROTTLE_LEVEL_MUX_CFG_IN)
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_OVERRD_BMSK                                            0x80000000
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_OVERRD_SHFT                                                  0x1f
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_BMSK                                                          0x7
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_SHFT                                                          0x0

#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_MUX_CFG_ADDR                                                                     (QM_REG_BASE      + 0x000018cc)
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_MUX_CFG_RMSK                                                                     0x80000007
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_MUX_CFG_IN          \
        in_dword_masked(HWIO_QM_CLNT_3_THROTTLE_LEVEL_MUX_CFG_ADDR, HWIO_QM_CLNT_3_THROTTLE_LEVEL_MUX_CFG_RMSK)
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_MUX_CFG_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_3_THROTTLE_LEVEL_MUX_CFG_ADDR, m)
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_MUX_CFG_OUT(v)      \
        out_dword(HWIO_QM_CLNT_3_THROTTLE_LEVEL_MUX_CFG_ADDR,v)
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_MUX_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_3_THROTTLE_LEVEL_MUX_CFG_ADDR,m,v,HWIO_QM_CLNT_3_THROTTLE_LEVEL_MUX_CFG_IN)
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_OVERRD_BMSK                                            0x80000000
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_OVERRD_SHFT                                                  0x1f
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_BMSK                                                          0x7
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_SHFT                                                          0x0

#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_MUX_CFG_ADDR                                                                     (QM_REG_BASE      + 0x000018d0)
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_MUX_CFG_RMSK                                                                     0x80000007
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_MUX_CFG_IN          \
        in_dword_masked(HWIO_QM_CLNT_4_THROTTLE_LEVEL_MUX_CFG_ADDR, HWIO_QM_CLNT_4_THROTTLE_LEVEL_MUX_CFG_RMSK)
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_MUX_CFG_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_4_THROTTLE_LEVEL_MUX_CFG_ADDR, m)
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_MUX_CFG_OUT(v)      \
        out_dword(HWIO_QM_CLNT_4_THROTTLE_LEVEL_MUX_CFG_ADDR,v)
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_MUX_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_4_THROTTLE_LEVEL_MUX_CFG_ADDR,m,v,HWIO_QM_CLNT_4_THROTTLE_LEVEL_MUX_CFG_IN)
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_OVERRD_BMSK                                            0x80000000
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_OVERRD_SHFT                                                  0x1f
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_BMSK                                                          0x7
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_SHFT                                                          0x0

#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_MUX_CFG_ADDR                                                                     (QM_REG_BASE      + 0x000018d4)
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_MUX_CFG_RMSK                                                                     0x80000007
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_MUX_CFG_IN          \
        in_dword_masked(HWIO_QM_CLNT_5_THROTTLE_LEVEL_MUX_CFG_ADDR, HWIO_QM_CLNT_5_THROTTLE_LEVEL_MUX_CFG_RMSK)
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_MUX_CFG_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_5_THROTTLE_LEVEL_MUX_CFG_ADDR, m)
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_MUX_CFG_OUT(v)      \
        out_dword(HWIO_QM_CLNT_5_THROTTLE_LEVEL_MUX_CFG_ADDR,v)
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_MUX_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_5_THROTTLE_LEVEL_MUX_CFG_ADDR,m,v,HWIO_QM_CLNT_5_THROTTLE_LEVEL_MUX_CFG_IN)
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_OVERRD_BMSK                                            0x80000000
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_OVERRD_SHFT                                                  0x1f
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_BMSK                                                          0x7
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_SHFT                                                          0x0

#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_MUX_CFG_ADDR                                                                     (QM_REG_BASE      + 0x000018d8)
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_MUX_CFG_RMSK                                                                     0x80000007
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_MUX_CFG_IN          \
        in_dword_masked(HWIO_QM_CLNT_6_THROTTLE_LEVEL_MUX_CFG_ADDR, HWIO_QM_CLNT_6_THROTTLE_LEVEL_MUX_CFG_RMSK)
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_MUX_CFG_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_6_THROTTLE_LEVEL_MUX_CFG_ADDR, m)
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_MUX_CFG_OUT(v)      \
        out_dword(HWIO_QM_CLNT_6_THROTTLE_LEVEL_MUX_CFG_ADDR,v)
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_MUX_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_6_THROTTLE_LEVEL_MUX_CFG_ADDR,m,v,HWIO_QM_CLNT_6_THROTTLE_LEVEL_MUX_CFG_IN)
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_OVERRD_BMSK                                            0x80000000
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_OVERRD_SHFT                                                  0x1f
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_BMSK                                                          0x7
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_SHFT                                                          0x0

#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_MUX_CFG_ADDR                                                                     (QM_REG_BASE      + 0x000018dc)
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_MUX_CFG_RMSK                                                                     0x80000007
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_MUX_CFG_IN          \
        in_dword_masked(HWIO_QM_CLNT_7_THROTTLE_LEVEL_MUX_CFG_ADDR, HWIO_QM_CLNT_7_THROTTLE_LEVEL_MUX_CFG_RMSK)
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_MUX_CFG_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_7_THROTTLE_LEVEL_MUX_CFG_ADDR, m)
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_MUX_CFG_OUT(v)      \
        out_dword(HWIO_QM_CLNT_7_THROTTLE_LEVEL_MUX_CFG_ADDR,v)
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_MUX_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_7_THROTTLE_LEVEL_MUX_CFG_ADDR,m,v,HWIO_QM_CLNT_7_THROTTLE_LEVEL_MUX_CFG_IN)
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_OVERRD_BMSK                                            0x80000000
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_OVERRD_SHFT                                                  0x1f
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_BMSK                                                          0x7
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_SHFT                                                          0x0

#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_MUX_CFG_ADDR                                                                     (QM_REG_BASE      + 0x000018e0)
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_MUX_CFG_RMSK                                                                     0x80000007
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_MUX_CFG_IN          \
        in_dword_masked(HWIO_QM_CLNT_8_THROTTLE_LEVEL_MUX_CFG_ADDR, HWIO_QM_CLNT_8_THROTTLE_LEVEL_MUX_CFG_RMSK)
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_MUX_CFG_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_8_THROTTLE_LEVEL_MUX_CFG_ADDR, m)
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_MUX_CFG_OUT(v)      \
        out_dword(HWIO_QM_CLNT_8_THROTTLE_LEVEL_MUX_CFG_ADDR,v)
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_MUX_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_8_THROTTLE_LEVEL_MUX_CFG_ADDR,m,v,HWIO_QM_CLNT_8_THROTTLE_LEVEL_MUX_CFG_IN)
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_OVERRD_BMSK                                            0x80000000
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_OVERRD_SHFT                                                  0x1f
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_BMSK                                                          0x7
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_SHFT                                                          0x0

#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_MUX_CFG_ADDR                                                                     (QM_REG_BASE      + 0x000018e4)
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_MUX_CFG_RMSK                                                                     0x80000007
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_MUX_CFG_IN          \
        in_dword_masked(HWIO_QM_CLNT_9_THROTTLE_LEVEL_MUX_CFG_ADDR, HWIO_QM_CLNT_9_THROTTLE_LEVEL_MUX_CFG_RMSK)
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_MUX_CFG_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_9_THROTTLE_LEVEL_MUX_CFG_ADDR, m)
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_MUX_CFG_OUT(v)      \
        out_dword(HWIO_QM_CLNT_9_THROTTLE_LEVEL_MUX_CFG_ADDR,v)
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_MUX_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_9_THROTTLE_LEVEL_MUX_CFG_ADDR,m,v,HWIO_QM_CLNT_9_THROTTLE_LEVEL_MUX_CFG_IN)
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_OVERRD_BMSK                                            0x80000000
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_OVERRD_SHFT                                                  0x1f
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_BMSK                                                          0x7
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_SHFT                                                          0x0

#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_MUX_CFG_ADDR                                                                    (QM_REG_BASE      + 0x000018e8)
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_MUX_CFG_RMSK                                                                    0x80000007
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_MUX_CFG_IN          \
        in_dword_masked(HWIO_QM_CLNT_10_THROTTLE_LEVEL_MUX_CFG_ADDR, HWIO_QM_CLNT_10_THROTTLE_LEVEL_MUX_CFG_RMSK)
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_MUX_CFG_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_10_THROTTLE_LEVEL_MUX_CFG_ADDR, m)
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_MUX_CFG_OUT(v)      \
        out_dword(HWIO_QM_CLNT_10_THROTTLE_LEVEL_MUX_CFG_ADDR,v)
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_MUX_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_10_THROTTLE_LEVEL_MUX_CFG_ADDR,m,v,HWIO_QM_CLNT_10_THROTTLE_LEVEL_MUX_CFG_IN)
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_OVERRD_BMSK                                           0x80000000
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_OVERRD_SHFT                                                 0x1f
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_BMSK                                                         0x7
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_SHFT                                                         0x0

#define HWIO_QM_STATISTICS_CNTR_RESET_ADDR                                                                             (QM_REG_BASE      + 0x00001944)
#define HWIO_QM_STATISTICS_CNTR_RESET_RMSK                                                                                    0x1
#define HWIO_QM_STATISTICS_CNTR_RESET_IN          \
        in_dword_masked(HWIO_QM_STATISTICS_CNTR_RESET_ADDR, HWIO_QM_STATISTICS_CNTR_RESET_RMSK)
#define HWIO_QM_STATISTICS_CNTR_RESET_INM(m)      \
        in_dword_masked(HWIO_QM_STATISTICS_CNTR_RESET_ADDR, m)
#define HWIO_QM_STATISTICS_CNTR_RESET_OUT(v)      \
        out_dword(HWIO_QM_STATISTICS_CNTR_RESET_ADDR,v)
#define HWIO_QM_STATISTICS_CNTR_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_STATISTICS_CNTR_RESET_ADDR,m,v,HWIO_QM_STATISTICS_CNTR_RESET_IN)
#define HWIO_QM_STATISTICS_CNTR_RESET_STATISTICS_CNTR_RESET_BMSK                                                              0x1
#define HWIO_QM_STATISTICS_CNTR_RESET_STATISTICS_CNTR_RESET_SHFT                                                              0x0

#define HWIO_QM_STATISTICS_DURATION_CNTR_THR_ADDR                                                                      (QM_REG_BASE      + 0x00001948)
#define HWIO_QM_STATISTICS_DURATION_CNTR_THR_RMSK                                                                      0xffffffff
#define HWIO_QM_STATISTICS_DURATION_CNTR_THR_IN          \
        in_dword_masked(HWIO_QM_STATISTICS_DURATION_CNTR_THR_ADDR, HWIO_QM_STATISTICS_DURATION_CNTR_THR_RMSK)
#define HWIO_QM_STATISTICS_DURATION_CNTR_THR_INM(m)      \
        in_dword_masked(HWIO_QM_STATISTICS_DURATION_CNTR_THR_ADDR, m)
#define HWIO_QM_STATISTICS_DURATION_CNTR_THR_OUT(v)      \
        out_dword(HWIO_QM_STATISTICS_DURATION_CNTR_THR_ADDR,v)
#define HWIO_QM_STATISTICS_DURATION_CNTR_THR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_STATISTICS_DURATION_CNTR_THR_ADDR,m,v,HWIO_QM_STATISTICS_DURATION_CNTR_THR_IN)
#define HWIO_QM_STATISTICS_DURATION_CNTR_THR_STATISTICS_DURATION_CNTR_THR_BMSK                                         0xffffffff
#define HWIO_QM_STATISTICS_DURATION_CNTR_THR_STATISTICS_DURATION_CNTR_THR_SHFT                                                0x0

#define HWIO_QM_STATISTICS_DURATION_CNTR_READBACK_ADDR                                                                 (QM_REG_BASE      + 0x0000194c)
#define HWIO_QM_STATISTICS_DURATION_CNTR_READBACK_RMSK                                                                 0xffffffff
#define HWIO_QM_STATISTICS_DURATION_CNTR_READBACK_IN          \
        in_dword_masked(HWIO_QM_STATISTICS_DURATION_CNTR_READBACK_ADDR, HWIO_QM_STATISTICS_DURATION_CNTR_READBACK_RMSK)
#define HWIO_QM_STATISTICS_DURATION_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_STATISTICS_DURATION_CNTR_READBACK_ADDR, m)
#define HWIO_QM_STATISTICS_DURATION_CNTR_READBACK_STATISTICS_DURATION_CNTR_READBACK_BMSK                               0xffffffff
#define HWIO_QM_STATISTICS_DURATION_CNTR_READBACK_STATISTICS_DURATION_CNTR_READBACK_SHFT                                      0x0

#define HWIO_QM_VFE_DANGER_LEVEL_n_CNTR_READBACK_ADDR(n)                                                               (QM_REG_BASE      + 0x00001950 + 0x4 * (n))
#define HWIO_QM_VFE_DANGER_LEVEL_n_CNTR_READBACK_RMSK                                                                  0xffffffff
#define HWIO_QM_VFE_DANGER_LEVEL_n_CNTR_READBACK_MAXn                                                                           3
#define HWIO_QM_VFE_DANGER_LEVEL_n_CNTR_READBACK_INI(n)        \
        in_dword_masked(HWIO_QM_VFE_DANGER_LEVEL_n_CNTR_READBACK_ADDR(n), HWIO_QM_VFE_DANGER_LEVEL_n_CNTR_READBACK_RMSK)
#define HWIO_QM_VFE_DANGER_LEVEL_n_CNTR_READBACK_INMI(n,mask)    \
        in_dword_masked(HWIO_QM_VFE_DANGER_LEVEL_n_CNTR_READBACK_ADDR(n), mask)
#define HWIO_QM_VFE_DANGER_LEVEL_n_CNTR_READBACK_VFE_DANGER_LEVEL_CNTR_READBACK_BMSK                                   0xffffffff
#define HWIO_QM_VFE_DANGER_LEVEL_n_CNTR_READBACK_VFE_DANGER_LEVEL_CNTR_READBACK_SHFT                                          0x0

#define HWIO_QM_VFE_DANGER_LEVEL_GT_0_CNTR_READBACK_ADDR                                                               (QM_REG_BASE      + 0x00001960)
#define HWIO_QM_VFE_DANGER_LEVEL_GT_0_CNTR_READBACK_RMSK                                                               0xffffffff
#define HWIO_QM_VFE_DANGER_LEVEL_GT_0_CNTR_READBACK_IN          \
        in_dword_masked(HWIO_QM_VFE_DANGER_LEVEL_GT_0_CNTR_READBACK_ADDR, HWIO_QM_VFE_DANGER_LEVEL_GT_0_CNTR_READBACK_RMSK)
#define HWIO_QM_VFE_DANGER_LEVEL_GT_0_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_VFE_DANGER_LEVEL_GT_0_CNTR_READBACK_ADDR, m)
#define HWIO_QM_VFE_DANGER_LEVEL_GT_0_CNTR_READBACK_VFE_DANGER_LEVEL_GT_0_CNTR_READBACK_BMSK                           0xffffffff
#define HWIO_QM_VFE_DANGER_LEVEL_GT_0_CNTR_READBACK_VFE_DANGER_LEVEL_GT_0_CNTR_READBACK_SHFT                                  0x0

#define HWIO_QM_VFE_SAFE_LEVEL_LT_1_CNTR_READBACK_ADDR                                                                 (QM_REG_BASE      + 0x00001964)
#define HWIO_QM_VFE_SAFE_LEVEL_LT_1_CNTR_READBACK_RMSK                                                                 0xffffffff
#define HWIO_QM_VFE_SAFE_LEVEL_LT_1_CNTR_READBACK_IN          \
        in_dword_masked(HWIO_QM_VFE_SAFE_LEVEL_LT_1_CNTR_READBACK_ADDR, HWIO_QM_VFE_SAFE_LEVEL_LT_1_CNTR_READBACK_RMSK)
#define HWIO_QM_VFE_SAFE_LEVEL_LT_1_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_VFE_SAFE_LEVEL_LT_1_CNTR_READBACK_ADDR, m)
#define HWIO_QM_VFE_SAFE_LEVEL_LT_1_CNTR_READBACK_VFE_SAFE_LEVEL_LT_1_CNTR_READBACK_BMSK                               0xffffffff
#define HWIO_QM_VFE_SAFE_LEVEL_LT_1_CNTR_READBACK_VFE_SAFE_LEVEL_LT_1_CNTR_READBACK_SHFT                                      0x0

#define HWIO_QM_MDP_DANGER_LEVEL_n_CNTR_READBACK_ADDR(n)                                                               (QM_REG_BASE      + 0x00001970 + 0x4 * (n))
#define HWIO_QM_MDP_DANGER_LEVEL_n_CNTR_READBACK_RMSK                                                                  0xffffffff
#define HWIO_QM_MDP_DANGER_LEVEL_n_CNTR_READBACK_MAXn                                                                           3
#define HWIO_QM_MDP_DANGER_LEVEL_n_CNTR_READBACK_INI(n)        \
        in_dword_masked(HWIO_QM_MDP_DANGER_LEVEL_n_CNTR_READBACK_ADDR(n), HWIO_QM_MDP_DANGER_LEVEL_n_CNTR_READBACK_RMSK)
#define HWIO_QM_MDP_DANGER_LEVEL_n_CNTR_READBACK_INMI(n,mask)    \
        in_dword_masked(HWIO_QM_MDP_DANGER_LEVEL_n_CNTR_READBACK_ADDR(n), mask)
#define HWIO_QM_MDP_DANGER_LEVEL_n_CNTR_READBACK_MDP_DANGER_LEVEL_CNTR_READBACK_BMSK                                   0xffffffff
#define HWIO_QM_MDP_DANGER_LEVEL_n_CNTR_READBACK_MDP_DANGER_LEVEL_CNTR_READBACK_SHFT                                          0x0

#define HWIO_QM_MDP_DANGER_LEVEL_GT_0_CNTR_READBACK_ADDR                                                               (QM_REG_BASE      + 0x00001980)
#define HWIO_QM_MDP_DANGER_LEVEL_GT_0_CNTR_READBACK_RMSK                                                               0xffffffff
#define HWIO_QM_MDP_DANGER_LEVEL_GT_0_CNTR_READBACK_IN          \
        in_dword_masked(HWIO_QM_MDP_DANGER_LEVEL_GT_0_CNTR_READBACK_ADDR, HWIO_QM_MDP_DANGER_LEVEL_GT_0_CNTR_READBACK_RMSK)
#define HWIO_QM_MDP_DANGER_LEVEL_GT_0_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_MDP_DANGER_LEVEL_GT_0_CNTR_READBACK_ADDR, m)
#define HWIO_QM_MDP_DANGER_LEVEL_GT_0_CNTR_READBACK_MDP_DANGER_LEVEL_GT_0_CNTR_READBACK_BMSK                           0xffffffff
#define HWIO_QM_MDP_DANGER_LEVEL_GT_0_CNTR_READBACK_MDP_DANGER_LEVEL_GT_0_CNTR_READBACK_SHFT                                  0x0

#define HWIO_QM_MDP_SAFE_LEVEL_LT_1_CNTR_READBACK_ADDR                                                                 (QM_REG_BASE      + 0x00001984)
#define HWIO_QM_MDP_SAFE_LEVEL_LT_1_CNTR_READBACK_RMSK                                                                 0xffffffff
#define HWIO_QM_MDP_SAFE_LEVEL_LT_1_CNTR_READBACK_IN          \
        in_dword_masked(HWIO_QM_MDP_SAFE_LEVEL_LT_1_CNTR_READBACK_ADDR, HWIO_QM_MDP_SAFE_LEVEL_LT_1_CNTR_READBACK_RMSK)
#define HWIO_QM_MDP_SAFE_LEVEL_LT_1_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_MDP_SAFE_LEVEL_LT_1_CNTR_READBACK_ADDR, m)
#define HWIO_QM_MDP_SAFE_LEVEL_LT_1_CNTR_READBACK_MDP_SAFE_LEVEL_LT_1_CNTR_READBACK_BMSK                               0xffffffff
#define HWIO_QM_MDP_SAFE_LEVEL_LT_1_CNTR_READBACK_MDP_SAFE_LEVEL_LT_1_CNTR_READBACK_SHFT                                      0x0

#define HWIO_QM_VENUS_DANGER_LEVEL_n_CNTR_READBACK_ADDR(n)                                                             (QM_REG_BASE      + 0x00001990 + 0x4 * (n))
#define HWIO_QM_VENUS_DANGER_LEVEL_n_CNTR_READBACK_RMSK                                                                0xffffffff
#define HWIO_QM_VENUS_DANGER_LEVEL_n_CNTR_READBACK_MAXn                                                                         3
#define HWIO_QM_VENUS_DANGER_LEVEL_n_CNTR_READBACK_INI(n)        \
        in_dword_masked(HWIO_QM_VENUS_DANGER_LEVEL_n_CNTR_READBACK_ADDR(n), HWIO_QM_VENUS_DANGER_LEVEL_n_CNTR_READBACK_RMSK)
#define HWIO_QM_VENUS_DANGER_LEVEL_n_CNTR_READBACK_INMI(n,mask)    \
        in_dword_masked(HWIO_QM_VENUS_DANGER_LEVEL_n_CNTR_READBACK_ADDR(n), mask)
#define HWIO_QM_VENUS_DANGER_LEVEL_n_CNTR_READBACK_VENUS_DANGER_LEVEL_CNTR_READBACK_BMSK                               0xffffffff
#define HWIO_QM_VENUS_DANGER_LEVEL_n_CNTR_READBACK_VENUS_DANGER_LEVEL_CNTR_READBACK_SHFT                                      0x0

#define HWIO_QM_VENUS_DANGER_LEVEL_GT_0_CNTR_READBACK_ADDR                                                             (QM_REG_BASE      + 0x000019a0)
#define HWIO_QM_VENUS_DANGER_LEVEL_GT_0_CNTR_READBACK_RMSK                                                             0xffffffff
#define HWIO_QM_VENUS_DANGER_LEVEL_GT_0_CNTR_READBACK_IN          \
        in_dword_masked(HWIO_QM_VENUS_DANGER_LEVEL_GT_0_CNTR_READBACK_ADDR, HWIO_QM_VENUS_DANGER_LEVEL_GT_0_CNTR_READBACK_RMSK)
#define HWIO_QM_VENUS_DANGER_LEVEL_GT_0_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_VENUS_DANGER_LEVEL_GT_0_CNTR_READBACK_ADDR, m)
#define HWIO_QM_VENUS_DANGER_LEVEL_GT_0_CNTR_READBACK_VENUS_DANGER_LEVEL_GT_0_CNTR_READBACK_BMSK                       0xffffffff
#define HWIO_QM_VENUS_DANGER_LEVEL_GT_0_CNTR_READBACK_VENUS_DANGER_LEVEL_GT_0_CNTR_READBACK_SHFT                              0x0

#define HWIO_QM_VENUS_SAFE_LEVEL_LT_1_CNTR_READBACK_ADDR                                                               (QM_REG_BASE      + 0x000019a4)
#define HWIO_QM_VENUS_SAFE_LEVEL_LT_1_CNTR_READBACK_RMSK                                                               0xffffffff
#define HWIO_QM_VENUS_SAFE_LEVEL_LT_1_CNTR_READBACK_IN          \
        in_dword_masked(HWIO_QM_VENUS_SAFE_LEVEL_LT_1_CNTR_READBACK_ADDR, HWIO_QM_VENUS_SAFE_LEVEL_LT_1_CNTR_READBACK_RMSK)
#define HWIO_QM_VENUS_SAFE_LEVEL_LT_1_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_VENUS_SAFE_LEVEL_LT_1_CNTR_READBACK_ADDR, m)
#define HWIO_QM_VENUS_SAFE_LEVEL_LT_1_CNTR_READBACK_VENUS_SAFE_LEVEL_LT_1_CNTR_READBACK_BMSK                           0xffffffff
#define HWIO_QM_VENUS_SAFE_LEVEL_LT_1_CNTR_READBACK_VENUS_SAFE_LEVEL_LT_1_CNTR_READBACK_SHFT                                  0x0

#define HWIO_QM_MODEM_DANGER_LEVEL_n_CNTR_READBACK_ADDR(n)                                                             (QM_REG_BASE      + 0x000019b0 + 0x4 * (n))
#define HWIO_QM_MODEM_DANGER_LEVEL_n_CNTR_READBACK_RMSK                                                                0xffffffff
#define HWIO_QM_MODEM_DANGER_LEVEL_n_CNTR_READBACK_MAXn                                                                         3
#define HWIO_QM_MODEM_DANGER_LEVEL_n_CNTR_READBACK_INI(n)        \
        in_dword_masked(HWIO_QM_MODEM_DANGER_LEVEL_n_CNTR_READBACK_ADDR(n), HWIO_QM_MODEM_DANGER_LEVEL_n_CNTR_READBACK_RMSK)
#define HWIO_QM_MODEM_DANGER_LEVEL_n_CNTR_READBACK_INMI(n,mask)    \
        in_dword_masked(HWIO_QM_MODEM_DANGER_LEVEL_n_CNTR_READBACK_ADDR(n), mask)
#define HWIO_QM_MODEM_DANGER_LEVEL_n_CNTR_READBACK_MODEM_DANGER_LEVEL_CNTR_READBACK_BMSK                               0xffffffff
#define HWIO_QM_MODEM_DANGER_LEVEL_n_CNTR_READBACK_MODEM_DANGER_LEVEL_CNTR_READBACK_SHFT                                      0x0

#define HWIO_QM_MODEM_DANGER_LEVEL_GT_0_CNTR_READBACK_ADDR                                                             (QM_REG_BASE      + 0x000019c0)
#define HWIO_QM_MODEM_DANGER_LEVEL_GT_0_CNTR_READBACK_RMSK                                                             0xffffffff
#define HWIO_QM_MODEM_DANGER_LEVEL_GT_0_CNTR_READBACK_IN          \
        in_dword_masked(HWIO_QM_MODEM_DANGER_LEVEL_GT_0_CNTR_READBACK_ADDR, HWIO_QM_MODEM_DANGER_LEVEL_GT_0_CNTR_READBACK_RMSK)
#define HWIO_QM_MODEM_DANGER_LEVEL_GT_0_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_MODEM_DANGER_LEVEL_GT_0_CNTR_READBACK_ADDR, m)
#define HWIO_QM_MODEM_DANGER_LEVEL_GT_0_CNTR_READBACK_MODEM_DANGER_LEVEL_GT_0_CNTR_READBACK_BMSK                       0xffffffff
#define HWIO_QM_MODEM_DANGER_LEVEL_GT_0_CNTR_READBACK_MODEM_DANGER_LEVEL_GT_0_CNTR_READBACK_SHFT                              0x0

#define HWIO_QM_MODEM_SAFE_LEVEL_LT_1_CNTR_READBACK_ADDR                                                               (QM_REG_BASE      + 0x000019c4)
#define HWIO_QM_MODEM_SAFE_LEVEL_LT_1_CNTR_READBACK_RMSK                                                               0xffffffff
#define HWIO_QM_MODEM_SAFE_LEVEL_LT_1_CNTR_READBACK_IN          \
        in_dword_masked(HWIO_QM_MODEM_SAFE_LEVEL_LT_1_CNTR_READBACK_ADDR, HWIO_QM_MODEM_SAFE_LEVEL_LT_1_CNTR_READBACK_RMSK)
#define HWIO_QM_MODEM_SAFE_LEVEL_LT_1_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_MODEM_SAFE_LEVEL_LT_1_CNTR_READBACK_ADDR, m)
#define HWIO_QM_MODEM_SAFE_LEVEL_LT_1_CNTR_READBACK_MODEM_SAFE_LEVEL_LT_1_CNTR_READBACK_BMSK                           0xffffffff
#define HWIO_QM_MODEM_SAFE_LEVEL_LT_1_CNTR_READBACK_MODEM_SAFE_LEVEL_LT_1_CNTR_READBACK_SHFT                                  0x0

#define HWIO_QM_DSP_DANGER_LEVEL_n_CNTR_READBACK_ADDR(n)                                                               (QM_REG_BASE      + 0x000019d0 + 0x4 * (n))
#define HWIO_QM_DSP_DANGER_LEVEL_n_CNTR_READBACK_RMSK                                                                  0xffffffff
#define HWIO_QM_DSP_DANGER_LEVEL_n_CNTR_READBACK_MAXn                                                                           3
#define HWIO_QM_DSP_DANGER_LEVEL_n_CNTR_READBACK_INI(n)        \
        in_dword_masked(HWIO_QM_DSP_DANGER_LEVEL_n_CNTR_READBACK_ADDR(n), HWIO_QM_DSP_DANGER_LEVEL_n_CNTR_READBACK_RMSK)
#define HWIO_QM_DSP_DANGER_LEVEL_n_CNTR_READBACK_INMI(n,mask)    \
        in_dword_masked(HWIO_QM_DSP_DANGER_LEVEL_n_CNTR_READBACK_ADDR(n), mask)
#define HWIO_QM_DSP_DANGER_LEVEL_n_CNTR_READBACK_DSP_DANGER_LEVEL_CNTR_READBACK_BMSK                                   0xffffffff
#define HWIO_QM_DSP_DANGER_LEVEL_n_CNTR_READBACK_DSP_DANGER_LEVEL_CNTR_READBACK_SHFT                                          0x0

#define HWIO_QM_DSP_DANGER_LEVEL_GT_0_CNTR_READBACK_ADDR                                                               (QM_REG_BASE      + 0x00001a40)
#define HWIO_QM_DSP_DANGER_LEVEL_GT_0_CNTR_READBACK_RMSK                                                               0xffffffff
#define HWIO_QM_DSP_DANGER_LEVEL_GT_0_CNTR_READBACK_IN          \
        in_dword_masked(HWIO_QM_DSP_DANGER_LEVEL_GT_0_CNTR_READBACK_ADDR, HWIO_QM_DSP_DANGER_LEVEL_GT_0_CNTR_READBACK_RMSK)
#define HWIO_QM_DSP_DANGER_LEVEL_GT_0_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_DSP_DANGER_LEVEL_GT_0_CNTR_READBACK_ADDR, m)
#define HWIO_QM_DSP_DANGER_LEVEL_GT_0_CNTR_READBACK_DSP_DANGER_LEVEL_GT_0_CNTR_READBACK_BMSK                           0xffffffff
#define HWIO_QM_DSP_DANGER_LEVEL_GT_0_CNTR_READBACK_DSP_DANGER_LEVEL_GT_0_CNTR_READBACK_SHFT                                  0x0

#define HWIO_QM_DSP_SAFE_LEVEL_LT_1_CNTR_READBACK_ADDR                                                                 (QM_REG_BASE      + 0x00001a44)
#define HWIO_QM_DSP_SAFE_LEVEL_LT_1_CNTR_READBACK_RMSK                                                                 0xffffffff
#define HWIO_QM_DSP_SAFE_LEVEL_LT_1_CNTR_READBACK_IN          \
        in_dword_masked(HWIO_QM_DSP_SAFE_LEVEL_LT_1_CNTR_READBACK_ADDR, HWIO_QM_DSP_SAFE_LEVEL_LT_1_CNTR_READBACK_RMSK)
#define HWIO_QM_DSP_SAFE_LEVEL_LT_1_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_DSP_SAFE_LEVEL_LT_1_CNTR_READBACK_ADDR, m)
#define HWIO_QM_DSP_SAFE_LEVEL_LT_1_CNTR_READBACK_DSP_SAFE_LEVEL_LT_1_CNTR_READBACK_BMSK                               0xffffffff
#define HWIO_QM_DSP_SAFE_LEVEL_LT_1_CNTR_READBACK_DSP_SAFE_LEVEL_LT_1_CNTR_READBACK_SHFT                                      0x0

#define HWIO_QM_SAFE_OVERRIDE_VALUE_ADDR                                                                               (QM_REG_BASE      + 0x00001a50)
#define HWIO_QM_SAFE_OVERRIDE_VALUE_RMSK                                                                               0x8000001f
#define HWIO_QM_SAFE_OVERRIDE_VALUE_IN          \
        in_dword_masked(HWIO_QM_SAFE_OVERRIDE_VALUE_ADDR, HWIO_QM_SAFE_OVERRIDE_VALUE_RMSK)
#define HWIO_QM_SAFE_OVERRIDE_VALUE_INM(m)      \
        in_dword_masked(HWIO_QM_SAFE_OVERRIDE_VALUE_ADDR, m)
#define HWIO_QM_SAFE_OVERRIDE_VALUE_OUT(v)      \
        out_dword(HWIO_QM_SAFE_OVERRIDE_VALUE_ADDR,v)
#define HWIO_QM_SAFE_OVERRIDE_VALUE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_SAFE_OVERRIDE_VALUE_ADDR,m,v,HWIO_QM_SAFE_OVERRIDE_VALUE_IN)
#define HWIO_QM_SAFE_OVERRIDE_VALUE_SW_SAFE_OVERRIDE_VALUE_BMSK                                                        0x80000000
#define HWIO_QM_SAFE_OVERRIDE_VALUE_SW_SAFE_OVERRIDE_VALUE_SHFT                                                              0x1f
#define HWIO_QM_SAFE_OVERRIDE_VALUE_MODEM_SAFE_OVERRIDE_VALUE_BMSK                                                           0x10
#define HWIO_QM_SAFE_OVERRIDE_VALUE_MODEM_SAFE_OVERRIDE_VALUE_SHFT                                                            0x4
#define HWIO_QM_SAFE_OVERRIDE_VALUE_VENUS_SAFE_OVERRIDE_VALUE_BMSK                                                            0x8
#define HWIO_QM_SAFE_OVERRIDE_VALUE_VENUS_SAFE_OVERRIDE_VALUE_SHFT                                                            0x3
#define HWIO_QM_SAFE_OVERRIDE_VALUE_MDP_SAFE_OVERRIDE_VALUE_BMSK                                                              0x4
#define HWIO_QM_SAFE_OVERRIDE_VALUE_MDP_SAFE_OVERRIDE_VALUE_SHFT                                                              0x2
#define HWIO_QM_SAFE_OVERRIDE_VALUE_VFE1_SAFE_OVERRIDE_VALUE_BMSK                                                             0x2
#define HWIO_QM_SAFE_OVERRIDE_VALUE_VFE1_SAFE_OVERRIDE_VALUE_SHFT                                                             0x1
#define HWIO_QM_SAFE_OVERRIDE_VALUE_VFE0_SAFE_OVERRIDE_VALUE_BMSK                                                             0x1
#define HWIO_QM_SAFE_OVERRIDE_VALUE_VFE0_SAFE_OVERRIDE_VALUE_SHFT                                                             0x0

#define HWIO_QM_SAFE_OVERRIDE_EN_ADDR                                                                                  (QM_REG_BASE      + 0x00001a54)
#define HWIO_QM_SAFE_OVERRIDE_EN_RMSK                                                                                  0x8000001f
#define HWIO_QM_SAFE_OVERRIDE_EN_IN          \
        in_dword_masked(HWIO_QM_SAFE_OVERRIDE_EN_ADDR, HWIO_QM_SAFE_OVERRIDE_EN_RMSK)
#define HWIO_QM_SAFE_OVERRIDE_EN_INM(m)      \
        in_dword_masked(HWIO_QM_SAFE_OVERRIDE_EN_ADDR, m)
#define HWIO_QM_SAFE_OVERRIDE_EN_OUT(v)      \
        out_dword(HWIO_QM_SAFE_OVERRIDE_EN_ADDR,v)
#define HWIO_QM_SAFE_OVERRIDE_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_SAFE_OVERRIDE_EN_ADDR,m,v,HWIO_QM_SAFE_OVERRIDE_EN_IN)
#define HWIO_QM_SAFE_OVERRIDE_EN_SW_SAFE_OVERRIDE_EN_BMSK                                                              0x80000000
#define HWIO_QM_SAFE_OVERRIDE_EN_SW_SAFE_OVERRIDE_EN_SHFT                                                                    0x1f
#define HWIO_QM_SAFE_OVERRIDE_EN_MODEM_SAFE_OVERRIDE_EN_BMSK                                                                 0x10
#define HWIO_QM_SAFE_OVERRIDE_EN_MODEM_SAFE_OVERRIDE_EN_SHFT                                                                  0x4
#define HWIO_QM_SAFE_OVERRIDE_EN_VENUS_SAFE_OVERRIDE_EN_BMSK                                                                  0x8
#define HWIO_QM_SAFE_OVERRIDE_EN_VENUS_SAFE_OVERRIDE_EN_SHFT                                                                  0x3
#define HWIO_QM_SAFE_OVERRIDE_EN_MDP_SAFE_OVERRIDE_EN_BMSK                                                                    0x4
#define HWIO_QM_SAFE_OVERRIDE_EN_MDP_SAFE_OVERRIDE_EN_SHFT                                                                    0x2
#define HWIO_QM_SAFE_OVERRIDE_EN_VFE1_SAFE_OVERRIDE_EN_BMSK                                                                   0x2
#define HWIO_QM_SAFE_OVERRIDE_EN_VFE1_SAFE_OVERRIDE_EN_SHFT                                                                   0x1
#define HWIO_QM_SAFE_OVERRIDE_EN_VFE0_SAFE_OVERRIDE_EN_BMSK                                                                   0x1
#define HWIO_QM_SAFE_OVERRIDE_EN_VFE0_SAFE_OVERRIDE_EN_SHFT                                                                   0x0

#define HWIO_QM_SAFE_SW_ADDR                                                                                           (QM_REG_BASE      + 0x00001a58)
#define HWIO_QM_SAFE_SW_RMSK                                                                                                  0x1
#define HWIO_QM_SAFE_SW_IN          \
        in_dword_masked(HWIO_QM_SAFE_SW_ADDR, HWIO_QM_SAFE_SW_RMSK)
#define HWIO_QM_SAFE_SW_INM(m)      \
        in_dword_masked(HWIO_QM_SAFE_SW_ADDR, m)
#define HWIO_QM_SAFE_SW_OUT(v)      \
        out_dword(HWIO_QM_SAFE_SW_ADDR,v)
#define HWIO_QM_SAFE_SW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_SAFE_SW_ADDR,m,v,HWIO_QM_SAFE_SW_IN)
#define HWIO_QM_SAFE_SW_SW_SAFE_BMSK                                                                                          0x1
#define HWIO_QM_SAFE_SW_SW_SAFE_SHFT                                                                                          0x0

#define HWIO_QM_AGGR_SAFE_TL_V2_OVERRIDE_CNTRL_ADDR                                                                    (QM_REG_BASE      + 0x00001a5c)
#define HWIO_QM_AGGR_SAFE_TL_V2_OVERRIDE_CNTRL_RMSK                                                                         0x101
#define HWIO_QM_AGGR_SAFE_TL_V2_OVERRIDE_CNTRL_IN          \
        in_dword_masked(HWIO_QM_AGGR_SAFE_TL_V2_OVERRIDE_CNTRL_ADDR, HWIO_QM_AGGR_SAFE_TL_V2_OVERRIDE_CNTRL_RMSK)
#define HWIO_QM_AGGR_SAFE_TL_V2_OVERRIDE_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_AGGR_SAFE_TL_V2_OVERRIDE_CNTRL_ADDR, m)
#define HWIO_QM_AGGR_SAFE_TL_V2_OVERRIDE_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_AGGR_SAFE_TL_V2_OVERRIDE_CNTRL_ADDR,v)
#define HWIO_QM_AGGR_SAFE_TL_V2_OVERRIDE_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_AGGR_SAFE_TL_V2_OVERRIDE_CNTRL_ADDR,m,v,HWIO_QM_AGGR_SAFE_TL_V2_OVERRIDE_CNTRL_IN)
#define HWIO_QM_AGGR_SAFE_TL_V2_OVERRIDE_CNTRL_QM_AGGR_SAFE_TL_V2_OVERRIDE_VALUE_BMSK                                       0x100
#define HWIO_QM_AGGR_SAFE_TL_V2_OVERRIDE_CNTRL_QM_AGGR_SAFE_TL_V2_OVERRIDE_VALUE_SHFT                                         0x8
#define HWIO_QM_AGGR_SAFE_TL_V2_OVERRIDE_CNTRL_QM_AGGR_SAFE_TL_V2_OVERRIDE_EN_BMSK                                            0x1
#define HWIO_QM_AGGR_SAFE_TL_V2_OVERRIDE_CNTRL_QM_AGGR_SAFE_TL_V2_OVERRIDE_EN_SHFT                                            0x0

#define HWIO_QM_AGGR_SAFE_DSP_SYSTEM_DANGER_OVERRIDE_CNTRL_ADDR                                                        (QM_REG_BASE      + 0x00001a60)
#define HWIO_QM_AGGR_SAFE_DSP_SYSTEM_DANGER_OVERRIDE_CNTRL_RMSK                                                             0x101
#define HWIO_QM_AGGR_SAFE_DSP_SYSTEM_DANGER_OVERRIDE_CNTRL_IN          \
        in_dword_masked(HWIO_QM_AGGR_SAFE_DSP_SYSTEM_DANGER_OVERRIDE_CNTRL_ADDR, HWIO_QM_AGGR_SAFE_DSP_SYSTEM_DANGER_OVERRIDE_CNTRL_RMSK)
#define HWIO_QM_AGGR_SAFE_DSP_SYSTEM_DANGER_OVERRIDE_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_AGGR_SAFE_DSP_SYSTEM_DANGER_OVERRIDE_CNTRL_ADDR, m)
#define HWIO_QM_AGGR_SAFE_DSP_SYSTEM_DANGER_OVERRIDE_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_AGGR_SAFE_DSP_SYSTEM_DANGER_OVERRIDE_CNTRL_ADDR,v)
#define HWIO_QM_AGGR_SAFE_DSP_SYSTEM_DANGER_OVERRIDE_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_AGGR_SAFE_DSP_SYSTEM_DANGER_OVERRIDE_CNTRL_ADDR,m,v,HWIO_QM_AGGR_SAFE_DSP_SYSTEM_DANGER_OVERRIDE_CNTRL_IN)
#define HWIO_QM_AGGR_SAFE_DSP_SYSTEM_DANGER_OVERRIDE_CNTRL_QM_AGGR_SAFE_DSP_SYSTEM_DANGER_OVERRIDE_VALUE_BMSK               0x100
#define HWIO_QM_AGGR_SAFE_DSP_SYSTEM_DANGER_OVERRIDE_CNTRL_QM_AGGR_SAFE_DSP_SYSTEM_DANGER_OVERRIDE_VALUE_SHFT                 0x8
#define HWIO_QM_AGGR_SAFE_DSP_SYSTEM_DANGER_OVERRIDE_CNTRL_QM_AGGR_SAFE_DSP_SYSTEM_DANGER_OVERRIDE_EN_BMSK                    0x1
#define HWIO_QM_AGGR_SAFE_DSP_SYSTEM_DANGER_OVERRIDE_CNTRL_QM_AGGR_SAFE_DSP_SYSTEM_DANGER_OVERRIDE_EN_SHFT                    0x0

#define HWIO_QM_DANGER_OVERRIDE_VALUE_ADDR                                                                             (QM_REG_BASE      + 0x00001a64)
#define HWIO_QM_DANGER_OVERRIDE_VALUE_RMSK                                                                              0x3ffffff
#define HWIO_QM_DANGER_OVERRIDE_VALUE_IN          \
        in_dword_masked(HWIO_QM_DANGER_OVERRIDE_VALUE_ADDR, HWIO_QM_DANGER_OVERRIDE_VALUE_RMSK)
#define HWIO_QM_DANGER_OVERRIDE_VALUE_INM(m)      \
        in_dword_masked(HWIO_QM_DANGER_OVERRIDE_VALUE_ADDR, m)
#define HWIO_QM_DANGER_OVERRIDE_VALUE_OUT(v)      \
        out_dword(HWIO_QM_DANGER_OVERRIDE_VALUE_ADDR,v)
#define HWIO_QM_DANGER_OVERRIDE_VALUE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_DANGER_OVERRIDE_VALUE_ADDR,m,v,HWIO_QM_DANGER_OVERRIDE_VALUE_IN)
#define HWIO_QM_DANGER_OVERRIDE_VALUE_DSP_3_OTHER_DANGER_OVERRIDE_VALUE_BMSK                                            0x3000000
#define HWIO_QM_DANGER_OVERRIDE_VALUE_DSP_3_OTHER_DANGER_OVERRIDE_VALUE_SHFT                                                 0x18
#define HWIO_QM_DANGER_OVERRIDE_VALUE_DSP_2_OTHER_DANGER_OVERRIDE_VALUE_BMSK                                             0xc00000
#define HWIO_QM_DANGER_OVERRIDE_VALUE_DSP_2_OTHER_DANGER_OVERRIDE_VALUE_SHFT                                                 0x16
#define HWIO_QM_DANGER_OVERRIDE_VALUE_DSP_1_OTHER_DANGER_OVERRIDE_VALUE_BMSK                                             0x300000
#define HWIO_QM_DANGER_OVERRIDE_VALUE_DSP_1_OTHER_DANGER_OVERRIDE_VALUE_SHFT                                                 0x14
#define HWIO_QM_DANGER_OVERRIDE_VALUE_DSP_0_OTHER_DANGER_OVERRIDE_VALUE_BMSK                                              0xc0000
#define HWIO_QM_DANGER_OVERRIDE_VALUE_DSP_0_OTHER_DANGER_OVERRIDE_VALUE_SHFT                                                 0x12
#define HWIO_QM_DANGER_OVERRIDE_VALUE_DSP_3_DANGER_OVERRIDE_VALUE_BMSK                                                    0x30000
#define HWIO_QM_DANGER_OVERRIDE_VALUE_DSP_3_DANGER_OVERRIDE_VALUE_SHFT                                                       0x10
#define HWIO_QM_DANGER_OVERRIDE_VALUE_DSP_2_DANGER_OVERRIDE_VALUE_BMSK                                                     0xc000
#define HWIO_QM_DANGER_OVERRIDE_VALUE_DSP_2_DANGER_OVERRIDE_VALUE_SHFT                                                        0xe
#define HWIO_QM_DANGER_OVERRIDE_VALUE_DSP_1_DANGER_OVERRIDE_VALUE_BMSK                                                     0x3000
#define HWIO_QM_DANGER_OVERRIDE_VALUE_DSP_1_DANGER_OVERRIDE_VALUE_SHFT                                                        0xc
#define HWIO_QM_DANGER_OVERRIDE_VALUE_DSP_0_DANGER_OVERRIDE_VALUE_BMSK                                                      0xc00
#define HWIO_QM_DANGER_OVERRIDE_VALUE_DSP_0_DANGER_OVERRIDE_VALUE_SHFT                                                        0xa
#define HWIO_QM_DANGER_OVERRIDE_VALUE_MODEM_DANGER_OVERRIDE_VALUE_BMSK                                                      0x300
#define HWIO_QM_DANGER_OVERRIDE_VALUE_MODEM_DANGER_OVERRIDE_VALUE_SHFT                                                        0x8
#define HWIO_QM_DANGER_OVERRIDE_VALUE_VENUS_DANGER_OVERRIDE_VALUE_BMSK                                                       0xc0
#define HWIO_QM_DANGER_OVERRIDE_VALUE_VENUS_DANGER_OVERRIDE_VALUE_SHFT                                                        0x6
#define HWIO_QM_DANGER_OVERRIDE_VALUE_MDP_DANGER_OVERRIDE_VALUE_BMSK                                                         0x30
#define HWIO_QM_DANGER_OVERRIDE_VALUE_MDP_DANGER_OVERRIDE_VALUE_SHFT                                                          0x4
#define HWIO_QM_DANGER_OVERRIDE_VALUE_VFE1_DANGER_OVERRIDE_VALUE_BMSK                                                         0xc
#define HWIO_QM_DANGER_OVERRIDE_VALUE_VFE1_DANGER_OVERRIDE_VALUE_SHFT                                                         0x2
#define HWIO_QM_DANGER_OVERRIDE_VALUE_VFE0_DANGER_OVERRIDE_VALUE_BMSK                                                         0x3
#define HWIO_QM_DANGER_OVERRIDE_VALUE_VFE0_DANGER_OVERRIDE_VALUE_SHFT                                                         0x0

#define HWIO_QM_DANGER_OVERRIDE_EN_ADDR                                                                                (QM_REG_BASE      + 0x00001a68)
#define HWIO_QM_DANGER_OVERRIDE_EN_RMSK                                                                                    0x1fff
#define HWIO_QM_DANGER_OVERRIDE_EN_IN          \
        in_dword_masked(HWIO_QM_DANGER_OVERRIDE_EN_ADDR, HWIO_QM_DANGER_OVERRIDE_EN_RMSK)
#define HWIO_QM_DANGER_OVERRIDE_EN_INM(m)      \
        in_dword_masked(HWIO_QM_DANGER_OVERRIDE_EN_ADDR, m)
#define HWIO_QM_DANGER_OVERRIDE_EN_OUT(v)      \
        out_dword(HWIO_QM_DANGER_OVERRIDE_EN_ADDR,v)
#define HWIO_QM_DANGER_OVERRIDE_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_DANGER_OVERRIDE_EN_ADDR,m,v,HWIO_QM_DANGER_OVERRIDE_EN_IN)
#define HWIO_QM_DANGER_OVERRIDE_EN_DSP_3_OTHER_DANGER_OVERRIDE_EN_BMSK                                                     0x1000
#define HWIO_QM_DANGER_OVERRIDE_EN_DSP_3_OTHER_DANGER_OVERRIDE_EN_SHFT                                                        0xc
#define HWIO_QM_DANGER_OVERRIDE_EN_DSP_2_OTHER_DANGER_OVERRIDE_EN_BMSK                                                      0x800
#define HWIO_QM_DANGER_OVERRIDE_EN_DSP_2_OTHER_DANGER_OVERRIDE_EN_SHFT                                                        0xb
#define HWIO_QM_DANGER_OVERRIDE_EN_DSP_1_OTHER_DANGER_OVERRIDE_EN_BMSK                                                      0x400
#define HWIO_QM_DANGER_OVERRIDE_EN_DSP_1_OTHER_DANGER_OVERRIDE_EN_SHFT                                                        0xa
#define HWIO_QM_DANGER_OVERRIDE_EN_DSP_0_OTHER_DANGER_OVERRIDE_EN_BMSK                                                      0x200
#define HWIO_QM_DANGER_OVERRIDE_EN_DSP_0_OTHER_DANGER_OVERRIDE_EN_SHFT                                                        0x9
#define HWIO_QM_DANGER_OVERRIDE_EN_DSP_3_DANGER_OVERRIDE_EN_BMSK                                                            0x100
#define HWIO_QM_DANGER_OVERRIDE_EN_DSP_3_DANGER_OVERRIDE_EN_SHFT                                                              0x8
#define HWIO_QM_DANGER_OVERRIDE_EN_DSP_2_DANGER_OVERRIDE_EN_BMSK                                                             0x80
#define HWIO_QM_DANGER_OVERRIDE_EN_DSP_2_DANGER_OVERRIDE_EN_SHFT                                                              0x7
#define HWIO_QM_DANGER_OVERRIDE_EN_DSP_1_DANGER_OVERRIDE_EN_BMSK                                                             0x40
#define HWIO_QM_DANGER_OVERRIDE_EN_DSP_1_DANGER_OVERRIDE_EN_SHFT                                                              0x6
#define HWIO_QM_DANGER_OVERRIDE_EN_DSP_0_DANGER_OVERRIDE_EN_BMSK                                                             0x20
#define HWIO_QM_DANGER_OVERRIDE_EN_DSP_0_DANGER_OVERRIDE_EN_SHFT                                                              0x5
#define HWIO_QM_DANGER_OVERRIDE_EN_MODEM_DANGER_OVERRIDE_EN_BMSK                                                             0x10
#define HWIO_QM_DANGER_OVERRIDE_EN_MODEM_DANGER_OVERRIDE_EN_SHFT                                                              0x4
#define HWIO_QM_DANGER_OVERRIDE_EN_VENUS_DANGER_OVERRIDE_EN_BMSK                                                              0x8
#define HWIO_QM_DANGER_OVERRIDE_EN_VENUS_DANGER_OVERRIDE_EN_SHFT                                                              0x3
#define HWIO_QM_DANGER_OVERRIDE_EN_MDP_DANGER_OVERRIDE_EN_BMSK                                                                0x4
#define HWIO_QM_DANGER_OVERRIDE_EN_MDP_DANGER_OVERRIDE_EN_SHFT                                                                0x2
#define HWIO_QM_DANGER_OVERRIDE_EN_VFE1_DANGER_OVERRIDE_EN_BMSK                                                               0x2
#define HWIO_QM_DANGER_OVERRIDE_EN_VFE1_DANGER_OVERRIDE_EN_SHFT                                                               0x1
#define HWIO_QM_DANGER_OVERRIDE_EN_VFE0_DANGER_OVERRIDE_EN_BMSK                                                               0x1
#define HWIO_QM_DANGER_OVERRIDE_EN_VFE0_DANGER_OVERRIDE_EN_SHFT                                                               0x0

#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_ADDR                                                                          (QM_REG_BASE      + 0x00001a6c)
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_RMSK                                                                          0xc03fffff
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_IN          \
        in_dword_masked(HWIO_QM_SW_DANGER_OVERRIDE_VALUE_ADDR, HWIO_QM_SW_DANGER_OVERRIDE_VALUE_RMSK)
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_INM(m)      \
        in_dword_masked(HWIO_QM_SW_DANGER_OVERRIDE_VALUE_ADDR, m)
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_OUT(v)      \
        out_dword(HWIO_QM_SW_DANGER_OVERRIDE_VALUE_ADDR,v)
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_SW_DANGER_OVERRIDE_VALUE_ADDR,m,v,HWIO_QM_SW_DANGER_OVERRIDE_VALUE_IN)
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_SYSTEM_DANGER_SW_DANGER_OVERRIDE_VALUE_BMSK                                   0xc0000000
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_SYSTEM_DANGER_SW_DANGER_OVERRIDE_VALUE_SHFT                                         0x1e
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_CLNT_10_SW_DANGER_OVERRIDE_VALUE_BMSK                                           0x300000
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_CLNT_10_SW_DANGER_OVERRIDE_VALUE_SHFT                                               0x14
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_CLNT_9_SW_DANGER_OVERRIDE_VALUE_BMSK                                             0xc0000
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_CLNT_9_SW_DANGER_OVERRIDE_VALUE_SHFT                                                0x12
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_CLNT_8_SW_DANGER_OVERRIDE_VALUE_BMSK                                             0x30000
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_CLNT_8_SW_DANGER_OVERRIDE_VALUE_SHFT                                                0x10
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_CLNT_7_SW_DANGER_OVERRIDE_VALUE_BMSK                                              0xc000
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_CLNT_7_SW_DANGER_OVERRIDE_VALUE_SHFT                                                 0xe
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_CLNT_6_SW_DANGER_OVERRIDE_VALUE_BMSK                                              0x3000
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_CLNT_6_SW_DANGER_OVERRIDE_VALUE_SHFT                                                 0xc
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_CLNT_5_SW_DANGER_OVERRIDE_VALUE_BMSK                                               0xc00
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_CLNT_5_SW_DANGER_OVERRIDE_VALUE_SHFT                                                 0xa
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_CLNT_4_SW_DANGER_OVERRIDE_VALUE_BMSK                                               0x300
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_CLNT_4_SW_DANGER_OVERRIDE_VALUE_SHFT                                                 0x8
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_CLNT_3_SW_DANGER_OVERRIDE_VALUE_BMSK                                                0xc0
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_CLNT_3_SW_DANGER_OVERRIDE_VALUE_SHFT                                                 0x6
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_CLNT_2_SW_DANGER_OVERRIDE_VALUE_BMSK                                                0x30
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_CLNT_2_SW_DANGER_OVERRIDE_VALUE_SHFT                                                 0x4
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_CLNT_1_SW_DANGER_OVERRIDE_VALUE_BMSK                                                 0xc
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_CLNT_1_SW_DANGER_OVERRIDE_VALUE_SHFT                                                 0x2
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_CLNT_0_SW_DANGER_OVERRIDE_VALUE_BMSK                                                 0x3
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_CLNT_0_SW_DANGER_OVERRIDE_VALUE_SHFT                                                 0x0

#define HWIO_QM_SW_DANGER_ADDR                                                                                         (QM_REG_BASE      + 0x00001a70)
#define HWIO_QM_SW_DANGER_RMSK                                                                                         0xc03fffff
#define HWIO_QM_SW_DANGER_IN          \
        in_dword_masked(HWIO_QM_SW_DANGER_ADDR, HWIO_QM_SW_DANGER_RMSK)
#define HWIO_QM_SW_DANGER_INM(m)      \
        in_dword_masked(HWIO_QM_SW_DANGER_ADDR, m)
#define HWIO_QM_SW_DANGER_OUT(v)      \
        out_dword(HWIO_QM_SW_DANGER_ADDR,v)
#define HWIO_QM_SW_DANGER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_SW_DANGER_ADDR,m,v,HWIO_QM_SW_DANGER_IN)
#define HWIO_QM_SW_DANGER_SYSTEM_DANGER_SW_DANGER_BMSK                                                                 0xc0000000
#define HWIO_QM_SW_DANGER_SYSTEM_DANGER_SW_DANGER_SHFT                                                                       0x1e
#define HWIO_QM_SW_DANGER_CLNT_10_SW_DANGER_BMSK                                                                         0x300000
#define HWIO_QM_SW_DANGER_CLNT_10_SW_DANGER_SHFT                                                                             0x14
#define HWIO_QM_SW_DANGER_CLNT_9_SW_DANGER_BMSK                                                                           0xc0000
#define HWIO_QM_SW_DANGER_CLNT_9_SW_DANGER_SHFT                                                                              0x12
#define HWIO_QM_SW_DANGER_CLNT_8_SW_DANGER_BMSK                                                                           0x30000
#define HWIO_QM_SW_DANGER_CLNT_8_SW_DANGER_SHFT                                                                              0x10
#define HWIO_QM_SW_DANGER_CLNT_7_SW_DANGER_BMSK                                                                            0xc000
#define HWIO_QM_SW_DANGER_CLNT_7_SW_DANGER_SHFT                                                                               0xe
#define HWIO_QM_SW_DANGER_CLNT_6_SW_DANGER_BMSK                                                                            0x3000
#define HWIO_QM_SW_DANGER_CLNT_6_SW_DANGER_SHFT                                                                               0xc
#define HWIO_QM_SW_DANGER_CLNT_5_SW_DANGER_BMSK                                                                             0xc00
#define HWIO_QM_SW_DANGER_CLNT_5_SW_DANGER_SHFT                                                                               0xa
#define HWIO_QM_SW_DANGER_CLNT_4_SW_DANGER_BMSK                                                                             0x300
#define HWIO_QM_SW_DANGER_CLNT_4_SW_DANGER_SHFT                                                                               0x8
#define HWIO_QM_SW_DANGER_CLNT_3_SW_DANGER_BMSK                                                                              0xc0
#define HWIO_QM_SW_DANGER_CLNT_3_SW_DANGER_SHFT                                                                               0x6
#define HWIO_QM_SW_DANGER_CLNT_2_SW_DANGER_BMSK                                                                              0x30
#define HWIO_QM_SW_DANGER_CLNT_2_SW_DANGER_SHFT                                                                               0x4
#define HWIO_QM_SW_DANGER_CLNT_1_SW_DANGER_BMSK                                                                               0xc
#define HWIO_QM_SW_DANGER_CLNT_1_SW_DANGER_SHFT                                                                               0x2
#define HWIO_QM_SW_DANGER_CLNT_0_SW_DANGER_BMSK                                                                               0x3
#define HWIO_QM_SW_DANGER_CLNT_0_SW_DANGER_SHFT                                                                               0x0

#define HWIO_QM_SW_DANGER_OVERRIDE_EN_ADDR                                                                             (QM_REG_BASE      + 0x00001a74)
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_RMSK                                                                             0x800007ff
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_IN          \
        in_dword_masked(HWIO_QM_SW_DANGER_OVERRIDE_EN_ADDR, HWIO_QM_SW_DANGER_OVERRIDE_EN_RMSK)
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_INM(m)      \
        in_dword_masked(HWIO_QM_SW_DANGER_OVERRIDE_EN_ADDR, m)
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_OUT(v)      \
        out_dword(HWIO_QM_SW_DANGER_OVERRIDE_EN_ADDR,v)
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_SW_DANGER_OVERRIDE_EN_ADDR,m,v,HWIO_QM_SW_DANGER_OVERRIDE_EN_IN)
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_SYSTEM_DANGER_SW_DANGER_OVERRIDE_EN_BMSK                                         0x80000000
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_SYSTEM_DANGER_SW_DANGER_OVERRIDE_EN_SHFT                                               0x1f
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_CLNT_10_SW_DANGER_OVERRIDE_EN_BMSK                                                    0x400
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_CLNT_10_SW_DANGER_OVERRIDE_EN_SHFT                                                      0xa
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_CLNT_9_SW_DANGER_OVERRIDE_EN_BMSK                                                     0x200
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_CLNT_9_SW_DANGER_OVERRIDE_EN_SHFT                                                       0x9
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_CLNT_8_SW_DANGER_OVERRIDE_EN_BMSK                                                     0x100
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_CLNT_8_SW_DANGER_OVERRIDE_EN_SHFT                                                       0x8
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_CLNT_7_SW_DANGER_OVERRIDE_EN_BMSK                                                      0x80
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_CLNT_7_SW_DANGER_OVERRIDE_EN_SHFT                                                       0x7
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_CLNT_6_SW_DANGER_OVERRIDE_EN_BMSK                                                      0x40
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_CLNT_6_SW_DANGER_OVERRIDE_EN_SHFT                                                       0x6
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_CLNT_5_SW_DANGER_OVERRIDE_EN_BMSK                                                      0x20
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_CLNT_5_SW_DANGER_OVERRIDE_EN_SHFT                                                       0x5
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_CLNT_4_SW_DANGER_OVERRIDE_EN_BMSK                                                      0x10
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_CLNT_4_SW_DANGER_OVERRIDE_EN_SHFT                                                       0x4
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_CLNT_3_SW_DANGER_OVERRIDE_EN_BMSK                                                       0x8
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_CLNT_3_SW_DANGER_OVERRIDE_EN_SHFT                                                       0x3
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_CLNT_2_SW_DANGER_OVERRIDE_EN_BMSK                                                       0x4
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_CLNT_2_SW_DANGER_OVERRIDE_EN_SHFT                                                       0x2
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_CLNT_1_SW_DANGER_OVERRIDE_EN_BMSK                                                       0x2
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_CLNT_1_SW_DANGER_OVERRIDE_EN_SHFT                                                       0x1
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_CLNT_0_SW_DANGER_OVERRIDE_EN_BMSK                                                       0x1
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_CLNT_0_SW_DANGER_OVERRIDE_EN_SHFT                                                       0x0

#define HWIO_QM_BIMC_QOS_CFG_ADDR                                                                                      (QM_REG_BASE      + 0x00001a90)
#define HWIO_QM_BIMC_QOS_CFG_RMSK                                                                                             0xf
#define HWIO_QM_BIMC_QOS_CFG_IN          \
        in_dword_masked(HWIO_QM_BIMC_QOS_CFG_ADDR, HWIO_QM_BIMC_QOS_CFG_RMSK)
#define HWIO_QM_BIMC_QOS_CFG_INM(m)      \
        in_dword_masked(HWIO_QM_BIMC_QOS_CFG_ADDR, m)
#define HWIO_QM_BIMC_QOS_CFG_OUT(v)      \
        out_dword(HWIO_QM_BIMC_QOS_CFG_ADDR,v)
#define HWIO_QM_BIMC_QOS_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_BIMC_QOS_CFG_ADDR,m,v,HWIO_QM_BIMC_QOS_CFG_IN)
#define HWIO_QM_BIMC_QOS_CFG_PIMEM_QOS_SEL_BMSK                                                                               0x8
#define HWIO_QM_BIMC_QOS_CFG_PIMEM_QOS_SEL_SHFT                                                                               0x3
#define HWIO_QM_BIMC_QOS_CFG_MDSP_QOS_SEL_BMSK                                                                                0x4
#define HWIO_QM_BIMC_QOS_CFG_MDSP_QOS_SEL_SHFT                                                                                0x2
#define HWIO_QM_BIMC_QOS_CFG_MNOC_QOS_SEL_BMSK                                                                                0x2
#define HWIO_QM_BIMC_QOS_CFG_MNOC_QOS_SEL_SHFT                                                                                0x1
#define HWIO_QM_BIMC_QOS_CFG_SNOC_QOS_SEL_BMSK                                                                                0x1
#define HWIO_QM_BIMC_QOS_CFG_SNOC_QOS_SEL_SHFT                                                                                0x0

#define HWIO_QM_SYSTEM_DANGER_SU_CFG_ADDR                                                                              (QM_REG_BASE      + 0x00001a94)
#define HWIO_QM_SYSTEM_DANGER_SU_CFG_RMSK                                                                                     0x7
#define HWIO_QM_SYSTEM_DANGER_SU_CFG_IN          \
        in_dword_masked(HWIO_QM_SYSTEM_DANGER_SU_CFG_ADDR, HWIO_QM_SYSTEM_DANGER_SU_CFG_RMSK)
#define HWIO_QM_SYSTEM_DANGER_SU_CFG_INM(m)      \
        in_dword_masked(HWIO_QM_SYSTEM_DANGER_SU_CFG_ADDR, m)
#define HWIO_QM_SYSTEM_DANGER_SU_CFG_OUT(v)      \
        out_dword(HWIO_QM_SYSTEM_DANGER_SU_CFG_ADDR,v)
#define HWIO_QM_SYSTEM_DANGER_SU_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_SYSTEM_DANGER_SU_CFG_ADDR,m,v,HWIO_QM_SYSTEM_DANGER_SU_CFG_IN)
#define HWIO_QM_SYSTEM_DANGER_SU_CFG_SYSTEM_DANGER_QOS_ASSIST_REQ_MODE_3_BMSK                                                 0x4
#define HWIO_QM_SYSTEM_DANGER_SU_CFG_SYSTEM_DANGER_QOS_ASSIST_REQ_MODE_3_SHFT                                                 0x2
#define HWIO_QM_SYSTEM_DANGER_SU_CFG_SYSTEM_DANGER_QOS_ASSIST_REQ_MODE_2_BMSK                                                 0x2
#define HWIO_QM_SYSTEM_DANGER_SU_CFG_SYSTEM_DANGER_QOS_ASSIST_REQ_MODE_2_SHFT                                                 0x1
#define HWIO_QM_SYSTEM_DANGER_SU_CFG_SYSTEM_DANGER_QOS_ASSIST_REQ_MODE_1_BMSK                                                 0x1
#define HWIO_QM_SYSTEM_DANGER_SU_CFG_SYSTEM_DANGER_QOS_ASSIST_REQ_MODE_1_SHFT                                                 0x0

#define HWIO_QM_SYSTEM_DANGER_SUF_QOS_n_ADDR(n)                                                                        (QM_REG_BASE      + 0x00001a98 + 0x4 * (n))
#define HWIO_QM_SYSTEM_DANGER_SUF_QOS_n_RMSK                                                                               0x87ff
#define HWIO_QM_SYSTEM_DANGER_SUF_QOS_n_MAXn                                                                                    3
#define HWIO_QM_SYSTEM_DANGER_SUF_QOS_n_INI(n)        \
        in_dword_masked(HWIO_QM_SYSTEM_DANGER_SUF_QOS_n_ADDR(n), HWIO_QM_SYSTEM_DANGER_SUF_QOS_n_RMSK)
#define HWIO_QM_SYSTEM_DANGER_SUF_QOS_n_INMI(n,mask)    \
        in_dword_masked(HWIO_QM_SYSTEM_DANGER_SUF_QOS_n_ADDR(n), mask)
#define HWIO_QM_SYSTEM_DANGER_SUF_QOS_n_OUTI(n,val)    \
        out_dword(HWIO_QM_SYSTEM_DANGER_SUF_QOS_n_ADDR(n),val)
#define HWIO_QM_SYSTEM_DANGER_SUF_QOS_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QM_SYSTEM_DANGER_SUF_QOS_n_ADDR(n),mask,val,HWIO_QM_SYSTEM_DANGER_SUF_QOS_n_INI(n))
#define HWIO_QM_SYSTEM_DANGER_SUF_QOS_n_THRES_FREQ_EQ_BMSK                                                                 0x8000
#define HWIO_QM_SYSTEM_DANGER_SUF_QOS_n_THRES_FREQ_EQ_SHFT                                                                    0xf
#define HWIO_QM_SYSTEM_DANGER_SUF_QOS_n_THRES_FREQ_BMSK                                                                     0x700
#define HWIO_QM_SYSTEM_DANGER_SUF_QOS_n_THRES_FREQ_SHFT                                                                       0x8
#define HWIO_QM_SYSTEM_DANGER_SUF_QOS_n_THRES_SU_H_BMSK                                                                      0xf0
#define HWIO_QM_SYSTEM_DANGER_SUF_QOS_n_THRES_SU_H_SHFT                                                                       0x4
#define HWIO_QM_SYSTEM_DANGER_SUF_QOS_n_THRES_SU_L_BMSK                                                                       0xf
#define HWIO_QM_SYSTEM_DANGER_SUF_QOS_n_THRES_SU_L_SHFT                                                                       0x0

#define HWIO_QM_SYSTEM_DANGER_AD_QOS_n_ADDR(n)                                                                         (QM_REG_BASE      + 0x00001aa4 + 0x4 * (n))
#define HWIO_QM_SYSTEM_DANGER_AD_QOS_n_RMSK                                                                            0xff00008f
#define HWIO_QM_SYSTEM_DANGER_AD_QOS_n_MAXn                                                                                     3
#define HWIO_QM_SYSTEM_DANGER_AD_QOS_n_INI(n)        \
        in_dword_masked(HWIO_QM_SYSTEM_DANGER_AD_QOS_n_ADDR(n), HWIO_QM_SYSTEM_DANGER_AD_QOS_n_RMSK)
#define HWIO_QM_SYSTEM_DANGER_AD_QOS_n_INMI(n,mask)    \
        in_dword_masked(HWIO_QM_SYSTEM_DANGER_AD_QOS_n_ADDR(n), mask)
#define HWIO_QM_SYSTEM_DANGER_AD_QOS_n_OUTI(n,val)    \
        out_dword(HWIO_QM_SYSTEM_DANGER_AD_QOS_n_ADDR(n),val)
#define HWIO_QM_SYSTEM_DANGER_AD_QOS_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QM_SYSTEM_DANGER_AD_QOS_n_ADDR(n),mask,val,HWIO_QM_SYSTEM_DANGER_AD_QOS_n_INI(n))
#define HWIO_QM_SYSTEM_DANGER_AD_QOS_n_AGG_BOOLEAN_FUNCTION_BMSK                                                       0xff000000
#define HWIO_QM_SYSTEM_DANGER_AD_QOS_n_AGG_BOOLEAN_FUNCTION_SHFT                                                             0x18
#define HWIO_QM_SYSTEM_DANGER_AD_QOS_n_THRES_DANGER_EQ_BMSK                                                                  0x80
#define HWIO_QM_SYSTEM_DANGER_AD_QOS_n_THRES_DANGER_EQ_SHFT                                                                   0x7
#define HWIO_QM_SYSTEM_DANGER_AD_QOS_n_THRES_DANGER_BMSK                                                                      0xf
#define HWIO_QM_SYSTEM_DANGER_AD_QOS_n_THRES_DANGER_SHFT                                                                      0x0

#define HWIO_QM_TPDM_BC_MISSION_MODE_CNTRL_ADDR                                                                        (QM_REG_BASE      + 0x00001af0)
#define HWIO_QM_TPDM_BC_MISSION_MODE_CNTRL_RMSK                                                                               0x3
#define HWIO_QM_TPDM_BC_MISSION_MODE_CNTRL_IN          \
        in_dword_masked(HWIO_QM_TPDM_BC_MISSION_MODE_CNTRL_ADDR, HWIO_QM_TPDM_BC_MISSION_MODE_CNTRL_RMSK)
#define HWIO_QM_TPDM_BC_MISSION_MODE_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_TPDM_BC_MISSION_MODE_CNTRL_ADDR, m)
#define HWIO_QM_TPDM_BC_MISSION_MODE_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_TPDM_BC_MISSION_MODE_CNTRL_ADDR,v)
#define HWIO_QM_TPDM_BC_MISSION_MODE_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_TPDM_BC_MISSION_MODE_CNTRL_ADDR,m,v,HWIO_QM_TPDM_BC_MISSION_MODE_CNTRL_IN)
#define HWIO_QM_TPDM_BC_MISSION_MODE_CNTRL_MISSION_MODE_CAPTURE_BMSK                                                          0x2
#define HWIO_QM_TPDM_BC_MISSION_MODE_CNTRL_MISSION_MODE_CAPTURE_SHFT                                                          0x1
#define HWIO_QM_TPDM_BC_MISSION_MODE_CNTRL_MISSION_MODE_EN_BMSK                                                               0x1
#define HWIO_QM_TPDM_BC_MISSION_MODE_CNTRL_MISSION_MODE_EN_SHFT                                                               0x0

#define HWIO_QM_TPDM_BC_STATISTICS_DURATION_CNTR_THR_ADDR                                                              (QM_REG_BASE      + 0x00001af4)
#define HWIO_QM_TPDM_BC_STATISTICS_DURATION_CNTR_THR_RMSK                                                              0xffffffff
#define HWIO_QM_TPDM_BC_STATISTICS_DURATION_CNTR_THR_IN          \
        in_dword_masked(HWIO_QM_TPDM_BC_STATISTICS_DURATION_CNTR_THR_ADDR, HWIO_QM_TPDM_BC_STATISTICS_DURATION_CNTR_THR_RMSK)
#define HWIO_QM_TPDM_BC_STATISTICS_DURATION_CNTR_THR_INM(m)      \
        in_dword_masked(HWIO_QM_TPDM_BC_STATISTICS_DURATION_CNTR_THR_ADDR, m)
#define HWIO_QM_TPDM_BC_STATISTICS_DURATION_CNTR_THR_OUT(v)      \
        out_dword(HWIO_QM_TPDM_BC_STATISTICS_DURATION_CNTR_THR_ADDR,v)
#define HWIO_QM_TPDM_BC_STATISTICS_DURATION_CNTR_THR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_TPDM_BC_STATISTICS_DURATION_CNTR_THR_ADDR,m,v,HWIO_QM_TPDM_BC_STATISTICS_DURATION_CNTR_THR_IN)
#define HWIO_QM_TPDM_BC_STATISTICS_DURATION_CNTR_THR_STATISTICS_DURATION_CNTR_THR_BMSK                                 0xffffffff
#define HWIO_QM_TPDM_BC_STATISTICS_DURATION_CNTR_THR_STATISTICS_DURATION_CNTR_THR_SHFT                                        0x0

#define HWIO_QM_TPDM_BC_STATISTICS_DURATION_CNTR_READBACK_ADDR                                                         (QM_REG_BASE      + 0x00001af8)
#define HWIO_QM_TPDM_BC_STATISTICS_DURATION_CNTR_READBACK_RMSK                                                         0xffffffff
#define HWIO_QM_TPDM_BC_STATISTICS_DURATION_CNTR_READBACK_IN          \
        in_dword_masked(HWIO_QM_TPDM_BC_STATISTICS_DURATION_CNTR_READBACK_ADDR, HWIO_QM_TPDM_BC_STATISTICS_DURATION_CNTR_READBACK_RMSK)
#define HWIO_QM_TPDM_BC_STATISTICS_DURATION_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_TPDM_BC_STATISTICS_DURATION_CNTR_READBACK_ADDR, m)
#define HWIO_QM_TPDM_BC_STATISTICS_DURATION_CNTR_READBACK_STATISTICS_DURATION_CNTR_READBACK_BMSK                       0xffffffff
#define HWIO_QM_TPDM_BC_STATISTICS_DURATION_CNTR_READBACK_STATISTICS_DURATION_CNTR_READBACK_SHFT                              0x0

#define HWIO_QM_TPDM_BC_STATISTICS_DURATION_STATUS_ADDR                                                                (QM_REG_BASE      + 0x00001afc)
#define HWIO_QM_TPDM_BC_STATISTICS_DURATION_STATUS_RMSK                                                                       0x3
#define HWIO_QM_TPDM_BC_STATISTICS_DURATION_STATUS_IN          \
        in_dword_masked(HWIO_QM_TPDM_BC_STATISTICS_DURATION_STATUS_ADDR, HWIO_QM_TPDM_BC_STATISTICS_DURATION_STATUS_RMSK)
#define HWIO_QM_TPDM_BC_STATISTICS_DURATION_STATUS_INM(m)      \
        in_dword_masked(HWIO_QM_TPDM_BC_STATISTICS_DURATION_STATUS_ADDR, m)
#define HWIO_QM_TPDM_BC_STATISTICS_DURATION_STATUS_STATISTICS_DURATION_CNTR_STURATED_BMSK                                     0x2
#define HWIO_QM_TPDM_BC_STATISTICS_DURATION_STATUS_STATISTICS_DURATION_CNTR_STURATED_SHFT                                     0x1
#define HWIO_QM_TPDM_BC_STATISTICS_DURATION_STATUS_STATISTICS_DURATION_CNTR_OVER_THR_BMSK                                     0x1
#define HWIO_QM_TPDM_BC_STATISTICS_DURATION_STATUS_STATISTICS_DURATION_CNTR_OVER_THR_SHFT                                     0x0

#define HWIO_QM_TPDM_BC_n_CNTR_READBACK_ADDR(n)                                                                        (QM_REG_BASE      + 0x00001b00 + 0x4 * (n))
#define HWIO_QM_TPDM_BC_n_CNTR_READBACK_RMSK                                                                           0xffffffff
#define HWIO_QM_TPDM_BC_n_CNTR_READBACK_MAXn                                                                                   31
#define HWIO_QM_TPDM_BC_n_CNTR_READBACK_INI(n)        \
        in_dword_masked(HWIO_QM_TPDM_BC_n_CNTR_READBACK_ADDR(n), HWIO_QM_TPDM_BC_n_CNTR_READBACK_RMSK)
#define HWIO_QM_TPDM_BC_n_CNTR_READBACK_INMI(n,mask)    \
        in_dword_masked(HWIO_QM_TPDM_BC_n_CNTR_READBACK_ADDR(n), mask)
#define HWIO_QM_TPDM_BC_n_CNTR_READBACK_CNTR_READBACK_BMSK                                                             0xffffffff
#define HWIO_QM_TPDM_BC_n_CNTR_READBACK_CNTR_READBACK_SHFT                                                                    0x0

#define HWIO_QM_DEBUG_BUS_CTLR_ADDR                                                                                    (QM_REG_BASE      + 0x00002008)
#define HWIO_QM_DEBUG_BUS_CTLR_RMSK                                                                                    0x80000f01
#define HWIO_QM_DEBUG_BUS_CTLR_IN          \
        in_dword_masked(HWIO_QM_DEBUG_BUS_CTLR_ADDR, HWIO_QM_DEBUG_BUS_CTLR_RMSK)
#define HWIO_QM_DEBUG_BUS_CTLR_INM(m)      \
        in_dword_masked(HWIO_QM_DEBUG_BUS_CTLR_ADDR, m)
#define HWIO_QM_DEBUG_BUS_CTLR_OUT(v)      \
        out_dword(HWIO_QM_DEBUG_BUS_CTLR_ADDR,v)
#define HWIO_QM_DEBUG_BUS_CTLR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_DEBUG_BUS_CTLR_ADDR,m,v,HWIO_QM_DEBUG_BUS_CTLR_IN)
#define HWIO_QM_DEBUG_BUS_CTLR_DEBUG_BUS_SIGNATURE_READBACK_BMSK                                                       0x80000000
#define HWIO_QM_DEBUG_BUS_CTLR_DEBUG_BUS_SIGNATURE_READBACK_SHFT                                                             0x1f
#define HWIO_QM_DEBUG_BUS_CTLR_QM_DEBUG_BUS_SEL_BMSK                                                                        0xf00
#define HWIO_QM_DEBUG_BUS_CTLR_QM_DEBUG_BUS_SEL_SHFT                                                                          0x8
#define HWIO_QM_DEBUG_BUS_CTLR_QM_DEBUG_BUS_EN_BMSK                                                                           0x1
#define HWIO_QM_DEBUG_BUS_CTLR_QM_DEBUG_BUS_EN_SHFT                                                                           0x0

#define HWIO_QM_DEBUG_BUS_SIGNATURE_ADDR                                                                               (QM_REG_BASE      + 0x0000200c)
#define HWIO_QM_DEBUG_BUS_SIGNATURE_RMSK                                                                                   0xffff
#define HWIO_QM_DEBUG_BUS_SIGNATURE_IN          \
        in_dword_masked(HWIO_QM_DEBUG_BUS_SIGNATURE_ADDR, HWIO_QM_DEBUG_BUS_SIGNATURE_RMSK)
#define HWIO_QM_DEBUG_BUS_SIGNATURE_INM(m)      \
        in_dword_masked(HWIO_QM_DEBUG_BUS_SIGNATURE_ADDR, m)
#define HWIO_QM_DEBUG_BUS_SIGNATURE_OUT(v)      \
        out_dword(HWIO_QM_DEBUG_BUS_SIGNATURE_ADDR,v)
#define HWIO_QM_DEBUG_BUS_SIGNATURE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_DEBUG_BUS_SIGNATURE_ADDR,m,v,HWIO_QM_DEBUG_BUS_SIGNATURE_IN)
#define HWIO_QM_DEBUG_BUS_SIGNATURE_DEBUG_BUS_SIGNATURE_BMSK                                                               0xffff
#define HWIO_QM_DEBUG_BUS_SIGNATURE_DEBUG_BUS_SIGNATURE_SHFT                                                                  0x0

#define HWIO_QM_DEBUG_BUS_READBACK_ADDR                                                                                (QM_REG_BASE      + 0x00002010)
#define HWIO_QM_DEBUG_BUS_READBACK_RMSK                                                                                0xffffffff
#define HWIO_QM_DEBUG_BUS_READBACK_IN          \
        in_dword_masked(HWIO_QM_DEBUG_BUS_READBACK_ADDR, HWIO_QM_DEBUG_BUS_READBACK_RMSK)
#define HWIO_QM_DEBUG_BUS_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_DEBUG_BUS_READBACK_ADDR, m)
#define HWIO_QM_DEBUG_BUS_READBACK_QM_DEBUG_BUS_READBACK_BMSK                                                          0xffffffff
#define HWIO_QM_DEBUG_BUS_READBACK_QM_DEBUG_BUS_READBACK_SHFT                                                                 0x0

#define HWIO_QM_TPDM_HWE_CTLR_ADDR                                                                                     (QM_REG_BASE      + 0x00002014)
#define HWIO_QM_TPDM_HWE_CTLR_RMSK                                                                                     0x80000000
#define HWIO_QM_TPDM_HWE_CTLR_IN          \
        in_dword_masked(HWIO_QM_TPDM_HWE_CTLR_ADDR, HWIO_QM_TPDM_HWE_CTLR_RMSK)
#define HWIO_QM_TPDM_HWE_CTLR_INM(m)      \
        in_dword_masked(HWIO_QM_TPDM_HWE_CTLR_ADDR, m)
#define HWIO_QM_TPDM_HWE_CTLR_OUT(v)      \
        out_dword(HWIO_QM_TPDM_HWE_CTLR_ADDR,v)
#define HWIO_QM_TPDM_HWE_CTLR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_TPDM_HWE_CTLR_ADDR,m,v,HWIO_QM_TPDM_HWE_CTLR_IN)
#define HWIO_QM_TPDM_HWE_CTLR_EN_BMSK                                                                                  0x80000000
#define HWIO_QM_TPDM_HWE_CTLR_EN_SHFT                                                                                        0x1f

#define HWIO_QM_HW_EVENTS_READBACK_ADDR                                                                                (QM_REG_BASE      + 0x00002018)
#define HWIO_QM_HW_EVENTS_READBACK_RMSK                                                                                0xffffffff
#define HWIO_QM_HW_EVENTS_READBACK_IN          \
        in_dword_masked(HWIO_QM_HW_EVENTS_READBACK_ADDR, HWIO_QM_HW_EVENTS_READBACK_RMSK)
#define HWIO_QM_HW_EVENTS_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_HW_EVENTS_READBACK_ADDR, m)
#define HWIO_QM_HW_EVENTS_READBACK_QM_HW_EVENTS_READBACK_BMSK                                                          0xffffffff
#define HWIO_QM_HW_EVENTS_READBACK_QM_HW_EVENTS_READBACK_SHFT                                                                 0x0

#define HWIO_QM_STM_MUX_SEL_n_ADDR(n)                                                                                  (QM_REG_BASE      + 0x00002020 + 0x4 * (n))
#define HWIO_QM_STM_MUX_SEL_n_RMSK                                                                                     0x80000007
#define HWIO_QM_STM_MUX_SEL_n_MAXn                                                                                             31
#define HWIO_QM_STM_MUX_SEL_n_INI(n)        \
        in_dword_masked(HWIO_QM_STM_MUX_SEL_n_ADDR(n), HWIO_QM_STM_MUX_SEL_n_RMSK)
#define HWIO_QM_STM_MUX_SEL_n_INMI(n,mask)    \
        in_dword_masked(HWIO_QM_STM_MUX_SEL_n_ADDR(n), mask)
#define HWIO_QM_STM_MUX_SEL_n_OUTI(n,val)    \
        out_dword(HWIO_QM_STM_MUX_SEL_n_ADDR(n),val)
#define HWIO_QM_STM_MUX_SEL_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QM_STM_MUX_SEL_n_ADDR(n),mask,val,HWIO_QM_STM_MUX_SEL_n_INI(n))
#define HWIO_QM_STM_MUX_SEL_n_EN_BMSK                                                                                  0x80000000
#define HWIO_QM_STM_MUX_SEL_n_EN_SHFT                                                                                        0x1f
#define HWIO_QM_STM_MUX_SEL_n_SEL_BMSK                                                                                        0x7
#define HWIO_QM_STM_MUX_SEL_n_SEL_SHFT                                                                                        0x0

#define HWIO_QM_DT_STATUS_ADDR                                                                                         (QM_REG_BASE      + 0x00002200)
#define HWIO_QM_DT_STATUS_RMSK                                                                                                0x7
#define HWIO_QM_DT_STATUS_IN          \
        in_dword_masked(HWIO_QM_DT_STATUS_ADDR, HWIO_QM_DT_STATUS_RMSK)
#define HWIO_QM_DT_STATUS_INM(m)      \
        in_dword_masked(HWIO_QM_DT_STATUS_ADDR, m)
#define HWIO_QM_DT_STATUS_DT_POST_STALL_ACTIVE_READBACK_BMSK                                                                  0x4
#define HWIO_QM_DT_STATUS_DT_POST_STALL_ACTIVE_READBACK_SHFT                                                                  0x2
#define HWIO_QM_DT_STATUS_DT_PRE_STALL_ACTIVE_READBACK_BMSK                                                                   0x2
#define HWIO_QM_DT_STATUS_DT_PRE_STALL_ACTIVE_READBACK_SHFT                                                                   0x1
#define HWIO_QM_DT_STATUS_DT_ACK_BYPASS_EN_READBACK_BMSK                                                                      0x1
#define HWIO_QM_DT_STATUS_DT_ACK_BYPASS_EN_READBACK_SHFT                                                                      0x0

#define HWIO_QM_DT_PRE_STALL_CNTR_READBACK_ADDR                                                                        (QM_REG_BASE      + 0x00002204)
#define HWIO_QM_DT_PRE_STALL_CNTR_READBACK_RMSK                                                                           0xfffff
#define HWIO_QM_DT_PRE_STALL_CNTR_READBACK_IN          \
        in_dword_masked(HWIO_QM_DT_PRE_STALL_CNTR_READBACK_ADDR, HWIO_QM_DT_PRE_STALL_CNTR_READBACK_RMSK)
#define HWIO_QM_DT_PRE_STALL_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_DT_PRE_STALL_CNTR_READBACK_ADDR, m)
#define HWIO_QM_DT_PRE_STALL_CNTR_READBACK_DT_PRE_STALL_CNTR_READBACK_BMSK                                                0xfffff
#define HWIO_QM_DT_PRE_STALL_CNTR_READBACK_DT_PRE_STALL_CNTR_READBACK_SHFT                                                    0x0

#define HWIO_QM_DT_POST_STALL_CNTR_READBACK_ADDR                                                                       (QM_REG_BASE      + 0x00002208)
#define HWIO_QM_DT_POST_STALL_CNTR_READBACK_RMSK                                                                          0xfffff
#define HWIO_QM_DT_POST_STALL_CNTR_READBACK_IN          \
        in_dword_masked(HWIO_QM_DT_POST_STALL_CNTR_READBACK_ADDR, HWIO_QM_DT_POST_STALL_CNTR_READBACK_RMSK)
#define HWIO_QM_DT_POST_STALL_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_DT_POST_STALL_CNTR_READBACK_ADDR, m)
#define HWIO_QM_DT_POST_STALL_CNTR_READBACK_DT_POST_STALL_CNTR_READBACK_BMSK                                              0xfffff
#define HWIO_QM_DT_POST_STALL_CNTR_READBACK_DT_POST_STALL_CNTR_READBACK_SHFT                                                  0x0

#define HWIO_QM_OBS_DBG_ATB_CNTRL_ADDR                                                                                 (QM_REG_BASE      + 0x00003000)
#define HWIO_QM_OBS_DBG_ATB_CNTRL_RMSK                                                                                        0x1
#define HWIO_QM_OBS_DBG_ATB_CNTRL_IN          \
        in_dword_masked(HWIO_QM_OBS_DBG_ATB_CNTRL_ADDR, HWIO_QM_OBS_DBG_ATB_CNTRL_RMSK)
#define HWIO_QM_OBS_DBG_ATB_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_OBS_DBG_ATB_CNTRL_ADDR, m)
#define HWIO_QM_OBS_DBG_ATB_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_OBS_DBG_ATB_CNTRL_ADDR,v)
#define HWIO_QM_OBS_DBG_ATB_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_OBS_DBG_ATB_CNTRL_ADDR,m,v,HWIO_QM_OBS_DBG_ATB_CNTRL_IN)
#define HWIO_QM_OBS_DBG_ATB_CNTRL_ATB_EN_BMSK                                                                                 0x1
#define HWIO_QM_OBS_DBG_ATB_CNTRL_ATB_EN_SHFT                                                                                 0x0

#define HWIO_QM_SECURE_SPARE_REGS_V2_ADDR                                                                              (QM_REG_BASE      + 0x00003004)
#define HWIO_QM_SECURE_SPARE_REGS_V2_RMSK                                                                              0xffffffff
#define HWIO_QM_SECURE_SPARE_REGS_V2_IN          \
        in_dword_masked(HWIO_QM_SECURE_SPARE_REGS_V2_ADDR, HWIO_QM_SECURE_SPARE_REGS_V2_RMSK)
#define HWIO_QM_SECURE_SPARE_REGS_V2_INM(m)      \
        in_dword_masked(HWIO_QM_SECURE_SPARE_REGS_V2_ADDR, m)
#define HWIO_QM_SECURE_SPARE_REGS_V2_OUT(v)      \
        out_dword(HWIO_QM_SECURE_SPARE_REGS_V2_ADDR,v)
#define HWIO_QM_SECURE_SPARE_REGS_V2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_SECURE_SPARE_REGS_V2_ADDR,m,v,HWIO_QM_SECURE_SPARE_REGS_V2_IN)
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_31_BMSK                                                             0x80000000
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_31_SHFT                                                                   0x1f
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_30_BMSK                                                             0x40000000
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_30_SHFT                                                                   0x1e
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_29_BMSK                                                             0x20000000
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_29_SHFT                                                                   0x1d
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_28_BMSK                                                             0x10000000
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_28_SHFT                                                                   0x1c
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_27_BMSK                                                              0x8000000
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_27_SHFT                                                                   0x1b
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_26_BMSK                                                              0x4000000
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_26_SHFT                                                                   0x1a
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_25_BMSK                                                              0x2000000
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_25_SHFT                                                                   0x19
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_24_BMSK                                                              0x1000000
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_24_SHFT                                                                   0x18
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_23_BMSK                                                               0x800000
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_23_SHFT                                                                   0x17
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_22_BMSK                                                               0x400000
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_22_SHFT                                                                   0x16
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_21_BMSK                                                               0x200000
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_21_SHFT                                                                   0x15
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_20_BMSK                                                               0x100000
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_20_SHFT                                                                   0x14
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_19_BMSK                                                                0x80000
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_19_SHFT                                                                   0x13
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_18_BMSK                                                                0x40000
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_18_SHFT                                                                   0x12
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_17_BMSK                                                                0x20000
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_17_SHFT                                                                   0x11
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_16_BMSK                                                                0x10000
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_16_SHFT                                                                   0x10
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_15_BMSK                                                                 0x8000
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_15_SHFT                                                                    0xf
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_14_BMSK                                                                 0x4000
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_14_SHFT                                                                    0xe
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_13_BMSK                                                                 0x2000
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_13_SHFT                                                                    0xd
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_12_BMSK                                                                 0x1000
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_12_SHFT                                                                    0xc
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_11_BMSK                                                                  0x800
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_11_SHFT                                                                    0xb
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_10_BMSK                                                                  0x400
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_10_SHFT                                                                    0xa
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_9_BMSK                                                                   0x200
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_9_SHFT                                                                     0x9
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_8_BMSK                                                                   0x100
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_8_SHFT                                                                     0x8
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_7_BMSK                                                                    0x80
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_7_SHFT                                                                     0x7
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_6_BMSK                                                                    0x40
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_6_SHFT                                                                     0x6
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_5_BMSK                                                                    0x20
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_5_SHFT                                                                     0x5
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_4_BMSK                                                                    0x10
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_4_SHFT                                                                     0x4
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_3_BMSK                                                                     0x8
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_3_SHFT                                                                     0x3
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_2_BMSK                                                                     0x4
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_2_SHFT                                                                     0x2
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_1_BMSK                                                                     0x2
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_1_SHFT                                                                     0x1
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_0_BMSK                                                                     0x1
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_0_SHFT                                                                     0x0

/*----------------------------------------------------------------------------
 * MODULE: GCC_CLK_CTL_REG
 *--------------------------------------------------------------------------*/

#define GCC_CLK_CTL_REG_REG_BASE                                                                   (CLK_CTL_BASE      + 0x00000000)

#define HWIO_GCC_SYS_NOC_GC_AXI_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00004004)
#define HWIO_GCC_SYS_NOC_GC_AXI_CBCR_RMSK                                                          0x80000005
#define HWIO_GCC_SYS_NOC_GC_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_GC_AXI_CBCR_ADDR, HWIO_GCC_SYS_NOC_GC_AXI_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_GC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_GC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_GC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_GC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_GC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_GC_AXI_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_GC_AXI_CBCR_IN)
#define HWIO_GCC_SYS_NOC_GC_AXI_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_SYS_NOC_GC_AXI_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_SYS_NOC_GC_AXI_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_SYS_NOC_GC_AXI_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_SYS_NOC_GC_AXI_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_SYS_NOC_GC_AXI_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00004138)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_RMSK                                                             0x80000005
#define HWIO_GCC_SYS_NOC_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR, HWIO_GCC_SYS_NOC_AXI_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_AXI_CBCR_IN)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000413c)
#define HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_RMSK                                                       0x80000005
#define HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_ADDR, HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_IN)
#define HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00004140)
#define HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_RMSK                                                       0x80000005
#define HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_ADDR, HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_IN)
#define HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_SYS_NOC_EAST_AXI_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00004144)
#define HWIO_GCC_SYS_NOC_EAST_AXI_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_SYS_NOC_EAST_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_EAST_AXI_CBCR_ADDR, HWIO_GCC_SYS_NOC_EAST_AXI_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_EAST_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_EAST_AXI_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_EAST_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_EAST_AXI_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_EAST_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_EAST_AXI_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_EAST_AXI_CBCR_IN)
#define HWIO_GCC_SYS_NOC_EAST_AXI_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_SYS_NOC_EAST_AXI_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_SYS_NOC_EAST_AXI_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_SYS_NOC_EAST_AXI_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_SYS_NOC_EAST_AXI_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_SYS_NOC_EAST_AXI_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00004148)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_RMSK                                                    0x80000005
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_ADDR, HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_IN)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_ARES_BMSK                                                  0x4
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_ARES_SHFT                                                  0x2
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_SYS_NOC_CPUSS_AHB_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000414c)
#define HWIO_GCC_SYS_NOC_CPUSS_AHB_CBCR_RMSK                                                       0x80000004
#define HWIO_GCC_SYS_NOC_CPUSS_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_CPUSS_AHB_CBCR_ADDR, HWIO_GCC_SYS_NOC_CPUSS_AHB_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_CPUSS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_CPUSS_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_CPUSS_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_CPUSS_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_CPUSS_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_CPUSS_AHB_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_CPUSS_AHB_CBCR_IN)
#define HWIO_GCC_SYS_NOC_CPUSS_AHB_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_SYS_NOC_CPUSS_AHB_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_SYS_NOC_CPUSS_AHB_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_SYS_NOC_CPUSS_AHB_CBCR_CLK_ARES_SHFT                                                     0x2

#define HWIO_GCC_SYS_NOC_AHB_CFG_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00004150)
#define HWIO_GCC_SYS_NOC_AHB_CFG_CBCR_RMSK                                                         0x80000007
#define HWIO_GCC_SYS_NOC_AHB_CFG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_AHB_CFG_CBCR_ADDR, HWIO_GCC_SYS_NOC_AHB_CFG_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_AHB_CFG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_AHB_CFG_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_AHB_CFG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_AHB_CFG_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_AHB_CFG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_AHB_CFG_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_AHB_CFG_CBCR_IN)
#define HWIO_GCC_SYS_NOC_AHB_CFG_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_SYS_NOC_AHB_CFG_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_SYS_NOC_AHB_CFG_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_SYS_NOC_AHB_CFG_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_SYS_NOC_AHB_CFG_CBCR_HW_CTL_BMSK                                                         0x2
#define HWIO_GCC_SYS_NOC_AHB_CFG_CBCR_HW_CTL_SHFT                                                         0x1
#define HWIO_GCC_SYS_NOC_AHB_CFG_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_SYS_NOC_AHB_CFG_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_SYS_NOC_AT_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00004154)
#define HWIO_GCC_SYS_NOC_AT_CBCR_RMSK                                                              0x80000005
#define HWIO_GCC_SYS_NOC_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_AT_CBCR_ADDR, HWIO_GCC_SYS_NOC_AT_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_AT_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_AT_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_AT_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_AT_CBCR_IN)
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_SYS_NOC_MONAQ_AXI_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00004288)
#define HWIO_GCC_SYS_NOC_MONAQ_AXI_CBCR_RMSK                                                       0x80000005
#define HWIO_GCC_SYS_NOC_MONAQ_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_MONAQ_AXI_CBCR_ADDR, HWIO_GCC_SYS_NOC_MONAQ_AXI_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_MONAQ_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_MONAQ_AXI_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_MONAQ_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_MONAQ_AXI_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_MONAQ_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_MONAQ_AXI_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_MONAQ_AXI_CBCR_IN)
#define HWIO_GCC_SYS_NOC_MONAQ_AXI_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_SYS_NOC_MONAQ_AXI_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_SYS_NOC_MONAQ_AXI_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_SYS_NOC_MONAQ_AXI_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_SYS_NOC_MONAQ_AXI_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_SYS_NOC_MONAQ_AXI_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0000429c)
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CBCR_RMSK                                                      0x80000005
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_QOSGEN_EXTREF_CBCR_ADDR, HWIO_GCC_SNOC_QOSGEN_EXTREF_CBCR_RMSK)
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_QOSGEN_EXTREF_CBCR_ADDR, m)
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_QOSGEN_EXTREF_CBCR_ADDR,v)
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_QOSGEN_EXTREF_CBCR_ADDR,m,v,HWIO_GCC_SNOC_QOSGEN_EXTREF_CBCR_IN)
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CBCR_CLK_ARES_BMSK                                                    0x4
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CBCR_CLK_ARES_SHFT                                                    0x2
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_SYS_NOC_SF_AXI_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x000042a0)
#define HWIO_GCC_SYS_NOC_SF_AXI_CBCR_RMSK                                                          0x80000005
#define HWIO_GCC_SYS_NOC_SF_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_SF_AXI_CBCR_ADDR, HWIO_GCC_SYS_NOC_SF_AXI_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_SF_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_SF_AXI_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_SF_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_SF_AXI_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_SF_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_SF_AXI_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_SF_AXI_CBCR_IN)
#define HWIO_GCC_SYS_NOC_SF_AXI_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_SYS_NOC_SF_AXI_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_SYS_NOC_SF_AXI_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_SYS_NOC_SF_AXI_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_SYS_NOC_SF_AXI_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_SYS_NOC_SF_AXI_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_CNOC_PERIPH_SOUTH_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00005004)
#define HWIO_GCC_CNOC_PERIPH_SOUTH_CBCR_RMSK                                                       0x80000005
#define HWIO_GCC_CNOC_PERIPH_SOUTH_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_PERIPH_SOUTH_CBCR_ADDR, HWIO_GCC_CNOC_PERIPH_SOUTH_CBCR_RMSK)
#define HWIO_GCC_CNOC_PERIPH_SOUTH_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_PERIPH_SOUTH_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_PERIPH_SOUTH_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_PERIPH_SOUTH_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_PERIPH_SOUTH_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_PERIPH_SOUTH_CBCR_ADDR,m,v,HWIO_GCC_CNOC_PERIPH_SOUTH_CBCR_IN)
#define HWIO_GCC_CNOC_PERIPH_SOUTH_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_CNOC_PERIPH_SOUTH_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_CNOC_PERIPH_SOUTH_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_CNOC_PERIPH_SOUTH_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_CNOC_PERIPH_SOUTH_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_CNOC_PERIPH_SOUTH_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_CNOC_PERIPH_NORTH_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00005008)
#define HWIO_GCC_CNOC_PERIPH_NORTH_CBCR_RMSK                                                       0x80000005
#define HWIO_GCC_CNOC_PERIPH_NORTH_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_PERIPH_NORTH_CBCR_ADDR, HWIO_GCC_CNOC_PERIPH_NORTH_CBCR_RMSK)
#define HWIO_GCC_CNOC_PERIPH_NORTH_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_PERIPH_NORTH_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_PERIPH_NORTH_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_PERIPH_NORTH_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_PERIPH_NORTH_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_PERIPH_NORTH_CBCR_ADDR,m,v,HWIO_GCC_CNOC_PERIPH_NORTH_CBCR_IN)
#define HWIO_GCC_CNOC_PERIPH_NORTH_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_CNOC_PERIPH_NORTH_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_CNOC_PERIPH_NORTH_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_CNOC_PERIPH_NORTH_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_CNOC_PERIPH_NORTH_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_CNOC_PERIPH_NORTH_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_CNOC_PERIPH_EAST_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0000500c)
#define HWIO_GCC_CNOC_PERIPH_EAST_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_CNOC_PERIPH_EAST_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_PERIPH_EAST_CBCR_ADDR, HWIO_GCC_CNOC_PERIPH_EAST_CBCR_RMSK)
#define HWIO_GCC_CNOC_PERIPH_EAST_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_PERIPH_EAST_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_PERIPH_EAST_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_PERIPH_EAST_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_PERIPH_EAST_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_PERIPH_EAST_CBCR_ADDR,m,v,HWIO_GCC_CNOC_PERIPH_EAST_CBCR_IN)
#define HWIO_GCC_CNOC_PERIPH_EAST_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_CNOC_PERIPH_EAST_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_CNOC_PERIPH_EAST_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_CNOC_PERIPH_EAST_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_CNOC_PERIPH_EAST_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_CNOC_PERIPH_EAST_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_CFG_NOC_AHB_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00005010)
#define HWIO_GCC_CFG_NOC_AHB_CBCR_RMSK                                                             0x80000005
#define HWIO_GCC_CFG_NOC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CFG_NOC_AHB_CBCR_ADDR, HWIO_GCC_CFG_NOC_AHB_CBCR_RMSK)
#define HWIO_GCC_CFG_NOC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_AHB_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_AHB_CBCR_IN)
#define HWIO_GCC_CFG_NOC_AHB_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_CFG_NOC_AHB_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_CFG_NOC_AHB_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_CFG_NOC_AHB_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_CFG_NOC_AHB_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_CFG_NOC_AHB_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_CFG_NOC_WEST_AHB_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00005014)
#define HWIO_GCC_CFG_NOC_WEST_AHB_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_CFG_NOC_WEST_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CFG_NOC_WEST_AHB_CBCR_ADDR, HWIO_GCC_CFG_NOC_WEST_AHB_CBCR_RMSK)
#define HWIO_GCC_CFG_NOC_WEST_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_WEST_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_WEST_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_WEST_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_WEST_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_WEST_AHB_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_WEST_AHB_CBCR_IN)
#define HWIO_GCC_CFG_NOC_WEST_AHB_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_CFG_NOC_WEST_AHB_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_CFG_NOC_WEST_AHB_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_CFG_NOC_WEST_AHB_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_CFG_NOC_WEST_AHB_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_CFG_NOC_WEST_AHB_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00005018)
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_RMSK                                                       0x80000005
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_ADDR, HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_RMSK)
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_IN)
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_CFG_NOC_EAST_AHB_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0000501c)
#define HWIO_GCC_CFG_NOC_EAST_AHB_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_CFG_NOC_EAST_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CFG_NOC_EAST_AHB_CBCR_ADDR, HWIO_GCC_CFG_NOC_EAST_AHB_CBCR_RMSK)
#define HWIO_GCC_CFG_NOC_EAST_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_EAST_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_EAST_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_EAST_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_EAST_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_EAST_AHB_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_EAST_AHB_CBCR_IN)
#define HWIO_GCC_CFG_NOC_EAST_AHB_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_CFG_NOC_EAST_AHB_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_CFG_NOC_EAST_AHB_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_CFG_NOC_EAST_AHB_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_CFG_NOC_EAST_AHB_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_CFG_NOC_EAST_AHB_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00005020)
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_RMSK                                                       0x80000005
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_ADDR, HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_RMSK)
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_IN)
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_CFG_NOC_MONAQ_AHB_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00005024)
#define HWIO_GCC_CFG_NOC_MONAQ_AHB_CBCR_RMSK                                                       0x80000005
#define HWIO_GCC_CFG_NOC_MONAQ_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CFG_NOC_MONAQ_AHB_CBCR_ADDR, HWIO_GCC_CFG_NOC_MONAQ_AHB_CBCR_RMSK)
#define HWIO_GCC_CFG_NOC_MONAQ_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_MONAQ_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_MONAQ_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_MONAQ_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_MONAQ_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_MONAQ_AHB_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_MONAQ_AHB_CBCR_IN)
#define HWIO_GCC_CFG_NOC_MONAQ_AHB_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_CFG_NOC_MONAQ_AHB_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_CFG_NOC_MONAQ_AHB_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_CFG_NOC_MONAQ_AHB_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_CFG_NOC_MONAQ_AHB_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_CFG_NOC_MONAQ_AHB_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_CFG_NOC_MMNOC_AHB_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00005028)
#define HWIO_GCC_CFG_NOC_MMNOC_AHB_CBCR_RMSK                                                       0x80000005
#define HWIO_GCC_CFG_NOC_MMNOC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CFG_NOC_MMNOC_AHB_CBCR_ADDR, HWIO_GCC_CFG_NOC_MMNOC_AHB_CBCR_RMSK)
#define HWIO_GCC_CFG_NOC_MMNOC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_MMNOC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_MMNOC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_MMNOC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_MMNOC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_MMNOC_AHB_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_MMNOC_AHB_CBCR_IN)
#define HWIO_GCC_CFG_NOC_MMNOC_AHB_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_CFG_NOC_MMNOC_AHB_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_CFG_NOC_MMNOC_AHB_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_CFG_NOC_MMNOC_AHB_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_CFG_NOC_MMNOC_AHB_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_CFG_NOC_MMNOC_AHB_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_CFG_NOC_USB3_PRIM_AXI_CBCR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0000502c)
#define HWIO_GCC_CFG_NOC_USB3_PRIM_AXI_CBCR_RMSK                                                   0x80000005
#define HWIO_GCC_CFG_NOC_USB3_PRIM_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CFG_NOC_USB3_PRIM_AXI_CBCR_ADDR, HWIO_GCC_CFG_NOC_USB3_PRIM_AXI_CBCR_RMSK)
#define HWIO_GCC_CFG_NOC_USB3_PRIM_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_USB3_PRIM_AXI_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_USB3_PRIM_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_USB3_PRIM_AXI_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_USB3_PRIM_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_USB3_PRIM_AXI_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_USB3_PRIM_AXI_CBCR_IN)
#define HWIO_GCC_CFG_NOC_USB3_PRIM_AXI_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_GCC_CFG_NOC_USB3_PRIM_AXI_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_GCC_CFG_NOC_USB3_PRIM_AXI_CBCR_CLK_ARES_BMSK                                                 0x4
#define HWIO_GCC_CFG_NOC_USB3_PRIM_AXI_CBCR_CLK_ARES_SHFT                                                 0x2
#define HWIO_GCC_CFG_NOC_USB3_PRIM_AXI_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_CFG_NOC_USB3_PRIM_AXI_CBCR_CLK_ENABLE_SHFT                                               0x0

#define HWIO_GCC_NOC_WEST_DCD_XO_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00005034)
#define HWIO_GCC_NOC_WEST_DCD_XO_CBCR_RMSK                                                         0x80000005
#define HWIO_GCC_NOC_WEST_DCD_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_NOC_WEST_DCD_XO_CBCR_ADDR, HWIO_GCC_NOC_WEST_DCD_XO_CBCR_RMSK)
#define HWIO_GCC_NOC_WEST_DCD_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_NOC_WEST_DCD_XO_CBCR_ADDR, m)
#define HWIO_GCC_NOC_WEST_DCD_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_NOC_WEST_DCD_XO_CBCR_ADDR,v)
#define HWIO_GCC_NOC_WEST_DCD_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_NOC_WEST_DCD_XO_CBCR_ADDR,m,v,HWIO_GCC_NOC_WEST_DCD_XO_CBCR_IN)
#define HWIO_GCC_NOC_WEST_DCD_XO_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_NOC_WEST_DCD_XO_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_NOC_WEST_DCD_XO_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_NOC_WEST_DCD_XO_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_NOC_WEST_DCD_XO_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_NOC_WEST_DCD_XO_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_NOC_NORTH_DCD_XO_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00005038)
#define HWIO_GCC_NOC_NORTH_DCD_XO_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_NOC_NORTH_DCD_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_NOC_NORTH_DCD_XO_CBCR_ADDR, HWIO_GCC_NOC_NORTH_DCD_XO_CBCR_RMSK)
#define HWIO_GCC_NOC_NORTH_DCD_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_NOC_NORTH_DCD_XO_CBCR_ADDR, m)
#define HWIO_GCC_NOC_NORTH_DCD_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_NOC_NORTH_DCD_XO_CBCR_ADDR,v)
#define HWIO_GCC_NOC_NORTH_DCD_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_NOC_NORTH_DCD_XO_CBCR_ADDR,m,v,HWIO_GCC_NOC_NORTH_DCD_XO_CBCR_IN)
#define HWIO_GCC_NOC_NORTH_DCD_XO_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_NOC_NORTH_DCD_XO_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_NOC_NORTH_DCD_XO_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_NOC_NORTH_DCD_XO_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_NOC_NORTH_DCD_XO_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_NOC_NORTH_DCD_XO_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_NOC_SOUTH_DCD_XO_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0000503c)
#define HWIO_GCC_NOC_SOUTH_DCD_XO_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_NOC_SOUTH_DCD_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_NOC_SOUTH_DCD_XO_CBCR_ADDR, HWIO_GCC_NOC_SOUTH_DCD_XO_CBCR_RMSK)
#define HWIO_GCC_NOC_SOUTH_DCD_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_NOC_SOUTH_DCD_XO_CBCR_ADDR, m)
#define HWIO_GCC_NOC_SOUTH_DCD_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_NOC_SOUTH_DCD_XO_CBCR_ADDR,v)
#define HWIO_GCC_NOC_SOUTH_DCD_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_NOC_SOUTH_DCD_XO_CBCR_ADDR,m,v,HWIO_GCC_NOC_SOUTH_DCD_XO_CBCR_IN)
#define HWIO_GCC_NOC_SOUTH_DCD_XO_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_NOC_SOUTH_DCD_XO_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_NOC_SOUTH_DCD_XO_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_NOC_SOUTH_DCD_XO_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_NOC_SOUTH_DCD_XO_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_NOC_SOUTH_DCD_XO_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_NOC_EAST_DCD_XO_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00005040)
#define HWIO_GCC_NOC_EAST_DCD_XO_CBCR_RMSK                                                         0x80000005
#define HWIO_GCC_NOC_EAST_DCD_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_NOC_EAST_DCD_XO_CBCR_ADDR, HWIO_GCC_NOC_EAST_DCD_XO_CBCR_RMSK)
#define HWIO_GCC_NOC_EAST_DCD_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_NOC_EAST_DCD_XO_CBCR_ADDR, m)
#define HWIO_GCC_NOC_EAST_DCD_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_NOC_EAST_DCD_XO_CBCR_ADDR,v)
#define HWIO_GCC_NOC_EAST_DCD_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_NOC_EAST_DCD_XO_CBCR_ADDR,m,v,HWIO_GCC_NOC_EAST_DCD_XO_CBCR_IN)
#define HWIO_GCC_NOC_EAST_DCD_XO_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_NOC_EAST_DCD_XO_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_NOC_EAST_DCD_XO_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_NOC_EAST_DCD_XO_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_NOC_EAST_DCD_XO_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_NOC_EAST_DCD_XO_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_NOC_CENTER_DCD_XO_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00005044)
#define HWIO_GCC_NOC_CENTER_DCD_XO_CBCR_RMSK                                                       0x80000005
#define HWIO_GCC_NOC_CENTER_DCD_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_NOC_CENTER_DCD_XO_CBCR_ADDR, HWIO_GCC_NOC_CENTER_DCD_XO_CBCR_RMSK)
#define HWIO_GCC_NOC_CENTER_DCD_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_NOC_CENTER_DCD_XO_CBCR_ADDR, m)
#define HWIO_GCC_NOC_CENTER_DCD_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_NOC_CENTER_DCD_XO_CBCR_ADDR,v)
#define HWIO_GCC_NOC_CENTER_DCD_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_NOC_CENTER_DCD_XO_CBCR_ADDR,m,v,HWIO_GCC_NOC_CENTER_DCD_XO_CBCR_IN)
#define HWIO_GCC_NOC_CENTER_DCD_XO_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_NOC_CENTER_DCD_XO_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_NOC_CENTER_DCD_XO_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_NOC_CENTER_DCD_XO_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_NOC_CENTER_DCD_XO_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_NOC_CENTER_DCD_XO_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_NOC_MONAQ_DCD_XO_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00005048)
#define HWIO_GCC_NOC_MONAQ_DCD_XO_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_NOC_MONAQ_DCD_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_NOC_MONAQ_DCD_XO_CBCR_ADDR, HWIO_GCC_NOC_MONAQ_DCD_XO_CBCR_RMSK)
#define HWIO_GCC_NOC_MONAQ_DCD_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_NOC_MONAQ_DCD_XO_CBCR_ADDR, m)
#define HWIO_GCC_NOC_MONAQ_DCD_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_NOC_MONAQ_DCD_XO_CBCR_ADDR,v)
#define HWIO_GCC_NOC_MONAQ_DCD_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_NOC_MONAQ_DCD_XO_CBCR_ADDR,m,v,HWIO_GCC_NOC_MONAQ_DCD_XO_CBCR_IN)
#define HWIO_GCC_NOC_MONAQ_DCD_XO_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_NOC_MONAQ_DCD_XO_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_NOC_MONAQ_DCD_XO_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_NOC_MONAQ_DCD_XO_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_NOC_MONAQ_DCD_XO_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_NOC_MONAQ_DCD_XO_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000504c)
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_RMSK                                                       0x80000005
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_ADDR, HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_RMSK)
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_IN)
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_AGGRE_CNOC_PERIPH_EAST_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x000052c4)
#define HWIO_GCC_AGGRE_CNOC_PERIPH_EAST_CBCR_RMSK                                                  0x80000005
#define HWIO_GCC_AGGRE_CNOC_PERIPH_EAST_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE_CNOC_PERIPH_EAST_CBCR_ADDR, HWIO_GCC_AGGRE_CNOC_PERIPH_EAST_CBCR_RMSK)
#define HWIO_GCC_AGGRE_CNOC_PERIPH_EAST_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE_CNOC_PERIPH_EAST_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE_CNOC_PERIPH_EAST_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE_CNOC_PERIPH_EAST_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE_CNOC_PERIPH_EAST_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE_CNOC_PERIPH_EAST_CBCR_ADDR,m,v,HWIO_GCC_AGGRE_CNOC_PERIPH_EAST_CBCR_IN)
#define HWIO_GCC_AGGRE_CNOC_PERIPH_EAST_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_AGGRE_CNOC_PERIPH_EAST_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_AGGRE_CNOC_PERIPH_EAST_CBCR_CLK_ARES_BMSK                                                0x4
#define HWIO_GCC_AGGRE_CNOC_PERIPH_EAST_CBCR_CLK_ARES_SHFT                                                0x2
#define HWIO_GCC_AGGRE_CNOC_PERIPH_EAST_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_AGGRE_CNOC_PERIPH_EAST_CBCR_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_TIC_CFG_AHB_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0000e000)
#define HWIO_GCC_TIC_CFG_AHB_CBCR_RMSK                                                             0x80007ff5
#define HWIO_GCC_TIC_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TIC_CFG_AHB_CBCR_ADDR, HWIO_GCC_TIC_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_TIC_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TIC_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_TIC_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TIC_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_TIC_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TIC_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_TIC_CFG_AHB_CBCR_IN)
#define HWIO_GCC_TIC_CFG_AHB_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_TIC_CFG_AHB_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_TIC_CFG_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                               0x4000
#define HWIO_GCC_TIC_CFG_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                  0xe
#define HWIO_GCC_TIC_CFG_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                             0x2000
#define HWIO_GCC_TIC_CFG_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                0xd
#define HWIO_GCC_TIC_CFG_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                            0x1000
#define HWIO_GCC_TIC_CFG_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                               0xc
#define HWIO_GCC_TIC_CFG_AHB_CBCR_WAKEUP_BMSK                                                           0xf00
#define HWIO_GCC_TIC_CFG_AHB_CBCR_WAKEUP_SHFT                                                             0x8
#define HWIO_GCC_TIC_CFG_AHB_CBCR_SLEEP_BMSK                                                             0xf0
#define HWIO_GCC_TIC_CFG_AHB_CBCR_SLEEP_SHFT                                                              0x4
#define HWIO_GCC_TIC_CFG_AHB_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_TIC_CFG_AHB_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_TIC_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_TIC_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_IMEM_AXI_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00008004)
#define HWIO_GCC_IMEM_AXI_CBCR_RMSK                                                                0x80007ff4
#define HWIO_GCC_IMEM_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_IMEM_AXI_CBCR_ADDR, HWIO_GCC_IMEM_AXI_CBCR_RMSK)
#define HWIO_GCC_IMEM_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IMEM_AXI_CBCR_ADDR, m)
#define HWIO_GCC_IMEM_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_IMEM_AXI_CBCR_ADDR,v)
#define HWIO_GCC_IMEM_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IMEM_AXI_CBCR_ADDR,m,v,HWIO_GCC_IMEM_AXI_CBCR_IN)
#define HWIO_GCC_IMEM_AXI_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_IMEM_AXI_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                                  0x4000
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                                     0xe
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                0x2000
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                   0xd
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                               0x1000
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                  0xc
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_BMSK                                                              0xf00
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_SHFT                                                                0x8
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_BMSK                                                                0xf0
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_SHFT                                                                 0x4
#define HWIO_GCC_IMEM_AXI_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_IMEM_AXI_CBCR_CLK_ARES_SHFT                                                              0x2

#define HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00008008)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_RMSK                                                            0x80000005
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR, HWIO_GCC_IMEM_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_IMEM_CFG_AHB_CBCR_IN)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_SYS_NOC_SF_TCU_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00083004)
#define HWIO_GCC_SYS_NOC_SF_TCU_CBCR_RMSK                                                          0x80000007
#define HWIO_GCC_SYS_NOC_SF_TCU_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_SF_TCU_CBCR_ADDR, HWIO_GCC_SYS_NOC_SF_TCU_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_SF_TCU_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_SF_TCU_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_SF_TCU_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_SF_TCU_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_SF_TCU_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_SF_TCU_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_SF_TCU_CBCR_IN)
#define HWIO_GCC_SYS_NOC_SF_TCU_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_SYS_NOC_SF_TCU_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_SYS_NOC_SF_TCU_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_SYS_NOC_SF_TCU_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_SYS_NOC_SF_TCU_CBCR_HW_CTL_BMSK                                                          0x2
#define HWIO_GCC_SYS_NOC_SF_TCU_CBCR_HW_CTL_SHFT                                                          0x1
#define HWIO_GCC_SYS_NOC_SF_TCU_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_SYS_NOC_SF_TCU_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_MMU_TCU_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00083008)
#define HWIO_GCC_MMU_TCU_CBCR_RMSK                                                                 0x80007ff5
#define HWIO_GCC_MMU_TCU_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MMU_TCU_CBCR_ADDR, HWIO_GCC_MMU_TCU_CBCR_RMSK)
#define HWIO_GCC_MMU_TCU_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMU_TCU_CBCR_ADDR, m)
#define HWIO_GCC_MMU_TCU_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MMU_TCU_CBCR_ADDR,v)
#define HWIO_GCC_MMU_TCU_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMU_TCU_CBCR_ADDR,m,v,HWIO_GCC_MMU_TCU_CBCR_IN)
#define HWIO_GCC_MMU_TCU_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_MMU_TCU_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_MMU_TCU_CBCR_FORCE_MEM_CORE_ON_BMSK                                                   0x4000
#define HWIO_GCC_MMU_TCU_CBCR_FORCE_MEM_CORE_ON_SHFT                                                      0xe
#define HWIO_GCC_MMU_TCU_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                 0x2000
#define HWIO_GCC_MMU_TCU_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                    0xd
#define HWIO_GCC_MMU_TCU_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                0x1000
#define HWIO_GCC_MMU_TCU_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                   0xc
#define HWIO_GCC_MMU_TCU_CBCR_WAKEUP_BMSK                                                               0xf00
#define HWIO_GCC_MMU_TCU_CBCR_WAKEUP_SHFT                                                                 0x8
#define HWIO_GCC_MMU_TCU_CBCR_SLEEP_BMSK                                                                 0xf0
#define HWIO_GCC_MMU_TCU_CBCR_SLEEP_SHFT                                                                  0x4
#define HWIO_GCC_MMU_TCU_CBCR_CLK_ARES_BMSK                                                               0x4
#define HWIO_GCC_MMU_TCU_CBCR_CLK_ARES_SHFT                                                               0x2
#define HWIO_GCC_MMU_TCU_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_MMU_TCU_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_AGGRE_NOC_AUDIO_TBU_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0009000c)
#define HWIO_GCC_AGGRE_NOC_AUDIO_TBU_CBCR_RMSK                                                     0x80007ff5
#define HWIO_GCC_AGGRE_NOC_AUDIO_TBU_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE_NOC_AUDIO_TBU_CBCR_ADDR, HWIO_GCC_AGGRE_NOC_AUDIO_TBU_CBCR_RMSK)
#define HWIO_GCC_AGGRE_NOC_AUDIO_TBU_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE_NOC_AUDIO_TBU_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE_NOC_AUDIO_TBU_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE_NOC_AUDIO_TBU_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE_NOC_AUDIO_TBU_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE_NOC_AUDIO_TBU_CBCR_ADDR,m,v,HWIO_GCC_AGGRE_NOC_AUDIO_TBU_CBCR_IN)
#define HWIO_GCC_AGGRE_NOC_AUDIO_TBU_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_AGGRE_NOC_AUDIO_TBU_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_AGGRE_NOC_AUDIO_TBU_CBCR_FORCE_MEM_CORE_ON_BMSK                                       0x4000
#define HWIO_GCC_AGGRE_NOC_AUDIO_TBU_CBCR_FORCE_MEM_CORE_ON_SHFT                                          0xe
#define HWIO_GCC_AGGRE_NOC_AUDIO_TBU_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                     0x2000
#define HWIO_GCC_AGGRE_NOC_AUDIO_TBU_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                        0xd
#define HWIO_GCC_AGGRE_NOC_AUDIO_TBU_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                    0x1000
#define HWIO_GCC_AGGRE_NOC_AUDIO_TBU_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                       0xc
#define HWIO_GCC_AGGRE_NOC_AUDIO_TBU_CBCR_WAKEUP_BMSK                                                   0xf00
#define HWIO_GCC_AGGRE_NOC_AUDIO_TBU_CBCR_WAKEUP_SHFT                                                     0x8
#define HWIO_GCC_AGGRE_NOC_AUDIO_TBU_CBCR_SLEEP_BMSK                                                     0xf0
#define HWIO_GCC_AGGRE_NOC_AUDIO_TBU_CBCR_SLEEP_SHFT                                                      0x4
#define HWIO_GCC_AGGRE_NOC_AUDIO_TBU_CBCR_CLK_ARES_BMSK                                                   0x4
#define HWIO_GCC_AGGRE_NOC_AUDIO_TBU_CBCR_CLK_ARES_SHFT                                                   0x2
#define HWIO_GCC_AGGRE_NOC_AUDIO_TBU_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_AGGRE_NOC_AUDIO_TBU_CBCR_CLK_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_AGGRE_NOC_TBU1_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0009001c)
#define HWIO_GCC_AGGRE_NOC_TBU1_CBCR_RMSK                                                          0x80007ff5
#define HWIO_GCC_AGGRE_NOC_TBU1_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE_NOC_TBU1_CBCR_ADDR, HWIO_GCC_AGGRE_NOC_TBU1_CBCR_RMSK)
#define HWIO_GCC_AGGRE_NOC_TBU1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE_NOC_TBU1_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE_NOC_TBU1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE_NOC_TBU1_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE_NOC_TBU1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE_NOC_TBU1_CBCR_ADDR,m,v,HWIO_GCC_AGGRE_NOC_TBU1_CBCR_IN)
#define HWIO_GCC_AGGRE_NOC_TBU1_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_AGGRE_NOC_TBU1_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_AGGRE_NOC_TBU1_CBCR_FORCE_MEM_CORE_ON_BMSK                                            0x4000
#define HWIO_GCC_AGGRE_NOC_TBU1_CBCR_FORCE_MEM_CORE_ON_SHFT                                               0xe
#define HWIO_GCC_AGGRE_NOC_TBU1_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                          0x2000
#define HWIO_GCC_AGGRE_NOC_TBU1_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                             0xd
#define HWIO_GCC_AGGRE_NOC_TBU1_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                         0x1000
#define HWIO_GCC_AGGRE_NOC_TBU1_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                            0xc
#define HWIO_GCC_AGGRE_NOC_TBU1_CBCR_WAKEUP_BMSK                                                        0xf00
#define HWIO_GCC_AGGRE_NOC_TBU1_CBCR_WAKEUP_SHFT                                                          0x8
#define HWIO_GCC_AGGRE_NOC_TBU1_CBCR_SLEEP_BMSK                                                          0xf0
#define HWIO_GCC_AGGRE_NOC_TBU1_CBCR_SLEEP_SHFT                                                           0x4
#define HWIO_GCC_AGGRE_NOC_TBU1_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_AGGRE_NOC_TBU1_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_AGGRE_NOC_TBU1_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_AGGRE_NOC_TBU1_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_AGGRE_NOC_TBU2_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00090024)
#define HWIO_GCC_AGGRE_NOC_TBU2_CBCR_RMSK                                                          0x80007ff5
#define HWIO_GCC_AGGRE_NOC_TBU2_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE_NOC_TBU2_CBCR_ADDR, HWIO_GCC_AGGRE_NOC_TBU2_CBCR_RMSK)
#define HWIO_GCC_AGGRE_NOC_TBU2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE_NOC_TBU2_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE_NOC_TBU2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE_NOC_TBU2_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE_NOC_TBU2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE_NOC_TBU2_CBCR_ADDR,m,v,HWIO_GCC_AGGRE_NOC_TBU2_CBCR_IN)
#define HWIO_GCC_AGGRE_NOC_TBU2_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_AGGRE_NOC_TBU2_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_AGGRE_NOC_TBU2_CBCR_FORCE_MEM_CORE_ON_BMSK                                            0x4000
#define HWIO_GCC_AGGRE_NOC_TBU2_CBCR_FORCE_MEM_CORE_ON_SHFT                                               0xe
#define HWIO_GCC_AGGRE_NOC_TBU2_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                          0x2000
#define HWIO_GCC_AGGRE_NOC_TBU2_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                             0xd
#define HWIO_GCC_AGGRE_NOC_TBU2_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                         0x1000
#define HWIO_GCC_AGGRE_NOC_TBU2_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                            0xc
#define HWIO_GCC_AGGRE_NOC_TBU2_CBCR_WAKEUP_BMSK                                                        0xf00
#define HWIO_GCC_AGGRE_NOC_TBU2_CBCR_WAKEUP_SHFT                                                          0x8
#define HWIO_GCC_AGGRE_NOC_TBU2_CBCR_SLEEP_BMSK                                                          0xf0
#define HWIO_GCC_AGGRE_NOC_TBU2_CBCR_SLEEP_SHFT                                                           0x4
#define HWIO_GCC_AGGRE_NOC_TBU2_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_AGGRE_NOC_TBU2_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_AGGRE_NOC_TBU2_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_AGGRE_NOC_TBU2_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_MMNOC_TBU_SF_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0000900c)
#define HWIO_GCC_MMNOC_TBU_SF_CBCR_RMSK                                                            0x80007ff5
#define HWIO_GCC_MMNOC_TBU_SF_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MMNOC_TBU_SF_CBCR_ADDR, HWIO_GCC_MMNOC_TBU_SF_CBCR_RMSK)
#define HWIO_GCC_MMNOC_TBU_SF_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMNOC_TBU_SF_CBCR_ADDR, m)
#define HWIO_GCC_MMNOC_TBU_SF_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MMNOC_TBU_SF_CBCR_ADDR,v)
#define HWIO_GCC_MMNOC_TBU_SF_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMNOC_TBU_SF_CBCR_ADDR,m,v,HWIO_GCC_MMNOC_TBU_SF_CBCR_IN)
#define HWIO_GCC_MMNOC_TBU_SF_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_MMNOC_TBU_SF_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_MMNOC_TBU_SF_CBCR_FORCE_MEM_CORE_ON_BMSK                                              0x4000
#define HWIO_GCC_MMNOC_TBU_SF_CBCR_FORCE_MEM_CORE_ON_SHFT                                                 0xe
#define HWIO_GCC_MMNOC_TBU_SF_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                            0x2000
#define HWIO_GCC_MMNOC_TBU_SF_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                               0xd
#define HWIO_GCC_MMNOC_TBU_SF_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                           0x1000
#define HWIO_GCC_MMNOC_TBU_SF_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                              0xc
#define HWIO_GCC_MMNOC_TBU_SF_CBCR_WAKEUP_BMSK                                                          0xf00
#define HWIO_GCC_MMNOC_TBU_SF_CBCR_WAKEUP_SHFT                                                            0x8
#define HWIO_GCC_MMNOC_TBU_SF_CBCR_SLEEP_BMSK                                                            0xf0
#define HWIO_GCC_MMNOC_TBU_SF_CBCR_SLEEP_SHFT                                                             0x4
#define HWIO_GCC_MMNOC_TBU_SF_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_MMNOC_TBU_SF_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_MMNOC_TBU_SF_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_MMNOC_TBU_SF_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_MMNOC_TBU_HF0_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00009014)
#define HWIO_GCC_MMNOC_TBU_HF0_CBCR_RMSK                                                           0x80007ff5
#define HWIO_GCC_MMNOC_TBU_HF0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MMNOC_TBU_HF0_CBCR_ADDR, HWIO_GCC_MMNOC_TBU_HF0_CBCR_RMSK)
#define HWIO_GCC_MMNOC_TBU_HF0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMNOC_TBU_HF0_CBCR_ADDR, m)
#define HWIO_GCC_MMNOC_TBU_HF0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MMNOC_TBU_HF0_CBCR_ADDR,v)
#define HWIO_GCC_MMNOC_TBU_HF0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMNOC_TBU_HF0_CBCR_ADDR,m,v,HWIO_GCC_MMNOC_TBU_HF0_CBCR_IN)
#define HWIO_GCC_MMNOC_TBU_HF0_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_MMNOC_TBU_HF0_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_MMNOC_TBU_HF0_CBCR_FORCE_MEM_CORE_ON_BMSK                                             0x4000
#define HWIO_GCC_MMNOC_TBU_HF0_CBCR_FORCE_MEM_CORE_ON_SHFT                                                0xe
#define HWIO_GCC_MMNOC_TBU_HF0_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                           0x2000
#define HWIO_GCC_MMNOC_TBU_HF0_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                              0xd
#define HWIO_GCC_MMNOC_TBU_HF0_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                          0x1000
#define HWIO_GCC_MMNOC_TBU_HF0_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                             0xc
#define HWIO_GCC_MMNOC_TBU_HF0_CBCR_WAKEUP_BMSK                                                         0xf00
#define HWIO_GCC_MMNOC_TBU_HF0_CBCR_WAKEUP_SHFT                                                           0x8
#define HWIO_GCC_MMNOC_TBU_HF0_CBCR_SLEEP_BMSK                                                           0xf0
#define HWIO_GCC_MMNOC_TBU_HF0_CBCR_SLEEP_SHFT                                                            0x4
#define HWIO_GCC_MMNOC_TBU_HF0_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_MMNOC_TBU_HF0_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_MMNOC_TBU_HF0_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_MMNOC_TBU_HF0_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_MMNOC_TBU_HF1_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000901c)
#define HWIO_GCC_MMNOC_TBU_HF1_CBCR_RMSK                                                           0x80007ff5
#define HWIO_GCC_MMNOC_TBU_HF1_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MMNOC_TBU_HF1_CBCR_ADDR, HWIO_GCC_MMNOC_TBU_HF1_CBCR_RMSK)
#define HWIO_GCC_MMNOC_TBU_HF1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMNOC_TBU_HF1_CBCR_ADDR, m)
#define HWIO_GCC_MMNOC_TBU_HF1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MMNOC_TBU_HF1_CBCR_ADDR,v)
#define HWIO_GCC_MMNOC_TBU_HF1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMNOC_TBU_HF1_CBCR_ADDR,m,v,HWIO_GCC_MMNOC_TBU_HF1_CBCR_IN)
#define HWIO_GCC_MMNOC_TBU_HF1_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_MMNOC_TBU_HF1_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_MMNOC_TBU_HF1_CBCR_FORCE_MEM_CORE_ON_BMSK                                             0x4000
#define HWIO_GCC_MMNOC_TBU_HF1_CBCR_FORCE_MEM_CORE_ON_SHFT                                                0xe
#define HWIO_GCC_MMNOC_TBU_HF1_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                           0x2000
#define HWIO_GCC_MMNOC_TBU_HF1_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                              0xd
#define HWIO_GCC_MMNOC_TBU_HF1_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                          0x1000
#define HWIO_GCC_MMNOC_TBU_HF1_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                             0xc
#define HWIO_GCC_MMNOC_TBU_HF1_CBCR_WAKEUP_BMSK                                                         0xf00
#define HWIO_GCC_MMNOC_TBU_HF1_CBCR_WAKEUP_SHFT                                                           0x8
#define HWIO_GCC_MMNOC_TBU_HF1_CBCR_SLEEP_BMSK                                                           0xf0
#define HWIO_GCC_MMNOC_TBU_HF1_CBCR_SLEEP_SHFT                                                            0x4
#define HWIO_GCC_MMNOC_TBU_HF1_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_MMNOC_TBU_HF1_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_MMNOC_TBU_HF1_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_MMNOC_TBU_HF1_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_MMNOC_AT_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00009024)
#define HWIO_GCC_MMNOC_AT_CBCR_RMSK                                                                0x80000005
#define HWIO_GCC_MMNOC_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MMNOC_AT_CBCR_ADDR, HWIO_GCC_MMNOC_AT_CBCR_RMSK)
#define HWIO_GCC_MMNOC_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMNOC_AT_CBCR_ADDR, m)
#define HWIO_GCC_MMNOC_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MMNOC_AT_CBCR_ADDR,v)
#define HWIO_GCC_MMNOC_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMNOC_AT_CBCR_ADDR,m,v,HWIO_GCC_MMNOC_AT_CBCR_IN)
#define HWIO_GCC_MMNOC_AT_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_MMNOC_AT_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_MMNOC_AT_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_MMNOC_AT_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_MMNOC_AT_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_MMNOC_AT_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_MMNOC_AHB_CFG_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00009028)
#define HWIO_GCC_MMNOC_AHB_CFG_CBCR_RMSK                                                           0x80000007
#define HWIO_GCC_MMNOC_AHB_CFG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MMNOC_AHB_CFG_CBCR_ADDR, HWIO_GCC_MMNOC_AHB_CFG_CBCR_RMSK)
#define HWIO_GCC_MMNOC_AHB_CFG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMNOC_AHB_CFG_CBCR_ADDR, m)
#define HWIO_GCC_MMNOC_AHB_CFG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MMNOC_AHB_CFG_CBCR_ADDR,v)
#define HWIO_GCC_MMNOC_AHB_CFG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMNOC_AHB_CFG_CBCR_ADDR,m,v,HWIO_GCC_MMNOC_AHB_CFG_CBCR_IN)
#define HWIO_GCC_MMNOC_AHB_CFG_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_MMNOC_AHB_CFG_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_MMNOC_AHB_CFG_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_MMNOC_AHB_CFG_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_MMNOC_AHB_CFG_CBCR_HW_CTL_BMSK                                                           0x2
#define HWIO_GCC_MMNOC_AHB_CFG_CBCR_HW_CTL_SHFT                                                           0x1
#define HWIO_GCC_MMNOC_AHB_CFG_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_MMNOC_AHB_CFG_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_NOC_MMNOC_DCD_XO_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0000902c)
#define HWIO_GCC_NOC_MMNOC_DCD_XO_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_NOC_MMNOC_DCD_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_NOC_MMNOC_DCD_XO_CBCR_ADDR, HWIO_GCC_NOC_MMNOC_DCD_XO_CBCR_RMSK)
#define HWIO_GCC_NOC_MMNOC_DCD_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_NOC_MMNOC_DCD_XO_CBCR_ADDR, m)
#define HWIO_GCC_NOC_MMNOC_DCD_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_NOC_MMNOC_DCD_XO_CBCR_ADDR,v)
#define HWIO_GCC_NOC_MMNOC_DCD_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_NOC_MMNOC_DCD_XO_CBCR_ADDR,m,v,HWIO_GCC_NOC_MMNOC_DCD_XO_CBCR_IN)
#define HWIO_GCC_NOC_MMNOC_DCD_XO_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_NOC_MMNOC_DCD_XO_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_NOC_MMNOC_DCD_XO_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_NOC_MMNOC_DCD_XO_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_NOC_MMNOC_DCD_XO_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_NOC_MMNOC_DCD_XO_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_MMNOC_HF_QX_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00009030)
#define HWIO_GCC_MMNOC_HF_QX_CBCR_RMSK                                                             0x80000005
#define HWIO_GCC_MMNOC_HF_QX_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MMNOC_HF_QX_CBCR_ADDR, HWIO_GCC_MMNOC_HF_QX_CBCR_RMSK)
#define HWIO_GCC_MMNOC_HF_QX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMNOC_HF_QX_CBCR_ADDR, m)
#define HWIO_GCC_MMNOC_HF_QX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MMNOC_HF_QX_CBCR_ADDR,v)
#define HWIO_GCC_MMNOC_HF_QX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMNOC_HF_QX_CBCR_ADDR,m,v,HWIO_GCC_MMNOC_HF_QX_CBCR_IN)
#define HWIO_GCC_MMNOC_HF_QX_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_MMNOC_HF_QX_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_MMNOC_HF_QX_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_MMNOC_HF_QX_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_MMNOC_HF_QX_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_MMNOC_HF_QX_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_MMNOC_SF_QX_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00009164)
#define HWIO_GCC_MMNOC_SF_QX_CBCR_RMSK                                                             0x80000005
#define HWIO_GCC_MMNOC_SF_QX_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MMNOC_SF_QX_CBCR_ADDR, HWIO_GCC_MMNOC_SF_QX_CBCR_RMSK)
#define HWIO_GCC_MMNOC_SF_QX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMNOC_SF_QX_CBCR_ADDR, m)
#define HWIO_GCC_MMNOC_SF_QX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MMNOC_SF_QX_CBCR_ADDR,v)
#define HWIO_GCC_MMNOC_SF_QX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMNOC_SF_QX_CBCR_ADDR,m,v,HWIO_GCC_MMNOC_SF_QX_CBCR_IN)
#define HWIO_GCC_MMNOC_SF_QX_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_MMNOC_SF_QX_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_MMNOC_SF_QX_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_MMNOC_SF_QX_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_MMNOC_SF_QX_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_MMNOC_SF_QX_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_MMNOC_QOSGEN_EXTREF_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00009298)
#define HWIO_GCC_MMNOC_QOSGEN_EXTREF_CBCR_RMSK                                                     0x80000005
#define HWIO_GCC_MMNOC_QOSGEN_EXTREF_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MMNOC_QOSGEN_EXTREF_CBCR_ADDR, HWIO_GCC_MMNOC_QOSGEN_EXTREF_CBCR_RMSK)
#define HWIO_GCC_MMNOC_QOSGEN_EXTREF_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMNOC_QOSGEN_EXTREF_CBCR_ADDR, m)
#define HWIO_GCC_MMNOC_QOSGEN_EXTREF_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MMNOC_QOSGEN_EXTREF_CBCR_ADDR,v)
#define HWIO_GCC_MMNOC_QOSGEN_EXTREF_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMNOC_QOSGEN_EXTREF_CBCR_ADDR,m,v,HWIO_GCC_MMNOC_QOSGEN_EXTREF_CBCR_IN)
#define HWIO_GCC_MMNOC_QOSGEN_EXTREF_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_MMNOC_QOSGEN_EXTREF_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_MMNOC_QOSGEN_EXTREF_CBCR_CLK_ARES_BMSK                                                   0x4
#define HWIO_GCC_MMNOC_QOSGEN_EXTREF_CBCR_CLK_ARES_SHFT                                                   0x2
#define HWIO_GCC_MMNOC_QOSGEN_EXTREF_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_MMNOC_QOSGEN_EXTREF_CBCR_CLK_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_VIDEO_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0000b004)
#define HWIO_GCC_VIDEO_AHB_CBCR_RMSK                                                               0x80000007
#define HWIO_GCC_VIDEO_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_VIDEO_AHB_CBCR_ADDR, HWIO_GCC_VIDEO_AHB_CBCR_RMSK)
#define HWIO_GCC_VIDEO_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_VIDEO_AHB_CBCR_ADDR, m)
#define HWIO_GCC_VIDEO_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_VIDEO_AHB_CBCR_ADDR,v)
#define HWIO_GCC_VIDEO_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VIDEO_AHB_CBCR_ADDR,m,v,HWIO_GCC_VIDEO_AHB_CBCR_IN)
#define HWIO_GCC_VIDEO_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_VIDEO_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_VIDEO_AHB_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_VIDEO_AHB_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_VIDEO_AHB_CBCR_HW_CTL_BMSK                                                               0x2
#define HWIO_GCC_VIDEO_AHB_CBCR_HW_CTL_SHFT                                                               0x1
#define HWIO_GCC_VIDEO_AHB_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_VIDEO_AHB_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_CAMERA_AHB_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000b008)
#define HWIO_GCC_CAMERA_AHB_CBCR_RMSK                                                              0x80000007
#define HWIO_GCC_CAMERA_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMERA_AHB_CBCR_ADDR, HWIO_GCC_CAMERA_AHB_CBCR_RMSK)
#define HWIO_GCC_CAMERA_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMERA_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CAMERA_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMERA_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CAMERA_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMERA_AHB_CBCR_ADDR,m,v,HWIO_GCC_CAMERA_AHB_CBCR_IN)
#define HWIO_GCC_CAMERA_AHB_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_CAMERA_AHB_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_CAMERA_AHB_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_CAMERA_AHB_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_CAMERA_AHB_CBCR_HW_CTL_BMSK                                                              0x2
#define HWIO_GCC_CAMERA_AHB_CBCR_HW_CTL_SHFT                                                              0x1
#define HWIO_GCC_CAMERA_AHB_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_CAMERA_AHB_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_DISP_AHB_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0000b00c)
#define HWIO_GCC_DISP_AHB_CBCR_RMSK                                                                0x80000007
#define HWIO_GCC_DISP_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DISP_AHB_CBCR_ADDR, HWIO_GCC_DISP_AHB_CBCR_RMSK)
#define HWIO_GCC_DISP_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DISP_AHB_CBCR_ADDR, m)
#define HWIO_GCC_DISP_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DISP_AHB_CBCR_ADDR,v)
#define HWIO_GCC_DISP_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DISP_AHB_CBCR_ADDR,m,v,HWIO_GCC_DISP_AHB_CBCR_IN)
#define HWIO_GCC_DISP_AHB_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_DISP_AHB_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_DISP_AHB_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_DISP_AHB_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_DISP_AHB_CBCR_HW_CTL_BMSK                                                                0x2
#define HWIO_GCC_DISP_AHB_CBCR_HW_CTL_SHFT                                                                0x1
#define HWIO_GCC_DISP_AHB_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_DISP_AHB_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_QMIP_VIDEO_AHB_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0000b010)
#define HWIO_GCC_QMIP_VIDEO_AHB_CBCR_RMSK                                                          0x80000007
#define HWIO_GCC_QMIP_VIDEO_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QMIP_VIDEO_AHB_CBCR_ADDR, HWIO_GCC_QMIP_VIDEO_AHB_CBCR_RMSK)
#define HWIO_GCC_QMIP_VIDEO_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QMIP_VIDEO_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QMIP_VIDEO_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QMIP_VIDEO_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QMIP_VIDEO_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QMIP_VIDEO_AHB_CBCR_ADDR,m,v,HWIO_GCC_QMIP_VIDEO_AHB_CBCR_IN)
#define HWIO_GCC_QMIP_VIDEO_AHB_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_QMIP_VIDEO_AHB_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_QMIP_VIDEO_AHB_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_QMIP_VIDEO_AHB_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_QMIP_VIDEO_AHB_CBCR_HW_CTL_BMSK                                                          0x2
#define HWIO_GCC_QMIP_VIDEO_AHB_CBCR_HW_CTL_SHFT                                                          0x1
#define HWIO_GCC_QMIP_VIDEO_AHB_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_QMIP_VIDEO_AHB_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_QMIP_CAMERA_AHB_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0000b014)
#define HWIO_GCC_QMIP_CAMERA_AHB_CBCR_RMSK                                                         0x80000007
#define HWIO_GCC_QMIP_CAMERA_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QMIP_CAMERA_AHB_CBCR_ADDR, HWIO_GCC_QMIP_CAMERA_AHB_CBCR_RMSK)
#define HWIO_GCC_QMIP_CAMERA_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QMIP_CAMERA_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QMIP_CAMERA_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QMIP_CAMERA_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QMIP_CAMERA_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QMIP_CAMERA_AHB_CBCR_ADDR,m,v,HWIO_GCC_QMIP_CAMERA_AHB_CBCR_IN)
#define HWIO_GCC_QMIP_CAMERA_AHB_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_QMIP_CAMERA_AHB_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_QMIP_CAMERA_AHB_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_QMIP_CAMERA_AHB_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_QMIP_CAMERA_AHB_CBCR_HW_CTL_BMSK                                                         0x2
#define HWIO_GCC_QMIP_CAMERA_AHB_CBCR_HW_CTL_SHFT                                                         0x1
#define HWIO_GCC_QMIP_CAMERA_AHB_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_QMIP_CAMERA_AHB_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_QMIP_DISP_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000b018)
#define HWIO_GCC_QMIP_DISP_AHB_CBCR_RMSK                                                           0x80000007
#define HWIO_GCC_QMIP_DISP_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QMIP_DISP_AHB_CBCR_ADDR, HWIO_GCC_QMIP_DISP_AHB_CBCR_RMSK)
#define HWIO_GCC_QMIP_DISP_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QMIP_DISP_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QMIP_DISP_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QMIP_DISP_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QMIP_DISP_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QMIP_DISP_AHB_CBCR_ADDR,m,v,HWIO_GCC_QMIP_DISP_AHB_CBCR_IN)
#define HWIO_GCC_QMIP_DISP_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_QMIP_DISP_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_QMIP_DISP_AHB_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_QMIP_DISP_AHB_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_QMIP_DISP_AHB_CBCR_HW_CTL_BMSK                                                           0x2
#define HWIO_GCC_QMIP_DISP_AHB_CBCR_HW_CTL_SHFT                                                           0x1
#define HWIO_GCC_QMIP_DISP_AHB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_QMIP_DISP_AHB_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_VIDEO_AXI_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0000b01c)
#define HWIO_GCC_VIDEO_AXI_CBCR_RMSK                                                               0x80000005
#define HWIO_GCC_VIDEO_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_VIDEO_AXI_CBCR_ADDR, HWIO_GCC_VIDEO_AXI_CBCR_RMSK)
#define HWIO_GCC_VIDEO_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_VIDEO_AXI_CBCR_ADDR, m)
#define HWIO_GCC_VIDEO_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_VIDEO_AXI_CBCR_ADDR,v)
#define HWIO_GCC_VIDEO_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VIDEO_AXI_CBCR_ADDR,m,v,HWIO_GCC_VIDEO_AXI_CBCR_IN)
#define HWIO_GCC_VIDEO_AXI_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_VIDEO_AXI_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_VIDEO_AXI_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_VIDEO_AXI_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_VIDEO_AXI_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_VIDEO_AXI_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_CAMERA_AXI_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000b020)
#define HWIO_GCC_CAMERA_AXI_CBCR_RMSK                                                              0x80000005
#define HWIO_GCC_CAMERA_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMERA_AXI_CBCR_ADDR, HWIO_GCC_CAMERA_AXI_CBCR_RMSK)
#define HWIO_GCC_CAMERA_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMERA_AXI_CBCR_ADDR, m)
#define HWIO_GCC_CAMERA_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMERA_AXI_CBCR_ADDR,v)
#define HWIO_GCC_CAMERA_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMERA_AXI_CBCR_ADDR,m,v,HWIO_GCC_CAMERA_AXI_CBCR_IN)
#define HWIO_GCC_CAMERA_AXI_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_CAMERA_AXI_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_CAMERA_AXI_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_CAMERA_AXI_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_CAMERA_AXI_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_CAMERA_AXI_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_DISP_AXI_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0000b024)
#define HWIO_GCC_DISP_AXI_CBCR_RMSK                                                                0x80000005
#define HWIO_GCC_DISP_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DISP_AXI_CBCR_ADDR, HWIO_GCC_DISP_AXI_CBCR_RMSK)
#define HWIO_GCC_DISP_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DISP_AXI_CBCR_ADDR, m)
#define HWIO_GCC_DISP_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DISP_AXI_CBCR_ADDR,v)
#define HWIO_GCC_DISP_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DISP_AXI_CBCR_ADDR,m,v,HWIO_GCC_DISP_AXI_CBCR_IN)
#define HWIO_GCC_DISP_AXI_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_DISP_AXI_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_DISP_AXI_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_DISP_AXI_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_DISP_AXI_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_DISP_AXI_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_VIDEO_XO_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0000b028)
#define HWIO_GCC_VIDEO_XO_CBCR_RMSK                                                                0x80000005
#define HWIO_GCC_VIDEO_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_VIDEO_XO_CBCR_ADDR, HWIO_GCC_VIDEO_XO_CBCR_RMSK)
#define HWIO_GCC_VIDEO_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_VIDEO_XO_CBCR_ADDR, m)
#define HWIO_GCC_VIDEO_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_VIDEO_XO_CBCR_ADDR,v)
#define HWIO_GCC_VIDEO_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VIDEO_XO_CBCR_ADDR,m,v,HWIO_GCC_VIDEO_XO_CBCR_IN)
#define HWIO_GCC_VIDEO_XO_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_VIDEO_XO_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_VIDEO_XO_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_VIDEO_XO_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_VIDEO_XO_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_VIDEO_XO_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_CAMERA_XO_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0000b02c)
#define HWIO_GCC_CAMERA_XO_CBCR_RMSK                                                               0x80000005
#define HWIO_GCC_CAMERA_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMERA_XO_CBCR_ADDR, HWIO_GCC_CAMERA_XO_CBCR_RMSK)
#define HWIO_GCC_CAMERA_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMERA_XO_CBCR_ADDR, m)
#define HWIO_GCC_CAMERA_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMERA_XO_CBCR_ADDR,v)
#define HWIO_GCC_CAMERA_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMERA_XO_CBCR_ADDR,m,v,HWIO_GCC_CAMERA_XO_CBCR_IN)
#define HWIO_GCC_CAMERA_XO_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_CAMERA_XO_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_CAMERA_XO_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_CAMERA_XO_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_CAMERA_XO_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_CAMERA_XO_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_DISP_XO_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0000b030)
#define HWIO_GCC_DISP_XO_CBCR_RMSK                                                                 0x80000005
#define HWIO_GCC_DISP_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DISP_XO_CBCR_ADDR, HWIO_GCC_DISP_XO_CBCR_RMSK)
#define HWIO_GCC_DISP_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DISP_XO_CBCR_ADDR, m)
#define HWIO_GCC_DISP_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DISP_XO_CBCR_ADDR,v)
#define HWIO_GCC_DISP_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DISP_XO_CBCR_ADDR,m,v,HWIO_GCC_DISP_XO_CBCR_IN)
#define HWIO_GCC_DISP_XO_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_DISP_XO_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_DISP_XO_CBCR_CLK_ARES_BMSK                                                               0x4
#define HWIO_GCC_DISP_XO_CBCR_CLK_ARES_SHFT                                                               0x2
#define HWIO_GCC_DISP_XO_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_DISP_XO_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_MMSS_AT_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0000b034)
#define HWIO_GCC_MMSS_AT_CBCR_RMSK                                                                 0x80000005
#define HWIO_GCC_MMSS_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MMSS_AT_CBCR_ADDR, HWIO_GCC_MMSS_AT_CBCR_RMSK)
#define HWIO_GCC_MMSS_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_AT_CBCR_ADDR, m)
#define HWIO_GCC_MMSS_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_AT_CBCR_ADDR,v)
#define HWIO_GCC_MMSS_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_AT_CBCR_ADDR,m,v,HWIO_GCC_MMSS_AT_CBCR_IN)
#define HWIO_GCC_MMSS_AT_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_MMSS_AT_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_MMSS_AT_CBCR_CLK_ARES_BMSK                                                               0x4
#define HWIO_GCC_MMSS_AT_CBCR_CLK_ARES_SHFT                                                               0x2
#define HWIO_GCC_MMSS_AT_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_MMSS_AT_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_MMSS_QM_CORE_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0000b038)
#define HWIO_GCC_MMSS_QM_CORE_CBCR_RMSK                                                            0x80000005
#define HWIO_GCC_MMSS_QM_CORE_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MMSS_QM_CORE_CBCR_ADDR, HWIO_GCC_MMSS_QM_CORE_CBCR_RMSK)
#define HWIO_GCC_MMSS_QM_CORE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_QM_CORE_CBCR_ADDR, m)
#define HWIO_GCC_MMSS_QM_CORE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_QM_CORE_CBCR_ADDR,v)
#define HWIO_GCC_MMSS_QM_CORE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_QM_CORE_CBCR_ADDR,m,v,HWIO_GCC_MMSS_QM_CORE_CBCR_IN)
#define HWIO_GCC_MMSS_QM_CORE_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_MMSS_QM_CORE_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_MMSS_QM_CORE_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_MMSS_QM_CORE_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_MMSS_QM_CORE_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_MMSS_QM_CORE_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_MMSS_TRIG_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0000b03c)
#define HWIO_GCC_MMSS_TRIG_CBCR_RMSK                                                               0x80000005
#define HWIO_GCC_MMSS_TRIG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MMSS_TRIG_CBCR_ADDR, HWIO_GCC_MMSS_TRIG_CBCR_RMSK)
#define HWIO_GCC_MMSS_TRIG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_TRIG_CBCR_ADDR, m)
#define HWIO_GCC_MMSS_TRIG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_TRIG_CBCR_ADDR,v)
#define HWIO_GCC_MMSS_TRIG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_TRIG_CBCR_ADDR,m,v,HWIO_GCC_MMSS_TRIG_CBCR_IN)
#define HWIO_GCC_MMSS_TRIG_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_MMSS_TRIG_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_MMSS_TRIG_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_MMSS_TRIG_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_MMSS_TRIG_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_MMSS_TRIG_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0000b040)
#define HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_RMSK                                                        0x80000013
#define HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_ADDR, HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_RMSK)
#define HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_ADDR, m)
#define HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_ADDR,v)
#define HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_ADDR,m,v,HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_IN)
#define HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_ROOT_OFF_BMSK                                               0x80000000
#define HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_ROOT_OFF_SHFT                                                     0x1f
#define HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                               0x10
#define HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                0x4
#define HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_ROOT_EN_BMSK                                                       0x2
#define HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_ROOT_EN_SHFT                                                       0x1
#define HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_UPDATE_BMSK                                                        0x1
#define HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_UPDATE_SHFT                                                        0x0

#define HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0000b044)
#define HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_RMSK                                                          0x11071f
#define HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_ADDR, HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_RMSK)
#define HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_ADDR, m)
#define HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_ADDR,v)
#define HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_ADDR,m,v,HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_IN)
#define HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_HW_CLK_CONTROL_BMSK                                           0x100000
#define HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_HW_CLK_CONTROL_SHFT                                               0x14
#define HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_RCGLITE_DISABLE_BMSK                                           0x10000
#define HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_RCGLITE_DISABLE_SHFT                                              0x10
#define HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_SRC_SEL_BMSK                                                     0x700
#define HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_SRC_SEL_SHFT                                                       0x8
#define HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_SRC_DIV_BMSK                                                      0x1f
#define HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_SRC_DIV_SHFT                                                       0x0

#define HWIO_GCC_MMSS_QM_AHB_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0000b05c)
#define HWIO_GCC_MMSS_QM_AHB_CBCR_RMSK                                                             0x80000005
#define HWIO_GCC_MMSS_QM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MMSS_QM_AHB_CBCR_ADDR, HWIO_GCC_MMSS_QM_AHB_CBCR_RMSK)
#define HWIO_GCC_MMSS_QM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_QM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MMSS_QM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_QM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MMSS_QM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_QM_AHB_CBCR_ADDR,m,v,HWIO_GCC_MMSS_QM_AHB_CBCR_IN)
#define HWIO_GCC_MMSS_QM_AHB_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_MMSS_QM_AHB_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_MMSS_QM_AHB_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_MMSS_QM_AHB_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_MMSS_QM_AHB_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_MMSS_QM_AHB_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000a004)
#define HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_RMSK                                                       0x80000005
#define HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_ADDR, HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_IN)
#define HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_PIMEM_AXI_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0000a008)
#define HWIO_GCC_PIMEM_AXI_CBCR_RMSK                                                               0x80007ff5
#define HWIO_GCC_PIMEM_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PIMEM_AXI_CBCR_ADDR, HWIO_GCC_PIMEM_AXI_CBCR_RMSK)
#define HWIO_GCC_PIMEM_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PIMEM_AXI_CBCR_ADDR, m)
#define HWIO_GCC_PIMEM_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PIMEM_AXI_CBCR_ADDR,v)
#define HWIO_GCC_PIMEM_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PIMEM_AXI_CBCR_ADDR,m,v,HWIO_GCC_PIMEM_AXI_CBCR_IN)
#define HWIO_GCC_PIMEM_AXI_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_PIMEM_AXI_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_PIMEM_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                                 0x4000
#define HWIO_GCC_PIMEM_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                                    0xe
#define HWIO_GCC_PIMEM_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                               0x2000
#define HWIO_GCC_PIMEM_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                  0xd
#define HWIO_GCC_PIMEM_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                              0x1000
#define HWIO_GCC_PIMEM_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                 0xc
#define HWIO_GCC_PIMEM_AXI_CBCR_WAKEUP_BMSK                                                             0xf00
#define HWIO_GCC_PIMEM_AXI_CBCR_WAKEUP_SHFT                                                               0x8
#define HWIO_GCC_PIMEM_AXI_CBCR_SLEEP_BMSK                                                               0xf0
#define HWIO_GCC_PIMEM_AXI_CBCR_SLEEP_SHFT                                                                0x4
#define HWIO_GCC_PIMEM_AXI_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_PIMEM_AXI_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_PIMEM_AXI_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_PIMEM_AXI_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_PIMEM_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0000a00c)
#define HWIO_GCC_PIMEM_AHB_CBCR_RMSK                                                               0x80000005
#define HWIO_GCC_PIMEM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PIMEM_AHB_CBCR_ADDR, HWIO_GCC_PIMEM_AHB_CBCR_RMSK)
#define HWIO_GCC_PIMEM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PIMEM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PIMEM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PIMEM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PIMEM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PIMEM_AHB_CBCR_ADDR,m,v,HWIO_GCC_PIMEM_AHB_CBCR_IN)
#define HWIO_GCC_PIMEM_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_PIMEM_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_PIMEM_AHB_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_PIMEM_AHB_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_PIMEM_AHB_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_PIMEM_AHB_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c004)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_RMSK                                                            0x80000005
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR, HWIO_GCC_QDSS_DAP_AHB_CBCR_RMSK)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR,m,v,HWIO_GCC_QDSS_DAP_AHB_CBCR_IN)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c008)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_RMSK                                                            0x80000006
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR, HWIO_GCC_QDSS_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_QDSS_CFG_AHB_CBCR_IN)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_HW_CTL_BMSK                                                            0x2
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_HW_CTL_SHFT                                                            0x1

#define HWIO_GCC_QDSS_CENTER_AT_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c00c)
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_RMSK                                                          0x80007ff5
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_CENTER_AT_CBCR_ADDR, HWIO_GCC_QDSS_CENTER_AT_CBCR_RMSK)
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_CENTER_AT_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_CENTER_AT_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_CENTER_AT_CBCR_ADDR,m,v,HWIO_GCC_QDSS_CENTER_AT_CBCR_IN)
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_FORCE_MEM_CORE_ON_BMSK                                            0x4000
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_FORCE_MEM_CORE_ON_SHFT                                               0xe
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                          0x2000
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                             0xd
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                         0x1000
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                            0xc
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_WAKEUP_BMSK                                                        0xf00
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_WAKEUP_SHFT                                                          0x8
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_SLEEP_BMSK                                                          0xf0
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_SLEEP_SHFT                                                           0x4
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_SOUTH_AT_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c010)
#define HWIO_GCC_SOUTH_AT_CBCR_RMSK                                                                0x80000005
#define HWIO_GCC_SOUTH_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SOUTH_AT_CBCR_ADDR, HWIO_GCC_SOUTH_AT_CBCR_RMSK)
#define HWIO_GCC_SOUTH_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SOUTH_AT_CBCR_ADDR, m)
#define HWIO_GCC_SOUTH_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SOUTH_AT_CBCR_ADDR,v)
#define HWIO_GCC_SOUTH_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SOUTH_AT_CBCR_ADDR,m,v,HWIO_GCC_SOUTH_AT_CBCR_IN)
#define HWIO_GCC_SOUTH_AT_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_SOUTH_AT_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_SOUTH_AT_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_SOUTH_AT_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_SOUTH_AT_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_SOUTH_AT_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_EAST_AT_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c014)
#define HWIO_GCC_EAST_AT_CBCR_RMSK                                                                 0x80000005
#define HWIO_GCC_EAST_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_EAST_AT_CBCR_ADDR, HWIO_GCC_EAST_AT_CBCR_RMSK)
#define HWIO_GCC_EAST_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_EAST_AT_CBCR_ADDR, m)
#define HWIO_GCC_EAST_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_EAST_AT_CBCR_ADDR,v)
#define HWIO_GCC_EAST_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_EAST_AT_CBCR_ADDR,m,v,HWIO_GCC_EAST_AT_CBCR_IN)
#define HWIO_GCC_EAST_AT_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_EAST_AT_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_EAST_AT_CBCR_CLK_ARES_BMSK                                                               0x4
#define HWIO_GCC_EAST_AT_CBCR_CLK_ARES_SHFT                                                               0x2
#define HWIO_GCC_EAST_AT_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_EAST_AT_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_NORTH_AT_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c018)
#define HWIO_GCC_NORTH_AT_CBCR_RMSK                                                                0x80000005
#define HWIO_GCC_NORTH_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_NORTH_AT_CBCR_ADDR, HWIO_GCC_NORTH_AT_CBCR_RMSK)
#define HWIO_GCC_NORTH_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_NORTH_AT_CBCR_ADDR, m)
#define HWIO_GCC_NORTH_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_NORTH_AT_CBCR_ADDR,v)
#define HWIO_GCC_NORTH_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_NORTH_AT_CBCR_ADDR,m,v,HWIO_GCC_NORTH_AT_CBCR_IN)
#define HWIO_GCC_NORTH_AT_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_NORTH_AT_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_NORTH_AT_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_NORTH_AT_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_NORTH_AT_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_NORTH_AT_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c01c)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_RMSK                                                            0x80000005
#define HWIO_GCC_QDSS_ETR_USB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR, HWIO_GCC_QDSS_ETR_USB_CBCR_RMSK)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR,m,v,HWIO_GCC_QDSS_ETR_USB_CBCR_IN)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_QDSS_STM_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c020)
#define HWIO_GCC_QDSS_STM_CBCR_RMSK                                                                0x80000007
#define HWIO_GCC_QDSS_STM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_CBCR_ADDR, HWIO_GCC_QDSS_STM_CBCR_RMSK)
#define HWIO_GCC_QDSS_STM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_STM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_STM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_CBCR_ADDR,m,v,HWIO_GCC_QDSS_STM_CBCR_IN)
#define HWIO_GCC_QDSS_STM_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_QDSS_STM_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_QDSS_STM_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_QDSS_STM_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_QDSS_STM_CBCR_HW_CTL_BMSK                                                                0x2
#define HWIO_GCC_QDSS_STM_CBCR_HW_CTL_SHFT                                                                0x1
#define HWIO_GCC_QDSS_STM_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_QDSS_STM_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c024)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_RMSK                                                         0x80000005
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR, HWIO_GCC_QDSS_TRACECLKIN_CBCR_RMSK)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TRACECLKIN_CBCR_IN)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_QDSS_TSCTR_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c028)
#define HWIO_GCC_QDSS_TSCTR_CBCR_RMSK                                                              0x80000005
#define HWIO_GCC_QDSS_TSCTR_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_CBCR_ADDR, HWIO_GCC_QDSS_TSCTR_CBCR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_CBCR_IN)
#define HWIO_GCC_QDSS_TSCTR_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_QDSS_TSCTR_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_QDSS_TSCTR_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_QDSS_TSCTR_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_QDSS_TSCTR_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_QDSS_TSCTR_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_QDSS_TRIG_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c02c)
#define HWIO_GCC_QDSS_TRIG_CBCR_RMSK                                                               0x80000005
#define HWIO_GCC_QDSS_TRIG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TRIG_CBCR_ADDR, HWIO_GCC_QDSS_TRIG_CBCR_RMSK)
#define HWIO_GCC_QDSS_TRIG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TRIG_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TRIG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TRIG_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TRIG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TRIG_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TRIG_CBCR_IN)
#define HWIO_GCC_QDSS_TRIG_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_QDSS_TRIG_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_QDSS_TRIG_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_QDSS_TRIG_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_QDSS_TRIG_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_QDSS_TRIG_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_QDSS_DAP_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c030)
#define HWIO_GCC_QDSS_DAP_CBCR_RMSK                                                                0x80000005
#define HWIO_GCC_QDSS_DAP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_DAP_CBCR_ADDR, HWIO_GCC_QDSS_DAP_CBCR_RMSK)
#define HWIO_GCC_QDSS_DAP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_DAP_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_DAP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_DAP_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_DAP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_DAP_CBCR_ADDR,m,v,HWIO_GCC_QDSS_DAP_CBCR_IN)
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_APB_CBCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c034)
#define HWIO_GCC_APB_CBCR_RMSK                                                                     0x80000005
#define HWIO_GCC_APB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_APB_CBCR_ADDR, HWIO_GCC_APB_CBCR_RMSK)
#define HWIO_GCC_APB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_APB_CBCR_ADDR, m)
#define HWIO_GCC_APB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_APB_CBCR_ADDR,v)
#define HWIO_GCC_APB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APB_CBCR_ADDR,m,v,HWIO_GCC_APB_CBCR_IN)
#define HWIO_GCC_APB_CBCR_CLK_OFF_BMSK                                                             0x80000000
#define HWIO_GCC_APB_CBCR_CLK_OFF_SHFT                                                                   0x1f
#define HWIO_GCC_APB_CBCR_CLK_ARES_BMSK                                                                   0x4
#define HWIO_GCC_APB_CBCR_CLK_ARES_SHFT                                                                   0x2
#define HWIO_GCC_APB_CBCR_CLK_ENABLE_BMSK                                                                 0x1
#define HWIO_GCC_APB_CBCR_CLK_ENABLE_SHFT                                                                 0x0

#define HWIO_GCC_QDSS_XO_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c038)
#define HWIO_GCC_QDSS_XO_CBCR_RMSK                                                                 0x80000005
#define HWIO_GCC_QDSS_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_XO_CBCR_ADDR, HWIO_GCC_QDSS_XO_CBCR_RMSK)
#define HWIO_GCC_QDSS_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_XO_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_XO_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_XO_CBCR_ADDR,m,v,HWIO_GCC_QDSS_XO_CBCR_IN)
#define HWIO_GCC_QDSS_XO_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_QDSS_XO_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_QDSS_XO_CBCR_CLK_ARES_BMSK                                                               0x4
#define HWIO_GCC_QDSS_XO_CBCR_CLK_ARES_SHFT                                                               0x2
#define HWIO_GCC_QDSS_XO_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_QDSS_XO_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_USB30_PRIM_MASTER_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f00c)
#define HWIO_GCC_USB30_PRIM_MASTER_CBCR_RMSK                                                       0x80007ff5
#define HWIO_GCC_USB30_PRIM_MASTER_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB30_PRIM_MASTER_CBCR_ADDR, HWIO_GCC_USB30_PRIM_MASTER_CBCR_RMSK)
#define HWIO_GCC_USB30_PRIM_MASTER_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_PRIM_MASTER_CBCR_ADDR, m)
#define HWIO_GCC_USB30_PRIM_MASTER_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_PRIM_MASTER_CBCR_ADDR,v)
#define HWIO_GCC_USB30_PRIM_MASTER_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_PRIM_MASTER_CBCR_ADDR,m,v,HWIO_GCC_USB30_PRIM_MASTER_CBCR_IN)
#define HWIO_GCC_USB30_PRIM_MASTER_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_USB30_PRIM_MASTER_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_USB30_PRIM_MASTER_CBCR_FORCE_MEM_CORE_ON_BMSK                                         0x4000
#define HWIO_GCC_USB30_PRIM_MASTER_CBCR_FORCE_MEM_CORE_ON_SHFT                                            0xe
#define HWIO_GCC_USB30_PRIM_MASTER_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                       0x2000
#define HWIO_GCC_USB30_PRIM_MASTER_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                          0xd
#define HWIO_GCC_USB30_PRIM_MASTER_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                      0x1000
#define HWIO_GCC_USB30_PRIM_MASTER_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                         0xc
#define HWIO_GCC_USB30_PRIM_MASTER_CBCR_WAKEUP_BMSK                                                     0xf00
#define HWIO_GCC_USB30_PRIM_MASTER_CBCR_WAKEUP_SHFT                                                       0x8
#define HWIO_GCC_USB30_PRIM_MASTER_CBCR_SLEEP_BMSK                                                       0xf0
#define HWIO_GCC_USB30_PRIM_MASTER_CBCR_SLEEP_SHFT                                                        0x4
#define HWIO_GCC_USB30_PRIM_MASTER_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_USB30_PRIM_MASTER_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_USB30_PRIM_MASTER_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_USB30_PRIM_MASTER_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_USB30_PRIM_SLEEP_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f010)
#define HWIO_GCC_USB30_PRIM_SLEEP_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_USB30_PRIM_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB30_PRIM_SLEEP_CBCR_ADDR, HWIO_GCC_USB30_PRIM_SLEEP_CBCR_RMSK)
#define HWIO_GCC_USB30_PRIM_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_PRIM_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_USB30_PRIM_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_PRIM_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_USB30_PRIM_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_PRIM_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_USB30_PRIM_SLEEP_CBCR_IN)
#define HWIO_GCC_USB30_PRIM_SLEEP_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_USB30_PRIM_SLEEP_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_USB30_PRIM_SLEEP_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_USB30_PRIM_SLEEP_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_USB30_PRIM_SLEEP_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_USB30_PRIM_SLEEP_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_USB30_PRIM_MOCK_UTMI_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f014)
#define HWIO_GCC_USB30_PRIM_MOCK_UTMI_CBCR_RMSK                                                    0x80000005
#define HWIO_GCC_USB30_PRIM_MOCK_UTMI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB30_PRIM_MOCK_UTMI_CBCR_ADDR, HWIO_GCC_USB30_PRIM_MOCK_UTMI_CBCR_RMSK)
#define HWIO_GCC_USB30_PRIM_MOCK_UTMI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_PRIM_MOCK_UTMI_CBCR_ADDR, m)
#define HWIO_GCC_USB30_PRIM_MOCK_UTMI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_PRIM_MOCK_UTMI_CBCR_ADDR,v)
#define HWIO_GCC_USB30_PRIM_MOCK_UTMI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_PRIM_MOCK_UTMI_CBCR_ADDR,m,v,HWIO_GCC_USB30_PRIM_MOCK_UTMI_CBCR_IN)
#define HWIO_GCC_USB30_PRIM_MOCK_UTMI_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_USB30_PRIM_MOCK_UTMI_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_USB30_PRIM_MOCK_UTMI_CBCR_CLK_ARES_BMSK                                                  0x4
#define HWIO_GCC_USB30_PRIM_MOCK_UTMI_CBCR_CLK_ARES_SHFT                                                  0x2
#define HWIO_GCC_USB30_PRIM_MOCK_UTMI_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_USB30_PRIM_MOCK_UTMI_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_USB3_PRIM_PHY_AUX_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f04c)
#define HWIO_GCC_USB3_PRIM_PHY_AUX_CBCR_RMSK                                                       0x80000005
#define HWIO_GCC_USB3_PRIM_PHY_AUX_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB3_PRIM_PHY_AUX_CBCR_ADDR, HWIO_GCC_USB3_PRIM_PHY_AUX_CBCR_RMSK)
#define HWIO_GCC_USB3_PRIM_PHY_AUX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB3_PRIM_PHY_AUX_CBCR_ADDR, m)
#define HWIO_GCC_USB3_PRIM_PHY_AUX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB3_PRIM_PHY_AUX_CBCR_ADDR,v)
#define HWIO_GCC_USB3_PRIM_PHY_AUX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB3_PRIM_PHY_AUX_CBCR_ADDR,m,v,HWIO_GCC_USB3_PRIM_PHY_AUX_CBCR_IN)
#define HWIO_GCC_USB3_PRIM_PHY_AUX_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_USB3_PRIM_PHY_AUX_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_USB3_PRIM_PHY_AUX_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_USB3_PRIM_PHY_AUX_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_USB3_PRIM_PHY_AUX_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_USB3_PRIM_PHY_AUX_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_USB3_PRIM_PHY_COM_AUX_CBCR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f050)
#define HWIO_GCC_USB3_PRIM_PHY_COM_AUX_CBCR_RMSK                                                   0x80000005
#define HWIO_GCC_USB3_PRIM_PHY_COM_AUX_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB3_PRIM_PHY_COM_AUX_CBCR_ADDR, HWIO_GCC_USB3_PRIM_PHY_COM_AUX_CBCR_RMSK)
#define HWIO_GCC_USB3_PRIM_PHY_COM_AUX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB3_PRIM_PHY_COM_AUX_CBCR_ADDR, m)
#define HWIO_GCC_USB3_PRIM_PHY_COM_AUX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB3_PRIM_PHY_COM_AUX_CBCR_ADDR,v)
#define HWIO_GCC_USB3_PRIM_PHY_COM_AUX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB3_PRIM_PHY_COM_AUX_CBCR_ADDR,m,v,HWIO_GCC_USB3_PRIM_PHY_COM_AUX_CBCR_IN)
#define HWIO_GCC_USB3_PRIM_PHY_COM_AUX_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_GCC_USB3_PRIM_PHY_COM_AUX_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_GCC_USB3_PRIM_PHY_COM_AUX_CBCR_CLK_ARES_BMSK                                                 0x4
#define HWIO_GCC_USB3_PRIM_PHY_COM_AUX_CBCR_CLK_ARES_SHFT                                                 0x2
#define HWIO_GCC_USB3_PRIM_PHY_COM_AUX_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_USB3_PRIM_PHY_COM_AUX_CBCR_CLK_ENABLE_SHFT                                               0x0

#define HWIO_GCC_USB3_PRIM_PHY_PIPE_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f054)
#define HWIO_GCC_USB3_PRIM_PHY_PIPE_CBCR_RMSK                                                      0x80000005
#define HWIO_GCC_USB3_PRIM_PHY_PIPE_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB3_PRIM_PHY_PIPE_CBCR_ADDR, HWIO_GCC_USB3_PRIM_PHY_PIPE_CBCR_RMSK)
#define HWIO_GCC_USB3_PRIM_PHY_PIPE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB3_PRIM_PHY_PIPE_CBCR_ADDR, m)
#define HWIO_GCC_USB3_PRIM_PHY_PIPE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB3_PRIM_PHY_PIPE_CBCR_ADDR,v)
#define HWIO_GCC_USB3_PRIM_PHY_PIPE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB3_PRIM_PHY_PIPE_CBCR_ADDR,m,v,HWIO_GCC_USB3_PRIM_PHY_PIPE_CBCR_IN)
#define HWIO_GCC_USB3_PRIM_PHY_PIPE_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_USB3_PRIM_PHY_PIPE_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_USB3_PRIM_PHY_PIPE_CBCR_CLK_ARES_BMSK                                                    0x4
#define HWIO_GCC_USB3_PRIM_PHY_PIPE_CBCR_CLK_ARES_SHFT                                                    0x2
#define HWIO_GCC_USB3_PRIM_PHY_PIPE_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_USB3_PRIM_PHY_PIPE_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0006a004)
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_RMSK                                                     0x80000007
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_ADDR, HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_RMSK)
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_ADDR, m)
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_ADDR,v)
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_ADDR,m,v,HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_IN)
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_CLK_ARES_BMSK                                                   0x4
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_CLK_ARES_SHFT                                                   0x2
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_HW_CTL_BMSK                                                     0x2
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_HW_CTL_SHFT                                                     0x1
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_CLK_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_SDCC2_APPS_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00014004)
#define HWIO_GCC_SDCC2_APPS_CBCR_RMSK                                                              0x80007ff5
#define HWIO_GCC_SDCC2_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CBCR_ADDR, HWIO_GCC_SDCC2_APPS_CBCR_RMSK)
#define HWIO_GCC_SDCC2_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CBCR_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_CBCR_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_CBCR_ADDR,m,v,HWIO_GCC_SDCC2_APPS_CBCR_IN)
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_BMSK                                                            0xf00
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_SHFT                                                              0x8
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_BMSK                                                              0xf0
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_SHFT                                                               0x4
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_SDCC2_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00014008)
#define HWIO_GCC_SDCC2_AHB_CBCR_RMSK                                                               0x80000005
#define HWIO_GCC_SDCC2_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_AHB_CBCR_ADDR, HWIO_GCC_SDCC2_AHB_CBCR_RMSK)
#define HWIO_GCC_SDCC2_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SDCC2_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SDCC2_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_AHB_CBCR_ADDR,m,v,HWIO_GCC_SDCC2_AHB_CBCR_IN)
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_SDCC4_APPS_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00016004)
#define HWIO_GCC_SDCC4_APPS_CBCR_RMSK                                                              0x80007ff5
#define HWIO_GCC_SDCC4_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC4_APPS_CBCR_ADDR, HWIO_GCC_SDCC4_APPS_CBCR_RMSK)
#define HWIO_GCC_SDCC4_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC4_APPS_CBCR_ADDR, m)
#define HWIO_GCC_SDCC4_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC4_APPS_CBCR_ADDR,v)
#define HWIO_GCC_SDCC4_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC4_APPS_CBCR_ADDR,m,v,HWIO_GCC_SDCC4_APPS_CBCR_IN)
#define HWIO_GCC_SDCC4_APPS_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_SDCC4_APPS_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_SDCC4_APPS_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_SDCC4_APPS_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_SDCC4_APPS_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_SDCC4_APPS_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_SDCC4_APPS_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_SDCC4_APPS_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_SDCC4_APPS_CBCR_WAKEUP_BMSK                                                            0xf00
#define HWIO_GCC_SDCC4_APPS_CBCR_WAKEUP_SHFT                                                              0x8
#define HWIO_GCC_SDCC4_APPS_CBCR_SLEEP_BMSK                                                              0xf0
#define HWIO_GCC_SDCC4_APPS_CBCR_SLEEP_SHFT                                                               0x4
#define HWIO_GCC_SDCC4_APPS_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_SDCC4_APPS_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_SDCC4_APPS_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_SDCC4_APPS_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_SDCC4_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00016008)
#define HWIO_GCC_SDCC4_AHB_CBCR_RMSK                                                               0x80000005
#define HWIO_GCC_SDCC4_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC4_AHB_CBCR_ADDR, HWIO_GCC_SDCC4_AHB_CBCR_RMSK)
#define HWIO_GCC_SDCC4_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC4_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SDCC4_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC4_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SDCC4_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC4_AHB_CBCR_ADDR,m,v,HWIO_GCC_SDCC4_AHB_CBCR_IN)
#define HWIO_GCC_SDCC4_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_SDCC4_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_SDCC4_AHB_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_SDCC4_AHB_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_SDCC4_AHB_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_SDCC4_AHB_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_QUPV3_WRAP_0_M_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00017004)
#define HWIO_GCC_QUPV3_WRAP_0_M_AHB_CBCR_RMSK                                                      0x80000004
#define HWIO_GCC_QUPV3_WRAP_0_M_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP_0_M_AHB_CBCR_ADDR, HWIO_GCC_QUPV3_WRAP_0_M_AHB_CBCR_RMSK)
#define HWIO_GCC_QUPV3_WRAP_0_M_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP_0_M_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_WRAP_0_M_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_WRAP_0_M_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_WRAP_0_M_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_WRAP_0_M_AHB_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_WRAP_0_M_AHB_CBCR_IN)
#define HWIO_GCC_QUPV3_WRAP_0_M_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_QUPV3_WRAP_0_M_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_QUPV3_WRAP_0_M_AHB_CBCR_CLK_ARES_BMSK                                                    0x4
#define HWIO_GCC_QUPV3_WRAP_0_M_AHB_CBCR_CLK_ARES_SHFT                                                    0x2

#define HWIO_GCC_QUPV3_WRAP_0_S_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00017008)
#define HWIO_GCC_QUPV3_WRAP_0_S_AHB_CBCR_RMSK                                                      0x80000006
#define HWIO_GCC_QUPV3_WRAP_0_S_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP_0_S_AHB_CBCR_ADDR, HWIO_GCC_QUPV3_WRAP_0_S_AHB_CBCR_RMSK)
#define HWIO_GCC_QUPV3_WRAP_0_S_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP_0_S_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_WRAP_0_S_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_WRAP_0_S_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_WRAP_0_S_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_WRAP_0_S_AHB_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_WRAP_0_S_AHB_CBCR_IN)
#define HWIO_GCC_QUPV3_WRAP_0_S_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_QUPV3_WRAP_0_S_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_QUPV3_WRAP_0_S_AHB_CBCR_CLK_ARES_BMSK                                                    0x4
#define HWIO_GCC_QUPV3_WRAP_0_S_AHB_CBCR_CLK_ARES_SHFT                                                    0x2
#define HWIO_GCC_QUPV3_WRAP_0_S_AHB_CBCR_HW_CTL_BMSK                                                      0x2
#define HWIO_GCC_QUPV3_WRAP_0_S_AHB_CBCR_HW_CTL_SHFT                                                      0x1

#define HWIO_GCC_QUPV3_WRAP0_CORE_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0001700c)
#define HWIO_GCC_QUPV3_WRAP0_CORE_CBCR_RMSK                                                        0x80007ff4
#define HWIO_GCC_QUPV3_WRAP0_CORE_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP0_CORE_CBCR_ADDR, HWIO_GCC_QUPV3_WRAP0_CORE_CBCR_RMSK)
#define HWIO_GCC_QUPV3_WRAP0_CORE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP0_CORE_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_WRAP0_CORE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_WRAP0_CORE_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_WRAP0_CORE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_WRAP0_CORE_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_WRAP0_CORE_CBCR_IN)
#define HWIO_GCC_QUPV3_WRAP0_CORE_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_QUPV3_WRAP0_CORE_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_QUPV3_WRAP0_CORE_CBCR_FORCE_MEM_CORE_ON_BMSK                                          0x4000
#define HWIO_GCC_QUPV3_WRAP0_CORE_CBCR_FORCE_MEM_CORE_ON_SHFT                                             0xe
#define HWIO_GCC_QUPV3_WRAP0_CORE_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                        0x2000
#define HWIO_GCC_QUPV3_WRAP0_CORE_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                           0xd
#define HWIO_GCC_QUPV3_WRAP0_CORE_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                       0x1000
#define HWIO_GCC_QUPV3_WRAP0_CORE_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                          0xc
#define HWIO_GCC_QUPV3_WRAP0_CORE_CBCR_WAKEUP_BMSK                                                      0xf00
#define HWIO_GCC_QUPV3_WRAP0_CORE_CBCR_WAKEUP_SHFT                                                        0x8
#define HWIO_GCC_QUPV3_WRAP0_CORE_CBCR_SLEEP_BMSK                                                        0xf0
#define HWIO_GCC_QUPV3_WRAP0_CORE_CBCR_SLEEP_SHFT                                                         0x4
#define HWIO_GCC_QUPV3_WRAP0_CORE_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_QUPV3_WRAP0_CORE_CBCR_CLK_ARES_SHFT                                                      0x2

#define HWIO_GCC_QUPV3_WRAP0_CORE_2X_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00017014)
#define HWIO_GCC_QUPV3_WRAP0_CORE_2X_CBCR_RMSK                                                     0x80007ff4
#define HWIO_GCC_QUPV3_WRAP0_CORE_2X_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP0_CORE_2X_CBCR_ADDR, HWIO_GCC_QUPV3_WRAP0_CORE_2X_CBCR_RMSK)
#define HWIO_GCC_QUPV3_WRAP0_CORE_2X_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP0_CORE_2X_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_WRAP0_CORE_2X_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_WRAP0_CORE_2X_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_WRAP0_CORE_2X_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_WRAP0_CORE_2X_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_WRAP0_CORE_2X_CBCR_IN)
#define HWIO_GCC_QUPV3_WRAP0_CORE_2X_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_QUPV3_WRAP0_CORE_2X_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_QUPV3_WRAP0_CORE_2X_CBCR_FORCE_MEM_CORE_ON_BMSK                                       0x4000
#define HWIO_GCC_QUPV3_WRAP0_CORE_2X_CBCR_FORCE_MEM_CORE_ON_SHFT                                          0xe
#define HWIO_GCC_QUPV3_WRAP0_CORE_2X_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                     0x2000
#define HWIO_GCC_QUPV3_WRAP0_CORE_2X_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                        0xd
#define HWIO_GCC_QUPV3_WRAP0_CORE_2X_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                    0x1000
#define HWIO_GCC_QUPV3_WRAP0_CORE_2X_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                       0xc
#define HWIO_GCC_QUPV3_WRAP0_CORE_2X_CBCR_WAKEUP_BMSK                                                   0xf00
#define HWIO_GCC_QUPV3_WRAP0_CORE_2X_CBCR_WAKEUP_SHFT                                                     0x8
#define HWIO_GCC_QUPV3_WRAP0_CORE_2X_CBCR_SLEEP_BMSK                                                     0xf0
#define HWIO_GCC_QUPV3_WRAP0_CORE_2X_CBCR_SLEEP_SHFT                                                      0x4
#define HWIO_GCC_QUPV3_WRAP0_CORE_2X_CBCR_CLK_ARES_BMSK                                                   0x4
#define HWIO_GCC_QUPV3_WRAP0_CORE_2X_CBCR_CLK_ARES_SHFT                                                   0x2

#define HWIO_GCC_QUPV3_WRAP0_S0_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00017030)
#define HWIO_GCC_QUPV3_WRAP0_S0_CBCR_RMSK                                                          0x80007ff4
#define HWIO_GCC_QUPV3_WRAP0_S0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP0_S0_CBCR_ADDR, HWIO_GCC_QUPV3_WRAP0_S0_CBCR_RMSK)
#define HWIO_GCC_QUPV3_WRAP0_S0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP0_S0_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_WRAP0_S0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_WRAP0_S0_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_WRAP0_S0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_WRAP0_S0_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_WRAP0_S0_CBCR_IN)
#define HWIO_GCC_QUPV3_WRAP0_S0_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_QUPV3_WRAP0_S0_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_QUPV3_WRAP0_S0_CBCR_FORCE_MEM_CORE_ON_BMSK                                            0x4000
#define HWIO_GCC_QUPV3_WRAP0_S0_CBCR_FORCE_MEM_CORE_ON_SHFT                                               0xe
#define HWIO_GCC_QUPV3_WRAP0_S0_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                          0x2000
#define HWIO_GCC_QUPV3_WRAP0_S0_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                             0xd
#define HWIO_GCC_QUPV3_WRAP0_S0_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                         0x1000
#define HWIO_GCC_QUPV3_WRAP0_S0_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                            0xc
#define HWIO_GCC_QUPV3_WRAP0_S0_CBCR_WAKEUP_BMSK                                                        0xf00
#define HWIO_GCC_QUPV3_WRAP0_S0_CBCR_WAKEUP_SHFT                                                          0x8
#define HWIO_GCC_QUPV3_WRAP0_S0_CBCR_SLEEP_BMSK                                                          0xf0
#define HWIO_GCC_QUPV3_WRAP0_S0_CBCR_SLEEP_SHFT                                                           0x4
#define HWIO_GCC_QUPV3_WRAP0_S0_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_QUPV3_WRAP0_S0_CBCR_CLK_ARES_SHFT                                                        0x2

#define HWIO_GCC_QUPV3_WRAP0_S1_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00017160)
#define HWIO_GCC_QUPV3_WRAP0_S1_CBCR_RMSK                                                          0x80007ff4
#define HWIO_GCC_QUPV3_WRAP0_S1_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP0_S1_CBCR_ADDR, HWIO_GCC_QUPV3_WRAP0_S1_CBCR_RMSK)
#define HWIO_GCC_QUPV3_WRAP0_S1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP0_S1_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_WRAP0_S1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_WRAP0_S1_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_WRAP0_S1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_WRAP0_S1_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_WRAP0_S1_CBCR_IN)
#define HWIO_GCC_QUPV3_WRAP0_S1_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_QUPV3_WRAP0_S1_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_QUPV3_WRAP0_S1_CBCR_FORCE_MEM_CORE_ON_BMSK                                            0x4000
#define HWIO_GCC_QUPV3_WRAP0_S1_CBCR_FORCE_MEM_CORE_ON_SHFT                                               0xe
#define HWIO_GCC_QUPV3_WRAP0_S1_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                          0x2000
#define HWIO_GCC_QUPV3_WRAP0_S1_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                             0xd
#define HWIO_GCC_QUPV3_WRAP0_S1_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                         0x1000
#define HWIO_GCC_QUPV3_WRAP0_S1_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                            0xc
#define HWIO_GCC_QUPV3_WRAP0_S1_CBCR_WAKEUP_BMSK                                                        0xf00
#define HWIO_GCC_QUPV3_WRAP0_S1_CBCR_WAKEUP_SHFT                                                          0x8
#define HWIO_GCC_QUPV3_WRAP0_S1_CBCR_SLEEP_BMSK                                                          0xf0
#define HWIO_GCC_QUPV3_WRAP0_S1_CBCR_SLEEP_SHFT                                                           0x4
#define HWIO_GCC_QUPV3_WRAP0_S1_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_QUPV3_WRAP0_S1_CBCR_CLK_ARES_SHFT                                                        0x2

#define HWIO_GCC_QUPV3_WRAP0_S2_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00017290)
#define HWIO_GCC_QUPV3_WRAP0_S2_CBCR_RMSK                                                          0x80007ff4
#define HWIO_GCC_QUPV3_WRAP0_S2_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP0_S2_CBCR_ADDR, HWIO_GCC_QUPV3_WRAP0_S2_CBCR_RMSK)
#define HWIO_GCC_QUPV3_WRAP0_S2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP0_S2_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_WRAP0_S2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_WRAP0_S2_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_WRAP0_S2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_WRAP0_S2_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_WRAP0_S2_CBCR_IN)
#define HWIO_GCC_QUPV3_WRAP0_S2_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_QUPV3_WRAP0_S2_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_QUPV3_WRAP0_S2_CBCR_FORCE_MEM_CORE_ON_BMSK                                            0x4000
#define HWIO_GCC_QUPV3_WRAP0_S2_CBCR_FORCE_MEM_CORE_ON_SHFT                                               0xe
#define HWIO_GCC_QUPV3_WRAP0_S2_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                          0x2000
#define HWIO_GCC_QUPV3_WRAP0_S2_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                             0xd
#define HWIO_GCC_QUPV3_WRAP0_S2_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                         0x1000
#define HWIO_GCC_QUPV3_WRAP0_S2_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                            0xc
#define HWIO_GCC_QUPV3_WRAP0_S2_CBCR_WAKEUP_BMSK                                                        0xf00
#define HWIO_GCC_QUPV3_WRAP0_S2_CBCR_WAKEUP_SHFT                                                          0x8
#define HWIO_GCC_QUPV3_WRAP0_S2_CBCR_SLEEP_BMSK                                                          0xf0
#define HWIO_GCC_QUPV3_WRAP0_S2_CBCR_SLEEP_SHFT                                                           0x4
#define HWIO_GCC_QUPV3_WRAP0_S2_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_QUPV3_WRAP0_S2_CBCR_CLK_ARES_SHFT                                                        0x2

#define HWIO_GCC_QUPV3_WRAP0_S3_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x000173c0)
#define HWIO_GCC_QUPV3_WRAP0_S3_CBCR_RMSK                                                          0x80007ff4
#define HWIO_GCC_QUPV3_WRAP0_S3_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP0_S3_CBCR_ADDR, HWIO_GCC_QUPV3_WRAP0_S3_CBCR_RMSK)
#define HWIO_GCC_QUPV3_WRAP0_S3_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP0_S3_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_WRAP0_S3_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_WRAP0_S3_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_WRAP0_S3_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_WRAP0_S3_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_WRAP0_S3_CBCR_IN)
#define HWIO_GCC_QUPV3_WRAP0_S3_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_QUPV3_WRAP0_S3_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_QUPV3_WRAP0_S3_CBCR_FORCE_MEM_CORE_ON_BMSK                                            0x4000
#define HWIO_GCC_QUPV3_WRAP0_S3_CBCR_FORCE_MEM_CORE_ON_SHFT                                               0xe
#define HWIO_GCC_QUPV3_WRAP0_S3_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                          0x2000
#define HWIO_GCC_QUPV3_WRAP0_S3_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                             0xd
#define HWIO_GCC_QUPV3_WRAP0_S3_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                         0x1000
#define HWIO_GCC_QUPV3_WRAP0_S3_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                            0xc
#define HWIO_GCC_QUPV3_WRAP0_S3_CBCR_WAKEUP_BMSK                                                        0xf00
#define HWIO_GCC_QUPV3_WRAP0_S3_CBCR_WAKEUP_SHFT                                                          0x8
#define HWIO_GCC_QUPV3_WRAP0_S3_CBCR_SLEEP_BMSK                                                          0xf0
#define HWIO_GCC_QUPV3_WRAP0_S3_CBCR_SLEEP_SHFT                                                           0x4
#define HWIO_GCC_QUPV3_WRAP0_S3_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_QUPV3_WRAP0_S3_CBCR_CLK_ARES_SHFT                                                        0x2

#define HWIO_GCC_QUPV3_WRAP0_S4_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x000174f0)
#define HWIO_GCC_QUPV3_WRAP0_S4_CBCR_RMSK                                                          0x80007ff4
#define HWIO_GCC_QUPV3_WRAP0_S4_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP0_S4_CBCR_ADDR, HWIO_GCC_QUPV3_WRAP0_S4_CBCR_RMSK)
#define HWIO_GCC_QUPV3_WRAP0_S4_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP0_S4_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_WRAP0_S4_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_WRAP0_S4_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_WRAP0_S4_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_WRAP0_S4_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_WRAP0_S4_CBCR_IN)
#define HWIO_GCC_QUPV3_WRAP0_S4_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_QUPV3_WRAP0_S4_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_QUPV3_WRAP0_S4_CBCR_FORCE_MEM_CORE_ON_BMSK                                            0x4000
#define HWIO_GCC_QUPV3_WRAP0_S4_CBCR_FORCE_MEM_CORE_ON_SHFT                                               0xe
#define HWIO_GCC_QUPV3_WRAP0_S4_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                          0x2000
#define HWIO_GCC_QUPV3_WRAP0_S4_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                             0xd
#define HWIO_GCC_QUPV3_WRAP0_S4_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                         0x1000
#define HWIO_GCC_QUPV3_WRAP0_S4_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                            0xc
#define HWIO_GCC_QUPV3_WRAP0_S4_CBCR_WAKEUP_BMSK                                                        0xf00
#define HWIO_GCC_QUPV3_WRAP0_S4_CBCR_WAKEUP_SHFT                                                          0x8
#define HWIO_GCC_QUPV3_WRAP0_S4_CBCR_SLEEP_BMSK                                                          0xf0
#define HWIO_GCC_QUPV3_WRAP0_S4_CBCR_SLEEP_SHFT                                                           0x4
#define HWIO_GCC_QUPV3_WRAP0_S4_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_QUPV3_WRAP0_S4_CBCR_CLK_ARES_SHFT                                                        0x2

#define HWIO_GCC_QUPV3_WRAP0_S5_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00017620)
#define HWIO_GCC_QUPV3_WRAP0_S5_CBCR_RMSK                                                          0x80007ff4
#define HWIO_GCC_QUPV3_WRAP0_S5_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP0_S5_CBCR_ADDR, HWIO_GCC_QUPV3_WRAP0_S5_CBCR_RMSK)
#define HWIO_GCC_QUPV3_WRAP0_S5_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP0_S5_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_WRAP0_S5_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_WRAP0_S5_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_WRAP0_S5_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_WRAP0_S5_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_WRAP0_S5_CBCR_IN)
#define HWIO_GCC_QUPV3_WRAP0_S5_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_QUPV3_WRAP0_S5_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_QUPV3_WRAP0_S5_CBCR_FORCE_MEM_CORE_ON_BMSK                                            0x4000
#define HWIO_GCC_QUPV3_WRAP0_S5_CBCR_FORCE_MEM_CORE_ON_SHFT                                               0xe
#define HWIO_GCC_QUPV3_WRAP0_S5_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                          0x2000
#define HWIO_GCC_QUPV3_WRAP0_S5_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                             0xd
#define HWIO_GCC_QUPV3_WRAP0_S5_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                         0x1000
#define HWIO_GCC_QUPV3_WRAP0_S5_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                            0xc
#define HWIO_GCC_QUPV3_WRAP0_S5_CBCR_WAKEUP_BMSK                                                        0xf00
#define HWIO_GCC_QUPV3_WRAP0_S5_CBCR_WAKEUP_SHFT                                                          0x8
#define HWIO_GCC_QUPV3_WRAP0_S5_CBCR_SLEEP_BMSK                                                          0xf0
#define HWIO_GCC_QUPV3_WRAP0_S5_CBCR_SLEEP_SHFT                                                           0x4
#define HWIO_GCC_QUPV3_WRAP0_S5_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_QUPV3_WRAP0_S5_CBCR_CLK_ARES_SHFT                                                        0x2

#define HWIO_GCC_QUPV3_WRAP0_S6_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00017750)
#define HWIO_GCC_QUPV3_WRAP0_S6_CBCR_RMSK                                                          0x80007ff4
#define HWIO_GCC_QUPV3_WRAP0_S6_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP0_S6_CBCR_ADDR, HWIO_GCC_QUPV3_WRAP0_S6_CBCR_RMSK)
#define HWIO_GCC_QUPV3_WRAP0_S6_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP0_S6_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_WRAP0_S6_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_WRAP0_S6_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_WRAP0_S6_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_WRAP0_S6_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_WRAP0_S6_CBCR_IN)
#define HWIO_GCC_QUPV3_WRAP0_S6_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_QUPV3_WRAP0_S6_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_QUPV3_WRAP0_S6_CBCR_FORCE_MEM_CORE_ON_BMSK                                            0x4000
#define HWIO_GCC_QUPV3_WRAP0_S6_CBCR_FORCE_MEM_CORE_ON_SHFT                                               0xe
#define HWIO_GCC_QUPV3_WRAP0_S6_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                          0x2000
#define HWIO_GCC_QUPV3_WRAP0_S6_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                             0xd
#define HWIO_GCC_QUPV3_WRAP0_S6_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                         0x1000
#define HWIO_GCC_QUPV3_WRAP0_S6_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                            0xc
#define HWIO_GCC_QUPV3_WRAP0_S6_CBCR_WAKEUP_BMSK                                                        0xf00
#define HWIO_GCC_QUPV3_WRAP0_S6_CBCR_WAKEUP_SHFT                                                          0x8
#define HWIO_GCC_QUPV3_WRAP0_S6_CBCR_SLEEP_BMSK                                                          0xf0
#define HWIO_GCC_QUPV3_WRAP0_S6_CBCR_SLEEP_SHFT                                                           0x4
#define HWIO_GCC_QUPV3_WRAP0_S6_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_QUPV3_WRAP0_S6_CBCR_CLK_ARES_SHFT                                                        0x2

#define HWIO_GCC_QUPV3_WRAP0_S7_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00017880)
#define HWIO_GCC_QUPV3_WRAP0_S7_CBCR_RMSK                                                          0x80007ff4
#define HWIO_GCC_QUPV3_WRAP0_S7_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP0_S7_CBCR_ADDR, HWIO_GCC_QUPV3_WRAP0_S7_CBCR_RMSK)
#define HWIO_GCC_QUPV3_WRAP0_S7_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP0_S7_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_WRAP0_S7_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_WRAP0_S7_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_WRAP0_S7_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_WRAP0_S7_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_WRAP0_S7_CBCR_IN)
#define HWIO_GCC_QUPV3_WRAP0_S7_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_QUPV3_WRAP0_S7_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_QUPV3_WRAP0_S7_CBCR_FORCE_MEM_CORE_ON_BMSK                                            0x4000
#define HWIO_GCC_QUPV3_WRAP0_S7_CBCR_FORCE_MEM_CORE_ON_SHFT                                               0xe
#define HWIO_GCC_QUPV3_WRAP0_S7_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                          0x2000
#define HWIO_GCC_QUPV3_WRAP0_S7_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                             0xd
#define HWIO_GCC_QUPV3_WRAP0_S7_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                         0x1000
#define HWIO_GCC_QUPV3_WRAP0_S7_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                            0xc
#define HWIO_GCC_QUPV3_WRAP0_S7_CBCR_WAKEUP_BMSK                                                        0xf00
#define HWIO_GCC_QUPV3_WRAP0_S7_CBCR_WAKEUP_SHFT                                                          0x8
#define HWIO_GCC_QUPV3_WRAP0_S7_CBCR_SLEEP_BMSK                                                          0xf0
#define HWIO_GCC_QUPV3_WRAP0_S7_CBCR_SLEEP_SHFT                                                           0x4
#define HWIO_GCC_QUPV3_WRAP0_S7_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_QUPV3_WRAP0_S7_CBCR_CLK_ARES_SHFT                                                        0x2

#define HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00018004)
#define HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_RMSK                                                     0x80007ff4
#define HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_ADDR, HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_RMSK)
#define HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_IN)
#define HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_FORCE_MEM_CORE_ON_BMSK                                       0x4000
#define HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_FORCE_MEM_CORE_ON_SHFT                                          0xe
#define HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                     0x2000
#define HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                        0xd
#define HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                    0x1000
#define HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                       0xc
#define HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_WAKEUP_BMSK                                                   0xf00
#define HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_WAKEUP_SHFT                                                     0x8
#define HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_SLEEP_BMSK                                                     0xf0
#define HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_SLEEP_SHFT                                                      0x4
#define HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_CLK_ARES_BMSK                                                   0x4
#define HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_CLK_ARES_SHFT                                                   0x2

#define HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00018008)
#define HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_RMSK                                                        0x80007ff4
#define HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_ADDR, HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_RMSK)
#define HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_IN)
#define HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_FORCE_MEM_CORE_ON_BMSK                                          0x4000
#define HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_FORCE_MEM_CORE_ON_SHFT                                             0xe
#define HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                        0x2000
#define HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                           0xd
#define HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                       0x1000
#define HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                          0xc
#define HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_WAKEUP_BMSK                                                      0xf00
#define HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_WAKEUP_SHFT                                                        0x8
#define HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_SLEEP_BMSK                                                        0xf0
#define HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_SLEEP_SHFT                                                         0x4
#define HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_CLK_ARES_SHFT                                                      0x2

#define HWIO_GCC_QUPV3_WRAP_1_M_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0001800c)
#define HWIO_GCC_QUPV3_WRAP_1_M_AHB_CBCR_RMSK                                                      0x80000004
#define HWIO_GCC_QUPV3_WRAP_1_M_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP_1_M_AHB_CBCR_ADDR, HWIO_GCC_QUPV3_WRAP_1_M_AHB_CBCR_RMSK)
#define HWIO_GCC_QUPV3_WRAP_1_M_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP_1_M_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_WRAP_1_M_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_WRAP_1_M_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_WRAP_1_M_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_WRAP_1_M_AHB_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_WRAP_1_M_AHB_CBCR_IN)
#define HWIO_GCC_QUPV3_WRAP_1_M_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_QUPV3_WRAP_1_M_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_QUPV3_WRAP_1_M_AHB_CBCR_CLK_ARES_BMSK                                                    0x4
#define HWIO_GCC_QUPV3_WRAP_1_M_AHB_CBCR_CLK_ARES_SHFT                                                    0x2

#define HWIO_GCC_QUPV3_WRAP_1_S_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00018010)
#define HWIO_GCC_QUPV3_WRAP_1_S_AHB_CBCR_RMSK                                                      0x80000006
#define HWIO_GCC_QUPV3_WRAP_1_S_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP_1_S_AHB_CBCR_ADDR, HWIO_GCC_QUPV3_WRAP_1_S_AHB_CBCR_RMSK)
#define HWIO_GCC_QUPV3_WRAP_1_S_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP_1_S_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_WRAP_1_S_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_WRAP_1_S_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_WRAP_1_S_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_WRAP_1_S_AHB_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_WRAP_1_S_AHB_CBCR_IN)
#define HWIO_GCC_QUPV3_WRAP_1_S_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_QUPV3_WRAP_1_S_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_QUPV3_WRAP_1_S_AHB_CBCR_CLK_ARES_BMSK                                                    0x4
#define HWIO_GCC_QUPV3_WRAP_1_S_AHB_CBCR_CLK_ARES_SHFT                                                    0x2
#define HWIO_GCC_QUPV3_WRAP_1_S_AHB_CBCR_HW_CTL_BMSK                                                      0x2
#define HWIO_GCC_QUPV3_WRAP_1_S_AHB_CBCR_HW_CTL_SHFT                                                      0x1

#define HWIO_GCC_QUPV3_WRAP1_S0_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00018014)
#define HWIO_GCC_QUPV3_WRAP1_S0_CBCR_RMSK                                                          0x80007ff4
#define HWIO_GCC_QUPV3_WRAP1_S0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP1_S0_CBCR_ADDR, HWIO_GCC_QUPV3_WRAP1_S0_CBCR_RMSK)
#define HWIO_GCC_QUPV3_WRAP1_S0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP1_S0_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_WRAP1_S0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_WRAP1_S0_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_WRAP1_S0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_WRAP1_S0_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_WRAP1_S0_CBCR_IN)
#define HWIO_GCC_QUPV3_WRAP1_S0_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_QUPV3_WRAP1_S0_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_QUPV3_WRAP1_S0_CBCR_FORCE_MEM_CORE_ON_BMSK                                            0x4000
#define HWIO_GCC_QUPV3_WRAP1_S0_CBCR_FORCE_MEM_CORE_ON_SHFT                                               0xe
#define HWIO_GCC_QUPV3_WRAP1_S0_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                          0x2000
#define HWIO_GCC_QUPV3_WRAP1_S0_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                             0xd
#define HWIO_GCC_QUPV3_WRAP1_S0_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                         0x1000
#define HWIO_GCC_QUPV3_WRAP1_S0_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                            0xc
#define HWIO_GCC_QUPV3_WRAP1_S0_CBCR_WAKEUP_BMSK                                                        0xf00
#define HWIO_GCC_QUPV3_WRAP1_S0_CBCR_WAKEUP_SHFT                                                          0x8
#define HWIO_GCC_QUPV3_WRAP1_S0_CBCR_SLEEP_BMSK                                                          0xf0
#define HWIO_GCC_QUPV3_WRAP1_S0_CBCR_SLEEP_SHFT                                                           0x4
#define HWIO_GCC_QUPV3_WRAP1_S0_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_QUPV3_WRAP1_S0_CBCR_CLK_ARES_SHFT                                                        0x2

#define HWIO_GCC_QUPV3_WRAP1_S1_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00018144)
#define HWIO_GCC_QUPV3_WRAP1_S1_CBCR_RMSK                                                          0x80007ff4
#define HWIO_GCC_QUPV3_WRAP1_S1_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP1_S1_CBCR_ADDR, HWIO_GCC_QUPV3_WRAP1_S1_CBCR_RMSK)
#define HWIO_GCC_QUPV3_WRAP1_S1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP1_S1_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_WRAP1_S1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_WRAP1_S1_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_WRAP1_S1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_WRAP1_S1_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_WRAP1_S1_CBCR_IN)
#define HWIO_GCC_QUPV3_WRAP1_S1_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_QUPV3_WRAP1_S1_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_QUPV3_WRAP1_S1_CBCR_FORCE_MEM_CORE_ON_BMSK                                            0x4000
#define HWIO_GCC_QUPV3_WRAP1_S1_CBCR_FORCE_MEM_CORE_ON_SHFT                                               0xe
#define HWIO_GCC_QUPV3_WRAP1_S1_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                          0x2000
#define HWIO_GCC_QUPV3_WRAP1_S1_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                             0xd
#define HWIO_GCC_QUPV3_WRAP1_S1_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                         0x1000
#define HWIO_GCC_QUPV3_WRAP1_S1_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                            0xc
#define HWIO_GCC_QUPV3_WRAP1_S1_CBCR_WAKEUP_BMSK                                                        0xf00
#define HWIO_GCC_QUPV3_WRAP1_S1_CBCR_WAKEUP_SHFT                                                          0x8
#define HWIO_GCC_QUPV3_WRAP1_S1_CBCR_SLEEP_BMSK                                                          0xf0
#define HWIO_GCC_QUPV3_WRAP1_S1_CBCR_SLEEP_SHFT                                                           0x4
#define HWIO_GCC_QUPV3_WRAP1_S1_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_QUPV3_WRAP1_S1_CBCR_CLK_ARES_SHFT                                                        0x2

#define HWIO_GCC_QUPV3_WRAP1_S2_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00018274)
#define HWIO_GCC_QUPV3_WRAP1_S2_CBCR_RMSK                                                          0x80007ff4
#define HWIO_GCC_QUPV3_WRAP1_S2_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP1_S2_CBCR_ADDR, HWIO_GCC_QUPV3_WRAP1_S2_CBCR_RMSK)
#define HWIO_GCC_QUPV3_WRAP1_S2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP1_S2_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_WRAP1_S2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_WRAP1_S2_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_WRAP1_S2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_WRAP1_S2_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_WRAP1_S2_CBCR_IN)
#define HWIO_GCC_QUPV3_WRAP1_S2_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_QUPV3_WRAP1_S2_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_QUPV3_WRAP1_S2_CBCR_FORCE_MEM_CORE_ON_BMSK                                            0x4000
#define HWIO_GCC_QUPV3_WRAP1_S2_CBCR_FORCE_MEM_CORE_ON_SHFT                                               0xe
#define HWIO_GCC_QUPV3_WRAP1_S2_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                          0x2000
#define HWIO_GCC_QUPV3_WRAP1_S2_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                             0xd
#define HWIO_GCC_QUPV3_WRAP1_S2_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                         0x1000
#define HWIO_GCC_QUPV3_WRAP1_S2_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                            0xc
#define HWIO_GCC_QUPV3_WRAP1_S2_CBCR_WAKEUP_BMSK                                                        0xf00
#define HWIO_GCC_QUPV3_WRAP1_S2_CBCR_WAKEUP_SHFT                                                          0x8
#define HWIO_GCC_QUPV3_WRAP1_S2_CBCR_SLEEP_BMSK                                                          0xf0
#define HWIO_GCC_QUPV3_WRAP1_S2_CBCR_SLEEP_SHFT                                                           0x4
#define HWIO_GCC_QUPV3_WRAP1_S2_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_QUPV3_WRAP1_S2_CBCR_CLK_ARES_SHFT                                                        0x2

#define HWIO_GCC_QUPV3_WRAP1_S3_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x000183a4)
#define HWIO_GCC_QUPV3_WRAP1_S3_CBCR_RMSK                                                          0x80007ff4
#define HWIO_GCC_QUPV3_WRAP1_S3_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP1_S3_CBCR_ADDR, HWIO_GCC_QUPV3_WRAP1_S3_CBCR_RMSK)
#define HWIO_GCC_QUPV3_WRAP1_S3_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP1_S3_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_WRAP1_S3_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_WRAP1_S3_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_WRAP1_S3_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_WRAP1_S3_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_WRAP1_S3_CBCR_IN)
#define HWIO_GCC_QUPV3_WRAP1_S3_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_QUPV3_WRAP1_S3_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_QUPV3_WRAP1_S3_CBCR_FORCE_MEM_CORE_ON_BMSK                                            0x4000
#define HWIO_GCC_QUPV3_WRAP1_S3_CBCR_FORCE_MEM_CORE_ON_SHFT                                               0xe
#define HWIO_GCC_QUPV3_WRAP1_S3_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                          0x2000
#define HWIO_GCC_QUPV3_WRAP1_S3_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                             0xd
#define HWIO_GCC_QUPV3_WRAP1_S3_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                         0x1000
#define HWIO_GCC_QUPV3_WRAP1_S3_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                            0xc
#define HWIO_GCC_QUPV3_WRAP1_S3_CBCR_WAKEUP_BMSK                                                        0xf00
#define HWIO_GCC_QUPV3_WRAP1_S3_CBCR_WAKEUP_SHFT                                                          0x8
#define HWIO_GCC_QUPV3_WRAP1_S3_CBCR_SLEEP_BMSK                                                          0xf0
#define HWIO_GCC_QUPV3_WRAP1_S3_CBCR_SLEEP_SHFT                                                           0x4
#define HWIO_GCC_QUPV3_WRAP1_S3_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_QUPV3_WRAP1_S3_CBCR_CLK_ARES_SHFT                                                        0x2

#define HWIO_GCC_QUPV3_WRAP1_S4_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x000184d4)
#define HWIO_GCC_QUPV3_WRAP1_S4_CBCR_RMSK                                                          0x80007ff4
#define HWIO_GCC_QUPV3_WRAP1_S4_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP1_S4_CBCR_ADDR, HWIO_GCC_QUPV3_WRAP1_S4_CBCR_RMSK)
#define HWIO_GCC_QUPV3_WRAP1_S4_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP1_S4_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_WRAP1_S4_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_WRAP1_S4_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_WRAP1_S4_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_WRAP1_S4_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_WRAP1_S4_CBCR_IN)
#define HWIO_GCC_QUPV3_WRAP1_S4_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_QUPV3_WRAP1_S4_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_QUPV3_WRAP1_S4_CBCR_FORCE_MEM_CORE_ON_BMSK                                            0x4000
#define HWIO_GCC_QUPV3_WRAP1_S4_CBCR_FORCE_MEM_CORE_ON_SHFT                                               0xe
#define HWIO_GCC_QUPV3_WRAP1_S4_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                          0x2000
#define HWIO_GCC_QUPV3_WRAP1_S4_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                             0xd
#define HWIO_GCC_QUPV3_WRAP1_S4_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                         0x1000
#define HWIO_GCC_QUPV3_WRAP1_S4_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                            0xc
#define HWIO_GCC_QUPV3_WRAP1_S4_CBCR_WAKEUP_BMSK                                                        0xf00
#define HWIO_GCC_QUPV3_WRAP1_S4_CBCR_WAKEUP_SHFT                                                          0x8
#define HWIO_GCC_QUPV3_WRAP1_S4_CBCR_SLEEP_BMSK                                                          0xf0
#define HWIO_GCC_QUPV3_WRAP1_S4_CBCR_SLEEP_SHFT                                                           0x4
#define HWIO_GCC_QUPV3_WRAP1_S4_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_QUPV3_WRAP1_S4_CBCR_CLK_ARES_SHFT                                                        0x2

#define HWIO_GCC_QUPV3_WRAP1_S5_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00018604)
#define HWIO_GCC_QUPV3_WRAP1_S5_CBCR_RMSK                                                          0x80007ff4
#define HWIO_GCC_QUPV3_WRAP1_S5_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP1_S5_CBCR_ADDR, HWIO_GCC_QUPV3_WRAP1_S5_CBCR_RMSK)
#define HWIO_GCC_QUPV3_WRAP1_S5_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP1_S5_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_WRAP1_S5_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_WRAP1_S5_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_WRAP1_S5_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_WRAP1_S5_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_WRAP1_S5_CBCR_IN)
#define HWIO_GCC_QUPV3_WRAP1_S5_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_QUPV3_WRAP1_S5_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_QUPV3_WRAP1_S5_CBCR_FORCE_MEM_CORE_ON_BMSK                                            0x4000
#define HWIO_GCC_QUPV3_WRAP1_S5_CBCR_FORCE_MEM_CORE_ON_SHFT                                               0xe
#define HWIO_GCC_QUPV3_WRAP1_S5_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                          0x2000
#define HWIO_GCC_QUPV3_WRAP1_S5_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                             0xd
#define HWIO_GCC_QUPV3_WRAP1_S5_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                         0x1000
#define HWIO_GCC_QUPV3_WRAP1_S5_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                            0xc
#define HWIO_GCC_QUPV3_WRAP1_S5_CBCR_WAKEUP_BMSK                                                        0xf00
#define HWIO_GCC_QUPV3_WRAP1_S5_CBCR_WAKEUP_SHFT                                                          0x8
#define HWIO_GCC_QUPV3_WRAP1_S5_CBCR_SLEEP_BMSK                                                          0xf0
#define HWIO_GCC_QUPV3_WRAP1_S5_CBCR_SLEEP_SHFT                                                           0x4
#define HWIO_GCC_QUPV3_WRAP1_S5_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_QUPV3_WRAP1_S5_CBCR_CLK_ARES_SHFT                                                        0x2

#define HWIO_GCC_QUPV3_WRAP1_S6_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00018734)
#define HWIO_GCC_QUPV3_WRAP1_S6_CBCR_RMSK                                                          0x80007ff4
#define HWIO_GCC_QUPV3_WRAP1_S6_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP1_S6_CBCR_ADDR, HWIO_GCC_QUPV3_WRAP1_S6_CBCR_RMSK)
#define HWIO_GCC_QUPV3_WRAP1_S6_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP1_S6_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_WRAP1_S6_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_WRAP1_S6_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_WRAP1_S6_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_WRAP1_S6_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_WRAP1_S6_CBCR_IN)
#define HWIO_GCC_QUPV3_WRAP1_S6_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_QUPV3_WRAP1_S6_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_QUPV3_WRAP1_S6_CBCR_FORCE_MEM_CORE_ON_BMSK                                            0x4000
#define HWIO_GCC_QUPV3_WRAP1_S6_CBCR_FORCE_MEM_CORE_ON_SHFT                                               0xe
#define HWIO_GCC_QUPV3_WRAP1_S6_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                          0x2000
#define HWIO_GCC_QUPV3_WRAP1_S6_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                             0xd
#define HWIO_GCC_QUPV3_WRAP1_S6_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                         0x1000
#define HWIO_GCC_QUPV3_WRAP1_S6_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                            0xc
#define HWIO_GCC_QUPV3_WRAP1_S6_CBCR_WAKEUP_BMSK                                                        0xf00
#define HWIO_GCC_QUPV3_WRAP1_S6_CBCR_WAKEUP_SHFT                                                          0x8
#define HWIO_GCC_QUPV3_WRAP1_S6_CBCR_SLEEP_BMSK                                                          0xf0
#define HWIO_GCC_QUPV3_WRAP1_S6_CBCR_SLEEP_SHFT                                                           0x4
#define HWIO_GCC_QUPV3_WRAP1_S6_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_QUPV3_WRAP1_S6_CBCR_CLK_ARES_SHFT                                                        0x2

#define HWIO_GCC_QUPV3_WRAP1_S7_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00018864)
#define HWIO_GCC_QUPV3_WRAP1_S7_CBCR_RMSK                                                          0x80007ff4
#define HWIO_GCC_QUPV3_WRAP1_S7_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP1_S7_CBCR_ADDR, HWIO_GCC_QUPV3_WRAP1_S7_CBCR_RMSK)
#define HWIO_GCC_QUPV3_WRAP1_S7_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP1_S7_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_WRAP1_S7_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_WRAP1_S7_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_WRAP1_S7_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_WRAP1_S7_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_WRAP1_S7_CBCR_IN)
#define HWIO_GCC_QUPV3_WRAP1_S7_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_QUPV3_WRAP1_S7_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_QUPV3_WRAP1_S7_CBCR_FORCE_MEM_CORE_ON_BMSK                                            0x4000
#define HWIO_GCC_QUPV3_WRAP1_S7_CBCR_FORCE_MEM_CORE_ON_SHFT                                               0xe
#define HWIO_GCC_QUPV3_WRAP1_S7_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                          0x2000
#define HWIO_GCC_QUPV3_WRAP1_S7_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                             0xd
#define HWIO_GCC_QUPV3_WRAP1_S7_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                         0x1000
#define HWIO_GCC_QUPV3_WRAP1_S7_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                            0xc
#define HWIO_GCC_QUPV3_WRAP1_S7_CBCR_WAKEUP_BMSK                                                        0xf00
#define HWIO_GCC_QUPV3_WRAP1_S7_CBCR_WAKEUP_SHFT                                                          0x8
#define HWIO_GCC_QUPV3_WRAP1_S7_CBCR_SLEEP_BMSK                                                          0xf0
#define HWIO_GCC_QUPV3_WRAP1_S7_CBCR_SLEEP_SHFT                                                           0x4
#define HWIO_GCC_QUPV3_WRAP1_S7_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_QUPV3_WRAP1_S7_CBCR_CLK_ARES_SHFT                                                        0x2

#define HWIO_GCC_PDM_AHB_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00033004)
#define HWIO_GCC_PDM_AHB_CBCR_RMSK                                                                 0x80000007
#define HWIO_GCC_PDM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PDM_AHB_CBCR_ADDR, HWIO_GCC_PDM_AHB_CBCR_RMSK)
#define HWIO_GCC_PDM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PDM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PDM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PDM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM_AHB_CBCR_ADDR,m,v,HWIO_GCC_PDM_AHB_CBCR_IN)
#define HWIO_GCC_PDM_AHB_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_PDM_AHB_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_PDM_AHB_CBCR_CLK_ARES_BMSK                                                               0x4
#define HWIO_GCC_PDM_AHB_CBCR_CLK_ARES_SHFT                                                               0x2
#define HWIO_GCC_PDM_AHB_CBCR_HW_CTL_BMSK                                                                 0x2
#define HWIO_GCC_PDM_AHB_CBCR_HW_CTL_SHFT                                                                 0x1
#define HWIO_GCC_PDM_AHB_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_PDM_AHB_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_PDM_XO4_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00033008)
#define HWIO_GCC_PDM_XO4_CBCR_RMSK                                                                 0x80000005
#define HWIO_GCC_PDM_XO4_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PDM_XO4_CBCR_ADDR, HWIO_GCC_PDM_XO4_CBCR_RMSK)
#define HWIO_GCC_PDM_XO4_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM_XO4_CBCR_ADDR, m)
#define HWIO_GCC_PDM_XO4_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PDM_XO4_CBCR_ADDR,v)
#define HWIO_GCC_PDM_XO4_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM_XO4_CBCR_ADDR,m,v,HWIO_GCC_PDM_XO4_CBCR_IN)
#define HWIO_GCC_PDM_XO4_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_PDM_XO4_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_PDM_XO4_CBCR_CLK_ARES_BMSK                                                               0x4
#define HWIO_GCC_PDM_XO4_CBCR_CLK_ARES_SHFT                                                               0x2
#define HWIO_GCC_PDM_XO4_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_PDM_XO4_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_PDM2_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0003300c)
#define HWIO_GCC_PDM2_CBCR_RMSK                                                                    0x80000005
#define HWIO_GCC_PDM2_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PDM2_CBCR_ADDR, HWIO_GCC_PDM2_CBCR_RMSK)
#define HWIO_GCC_PDM2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM2_CBCR_ADDR, m)
#define HWIO_GCC_PDM2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PDM2_CBCR_ADDR,v)
#define HWIO_GCC_PDM2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM2_CBCR_ADDR,m,v,HWIO_GCC_PDM2_CBCR_IN)
#define HWIO_GCC_PDM2_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_PDM2_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_PDM2_CBCR_CLK_ARES_BMSK                                                                  0x4
#define HWIO_GCC_PDM2_CBCR_CLK_ARES_SHFT                                                                  0x2
#define HWIO_GCC_PDM2_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_PDM2_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_PRNG_AHB_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00034004)
#define HWIO_GCC_PRNG_AHB_CBCR_RMSK                                                                0x80000006
#define HWIO_GCC_PRNG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PRNG_AHB_CBCR_ADDR, HWIO_GCC_PRNG_AHB_CBCR_RMSK)
#define HWIO_GCC_PRNG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PRNG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PRNG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PRNG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PRNG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PRNG_AHB_CBCR_ADDR,m,v,HWIO_GCC_PRNG_AHB_CBCR_IN)
#define HWIO_GCC_PRNG_AHB_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_PRNG_AHB_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_PRNG_AHB_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_PRNG_AHB_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_PRNG_AHB_CBCR_HW_CTL_BMSK                                                                0x2
#define HWIO_GCC_PRNG_AHB_CBCR_HW_CTL_SHFT                                                                0x1

#define HWIO_GCC_TSIF_AHB_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00036004)
#define HWIO_GCC_TSIF_AHB_CBCR_RMSK                                                                0x80007ff5
#define HWIO_GCC_TSIF_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TSIF_AHB_CBCR_ADDR, HWIO_GCC_TSIF_AHB_CBCR_RMSK)
#define HWIO_GCC_TSIF_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TSIF_AHB_CBCR_ADDR, m)
#define HWIO_GCC_TSIF_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TSIF_AHB_CBCR_ADDR,v)
#define HWIO_GCC_TSIF_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TSIF_AHB_CBCR_ADDR,m,v,HWIO_GCC_TSIF_AHB_CBCR_IN)
#define HWIO_GCC_TSIF_AHB_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_TSIF_AHB_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_TSIF_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                  0x4000
#define HWIO_GCC_TSIF_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                     0xe
#define HWIO_GCC_TSIF_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                0x2000
#define HWIO_GCC_TSIF_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                   0xd
#define HWIO_GCC_TSIF_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                               0x1000
#define HWIO_GCC_TSIF_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                  0xc
#define HWIO_GCC_TSIF_AHB_CBCR_WAKEUP_BMSK                                                              0xf00
#define HWIO_GCC_TSIF_AHB_CBCR_WAKEUP_SHFT                                                                0x8
#define HWIO_GCC_TSIF_AHB_CBCR_SLEEP_BMSK                                                                0xf0
#define HWIO_GCC_TSIF_AHB_CBCR_SLEEP_SHFT                                                                 0x4
#define HWIO_GCC_TSIF_AHB_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_TSIF_AHB_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_TSIF_AHB_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_TSIF_AHB_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_TSIF_REF_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00036008)
#define HWIO_GCC_TSIF_REF_CBCR_RMSK                                                                0x80000005
#define HWIO_GCC_TSIF_REF_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TSIF_REF_CBCR_ADDR, HWIO_GCC_TSIF_REF_CBCR_RMSK)
#define HWIO_GCC_TSIF_REF_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TSIF_REF_CBCR_ADDR, m)
#define HWIO_GCC_TSIF_REF_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TSIF_REF_CBCR_ADDR,v)
#define HWIO_GCC_TSIF_REF_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TSIF_REF_CBCR_ADDR,m,v,HWIO_GCC_TSIF_REF_CBCR_IN)
#define HWIO_GCC_TSIF_REF_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_TSIF_REF_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_TSIF_REF_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_TSIF_REF_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_TSIF_REF_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_TSIF_REF_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0003600c)
#define HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_RMSK                                                  0x80000005
#define HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_ADDR, HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_RMSK)
#define HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_ADDR, m)
#define HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_ADDR,v)
#define HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_ADDR,m,v,HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_IN)
#define HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_CLK_ARES_BMSK                                                0x4
#define HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_CLK_ARES_SHFT                                                0x2
#define HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_TCSR_AHB_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00037004)
#define HWIO_GCC_TCSR_AHB_CBCR_RMSK                                                                0x80000006
#define HWIO_GCC_TCSR_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TCSR_AHB_CBCR_ADDR, HWIO_GCC_TCSR_AHB_CBCR_RMSK)
#define HWIO_GCC_TCSR_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TCSR_AHB_CBCR_ADDR, m)
#define HWIO_GCC_TCSR_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TCSR_AHB_CBCR_ADDR,v)
#define HWIO_GCC_TCSR_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TCSR_AHB_CBCR_ADDR,m,v,HWIO_GCC_TCSR_AHB_CBCR_IN)
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_TCSR_AHB_CBCR_HW_CTL_BMSK                                                                0x2
#define HWIO_GCC_TCSR_AHB_CBCR_HW_CTL_SHFT                                                                0x1

#define HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00038004)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_RMSK                                                            0x80007ff6
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR, HWIO_GCC_BOOT_ROM_AHB_CBCR_RMSK)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR,m,v,HWIO_GCC_BOOT_ROM_AHB_CBCR_IN)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                              0x4000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                 0xe
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                            0x2000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                               0xd
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                           0x1000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                              0xc
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_BMSK                                                          0xf00
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_SHFT                                                            0x8
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_BMSK                                                            0xf0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_SHFT                                                             0x4
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_HW_CTL_BMSK                                                            0x2
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_HW_CTL_SHFT                                                            0x1

#define HWIO_GCC_TLMM_NORTH_AHB_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0003a004)
#define HWIO_GCC_TLMM_NORTH_AHB_CBCR_RMSK                                                          0x80000006
#define HWIO_GCC_TLMM_NORTH_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TLMM_NORTH_AHB_CBCR_ADDR, HWIO_GCC_TLMM_NORTH_AHB_CBCR_RMSK)
#define HWIO_GCC_TLMM_NORTH_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TLMM_NORTH_AHB_CBCR_ADDR, m)
#define HWIO_GCC_TLMM_NORTH_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TLMM_NORTH_AHB_CBCR_ADDR,v)
#define HWIO_GCC_TLMM_NORTH_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TLMM_NORTH_AHB_CBCR_ADDR,m,v,HWIO_GCC_TLMM_NORTH_AHB_CBCR_IN)
#define HWIO_GCC_TLMM_NORTH_AHB_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_TLMM_NORTH_AHB_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_TLMM_NORTH_AHB_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_TLMM_NORTH_AHB_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_TLMM_NORTH_AHB_CBCR_HW_CTL_BMSK                                                          0x2
#define HWIO_GCC_TLMM_NORTH_AHB_CBCR_HW_CTL_SHFT                                                          0x1

#define HWIO_GCC_TLMM_SOUTH_AHB_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0003a008)
#define HWIO_GCC_TLMM_SOUTH_AHB_CBCR_RMSK                                                          0x80000006
#define HWIO_GCC_TLMM_SOUTH_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TLMM_SOUTH_AHB_CBCR_ADDR, HWIO_GCC_TLMM_SOUTH_AHB_CBCR_RMSK)
#define HWIO_GCC_TLMM_SOUTH_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TLMM_SOUTH_AHB_CBCR_ADDR, m)
#define HWIO_GCC_TLMM_SOUTH_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TLMM_SOUTH_AHB_CBCR_ADDR,v)
#define HWIO_GCC_TLMM_SOUTH_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TLMM_SOUTH_AHB_CBCR_ADDR,m,v,HWIO_GCC_TLMM_SOUTH_AHB_CBCR_IN)
#define HWIO_GCC_TLMM_SOUTH_AHB_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_TLMM_SOUTH_AHB_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_TLMM_SOUTH_AHB_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_TLMM_SOUTH_AHB_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_TLMM_SOUTH_AHB_CBCR_HW_CTL_BMSK                                                          0x2
#define HWIO_GCC_TLMM_SOUTH_AHB_CBCR_HW_CTL_SHFT                                                          0x1

#define HWIO_GCC_TLMM_EAST_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0003a00c)
#define HWIO_GCC_TLMM_EAST_AHB_CBCR_RMSK                                                           0x80000006
#define HWIO_GCC_TLMM_EAST_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TLMM_EAST_AHB_CBCR_ADDR, HWIO_GCC_TLMM_EAST_AHB_CBCR_RMSK)
#define HWIO_GCC_TLMM_EAST_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TLMM_EAST_AHB_CBCR_ADDR, m)
#define HWIO_GCC_TLMM_EAST_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TLMM_EAST_AHB_CBCR_ADDR,v)
#define HWIO_GCC_TLMM_EAST_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TLMM_EAST_AHB_CBCR_ADDR,m,v,HWIO_GCC_TLMM_EAST_AHB_CBCR_IN)
#define HWIO_GCC_TLMM_EAST_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_TLMM_EAST_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_TLMM_EAST_AHB_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_TLMM_EAST_AHB_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_TLMM_EAST_AHB_CBCR_HW_CTL_BMSK                                                           0x2
#define HWIO_GCC_TLMM_EAST_AHB_CBCR_HW_CTL_SHFT                                                           0x1

#define HWIO_GCC_TLMM_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0003a010)
#define HWIO_GCC_TLMM_CBCR_RMSK                                                                    0x80000004
#define HWIO_GCC_TLMM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TLMM_CBCR_ADDR, HWIO_GCC_TLMM_CBCR_RMSK)
#define HWIO_GCC_TLMM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TLMM_CBCR_ADDR, m)
#define HWIO_GCC_TLMM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TLMM_CBCR_ADDR,v)
#define HWIO_GCC_TLMM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TLMM_CBCR_ADDR,m,v,HWIO_GCC_TLMM_CBCR_IN)
#define HWIO_GCC_TLMM_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_TLMM_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_TLMM_CBCR_CLK_ARES_BMSK                                                                  0x4
#define HWIO_GCC_TLMM_CBCR_CLK_ARES_SHFT                                                                  0x2

#define HWIO_GCC_TLMM_WEST_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0003a014)
#define HWIO_GCC_TLMM_WEST_AHB_CBCR_RMSK                                                           0x80000006
#define HWIO_GCC_TLMM_WEST_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TLMM_WEST_AHB_CBCR_ADDR, HWIO_GCC_TLMM_WEST_AHB_CBCR_RMSK)
#define HWIO_GCC_TLMM_WEST_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TLMM_WEST_AHB_CBCR_ADDR, m)
#define HWIO_GCC_TLMM_WEST_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TLMM_WEST_AHB_CBCR_ADDR,v)
#define HWIO_GCC_TLMM_WEST_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TLMM_WEST_AHB_CBCR_ADDR,m,v,HWIO_GCC_TLMM_WEST_AHB_CBCR_IN)
#define HWIO_GCC_TLMM_WEST_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_TLMM_WEST_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_TLMM_WEST_AHB_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_TLMM_WEST_AHB_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_TLMM_WEST_AHB_CBCR_HW_CTL_BMSK                                                           0x2
#define HWIO_GCC_TLMM_WEST_AHB_CBCR_HW_CTL_SHFT                                                           0x1

#define HWIO_GCC_AOSS_CNOC_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0003c004)
#define HWIO_GCC_AOSS_CNOC_AHB_CBCR_RMSK                                                           0x80000005
#define HWIO_GCC_AOSS_CNOC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AOSS_CNOC_AHB_CBCR_ADDR, HWIO_GCC_AOSS_CNOC_AHB_CBCR_RMSK)
#define HWIO_GCC_AOSS_CNOC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AOSS_CNOC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_AOSS_CNOC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AOSS_CNOC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_AOSS_CNOC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AOSS_CNOC_AHB_CBCR_ADDR,m,v,HWIO_GCC_AOSS_CNOC_AHB_CBCR_IN)
#define HWIO_GCC_AOSS_CNOC_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_AOSS_CNOC_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_AOSS_CNOC_AHB_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_AOSS_CNOC_AHB_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_AOSS_CNOC_AHB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_AOSS_CNOC_AHB_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_AOSS_AT_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0003c008)
#define HWIO_GCC_AOSS_AT_CBCR_RMSK                                                                 0x80000005
#define HWIO_GCC_AOSS_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AOSS_AT_CBCR_ADDR, HWIO_GCC_AOSS_AT_CBCR_RMSK)
#define HWIO_GCC_AOSS_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AOSS_AT_CBCR_ADDR, m)
#define HWIO_GCC_AOSS_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AOSS_AT_CBCR_ADDR,v)
#define HWIO_GCC_AOSS_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AOSS_AT_CBCR_ADDR,m,v,HWIO_GCC_AOSS_AT_CBCR_IN)
#define HWIO_GCC_AOSS_AT_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_AOSS_AT_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_AOSS_AT_CBCR_CLK_ARES_BMSK                                                               0x4
#define HWIO_GCC_AOSS_AT_CBCR_CLK_ARES_SHFT                                                               0x2
#define HWIO_GCC_AOSS_AT_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_AOSS_AT_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0003d004)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_RMSK                                                            0x80007ff5
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR, HWIO_GCC_SEC_CTRL_ACC_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_ACC_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_CORE_ON_BMSK                                              0x4000
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_CORE_ON_SHFT                                                 0xe
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                            0x2000
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                               0xd
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                           0x1000
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                              0xc
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_BMSK                                                          0xf00
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_SHFT                                                            0x8
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_BMSK                                                            0xf0
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_SHFT                                                             0x4
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0003d008)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_RMSK                                                            0x80000007
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR, HWIO_GCC_SEC_CTRL_AHB_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_AHB_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_HW_CTL_BMSK                                                            0x2
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_HW_CTL_SHFT                                                            0x1
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_SEC_CTRL_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0003d00c)
#define HWIO_GCC_SEC_CTRL_CBCR_RMSK                                                                0x80007ff5
#define HWIO_GCC_SEC_CTRL_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CBCR_ADDR, HWIO_GCC_SEC_CTRL_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_CORE_ON_BMSK                                                  0x4000
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_CORE_ON_SHFT                                                     0xe
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                0x2000
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                   0xd
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                               0x1000
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                  0xc
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_BMSK                                                              0xf00
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_SHFT                                                                0x8
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_BMSK                                                                0xf0
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_SHFT                                                                 0x4
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0003d010)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_RMSK                                                          0x80000005
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR, HWIO_GCC_SEC_CTRL_SENSE_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_SENSE_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0003d014)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_RMSK                                                 0x80000005
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR, HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_ARES_BMSK                                               0x4
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_ARES_SHFT                                               0x2
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00040004)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_RMSK                                                            0x80000007
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR, HWIO_GCC_SPDM_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_SPDM_CFG_AHB_CBCR_IN)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_HW_CTL_BMSK                                                            0x2
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_HW_CTL_SHFT                                                            0x1
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00040008)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_RMSK                                                           0x80000005
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR, HWIO_GCC_SPDM_MSTR_AHB_CBCR_RMSK)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR,m,v,HWIO_GCC_SPDM_MSTR_AHB_CBCR_IN)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_SPDM_FF_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0004000c)
#define HWIO_GCC_SPDM_FF_CBCR_RMSK                                                                 0x80000005
#define HWIO_GCC_SPDM_FF_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_FF_CBCR_ADDR, HWIO_GCC_SPDM_FF_CBCR_RMSK)
#define HWIO_GCC_SPDM_FF_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_FF_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_FF_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_FF_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_FF_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_FF_CBCR_ADDR,m,v,HWIO_GCC_SPDM_FF_CBCR_IN)
#define HWIO_GCC_SPDM_FF_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_SPDM_FF_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_SPDM_FF_CBCR_CLK_ARES_BMSK                                                               0x4
#define HWIO_GCC_SPDM_FF_CBCR_CLK_ARES_SHFT                                                               0x2
#define HWIO_GCC_SPDM_FF_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_SPDM_FF_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_SPDM_MEMNOC_CY_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00040010)
#define HWIO_GCC_SPDM_MEMNOC_CY_CBCR_RMSK                                                          0x80000005
#define HWIO_GCC_SPDM_MEMNOC_CY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_MEMNOC_CY_CBCR_ADDR, HWIO_GCC_SPDM_MEMNOC_CY_CBCR_RMSK)
#define HWIO_GCC_SPDM_MEMNOC_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_MEMNOC_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_MEMNOC_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_MEMNOC_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_MEMNOC_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_MEMNOC_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_MEMNOC_CY_CBCR_IN)
#define HWIO_GCC_SPDM_MEMNOC_CY_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_SPDM_MEMNOC_CY_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_SPDM_MEMNOC_CY_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_SPDM_MEMNOC_CY_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_SPDM_MEMNOC_CY_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_SPDM_MEMNOC_CY_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00040014)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_RMSK                                                            0x80000005
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR, HWIO_GCC_SPDM_SNOC_CY_CBCR_RMSK)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_SNOC_CY_CBCR_IN)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00040018)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_RMSK                                                           0x80000005
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR, HWIO_GCC_SPDM_DEBUG_CY_CBCR_RMSK)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_DEBUG_CY_CBCR_IN)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_SPDM_PNOC_CY_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0004001c)
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_RMSK                                                            0x80000005
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_PNOC_CY_CBCR_ADDR, HWIO_GCC_SPDM_PNOC_CY_CBCR_RMSK)
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_PNOC_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_PNOC_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_PNOC_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_PNOC_CY_CBCR_IN)
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_CE1_CBCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00041004)
#define HWIO_GCC_CE1_CBCR_RMSK                                                                     0x80007ff4
#define HWIO_GCC_CE1_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CE1_CBCR_ADDR, HWIO_GCC_CE1_CBCR_RMSK)
#define HWIO_GCC_CE1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE1_CBCR_ADDR, m)
#define HWIO_GCC_CE1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CE1_CBCR_ADDR,v)
#define HWIO_GCC_CE1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CE1_CBCR_ADDR,m,v,HWIO_GCC_CE1_CBCR_IN)
#define HWIO_GCC_CE1_CBCR_CLK_OFF_BMSK                                                             0x80000000
#define HWIO_GCC_CE1_CBCR_CLK_OFF_SHFT                                                                   0x1f
#define HWIO_GCC_CE1_CBCR_FORCE_MEM_CORE_ON_BMSK                                                       0x4000
#define HWIO_GCC_CE1_CBCR_FORCE_MEM_CORE_ON_SHFT                                                          0xe
#define HWIO_GCC_CE1_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                     0x2000
#define HWIO_GCC_CE1_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                        0xd
#define HWIO_GCC_CE1_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                    0x1000
#define HWIO_GCC_CE1_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                       0xc
#define HWIO_GCC_CE1_CBCR_WAKEUP_BMSK                                                                   0xf00
#define HWIO_GCC_CE1_CBCR_WAKEUP_SHFT                                                                     0x8
#define HWIO_GCC_CE1_CBCR_SLEEP_BMSK                                                                     0xf0
#define HWIO_GCC_CE1_CBCR_SLEEP_SHFT                                                                      0x4
#define HWIO_GCC_CE1_CBCR_CLK_ARES_BMSK                                                                   0x4
#define HWIO_GCC_CE1_CBCR_CLK_ARES_SHFT                                                                   0x2

#define HWIO_GCC_CE1_AXI_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00041008)
#define HWIO_GCC_CE1_AXI_CBCR_RMSK                                                                 0x80000004
#define HWIO_GCC_CE1_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CE1_AXI_CBCR_ADDR, HWIO_GCC_CE1_AXI_CBCR_RMSK)
#define HWIO_GCC_CE1_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE1_AXI_CBCR_ADDR, m)
#define HWIO_GCC_CE1_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CE1_AXI_CBCR_ADDR,v)
#define HWIO_GCC_CE1_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CE1_AXI_CBCR_ADDR,m,v,HWIO_GCC_CE1_AXI_CBCR_IN)
#define HWIO_GCC_CE1_AXI_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_CE1_AXI_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_CE1_AXI_CBCR_CLK_ARES_BMSK                                                               0x4
#define HWIO_GCC_CE1_AXI_CBCR_CLK_ARES_SHFT                                                               0x2

#define HWIO_GCC_CE1_AHB_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0004100c)
#define HWIO_GCC_CE1_AHB_CBCR_RMSK                                                                 0x80000006
#define HWIO_GCC_CE1_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CE1_AHB_CBCR_ADDR, HWIO_GCC_CE1_AHB_CBCR_RMSK)
#define HWIO_GCC_CE1_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE1_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CE1_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CE1_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CE1_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CE1_AHB_CBCR_ADDR,m,v,HWIO_GCC_CE1_AHB_CBCR_IN)
#define HWIO_GCC_CE1_AHB_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_CE1_AHB_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_CE1_AHB_CBCR_CLK_ARES_BMSK                                                               0x4
#define HWIO_GCC_CE1_AHB_CBCR_CLK_ARES_SHFT                                                               0x2
#define HWIO_GCC_CE1_AHB_CBCR_HW_CTL_BMSK                                                                 0x2
#define HWIO_GCC_CE1_AHB_CBCR_HW_CTL_SHFT                                                                 0x1

#define HWIO_GCC_AHB_CBCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00043000)
#define HWIO_GCC_AHB_CBCR_RMSK                                                                     0x80000004
#define HWIO_GCC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AHB_CBCR_ADDR, HWIO_GCC_AHB_CBCR_RMSK)
#define HWIO_GCC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AHB_CBCR_ADDR,m,v,HWIO_GCC_AHB_CBCR_IN)
#define HWIO_GCC_AHB_CBCR_CLK_OFF_BMSK                                                             0x80000000
#define HWIO_GCC_AHB_CBCR_CLK_OFF_SHFT                                                                   0x1f
#define HWIO_GCC_AHB_CBCR_CLK_ARES_BMSK                                                                   0x4
#define HWIO_GCC_AHB_CBCR_CLK_ARES_SHFT                                                                   0x2

#define HWIO_GCC_XO_CBCR_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00043004)
#define HWIO_GCC_XO_CBCR_RMSK                                                                      0x80000005
#define HWIO_GCC_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_XO_CBCR_ADDR, HWIO_GCC_XO_CBCR_RMSK)
#define HWIO_GCC_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_XO_CBCR_ADDR, m)
#define HWIO_GCC_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_XO_CBCR_ADDR,v)
#define HWIO_GCC_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_XO_CBCR_ADDR,m,v,HWIO_GCC_XO_CBCR_IN)
#define HWIO_GCC_XO_CBCR_CLK_OFF_BMSK                                                              0x80000000
#define HWIO_GCC_XO_CBCR_CLK_OFF_SHFT                                                                    0x1f
#define HWIO_GCC_XO_CBCR_CLK_ARES_BMSK                                                                    0x4
#define HWIO_GCC_XO_CBCR_CLK_ARES_SHFT                                                                    0x2
#define HWIO_GCC_XO_CBCR_CLK_ENABLE_BMSK                                                                  0x1
#define HWIO_GCC_XO_CBCR_CLK_ENABLE_SHFT                                                                  0x0

#define HWIO_GCC_XO_DIV4_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00043008)
#define HWIO_GCC_XO_DIV4_CBCR_RMSK                                                                 0x80000005
#define HWIO_GCC_XO_DIV4_CBCR_IN          \
        in_dword_masked(HWIO_GCC_XO_DIV4_CBCR_ADDR, HWIO_GCC_XO_DIV4_CBCR_RMSK)
#define HWIO_GCC_XO_DIV4_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_XO_DIV4_CBCR_ADDR, m)
#define HWIO_GCC_XO_DIV4_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_XO_DIV4_CBCR_ADDR,v)
#define HWIO_GCC_XO_DIV4_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_XO_DIV4_CBCR_ADDR,m,v,HWIO_GCC_XO_DIV4_CBCR_IN)
#define HWIO_GCC_XO_DIV4_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_XO_DIV4_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_XO_DIV4_CBCR_CLK_ARES_BMSK                                                               0x4
#define HWIO_GCC_XO_DIV4_CBCR_CLK_ARES_SHFT                                                               0x2
#define HWIO_GCC_XO_DIV4_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_XO_DIV4_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_SLEEP_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0004300c)
#define HWIO_GCC_SLEEP_CBCR_RMSK                                                                   0x80000005
#define HWIO_GCC_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SLEEP_CBCR_ADDR, HWIO_GCC_SLEEP_CBCR_RMSK)
#define HWIO_GCC_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_SLEEP_CBCR_IN)
#define HWIO_GCC_SLEEP_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_SLEEP_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_SLEEP_CBCR_CLK_ARES_BMSK                                                                 0x4
#define HWIO_GCC_SLEEP_CBCR_CLK_ARES_SHFT                                                                 0x2
#define HWIO_GCC_SLEEP_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_SLEEP_CBCR_CLK_ENABLE_SHFT                                                               0x0

#define HWIO_GCC_DDRSS_MMNOC_SF_QX_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00044004)
#define HWIO_GCC_DDRSS_MMNOC_SF_QX_CBCR_RMSK                                                       0x80000005
#define HWIO_GCC_DDRSS_MMNOC_SF_QX_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DDRSS_MMNOC_SF_QX_CBCR_ADDR, HWIO_GCC_DDRSS_MMNOC_SF_QX_CBCR_RMSK)
#define HWIO_GCC_DDRSS_MMNOC_SF_QX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDRSS_MMNOC_SF_QX_CBCR_ADDR, m)
#define HWIO_GCC_DDRSS_MMNOC_SF_QX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDRSS_MMNOC_SF_QX_CBCR_ADDR,v)
#define HWIO_GCC_DDRSS_MMNOC_SF_QX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDRSS_MMNOC_SF_QX_CBCR_ADDR,m,v,HWIO_GCC_DDRSS_MMNOC_SF_QX_CBCR_IN)
#define HWIO_GCC_DDRSS_MMNOC_SF_QX_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_DDRSS_MMNOC_SF_QX_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_DDRSS_MMNOC_SF_QX_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_DDRSS_MMNOC_SF_QX_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_DDRSS_MMNOC_SF_QX_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_DDRSS_MMNOC_SF_QX_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_DDRSS_MMNOC_HF_QX_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00044008)
#define HWIO_GCC_DDRSS_MMNOC_HF_QX_CBCR_RMSK                                                       0x80000005
#define HWIO_GCC_DDRSS_MMNOC_HF_QX_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DDRSS_MMNOC_HF_QX_CBCR_ADDR, HWIO_GCC_DDRSS_MMNOC_HF_QX_CBCR_RMSK)
#define HWIO_GCC_DDRSS_MMNOC_HF_QX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDRSS_MMNOC_HF_QX_CBCR_ADDR, m)
#define HWIO_GCC_DDRSS_MMNOC_HF_QX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDRSS_MMNOC_HF_QX_CBCR_ADDR,v)
#define HWIO_GCC_DDRSS_MMNOC_HF_QX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDRSS_MMNOC_HF_QX_CBCR_ADDR,m,v,HWIO_GCC_DDRSS_MMNOC_HF_QX_CBCR_IN)
#define HWIO_GCC_DDRSS_MMNOC_HF_QX_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_DDRSS_MMNOC_HF_QX_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_DDRSS_MMNOC_HF_QX_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_DDRSS_MMNOC_HF_QX_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_DDRSS_MMNOC_HF_QX_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_DDRSS_MMNOC_HF_QX_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_DDRSS_TCU_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0004400c)
#define HWIO_GCC_DDRSS_TCU_CBCR_RMSK                                                               0x80000005
#define HWIO_GCC_DDRSS_TCU_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DDRSS_TCU_CBCR_ADDR, HWIO_GCC_DDRSS_TCU_CBCR_RMSK)
#define HWIO_GCC_DDRSS_TCU_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDRSS_TCU_CBCR_ADDR, m)
#define HWIO_GCC_DDRSS_TCU_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDRSS_TCU_CBCR_ADDR,v)
#define HWIO_GCC_DDRSS_TCU_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDRSS_TCU_CBCR_ADDR,m,v,HWIO_GCC_DDRSS_TCU_CBCR_IN)
#define HWIO_GCC_DDRSS_TCU_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_DDRSS_TCU_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_DDRSS_TCU_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_DDRSS_TCU_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_DDRSS_TCU_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_DDRSS_TCU_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_DDRSS_SYS_NOC_GC_AXI_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00044010)
#define HWIO_GCC_DDRSS_SYS_NOC_GC_AXI_CBCR_RMSK                                                    0x80000005
#define HWIO_GCC_DDRSS_SYS_NOC_GC_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DDRSS_SYS_NOC_GC_AXI_CBCR_ADDR, HWIO_GCC_DDRSS_SYS_NOC_GC_AXI_CBCR_RMSK)
#define HWIO_GCC_DDRSS_SYS_NOC_GC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDRSS_SYS_NOC_GC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_DDRSS_SYS_NOC_GC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDRSS_SYS_NOC_GC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_DDRSS_SYS_NOC_GC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDRSS_SYS_NOC_GC_AXI_CBCR_ADDR,m,v,HWIO_GCC_DDRSS_SYS_NOC_GC_AXI_CBCR_IN)
#define HWIO_GCC_DDRSS_SYS_NOC_GC_AXI_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_DDRSS_SYS_NOC_GC_AXI_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_DDRSS_SYS_NOC_GC_AXI_CBCR_CLK_ARES_BMSK                                                  0x4
#define HWIO_GCC_DDRSS_SYS_NOC_GC_AXI_CBCR_CLK_ARES_SHFT                                                  0x2
#define HWIO_GCC_DDRSS_SYS_NOC_GC_AXI_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_DDRSS_SYS_NOC_GC_AXI_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_DDRSS_SYS_NOC_SF_AXI_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00044014)
#define HWIO_GCC_DDRSS_SYS_NOC_SF_AXI_CBCR_RMSK                                                    0x80000005
#define HWIO_GCC_DDRSS_SYS_NOC_SF_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DDRSS_SYS_NOC_SF_AXI_CBCR_ADDR, HWIO_GCC_DDRSS_SYS_NOC_SF_AXI_CBCR_RMSK)
#define HWIO_GCC_DDRSS_SYS_NOC_SF_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDRSS_SYS_NOC_SF_AXI_CBCR_ADDR, m)
#define HWIO_GCC_DDRSS_SYS_NOC_SF_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDRSS_SYS_NOC_SF_AXI_CBCR_ADDR,v)
#define HWIO_GCC_DDRSS_SYS_NOC_SF_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDRSS_SYS_NOC_SF_AXI_CBCR_ADDR,m,v,HWIO_GCC_DDRSS_SYS_NOC_SF_AXI_CBCR_IN)
#define HWIO_GCC_DDRSS_SYS_NOC_SF_AXI_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_DDRSS_SYS_NOC_SF_AXI_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_DDRSS_SYS_NOC_SF_AXI_CBCR_CLK_ARES_BMSK                                                  0x4
#define HWIO_GCC_DDRSS_SYS_NOC_SF_AXI_CBCR_CLK_ARES_SHFT                                                  0x2
#define HWIO_GCC_DDRSS_SYS_NOC_SF_AXI_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_DDRSS_SYS_NOC_SF_AXI_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_DDRSS_SYS_NOC_SLAVE_AXI_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00044018)
#define HWIO_GCC_DDRSS_SYS_NOC_SLAVE_AXI_CBCR_RMSK                                                 0x80000005
#define HWIO_GCC_DDRSS_SYS_NOC_SLAVE_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DDRSS_SYS_NOC_SLAVE_AXI_CBCR_ADDR, HWIO_GCC_DDRSS_SYS_NOC_SLAVE_AXI_CBCR_RMSK)
#define HWIO_GCC_DDRSS_SYS_NOC_SLAVE_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDRSS_SYS_NOC_SLAVE_AXI_CBCR_ADDR, m)
#define HWIO_GCC_DDRSS_SYS_NOC_SLAVE_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDRSS_SYS_NOC_SLAVE_AXI_CBCR_ADDR,v)
#define HWIO_GCC_DDRSS_SYS_NOC_SLAVE_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDRSS_SYS_NOC_SLAVE_AXI_CBCR_ADDR,m,v,HWIO_GCC_DDRSS_SYS_NOC_SLAVE_AXI_CBCR_IN)
#define HWIO_GCC_DDRSS_SYS_NOC_SLAVE_AXI_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_DDRSS_SYS_NOC_SLAVE_AXI_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_DDRSS_SYS_NOC_SLAVE_AXI_CBCR_CLK_ARES_BMSK                                               0x4
#define HWIO_GCC_DDRSS_SYS_NOC_SLAVE_AXI_CBCR_CLK_ARES_SHFT                                               0x2
#define HWIO_GCC_DDRSS_SYS_NOC_SLAVE_AXI_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_DDRSS_SYS_NOC_SLAVE_AXI_CBCR_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_DDRSS_XO_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0004401c)
#define HWIO_GCC_DDRSS_XO_CBCR_RMSK                                                                0x80000005
#define HWIO_GCC_DDRSS_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DDRSS_XO_CBCR_ADDR, HWIO_GCC_DDRSS_XO_CBCR_RMSK)
#define HWIO_GCC_DDRSS_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDRSS_XO_CBCR_ADDR, m)
#define HWIO_GCC_DDRSS_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDRSS_XO_CBCR_ADDR,v)
#define HWIO_GCC_DDRSS_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDRSS_XO_CBCR_ADDR,m,v,HWIO_GCC_DDRSS_XO_CBCR_IN)
#define HWIO_GCC_DDRSS_XO_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_DDRSS_XO_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_DDRSS_XO_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_DDRSS_XO_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_DDRSS_XO_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_DDRSS_XO_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_DDRSS_CFG_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00044020)
#define HWIO_GCC_DDRSS_CFG_AHB_CBCR_RMSK                                                           0x80000007
#define HWIO_GCC_DDRSS_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DDRSS_CFG_AHB_CBCR_ADDR, HWIO_GCC_DDRSS_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_DDRSS_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDRSS_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_DDRSS_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDRSS_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_DDRSS_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDRSS_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_DDRSS_CFG_AHB_CBCR_IN)
#define HWIO_GCC_DDRSS_CFG_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_DDRSS_CFG_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_DDRSS_CFG_AHB_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_DDRSS_CFG_AHB_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_DDRSS_CFG_AHB_CBCR_HW_CTL_BMSK                                                           0x2
#define HWIO_GCC_DDRSS_CFG_AHB_CBCR_HW_CTL_SHFT                                                           0x1
#define HWIO_GCC_DDRSS_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_DDRSS_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_DDRSS_SLEEP_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00044024)
#define HWIO_GCC_DDRSS_SLEEP_CBCR_RMSK                                                             0x80000005
#define HWIO_GCC_DDRSS_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DDRSS_SLEEP_CBCR_ADDR, HWIO_GCC_DDRSS_SLEEP_CBCR_RMSK)
#define HWIO_GCC_DDRSS_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDRSS_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_DDRSS_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDRSS_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_DDRSS_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDRSS_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_DDRSS_SLEEP_CBCR_IN)
#define HWIO_GCC_DDRSS_SLEEP_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_DDRSS_SLEEP_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_DDRSS_SLEEP_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_DDRSS_SLEEP_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_DDRSS_SLEEP_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_DDRSS_SLEEP_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_MEMNOC_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00044028)
#define HWIO_GCC_MEMNOC_CBCR_RMSK                                                                  0x80000005
#define HWIO_GCC_MEMNOC_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MEMNOC_CBCR_ADDR, HWIO_GCC_MEMNOC_CBCR_RMSK)
#define HWIO_GCC_MEMNOC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MEMNOC_CBCR_ADDR, m)
#define HWIO_GCC_MEMNOC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MEMNOC_CBCR_ADDR,v)
#define HWIO_GCC_MEMNOC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MEMNOC_CBCR_ADDR,m,v,HWIO_GCC_MEMNOC_CBCR_IN)
#define HWIO_GCC_MEMNOC_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_MEMNOC_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_MEMNOC_CBCR_CLK_ARES_BMSK                                                                0x4
#define HWIO_GCC_MEMNOC_CBCR_CLK_ARES_SHFT                                                                0x2
#define HWIO_GCC_MEMNOC_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_MEMNOC_CBCR_CLK_ENABLE_SHFT                                                              0x0

#define HWIO_GCC_DDRSS_TURING_AXI_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0004402c)
#define HWIO_GCC_DDRSS_TURING_AXI_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_DDRSS_TURING_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DDRSS_TURING_AXI_CBCR_ADDR, HWIO_GCC_DDRSS_TURING_AXI_CBCR_RMSK)
#define HWIO_GCC_DDRSS_TURING_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDRSS_TURING_AXI_CBCR_ADDR, m)
#define HWIO_GCC_DDRSS_TURING_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDRSS_TURING_AXI_CBCR_ADDR,v)
#define HWIO_GCC_DDRSS_TURING_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDRSS_TURING_AXI_CBCR_ADDR,m,v,HWIO_GCC_DDRSS_TURING_AXI_CBCR_IN)
#define HWIO_GCC_DDRSS_TURING_AXI_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_DDRSS_TURING_AXI_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_DDRSS_TURING_AXI_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_DDRSS_TURING_AXI_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_DDRSS_TURING_AXI_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_DDRSS_TURING_AXI_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_DDRSS_MSS_Q6_AXI_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00044030)
#define HWIO_GCC_DDRSS_MSS_Q6_AXI_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_DDRSS_MSS_Q6_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DDRSS_MSS_Q6_AXI_CBCR_ADDR, HWIO_GCC_DDRSS_MSS_Q6_AXI_CBCR_RMSK)
#define HWIO_GCC_DDRSS_MSS_Q6_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDRSS_MSS_Q6_AXI_CBCR_ADDR, m)
#define HWIO_GCC_DDRSS_MSS_Q6_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDRSS_MSS_Q6_AXI_CBCR_ADDR,v)
#define HWIO_GCC_DDRSS_MSS_Q6_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDRSS_MSS_Q6_AXI_CBCR_ADDR,m,v,HWIO_GCC_DDRSS_MSS_Q6_AXI_CBCR_IN)
#define HWIO_GCC_DDRSS_MSS_Q6_AXI_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_DDRSS_MSS_Q6_AXI_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_DDRSS_MSS_Q6_AXI_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_DDRSS_MSS_Q6_AXI_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_DDRSS_MSS_Q6_AXI_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_DDRSS_MSS_Q6_AXI_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_DDRSS_AT_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00044034)
#define HWIO_GCC_DDRSS_AT_CBCR_RMSK                                                                0x80000005
#define HWIO_GCC_DDRSS_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DDRSS_AT_CBCR_ADDR, HWIO_GCC_DDRSS_AT_CBCR_RMSK)
#define HWIO_GCC_DDRSS_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDRSS_AT_CBCR_ADDR, m)
#define HWIO_GCC_DDRSS_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDRSS_AT_CBCR_ADDR,v)
#define HWIO_GCC_DDRSS_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDRSS_AT_CBCR_ADDR,m,v,HWIO_GCC_DDRSS_AT_CBCR_IN)
#define HWIO_GCC_DDRSS_AT_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_DDRSS_AT_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_DDRSS_AT_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_DDRSS_AT_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_DDRSS_AT_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_DDRSS_AT_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_DDRSS_GPU_AXI_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00044038)
#define HWIO_GCC_DDRSS_GPU_AXI_CBCR_RMSK                                                           0x80000005
#define HWIO_GCC_DDRSS_GPU_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DDRSS_GPU_AXI_CBCR_ADDR, HWIO_GCC_DDRSS_GPU_AXI_CBCR_RMSK)
#define HWIO_GCC_DDRSS_GPU_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDRSS_GPU_AXI_CBCR_ADDR, m)
#define HWIO_GCC_DDRSS_GPU_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDRSS_GPU_AXI_CBCR_ADDR,v)
#define HWIO_GCC_DDRSS_GPU_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDRSS_GPU_AXI_CBCR_ADDR,m,v,HWIO_GCC_DDRSS_GPU_AXI_CBCR_IN)
#define HWIO_GCC_DDRSS_GPU_AXI_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_DDRSS_GPU_AXI_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_DDRSS_GPU_AXI_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_DDRSS_GPU_AXI_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_DDRSS_GPU_AXI_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_DDRSS_GPU_AXI_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_SHRM_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0004429c)
#define HWIO_GCC_SHRM_CBCR_RMSK                                                                    0x80007ff5
#define HWIO_GCC_SHRM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SHRM_CBCR_ADDR, HWIO_GCC_SHRM_CBCR_RMSK)
#define HWIO_GCC_SHRM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SHRM_CBCR_ADDR, m)
#define HWIO_GCC_SHRM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SHRM_CBCR_ADDR,v)
#define HWIO_GCC_SHRM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SHRM_CBCR_ADDR,m,v,HWIO_GCC_SHRM_CBCR_IN)
#define HWIO_GCC_SHRM_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_SHRM_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_SHRM_CBCR_FORCE_MEM_CORE_ON_BMSK                                                      0x4000
#define HWIO_GCC_SHRM_CBCR_FORCE_MEM_CORE_ON_SHFT                                                         0xe
#define HWIO_GCC_SHRM_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                    0x2000
#define HWIO_GCC_SHRM_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                       0xd
#define HWIO_GCC_SHRM_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                   0x1000
#define HWIO_GCC_SHRM_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                      0xc
#define HWIO_GCC_SHRM_CBCR_WAKEUP_BMSK                                                                  0xf00
#define HWIO_GCC_SHRM_CBCR_WAKEUP_SHFT                                                                    0x8
#define HWIO_GCC_SHRM_CBCR_SLEEP_BMSK                                                                    0xf0
#define HWIO_GCC_SHRM_CBCR_SLEEP_SHFT                                                                     0x4
#define HWIO_GCC_SHRM_CBCR_CLK_ARES_BMSK                                                                  0x4
#define HWIO_GCC_SHRM_CBCR_CLK_ARES_SHFT                                                                  0x2
#define HWIO_GCC_SHRM_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_SHRM_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_DNOC_CFG_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x000442a0)
#define HWIO_GCC_DNOC_CFG_CBCR_RMSK                                                                0x80000005
#define HWIO_GCC_DNOC_CFG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DNOC_CFG_CBCR_ADDR, HWIO_GCC_DNOC_CFG_CBCR_RMSK)
#define HWIO_GCC_DNOC_CFG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DNOC_CFG_CBCR_ADDR, m)
#define HWIO_GCC_DNOC_CFG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DNOC_CFG_CBCR_ADDR,v)
#define HWIO_GCC_DNOC_CFG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DNOC_CFG_CBCR_ADDR,m,v,HWIO_GCC_DNOC_CFG_CBCR_IN)
#define HWIO_GCC_DNOC_CFG_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_DNOC_CFG_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_DNOC_CFG_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_DNOC_CFG_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_DNOC_CFG_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_DNOC_CFG_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_DDR_I_HCLK_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x000442a4)
#define HWIO_GCC_DDR_I_HCLK_CBCR_RMSK                                                              0x80000005
#define HWIO_GCC_DDR_I_HCLK_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DDR_I_HCLK_CBCR_ADDR, HWIO_GCC_DDR_I_HCLK_CBCR_RMSK)
#define HWIO_GCC_DDR_I_HCLK_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDR_I_HCLK_CBCR_ADDR, m)
#define HWIO_GCC_DDR_I_HCLK_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDR_I_HCLK_CBCR_ADDR,v)
#define HWIO_GCC_DDR_I_HCLK_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDR_I_HCLK_CBCR_ADDR,m,v,HWIO_GCC_DDR_I_HCLK_CBCR_IN)
#define HWIO_GCC_DDR_I_HCLK_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_DDR_I_HCLK_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_DDR_I_HCLK_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_DDR_I_HCLK_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_DDR_I_HCLK_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_DDR_I_HCLK_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_DDRMC_CH0_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x000442a8)
#define HWIO_GCC_DDRMC_CH0_CBCR_RMSK                                                               0x80000005
#define HWIO_GCC_DDRMC_CH0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DDRMC_CH0_CBCR_ADDR, HWIO_GCC_DDRMC_CH0_CBCR_RMSK)
#define HWIO_GCC_DDRMC_CH0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDRMC_CH0_CBCR_ADDR, m)
#define HWIO_GCC_DDRMC_CH0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDRMC_CH0_CBCR_ADDR,v)
#define HWIO_GCC_DDRMC_CH0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDRMC_CH0_CBCR_ADDR,m,v,HWIO_GCC_DDRMC_CH0_CBCR_IN)
#define HWIO_GCC_DDRMC_CH0_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_DDRMC_CH0_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_DDRMC_CH0_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_DDRMC_CH0_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_DDRMC_CH0_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_DDRMC_CH0_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_DDRMC_CH1_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x000442ac)
#define HWIO_GCC_DDRMC_CH1_CBCR_RMSK                                                               0x80000005
#define HWIO_GCC_DDRMC_CH1_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DDRMC_CH1_CBCR_ADDR, HWIO_GCC_DDRMC_CH1_CBCR_RMSK)
#define HWIO_GCC_DDRMC_CH1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDRMC_CH1_CBCR_ADDR, m)
#define HWIO_GCC_DDRMC_CH1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDRMC_CH1_CBCR_ADDR,v)
#define HWIO_GCC_DDRMC_CH1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDRMC_CH1_CBCR_ADDR,m,v,HWIO_GCC_DDRMC_CH1_CBCR_IN)
#define HWIO_GCC_DDRMC_CH1_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_DDRMC_CH1_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_DDRMC_CH1_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_DDRMC_CH1_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_DDRMC_CH1_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_DDRMC_CH1_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_SHRM_CFG_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00044508)
#define HWIO_GCC_SHRM_CFG_AHB_CBCR_RMSK                                                            0x80000005
#define HWIO_GCC_SHRM_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SHRM_CFG_AHB_CBCR_ADDR, HWIO_GCC_SHRM_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_SHRM_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SHRM_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SHRM_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SHRM_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SHRM_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SHRM_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_SHRM_CFG_AHB_CBCR_IN)
#define HWIO_GCC_SHRM_CFG_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_SHRM_CFG_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_SHRM_CFG_AHB_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_SHRM_CFG_AHB_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_SHRM_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_SHRM_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_LPASS_Q6_AXI_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00047000)
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_RMSK                                                            0x80000005
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_LPASS_Q6_AXI_CBCR_ADDR, HWIO_GCC_LPASS_Q6_AXI_CBCR_RMSK)
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_Q6_AXI_CBCR_ADDR, m)
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_Q6_AXI_CBCR_ADDR,v)
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_Q6_AXI_CBCR_ADDR,m,v,HWIO_GCC_LPASS_Q6_AXI_CBCR_IN)
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_LPASS_CORE_AXIM_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00047004)
#define HWIO_GCC_LPASS_CORE_AXIM_CBCR_RMSK                                                         0x80000005
#define HWIO_GCC_LPASS_CORE_AXIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_LPASS_CORE_AXIM_CBCR_ADDR, HWIO_GCC_LPASS_CORE_AXIM_CBCR_RMSK)
#define HWIO_GCC_LPASS_CORE_AXIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_CORE_AXIM_CBCR_ADDR, m)
#define HWIO_GCC_LPASS_CORE_AXIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_CORE_AXIM_CBCR_ADDR,v)
#define HWIO_GCC_LPASS_CORE_AXIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_CORE_AXIM_CBCR_ADDR,m,v,HWIO_GCC_LPASS_CORE_AXIM_CBCR_IN)
#define HWIO_GCC_LPASS_CORE_AXIM_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_LPASS_CORE_AXIM_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_LPASS_CORE_AXIM_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_LPASS_CORE_AXIM_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_LPASS_CORE_AXIM_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_LPASS_CORE_AXIM_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_LPASS_SWAY_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00047008)
#define HWIO_GCC_LPASS_SWAY_CBCR_RMSK                                                              0x80000007
#define HWIO_GCC_LPASS_SWAY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_LPASS_SWAY_CBCR_ADDR, HWIO_GCC_LPASS_SWAY_CBCR_RMSK)
#define HWIO_GCC_LPASS_SWAY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_SWAY_CBCR_ADDR, m)
#define HWIO_GCC_LPASS_SWAY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_SWAY_CBCR_ADDR,v)
#define HWIO_GCC_LPASS_SWAY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_SWAY_CBCR_ADDR,m,v,HWIO_GCC_LPASS_SWAY_CBCR_IN)
#define HWIO_GCC_LPASS_SWAY_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_LPASS_SWAY_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_LPASS_SWAY_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_LPASS_SWAY_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_LPASS_SWAY_CBCR_HW_CTL_BMSK                                                              0x2
#define HWIO_GCC_LPASS_SWAY_CBCR_HW_CTL_SHFT                                                              0x1
#define HWIO_GCC_LPASS_SWAY_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_LPASS_SWAY_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_TURING_TBU_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00045000)
#define HWIO_GCC_TURING_TBU_CBCR_RMSK                                                              0x80007ff5
#define HWIO_GCC_TURING_TBU_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TURING_TBU_CBCR_ADDR, HWIO_GCC_TURING_TBU_CBCR_RMSK)
#define HWIO_GCC_TURING_TBU_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TURING_TBU_CBCR_ADDR, m)
#define HWIO_GCC_TURING_TBU_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TURING_TBU_CBCR_ADDR,v)
#define HWIO_GCC_TURING_TBU_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TURING_TBU_CBCR_ADDR,m,v,HWIO_GCC_TURING_TBU_CBCR_IN)
#define HWIO_GCC_TURING_TBU_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_TURING_TBU_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_TURING_TBU_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_TURING_TBU_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_TURING_TBU_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_TURING_TBU_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_TURING_TBU_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_TURING_TBU_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_TURING_TBU_CBCR_WAKEUP_BMSK                                                            0xf00
#define HWIO_GCC_TURING_TBU_CBCR_WAKEUP_SHFT                                                              0x8
#define HWIO_GCC_TURING_TBU_CBCR_SLEEP_BMSK                                                              0xf0
#define HWIO_GCC_TURING_TBU_CBCR_SLEEP_SHFT                                                               0x4
#define HWIO_GCC_TURING_TBU_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_TURING_TBU_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_TURING_TBU_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_TURING_TBU_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_TURING_AXI_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00045008)
#define HWIO_GCC_TURING_AXI_CBCR_RMSK                                                              0x80000005
#define HWIO_GCC_TURING_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TURING_AXI_CBCR_ADDR, HWIO_GCC_TURING_AXI_CBCR_RMSK)
#define HWIO_GCC_TURING_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TURING_AXI_CBCR_ADDR, m)
#define HWIO_GCC_TURING_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TURING_AXI_CBCR_ADDR,v)
#define HWIO_GCC_TURING_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TURING_AXI_CBCR_ADDR,m,v,HWIO_GCC_TURING_AXI_CBCR_IN)
#define HWIO_GCC_TURING_AXI_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_TURING_AXI_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_TURING_AXI_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_TURING_AXI_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_TURING_AXI_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_TURING_AXI_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_TURING_CFG_AHB_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0004500c)
#define HWIO_GCC_TURING_CFG_AHB_CBCR_RMSK                                                          0x80000007
#define HWIO_GCC_TURING_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TURING_CFG_AHB_CBCR_ADDR, HWIO_GCC_TURING_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_TURING_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TURING_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_TURING_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TURING_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_TURING_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TURING_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_TURING_CFG_AHB_CBCR_IN)
#define HWIO_GCC_TURING_CFG_AHB_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_TURING_CFG_AHB_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_TURING_CFG_AHB_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_TURING_CFG_AHB_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_TURING_CFG_AHB_CBCR_HW_CTL_BMSK                                                          0x2
#define HWIO_GCC_TURING_CFG_AHB_CBCR_HW_CTL_SHFT                                                          0x1
#define HWIO_GCC_TURING_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_TURING_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_TURING_AT_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00045010)
#define HWIO_GCC_TURING_AT_CBCR_RMSK                                                               0x80000005
#define HWIO_GCC_TURING_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TURING_AT_CBCR_ADDR, HWIO_GCC_TURING_AT_CBCR_RMSK)
#define HWIO_GCC_TURING_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TURING_AT_CBCR_ADDR, m)
#define HWIO_GCC_TURING_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TURING_AT_CBCR_ADDR,v)
#define HWIO_GCC_TURING_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TURING_AT_CBCR_ADDR,m,v,HWIO_GCC_TURING_AT_CBCR_IN)
#define HWIO_GCC_TURING_AT_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_TURING_AT_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_TURING_AT_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_TURING_AT_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_TURING_AT_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_TURING_AT_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_TURING_TRIG_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00045144)
#define HWIO_GCC_TURING_TRIG_CBCR_RMSK                                                             0x80000005
#define HWIO_GCC_TURING_TRIG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TURING_TRIG_CBCR_ADDR, HWIO_GCC_TURING_TRIG_CBCR_RMSK)
#define HWIO_GCC_TURING_TRIG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TURING_TRIG_CBCR_ADDR, m)
#define HWIO_GCC_TURING_TRIG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TURING_TRIG_CBCR_ADDR,v)
#define HWIO_GCC_TURING_TRIG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TURING_TRIG_CBCR_ADDR,m,v,HWIO_GCC_TURING_TRIG_CBCR_IN)
#define HWIO_GCC_TURING_TRIG_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_TURING_TRIG_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_TURING_TRIG_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_TURING_TRIG_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_TURING_TRIG_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_TURING_TRIG_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_CPUSS_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00048000)
#define HWIO_GCC_CPUSS_AHB_CBCR_RMSK                                                               0x80000004
#define HWIO_GCC_CPUSS_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CPUSS_AHB_CBCR_ADDR, HWIO_GCC_CPUSS_AHB_CBCR_RMSK)
#define HWIO_GCC_CPUSS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CPUSS_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CPUSS_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CPUSS_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CPUSS_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CPUSS_AHB_CBCR_ADDR,m,v,HWIO_GCC_CPUSS_AHB_CBCR_IN)
#define HWIO_GCC_CPUSS_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_CPUSS_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_CPUSS_AHB_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_CPUSS_AHB_CBCR_CLK_ARES_SHFT                                                             0x2

#define HWIO_GCC_CPUSS_GNOC_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00048004)
#define HWIO_GCC_CPUSS_GNOC_CBCR_RMSK                                                              0x80000006
#define HWIO_GCC_CPUSS_GNOC_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CPUSS_GNOC_CBCR_ADDR, HWIO_GCC_CPUSS_GNOC_CBCR_RMSK)
#define HWIO_GCC_CPUSS_GNOC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CPUSS_GNOC_CBCR_ADDR, m)
#define HWIO_GCC_CPUSS_GNOC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CPUSS_GNOC_CBCR_ADDR,v)
#define HWIO_GCC_CPUSS_GNOC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CPUSS_GNOC_CBCR_ADDR,m,v,HWIO_GCC_CPUSS_GNOC_CBCR_IN)
#define HWIO_GCC_CPUSS_GNOC_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_CPUSS_GNOC_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_CPUSS_GNOC_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_CPUSS_GNOC_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_CPUSS_GNOC_CBCR_HW_CTL_BMSK                                                              0x2
#define HWIO_GCC_CPUSS_GNOC_CBCR_HW_CTL_SHFT                                                              0x1

#define HWIO_GCC_CPUSS_RBCPR_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00048008)
#define HWIO_GCC_CPUSS_RBCPR_CBCR_RMSK                                                             0x80000005
#define HWIO_GCC_CPUSS_RBCPR_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CPUSS_RBCPR_CBCR_ADDR, HWIO_GCC_CPUSS_RBCPR_CBCR_RMSK)
#define HWIO_GCC_CPUSS_RBCPR_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CPUSS_RBCPR_CBCR_ADDR, m)
#define HWIO_GCC_CPUSS_RBCPR_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CPUSS_RBCPR_CBCR_ADDR,v)
#define HWIO_GCC_CPUSS_RBCPR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CPUSS_RBCPR_CBCR_ADDR,m,v,HWIO_GCC_CPUSS_RBCPR_CBCR_IN)
#define HWIO_GCC_CPUSS_RBCPR_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_CPUSS_RBCPR_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_CPUSS_RBCPR_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_CPUSS_RBCPR_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_CPUSS_RBCPR_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_CPUSS_RBCPR_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_CPUSS_TRIG_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0004800c)
#define HWIO_GCC_CPUSS_TRIG_CBCR_RMSK                                                              0x80000005
#define HWIO_GCC_CPUSS_TRIG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CPUSS_TRIG_CBCR_ADDR, HWIO_GCC_CPUSS_TRIG_CBCR_RMSK)
#define HWIO_GCC_CPUSS_TRIG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CPUSS_TRIG_CBCR_ADDR, m)
#define HWIO_GCC_CPUSS_TRIG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CPUSS_TRIG_CBCR_ADDR,v)
#define HWIO_GCC_CPUSS_TRIG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CPUSS_TRIG_CBCR_ADDR,m,v,HWIO_GCC_CPUSS_TRIG_CBCR_IN)
#define HWIO_GCC_CPUSS_TRIG_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_CPUSS_TRIG_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_CPUSS_TRIG_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_CPUSS_TRIG_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_CPUSS_TRIG_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_CPUSS_TRIG_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_CPUSS_AT_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00048010)
#define HWIO_GCC_CPUSS_AT_CBCR_RMSK                                                                0x80000005
#define HWIO_GCC_CPUSS_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CPUSS_AT_CBCR_ADDR, HWIO_GCC_CPUSS_AT_CBCR_RMSK)
#define HWIO_GCC_CPUSS_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CPUSS_AT_CBCR_ADDR, m)
#define HWIO_GCC_CPUSS_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CPUSS_AT_CBCR_ADDR,v)
#define HWIO_GCC_CPUSS_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CPUSS_AT_CBCR_ADDR,m,v,HWIO_GCC_CPUSS_AT_CBCR_IN)
#define HWIO_GCC_CPUSS_AT_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_CPUSS_AT_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_CPUSS_AT_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_CPUSS_AT_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_CPUSS_AT_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_CPUSS_AT_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_CPUSS_DVM_BUS_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00048190)
#define HWIO_GCC_CPUSS_DVM_BUS_CBCR_RMSK                                                           0x80000005
#define HWIO_GCC_CPUSS_DVM_BUS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CPUSS_DVM_BUS_CBCR_ADDR, HWIO_GCC_CPUSS_DVM_BUS_CBCR_RMSK)
#define HWIO_GCC_CPUSS_DVM_BUS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CPUSS_DVM_BUS_CBCR_ADDR, m)
#define HWIO_GCC_CPUSS_DVM_BUS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CPUSS_DVM_BUS_CBCR_ADDR,v)
#define HWIO_GCC_CPUSS_DVM_BUS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CPUSS_DVM_BUS_CBCR_ADDR,m,v,HWIO_GCC_CPUSS_DVM_BUS_CBCR_IN)
#define HWIO_GCC_CPUSS_DVM_BUS_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_CPUSS_DVM_BUS_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_CPUSS_DVM_BUS_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_CPUSS_DVM_BUS_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_CPUSS_DVM_BUS_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_CPUSS_DVM_BUS_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_APSS_QDSS_TSCTR_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00048194)
#define HWIO_GCC_APSS_QDSS_TSCTR_CBCR_RMSK                                                         0x80000005
#define HWIO_GCC_APSS_QDSS_TSCTR_CBCR_IN          \
        in_dword_masked(HWIO_GCC_APSS_QDSS_TSCTR_CBCR_ADDR, HWIO_GCC_APSS_QDSS_TSCTR_CBCR_RMSK)
#define HWIO_GCC_APSS_QDSS_TSCTR_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_QDSS_TSCTR_CBCR_ADDR, m)
#define HWIO_GCC_APSS_QDSS_TSCTR_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_APSS_QDSS_TSCTR_CBCR_ADDR,v)
#define HWIO_GCC_APSS_QDSS_TSCTR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APSS_QDSS_TSCTR_CBCR_ADDR,m,v,HWIO_GCC_APSS_QDSS_TSCTR_CBCR_IN)
#define HWIO_GCC_APSS_QDSS_TSCTR_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_APSS_QDSS_TSCTR_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_APSS_QDSS_TSCTR_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_APSS_QDSS_TSCTR_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_APSS_QDSS_TSCTR_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_APSS_QDSS_TSCTR_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_APSS_QDSS_APB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00048198)
#define HWIO_GCC_APSS_QDSS_APB_CBCR_RMSK                                                           0x80000005
#define HWIO_GCC_APSS_QDSS_APB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_APSS_QDSS_APB_CBCR_ADDR, HWIO_GCC_APSS_QDSS_APB_CBCR_RMSK)
#define HWIO_GCC_APSS_QDSS_APB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_QDSS_APB_CBCR_ADDR, m)
#define HWIO_GCC_APSS_QDSS_APB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_APSS_QDSS_APB_CBCR_ADDR,v)
#define HWIO_GCC_APSS_QDSS_APB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APSS_QDSS_APB_CBCR_ADDR,m,v,HWIO_GCC_APSS_QDSS_APB_CBCR_IN)
#define HWIO_GCC_APSS_QDSS_APB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_APSS_QDSS_APB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_APSS_QDSS_APB_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_APSS_QDSS_APB_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_APSS_QDSS_APB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_APSS_QDSS_APB_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_NOC_BUS_TIMEOUT_EXTREF_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00049004)
#define HWIO_GCC_NOC_BUS_TIMEOUT_EXTREF_CBCR_RMSK                                                  0x80000005
#define HWIO_GCC_NOC_BUS_TIMEOUT_EXTREF_CBCR_IN          \
        in_dword_masked(HWIO_GCC_NOC_BUS_TIMEOUT_EXTREF_CBCR_ADDR, HWIO_GCC_NOC_BUS_TIMEOUT_EXTREF_CBCR_RMSK)
#define HWIO_GCC_NOC_BUS_TIMEOUT_EXTREF_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_NOC_BUS_TIMEOUT_EXTREF_CBCR_ADDR, m)
#define HWIO_GCC_NOC_BUS_TIMEOUT_EXTREF_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_NOC_BUS_TIMEOUT_EXTREF_CBCR_ADDR,v)
#define HWIO_GCC_NOC_BUS_TIMEOUT_EXTREF_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_NOC_BUS_TIMEOUT_EXTREF_CBCR_ADDR,m,v,HWIO_GCC_NOC_BUS_TIMEOUT_EXTREF_CBCR_IN)
#define HWIO_GCC_NOC_BUS_TIMEOUT_EXTREF_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_NOC_BUS_TIMEOUT_EXTREF_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_NOC_BUS_TIMEOUT_EXTREF_CBCR_CLK_ARES_BMSK                                                0x4
#define HWIO_GCC_NOC_BUS_TIMEOUT_EXTREF_CBCR_CLK_ARES_SHFT                                                0x2
#define HWIO_GCC_NOC_BUS_TIMEOUT_EXTREF_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_NOC_BUS_TIMEOUT_EXTREF_CBCR_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_RBCPR_CX_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0004e004)
#define HWIO_GCC_RBCPR_CX_CBCR_RMSK                                                                0x80000005
#define HWIO_GCC_RBCPR_CX_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_CX_CBCR_ADDR, HWIO_GCC_RBCPR_CX_CBCR_RMSK)
#define HWIO_GCC_RBCPR_CX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_CX_CBCR_ADDR, m)
#define HWIO_GCC_RBCPR_CX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_CX_CBCR_ADDR,v)
#define HWIO_GCC_RBCPR_CX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_CX_CBCR_ADDR,m,v,HWIO_GCC_RBCPR_CX_CBCR_IN)
#define HWIO_GCC_RBCPR_CX_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_RBCPR_CX_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_RBCPR_CX_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_RBCPR_CX_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_RBCPR_CX_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_RBCPR_CX_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_RBCPR_CX_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0004e008)
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_RMSK                                                            0x80000007
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_CX_AHB_CBCR_ADDR, HWIO_GCC_RBCPR_CX_AHB_CBCR_RMSK)
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_CX_AHB_CBCR_ADDR, m)
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_CX_AHB_CBCR_ADDR,v)
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_CX_AHB_CBCR_ADDR,m,v,HWIO_GCC_RBCPR_CX_AHB_CBCR_IN)
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_HW_CTL_BMSK                                                            0x2
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_HW_CTL_SHFT                                                            0x1
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_RBCPR_MX_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0004f004)
#define HWIO_GCC_RBCPR_MX_CBCR_RMSK                                                                0x80000005
#define HWIO_GCC_RBCPR_MX_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_MX_CBCR_ADDR, HWIO_GCC_RBCPR_MX_CBCR_RMSK)
#define HWIO_GCC_RBCPR_MX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_MX_CBCR_ADDR, m)
#define HWIO_GCC_RBCPR_MX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_MX_CBCR_ADDR,v)
#define HWIO_GCC_RBCPR_MX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_MX_CBCR_ADDR,m,v,HWIO_GCC_RBCPR_MX_CBCR_IN)
#define HWIO_GCC_RBCPR_MX_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_RBCPR_MX_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_RBCPR_MX_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_RBCPR_MX_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_RBCPR_MX_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_RBCPR_MX_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_RBCPR_MX_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0004f008)
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_RMSK                                                            0x80000007
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_MX_AHB_CBCR_ADDR, HWIO_GCC_RBCPR_MX_AHB_CBCR_RMSK)
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_MX_AHB_CBCR_ADDR, m)
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_MX_AHB_CBCR_ADDR,v)
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_MX_AHB_CBCR_ADDR,m,v,HWIO_GCC_RBCPR_MX_AHB_CBCR_IN)
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_HW_CTL_BMSK                                                            0x2
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_HW_CTL_SHFT                                                            0x1
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_DEBUG_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00062004)
#define HWIO_GCC_DEBUG_CBCR_RMSK                                                                   0x80000005
#define HWIO_GCC_DEBUG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DEBUG_CBCR_ADDR, HWIO_GCC_DEBUG_CBCR_RMSK)
#define HWIO_GCC_DEBUG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DEBUG_CBCR_ADDR, m)
#define HWIO_GCC_DEBUG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DEBUG_CBCR_ADDR,v)
#define HWIO_GCC_DEBUG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DEBUG_CBCR_ADDR,m,v,HWIO_GCC_DEBUG_CBCR_IN)
#define HWIO_GCC_DEBUG_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_DEBUG_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_DEBUG_CBCR_CLK_ARES_BMSK                                                                 0x4
#define HWIO_GCC_DEBUG_CBCR_CLK_ARES_SHFT                                                                 0x2
#define HWIO_GCC_DEBUG_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_DEBUG_CBCR_CLK_ENABLE_SHFT                                                               0x0

#define HWIO_GCC_GP1_CBCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00064000)
#define HWIO_GCC_GP1_CBCR_RMSK                                                                     0x80000005
#define HWIO_GCC_GP1_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GP1_CBCR_ADDR, HWIO_GCC_GP1_CBCR_RMSK)
#define HWIO_GCC_GP1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_CBCR_ADDR, m)
#define HWIO_GCC_GP1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GP1_CBCR_ADDR,v)
#define HWIO_GCC_GP1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_CBCR_ADDR,m,v,HWIO_GCC_GP1_CBCR_IN)
#define HWIO_GCC_GP1_CBCR_CLK_OFF_BMSK                                                             0x80000000
#define HWIO_GCC_GP1_CBCR_CLK_OFF_SHFT                                                                   0x1f
#define HWIO_GCC_GP1_CBCR_CLK_ARES_BMSK                                                                   0x4
#define HWIO_GCC_GP1_CBCR_CLK_ARES_SHFT                                                                   0x2
#define HWIO_GCC_GP1_CBCR_CLK_ENABLE_BMSK                                                                 0x1
#define HWIO_GCC_GP1_CBCR_CLK_ENABLE_SHFT                                                                 0x0

#define HWIO_GCC_GP2_CBCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00065000)
#define HWIO_GCC_GP2_CBCR_RMSK                                                                     0x80000005
#define HWIO_GCC_GP2_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GP2_CBCR_ADDR, HWIO_GCC_GP2_CBCR_RMSK)
#define HWIO_GCC_GP2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_CBCR_ADDR, m)
#define HWIO_GCC_GP2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GP2_CBCR_ADDR,v)
#define HWIO_GCC_GP2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_CBCR_ADDR,m,v,HWIO_GCC_GP2_CBCR_IN)
#define HWIO_GCC_GP2_CBCR_CLK_OFF_BMSK                                                             0x80000000
#define HWIO_GCC_GP2_CBCR_CLK_OFF_SHFT                                                                   0x1f
#define HWIO_GCC_GP2_CBCR_CLK_ARES_BMSK                                                                   0x4
#define HWIO_GCC_GP2_CBCR_CLK_ARES_SHFT                                                                   0x2
#define HWIO_GCC_GP2_CBCR_CLK_ENABLE_BMSK                                                                 0x1
#define HWIO_GCC_GP2_CBCR_CLK_ENABLE_SHFT                                                                 0x0

#define HWIO_GCC_GP3_CBCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00066000)
#define HWIO_GCC_GP3_CBCR_RMSK                                                                     0x80000005
#define HWIO_GCC_GP3_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GP3_CBCR_ADDR, HWIO_GCC_GP3_CBCR_RMSK)
#define HWIO_GCC_GP3_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_CBCR_ADDR, m)
#define HWIO_GCC_GP3_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GP3_CBCR_ADDR,v)
#define HWIO_GCC_GP3_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_CBCR_ADDR,m,v,HWIO_GCC_GP3_CBCR_IN)
#define HWIO_GCC_GP3_CBCR_CLK_OFF_BMSK                                                             0x80000000
#define HWIO_GCC_GP3_CBCR_CLK_OFF_SHFT                                                                   0x1f
#define HWIO_GCC_GP3_CBCR_CLK_ARES_BMSK                                                                   0x4
#define HWIO_GCC_GP3_CBCR_CLK_ARES_SHFT                                                                   0x2
#define HWIO_GCC_GP3_CBCR_CLK_ENABLE_BMSK                                                                 0x1
#define HWIO_GCC_GP3_CBCR_CLK_ENABLE_SHFT                                                                 0x0

#define HWIO_GCC_UFS_PHY_AXI_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0007700c)
#define HWIO_GCC_UFS_PHY_AXI_CBCR_RMSK                                                             0x80007ff7
#define HWIO_GCC_UFS_PHY_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_UFS_PHY_AXI_CBCR_ADDR, HWIO_GCC_UFS_PHY_AXI_CBCR_RMSK)
#define HWIO_GCC_UFS_PHY_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_PHY_AXI_CBCR_ADDR, m)
#define HWIO_GCC_UFS_PHY_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_PHY_AXI_CBCR_ADDR,v)
#define HWIO_GCC_UFS_PHY_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_PHY_AXI_CBCR_ADDR,m,v,HWIO_GCC_UFS_PHY_AXI_CBCR_IN)
#define HWIO_GCC_UFS_PHY_AXI_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_UFS_PHY_AXI_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_UFS_PHY_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                               0x4000
#define HWIO_GCC_UFS_PHY_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                                  0xe
#define HWIO_GCC_UFS_PHY_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                             0x2000
#define HWIO_GCC_UFS_PHY_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                0xd
#define HWIO_GCC_UFS_PHY_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                            0x1000
#define HWIO_GCC_UFS_PHY_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                               0xc
#define HWIO_GCC_UFS_PHY_AXI_CBCR_WAKEUP_BMSK                                                           0xf00
#define HWIO_GCC_UFS_PHY_AXI_CBCR_WAKEUP_SHFT                                                             0x8
#define HWIO_GCC_UFS_PHY_AXI_CBCR_SLEEP_BMSK                                                             0xf0
#define HWIO_GCC_UFS_PHY_AXI_CBCR_SLEEP_SHFT                                                              0x4
#define HWIO_GCC_UFS_PHY_AXI_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_UFS_PHY_AXI_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_UFS_PHY_AXI_CBCR_HW_CTL_BMSK                                                             0x2
#define HWIO_GCC_UFS_PHY_AXI_CBCR_HW_CTL_SHFT                                                             0x1
#define HWIO_GCC_UFS_PHY_AXI_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_UFS_PHY_AXI_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_UFS_PHY_AHB_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00077010)
#define HWIO_GCC_UFS_PHY_AHB_CBCR_RMSK                                                             0x80000007
#define HWIO_GCC_UFS_PHY_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_UFS_PHY_AHB_CBCR_ADDR, HWIO_GCC_UFS_PHY_AHB_CBCR_RMSK)
#define HWIO_GCC_UFS_PHY_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_PHY_AHB_CBCR_ADDR, m)
#define HWIO_GCC_UFS_PHY_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_PHY_AHB_CBCR_ADDR,v)
#define HWIO_GCC_UFS_PHY_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_PHY_AHB_CBCR_ADDR,m,v,HWIO_GCC_UFS_PHY_AHB_CBCR_IN)
#define HWIO_GCC_UFS_PHY_AHB_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_UFS_PHY_AHB_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_UFS_PHY_AHB_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_UFS_PHY_AHB_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_UFS_PHY_AHB_CBCR_HW_CTL_BMSK                                                             0x2
#define HWIO_GCC_UFS_PHY_AHB_CBCR_HW_CTL_SHFT                                                             0x1
#define HWIO_GCC_UFS_PHY_AHB_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_UFS_PHY_AHB_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_UFS_PHY_TX_SYMBOL_0_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00077014)
#define HWIO_GCC_UFS_PHY_TX_SYMBOL_0_CBCR_RMSK                                                     0x80000005
#define HWIO_GCC_UFS_PHY_TX_SYMBOL_0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_UFS_PHY_TX_SYMBOL_0_CBCR_ADDR, HWIO_GCC_UFS_PHY_TX_SYMBOL_0_CBCR_RMSK)
#define HWIO_GCC_UFS_PHY_TX_SYMBOL_0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_PHY_TX_SYMBOL_0_CBCR_ADDR, m)
#define HWIO_GCC_UFS_PHY_TX_SYMBOL_0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_PHY_TX_SYMBOL_0_CBCR_ADDR,v)
#define HWIO_GCC_UFS_PHY_TX_SYMBOL_0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_PHY_TX_SYMBOL_0_CBCR_ADDR,m,v,HWIO_GCC_UFS_PHY_TX_SYMBOL_0_CBCR_IN)
#define HWIO_GCC_UFS_PHY_TX_SYMBOL_0_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_UFS_PHY_TX_SYMBOL_0_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_UFS_PHY_TX_SYMBOL_0_CBCR_CLK_ARES_BMSK                                                   0x4
#define HWIO_GCC_UFS_PHY_TX_SYMBOL_0_CBCR_CLK_ARES_SHFT                                                   0x2
#define HWIO_GCC_UFS_PHY_TX_SYMBOL_0_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_UFS_PHY_TX_SYMBOL_0_CBCR_CLK_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_UFS_PHY_RX_SYMBOL_0_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00077018)
#define HWIO_GCC_UFS_PHY_RX_SYMBOL_0_CBCR_RMSK                                                     0x80000005
#define HWIO_GCC_UFS_PHY_RX_SYMBOL_0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_UFS_PHY_RX_SYMBOL_0_CBCR_ADDR, HWIO_GCC_UFS_PHY_RX_SYMBOL_0_CBCR_RMSK)
#define HWIO_GCC_UFS_PHY_RX_SYMBOL_0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_PHY_RX_SYMBOL_0_CBCR_ADDR, m)
#define HWIO_GCC_UFS_PHY_RX_SYMBOL_0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_PHY_RX_SYMBOL_0_CBCR_ADDR,v)
#define HWIO_GCC_UFS_PHY_RX_SYMBOL_0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_PHY_RX_SYMBOL_0_CBCR_ADDR,m,v,HWIO_GCC_UFS_PHY_RX_SYMBOL_0_CBCR_IN)
#define HWIO_GCC_UFS_PHY_RX_SYMBOL_0_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_UFS_PHY_RX_SYMBOL_0_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_UFS_PHY_RX_SYMBOL_0_CBCR_CLK_ARES_BMSK                                                   0x4
#define HWIO_GCC_UFS_PHY_RX_SYMBOL_0_CBCR_CLK_ARES_SHFT                                                   0x2
#define HWIO_GCC_UFS_PHY_RX_SYMBOL_0_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_UFS_PHY_RX_SYMBOL_0_CBCR_CLK_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00077054)
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_RMSK                                                     0x80007ff7
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_IN          \
        in_dword_masked(HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_ADDR, HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_RMSK)
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_ADDR, m)
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_ADDR,v)
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_ADDR,m,v,HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_IN)
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_FORCE_MEM_CORE_ON_BMSK                                       0x4000
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_FORCE_MEM_CORE_ON_SHFT                                          0xe
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                     0x2000
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                        0xd
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                    0x1000
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                       0xc
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_WAKEUP_BMSK                                                   0xf00
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_WAKEUP_SHFT                                                     0x8
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_SLEEP_BMSK                                                     0xf0
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_SLEEP_SHFT                                                      0x4
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_CLK_ARES_BMSK                                                   0x4
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_CLK_ARES_SHFT                                                   0x2
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_HW_CTL_BMSK                                                     0x2
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_HW_CTL_SHFT                                                     0x1
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_CLK_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00077058)
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_RMSK                                                        0x80007ff7
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_IN          \
        in_dword_masked(HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_ADDR, HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_RMSK)
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_ADDR, m)
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_ADDR,v)
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_ADDR,m,v,HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_IN)
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_FORCE_MEM_CORE_ON_BMSK                                          0x4000
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_FORCE_MEM_CORE_ON_SHFT                                             0xe
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                        0x2000
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                           0xd
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                       0x1000
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                          0xc
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_WAKEUP_BMSK                                                      0xf00
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_WAKEUP_SHFT                                                        0x8
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_SLEEP_BMSK                                                        0xf0
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_SLEEP_SHFT                                                         0x4
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_HW_CTL_BMSK                                                        0x2
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_HW_CTL_SHFT                                                        0x1
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_UFS_PHY_PHY_AUX_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0007708c)
#define HWIO_GCC_UFS_PHY_PHY_AUX_CBCR_RMSK                                                         0x80000007
#define HWIO_GCC_UFS_PHY_PHY_AUX_CBCR_IN          \
        in_dword_masked(HWIO_GCC_UFS_PHY_PHY_AUX_CBCR_ADDR, HWIO_GCC_UFS_PHY_PHY_AUX_CBCR_RMSK)
#define HWIO_GCC_UFS_PHY_PHY_AUX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_PHY_PHY_AUX_CBCR_ADDR, m)
#define HWIO_GCC_UFS_PHY_PHY_AUX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_PHY_PHY_AUX_CBCR_ADDR,v)
#define HWIO_GCC_UFS_PHY_PHY_AUX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_PHY_PHY_AUX_CBCR_ADDR,m,v,HWIO_GCC_UFS_PHY_PHY_AUX_CBCR_IN)
#define HWIO_GCC_UFS_PHY_PHY_AUX_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_UFS_PHY_PHY_AUX_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_UFS_PHY_PHY_AUX_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_UFS_PHY_PHY_AUX_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_UFS_PHY_PHY_AUX_CBCR_HW_CTL_BMSK                                                         0x2
#define HWIO_GCC_UFS_PHY_PHY_AUX_CBCR_HW_CTL_SHFT                                                         0x1
#define HWIO_GCC_UFS_PHY_PHY_AUX_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_UFS_PHY_PHY_AUX_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_SSC_CNOC_MPU_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00063010)
#define HWIO_GCC_SSC_CNOC_MPU_CBCR_RMSK                                                            0x80000007
#define HWIO_GCC_SSC_CNOC_MPU_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SSC_CNOC_MPU_CBCR_ADDR, HWIO_GCC_SSC_CNOC_MPU_CBCR_RMSK)
#define HWIO_GCC_SSC_CNOC_MPU_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SSC_CNOC_MPU_CBCR_ADDR, m)
#define HWIO_GCC_SSC_CNOC_MPU_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SSC_CNOC_MPU_CBCR_ADDR,v)
#define HWIO_GCC_SSC_CNOC_MPU_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SSC_CNOC_MPU_CBCR_ADDR,m,v,HWIO_GCC_SSC_CNOC_MPU_CBCR_IN)
#define HWIO_GCC_SSC_CNOC_MPU_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_SSC_CNOC_MPU_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_SSC_CNOC_MPU_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_SSC_CNOC_MPU_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_SSC_CNOC_MPU_CBCR_HW_CTL_BMSK                                                            0x2
#define HWIO_GCC_SSC_CNOC_MPU_CBCR_HW_CTL_SHFT                                                            0x1
#define HWIO_GCC_SSC_CNOC_MPU_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_SSC_CNOC_MPU_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_SSC_XO_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00063014)
#define HWIO_GCC_SSC_XO_CBCR_RMSK                                                                  0x80000005
#define HWIO_GCC_SSC_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SSC_XO_CBCR_ADDR, HWIO_GCC_SSC_XO_CBCR_RMSK)
#define HWIO_GCC_SSC_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SSC_XO_CBCR_ADDR, m)
#define HWIO_GCC_SSC_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SSC_XO_CBCR_ADDR,v)
#define HWIO_GCC_SSC_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SSC_XO_CBCR_ADDR,m,v,HWIO_GCC_SSC_XO_CBCR_IN)
#define HWIO_GCC_SSC_XO_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_SSC_XO_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_SSC_XO_CBCR_CLK_ARES_BMSK                                                                0x4
#define HWIO_GCC_SSC_XO_CBCR_CLK_ARES_SHFT                                                                0x2
#define HWIO_GCC_SSC_XO_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_SSC_XO_CBCR_CLK_ENABLE_SHFT                                                              0x0

#define HWIO_GCC_VDDCX_VS_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a004)
#define HWIO_GCC_VDDCX_VS_CBCR_RMSK                                                                0x80000005
#define HWIO_GCC_VDDCX_VS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_VDDCX_VS_CBCR_ADDR, HWIO_GCC_VDDCX_VS_CBCR_RMSK)
#define HWIO_GCC_VDDCX_VS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_VDDCX_VS_CBCR_ADDR, m)
#define HWIO_GCC_VDDCX_VS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_VDDCX_VS_CBCR_ADDR,v)
#define HWIO_GCC_VDDCX_VS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VDDCX_VS_CBCR_ADDR,m,v,HWIO_GCC_VDDCX_VS_CBCR_IN)
#define HWIO_GCC_VDDCX_VS_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_VDDCX_VS_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_VDDCX_VS_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_VDDCX_VS_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_VDDCX_VS_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_VDDCX_VS_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_VDDMX_VS_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a008)
#define HWIO_GCC_VDDMX_VS_CBCR_RMSK                                                                0x80000005
#define HWIO_GCC_VDDMX_VS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_VDDMX_VS_CBCR_ADDR, HWIO_GCC_VDDMX_VS_CBCR_RMSK)
#define HWIO_GCC_VDDMX_VS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_VDDMX_VS_CBCR_ADDR, m)
#define HWIO_GCC_VDDMX_VS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_VDDMX_VS_CBCR_ADDR,v)
#define HWIO_GCC_VDDMX_VS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VDDMX_VS_CBCR_ADDR,m,v,HWIO_GCC_VDDMX_VS_CBCR_IN)
#define HWIO_GCC_VDDMX_VS_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_VDDMX_VS_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_VDDMX_VS_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_VDDMX_VS_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_VDDMX_VS_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_VDDMX_VS_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_VDDA_VS_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a00c)
#define HWIO_GCC_VDDA_VS_CBCR_RMSK                                                                 0x80000005
#define HWIO_GCC_VDDA_VS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_VDDA_VS_CBCR_ADDR, HWIO_GCC_VDDA_VS_CBCR_RMSK)
#define HWIO_GCC_VDDA_VS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_VDDA_VS_CBCR_ADDR, m)
#define HWIO_GCC_VDDA_VS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_VDDA_VS_CBCR_ADDR,v)
#define HWIO_GCC_VDDA_VS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VDDA_VS_CBCR_ADDR,m,v,HWIO_GCC_VDDA_VS_CBCR_IN)
#define HWIO_GCC_VDDA_VS_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_VDDA_VS_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_VDDA_VS_CBCR_CLK_ARES_BMSK                                                               0x4
#define HWIO_GCC_VDDA_VS_CBCR_CLK_ARES_SHFT                                                               0x2
#define HWIO_GCC_VDDA_VS_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_VDDA_VS_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_VS_CTRL_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a010)
#define HWIO_GCC_VS_CTRL_CBCR_RMSK                                                                 0x80000005
#define HWIO_GCC_VS_CTRL_CBCR_IN          \
        in_dword_masked(HWIO_GCC_VS_CTRL_CBCR_ADDR, HWIO_GCC_VS_CTRL_CBCR_RMSK)
#define HWIO_GCC_VS_CTRL_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_VS_CTRL_CBCR_ADDR, m)
#define HWIO_GCC_VS_CTRL_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_VS_CTRL_CBCR_ADDR,v)
#define HWIO_GCC_VS_CTRL_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VS_CTRL_CBCR_ADDR,m,v,HWIO_GCC_VS_CTRL_CBCR_IN)
#define HWIO_GCC_VS_CTRL_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_VS_CTRL_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_VS_CTRL_CBCR_CLK_ARES_BMSK                                                               0x4
#define HWIO_GCC_VS_CTRL_CBCR_CLK_ARES_SHFT                                                               0x2
#define HWIO_GCC_VS_CTRL_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_VS_CTRL_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_VS_CTRL_AHB_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a014)
#define HWIO_GCC_VS_CTRL_AHB_CBCR_RMSK                                                             0x80000007
#define HWIO_GCC_VS_CTRL_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_VS_CTRL_AHB_CBCR_ADDR, HWIO_GCC_VS_CTRL_AHB_CBCR_RMSK)
#define HWIO_GCC_VS_CTRL_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_VS_CTRL_AHB_CBCR_ADDR, m)
#define HWIO_GCC_VS_CTRL_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_VS_CTRL_AHB_CBCR_ADDR,v)
#define HWIO_GCC_VS_CTRL_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VS_CTRL_AHB_CBCR_ADDR,m,v,HWIO_GCC_VS_CTRL_AHB_CBCR_IN)
#define HWIO_GCC_VS_CTRL_AHB_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_VS_CTRL_AHB_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_VS_CTRL_AHB_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_VS_CTRL_AHB_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_VS_CTRL_AHB_CBCR_HW_CTL_BMSK                                                             0x2
#define HWIO_GCC_VS_CTRL_AHB_CBCR_HW_CTL_SHFT                                                             0x1
#define HWIO_GCC_VS_CTRL_AHB_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_VS_CTRL_AHB_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_MSS_VS_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a048)
#define HWIO_GCC_MSS_VS_CBCR_RMSK                                                                  0x80000005
#define HWIO_GCC_MSS_VS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_VS_CBCR_ADDR, HWIO_GCC_MSS_VS_CBCR_RMSK)
#define HWIO_GCC_MSS_VS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_VS_CBCR_ADDR, m)
#define HWIO_GCC_MSS_VS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_VS_CBCR_ADDR,v)
#define HWIO_GCC_MSS_VS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_VS_CBCR_ADDR,m,v,HWIO_GCC_MSS_VS_CBCR_IN)
#define HWIO_GCC_MSS_VS_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_MSS_VS_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_MSS_VS_CBCR_CLK_ARES_BMSK                                                                0x4
#define HWIO_GCC_MSS_VS_CBCR_CLK_ARES_SHFT                                                                0x2
#define HWIO_GCC_MSS_VS_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_MSS_VS_CBCR_CLK_ENABLE_SHFT                                                              0x0

#define HWIO_GCC_GPU_VS_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a04c)
#define HWIO_GCC_GPU_VS_CBCR_RMSK                                                                  0x80000005
#define HWIO_GCC_GPU_VS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GPU_VS_CBCR_ADDR, HWIO_GCC_GPU_VS_CBCR_RMSK)
#define HWIO_GCC_GPU_VS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GPU_VS_CBCR_ADDR, m)
#define HWIO_GCC_GPU_VS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GPU_VS_CBCR_ADDR,v)
#define HWIO_GCC_GPU_VS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPU_VS_CBCR_ADDR,m,v,HWIO_GCC_GPU_VS_CBCR_IN)
#define HWIO_GCC_GPU_VS_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_GPU_VS_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_GPU_VS_CBCR_CLK_ARES_BMSK                                                                0x4
#define HWIO_GCC_GPU_VS_CBCR_CLK_ARES_SHFT                                                                0x2
#define HWIO_GCC_GPU_VS_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_GPU_VS_CBCR_CLK_ENABLE_SHFT                                                              0x0

#define HWIO_GCC_APC_VS_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a050)
#define HWIO_GCC_APC_VS_CBCR_RMSK                                                                  0x80000005
#define HWIO_GCC_APC_VS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_APC_VS_CBCR_ADDR, HWIO_GCC_APC_VS_CBCR_RMSK)
#define HWIO_GCC_APC_VS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_APC_VS_CBCR_ADDR, m)
#define HWIO_GCC_APC_VS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_APC_VS_CBCR_ADDR,v)
#define HWIO_GCC_APC_VS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APC_VS_CBCR_ADDR,m,v,HWIO_GCC_APC_VS_CBCR_IN)
#define HWIO_GCC_APC_VS_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_APC_VS_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_APC_VS_CBCR_CLK_ARES_BMSK                                                                0x4
#define HWIO_GCC_APC_VS_CBCR_CLK_ARES_SHFT                                                                0x2
#define HWIO_GCC_APC_VS_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_APC_VS_CBCR_CLK_ENABLE_SHFT                                                              0x0

#define HWIO_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00082004)
#define HWIO_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CBCR_RMSK                                                 0x80000007
#define HWIO_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CBCR_ADDR, HWIO_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CBCR_RMSK)
#define HWIO_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CBCR_ADDR,m,v,HWIO_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CBCR_IN)
#define HWIO_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CBCR_CLK_ARES_BMSK                                               0x4
#define HWIO_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CBCR_CLK_ARES_SHFT                                               0x2
#define HWIO_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CBCR_HW_CTL_BMSK                                                 0x2
#define HWIO_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CBCR_HW_CTL_SHFT                                                 0x1
#define HWIO_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CBCR_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_AGGRE_NOC_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00082008)
#define HWIO_GCC_AGGRE_NOC_AHB_CBCR_RMSK                                                           0x80000007
#define HWIO_GCC_AGGRE_NOC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE_NOC_AHB_CBCR_ADDR, HWIO_GCC_AGGRE_NOC_AHB_CBCR_RMSK)
#define HWIO_GCC_AGGRE_NOC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE_NOC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE_NOC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE_NOC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE_NOC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE_NOC_AHB_CBCR_ADDR,m,v,HWIO_GCC_AGGRE_NOC_AHB_CBCR_IN)
#define HWIO_GCC_AGGRE_NOC_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_AGGRE_NOC_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_AGGRE_NOC_AHB_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_AGGRE_NOC_AHB_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_AGGRE_NOC_AHB_CBCR_HW_CTL_BMSK                                                           0x2
#define HWIO_GCC_AGGRE_NOC_AHB_CBCR_HW_CTL_SHFT                                                           0x1
#define HWIO_GCC_AGGRE_NOC_AHB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_AGGRE_NOC_AHB_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_AGGRE_CNOC_PERIPH_AHB_CBCR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0008200c)
#define HWIO_GCC_AGGRE_CNOC_PERIPH_AHB_CBCR_RMSK                                                   0x80000005
#define HWIO_GCC_AGGRE_CNOC_PERIPH_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE_CNOC_PERIPH_AHB_CBCR_ADDR, HWIO_GCC_AGGRE_CNOC_PERIPH_AHB_CBCR_RMSK)
#define HWIO_GCC_AGGRE_CNOC_PERIPH_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE_CNOC_PERIPH_AHB_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE_CNOC_PERIPH_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE_CNOC_PERIPH_AHB_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE_CNOC_PERIPH_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE_CNOC_PERIPH_AHB_CBCR_ADDR,m,v,HWIO_GCC_AGGRE_CNOC_PERIPH_AHB_CBCR_IN)
#define HWIO_GCC_AGGRE_CNOC_PERIPH_AHB_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_GCC_AGGRE_CNOC_PERIPH_AHB_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_GCC_AGGRE_CNOC_PERIPH_AHB_CBCR_CLK_ARES_BMSK                                                 0x4
#define HWIO_GCC_AGGRE_CNOC_PERIPH_AHB_CBCR_CLK_ARES_SHFT                                                 0x2
#define HWIO_GCC_AGGRE_CNOC_PERIPH_AHB_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_AGGRE_CNOC_PERIPH_AHB_CBCR_CLK_ENABLE_SHFT                                               0x0

#define HWIO_GCC_AGGRE_NOC_SF_EAST_AXI_CBCR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00082010)
#define HWIO_GCC_AGGRE_NOC_SF_EAST_AXI_CBCR_RMSK                                                   0x80000005
#define HWIO_GCC_AGGRE_NOC_SF_EAST_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE_NOC_SF_EAST_AXI_CBCR_ADDR, HWIO_GCC_AGGRE_NOC_SF_EAST_AXI_CBCR_RMSK)
#define HWIO_GCC_AGGRE_NOC_SF_EAST_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE_NOC_SF_EAST_AXI_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE_NOC_SF_EAST_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE_NOC_SF_EAST_AXI_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE_NOC_SF_EAST_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE_NOC_SF_EAST_AXI_CBCR_ADDR,m,v,HWIO_GCC_AGGRE_NOC_SF_EAST_AXI_CBCR_IN)
#define HWIO_GCC_AGGRE_NOC_SF_EAST_AXI_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_GCC_AGGRE_NOC_SF_EAST_AXI_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_GCC_AGGRE_NOC_SF_EAST_AXI_CBCR_CLK_ARES_BMSK                                                 0x4
#define HWIO_GCC_AGGRE_NOC_SF_EAST_AXI_CBCR_CLK_ARES_SHFT                                                 0x2
#define HWIO_GCC_AGGRE_NOC_SF_EAST_AXI_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_AGGRE_NOC_SF_EAST_AXI_CBCR_CLK_ENABLE_SHFT                                               0x0

#define HWIO_GCC_AGGRE_NOC_SF_NORTH_AXI_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00082014)
#define HWIO_GCC_AGGRE_NOC_SF_NORTH_AXI_CBCR_RMSK                                                  0x80000005
#define HWIO_GCC_AGGRE_NOC_SF_NORTH_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE_NOC_SF_NORTH_AXI_CBCR_ADDR, HWIO_GCC_AGGRE_NOC_SF_NORTH_AXI_CBCR_RMSK)
#define HWIO_GCC_AGGRE_NOC_SF_NORTH_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE_NOC_SF_NORTH_AXI_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE_NOC_SF_NORTH_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE_NOC_SF_NORTH_AXI_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE_NOC_SF_NORTH_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE_NOC_SF_NORTH_AXI_CBCR_ADDR,m,v,HWIO_GCC_AGGRE_NOC_SF_NORTH_AXI_CBCR_IN)
#define HWIO_GCC_AGGRE_NOC_SF_NORTH_AXI_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_AGGRE_NOC_SF_NORTH_AXI_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_AGGRE_NOC_SF_NORTH_AXI_CBCR_CLK_ARES_BMSK                                                0x4
#define HWIO_GCC_AGGRE_NOC_SF_NORTH_AXI_CBCR_CLK_ARES_SHFT                                                0x2
#define HWIO_GCC_AGGRE_NOC_SF_NORTH_AXI_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_AGGRE_NOC_SF_NORTH_AXI_CBCR_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_AGGRE_NOC_SF_CENTER_AXI_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00082018)
#define HWIO_GCC_AGGRE_NOC_SF_CENTER_AXI_CBCR_RMSK                                                 0x80000005
#define HWIO_GCC_AGGRE_NOC_SF_CENTER_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE_NOC_SF_CENTER_AXI_CBCR_ADDR, HWIO_GCC_AGGRE_NOC_SF_CENTER_AXI_CBCR_RMSK)
#define HWIO_GCC_AGGRE_NOC_SF_CENTER_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE_NOC_SF_CENTER_AXI_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE_NOC_SF_CENTER_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE_NOC_SF_CENTER_AXI_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE_NOC_SF_CENTER_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE_NOC_SF_CENTER_AXI_CBCR_ADDR,m,v,HWIO_GCC_AGGRE_NOC_SF_CENTER_AXI_CBCR_IN)
#define HWIO_GCC_AGGRE_NOC_SF_CENTER_AXI_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_AGGRE_NOC_SF_CENTER_AXI_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_AGGRE_NOC_SF_CENTER_AXI_CBCR_CLK_ARES_BMSK                                               0x4
#define HWIO_GCC_AGGRE_NOC_SF_CENTER_AXI_CBCR_CLK_ARES_SHFT                                               0x2
#define HWIO_GCC_AGGRE_NOC_SF_CENTER_AXI_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_AGGRE_NOC_SF_CENTER_AXI_CBCR_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_AGGRE_USB3_PRIM_AXI_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0008201c)
#define HWIO_GCC_AGGRE_USB3_PRIM_AXI_CBCR_RMSK                                                     0x80000005
#define HWIO_GCC_AGGRE_USB3_PRIM_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE_USB3_PRIM_AXI_CBCR_ADDR, HWIO_GCC_AGGRE_USB3_PRIM_AXI_CBCR_RMSK)
#define HWIO_GCC_AGGRE_USB3_PRIM_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE_USB3_PRIM_AXI_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE_USB3_PRIM_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE_USB3_PRIM_AXI_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE_USB3_PRIM_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE_USB3_PRIM_AXI_CBCR_ADDR,m,v,HWIO_GCC_AGGRE_USB3_PRIM_AXI_CBCR_IN)
#define HWIO_GCC_AGGRE_USB3_PRIM_AXI_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_AGGRE_USB3_PRIM_AXI_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_AGGRE_USB3_PRIM_AXI_CBCR_CLK_ARES_BMSK                                                   0x4
#define HWIO_GCC_AGGRE_USB3_PRIM_AXI_CBCR_CLK_ARES_SHFT                                                   0x2
#define HWIO_GCC_AGGRE_USB3_PRIM_AXI_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_AGGRE_USB3_PRIM_AXI_CBCR_CLK_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_AGGRE_UFS_PHY_AXI_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00082024)
#define HWIO_GCC_AGGRE_UFS_PHY_AXI_CBCR_RMSK                                                       0x80000007
#define HWIO_GCC_AGGRE_UFS_PHY_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE_UFS_PHY_AXI_CBCR_ADDR, HWIO_GCC_AGGRE_UFS_PHY_AXI_CBCR_RMSK)
#define HWIO_GCC_AGGRE_UFS_PHY_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE_UFS_PHY_AXI_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE_UFS_PHY_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE_UFS_PHY_AXI_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE_UFS_PHY_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE_UFS_PHY_AXI_CBCR_ADDR,m,v,HWIO_GCC_AGGRE_UFS_PHY_AXI_CBCR_IN)
#define HWIO_GCC_AGGRE_UFS_PHY_AXI_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_AGGRE_UFS_PHY_AXI_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_AGGRE_UFS_PHY_AXI_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_AGGRE_UFS_PHY_AXI_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_AGGRE_UFS_PHY_AXI_CBCR_HW_CTL_BMSK                                                       0x2
#define HWIO_GCC_AGGRE_UFS_PHY_AXI_CBCR_HW_CTL_SHFT                                                       0x1
#define HWIO_GCC_AGGRE_UFS_PHY_AXI_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_AGGRE_UFS_PHY_AXI_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_AGGRE_NOC_QOSGEN_EXTREF_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0008202c)
#define HWIO_GCC_AGGRE_NOC_QOSGEN_EXTREF_CBCR_RMSK                                                 0x80000005
#define HWIO_GCC_AGGRE_NOC_QOSGEN_EXTREF_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE_NOC_QOSGEN_EXTREF_CBCR_ADDR, HWIO_GCC_AGGRE_NOC_QOSGEN_EXTREF_CBCR_RMSK)
#define HWIO_GCC_AGGRE_NOC_QOSGEN_EXTREF_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE_NOC_QOSGEN_EXTREF_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE_NOC_QOSGEN_EXTREF_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE_NOC_QOSGEN_EXTREF_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE_NOC_QOSGEN_EXTREF_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE_NOC_QOSGEN_EXTREF_CBCR_ADDR,m,v,HWIO_GCC_AGGRE_NOC_QOSGEN_EXTREF_CBCR_IN)
#define HWIO_GCC_AGGRE_NOC_QOSGEN_EXTREF_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_AGGRE_NOC_QOSGEN_EXTREF_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_AGGRE_NOC_QOSGEN_EXTREF_CBCR_CLK_ARES_BMSK                                               0x4
#define HWIO_GCC_AGGRE_NOC_QOSGEN_EXTREF_CBCR_CLK_ARES_SHFT                                               0x2
#define HWIO_GCC_AGGRE_NOC_QOSGEN_EXTREF_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_AGGRE_NOC_QOSGEN_EXTREF_CBCR_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00082030)
#define HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_RMSK                                                    0x80000005
#define HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_ADDR, HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_RMSK)
#define HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_ADDR,m,v,HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_IN)
#define HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_CLK_ARES_BMSK                                                  0x4
#define HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_CLK_ARES_SHFT                                                  0x2
#define HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_AGGRE_NOC_WEST_AXI_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00082034)
#define HWIO_GCC_AGGRE_NOC_WEST_AXI_CBCR_RMSK                                                      0x80000005
#define HWIO_GCC_AGGRE_NOC_WEST_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE_NOC_WEST_AXI_CBCR_ADDR, HWIO_GCC_AGGRE_NOC_WEST_AXI_CBCR_RMSK)
#define HWIO_GCC_AGGRE_NOC_WEST_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE_NOC_WEST_AXI_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE_NOC_WEST_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE_NOC_WEST_AXI_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE_NOC_WEST_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE_NOC_WEST_AXI_CBCR_ADDR,m,v,HWIO_GCC_AGGRE_NOC_WEST_AXI_CBCR_IN)
#define HWIO_GCC_AGGRE_NOC_WEST_AXI_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_AGGRE_NOC_WEST_AXI_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_AGGRE_NOC_WEST_AXI_CBCR_CLK_ARES_BMSK                                                    0x4
#define HWIO_GCC_AGGRE_NOC_WEST_AXI_CBCR_CLK_ARES_SHFT                                                    0x2
#define HWIO_GCC_AGGRE_NOC_WEST_AXI_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_AGGRE_NOC_WEST_AXI_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_AGGRE_NOC_SOUTH_AXI_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00082038)
#define HWIO_GCC_AGGRE_NOC_SOUTH_AXI_CBCR_RMSK                                                     0x80000005
#define HWIO_GCC_AGGRE_NOC_SOUTH_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE_NOC_SOUTH_AXI_CBCR_ADDR, HWIO_GCC_AGGRE_NOC_SOUTH_AXI_CBCR_RMSK)
#define HWIO_GCC_AGGRE_NOC_SOUTH_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE_NOC_SOUTH_AXI_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE_NOC_SOUTH_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE_NOC_SOUTH_AXI_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE_NOC_SOUTH_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE_NOC_SOUTH_AXI_CBCR_ADDR,m,v,HWIO_GCC_AGGRE_NOC_SOUTH_AXI_CBCR_IN)
#define HWIO_GCC_AGGRE_NOC_SOUTH_AXI_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_AGGRE_NOC_SOUTH_AXI_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_AGGRE_NOC_SOUTH_AXI_CBCR_CLK_ARES_BMSK                                                   0x4
#define HWIO_GCC_AGGRE_NOC_SOUTH_AXI_CBCR_CLK_ARES_SHFT                                                   0x2
#define HWIO_GCC_AGGRE_NOC_SOUTH_AXI_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_AGGRE_NOC_SOUTH_AXI_CBCR_CLK_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_AGGRE_NOC_EAST_AXI_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0008203c)
#define HWIO_GCC_AGGRE_NOC_EAST_AXI_CBCR_RMSK                                                      0x80000005
#define HWIO_GCC_AGGRE_NOC_EAST_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE_NOC_EAST_AXI_CBCR_ADDR, HWIO_GCC_AGGRE_NOC_EAST_AXI_CBCR_RMSK)
#define HWIO_GCC_AGGRE_NOC_EAST_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE_NOC_EAST_AXI_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE_NOC_EAST_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE_NOC_EAST_AXI_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE_NOC_EAST_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE_NOC_EAST_AXI_CBCR_ADDR,m,v,HWIO_GCC_AGGRE_NOC_EAST_AXI_CBCR_IN)
#define HWIO_GCC_AGGRE_NOC_EAST_AXI_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_AGGRE_NOC_EAST_AXI_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_AGGRE_NOC_EAST_AXI_CBCR_CLK_ARES_BMSK                                                    0x4
#define HWIO_GCC_AGGRE_NOC_EAST_AXI_CBCR_CLK_ARES_SHFT                                                    0x2
#define HWIO_GCC_AGGRE_NOC_EAST_AXI_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_AGGRE_NOC_EAST_AXI_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_AGGRE_NOC_NORTH_AXI_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00082040)
#define HWIO_GCC_AGGRE_NOC_NORTH_AXI_CBCR_RMSK                                                     0x80000005
#define HWIO_GCC_AGGRE_NOC_NORTH_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE_NOC_NORTH_AXI_CBCR_ADDR, HWIO_GCC_AGGRE_NOC_NORTH_AXI_CBCR_RMSK)
#define HWIO_GCC_AGGRE_NOC_NORTH_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE_NOC_NORTH_AXI_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE_NOC_NORTH_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE_NOC_NORTH_AXI_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE_NOC_NORTH_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE_NOC_NORTH_AXI_CBCR_ADDR,m,v,HWIO_GCC_AGGRE_NOC_NORTH_AXI_CBCR_IN)
#define HWIO_GCC_AGGRE_NOC_NORTH_AXI_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_AGGRE_NOC_NORTH_AXI_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_AGGRE_NOC_NORTH_AXI_CBCR_CLK_ARES_BMSK                                                   0x4
#define HWIO_GCC_AGGRE_NOC_NORTH_AXI_CBCR_CLK_ARES_SHFT                                                   0x2
#define HWIO_GCC_AGGRE_NOC_NORTH_AXI_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_AGGRE_NOC_NORTH_AXI_CBCR_CLK_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_AGGRE_NOC_MONAQ_AXI_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00082044)
#define HWIO_GCC_AGGRE_NOC_MONAQ_AXI_CBCR_RMSK                                                     0x80000005
#define HWIO_GCC_AGGRE_NOC_MONAQ_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE_NOC_MONAQ_AXI_CBCR_ADDR, HWIO_GCC_AGGRE_NOC_MONAQ_AXI_CBCR_RMSK)
#define HWIO_GCC_AGGRE_NOC_MONAQ_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE_NOC_MONAQ_AXI_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE_NOC_MONAQ_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE_NOC_MONAQ_AXI_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE_NOC_MONAQ_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE_NOC_MONAQ_AXI_CBCR_ADDR,m,v,HWIO_GCC_AGGRE_NOC_MONAQ_AXI_CBCR_IN)
#define HWIO_GCC_AGGRE_NOC_MONAQ_AXI_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_AGGRE_NOC_MONAQ_AXI_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_AGGRE_NOC_MONAQ_AXI_CBCR_CLK_ARES_BMSK                                                   0x4
#define HWIO_GCC_AGGRE_NOC_MONAQ_AXI_CBCR_CLK_ARES_SHFT                                                   0x2
#define HWIO_GCC_AGGRE_NOC_MONAQ_AXI_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_AGGRE_NOC_MONAQ_AXI_CBCR_CLK_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_AGGRE_NOC_IPA_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00082048)
#define HWIO_GCC_AGGRE_NOC_IPA_CBCR_RMSK                                                           0x80000005
#define HWIO_GCC_AGGRE_NOC_IPA_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE_NOC_IPA_CBCR_ADDR, HWIO_GCC_AGGRE_NOC_IPA_CBCR_RMSK)
#define HWIO_GCC_AGGRE_NOC_IPA_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE_NOC_IPA_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE_NOC_IPA_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE_NOC_IPA_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE_NOC_IPA_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE_NOC_IPA_CBCR_ADDR,m,v,HWIO_GCC_AGGRE_NOC_IPA_CBCR_IN)
#define HWIO_GCC_AGGRE_NOC_IPA_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_AGGRE_NOC_IPA_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_AGGRE_NOC_IPA_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_AGGRE_NOC_IPA_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_AGGRE_NOC_IPA_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_AGGRE_NOC_IPA_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_DCC_AHB_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00084004)
#define HWIO_GCC_DCC_AHB_CBCR_RMSK                                                                 0x80007ff5
#define HWIO_GCC_DCC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DCC_AHB_CBCR_ADDR, HWIO_GCC_DCC_AHB_CBCR_RMSK)
#define HWIO_GCC_DCC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DCC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_DCC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DCC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_DCC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DCC_AHB_CBCR_ADDR,m,v,HWIO_GCC_DCC_AHB_CBCR_IN)
#define HWIO_GCC_DCC_AHB_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_DCC_AHB_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_DCC_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                   0x4000
#define HWIO_GCC_DCC_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                      0xe
#define HWIO_GCC_DCC_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                 0x2000
#define HWIO_GCC_DCC_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                    0xd
#define HWIO_GCC_DCC_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                0x1000
#define HWIO_GCC_DCC_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                   0xc
#define HWIO_GCC_DCC_AHB_CBCR_WAKEUP_BMSK                                                               0xf00
#define HWIO_GCC_DCC_AHB_CBCR_WAKEUP_SHFT                                                                 0x8
#define HWIO_GCC_DCC_AHB_CBCR_SLEEP_BMSK                                                                 0xf0
#define HWIO_GCC_DCC_AHB_CBCR_SLEEP_SHFT                                                                  0x4
#define HWIO_GCC_DCC_AHB_CBCR_CLK_ARES_BMSK                                                               0x4
#define HWIO_GCC_DCC_AHB_CBCR_CLK_ARES_SHFT                                                               0x2
#define HWIO_GCC_DCC_AHB_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_DCC_AHB_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_IPA_2X_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0008900c)
#define HWIO_GCC_IPA_2X_CBCR_RMSK                                                                  0x80007ff5
#define HWIO_GCC_IPA_2X_CBCR_IN          \
        in_dword_masked(HWIO_GCC_IPA_2X_CBCR_ADDR, HWIO_GCC_IPA_2X_CBCR_RMSK)
#define HWIO_GCC_IPA_2X_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IPA_2X_CBCR_ADDR, m)
#define HWIO_GCC_IPA_2X_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_IPA_2X_CBCR_ADDR,v)
#define HWIO_GCC_IPA_2X_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IPA_2X_CBCR_ADDR,m,v,HWIO_GCC_IPA_2X_CBCR_IN)
#define HWIO_GCC_IPA_2X_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_IPA_2X_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_IPA_2X_CBCR_FORCE_MEM_CORE_ON_BMSK                                                    0x4000
#define HWIO_GCC_IPA_2X_CBCR_FORCE_MEM_CORE_ON_SHFT                                                       0xe
#define HWIO_GCC_IPA_2X_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                  0x2000
#define HWIO_GCC_IPA_2X_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                     0xd
#define HWIO_GCC_IPA_2X_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                 0x1000
#define HWIO_GCC_IPA_2X_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                    0xc
#define HWIO_GCC_IPA_2X_CBCR_WAKEUP_BMSK                                                                0xf00
#define HWIO_GCC_IPA_2X_CBCR_WAKEUP_SHFT                                                                  0x8
#define HWIO_GCC_IPA_2X_CBCR_SLEEP_BMSK                                                                  0xf0
#define HWIO_GCC_IPA_2X_CBCR_SLEEP_SHFT                                                                   0x4
#define HWIO_GCC_IPA_2X_CBCR_CLK_ARES_BMSK                                                                0x4
#define HWIO_GCC_IPA_2X_CBCR_CLK_ARES_SHFT                                                                0x2
#define HWIO_GCC_IPA_2X_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_IPA_2X_CBCR_CLK_ENABLE_SHFT                                                              0x0

#define HWIO_GCC_IPA_CBCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00089010)
#define HWIO_GCC_IPA_CBCR_RMSK                                                                     0x80007ff5
#define HWIO_GCC_IPA_CBCR_IN          \
        in_dword_masked(HWIO_GCC_IPA_CBCR_ADDR, HWIO_GCC_IPA_CBCR_RMSK)
#define HWIO_GCC_IPA_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IPA_CBCR_ADDR, m)
#define HWIO_GCC_IPA_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_IPA_CBCR_ADDR,v)
#define HWIO_GCC_IPA_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IPA_CBCR_ADDR,m,v,HWIO_GCC_IPA_CBCR_IN)
#define HWIO_GCC_IPA_CBCR_CLK_OFF_BMSK                                                             0x80000000
#define HWIO_GCC_IPA_CBCR_CLK_OFF_SHFT                                                                   0x1f
#define HWIO_GCC_IPA_CBCR_FORCE_MEM_CORE_ON_BMSK                                                       0x4000
#define HWIO_GCC_IPA_CBCR_FORCE_MEM_CORE_ON_SHFT                                                          0xe
#define HWIO_GCC_IPA_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                     0x2000
#define HWIO_GCC_IPA_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                        0xd
#define HWIO_GCC_IPA_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                    0x1000
#define HWIO_GCC_IPA_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                       0xc
#define HWIO_GCC_IPA_CBCR_WAKEUP_BMSK                                                                   0xf00
#define HWIO_GCC_IPA_CBCR_WAKEUP_SHFT                                                                     0x8
#define HWIO_GCC_IPA_CBCR_SLEEP_BMSK                                                                     0xf0
#define HWIO_GCC_IPA_CBCR_SLEEP_SHFT                                                                      0x4
#define HWIO_GCC_IPA_CBCR_CLK_ARES_BMSK                                                                   0x4
#define HWIO_GCC_IPA_CBCR_CLK_ARES_SHFT                                                                   0x2
#define HWIO_GCC_IPA_CBCR_CLK_ENABLE_BMSK                                                                 0x1
#define HWIO_GCC_IPA_CBCR_CLK_ENABLE_SHFT                                                                 0x0

#define HWIO_GCC_IPA_AHB_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00089014)
#define HWIO_GCC_IPA_AHB_CBCR_RMSK                                                                 0x80000007
#define HWIO_GCC_IPA_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_IPA_AHB_CBCR_ADDR, HWIO_GCC_IPA_AHB_CBCR_RMSK)
#define HWIO_GCC_IPA_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IPA_AHB_CBCR_ADDR, m)
#define HWIO_GCC_IPA_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_IPA_AHB_CBCR_ADDR,v)
#define HWIO_GCC_IPA_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IPA_AHB_CBCR_ADDR,m,v,HWIO_GCC_IPA_AHB_CBCR_IN)
#define HWIO_GCC_IPA_AHB_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_IPA_AHB_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_IPA_AHB_CBCR_CLK_ARES_BMSK                                                               0x4
#define HWIO_GCC_IPA_AHB_CBCR_CLK_ARES_SHFT                                                               0x2
#define HWIO_GCC_IPA_AHB_CBCR_HW_CTL_BMSK                                                                 0x2
#define HWIO_GCC_IPA_AHB_CBCR_HW_CTL_SHFT                                                                 0x1
#define HWIO_GCC_IPA_AHB_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_IPA_AHB_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_IPA_SLEEP_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00089018)
#define HWIO_GCC_IPA_SLEEP_CBCR_RMSK                                                               0x80000005
#define HWIO_GCC_IPA_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_IPA_SLEEP_CBCR_ADDR, HWIO_GCC_IPA_SLEEP_CBCR_RMSK)
#define HWIO_GCC_IPA_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IPA_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_IPA_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_IPA_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_IPA_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IPA_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_IPA_SLEEP_CBCR_IN)
#define HWIO_GCC_IPA_SLEEP_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_IPA_SLEEP_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_IPA_SLEEP_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_IPA_SLEEP_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_IPA_SLEEP_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_IPA_SLEEP_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_IPA_APB_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0008901c)
#define HWIO_GCC_IPA_APB_CBCR_RMSK                                                                 0x80000005
#define HWIO_GCC_IPA_APB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_IPA_APB_CBCR_ADDR, HWIO_GCC_IPA_APB_CBCR_RMSK)
#define HWIO_GCC_IPA_APB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IPA_APB_CBCR_ADDR, m)
#define HWIO_GCC_IPA_APB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_IPA_APB_CBCR_ADDR,v)
#define HWIO_GCC_IPA_APB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IPA_APB_CBCR_ADDR,m,v,HWIO_GCC_IPA_APB_CBCR_IN)
#define HWIO_GCC_IPA_APB_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_IPA_APB_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_IPA_APB_CBCR_CLK_ARES_BMSK                                                               0x4
#define HWIO_GCC_IPA_APB_CBCR_CLK_ARES_SHFT                                                               0x2
#define HWIO_GCC_IPA_APB_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_IPA_APB_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0008a000)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_RMSK                                                             0x80000007
#define HWIO_GCC_MSS_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR, HWIO_GCC_MSS_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_MSS_CFG_AHB_CBCR_IN)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_MSS_CFG_AHB_CBCR_HW_CTL_BMSK                                                             0x2
#define HWIO_GCC_MSS_CFG_AHB_CBCR_HW_CTL_SHFT                                                             0x1
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_MSS_MFAB_AXIS_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0008a004)
#define HWIO_GCC_MSS_MFAB_AXIS_CBCR_RMSK                                                           0x80000007
#define HWIO_GCC_MSS_MFAB_AXIS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_MFAB_AXIS_CBCR_ADDR, HWIO_GCC_MSS_MFAB_AXIS_CBCR_RMSK)
#define HWIO_GCC_MSS_MFAB_AXIS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_MFAB_AXIS_CBCR_ADDR, m)
#define HWIO_GCC_MSS_MFAB_AXIS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_MFAB_AXIS_CBCR_ADDR,v)
#define HWIO_GCC_MSS_MFAB_AXIS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_MFAB_AXIS_CBCR_ADDR,m,v,HWIO_GCC_MSS_MFAB_AXIS_CBCR_IN)
#define HWIO_GCC_MSS_MFAB_AXIS_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_MSS_MFAB_AXIS_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_MSS_MFAB_AXIS_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_MSS_MFAB_AXIS_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_MSS_MFAB_AXIS_CBCR_HW_CTL_BMSK                                                           0x2
#define HWIO_GCC_MSS_MFAB_AXIS_CBCR_HW_CTL_SHFT                                                           0x1
#define HWIO_GCC_MSS_MFAB_AXIS_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_MSS_MFAB_AXIS_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_MSS_AXIS2_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0008a008)
#define HWIO_GCC_MSS_AXIS2_CBCR_RMSK                                                               0x80000005
#define HWIO_GCC_MSS_AXIS2_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_AXIS2_CBCR_ADDR, HWIO_GCC_MSS_AXIS2_CBCR_RMSK)
#define HWIO_GCC_MSS_AXIS2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_AXIS2_CBCR_ADDR, m)
#define HWIO_GCC_MSS_AXIS2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_AXIS2_CBCR_ADDR,v)
#define HWIO_GCC_MSS_AXIS2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_AXIS2_CBCR_ADDR,m,v,HWIO_GCC_MSS_AXIS2_CBCR_IN)
#define HWIO_GCC_MSS_AXIS2_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_MSS_AXIS2_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_MSS_AXIS2_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_MSS_AXIS2_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_MSS_AXIS2_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_MSS_AXIS2_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_MSS_NAV_AXI_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0008a00c)
#define HWIO_GCC_MSS_NAV_AXI_CBCR_RMSK                                                             0x80000007
#define HWIO_GCC_MSS_NAV_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_NAV_AXI_CBCR_ADDR, HWIO_GCC_MSS_NAV_AXI_CBCR_RMSK)
#define HWIO_GCC_MSS_NAV_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_NAV_AXI_CBCR_ADDR, m)
#define HWIO_GCC_MSS_NAV_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_NAV_AXI_CBCR_ADDR,v)
#define HWIO_GCC_MSS_NAV_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_NAV_AXI_CBCR_ADDR,m,v,HWIO_GCC_MSS_NAV_AXI_CBCR_IN)
#define HWIO_GCC_MSS_NAV_AXI_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_MSS_NAV_AXI_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_MSS_NAV_AXI_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_MSS_NAV_AXI_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_MSS_NAV_AXI_CBCR_HW_CTL_BMSK                                                             0x2
#define HWIO_GCC_MSS_NAV_AXI_CBCR_HW_CTL_SHFT                                                             0x1
#define HWIO_GCC_MSS_NAV_AXI_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_MSS_NAV_AXI_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_MSS_TRIG_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0008a010)
#define HWIO_GCC_MSS_TRIG_CBCR_RMSK                                                                0x80000005
#define HWIO_GCC_MSS_TRIG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_TRIG_CBCR_ADDR, HWIO_GCC_MSS_TRIG_CBCR_RMSK)
#define HWIO_GCC_MSS_TRIG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_TRIG_CBCR_ADDR, m)
#define HWIO_GCC_MSS_TRIG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_TRIG_CBCR_ADDR,v)
#define HWIO_GCC_MSS_TRIG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_TRIG_CBCR_ADDR,m,v,HWIO_GCC_MSS_TRIG_CBCR_IN)
#define HWIO_GCC_MSS_TRIG_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_MSS_TRIG_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_MSS_TRIG_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_MSS_TRIG_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_MSS_TRIG_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_MSS_TRIG_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_MSS_AT_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0008a014)
#define HWIO_GCC_MSS_AT_CBCR_RMSK                                                                  0x80000005
#define HWIO_GCC_MSS_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_AT_CBCR_ADDR, HWIO_GCC_MSS_AT_CBCR_RMSK)
#define HWIO_GCC_MSS_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_AT_CBCR_ADDR, m)
#define HWIO_GCC_MSS_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_AT_CBCR_ADDR,v)
#define HWIO_GCC_MSS_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_AT_CBCR_ADDR,m,v,HWIO_GCC_MSS_AT_CBCR_IN)
#define HWIO_GCC_MSS_AT_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_MSS_AT_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_MSS_AT_CBCR_CLK_ARES_BMSK                                                                0x4
#define HWIO_GCC_MSS_AT_CBCR_CLK_ARES_SHFT                                                                0x2
#define HWIO_GCC_MSS_AT_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_MSS_AT_CBCR_CLK_ENABLE_SHFT                                                              0x0

#define HWIO_GCC_MSS_SNOC_AXI_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0008a150)
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_RMSK                                                            0x80000005
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_SNOC_AXI_CBCR_ADDR, HWIO_GCC_MSS_SNOC_AXI_CBCR_RMSK)
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_SNOC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_SNOC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_SNOC_AXI_CBCR_ADDR,m,v,HWIO_GCC_MSS_SNOC_AXI_CBCR_IN)
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_MSS_Q6_MEMNOC_AXI_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0008a154)
#define HWIO_GCC_MSS_Q6_MEMNOC_AXI_CBCR_RMSK                                                       0x80000005
#define HWIO_GCC_MSS_Q6_MEMNOC_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_Q6_MEMNOC_AXI_CBCR_ADDR, HWIO_GCC_MSS_Q6_MEMNOC_AXI_CBCR_RMSK)
#define HWIO_GCC_MSS_Q6_MEMNOC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_MEMNOC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_MSS_Q6_MEMNOC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_MEMNOC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_MSS_Q6_MEMNOC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_MEMNOC_AXI_CBCR_ADDR,m,v,HWIO_GCC_MSS_Q6_MEMNOC_AXI_CBCR_IN)
#define HWIO_GCC_MSS_Q6_MEMNOC_AXI_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_MSS_Q6_MEMNOC_AXI_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_MSS_Q6_MEMNOC_AXI_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_MSS_Q6_MEMNOC_AXI_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_MSS_Q6_MEMNOC_AXI_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_MSS_Q6_MEMNOC_AXI_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_GLM_AHB_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0008b004)
#define HWIO_GCC_GLM_AHB_CBCR_RMSK                                                                 0x80000007
#define HWIO_GCC_GLM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GLM_AHB_CBCR_ADDR, HWIO_GCC_GLM_AHB_CBCR_RMSK)
#define HWIO_GCC_GLM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GLM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_GLM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GLM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_GLM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GLM_AHB_CBCR_ADDR,m,v,HWIO_GCC_GLM_AHB_CBCR_IN)
#define HWIO_GCC_GLM_AHB_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_GLM_AHB_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_GLM_AHB_CBCR_CLK_ARES_BMSK                                                               0x4
#define HWIO_GCC_GLM_AHB_CBCR_CLK_ARES_SHFT                                                               0x2
#define HWIO_GCC_GLM_AHB_CBCR_HW_CTL_BMSK                                                                 0x2
#define HWIO_GCC_GLM_AHB_CBCR_HW_CTL_SHFT                                                                 0x1
#define HWIO_GCC_GLM_AHB_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_GLM_AHB_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_GLM_CBCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0008b008)
#define HWIO_GCC_GLM_CBCR_RMSK                                                                     0x80000005
#define HWIO_GCC_GLM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GLM_CBCR_ADDR, HWIO_GCC_GLM_CBCR_RMSK)
#define HWIO_GCC_GLM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GLM_CBCR_ADDR, m)
#define HWIO_GCC_GLM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GLM_CBCR_ADDR,v)
#define HWIO_GCC_GLM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GLM_CBCR_ADDR,m,v,HWIO_GCC_GLM_CBCR_IN)
#define HWIO_GCC_GLM_CBCR_CLK_OFF_BMSK                                                             0x80000000
#define HWIO_GCC_GLM_CBCR_CLK_OFF_SHFT                                                                   0x1f
#define HWIO_GCC_GLM_CBCR_CLK_ARES_BMSK                                                                   0x4
#define HWIO_GCC_GLM_CBCR_CLK_ARES_SHFT                                                                   0x2
#define HWIO_GCC_GLM_CBCR_CLK_ENABLE_BMSK                                                                 0x1
#define HWIO_GCC_GLM_CBCR_CLK_ENABLE_SHFT                                                                 0x0

#define HWIO_GCC_GLM_XO_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0008b00c)
#define HWIO_GCC_GLM_XO_CBCR_RMSK                                                                  0x80000005
#define HWIO_GCC_GLM_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GLM_XO_CBCR_ADDR, HWIO_GCC_GLM_XO_CBCR_RMSK)
#define HWIO_GCC_GLM_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GLM_XO_CBCR_ADDR, m)
#define HWIO_GCC_GLM_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GLM_XO_CBCR_ADDR,v)
#define HWIO_GCC_GLM_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GLM_XO_CBCR_ADDR,m,v,HWIO_GCC_GLM_XO_CBCR_IN)
#define HWIO_GCC_GLM_XO_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_GLM_XO_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_GLM_XO_CBCR_CLK_ARES_BMSK                                                                0x4
#define HWIO_GCC_GLM_XO_CBCR_CLK_ARES_SHFT                                                                0x2
#define HWIO_GCC_GLM_XO_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_GLM_XO_CBCR_CLK_ENABLE_SHFT                                                              0x0

#define HWIO_GCC_QREFS_VBG_CAL_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00088004)
#define HWIO_GCC_QREFS_VBG_CAL_CBCR_RMSK                                                           0x80000005
#define HWIO_GCC_QREFS_VBG_CAL_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QREFS_VBG_CAL_CBCR_ADDR, HWIO_GCC_QREFS_VBG_CAL_CBCR_RMSK)
#define HWIO_GCC_QREFS_VBG_CAL_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QREFS_VBG_CAL_CBCR_ADDR, m)
#define HWIO_GCC_QREFS_VBG_CAL_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QREFS_VBG_CAL_CBCR_ADDR,v)
#define HWIO_GCC_QREFS_VBG_CAL_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QREFS_VBG_CAL_CBCR_ADDR,m,v,HWIO_GCC_QREFS_VBG_CAL_CBCR_IN)
#define HWIO_GCC_QREFS_VBG_CAL_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_QREFS_VBG_CAL_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_QREFS_VBG_CAL_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_QREFS_VBG_CAL_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_QREFS_VBG_CAL_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_QREFS_VBG_CAL_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_WCSS_AHB_S0_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00011000)
#define HWIO_GCC_WCSS_AHB_S0_CBCR_RMSK                                                             0x80000007
#define HWIO_GCC_WCSS_AHB_S0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_WCSS_AHB_S0_CBCR_ADDR, HWIO_GCC_WCSS_AHB_S0_CBCR_RMSK)
#define HWIO_GCC_WCSS_AHB_S0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_AHB_S0_CBCR_ADDR, m)
#define HWIO_GCC_WCSS_AHB_S0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_AHB_S0_CBCR_ADDR,v)
#define HWIO_GCC_WCSS_AHB_S0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_AHB_S0_CBCR_ADDR,m,v,HWIO_GCC_WCSS_AHB_S0_CBCR_IN)
#define HWIO_GCC_WCSS_AHB_S0_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_WCSS_AHB_S0_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_WCSS_AHB_S0_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_WCSS_AHB_S0_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_WCSS_AHB_S0_CBCR_HW_CTL_BMSK                                                             0x2
#define HWIO_GCC_WCSS_AHB_S0_CBCR_HW_CTL_SHFT                                                             0x1
#define HWIO_GCC_WCSS_AHB_S0_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_WCSS_AHB_S0_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_WCSS_AXI_M_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00011004)
#define HWIO_GCC_WCSS_AXI_M_CBCR_RMSK                                                              0x80000005
#define HWIO_GCC_WCSS_AXI_M_CBCR_IN          \
        in_dword_masked(HWIO_GCC_WCSS_AXI_M_CBCR_ADDR, HWIO_GCC_WCSS_AXI_M_CBCR_RMSK)
#define HWIO_GCC_WCSS_AXI_M_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_AXI_M_CBCR_ADDR, m)
#define HWIO_GCC_WCSS_AXI_M_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_AXI_M_CBCR_ADDR,v)
#define HWIO_GCC_WCSS_AXI_M_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_AXI_M_CBCR_ADDR,m,v,HWIO_GCC_WCSS_AXI_M_CBCR_IN)
#define HWIO_GCC_WCSS_AXI_M_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_WCSS_AXI_M_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_WCSS_AXI_M_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_WCSS_AXI_M_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_WCSS_AXI_M_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_WCSS_AXI_M_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_WCSS_ECAHB_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00011008)
#define HWIO_GCC_WCSS_ECAHB_CBCR_RMSK                                                              0x80000005
#define HWIO_GCC_WCSS_ECAHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_WCSS_ECAHB_CBCR_ADDR, HWIO_GCC_WCSS_ECAHB_CBCR_RMSK)
#define HWIO_GCC_WCSS_ECAHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_ECAHB_CBCR_ADDR, m)
#define HWIO_GCC_WCSS_ECAHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_ECAHB_CBCR_ADDR,v)
#define HWIO_GCC_WCSS_ECAHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_ECAHB_CBCR_ADDR,m,v,HWIO_GCC_WCSS_ECAHB_CBCR_IN)
#define HWIO_GCC_WCSS_ECAHB_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_WCSS_ECAHB_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_WCSS_ECAHB_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_WCSS_ECAHB_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_WCSS_ECAHB_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_WCSS_ECAHB_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_WCSS_SHDREG_AHB_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0001100c)
#define HWIO_GCC_WCSS_SHDREG_AHB_CBCR_RMSK                                                         0x80000005
#define HWIO_GCC_WCSS_SHDREG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_WCSS_SHDREG_AHB_CBCR_ADDR, HWIO_GCC_WCSS_SHDREG_AHB_CBCR_RMSK)
#define HWIO_GCC_WCSS_SHDREG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_SHDREG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_WCSS_SHDREG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_SHDREG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_WCSS_SHDREG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_SHDREG_AHB_CBCR_ADDR,m,v,HWIO_GCC_WCSS_SHDREG_AHB_CBCR_IN)
#define HWIO_GCC_WCSS_SHDREG_AHB_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_WCSS_SHDREG_AHB_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_WCSS_SHDREG_AHB_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_WCSS_SHDREG_AHB_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_WCSS_SHDREG_AHB_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_WCSS_SHDREG_AHB_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_WCSS_AT_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00011010)
#define HWIO_GCC_WCSS_AT_CBCR_RMSK                                                                 0x80000005
#define HWIO_GCC_WCSS_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_WCSS_AT_CBCR_ADDR, HWIO_GCC_WCSS_AT_CBCR_RMSK)
#define HWIO_GCC_WCSS_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_AT_CBCR_ADDR, m)
#define HWIO_GCC_WCSS_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_AT_CBCR_ADDR,v)
#define HWIO_GCC_WCSS_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_AT_CBCR_ADDR,m,v,HWIO_GCC_WCSS_AT_CBCR_IN)
#define HWIO_GCC_WCSS_AT_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_WCSS_AT_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_WCSS_AT_CBCR_CLK_ARES_BMSK                                                               0x4
#define HWIO_GCC_WCSS_AT_CBCR_CLK_ARES_SHFT                                                               0x2
#define HWIO_GCC_WCSS_AT_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_WCSS_AT_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_WCSS_APB_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00011014)
#define HWIO_GCC_WCSS_APB_CBCR_RMSK                                                                0x80000005
#define HWIO_GCC_WCSS_APB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_WCSS_APB_CBCR_ADDR, HWIO_GCC_WCSS_APB_CBCR_RMSK)
#define HWIO_GCC_WCSS_APB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_APB_CBCR_ADDR, m)
#define HWIO_GCC_WCSS_APB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_APB_CBCR_ADDR,v)
#define HWIO_GCC_WCSS_APB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_APB_CBCR_ADDR,m,v,HWIO_GCC_WCSS_APB_CBCR_IN)
#define HWIO_GCC_WCSS_APB_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_WCSS_APB_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_WCSS_APB_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_WCSS_APB_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_WCSS_APB_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_WCSS_APB_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_GPU_CFG_AHB_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00071004)
#define HWIO_GCC_GPU_CFG_AHB_CBCR_RMSK                                                             0x80000007
#define HWIO_GCC_GPU_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GPU_CFG_AHB_CBCR_ADDR, HWIO_GCC_GPU_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_GPU_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GPU_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_GPU_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GPU_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_GPU_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPU_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_GPU_CFG_AHB_CBCR_IN)
#define HWIO_GCC_GPU_CFG_AHB_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_GPU_CFG_AHB_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_GPU_CFG_AHB_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_GPU_CFG_AHB_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_GPU_CFG_AHB_CBCR_HW_CTL_BMSK                                                             0x2
#define HWIO_GCC_GPU_CFG_AHB_CBCR_HW_CTL_SHFT                                                             0x1
#define HWIO_GCC_GPU_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_GPU_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_GPU_AT_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00071008)
#define HWIO_GCC_GPU_AT_CBCR_RMSK                                                                  0x80000005
#define HWIO_GCC_GPU_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GPU_AT_CBCR_ADDR, HWIO_GCC_GPU_AT_CBCR_RMSK)
#define HWIO_GCC_GPU_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GPU_AT_CBCR_ADDR, m)
#define HWIO_GCC_GPU_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GPU_AT_CBCR_ADDR,v)
#define HWIO_GCC_GPU_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPU_AT_CBCR_ADDR,m,v,HWIO_GCC_GPU_AT_CBCR_IN)
#define HWIO_GCC_GPU_AT_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_GPU_AT_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_GPU_AT_CBCR_CLK_ARES_BMSK                                                                0x4
#define HWIO_GCC_GPU_AT_CBCR_CLK_ARES_SHFT                                                                0x2
#define HWIO_GCC_GPU_AT_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_GPU_AT_CBCR_CLK_ENABLE_SHFT                                                              0x0

#define HWIO_GCC_GPU_MEMNOC_GFX_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0007100c)
#define HWIO_GCC_GPU_MEMNOC_GFX_CBCR_RMSK                                                          0x80007ff5
#define HWIO_GCC_GPU_MEMNOC_GFX_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GPU_MEMNOC_GFX_CBCR_ADDR, HWIO_GCC_GPU_MEMNOC_GFX_CBCR_RMSK)
#define HWIO_GCC_GPU_MEMNOC_GFX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GPU_MEMNOC_GFX_CBCR_ADDR, m)
#define HWIO_GCC_GPU_MEMNOC_GFX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GPU_MEMNOC_GFX_CBCR_ADDR,v)
#define HWIO_GCC_GPU_MEMNOC_GFX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPU_MEMNOC_GFX_CBCR_ADDR,m,v,HWIO_GCC_GPU_MEMNOC_GFX_CBCR_IN)
#define HWIO_GCC_GPU_MEMNOC_GFX_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_GPU_MEMNOC_GFX_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_GPU_MEMNOC_GFX_CBCR_FORCE_MEM_CORE_ON_BMSK                                            0x4000
#define HWIO_GCC_GPU_MEMNOC_GFX_CBCR_FORCE_MEM_CORE_ON_SHFT                                               0xe
#define HWIO_GCC_GPU_MEMNOC_GFX_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                          0x2000
#define HWIO_GCC_GPU_MEMNOC_GFX_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                             0xd
#define HWIO_GCC_GPU_MEMNOC_GFX_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                         0x1000
#define HWIO_GCC_GPU_MEMNOC_GFX_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                            0xc
#define HWIO_GCC_GPU_MEMNOC_GFX_CBCR_WAKEUP_BMSK                                                        0xf00
#define HWIO_GCC_GPU_MEMNOC_GFX_CBCR_WAKEUP_SHFT                                                          0x8
#define HWIO_GCC_GPU_MEMNOC_GFX_CBCR_SLEEP_BMSK                                                          0xf0
#define HWIO_GCC_GPU_MEMNOC_GFX_CBCR_SLEEP_SHFT                                                           0x4
#define HWIO_GCC_GPU_MEMNOC_GFX_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_GPU_MEMNOC_GFX_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_GPU_MEMNOC_GFX_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_GPU_MEMNOC_GFX_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_GPU_TRIG_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00071014)
#define HWIO_GCC_GPU_TRIG_CBCR_RMSK                                                                0x80000005
#define HWIO_GCC_GPU_TRIG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GPU_TRIG_CBCR_ADDR, HWIO_GCC_GPU_TRIG_CBCR_RMSK)
#define HWIO_GCC_GPU_TRIG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GPU_TRIG_CBCR_ADDR, m)
#define HWIO_GCC_GPU_TRIG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GPU_TRIG_CBCR_ADDR,v)
#define HWIO_GCC_GPU_TRIG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPU_TRIG_CBCR_ADDR,m,v,HWIO_GCC_GPU_TRIG_CBCR_IN)
#define HWIO_GCC_GPU_TRIG_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_GPU_TRIG_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_GPU_TRIG_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_GPU_TRIG_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_GPU_TRIG_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_GPU_TRIG_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00071018)
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_ADDR, HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_RMSK)
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_ADDR, m)
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_ADDR,v)
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_ADDR,m,v,HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_IN)
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_AHB2PHY_SOUTH_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00007004)
#define HWIO_GCC_AHB2PHY_SOUTH_CBCR_RMSK                                                           0x80000007
#define HWIO_GCC_AHB2PHY_SOUTH_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AHB2PHY_SOUTH_CBCR_ADDR, HWIO_GCC_AHB2PHY_SOUTH_CBCR_RMSK)
#define HWIO_GCC_AHB2PHY_SOUTH_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AHB2PHY_SOUTH_CBCR_ADDR, m)
#define HWIO_GCC_AHB2PHY_SOUTH_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AHB2PHY_SOUTH_CBCR_ADDR,v)
#define HWIO_GCC_AHB2PHY_SOUTH_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AHB2PHY_SOUTH_CBCR_ADDR,m,v,HWIO_GCC_AHB2PHY_SOUTH_CBCR_IN)
#define HWIO_GCC_AHB2PHY_SOUTH_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_AHB2PHY_SOUTH_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_AHB2PHY_SOUTH_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_AHB2PHY_SOUTH_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_AHB2PHY_SOUTH_CBCR_HW_CTL_BMSK                                                           0x2
#define HWIO_GCC_AHB2PHY_SOUTH_CBCR_HW_CTL_SHFT                                                           0x1
#define HWIO_GCC_AHB2PHY_SOUTH_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_AHB2PHY_SOUTH_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00022004)
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_RMSK                                                          0x80000005
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CM_PHY_REFGEN1_CBCR_ADDR, HWIO_GCC_CM_PHY_REFGEN1_CBCR_RMSK)
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CM_PHY_REFGEN1_CBCR_ADDR, m)
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CM_PHY_REFGEN1_CBCR_ADDR,v)
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CM_PHY_REFGEN1_CBCR_ADDR,m,v,HWIO_GCC_CM_PHY_REFGEN1_CBCR_IN)
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00024004)
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_RMSK                                                          0x80000005
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CM_PHY_REFGEN2_CBCR_ADDR, HWIO_GCC_CM_PHY_REFGEN2_CBCR_RMSK)
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CM_PHY_REFGEN2_CBCR_ADDR, m)
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CM_PHY_REFGEN2_CBCR_ADDR,v)
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CM_PHY_REFGEN2_CBCR_ADDR,m,v,HWIO_GCC_CM_PHY_REFGEN2_CBCR_IN)
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_SDCC1_APPS_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00026004)
#define HWIO_GCC_SDCC1_APPS_CBCR_RMSK                                                              0x80007ff5
#define HWIO_GCC_SDCC1_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CBCR_ADDR, HWIO_GCC_SDCC1_APPS_CBCR_RMSK)
#define HWIO_GCC_SDCC1_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CBCR_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_CBCR_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_CBCR_ADDR,m,v,HWIO_GCC_SDCC1_APPS_CBCR_IN)
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_BMSK                                                            0xf00
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_SHFT                                                              0x8
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_BMSK                                                              0xf0
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_SHFT                                                               0x4
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_SDCC1_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00026008)
#define HWIO_GCC_SDCC1_AHB_CBCR_RMSK                                                               0x80000005
#define HWIO_GCC_SDCC1_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_AHB_CBCR_ADDR, HWIO_GCC_SDCC1_AHB_CBCR_RMSK)
#define HWIO_GCC_SDCC1_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SDCC1_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SDCC1_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_AHB_CBCR_ADDR,m,v,HWIO_GCC_SDCC1_AHB_CBCR_IN)
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0002600c)
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_RMSK                                                          0x80007ff5
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_ICE_CORE_CBCR_ADDR, HWIO_GCC_SDCC1_ICE_CORE_CBCR_RMSK)
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_ICE_CORE_CBCR_ADDR, m)
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_ICE_CORE_CBCR_ADDR,v)
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_ICE_CORE_CBCR_ADDR,m,v,HWIO_GCC_SDCC1_ICE_CORE_CBCR_IN)
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_FORCE_MEM_CORE_ON_BMSK                                            0x4000
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_FORCE_MEM_CORE_ON_SHFT                                               0xe
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                          0x2000
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                             0xd
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                         0x1000
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                            0xc
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_WAKEUP_BMSK                                                        0xf00
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_WAKEUP_SHFT                                                          0x8
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_SLEEP_BMSK                                                          0xf0
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_SLEEP_SHFT                                                           0x4
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_CLK_ENABLE_SHFT                                                      0x0

/*----------------------------------------------------------------------------
 * MODULE: CABO0_CABO_GLOBAL
 *--------------------------------------------------------------------------*/

#define CABO0_CABO_GLOBAL_REG_BASE                                                      (DDR_SS_BASE      + 0x00060000)

#define HWIO_CABO0_CABO_GLOBAL_DDR_CLK_PERIOD_CFG_ADDR                                  (CABO0_CABO_GLOBAL_REG_BASE      + 0x00000080)
#define HWIO_CABO0_CABO_GLOBAL_DDR_CLK_PERIOD_CFG_RMSK                                     0x1ffff
#define HWIO_CABO0_CABO_GLOBAL_DDR_CLK_PERIOD_CFG_IN          \
        in_dword_masked(HWIO_CABO0_CABO_GLOBAL_DDR_CLK_PERIOD_CFG_ADDR, HWIO_CABO0_CABO_GLOBAL_DDR_CLK_PERIOD_CFG_RMSK)
#define HWIO_CABO0_CABO_GLOBAL_DDR_CLK_PERIOD_CFG_INM(m)      \
        in_dword_masked(HWIO_CABO0_CABO_GLOBAL_DDR_CLK_PERIOD_CFG_ADDR, m)
#define HWIO_CABO0_CABO_GLOBAL_DDR_CLK_PERIOD_CFG_OUT(v)      \
        out_dword(HWIO_CABO0_CABO_GLOBAL_DDR_CLK_PERIOD_CFG_ADDR,v)
#define HWIO_CABO0_CABO_GLOBAL_DDR_CLK_PERIOD_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CABO0_CABO_GLOBAL_DDR_CLK_PERIOD_CFG_ADDR,m,v,HWIO_CABO0_CABO_GLOBAL_DDR_CLK_PERIOD_CFG_IN)
#define HWIO_CABO0_CABO_GLOBAL_DDR_CLK_PERIOD_CFG_DDR_CLK_PERIOD_BMSK                      0x1ffff
#define HWIO_CABO0_CABO_GLOBAL_DDR_CLK_PERIOD_CFG_DDR_CLK_PERIOD_SHFT                          0x0

/*----------------------------------------------------------------------------
 * MODULE: APP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE
 *--------------------------------------------------------------------------*/

#define APP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE                           (DDR_SS_BASE      + 0x00336000)

#define HWIO_APP_BWMON_THROTTLE_0_CNTRL_ADDR                                        (APP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000000)
#define HWIO_APP_BWMON_THROTTLE_0_CNTRL_RMSK                                            0xff01
#define HWIO_APP_BWMON_THROTTLE_0_CNTRL_IN          \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_0_CNTRL_ADDR, HWIO_APP_BWMON_THROTTLE_0_CNTRL_RMSK)
#define HWIO_APP_BWMON_THROTTLE_0_CNTRL_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_0_CNTRL_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_0_CNTRL_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_0_CNTRL_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_0_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_0_CNTRL_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_0_CNTRL_IN)
#define HWIO_APP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_7_EN_BMSK                       0x8000
#define HWIO_APP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_7_EN_SHFT                          0xf
#define HWIO_APP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_6_EN_BMSK                       0x4000
#define HWIO_APP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_6_EN_SHFT                          0xe
#define HWIO_APP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_5_EN_BMSK                       0x2000
#define HWIO_APP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_5_EN_SHFT                          0xd
#define HWIO_APP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_4_EN_BMSK                       0x1000
#define HWIO_APP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_4_EN_SHFT                          0xc
#define HWIO_APP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_3_EN_BMSK                        0x800
#define HWIO_APP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_3_EN_SHFT                          0xb
#define HWIO_APP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_2_EN_BMSK                        0x400
#define HWIO_APP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_2_EN_SHFT                          0xa
#define HWIO_APP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_1_EN_BMSK                        0x200
#define HWIO_APP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_1_EN_SHFT                          0x9
#define HWIO_APP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_0_EN_BMSK                        0x100
#define HWIO_APP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_0_EN_SHFT                          0x8
#define HWIO_APP_BWMON_THROTTLE_0_CNTRL_THROTTLE_EN_BMSK                                   0x1
#define HWIO_APP_BWMON_THROTTLE_0_CNTRL_THROTTLE_EN_SHFT                                   0x0

#define HWIO_APP_BWMON_THROTTLE_0_CGC_CNTRL_ADDR                                    (APP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000004)
#define HWIO_APP_BWMON_THROTTLE_0_CGC_CNTRL_RMSK                                           0x1
#define HWIO_APP_BWMON_THROTTLE_0_CGC_CNTRL_IN          \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_0_CGC_CNTRL_ADDR, HWIO_APP_BWMON_THROTTLE_0_CGC_CNTRL_RMSK)
#define HWIO_APP_BWMON_THROTTLE_0_CGC_CNTRL_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_0_CGC_CNTRL_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_0_CGC_CNTRL_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_0_CGC_CNTRL_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_0_CGC_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_0_CGC_CNTRL_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_0_CGC_CNTRL_IN)
#define HWIO_APP_BWMON_THROTTLE_0_CGC_CNTRL_THROTTLE_CGC_EN_BMSK                           0x1
#define HWIO_APP_BWMON_THROTTLE_0_CGC_CNTRL_THROTTLE_CGC_EN_SHFT                           0x0

#define HWIO_APP_BWMON_THROTTLE_0_RESET_CNTRL_ADDR                                  (APP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000008)
#define HWIO_APP_BWMON_THROTTLE_0_RESET_CNTRL_RMSK                                         0x1
#define HWIO_APP_BWMON_THROTTLE_0_RESET_CNTRL_IN          \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_0_RESET_CNTRL_ADDR, HWIO_APP_BWMON_THROTTLE_0_RESET_CNTRL_RMSK)
#define HWIO_APP_BWMON_THROTTLE_0_RESET_CNTRL_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_0_RESET_CNTRL_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_0_RESET_CNTRL_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_0_RESET_CNTRL_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_0_RESET_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_0_RESET_CNTRL_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_0_RESET_CNTRL_IN)
#define HWIO_APP_BWMON_THROTTLE_0_RESET_CNTRL_CORE_SW_RESET_BMSK                           0x1
#define HWIO_APP_BWMON_THROTTLE_0_RESET_CNTRL_CORE_SW_RESET_SHFT                           0x0

#define HWIO_APP_BWMON_THROTTLE_0_CONFIG_ADDR                                       (APP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x0000000c)
#define HWIO_APP_BWMON_THROTTLE_0_CONFIG_RMSK                                              0x7
#define HWIO_APP_BWMON_THROTTLE_0_CONFIG_IN          \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_0_CONFIG_ADDR, HWIO_APP_BWMON_THROTTLE_0_CONFIG_RMSK)
#define HWIO_APP_BWMON_THROTTLE_0_CONFIG_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_0_CONFIG_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_0_CONFIG_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_0_CONFIG_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_0_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_0_CONFIG_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_0_CONFIG_IN)
#define HWIO_APP_BWMON_THROTTLE_0_CONFIG_THROTTLE_CNTRL_MAX_SKEW_BMSK                      0x7
#define HWIO_APP_BWMON_THROTTLE_0_CONFIG_THROTTLE_CNTRL_MAX_SKEW_SHFT                      0x0

#define HWIO_APP_BWMON_THROTTLE_0_GRANT_PERIOD_ADDR                                 (APP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000010)
#define HWIO_APP_BWMON_THROTTLE_0_GRANT_PERIOD_RMSK                                     0x3fff
#define HWIO_APP_BWMON_THROTTLE_0_GRANT_PERIOD_IN          \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_0_GRANT_PERIOD_ADDR, HWIO_APP_BWMON_THROTTLE_0_GRANT_PERIOD_RMSK)
#define HWIO_APP_BWMON_THROTTLE_0_GRANT_PERIOD_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_0_GRANT_PERIOD_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_0_GRANT_PERIOD_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_0_GRANT_PERIOD_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_0_GRANT_PERIOD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_0_GRANT_PERIOD_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_0_GRANT_PERIOD_IN)
#define HWIO_APP_BWMON_THROTTLE_0_GRANT_PERIOD_GRANT_PERIOD_BMSK                        0x3fff
#define HWIO_APP_BWMON_THROTTLE_0_GRANT_PERIOD_GRANT_PERIOD_SHFT                           0x0

#define HWIO_APP_BWMON_THROTTLE_0_GRANT_COUNT_ADDR                                  (APP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000014)
#define HWIO_APP_BWMON_THROTTLE_0_GRANT_COUNT_RMSK                                      0xffff
#define HWIO_APP_BWMON_THROTTLE_0_GRANT_COUNT_IN          \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_0_GRANT_COUNT_ADDR, HWIO_APP_BWMON_THROTTLE_0_GRANT_COUNT_RMSK)
#define HWIO_APP_BWMON_THROTTLE_0_GRANT_COUNT_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_0_GRANT_COUNT_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_0_GRANT_COUNT_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_0_GRANT_COUNT_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_0_GRANT_COUNT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_0_GRANT_COUNT_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_0_GRANT_COUNT_IN)
#define HWIO_APP_BWMON_THROTTLE_0_GRANT_COUNT_GRANT_COUNT_BMSK                          0xffff
#define HWIO_APP_BWMON_THROTTLE_0_GRANT_COUNT_GRANT_COUNT_SHFT                             0x0

#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_00_ADDR                                 (APP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000018)
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_00_RMSK                                 0xffffffff
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_00_IN          \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_00_ADDR, HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_00_RMSK)
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_00_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_00_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_00_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_00_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_00_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_00_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_00_IN)
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_00_THRESHOLD_LEVEL_6_BMSK               0xffff0000
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_00_THRESHOLD_LEVEL_6_SHFT                     0x10
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_00_THRESHOLD_LEVEL_7_BMSK                   0xffff
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_00_THRESHOLD_LEVEL_7_SHFT                      0x0

#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_01_ADDR                                 (APP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x0000001c)
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_01_RMSK                                 0xffffffff
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_01_IN          \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_01_ADDR, HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_01_RMSK)
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_01_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_01_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_01_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_01_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_01_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_01_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_01_IN)
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_01_THRESHOLD_LEVEL_4_BMSK               0xffff0000
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_01_THRESHOLD_LEVEL_4_SHFT                     0x10
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_01_THRESHOLD_LEVEL_5_BMSK                   0xffff
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_01_THRESHOLD_LEVEL_5_SHFT                      0x0

#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_02_ADDR                                 (APP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000020)
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_02_RMSK                                 0xffffffff
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_02_IN          \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_02_ADDR, HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_02_RMSK)
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_02_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_02_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_02_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_02_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_02_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_02_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_02_IN)
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_02_THRESHOLD_LEVEL_2_BMSK               0xffff0000
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_02_THRESHOLD_LEVEL_2_SHFT                     0x10
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_02_THRESHOLD_LEVEL_3_BMSK                   0xffff
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_02_THRESHOLD_LEVEL_3_SHFT                      0x0

#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_03_ADDR                                 (APP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000024)
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_03_RMSK                                 0xffffffff
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_03_IN          \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_03_ADDR, HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_03_RMSK)
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_03_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_03_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_03_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_03_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_03_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_03_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_03_IN)
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_03_THRESHOLD_LEVEL_0_BMSK               0xffff0000
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_03_THRESHOLD_LEVEL_0_SHFT                     0x10
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_03_THRESHOLD_LEVEL_1_BMSK                   0xffff
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_03_THRESHOLD_LEVEL_1_SHFT                      0x0

#define HWIO_APP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_ADDR                            (APP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000028)
#define HWIO_APP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_RMSK                               0xfffff
#define HWIO_APP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_IN          \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_ADDR, HWIO_APP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_RMSK)
#define HWIO_APP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_IN)
#define HWIO_APP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_PEAK_ACCUM_CREDIT_BMSK             0xfffff
#define HWIO_APP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_PEAK_ACCUM_CREDIT_SHFT                 0x0

#define HWIO_APP_BWMON_THROTTLE_0_DEBUG_CNTL_ADDR                                   (APP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000030)
#define HWIO_APP_BWMON_THROTTLE_0_DEBUG_CNTL_RMSK                                        0xf01
#define HWIO_APP_BWMON_THROTTLE_0_DEBUG_CNTL_IN          \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_0_DEBUG_CNTL_ADDR, HWIO_APP_BWMON_THROTTLE_0_DEBUG_CNTL_RMSK)
#define HWIO_APP_BWMON_THROTTLE_0_DEBUG_CNTL_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_0_DEBUG_CNTL_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_0_DEBUG_CNTL_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_0_DEBUG_CNTL_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_0_DEBUG_CNTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_0_DEBUG_CNTL_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_0_DEBUG_CNTL_IN)
#define HWIO_APP_BWMON_THROTTLE_0_DEBUG_CNTL_DEBUG_SEL_BMSK                              0xf00
#define HWIO_APP_BWMON_THROTTLE_0_DEBUG_CNTL_DEBUG_SEL_SHFT                                0x8
#define HWIO_APP_BWMON_THROTTLE_0_DEBUG_CNTL_DEBUG_EN_BMSK                                 0x1
#define HWIO_APP_BWMON_THROTTLE_0_DEBUG_CNTL_DEBUG_EN_SHFT                                 0x0

#define HWIO_APP_BWMON_THROTTLE_0_DEBUG_READBACK_ADDR                               (APP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000034)
#define HWIO_APP_BWMON_THROTTLE_0_DEBUG_READBACK_RMSK                               0xffffffff
#define HWIO_APP_BWMON_THROTTLE_0_DEBUG_READBACK_IN          \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_0_DEBUG_READBACK_ADDR, HWIO_APP_BWMON_THROTTLE_0_DEBUG_READBACK_RMSK)
#define HWIO_APP_BWMON_THROTTLE_0_DEBUG_READBACK_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_0_DEBUG_READBACK_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_0_DEBUG_READBACK_DEBUG_BUS_READBACK_BMSK            0xffffffff
#define HWIO_APP_BWMON_THROTTLE_0_DEBUG_READBACK_DEBUG_BUS_READBACK_SHFT                   0x0

#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_ADDR                                   (APP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000040)
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_RMSK                                   0xffffffff
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_IN          \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_ADDR, HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_RMSK)
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_IN)
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_31_BMSK                  0x80000000
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_31_SHFT                        0x1f
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_30_BMSK                  0x40000000
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_30_SHFT                        0x1e
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_29_BMSK                  0x20000000
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_29_SHFT                        0x1d
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_28_BMSK                  0x10000000
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_28_SHFT                        0x1c
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_27_BMSK                   0x8000000
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_27_SHFT                        0x1b
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_26_BMSK                   0x4000000
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_26_SHFT                        0x1a
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_25_BMSK                   0x2000000
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_25_SHFT                        0x19
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_24_BMSK                   0x1000000
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_24_SHFT                        0x18
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_23_BMSK                    0x800000
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_23_SHFT                        0x17
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_22_BMSK                    0x400000
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_22_SHFT                        0x16
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_21_BMSK                    0x200000
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_21_SHFT                        0x15
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_20_BMSK                    0x100000
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_20_SHFT                        0x14
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_19_BMSK                     0x80000
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_19_SHFT                        0x13
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_18_BMSK                     0x40000
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_18_SHFT                        0x12
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_17_BMSK                     0x20000
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_17_SHFT                        0x11
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_16_BMSK                     0x10000
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_16_SHFT                        0x10
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_15_BMSK                      0x8000
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_15_SHFT                         0xf
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_14_BMSK                      0x4000
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_14_SHFT                         0xe
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_13_BMSK                      0x2000
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_13_SHFT                         0xd
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_12_BMSK                      0x1000
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_12_SHFT                         0xc
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_11_BMSK                       0x800
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_11_SHFT                         0xb
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_10_BMSK                       0x400
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_10_SHFT                         0xa
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_9_BMSK                        0x200
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_9_SHFT                          0x9
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_8_BMSK                        0x100
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_8_SHFT                          0x8
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_7_BMSK                         0x80
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_7_SHFT                          0x7
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_6_BMSK                         0x40
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_6_SHFT                          0x6
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_5_BMSK                         0x20
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_5_SHFT                          0x5
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_4_BMSK                         0x10
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_4_SHFT                          0x4
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_3_BMSK                          0x8
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_3_SHFT                          0x3
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_2_BMSK                          0x4
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_2_SHFT                          0x2
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_1_BMSK                          0x2
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_1_SHFT                          0x1
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_0_BMSK                          0x1
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_0_SHFT                          0x0

/*----------------------------------------------------------------------------
 * MODULE: APP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE
 *--------------------------------------------------------------------------*/

#define APP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE                           (DDR_SS_BASE      + 0x00336200)

#define HWIO_APP_BWMON_THROTTLE_1_CNTRL_ADDR                                        (APP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000000)
#define HWIO_APP_BWMON_THROTTLE_1_CNTRL_RMSK                                            0xff01
#define HWIO_APP_BWMON_THROTTLE_1_CNTRL_IN          \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_1_CNTRL_ADDR, HWIO_APP_BWMON_THROTTLE_1_CNTRL_RMSK)
#define HWIO_APP_BWMON_THROTTLE_1_CNTRL_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_1_CNTRL_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_1_CNTRL_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_1_CNTRL_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_1_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_1_CNTRL_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_1_CNTRL_IN)
#define HWIO_APP_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_7_EN_BMSK                       0x8000
#define HWIO_APP_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_7_EN_SHFT                          0xf
#define HWIO_APP_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_6_EN_BMSK                       0x4000
#define HWIO_APP_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_6_EN_SHFT                          0xe
#define HWIO_APP_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_5_EN_BMSK                       0x2000
#define HWIO_APP_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_5_EN_SHFT                          0xd
#define HWIO_APP_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_4_EN_BMSK                       0x1000
#define HWIO_APP_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_4_EN_SHFT                          0xc
#define HWIO_APP_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_3_EN_BMSK                        0x800
#define HWIO_APP_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_3_EN_SHFT                          0xb
#define HWIO_APP_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_2_EN_BMSK                        0x400
#define HWIO_APP_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_2_EN_SHFT                          0xa
#define HWIO_APP_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_1_EN_BMSK                        0x200
#define HWIO_APP_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_1_EN_SHFT                          0x9
#define HWIO_APP_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_0_EN_BMSK                        0x100
#define HWIO_APP_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_0_EN_SHFT                          0x8
#define HWIO_APP_BWMON_THROTTLE_1_CNTRL_THROTTLE_EN_BMSK                                   0x1
#define HWIO_APP_BWMON_THROTTLE_1_CNTRL_THROTTLE_EN_SHFT                                   0x0

#define HWIO_APP_BWMON_THROTTLE_1_CGC_CNTRL_ADDR                                    (APP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000004)
#define HWIO_APP_BWMON_THROTTLE_1_CGC_CNTRL_RMSK                                           0x1
#define HWIO_APP_BWMON_THROTTLE_1_CGC_CNTRL_IN          \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_1_CGC_CNTRL_ADDR, HWIO_APP_BWMON_THROTTLE_1_CGC_CNTRL_RMSK)
#define HWIO_APP_BWMON_THROTTLE_1_CGC_CNTRL_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_1_CGC_CNTRL_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_1_CGC_CNTRL_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_1_CGC_CNTRL_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_1_CGC_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_1_CGC_CNTRL_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_1_CGC_CNTRL_IN)
#define HWIO_APP_BWMON_THROTTLE_1_CGC_CNTRL_THROTTLE_CGC_EN_BMSK                           0x1
#define HWIO_APP_BWMON_THROTTLE_1_CGC_CNTRL_THROTTLE_CGC_EN_SHFT                           0x0

#define HWIO_APP_BWMON_THROTTLE_1_RESET_CNTRL_ADDR                                  (APP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000008)
#define HWIO_APP_BWMON_THROTTLE_1_RESET_CNTRL_RMSK                                         0x1
#define HWIO_APP_BWMON_THROTTLE_1_RESET_CNTRL_IN          \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_1_RESET_CNTRL_ADDR, HWIO_APP_BWMON_THROTTLE_1_RESET_CNTRL_RMSK)
#define HWIO_APP_BWMON_THROTTLE_1_RESET_CNTRL_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_1_RESET_CNTRL_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_1_RESET_CNTRL_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_1_RESET_CNTRL_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_1_RESET_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_1_RESET_CNTRL_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_1_RESET_CNTRL_IN)
#define HWIO_APP_BWMON_THROTTLE_1_RESET_CNTRL_CORE_SW_RESET_BMSK                           0x1
#define HWIO_APP_BWMON_THROTTLE_1_RESET_CNTRL_CORE_SW_RESET_SHFT                           0x0

#define HWIO_APP_BWMON_THROTTLE_1_CONFIG_ADDR                                       (APP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x0000000c)
#define HWIO_APP_BWMON_THROTTLE_1_CONFIG_RMSK                                              0x7
#define HWIO_APP_BWMON_THROTTLE_1_CONFIG_IN          \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_1_CONFIG_ADDR, HWIO_APP_BWMON_THROTTLE_1_CONFIG_RMSK)
#define HWIO_APP_BWMON_THROTTLE_1_CONFIG_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_1_CONFIG_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_1_CONFIG_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_1_CONFIG_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_1_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_1_CONFIG_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_1_CONFIG_IN)
#define HWIO_APP_BWMON_THROTTLE_1_CONFIG_THROTTLE_CNTRL_MAX_SKEW_BMSK                      0x7
#define HWIO_APP_BWMON_THROTTLE_1_CONFIG_THROTTLE_CNTRL_MAX_SKEW_SHFT                      0x0

#define HWIO_APP_BWMON_THROTTLE_1_GRANT_PERIOD_ADDR                                 (APP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000010)
#define HWIO_APP_BWMON_THROTTLE_1_GRANT_PERIOD_RMSK                                     0x3fff
#define HWIO_APP_BWMON_THROTTLE_1_GRANT_PERIOD_IN          \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_1_GRANT_PERIOD_ADDR, HWIO_APP_BWMON_THROTTLE_1_GRANT_PERIOD_RMSK)
#define HWIO_APP_BWMON_THROTTLE_1_GRANT_PERIOD_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_1_GRANT_PERIOD_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_1_GRANT_PERIOD_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_1_GRANT_PERIOD_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_1_GRANT_PERIOD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_1_GRANT_PERIOD_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_1_GRANT_PERIOD_IN)
#define HWIO_APP_BWMON_THROTTLE_1_GRANT_PERIOD_GRANT_PERIOD_BMSK                        0x3fff
#define HWIO_APP_BWMON_THROTTLE_1_GRANT_PERIOD_GRANT_PERIOD_SHFT                           0x0

#define HWIO_APP_BWMON_THROTTLE_1_GRANT_COUNT_ADDR                                  (APP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000014)
#define HWIO_APP_BWMON_THROTTLE_1_GRANT_COUNT_RMSK                                      0xffff
#define HWIO_APP_BWMON_THROTTLE_1_GRANT_COUNT_IN          \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_1_GRANT_COUNT_ADDR, HWIO_APP_BWMON_THROTTLE_1_GRANT_COUNT_RMSK)
#define HWIO_APP_BWMON_THROTTLE_1_GRANT_COUNT_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_1_GRANT_COUNT_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_1_GRANT_COUNT_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_1_GRANT_COUNT_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_1_GRANT_COUNT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_1_GRANT_COUNT_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_1_GRANT_COUNT_IN)
#define HWIO_APP_BWMON_THROTTLE_1_GRANT_COUNT_GRANT_COUNT_BMSK                          0xffff
#define HWIO_APP_BWMON_THROTTLE_1_GRANT_COUNT_GRANT_COUNT_SHFT                             0x0

#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_00_ADDR                                 (APP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000018)
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_00_RMSK                                 0xffffffff
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_00_IN          \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_00_ADDR, HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_00_RMSK)
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_00_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_00_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_00_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_00_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_00_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_00_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_00_IN)
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_00_THRESHOLD_LEVEL_6_BMSK               0xffff0000
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_00_THRESHOLD_LEVEL_6_SHFT                     0x10
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_00_THRESHOLD_LEVEL_7_BMSK                   0xffff
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_00_THRESHOLD_LEVEL_7_SHFT                      0x0

#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_01_ADDR                                 (APP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x0000001c)
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_01_RMSK                                 0xffffffff
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_01_IN          \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_01_ADDR, HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_01_RMSK)
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_01_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_01_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_01_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_01_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_01_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_01_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_01_IN)
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_01_THRESHOLD_LEVEL_4_BMSK               0xffff0000
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_01_THRESHOLD_LEVEL_4_SHFT                     0x10
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_01_THRESHOLD_LEVEL_5_BMSK                   0xffff
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_01_THRESHOLD_LEVEL_5_SHFT                      0x0

#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_02_ADDR                                 (APP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000020)
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_02_RMSK                                 0xffffffff
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_02_IN          \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_02_ADDR, HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_02_RMSK)
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_02_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_02_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_02_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_02_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_02_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_02_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_02_IN)
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_02_THRESHOLD_LEVEL_2_BMSK               0xffff0000
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_02_THRESHOLD_LEVEL_2_SHFT                     0x10
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_02_THRESHOLD_LEVEL_3_BMSK                   0xffff
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_02_THRESHOLD_LEVEL_3_SHFT                      0x0

#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_03_ADDR                                 (APP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000024)
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_03_RMSK                                 0xffffffff
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_03_IN          \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_03_ADDR, HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_03_RMSK)
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_03_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_03_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_03_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_03_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_03_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_03_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_03_IN)
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_03_THRESHOLD_LEVEL_0_BMSK               0xffff0000
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_03_THRESHOLD_LEVEL_0_SHFT                     0x10
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_03_THRESHOLD_LEVEL_1_BMSK                   0xffff
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_03_THRESHOLD_LEVEL_1_SHFT                      0x0

#define HWIO_APP_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_ADDR                            (APP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000028)
#define HWIO_APP_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_RMSK                               0xfffff
#define HWIO_APP_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_IN          \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_ADDR, HWIO_APP_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_RMSK)
#define HWIO_APP_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_IN)
#define HWIO_APP_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_PEAK_ACCUM_CREDIT_BMSK             0xfffff
#define HWIO_APP_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_PEAK_ACCUM_CREDIT_SHFT                 0x0

#define HWIO_APP_BWMON_THROTTLE_1_DEBUG_CNTL_ADDR                                   (APP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000030)
#define HWIO_APP_BWMON_THROTTLE_1_DEBUG_CNTL_RMSK                                        0xf01
#define HWIO_APP_BWMON_THROTTLE_1_DEBUG_CNTL_IN          \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_1_DEBUG_CNTL_ADDR, HWIO_APP_BWMON_THROTTLE_1_DEBUG_CNTL_RMSK)
#define HWIO_APP_BWMON_THROTTLE_1_DEBUG_CNTL_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_1_DEBUG_CNTL_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_1_DEBUG_CNTL_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_1_DEBUG_CNTL_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_1_DEBUG_CNTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_1_DEBUG_CNTL_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_1_DEBUG_CNTL_IN)
#define HWIO_APP_BWMON_THROTTLE_1_DEBUG_CNTL_DEBUG_SEL_BMSK                              0xf00
#define HWIO_APP_BWMON_THROTTLE_1_DEBUG_CNTL_DEBUG_SEL_SHFT                                0x8
#define HWIO_APP_BWMON_THROTTLE_1_DEBUG_CNTL_DEBUG_EN_BMSK                                 0x1
#define HWIO_APP_BWMON_THROTTLE_1_DEBUG_CNTL_DEBUG_EN_SHFT                                 0x0

#define HWIO_APP_BWMON_THROTTLE_1_DEBUG_READBACK_ADDR                               (APP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000034)
#define HWIO_APP_BWMON_THROTTLE_1_DEBUG_READBACK_RMSK                               0xffffffff
#define HWIO_APP_BWMON_THROTTLE_1_DEBUG_READBACK_IN          \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_1_DEBUG_READBACK_ADDR, HWIO_APP_BWMON_THROTTLE_1_DEBUG_READBACK_RMSK)
#define HWIO_APP_BWMON_THROTTLE_1_DEBUG_READBACK_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_1_DEBUG_READBACK_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_1_DEBUG_READBACK_DEBUG_BUS_READBACK_BMSK            0xffffffff
#define HWIO_APP_BWMON_THROTTLE_1_DEBUG_READBACK_DEBUG_BUS_READBACK_SHFT                   0x0

#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_ADDR                                   (APP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000040)
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_RMSK                                   0xffffffff
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_IN          \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_ADDR, HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_RMSK)
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_IN)
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_31_BMSK                  0x80000000
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_31_SHFT                        0x1f
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_30_BMSK                  0x40000000
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_30_SHFT                        0x1e
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_29_BMSK                  0x20000000
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_29_SHFT                        0x1d
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_28_BMSK                  0x10000000
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_28_SHFT                        0x1c
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_27_BMSK                   0x8000000
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_27_SHFT                        0x1b
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_26_BMSK                   0x4000000
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_26_SHFT                        0x1a
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_25_BMSK                   0x2000000
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_25_SHFT                        0x19
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_24_BMSK                   0x1000000
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_24_SHFT                        0x18
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_23_BMSK                    0x800000
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_23_SHFT                        0x17
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_22_BMSK                    0x400000
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_22_SHFT                        0x16
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_21_BMSK                    0x200000
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_21_SHFT                        0x15
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_20_BMSK                    0x100000
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_20_SHFT                        0x14
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_19_BMSK                     0x80000
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_19_SHFT                        0x13
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_18_BMSK                     0x40000
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_18_SHFT                        0x12
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_17_BMSK                     0x20000
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_17_SHFT                        0x11
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_16_BMSK                     0x10000
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_16_SHFT                        0x10
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_15_BMSK                      0x8000
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_15_SHFT                         0xf
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_14_BMSK                      0x4000
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_14_SHFT                         0xe
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_13_BMSK                      0x2000
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_13_SHFT                         0xd
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_12_BMSK                      0x1000
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_12_SHFT                         0xc
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_11_BMSK                       0x800
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_11_SHFT                         0xb
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_10_BMSK                       0x400
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_10_SHFT                         0xa
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_9_BMSK                        0x200
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_9_SHFT                          0x9
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_8_BMSK                        0x100
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_8_SHFT                          0x8
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_7_BMSK                         0x80
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_7_SHFT                          0x7
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_6_BMSK                         0x40
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_6_SHFT                          0x6
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_5_BMSK                         0x20
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_5_SHFT                          0x5
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_4_BMSK                         0x10
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_4_SHFT                          0x4
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_3_BMSK                          0x8
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_3_SHFT                          0x3
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_2_BMSK                          0x4
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_2_SHFT                          0x2
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_1_BMSK                          0x2
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_1_SHFT                          0x1
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_0_BMSK                          0x1
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_0_SHFT                          0x0

/*----------------------------------------------------------------------------
 * MODULE: GPU_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE
 *--------------------------------------------------------------------------*/

#define GPU_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE                           (DDR_SS_BASE      + 0x00337000)

#define HWIO_GPU_BWMON_THROTTLE_0_CNTRL_ADDR                                        (GPU_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000000)
#define HWIO_GPU_BWMON_THROTTLE_0_CNTRL_RMSK                                            0xff01
#define HWIO_GPU_BWMON_THROTTLE_0_CNTRL_IN          \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_0_CNTRL_ADDR, HWIO_GPU_BWMON_THROTTLE_0_CNTRL_RMSK)
#define HWIO_GPU_BWMON_THROTTLE_0_CNTRL_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_0_CNTRL_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_0_CNTRL_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_0_CNTRL_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_0_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_0_CNTRL_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_0_CNTRL_IN)
#define HWIO_GPU_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_7_EN_BMSK                       0x8000
#define HWIO_GPU_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_7_EN_SHFT                          0xf
#define HWIO_GPU_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_6_EN_BMSK                       0x4000
#define HWIO_GPU_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_6_EN_SHFT                          0xe
#define HWIO_GPU_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_5_EN_BMSK                       0x2000
#define HWIO_GPU_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_5_EN_SHFT                          0xd
#define HWIO_GPU_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_4_EN_BMSK                       0x1000
#define HWIO_GPU_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_4_EN_SHFT                          0xc
#define HWIO_GPU_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_3_EN_BMSK                        0x800
#define HWIO_GPU_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_3_EN_SHFT                          0xb
#define HWIO_GPU_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_2_EN_BMSK                        0x400
#define HWIO_GPU_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_2_EN_SHFT                          0xa
#define HWIO_GPU_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_1_EN_BMSK                        0x200
#define HWIO_GPU_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_1_EN_SHFT                          0x9
#define HWIO_GPU_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_0_EN_BMSK                        0x100
#define HWIO_GPU_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_0_EN_SHFT                          0x8
#define HWIO_GPU_BWMON_THROTTLE_0_CNTRL_THROTTLE_EN_BMSK                                   0x1
#define HWIO_GPU_BWMON_THROTTLE_0_CNTRL_THROTTLE_EN_SHFT                                   0x0

#define HWIO_GPU_BWMON_THROTTLE_0_CGC_CNTRL_ADDR                                    (GPU_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000004)
#define HWIO_GPU_BWMON_THROTTLE_0_CGC_CNTRL_RMSK                                           0x1
#define HWIO_GPU_BWMON_THROTTLE_0_CGC_CNTRL_IN          \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_0_CGC_CNTRL_ADDR, HWIO_GPU_BWMON_THROTTLE_0_CGC_CNTRL_RMSK)
#define HWIO_GPU_BWMON_THROTTLE_0_CGC_CNTRL_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_0_CGC_CNTRL_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_0_CGC_CNTRL_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_0_CGC_CNTRL_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_0_CGC_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_0_CGC_CNTRL_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_0_CGC_CNTRL_IN)
#define HWIO_GPU_BWMON_THROTTLE_0_CGC_CNTRL_THROTTLE_CGC_EN_BMSK                           0x1
#define HWIO_GPU_BWMON_THROTTLE_0_CGC_CNTRL_THROTTLE_CGC_EN_SHFT                           0x0

#define HWIO_GPU_BWMON_THROTTLE_0_RESET_CNTRL_ADDR                                  (GPU_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000008)
#define HWIO_GPU_BWMON_THROTTLE_0_RESET_CNTRL_RMSK                                         0x1
#define HWIO_GPU_BWMON_THROTTLE_0_RESET_CNTRL_IN          \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_0_RESET_CNTRL_ADDR, HWIO_GPU_BWMON_THROTTLE_0_RESET_CNTRL_RMSK)
#define HWIO_GPU_BWMON_THROTTLE_0_RESET_CNTRL_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_0_RESET_CNTRL_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_0_RESET_CNTRL_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_0_RESET_CNTRL_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_0_RESET_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_0_RESET_CNTRL_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_0_RESET_CNTRL_IN)
#define HWIO_GPU_BWMON_THROTTLE_0_RESET_CNTRL_CORE_SW_RESET_BMSK                           0x1
#define HWIO_GPU_BWMON_THROTTLE_0_RESET_CNTRL_CORE_SW_RESET_SHFT                           0x0

#define HWIO_GPU_BWMON_THROTTLE_0_CONFIG_ADDR                                       (GPU_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x0000000c)
#define HWIO_GPU_BWMON_THROTTLE_0_CONFIG_RMSK                                              0x7
#define HWIO_GPU_BWMON_THROTTLE_0_CONFIG_IN          \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_0_CONFIG_ADDR, HWIO_GPU_BWMON_THROTTLE_0_CONFIG_RMSK)
#define HWIO_GPU_BWMON_THROTTLE_0_CONFIG_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_0_CONFIG_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_0_CONFIG_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_0_CONFIG_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_0_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_0_CONFIG_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_0_CONFIG_IN)
#define HWIO_GPU_BWMON_THROTTLE_0_CONFIG_THROTTLE_CNTRL_MAX_SKEW_BMSK                      0x7
#define HWIO_GPU_BWMON_THROTTLE_0_CONFIG_THROTTLE_CNTRL_MAX_SKEW_SHFT                      0x0

#define HWIO_GPU_BWMON_THROTTLE_0_GRANT_PERIOD_ADDR                                 (GPU_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000010)
#define HWIO_GPU_BWMON_THROTTLE_0_GRANT_PERIOD_RMSK                                     0x3fff
#define HWIO_GPU_BWMON_THROTTLE_0_GRANT_PERIOD_IN          \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_0_GRANT_PERIOD_ADDR, HWIO_GPU_BWMON_THROTTLE_0_GRANT_PERIOD_RMSK)
#define HWIO_GPU_BWMON_THROTTLE_0_GRANT_PERIOD_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_0_GRANT_PERIOD_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_0_GRANT_PERIOD_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_0_GRANT_PERIOD_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_0_GRANT_PERIOD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_0_GRANT_PERIOD_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_0_GRANT_PERIOD_IN)
#define HWIO_GPU_BWMON_THROTTLE_0_GRANT_PERIOD_GRANT_PERIOD_BMSK                        0x3fff
#define HWIO_GPU_BWMON_THROTTLE_0_GRANT_PERIOD_GRANT_PERIOD_SHFT                           0x0

#define HWIO_GPU_BWMON_THROTTLE_0_GRANT_COUNT_ADDR                                  (GPU_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000014)
#define HWIO_GPU_BWMON_THROTTLE_0_GRANT_COUNT_RMSK                                      0xffff
#define HWIO_GPU_BWMON_THROTTLE_0_GRANT_COUNT_IN          \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_0_GRANT_COUNT_ADDR, HWIO_GPU_BWMON_THROTTLE_0_GRANT_COUNT_RMSK)
#define HWIO_GPU_BWMON_THROTTLE_0_GRANT_COUNT_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_0_GRANT_COUNT_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_0_GRANT_COUNT_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_0_GRANT_COUNT_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_0_GRANT_COUNT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_0_GRANT_COUNT_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_0_GRANT_COUNT_IN)
#define HWIO_GPU_BWMON_THROTTLE_0_GRANT_COUNT_GRANT_COUNT_BMSK                          0xffff
#define HWIO_GPU_BWMON_THROTTLE_0_GRANT_COUNT_GRANT_COUNT_SHFT                             0x0

#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_00_ADDR                                 (GPU_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000018)
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_00_RMSK                                 0xffffffff
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_00_IN          \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_00_ADDR, HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_00_RMSK)
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_00_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_00_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_00_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_00_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_00_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_00_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_00_IN)
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_00_THRESHOLD_LEVEL_6_BMSK               0xffff0000
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_00_THRESHOLD_LEVEL_6_SHFT                     0x10
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_00_THRESHOLD_LEVEL_7_BMSK                   0xffff
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_00_THRESHOLD_LEVEL_7_SHFT                      0x0

#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_01_ADDR                                 (GPU_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x0000001c)
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_01_RMSK                                 0xffffffff
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_01_IN          \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_01_ADDR, HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_01_RMSK)
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_01_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_01_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_01_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_01_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_01_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_01_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_01_IN)
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_01_THRESHOLD_LEVEL_4_BMSK               0xffff0000
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_01_THRESHOLD_LEVEL_4_SHFT                     0x10
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_01_THRESHOLD_LEVEL_5_BMSK                   0xffff
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_01_THRESHOLD_LEVEL_5_SHFT                      0x0

#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_02_ADDR                                 (GPU_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000020)
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_02_RMSK                                 0xffffffff
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_02_IN          \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_02_ADDR, HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_02_RMSK)
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_02_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_02_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_02_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_02_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_02_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_02_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_02_IN)
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_02_THRESHOLD_LEVEL_2_BMSK               0xffff0000
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_02_THRESHOLD_LEVEL_2_SHFT                     0x10
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_02_THRESHOLD_LEVEL_3_BMSK                   0xffff
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_02_THRESHOLD_LEVEL_3_SHFT                      0x0

#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_03_ADDR                                 (GPU_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000024)
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_03_RMSK                                 0xffffffff
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_03_IN          \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_03_ADDR, HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_03_RMSK)
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_03_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_03_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_03_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_03_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_03_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_03_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_03_IN)
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_03_THRESHOLD_LEVEL_0_BMSK               0xffff0000
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_03_THRESHOLD_LEVEL_0_SHFT                     0x10
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_03_THRESHOLD_LEVEL_1_BMSK                   0xffff
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_03_THRESHOLD_LEVEL_1_SHFT                      0x0

#define HWIO_GPU_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_ADDR                            (GPU_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000028)
#define HWIO_GPU_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_RMSK                               0xfffff
#define HWIO_GPU_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_IN          \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_ADDR, HWIO_GPU_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_RMSK)
#define HWIO_GPU_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_IN)
#define HWIO_GPU_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_PEAK_ACCUM_CREDIT_BMSK             0xfffff
#define HWIO_GPU_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_PEAK_ACCUM_CREDIT_SHFT                 0x0

#define HWIO_GPU_BWMON_THROTTLE_0_DEBUG_CNTL_ADDR                                   (GPU_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000030)
#define HWIO_GPU_BWMON_THROTTLE_0_DEBUG_CNTL_RMSK                                        0xf01
#define HWIO_GPU_BWMON_THROTTLE_0_DEBUG_CNTL_IN          \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_0_DEBUG_CNTL_ADDR, HWIO_GPU_BWMON_THROTTLE_0_DEBUG_CNTL_RMSK)
#define HWIO_GPU_BWMON_THROTTLE_0_DEBUG_CNTL_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_0_DEBUG_CNTL_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_0_DEBUG_CNTL_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_0_DEBUG_CNTL_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_0_DEBUG_CNTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_0_DEBUG_CNTL_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_0_DEBUG_CNTL_IN)
#define HWIO_GPU_BWMON_THROTTLE_0_DEBUG_CNTL_DEBUG_SEL_BMSK                              0xf00
#define HWIO_GPU_BWMON_THROTTLE_0_DEBUG_CNTL_DEBUG_SEL_SHFT                                0x8
#define HWIO_GPU_BWMON_THROTTLE_0_DEBUG_CNTL_DEBUG_EN_BMSK                                 0x1
#define HWIO_GPU_BWMON_THROTTLE_0_DEBUG_CNTL_DEBUG_EN_SHFT                                 0x0

#define HWIO_GPU_BWMON_THROTTLE_0_DEBUG_READBACK_ADDR                               (GPU_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000034)
#define HWIO_GPU_BWMON_THROTTLE_0_DEBUG_READBACK_RMSK                               0xffffffff
#define HWIO_GPU_BWMON_THROTTLE_0_DEBUG_READBACK_IN          \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_0_DEBUG_READBACK_ADDR, HWIO_GPU_BWMON_THROTTLE_0_DEBUG_READBACK_RMSK)
#define HWIO_GPU_BWMON_THROTTLE_0_DEBUG_READBACK_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_0_DEBUG_READBACK_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_0_DEBUG_READBACK_DEBUG_BUS_READBACK_BMSK            0xffffffff
#define HWIO_GPU_BWMON_THROTTLE_0_DEBUG_READBACK_DEBUG_BUS_READBACK_SHFT                   0x0

#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_ADDR                                   (GPU_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000040)
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_RMSK                                   0xffffffff
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_IN          \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_ADDR, HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_RMSK)
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_IN)
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_31_BMSK                  0x80000000
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_31_SHFT                        0x1f
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_30_BMSK                  0x40000000
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_30_SHFT                        0x1e
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_29_BMSK                  0x20000000
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_29_SHFT                        0x1d
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_28_BMSK                  0x10000000
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_28_SHFT                        0x1c
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_27_BMSK                   0x8000000
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_27_SHFT                        0x1b
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_26_BMSK                   0x4000000
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_26_SHFT                        0x1a
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_25_BMSK                   0x2000000
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_25_SHFT                        0x19
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_24_BMSK                   0x1000000
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_24_SHFT                        0x18
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_23_BMSK                    0x800000
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_23_SHFT                        0x17
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_22_BMSK                    0x400000
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_22_SHFT                        0x16
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_21_BMSK                    0x200000
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_21_SHFT                        0x15
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_20_BMSK                    0x100000
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_20_SHFT                        0x14
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_19_BMSK                     0x80000
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_19_SHFT                        0x13
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_18_BMSK                     0x40000
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_18_SHFT                        0x12
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_17_BMSK                     0x20000
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_17_SHFT                        0x11
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_16_BMSK                     0x10000
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_16_SHFT                        0x10
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_15_BMSK                      0x8000
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_15_SHFT                         0xf
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_14_BMSK                      0x4000
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_14_SHFT                         0xe
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_13_BMSK                      0x2000
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_13_SHFT                         0xd
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_12_BMSK                      0x1000
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_12_SHFT                         0xc
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_11_BMSK                       0x800
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_11_SHFT                         0xb
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_10_BMSK                       0x400
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_10_SHFT                         0xa
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_9_BMSK                        0x200
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_9_SHFT                          0x9
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_8_BMSK                        0x100
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_8_SHFT                          0x8
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_7_BMSK                         0x80
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_7_SHFT                          0x7
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_6_BMSK                         0x40
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_6_SHFT                          0x6
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_5_BMSK                         0x20
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_5_SHFT                          0x5
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_4_BMSK                         0x10
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_4_SHFT                          0x4
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_3_BMSK                          0x8
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_3_SHFT                          0x3
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_2_BMSK                          0x4
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_2_SHFT                          0x2
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_1_BMSK                          0x2
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_1_SHFT                          0x1
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_0_BMSK                          0x1
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_0_SHFT                          0x0

/*----------------------------------------------------------------------------
 * MODULE: GPU_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE
 *--------------------------------------------------------------------------*/

#define GPU_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE                           (DDR_SS_BASE      + 0x00337200)

#define HWIO_GPU_BWMON_THROTTLE_1_CNTRL_ADDR                                        (GPU_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000000)
#define HWIO_GPU_BWMON_THROTTLE_1_CNTRL_RMSK                                            0xff01
#define HWIO_GPU_BWMON_THROTTLE_1_CNTRL_IN          \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_1_CNTRL_ADDR, HWIO_GPU_BWMON_THROTTLE_1_CNTRL_RMSK)
#define HWIO_GPU_BWMON_THROTTLE_1_CNTRL_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_1_CNTRL_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_1_CNTRL_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_1_CNTRL_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_1_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_1_CNTRL_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_1_CNTRL_IN)
#define HWIO_GPU_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_7_EN_BMSK                       0x8000
#define HWIO_GPU_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_7_EN_SHFT                          0xf
#define HWIO_GPU_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_6_EN_BMSK                       0x4000
#define HWIO_GPU_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_6_EN_SHFT                          0xe
#define HWIO_GPU_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_5_EN_BMSK                       0x2000
#define HWIO_GPU_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_5_EN_SHFT                          0xd
#define HWIO_GPU_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_4_EN_BMSK                       0x1000
#define HWIO_GPU_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_4_EN_SHFT                          0xc
#define HWIO_GPU_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_3_EN_BMSK                        0x800
#define HWIO_GPU_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_3_EN_SHFT                          0xb
#define HWIO_GPU_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_2_EN_BMSK                        0x400
#define HWIO_GPU_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_2_EN_SHFT                          0xa
#define HWIO_GPU_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_1_EN_BMSK                        0x200
#define HWIO_GPU_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_1_EN_SHFT                          0x9
#define HWIO_GPU_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_0_EN_BMSK                        0x100
#define HWIO_GPU_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_0_EN_SHFT                          0x8
#define HWIO_GPU_BWMON_THROTTLE_1_CNTRL_THROTTLE_EN_BMSK                                   0x1
#define HWIO_GPU_BWMON_THROTTLE_1_CNTRL_THROTTLE_EN_SHFT                                   0x0

#define HWIO_GPU_BWMON_THROTTLE_1_CGC_CNTRL_ADDR                                    (GPU_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000004)
#define HWIO_GPU_BWMON_THROTTLE_1_CGC_CNTRL_RMSK                                           0x1
#define HWIO_GPU_BWMON_THROTTLE_1_CGC_CNTRL_IN          \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_1_CGC_CNTRL_ADDR, HWIO_GPU_BWMON_THROTTLE_1_CGC_CNTRL_RMSK)
#define HWIO_GPU_BWMON_THROTTLE_1_CGC_CNTRL_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_1_CGC_CNTRL_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_1_CGC_CNTRL_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_1_CGC_CNTRL_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_1_CGC_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_1_CGC_CNTRL_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_1_CGC_CNTRL_IN)
#define HWIO_GPU_BWMON_THROTTLE_1_CGC_CNTRL_THROTTLE_CGC_EN_BMSK                           0x1
#define HWIO_GPU_BWMON_THROTTLE_1_CGC_CNTRL_THROTTLE_CGC_EN_SHFT                           0x0

#define HWIO_GPU_BWMON_THROTTLE_1_RESET_CNTRL_ADDR                                  (GPU_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000008)
#define HWIO_GPU_BWMON_THROTTLE_1_RESET_CNTRL_RMSK                                         0x1
#define HWIO_GPU_BWMON_THROTTLE_1_RESET_CNTRL_IN          \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_1_RESET_CNTRL_ADDR, HWIO_GPU_BWMON_THROTTLE_1_RESET_CNTRL_RMSK)
#define HWIO_GPU_BWMON_THROTTLE_1_RESET_CNTRL_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_1_RESET_CNTRL_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_1_RESET_CNTRL_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_1_RESET_CNTRL_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_1_RESET_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_1_RESET_CNTRL_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_1_RESET_CNTRL_IN)
#define HWIO_GPU_BWMON_THROTTLE_1_RESET_CNTRL_CORE_SW_RESET_BMSK                           0x1
#define HWIO_GPU_BWMON_THROTTLE_1_RESET_CNTRL_CORE_SW_RESET_SHFT                           0x0

#define HWIO_GPU_BWMON_THROTTLE_1_CONFIG_ADDR                                       (GPU_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x0000000c)
#define HWIO_GPU_BWMON_THROTTLE_1_CONFIG_RMSK                                              0x7
#define HWIO_GPU_BWMON_THROTTLE_1_CONFIG_IN          \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_1_CONFIG_ADDR, HWIO_GPU_BWMON_THROTTLE_1_CONFIG_RMSK)
#define HWIO_GPU_BWMON_THROTTLE_1_CONFIG_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_1_CONFIG_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_1_CONFIG_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_1_CONFIG_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_1_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_1_CONFIG_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_1_CONFIG_IN)
#define HWIO_GPU_BWMON_THROTTLE_1_CONFIG_THROTTLE_CNTRL_MAX_SKEW_BMSK                      0x7
#define HWIO_GPU_BWMON_THROTTLE_1_CONFIG_THROTTLE_CNTRL_MAX_SKEW_SHFT                      0x0

#define HWIO_GPU_BWMON_THROTTLE_1_GRANT_PERIOD_ADDR                                 (GPU_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000010)
#define HWIO_GPU_BWMON_THROTTLE_1_GRANT_PERIOD_RMSK                                     0x3fff
#define HWIO_GPU_BWMON_THROTTLE_1_GRANT_PERIOD_IN          \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_1_GRANT_PERIOD_ADDR, HWIO_GPU_BWMON_THROTTLE_1_GRANT_PERIOD_RMSK)
#define HWIO_GPU_BWMON_THROTTLE_1_GRANT_PERIOD_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_1_GRANT_PERIOD_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_1_GRANT_PERIOD_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_1_GRANT_PERIOD_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_1_GRANT_PERIOD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_1_GRANT_PERIOD_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_1_GRANT_PERIOD_IN)
#define HWIO_GPU_BWMON_THROTTLE_1_GRANT_PERIOD_GRANT_PERIOD_BMSK                        0x3fff
#define HWIO_GPU_BWMON_THROTTLE_1_GRANT_PERIOD_GRANT_PERIOD_SHFT                           0x0

#define HWIO_GPU_BWMON_THROTTLE_1_GRANT_COUNT_ADDR                                  (GPU_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000014)
#define HWIO_GPU_BWMON_THROTTLE_1_GRANT_COUNT_RMSK                                      0xffff
#define HWIO_GPU_BWMON_THROTTLE_1_GRANT_COUNT_IN          \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_1_GRANT_COUNT_ADDR, HWIO_GPU_BWMON_THROTTLE_1_GRANT_COUNT_RMSK)
#define HWIO_GPU_BWMON_THROTTLE_1_GRANT_COUNT_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_1_GRANT_COUNT_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_1_GRANT_COUNT_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_1_GRANT_COUNT_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_1_GRANT_COUNT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_1_GRANT_COUNT_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_1_GRANT_COUNT_IN)
#define HWIO_GPU_BWMON_THROTTLE_1_GRANT_COUNT_GRANT_COUNT_BMSK                          0xffff
#define HWIO_GPU_BWMON_THROTTLE_1_GRANT_COUNT_GRANT_COUNT_SHFT                             0x0

#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_00_ADDR                                 (GPU_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000018)
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_00_RMSK                                 0xffffffff
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_00_IN          \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_00_ADDR, HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_00_RMSK)
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_00_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_00_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_00_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_00_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_00_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_00_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_00_IN)
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_00_THRESHOLD_LEVEL_6_BMSK               0xffff0000
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_00_THRESHOLD_LEVEL_6_SHFT                     0x10
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_00_THRESHOLD_LEVEL_7_BMSK                   0xffff
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_00_THRESHOLD_LEVEL_7_SHFT                      0x0

#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_01_ADDR                                 (GPU_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x0000001c)
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_01_RMSK                                 0xffffffff
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_01_IN          \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_01_ADDR, HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_01_RMSK)
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_01_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_01_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_01_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_01_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_01_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_01_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_01_IN)
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_01_THRESHOLD_LEVEL_4_BMSK               0xffff0000
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_01_THRESHOLD_LEVEL_4_SHFT                     0x10
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_01_THRESHOLD_LEVEL_5_BMSK                   0xffff
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_01_THRESHOLD_LEVEL_5_SHFT                      0x0

#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_02_ADDR                                 (GPU_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000020)
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_02_RMSK                                 0xffffffff
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_02_IN          \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_02_ADDR, HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_02_RMSK)
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_02_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_02_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_02_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_02_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_02_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_02_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_02_IN)
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_02_THRESHOLD_LEVEL_2_BMSK               0xffff0000
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_02_THRESHOLD_LEVEL_2_SHFT                     0x10
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_02_THRESHOLD_LEVEL_3_BMSK                   0xffff
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_02_THRESHOLD_LEVEL_3_SHFT                      0x0

#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_03_ADDR                                 (GPU_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000024)
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_03_RMSK                                 0xffffffff
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_03_IN          \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_03_ADDR, HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_03_RMSK)
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_03_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_03_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_03_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_03_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_03_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_03_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_03_IN)
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_03_THRESHOLD_LEVEL_0_BMSK               0xffff0000
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_03_THRESHOLD_LEVEL_0_SHFT                     0x10
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_03_THRESHOLD_LEVEL_1_BMSK                   0xffff
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_03_THRESHOLD_LEVEL_1_SHFT                      0x0

#define HWIO_GPU_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_ADDR                            (GPU_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000028)
#define HWIO_GPU_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_RMSK                               0xfffff
#define HWIO_GPU_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_IN          \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_ADDR, HWIO_GPU_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_RMSK)
#define HWIO_GPU_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_IN)
#define HWIO_GPU_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_PEAK_ACCUM_CREDIT_BMSK             0xfffff
#define HWIO_GPU_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_PEAK_ACCUM_CREDIT_SHFT                 0x0

#define HWIO_GPU_BWMON_THROTTLE_1_DEBUG_CNTL_ADDR                                   (GPU_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000030)
#define HWIO_GPU_BWMON_THROTTLE_1_DEBUG_CNTL_RMSK                                        0xf01
#define HWIO_GPU_BWMON_THROTTLE_1_DEBUG_CNTL_IN          \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_1_DEBUG_CNTL_ADDR, HWIO_GPU_BWMON_THROTTLE_1_DEBUG_CNTL_RMSK)
#define HWIO_GPU_BWMON_THROTTLE_1_DEBUG_CNTL_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_1_DEBUG_CNTL_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_1_DEBUG_CNTL_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_1_DEBUG_CNTL_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_1_DEBUG_CNTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_1_DEBUG_CNTL_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_1_DEBUG_CNTL_IN)
#define HWIO_GPU_BWMON_THROTTLE_1_DEBUG_CNTL_DEBUG_SEL_BMSK                              0xf00
#define HWIO_GPU_BWMON_THROTTLE_1_DEBUG_CNTL_DEBUG_SEL_SHFT                                0x8
#define HWIO_GPU_BWMON_THROTTLE_1_DEBUG_CNTL_DEBUG_EN_BMSK                                 0x1
#define HWIO_GPU_BWMON_THROTTLE_1_DEBUG_CNTL_DEBUG_EN_SHFT                                 0x0

#define HWIO_GPU_BWMON_THROTTLE_1_DEBUG_READBACK_ADDR                               (GPU_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000034)
#define HWIO_GPU_BWMON_THROTTLE_1_DEBUG_READBACK_RMSK                               0xffffffff
#define HWIO_GPU_BWMON_THROTTLE_1_DEBUG_READBACK_IN          \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_1_DEBUG_READBACK_ADDR, HWIO_GPU_BWMON_THROTTLE_1_DEBUG_READBACK_RMSK)
#define HWIO_GPU_BWMON_THROTTLE_1_DEBUG_READBACK_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_1_DEBUG_READBACK_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_1_DEBUG_READBACK_DEBUG_BUS_READBACK_BMSK            0xffffffff
#define HWIO_GPU_BWMON_THROTTLE_1_DEBUG_READBACK_DEBUG_BUS_READBACK_SHFT                   0x0

#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_ADDR                                   (GPU_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000040)
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_RMSK                                   0xffffffff
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_IN          \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_ADDR, HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_RMSK)
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_IN)
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_31_BMSK                  0x80000000
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_31_SHFT                        0x1f
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_30_BMSK                  0x40000000
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_30_SHFT                        0x1e
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_29_BMSK                  0x20000000
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_29_SHFT                        0x1d
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_28_BMSK                  0x10000000
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_28_SHFT                        0x1c
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_27_BMSK                   0x8000000
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_27_SHFT                        0x1b
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_26_BMSK                   0x4000000
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_26_SHFT                        0x1a
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_25_BMSK                   0x2000000
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_25_SHFT                        0x19
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_24_BMSK                   0x1000000
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_24_SHFT                        0x18
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_23_BMSK                    0x800000
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_23_SHFT                        0x17
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_22_BMSK                    0x400000
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_22_SHFT                        0x16
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_21_BMSK                    0x200000
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_21_SHFT                        0x15
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_20_BMSK                    0x100000
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_20_SHFT                        0x14
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_19_BMSK                     0x80000
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_19_SHFT                        0x13
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_18_BMSK                     0x40000
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_18_SHFT                        0x12
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_17_BMSK                     0x20000
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_17_SHFT                        0x11
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_16_BMSK                     0x10000
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_16_SHFT                        0x10
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_15_BMSK                      0x8000
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_15_SHFT                         0xf
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_14_BMSK                      0x4000
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_14_SHFT                         0xe
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_13_BMSK                      0x2000
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_13_SHFT                         0xd
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_12_BMSK                      0x1000
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_12_SHFT                         0xc
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_11_BMSK                       0x800
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_11_SHFT                         0xb
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_10_BMSK                       0x400
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_10_SHFT                         0xa
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_9_BMSK                        0x200
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_9_SHFT                          0x9
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_8_BMSK                        0x100
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_8_SHFT                          0x8
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_7_BMSK                         0x80
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_7_SHFT                          0x7
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_6_BMSK                         0x40
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_6_SHFT                          0x6
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_5_BMSK                         0x20
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_5_SHFT                          0x5
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_4_BMSK                         0x10
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_4_SHFT                          0x4
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_3_BMSK                          0x8
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_3_SHFT                          0x3
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_2_BMSK                          0x4
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_2_SHFT                          0x2
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_1_BMSK                          0x2
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_1_SHFT                          0x1
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_0_BMSK                          0x1
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_0_SHFT                          0x0

/*----------------------------------------------------------------------------
 * MODULE: CDSP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE
 *--------------------------------------------------------------------------*/

#define CDSP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE                           (DDR_SS_BASE      + 0x00338000)

#define HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_ADDR                                        (CDSP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000000)
#define HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_RMSK                                            0xff01
#define HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_IN          \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_ADDR, HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_RMSK)
#define HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_INM(m)      \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_ADDR, m)
#define HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_OUT(v)      \
        out_dword(HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_ADDR,v)
#define HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_ADDR,m,v,HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_IN)
#define HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_7_EN_BMSK                       0x8000
#define HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_7_EN_SHFT                          0xf
#define HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_6_EN_BMSK                       0x4000
#define HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_6_EN_SHFT                          0xe
#define HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_5_EN_BMSK                       0x2000
#define HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_5_EN_SHFT                          0xd
#define HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_4_EN_BMSK                       0x1000
#define HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_4_EN_SHFT                          0xc
#define HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_3_EN_BMSK                        0x800
#define HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_3_EN_SHFT                          0xb
#define HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_2_EN_BMSK                        0x400
#define HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_2_EN_SHFT                          0xa
#define HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_1_EN_BMSK                        0x200
#define HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_1_EN_SHFT                          0x9
#define HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_0_EN_BMSK                        0x100
#define HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_0_EN_SHFT                          0x8
#define HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_THROTTLE_EN_BMSK                                   0x1
#define HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_THROTTLE_EN_SHFT                                   0x0

#define HWIO_CDSP_BWMON_THROTTLE_0_CGC_CNTRL_ADDR                                    (CDSP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000004)
#define HWIO_CDSP_BWMON_THROTTLE_0_CGC_CNTRL_RMSK                                           0x1
#define HWIO_CDSP_BWMON_THROTTLE_0_CGC_CNTRL_IN          \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_0_CGC_CNTRL_ADDR, HWIO_CDSP_BWMON_THROTTLE_0_CGC_CNTRL_RMSK)
#define HWIO_CDSP_BWMON_THROTTLE_0_CGC_CNTRL_INM(m)      \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_0_CGC_CNTRL_ADDR, m)
#define HWIO_CDSP_BWMON_THROTTLE_0_CGC_CNTRL_OUT(v)      \
        out_dword(HWIO_CDSP_BWMON_THROTTLE_0_CGC_CNTRL_ADDR,v)
#define HWIO_CDSP_BWMON_THROTTLE_0_CGC_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CDSP_BWMON_THROTTLE_0_CGC_CNTRL_ADDR,m,v,HWIO_CDSP_BWMON_THROTTLE_0_CGC_CNTRL_IN)
#define HWIO_CDSP_BWMON_THROTTLE_0_CGC_CNTRL_THROTTLE_CGC_EN_BMSK                           0x1
#define HWIO_CDSP_BWMON_THROTTLE_0_CGC_CNTRL_THROTTLE_CGC_EN_SHFT                           0x0

#define HWIO_CDSP_BWMON_THROTTLE_0_RESET_CNTRL_ADDR                                  (CDSP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000008)
#define HWIO_CDSP_BWMON_THROTTLE_0_RESET_CNTRL_RMSK                                         0x1
#define HWIO_CDSP_BWMON_THROTTLE_0_RESET_CNTRL_IN          \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_0_RESET_CNTRL_ADDR, HWIO_CDSP_BWMON_THROTTLE_0_RESET_CNTRL_RMSK)
#define HWIO_CDSP_BWMON_THROTTLE_0_RESET_CNTRL_INM(m)      \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_0_RESET_CNTRL_ADDR, m)
#define HWIO_CDSP_BWMON_THROTTLE_0_RESET_CNTRL_OUT(v)      \
        out_dword(HWIO_CDSP_BWMON_THROTTLE_0_RESET_CNTRL_ADDR,v)
#define HWIO_CDSP_BWMON_THROTTLE_0_RESET_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CDSP_BWMON_THROTTLE_0_RESET_CNTRL_ADDR,m,v,HWIO_CDSP_BWMON_THROTTLE_0_RESET_CNTRL_IN)
#define HWIO_CDSP_BWMON_THROTTLE_0_RESET_CNTRL_CORE_SW_RESET_BMSK                           0x1
#define HWIO_CDSP_BWMON_THROTTLE_0_RESET_CNTRL_CORE_SW_RESET_SHFT                           0x0

#define HWIO_CDSP_BWMON_THROTTLE_0_CONFIG_ADDR                                       (CDSP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x0000000c)
#define HWIO_CDSP_BWMON_THROTTLE_0_CONFIG_RMSK                                              0x7
#define HWIO_CDSP_BWMON_THROTTLE_0_CONFIG_IN          \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_0_CONFIG_ADDR, HWIO_CDSP_BWMON_THROTTLE_0_CONFIG_RMSK)
#define HWIO_CDSP_BWMON_THROTTLE_0_CONFIG_INM(m)      \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_0_CONFIG_ADDR, m)
#define HWIO_CDSP_BWMON_THROTTLE_0_CONFIG_OUT(v)      \
        out_dword(HWIO_CDSP_BWMON_THROTTLE_0_CONFIG_ADDR,v)
#define HWIO_CDSP_BWMON_THROTTLE_0_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CDSP_BWMON_THROTTLE_0_CONFIG_ADDR,m,v,HWIO_CDSP_BWMON_THROTTLE_0_CONFIG_IN)
#define HWIO_CDSP_BWMON_THROTTLE_0_CONFIG_THROTTLE_CNTRL_MAX_SKEW_BMSK                      0x7
#define HWIO_CDSP_BWMON_THROTTLE_0_CONFIG_THROTTLE_CNTRL_MAX_SKEW_SHFT                      0x0

#define HWIO_CDSP_BWMON_THROTTLE_0_GRANT_PERIOD_ADDR                                 (CDSP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000010)
#define HWIO_CDSP_BWMON_THROTTLE_0_GRANT_PERIOD_RMSK                                     0x3fff
#define HWIO_CDSP_BWMON_THROTTLE_0_GRANT_PERIOD_IN          \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_0_GRANT_PERIOD_ADDR, HWIO_CDSP_BWMON_THROTTLE_0_GRANT_PERIOD_RMSK)
#define HWIO_CDSP_BWMON_THROTTLE_0_GRANT_PERIOD_INM(m)      \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_0_GRANT_PERIOD_ADDR, m)
#define HWIO_CDSP_BWMON_THROTTLE_0_GRANT_PERIOD_OUT(v)      \
        out_dword(HWIO_CDSP_BWMON_THROTTLE_0_GRANT_PERIOD_ADDR,v)
#define HWIO_CDSP_BWMON_THROTTLE_0_GRANT_PERIOD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CDSP_BWMON_THROTTLE_0_GRANT_PERIOD_ADDR,m,v,HWIO_CDSP_BWMON_THROTTLE_0_GRANT_PERIOD_IN)
#define HWIO_CDSP_BWMON_THROTTLE_0_GRANT_PERIOD_GRANT_PERIOD_BMSK                        0x3fff
#define HWIO_CDSP_BWMON_THROTTLE_0_GRANT_PERIOD_GRANT_PERIOD_SHFT                           0x0

#define HWIO_CDSP_BWMON_THROTTLE_0_GRANT_COUNT_ADDR                                  (CDSP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000014)
#define HWIO_CDSP_BWMON_THROTTLE_0_GRANT_COUNT_RMSK                                      0xffff
#define HWIO_CDSP_BWMON_THROTTLE_0_GRANT_COUNT_IN          \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_0_GRANT_COUNT_ADDR, HWIO_CDSP_BWMON_THROTTLE_0_GRANT_COUNT_RMSK)
#define HWIO_CDSP_BWMON_THROTTLE_0_GRANT_COUNT_INM(m)      \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_0_GRANT_COUNT_ADDR, m)
#define HWIO_CDSP_BWMON_THROTTLE_0_GRANT_COUNT_OUT(v)      \
        out_dword(HWIO_CDSP_BWMON_THROTTLE_0_GRANT_COUNT_ADDR,v)
#define HWIO_CDSP_BWMON_THROTTLE_0_GRANT_COUNT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CDSP_BWMON_THROTTLE_0_GRANT_COUNT_ADDR,m,v,HWIO_CDSP_BWMON_THROTTLE_0_GRANT_COUNT_IN)
#define HWIO_CDSP_BWMON_THROTTLE_0_GRANT_COUNT_GRANT_COUNT_BMSK                          0xffff
#define HWIO_CDSP_BWMON_THROTTLE_0_GRANT_COUNT_GRANT_COUNT_SHFT                             0x0

#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_00_ADDR                                 (CDSP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000018)
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_00_RMSK                                 0xffffffff
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_00_IN          \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_00_ADDR, HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_00_RMSK)
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_00_INM(m)      \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_00_ADDR, m)
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_00_OUT(v)      \
        out_dword(HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_00_ADDR,v)
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_00_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_00_ADDR,m,v,HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_00_IN)
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_00_THRESHOLD_LEVEL_6_BMSK               0xffff0000
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_00_THRESHOLD_LEVEL_6_SHFT                     0x10
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_00_THRESHOLD_LEVEL_7_BMSK                   0xffff
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_00_THRESHOLD_LEVEL_7_SHFT                      0x0

#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_01_ADDR                                 (CDSP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x0000001c)
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_01_RMSK                                 0xffffffff
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_01_IN          \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_01_ADDR, HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_01_RMSK)
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_01_INM(m)      \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_01_ADDR, m)
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_01_OUT(v)      \
        out_dword(HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_01_ADDR,v)
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_01_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_01_ADDR,m,v,HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_01_IN)
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_01_THRESHOLD_LEVEL_4_BMSK               0xffff0000
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_01_THRESHOLD_LEVEL_4_SHFT                     0x10
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_01_THRESHOLD_LEVEL_5_BMSK                   0xffff
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_01_THRESHOLD_LEVEL_5_SHFT                      0x0

#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_02_ADDR                                 (CDSP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000020)
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_02_RMSK                                 0xffffffff
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_02_IN          \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_02_ADDR, HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_02_RMSK)
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_02_INM(m)      \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_02_ADDR, m)
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_02_OUT(v)      \
        out_dword(HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_02_ADDR,v)
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_02_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_02_ADDR,m,v,HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_02_IN)
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_02_THRESHOLD_LEVEL_2_BMSK               0xffff0000
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_02_THRESHOLD_LEVEL_2_SHFT                     0x10
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_02_THRESHOLD_LEVEL_3_BMSK                   0xffff
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_02_THRESHOLD_LEVEL_3_SHFT                      0x0

#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_03_ADDR                                 (CDSP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000024)
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_03_RMSK                                 0xffffffff
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_03_IN          \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_03_ADDR, HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_03_RMSK)
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_03_INM(m)      \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_03_ADDR, m)
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_03_OUT(v)      \
        out_dword(HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_03_ADDR,v)
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_03_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_03_ADDR,m,v,HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_03_IN)
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_03_THRESHOLD_LEVEL_0_BMSK               0xffff0000
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_03_THRESHOLD_LEVEL_0_SHFT                     0x10
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_03_THRESHOLD_LEVEL_1_BMSK                   0xffff
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_03_THRESHOLD_LEVEL_1_SHFT                      0x0

#define HWIO_CDSP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_ADDR                            (CDSP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000028)
#define HWIO_CDSP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_RMSK                               0xfffff
#define HWIO_CDSP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_IN          \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_ADDR, HWIO_CDSP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_RMSK)
#define HWIO_CDSP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_INM(m)      \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_ADDR, m)
#define HWIO_CDSP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_OUT(v)      \
        out_dword(HWIO_CDSP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_ADDR,v)
#define HWIO_CDSP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CDSP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_ADDR,m,v,HWIO_CDSP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_IN)
#define HWIO_CDSP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_PEAK_ACCUM_CREDIT_BMSK             0xfffff
#define HWIO_CDSP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_PEAK_ACCUM_CREDIT_SHFT                 0x0

#define HWIO_CDSP_BWMON_THROTTLE_0_DEBUG_CNTL_ADDR                                   (CDSP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000030)
#define HWIO_CDSP_BWMON_THROTTLE_0_DEBUG_CNTL_RMSK                                        0xf01
#define HWIO_CDSP_BWMON_THROTTLE_0_DEBUG_CNTL_IN          \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_0_DEBUG_CNTL_ADDR, HWIO_CDSP_BWMON_THROTTLE_0_DEBUG_CNTL_RMSK)
#define HWIO_CDSP_BWMON_THROTTLE_0_DEBUG_CNTL_INM(m)      \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_0_DEBUG_CNTL_ADDR, m)
#define HWIO_CDSP_BWMON_THROTTLE_0_DEBUG_CNTL_OUT(v)      \
        out_dword(HWIO_CDSP_BWMON_THROTTLE_0_DEBUG_CNTL_ADDR,v)
#define HWIO_CDSP_BWMON_THROTTLE_0_DEBUG_CNTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CDSP_BWMON_THROTTLE_0_DEBUG_CNTL_ADDR,m,v,HWIO_CDSP_BWMON_THROTTLE_0_DEBUG_CNTL_IN)
#define HWIO_CDSP_BWMON_THROTTLE_0_DEBUG_CNTL_DEBUG_SEL_BMSK                              0xf00
#define HWIO_CDSP_BWMON_THROTTLE_0_DEBUG_CNTL_DEBUG_SEL_SHFT                                0x8
#define HWIO_CDSP_BWMON_THROTTLE_0_DEBUG_CNTL_DEBUG_EN_BMSK                                 0x1
#define HWIO_CDSP_BWMON_THROTTLE_0_DEBUG_CNTL_DEBUG_EN_SHFT                                 0x0

#define HWIO_CDSP_BWMON_THROTTLE_0_DEBUG_READBACK_ADDR                               (CDSP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000034)
#define HWIO_CDSP_BWMON_THROTTLE_0_DEBUG_READBACK_RMSK                               0xffffffff
#define HWIO_CDSP_BWMON_THROTTLE_0_DEBUG_READBACK_IN          \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_0_DEBUG_READBACK_ADDR, HWIO_CDSP_BWMON_THROTTLE_0_DEBUG_READBACK_RMSK)
#define HWIO_CDSP_BWMON_THROTTLE_0_DEBUG_READBACK_INM(m)      \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_0_DEBUG_READBACK_ADDR, m)
#define HWIO_CDSP_BWMON_THROTTLE_0_DEBUG_READBACK_DEBUG_BUS_READBACK_BMSK            0xffffffff
#define HWIO_CDSP_BWMON_THROTTLE_0_DEBUG_READBACK_DEBUG_BUS_READBACK_SHFT                   0x0

#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_ADDR                                   (CDSP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000040)
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_RMSK                                   0xffffffff
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_IN          \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_ADDR, HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_RMSK)
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_INM(m)      \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_ADDR, m)
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_OUT(v)      \
        out_dword(HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_ADDR,v)
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_ADDR,m,v,HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_IN)
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_31_BMSK                  0x80000000
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_31_SHFT                        0x1f
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_30_BMSK                  0x40000000
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_30_SHFT                        0x1e
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_29_BMSK                  0x20000000
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_29_SHFT                        0x1d
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_28_BMSK                  0x10000000
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_28_SHFT                        0x1c
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_27_BMSK                   0x8000000
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_27_SHFT                        0x1b
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_26_BMSK                   0x4000000
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_26_SHFT                        0x1a
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_25_BMSK                   0x2000000
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_25_SHFT                        0x19
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_24_BMSK                   0x1000000
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_24_SHFT                        0x18
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_23_BMSK                    0x800000
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_23_SHFT                        0x17
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_22_BMSK                    0x400000
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_22_SHFT                        0x16
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_21_BMSK                    0x200000
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_21_SHFT                        0x15
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_20_BMSK                    0x100000
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_20_SHFT                        0x14
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_19_BMSK                     0x80000
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_19_SHFT                        0x13
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_18_BMSK                     0x40000
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_18_SHFT                        0x12
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_17_BMSK                     0x20000
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_17_SHFT                        0x11
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_16_BMSK                     0x10000
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_16_SHFT                        0x10
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_15_BMSK                      0x8000
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_15_SHFT                         0xf
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_14_BMSK                      0x4000
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_14_SHFT                         0xe
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_13_BMSK                      0x2000
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_13_SHFT                         0xd
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_12_BMSK                      0x1000
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_12_SHFT                         0xc
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_11_BMSK                       0x800
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_11_SHFT                         0xb
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_10_BMSK                       0x400
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_10_SHFT                         0xa
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_9_BMSK                        0x200
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_9_SHFT                          0x9
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_8_BMSK                        0x100
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_8_SHFT                          0x8
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_7_BMSK                         0x80
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_7_SHFT                          0x7
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_6_BMSK                         0x40
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_6_SHFT                          0x6
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_5_BMSK                         0x20
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_5_SHFT                          0x5
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_4_BMSK                         0x10
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_4_SHFT                          0x4
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_3_BMSK                          0x8
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_3_SHFT                          0x3
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_2_BMSK                          0x4
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_2_SHFT                          0x2
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_1_BMSK                          0x2
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_1_SHFT                          0x1
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_0_BMSK                          0x1
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_0_SHFT                          0x0

/*----------------------------------------------------------------------------
 * MODULE: MEMNOC_MEM_NOC
 *--------------------------------------------------------------------------*/

#define MEMNOC_MEM_NOC_REG_BASE                                                                             (DDR_SS_BASE      + 0x00280000)

#define HWIO_MEMNOC_TCU_QOSBOX_SWID_LOW_ADDR                                                                (MEMNOC_MEM_NOC_REG_BASE      + 0x00010000)
#define HWIO_MEMNOC_TCU_QOSBOX_SWID_LOW_RMSK                                                                  0xffffff
#define HWIO_MEMNOC_TCU_QOSBOX_SWID_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_TCU_QOSBOX_SWID_LOW_ADDR, HWIO_MEMNOC_TCU_QOSBOX_SWID_LOW_RMSK)
#define HWIO_MEMNOC_TCU_QOSBOX_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_TCU_QOSBOX_SWID_LOW_ADDR, m)
#define HWIO_MEMNOC_TCU_QOSBOX_SWID_LOW_UNITTYPEID_BMSK                                                       0xff0000
#define HWIO_MEMNOC_TCU_QOSBOX_SWID_LOW_UNITTYPEID_SHFT                                                           0x10
#define HWIO_MEMNOC_TCU_QOSBOX_SWID_LOW_UNITCONFID_BMSK                                                         0xffff
#define HWIO_MEMNOC_TCU_QOSBOX_SWID_LOW_UNITCONFID_SHFT                                                            0x0

#define HWIO_MEMNOC_TCU_QOSBOX_SWID_HIGH_ADDR                                                               (MEMNOC_MEM_NOC_REG_BASE      + 0x00010004)
#define HWIO_MEMNOC_TCU_QOSBOX_SWID_HIGH_RMSK                                                                   0xffff
#define HWIO_MEMNOC_TCU_QOSBOX_SWID_HIGH_IN          \
        in_dword_masked(HWIO_MEMNOC_TCU_QOSBOX_SWID_HIGH_ADDR, HWIO_MEMNOC_TCU_QOSBOX_SWID_HIGH_RMSK)
#define HWIO_MEMNOC_TCU_QOSBOX_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_TCU_QOSBOX_SWID_HIGH_ADDR, m)
#define HWIO_MEMNOC_TCU_QOSBOX_SWID_HIGH_QNOCID_BMSK                                                            0xffff
#define HWIO_MEMNOC_TCU_QOSBOX_SWID_HIGH_QNOCID_SHFT                                                               0x0

#define HWIO_MEMNOC_TCU_QOSBOX_MAINCTL_LOW_ADDR                                                             (MEMNOC_MEM_NOC_REG_BASE      + 0x00010008)
#define HWIO_MEMNOC_TCU_QOSBOX_MAINCTL_LOW_RMSK                                                               0x1fffff
#define HWIO_MEMNOC_TCU_QOSBOX_MAINCTL_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_TCU_QOSBOX_MAINCTL_LOW_ADDR, HWIO_MEMNOC_TCU_QOSBOX_MAINCTL_LOW_RMSK)
#define HWIO_MEMNOC_TCU_QOSBOX_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_TCU_QOSBOX_MAINCTL_LOW_ADDR, m)
#define HWIO_MEMNOC_TCU_QOSBOX_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_TCU_QOSBOX_MAINCTL_LOW_ADDR,v)
#define HWIO_MEMNOC_TCU_QOSBOX_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_TCU_QOSBOX_MAINCTL_LOW_ADDR,m,v,HWIO_MEMNOC_TCU_QOSBOX_MAINCTL_LOW_IN)
#define HWIO_MEMNOC_TCU_QOSBOX_MAINCTL_LOW_SAFESHAPING_BMSK                                                   0x1f0000
#define HWIO_MEMNOC_TCU_QOSBOX_MAINCTL_LOW_SAFESHAPING_SHFT                                                       0x10
#define HWIO_MEMNOC_TCU_QOSBOX_MAINCTL_LOW_RSV2_BMSK                                                            0xc000
#define HWIO_MEMNOC_TCU_QOSBOX_MAINCTL_LOW_RSV2_SHFT                                                               0xe
#define HWIO_MEMNOC_TCU_QOSBOX_MAINCTL_LOW_URGDELAY_BMSK                                                        0x3f00
#define HWIO_MEMNOC_TCU_QOSBOX_MAINCTL_LOW_URGDELAY_SHFT                                                           0x8
#define HWIO_MEMNOC_TCU_QOSBOX_MAINCTL_LOW_RSV1_BMSK                                                              0x80
#define HWIO_MEMNOC_TCU_QOSBOX_MAINCTL_LOW_RSV1_SHFT                                                               0x7
#define HWIO_MEMNOC_TCU_QOSBOX_MAINCTL_LOW_DFLTPRIORITY_BMSK                                                      0x70
#define HWIO_MEMNOC_TCU_QOSBOX_MAINCTL_LOW_DFLTPRIORITY_SHFT                                                       0x4
#define HWIO_MEMNOC_TCU_QOSBOX_MAINCTL_LOW_RSV0_BMSK                                                               0x8
#define HWIO_MEMNOC_TCU_QOSBOX_MAINCTL_LOW_RSV0_SHFT                                                               0x3
#define HWIO_MEMNOC_TCU_QOSBOX_MAINCTL_LOW_STOP_BMSK                                                               0x4
#define HWIO_MEMNOC_TCU_QOSBOX_MAINCTL_LOW_STOP_SHFT                                                               0x2
#define HWIO_MEMNOC_TCU_QOSBOX_MAINCTL_LOW_SHAPEREN_BMSK                                                           0x2
#define HWIO_MEMNOC_TCU_QOSBOX_MAINCTL_LOW_SHAPEREN_SHFT                                                           0x1
#define HWIO_MEMNOC_TCU_QOSBOX_MAINCTL_LOW_BWLIMITEN_BMSK                                                          0x1
#define HWIO_MEMNOC_TCU_QOSBOX_MAINCTL_LOW_BWLIMITEN_SHFT                                                          0x0

#define HWIO_MEMNOC_TCU_QOSBOX_MAINSTATUS_LOW_ADDR                                                          (MEMNOC_MEM_NOC_REG_BASE      + 0x00010010)
#define HWIO_MEMNOC_TCU_QOSBOX_MAINSTATUS_LOW_RMSK                                                           0xfffffff
#define HWIO_MEMNOC_TCU_QOSBOX_MAINSTATUS_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_TCU_QOSBOX_MAINSTATUS_LOW_ADDR, HWIO_MEMNOC_TCU_QOSBOX_MAINSTATUS_LOW_RMSK)
#define HWIO_MEMNOC_TCU_QOSBOX_MAINSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_TCU_QOSBOX_MAINSTATUS_LOW_ADDR, m)
#define HWIO_MEMNOC_TCU_QOSBOX_MAINSTATUS_LOW_NOMINALFREQ_BMSK                                               0xfff0000
#define HWIO_MEMNOC_TCU_QOSBOX_MAINSTATUS_LOW_NOMINALFREQ_SHFT                                                    0x10
#define HWIO_MEMNOC_TCU_QOSBOX_MAINSTATUS_LOW_RSV0_BMSK                                                         0xffc0
#define HWIO_MEMNOC_TCU_QOSBOX_MAINSTATUS_LOW_RSV0_SHFT                                                            0x6
#define HWIO_MEMNOC_TCU_QOSBOX_MAINSTATUS_LOW_PENDING_BMSK                                                        0x3f
#define HWIO_MEMNOC_TCU_QOSBOX_MAINSTATUS_LOW_PENDING_SHFT                                                         0x0

#define HWIO_MEMNOC_TCU_QOSBOX_LIMITBW_LOW_ADDR                                                             (MEMNOC_MEM_NOC_REG_BASE      + 0x00010018)
#define HWIO_MEMNOC_TCU_QOSBOX_LIMITBW_LOW_RMSK                                                              0x3ffffff
#define HWIO_MEMNOC_TCU_QOSBOX_LIMITBW_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_TCU_QOSBOX_LIMITBW_LOW_ADDR, HWIO_MEMNOC_TCU_QOSBOX_LIMITBW_LOW_RMSK)
#define HWIO_MEMNOC_TCU_QOSBOX_LIMITBW_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_TCU_QOSBOX_LIMITBW_LOW_ADDR, m)
#define HWIO_MEMNOC_TCU_QOSBOX_LIMITBW_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_TCU_QOSBOX_LIMITBW_LOW_ADDR,v)
#define HWIO_MEMNOC_TCU_QOSBOX_LIMITBW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_TCU_QOSBOX_LIMITBW_LOW_ADDR,m,v,HWIO_MEMNOC_TCU_QOSBOX_LIMITBW_LOW_IN)
#define HWIO_MEMNOC_TCU_QOSBOX_LIMITBW_LOW_SATURATION_BMSK                                                   0x3ff0000
#define HWIO_MEMNOC_TCU_QOSBOX_LIMITBW_LOW_SATURATION_SHFT                                                        0x10
#define HWIO_MEMNOC_TCU_QOSBOX_LIMITBW_LOW_RSV0_BMSK                                                            0xf800
#define HWIO_MEMNOC_TCU_QOSBOX_LIMITBW_LOW_RSV0_SHFT                                                               0xb
#define HWIO_MEMNOC_TCU_QOSBOX_LIMITBW_LOW_BANDWIDTH_BMSK                                                        0x7ff
#define HWIO_MEMNOC_TCU_QOSBOX_LIMITBW_LOW_BANDWIDTH_SHFT                                                          0x0

#define HWIO_MEMNOC_TCU_QOSBOX_SHAPING_LOW_ADDR                                                             (MEMNOC_MEM_NOC_REG_BASE      + 0x00010020)
#define HWIO_MEMNOC_TCU_QOSBOX_SHAPING_LOW_RMSK                                                             0xffffffff
#define HWIO_MEMNOC_TCU_QOSBOX_SHAPING_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_TCU_QOSBOX_SHAPING_LOW_ADDR, HWIO_MEMNOC_TCU_QOSBOX_SHAPING_LOW_RMSK)
#define HWIO_MEMNOC_TCU_QOSBOX_SHAPING_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_TCU_QOSBOX_SHAPING_LOW_ADDR, m)
#define HWIO_MEMNOC_TCU_QOSBOX_SHAPING_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_TCU_QOSBOX_SHAPING_LOW_ADDR,v)
#define HWIO_MEMNOC_TCU_QOSBOX_SHAPING_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_TCU_QOSBOX_SHAPING_LOW_ADDR,m,v,HWIO_MEMNOC_TCU_QOSBOX_SHAPING_LOW_IN)
#define HWIO_MEMNOC_TCU_QOSBOX_SHAPING_LOW_RSV3_BMSK                                                        0xe0000000
#define HWIO_MEMNOC_TCU_QOSBOX_SHAPING_LOW_RSV3_SHFT                                                              0x1d
#define HWIO_MEMNOC_TCU_QOSBOX_SHAPING_LOW_LVL3_BMSK                                                        0x1f000000
#define HWIO_MEMNOC_TCU_QOSBOX_SHAPING_LOW_LVL3_SHFT                                                              0x18
#define HWIO_MEMNOC_TCU_QOSBOX_SHAPING_LOW_RSV2_BMSK                                                          0xe00000
#define HWIO_MEMNOC_TCU_QOSBOX_SHAPING_LOW_RSV2_SHFT                                                              0x15
#define HWIO_MEMNOC_TCU_QOSBOX_SHAPING_LOW_LVL2_BMSK                                                          0x1f0000
#define HWIO_MEMNOC_TCU_QOSBOX_SHAPING_LOW_LVL2_SHFT                                                              0x10
#define HWIO_MEMNOC_TCU_QOSBOX_SHAPING_LOW_RSV1_BMSK                                                            0xe000
#define HWIO_MEMNOC_TCU_QOSBOX_SHAPING_LOW_RSV1_SHFT                                                               0xd
#define HWIO_MEMNOC_TCU_QOSBOX_SHAPING_LOW_LVL1_BMSK                                                            0x1f00
#define HWIO_MEMNOC_TCU_QOSBOX_SHAPING_LOW_LVL1_SHFT                                                               0x8
#define HWIO_MEMNOC_TCU_QOSBOX_SHAPING_LOW_RSV0_BMSK                                                              0xe0
#define HWIO_MEMNOC_TCU_QOSBOX_SHAPING_LOW_RSV0_SHFT                                                               0x5
#define HWIO_MEMNOC_TCU_QOSBOX_SHAPING_LOW_LVL0_BMSK                                                              0x1f
#define HWIO_MEMNOC_TCU_QOSBOX_SHAPING_LOW_LVL0_SHFT                                                               0x0

#define HWIO_MEMNOC_TCU_QOSBOX_SHAPING_HIGH_ADDR                                                            (MEMNOC_MEM_NOC_REG_BASE      + 0x00010024)
#define HWIO_MEMNOC_TCU_QOSBOX_SHAPING_HIGH_RMSK                                                            0xffffffff
#define HWIO_MEMNOC_TCU_QOSBOX_SHAPING_HIGH_IN          \
        in_dword_masked(HWIO_MEMNOC_TCU_QOSBOX_SHAPING_HIGH_ADDR, HWIO_MEMNOC_TCU_QOSBOX_SHAPING_HIGH_RMSK)
#define HWIO_MEMNOC_TCU_QOSBOX_SHAPING_HIGH_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_TCU_QOSBOX_SHAPING_HIGH_ADDR, m)
#define HWIO_MEMNOC_TCU_QOSBOX_SHAPING_HIGH_OUT(v)      \
        out_dword(HWIO_MEMNOC_TCU_QOSBOX_SHAPING_HIGH_ADDR,v)
#define HWIO_MEMNOC_TCU_QOSBOX_SHAPING_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_TCU_QOSBOX_SHAPING_HIGH_ADDR,m,v,HWIO_MEMNOC_TCU_QOSBOX_SHAPING_HIGH_IN)
#define HWIO_MEMNOC_TCU_QOSBOX_SHAPING_HIGH_RSV7_BMSK                                                       0xe0000000
#define HWIO_MEMNOC_TCU_QOSBOX_SHAPING_HIGH_RSV7_SHFT                                                             0x1d
#define HWIO_MEMNOC_TCU_QOSBOX_SHAPING_HIGH_LVL7_BMSK                                                       0x1f000000
#define HWIO_MEMNOC_TCU_QOSBOX_SHAPING_HIGH_LVL7_SHFT                                                             0x18
#define HWIO_MEMNOC_TCU_QOSBOX_SHAPING_HIGH_RSV6_BMSK                                                         0xe00000
#define HWIO_MEMNOC_TCU_QOSBOX_SHAPING_HIGH_RSV6_SHFT                                                             0x15
#define HWIO_MEMNOC_TCU_QOSBOX_SHAPING_HIGH_LVL6_BMSK                                                         0x1f0000
#define HWIO_MEMNOC_TCU_QOSBOX_SHAPING_HIGH_LVL6_SHFT                                                             0x10
#define HWIO_MEMNOC_TCU_QOSBOX_SHAPING_HIGH_RSV5_BMSK                                                           0xe000
#define HWIO_MEMNOC_TCU_QOSBOX_SHAPING_HIGH_RSV5_SHFT                                                              0xd
#define HWIO_MEMNOC_TCU_QOSBOX_SHAPING_HIGH_LVL5_BMSK                                                           0x1f00
#define HWIO_MEMNOC_TCU_QOSBOX_SHAPING_HIGH_LVL5_SHFT                                                              0x8
#define HWIO_MEMNOC_TCU_QOSBOX_SHAPING_HIGH_RSV4_BMSK                                                             0xe0
#define HWIO_MEMNOC_TCU_QOSBOX_SHAPING_HIGH_RSV4_SHFT                                                              0x5
#define HWIO_MEMNOC_TCU_QOSBOX_SHAPING_HIGH_LVL4_BMSK                                                             0x1f
#define HWIO_MEMNOC_TCU_QOSBOX_SHAPING_HIGH_LVL4_SHFT                                                              0x0

#define HWIO_MEMNOC_TCU_QOSBOX_REGUL0CTL_LOW_ADDR                                                           (MEMNOC_MEM_NOC_REG_BASE      + 0x00010040)
#define HWIO_MEMNOC_TCU_QOSBOX_REGUL0CTL_LOW_RMSK                                                               0x7fff
#define HWIO_MEMNOC_TCU_QOSBOX_REGUL0CTL_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_TCU_QOSBOX_REGUL0CTL_LOW_ADDR, HWIO_MEMNOC_TCU_QOSBOX_REGUL0CTL_LOW_RMSK)
#define HWIO_MEMNOC_TCU_QOSBOX_REGUL0CTL_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_TCU_QOSBOX_REGUL0CTL_LOW_ADDR, m)
#define HWIO_MEMNOC_TCU_QOSBOX_REGUL0CTL_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_TCU_QOSBOX_REGUL0CTL_LOW_ADDR,v)
#define HWIO_MEMNOC_TCU_QOSBOX_REGUL0CTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_TCU_QOSBOX_REGUL0CTL_LOW_ADDR,m,v,HWIO_MEMNOC_TCU_QOSBOX_REGUL0CTL_LOW_IN)
#define HWIO_MEMNOC_TCU_QOSBOX_REGUL0CTL_LOW_HIGHPRIORITY_BMSK                                                  0x7000
#define HWIO_MEMNOC_TCU_QOSBOX_REGUL0CTL_LOW_HIGHPRIORITY_SHFT                                                     0xc
#define HWIO_MEMNOC_TCU_QOSBOX_REGUL0CTL_LOW_RSV4_BMSK                                                           0x800
#define HWIO_MEMNOC_TCU_QOSBOX_REGUL0CTL_LOW_RSV4_SHFT                                                             0xb
#define HWIO_MEMNOC_TCU_QOSBOX_REGUL0CTL_LOW_LOWPRIORITY_BMSK                                                    0x700
#define HWIO_MEMNOC_TCU_QOSBOX_REGUL0CTL_LOW_LOWPRIORITY_SHFT                                                      0x8
#define HWIO_MEMNOC_TCU_QOSBOX_REGUL0CTL_LOW_RSV3_BMSK                                                            0xf0
#define HWIO_MEMNOC_TCU_QOSBOX_REGUL0CTL_LOW_RSV3_SHFT                                                             0x4
#define HWIO_MEMNOC_TCU_QOSBOX_REGUL0CTL_LOW_RSV2_BMSK                                                             0x8
#define HWIO_MEMNOC_TCU_QOSBOX_REGUL0CTL_LOW_RSV2_SHFT                                                             0x3
#define HWIO_MEMNOC_TCU_QOSBOX_REGUL0CTL_LOW_RSV1_BMSK                                                             0x4
#define HWIO_MEMNOC_TCU_QOSBOX_REGUL0CTL_LOW_RSV1_SHFT                                                             0x2
#define HWIO_MEMNOC_TCU_QOSBOX_REGUL0CTL_LOW_RSV0_BMSK                                                             0x2
#define HWIO_MEMNOC_TCU_QOSBOX_REGUL0CTL_LOW_RSV0_SHFT                                                             0x1
#define HWIO_MEMNOC_TCU_QOSBOX_REGUL0CTL_LOW_RDEN_BMSK                                                             0x1
#define HWIO_MEMNOC_TCU_QOSBOX_REGUL0CTL_LOW_RDEN_SHFT                                                             0x0

#define HWIO_MEMNOC_TCU_QOSBOX_REGUL0BW_LOW_ADDR                                                            (MEMNOC_MEM_NOC_REG_BASE      + 0x00010048)
#define HWIO_MEMNOC_TCU_QOSBOX_REGUL0BW_LOW_RMSK                                                             0x3ffffff
#define HWIO_MEMNOC_TCU_QOSBOX_REGUL0BW_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_TCU_QOSBOX_REGUL0BW_LOW_ADDR, HWIO_MEMNOC_TCU_QOSBOX_REGUL0BW_LOW_RMSK)
#define HWIO_MEMNOC_TCU_QOSBOX_REGUL0BW_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_TCU_QOSBOX_REGUL0BW_LOW_ADDR, m)
#define HWIO_MEMNOC_TCU_QOSBOX_REGUL0BW_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_TCU_QOSBOX_REGUL0BW_LOW_ADDR,v)
#define HWIO_MEMNOC_TCU_QOSBOX_REGUL0BW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_TCU_QOSBOX_REGUL0BW_LOW_ADDR,m,v,HWIO_MEMNOC_TCU_QOSBOX_REGUL0BW_LOW_IN)
#define HWIO_MEMNOC_TCU_QOSBOX_REGUL0BW_LOW_SATURATION_BMSK                                                  0x3ff0000
#define HWIO_MEMNOC_TCU_QOSBOX_REGUL0BW_LOW_SATURATION_SHFT                                                       0x10
#define HWIO_MEMNOC_TCU_QOSBOX_REGUL0BW_LOW_RSV0_BMSK                                                           0xf800
#define HWIO_MEMNOC_TCU_QOSBOX_REGUL0BW_LOW_RSV0_SHFT                                                              0xb
#define HWIO_MEMNOC_TCU_QOSBOX_REGUL0BW_LOW_BANDWIDTH_BMSK                                                       0x7ff
#define HWIO_MEMNOC_TCU_QOSBOX_REGUL0BW_LOW_BANDWIDTH_SHFT                                                         0x0

#define HWIO_MEMNOC_APPS_RD_QOSBOX_SWID_LOW_ADDR                                                            (MEMNOC_MEM_NOC_REG_BASE      + 0x00012000)
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SWID_LOW_RMSK                                                              0xffffff
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SWID_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_APPS_RD_QOSBOX_SWID_LOW_ADDR, HWIO_MEMNOC_APPS_RD_QOSBOX_SWID_LOW_RMSK)
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_APPS_RD_QOSBOX_SWID_LOW_ADDR, m)
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SWID_LOW_UNITTYPEID_BMSK                                                   0xff0000
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SWID_LOW_UNITTYPEID_SHFT                                                       0x10
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SWID_LOW_UNITCONFID_BMSK                                                     0xffff
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SWID_LOW_UNITCONFID_SHFT                                                        0x0

#define HWIO_MEMNOC_APPS_RD_QOSBOX_SWID_HIGH_ADDR                                                           (MEMNOC_MEM_NOC_REG_BASE      + 0x00012004)
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SWID_HIGH_RMSK                                                               0xffff
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SWID_HIGH_IN          \
        in_dword_masked(HWIO_MEMNOC_APPS_RD_QOSBOX_SWID_HIGH_ADDR, HWIO_MEMNOC_APPS_RD_QOSBOX_SWID_HIGH_RMSK)
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_APPS_RD_QOSBOX_SWID_HIGH_ADDR, m)
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SWID_HIGH_QNOCID_BMSK                                                        0xffff
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SWID_HIGH_QNOCID_SHFT                                                           0x0

#define HWIO_MEMNOC_APPS_RD_QOSBOX_MAINCTL_LOW_ADDR                                                         (MEMNOC_MEM_NOC_REG_BASE      + 0x00012008)
#define HWIO_MEMNOC_APPS_RD_QOSBOX_MAINCTL_LOW_RMSK                                                           0x7fffff
#define HWIO_MEMNOC_APPS_RD_QOSBOX_MAINCTL_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_APPS_RD_QOSBOX_MAINCTL_LOW_ADDR, HWIO_MEMNOC_APPS_RD_QOSBOX_MAINCTL_LOW_RMSK)
#define HWIO_MEMNOC_APPS_RD_QOSBOX_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_APPS_RD_QOSBOX_MAINCTL_LOW_ADDR, m)
#define HWIO_MEMNOC_APPS_RD_QOSBOX_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_APPS_RD_QOSBOX_MAINCTL_LOW_ADDR,v)
#define HWIO_MEMNOC_APPS_RD_QOSBOX_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_APPS_RD_QOSBOX_MAINCTL_LOW_ADDR,m,v,HWIO_MEMNOC_APPS_RD_QOSBOX_MAINCTL_LOW_IN)
#define HWIO_MEMNOC_APPS_RD_QOSBOX_MAINCTL_LOW_SAFESHAPING_BMSK                                               0x7f0000
#define HWIO_MEMNOC_APPS_RD_QOSBOX_MAINCTL_LOW_SAFESHAPING_SHFT                                                   0x10
#define HWIO_MEMNOC_APPS_RD_QOSBOX_MAINCTL_LOW_RSV1_BMSK                                                        0xc000
#define HWIO_MEMNOC_APPS_RD_QOSBOX_MAINCTL_LOW_RSV1_SHFT                                                           0xe
#define HWIO_MEMNOC_APPS_RD_QOSBOX_MAINCTL_LOW_URGDELAY_BMSK                                                    0x3f00
#define HWIO_MEMNOC_APPS_RD_QOSBOX_MAINCTL_LOW_URGDELAY_SHFT                                                       0x8
#define HWIO_MEMNOC_APPS_RD_QOSBOX_MAINCTL_LOW_RSV0_BMSK                                                          0x80
#define HWIO_MEMNOC_APPS_RD_QOSBOX_MAINCTL_LOW_RSV0_SHFT                                                           0x7
#define HWIO_MEMNOC_APPS_RD_QOSBOX_MAINCTL_LOW_DFLTPRIORITY_BMSK                                                  0x70
#define HWIO_MEMNOC_APPS_RD_QOSBOX_MAINCTL_LOW_DFLTPRIORITY_SHFT                                                   0x4
#define HWIO_MEMNOC_APPS_RD_QOSBOX_MAINCTL_LOW_SLVURGMSGEN_BMSK                                                    0x8
#define HWIO_MEMNOC_APPS_RD_QOSBOX_MAINCTL_LOW_SLVURGMSGEN_SHFT                                                    0x3
#define HWIO_MEMNOC_APPS_RD_QOSBOX_MAINCTL_LOW_STOP_BMSK                                                           0x4
#define HWIO_MEMNOC_APPS_RD_QOSBOX_MAINCTL_LOW_STOP_SHFT                                                           0x2
#define HWIO_MEMNOC_APPS_RD_QOSBOX_MAINCTL_LOW_SHAPEREN_BMSK                                                       0x2
#define HWIO_MEMNOC_APPS_RD_QOSBOX_MAINCTL_LOW_SHAPEREN_SHFT                                                       0x1
#define HWIO_MEMNOC_APPS_RD_QOSBOX_MAINCTL_LOW_BWLIMITEN_BMSK                                                      0x1
#define HWIO_MEMNOC_APPS_RD_QOSBOX_MAINCTL_LOW_BWLIMITEN_SHFT                                                      0x0

#define HWIO_MEMNOC_APPS_RD_QOSBOX_MAINSTATUS_LOW_ADDR                                                      (MEMNOC_MEM_NOC_REG_BASE      + 0x00012010)
#define HWIO_MEMNOC_APPS_RD_QOSBOX_MAINSTATUS_LOW_RMSK                                                       0xfffffff
#define HWIO_MEMNOC_APPS_RD_QOSBOX_MAINSTATUS_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_APPS_RD_QOSBOX_MAINSTATUS_LOW_ADDR, HWIO_MEMNOC_APPS_RD_QOSBOX_MAINSTATUS_LOW_RMSK)
#define HWIO_MEMNOC_APPS_RD_QOSBOX_MAINSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_APPS_RD_QOSBOX_MAINSTATUS_LOW_ADDR, m)
#define HWIO_MEMNOC_APPS_RD_QOSBOX_MAINSTATUS_LOW_NOMINALFREQ_BMSK                                           0xfff0000
#define HWIO_MEMNOC_APPS_RD_QOSBOX_MAINSTATUS_LOW_NOMINALFREQ_SHFT                                                0x10
#define HWIO_MEMNOC_APPS_RD_QOSBOX_MAINSTATUS_LOW_RSV0_BMSK                                                     0xff80
#define HWIO_MEMNOC_APPS_RD_QOSBOX_MAINSTATUS_LOW_RSV0_SHFT                                                        0x7
#define HWIO_MEMNOC_APPS_RD_QOSBOX_MAINSTATUS_LOW_PENDING_BMSK                                                    0x7f
#define HWIO_MEMNOC_APPS_RD_QOSBOX_MAINSTATUS_LOW_PENDING_SHFT                                                     0x0

#define HWIO_MEMNOC_APPS_RD_QOSBOX_LIMITBW_LOW_ADDR                                                         (MEMNOC_MEM_NOC_REG_BASE      + 0x00012018)
#define HWIO_MEMNOC_APPS_RD_QOSBOX_LIMITBW_LOW_RMSK                                                          0x3ffffff
#define HWIO_MEMNOC_APPS_RD_QOSBOX_LIMITBW_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_APPS_RD_QOSBOX_LIMITBW_LOW_ADDR, HWIO_MEMNOC_APPS_RD_QOSBOX_LIMITBW_LOW_RMSK)
#define HWIO_MEMNOC_APPS_RD_QOSBOX_LIMITBW_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_APPS_RD_QOSBOX_LIMITBW_LOW_ADDR, m)
#define HWIO_MEMNOC_APPS_RD_QOSBOX_LIMITBW_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_APPS_RD_QOSBOX_LIMITBW_LOW_ADDR,v)
#define HWIO_MEMNOC_APPS_RD_QOSBOX_LIMITBW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_APPS_RD_QOSBOX_LIMITBW_LOW_ADDR,m,v,HWIO_MEMNOC_APPS_RD_QOSBOX_LIMITBW_LOW_IN)
#define HWIO_MEMNOC_APPS_RD_QOSBOX_LIMITBW_LOW_SATURATION_BMSK                                               0x3ff0000
#define HWIO_MEMNOC_APPS_RD_QOSBOX_LIMITBW_LOW_SATURATION_SHFT                                                    0x10
#define HWIO_MEMNOC_APPS_RD_QOSBOX_LIMITBW_LOW_RSV0_BMSK                                                        0xe000
#define HWIO_MEMNOC_APPS_RD_QOSBOX_LIMITBW_LOW_RSV0_SHFT                                                           0xd
#define HWIO_MEMNOC_APPS_RD_QOSBOX_LIMITBW_LOW_BANDWIDTH_BMSK                                                   0x1fff
#define HWIO_MEMNOC_APPS_RD_QOSBOX_LIMITBW_LOW_BANDWIDTH_SHFT                                                      0x0

#define HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_LOW_ADDR                                                         (MEMNOC_MEM_NOC_REG_BASE      + 0x00012020)
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_LOW_RMSK                                                         0xffffffff
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_LOW_ADDR, HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_LOW_RMSK)
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_LOW_ADDR, m)
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_LOW_ADDR,v)
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_LOW_ADDR,m,v,HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_LOW_IN)
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_LOW_RSV3_BMSK                                                    0x80000000
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_LOW_RSV3_SHFT                                                          0x1f
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_LOW_LVL3_BMSK                                                    0x7f000000
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_LOW_LVL3_SHFT                                                          0x18
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_LOW_RSV2_BMSK                                                      0x800000
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_LOW_RSV2_SHFT                                                          0x17
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_LOW_LVL2_BMSK                                                      0x7f0000
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_LOW_LVL2_SHFT                                                          0x10
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_LOW_RSV1_BMSK                                                        0x8000
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_LOW_RSV1_SHFT                                                           0xf
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_LOW_LVL1_BMSK                                                        0x7f00
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_LOW_LVL1_SHFT                                                           0x8
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_LOW_RSV0_BMSK                                                          0x80
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_LOW_RSV0_SHFT                                                           0x7
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_LOW_LVL0_BMSK                                                          0x7f
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_LOW_LVL0_SHFT                                                           0x0

#define HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_HIGH_ADDR                                                        (MEMNOC_MEM_NOC_REG_BASE      + 0x00012024)
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_HIGH_RMSK                                                        0xffffffff
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_HIGH_IN          \
        in_dword_masked(HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_HIGH_ADDR, HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_HIGH_RMSK)
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_HIGH_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_HIGH_ADDR, m)
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_HIGH_OUT(v)      \
        out_dword(HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_HIGH_ADDR,v)
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_HIGH_ADDR,m,v,HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_HIGH_IN)
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_HIGH_RSV7_BMSK                                                   0x80000000
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_HIGH_RSV7_SHFT                                                         0x1f
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_HIGH_LVL7_BMSK                                                   0x7f000000
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_HIGH_LVL7_SHFT                                                         0x18
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_HIGH_RSV6_BMSK                                                     0x800000
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_HIGH_RSV6_SHFT                                                         0x17
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_HIGH_LVL6_BMSK                                                     0x7f0000
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_HIGH_LVL6_SHFT                                                         0x10
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_HIGH_RSV5_BMSK                                                       0x8000
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_HIGH_RSV5_SHFT                                                          0xf
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_HIGH_LVL5_BMSK                                                       0x7f00
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_HIGH_LVL5_SHFT                                                          0x8
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_HIGH_RSV4_BMSK                                                         0x80
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_HIGH_RSV4_SHFT                                                          0x7
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_HIGH_LVL4_BMSK                                                         0x7f
#define HWIO_MEMNOC_APPS_RD_QOSBOX_SHAPING_HIGH_LVL4_SHFT                                                          0x0

#define HWIO_MEMNOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_ADDR                                                       (MEMNOC_MEM_NOC_REG_BASE      + 0x00012040)
#define HWIO_MEMNOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_RMSK                                                           0x7fff
#define HWIO_MEMNOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_ADDR, HWIO_MEMNOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_RMSK)
#define HWIO_MEMNOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_ADDR, m)
#define HWIO_MEMNOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_ADDR,v)
#define HWIO_MEMNOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_ADDR,m,v,HWIO_MEMNOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_IN)
#define HWIO_MEMNOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_HIGHPRIORITY_BMSK                                              0x7000
#define HWIO_MEMNOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_HIGHPRIORITY_SHFT                                                 0xc
#define HWIO_MEMNOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_RSV4_BMSK                                                       0x800
#define HWIO_MEMNOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_RSV4_SHFT                                                         0xb
#define HWIO_MEMNOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_LOWPRIORITY_BMSK                                                0x700
#define HWIO_MEMNOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_LOWPRIORITY_SHFT                                                  0x8
#define HWIO_MEMNOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_RSV3_BMSK                                                        0xf0
#define HWIO_MEMNOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_RSV3_SHFT                                                         0x4
#define HWIO_MEMNOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_RSV2_BMSK                                                         0x8
#define HWIO_MEMNOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_RSV2_SHFT                                                         0x3
#define HWIO_MEMNOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_RSV1_BMSK                                                         0x4
#define HWIO_MEMNOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_RSV1_SHFT                                                         0x2
#define HWIO_MEMNOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_RSV0_BMSK                                                         0x2
#define HWIO_MEMNOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_RSV0_SHFT                                                         0x1
#define HWIO_MEMNOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_RDEN_BMSK                                                         0x1
#define HWIO_MEMNOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_RDEN_SHFT                                                         0x0

#define HWIO_MEMNOC_APPS_RD_QOSBOX_REGUL0BW_LOW_ADDR                                                        (MEMNOC_MEM_NOC_REG_BASE      + 0x00012048)
#define HWIO_MEMNOC_APPS_RD_QOSBOX_REGUL0BW_LOW_RMSK                                                         0x3ffffff
#define HWIO_MEMNOC_APPS_RD_QOSBOX_REGUL0BW_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_APPS_RD_QOSBOX_REGUL0BW_LOW_ADDR, HWIO_MEMNOC_APPS_RD_QOSBOX_REGUL0BW_LOW_RMSK)
#define HWIO_MEMNOC_APPS_RD_QOSBOX_REGUL0BW_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_APPS_RD_QOSBOX_REGUL0BW_LOW_ADDR, m)
#define HWIO_MEMNOC_APPS_RD_QOSBOX_REGUL0BW_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_APPS_RD_QOSBOX_REGUL0BW_LOW_ADDR,v)
#define HWIO_MEMNOC_APPS_RD_QOSBOX_REGUL0BW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_APPS_RD_QOSBOX_REGUL0BW_LOW_ADDR,m,v,HWIO_MEMNOC_APPS_RD_QOSBOX_REGUL0BW_LOW_IN)
#define HWIO_MEMNOC_APPS_RD_QOSBOX_REGUL0BW_LOW_SATURATION_BMSK                                              0x3ff0000
#define HWIO_MEMNOC_APPS_RD_QOSBOX_REGUL0BW_LOW_SATURATION_SHFT                                                   0x10
#define HWIO_MEMNOC_APPS_RD_QOSBOX_REGUL0BW_LOW_RSV0_BMSK                                                       0xe000
#define HWIO_MEMNOC_APPS_RD_QOSBOX_REGUL0BW_LOW_RSV0_SHFT                                                          0xd
#define HWIO_MEMNOC_APPS_RD_QOSBOX_REGUL0BW_LOW_BANDWIDTH_BMSK                                                  0x1fff
#define HWIO_MEMNOC_APPS_RD_QOSBOX_REGUL0BW_LOW_BANDWIDTH_SHFT                                                     0x0

#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SWID_LOW_ADDR                                                          (MEMNOC_MEM_NOC_REG_BASE      + 0x00013000)
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SWID_LOW_RMSK                                                            0xffffff
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SWID_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_APPS_RDWR_QOSBOX_SWID_LOW_ADDR, HWIO_MEMNOC_APPS_RDWR_QOSBOX_SWID_LOW_RMSK)
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_APPS_RDWR_QOSBOX_SWID_LOW_ADDR, m)
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SWID_LOW_UNITTYPEID_BMSK                                                 0xff0000
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SWID_LOW_UNITTYPEID_SHFT                                                     0x10
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SWID_LOW_UNITCONFID_BMSK                                                   0xffff
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SWID_LOW_UNITCONFID_SHFT                                                      0x0

#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SWID_HIGH_ADDR                                                         (MEMNOC_MEM_NOC_REG_BASE      + 0x00013004)
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SWID_HIGH_RMSK                                                             0xffff
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SWID_HIGH_IN          \
        in_dword_masked(HWIO_MEMNOC_APPS_RDWR_QOSBOX_SWID_HIGH_ADDR, HWIO_MEMNOC_APPS_RDWR_QOSBOX_SWID_HIGH_RMSK)
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_APPS_RDWR_QOSBOX_SWID_HIGH_ADDR, m)
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SWID_HIGH_QNOCID_BMSK                                                      0xffff
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SWID_HIGH_QNOCID_SHFT                                                         0x0

#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_ADDR                                                       (MEMNOC_MEM_NOC_REG_BASE      + 0x00013008)
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_RMSK                                                         0x7fffff
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_ADDR, HWIO_MEMNOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_RMSK)
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_ADDR, m)
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_ADDR,v)
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_ADDR,m,v,HWIO_MEMNOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_IN)
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_SAFESHAPING_BMSK                                             0x7f0000
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_SAFESHAPING_SHFT                                                 0x10
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_RSV1_BMSK                                                      0xc000
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_RSV1_SHFT                                                         0xe
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_URGDELAY_BMSK                                                  0x3f00
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_URGDELAY_SHFT                                                     0x8
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_RSV0_BMSK                                                        0x80
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_RSV0_SHFT                                                         0x7
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_DFLTPRIORITY_BMSK                                                0x70
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_DFLTPRIORITY_SHFT                                                 0x4
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_SLVURGMSGEN_BMSK                                                  0x8
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_SLVURGMSGEN_SHFT                                                  0x3
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_STOP_BMSK                                                         0x4
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_STOP_SHFT                                                         0x2
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_SHAPEREN_BMSK                                                     0x2
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_SHAPEREN_SHFT                                                     0x1
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_BWLIMITEN_BMSK                                                    0x1
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_BWLIMITEN_SHFT                                                    0x0

#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_MAINSTATUS_LOW_ADDR                                                    (MEMNOC_MEM_NOC_REG_BASE      + 0x00013010)
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_MAINSTATUS_LOW_RMSK                                                     0xfffffff
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_MAINSTATUS_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_APPS_RDWR_QOSBOX_MAINSTATUS_LOW_ADDR, HWIO_MEMNOC_APPS_RDWR_QOSBOX_MAINSTATUS_LOW_RMSK)
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_MAINSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_APPS_RDWR_QOSBOX_MAINSTATUS_LOW_ADDR, m)
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_MAINSTATUS_LOW_NOMINALFREQ_BMSK                                         0xfff0000
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_MAINSTATUS_LOW_NOMINALFREQ_SHFT                                              0x10
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_MAINSTATUS_LOW_RSV0_BMSK                                                   0xff80
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_MAINSTATUS_LOW_RSV0_SHFT                                                      0x7
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_MAINSTATUS_LOW_PENDING_BMSK                                                  0x7f
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_MAINSTATUS_LOW_PENDING_SHFT                                                   0x0

#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_LIMITBW_LOW_ADDR                                                       (MEMNOC_MEM_NOC_REG_BASE      + 0x00013018)
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_LIMITBW_LOW_RMSK                                                        0x3ffffff
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_LIMITBW_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_APPS_RDWR_QOSBOX_LIMITBW_LOW_ADDR, HWIO_MEMNOC_APPS_RDWR_QOSBOX_LIMITBW_LOW_RMSK)
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_LIMITBW_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_APPS_RDWR_QOSBOX_LIMITBW_LOW_ADDR, m)
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_LIMITBW_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_APPS_RDWR_QOSBOX_LIMITBW_LOW_ADDR,v)
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_LIMITBW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_APPS_RDWR_QOSBOX_LIMITBW_LOW_ADDR,m,v,HWIO_MEMNOC_APPS_RDWR_QOSBOX_LIMITBW_LOW_IN)
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_LIMITBW_LOW_SATURATION_BMSK                                             0x3ff0000
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_LIMITBW_LOW_SATURATION_SHFT                                                  0x10
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_LIMITBW_LOW_RSV0_BMSK                                                      0xe000
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_LIMITBW_LOW_RSV0_SHFT                                                         0xd
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_LIMITBW_LOW_BANDWIDTH_BMSK                                                 0x1fff
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_LIMITBW_LOW_BANDWIDTH_SHFT                                                    0x0

#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_LOW_ADDR                                                       (MEMNOC_MEM_NOC_REG_BASE      + 0x00013020)
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_LOW_RMSK                                                       0xffffffff
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_LOW_ADDR, HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_LOW_RMSK)
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_LOW_ADDR, m)
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_LOW_ADDR,v)
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_LOW_ADDR,m,v,HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_LOW_IN)
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_LOW_RSV3_BMSK                                                  0x80000000
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_LOW_RSV3_SHFT                                                        0x1f
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_LOW_LVL3_BMSK                                                  0x7f000000
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_LOW_LVL3_SHFT                                                        0x18
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_LOW_RSV2_BMSK                                                    0x800000
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_LOW_RSV2_SHFT                                                        0x17
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_LOW_LVL2_BMSK                                                    0x7f0000
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_LOW_LVL2_SHFT                                                        0x10
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_LOW_RSV1_BMSK                                                      0x8000
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_LOW_RSV1_SHFT                                                         0xf
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_LOW_LVL1_BMSK                                                      0x7f00
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_LOW_LVL1_SHFT                                                         0x8
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_LOW_RSV0_BMSK                                                        0x80
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_LOW_RSV0_SHFT                                                         0x7
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_LOW_LVL0_BMSK                                                        0x7f
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_LOW_LVL0_SHFT                                                         0x0

#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_ADDR                                                      (MEMNOC_MEM_NOC_REG_BASE      + 0x00013024)
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_RMSK                                                      0xffffffff
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_IN          \
        in_dword_masked(HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_ADDR, HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_RMSK)
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_ADDR, m)
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_OUT(v)      \
        out_dword(HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_ADDR,v)
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_ADDR,m,v,HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_IN)
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_RSV7_BMSK                                                 0x80000000
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_RSV7_SHFT                                                       0x1f
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_LVL7_BMSK                                                 0x7f000000
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_LVL7_SHFT                                                       0x18
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_RSV6_BMSK                                                   0x800000
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_RSV6_SHFT                                                       0x17
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_LVL6_BMSK                                                   0x7f0000
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_LVL6_SHFT                                                       0x10
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_RSV5_BMSK                                                     0x8000
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_RSV5_SHFT                                                        0xf
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_LVL5_BMSK                                                     0x7f00
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_LVL5_SHFT                                                        0x8
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_RSV4_BMSK                                                       0x80
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_RSV4_SHFT                                                        0x7
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_LVL4_BMSK                                                       0x7f
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_LVL4_SHFT                                                        0x0

#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_ADDR                                                     (MEMNOC_MEM_NOC_REG_BASE      + 0x00013040)
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_RMSK                                                         0x7fff
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_ADDR, HWIO_MEMNOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_RMSK)
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_ADDR, m)
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_ADDR,v)
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_ADDR,m,v,HWIO_MEMNOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_IN)
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_HIGHPRIORITY_BMSK                                            0x7000
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_HIGHPRIORITY_SHFT                                               0xc
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_RSV3_BMSK                                                     0x800
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_RSV3_SHFT                                                       0xb
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_LOWPRIORITY_BMSK                                              0x700
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_LOWPRIORITY_SHFT                                                0x8
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_RSV2_BMSK                                                      0xf0
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_RSV2_SHFT                                                       0x4
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_RSV1_BMSK                                                       0x8
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_RSV1_SHFT                                                       0x3
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_RSV0_BMSK                                                       0x4
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_RSV0_SHFT                                                       0x2
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_WREN_BMSK                                                       0x2
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_WREN_SHFT                                                       0x1
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_RDEN_BMSK                                                       0x1
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_RDEN_SHFT                                                       0x0

#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_REGUL0BW_LOW_ADDR                                                      (MEMNOC_MEM_NOC_REG_BASE      + 0x00013048)
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_REGUL0BW_LOW_RMSK                                                       0x3ffffff
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_REGUL0BW_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_APPS_RDWR_QOSBOX_REGUL0BW_LOW_ADDR, HWIO_MEMNOC_APPS_RDWR_QOSBOX_REGUL0BW_LOW_RMSK)
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_REGUL0BW_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_APPS_RDWR_QOSBOX_REGUL0BW_LOW_ADDR, m)
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_REGUL0BW_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_APPS_RDWR_QOSBOX_REGUL0BW_LOW_ADDR,v)
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_REGUL0BW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_APPS_RDWR_QOSBOX_REGUL0BW_LOW_ADDR,m,v,HWIO_MEMNOC_APPS_RDWR_QOSBOX_REGUL0BW_LOW_IN)
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_REGUL0BW_LOW_SATURATION_BMSK                                            0x3ff0000
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_REGUL0BW_LOW_SATURATION_SHFT                                                 0x10
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_REGUL0BW_LOW_RSV0_BMSK                                                     0xe000
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_REGUL0BW_LOW_RSV0_SHFT                                                        0xd
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_REGUL0BW_LOW_BANDWIDTH_BMSK                                                0x1fff
#define HWIO_MEMNOC_APPS_RDWR_QOSBOX_REGUL0BW_LOW_BANDWIDTH_SHFT                                                   0x0

#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SWID_LOW_ADDR                                                           (MEMNOC_MEM_NOC_REG_BASE      + 0x00014000)
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SWID_LOW_RMSK                                                             0xffffff
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SWID_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_MNOC_HF1_QOSBOX_SWID_LOW_ADDR, HWIO_MEMNOC_MNOC_HF1_QOSBOX_SWID_LOW_RMSK)
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_MNOC_HF1_QOSBOX_SWID_LOW_ADDR, m)
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SWID_LOW_UNITTYPEID_BMSK                                                  0xff0000
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SWID_LOW_UNITTYPEID_SHFT                                                      0x10
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SWID_LOW_UNITCONFID_BMSK                                                    0xffff
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SWID_LOW_UNITCONFID_SHFT                                                       0x0

#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SWID_HIGH_ADDR                                                          (MEMNOC_MEM_NOC_REG_BASE      + 0x00014004)
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SWID_HIGH_RMSK                                                              0xffff
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SWID_HIGH_IN          \
        in_dword_masked(HWIO_MEMNOC_MNOC_HF1_QOSBOX_SWID_HIGH_ADDR, HWIO_MEMNOC_MNOC_HF1_QOSBOX_SWID_HIGH_RMSK)
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_MNOC_HF1_QOSBOX_SWID_HIGH_ADDR, m)
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SWID_HIGH_QNOCID_BMSK                                                       0xffff
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SWID_HIGH_QNOCID_SHFT                                                          0x0

#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_ADDR                                                        (MEMNOC_MEM_NOC_REG_BASE      + 0x00014008)
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_RMSK                                                          0x1fffff
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_ADDR, HWIO_MEMNOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_RMSK)
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_ADDR, m)
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_ADDR,v)
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_ADDR,m,v,HWIO_MEMNOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_IN)
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_SAFESHAPING_BMSK                                              0x1f0000
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_SAFESHAPING_SHFT                                                  0x10
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_RSV1_BMSK                                                       0xc000
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_RSV1_SHFT                                                          0xe
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_URGDELAY_BMSK                                                   0x3f00
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_URGDELAY_SHFT                                                      0x8
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_RSV0_BMSK                                                         0x80
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_RSV0_SHFT                                                          0x7
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_DFLTPRIORITY_BMSK                                                 0x70
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_DFLTPRIORITY_SHFT                                                  0x4
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_SLVURGMSGEN_BMSK                                                   0x8
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_SLVURGMSGEN_SHFT                                                   0x3
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_STOP_BMSK                                                          0x4
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_STOP_SHFT                                                          0x2
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_SHAPEREN_BMSK                                                      0x2
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_SHAPEREN_SHFT                                                      0x1
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_BWLIMITEN_BMSK                                                     0x1
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_BWLIMITEN_SHFT                                                     0x0

#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_MAINSTATUS_LOW_ADDR                                                     (MEMNOC_MEM_NOC_REG_BASE      + 0x00014010)
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_MAINSTATUS_LOW_RMSK                                                      0xfffffff
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_MAINSTATUS_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_MNOC_HF1_QOSBOX_MAINSTATUS_LOW_ADDR, HWIO_MEMNOC_MNOC_HF1_QOSBOX_MAINSTATUS_LOW_RMSK)
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_MAINSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_MNOC_HF1_QOSBOX_MAINSTATUS_LOW_ADDR, m)
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_MAINSTATUS_LOW_NOMINALFREQ_BMSK                                          0xfff0000
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_MAINSTATUS_LOW_NOMINALFREQ_SHFT                                               0x10
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_MAINSTATUS_LOW_RSV0_BMSK                                                    0xffc0
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_MAINSTATUS_LOW_RSV0_SHFT                                                       0x6
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_MAINSTATUS_LOW_PENDING_BMSK                                                   0x3f
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_MAINSTATUS_LOW_PENDING_SHFT                                                    0x0

#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_LIMITBW_LOW_ADDR                                                        (MEMNOC_MEM_NOC_REG_BASE      + 0x00014018)
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_LIMITBW_LOW_RMSK                                                         0x3ffffff
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_LIMITBW_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_MNOC_HF1_QOSBOX_LIMITBW_LOW_ADDR, HWIO_MEMNOC_MNOC_HF1_QOSBOX_LIMITBW_LOW_RMSK)
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_LIMITBW_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_MNOC_HF1_QOSBOX_LIMITBW_LOW_ADDR, m)
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_LIMITBW_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_MNOC_HF1_QOSBOX_LIMITBW_LOW_ADDR,v)
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_LIMITBW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_MNOC_HF1_QOSBOX_LIMITBW_LOW_ADDR,m,v,HWIO_MEMNOC_MNOC_HF1_QOSBOX_LIMITBW_LOW_IN)
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_LIMITBW_LOW_SATURATION_BMSK                                              0x3ff0000
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_LIMITBW_LOW_SATURATION_SHFT                                                   0x10
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_LIMITBW_LOW_RSV0_BMSK                                                       0xe000
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_LIMITBW_LOW_RSV0_SHFT                                                          0xd
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_LIMITBW_LOW_BANDWIDTH_BMSK                                                  0x1fff
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_LIMITBW_LOW_BANDWIDTH_SHFT                                                     0x0

#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_LOW_ADDR                                                        (MEMNOC_MEM_NOC_REG_BASE      + 0x00014020)
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_LOW_RMSK                                                        0xffffffff
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_LOW_ADDR, HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_LOW_RMSK)
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_LOW_ADDR, m)
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_LOW_ADDR,v)
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_LOW_ADDR,m,v,HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_LOW_IN)
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_LOW_RSV3_BMSK                                                   0xe0000000
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_LOW_RSV3_SHFT                                                         0x1d
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_LOW_LVL3_BMSK                                                   0x1f000000
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_LOW_LVL3_SHFT                                                         0x18
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_LOW_RSV2_BMSK                                                     0xe00000
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_LOW_RSV2_SHFT                                                         0x15
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_LOW_LVL2_BMSK                                                     0x1f0000
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_LOW_LVL2_SHFT                                                         0x10
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_LOW_RSV1_BMSK                                                       0xe000
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_LOW_RSV1_SHFT                                                          0xd
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_LOW_LVL1_BMSK                                                       0x1f00
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_LOW_LVL1_SHFT                                                          0x8
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_LOW_RSV0_BMSK                                                         0xe0
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_LOW_RSV0_SHFT                                                          0x5
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_LOW_LVL0_BMSK                                                         0x1f
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_LOW_LVL0_SHFT                                                          0x0

#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_ADDR                                                       (MEMNOC_MEM_NOC_REG_BASE      + 0x00014024)
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_RMSK                                                       0xffffffff
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_IN          \
        in_dword_masked(HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_ADDR, HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_RMSK)
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_ADDR, m)
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_OUT(v)      \
        out_dword(HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_ADDR,v)
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_ADDR,m,v,HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_IN)
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_RSV7_BMSK                                                  0xe0000000
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_RSV7_SHFT                                                        0x1d
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_LVL7_BMSK                                                  0x1f000000
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_LVL7_SHFT                                                        0x18
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_RSV6_BMSK                                                    0xe00000
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_RSV6_SHFT                                                        0x15
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_LVL6_BMSK                                                    0x1f0000
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_LVL6_SHFT                                                        0x10
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_RSV5_BMSK                                                      0xe000
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_RSV5_SHFT                                                         0xd
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_LVL5_BMSK                                                      0x1f00
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_LVL5_SHFT                                                         0x8
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_RSV4_BMSK                                                        0xe0
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_RSV4_SHFT                                                         0x5
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_LVL4_BMSK                                                        0x1f
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_LVL4_SHFT                                                         0x0

#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_ADDR                                                      (MEMNOC_MEM_NOC_REG_BASE      + 0x00014040)
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_RMSK                                                          0x7fff
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_ADDR, HWIO_MEMNOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_RMSK)
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_ADDR, m)
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_ADDR,v)
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_ADDR,m,v,HWIO_MEMNOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_IN)
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_HIGHPRIORITY_BMSK                                             0x7000
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_HIGHPRIORITY_SHFT                                                0xc
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_RSV3_BMSK                                                      0x800
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_RSV3_SHFT                                                        0xb
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_LOWPRIORITY_BMSK                                               0x700
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_LOWPRIORITY_SHFT                                                 0x8
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_RSV2_BMSK                                                       0xf0
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_RSV2_SHFT                                                        0x4
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_RSV1_BMSK                                                        0x8
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_RSV1_SHFT                                                        0x3
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_RSV0_BMSK                                                        0x4
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_RSV0_SHFT                                                        0x2
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_WREN_BMSK                                                        0x2
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_WREN_SHFT                                                        0x1
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_RDEN_BMSK                                                        0x1
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_RDEN_SHFT                                                        0x0

#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_REGUL0BW_LOW_ADDR                                                       (MEMNOC_MEM_NOC_REG_BASE      + 0x00014048)
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_REGUL0BW_LOW_RMSK                                                        0x3ffffff
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_REGUL0BW_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_MNOC_HF1_QOSBOX_REGUL0BW_LOW_ADDR, HWIO_MEMNOC_MNOC_HF1_QOSBOX_REGUL0BW_LOW_RMSK)
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_REGUL0BW_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_MNOC_HF1_QOSBOX_REGUL0BW_LOW_ADDR, m)
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_REGUL0BW_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_MNOC_HF1_QOSBOX_REGUL0BW_LOW_ADDR,v)
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_REGUL0BW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_MNOC_HF1_QOSBOX_REGUL0BW_LOW_ADDR,m,v,HWIO_MEMNOC_MNOC_HF1_QOSBOX_REGUL0BW_LOW_IN)
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_REGUL0BW_LOW_SATURATION_BMSK                                             0x3ff0000
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_REGUL0BW_LOW_SATURATION_SHFT                                                  0x10
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_REGUL0BW_LOW_RSV0_BMSK                                                      0xe000
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_REGUL0BW_LOW_RSV0_SHFT                                                         0xd
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_REGUL0BW_LOW_BANDWIDTH_BMSK                                                 0x1fff
#define HWIO_MEMNOC_MNOC_HF1_QOSBOX_REGUL0BW_LOW_BANDWIDTH_SHFT                                                    0x0

#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SWID_LOW_ADDR                                                           (MEMNOC_MEM_NOC_REG_BASE      + 0x00015000)
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SWID_LOW_RMSK                                                             0xffffff
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SWID_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_MNOC_HF0_QOSBOX_SWID_LOW_ADDR, HWIO_MEMNOC_MNOC_HF0_QOSBOX_SWID_LOW_RMSK)
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_MNOC_HF0_QOSBOX_SWID_LOW_ADDR, m)
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SWID_LOW_UNITTYPEID_BMSK                                                  0xff0000
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SWID_LOW_UNITTYPEID_SHFT                                                      0x10
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SWID_LOW_UNITCONFID_BMSK                                                    0xffff
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SWID_LOW_UNITCONFID_SHFT                                                       0x0

#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SWID_HIGH_ADDR                                                          (MEMNOC_MEM_NOC_REG_BASE      + 0x00015004)
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SWID_HIGH_RMSK                                                              0xffff
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SWID_HIGH_IN          \
        in_dword_masked(HWIO_MEMNOC_MNOC_HF0_QOSBOX_SWID_HIGH_ADDR, HWIO_MEMNOC_MNOC_HF0_QOSBOX_SWID_HIGH_RMSK)
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_MNOC_HF0_QOSBOX_SWID_HIGH_ADDR, m)
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SWID_HIGH_QNOCID_BMSK                                                       0xffff
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SWID_HIGH_QNOCID_SHFT                                                          0x0

#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_ADDR                                                        (MEMNOC_MEM_NOC_REG_BASE      + 0x00015008)
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_RMSK                                                          0x1fffff
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_ADDR, HWIO_MEMNOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_RMSK)
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_ADDR, m)
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_ADDR,v)
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_ADDR,m,v,HWIO_MEMNOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_IN)
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_SAFESHAPING_BMSK                                              0x1f0000
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_SAFESHAPING_SHFT                                                  0x10
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_RSV1_BMSK                                                       0xc000
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_RSV1_SHFT                                                          0xe
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_URGDELAY_BMSK                                                   0x3f00
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_URGDELAY_SHFT                                                      0x8
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_RSV0_BMSK                                                         0x80
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_RSV0_SHFT                                                          0x7
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_DFLTPRIORITY_BMSK                                                 0x70
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_DFLTPRIORITY_SHFT                                                  0x4
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_SLVURGMSGEN_BMSK                                                   0x8
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_SLVURGMSGEN_SHFT                                                   0x3
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_STOP_BMSK                                                          0x4
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_STOP_SHFT                                                          0x2
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_SHAPEREN_BMSK                                                      0x2
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_SHAPEREN_SHFT                                                      0x1
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_BWLIMITEN_BMSK                                                     0x1
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_BWLIMITEN_SHFT                                                     0x0

#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_MAINSTATUS_LOW_ADDR                                                     (MEMNOC_MEM_NOC_REG_BASE      + 0x00015010)
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_MAINSTATUS_LOW_RMSK                                                      0xfffffff
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_MAINSTATUS_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_MNOC_HF0_QOSBOX_MAINSTATUS_LOW_ADDR, HWIO_MEMNOC_MNOC_HF0_QOSBOX_MAINSTATUS_LOW_RMSK)
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_MAINSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_MNOC_HF0_QOSBOX_MAINSTATUS_LOW_ADDR, m)
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_MAINSTATUS_LOW_NOMINALFREQ_BMSK                                          0xfff0000
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_MAINSTATUS_LOW_NOMINALFREQ_SHFT                                               0x10
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_MAINSTATUS_LOW_RSV0_BMSK                                                    0xffc0
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_MAINSTATUS_LOW_RSV0_SHFT                                                       0x6
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_MAINSTATUS_LOW_PENDING_BMSK                                                   0x3f
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_MAINSTATUS_LOW_PENDING_SHFT                                                    0x0

#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_LIMITBW_LOW_ADDR                                                        (MEMNOC_MEM_NOC_REG_BASE      + 0x00015018)
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_LIMITBW_LOW_RMSK                                                         0x3ffffff
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_LIMITBW_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_MNOC_HF0_QOSBOX_LIMITBW_LOW_ADDR, HWIO_MEMNOC_MNOC_HF0_QOSBOX_LIMITBW_LOW_RMSK)
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_LIMITBW_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_MNOC_HF0_QOSBOX_LIMITBW_LOW_ADDR, m)
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_LIMITBW_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_MNOC_HF0_QOSBOX_LIMITBW_LOW_ADDR,v)
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_LIMITBW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_MNOC_HF0_QOSBOX_LIMITBW_LOW_ADDR,m,v,HWIO_MEMNOC_MNOC_HF0_QOSBOX_LIMITBW_LOW_IN)
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_LIMITBW_LOW_SATURATION_BMSK                                              0x3ff0000
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_LIMITBW_LOW_SATURATION_SHFT                                                   0x10
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_LIMITBW_LOW_RSV0_BMSK                                                       0xe000
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_LIMITBW_LOW_RSV0_SHFT                                                          0xd
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_LIMITBW_LOW_BANDWIDTH_BMSK                                                  0x1fff
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_LIMITBW_LOW_BANDWIDTH_SHFT                                                     0x0

#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_LOW_ADDR                                                        (MEMNOC_MEM_NOC_REG_BASE      + 0x00015020)
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_LOW_RMSK                                                        0xffffffff
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_LOW_ADDR, HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_LOW_RMSK)
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_LOW_ADDR, m)
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_LOW_ADDR,v)
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_LOW_ADDR,m,v,HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_LOW_IN)
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_LOW_RSV3_BMSK                                                   0xe0000000
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_LOW_RSV3_SHFT                                                         0x1d
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_LOW_LVL3_BMSK                                                   0x1f000000
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_LOW_LVL3_SHFT                                                         0x18
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_LOW_RSV2_BMSK                                                     0xe00000
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_LOW_RSV2_SHFT                                                         0x15
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_LOW_LVL2_BMSK                                                     0x1f0000
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_LOW_LVL2_SHFT                                                         0x10
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_LOW_RSV1_BMSK                                                       0xe000
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_LOW_RSV1_SHFT                                                          0xd
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_LOW_LVL1_BMSK                                                       0x1f00
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_LOW_LVL1_SHFT                                                          0x8
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_LOW_RSV0_BMSK                                                         0xe0
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_LOW_RSV0_SHFT                                                          0x5
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_LOW_LVL0_BMSK                                                         0x1f
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_LOW_LVL0_SHFT                                                          0x0

#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_ADDR                                                       (MEMNOC_MEM_NOC_REG_BASE      + 0x00015024)
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_RMSK                                                       0xffffffff
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_IN          \
        in_dword_masked(HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_ADDR, HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_RMSK)
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_ADDR, m)
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_OUT(v)      \
        out_dword(HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_ADDR,v)
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_ADDR,m,v,HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_IN)
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_RSV7_BMSK                                                  0xe0000000
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_RSV7_SHFT                                                        0x1d
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_LVL7_BMSK                                                  0x1f000000
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_LVL7_SHFT                                                        0x18
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_RSV6_BMSK                                                    0xe00000
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_RSV6_SHFT                                                        0x15
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_LVL6_BMSK                                                    0x1f0000
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_LVL6_SHFT                                                        0x10
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_RSV5_BMSK                                                      0xe000
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_RSV5_SHFT                                                         0xd
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_LVL5_BMSK                                                      0x1f00
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_LVL5_SHFT                                                         0x8
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_RSV4_BMSK                                                        0xe0
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_RSV4_SHFT                                                         0x5
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_LVL4_BMSK                                                        0x1f
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_LVL4_SHFT                                                         0x0

#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_ADDR                                                      (MEMNOC_MEM_NOC_REG_BASE      + 0x00015040)
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_RMSK                                                          0x7fff
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_ADDR, HWIO_MEMNOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_RMSK)
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_ADDR, m)
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_ADDR,v)
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_ADDR,m,v,HWIO_MEMNOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_IN)
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_HIGHPRIORITY_BMSK                                             0x7000
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_HIGHPRIORITY_SHFT                                                0xc
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_RSV3_BMSK                                                      0x800
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_RSV3_SHFT                                                        0xb
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_LOWPRIORITY_BMSK                                               0x700
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_LOWPRIORITY_SHFT                                                 0x8
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_RSV2_BMSK                                                       0xf0
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_RSV2_SHFT                                                        0x4
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_RSV1_BMSK                                                        0x8
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_RSV1_SHFT                                                        0x3
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_RSV0_BMSK                                                        0x4
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_RSV0_SHFT                                                        0x2
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_WREN_BMSK                                                        0x2
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_WREN_SHFT                                                        0x1
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_RDEN_BMSK                                                        0x1
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_RDEN_SHFT                                                        0x0

#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_REGUL0BW_LOW_ADDR                                                       (MEMNOC_MEM_NOC_REG_BASE      + 0x00015048)
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_REGUL0BW_LOW_RMSK                                                        0x3ffffff
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_REGUL0BW_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_MNOC_HF0_QOSBOX_REGUL0BW_LOW_ADDR, HWIO_MEMNOC_MNOC_HF0_QOSBOX_REGUL0BW_LOW_RMSK)
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_REGUL0BW_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_MNOC_HF0_QOSBOX_REGUL0BW_LOW_ADDR, m)
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_REGUL0BW_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_MNOC_HF0_QOSBOX_REGUL0BW_LOW_ADDR,v)
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_REGUL0BW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_MNOC_HF0_QOSBOX_REGUL0BW_LOW_ADDR,m,v,HWIO_MEMNOC_MNOC_HF0_QOSBOX_REGUL0BW_LOW_IN)
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_REGUL0BW_LOW_SATURATION_BMSK                                             0x3ff0000
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_REGUL0BW_LOW_SATURATION_SHFT                                                  0x10
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_REGUL0BW_LOW_RSV0_BMSK                                                      0xe000
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_REGUL0BW_LOW_RSV0_SHFT                                                         0xd
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_REGUL0BW_LOW_BANDWIDTH_BMSK                                                 0x1fff
#define HWIO_MEMNOC_MNOC_HF0_QOSBOX_REGUL0BW_LOW_BANDWIDTH_SHFT                                                    0x0

#define HWIO_MEMNOC_CDSP_QOSBOX_SWID_LOW_ADDR                                                               (MEMNOC_MEM_NOC_REG_BASE      + 0x00016000)
#define HWIO_MEMNOC_CDSP_QOSBOX_SWID_LOW_RMSK                                                                 0xffffff
#define HWIO_MEMNOC_CDSP_QOSBOX_SWID_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_CDSP_QOSBOX_SWID_LOW_ADDR, HWIO_MEMNOC_CDSP_QOSBOX_SWID_LOW_RMSK)
#define HWIO_MEMNOC_CDSP_QOSBOX_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_CDSP_QOSBOX_SWID_LOW_ADDR, m)
#define HWIO_MEMNOC_CDSP_QOSBOX_SWID_LOW_UNITTYPEID_BMSK                                                      0xff0000
#define HWIO_MEMNOC_CDSP_QOSBOX_SWID_LOW_UNITTYPEID_SHFT                                                          0x10
#define HWIO_MEMNOC_CDSP_QOSBOX_SWID_LOW_UNITCONFID_BMSK                                                        0xffff
#define HWIO_MEMNOC_CDSP_QOSBOX_SWID_LOW_UNITCONFID_SHFT                                                           0x0

#define HWIO_MEMNOC_CDSP_QOSBOX_SWID_HIGH_ADDR                                                              (MEMNOC_MEM_NOC_REG_BASE      + 0x00016004)
#define HWIO_MEMNOC_CDSP_QOSBOX_SWID_HIGH_RMSK                                                                  0xffff
#define HWIO_MEMNOC_CDSP_QOSBOX_SWID_HIGH_IN          \
        in_dword_masked(HWIO_MEMNOC_CDSP_QOSBOX_SWID_HIGH_ADDR, HWIO_MEMNOC_CDSP_QOSBOX_SWID_HIGH_RMSK)
#define HWIO_MEMNOC_CDSP_QOSBOX_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_CDSP_QOSBOX_SWID_HIGH_ADDR, m)
#define HWIO_MEMNOC_CDSP_QOSBOX_SWID_HIGH_QNOCID_BMSK                                                           0xffff
#define HWIO_MEMNOC_CDSP_QOSBOX_SWID_HIGH_QNOCID_SHFT                                                              0x0

#define HWIO_MEMNOC_CDSP_QOSBOX_MAINCTL_LOW_ADDR                                                            (MEMNOC_MEM_NOC_REG_BASE      + 0x00016008)
#define HWIO_MEMNOC_CDSP_QOSBOX_MAINCTL_LOW_RMSK                                                              0x3fffff
#define HWIO_MEMNOC_CDSP_QOSBOX_MAINCTL_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_CDSP_QOSBOX_MAINCTL_LOW_ADDR, HWIO_MEMNOC_CDSP_QOSBOX_MAINCTL_LOW_RMSK)
#define HWIO_MEMNOC_CDSP_QOSBOX_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_CDSP_QOSBOX_MAINCTL_LOW_ADDR, m)
#define HWIO_MEMNOC_CDSP_QOSBOX_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_CDSP_QOSBOX_MAINCTL_LOW_ADDR,v)
#define HWIO_MEMNOC_CDSP_QOSBOX_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_CDSP_QOSBOX_MAINCTL_LOW_ADDR,m,v,HWIO_MEMNOC_CDSP_QOSBOX_MAINCTL_LOW_IN)
#define HWIO_MEMNOC_CDSP_QOSBOX_MAINCTL_LOW_SAFESHAPING_BMSK                                                  0x3f0000
#define HWIO_MEMNOC_CDSP_QOSBOX_MAINCTL_LOW_SAFESHAPING_SHFT                                                      0x10
#define HWIO_MEMNOC_CDSP_QOSBOX_MAINCTL_LOW_RSV1_BMSK                                                           0xc000
#define HWIO_MEMNOC_CDSP_QOSBOX_MAINCTL_LOW_RSV1_SHFT                                                              0xe
#define HWIO_MEMNOC_CDSP_QOSBOX_MAINCTL_LOW_URGDELAY_BMSK                                                       0x3f00
#define HWIO_MEMNOC_CDSP_QOSBOX_MAINCTL_LOW_URGDELAY_SHFT                                                          0x8
#define HWIO_MEMNOC_CDSP_QOSBOX_MAINCTL_LOW_RSV0_BMSK                                                             0x80
#define HWIO_MEMNOC_CDSP_QOSBOX_MAINCTL_LOW_RSV0_SHFT                                                              0x7
#define HWIO_MEMNOC_CDSP_QOSBOX_MAINCTL_LOW_DFLTPRIORITY_BMSK                                                     0x70
#define HWIO_MEMNOC_CDSP_QOSBOX_MAINCTL_LOW_DFLTPRIORITY_SHFT                                                      0x4
#define HWIO_MEMNOC_CDSP_QOSBOX_MAINCTL_LOW_SLVURGMSGEN_BMSK                                                       0x8
#define HWIO_MEMNOC_CDSP_QOSBOX_MAINCTL_LOW_SLVURGMSGEN_SHFT                                                       0x3
#define HWIO_MEMNOC_CDSP_QOSBOX_MAINCTL_LOW_STOP_BMSK                                                              0x4
#define HWIO_MEMNOC_CDSP_QOSBOX_MAINCTL_LOW_STOP_SHFT                                                              0x2
#define HWIO_MEMNOC_CDSP_QOSBOX_MAINCTL_LOW_SHAPEREN_BMSK                                                          0x2
#define HWIO_MEMNOC_CDSP_QOSBOX_MAINCTL_LOW_SHAPEREN_SHFT                                                          0x1
#define HWIO_MEMNOC_CDSP_QOSBOX_MAINCTL_LOW_BWLIMITEN_BMSK                                                         0x1
#define HWIO_MEMNOC_CDSP_QOSBOX_MAINCTL_LOW_BWLIMITEN_SHFT                                                         0x0

#define HWIO_MEMNOC_CDSP_QOSBOX_MAINSTATUS_LOW_ADDR                                                         (MEMNOC_MEM_NOC_REG_BASE      + 0x00016010)
#define HWIO_MEMNOC_CDSP_QOSBOX_MAINSTATUS_LOW_RMSK                                                          0xfffffff
#define HWIO_MEMNOC_CDSP_QOSBOX_MAINSTATUS_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_CDSP_QOSBOX_MAINSTATUS_LOW_ADDR, HWIO_MEMNOC_CDSP_QOSBOX_MAINSTATUS_LOW_RMSK)
#define HWIO_MEMNOC_CDSP_QOSBOX_MAINSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_CDSP_QOSBOX_MAINSTATUS_LOW_ADDR, m)
#define HWIO_MEMNOC_CDSP_QOSBOX_MAINSTATUS_LOW_NOMINALFREQ_BMSK                                              0xfff0000
#define HWIO_MEMNOC_CDSP_QOSBOX_MAINSTATUS_LOW_NOMINALFREQ_SHFT                                                   0x10
#define HWIO_MEMNOC_CDSP_QOSBOX_MAINSTATUS_LOW_RSV0_BMSK                                                        0xff80
#define HWIO_MEMNOC_CDSP_QOSBOX_MAINSTATUS_LOW_RSV0_SHFT                                                           0x7
#define HWIO_MEMNOC_CDSP_QOSBOX_MAINSTATUS_LOW_PENDING_BMSK                                                       0x7f
#define HWIO_MEMNOC_CDSP_QOSBOX_MAINSTATUS_LOW_PENDING_SHFT                                                        0x0

#define HWIO_MEMNOC_CDSP_QOSBOX_LIMITBW_LOW_ADDR                                                            (MEMNOC_MEM_NOC_REG_BASE      + 0x00016018)
#define HWIO_MEMNOC_CDSP_QOSBOX_LIMITBW_LOW_RMSK                                                             0x3ffffff
#define HWIO_MEMNOC_CDSP_QOSBOX_LIMITBW_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_CDSP_QOSBOX_LIMITBW_LOW_ADDR, HWIO_MEMNOC_CDSP_QOSBOX_LIMITBW_LOW_RMSK)
#define HWIO_MEMNOC_CDSP_QOSBOX_LIMITBW_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_CDSP_QOSBOX_LIMITBW_LOW_ADDR, m)
#define HWIO_MEMNOC_CDSP_QOSBOX_LIMITBW_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_CDSP_QOSBOX_LIMITBW_LOW_ADDR,v)
#define HWIO_MEMNOC_CDSP_QOSBOX_LIMITBW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_CDSP_QOSBOX_LIMITBW_LOW_ADDR,m,v,HWIO_MEMNOC_CDSP_QOSBOX_LIMITBW_LOW_IN)
#define HWIO_MEMNOC_CDSP_QOSBOX_LIMITBW_LOW_SATURATION_BMSK                                                  0x3ff0000
#define HWIO_MEMNOC_CDSP_QOSBOX_LIMITBW_LOW_SATURATION_SHFT                                                       0x10
#define HWIO_MEMNOC_CDSP_QOSBOX_LIMITBW_LOW_RSV0_BMSK                                                           0xe000
#define HWIO_MEMNOC_CDSP_QOSBOX_LIMITBW_LOW_RSV0_SHFT                                                              0xd
#define HWIO_MEMNOC_CDSP_QOSBOX_LIMITBW_LOW_BANDWIDTH_BMSK                                                      0x1fff
#define HWIO_MEMNOC_CDSP_QOSBOX_LIMITBW_LOW_BANDWIDTH_SHFT                                                         0x0

#define HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_LOW_ADDR                                                            (MEMNOC_MEM_NOC_REG_BASE      + 0x00016020)
#define HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_LOW_RMSK                                                            0xffffffff
#define HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_LOW_ADDR, HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_LOW_RMSK)
#define HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_LOW_ADDR, m)
#define HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_LOW_ADDR,v)
#define HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_LOW_ADDR,m,v,HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_LOW_IN)
#define HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_LOW_RSV3_BMSK                                                       0xc0000000
#define HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_LOW_RSV3_SHFT                                                             0x1e
#define HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_LOW_LVL3_BMSK                                                       0x3f000000
#define HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_LOW_LVL3_SHFT                                                             0x18
#define HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_LOW_RSV2_BMSK                                                         0xc00000
#define HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_LOW_RSV2_SHFT                                                             0x16
#define HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_LOW_LVL2_BMSK                                                         0x3f0000
#define HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_LOW_LVL2_SHFT                                                             0x10
#define HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_LOW_RSV1_BMSK                                                           0xc000
#define HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_LOW_RSV1_SHFT                                                              0xe
#define HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_LOW_LVL1_BMSK                                                           0x3f00
#define HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_LOW_LVL1_SHFT                                                              0x8
#define HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_LOW_RSV0_BMSK                                                             0xc0
#define HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_LOW_RSV0_SHFT                                                              0x6
#define HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_LOW_LVL0_BMSK                                                             0x3f
#define HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_LOW_LVL0_SHFT                                                              0x0

#define HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_HIGH_ADDR                                                           (MEMNOC_MEM_NOC_REG_BASE      + 0x00016024)
#define HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_HIGH_RMSK                                                           0xffffffff
#define HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_HIGH_IN          \
        in_dword_masked(HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_HIGH_ADDR, HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_HIGH_RMSK)
#define HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_HIGH_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_HIGH_ADDR, m)
#define HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_HIGH_OUT(v)      \
        out_dword(HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_HIGH_ADDR,v)
#define HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_HIGH_ADDR,m,v,HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_HIGH_IN)
#define HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_HIGH_RSV7_BMSK                                                      0xc0000000
#define HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_HIGH_RSV7_SHFT                                                            0x1e
#define HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_HIGH_LVL7_BMSK                                                      0x3f000000
#define HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_HIGH_LVL7_SHFT                                                            0x18
#define HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_HIGH_RSV6_BMSK                                                        0xc00000
#define HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_HIGH_RSV6_SHFT                                                            0x16
#define HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_HIGH_LVL6_BMSK                                                        0x3f0000
#define HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_HIGH_LVL6_SHFT                                                            0x10
#define HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_HIGH_RSV5_BMSK                                                          0xc000
#define HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_HIGH_RSV5_SHFT                                                             0xe
#define HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_HIGH_LVL5_BMSK                                                          0x3f00
#define HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_HIGH_LVL5_SHFT                                                             0x8
#define HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_HIGH_RSV4_BMSK                                                            0xc0
#define HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_HIGH_RSV4_SHFT                                                             0x6
#define HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_HIGH_LVL4_BMSK                                                            0x3f
#define HWIO_MEMNOC_CDSP_QOSBOX_SHAPING_HIGH_LVL4_SHFT                                                             0x0

#define HWIO_MEMNOC_CDSP_QOSBOX_REGUL0CTL_LOW_ADDR                                                          (MEMNOC_MEM_NOC_REG_BASE      + 0x00016040)
#define HWIO_MEMNOC_CDSP_QOSBOX_REGUL0CTL_LOW_RMSK                                                              0x7fff
#define HWIO_MEMNOC_CDSP_QOSBOX_REGUL0CTL_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_CDSP_QOSBOX_REGUL0CTL_LOW_ADDR, HWIO_MEMNOC_CDSP_QOSBOX_REGUL0CTL_LOW_RMSK)
#define HWIO_MEMNOC_CDSP_QOSBOX_REGUL0CTL_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_CDSP_QOSBOX_REGUL0CTL_LOW_ADDR, m)
#define HWIO_MEMNOC_CDSP_QOSBOX_REGUL0CTL_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_CDSP_QOSBOX_REGUL0CTL_LOW_ADDR,v)
#define HWIO_MEMNOC_CDSP_QOSBOX_REGUL0CTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_CDSP_QOSBOX_REGUL0CTL_LOW_ADDR,m,v,HWIO_MEMNOC_CDSP_QOSBOX_REGUL0CTL_LOW_IN)
#define HWIO_MEMNOC_CDSP_QOSBOX_REGUL0CTL_LOW_HIGHPRIORITY_BMSK                                                 0x7000
#define HWIO_MEMNOC_CDSP_QOSBOX_REGUL0CTL_LOW_HIGHPRIORITY_SHFT                                                    0xc
#define HWIO_MEMNOC_CDSP_QOSBOX_REGUL0CTL_LOW_RSV3_BMSK                                                          0x800
#define HWIO_MEMNOC_CDSP_QOSBOX_REGUL0CTL_LOW_RSV3_SHFT                                                            0xb
#define HWIO_MEMNOC_CDSP_QOSBOX_REGUL0CTL_LOW_LOWPRIORITY_BMSK                                                   0x700
#define HWIO_MEMNOC_CDSP_QOSBOX_REGUL0CTL_LOW_LOWPRIORITY_SHFT                                                     0x8
#define HWIO_MEMNOC_CDSP_QOSBOX_REGUL0CTL_LOW_RSV2_BMSK                                                           0xf0
#define HWIO_MEMNOC_CDSP_QOSBOX_REGUL0CTL_LOW_RSV2_SHFT                                                            0x4
#define HWIO_MEMNOC_CDSP_QOSBOX_REGUL0CTL_LOW_RSV1_BMSK                                                            0x8
#define HWIO_MEMNOC_CDSP_QOSBOX_REGUL0CTL_LOW_RSV1_SHFT                                                            0x3
#define HWIO_MEMNOC_CDSP_QOSBOX_REGUL0CTL_LOW_RSV0_BMSK                                                            0x4
#define HWIO_MEMNOC_CDSP_QOSBOX_REGUL0CTL_LOW_RSV0_SHFT                                                            0x2
#define HWIO_MEMNOC_CDSP_QOSBOX_REGUL0CTL_LOW_WREN_BMSK                                                            0x2
#define HWIO_MEMNOC_CDSP_QOSBOX_REGUL0CTL_LOW_WREN_SHFT                                                            0x1
#define HWIO_MEMNOC_CDSP_QOSBOX_REGUL0CTL_LOW_RDEN_BMSK                                                            0x1
#define HWIO_MEMNOC_CDSP_QOSBOX_REGUL0CTL_LOW_RDEN_SHFT                                                            0x0

#define HWIO_MEMNOC_CDSP_QOSBOX_REGUL0BW_LOW_ADDR                                                           (MEMNOC_MEM_NOC_REG_BASE      + 0x00016048)
#define HWIO_MEMNOC_CDSP_QOSBOX_REGUL0BW_LOW_RMSK                                                            0x3ffffff
#define HWIO_MEMNOC_CDSP_QOSBOX_REGUL0BW_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_CDSP_QOSBOX_REGUL0BW_LOW_ADDR, HWIO_MEMNOC_CDSP_QOSBOX_REGUL0BW_LOW_RMSK)
#define HWIO_MEMNOC_CDSP_QOSBOX_REGUL0BW_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_CDSP_QOSBOX_REGUL0BW_LOW_ADDR, m)
#define HWIO_MEMNOC_CDSP_QOSBOX_REGUL0BW_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_CDSP_QOSBOX_REGUL0BW_LOW_ADDR,v)
#define HWIO_MEMNOC_CDSP_QOSBOX_REGUL0BW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_CDSP_QOSBOX_REGUL0BW_LOW_ADDR,m,v,HWIO_MEMNOC_CDSP_QOSBOX_REGUL0BW_LOW_IN)
#define HWIO_MEMNOC_CDSP_QOSBOX_REGUL0BW_LOW_SATURATION_BMSK                                                 0x3ff0000
#define HWIO_MEMNOC_CDSP_QOSBOX_REGUL0BW_LOW_SATURATION_SHFT                                                      0x10
#define HWIO_MEMNOC_CDSP_QOSBOX_REGUL0BW_LOW_RSV0_BMSK                                                          0xe000
#define HWIO_MEMNOC_CDSP_QOSBOX_REGUL0BW_LOW_RSV0_SHFT                                                             0xd
#define HWIO_MEMNOC_CDSP_QOSBOX_REGUL0BW_LOW_BANDWIDTH_BMSK                                                     0x1fff
#define HWIO_MEMNOC_CDSP_QOSBOX_REGUL0BW_LOW_BANDWIDTH_SHFT                                                        0x0

#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SWID_LOW_ADDR                                                            (MEMNOC_MEM_NOC_REG_BASE      + 0x00017000)
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SWID_LOW_RMSK                                                              0xffffff
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SWID_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_MNOC_SF_QOSBOX_SWID_LOW_ADDR, HWIO_MEMNOC_MNOC_SF_QOSBOX_SWID_LOW_RMSK)
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_MNOC_SF_QOSBOX_SWID_LOW_ADDR, m)
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SWID_LOW_UNITTYPEID_BMSK                                                   0xff0000
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SWID_LOW_UNITTYPEID_SHFT                                                       0x10
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SWID_LOW_UNITCONFID_BMSK                                                     0xffff
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SWID_LOW_UNITCONFID_SHFT                                                        0x0

#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SWID_HIGH_ADDR                                                           (MEMNOC_MEM_NOC_REG_BASE      + 0x00017004)
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SWID_HIGH_RMSK                                                               0xffff
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SWID_HIGH_IN          \
        in_dword_masked(HWIO_MEMNOC_MNOC_SF_QOSBOX_SWID_HIGH_ADDR, HWIO_MEMNOC_MNOC_SF_QOSBOX_SWID_HIGH_RMSK)
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_MNOC_SF_QOSBOX_SWID_HIGH_ADDR, m)
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SWID_HIGH_QNOCID_BMSK                                                        0xffff
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SWID_HIGH_QNOCID_SHFT                                                           0x0

#define HWIO_MEMNOC_MNOC_SF_QOSBOX_MAINCTL_LOW_ADDR                                                         (MEMNOC_MEM_NOC_REG_BASE      + 0x00017008)
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_MAINCTL_LOW_RMSK                                                           0x3fffff
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_MAINCTL_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_MNOC_SF_QOSBOX_MAINCTL_LOW_ADDR, HWIO_MEMNOC_MNOC_SF_QOSBOX_MAINCTL_LOW_RMSK)
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_MNOC_SF_QOSBOX_MAINCTL_LOW_ADDR, m)
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_MNOC_SF_QOSBOX_MAINCTL_LOW_ADDR,v)
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_MNOC_SF_QOSBOX_MAINCTL_LOW_ADDR,m,v,HWIO_MEMNOC_MNOC_SF_QOSBOX_MAINCTL_LOW_IN)
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_MAINCTL_LOW_SAFESHAPING_BMSK                                               0x3f0000
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_MAINCTL_LOW_SAFESHAPING_SHFT                                                   0x10
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_MAINCTL_LOW_RSV1_BMSK                                                        0xc000
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_MAINCTL_LOW_RSV1_SHFT                                                           0xe
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_MAINCTL_LOW_URGDELAY_BMSK                                                    0x3f00
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_MAINCTL_LOW_URGDELAY_SHFT                                                       0x8
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_MAINCTL_LOW_RSV0_BMSK                                                          0x80
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_MAINCTL_LOW_RSV0_SHFT                                                           0x7
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_MAINCTL_LOW_DFLTPRIORITY_BMSK                                                  0x70
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_MAINCTL_LOW_DFLTPRIORITY_SHFT                                                   0x4
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_MAINCTL_LOW_SLVURGMSGEN_BMSK                                                    0x8
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_MAINCTL_LOW_SLVURGMSGEN_SHFT                                                    0x3
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_MAINCTL_LOW_STOP_BMSK                                                           0x4
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_MAINCTL_LOW_STOP_SHFT                                                           0x2
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_MAINCTL_LOW_SHAPEREN_BMSK                                                       0x2
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_MAINCTL_LOW_SHAPEREN_SHFT                                                       0x1
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_MAINCTL_LOW_BWLIMITEN_BMSK                                                      0x1
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_MAINCTL_LOW_BWLIMITEN_SHFT                                                      0x0

#define HWIO_MEMNOC_MNOC_SF_QOSBOX_MAINSTATUS_LOW_ADDR                                                      (MEMNOC_MEM_NOC_REG_BASE      + 0x00017010)
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_MAINSTATUS_LOW_RMSK                                                       0xfffffff
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_MAINSTATUS_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_MNOC_SF_QOSBOX_MAINSTATUS_LOW_ADDR, HWIO_MEMNOC_MNOC_SF_QOSBOX_MAINSTATUS_LOW_RMSK)
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_MAINSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_MNOC_SF_QOSBOX_MAINSTATUS_LOW_ADDR, m)
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_MAINSTATUS_LOW_NOMINALFREQ_BMSK                                           0xfff0000
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_MAINSTATUS_LOW_NOMINALFREQ_SHFT                                                0x10
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_MAINSTATUS_LOW_RSV0_BMSK                                                     0xff80
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_MAINSTATUS_LOW_RSV0_SHFT                                                        0x7
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_MAINSTATUS_LOW_PENDING_BMSK                                                    0x7f
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_MAINSTATUS_LOW_PENDING_SHFT                                                     0x0

#define HWIO_MEMNOC_MNOC_SF_QOSBOX_LIMITBW_LOW_ADDR                                                         (MEMNOC_MEM_NOC_REG_BASE      + 0x00017018)
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_LIMITBW_LOW_RMSK                                                          0x3ffffff
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_LIMITBW_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_MNOC_SF_QOSBOX_LIMITBW_LOW_ADDR, HWIO_MEMNOC_MNOC_SF_QOSBOX_LIMITBW_LOW_RMSK)
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_LIMITBW_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_MNOC_SF_QOSBOX_LIMITBW_LOW_ADDR, m)
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_LIMITBW_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_MNOC_SF_QOSBOX_LIMITBW_LOW_ADDR,v)
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_LIMITBW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_MNOC_SF_QOSBOX_LIMITBW_LOW_ADDR,m,v,HWIO_MEMNOC_MNOC_SF_QOSBOX_LIMITBW_LOW_IN)
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_LIMITBW_LOW_SATURATION_BMSK                                               0x3ff0000
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_LIMITBW_LOW_SATURATION_SHFT                                                    0x10
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_LIMITBW_LOW_RSV0_BMSK                                                        0xe000
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_LIMITBW_LOW_RSV0_SHFT                                                           0xd
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_LIMITBW_LOW_BANDWIDTH_BMSK                                                   0x1fff
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_LIMITBW_LOW_BANDWIDTH_SHFT                                                      0x0

#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_LOW_ADDR                                                         (MEMNOC_MEM_NOC_REG_BASE      + 0x00017020)
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_LOW_RMSK                                                         0xffffffff
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_LOW_ADDR, HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_LOW_RMSK)
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_LOW_ADDR, m)
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_LOW_ADDR,v)
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_LOW_ADDR,m,v,HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_LOW_IN)
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_LOW_RSV3_BMSK                                                    0xc0000000
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_LOW_RSV3_SHFT                                                          0x1e
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_LOW_LVL3_BMSK                                                    0x3f000000
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_LOW_LVL3_SHFT                                                          0x18
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_LOW_RSV2_BMSK                                                      0xc00000
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_LOW_RSV2_SHFT                                                          0x16
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_LOW_LVL2_BMSK                                                      0x3f0000
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_LOW_LVL2_SHFT                                                          0x10
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_LOW_RSV1_BMSK                                                        0xc000
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_LOW_RSV1_SHFT                                                           0xe
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_LOW_LVL1_BMSK                                                        0x3f00
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_LOW_LVL1_SHFT                                                           0x8
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_LOW_RSV0_BMSK                                                          0xc0
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_LOW_RSV0_SHFT                                                           0x6
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_LOW_LVL0_BMSK                                                          0x3f
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_LOW_LVL0_SHFT                                                           0x0

#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_HIGH_ADDR                                                        (MEMNOC_MEM_NOC_REG_BASE      + 0x00017024)
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_HIGH_RMSK                                                        0xffffffff
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_HIGH_IN          \
        in_dword_masked(HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_HIGH_ADDR, HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_HIGH_RMSK)
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_HIGH_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_HIGH_ADDR, m)
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_HIGH_OUT(v)      \
        out_dword(HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_HIGH_ADDR,v)
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_HIGH_ADDR,m,v,HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_HIGH_IN)
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_HIGH_RSV7_BMSK                                                   0xc0000000
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_HIGH_RSV7_SHFT                                                         0x1e
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_HIGH_LVL7_BMSK                                                   0x3f000000
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_HIGH_LVL7_SHFT                                                         0x18
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_HIGH_RSV6_BMSK                                                     0xc00000
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_HIGH_RSV6_SHFT                                                         0x16
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_HIGH_LVL6_BMSK                                                     0x3f0000
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_HIGH_LVL6_SHFT                                                         0x10
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_HIGH_RSV5_BMSK                                                       0xc000
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_HIGH_RSV5_SHFT                                                          0xe
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_HIGH_LVL5_BMSK                                                       0x3f00
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_HIGH_LVL5_SHFT                                                          0x8
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_HIGH_RSV4_BMSK                                                         0xc0
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_HIGH_RSV4_SHFT                                                          0x6
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_HIGH_LVL4_BMSK                                                         0x3f
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_SHAPING_HIGH_LVL4_SHFT                                                          0x0

#define HWIO_MEMNOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_ADDR                                                       (MEMNOC_MEM_NOC_REG_BASE      + 0x00017040)
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_RMSK                                                           0x7fff
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_ADDR, HWIO_MEMNOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_RMSK)
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_ADDR, m)
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_ADDR,v)
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_ADDR,m,v,HWIO_MEMNOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_IN)
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_HIGHPRIORITY_BMSK                                              0x7000
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_HIGHPRIORITY_SHFT                                                 0xc
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_RSV3_BMSK                                                       0x800
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_RSV3_SHFT                                                         0xb
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_LOWPRIORITY_BMSK                                                0x700
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_LOWPRIORITY_SHFT                                                  0x8
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_RSV2_BMSK                                                        0xf0
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_RSV2_SHFT                                                         0x4
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_RSV1_BMSK                                                         0x8
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_RSV1_SHFT                                                         0x3
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_RSV0_BMSK                                                         0x4
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_RSV0_SHFT                                                         0x2
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_WREN_BMSK                                                         0x2
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_WREN_SHFT                                                         0x1
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_RDEN_BMSK                                                         0x1
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_RDEN_SHFT                                                         0x0

#define HWIO_MEMNOC_MNOC_SF_QOSBOX_REGUL0BW_LOW_ADDR                                                        (MEMNOC_MEM_NOC_REG_BASE      + 0x00017048)
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_REGUL0BW_LOW_RMSK                                                         0x3ffffff
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_REGUL0BW_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_MNOC_SF_QOSBOX_REGUL0BW_LOW_ADDR, HWIO_MEMNOC_MNOC_SF_QOSBOX_REGUL0BW_LOW_RMSK)
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_REGUL0BW_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_MNOC_SF_QOSBOX_REGUL0BW_LOW_ADDR, m)
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_REGUL0BW_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_MNOC_SF_QOSBOX_REGUL0BW_LOW_ADDR,v)
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_REGUL0BW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_MNOC_SF_QOSBOX_REGUL0BW_LOW_ADDR,m,v,HWIO_MEMNOC_MNOC_SF_QOSBOX_REGUL0BW_LOW_IN)
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_REGUL0BW_LOW_SATURATION_BMSK                                              0x3ff0000
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_REGUL0BW_LOW_SATURATION_SHFT                                                   0x10
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_REGUL0BW_LOW_RSV0_BMSK                                                       0xe000
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_REGUL0BW_LOW_RSV0_SHFT                                                          0xd
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_REGUL0BW_LOW_BANDWIDTH_BMSK                                                  0x1fff
#define HWIO_MEMNOC_MNOC_SF_QOSBOX_REGUL0BW_LOW_BANDWIDTH_SHFT                                                     0x0

#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SWID_LOW_ADDR                                                            (MEMNOC_MEM_NOC_REG_BASE      + 0x00018000)
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SWID_LOW_RMSK                                                              0xffffff
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SWID_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_SNOC_GC_QOSBOX_SWID_LOW_ADDR, HWIO_MEMNOC_SNOC_GC_QOSBOX_SWID_LOW_RMSK)
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_SNOC_GC_QOSBOX_SWID_LOW_ADDR, m)
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SWID_LOW_UNITTYPEID_BMSK                                                   0xff0000
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SWID_LOW_UNITTYPEID_SHFT                                                       0x10
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SWID_LOW_UNITCONFID_BMSK                                                     0xffff
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SWID_LOW_UNITCONFID_SHFT                                                        0x0

#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SWID_HIGH_ADDR                                                           (MEMNOC_MEM_NOC_REG_BASE      + 0x00018004)
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SWID_HIGH_RMSK                                                               0xffff
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SWID_HIGH_IN          \
        in_dword_masked(HWIO_MEMNOC_SNOC_GC_QOSBOX_SWID_HIGH_ADDR, HWIO_MEMNOC_SNOC_GC_QOSBOX_SWID_HIGH_RMSK)
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_SNOC_GC_QOSBOX_SWID_HIGH_ADDR, m)
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SWID_HIGH_QNOCID_BMSK                                                        0xffff
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SWID_HIGH_QNOCID_SHFT                                                           0x0

#define HWIO_MEMNOC_SNOC_GC_QOSBOX_MAINCTL_LOW_ADDR                                                         (MEMNOC_MEM_NOC_REG_BASE      + 0x00018008)
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_MAINCTL_LOW_RMSK                                                            0xfffff
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_MAINCTL_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_SNOC_GC_QOSBOX_MAINCTL_LOW_ADDR, HWIO_MEMNOC_SNOC_GC_QOSBOX_MAINCTL_LOW_RMSK)
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_SNOC_GC_QOSBOX_MAINCTL_LOW_ADDR, m)
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_SNOC_GC_QOSBOX_MAINCTL_LOW_ADDR,v)
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_SNOC_GC_QOSBOX_MAINCTL_LOW_ADDR,m,v,HWIO_MEMNOC_SNOC_GC_QOSBOX_MAINCTL_LOW_IN)
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_MAINCTL_LOW_SAFESHAPING_BMSK                                                0xf0000
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_MAINCTL_LOW_SAFESHAPING_SHFT                                                   0x10
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_MAINCTL_LOW_RSV1_BMSK                                                        0xc000
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_MAINCTL_LOW_RSV1_SHFT                                                           0xe
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_MAINCTL_LOW_URGDELAY_BMSK                                                    0x3f00
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_MAINCTL_LOW_URGDELAY_SHFT                                                       0x8
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_MAINCTL_LOW_RSV0_BMSK                                                          0x80
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_MAINCTL_LOW_RSV0_SHFT                                                           0x7
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_MAINCTL_LOW_DFLTPRIORITY_BMSK                                                  0x70
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_MAINCTL_LOW_DFLTPRIORITY_SHFT                                                   0x4
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_MAINCTL_LOW_SLVURGMSGEN_BMSK                                                    0x8
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_MAINCTL_LOW_SLVURGMSGEN_SHFT                                                    0x3
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_MAINCTL_LOW_STOP_BMSK                                                           0x4
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_MAINCTL_LOW_STOP_SHFT                                                           0x2
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_MAINCTL_LOW_SHAPEREN_BMSK                                                       0x2
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_MAINCTL_LOW_SHAPEREN_SHFT                                                       0x1
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_MAINCTL_LOW_BWLIMITEN_BMSK                                                      0x1
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_MAINCTL_LOW_BWLIMITEN_SHFT                                                      0x0

#define HWIO_MEMNOC_SNOC_GC_QOSBOX_MAINSTATUS_LOW_ADDR                                                      (MEMNOC_MEM_NOC_REG_BASE      + 0x00018010)
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_MAINSTATUS_LOW_RMSK                                                       0xfffffff
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_MAINSTATUS_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_SNOC_GC_QOSBOX_MAINSTATUS_LOW_ADDR, HWIO_MEMNOC_SNOC_GC_QOSBOX_MAINSTATUS_LOW_RMSK)
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_MAINSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_SNOC_GC_QOSBOX_MAINSTATUS_LOW_ADDR, m)
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_MAINSTATUS_LOW_NOMINALFREQ_BMSK                                           0xfff0000
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_MAINSTATUS_LOW_NOMINALFREQ_SHFT                                                0x10
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_MAINSTATUS_LOW_RSV0_BMSK                                                     0xffe0
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_MAINSTATUS_LOW_RSV0_SHFT                                                        0x5
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_MAINSTATUS_LOW_PENDING_BMSK                                                    0x1f
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_MAINSTATUS_LOW_PENDING_SHFT                                                     0x0

#define HWIO_MEMNOC_SNOC_GC_QOSBOX_LIMITBW_LOW_ADDR                                                         (MEMNOC_MEM_NOC_REG_BASE      + 0x00018018)
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_LIMITBW_LOW_RMSK                                                          0x3ffffff
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_LIMITBW_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_SNOC_GC_QOSBOX_LIMITBW_LOW_ADDR, HWIO_MEMNOC_SNOC_GC_QOSBOX_LIMITBW_LOW_RMSK)
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_LIMITBW_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_SNOC_GC_QOSBOX_LIMITBW_LOW_ADDR, m)
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_LIMITBW_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_SNOC_GC_QOSBOX_LIMITBW_LOW_ADDR,v)
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_LIMITBW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_SNOC_GC_QOSBOX_LIMITBW_LOW_ADDR,m,v,HWIO_MEMNOC_SNOC_GC_QOSBOX_LIMITBW_LOW_IN)
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_LIMITBW_LOW_SATURATION_BMSK                                               0x3ff0000
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_LIMITBW_LOW_SATURATION_SHFT                                                    0x10
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_LIMITBW_LOW_RSV0_BMSK                                                        0xf800
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_LIMITBW_LOW_RSV0_SHFT                                                           0xb
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_LIMITBW_LOW_BANDWIDTH_BMSK                                                    0x7ff
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_LIMITBW_LOW_BANDWIDTH_SHFT                                                      0x0

#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_LOW_ADDR                                                         (MEMNOC_MEM_NOC_REG_BASE      + 0x00018020)
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_LOW_RMSK                                                         0xffffffff
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_LOW_ADDR, HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_LOW_RMSK)
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_LOW_ADDR, m)
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_LOW_ADDR,v)
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_LOW_ADDR,m,v,HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_LOW_IN)
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_LOW_RSV3_BMSK                                                    0xf0000000
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_LOW_RSV3_SHFT                                                          0x1c
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_LOW_LVL3_BMSK                                                     0xf000000
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_LOW_LVL3_SHFT                                                          0x18
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_LOW_RSV2_BMSK                                                      0xf00000
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_LOW_RSV2_SHFT                                                          0x14
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_LOW_LVL2_BMSK                                                       0xf0000
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_LOW_LVL2_SHFT                                                          0x10
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_LOW_RSV1_BMSK                                                        0xf000
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_LOW_RSV1_SHFT                                                           0xc
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_LOW_LVL1_BMSK                                                         0xf00
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_LOW_LVL1_SHFT                                                           0x8
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_LOW_RSV0_BMSK                                                          0xf0
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_LOW_RSV0_SHFT                                                           0x4
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_LOW_LVL0_BMSK                                                           0xf
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_LOW_LVL0_SHFT                                                           0x0

#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_HIGH_ADDR                                                        (MEMNOC_MEM_NOC_REG_BASE      + 0x00018024)
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_HIGH_RMSK                                                        0xffffffff
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_HIGH_IN          \
        in_dword_masked(HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_HIGH_ADDR, HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_HIGH_RMSK)
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_HIGH_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_HIGH_ADDR, m)
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_HIGH_OUT(v)      \
        out_dword(HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_HIGH_ADDR,v)
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_HIGH_ADDR,m,v,HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_HIGH_IN)
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_HIGH_RSV7_BMSK                                                   0xf0000000
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_HIGH_RSV7_SHFT                                                         0x1c
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_HIGH_LVL7_BMSK                                                    0xf000000
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_HIGH_LVL7_SHFT                                                         0x18
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_HIGH_RSV6_BMSK                                                     0xf00000
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_HIGH_RSV6_SHFT                                                         0x14
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_HIGH_LVL6_BMSK                                                      0xf0000
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_HIGH_LVL6_SHFT                                                         0x10
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_HIGH_RSV5_BMSK                                                       0xf000
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_HIGH_RSV5_SHFT                                                          0xc
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_HIGH_LVL5_BMSK                                                        0xf00
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_HIGH_LVL5_SHFT                                                          0x8
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_HIGH_RSV4_BMSK                                                         0xf0
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_HIGH_RSV4_SHFT                                                          0x4
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_HIGH_LVL4_BMSK                                                          0xf
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_SHAPING_HIGH_LVL4_SHFT                                                          0x0

#define HWIO_MEMNOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_ADDR                                                       (MEMNOC_MEM_NOC_REG_BASE      + 0x00018040)
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_RMSK                                                           0x7fff
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_ADDR, HWIO_MEMNOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_RMSK)
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_ADDR, m)
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_ADDR,v)
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_ADDR,m,v,HWIO_MEMNOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_IN)
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_HIGHPRIORITY_BMSK                                              0x7000
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_HIGHPRIORITY_SHFT                                                 0xc
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_RSV3_BMSK                                                       0x800
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_RSV3_SHFT                                                         0xb
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_LOWPRIORITY_BMSK                                                0x700
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_LOWPRIORITY_SHFT                                                  0x8
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_RSV2_BMSK                                                        0xf0
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_RSV2_SHFT                                                         0x4
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_RSV1_BMSK                                                         0x8
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_RSV1_SHFT                                                         0x3
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_RSV0_BMSK                                                         0x4
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_RSV0_SHFT                                                         0x2
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_WREN_BMSK                                                         0x2
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_WREN_SHFT                                                         0x1
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_RDEN_BMSK                                                         0x1
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_RDEN_SHFT                                                         0x0

#define HWIO_MEMNOC_SNOC_GC_QOSBOX_REGUL0BW_LOW_ADDR                                                        (MEMNOC_MEM_NOC_REG_BASE      + 0x00018048)
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_REGUL0BW_LOW_RMSK                                                         0x3ffffff
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_REGUL0BW_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_SNOC_GC_QOSBOX_REGUL0BW_LOW_ADDR, HWIO_MEMNOC_SNOC_GC_QOSBOX_REGUL0BW_LOW_RMSK)
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_REGUL0BW_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_SNOC_GC_QOSBOX_REGUL0BW_LOW_ADDR, m)
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_REGUL0BW_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_SNOC_GC_QOSBOX_REGUL0BW_LOW_ADDR,v)
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_REGUL0BW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_SNOC_GC_QOSBOX_REGUL0BW_LOW_ADDR,m,v,HWIO_MEMNOC_SNOC_GC_QOSBOX_REGUL0BW_LOW_IN)
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_REGUL0BW_LOW_SATURATION_BMSK                                              0x3ff0000
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_REGUL0BW_LOW_SATURATION_SHFT                                                   0x10
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_REGUL0BW_LOW_RSV0_BMSK                                                       0xf800
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_REGUL0BW_LOW_RSV0_SHFT                                                          0xb
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_REGUL0BW_LOW_BANDWIDTH_BMSK                                                   0x7ff
#define HWIO_MEMNOC_SNOC_GC_QOSBOX_REGUL0BW_LOW_BANDWIDTH_SHFT                                                     0x0

#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SWID_LOW_ADDR                                                            (MEMNOC_MEM_NOC_REG_BASE      + 0x00019000)
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SWID_LOW_RMSK                                                              0xffffff
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SWID_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_SNOC_SF_QOSBOX_SWID_LOW_ADDR, HWIO_MEMNOC_SNOC_SF_QOSBOX_SWID_LOW_RMSK)
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_SNOC_SF_QOSBOX_SWID_LOW_ADDR, m)
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SWID_LOW_UNITTYPEID_BMSK                                                   0xff0000
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SWID_LOW_UNITTYPEID_SHFT                                                       0x10
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SWID_LOW_UNITCONFID_BMSK                                                     0xffff
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SWID_LOW_UNITCONFID_SHFT                                                        0x0

#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SWID_HIGH_ADDR                                                           (MEMNOC_MEM_NOC_REG_BASE      + 0x00019004)
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SWID_HIGH_RMSK                                                               0xffff
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SWID_HIGH_IN          \
        in_dword_masked(HWIO_MEMNOC_SNOC_SF_QOSBOX_SWID_HIGH_ADDR, HWIO_MEMNOC_SNOC_SF_QOSBOX_SWID_HIGH_RMSK)
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_SNOC_SF_QOSBOX_SWID_HIGH_ADDR, m)
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SWID_HIGH_QNOCID_BMSK                                                        0xffff
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SWID_HIGH_QNOCID_SHFT                                                           0x0

#define HWIO_MEMNOC_SNOC_SF_QOSBOX_MAINCTL_LOW_ADDR                                                         (MEMNOC_MEM_NOC_REG_BASE      + 0x00019008)
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_MAINCTL_LOW_RMSK                                                           0x1fffff
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_MAINCTL_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_SNOC_SF_QOSBOX_MAINCTL_LOW_ADDR, HWIO_MEMNOC_SNOC_SF_QOSBOX_MAINCTL_LOW_RMSK)
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_SNOC_SF_QOSBOX_MAINCTL_LOW_ADDR, m)
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_SNOC_SF_QOSBOX_MAINCTL_LOW_ADDR,v)
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_SNOC_SF_QOSBOX_MAINCTL_LOW_ADDR,m,v,HWIO_MEMNOC_SNOC_SF_QOSBOX_MAINCTL_LOW_IN)
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_MAINCTL_LOW_SAFESHAPING_BMSK                                               0x1f0000
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_MAINCTL_LOW_SAFESHAPING_SHFT                                                   0x10
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_MAINCTL_LOW_RSV1_BMSK                                                        0xc000
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_MAINCTL_LOW_RSV1_SHFT                                                           0xe
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_MAINCTL_LOW_URGDELAY_BMSK                                                    0x3f00
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_MAINCTL_LOW_URGDELAY_SHFT                                                       0x8
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_MAINCTL_LOW_RSV0_BMSK                                                          0x80
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_MAINCTL_LOW_RSV0_SHFT                                                           0x7
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_MAINCTL_LOW_DFLTPRIORITY_BMSK                                                  0x70
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_MAINCTL_LOW_DFLTPRIORITY_SHFT                                                   0x4
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_MAINCTL_LOW_SLVURGMSGEN_BMSK                                                    0x8
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_MAINCTL_LOW_SLVURGMSGEN_SHFT                                                    0x3
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_MAINCTL_LOW_STOP_BMSK                                                           0x4
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_MAINCTL_LOW_STOP_SHFT                                                           0x2
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_MAINCTL_LOW_SHAPEREN_BMSK                                                       0x2
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_MAINCTL_LOW_SHAPEREN_SHFT                                                       0x1
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_MAINCTL_LOW_BWLIMITEN_BMSK                                                      0x1
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_MAINCTL_LOW_BWLIMITEN_SHFT                                                      0x0

#define HWIO_MEMNOC_SNOC_SF_QOSBOX_MAINSTATUS_LOW_ADDR                                                      (MEMNOC_MEM_NOC_REG_BASE      + 0x00019010)
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_MAINSTATUS_LOW_RMSK                                                       0xfffffff
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_MAINSTATUS_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_SNOC_SF_QOSBOX_MAINSTATUS_LOW_ADDR, HWIO_MEMNOC_SNOC_SF_QOSBOX_MAINSTATUS_LOW_RMSK)
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_MAINSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_SNOC_SF_QOSBOX_MAINSTATUS_LOW_ADDR, m)
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_MAINSTATUS_LOW_NOMINALFREQ_BMSK                                           0xfff0000
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_MAINSTATUS_LOW_NOMINALFREQ_SHFT                                                0x10
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_MAINSTATUS_LOW_RSV0_BMSK                                                     0xffc0
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_MAINSTATUS_LOW_RSV0_SHFT                                                        0x6
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_MAINSTATUS_LOW_PENDING_BMSK                                                    0x3f
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_MAINSTATUS_LOW_PENDING_SHFT                                                     0x0

#define HWIO_MEMNOC_SNOC_SF_QOSBOX_LIMITBW_LOW_ADDR                                                         (MEMNOC_MEM_NOC_REG_BASE      + 0x00019018)
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_LIMITBW_LOW_RMSK                                                          0x3ffffff
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_LIMITBW_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_SNOC_SF_QOSBOX_LIMITBW_LOW_ADDR, HWIO_MEMNOC_SNOC_SF_QOSBOX_LIMITBW_LOW_RMSK)
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_LIMITBW_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_SNOC_SF_QOSBOX_LIMITBW_LOW_ADDR, m)
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_LIMITBW_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_SNOC_SF_QOSBOX_LIMITBW_LOW_ADDR,v)
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_LIMITBW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_SNOC_SF_QOSBOX_LIMITBW_LOW_ADDR,m,v,HWIO_MEMNOC_SNOC_SF_QOSBOX_LIMITBW_LOW_IN)
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_LIMITBW_LOW_SATURATION_BMSK                                               0x3ff0000
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_LIMITBW_LOW_SATURATION_SHFT                                                    0x10
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_LIMITBW_LOW_RSV0_BMSK                                                        0xf000
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_LIMITBW_LOW_RSV0_SHFT                                                           0xc
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_LIMITBW_LOW_BANDWIDTH_BMSK                                                    0xfff
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_LIMITBW_LOW_BANDWIDTH_SHFT                                                      0x0

#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_LOW_ADDR                                                         (MEMNOC_MEM_NOC_REG_BASE      + 0x00019020)
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_LOW_RMSK                                                         0xffffffff
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_LOW_ADDR, HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_LOW_RMSK)
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_LOW_ADDR, m)
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_LOW_ADDR,v)
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_LOW_ADDR,m,v,HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_LOW_IN)
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_LOW_RSV3_BMSK                                                    0xe0000000
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_LOW_RSV3_SHFT                                                          0x1d
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_LOW_LVL3_BMSK                                                    0x1f000000
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_LOW_LVL3_SHFT                                                          0x18
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_LOW_RSV2_BMSK                                                      0xe00000
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_LOW_RSV2_SHFT                                                          0x15
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_LOW_LVL2_BMSK                                                      0x1f0000
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_LOW_LVL2_SHFT                                                          0x10
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_LOW_RSV1_BMSK                                                        0xe000
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_LOW_RSV1_SHFT                                                           0xd
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_LOW_LVL1_BMSK                                                        0x1f00
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_LOW_LVL1_SHFT                                                           0x8
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_LOW_RSV0_BMSK                                                          0xe0
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_LOW_RSV0_SHFT                                                           0x5
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_LOW_LVL0_BMSK                                                          0x1f
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_LOW_LVL0_SHFT                                                           0x0

#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_HIGH_ADDR                                                        (MEMNOC_MEM_NOC_REG_BASE      + 0x00019024)
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_HIGH_RMSK                                                        0xffffffff
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_HIGH_IN          \
        in_dword_masked(HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_HIGH_ADDR, HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_HIGH_RMSK)
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_HIGH_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_HIGH_ADDR, m)
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_HIGH_OUT(v)      \
        out_dword(HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_HIGH_ADDR,v)
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_HIGH_ADDR,m,v,HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_HIGH_IN)
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_HIGH_RSV7_BMSK                                                   0xe0000000
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_HIGH_RSV7_SHFT                                                         0x1d
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_HIGH_LVL7_BMSK                                                   0x1f000000
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_HIGH_LVL7_SHFT                                                         0x18
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_HIGH_RSV6_BMSK                                                     0xe00000
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_HIGH_RSV6_SHFT                                                         0x15
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_HIGH_LVL6_BMSK                                                     0x1f0000
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_HIGH_LVL6_SHFT                                                         0x10
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_HIGH_RSV5_BMSK                                                       0xe000
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_HIGH_RSV5_SHFT                                                          0xd
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_HIGH_LVL5_BMSK                                                       0x1f00
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_HIGH_LVL5_SHFT                                                          0x8
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_HIGH_RSV4_BMSK                                                         0xe0
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_HIGH_RSV4_SHFT                                                          0x5
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_HIGH_LVL4_BMSK                                                         0x1f
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_SHAPING_HIGH_LVL4_SHFT                                                          0x0

#define HWIO_MEMNOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_ADDR                                                       (MEMNOC_MEM_NOC_REG_BASE      + 0x00019040)
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_RMSK                                                           0x7fff
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_ADDR, HWIO_MEMNOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_RMSK)
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_ADDR, m)
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_ADDR,v)
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_ADDR,m,v,HWIO_MEMNOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_IN)
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_HIGHPRIORITY_BMSK                                              0x7000
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_HIGHPRIORITY_SHFT                                                 0xc
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_RSV3_BMSK                                                       0x800
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_RSV3_SHFT                                                         0xb
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_LOWPRIORITY_BMSK                                                0x700
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_LOWPRIORITY_SHFT                                                  0x8
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_RSV2_BMSK                                                        0xf0
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_RSV2_SHFT                                                         0x4
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_RSV1_BMSK                                                         0x8
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_RSV1_SHFT                                                         0x3
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_RSV0_BMSK                                                         0x4
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_RSV0_SHFT                                                         0x2
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_WREN_BMSK                                                         0x2
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_WREN_SHFT                                                         0x1
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_RDEN_BMSK                                                         0x1
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_RDEN_SHFT                                                         0x0

#define HWIO_MEMNOC_SNOC_SF_QOSBOX_REGUL0BW_LOW_ADDR                                                        (MEMNOC_MEM_NOC_REG_BASE      + 0x00019048)
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_REGUL0BW_LOW_RMSK                                                         0x3ffffff
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_REGUL0BW_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_SNOC_SF_QOSBOX_REGUL0BW_LOW_ADDR, HWIO_MEMNOC_SNOC_SF_QOSBOX_REGUL0BW_LOW_RMSK)
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_REGUL0BW_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_SNOC_SF_QOSBOX_REGUL0BW_LOW_ADDR, m)
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_REGUL0BW_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_SNOC_SF_QOSBOX_REGUL0BW_LOW_ADDR,v)
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_REGUL0BW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_SNOC_SF_QOSBOX_REGUL0BW_LOW_ADDR,m,v,HWIO_MEMNOC_SNOC_SF_QOSBOX_REGUL0BW_LOW_IN)
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_REGUL0BW_LOW_SATURATION_BMSK                                              0x3ff0000
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_REGUL0BW_LOW_SATURATION_SHFT                                                   0x10
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_REGUL0BW_LOW_RSV0_BMSK                                                       0xf000
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_REGUL0BW_LOW_RSV0_SHFT                                                          0xc
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_REGUL0BW_LOW_BANDWIDTH_BMSK                                                   0xfff
#define HWIO_MEMNOC_SNOC_SF_QOSBOX_REGUL0BW_LOW_BANDWIDTH_SHFT                                                     0x0

#define HWIO_MEMNOC_GPU0_QOSBOX_SWID_LOW_ADDR                                                               (MEMNOC_MEM_NOC_REG_BASE      + 0x0001a000)
#define HWIO_MEMNOC_GPU0_QOSBOX_SWID_LOW_RMSK                                                                 0xffffff
#define HWIO_MEMNOC_GPU0_QOSBOX_SWID_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_GPU0_QOSBOX_SWID_LOW_ADDR, HWIO_MEMNOC_GPU0_QOSBOX_SWID_LOW_RMSK)
#define HWIO_MEMNOC_GPU0_QOSBOX_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_GPU0_QOSBOX_SWID_LOW_ADDR, m)
#define HWIO_MEMNOC_GPU0_QOSBOX_SWID_LOW_UNITTYPEID_BMSK                                                      0xff0000
#define HWIO_MEMNOC_GPU0_QOSBOX_SWID_LOW_UNITTYPEID_SHFT                                                          0x10
#define HWIO_MEMNOC_GPU0_QOSBOX_SWID_LOW_UNITCONFID_BMSK                                                        0xffff
#define HWIO_MEMNOC_GPU0_QOSBOX_SWID_LOW_UNITCONFID_SHFT                                                           0x0

#define HWIO_MEMNOC_GPU0_QOSBOX_SWID_HIGH_ADDR                                                              (MEMNOC_MEM_NOC_REG_BASE      + 0x0001a004)
#define HWIO_MEMNOC_GPU0_QOSBOX_SWID_HIGH_RMSK                                                                  0xffff
#define HWIO_MEMNOC_GPU0_QOSBOX_SWID_HIGH_IN          \
        in_dword_masked(HWIO_MEMNOC_GPU0_QOSBOX_SWID_HIGH_ADDR, HWIO_MEMNOC_GPU0_QOSBOX_SWID_HIGH_RMSK)
#define HWIO_MEMNOC_GPU0_QOSBOX_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_GPU0_QOSBOX_SWID_HIGH_ADDR, m)
#define HWIO_MEMNOC_GPU0_QOSBOX_SWID_HIGH_QNOCID_BMSK                                                           0xffff
#define HWIO_MEMNOC_GPU0_QOSBOX_SWID_HIGH_QNOCID_SHFT                                                              0x0

#define HWIO_MEMNOC_GPU0_QOSBOX_MAINCTL_LOW_ADDR                                                            (MEMNOC_MEM_NOC_REG_BASE      + 0x0001a008)
#define HWIO_MEMNOC_GPU0_QOSBOX_MAINCTL_LOW_RMSK                                                              0x3fffff
#define HWIO_MEMNOC_GPU0_QOSBOX_MAINCTL_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_GPU0_QOSBOX_MAINCTL_LOW_ADDR, HWIO_MEMNOC_GPU0_QOSBOX_MAINCTL_LOW_RMSK)
#define HWIO_MEMNOC_GPU0_QOSBOX_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_GPU0_QOSBOX_MAINCTL_LOW_ADDR, m)
#define HWIO_MEMNOC_GPU0_QOSBOX_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_GPU0_QOSBOX_MAINCTL_LOW_ADDR,v)
#define HWIO_MEMNOC_GPU0_QOSBOX_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_GPU0_QOSBOX_MAINCTL_LOW_ADDR,m,v,HWIO_MEMNOC_GPU0_QOSBOX_MAINCTL_LOW_IN)
#define HWIO_MEMNOC_GPU0_QOSBOX_MAINCTL_LOW_SAFESHAPING_BMSK                                                  0x3f0000
#define HWIO_MEMNOC_GPU0_QOSBOX_MAINCTL_LOW_SAFESHAPING_SHFT                                                      0x10
#define HWIO_MEMNOC_GPU0_QOSBOX_MAINCTL_LOW_RSV1_BMSK                                                           0xc000
#define HWIO_MEMNOC_GPU0_QOSBOX_MAINCTL_LOW_RSV1_SHFT                                                              0xe
#define HWIO_MEMNOC_GPU0_QOSBOX_MAINCTL_LOW_URGDELAY_BMSK                                                       0x3f00
#define HWIO_MEMNOC_GPU0_QOSBOX_MAINCTL_LOW_URGDELAY_SHFT                                                          0x8
#define HWIO_MEMNOC_GPU0_QOSBOX_MAINCTL_LOW_RSV0_BMSK                                                             0x80
#define HWIO_MEMNOC_GPU0_QOSBOX_MAINCTL_LOW_RSV0_SHFT                                                              0x7
#define HWIO_MEMNOC_GPU0_QOSBOX_MAINCTL_LOW_DFLTPRIORITY_BMSK                                                     0x70
#define HWIO_MEMNOC_GPU0_QOSBOX_MAINCTL_LOW_DFLTPRIORITY_SHFT                                                      0x4
#define HWIO_MEMNOC_GPU0_QOSBOX_MAINCTL_LOW_SLVURGMSGEN_BMSK                                                       0x8
#define HWIO_MEMNOC_GPU0_QOSBOX_MAINCTL_LOW_SLVURGMSGEN_SHFT                                                       0x3
#define HWIO_MEMNOC_GPU0_QOSBOX_MAINCTL_LOW_STOP_BMSK                                                              0x4
#define HWIO_MEMNOC_GPU0_QOSBOX_MAINCTL_LOW_STOP_SHFT                                                              0x2
#define HWIO_MEMNOC_GPU0_QOSBOX_MAINCTL_LOW_SHAPEREN_BMSK                                                          0x2
#define HWIO_MEMNOC_GPU0_QOSBOX_MAINCTL_LOW_SHAPEREN_SHFT                                                          0x1
#define HWIO_MEMNOC_GPU0_QOSBOX_MAINCTL_LOW_BWLIMITEN_BMSK                                                         0x1
#define HWIO_MEMNOC_GPU0_QOSBOX_MAINCTL_LOW_BWLIMITEN_SHFT                                                         0x0

#define HWIO_MEMNOC_GPU0_QOSBOX_MAINSTATUS_LOW_ADDR                                                         (MEMNOC_MEM_NOC_REG_BASE      + 0x0001a010)
#define HWIO_MEMNOC_GPU0_QOSBOX_MAINSTATUS_LOW_RMSK                                                          0xfffffff
#define HWIO_MEMNOC_GPU0_QOSBOX_MAINSTATUS_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_GPU0_QOSBOX_MAINSTATUS_LOW_ADDR, HWIO_MEMNOC_GPU0_QOSBOX_MAINSTATUS_LOW_RMSK)
#define HWIO_MEMNOC_GPU0_QOSBOX_MAINSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_GPU0_QOSBOX_MAINSTATUS_LOW_ADDR, m)
#define HWIO_MEMNOC_GPU0_QOSBOX_MAINSTATUS_LOW_NOMINALFREQ_BMSK                                              0xfff0000
#define HWIO_MEMNOC_GPU0_QOSBOX_MAINSTATUS_LOW_NOMINALFREQ_SHFT                                                   0x10
#define HWIO_MEMNOC_GPU0_QOSBOX_MAINSTATUS_LOW_RSV0_BMSK                                                        0xffc0
#define HWIO_MEMNOC_GPU0_QOSBOX_MAINSTATUS_LOW_RSV0_SHFT                                                           0x6
#define HWIO_MEMNOC_GPU0_QOSBOX_MAINSTATUS_LOW_PENDING_BMSK                                                       0x3f
#define HWIO_MEMNOC_GPU0_QOSBOX_MAINSTATUS_LOW_PENDING_SHFT                                                        0x0

#define HWIO_MEMNOC_GPU0_QOSBOX_LIMITBW_LOW_ADDR                                                            (MEMNOC_MEM_NOC_REG_BASE      + 0x0001a018)
#define HWIO_MEMNOC_GPU0_QOSBOX_LIMITBW_LOW_RMSK                                                             0x3ffffff
#define HWIO_MEMNOC_GPU0_QOSBOX_LIMITBW_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_GPU0_QOSBOX_LIMITBW_LOW_ADDR, HWIO_MEMNOC_GPU0_QOSBOX_LIMITBW_LOW_RMSK)
#define HWIO_MEMNOC_GPU0_QOSBOX_LIMITBW_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_GPU0_QOSBOX_LIMITBW_LOW_ADDR, m)
#define HWIO_MEMNOC_GPU0_QOSBOX_LIMITBW_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_GPU0_QOSBOX_LIMITBW_LOW_ADDR,v)
#define HWIO_MEMNOC_GPU0_QOSBOX_LIMITBW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_GPU0_QOSBOX_LIMITBW_LOW_ADDR,m,v,HWIO_MEMNOC_GPU0_QOSBOX_LIMITBW_LOW_IN)
#define HWIO_MEMNOC_GPU0_QOSBOX_LIMITBW_LOW_SATURATION_BMSK                                                  0x3ff0000
#define HWIO_MEMNOC_GPU0_QOSBOX_LIMITBW_LOW_SATURATION_SHFT                                                       0x10
#define HWIO_MEMNOC_GPU0_QOSBOX_LIMITBW_LOW_RSV0_BMSK                                                           0xe000
#define HWIO_MEMNOC_GPU0_QOSBOX_LIMITBW_LOW_RSV0_SHFT                                                              0xd
#define HWIO_MEMNOC_GPU0_QOSBOX_LIMITBW_LOW_BANDWIDTH_BMSK                                                      0x1fff
#define HWIO_MEMNOC_GPU0_QOSBOX_LIMITBW_LOW_BANDWIDTH_SHFT                                                         0x0

#define HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_LOW_ADDR                                                            (MEMNOC_MEM_NOC_REG_BASE      + 0x0001a020)
#define HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_LOW_RMSK                                                            0xffffffff
#define HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_LOW_ADDR, HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_LOW_RMSK)
#define HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_LOW_ADDR, m)
#define HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_LOW_ADDR,v)
#define HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_LOW_ADDR,m,v,HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_LOW_IN)
#define HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_LOW_RSV3_BMSK                                                       0xc0000000
#define HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_LOW_RSV3_SHFT                                                             0x1e
#define HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_LOW_LVL3_BMSK                                                       0x3f000000
#define HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_LOW_LVL3_SHFT                                                             0x18
#define HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_LOW_RSV2_BMSK                                                         0xc00000
#define HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_LOW_RSV2_SHFT                                                             0x16
#define HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_LOW_LVL2_BMSK                                                         0x3f0000
#define HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_LOW_LVL2_SHFT                                                             0x10
#define HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_LOW_RSV1_BMSK                                                           0xc000
#define HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_LOW_RSV1_SHFT                                                              0xe
#define HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_LOW_LVL1_BMSK                                                           0x3f00
#define HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_LOW_LVL1_SHFT                                                              0x8
#define HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_LOW_RSV0_BMSK                                                             0xc0
#define HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_LOW_RSV0_SHFT                                                              0x6
#define HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_LOW_LVL0_BMSK                                                             0x3f
#define HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_LOW_LVL0_SHFT                                                              0x0

#define HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_HIGH_ADDR                                                           (MEMNOC_MEM_NOC_REG_BASE      + 0x0001a024)
#define HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_HIGH_RMSK                                                           0xffffffff
#define HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_HIGH_IN          \
        in_dword_masked(HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_HIGH_ADDR, HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_HIGH_RMSK)
#define HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_HIGH_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_HIGH_ADDR, m)
#define HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_HIGH_OUT(v)      \
        out_dword(HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_HIGH_ADDR,v)
#define HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_HIGH_ADDR,m,v,HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_HIGH_IN)
#define HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_HIGH_RSV7_BMSK                                                      0xc0000000
#define HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_HIGH_RSV7_SHFT                                                            0x1e
#define HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_HIGH_LVL7_BMSK                                                      0x3f000000
#define HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_HIGH_LVL7_SHFT                                                            0x18
#define HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_HIGH_RSV6_BMSK                                                        0xc00000
#define HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_HIGH_RSV6_SHFT                                                            0x16
#define HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_HIGH_LVL6_BMSK                                                        0x3f0000
#define HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_HIGH_LVL6_SHFT                                                            0x10
#define HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_HIGH_RSV5_BMSK                                                          0xc000
#define HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_HIGH_RSV5_SHFT                                                             0xe
#define HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_HIGH_LVL5_BMSK                                                          0x3f00
#define HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_HIGH_LVL5_SHFT                                                             0x8
#define HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_HIGH_RSV4_BMSK                                                            0xc0
#define HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_HIGH_RSV4_SHFT                                                             0x6
#define HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_HIGH_LVL4_BMSK                                                            0x3f
#define HWIO_MEMNOC_GPU0_QOSBOX_SHAPING_HIGH_LVL4_SHFT                                                             0x0

#define HWIO_MEMNOC_GPU0_QOSBOX_REGUL0CTL_LOW_ADDR                                                          (MEMNOC_MEM_NOC_REG_BASE      + 0x0001a040)
#define HWIO_MEMNOC_GPU0_QOSBOX_REGUL0CTL_LOW_RMSK                                                              0x7fff
#define HWIO_MEMNOC_GPU0_QOSBOX_REGUL0CTL_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_GPU0_QOSBOX_REGUL0CTL_LOW_ADDR, HWIO_MEMNOC_GPU0_QOSBOX_REGUL0CTL_LOW_RMSK)
#define HWIO_MEMNOC_GPU0_QOSBOX_REGUL0CTL_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_GPU0_QOSBOX_REGUL0CTL_LOW_ADDR, m)
#define HWIO_MEMNOC_GPU0_QOSBOX_REGUL0CTL_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_GPU0_QOSBOX_REGUL0CTL_LOW_ADDR,v)
#define HWIO_MEMNOC_GPU0_QOSBOX_REGUL0CTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_GPU0_QOSBOX_REGUL0CTL_LOW_ADDR,m,v,HWIO_MEMNOC_GPU0_QOSBOX_REGUL0CTL_LOW_IN)
#define HWIO_MEMNOC_GPU0_QOSBOX_REGUL0CTL_LOW_HIGHPRIORITY_BMSK                                                 0x7000
#define HWIO_MEMNOC_GPU0_QOSBOX_REGUL0CTL_LOW_HIGHPRIORITY_SHFT                                                    0xc
#define HWIO_MEMNOC_GPU0_QOSBOX_REGUL0CTL_LOW_RSV3_BMSK                                                          0x800
#define HWIO_MEMNOC_GPU0_QOSBOX_REGUL0CTL_LOW_RSV3_SHFT                                                            0xb
#define HWIO_MEMNOC_GPU0_QOSBOX_REGUL0CTL_LOW_LOWPRIORITY_BMSK                                                   0x700
#define HWIO_MEMNOC_GPU0_QOSBOX_REGUL0CTL_LOW_LOWPRIORITY_SHFT                                                     0x8
#define HWIO_MEMNOC_GPU0_QOSBOX_REGUL0CTL_LOW_RSV2_BMSK                                                           0xf0
#define HWIO_MEMNOC_GPU0_QOSBOX_REGUL0CTL_LOW_RSV2_SHFT                                                            0x4
#define HWIO_MEMNOC_GPU0_QOSBOX_REGUL0CTL_LOW_RSV1_BMSK                                                            0x8
#define HWIO_MEMNOC_GPU0_QOSBOX_REGUL0CTL_LOW_RSV1_SHFT                                                            0x3
#define HWIO_MEMNOC_GPU0_QOSBOX_REGUL0CTL_LOW_RSV0_BMSK                                                            0x4
#define HWIO_MEMNOC_GPU0_QOSBOX_REGUL0CTL_LOW_RSV0_SHFT                                                            0x2
#define HWIO_MEMNOC_GPU0_QOSBOX_REGUL0CTL_LOW_WREN_BMSK                                                            0x2
#define HWIO_MEMNOC_GPU0_QOSBOX_REGUL0CTL_LOW_WREN_SHFT                                                            0x1
#define HWIO_MEMNOC_GPU0_QOSBOX_REGUL0CTL_LOW_RDEN_BMSK                                                            0x1
#define HWIO_MEMNOC_GPU0_QOSBOX_REGUL0CTL_LOW_RDEN_SHFT                                                            0x0

#define HWIO_MEMNOC_GPU0_QOSBOX_REGUL0BW_LOW_ADDR                                                           (MEMNOC_MEM_NOC_REG_BASE      + 0x0001a048)
#define HWIO_MEMNOC_GPU0_QOSBOX_REGUL0BW_LOW_RMSK                                                            0x3ffffff
#define HWIO_MEMNOC_GPU0_QOSBOX_REGUL0BW_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_GPU0_QOSBOX_REGUL0BW_LOW_ADDR, HWIO_MEMNOC_GPU0_QOSBOX_REGUL0BW_LOW_RMSK)
#define HWIO_MEMNOC_GPU0_QOSBOX_REGUL0BW_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_GPU0_QOSBOX_REGUL0BW_LOW_ADDR, m)
#define HWIO_MEMNOC_GPU0_QOSBOX_REGUL0BW_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_GPU0_QOSBOX_REGUL0BW_LOW_ADDR,v)
#define HWIO_MEMNOC_GPU0_QOSBOX_REGUL0BW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_GPU0_QOSBOX_REGUL0BW_LOW_ADDR,m,v,HWIO_MEMNOC_GPU0_QOSBOX_REGUL0BW_LOW_IN)
#define HWIO_MEMNOC_GPU0_QOSBOX_REGUL0BW_LOW_SATURATION_BMSK                                                 0x3ff0000
#define HWIO_MEMNOC_GPU0_QOSBOX_REGUL0BW_LOW_SATURATION_SHFT                                                      0x10
#define HWIO_MEMNOC_GPU0_QOSBOX_REGUL0BW_LOW_RSV0_BMSK                                                          0xe000
#define HWIO_MEMNOC_GPU0_QOSBOX_REGUL0BW_LOW_RSV0_SHFT                                                             0xd
#define HWIO_MEMNOC_GPU0_QOSBOX_REGUL0BW_LOW_BANDWIDTH_BMSK                                                     0x1fff
#define HWIO_MEMNOC_GPU0_QOSBOX_REGUL0BW_LOW_BANDWIDTH_SHFT                                                        0x0

#define HWIO_MEMNOC_GPU1_QOSBOX_SWID_LOW_ADDR                                                               (MEMNOC_MEM_NOC_REG_BASE      + 0x0001b000)
#define HWIO_MEMNOC_GPU1_QOSBOX_SWID_LOW_RMSK                                                                 0xffffff
#define HWIO_MEMNOC_GPU1_QOSBOX_SWID_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_GPU1_QOSBOX_SWID_LOW_ADDR, HWIO_MEMNOC_GPU1_QOSBOX_SWID_LOW_RMSK)
#define HWIO_MEMNOC_GPU1_QOSBOX_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_GPU1_QOSBOX_SWID_LOW_ADDR, m)
#define HWIO_MEMNOC_GPU1_QOSBOX_SWID_LOW_UNITTYPEID_BMSK                                                      0xff0000
#define HWIO_MEMNOC_GPU1_QOSBOX_SWID_LOW_UNITTYPEID_SHFT                                                          0x10
#define HWIO_MEMNOC_GPU1_QOSBOX_SWID_LOW_UNITCONFID_BMSK                                                        0xffff
#define HWIO_MEMNOC_GPU1_QOSBOX_SWID_LOW_UNITCONFID_SHFT                                                           0x0

#define HWIO_MEMNOC_GPU1_QOSBOX_SWID_HIGH_ADDR                                                              (MEMNOC_MEM_NOC_REG_BASE      + 0x0001b004)
#define HWIO_MEMNOC_GPU1_QOSBOX_SWID_HIGH_RMSK                                                                  0xffff
#define HWIO_MEMNOC_GPU1_QOSBOX_SWID_HIGH_IN          \
        in_dword_masked(HWIO_MEMNOC_GPU1_QOSBOX_SWID_HIGH_ADDR, HWIO_MEMNOC_GPU1_QOSBOX_SWID_HIGH_RMSK)
#define HWIO_MEMNOC_GPU1_QOSBOX_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_GPU1_QOSBOX_SWID_HIGH_ADDR, m)
#define HWIO_MEMNOC_GPU1_QOSBOX_SWID_HIGH_QNOCID_BMSK                                                           0xffff
#define HWIO_MEMNOC_GPU1_QOSBOX_SWID_HIGH_QNOCID_SHFT                                                              0x0

#define HWIO_MEMNOC_GPU1_QOSBOX_MAINCTL_LOW_ADDR                                                            (MEMNOC_MEM_NOC_REG_BASE      + 0x0001b008)
#define HWIO_MEMNOC_GPU1_QOSBOX_MAINCTL_LOW_RMSK                                                              0x3fffff
#define HWIO_MEMNOC_GPU1_QOSBOX_MAINCTL_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_GPU1_QOSBOX_MAINCTL_LOW_ADDR, HWIO_MEMNOC_GPU1_QOSBOX_MAINCTL_LOW_RMSK)
#define HWIO_MEMNOC_GPU1_QOSBOX_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_GPU1_QOSBOX_MAINCTL_LOW_ADDR, m)
#define HWIO_MEMNOC_GPU1_QOSBOX_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_GPU1_QOSBOX_MAINCTL_LOW_ADDR,v)
#define HWIO_MEMNOC_GPU1_QOSBOX_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_GPU1_QOSBOX_MAINCTL_LOW_ADDR,m,v,HWIO_MEMNOC_GPU1_QOSBOX_MAINCTL_LOW_IN)
#define HWIO_MEMNOC_GPU1_QOSBOX_MAINCTL_LOW_SAFESHAPING_BMSK                                                  0x3f0000
#define HWIO_MEMNOC_GPU1_QOSBOX_MAINCTL_LOW_SAFESHAPING_SHFT                                                      0x10
#define HWIO_MEMNOC_GPU1_QOSBOX_MAINCTL_LOW_RSV1_BMSK                                                           0xc000
#define HWIO_MEMNOC_GPU1_QOSBOX_MAINCTL_LOW_RSV1_SHFT                                                              0xe
#define HWIO_MEMNOC_GPU1_QOSBOX_MAINCTL_LOW_URGDELAY_BMSK                                                       0x3f00
#define HWIO_MEMNOC_GPU1_QOSBOX_MAINCTL_LOW_URGDELAY_SHFT                                                          0x8
#define HWIO_MEMNOC_GPU1_QOSBOX_MAINCTL_LOW_RSV0_BMSK                                                             0x80
#define HWIO_MEMNOC_GPU1_QOSBOX_MAINCTL_LOW_RSV0_SHFT                                                              0x7
#define HWIO_MEMNOC_GPU1_QOSBOX_MAINCTL_LOW_DFLTPRIORITY_BMSK                                                     0x70
#define HWIO_MEMNOC_GPU1_QOSBOX_MAINCTL_LOW_DFLTPRIORITY_SHFT                                                      0x4
#define HWIO_MEMNOC_GPU1_QOSBOX_MAINCTL_LOW_SLVURGMSGEN_BMSK                                                       0x8
#define HWIO_MEMNOC_GPU1_QOSBOX_MAINCTL_LOW_SLVURGMSGEN_SHFT                                                       0x3
#define HWIO_MEMNOC_GPU1_QOSBOX_MAINCTL_LOW_STOP_BMSK                                                              0x4
#define HWIO_MEMNOC_GPU1_QOSBOX_MAINCTL_LOW_STOP_SHFT                                                              0x2
#define HWIO_MEMNOC_GPU1_QOSBOX_MAINCTL_LOW_SHAPEREN_BMSK                                                          0x2
#define HWIO_MEMNOC_GPU1_QOSBOX_MAINCTL_LOW_SHAPEREN_SHFT                                                          0x1
#define HWIO_MEMNOC_GPU1_QOSBOX_MAINCTL_LOW_BWLIMITEN_BMSK                                                         0x1
#define HWIO_MEMNOC_GPU1_QOSBOX_MAINCTL_LOW_BWLIMITEN_SHFT                                                         0x0

#define HWIO_MEMNOC_GPU1_QOSBOX_MAINSTATUS_LOW_ADDR                                                         (MEMNOC_MEM_NOC_REG_BASE      + 0x0001b010)
#define HWIO_MEMNOC_GPU1_QOSBOX_MAINSTATUS_LOW_RMSK                                                          0xfffffff
#define HWIO_MEMNOC_GPU1_QOSBOX_MAINSTATUS_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_GPU1_QOSBOX_MAINSTATUS_LOW_ADDR, HWIO_MEMNOC_GPU1_QOSBOX_MAINSTATUS_LOW_RMSK)
#define HWIO_MEMNOC_GPU1_QOSBOX_MAINSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_GPU1_QOSBOX_MAINSTATUS_LOW_ADDR, m)
#define HWIO_MEMNOC_GPU1_QOSBOX_MAINSTATUS_LOW_NOMINALFREQ_BMSK                                              0xfff0000
#define HWIO_MEMNOC_GPU1_QOSBOX_MAINSTATUS_LOW_NOMINALFREQ_SHFT                                                   0x10
#define HWIO_MEMNOC_GPU1_QOSBOX_MAINSTATUS_LOW_RSV0_BMSK                                                        0xffc0
#define HWIO_MEMNOC_GPU1_QOSBOX_MAINSTATUS_LOW_RSV0_SHFT                                                           0x6
#define HWIO_MEMNOC_GPU1_QOSBOX_MAINSTATUS_LOW_PENDING_BMSK                                                       0x3f
#define HWIO_MEMNOC_GPU1_QOSBOX_MAINSTATUS_LOW_PENDING_SHFT                                                        0x0

#define HWIO_MEMNOC_GPU1_QOSBOX_LIMITBW_LOW_ADDR                                                            (MEMNOC_MEM_NOC_REG_BASE      + 0x0001b018)
#define HWIO_MEMNOC_GPU1_QOSBOX_LIMITBW_LOW_RMSK                                                             0x3ffffff
#define HWIO_MEMNOC_GPU1_QOSBOX_LIMITBW_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_GPU1_QOSBOX_LIMITBW_LOW_ADDR, HWIO_MEMNOC_GPU1_QOSBOX_LIMITBW_LOW_RMSK)
#define HWIO_MEMNOC_GPU1_QOSBOX_LIMITBW_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_GPU1_QOSBOX_LIMITBW_LOW_ADDR, m)
#define HWIO_MEMNOC_GPU1_QOSBOX_LIMITBW_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_GPU1_QOSBOX_LIMITBW_LOW_ADDR,v)
#define HWIO_MEMNOC_GPU1_QOSBOX_LIMITBW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_GPU1_QOSBOX_LIMITBW_LOW_ADDR,m,v,HWIO_MEMNOC_GPU1_QOSBOX_LIMITBW_LOW_IN)
#define HWIO_MEMNOC_GPU1_QOSBOX_LIMITBW_LOW_SATURATION_BMSK                                                  0x3ff0000
#define HWIO_MEMNOC_GPU1_QOSBOX_LIMITBW_LOW_SATURATION_SHFT                                                       0x10
#define HWIO_MEMNOC_GPU1_QOSBOX_LIMITBW_LOW_RSV0_BMSK                                                           0xe000
#define HWIO_MEMNOC_GPU1_QOSBOX_LIMITBW_LOW_RSV0_SHFT                                                              0xd
#define HWIO_MEMNOC_GPU1_QOSBOX_LIMITBW_LOW_BANDWIDTH_BMSK                                                      0x1fff
#define HWIO_MEMNOC_GPU1_QOSBOX_LIMITBW_LOW_BANDWIDTH_SHFT                                                         0x0

#define HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_LOW_ADDR                                                            (MEMNOC_MEM_NOC_REG_BASE      + 0x0001b020)
#define HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_LOW_RMSK                                                            0xffffffff
#define HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_LOW_ADDR, HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_LOW_RMSK)
#define HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_LOW_ADDR, m)
#define HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_LOW_ADDR,v)
#define HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_LOW_ADDR,m,v,HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_LOW_IN)
#define HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_LOW_RSV3_BMSK                                                       0xc0000000
#define HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_LOW_RSV3_SHFT                                                             0x1e
#define HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_LOW_LVL3_BMSK                                                       0x3f000000
#define HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_LOW_LVL3_SHFT                                                             0x18
#define HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_LOW_RSV2_BMSK                                                         0xc00000
#define HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_LOW_RSV2_SHFT                                                             0x16
#define HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_LOW_LVL2_BMSK                                                         0x3f0000
#define HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_LOW_LVL2_SHFT                                                             0x10
#define HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_LOW_RSV1_BMSK                                                           0xc000
#define HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_LOW_RSV1_SHFT                                                              0xe
#define HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_LOW_LVL1_BMSK                                                           0x3f00
#define HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_LOW_LVL1_SHFT                                                              0x8
#define HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_LOW_RSV0_BMSK                                                             0xc0
#define HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_LOW_RSV0_SHFT                                                              0x6
#define HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_LOW_LVL0_BMSK                                                             0x3f
#define HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_LOW_LVL0_SHFT                                                              0x0

#define HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_HIGH_ADDR                                                           (MEMNOC_MEM_NOC_REG_BASE      + 0x0001b024)
#define HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_HIGH_RMSK                                                           0xffffffff
#define HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_HIGH_IN          \
        in_dword_masked(HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_HIGH_ADDR, HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_HIGH_RMSK)
#define HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_HIGH_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_HIGH_ADDR, m)
#define HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_HIGH_OUT(v)      \
        out_dword(HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_HIGH_ADDR,v)
#define HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_HIGH_ADDR,m,v,HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_HIGH_IN)
#define HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_HIGH_RSV7_BMSK                                                      0xc0000000
#define HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_HIGH_RSV7_SHFT                                                            0x1e
#define HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_HIGH_LVL7_BMSK                                                      0x3f000000
#define HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_HIGH_LVL7_SHFT                                                            0x18
#define HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_HIGH_RSV6_BMSK                                                        0xc00000
#define HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_HIGH_RSV6_SHFT                                                            0x16
#define HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_HIGH_LVL6_BMSK                                                        0x3f0000
#define HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_HIGH_LVL6_SHFT                                                            0x10
#define HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_HIGH_RSV5_BMSK                                                          0xc000
#define HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_HIGH_RSV5_SHFT                                                             0xe
#define HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_HIGH_LVL5_BMSK                                                          0x3f00
#define HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_HIGH_LVL5_SHFT                                                             0x8
#define HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_HIGH_RSV4_BMSK                                                            0xc0
#define HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_HIGH_RSV4_SHFT                                                             0x6
#define HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_HIGH_LVL4_BMSK                                                            0x3f
#define HWIO_MEMNOC_GPU1_QOSBOX_SHAPING_HIGH_LVL4_SHFT                                                             0x0

#define HWIO_MEMNOC_GPU1_QOSBOX_REGUL0CTL_LOW_ADDR                                                          (MEMNOC_MEM_NOC_REG_BASE      + 0x0001b040)
#define HWIO_MEMNOC_GPU1_QOSBOX_REGUL0CTL_LOW_RMSK                                                              0x7fff
#define HWIO_MEMNOC_GPU1_QOSBOX_REGUL0CTL_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_GPU1_QOSBOX_REGUL0CTL_LOW_ADDR, HWIO_MEMNOC_GPU1_QOSBOX_REGUL0CTL_LOW_RMSK)
#define HWIO_MEMNOC_GPU1_QOSBOX_REGUL0CTL_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_GPU1_QOSBOX_REGUL0CTL_LOW_ADDR, m)
#define HWIO_MEMNOC_GPU1_QOSBOX_REGUL0CTL_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_GPU1_QOSBOX_REGUL0CTL_LOW_ADDR,v)
#define HWIO_MEMNOC_GPU1_QOSBOX_REGUL0CTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_GPU1_QOSBOX_REGUL0CTL_LOW_ADDR,m,v,HWIO_MEMNOC_GPU1_QOSBOX_REGUL0CTL_LOW_IN)
#define HWIO_MEMNOC_GPU1_QOSBOX_REGUL0CTL_LOW_HIGHPRIORITY_BMSK                                                 0x7000
#define HWIO_MEMNOC_GPU1_QOSBOX_REGUL0CTL_LOW_HIGHPRIORITY_SHFT                                                    0xc
#define HWIO_MEMNOC_GPU1_QOSBOX_REGUL0CTL_LOW_RSV3_BMSK                                                          0x800
#define HWIO_MEMNOC_GPU1_QOSBOX_REGUL0CTL_LOW_RSV3_SHFT                                                            0xb
#define HWIO_MEMNOC_GPU1_QOSBOX_REGUL0CTL_LOW_LOWPRIORITY_BMSK                                                   0x700
#define HWIO_MEMNOC_GPU1_QOSBOX_REGUL0CTL_LOW_LOWPRIORITY_SHFT                                                     0x8
#define HWIO_MEMNOC_GPU1_QOSBOX_REGUL0CTL_LOW_RSV2_BMSK                                                           0xf0
#define HWIO_MEMNOC_GPU1_QOSBOX_REGUL0CTL_LOW_RSV2_SHFT                                                            0x4
#define HWIO_MEMNOC_GPU1_QOSBOX_REGUL0CTL_LOW_RSV1_BMSK                                                            0x8
#define HWIO_MEMNOC_GPU1_QOSBOX_REGUL0CTL_LOW_RSV1_SHFT                                                            0x3
#define HWIO_MEMNOC_GPU1_QOSBOX_REGUL0CTL_LOW_RSV0_BMSK                                                            0x4
#define HWIO_MEMNOC_GPU1_QOSBOX_REGUL0CTL_LOW_RSV0_SHFT                                                            0x2
#define HWIO_MEMNOC_GPU1_QOSBOX_REGUL0CTL_LOW_WREN_BMSK                                                            0x2
#define HWIO_MEMNOC_GPU1_QOSBOX_REGUL0CTL_LOW_WREN_SHFT                                                            0x1
#define HWIO_MEMNOC_GPU1_QOSBOX_REGUL0CTL_LOW_RDEN_BMSK                                                            0x1
#define HWIO_MEMNOC_GPU1_QOSBOX_REGUL0CTL_LOW_RDEN_SHFT                                                            0x0

#define HWIO_MEMNOC_GPU1_QOSBOX_REGUL0BW_LOW_ADDR                                                           (MEMNOC_MEM_NOC_REG_BASE      + 0x0001b048)
#define HWIO_MEMNOC_GPU1_QOSBOX_REGUL0BW_LOW_RMSK                                                            0x3ffffff
#define HWIO_MEMNOC_GPU1_QOSBOX_REGUL0BW_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_GPU1_QOSBOX_REGUL0BW_LOW_ADDR, HWIO_MEMNOC_GPU1_QOSBOX_REGUL0BW_LOW_RMSK)
#define HWIO_MEMNOC_GPU1_QOSBOX_REGUL0BW_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_GPU1_QOSBOX_REGUL0BW_LOW_ADDR, m)
#define HWIO_MEMNOC_GPU1_QOSBOX_REGUL0BW_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_GPU1_QOSBOX_REGUL0BW_LOW_ADDR,v)
#define HWIO_MEMNOC_GPU1_QOSBOX_REGUL0BW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_GPU1_QOSBOX_REGUL0BW_LOW_ADDR,m,v,HWIO_MEMNOC_GPU1_QOSBOX_REGUL0BW_LOW_IN)
#define HWIO_MEMNOC_GPU1_QOSBOX_REGUL0BW_LOW_SATURATION_BMSK                                                 0x3ff0000
#define HWIO_MEMNOC_GPU1_QOSBOX_REGUL0BW_LOW_SATURATION_SHFT                                                      0x10
#define HWIO_MEMNOC_GPU1_QOSBOX_REGUL0BW_LOW_RSV0_BMSK                                                          0xe000
#define HWIO_MEMNOC_GPU1_QOSBOX_REGUL0BW_LOW_RSV0_SHFT                                                             0xd
#define HWIO_MEMNOC_GPU1_QOSBOX_REGUL0BW_LOW_BANDWIDTH_BMSK                                                     0x1fff
#define HWIO_MEMNOC_GPU1_QOSBOX_REGUL0BW_LOW_BANDWIDTH_SHFT                                                        0x0

#define HWIO_MEMNOC_MDSP_QOSBOX_SWID_LOW_ADDR                                                               (MEMNOC_MEM_NOC_REG_BASE      + 0x0001c000)
#define HWIO_MEMNOC_MDSP_QOSBOX_SWID_LOW_RMSK                                                                 0xffffff
#define HWIO_MEMNOC_MDSP_QOSBOX_SWID_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_MDSP_QOSBOX_SWID_LOW_ADDR, HWIO_MEMNOC_MDSP_QOSBOX_SWID_LOW_RMSK)
#define HWIO_MEMNOC_MDSP_QOSBOX_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_MDSP_QOSBOX_SWID_LOW_ADDR, m)
#define HWIO_MEMNOC_MDSP_QOSBOX_SWID_LOW_UNITTYPEID_BMSK                                                      0xff0000
#define HWIO_MEMNOC_MDSP_QOSBOX_SWID_LOW_UNITTYPEID_SHFT                                                          0x10
#define HWIO_MEMNOC_MDSP_QOSBOX_SWID_LOW_UNITCONFID_BMSK                                                        0xffff
#define HWIO_MEMNOC_MDSP_QOSBOX_SWID_LOW_UNITCONFID_SHFT                                                           0x0

#define HWIO_MEMNOC_MDSP_QOSBOX_SWID_HIGH_ADDR                                                              (MEMNOC_MEM_NOC_REG_BASE      + 0x0001c004)
#define HWIO_MEMNOC_MDSP_QOSBOX_SWID_HIGH_RMSK                                                                  0xffff
#define HWIO_MEMNOC_MDSP_QOSBOX_SWID_HIGH_IN          \
        in_dword_masked(HWIO_MEMNOC_MDSP_QOSBOX_SWID_HIGH_ADDR, HWIO_MEMNOC_MDSP_QOSBOX_SWID_HIGH_RMSK)
#define HWIO_MEMNOC_MDSP_QOSBOX_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_MDSP_QOSBOX_SWID_HIGH_ADDR, m)
#define HWIO_MEMNOC_MDSP_QOSBOX_SWID_HIGH_QNOCID_BMSK                                                           0xffff
#define HWIO_MEMNOC_MDSP_QOSBOX_SWID_HIGH_QNOCID_SHFT                                                              0x0

#define HWIO_MEMNOC_MDSP_QOSBOX_MAINCTL_LOW_ADDR                                                            (MEMNOC_MEM_NOC_REG_BASE      + 0x0001c008)
#define HWIO_MEMNOC_MDSP_QOSBOX_MAINCTL_LOW_RMSK                                                              0x1fffff
#define HWIO_MEMNOC_MDSP_QOSBOX_MAINCTL_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_MDSP_QOSBOX_MAINCTL_LOW_ADDR, HWIO_MEMNOC_MDSP_QOSBOX_MAINCTL_LOW_RMSK)
#define HWIO_MEMNOC_MDSP_QOSBOX_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_MDSP_QOSBOX_MAINCTL_LOW_ADDR, m)
#define HWIO_MEMNOC_MDSP_QOSBOX_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_MDSP_QOSBOX_MAINCTL_LOW_ADDR,v)
#define HWIO_MEMNOC_MDSP_QOSBOX_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_MDSP_QOSBOX_MAINCTL_LOW_ADDR,m,v,HWIO_MEMNOC_MDSP_QOSBOX_MAINCTL_LOW_IN)
#define HWIO_MEMNOC_MDSP_QOSBOX_MAINCTL_LOW_SAFESHAPING_BMSK                                                  0x1f0000
#define HWIO_MEMNOC_MDSP_QOSBOX_MAINCTL_LOW_SAFESHAPING_SHFT                                                      0x10
#define HWIO_MEMNOC_MDSP_QOSBOX_MAINCTL_LOW_RSV1_BMSK                                                           0xc000
#define HWIO_MEMNOC_MDSP_QOSBOX_MAINCTL_LOW_RSV1_SHFT                                                              0xe
#define HWIO_MEMNOC_MDSP_QOSBOX_MAINCTL_LOW_URGDELAY_BMSK                                                       0x3f00
#define HWIO_MEMNOC_MDSP_QOSBOX_MAINCTL_LOW_URGDELAY_SHFT                                                          0x8
#define HWIO_MEMNOC_MDSP_QOSBOX_MAINCTL_LOW_RSV0_BMSK                                                             0x80
#define HWIO_MEMNOC_MDSP_QOSBOX_MAINCTL_LOW_RSV0_SHFT                                                              0x7
#define HWIO_MEMNOC_MDSP_QOSBOX_MAINCTL_LOW_DFLTPRIORITY_BMSK                                                     0x70
#define HWIO_MEMNOC_MDSP_QOSBOX_MAINCTL_LOW_DFLTPRIORITY_SHFT                                                      0x4
#define HWIO_MEMNOC_MDSP_QOSBOX_MAINCTL_LOW_SLVURGMSGEN_BMSK                                                       0x8
#define HWIO_MEMNOC_MDSP_QOSBOX_MAINCTL_LOW_SLVURGMSGEN_SHFT                                                       0x3
#define HWIO_MEMNOC_MDSP_QOSBOX_MAINCTL_LOW_STOP_BMSK                                                              0x4
#define HWIO_MEMNOC_MDSP_QOSBOX_MAINCTL_LOW_STOP_SHFT                                                              0x2
#define HWIO_MEMNOC_MDSP_QOSBOX_MAINCTL_LOW_SHAPEREN_BMSK                                                          0x2
#define HWIO_MEMNOC_MDSP_QOSBOX_MAINCTL_LOW_SHAPEREN_SHFT                                                          0x1
#define HWIO_MEMNOC_MDSP_QOSBOX_MAINCTL_LOW_BWLIMITEN_BMSK                                                         0x1
#define HWIO_MEMNOC_MDSP_QOSBOX_MAINCTL_LOW_BWLIMITEN_SHFT                                                         0x0

#define HWIO_MEMNOC_MDSP_QOSBOX_MAINSTATUS_LOW_ADDR                                                         (MEMNOC_MEM_NOC_REG_BASE      + 0x0001c010)
#define HWIO_MEMNOC_MDSP_QOSBOX_MAINSTATUS_LOW_RMSK                                                          0xfffffff
#define HWIO_MEMNOC_MDSP_QOSBOX_MAINSTATUS_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_MDSP_QOSBOX_MAINSTATUS_LOW_ADDR, HWIO_MEMNOC_MDSP_QOSBOX_MAINSTATUS_LOW_RMSK)
#define HWIO_MEMNOC_MDSP_QOSBOX_MAINSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_MDSP_QOSBOX_MAINSTATUS_LOW_ADDR, m)
#define HWIO_MEMNOC_MDSP_QOSBOX_MAINSTATUS_LOW_NOMINALFREQ_BMSK                                              0xfff0000
#define HWIO_MEMNOC_MDSP_QOSBOX_MAINSTATUS_LOW_NOMINALFREQ_SHFT                                                   0x10
#define HWIO_MEMNOC_MDSP_QOSBOX_MAINSTATUS_LOW_RSV0_BMSK                                                        0xffc0
#define HWIO_MEMNOC_MDSP_QOSBOX_MAINSTATUS_LOW_RSV0_SHFT                                                           0x6
#define HWIO_MEMNOC_MDSP_QOSBOX_MAINSTATUS_LOW_PENDING_BMSK                                                       0x3f
#define HWIO_MEMNOC_MDSP_QOSBOX_MAINSTATUS_LOW_PENDING_SHFT                                                        0x0

#define HWIO_MEMNOC_MDSP_QOSBOX_LIMITBW_LOW_ADDR                                                            (MEMNOC_MEM_NOC_REG_BASE      + 0x0001c018)
#define HWIO_MEMNOC_MDSP_QOSBOX_LIMITBW_LOW_RMSK                                                             0x3ffffff
#define HWIO_MEMNOC_MDSP_QOSBOX_LIMITBW_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_MDSP_QOSBOX_LIMITBW_LOW_ADDR, HWIO_MEMNOC_MDSP_QOSBOX_LIMITBW_LOW_RMSK)
#define HWIO_MEMNOC_MDSP_QOSBOX_LIMITBW_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_MDSP_QOSBOX_LIMITBW_LOW_ADDR, m)
#define HWIO_MEMNOC_MDSP_QOSBOX_LIMITBW_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_MDSP_QOSBOX_LIMITBW_LOW_ADDR,v)
#define HWIO_MEMNOC_MDSP_QOSBOX_LIMITBW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_MDSP_QOSBOX_LIMITBW_LOW_ADDR,m,v,HWIO_MEMNOC_MDSP_QOSBOX_LIMITBW_LOW_IN)
#define HWIO_MEMNOC_MDSP_QOSBOX_LIMITBW_LOW_SATURATION_BMSK                                                  0x3ff0000
#define HWIO_MEMNOC_MDSP_QOSBOX_LIMITBW_LOW_SATURATION_SHFT                                                       0x10
#define HWIO_MEMNOC_MDSP_QOSBOX_LIMITBW_LOW_RSV0_BMSK                                                           0xf800
#define HWIO_MEMNOC_MDSP_QOSBOX_LIMITBW_LOW_RSV0_SHFT                                                              0xb
#define HWIO_MEMNOC_MDSP_QOSBOX_LIMITBW_LOW_BANDWIDTH_BMSK                                                       0x7ff
#define HWIO_MEMNOC_MDSP_QOSBOX_LIMITBW_LOW_BANDWIDTH_SHFT                                                         0x0

#define HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_LOW_ADDR                                                            (MEMNOC_MEM_NOC_REG_BASE      + 0x0001c020)
#define HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_LOW_RMSK                                                            0xffffffff
#define HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_LOW_ADDR, HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_LOW_RMSK)
#define HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_LOW_ADDR, m)
#define HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_LOW_ADDR,v)
#define HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_LOW_ADDR,m,v,HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_LOW_IN)
#define HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_LOW_RSV3_BMSK                                                       0xe0000000
#define HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_LOW_RSV3_SHFT                                                             0x1d
#define HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_LOW_LVL3_BMSK                                                       0x1f000000
#define HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_LOW_LVL3_SHFT                                                             0x18
#define HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_LOW_RSV2_BMSK                                                         0xe00000
#define HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_LOW_RSV2_SHFT                                                             0x15
#define HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_LOW_LVL2_BMSK                                                         0x1f0000
#define HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_LOW_LVL2_SHFT                                                             0x10
#define HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_LOW_RSV1_BMSK                                                           0xe000
#define HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_LOW_RSV1_SHFT                                                              0xd
#define HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_LOW_LVL1_BMSK                                                           0x1f00
#define HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_LOW_LVL1_SHFT                                                              0x8
#define HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_LOW_RSV0_BMSK                                                             0xe0
#define HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_LOW_RSV0_SHFT                                                              0x5
#define HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_LOW_LVL0_BMSK                                                             0x1f
#define HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_LOW_LVL0_SHFT                                                              0x0

#define HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_HIGH_ADDR                                                           (MEMNOC_MEM_NOC_REG_BASE      + 0x0001c024)
#define HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_HIGH_RMSK                                                           0xffffffff
#define HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_HIGH_IN          \
        in_dword_masked(HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_HIGH_ADDR, HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_HIGH_RMSK)
#define HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_HIGH_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_HIGH_ADDR, m)
#define HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_HIGH_OUT(v)      \
        out_dword(HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_HIGH_ADDR,v)
#define HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_HIGH_ADDR,m,v,HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_HIGH_IN)
#define HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_HIGH_RSV7_BMSK                                                      0xe0000000
#define HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_HIGH_RSV7_SHFT                                                            0x1d
#define HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_HIGH_LVL7_BMSK                                                      0x1f000000
#define HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_HIGH_LVL7_SHFT                                                            0x18
#define HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_HIGH_RSV6_BMSK                                                        0xe00000
#define HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_HIGH_RSV6_SHFT                                                            0x15
#define HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_HIGH_LVL6_BMSK                                                        0x1f0000
#define HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_HIGH_LVL6_SHFT                                                            0x10
#define HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_HIGH_RSV5_BMSK                                                          0xe000
#define HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_HIGH_RSV5_SHFT                                                             0xd
#define HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_HIGH_LVL5_BMSK                                                          0x1f00
#define HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_HIGH_LVL5_SHFT                                                             0x8
#define HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_HIGH_RSV4_BMSK                                                            0xe0
#define HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_HIGH_RSV4_SHFT                                                             0x5
#define HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_HIGH_LVL4_BMSK                                                            0x1f
#define HWIO_MEMNOC_MDSP_QOSBOX_SHAPING_HIGH_LVL4_SHFT                                                             0x0

#define HWIO_MEMNOC_MDSP_QOSBOX_REGUL0CTL_LOW_ADDR                                                          (MEMNOC_MEM_NOC_REG_BASE      + 0x0001c040)
#define HWIO_MEMNOC_MDSP_QOSBOX_REGUL0CTL_LOW_RMSK                                                              0x7fff
#define HWIO_MEMNOC_MDSP_QOSBOX_REGUL0CTL_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_MDSP_QOSBOX_REGUL0CTL_LOW_ADDR, HWIO_MEMNOC_MDSP_QOSBOX_REGUL0CTL_LOW_RMSK)
#define HWIO_MEMNOC_MDSP_QOSBOX_REGUL0CTL_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_MDSP_QOSBOX_REGUL0CTL_LOW_ADDR, m)
#define HWIO_MEMNOC_MDSP_QOSBOX_REGUL0CTL_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_MDSP_QOSBOX_REGUL0CTL_LOW_ADDR,v)
#define HWIO_MEMNOC_MDSP_QOSBOX_REGUL0CTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_MDSP_QOSBOX_REGUL0CTL_LOW_ADDR,m,v,HWIO_MEMNOC_MDSP_QOSBOX_REGUL0CTL_LOW_IN)
#define HWIO_MEMNOC_MDSP_QOSBOX_REGUL0CTL_LOW_HIGHPRIORITY_BMSK                                                 0x7000
#define HWIO_MEMNOC_MDSP_QOSBOX_REGUL0CTL_LOW_HIGHPRIORITY_SHFT                                                    0xc
#define HWIO_MEMNOC_MDSP_QOSBOX_REGUL0CTL_LOW_RSV3_BMSK                                                          0x800
#define HWIO_MEMNOC_MDSP_QOSBOX_REGUL0CTL_LOW_RSV3_SHFT                                                            0xb
#define HWIO_MEMNOC_MDSP_QOSBOX_REGUL0CTL_LOW_LOWPRIORITY_BMSK                                                   0x700
#define HWIO_MEMNOC_MDSP_QOSBOX_REGUL0CTL_LOW_LOWPRIORITY_SHFT                                                     0x8
#define HWIO_MEMNOC_MDSP_QOSBOX_REGUL0CTL_LOW_RSV2_BMSK                                                           0xf0
#define HWIO_MEMNOC_MDSP_QOSBOX_REGUL0CTL_LOW_RSV2_SHFT                                                            0x4
#define HWIO_MEMNOC_MDSP_QOSBOX_REGUL0CTL_LOW_RSV1_BMSK                                                            0x8
#define HWIO_MEMNOC_MDSP_QOSBOX_REGUL0CTL_LOW_RSV1_SHFT                                                            0x3
#define HWIO_MEMNOC_MDSP_QOSBOX_REGUL0CTL_LOW_RSV0_BMSK                                                            0x4
#define HWIO_MEMNOC_MDSP_QOSBOX_REGUL0CTL_LOW_RSV0_SHFT                                                            0x2
#define HWIO_MEMNOC_MDSP_QOSBOX_REGUL0CTL_LOW_WREN_BMSK                                                            0x2
#define HWIO_MEMNOC_MDSP_QOSBOX_REGUL0CTL_LOW_WREN_SHFT                                                            0x1
#define HWIO_MEMNOC_MDSP_QOSBOX_REGUL0CTL_LOW_RDEN_BMSK                                                            0x1
#define HWIO_MEMNOC_MDSP_QOSBOX_REGUL0CTL_LOW_RDEN_SHFT                                                            0x0

#define HWIO_MEMNOC_MDSP_QOSBOX_REGUL0BW_LOW_ADDR                                                           (MEMNOC_MEM_NOC_REG_BASE      + 0x0001c048)
#define HWIO_MEMNOC_MDSP_QOSBOX_REGUL0BW_LOW_RMSK                                                            0x3ffffff
#define HWIO_MEMNOC_MDSP_QOSBOX_REGUL0BW_LOW_IN          \
        in_dword_masked(HWIO_MEMNOC_MDSP_QOSBOX_REGUL0BW_LOW_ADDR, HWIO_MEMNOC_MDSP_QOSBOX_REGUL0BW_LOW_RMSK)
#define HWIO_MEMNOC_MDSP_QOSBOX_REGUL0BW_LOW_INM(m)      \
        in_dword_masked(HWIO_MEMNOC_MDSP_QOSBOX_REGUL0BW_LOW_ADDR, m)
#define HWIO_MEMNOC_MDSP_QOSBOX_REGUL0BW_LOW_OUT(v)      \
        out_dword(HWIO_MEMNOC_MDSP_QOSBOX_REGUL0BW_LOW_ADDR,v)
#define HWIO_MEMNOC_MDSP_QOSBOX_REGUL0BW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEMNOC_MDSP_QOSBOX_REGUL0BW_LOW_ADDR,m,v,HWIO_MEMNOC_MDSP_QOSBOX_REGUL0BW_LOW_IN)
#define HWIO_MEMNOC_MDSP_QOSBOX_REGUL0BW_LOW_SATURATION_BMSK                                                 0x3ff0000
#define HWIO_MEMNOC_MDSP_QOSBOX_REGUL0BW_LOW_SATURATION_SHFT                                                      0x10
#define HWIO_MEMNOC_MDSP_QOSBOX_REGUL0BW_LOW_RSV0_BMSK                                                          0xf800
#define HWIO_MEMNOC_MDSP_QOSBOX_REGUL0BW_LOW_RSV0_SHFT                                                             0xb
#define HWIO_MEMNOC_MDSP_QOSBOX_REGUL0BW_LOW_BANDWIDTH_BMSK                                                      0x7ff
#define HWIO_MEMNOC_MDSP_QOSBOX_REGUL0BW_LOW_BANDWIDTH_SHFT                                                        0x0

//added to remove compilation error for Napali structure , not applicable for WL

#define HWIO_GCC_SP_CFG_AHB_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00072008)
#define HWIO_GCC_SP_CFG_AHB_CBCR_RMSK                                                              0x80000007
#define HWIO_GCC_SP_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SP_CFG_AHB_CBCR_ADDR, HWIO_GCC_SP_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_SP_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SP_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SP_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SP_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SP_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SP_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_SP_CFG_AHB_CBCR_IN)
#define HWIO_GCC_SP_CFG_AHB_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_SP_CFG_AHB_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_SP_CFG_AHB_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_SP_CFG_AHB_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_SP_CFG_AHB_CBCR_HW_CTL_BMSK                                                              0x2
#define HWIO_GCC_SP_CFG_AHB_CBCR_HW_CTL_SHFT                                                              0x1
#define HWIO_GCC_SP_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_SP_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_UFS_CARD_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00075010)
#define HWIO_GCC_UFS_CARD_AHB_CBCR_RMSK                                                            0x80000007
#define HWIO_GCC_UFS_CARD_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_UFS_CARD_AHB_CBCR_ADDR, HWIO_GCC_UFS_CARD_AHB_CBCR_RMSK)
#define HWIO_GCC_UFS_CARD_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_CARD_AHB_CBCR_ADDR, m)
#define HWIO_GCC_UFS_CARD_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_CARD_AHB_CBCR_ADDR,v)
#define HWIO_GCC_UFS_CARD_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_CARD_AHB_CBCR_ADDR,m,v,HWIO_GCC_UFS_CARD_AHB_CBCR_IN)
#define HWIO_GCC_UFS_CARD_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_UFS_CARD_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_UFS_CARD_AHB_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_UFS_CARD_AHB_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_UFS_CARD_AHB_CBCR_HW_CTL_BMSK                                                            0x2
#define HWIO_GCC_UFS_CARD_AHB_CBCR_HW_CTL_SHFT                                                            0x1
#define HWIO_GCC_UFS_CARD_AHB_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_UFS_CARD_AHB_CBCR_CLK_ENABLE_SHFT                                                        0x0

#endif /* __ICBCFG_HWIO_H__ */
