Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/user/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot game_logic_tb_behav xil_defaultlib.game_logic_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [/home/user/projects/tetris/tetris.srcs/sources_1/imports/downloads/game_logic.sv:965]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/user/projects/tetris/tetris.srcs/sources_1/imports/downloads/game_logic.sv" Line 715. Module game_logic_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/user/projects/tetris/tetris.srcs/sources_1/imports/downloads/game_logic.sv" Line 715. Module game_logic_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.game_logic_default
Compiling module xil_defaultlib.game_logic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot game_logic_tb_behav
