```
63f14868: Revert "Partially mitigate Clang compile hang" (David Srbecky <dsrbecky@google.com>)
c521ccba: Partially mitigate Clang compile hang (David Srbecky <dsrbecky@google.com>)
6c8128e2: Update version to 8.0.0. (Martyn Capewell <martyn.capewell@arm.com>)
ff82b332: Fix python 3.12+ error (#128) (mmc28a <78873583+mmc28a@users.noreply.github.com...)
89bd929e: Add support for DC ZVA (#127) (mmc28a <78873583+mmc28a@users.noreply.github.com...)
1e7883a6: Remove printf positional argument requirements from disassembler (#125) (mmc28a <78873583+mmc28a@users.noreply.github.com...)
4415fe48: [sve] Support PMULLB/T for Q destination elements (#126) (mmc28a <78873583+mmc28a@users.noreply.github.com...)
aca39bdd: Make MOPS tests tolerant of implementation options. (Jacob Bramley <jacob.bramley@arm.com>)
bdbc225b: Support SM4 accelerating instructions (#123) (mmc28a <78873583+mmc28a@users.noreply.github.com...)
d17400fd: Restrict some multiply instructions element sizes (#121) (mmc28a <78873583+mmc28a@users.noreply.github.com...)
ed687ad2: Fix backward branch veneers (#120) (mmc28a <78873583+mmc28a@users.noreply.github.com...)
16e66475: Update code coverage and formatting (#119) (mmc28a <78873583+mmc28a@users.noreply.github.com...)
e6076e92: Skip BTI tests on hardware. (Jacob Bramley <jacob.bramley@arm.com>)
f5cadc8c: Don't accept B or D lanes for SQRDMLxH. (Jacob Bramley <jacob.bramley@arm.com>)
8bd59582: Initialise NZCV for FlagM tests. (Jacob Bramley <jacob.bramley@arm.com>)
a01ff906: Restore sp after test. (Jacob Bramley <jacob.bramley@arm.com>)
01cd1c2f: Don't assume that GCS is present in CHKFEAT tests. (Jacob Bramley <jacob.bramley@arm.com>)
ecd241c0: Make PAuth tests more robust against collisions. (Jacob Bramley <jacob.bramley@arm.com>)
080c942b: Work around LLVM #108722. (Jacob Bramley <jacob.bramley@arm.com>)
598b0bb3: Fix 'set but not used' warnings. (Jacob Bramley <jacob.bramley@arm.com>)
8088bb8b: [aarch32] Make RawLiteral (and therefore Literal) noncopyable but movabl... (Matthew Bentham <matthew.bentham@arm.com>)
2a6e3c3d: Add janitors to the OWNERS file (Sadaf Ebrahimi <sadafebrahimi@google.com>)
1f86e0fb: Remove -pedantic (Aditya Kumar <appujee@google.com>)
15c11bf6: Document limits of branches and literal instructions (#115) (mmc28a <78873583+mmc28a@users.noreply.github.com...)
d0c2c933: [aarch32] Apply veneers to out-of-range backwards conditional branches (... (mmc28a <78873583+mmc28a@users.noreply.github.com...)
49d6efa6: Fix compilation of Simulator/Debugger with MSVC (#113) (TheLastRar <TheLastRar@users.noreply.github.com>)
95cb2f5d: Improve irg test (#112) (mmc28a <78873583+mmc28a@users.noreply.github.com...)
4474f589: Refactor fcvt tests (#111) (mmc28a <78873583+mmc28a@users.noreply.github.com...)
dfc2ffb9: Replace rand48 with std::linear_congruential_engine in simulator (#110) (TheLastRar <TheLastRar@users.noreply.github.com>)
f4e68058: fix: avoid template-id-cdtor warning with GCC 14 (#109) (Andrea Pappacoda <andrea@pappacoda.it>)
b7ab6ec2: Support SM3 accelerating instructions (#108) (mmc28a <78873583+mmc28a@users.noreply.github.com...)
da718c2b: Support AES accelerating instructions (#107) (mmc28a <78873583+mmc28a@users.noreply.github.com...)
a22e9a5c: Fix warnings with recent Python. (Jacob Bramley <jacob.bramley@arm.com>)
a1856a32: Support SHA-512 accelerating instructions (#104) (mmc28a <78873583+mmc28a@users.noreply.github.com...)
aabfa0ce: Support SHA-2 accelerating instructions (#103) (mmc28a <78873583+mmc28a@users.noreply.github.com...)
7eb48c6e: Support SHA-1 accelerating instructions (#102) (mmc28a <78873583+mmc28a@users.noreply.github.com...)
f307b4a2: Support SHA-3 accelerating instructions (#101) (mmc28a <78873583+mmc28a@users.noreply.github.com...)
3c40723a: [gcs] Support Guarded Control Stacks (#100) (mmc28a <78873583+mmc28a@users.noreply.github.com...)
16609c81: Fix negation of immediates in ccmp, ccmn and neg (#99) (mmc28a <78873583+mmc28a@users.noreply.github.com...)
662828c8: Fix disassembly of Neon FCM, RDM and dot product instructions (#98) (mmc28a <78873583+mmc28a@users.noreply.github.com...)
5e267967: Fix zeroing part of SVE register for Neon instructions (#97) (mmc28a <78873583+mmc28a@users.noreply.github.com...)
2cdba9ed: Fix zeroing part of SVE register for Neon INS (#95) (mmc28a <78873583+mmc28a@users.noreply.github.com...)
3134e256: Perform implicit checks on store instructions (Chris Jones <christopher.jones@arm.com>)
89dfbc00: Check ld* functions for failure (#92) (Chris Jones <70633990+chris-jones-arm@users.nore...)
5a2144d1: Support PMULL for 1Q destination vectors (#91) (mmc28a <78873583+mmc28a@users.noreply.github.com...)
30e7bbdc: Add support for implicit checks (#86) (Chris Jones <70633990+chris-jones-arm@users.nore...)
accc97f1: Ensure the `threaded_tests` module can be imported safely (#90) (Pierre Langlois <pierre.langlois@arm.com>)
ef2f4d15: Fix some portability and build problems (#89) (mmc28a <78873583+mmc28a@users.noreply.github.com...)
1a2c1d37: Update clang tools to version 11+ (#87) (mmc28a <78873583+mmc28a@users.noreply.github.com...)
2decd2cf: Update tools to python3 (#85) (snickolls-arm <151848422+snickolls-arm@users.nor...)
08574f1b: Update code coverage (#83) (Chris Jones <70633990+chris-jones-arm@users.nore...)
7a2a4728: Update to C++17 (#82) (Chris Jones <70633990+chris-jones-arm@users.nore...)
a0a14395: Add a debugger to VIXL simulator (#81) (Chris Jones <70633990+chris-jones-arm@users.nore...)
8eca2b7b: Add branch interception to VIXL simulator (#77) (Chris Jones <70633990+chris-jones-arm@users.nore...)
b13d3bf3: Fixes post-index vector loadstore writeback (#76) (Ryan Houdek <Sonicadvance1@gmail.com>)
279f08b5: Improve SIMD & FP constant materialization (#74) (Anton Kirilov <anton.kirilov@arm.com>)
02c67069: Update code coverage record (#73) (mmc28a <78873583+mmc28a@users.noreply.github.com...)
a20c62b4: Update comment to match the macro name (#72) (scribam <scribam@users.noreply.github.com>)
c5b3101e: Define PrintVector function only when necessary (#70) (scribam <scribam@users.noreply.github.com>)
64c25fed: Small optimisation for Assembler::Emit (#71) (mmc28a <78873583+mmc28a@users.noreply.github.com...)
b5c57c94: Add support for CSSC instructions (#69) (mmc28a <78873583+mmc28a@users.noreply.github.com...)
94b311af: Update instruction decoder (#68) (mmc28a <78873583+mmc28a@users.noreply.github.com...)
b6725cfe: Fix BIC macro assembler definition to be non-commutative (#66) (Richard Neill <richard.neill@arm.com>)
1b2332d4: Update code coverage record (#67) (mmc28a <78873583+mmc28a@users.noreply.github.com...)
48c8bede: Regression test for SVE loads/stores with sp base address (#65) (mmc28a <78873583+mmc28a@users.noreply.github.com...)
d7b7a306: Fix pointer authentication modifier source register (#61) (mmc28a <78873583+mmc28a@users.noreply.github.com...)
84e54a2d: Restore FPCR after modifying it in a test. (Jacob Bramley <jacob.bramley@arm.com>)
9128d580: Fix register trace involving sp and xzr (#59) (mmc28a <78873583+mmc28a@users.noreply.github.com...)
8ab3dd5b: Fix incorrect instruction mappings (#58) (AndrÃ© Bargull <andre.bargull@gmail.com>)
d3f755c3: simulator-aarch64: Fix use of zero register in several SVE load/stores (... (Mai <mai.iam2048@gmail.com>)
7bf4bab6: aarch64: Allow testing for the presence of SVE FEAT_EBF16 (#57) (Mai <mai.iam2048@gmail.com>)
f03979c4: Add regression test for movprfx/ext and fix splice (#56) (mmc28a <78873583+mmc28a@users.noreply.github.com...)
c40e2ab0: instructions-aarch64: Handle destructive EXT in CanTakeSVEMovprfx (#55) (Mai <mai.iam2048@gmail.com>)
8c05ce7c: Tidy up System instruction simulation (#54) (mmc28a <78873583+mmc28a@users.noreply.github.com...)
537074be: Regression test for XTN fix (#52) (mmc28a <78873583+mmc28a@users.noreply.github.com...)
28fd4e9d: Use correct format specifier in one of the examples (#51) (Georgia Kouveli <georgia.kouveli@arm.com>)
1ba324d8: logic-aarch64: Fix register clearing bug in extractnarrow (#49) (Mai <mathew1800@gmail.com>)
8c95620e: Update code coverage records (#50) (mmc28a <78873583+mmc28a@users.noreply.github.com...)
088b01fe: Fix compilation with Microsoft Visual C++ (#46) (Anton Kirilov <anton.kirilov@arm.com>)
19dfd911: Fix disassembly of Neon by-element instructions (#45) (mmc28a <78873583+mmc28a@users.noreply.github.com...)
024d1cb3: Update code coverage results (Martyn Capewell <martyn.capewell@arm.com>)
bcb9ee3e: cpu-features: Update OS queryable hwcaps (#43) (Mai <mathew1800@gmail.com>)
d6acdadc: Add support for MOPS instructions (Martyn Capewell <martyn.capewell@arm.com>)
b43d6ef2: Spelling (#41) (Josh Soref <2119212+jsoref@users.noreply.github....)
64f990af: [mte] Fix casts for Mac builds (Martyn Capewell <martyn.capewell@arm.com>)
5c310da1: [mte] Add cache maintenance operations (Martyn Capewell <martyn.capewell@arm.com>)
2d2f24cf: [mte] Implement ldg, st2g, stg, stgp, stz2g and stzg (#28) (TatWai Chong <78814694+tatwaichong@users.noreply...)
6767df0a: A prototype to support memory metadata in the Simulator. (#24) (TatWai Chong <78814694+tatwaichong@users.noreply...)
e2e0b2d3: [mte] Add data processing instructions (Martyn Capewell <martyn.capewell@arm.com>)
2e4aff6c: [mte] Add skeleton disassembler and simulator (Martyn Capewell <martyn.capewell@arm.com>)
224fc735: [mte] Add skeleton assembler (Martyn Capewell <martyn.capewell@arm.com>)
```

