3GPP Organizational Partners. 2002. 3GPP confidentiality and integrity algorithms F8 and F9. http://www.3gpp.org/TB/Other/algorithms.htm.
Giorgio Ausiello , M. Protasi , A. Marchetti-Spaccamela , G. Gambosi , P. Crescenzi , V. Kann, Complexity and Approximation: Combinatorial Optimization Problems and Their Approximability Properties, Springer-Verlag New York, Inc., Secaucus, NJ, 1999
A. Bender, MILP based task mapping for heterogeneous multiprocessor systems, Proceedings of the conference on European design automation, p.190-197, September 1996, Geneva, Switzerland
S. Blake , D. Black , M. Carlson , E. Davies , Z. Wang , W. Weiss, An Architecture for Differentiated Service, RFC Editor, 1998
Campbell, A., Chou, S., Kounavis, M., Stachtos, V., and Vicente, J. 2002. Netbind: A binding tool for constructing data paths in network processor-based routers. In Proceedings of the IEEE Conference on Open Architectures and Network Programming. 91--103
Chekuri, C. 2000. Approximation algorithms for scheduling problems. Tech. Rep. CS-TR-98-116, Computer Science Department of Stanford University.
Michael K. Chen , Xiao Feng Li , Ruiqi Lian , Jason H. Lin , Lixia Liu , Tao Liu , Roy Ju, Shangri-La: achieving high performance from compiled network applications while enabling ease of programming, Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation, June 12-15, 2005, Chicago, IL, USA[doi>10.1145/1065010.1065038]
Haas, R., Jeffries, C., Kencl, L., Kind, A., Metzler, B., Pletka, R., Waldvogel, M., FrelÃ©choux, L., and Droz, P. 2002. Creating advanced functions on network processors: Experience and perspectives. Res. Rep. RZ--3460, IBM. November.
Hwang, C.-T., Lee, J.-H., and Hsu, Y.-C. 1991. A formal approach to scheduling problem in high level synthesis. IEEE Trans. Comput.-Aided Design Integrated Circ. Syst. 10, 464--475.
Intel. 2007. INTEL IXA SDK.
Erik J. Johnson , Aaron R. Kunze, Ixp2400-2800 Programming: The Complete Microengine Coding Guide, Intel Press, 2003
Ralph Keller , Lukas Ruf , Amir Guindehi , Bernhard Plattner, PromethOS: A Dynamically Extensible Router Architecture Supporting Explicit Routing, Proceedings of the IFIP-TC6 4th International Working Conference on Active Networks, p.20-31, December 04-06, 2002
Chidamber Kulkarni , Matthias Gries , Christian Sauer , Kurt Keutzer, Programming challenges in network processor deployment, Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, October 30-November 01, 2003, San Jose, California, USA[doi>10.1145/951710.951735]
Lee, K., Coulson, G., Blair, G., Joolia, A., and Ueyama, J. 2004. Towards a generic programming model for network processors. In Proceedings of the IEEE International Conference on Networks.
Robert Morris , Eddie Kohler , John Jannotti , M. Frans Kaashoek, The Click modular router, Proceedings of the seventeenth ACM symposium on Operating systems principles, p.217-231, December 12-15, 1999, Charleston, South Carolina, USA[doi>10.1145/319151.319166]
Chris Ostler , Karam S. Chatha, An ILP formulation for system-level application mapping on network processor architectures, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Plishker, W., Ravindran, K., Shah, N., and Keutzer, K. 2004. Automated task allocation on single chip, hardware multithreaded, multiprocessor systems. In Proceedings of the Workshop on Embedded Parallel Architectures (WEPA), 14--20.
S. T. G. S. Ramakrishna , H. S. Jamadagni, Analytical Bounds on the Threads in IXP1200 Network Processor, Proceedings of the Euromicro Symposium on Digital Systems Design, p.426, September 01-06, 2003
Vijaykumar Ramamurthi , Jason McCollum , Christopher Ostler , Karam S. Chatha, System Level Methodology for Programming CMP Based Multi-Threaded Network Processor Architectures, Proceedings of the IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design, p.110-116, May 11-12, 2005[doi>10.1109/ISVLSI.2005.71]
Ramaswamy, R., Weng, N., and Wolf, T. 2005. Application analysis and resource mapping for heterogeneous network processor architectures. In Network Processor Design: Issues and Practices, Vol. 3. M.A. Franklin et al. eds. Morgan Kaufmann Chapter 13, 277--306.
Ramaswamy, R. and Wolf, T. 2003. Packetbench: A tool for workload characterization of network processing. In Proceedings of the IEEE 6th Annual Workshop on Workload Characterization.
RFC. 1981. Request for comments 791, Internet Protocol Specification. http://www.faqs.org/rfcs/rfc791.html.
Lawrence G. Roberts, Beyond Moore's Law: Internet Growth Trends, Computer, v.33 n.1, p.117-119, January 2000[doi>10.1109/2.963131]
Shachnai, H. and Tamir, T. 1999. Polynomial time approximation schemes for class-constrained packing problems. In Proceedings of Aproximation Algorithms for Combinatorial Optunization 3rd International Workshop. 123--138.
Shah, N. 2001. Understanding network processors. M.S. thesis, University of California, Berkeley.
Shah, N. and Keutzer, K. 2002. Network processors: Origin of species. In Proceedings of the 17th International Symposium on Computer and Information Sciences.
Shah, N., Plishker, W., and Keutzer, K. 2003. NP-Click: A programming model for the Intel ixp1200. In Proceedings of the 2nd Workshop on Network Processors at the 9th International Symposium on High Performance Computer Architecture.
Behrooz A. Shirazi , Krishna M. Kavi , Ali R. Hurson, Scheduling and Load Balancing in Parallel and Distributed Systems, IEEE Computer Society Press, Los Alamitos, CA, 1995
Srinivasan, A., Holman, P., Anderson, J., Baruah, S., and Kaur, J. 2003. Multiprocessor scheduling in processor-based router platforms: Issues and ideas. In Proceedings of the 2nd Workshop on Network Processors at the 9th International Symposium on High Performance Computer Architecture.
Zhangxi Tan , Chuang Lin , Hao Yin , Bo Li, Optimization and Benchmark of Cryptographic Algorithms on Network Processors, IEEE Micro, v.24 n.5, p.55-69, September 2004[doi>10.1109/MM.2004.54]
Teja Corporation. 2006. Teja NP software platform for the intel IXP2XXX network processor family. http://www.teja.com/products/intel_ixp2xxx.html.
Thiele, L., Chakraborty, S., Gries, M., and Knzli, S. 2002. Design space exploration of network processor architectures. In Proceedings of the 1st Workshop on Network Processors at the 8th International Symposium on High Performance Computer Architecture.
Ning Weng , Tilman Wolf, Profiling and mapping of parallel workloads on network processors, Proceedings of the 2005 ACM symposium on Applied computing, March 13-17, 2005, Santa Fe, New Mexico[doi>10.1145/1066677.1066879]
Wheeler, B., Bolaria, J., and Iyer, S. 2005. NPU market sees broad-based expansion. http://www.linleygroup.com/npu/Newsletter/wire050420.html.
