<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ScheduleDAG.h source code [llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::GraphTraits,llvm::SDep,llvm::SUnit,llvm::SUnitIterator,llvm::ScheduleDAG,llvm::ScheduleDAGTopologicalSort,llvm::SchedulingPriorityQueue "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>include</a>/<a href='..'>llvm</a>/<a href='./'>CodeGen</a>/<a href='ScheduleDAG.h.html'>ScheduleDAG.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- llvm/CodeGen/ScheduleDAG.h - Common Base Class -----------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file Implements the ScheduleDAG class, which is used as the common base</i></td></tr>
<tr><th id="10">10</th><td><i>/// class for instruction schedulers. This encapsulates the scheduling DAG,</i></td></tr>
<tr><th id="11">11</th><td><i>/// which is shared between SelectionDAG and MachineInstr scheduling.</i></td></tr>
<tr><th id="12">12</th><td><i>//</i></td></tr>
<tr><th id="13">13</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#<span data-ppcond="15">ifndef</span> <span class="macro" data-ref="_M/LLVM_CODEGEN_SCHEDULEDAG_H">LLVM_CODEGEN_SCHEDULEDAG_H</span></u></td></tr>
<tr><th id="16">16</th><td><u>#define <dfn class="macro" id="_M/LLVM_CODEGEN_SCHEDULEDAG_H" data-ref="_M/LLVM_CODEGEN_SCHEDULEDAG_H">LLVM_CODEGEN_SCHEDULEDAG_H</dfn></u></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../ADT/GraphTraits.h.html">"llvm/ADT/GraphTraits.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../ADT/PointerIntPair.h.html">"llvm/ADT/PointerIntPair.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../ADT/iterator.h.html">"llvm/ADT/iterator.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="TargetLowering.h.html">"llvm/CodeGen/TargetLowering.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../../../include/c++/7/cstddef.html">&lt;cstddef&gt;</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../../../include/c++/7/string.html">&lt;string&gt;</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><b>template</b>&lt;<b>class</b> Graph&gt; <b>class</b> <dfn class="type" id="llvm::GraphWriter" title='llvm::GraphWriter' data-ref="llvm::GraphWriter">GraphWriter</dfn>;</td></tr>
<tr><th id="35">35</th><td><b>class</b> <a class="type" href="../Target/TargetMachine.h.html#llvm::LLVMTargetMachine" title='llvm::LLVMTargetMachine' data-ref="llvm::LLVMTargetMachine" id="llvm::LLVMTargetMachine">LLVMTargetMachine</a>;</td></tr>
<tr><th id="36">36</th><td><b>class</b> <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" id="llvm::MachineFunction">MachineFunction</a>;</td></tr>
<tr><th id="37">37</th><td><b>class</b> <a class="type" href="MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" id="llvm::MachineRegisterInfo">MachineRegisterInfo</a>;</td></tr>
<tr><th id="38">38</th><td><b>class</b> <a class="type" href="../MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" id="llvm::MCInstrDesc">MCInstrDesc</a>;</td></tr>
<tr><th id="39">39</th><td><b>struct</b> <a class="type" href="../MC/MCSchedule.h.html#llvm::MCSchedClassDesc" title='llvm::MCSchedClassDesc' data-ref="llvm::MCSchedClassDesc" id="llvm::MCSchedClassDesc">MCSchedClassDesc</a>;</td></tr>
<tr><th id="40">40</th><td><b>class</b> <a class="type" href="SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" id="llvm::SDNode">SDNode</a>;</td></tr>
<tr><th id="41">41</th><td><b>class</b> <a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>;</td></tr>
<tr><th id="42">42</th><td><b>class</b> <a class="type" href="#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG">ScheduleDAG</a>;</td></tr>
<tr><th id="43">43</th><td><b>class</b> <a class="type" href="TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" id="llvm::TargetInstrInfo">TargetInstrInfo</a>;</td></tr>
<tr><th id="44">44</th><td><b>class</b> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" id="llvm::TargetRegisterClass">TargetRegisterClass</a>;</td></tr>
<tr><th id="45">45</th><td><b>class</b> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" id="llvm::TargetRegisterInfo">TargetRegisterInfo</a>;</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td>  <i class="doc">/// Scheduling dependency. This represents one direction of an edge in the</i></td></tr>
<tr><th id="48">48</th><td><i class="doc">  /// scheduling DAG.</i></td></tr>
<tr><th id="49">49</th><td>  <b>class</b> <dfn class="type def" id="llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</dfn> {</td></tr>
<tr><th id="50">50</th><td>  <b>public</b>:</td></tr>
<tr><th id="51">51</th><td>    <i class="doc">/// These are the different kinds of scheduling dependencies.</i></td></tr>
<tr><th id="52">52</th><td>    <b>enum</b> <dfn class="type def" id="llvm::SDep::Kind" title='llvm::SDep::Kind' data-ref="llvm::SDep::Kind">Kind</dfn> {</td></tr>
<tr><th id="53">53</th><td>      <dfn class="enum" id="llvm::SDep::Kind::Data" title='llvm::SDep::Kind::Data' data-ref="llvm::SDep::Kind::Data">Data</dfn>,        <i class="doc">///&lt; Regular data dependence (aka true-dependence).</i></td></tr>
<tr><th id="54">54</th><td>      <dfn class="enum" id="llvm::SDep::Kind::Anti" title='llvm::SDep::Kind::Anti' data-ref="llvm::SDep::Kind::Anti">Anti</dfn>,        <i class="doc">///&lt; A register anti-dependence (aka WAR).</i></td></tr>
<tr><th id="55">55</th><td>      <dfn class="enum" id="llvm::SDep::Kind::Output" title='llvm::SDep::Kind::Output' data-ref="llvm::SDep::Kind::Output">Output</dfn>,      <i class="doc">///&lt; A register output-dependence (aka WAW).</i></td></tr>
<tr><th id="56">56</th><td>      <dfn class="enum" id="llvm::SDep::Kind::Order" title='llvm::SDep::Kind::Order' data-ref="llvm::SDep::Kind::Order">Order</dfn>        <i class="doc">///&lt; Any other ordering dependency.</i></td></tr>
<tr><th id="57">57</th><td>    };</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td>    <i>// Strong dependencies must be respected by the scheduler. Artificial</i></td></tr>
<tr><th id="60">60</th><td><i>    // dependencies may be removed only if they are redundant with another</i></td></tr>
<tr><th id="61">61</th><td><i>    // strong dependence.</i></td></tr>
<tr><th id="62">62</th><td><i>    //</i></td></tr>
<tr><th id="63">63</th><td><i>    // Weak dependencies may be violated by the scheduling strategy, but only if</i></td></tr>
<tr><th id="64">64</th><td><i>    // the strategy can prove it is correct to do so.</i></td></tr>
<tr><th id="65">65</th><td><i>    //</i></td></tr>
<tr><th id="66">66</th><td><i>    // Strong OrderKinds must occur before "Weak".</i></td></tr>
<tr><th id="67">67</th><td><i>    // Weak OrderKinds must occur after "Weak".</i></td></tr>
<tr><th id="68">68</th><td>    <b>enum</b> <dfn class="type def" id="llvm::SDep::OrderKind" title='llvm::SDep::OrderKind' data-ref="llvm::SDep::OrderKind">OrderKind</dfn> {</td></tr>
<tr><th id="69">69</th><td>      <dfn class="enum" id="llvm::SDep::OrderKind::Barrier" title='llvm::SDep::OrderKind::Barrier' data-ref="llvm::SDep::OrderKind::Barrier">Barrier</dfn>,      <i class="doc">///&lt; An unknown scheduling barrier.</i></td></tr>
<tr><th id="70">70</th><td>      <dfn class="enum" id="llvm::SDep::OrderKind::MayAliasMem" title='llvm::SDep::OrderKind::MayAliasMem' data-ref="llvm::SDep::OrderKind::MayAliasMem">MayAliasMem</dfn>,  <i class="doc">///&lt; Nonvolatile load/Store instructions that may alias.</i></td></tr>
<tr><th id="71">71</th><td>      <dfn class="enum" id="llvm::SDep::OrderKind::MustAliasMem" title='llvm::SDep::OrderKind::MustAliasMem' data-ref="llvm::SDep::OrderKind::MustAliasMem">MustAliasMem</dfn>, <i class="doc">///&lt; Nonvolatile load/Store instructions that must alias.</i></td></tr>
<tr><th id="72">72</th><td>      <dfn class="enum" id="llvm::SDep::OrderKind::Artificial" title='llvm::SDep::OrderKind::Artificial' data-ref="llvm::SDep::OrderKind::Artificial">Artificial</dfn>,   <i class="doc">///&lt; Arbitrary strong DAG edge (no real dependence).</i></td></tr>
<tr><th id="73">73</th><td>      <dfn class="enum" id="llvm::SDep::OrderKind::Weak" title='llvm::SDep::OrderKind::Weak' data-ref="llvm::SDep::OrderKind::Weak">Weak</dfn>,         <i class="doc">///&lt; Arbitrary weak DAG edge.</i></td></tr>
<tr><th id="74">74</th><td>      <dfn class="enum" id="llvm::SDep::OrderKind::Cluster" title='llvm::SDep::OrderKind::Cluster' data-ref="llvm::SDep::OrderKind::Cluster">Cluster</dfn>       <i class="doc">///&lt; Weak DAG edge linking a chain of clustered instrs.</i></td></tr>
<tr><th id="75">75</th><td>    };</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>  <b>private</b>:</td></tr>
<tr><th id="78">78</th><td>    <i class="doc">/// A pointer to the depending/depended-on SUnit, and an enum</i></td></tr>
<tr><th id="79">79</th><td><i class="doc">    /// indicating the kind of the dependency.</i></td></tr>
<tr><th id="80">80</th><td>    <a class="type" href="../ADT/PointerIntPair.h.html#llvm::PointerIntPair" title='llvm::PointerIntPair' data-ref="llvm::PointerIntPair">PointerIntPair</a>&lt;<a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <var>2</var>, <a class="type" href="#llvm::SDep::Kind" title='llvm::SDep::Kind' data-ref="llvm::SDep::Kind">Kind</a>&gt; <dfn class="decl" id="llvm::SDep::Dep" title='llvm::SDep::Dep' data-ref="llvm::SDep::Dep">Dep</dfn>;</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>    <i class="doc">/// A union discriminated by the dependence kind.</i></td></tr>
<tr><th id="83">83</th><td>    <b>union</b> {</td></tr>
<tr><th id="84">84</th><td>      <i class="doc">/// For Data, Anti, and Output dependencies, the associated register. For</i></td></tr>
<tr><th id="85">85</th><td><i class="doc">      /// Data dependencies that don't currently have a register/ assigned, this</i></td></tr>
<tr><th id="86">86</th><td><i class="doc">      /// is set to zero.</i></td></tr>
<tr><th id="87">87</th><td>      <em>unsigned</em> <dfn class="decl" id="llvm::SDep::(anonymous)::Reg" title='llvm::SDep::(anonymous union)::Reg' data-ref="llvm::SDep::(anonymous)::Reg">Reg</dfn>;</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>      <i class="doc">/// Additional information about Order dependencies.</i></td></tr>
<tr><th id="90">90</th><td>      <em>unsigned</em> <dfn class="decl" id="llvm::SDep::(anonymous)::OrdKind" title='llvm::SDep::(anonymous union)::OrdKind' data-ref="llvm::SDep::(anonymous)::OrdKind">OrdKind</dfn>; <i>// enum OrderKind</i></td></tr>
<tr><th id="91">91</th><td>    } <dfn class="decl" id="llvm::SDep::Contents" title='llvm::SDep::Contents' data-ref="llvm::SDep::Contents">Contents</dfn>;</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td>    <i class="doc">/// The time associated with this edge. Often this is just the value of the</i></td></tr>
<tr><th id="94">94</th><td><i class="doc">    /// Latency field of the predecessor, however advanced models may provide</i></td></tr>
<tr><th id="95">95</th><td><i class="doc">    /// additional information about specific edges.</i></td></tr>
<tr><th id="96">96</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::SDep::Latency" title='llvm::SDep::Latency' data-ref="llvm::SDep::Latency">Latency</dfn>;</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>  <b>public</b>:</td></tr>
<tr><th id="99">99</th><td>    <i class="doc">/// Constructs a null SDep. This is only for use by container classes which</i></td></tr>
<tr><th id="100">100</th><td><i class="doc">    /// require default constructors. SUnits may not/ have null SDep edges.</i></td></tr>
<tr><th id="101">101</th><td>    <dfn class="decl def" id="_ZN4llvm4SDepC1Ev" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1Ev">SDep</dfn>() : <a class="member" href="#llvm::SDep::Dep" title='llvm::SDep::Dep' data-ref="llvm::SDep::Dep">Dep</a><a class="ref" href="../ADT/PointerIntPair.h.html#_ZN4llvm14PointerIntPairC1ET_T1_" title='llvm::PointerIntPair::PointerIntPair&lt;PointerTy, IntBits, IntType, PtrTraits, Info&gt;' data-ref="_ZN4llvm14PointerIntPairC1ET_T1_">(</a><b>nullptr</b>, <a class="enum" href="#llvm::SDep::Kind::Data" title='llvm::SDep::Kind::Data' data-ref="llvm::SDep::Kind::Data">Data</a>) {}</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>    <i class="doc">/// Constructs an SDep with the specified values.</i></td></tr>
<tr><th id="104">104</th><td>    <dfn class="decl def" id="_ZN4llvm4SDepC1EPNS_5SUnitENS0_4KindEj" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1EPNS_5SUnitENS0_4KindEj">SDep</dfn>(<a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="2660S" title='S' data-type='llvm::SUnit *' data-ref="2660S">S</dfn>, <a class="type" href="#llvm::SDep::Kind" title='llvm::SDep::Kind' data-ref="llvm::SDep::Kind">Kind</a> <dfn class="local col1 decl" id="2661kind" title='kind' data-type='llvm::SDep::Kind' data-ref="2661kind">kind</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="2662Reg" title='Reg' data-type='unsigned int' data-ref="2662Reg">Reg</dfn>)</td></tr>
<tr><th id="105">105</th><td>      : <a class="member" href="#llvm::SDep::Dep" title='llvm::SDep::Dep' data-ref="llvm::SDep::Dep">Dep</a><a class="ref" href="../ADT/PointerIntPair.h.html#_ZN4llvm14PointerIntPairC1ET_T1_" title='llvm::PointerIntPair::PointerIntPair&lt;PointerTy, IntBits, IntType, PtrTraits, Info&gt;' data-ref="_ZN4llvm14PointerIntPairC1ET_T1_">(</a><a class="local col0 ref" href="#2660S" title='S' data-ref="2660S">S</a>, <a class="local col1 ref" href="#2661kind" title='kind' data-ref="2661kind">kind</a>), <a class="member" href="#llvm::SDep::Contents" title='llvm::SDep::Contents' data-ref="llvm::SDep::Contents">Contents</a><a class="ref" href="#83" title='llvm::SDep::(anonymous union)::' data-ref="_ZN4llvm4SDepUt_C1Ev">(</a>) {</td></tr>
<tr><th id="106">106</th><td>      <b>switch</b> (<a class="local col1 ref" href="#2661kind" title='kind' data-ref="2661kind">kind</a>) {</td></tr>
<tr><th id="107">107</th><td>      <b>default</b>:</td></tr>
<tr><th id="108">108</th><td>        <a class="macro" href="../Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Reg given for non-register dependence!&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/ScheduleDAG.h&quot;, 108)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Reg given for non-register dependence!"</q>);</td></tr>
<tr><th id="109">109</th><td>      <b>case</b> <a class="enum" href="#llvm::SDep::Kind::Anti" title='llvm::SDep::Kind::Anti' data-ref="llvm::SDep::Kind::Anti">Anti</a>:</td></tr>
<tr><th id="110">110</th><td>      <b>case</b> <a class="enum" href="#llvm::SDep::Kind::Output" title='llvm::SDep::Kind::Output' data-ref="llvm::SDep::Kind::Output">Output</a>:</td></tr>
<tr><th id="111">111</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Reg != 0 &amp;&amp; &quot;SDep::Anti and SDep::Output must use a non-zero Reg!&quot;) ? void (0) : __assert_fail (&quot;Reg != 0 &amp;&amp; \&quot;SDep::Anti and SDep::Output must use a non-zero Reg!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/ScheduleDAG.h&quot;, 112, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#2662Reg" title='Reg' data-ref="2662Reg">Reg</a> != <var>0</var> &amp;&amp;</td></tr>
<tr><th id="112">112</th><td>               <q>"SDep::Anti and SDep::Output must use a non-zero Reg!"</q>);</td></tr>
<tr><th id="113">113</th><td>        <a class="member" href="#llvm::SDep::Contents" title='llvm::SDep::Contents' data-ref="llvm::SDep::Contents">Contents</a>.<a class="ref" href="#llvm::SDep::(anonymous)::Reg" title='llvm::SDep::(anonymous union)::Reg' data-ref="llvm::SDep::(anonymous)::Reg">Reg</a> = <a class="local col2 ref" href="#2662Reg" title='Reg' data-ref="2662Reg">Reg</a>;</td></tr>
<tr><th id="114">114</th><td>        <a class="member" href="#llvm::SDep::Latency" title='llvm::SDep::Latency' data-ref="llvm::SDep::Latency">Latency</a> = <var>0</var>;</td></tr>
<tr><th id="115">115</th><td>        <b>break</b>;</td></tr>
<tr><th id="116">116</th><td>      <b>case</b> <a class="enum" href="#llvm::SDep::Kind::Data" title='llvm::SDep::Kind::Data' data-ref="llvm::SDep::Kind::Data">Data</a>:</td></tr>
<tr><th id="117">117</th><td>        <a class="member" href="#llvm::SDep::Contents" title='llvm::SDep::Contents' data-ref="llvm::SDep::Contents">Contents</a>.<a class="ref" href="#llvm::SDep::(anonymous)::Reg" title='llvm::SDep::(anonymous union)::Reg' data-ref="llvm::SDep::(anonymous)::Reg">Reg</a> = <a class="local col2 ref" href="#2662Reg" title='Reg' data-ref="2662Reg">Reg</a>;</td></tr>
<tr><th id="118">118</th><td>        <a class="member" href="#llvm::SDep::Latency" title='llvm::SDep::Latency' data-ref="llvm::SDep::Latency">Latency</a> = <var>1</var>;</td></tr>
<tr><th id="119">119</th><td>        <b>break</b>;</td></tr>
<tr><th id="120">120</th><td>      }</td></tr>
<tr><th id="121">121</th><td>    }</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>    <dfn class="decl def" id="_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE">SDep</dfn>(<a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="2663S" title='S' data-type='llvm::SUnit *' data-ref="2663S">S</dfn>, <a class="type" href="#llvm::SDep::OrderKind" title='llvm::SDep::OrderKind' data-ref="llvm::SDep::OrderKind">OrderKind</a> <dfn class="local col4 decl" id="2664kind" title='kind' data-type='llvm::SDep::OrderKind' data-ref="2664kind">kind</dfn>)</td></tr>
<tr><th id="124">124</th><td>      : <a class="member" href="#llvm::SDep::Dep" title='llvm::SDep::Dep' data-ref="llvm::SDep::Dep">Dep</a><a class="ref" href="../ADT/PointerIntPair.h.html#_ZN4llvm14PointerIntPairC1ET_T1_" title='llvm::PointerIntPair::PointerIntPair&lt;PointerTy, IntBits, IntType, PtrTraits, Info&gt;' data-ref="_ZN4llvm14PointerIntPairC1ET_T1_">(</a><a class="local col3 ref" href="#2663S" title='S' data-ref="2663S">S</a>, <a class="enum" href="#llvm::SDep::Kind::Order" title='llvm::SDep::Kind::Order' data-ref="llvm::SDep::Kind::Order">Order</a>), <a class="member" href="#llvm::SDep::Contents" title='llvm::SDep::Contents' data-ref="llvm::SDep::Contents">Contents</a><a class="ref" href="#83" title='llvm::SDep::(anonymous union)::' data-ref="_ZN4llvm4SDepUt_C1Ev">(</a>), <a class="member" href="#llvm::SDep::Latency" title='llvm::SDep::Latency' data-ref="llvm::SDep::Latency">Latency</a>(<var>0</var>) {</td></tr>
<tr><th id="125">125</th><td>      <a class="member" href="#llvm::SDep::Contents" title='llvm::SDep::Contents' data-ref="llvm::SDep::Contents">Contents</a>.<a class="ref" href="#llvm::SDep::(anonymous)::OrdKind" title='llvm::SDep::(anonymous union)::OrdKind' data-ref="llvm::SDep::(anonymous)::OrdKind">OrdKind</a> = <a class="local col4 ref" href="#2664kind" title='kind' data-ref="2664kind">kind</a>;</td></tr>
<tr><th id="126">126</th><td>    }</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>    <i class="doc">/// Returns true if the specified SDep is equivalent except for latency.</i></td></tr>
<tr><th id="129">129</th><td>    <em>bool</em> <a class="decl" href="#_ZNK4llvm4SDep8overlapsERKS0_" title='llvm::SDep::overlaps' data-ref="_ZNK4llvm4SDep8overlapsERKS0_">overlaps</a>(<em>const</em> <a class="type" href="#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col5 decl" id="2665Other" title='Other' data-type='const llvm::SDep &amp;' data-ref="2665Other">Other</dfn>) <em>const</em>;</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm4SDepeqERKS0_" title='llvm::SDep::operator==' data-ref="_ZNK4llvm4SDepeqERKS0_"><b>operator</b>==</dfn>(<em>const</em> <a class="type" href="#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col6 decl" id="2666Other" title='Other' data-type='const llvm::SDep &amp;' data-ref="2666Other">Other</dfn>) <em>const</em> {</td></tr>
<tr><th id="132">132</th><td>      <b>return</b> <a class="member" href="#_ZNK4llvm4SDep8overlapsERKS0_" title='llvm::SDep::overlaps' data-ref="_ZNK4llvm4SDep8overlapsERKS0_">overlaps</a>(<a class="local col6 ref" href="#2666Other" title='Other' data-ref="2666Other">Other</a>) &amp;&amp; <a class="member" href="#llvm::SDep::Latency" title='llvm::SDep::Latency' data-ref="llvm::SDep::Latency">Latency</a> == <a class="local col6 ref" href="#2666Other" title='Other' data-ref="2666Other">Other</a>.<a class="member" href="#llvm::SDep::Latency" title='llvm::SDep::Latency' data-ref="llvm::SDep::Latency">Latency</a>;</td></tr>
<tr><th id="133">133</th><td>    }</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm4SDepneERKS0_" title='llvm::SDep::operator!=' data-ref="_ZNK4llvm4SDepneERKS0_"><b>operator</b>!=</dfn>(<em>const</em> <a class="type" href="#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col7 decl" id="2667Other" title='Other' data-type='const llvm::SDep &amp;' data-ref="2667Other">Other</dfn>) <em>const</em> {</td></tr>
<tr><th id="136">136</th><td>      <b>return</b> !<a class="member" href="#_ZNK4llvm4SDepeqERKS0_" title='llvm::SDep::operator==' data-ref="_ZNK4llvm4SDepeqERKS0_"><b>operator</b>==</a>(<a class="local col7 ref" href="#2667Other" title='Other' data-ref="2667Other">Other</a>);</td></tr>
<tr><th id="137">137</th><td>    }</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>    <i class="doc">/// Returns the latency value for this edge, which roughly means the</i></td></tr>
<tr><th id="140">140</th><td><i class="doc">    /// minimum number of cycles that must elapse between the predecessor and</i></td></tr>
<tr><th id="141">141</th><td><i class="doc">    /// the successor, given that they have this edge between them.</i></td></tr>
<tr><th id="142">142</th><td>    <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm4SDep10getLatencyEv" title='llvm::SDep::getLatency' data-ref="_ZNK4llvm4SDep10getLatencyEv">getLatency</dfn>() <em>const</em> {</td></tr>
<tr><th id="143">143</th><td>      <b>return</b> <a class="member" href="#llvm::SDep::Latency" title='llvm::SDep::Latency' data-ref="llvm::SDep::Latency">Latency</a>;</td></tr>
<tr><th id="144">144</th><td>    }</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>    <i class="doc">/// Sets the latency for this edge.</i></td></tr>
<tr><th id="147">147</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm4SDep10setLatencyEj" title='llvm::SDep::setLatency' data-ref="_ZN4llvm4SDep10setLatencyEj">setLatency</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="2668Lat" title='Lat' data-type='unsigned int' data-ref="2668Lat">Lat</dfn>) {</td></tr>
<tr><th id="148">148</th><td>      <a class="member" href="#llvm::SDep::Latency" title='llvm::SDep::Latency' data-ref="llvm::SDep::Latency">Latency</a> = <a class="local col8 ref" href="#2668Lat" title='Lat' data-ref="2668Lat">Lat</a>;</td></tr>
<tr><th id="149">149</th><td>    }</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td>    <i>//// Returns the SUnit to which this edge points.</i></td></tr>
<tr><th id="152">152</th><td>    <a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<a class="decl" href="#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>() <em>const</em>;</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td>    <i>//// Assigns the SUnit to which this edge points.</i></td></tr>
<tr><th id="155">155</th><td>    <em>void</em> <a class="decl" href="#_ZN4llvm4SDep8setSUnitEPNS_5SUnitE" title='llvm::SDep::setSUnit' data-ref="_ZN4llvm4SDep8setSUnitEPNS_5SUnitE">setSUnit</a>(<a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="2669SU" title='SU' data-type='llvm::SUnit *' data-ref="2669SU">SU</dfn>);</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>    <i class="doc">/// Returns an enum value representing the kind of the dependence.</i></td></tr>
<tr><th id="158">158</th><td>    <a class="type" href="#llvm::SDep::Kind" title='llvm::SDep::Kind' data-ref="llvm::SDep::Kind">Kind</a> <a class="decl" href="#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() <em>const</em>;</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>    <i class="doc">/// Shorthand for getKind() != SDep::Data.</i></td></tr>
<tr><th id="161">161</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm4SDep6isCtrlEv" title='llvm::SDep::isCtrl' data-ref="_ZNK4llvm4SDep6isCtrlEv">isCtrl</dfn>() <em>const</em> {</td></tr>
<tr><th id="162">162</th><td>      <b>return</b> <a class="member" href="#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() != <a class="enum" href="#llvm::SDep::Kind::Data" title='llvm::SDep::Kind::Data' data-ref="llvm::SDep::Kind::Data">Data</a>;</td></tr>
<tr><th id="163">163</th><td>    }</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>    <i class="doc">/// Tests if this is an Order dependence between two memory accesses</i></td></tr>
<tr><th id="166">166</th><td><i class="doc">    /// where both sides of the dependence access memory in non-volatile and</i></td></tr>
<tr><th id="167">167</th><td><i class="doc">    /// fully modeled ways.</i></td></tr>
<tr><th id="168">168</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm4SDep14isNormalMemoryEv" title='llvm::SDep::isNormalMemory' data-ref="_ZNK4llvm4SDep14isNormalMemoryEv">isNormalMemory</dfn>() <em>const</em> {</td></tr>
<tr><th id="169">169</th><td>      <b>return</b> <a class="member" href="#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() == <a class="enum" href="#llvm::SDep::Kind::Order" title='llvm::SDep::Kind::Order' data-ref="llvm::SDep::Kind::Order">Order</a> &amp;&amp; (<a class="member" href="#llvm::SDep::Contents" title='llvm::SDep::Contents' data-ref="llvm::SDep::Contents">Contents</a>.<a class="ref" href="#llvm::SDep::(anonymous)::OrdKind" title='llvm::SDep::(anonymous union)::OrdKind' data-ref="llvm::SDep::(anonymous)::OrdKind">OrdKind</a> == <a class="enum" href="#llvm::SDep::OrderKind::MayAliasMem" title='llvm::SDep::OrderKind::MayAliasMem' data-ref="llvm::SDep::OrderKind::MayAliasMem">MayAliasMem</a></td></tr>
<tr><th id="170">170</th><td>                                    || <a class="member" href="#llvm::SDep::Contents" title='llvm::SDep::Contents' data-ref="llvm::SDep::Contents">Contents</a>.<a class="ref" href="#llvm::SDep::(anonymous)::OrdKind" title='llvm::SDep::(anonymous union)::OrdKind' data-ref="llvm::SDep::(anonymous)::OrdKind">OrdKind</a> == <a class="enum" href="#llvm::SDep::OrderKind::MustAliasMem" title='llvm::SDep::OrderKind::MustAliasMem' data-ref="llvm::SDep::OrderKind::MustAliasMem">MustAliasMem</a>);</td></tr>
<tr><th id="171">171</th><td>    }</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td>    <i class="doc">/// Tests if this is an Order dependence that is marked as a barrier.</i></td></tr>
<tr><th id="174">174</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm4SDep9isBarrierEv" title='llvm::SDep::isBarrier' data-ref="_ZNK4llvm4SDep9isBarrierEv">isBarrier</dfn>() <em>const</em> {</td></tr>
<tr><th id="175">175</th><td>      <b>return</b> <a class="member" href="#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() == <a class="enum" href="#llvm::SDep::Kind::Order" title='llvm::SDep::Kind::Order' data-ref="llvm::SDep::Kind::Order">Order</a> &amp;&amp; <a class="member" href="#llvm::SDep::Contents" title='llvm::SDep::Contents' data-ref="llvm::SDep::Contents">Contents</a>.<a class="ref" href="#llvm::SDep::(anonymous)::OrdKind" title='llvm::SDep::(anonymous union)::OrdKind' data-ref="llvm::SDep::(anonymous)::OrdKind">OrdKind</a> == <a class="enum" href="#llvm::SDep::OrderKind::Barrier" title='llvm::SDep::OrderKind::Barrier' data-ref="llvm::SDep::OrderKind::Barrier">Barrier</a>;</td></tr>
<tr><th id="176">176</th><td>    }</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>    <i class="doc">/// Tests if this is could be any kind of memory dependence.</i></td></tr>
<tr><th id="179">179</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm4SDep23isNormalMemoryOrBarrierEv" title='llvm::SDep::isNormalMemoryOrBarrier' data-ref="_ZNK4llvm4SDep23isNormalMemoryOrBarrierEv">isNormalMemoryOrBarrier</dfn>() <em>const</em> {</td></tr>
<tr><th id="180">180</th><td>      <b>return</b> (<a class="member" href="#_ZNK4llvm4SDep14isNormalMemoryEv" title='llvm::SDep::isNormalMemory' data-ref="_ZNK4llvm4SDep14isNormalMemoryEv">isNormalMemory</a>() || <a class="member" href="#_ZNK4llvm4SDep9isBarrierEv" title='llvm::SDep::isBarrier' data-ref="_ZNK4llvm4SDep9isBarrierEv">isBarrier</a>());</td></tr>
<tr><th id="181">181</th><td>    }</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td>    <i class="doc">/// Tests if this is an Order dependence that is marked as</i></td></tr>
<tr><th id="184">184</th><td><i class="doc">    /// "must alias", meaning that the SUnits at either end of the edge have a</i></td></tr>
<tr><th id="185">185</th><td><i class="doc">    /// memory dependence on a known memory location.</i></td></tr>
<tr><th id="186">186</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm4SDep11isMustAliasEv" title='llvm::SDep::isMustAlias' data-ref="_ZNK4llvm4SDep11isMustAliasEv">isMustAlias</dfn>() <em>const</em> {</td></tr>
<tr><th id="187">187</th><td>      <b>return</b> <a class="member" href="#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() == <a class="enum" href="#llvm::SDep::Kind::Order" title='llvm::SDep::Kind::Order' data-ref="llvm::SDep::Kind::Order">Order</a> &amp;&amp; <a class="member" href="#llvm::SDep::Contents" title='llvm::SDep::Contents' data-ref="llvm::SDep::Contents">Contents</a>.<a class="ref" href="#llvm::SDep::(anonymous)::OrdKind" title='llvm::SDep::(anonymous union)::OrdKind' data-ref="llvm::SDep::(anonymous)::OrdKind">OrdKind</a> == <a class="enum" href="#llvm::SDep::OrderKind::MustAliasMem" title='llvm::SDep::OrderKind::MustAliasMem' data-ref="llvm::SDep::OrderKind::MustAliasMem">MustAliasMem</a>;</td></tr>
<tr><th id="188">188</th><td>    }</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td>    <i class="doc">/// Tests if this a weak dependence. Weak dependencies are considered DAG</i></td></tr>
<tr><th id="191">191</th><td><i class="doc">    /// edges for height computation and other heuristics, but do not force</i></td></tr>
<tr><th id="192">192</th><td><i class="doc">    /// ordering. Breaking a weak edge may require the scheduler to compensate,</i></td></tr>
<tr><th id="193">193</th><td><i class="doc">    /// for example by inserting a copy.</i></td></tr>
<tr><th id="194">194</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm4SDep6isWeakEv" title='llvm::SDep::isWeak' data-ref="_ZNK4llvm4SDep6isWeakEv">isWeak</dfn>() <em>const</em> {</td></tr>
<tr><th id="195">195</th><td>      <b>return</b> <a class="member" href="#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() == <a class="enum" href="#llvm::SDep::Kind::Order" title='llvm::SDep::Kind::Order' data-ref="llvm::SDep::Kind::Order">Order</a> &amp;&amp; <a class="member" href="#llvm::SDep::Contents" title='llvm::SDep::Contents' data-ref="llvm::SDep::Contents">Contents</a>.<a class="ref" href="#llvm::SDep::(anonymous)::OrdKind" title='llvm::SDep::(anonymous union)::OrdKind' data-ref="llvm::SDep::(anonymous)::OrdKind">OrdKind</a> &gt;= <a class="enum" href="#llvm::SDep::OrderKind::Weak" title='llvm::SDep::OrderKind::Weak' data-ref="llvm::SDep::OrderKind::Weak">Weak</a>;</td></tr>
<tr><th id="196">196</th><td>    }</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td>    <i class="doc">/// Tests if this is an Order dependence that is marked as</i></td></tr>
<tr><th id="199">199</th><td><i class="doc">    /// "artificial", meaning it isn't necessary for correctness.</i></td></tr>
<tr><th id="200">200</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm4SDep12isArtificialEv" title='llvm::SDep::isArtificial' data-ref="_ZNK4llvm4SDep12isArtificialEv">isArtificial</dfn>() <em>const</em> {</td></tr>
<tr><th id="201">201</th><td>      <b>return</b> <a class="member" href="#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() == <a class="enum" href="#llvm::SDep::Kind::Order" title='llvm::SDep::Kind::Order' data-ref="llvm::SDep::Kind::Order">Order</a> &amp;&amp; <a class="member" href="#llvm::SDep::Contents" title='llvm::SDep::Contents' data-ref="llvm::SDep::Contents">Contents</a>.<a class="ref" href="#llvm::SDep::(anonymous)::OrdKind" title='llvm::SDep::(anonymous union)::OrdKind' data-ref="llvm::SDep::(anonymous)::OrdKind">OrdKind</a> == <a class="enum" href="#llvm::SDep::OrderKind::Artificial" title='llvm::SDep::OrderKind::Artificial' data-ref="llvm::SDep::OrderKind::Artificial">Artificial</a>;</td></tr>
<tr><th id="202">202</th><td>    }</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td>    <i class="doc">/// Tests if this is an Order dependence that is marked as "cluster",</i></td></tr>
<tr><th id="205">205</th><td><i class="doc">    /// meaning it is artificial and wants to be adjacent.</i></td></tr>
<tr><th id="206">206</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm4SDep9isClusterEv" title='llvm::SDep::isCluster' data-ref="_ZNK4llvm4SDep9isClusterEv">isCluster</dfn>() <em>const</em> {</td></tr>
<tr><th id="207">207</th><td>      <b>return</b> <a class="member" href="#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() == <a class="enum" href="#llvm::SDep::Kind::Order" title='llvm::SDep::Kind::Order' data-ref="llvm::SDep::Kind::Order">Order</a> &amp;&amp; <a class="member" href="#llvm::SDep::Contents" title='llvm::SDep::Contents' data-ref="llvm::SDep::Contents">Contents</a>.<a class="ref" href="#llvm::SDep::(anonymous)::OrdKind" title='llvm::SDep::(anonymous union)::OrdKind' data-ref="llvm::SDep::(anonymous)::OrdKind">OrdKind</a> == <a class="enum" href="#llvm::SDep::OrderKind::Cluster" title='llvm::SDep::OrderKind::Cluster' data-ref="llvm::SDep::OrderKind::Cluster">Cluster</a>;</td></tr>
<tr><th id="208">208</th><td>    }</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td>    <i class="doc">/// Tests if this is a Data dependence that is associated with a register.</i></td></tr>
<tr><th id="211">211</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm4SDep16isAssignedRegDepEv" title='llvm::SDep::isAssignedRegDep' data-ref="_ZNK4llvm4SDep16isAssignedRegDepEv">isAssignedRegDep</dfn>() <em>const</em> {</td></tr>
<tr><th id="212">212</th><td>      <b>return</b> <a class="member" href="#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() == <a class="enum" href="#llvm::SDep::Kind::Data" title='llvm::SDep::Kind::Data' data-ref="llvm::SDep::Kind::Data">Data</a> &amp;&amp; <a class="member" href="#llvm::SDep::Contents" title='llvm::SDep::Contents' data-ref="llvm::SDep::Contents">Contents</a>.<a class="ref" href="#llvm::SDep::(anonymous)::Reg" title='llvm::SDep::(anonymous union)::Reg' data-ref="llvm::SDep::(anonymous)::Reg">Reg</a> != <var>0</var>;</td></tr>
<tr><th id="213">213</th><td>    }</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td>    <i class="doc">/// Returns the register associated with this edge. This is only valid on</i></td></tr>
<tr><th id="216">216</th><td><i class="doc">    /// Data, Anti, and Output edges. On Data edges, this value may be zero,</i></td></tr>
<tr><th id="217">217</th><td><i class="doc">    /// meaning there is no associated register.</i></td></tr>
<tr><th id="218">218</th><td>    <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</dfn>() <em>const</em> {</td></tr>
<tr><th id="219">219</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((getKind() == Data || getKind() == Anti || getKind() == Output) &amp;&amp; &quot;getReg called on non-register dependence edge!&quot;) ? void (0) : __assert_fail (&quot;(getKind() == Data || getKind() == Anti || getKind() == Output) &amp;&amp; \&quot;getReg called on non-register dependence edge!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/ScheduleDAG.h&quot;, 220, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="member" href="#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() == <a class="enum" href="#llvm::SDep::Kind::Data" title='llvm::SDep::Kind::Data' data-ref="llvm::SDep::Kind::Data">Data</a> || <a class="member" href="#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() == <a class="enum" href="#llvm::SDep::Kind::Anti" title='llvm::SDep::Kind::Anti' data-ref="llvm::SDep::Kind::Anti">Anti</a> || <a class="member" href="#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() == <a class="enum" href="#llvm::SDep::Kind::Output" title='llvm::SDep::Kind::Output' data-ref="llvm::SDep::Kind::Output">Output</a>) &amp;&amp;</td></tr>
<tr><th id="220">220</th><td>             <q>"getReg called on non-register dependence edge!"</q>);</td></tr>
<tr><th id="221">221</th><td>      <b>return</b> <a class="member" href="#llvm::SDep::Contents" title='llvm::SDep::Contents' data-ref="llvm::SDep::Contents">Contents</a>.<a class="ref" href="#llvm::SDep::(anonymous)::Reg" title='llvm::SDep::(anonymous union)::Reg' data-ref="llvm::SDep::(anonymous)::Reg">Reg</a>;</td></tr>
<tr><th id="222">222</th><td>    }</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td>    <i class="doc">/// Assigns the associated register for this edge. This is only valid on</i></td></tr>
<tr><th id="225">225</th><td><i class="doc">    /// Data, Anti, and Output edges. On Anti and Output edges, this value must</i></td></tr>
<tr><th id="226">226</th><td><i class="doc">    /// not be zero. On Data edges, the value may be zero, which would mean that</i></td></tr>
<tr><th id="227">227</th><td><i class="doc">    /// no specific register is associated with this edge.</i></td></tr>
<tr><th id="228">228</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm4SDep6setRegEj" title='llvm::SDep::setReg' data-ref="_ZN4llvm4SDep6setRegEj">setReg</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="2670Reg" title='Reg' data-type='unsigned int' data-ref="2670Reg">Reg</dfn>) {</td></tr>
<tr><th id="229">229</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((getKind() == Data || getKind() == Anti || getKind() == Output) &amp;&amp; &quot;setReg called on non-register dependence edge!&quot;) ? void (0) : __assert_fail (&quot;(getKind() == Data || getKind() == Anti || getKind() == Output) &amp;&amp; \&quot;setReg called on non-register dependence edge!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/ScheduleDAG.h&quot;, 230, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="member" href="#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() == <a class="enum" href="#llvm::SDep::Kind::Data" title='llvm::SDep::Kind::Data' data-ref="llvm::SDep::Kind::Data">Data</a> || <a class="member" href="#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() == <a class="enum" href="#llvm::SDep::Kind::Anti" title='llvm::SDep::Kind::Anti' data-ref="llvm::SDep::Kind::Anti">Anti</a> || <a class="member" href="#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() == <a class="enum" href="#llvm::SDep::Kind::Output" title='llvm::SDep::Kind::Output' data-ref="llvm::SDep::Kind::Output">Output</a>) &amp;&amp;</td></tr>
<tr><th id="230">230</th><td>             <q>"setReg called on non-register dependence edge!"</q>);</td></tr>
<tr><th id="231">231</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((getKind() != Anti || Reg != 0) &amp;&amp; &quot;SDep::Anti edge cannot use the zero register!&quot;) ? void (0) : __assert_fail (&quot;(getKind() != Anti || Reg != 0) &amp;&amp; \&quot;SDep::Anti edge cannot use the zero register!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/ScheduleDAG.h&quot;, 232, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="member" href="#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() != <a class="enum" href="#llvm::SDep::Kind::Anti" title='llvm::SDep::Kind::Anti' data-ref="llvm::SDep::Kind::Anti">Anti</a> || <a class="local col0 ref" href="#2670Reg" title='Reg' data-ref="2670Reg">Reg</a> != <var>0</var>) &amp;&amp;</td></tr>
<tr><th id="232">232</th><td>             <q>"SDep::Anti edge cannot use the zero register!"</q>);</td></tr>
<tr><th id="233">233</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((getKind() != Output || Reg != 0) &amp;&amp; &quot;SDep::Output edge cannot use the zero register!&quot;) ? void (0) : __assert_fail (&quot;(getKind() != Output || Reg != 0) &amp;&amp; \&quot;SDep::Output edge cannot use the zero register!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/ScheduleDAG.h&quot;, 234, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="member" href="#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() != <a class="enum" href="#llvm::SDep::Kind::Output" title='llvm::SDep::Kind::Output' data-ref="llvm::SDep::Kind::Output">Output</a> || <a class="local col0 ref" href="#2670Reg" title='Reg' data-ref="2670Reg">Reg</a> != <var>0</var>) &amp;&amp;</td></tr>
<tr><th id="234">234</th><td>             <q>"SDep::Output edge cannot use the zero register!"</q>);</td></tr>
<tr><th id="235">235</th><td>      <a class="member" href="#llvm::SDep::Contents" title='llvm::SDep::Contents' data-ref="llvm::SDep::Contents">Contents</a>.<a class="ref" href="#llvm::SDep::(anonymous)::Reg" title='llvm::SDep::(anonymous union)::Reg' data-ref="llvm::SDep::(anonymous)::Reg">Reg</a> = <a class="local col0 ref" href="#2670Reg" title='Reg' data-ref="2670Reg">Reg</a>;</td></tr>
<tr><th id="236">236</th><td>    }</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td>    <em>void</em> <dfn class="decl" id="_ZNK4llvm4SDep4dumpEPKNS_18TargetRegisterInfoE" title='llvm::SDep::dump' data-ref="_ZNK4llvm4SDep4dumpEPKNS_18TargetRegisterInfoE">dump</dfn>(<em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col1 decl" id="2671TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="2671TRI">TRI</dfn> = <b>nullptr</b>) <em>const</em>;</td></tr>
<tr><th id="239">239</th><td>  };</td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td>  <i class="doc">/// Scheduling unit. This is a node in the scheduling DAG.</i></td></tr>
<tr><th id="242">242</th><td>  <b>class</b> <dfn class="type def" id="llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</dfn> {</td></tr>
<tr><th id="243">243</th><td>  <b>private</b>:</td></tr>
<tr><th id="244">244</th><td>    <b>enum</b> : <em>unsigned</em> { <dfn class="enum" id="llvm::SUnit::BoundaryID" title='llvm::SUnit::BoundaryID' data-ref="llvm::SUnit::BoundaryID">BoundaryID</dfn> = ~<var>0u</var> };</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td>    <a class="type" href="SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="decl" id="llvm::SUnit::Node" title='llvm::SUnit::Node' data-ref="llvm::SUnit::Node">Node</dfn> = <b>nullptr</b>;        <i class="doc">///&lt; Representative node.</i></td></tr>
<tr><th id="247">247</th><td>    <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl" id="llvm::SUnit::Instr" title='llvm::SUnit::Instr' data-ref="llvm::SUnit::Instr">Instr</dfn> = <b>nullptr</b>; <i class="doc">///&lt; Alternatively, a MachineInstr.</i></td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td>  <b>public</b>:</td></tr>
<tr><th id="250">250</th><td>    <a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="decl" id="llvm::SUnit::OrigNode" title='llvm::SUnit::OrigNode' data-ref="llvm::SUnit::OrigNode">OrigNode</dfn> = <b>nullptr</b>; <i class="doc">///&lt; If not this, the node from which this node</i></td></tr>
<tr><th id="251">251</th><td>                               <i class="doc">/// was cloned. (SD scheduling only)</i></td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td>    <em>const</em> <a class="type" href="../MC/MCSchedule.h.html#llvm::MCSchedClassDesc" title='llvm::MCSchedClassDesc' data-ref="llvm::MCSchedClassDesc">MCSchedClassDesc</a> *<dfn class="decl" id="llvm::SUnit::SchedClass" title='llvm::SUnit::SchedClass' data-ref="llvm::SUnit::SchedClass">SchedClass</dfn> =</td></tr>
<tr><th id="254">254</th><td>        <b>nullptr</b>; <i class="doc">///&lt; nullptr or resolved SchedClass.</i></td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td>    <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>, <var>4</var>&gt; <dfn class="decl" id="llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</dfn>;  <i class="doc">///&lt; All sunit predecessors.</i></td></tr>
<tr><th id="257">257</th><td>    <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>, <var>4</var>&gt; <dfn class="decl" id="llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</dfn>;  <i class="doc">///&lt; All sunit successors.</i></td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td>    <b>typedef</b> <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>&gt;::<a class="typedef" href="../ADT/SmallVector.h.html#llvm::SmallVectorImpl{llvm::SDep}::iterator" title='llvm::SmallVectorImpl&lt;llvm::SDep&gt;::iterator' data-type='typename SuperClass::iterator' data-ref="llvm::SmallVectorImpl{llvm::SDep}::iterator">iterator</a> <dfn class="typedef" id="llvm::SUnit::pred_iterator" title='llvm::SUnit::pred_iterator' data-type='SmallVectorImpl&lt;SDep&gt;::iterator' data-ref="llvm::SUnit::pred_iterator">pred_iterator</dfn>;</td></tr>
<tr><th id="260">260</th><td>    <b>typedef</b> <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>&gt;::<a class="typedef" href="../ADT/SmallVector.h.html#llvm::SmallVectorImpl{llvm::SDep}::iterator" title='llvm::SmallVectorImpl&lt;llvm::SDep&gt;::iterator' data-type='typename SuperClass::iterator' data-ref="llvm::SmallVectorImpl{llvm::SDep}::iterator">iterator</a> <dfn class="typedef" id="llvm::SUnit::succ_iterator" title='llvm::SUnit::succ_iterator' data-type='SmallVectorImpl&lt;SDep&gt;::iterator' data-ref="llvm::SUnit::succ_iterator">succ_iterator</dfn>;</td></tr>
<tr><th id="261">261</th><td>    <b>typedef</b> <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>&gt;::<a class="typedef" href="../ADT/SmallVector.h.html#llvm::SmallVectorImpl{llvm::SDep}::const_iterator" title='llvm::SmallVectorImpl&lt;llvm::SDep&gt;::const_iterator' data-type='typename SuperClass::const_iterator' data-ref="llvm::SmallVectorImpl{llvm::SDep}::const_iterator">const_iterator</a> <dfn class="typedef" id="llvm::SUnit::const_pred_iterator" title='llvm::SUnit::const_pred_iterator' data-type='SmallVectorImpl&lt;SDep&gt;::const_iterator' data-ref="llvm::SUnit::const_pred_iterator">const_pred_iterator</dfn>;</td></tr>
<tr><th id="262">262</th><td>    <b>typedef</b> <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>&gt;::<a class="typedef" href="../ADT/SmallVector.h.html#llvm::SmallVectorImpl{llvm::SDep}::const_iterator" title='llvm::SmallVectorImpl&lt;llvm::SDep&gt;::const_iterator' data-type='typename SuperClass::const_iterator' data-ref="llvm::SmallVectorImpl{llvm::SDep}::const_iterator">const_iterator</a> <dfn class="typedef" id="llvm::SUnit::const_succ_iterator" title='llvm::SUnit::const_succ_iterator' data-type='SmallVectorImpl&lt;SDep&gt;::const_iterator' data-ref="llvm::SUnit::const_succ_iterator">const_succ_iterator</dfn>;</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</dfn> = <a class="enum" href="#llvm::SUnit::BoundaryID" title='llvm::SUnit::BoundaryID' data-ref="llvm::SUnit::BoundaryID">BoundaryID</a>;     <i class="doc">///&lt; Entry # of node in the node vector.</i></td></tr>
<tr><th id="265">265</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::SUnit::NodeQueueId" title='llvm::SUnit::NodeQueueId' data-ref="llvm::SUnit::NodeQueueId">NodeQueueId</dfn> = <var>0</var>;          <i class="doc">///&lt; Queue id of node.</i></td></tr>
<tr><th id="266">266</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::SUnit::NumPreds" title='llvm::SUnit::NumPreds' data-ref="llvm::SUnit::NumPreds">NumPreds</dfn> = <var>0</var>;             <i class="doc">///&lt; # of SDep::Data preds.</i></td></tr>
<tr><th id="267">267</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::SUnit::NumSuccs" title='llvm::SUnit::NumSuccs' data-ref="llvm::SUnit::NumSuccs">NumSuccs</dfn> = <var>0</var>;             <i class="doc">///&lt; # of SDep::Data sucss.</i></td></tr>
<tr><th id="268">268</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::SUnit::NumPredsLeft" title='llvm::SUnit::NumPredsLeft' data-ref="llvm::SUnit::NumPredsLeft">NumPredsLeft</dfn> = <var>0</var>;         <i class="doc">///&lt; # of preds not scheduled.</i></td></tr>
<tr><th id="269">269</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::SUnit::NumSuccsLeft" title='llvm::SUnit::NumSuccsLeft' data-ref="llvm::SUnit::NumSuccsLeft">NumSuccsLeft</dfn> = <var>0</var>;         <i class="doc">///&lt; # of succs not scheduled.</i></td></tr>
<tr><th id="270">270</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::SUnit::WeakPredsLeft" title='llvm::SUnit::WeakPredsLeft' data-ref="llvm::SUnit::WeakPredsLeft">WeakPredsLeft</dfn> = <var>0</var>;        <i class="doc">///&lt; # of weak preds not scheduled.</i></td></tr>
<tr><th id="271">271</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::SUnit::WeakSuccsLeft" title='llvm::SUnit::WeakSuccsLeft' data-ref="llvm::SUnit::WeakSuccsLeft">WeakSuccsLeft</dfn> = <var>0</var>;        <i class="doc">///&lt; # of weak succs not scheduled.</i></td></tr>
<tr><th id="272">272</th><td>    <em>unsigned</em> <em>short</em> <dfn class="decl" id="llvm::SUnit::NumRegDefsLeft" title='llvm::SUnit::NumRegDefsLeft' data-ref="llvm::SUnit::NumRegDefsLeft">NumRegDefsLeft</dfn> = <var>0</var>; <i class="doc">///&lt; # of reg defs with no scheduled use.</i></td></tr>
<tr><th id="273">273</th><td>    <em>unsigned</em> <em>short</em> <dfn class="decl" id="llvm::SUnit::Latency" title='llvm::SUnit::Latency' data-ref="llvm::SUnit::Latency">Latency</dfn> = <var>0</var>;        <i class="doc">///&lt; Node latency.</i></td></tr>
<tr><th id="274">274</th><td>    <em>bool</em> <dfn class="decl" id="llvm::SUnit::isVRegCycle" title='llvm::SUnit::isVRegCycle' data-ref="llvm::SUnit::isVRegCycle">isVRegCycle</dfn>      : <var>1</var>;         <i class="doc">///&lt; May use and def the same vreg.</i></td></tr>
<tr><th id="275">275</th><td>    <em>bool</em> <dfn class="decl" id="llvm::SUnit::isCall" title='llvm::SUnit::isCall' data-ref="llvm::SUnit::isCall">isCall</dfn>           : <var>1</var>;         <i class="doc">///&lt; Is a function call.</i></td></tr>
<tr><th id="276">276</th><td>    <em>bool</em> <dfn class="decl" id="llvm::SUnit::isCallOp" title='llvm::SUnit::isCallOp' data-ref="llvm::SUnit::isCallOp">isCallOp</dfn>         : <var>1</var>;         <i class="doc">///&lt; Is a function call operand.</i></td></tr>
<tr><th id="277">277</th><td>    <em>bool</em> <dfn class="decl" id="llvm::SUnit::isTwoAddress" title='llvm::SUnit::isTwoAddress' data-ref="llvm::SUnit::isTwoAddress">isTwoAddress</dfn>     : <var>1</var>;         <i class="doc">///&lt; Is a two-address instruction.</i></td></tr>
<tr><th id="278">278</th><td>    <em>bool</em> <dfn class="decl" id="llvm::SUnit::isCommutable" title='llvm::SUnit::isCommutable' data-ref="llvm::SUnit::isCommutable">isCommutable</dfn>     : <var>1</var>;         <i class="doc">///&lt; Is a commutable instruction.</i></td></tr>
<tr><th id="279">279</th><td>    <em>bool</em> <dfn class="decl" id="llvm::SUnit::hasPhysRegUses" title='llvm::SUnit::hasPhysRegUses' data-ref="llvm::SUnit::hasPhysRegUses">hasPhysRegUses</dfn>   : <var>1</var>;         <i class="doc">///&lt; Has physreg uses.</i></td></tr>
<tr><th id="280">280</th><td>    <em>bool</em> <dfn class="decl" id="llvm::SUnit::hasPhysRegDefs" title='llvm::SUnit::hasPhysRegDefs' data-ref="llvm::SUnit::hasPhysRegDefs">hasPhysRegDefs</dfn>   : <var>1</var>;         <i class="doc">///&lt; Has physreg defs that are being used.</i></td></tr>
<tr><th id="281">281</th><td>    <em>bool</em> <dfn class="decl" id="llvm::SUnit::hasPhysRegClobbers" title='llvm::SUnit::hasPhysRegClobbers' data-ref="llvm::SUnit::hasPhysRegClobbers">hasPhysRegClobbers</dfn> : <var>1</var>;       <i class="doc">///&lt; Has any physreg defs, used or not.</i></td></tr>
<tr><th id="282">282</th><td>    <em>bool</em> <dfn class="decl" id="llvm::SUnit::isPending" title='llvm::SUnit::isPending' data-ref="llvm::SUnit::isPending">isPending</dfn>        : <var>1</var>;         <i class="doc">///&lt; True once pending.</i></td></tr>
<tr><th id="283">283</th><td>    <em>bool</em> <dfn class="decl" id="llvm::SUnit::isAvailable" title='llvm::SUnit::isAvailable' data-ref="llvm::SUnit::isAvailable">isAvailable</dfn>      : <var>1</var>;         <i class="doc">///&lt; True once available.</i></td></tr>
<tr><th id="284">284</th><td>    <em>bool</em> <dfn class="decl" id="llvm::SUnit::isScheduled" title='llvm::SUnit::isScheduled' data-ref="llvm::SUnit::isScheduled">isScheduled</dfn>      : <var>1</var>;         <i class="doc">///&lt; True once scheduled.</i></td></tr>
<tr><th id="285">285</th><td>    <em>bool</em> <dfn class="decl" id="llvm::SUnit::isScheduleHigh" title='llvm::SUnit::isScheduleHigh' data-ref="llvm::SUnit::isScheduleHigh">isScheduleHigh</dfn>   : <var>1</var>;         <i class="doc">///&lt; True if preferable to schedule high.</i></td></tr>
<tr><th id="286">286</th><td>    <em>bool</em> <dfn class="decl" id="llvm::SUnit::isScheduleLow" title='llvm::SUnit::isScheduleLow' data-ref="llvm::SUnit::isScheduleLow">isScheduleLow</dfn>    : <var>1</var>;         <i class="doc">///&lt; True if preferable to schedule low.</i></td></tr>
<tr><th id="287">287</th><td>    <em>bool</em> <dfn class="decl" id="llvm::SUnit::isCloned" title='llvm::SUnit::isCloned' data-ref="llvm::SUnit::isCloned">isCloned</dfn>         : <var>1</var>;         <i class="doc">///&lt; True if this node has been cloned.</i></td></tr>
<tr><th id="288">288</th><td>    <em>bool</em> <dfn class="decl" id="llvm::SUnit::isUnbuffered" title='llvm::SUnit::isUnbuffered' data-ref="llvm::SUnit::isUnbuffered">isUnbuffered</dfn>     : <var>1</var>;         <i class="doc">///&lt; Uses an unbuffered resource.</i></td></tr>
<tr><th id="289">289</th><td>    <em>bool</em> <dfn class="decl" id="llvm::SUnit::hasReservedResource" title='llvm::SUnit::hasReservedResource' data-ref="llvm::SUnit::hasReservedResource">hasReservedResource</dfn> : <var>1</var>;      <i class="doc">///&lt; Uses a reserved resource.</i></td></tr>
<tr><th id="290">290</th><td>    <span class="namespace">Sched::</span><a class="type" href="TargetLowering.h.html#llvm::Sched::Preference" title='llvm::Sched::Preference' data-ref="llvm::Sched::Preference">Preference</a> <dfn class="decl" id="llvm::SUnit::SchedulingPref" title='llvm::SUnit::SchedulingPref' data-ref="llvm::SUnit::SchedulingPref">SchedulingPref</dfn> = <span class="namespace">Sched::</span><a class="enum" href="TargetLowering.h.html#llvm::Sched::Preference::None" title='llvm::Sched::Preference::None' data-ref="llvm::Sched::Preference::None">None</a>; <i class="doc">///&lt; Scheduling preference.</i></td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td>  <b>private</b>:</td></tr>
<tr><th id="293">293</th><td>    <em>bool</em> <dfn class="decl" id="llvm::SUnit::isDepthCurrent" title='llvm::SUnit::isDepthCurrent' data-ref="llvm::SUnit::isDepthCurrent">isDepthCurrent</dfn>   : <var>1</var>;         <i class="doc">///&lt; True if Depth is current.</i></td></tr>
<tr><th id="294">294</th><td>    <em>bool</em> <dfn class="decl" id="llvm::SUnit::isHeightCurrent" title='llvm::SUnit::isHeightCurrent' data-ref="llvm::SUnit::isHeightCurrent">isHeightCurrent</dfn>  : <var>1</var>;         <i class="doc">///&lt; True if Height is current.</i></td></tr>
<tr><th id="295">295</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::SUnit::Depth" title='llvm::SUnit::Depth' data-ref="llvm::SUnit::Depth">Depth</dfn> = <var>0</var>;                <i class="doc">///&lt; Node depth.</i></td></tr>
<tr><th id="296">296</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::SUnit::Height" title='llvm::SUnit::Height' data-ref="llvm::SUnit::Height">Height</dfn> = <var>0</var>;               <i class="doc">///&lt; Node height.</i></td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td>  <b>public</b>:</td></tr>
<tr><th id="299">299</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::SUnit::TopReadyCycle" title='llvm::SUnit::TopReadyCycle' data-ref="llvm::SUnit::TopReadyCycle">TopReadyCycle</dfn> = <var>0</var>; <i class="doc">///&lt; Cycle relative to start when node is ready.</i></td></tr>
<tr><th id="300">300</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::SUnit::BotReadyCycle" title='llvm::SUnit::BotReadyCycle' data-ref="llvm::SUnit::BotReadyCycle">BotReadyCycle</dfn> = <var>0</var>; <i class="doc">///&lt; Cycle relative to end when node is ready.</i></td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td>    <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="decl" id="llvm::SUnit::CopyDstRC" title='llvm::SUnit::CopyDstRC' data-ref="llvm::SUnit::CopyDstRC">CopyDstRC</dfn> =</td></tr>
<tr><th id="303">303</th><td>        <b>nullptr</b>; <i class="doc">///&lt; Is a special copy node if != nullptr.</i></td></tr>
<tr><th id="304">304</th><td>    <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="decl" id="llvm::SUnit::CopySrcRC" title='llvm::SUnit::CopySrcRC' data-ref="llvm::SUnit::CopySrcRC">CopySrcRC</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td>    <i class="doc">/// Constructs an SUnit for pre-regalloc scheduling to represent an</i></td></tr>
<tr><th id="307">307</th><td><i class="doc">    /// SDNode and any nodes flagged to it.</i></td></tr>
<tr><th id="308">308</th><td>    <dfn class="decl def" id="_ZN4llvm5SUnitC1EPNS_6SDNodeEj" title='llvm::SUnit::SUnit' data-ref="_ZN4llvm5SUnitC1EPNS_6SDNodeEj">SUnit</dfn>(<a class="type" href="SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col2 decl" id="2672node" title='node' data-type='llvm::SDNode *' data-ref="2672node">node</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="2673nodenum" title='nodenum' data-type='unsigned int' data-ref="2673nodenum">nodenum</dfn>)</td></tr>
<tr><th id="309">309</th><td>      : <a class="member" href="#llvm::SUnit::Node" title='llvm::SUnit::Node' data-ref="llvm::SUnit::Node">Node</a>(<a class="local col2 ref" href="#2672node" title='node' data-ref="2672node">node</a>), <a class="member" href="#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>(<a class="local col3 ref" href="#2673nodenum" title='nodenum' data-ref="2673nodenum">nodenum</a>), <a class="member" href="#llvm::SUnit::isVRegCycle" title='llvm::SUnit::isVRegCycle' data-ref="llvm::SUnit::isVRegCycle">isVRegCycle</a>(<b>false</b>), <a class="member" href="#llvm::SUnit::isCall" title='llvm::SUnit::isCall' data-ref="llvm::SUnit::isCall">isCall</a>(<b>false</b>),</td></tr>
<tr><th id="310">310</th><td>        <a class="member" href="#llvm::SUnit::isCallOp" title='llvm::SUnit::isCallOp' data-ref="llvm::SUnit::isCallOp">isCallOp</a>(<b>false</b>), <a class="member" href="#llvm::SUnit::isTwoAddress" title='llvm::SUnit::isTwoAddress' data-ref="llvm::SUnit::isTwoAddress">isTwoAddress</a>(<b>false</b>), <a class="member" href="#llvm::SUnit::isCommutable" title='llvm::SUnit::isCommutable' data-ref="llvm::SUnit::isCommutable">isCommutable</a>(<b>false</b>),</td></tr>
<tr><th id="311">311</th><td>        <a class="member" href="#llvm::SUnit::hasPhysRegUses" title='llvm::SUnit::hasPhysRegUses' data-ref="llvm::SUnit::hasPhysRegUses">hasPhysRegUses</a>(<b>false</b>), <a class="member" href="#llvm::SUnit::hasPhysRegDefs" title='llvm::SUnit::hasPhysRegDefs' data-ref="llvm::SUnit::hasPhysRegDefs">hasPhysRegDefs</a>(<b>false</b>), <a class="member" href="#llvm::SUnit::hasPhysRegClobbers" title='llvm::SUnit::hasPhysRegClobbers' data-ref="llvm::SUnit::hasPhysRegClobbers">hasPhysRegClobbers</a>(<b>false</b>),</td></tr>
<tr><th id="312">312</th><td>        <a class="member" href="#llvm::SUnit::isPending" title='llvm::SUnit::isPending' data-ref="llvm::SUnit::isPending">isPending</a>(<b>false</b>), <a class="member" href="#llvm::SUnit::isAvailable" title='llvm::SUnit::isAvailable' data-ref="llvm::SUnit::isAvailable">isAvailable</a>(<b>false</b>), <a class="member" href="#llvm::SUnit::isScheduled" title='llvm::SUnit::isScheduled' data-ref="llvm::SUnit::isScheduled">isScheduled</a>(<b>false</b>),</td></tr>
<tr><th id="313">313</th><td>        <a class="member" href="#llvm::SUnit::isScheduleHigh" title='llvm::SUnit::isScheduleHigh' data-ref="llvm::SUnit::isScheduleHigh">isScheduleHigh</a>(<b>false</b>), <a class="member" href="#llvm::SUnit::isScheduleLow" title='llvm::SUnit::isScheduleLow' data-ref="llvm::SUnit::isScheduleLow">isScheduleLow</a>(<b>false</b>), <a class="member" href="#llvm::SUnit::isCloned" title='llvm::SUnit::isCloned' data-ref="llvm::SUnit::isCloned">isCloned</a>(<b>false</b>),</td></tr>
<tr><th id="314">314</th><td>        <a class="member" href="#llvm::SUnit::isUnbuffered" title='llvm::SUnit::isUnbuffered' data-ref="llvm::SUnit::isUnbuffered">isUnbuffered</a>(<b>false</b>), <a class="member" href="#llvm::SUnit::hasReservedResource" title='llvm::SUnit::hasReservedResource' data-ref="llvm::SUnit::hasReservedResource">hasReservedResource</a>(<b>false</b>), <a class="member" href="#llvm::SUnit::isDepthCurrent" title='llvm::SUnit::isDepthCurrent' data-ref="llvm::SUnit::isDepthCurrent">isDepthCurrent</a>(<b>false</b>),</td></tr>
<tr><th id="315">315</th><td>        <a class="member" href="#llvm::SUnit::isHeightCurrent" title='llvm::SUnit::isHeightCurrent' data-ref="llvm::SUnit::isHeightCurrent">isHeightCurrent</a>(<b>false</b>) {}</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td>    <i class="doc">/// Constructs an SUnit for post-regalloc scheduling to represent a</i></td></tr>
<tr><th id="318">318</th><td><i class="doc">    /// MachineInstr.</i></td></tr>
<tr><th id="319">319</th><td>    <dfn class="decl def" id="_ZN4llvm5SUnitC1EPNS_12MachineInstrEj" title='llvm::SUnit::SUnit' data-ref="_ZN4llvm5SUnitC1EPNS_12MachineInstrEj">SUnit</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="2674instr" title='instr' data-type='llvm::MachineInstr *' data-ref="2674instr">instr</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="2675nodenum" title='nodenum' data-type='unsigned int' data-ref="2675nodenum">nodenum</dfn>)</td></tr>
<tr><th id="320">320</th><td>      : <a class="member" href="#llvm::SUnit::Instr" title='llvm::SUnit::Instr' data-ref="llvm::SUnit::Instr">Instr</a>(<a class="local col4 ref" href="#2674instr" title='instr' data-ref="2674instr">instr</a>), <a class="member" href="#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>(<a class="local col5 ref" href="#2675nodenum" title='nodenum' data-ref="2675nodenum">nodenum</a>), <a class="member" href="#llvm::SUnit::isVRegCycle" title='llvm::SUnit::isVRegCycle' data-ref="llvm::SUnit::isVRegCycle">isVRegCycle</a>(<b>false</b>), <a class="member" href="#llvm::SUnit::isCall" title='llvm::SUnit::isCall' data-ref="llvm::SUnit::isCall">isCall</a>(<b>false</b>),</td></tr>
<tr><th id="321">321</th><td>        <a class="member" href="#llvm::SUnit::isCallOp" title='llvm::SUnit::isCallOp' data-ref="llvm::SUnit::isCallOp">isCallOp</a>(<b>false</b>), <a class="member" href="#llvm::SUnit::isTwoAddress" title='llvm::SUnit::isTwoAddress' data-ref="llvm::SUnit::isTwoAddress">isTwoAddress</a>(<b>false</b>), <a class="member" href="#llvm::SUnit::isCommutable" title='llvm::SUnit::isCommutable' data-ref="llvm::SUnit::isCommutable">isCommutable</a>(<b>false</b>),</td></tr>
<tr><th id="322">322</th><td>        <a class="member" href="#llvm::SUnit::hasPhysRegUses" title='llvm::SUnit::hasPhysRegUses' data-ref="llvm::SUnit::hasPhysRegUses">hasPhysRegUses</a>(<b>false</b>), <a class="member" href="#llvm::SUnit::hasPhysRegDefs" title='llvm::SUnit::hasPhysRegDefs' data-ref="llvm::SUnit::hasPhysRegDefs">hasPhysRegDefs</a>(<b>false</b>), <a class="member" href="#llvm::SUnit::hasPhysRegClobbers" title='llvm::SUnit::hasPhysRegClobbers' data-ref="llvm::SUnit::hasPhysRegClobbers">hasPhysRegClobbers</a>(<b>false</b>),</td></tr>
<tr><th id="323">323</th><td>        <a class="member" href="#llvm::SUnit::isPending" title='llvm::SUnit::isPending' data-ref="llvm::SUnit::isPending">isPending</a>(<b>false</b>), <a class="member" href="#llvm::SUnit::isAvailable" title='llvm::SUnit::isAvailable' data-ref="llvm::SUnit::isAvailable">isAvailable</a>(<b>false</b>), <a class="member" href="#llvm::SUnit::isScheduled" title='llvm::SUnit::isScheduled' data-ref="llvm::SUnit::isScheduled">isScheduled</a>(<b>false</b>),</td></tr>
<tr><th id="324">324</th><td>        <a class="member" href="#llvm::SUnit::isScheduleHigh" title='llvm::SUnit::isScheduleHigh' data-ref="llvm::SUnit::isScheduleHigh">isScheduleHigh</a>(<b>false</b>), <a class="member" href="#llvm::SUnit::isScheduleLow" title='llvm::SUnit::isScheduleLow' data-ref="llvm::SUnit::isScheduleLow">isScheduleLow</a>(<b>false</b>), <a class="member" href="#llvm::SUnit::isCloned" title='llvm::SUnit::isCloned' data-ref="llvm::SUnit::isCloned">isCloned</a>(<b>false</b>),</td></tr>
<tr><th id="325">325</th><td>        <a class="member" href="#llvm::SUnit::isUnbuffered" title='llvm::SUnit::isUnbuffered' data-ref="llvm::SUnit::isUnbuffered">isUnbuffered</a>(<b>false</b>), <a class="member" href="#llvm::SUnit::hasReservedResource" title='llvm::SUnit::hasReservedResource' data-ref="llvm::SUnit::hasReservedResource">hasReservedResource</a>(<b>false</b>), <a class="member" href="#llvm::SUnit::isDepthCurrent" title='llvm::SUnit::isDepthCurrent' data-ref="llvm::SUnit::isDepthCurrent">isDepthCurrent</a>(<b>false</b>),</td></tr>
<tr><th id="326">326</th><td>        <a class="member" href="#llvm::SUnit::isHeightCurrent" title='llvm::SUnit::isHeightCurrent' data-ref="llvm::SUnit::isHeightCurrent">isHeightCurrent</a>(<b>false</b>) {}</td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td>    <i class="doc">/// Constructs a placeholder SUnit.</i></td></tr>
<tr><th id="329">329</th><td>    <dfn class="decl def" id="_ZN4llvm5SUnitC1Ev" title='llvm::SUnit::SUnit' data-ref="_ZN4llvm5SUnitC1Ev">SUnit</dfn>()</td></tr>
<tr><th id="330">330</th><td>      : <a class="member" href="#llvm::SUnit::isVRegCycle" title='llvm::SUnit::isVRegCycle' data-ref="llvm::SUnit::isVRegCycle">isVRegCycle</a>(<b>false</b>), <a class="member" href="#llvm::SUnit::isCall" title='llvm::SUnit::isCall' data-ref="llvm::SUnit::isCall">isCall</a>(<b>false</b>), <a class="member" href="#llvm::SUnit::isCallOp" title='llvm::SUnit::isCallOp' data-ref="llvm::SUnit::isCallOp">isCallOp</a>(<b>false</b>), <a class="member" href="#llvm::SUnit::isTwoAddress" title='llvm::SUnit::isTwoAddress' data-ref="llvm::SUnit::isTwoAddress">isTwoAddress</a>(<b>false</b>),</td></tr>
<tr><th id="331">331</th><td>        <a class="member" href="#llvm::SUnit::isCommutable" title='llvm::SUnit::isCommutable' data-ref="llvm::SUnit::isCommutable">isCommutable</a>(<b>false</b>), <a class="member" href="#llvm::SUnit::hasPhysRegUses" title='llvm::SUnit::hasPhysRegUses' data-ref="llvm::SUnit::hasPhysRegUses">hasPhysRegUses</a>(<b>false</b>), <a class="member" href="#llvm::SUnit::hasPhysRegDefs" title='llvm::SUnit::hasPhysRegDefs' data-ref="llvm::SUnit::hasPhysRegDefs">hasPhysRegDefs</a>(<b>false</b>),</td></tr>
<tr><th id="332">332</th><td>        <a class="member" href="#llvm::SUnit::hasPhysRegClobbers" title='llvm::SUnit::hasPhysRegClobbers' data-ref="llvm::SUnit::hasPhysRegClobbers">hasPhysRegClobbers</a>(<b>false</b>), <a class="member" href="#llvm::SUnit::isPending" title='llvm::SUnit::isPending' data-ref="llvm::SUnit::isPending">isPending</a>(<b>false</b>), <a class="member" href="#llvm::SUnit::isAvailable" title='llvm::SUnit::isAvailable' data-ref="llvm::SUnit::isAvailable">isAvailable</a>(<b>false</b>),</td></tr>
<tr><th id="333">333</th><td>        <a class="member" href="#llvm::SUnit::isScheduled" title='llvm::SUnit::isScheduled' data-ref="llvm::SUnit::isScheduled">isScheduled</a>(<b>false</b>), <a class="member" href="#llvm::SUnit::isScheduleHigh" title='llvm::SUnit::isScheduleHigh' data-ref="llvm::SUnit::isScheduleHigh">isScheduleHigh</a>(<b>false</b>), <a class="member" href="#llvm::SUnit::isScheduleLow" title='llvm::SUnit::isScheduleLow' data-ref="llvm::SUnit::isScheduleLow">isScheduleLow</a>(<b>false</b>),</td></tr>
<tr><th id="334">334</th><td>        <a class="member" href="#llvm::SUnit::isCloned" title='llvm::SUnit::isCloned' data-ref="llvm::SUnit::isCloned">isCloned</a>(<b>false</b>), <a class="member" href="#llvm::SUnit::isUnbuffered" title='llvm::SUnit::isUnbuffered' data-ref="llvm::SUnit::isUnbuffered">isUnbuffered</a>(<b>false</b>), <a class="member" href="#llvm::SUnit::hasReservedResource" title='llvm::SUnit::hasReservedResource' data-ref="llvm::SUnit::hasReservedResource">hasReservedResource</a>(<b>false</b>),</td></tr>
<tr><th id="335">335</th><td>        <a class="member" href="#llvm::SUnit::isDepthCurrent" title='llvm::SUnit::isDepthCurrent' data-ref="llvm::SUnit::isDepthCurrent">isDepthCurrent</a>(<b>false</b>), <a class="member" href="#llvm::SUnit::isHeightCurrent" title='llvm::SUnit::isHeightCurrent' data-ref="llvm::SUnit::isHeightCurrent">isHeightCurrent</a>(<b>false</b>) {}</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td>    <i class="doc">/// Boundary nodes are placeholders for the boundary of the</i></td></tr>
<tr><th id="338">338</th><td><i class="doc">    /// scheduling region.</i></td></tr>
<tr><th id="339">339</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="340">340</th><td><i class="doc">    /// BoundaryNodes can have DAG edges, including Data edges, but they do not</i></td></tr>
<tr><th id="341">341</th><td><i class="doc">    /// correspond to schedulable entities (e.g. instructions) and do not have a</i></td></tr>
<tr><th id="342">342</th><td><i class="doc">    /// valid ID. Consequently, always check for boundary nodes before accessing</i></td></tr>
<tr><th id="343">343</th><td><i class="doc">    /// an associative data structure keyed on node ID.</i></td></tr>
<tr><th id="344">344</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm5SUnit14isBoundaryNodeEv" title='llvm::SUnit::isBoundaryNode' data-ref="_ZNK4llvm5SUnit14isBoundaryNodeEv">isBoundaryNode</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> == <a class="enum" href="#llvm::SUnit::BoundaryID" title='llvm::SUnit::BoundaryID' data-ref="llvm::SUnit::BoundaryID">BoundaryID</a>; }</td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td>    <i class="doc">/// Assigns the representative SDNode for this SUnit. This may be used</i></td></tr>
<tr><th id="347">347</th><td><i class="doc">    /// during pre-regalloc scheduling.</i></td></tr>
<tr><th id="348">348</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm5SUnit7setNodeEPNS_6SDNodeE" title='llvm::SUnit::setNode' data-ref="_ZN4llvm5SUnit7setNodeEPNS_6SDNodeE">setNode</dfn>(<a class="type" href="SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="2676N" title='N' data-type='llvm::SDNode *' data-ref="2676N">N</dfn>) {</td></tr>
<tr><th id="349">349</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!Instr &amp;&amp; &quot;Setting SDNode of SUnit with MachineInstr!&quot;) ? void (0) : __assert_fail (&quot;!Instr &amp;&amp; \&quot;Setting SDNode of SUnit with MachineInstr!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/ScheduleDAG.h&quot;, 349, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="member" href="#llvm::SUnit::Instr" title='llvm::SUnit::Instr' data-ref="llvm::SUnit::Instr">Instr</a> &amp;&amp; <q>"Setting SDNode of SUnit with MachineInstr!"</q>);</td></tr>
<tr><th id="350">350</th><td>      <a class="member" href="#llvm::SUnit::Node" title='llvm::SUnit::Node' data-ref="llvm::SUnit::Node">Node</a> = <a class="local col6 ref" href="#2676N" title='N' data-ref="2676N">N</a>;</td></tr>
<tr><th id="351">351</th><td>    }</td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td>    <i class="doc">/// Returns the representative SDNode for this SUnit. This may be used</i></td></tr>
<tr><th id="354">354</th><td><i class="doc">    /// during pre-regalloc scheduling.</i></td></tr>
<tr><th id="355">355</th><td>    <a class="type" href="SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="decl def" id="_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</dfn>() <em>const</em> {</td></tr>
<tr><th id="356">356</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!Instr &amp;&amp; &quot;Reading SDNode of SUnit with MachineInstr!&quot;) ? void (0) : __assert_fail (&quot;!Instr &amp;&amp; \&quot;Reading SDNode of SUnit with MachineInstr!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/ScheduleDAG.h&quot;, 356, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="member" href="#llvm::SUnit::Instr" title='llvm::SUnit::Instr' data-ref="llvm::SUnit::Instr">Instr</a> &amp;&amp; <q>"Reading SDNode of SUnit with MachineInstr!"</q>);</td></tr>
<tr><th id="357">357</th><td>      <b>return</b> <a class="member" href="#llvm::SUnit::Node" title='llvm::SUnit::Node' data-ref="llvm::SUnit::Node">Node</a>;</td></tr>
<tr><th id="358">358</th><td>    }</td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td>    <i class="doc">/// Returns true if this SUnit refers to a machine instruction as</i></td></tr>
<tr><th id="361">361</th><td><i class="doc">    /// opposed to an SDNode.</i></td></tr>
<tr><th id="362">362</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm5SUnit7isInstrEv" title='llvm::SUnit::isInstr' data-ref="_ZNK4llvm5SUnit7isInstrEv">isInstr</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::SUnit::Instr" title='llvm::SUnit::Instr' data-ref="llvm::SUnit::Instr">Instr</a>; }</td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td>    <i class="doc">/// Assigns the instruction for the SUnit. This may be used during</i></td></tr>
<tr><th id="365">365</th><td><i class="doc">    /// post-regalloc scheduling.</i></td></tr>
<tr><th id="366">366</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm5SUnit8setInstrEPNS_12MachineInstrE" title='llvm::SUnit::setInstr' data-ref="_ZN4llvm5SUnit8setInstrEPNS_12MachineInstrE">setInstr</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="2677MI" title='MI' data-type='llvm::MachineInstr *' data-ref="2677MI">MI</dfn>) {</td></tr>
<tr><th id="367">367</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!Node &amp;&amp; &quot;Setting MachineInstr of SUnit with SDNode!&quot;) ? void (0) : __assert_fail (&quot;!Node &amp;&amp; \&quot;Setting MachineInstr of SUnit with SDNode!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/ScheduleDAG.h&quot;, 367, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="member" href="#llvm::SUnit::Node" title='llvm::SUnit::Node' data-ref="llvm::SUnit::Node">Node</a> &amp;&amp; <q>"Setting MachineInstr of SUnit with SDNode!"</q>);</td></tr>
<tr><th id="368">368</th><td>      <a class="member" href="#llvm::SUnit::Instr" title='llvm::SUnit::Instr' data-ref="llvm::SUnit::Instr">Instr</a> = <a class="local col7 ref" href="#2677MI" title='MI' data-ref="2677MI">MI</a>;</td></tr>
<tr><th id="369">369</th><td>    }</td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td>    <i class="doc">/// Returns the representative MachineInstr for this SUnit. This may be used</i></td></tr>
<tr><th id="372">372</th><td><i class="doc">    /// during post-regalloc scheduling.</i></td></tr>
<tr><th id="373">373</th><td>    <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl def" id="_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</dfn>() <em>const</em> {</td></tr>
<tr><th id="374">374</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!Node &amp;&amp; &quot;Reading MachineInstr of SUnit with SDNode!&quot;) ? void (0) : __assert_fail (&quot;!Node &amp;&amp; \&quot;Reading MachineInstr of SUnit with SDNode!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/ScheduleDAG.h&quot;, 374, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="member" href="#llvm::SUnit::Node" title='llvm::SUnit::Node' data-ref="llvm::SUnit::Node">Node</a> &amp;&amp; <q>"Reading MachineInstr of SUnit with SDNode!"</q>);</td></tr>
<tr><th id="375">375</th><td>      <b>return</b> <a class="member" href="#llvm::SUnit::Instr" title='llvm::SUnit::Instr' data-ref="llvm::SUnit::Instr">Instr</a>;</td></tr>
<tr><th id="376">376</th><td>    }</td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td>    <i class="doc">/// Adds the specified edge as a pred of the current node if not already.</i></td></tr>
<tr><th id="379">379</th><td><i class="doc">    /// It also adds the current node as a successor of the specified node.</i></td></tr>
<tr><th id="380">380</th><td>    <em>bool</em> <dfn class="decl" id="_ZN4llvm5SUnit7addPredERKNS_4SDepEb" title='llvm::SUnit::addPred' data-ref="_ZN4llvm5SUnit7addPredERKNS_4SDepEb">addPred</dfn>(<em>const</em> <a class="type" href="#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col8 decl" id="2678D" title='D' data-type='const llvm::SDep &amp;' data-ref="2678D">D</dfn>, <em>bool</em> <dfn class="local col9 decl" id="2679Required" title='Required' data-type='bool' data-ref="2679Required">Required</dfn> = <b>true</b>);</td></tr>
<tr><th id="381">381</th><td></td></tr>
<tr><th id="382">382</th><td>    <i class="doc">/// Adds a barrier edge to SU by calling addPred(), with latency 0</i></td></tr>
<tr><th id="383">383</th><td><i class="doc">    /// generally or latency 1 for a store followed by a load.</i></td></tr>
<tr><th id="384">384</th><td>    <em>bool</em> <dfn class="decl def" id="_ZN4llvm5SUnit14addPredBarrierEPS0_" title='llvm::SUnit::addPredBarrier' data-ref="_ZN4llvm5SUnit14addPredBarrierEPS0_">addPredBarrier</dfn>(<a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="2680SU" title='SU' data-type='llvm::SUnit *' data-ref="2680SU">SU</dfn>) {</td></tr>
<tr><th id="385">385</th><td>      <a class="type" href="#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> <dfn class="local col1 decl" id="2681Dep" title='Dep' data-type='llvm::SDep' data-ref="2681Dep">Dep</dfn><a class="ref" href="#_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE">(</a><a class="local col0 ref" href="#2680SU" title='SU' data-ref="2680SU">SU</a>, <a class="type" href="#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="#llvm::SDep::OrderKind::Barrier" title='llvm::SDep::OrderKind::Barrier' data-ref="llvm::SDep::OrderKind::Barrier">Barrier</a>);</td></tr>
<tr><th id="386">386</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="2682TrueMemOrderLatency" title='TrueMemOrderLatency' data-type='unsigned int' data-ref="2682TrueMemOrderLatency">TrueMemOrderLatency</dfn> =</td></tr>
<tr><th id="387">387</th><td>        ((<a class="local col0 ref" href="#2680SU" title='SU' data-ref="2680SU">SU</a>-&gt;<a class="member" href="#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>() &amp;&amp; <b>this</b>-&gt;<a class="member" href="#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>()) ? <var>1</var> : <var>0</var>);</td></tr>
<tr><th id="388">388</th><td>      <a class="local col1 ref" href="#2681Dep" title='Dep' data-ref="2681Dep">Dep</a>.<a class="ref" href="#_ZN4llvm4SDep10setLatencyEj" title='llvm::SDep::setLatency' data-ref="_ZN4llvm4SDep10setLatencyEj">setLatency</a>(<a class="local col2 ref" href="#2682TrueMemOrderLatency" title='TrueMemOrderLatency' data-ref="2682TrueMemOrderLatency">TrueMemOrderLatency</a>);</td></tr>
<tr><th id="389">389</th><td>      <b>return</b> <a class="member" href="#_ZN4llvm5SUnit7addPredERKNS_4SDepEb" title='llvm::SUnit::addPred' data-ref="_ZN4llvm5SUnit7addPredERKNS_4SDepEb">addPred</a>(<a class="local col1 ref" href="#2681Dep" title='Dep' data-ref="2681Dep">Dep</a>);</td></tr>
<tr><th id="390">390</th><td>    }</td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td>    <i class="doc">/// Removes the specified edge as a pred of the current node if it exists.</i></td></tr>
<tr><th id="393">393</th><td><i class="doc">    /// It also removes the current node as a successor of the specified node.</i></td></tr>
<tr><th id="394">394</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm5SUnit10removePredERKNS_4SDepE" title='llvm::SUnit::removePred' data-ref="_ZN4llvm5SUnit10removePredERKNS_4SDepE">removePred</dfn>(<em>const</em> <a class="type" href="#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col3 decl" id="2683D" title='D' data-type='const llvm::SDep &amp;' data-ref="2683D">D</dfn>);</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td>    <i class="doc">/// Returns the depth of this node, which is the length of the maximum path</i></td></tr>
<tr><th id="397">397</th><td><i class="doc">    /// up to any node which has no predecessors.</i></td></tr>
<tr><th id="398">398</th><td>    <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</dfn>() <em>const</em> {</td></tr>
<tr><th id="399">399</th><td>      <b>if</b> (!<a class="member" href="#llvm::SUnit::isDepthCurrent" title='llvm::SUnit::isDepthCurrent' data-ref="llvm::SUnit::isDepthCurrent">isDepthCurrent</a>)</td></tr>
<tr><th id="400">400</th><td>        <b>const_cast</b>&lt;<a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt;(<b>this</b>)-&gt;<a class="member" href="#_ZN4llvm5SUnit12ComputeDepthEv" title='llvm::SUnit::ComputeDepth' data-ref="_ZN4llvm5SUnit12ComputeDepthEv">ComputeDepth</a>();</td></tr>
<tr><th id="401">401</th><td>      <b>return</b> <a class="member" href="#llvm::SUnit::Depth" title='llvm::SUnit::Depth' data-ref="llvm::SUnit::Depth">Depth</a>;</td></tr>
<tr><th id="402">402</th><td>    }</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td>    <i class="doc">/// Returns the height of this node, which is the length of the</i></td></tr>
<tr><th id="405">405</th><td><i class="doc">    /// maximum path down to any node which has no successors.</i></td></tr>
<tr><th id="406">406</th><td>    <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</dfn>() <em>const</em> {</td></tr>
<tr><th id="407">407</th><td>      <b>if</b> (!<a class="member" href="#llvm::SUnit::isHeightCurrent" title='llvm::SUnit::isHeightCurrent' data-ref="llvm::SUnit::isHeightCurrent">isHeightCurrent</a>)</td></tr>
<tr><th id="408">408</th><td>        <b>const_cast</b>&lt;<a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt;(<b>this</b>)-&gt;<a class="member" href="#_ZN4llvm5SUnit13ComputeHeightEv" title='llvm::SUnit::ComputeHeight' data-ref="_ZN4llvm5SUnit13ComputeHeightEv">ComputeHeight</a>();</td></tr>
<tr><th id="409">409</th><td>      <b>return</b> <a class="member" href="#llvm::SUnit::Height" title='llvm::SUnit::Height' data-ref="llvm::SUnit::Height">Height</a>;</td></tr>
<tr><th id="410">410</th><td>    }</td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td>    <i class="doc">/// If NewDepth is greater than this node's depth value, sets it to</i></td></tr>
<tr><th id="413">413</th><td><i class="doc">    /// be the new depth value. This also recursively marks successor nodes</i></td></tr>
<tr><th id="414">414</th><td><i class="doc">    /// dirty.</i></td></tr>
<tr><th id="415">415</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm5SUnit17setDepthToAtLeastEj" title='llvm::SUnit::setDepthToAtLeast' data-ref="_ZN4llvm5SUnit17setDepthToAtLeastEj">setDepthToAtLeast</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="2684NewDepth" title='NewDepth' data-type='unsigned int' data-ref="2684NewDepth">NewDepth</dfn>);</td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td>    <i class="doc">/// If NewHeight is greater than this node's height value, set it to be</i></td></tr>
<tr><th id="418">418</th><td><i class="doc">    /// the new height value. This also recursively marks predecessor nodes</i></td></tr>
<tr><th id="419">419</th><td><i class="doc">    /// dirty.</i></td></tr>
<tr><th id="420">420</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm5SUnit18setHeightToAtLeastEj" title='llvm::SUnit::setHeightToAtLeast' data-ref="_ZN4llvm5SUnit18setHeightToAtLeastEj">setHeightToAtLeast</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="2685NewHeight" title='NewHeight' data-type='unsigned int' data-ref="2685NewHeight">NewHeight</dfn>);</td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td>    <i class="doc">/// Sets a flag in this node to indicate that its stored Depth value</i></td></tr>
<tr><th id="423">423</th><td><i class="doc">    /// will require recomputation the next time getDepth() is called.</i></td></tr>
<tr><th id="424">424</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm5SUnit13setDepthDirtyEv" title='llvm::SUnit::setDepthDirty' data-ref="_ZN4llvm5SUnit13setDepthDirtyEv">setDepthDirty</dfn>();</td></tr>
<tr><th id="425">425</th><td></td></tr>
<tr><th id="426">426</th><td>    <i class="doc">/// Sets a flag in this node to indicate that its stored Height value</i></td></tr>
<tr><th id="427">427</th><td><i class="doc">    /// will require recomputation the next time getHeight() is called.</i></td></tr>
<tr><th id="428">428</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm5SUnit14setHeightDirtyEv" title='llvm::SUnit::setHeightDirty' data-ref="_ZN4llvm5SUnit14setHeightDirtyEv">setHeightDirty</dfn>();</td></tr>
<tr><th id="429">429</th><td></td></tr>
<tr><th id="430">430</th><td>    <i class="doc">/// Tests if node N is a predecessor of this node.</i></td></tr>
<tr><th id="431">431</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm5SUnit6isPredEPKS0_" title='llvm::SUnit::isPred' data-ref="_ZNK4llvm5SUnit6isPredEPKS0_">isPred</dfn>(<em>const</em> <a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="2686N" title='N' data-type='const llvm::SUnit *' data-ref="2686N">N</dfn>) <em>const</em> {</td></tr>
<tr><th id="432">432</th><td>      <b>for</b> (<em>const</em> <a class="type" href="#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col7 decl" id="2687Pred" title='Pred' data-type='const llvm::SDep &amp;' data-ref="2687Pred">Pred</dfn> : <a class="member" href="#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>)</td></tr>
<tr><th id="433">433</th><td>        <b>if</b> (<a class="local col7 ref" href="#2687Pred" title='Pred' data-ref="2687Pred">Pred</a>.<a class="ref" href="#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>() == <a class="local col6 ref" href="#2686N" title='N' data-ref="2686N">N</a>)</td></tr>
<tr><th id="434">434</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="435">435</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="436">436</th><td>    }</td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td>    <i class="doc">/// Tests if node N is a successor of this node.</i></td></tr>
<tr><th id="439">439</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm5SUnit6isSuccEPKS0_" title='llvm::SUnit::isSucc' data-ref="_ZNK4llvm5SUnit6isSuccEPKS0_">isSucc</dfn>(<em>const</em> <a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="2688N" title='N' data-type='const llvm::SUnit *' data-ref="2688N">N</dfn>) <em>const</em> {</td></tr>
<tr><th id="440">440</th><td>      <b>for</b> (<em>const</em> <a class="type" href="#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col9 decl" id="2689Succ" title='Succ' data-type='const llvm::SDep &amp;' data-ref="2689Succ">Succ</dfn> : <a class="member" href="#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>)</td></tr>
<tr><th id="441">441</th><td>        <b>if</b> (<a class="local col9 ref" href="#2689Succ" title='Succ' data-ref="2689Succ">Succ</a>.<a class="ref" href="#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>() == <a class="local col8 ref" href="#2688N" title='N' data-ref="2688N">N</a>)</td></tr>
<tr><th id="442">442</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="443">443</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="444">444</th><td>    }</td></tr>
<tr><th id="445">445</th><td></td></tr>
<tr><th id="446">446</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm5SUnit10isTopReadyEv" title='llvm::SUnit::isTopReady' data-ref="_ZNK4llvm5SUnit10isTopReadyEv">isTopReady</dfn>() <em>const</em> {</td></tr>
<tr><th id="447">447</th><td>      <b>return</b> <a class="member" href="#llvm::SUnit::NumPredsLeft" title='llvm::SUnit::NumPredsLeft' data-ref="llvm::SUnit::NumPredsLeft">NumPredsLeft</a> == <var>0</var>;</td></tr>
<tr><th id="448">448</th><td>    }</td></tr>
<tr><th id="449">449</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm5SUnit13isBottomReadyEv" title='llvm::SUnit::isBottomReady' data-ref="_ZNK4llvm5SUnit13isBottomReadyEv">isBottomReady</dfn>() <em>const</em> {</td></tr>
<tr><th id="450">450</th><td>      <b>return</b> <a class="member" href="#llvm::SUnit::NumSuccsLeft" title='llvm::SUnit::NumSuccsLeft' data-ref="llvm::SUnit::NumSuccsLeft">NumSuccsLeft</a> == <var>0</var>;</td></tr>
<tr><th id="451">451</th><td>    }</td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td>    <i class="doc">/// Orders this node's predecessor edges such that the critical path</i></td></tr>
<tr><th id="454">454</th><td><i class="doc">    /// edge occurs first.</i></td></tr>
<tr><th id="455">455</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm5SUnit16biasCriticalPathEv" title='llvm::SUnit::biasCriticalPath' data-ref="_ZN4llvm5SUnit16biasCriticalPathEv">biasCriticalPath</dfn>();</td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td>    <em>void</em> <dfn class="decl" id="_ZNK4llvm5SUnit14dumpAttributesEv" title='llvm::SUnit::dumpAttributes' data-ref="_ZNK4llvm5SUnit14dumpAttributesEv">dumpAttributes</dfn>() <em>const</em>;</td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td>  <b>private</b>:</td></tr>
<tr><th id="460">460</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm5SUnit12ComputeDepthEv" title='llvm::SUnit::ComputeDepth' data-ref="_ZN4llvm5SUnit12ComputeDepthEv">ComputeDepth</dfn>();</td></tr>
<tr><th id="461">461</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm5SUnit13ComputeHeightEv" title='llvm::SUnit::ComputeHeight' data-ref="_ZN4llvm5SUnit13ComputeHeightEv">ComputeHeight</dfn>();</td></tr>
<tr><th id="462">462</th><td>  };</td></tr>
<tr><th id="463">463</th><td></td></tr>
<tr><th id="464">464</th><td>  <i class="doc">/// Returns true if the specified SDep is equivalent except for latency.</i></td></tr>
<tr><th id="465">465</th><td>  <b>inline</b> <em>bool</em> <a class="type" href="#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<dfn class="decl def" id="_ZNK4llvm4SDep8overlapsERKS0_" title='llvm::SDep::overlaps' data-ref="_ZNK4llvm4SDep8overlapsERKS0_">overlaps</dfn>(<em>const</em> <a class="type" href="#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col0 decl" id="2690Other" title='Other' data-type='const llvm::SDep &amp;' data-ref="2690Other">Other</dfn>) <em>const</em> {</td></tr>
<tr><th id="466">466</th><td>    <b>if</b> (<a class="member" href="#llvm::SDep::Dep" title='llvm::SDep::Dep' data-ref="llvm::SDep::Dep">Dep</a> <a class="ref" href="../ADT/PointerIntPair.h.html#_ZNK4llvm14PointerIntPairneERKNS_14PointerIntPairIT_XT0_ET1_T2_T3_EE" title='llvm::PointerIntPair::operator!=' data-ref="_ZNK4llvm14PointerIntPairneERKNS_14PointerIntPairIT_XT0_ET1_T2_T3_EE">!=</a> <a class="local col0 ref" href="#2690Other" title='Other' data-ref="2690Other">Other</a>.<a class="member" href="#llvm::SDep::Dep" title='llvm::SDep::Dep' data-ref="llvm::SDep::Dep">Dep</a>)</td></tr>
<tr><th id="467">467</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="468">468</th><td>    <b>switch</b> (<a class="member" href="#llvm::SDep::Dep" title='llvm::SDep::Dep' data-ref="llvm::SDep::Dep">Dep</a>.<a class="ref" href="../ADT/PointerIntPair.h.html#_ZNK4llvm14PointerIntPair6getIntEv" title='llvm::PointerIntPair::getInt' data-ref="_ZNK4llvm14PointerIntPair6getIntEv">getInt</a>()) {</td></tr>
<tr><th id="469">469</th><td>    <b>case</b> <a class="enum" href="#llvm::SDep::Kind::Data" title='llvm::SDep::Kind::Data' data-ref="llvm::SDep::Kind::Data">Data</a>:</td></tr>
<tr><th id="470">470</th><td>    <b>case</b> <a class="enum" href="#llvm::SDep::Kind::Anti" title='llvm::SDep::Kind::Anti' data-ref="llvm::SDep::Kind::Anti">Anti</a>:</td></tr>
<tr><th id="471">471</th><td>    <b>case</b> <a class="enum" href="#llvm::SDep::Kind::Output" title='llvm::SDep::Kind::Output' data-ref="llvm::SDep::Kind::Output">Output</a>:</td></tr>
<tr><th id="472">472</th><td>      <b>return</b> <a class="member" href="#llvm::SDep::Contents" title='llvm::SDep::Contents' data-ref="llvm::SDep::Contents">Contents</a>.<a class="ref" href="#llvm::SDep::(anonymous)::Reg" title='llvm::SDep::(anonymous union)::Reg' data-ref="llvm::SDep::(anonymous)::Reg">Reg</a> == <a class="local col0 ref" href="#2690Other" title='Other' data-ref="2690Other">Other</a>.<a class="member" href="#llvm::SDep::Contents" title='llvm::SDep::Contents' data-ref="llvm::SDep::Contents">Contents</a>.<a class="ref" href="#llvm::SDep::(anonymous)::Reg" title='llvm::SDep::(anonymous union)::Reg' data-ref="llvm::SDep::(anonymous)::Reg">Reg</a>;</td></tr>
<tr><th id="473">473</th><td>    <b>case</b> <a class="enum" href="#llvm::SDep::Kind::Order" title='llvm::SDep::Kind::Order' data-ref="llvm::SDep::Kind::Order">Order</a>:</td></tr>
<tr><th id="474">474</th><td>      <b>return</b> <a class="member" href="#llvm::SDep::Contents" title='llvm::SDep::Contents' data-ref="llvm::SDep::Contents">Contents</a>.<a class="ref" href="#llvm::SDep::(anonymous)::OrdKind" title='llvm::SDep::(anonymous union)::OrdKind' data-ref="llvm::SDep::(anonymous)::OrdKind">OrdKind</a> == <a class="local col0 ref" href="#2690Other" title='Other' data-ref="2690Other">Other</a>.<a class="member" href="#llvm::SDep::Contents" title='llvm::SDep::Contents' data-ref="llvm::SDep::Contents">Contents</a>.<a class="ref" href="#llvm::SDep::(anonymous)::OrdKind" title='llvm::SDep::(anonymous union)::OrdKind' data-ref="llvm::SDep::(anonymous)::OrdKind">OrdKind</a>;</td></tr>
<tr><th id="475">475</th><td>    }</td></tr>
<tr><th id="476">476</th><td>    <a class="macro" href="../Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid dependency kind!&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/ScheduleDAG.h&quot;, 476)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid dependency kind!"</q>);</td></tr>
<tr><th id="477">477</th><td>  }</td></tr>
<tr><th id="478">478</th><td></td></tr>
<tr><th id="479">479</th><td>  <i>//// Returns the SUnit to which this edge points.</i></td></tr>
<tr><th id="480">480</th><td>  <b>inline</b> <a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<a class="type" href="#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<dfn class="decl def" id="_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::SDep::Dep" title='llvm::SDep::Dep' data-ref="llvm::SDep::Dep">Dep</a>.<a class="ref" href="../ADT/PointerIntPair.h.html#_ZNK4llvm14PointerIntPair10getPointerEv" title='llvm::PointerIntPair::getPointer' data-ref="_ZNK4llvm14PointerIntPair10getPointerEv">getPointer</a>(); }</td></tr>
<tr><th id="481">481</th><td></td></tr>
<tr><th id="482">482</th><td>  <i>//// Assigns the SUnit to which this edge points.</i></td></tr>
<tr><th id="483">483</th><td>  <b>inline</b> <em>void</em> <a class="type" href="#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<dfn class="decl def" id="_ZN4llvm4SDep8setSUnitEPNS_5SUnitE" title='llvm::SDep::setSUnit' data-ref="_ZN4llvm4SDep8setSUnitEPNS_5SUnitE">setSUnit</dfn>(<a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="2691SU" title='SU' data-type='llvm::SUnit *' data-ref="2691SU">SU</dfn>) { <a class="member" href="#llvm::SDep::Dep" title='llvm::SDep::Dep' data-ref="llvm::SDep::Dep">Dep</a>.<a class="ref" href="../ADT/PointerIntPair.h.html#_ZN4llvm14PointerIntPair10setPointerET_" title='llvm::PointerIntPair::setPointer' data-ref="_ZN4llvm14PointerIntPair10setPointerET_">setPointer</a>(<a class="local col1 ref" href="#2691SU" title='SU' data-ref="2691SU">SU</a>); }</td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td>  <i class="doc">/// Returns an enum value representing the kind of the dependence.</i></td></tr>
<tr><th id="486">486</th><td>  <b>inline</b> <a class="type" href="#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="type" href="#llvm::SDep::Kind" title='llvm::SDep::Kind' data-ref="llvm::SDep::Kind">Kind</a> <a class="type" href="#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<dfn class="decl def" id="_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::SDep::Dep" title='llvm::SDep::Dep' data-ref="llvm::SDep::Dep">Dep</a>.<a class="ref" href="../ADT/PointerIntPair.h.html#_ZNK4llvm14PointerIntPair6getIntEv" title='llvm::PointerIntPair::getInt' data-ref="_ZNK4llvm14PointerIntPair6getIntEv">getInt</a>(); }</td></tr>
<tr><th id="487">487</th><td></td></tr>
<tr><th id="488">488</th><td>  <i>//===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="489">489</th><td><i></i></td></tr>
<tr><th id="490">490</th><td><i>  /// This interface is used to plug different priorities computation</i></td></tr>
<tr><th id="491">491</th><td><i>  /// algorithms into the list scheduler. It implements the interface of a</i></td></tr>
<tr><th id="492">492</th><td><i>  /// standard priority queue, where nodes are inserted in arbitrary order and</i></td></tr>
<tr><th id="493">493</th><td><i>  /// returned in priority order.  The computation of the priority and the</i></td></tr>
<tr><th id="494">494</th><td><i>  /// representation of the queue are totally up to the implementation to</i></td></tr>
<tr><th id="495">495</th><td><i>  /// decide.</i></td></tr>
<tr><th id="496">496</th><td>  <b>class</b> <dfn class="type def" id="llvm::SchedulingPriorityQueue" title='llvm::SchedulingPriorityQueue' data-ref="llvm::SchedulingPriorityQueue">SchedulingPriorityQueue</dfn> {</td></tr>
<tr><th id="497">497</th><td>    <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZN4llvm23SchedulingPriorityQueue6anchorEv" title='llvm::SchedulingPriorityQueue::anchor' data-ref="_ZN4llvm23SchedulingPriorityQueue6anchorEv">anchor</dfn>();</td></tr>
<tr><th id="498">498</th><td></td></tr>
<tr><th id="499">499</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::SchedulingPriorityQueue::CurCycle" title='llvm::SchedulingPriorityQueue::CurCycle' data-ref="llvm::SchedulingPriorityQueue::CurCycle">CurCycle</dfn> = <var>0</var>;</td></tr>
<tr><th id="500">500</th><td>    <em>bool</em> <dfn class="decl" id="llvm::SchedulingPriorityQueue::HasReadyFilter" title='llvm::SchedulingPriorityQueue::HasReadyFilter' data-ref="llvm::SchedulingPriorityQueue::HasReadyFilter">HasReadyFilter</dfn>;</td></tr>
<tr><th id="501">501</th><td></td></tr>
<tr><th id="502">502</th><td>  <b>public</b>:</td></tr>
<tr><th id="503">503</th><td>    <dfn class="decl def" id="_ZN4llvm23SchedulingPriorityQueueC1Eb" title='llvm::SchedulingPriorityQueue::SchedulingPriorityQueue' data-ref="_ZN4llvm23SchedulingPriorityQueueC1Eb">SchedulingPriorityQueue</dfn>(<em>bool</em> <dfn class="local col2 decl" id="2692rf" title='rf' data-type='bool' data-ref="2692rf">rf</dfn> = <b>false</b>) :  <a class="member" href="#llvm::SchedulingPriorityQueue::HasReadyFilter" title='llvm::SchedulingPriorityQueue::HasReadyFilter' data-ref="llvm::SchedulingPriorityQueue::HasReadyFilter">HasReadyFilter</a>(<a class="local col2 ref" href="#2692rf" title='rf' data-ref="2692rf">rf</a>) {}</td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td>    <b>virtual</b> <dfn class="virtual decl" id="_ZN4llvm23SchedulingPriorityQueueD1Ev" title='llvm::SchedulingPriorityQueue::~SchedulingPriorityQueue' data-ref="_ZN4llvm23SchedulingPriorityQueueD1Ev">~SchedulingPriorityQueue</dfn>() = <b>default</b>;</td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td>    <b>virtual</b> <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm23SchedulingPriorityQueue10isBottomUpEv" title='llvm::SchedulingPriorityQueue::isBottomUp' data-ref="_ZNK4llvm23SchedulingPriorityQueue10isBottomUpEv">isBottomUp</dfn>() <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td>    <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZN4llvm23SchedulingPriorityQueue9initNodesERSt6vectorINS_5SUnitESaIS2_EE" title='llvm::SchedulingPriorityQueue::initNodes' data-ref="_ZN4llvm23SchedulingPriorityQueue9initNodesERSt6vectorINS_5SUnitESaIS2_EE">initNodes</dfn>(<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>&gt; &amp;<dfn class="local col3 decl" id="2693SUnits" title='SUnits' data-type='std::vector&lt;SUnit&gt; &amp;' data-ref="2693SUnits">SUnits</dfn>) = <var>0</var>;</td></tr>
<tr><th id="510">510</th><td>    <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZN4llvm23SchedulingPriorityQueue7addNodeEPKNS_5SUnitE" title='llvm::SchedulingPriorityQueue::addNode' data-ref="_ZN4llvm23SchedulingPriorityQueue7addNodeEPKNS_5SUnitE">addNode</dfn>(<em>const</em> <a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="2694SU" title='SU' data-type='const llvm::SUnit *' data-ref="2694SU">SU</dfn>) = <var>0</var>;</td></tr>
<tr><th id="511">511</th><td>    <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZN4llvm23SchedulingPriorityQueue10updateNodeEPKNS_5SUnitE" title='llvm::SchedulingPriorityQueue::updateNode' data-ref="_ZN4llvm23SchedulingPriorityQueue10updateNodeEPKNS_5SUnitE">updateNode</dfn>(<em>const</em> <a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="2695SU" title='SU' data-type='const llvm::SUnit *' data-ref="2695SU">SU</dfn>) = <var>0</var>;</td></tr>
<tr><th id="512">512</th><td>    <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZN4llvm23SchedulingPriorityQueue12releaseStateEv" title='llvm::SchedulingPriorityQueue::releaseState' data-ref="_ZN4llvm23SchedulingPriorityQueue12releaseStateEv">releaseState</dfn>() = <var>0</var>;</td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td>    <b>virtual</b> <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm23SchedulingPriorityQueue5emptyEv" title='llvm::SchedulingPriorityQueue::empty' data-ref="_ZNK4llvm23SchedulingPriorityQueue5emptyEv">empty</dfn>() <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="515">515</th><td></td></tr>
<tr><th id="516">516</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm23SchedulingPriorityQueue14hasReadyFilterEv" title='llvm::SchedulingPriorityQueue::hasReadyFilter' data-ref="_ZNK4llvm23SchedulingPriorityQueue14hasReadyFilterEv">hasReadyFilter</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::SchedulingPriorityQueue::HasReadyFilter" title='llvm::SchedulingPriorityQueue::HasReadyFilter' data-ref="llvm::SchedulingPriorityQueue::HasReadyFilter">HasReadyFilter</a>; }</td></tr>
<tr><th id="517">517</th><td></td></tr>
<tr><th id="518">518</th><td>    <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm23SchedulingPriorityQueue17tracksRegPressureEv" title='llvm::SchedulingPriorityQueue::tracksRegPressure' data-ref="_ZNK4llvm23SchedulingPriorityQueue17tracksRegPressureEv">tracksRegPressure</dfn>() <em>const</em> { <b>return</b> <b>false</b>; }</td></tr>
<tr><th id="519">519</th><td></td></tr>
<tr><th id="520">520</th><td>    <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm23SchedulingPriorityQueue7isReadyEPNS_5SUnitE" title='llvm::SchedulingPriorityQueue::isReady' data-ref="_ZNK4llvm23SchedulingPriorityQueue7isReadyEPNS_5SUnitE">isReady</dfn>(<a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *) <em>const</em> {</td></tr>
<tr><th id="521">521</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!HasReadyFilter &amp;&amp; &quot;The ready filter must override isReady()&quot;) ? void (0) : __assert_fail (&quot;!HasReadyFilter &amp;&amp; \&quot;The ready filter must override isReady()\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/ScheduleDAG.h&quot;, 521, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="member" href="#llvm::SchedulingPriorityQueue::HasReadyFilter" title='llvm::SchedulingPriorityQueue::HasReadyFilter' data-ref="llvm::SchedulingPriorityQueue::HasReadyFilter">HasReadyFilter</a> &amp;&amp; <q>"The ready filter must override isReady()"</q>);</td></tr>
<tr><th id="522">522</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="523">523</th><td>    }</td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td>    <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZN4llvm23SchedulingPriorityQueue4pushEPNS_5SUnitE" title='llvm::SchedulingPriorityQueue::push' data-ref="_ZN4llvm23SchedulingPriorityQueue4pushEPNS_5SUnitE">push</dfn>(<a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="2696U" title='U' data-type='llvm::SUnit *' data-ref="2696U">U</dfn>) = <var>0</var>;</td></tr>
<tr><th id="526">526</th><td></td></tr>
<tr><th id="527">527</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm23SchedulingPriorityQueue8push_allERKSt6vectorIPNS_5SUnitESaIS3_EE" title='llvm::SchedulingPriorityQueue::push_all' data-ref="_ZN4llvm23SchedulingPriorityQueue8push_allERKSt6vectorIPNS_5SUnitESaIS3_EE">push_all</dfn>(<em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; &amp;<dfn class="local col7 decl" id="2697Nodes" title='Nodes' data-type='const std::vector&lt;SUnit *&gt; &amp;' data-ref="2697Nodes">Nodes</dfn>) {</td></tr>
<tr><th id="528">528</th><td>      <b>for</b> (<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt;::<a class="typedef" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector{llvm::SUnit*,std::allocator{llvm::SUnit*}}::const_iterator" title='std::vector&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt;::const_iterator' data-type='__gnu_cxx::__normal_iterator&lt;const_pointer, vector&lt;SUnit *, allocator&lt;SUnit *&gt; &gt; &gt;' data-ref="std::vector{llvm::SUnit*,std::allocator{llvm::SUnit*}}::const_iterator">const_iterator</a> <dfn class="local col8 decl" id="2698I" title='I' data-type='std::vector&lt;SUnit *&gt;::const_iterator' data-ref="2698I">I</dfn> = <a class="local col7 ref" href="#2697Nodes" title='Nodes' data-ref="2697Nodes">Nodes</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNKSt6vector5beginEv">begin</a>(),</td></tr>
<tr><th id="529">529</th><td>           <dfn class="local col9 decl" id="2699E" title='E' data-type='std::vector&lt;SUnit *&gt;::const_iterator' data-ref="2699E">E</dfn> = <a class="local col7 ref" href="#2697Nodes" title='Nodes' data-ref="2697Nodes">Nodes</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector3endEv" title='std::vector::end' data-ref="_ZNKSt6vector3endEv">end</a>(); <a class="local col8 ref" href="#2698I" title='I' data-ref="2698I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col9 ref" href="#2699E" title='E' data-ref="2699E">E</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col8 ref" href="#2698I" title='I' data-ref="2698I">I</a>)</td></tr>
<tr><th id="530">530</th><td>        <a class="virtual member" href="#_ZN4llvm23SchedulingPriorityQueue4pushEPNS_5SUnitE" title='llvm::SchedulingPriorityQueue::push' data-ref="_ZN4llvm23SchedulingPriorityQueue4pushEPNS_5SUnitE">push</a>(<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col8 ref" href="#2698I" title='I' data-ref="2698I">I</a>);</td></tr>
<tr><th id="531">531</th><td>    }</td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td>    <b>virtual</b> <a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="virtual decl" id="_ZN4llvm23SchedulingPriorityQueue3popEv" title='llvm::SchedulingPriorityQueue::pop' data-ref="_ZN4llvm23SchedulingPriorityQueue3popEv">pop</dfn>() = <var>0</var>;</td></tr>
<tr><th id="534">534</th><td></td></tr>
<tr><th id="535">535</th><td>    <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZN4llvm23SchedulingPriorityQueue6removeEPNS_5SUnitE" title='llvm::SchedulingPriorityQueue::remove' data-ref="_ZN4llvm23SchedulingPriorityQueue6removeEPNS_5SUnitE">remove</dfn>(<a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="2700SU" title='SU' data-type='llvm::SUnit *' data-ref="2700SU">SU</dfn>) = <var>0</var>;</td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td>    <b>virtual</b> <em>void</em> <dfn class="virtual decl def" id="_ZNK4llvm23SchedulingPriorityQueue4dumpEPNS_11ScheduleDAGE" title='llvm::SchedulingPriorityQueue::dump' data-ref="_ZNK4llvm23SchedulingPriorityQueue4dumpEPNS_11ScheduleDAGE">dump</dfn>(<a class="type" href="#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG">ScheduleDAG</a> *) <em>const</em> {}</td></tr>
<tr><th id="538">538</th><td></td></tr>
<tr><th id="539">539</th><td>    <i class="doc">/// As each node is scheduled, this method is invoked.  This allows the</i></td></tr>
<tr><th id="540">540</th><td><i class="doc">    /// priority function to adjust the priority of related unscheduled nodes,</i></td></tr>
<tr><th id="541">541</th><td><i class="doc">    /// for example.</i></td></tr>
<tr><th id="542">542</th><td>    <b>virtual</b> <em>void</em> <dfn class="virtual decl def" id="_ZN4llvm23SchedulingPriorityQueue13scheduledNodeEPNS_5SUnitE" title='llvm::SchedulingPriorityQueue::scheduledNode' data-ref="_ZN4llvm23SchedulingPriorityQueue13scheduledNodeEPNS_5SUnitE">scheduledNode</dfn>(<a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *) {}</td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td>    <b>virtual</b> <em>void</em> <dfn class="virtual decl def" id="_ZN4llvm23SchedulingPriorityQueue15unscheduledNodeEPNS_5SUnitE" title='llvm::SchedulingPriorityQueue::unscheduledNode' data-ref="_ZN4llvm23SchedulingPriorityQueue15unscheduledNodeEPNS_5SUnitE">unscheduledNode</dfn>(<a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *) {}</td></tr>
<tr><th id="545">545</th><td></td></tr>
<tr><th id="546">546</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm23SchedulingPriorityQueue11setCurCycleEj" title='llvm::SchedulingPriorityQueue::setCurCycle' data-ref="_ZN4llvm23SchedulingPriorityQueue11setCurCycleEj">setCurCycle</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="2701Cycle" title='Cycle' data-type='unsigned int' data-ref="2701Cycle">Cycle</dfn>) {</td></tr>
<tr><th id="547">547</th><td>      <a class="member" href="#llvm::SchedulingPriorityQueue::CurCycle" title='llvm::SchedulingPriorityQueue::CurCycle' data-ref="llvm::SchedulingPriorityQueue::CurCycle">CurCycle</a> = <a class="local col1 ref" href="#2701Cycle" title='Cycle' data-ref="2701Cycle">Cycle</a>;</td></tr>
<tr><th id="548">548</th><td>    }</td></tr>
<tr><th id="549">549</th><td></td></tr>
<tr><th id="550">550</th><td>    <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm23SchedulingPriorityQueue11getCurCycleEv" title='llvm::SchedulingPriorityQueue::getCurCycle' data-ref="_ZNK4llvm23SchedulingPriorityQueue11getCurCycleEv">getCurCycle</dfn>() <em>const</em> {</td></tr>
<tr><th id="551">551</th><td>      <b>return</b> <a class="member" href="#llvm::SchedulingPriorityQueue::CurCycle" title='llvm::SchedulingPriorityQueue::CurCycle' data-ref="llvm::SchedulingPriorityQueue::CurCycle">CurCycle</a>;</td></tr>
<tr><th id="552">552</th><td>    }</td></tr>
<tr><th id="553">553</th><td>  };</td></tr>
<tr><th id="554">554</th><td></td></tr>
<tr><th id="555">555</th><td>  <b>class</b> <dfn class="type def" id="llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG">ScheduleDAG</dfn> {</td></tr>
<tr><th id="556">556</th><td>  <b>public</b>:</td></tr>
<tr><th id="557">557</th><td>    <em>const</em> <a class="type" href="../Target/TargetMachine.h.html#llvm::LLVMTargetMachine" title='llvm::LLVMTargetMachine' data-ref="llvm::LLVMTargetMachine">LLVMTargetMachine</a> &amp;<dfn class="decl" id="llvm::ScheduleDAG::TM" title='llvm::ScheduleDAG::TM' data-ref="llvm::ScheduleDAG::TM">TM</dfn>;        <i class="doc">///&lt; Target processor</i></td></tr>
<tr><th id="558">558</th><td>    <em>const</em> <a class="type" href="TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="decl" id="llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</dfn>;         <i class="doc">///&lt; Target instruction information</i></td></tr>
<tr><th id="559">559</th><td>    <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="decl" id="llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</dfn>;      <i class="doc">///&lt; Target processor register info</i></td></tr>
<tr><th id="560">560</th><td>    <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="decl" id="llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</dfn>;                <i class="doc">///&lt; Machine function</i></td></tr>
<tr><th id="561">561</th><td>    <a class="type" href="MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="decl" id="llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</dfn>;           <i class="doc">///&lt; Virtual/real register map</i></td></tr>
<tr><th id="562">562</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>&gt; <dfn class="decl" id="llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</dfn>;          <i class="doc">///&lt; The scheduling units.</i></td></tr>
<tr><th id="563">563</th><td>    <a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> <dfn class="decl" id="llvm::ScheduleDAG::EntrySU" title='llvm::ScheduleDAG::EntrySU' data-ref="llvm::ScheduleDAG::EntrySU">EntrySU</dfn>;                      <i class="doc">///&lt; Special node for the region entry.</i></td></tr>
<tr><th id="564">564</th><td>    <a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> <dfn class="decl" id="llvm::ScheduleDAG::ExitSU" title='llvm::ScheduleDAG::ExitSU' data-ref="llvm::ScheduleDAG::ExitSU">ExitSU</dfn>;                       <i class="doc">///&lt; Special node for the region exit.</i></td></tr>
<tr><th id="565">565</th><td></td></tr>
<tr><th id="566">566</th><td><u>#<span data-ppcond="566">ifdef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="567">567</th><td>    <em>static</em> <em>const</em> <em>bool</em> StressSched = <b>false</b>;</td></tr>
<tr><th id="568">568</th><td><u>#<span data-ppcond="566">else</span></u></td></tr>
<tr><th id="569">569</th><td>    <em>bool</em> <dfn class="decl" id="llvm::ScheduleDAG::StressSched" title='llvm::ScheduleDAG::StressSched' data-ref="llvm::ScheduleDAG::StressSched">StressSched</dfn>;</td></tr>
<tr><th id="570">570</th><td><u>#<span data-ppcond="566">endif</span></u></td></tr>
<tr><th id="571">571</th><td></td></tr>
<tr><th id="572">572</th><td>    <b>explicit</b> <dfn class="decl" id="_ZN4llvm11ScheduleDAGC1ERNS_15MachineFunctionE" title='llvm::ScheduleDAG::ScheduleDAG' data-ref="_ZN4llvm11ScheduleDAGC1ERNS_15MachineFunctionE">ScheduleDAG</dfn>(<a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="2702mf" title='mf' data-type='llvm::MachineFunction &amp;' data-ref="2702mf">mf</dfn>);</td></tr>
<tr><th id="573">573</th><td></td></tr>
<tr><th id="574">574</th><td>    <b>virtual</b> <dfn class="virtual decl" id="_ZN4llvm11ScheduleDAGD1Ev" title='llvm::ScheduleDAG::~ScheduleDAG' data-ref="_ZN4llvm11ScheduleDAGD1Ev">~ScheduleDAG</dfn>();</td></tr>
<tr><th id="575">575</th><td></td></tr>
<tr><th id="576">576</th><td>    <i class="doc">/// Clears the DAG state (between regions).</i></td></tr>
<tr><th id="577">577</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm11ScheduleDAG8clearDAGEv" title='llvm::ScheduleDAG::clearDAG' data-ref="_ZN4llvm11ScheduleDAG8clearDAGEv">clearDAG</dfn>();</td></tr>
<tr><th id="578">578</th><td></td></tr>
<tr><th id="579">579</th><td>    <i class="doc">/// Returns the MCInstrDesc of this SUnit.</i></td></tr>
<tr><th id="580">580</th><td><i class="doc">    /// Returns NULL for SDNodes without a machine opcode.</i></td></tr>
<tr><th id="581">581</th><td>    <em>const</em> <a class="type" href="../MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> *<dfn class="decl def" id="_ZNK4llvm11ScheduleDAG12getInstrDescEPKNS_5SUnitE" title='llvm::ScheduleDAG::getInstrDesc' data-ref="_ZNK4llvm11ScheduleDAG12getInstrDescEPKNS_5SUnitE">getInstrDesc</dfn>(<em>const</em> <a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="2703SU" title='SU' data-type='const llvm::SUnit *' data-ref="2703SU">SU</dfn>) <em>const</em> {</td></tr>
<tr><th id="582">582</th><td>      <b>if</b> (<a class="local col3 ref" href="#2703SU" title='SU' data-ref="2703SU">SU</a>-&gt;<a class="ref" href="#_ZNK4llvm5SUnit7isInstrEv" title='llvm::SUnit::isInstr' data-ref="_ZNK4llvm5SUnit7isInstrEv">isInstr</a>()) <b>return</b> &amp;<a class="local col3 ref" href="#2703SU" title='SU' data-ref="2703SU">SU</a>-&gt;<a class="ref" href="#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="583">583</th><td>      <b>return</b> <a class="member" href="#_ZNK4llvm11ScheduleDAG11getNodeDescEPKNS_6SDNodeE" title='llvm::ScheduleDAG::getNodeDesc' data-ref="_ZNK4llvm11ScheduleDAG11getNodeDescEPKNS_6SDNodeE">getNodeDesc</a>(<a class="local col3 ref" href="#2703SU" title='SU' data-ref="2703SU">SU</a>-&gt;<a class="ref" href="#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>());</td></tr>
<tr><th id="584">584</th><td>    }</td></tr>
<tr><th id="585">585</th><td></td></tr>
<tr><th id="586">586</th><td>    <i class="doc">/// Pops up a GraphViz/gv window with the ScheduleDAG rendered using 'dot'.</i></td></tr>
<tr><th id="587">587</th><td>    <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZN4llvm11ScheduleDAG9viewGraphERKNS_5TwineES3_" title='llvm::ScheduleDAG::viewGraph' data-ref="_ZN4llvm11ScheduleDAG9viewGraphERKNS_5TwineES3_">viewGraph</dfn>(<em>const</em> <a class="type" href="../ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine">Twine</a> &amp;<dfn class="local col4 decl" id="2704Name" title='Name' data-type='const llvm::Twine &amp;' data-ref="2704Name">Name</dfn>, <em>const</em> <a class="type" href="../ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine">Twine</a> &amp;<dfn class="local col5 decl" id="2705Title" title='Title' data-type='const llvm::Twine &amp;' data-ref="2705Title">Title</dfn>);</td></tr>
<tr><th id="588">588</th><td>    <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZN4llvm11ScheduleDAG9viewGraphEv" title='llvm::ScheduleDAG::viewGraph' data-ref="_ZN4llvm11ScheduleDAG9viewGraphEv">viewGraph</dfn>();</td></tr>
<tr><th id="589">589</th><td></td></tr>
<tr><th id="590">590</th><td>    <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm11ScheduleDAG8dumpNodeERKNS_5SUnitE" title='llvm::ScheduleDAG::dumpNode' data-ref="_ZNK4llvm11ScheduleDAG8dumpNodeERKNS_5SUnitE">dumpNode</dfn>(<em>const</em> <a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> &amp;<dfn class="local col6 decl" id="2706SU" title='SU' data-type='const llvm::SUnit &amp;' data-ref="2706SU">SU</dfn>) <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="591">591</th><td>    <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm11ScheduleDAG4dumpEv" title='llvm::ScheduleDAG::dump' data-ref="_ZNK4llvm11ScheduleDAG4dumpEv">dump</dfn>() <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="592">592</th><td>    <em>void</em> <dfn class="decl" id="_ZNK4llvm11ScheduleDAG12dumpNodeNameERKNS_5SUnitE" title='llvm::ScheduleDAG::dumpNodeName' data-ref="_ZNK4llvm11ScheduleDAG12dumpNodeNameERKNS_5SUnitE">dumpNodeName</dfn>(<em>const</em> <a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> &amp;<dfn class="local col7 decl" id="2707SU" title='SU' data-type='const llvm::SUnit &amp;' data-ref="2707SU">SU</dfn>) <em>const</em>;</td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td>    <i class="doc">/// Returns a label for an SUnit node in a visualization of the ScheduleDAG.</i></td></tr>
<tr><th id="595">595</th><td>    <b>virtual</b> <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="virtual decl" id="_ZNK4llvm11ScheduleDAG17getGraphNodeLabelEPKNS_5SUnitE" title='llvm::ScheduleDAG::getGraphNodeLabel' data-ref="_ZNK4llvm11ScheduleDAG17getGraphNodeLabelEPKNS_5SUnitE">getGraphNodeLabel</dfn>(<em>const</em> <a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="2708SU" title='SU' data-type='const llvm::SUnit *' data-ref="2708SU">SU</dfn>) <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="596">596</th><td></td></tr>
<tr><th id="597">597</th><td>    <i class="doc">/// Returns a label for the region of code covered by the DAG.</i></td></tr>
<tr><th id="598">598</th><td>    <b>virtual</b> <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="virtual decl" id="_ZNK4llvm11ScheduleDAG10getDAGNameEv" title='llvm::ScheduleDAG::getDAGName' data-ref="_ZNK4llvm11ScheduleDAG10getDAGNameEv">getDAGName</dfn>() <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td>    <i class="doc">/// Adds custom features for a visualization of the ScheduleDAG.</i></td></tr>
<tr><th id="601">601</th><td>    <b>virtual</b> <em>void</em> <dfn class="virtual decl def" id="_ZNK4llvm11ScheduleDAG22addCustomGraphFeaturesERNS_11GraphWriterIPS0_EE" title='llvm::ScheduleDAG::addCustomGraphFeatures' data-ref="_ZNK4llvm11ScheduleDAG22addCustomGraphFeaturesERNS_11GraphWriterIPS0_EE">addCustomGraphFeatures</dfn>(<a class="type" href="#llvm::GraphWriter" title='llvm::GraphWriter' data-ref="llvm::GraphWriter">GraphWriter</a>&lt;<a class="type" href="#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG">ScheduleDAG</a>*&gt; &amp;) <em>const</em> {}</td></tr>
<tr><th id="602">602</th><td></td></tr>
<tr><th id="603">603</th><td><u>#<span data-ppcond="603">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="604">604</th><td>    <i class="doc">/// Verifies that all SUnits were scheduled and that their state is</i></td></tr>
<tr><th id="605">605</th><td><i class="doc">    /// consistent. Returns the number of scheduled SUnits.</i></td></tr>
<tr><th id="606">606</th><td>    <em>unsigned</em> <dfn class="decl" id="_ZN4llvm11ScheduleDAG18VerifyScheduledDAGEb" title='llvm::ScheduleDAG::VerifyScheduledDAG' data-ref="_ZN4llvm11ScheduleDAG18VerifyScheduledDAGEb">VerifyScheduledDAG</dfn>(<em>bool</em> <dfn class="local col9 decl" id="2709isBottomUp" title='isBottomUp' data-type='bool' data-ref="2709isBottomUp">isBottomUp</dfn>);</td></tr>
<tr><th id="607">607</th><td><u>#<span data-ppcond="603">endif</span></u></td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td>  <b>protected</b>:</td></tr>
<tr><th id="610">610</th><td>    <em>void</em> <dfn class="decl" id="_ZNK4llvm11ScheduleDAG11dumpNodeAllERKNS_5SUnitE" title='llvm::ScheduleDAG::dumpNodeAll' data-ref="_ZNK4llvm11ScheduleDAG11dumpNodeAllERKNS_5SUnitE">dumpNodeAll</dfn>(<em>const</em> <a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> &amp;<dfn class="local col0 decl" id="2710SU" title='SU' data-type='const llvm::SUnit &amp;' data-ref="2710SU">SU</dfn>) <em>const</em>;</td></tr>
<tr><th id="611">611</th><td></td></tr>
<tr><th id="612">612</th><td>  <b>private</b>:</td></tr>
<tr><th id="613">613</th><td>    <i class="doc">/// Returns the MCInstrDesc of this SDNode or NULL.</i></td></tr>
<tr><th id="614">614</th><td>    <em>const</em> <a class="type" href="../MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> *<dfn class="decl" id="_ZNK4llvm11ScheduleDAG11getNodeDescEPKNS_6SDNodeE" title='llvm::ScheduleDAG::getNodeDesc' data-ref="_ZNK4llvm11ScheduleDAG11getNodeDescEPKNS_6SDNodeE">getNodeDesc</dfn>(<em>const</em> <a class="type" href="SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="2711Node" title='Node' data-type='const llvm::SDNode *' data-ref="2711Node">Node</dfn>) <em>const</em>;</td></tr>
<tr><th id="615">615</th><td>  };</td></tr>
<tr><th id="616">616</th><td></td></tr>
<tr><th id="617">617</th><td>  <b>class</b> <dfn class="type def" id="llvm::SUnitIterator" title='llvm::SUnitIterator' data-ref="llvm::SUnitIterator">SUnitIterator</dfn> : <b>public</b> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_iterator_base_types.h.html#std::iterator" title='std::iterator' data-ref="std::iterator">iterator</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_iterator_base_types.h.html#std::forward_iterator_tag" title='std::forward_iterator_tag' data-ref="std::forward_iterator_tag">forward_iterator_tag</a>,</td></tr>
<tr><th id="618">618</th><td>                                             <a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>, <span class='typedef' title='ptrdiff_t' data-type='long' data-ref="ptrdiff_t">ptrdiff_t</span>&gt; {</td></tr>
<tr><th id="619">619</th><td>    <a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="decl" id="llvm::SUnitIterator::Node" title='llvm::SUnitIterator::Node' data-ref="llvm::SUnitIterator::Node">Node</dfn>;</td></tr>
<tr><th id="620">620</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::SUnitIterator::Operand" title='llvm::SUnitIterator::Operand' data-ref="llvm::SUnitIterator::Operand">Operand</dfn>;</td></tr>
<tr><th id="621">621</th><td></td></tr>
<tr><th id="622">622</th><td>    <dfn class="decl def" id="_ZN4llvm13SUnitIteratorC1EPNS_5SUnitEj" title='llvm::SUnitIterator::SUnitIterator' data-ref="_ZN4llvm13SUnitIteratorC1EPNS_5SUnitEj">SUnitIterator</dfn>(<a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="2712N" title='N' data-type='llvm::SUnit *' data-ref="2712N">N</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="2713Op" title='Op' data-type='unsigned int' data-ref="2713Op">Op</dfn>) : <a class="member" href="#llvm::SUnitIterator::Node" title='llvm::SUnitIterator::Node' data-ref="llvm::SUnitIterator::Node">Node</a>(<a class="local col2 ref" href="#2712N" title='N' data-ref="2712N">N</a>), <a class="member" href="#llvm::SUnitIterator::Operand" title='llvm::SUnitIterator::Operand' data-ref="llvm::SUnitIterator::Operand">Operand</a>(<a class="local col3 ref" href="#2713Op" title='Op' data-ref="2713Op">Op</a>) {}</td></tr>
<tr><th id="623">623</th><td></td></tr>
<tr><th id="624">624</th><td>  <b>public</b>:</td></tr>
<tr><th id="625">625</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13SUnitIteratoreqERKS0_" title='llvm::SUnitIterator::operator==' data-ref="_ZNK4llvm13SUnitIteratoreqERKS0_"><b>operator</b>==</dfn>(<em>const</em> <a class="type" href="#llvm::SUnitIterator" title='llvm::SUnitIterator' data-ref="llvm::SUnitIterator">SUnitIterator</a>&amp; <dfn class="local col4 decl" id="2714x" title='x' data-type='const llvm::SUnitIterator &amp;' data-ref="2714x">x</dfn>) <em>const</em> {</td></tr>
<tr><th id="626">626</th><td>      <b>return</b> <a class="member" href="#llvm::SUnitIterator::Operand" title='llvm::SUnitIterator::Operand' data-ref="llvm::SUnitIterator::Operand">Operand</a> == <a class="local col4 ref" href="#2714x" title='x' data-ref="2714x">x</a>.<a class="member" href="#llvm::SUnitIterator::Operand" title='llvm::SUnitIterator::Operand' data-ref="llvm::SUnitIterator::Operand">Operand</a>;</td></tr>
<tr><th id="627">627</th><td>    }</td></tr>
<tr><th id="628">628</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13SUnitIteratorneERKS0_" title='llvm::SUnitIterator::operator!=' data-ref="_ZNK4llvm13SUnitIteratorneERKS0_"><b>operator</b>!=</dfn>(<em>const</em> <a class="type" href="#llvm::SUnitIterator" title='llvm::SUnitIterator' data-ref="llvm::SUnitIterator">SUnitIterator</a>&amp; <dfn class="local col5 decl" id="2715x" title='x' data-type='const llvm::SUnitIterator &amp;' data-ref="2715x">x</dfn>) <em>const</em> { <b>return</b> !<a class="member" href="#_ZNK4llvm13SUnitIteratoreqERKS0_" title='llvm::SUnitIterator::operator==' data-ref="_ZNK4llvm13SUnitIteratoreqERKS0_"><b>operator</b>==</a>(<a class="local col5 ref" href="#2715x" title='x' data-ref="2715x">x</a>); }</td></tr>
<tr><th id="629">629</th><td></td></tr>
<tr><th id="630">630</th><td>    <a class="typedef" href="../../../../../include/c++/7/bits/stl_iterator_base_types.h.html#std::iterator{std::forward_iterator_tag,llvm::SUnit,long,llvm::SUnit*,llvm::SUnit&amp;}::pointer" title='std::iterator&lt;std::forward_iterator_tag, llvm::SUnit, long, llvm::SUnit *, llvm::SUnit &amp;&gt;::pointer' data-type='llvm::SUnit *' data-ref="std::iterator{std::forward_iterator_tag,llvm::SUnit,long,llvm::SUnit*,llvm::SUnit&amp;}::pointer">pointer</a> <dfn class="decl def" id="_ZNK4llvm13SUnitIteratordeEv" title='llvm::SUnitIterator::operator*' data-ref="_ZNK4llvm13SUnitIteratordeEv"><b>operator</b>*</dfn>() <em>const</em> {</td></tr>
<tr><th id="631">631</th><td>      <b>return</b> <a class="member" href="#llvm::SUnitIterator::Node" title='llvm::SUnitIterator::Node' data-ref="llvm::SUnitIterator::Node">Node</a>-&gt;<a class="ref" href="#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a><a class="ref" href="../ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="member" href="#llvm::SUnitIterator::Operand" title='llvm::SUnitIterator::Operand' data-ref="llvm::SUnitIterator::Operand">Operand</a>]</a>.<a class="ref" href="#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="632">632</th><td>    }</td></tr>
<tr><th id="633">633</th><td>    <a class="typedef" href="../../../../../include/c++/7/bits/stl_iterator_base_types.h.html#std::iterator{std::forward_iterator_tag,llvm::SUnit,long,llvm::SUnit*,llvm::SUnit&amp;}::pointer" title='std::iterator&lt;std::forward_iterator_tag, llvm::SUnit, long, llvm::SUnit *, llvm::SUnit &amp;&gt;::pointer' data-type='llvm::SUnit *' data-ref="std::iterator{std::forward_iterator_tag,llvm::SUnit,long,llvm::SUnit*,llvm::SUnit&amp;}::pointer">pointer</a> <dfn class="decl def" id="_ZNK4llvm13SUnitIteratorptEv" title='llvm::SUnitIterator::operator-&gt;' data-ref="_ZNK4llvm13SUnitIteratorptEv"><b>operator</b>-&gt;</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#_ZNK4llvm13SUnitIteratordeEv" title='llvm::SUnitIterator::operator*' data-ref="_ZNK4llvm13SUnitIteratordeEv"><b>operator</b>*</a>(); }</td></tr>
<tr><th id="634">634</th><td></td></tr>
<tr><th id="635">635</th><td>    <a class="type" href="#llvm::SUnitIterator" title='llvm::SUnitIterator' data-ref="llvm::SUnitIterator">SUnitIterator</a>&amp; <dfn class="decl def" id="_ZN4llvm13SUnitIteratorppEv" title='llvm::SUnitIterator::operator++' data-ref="_ZN4llvm13SUnitIteratorppEv"><b>operator</b>++</dfn>() {                <i>// Preincrement</i></td></tr>
<tr><th id="636">636</th><td>      ++<a class="member" href="#llvm::SUnitIterator::Operand" title='llvm::SUnitIterator::Operand' data-ref="llvm::SUnitIterator::Operand">Operand</a>;</td></tr>
<tr><th id="637">637</th><td>      <b>return</b> *<b>this</b>;</td></tr>
<tr><th id="638">638</th><td>    }</td></tr>
<tr><th id="639">639</th><td>    <a class="type" href="#llvm::SUnitIterator" title='llvm::SUnitIterator' data-ref="llvm::SUnitIterator">SUnitIterator</a> <dfn class="decl def" id="_ZN4llvm13SUnitIteratorppEi" title='llvm::SUnitIterator::operator++' data-ref="_ZN4llvm13SUnitIteratorppEi"><b>operator</b>++</dfn>(<em>int</em>) { <i>// Postincrement</i></td></tr>
<tr><th id="640">640</th><td>      <a class="type" href="#llvm::SUnitIterator" title='llvm::SUnitIterator' data-ref="llvm::SUnitIterator">SUnitIterator</a> <dfn class="local col6 decl" id="2716tmp" title='tmp' data-type='llvm::SUnitIterator' data-ref="2716tmp">tmp</dfn> = <a class="ref fake" href="#617" title='llvm::SUnitIterator::SUnitIterator' data-ref="_ZN4llvm13SUnitIteratorC1ERKS0_"></a>*<b>this</b>; <a class="member" href="#_ZN4llvm13SUnitIteratorppEv" title='llvm::SUnitIterator::operator++' data-ref="_ZN4llvm13SUnitIteratorppEv">++</a>*<b>this</b>; <b>return</b> <a class="local col6 ref" href="#2716tmp" title='tmp' data-ref="2716tmp">tmp</a>;</td></tr>
<tr><th id="641">641</th><td>    }</td></tr>
<tr><th id="642">642</th><td></td></tr>
<tr><th id="643">643</th><td>    <em>static</em> <a class="type" href="#llvm::SUnitIterator" title='llvm::SUnitIterator' data-ref="llvm::SUnitIterator">SUnitIterator</a> <dfn class="decl def" id="_ZN4llvm13SUnitIterator5beginEPNS_5SUnitE" title='llvm::SUnitIterator::begin' data-ref="_ZN4llvm13SUnitIterator5beginEPNS_5SUnitE">begin</dfn>(<a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="2717N" title='N' data-type='llvm::SUnit *' data-ref="2717N">N</dfn>) { <b>return</b> <a class="type" href="#llvm::SUnitIterator" title='llvm::SUnitIterator' data-ref="llvm::SUnitIterator">SUnitIterator</a><a class="ref" href="#_ZN4llvm13SUnitIteratorC1EPNS_5SUnitEj" title='llvm::SUnitIterator::SUnitIterator' data-ref="_ZN4llvm13SUnitIteratorC1EPNS_5SUnitEj">(</a><a class="local col7 ref" href="#2717N" title='N' data-ref="2717N">N</a>, <var>0</var>); }</td></tr>
<tr><th id="644">644</th><td>    <em>static</em> <a class="type" href="#llvm::SUnitIterator" title='llvm::SUnitIterator' data-ref="llvm::SUnitIterator">SUnitIterator</a> <dfn class="decl def" id="_ZN4llvm13SUnitIterator3endEPNS_5SUnitE" title='llvm::SUnitIterator::end' data-ref="_ZN4llvm13SUnitIterator3endEPNS_5SUnitE">end</dfn>  (<a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="2718N" title='N' data-type='llvm::SUnit *' data-ref="2718N">N</dfn>) {</td></tr>
<tr><th id="645">645</th><td>      <b>return</b> <a class="type" href="#llvm::SUnitIterator" title='llvm::SUnitIterator' data-ref="llvm::SUnitIterator">SUnitIterator</a><a class="ref" href="#_ZN4llvm13SUnitIteratorC1EPNS_5SUnitEj" title='llvm::SUnitIterator::SUnitIterator' data-ref="_ZN4llvm13SUnitIteratorC1EPNS_5SUnitEj">(</a><a class="local col8 ref" href="#2718N" title='N' data-ref="2718N">N</a>, (<em>unsigned</em>)<a class="local col8 ref" href="#2718N" title='N' data-ref="2718N">N</a>-&gt;<a class="ref" href="#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>.<a class="ref" href="../ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>());</td></tr>
<tr><th id="646">646</th><td>    }</td></tr>
<tr><th id="647">647</th><td></td></tr>
<tr><th id="648">648</th><td>    <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm13SUnitIterator10getOperandEv" title='llvm::SUnitIterator::getOperand' data-ref="_ZNK4llvm13SUnitIterator10getOperandEv">getOperand</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::SUnitIterator::Operand" title='llvm::SUnitIterator::Operand' data-ref="llvm::SUnitIterator::Operand">Operand</a>; }</td></tr>
<tr><th id="649">649</th><td>    <em>const</em> <a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="decl def" id="_ZNK4llvm13SUnitIterator7getNodeEv" title='llvm::SUnitIterator::getNode' data-ref="_ZNK4llvm13SUnitIterator7getNodeEv">getNode</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::SUnitIterator::Node" title='llvm::SUnitIterator::Node' data-ref="llvm::SUnitIterator::Node">Node</a>; }</td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td>    <i class="doc">/// Tests if this is not an SDep::Data dependence.</i></td></tr>
<tr><th id="652">652</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13SUnitIterator9isCtrlDepEv" title='llvm::SUnitIterator::isCtrlDep' data-ref="_ZNK4llvm13SUnitIterator9isCtrlDepEv">isCtrlDep</dfn>() <em>const</em> {</td></tr>
<tr><th id="653">653</th><td>      <b>return</b> <a class="member" href="#_ZNK4llvm13SUnitIterator7getSDepEv" title='llvm::SUnitIterator::getSDep' data-ref="_ZNK4llvm13SUnitIterator7getSDepEv">getSDep</a>().<a class="ref" href="#_ZNK4llvm4SDep6isCtrlEv" title='llvm::SDep::isCtrl' data-ref="_ZNK4llvm4SDep6isCtrlEv">isCtrl</a>();</td></tr>
<tr><th id="654">654</th><td>    }</td></tr>
<tr><th id="655">655</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13SUnitIterator15isArtificialDepEv" title='llvm::SUnitIterator::isArtificialDep' data-ref="_ZNK4llvm13SUnitIterator15isArtificialDepEv">isArtificialDep</dfn>() <em>const</em> {</td></tr>
<tr><th id="656">656</th><td>      <b>return</b> <a class="member" href="#_ZNK4llvm13SUnitIterator7getSDepEv" title='llvm::SUnitIterator::getSDep' data-ref="_ZNK4llvm13SUnitIterator7getSDepEv">getSDep</a>().<a class="ref" href="#_ZNK4llvm4SDep12isArtificialEv" title='llvm::SDep::isArtificial' data-ref="_ZNK4llvm4SDep12isArtificialEv">isArtificial</a>();</td></tr>
<tr><th id="657">657</th><td>    }</td></tr>
<tr><th id="658">658</th><td>    <em>const</em> <a class="type" href="#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="decl def" id="_ZNK4llvm13SUnitIterator7getSDepEv" title='llvm::SUnitIterator::getSDep' data-ref="_ZNK4llvm13SUnitIterator7getSDepEv">getSDep</dfn>() <em>const</em> {</td></tr>
<tr><th id="659">659</th><td>      <b>return</b> <a class="member" href="#llvm::SUnitIterator::Node" title='llvm::SUnitIterator::Node' data-ref="llvm::SUnitIterator::Node">Node</a>-&gt;<a class="ref" href="#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a><a class="ref" href="../ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="member" href="#llvm::SUnitIterator::Operand" title='llvm::SUnitIterator::Operand' data-ref="llvm::SUnitIterator::Operand">Operand</a>]</a>;</td></tr>
<tr><th id="660">660</th><td>    }</td></tr>
<tr><th id="661">661</th><td>  };</td></tr>
<tr><th id="662">662</th><td></td></tr>
<tr><th id="663">663</th><td>  <b>template</b> &lt;&gt; <b>struct</b> <dfn class="type def" id="llvm::GraphTraits" title='llvm::GraphTraits' data-ref="llvm::GraphTraits"><a class="type" href="../ADT/GraphTraits.h.html#llvm::GraphTraits" title='llvm::GraphTraits' data-ref="llvm::GraphTraits">GraphTraits</a></dfn>&lt;<a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; {</td></tr>
<tr><th id="664">664</th><td>    <b>typedef</b> <a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="typedef" id="llvm::GraphTraits{llvm::SUnit*}::NodeRef" title='llvm::GraphTraits&lt;llvm::SUnit *&gt;::NodeRef' data-type='llvm::SUnit *' data-ref="llvm::GraphTraits{llvm::SUnit*}::NodeRef">NodeRef</dfn>;</td></tr>
<tr><th id="665">665</th><td>    <b>typedef</b> <a class="type" href="#llvm::SUnitIterator" title='llvm::SUnitIterator' data-ref="llvm::SUnitIterator">SUnitIterator</a> <dfn class="typedef" id="llvm::GraphTraits{llvm::SUnit*}::ChildIteratorType" title='llvm::GraphTraits&lt;llvm::SUnit *&gt;::ChildIteratorType' data-type='llvm::SUnitIterator' data-ref="llvm::GraphTraits{llvm::SUnit*}::ChildIteratorType">ChildIteratorType</dfn>;</td></tr>
<tr><th id="666">666</th><td>    <em>static</em> <a class="typedef" href="#llvm::GraphTraits{llvm::SUnit*}::NodeRef" title='llvm::GraphTraits&lt;llvm::SUnit *&gt;::NodeRef' data-type='llvm::SUnit *' data-ref="llvm::GraphTraits{llvm::SUnit*}::NodeRef">NodeRef</a> <dfn class="decl def" id="_ZN4llvm11GraphTraitsIPNS_5SUnitEE12getEntryNodeES2_" title='llvm::GraphTraits&lt;llvm::SUnit *&gt;::getEntryNode' data-ref="_ZN4llvm11GraphTraitsIPNS_5SUnitEE12getEntryNodeES2_">getEntryNode</dfn>(<a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="2719N" title='N' data-type='llvm::SUnit *' data-ref="2719N">N</dfn>) { <b>return</b> <a class="local col9 ref" href="#2719N" title='N' data-ref="2719N">N</a>; }</td></tr>
<tr><th id="667">667</th><td>    <em>static</em> <a class="typedef" href="#llvm::GraphTraits{llvm::SUnit*}::ChildIteratorType" title='llvm::GraphTraits&lt;llvm::SUnit *&gt;::ChildIteratorType' data-type='llvm::SUnitIterator' data-ref="llvm::GraphTraits{llvm::SUnit*}::ChildIteratorType">ChildIteratorType</a> <dfn class="decl def" id="_ZN4llvm11GraphTraitsIPNS_5SUnitEE11child_beginES2_" title='llvm::GraphTraits&lt;llvm::SUnit *&gt;::child_begin' data-ref="_ZN4llvm11GraphTraitsIPNS_5SUnitEE11child_beginES2_">child_begin</dfn>(<a class="typedef" href="#llvm::GraphTraits{llvm::SUnit*}::NodeRef" title='llvm::GraphTraits&lt;llvm::SUnit *&gt;::NodeRef' data-type='llvm::SUnit *' data-ref="llvm::GraphTraits{llvm::SUnit*}::NodeRef">NodeRef</a> <dfn class="local col0 decl" id="2720N" title='N' data-type='NodeRef' data-ref="2720N">N</dfn>) {</td></tr>
<tr><th id="668">668</th><td>      <b>return</b> <a class="type" href="#llvm::SUnitIterator" title='llvm::SUnitIterator' data-ref="llvm::SUnitIterator">SUnitIterator</a>::<a class="ref" href="#_ZN4llvm13SUnitIterator5beginEPNS_5SUnitE" title='llvm::SUnitIterator::begin' data-ref="_ZN4llvm13SUnitIterator5beginEPNS_5SUnitE">begin</a>(<a class="local col0 ref" href="#2720N" title='N' data-ref="2720N">N</a>);</td></tr>
<tr><th id="669">669</th><td>    }</td></tr>
<tr><th id="670">670</th><td>    <em>static</em> <a class="typedef" href="#llvm::GraphTraits{llvm::SUnit*}::ChildIteratorType" title='llvm::GraphTraits&lt;llvm::SUnit *&gt;::ChildIteratorType' data-type='llvm::SUnitIterator' data-ref="llvm::GraphTraits{llvm::SUnit*}::ChildIteratorType">ChildIteratorType</a> <dfn class="decl def" id="_ZN4llvm11GraphTraitsIPNS_5SUnitEE9child_endES2_" title='llvm::GraphTraits&lt;llvm::SUnit *&gt;::child_end' data-ref="_ZN4llvm11GraphTraitsIPNS_5SUnitEE9child_endES2_">child_end</dfn>(<a class="typedef" href="#llvm::GraphTraits{llvm::SUnit*}::NodeRef" title='llvm::GraphTraits&lt;llvm::SUnit *&gt;::NodeRef' data-type='llvm::SUnit *' data-ref="llvm::GraphTraits{llvm::SUnit*}::NodeRef">NodeRef</a> <dfn class="local col1 decl" id="2721N" title='N' data-type='NodeRef' data-ref="2721N">N</dfn>) {</td></tr>
<tr><th id="671">671</th><td>      <b>return</b> <a class="type" href="#llvm::SUnitIterator" title='llvm::SUnitIterator' data-ref="llvm::SUnitIterator">SUnitIterator</a>::<a class="ref" href="#_ZN4llvm13SUnitIterator3endEPNS_5SUnitE" title='llvm::SUnitIterator::end' data-ref="_ZN4llvm13SUnitIterator3endEPNS_5SUnitE">end</a>(<a class="local col1 ref" href="#2721N" title='N' data-ref="2721N">N</a>);</td></tr>
<tr><th id="672">672</th><td>    }</td></tr>
<tr><th id="673">673</th><td>  };</td></tr>
<tr><th id="674">674</th><td></td></tr>
<tr><th id="675">675</th><td>  <b>template</b> &lt;&gt; <b>struct</b> <dfn class="type def" id="llvm::GraphTraits" title='llvm::GraphTraits' data-ref="llvm::GraphTraits"><a class="type" href="../ADT/GraphTraits.h.html#llvm::GraphTraits" title='llvm::GraphTraits' data-ref="llvm::GraphTraits">GraphTraits</a></dfn>&lt;<a class="type" href="#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG">ScheduleDAG</a>*&gt; : <b>public</b> GraphTraits&lt;SUnit*&gt; {</td></tr>
<tr><th id="676">676</th><td>    <b>typedef</b> <a class="type" href="../ADT/iterator.h.html#llvm::pointer_iterator" title='llvm::pointer_iterator' data-ref="llvm::pointer_iterator">pointer_iterator</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>&gt;::<a class="typedef" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector{llvm::SUnit,std::allocator{llvm::SUnit}}::iterator" title='std::vector&lt;llvm::SUnit, std::allocator&lt;llvm::SUnit&gt; &gt;::iterator' data-type='__gnu_cxx::__normal_iterator&lt;pointer, vector&lt;SUnit, allocator&lt;SUnit&gt; &gt; &gt;' data-ref="std::vector{llvm::SUnit,std::allocator{llvm::SUnit}}::iterator">iterator</a>&gt; <dfn class="typedef" id="llvm::GraphTraits{llvm::ScheduleDAG*}::nodes_iterator" title='llvm::GraphTraits&lt;llvm::ScheduleDAG *&gt;::nodes_iterator' data-type='pointer_iterator&lt;std::vector&lt;SUnit&gt;::iterator&gt;' data-ref="llvm::GraphTraits{llvm::ScheduleDAG*}::nodes_iterator">nodes_iterator</dfn>;</td></tr>
<tr><th id="677">677</th><td>    <em>static</em> <a class="typedef" href="#llvm::GraphTraits{llvm::ScheduleDAG*}::nodes_iterator" title='llvm::GraphTraits&lt;llvm::ScheduleDAG *&gt;::nodes_iterator' data-type='pointer_iterator&lt;std::vector&lt;SUnit&gt;::iterator&gt;' data-ref="llvm::GraphTraits{llvm::ScheduleDAG*}::nodes_iterator">nodes_iterator</a> <dfn class="decl def" id="_ZN4llvm11GraphTraitsIPNS_11ScheduleDAGEE11nodes_beginES2_" title='llvm::GraphTraits&lt;llvm::ScheduleDAG *&gt;::nodes_begin' data-ref="_ZN4llvm11GraphTraitsIPNS_11ScheduleDAGEE11nodes_beginES2_">nodes_begin</dfn>(<a class="type" href="#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG">ScheduleDAG</a> *<dfn class="local col2 decl" id="2722G" title='G' data-type='llvm::ScheduleDAG *' data-ref="2722G">G</dfn>) {</td></tr>
<tr><th id="678">678</th><td>      <b>return</b> <a class="typedef" href="#llvm::GraphTraits{llvm::ScheduleDAG*}::nodes_iterator" title='llvm::GraphTraits&lt;llvm::ScheduleDAG *&gt;::nodes_iterator' data-type='pointer_iterator&lt;std::vector&lt;SUnit&gt;::iterator&gt;' data-ref="llvm::GraphTraits{llvm::ScheduleDAG*}::nodes_iterator">nodes_iterator</a><a class="ref" href="../ADT/iterator.h.html#_ZN4llvm16pointer_iteratorC1ET_" title='llvm::pointer_iterator::pointer_iterator&lt;WrappedIteratorT, T&gt;' data-ref="_ZN4llvm16pointer_iteratorC1ET_">(</a><a class="local col2 ref" href="#2722G" title='G' data-ref="2722G">G</a>-&gt;<a class="ref" href="#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>());</td></tr>
<tr><th id="679">679</th><td>    }</td></tr>
<tr><th id="680">680</th><td>    <em>static</em> <a class="typedef" href="#llvm::GraphTraits{llvm::ScheduleDAG*}::nodes_iterator" title='llvm::GraphTraits&lt;llvm::ScheduleDAG *&gt;::nodes_iterator' data-type='pointer_iterator&lt;std::vector&lt;SUnit&gt;::iterator&gt;' data-ref="llvm::GraphTraits{llvm::ScheduleDAG*}::nodes_iterator">nodes_iterator</a> <dfn class="decl def" id="_ZN4llvm11GraphTraitsIPNS_11ScheduleDAGEE9nodes_endES2_" title='llvm::GraphTraits&lt;llvm::ScheduleDAG *&gt;::nodes_end' data-ref="_ZN4llvm11GraphTraitsIPNS_11ScheduleDAGEE9nodes_endES2_">nodes_end</dfn>(<a class="type" href="#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG">ScheduleDAG</a> *<dfn class="local col3 decl" id="2723G" title='G' data-type='llvm::ScheduleDAG *' data-ref="2723G">G</dfn>) {</td></tr>
<tr><th id="681">681</th><td>      <b>return</b> <a class="typedef" href="#llvm::GraphTraits{llvm::ScheduleDAG*}::nodes_iterator" title='llvm::GraphTraits&lt;llvm::ScheduleDAG *&gt;::nodes_iterator' data-type='pointer_iterator&lt;std::vector&lt;SUnit&gt;::iterator&gt;' data-ref="llvm::GraphTraits{llvm::ScheduleDAG*}::nodes_iterator">nodes_iterator</a><a class="ref" href="../ADT/iterator.h.html#_ZN4llvm16pointer_iteratorC1ET_" title='llvm::pointer_iterator::pointer_iterator&lt;WrappedIteratorT, T&gt;' data-ref="_ZN4llvm16pointer_iteratorC1ET_">(</a><a class="local col3 ref" href="#2723G" title='G' data-ref="2723G">G</a>-&gt;<a class="ref" href="#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>());</td></tr>
<tr><th id="682">682</th><td>    }</td></tr>
<tr><th id="683">683</th><td>  };</td></tr>
<tr><th id="684">684</th><td></td></tr>
<tr><th id="685">685</th><td>  <i class="doc">/// This class can compute a topological ordering for SUnits and provides</i></td></tr>
<tr><th id="686">686</th><td><i class="doc">  /// methods for dynamically updating the ordering as new edges are added.</i></td></tr>
<tr><th id="687">687</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="688">688</th><td><i class="doc">  /// This allows a very fast implementation of IsReachable, for example.</i></td></tr>
<tr><th id="689">689</th><td>  <b>class</b> <dfn class="type def" id="llvm::ScheduleDAGTopologicalSort" title='llvm::ScheduleDAGTopologicalSort' data-ref="llvm::ScheduleDAGTopologicalSort">ScheduleDAGTopologicalSort</dfn> {</td></tr>
<tr><th id="690">690</th><td>    <i class="doc">/// A reference to the ScheduleDAG's SUnits.</i></td></tr>
<tr><th id="691">691</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>&gt; &amp;<dfn class="decl" id="llvm::ScheduleDAGTopologicalSort::SUnits" title='llvm::ScheduleDAGTopologicalSort::SUnits' data-ref="llvm::ScheduleDAGTopologicalSort::SUnits">SUnits</dfn>;</td></tr>
<tr><th id="692">692</th><td>    <a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="decl" id="llvm::ScheduleDAGTopologicalSort::ExitSU" title='llvm::ScheduleDAGTopologicalSort::ExitSU' data-ref="llvm::ScheduleDAGTopologicalSort::ExitSU">ExitSU</dfn>;</td></tr>
<tr><th id="693">693</th><td></td></tr>
<tr><th id="694">694</th><td>    <i>// Have any new nodes been added?</i></td></tr>
<tr><th id="695">695</th><td>    <em>bool</em> <dfn class="decl" id="llvm::ScheduleDAGTopologicalSort::Dirty" title='llvm::ScheduleDAGTopologicalSort::Dirty' data-ref="llvm::ScheduleDAGTopologicalSort::Dirty">Dirty</dfn> = <b>false</b>;</td></tr>
<tr><th id="696">696</th><td></td></tr>
<tr><th id="697">697</th><td>    <i>// Outstanding added edges, that have not been applied to the ordering.</i></td></tr>
<tr><th id="698">698</th><td>    <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt;, <var>16</var>&gt; <dfn class="decl" id="llvm::ScheduleDAGTopologicalSort::Updates" title='llvm::ScheduleDAGTopologicalSort::Updates' data-ref="llvm::ScheduleDAGTopologicalSort::Updates">Updates</dfn>;</td></tr>
<tr><th id="699">699</th><td></td></tr>
<tr><th id="700">700</th><td>    <i class="doc">/// Maps topological index to the node number.</i></td></tr>
<tr><th id="701">701</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>int</em>&gt; <dfn class="decl" id="llvm::ScheduleDAGTopologicalSort::Index2Node" title='llvm::ScheduleDAGTopologicalSort::Index2Node' data-ref="llvm::ScheduleDAGTopologicalSort::Index2Node">Index2Node</dfn>;</td></tr>
<tr><th id="702">702</th><td>    <i class="doc">/// Maps the node number to its topological index.</i></td></tr>
<tr><th id="703">703</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>int</em>&gt; <dfn class="decl" id="llvm::ScheduleDAGTopologicalSort::Node2Index" title='llvm::ScheduleDAGTopologicalSort::Node2Index' data-ref="llvm::ScheduleDAGTopologicalSort::Node2Index">Node2Index</dfn>;</td></tr>
<tr><th id="704">704</th><td>    <i class="doc">/// a set of nodes visited during a DFS traversal.</i></td></tr>
<tr><th id="705">705</th><td>    <a class="type" href="../ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="decl" id="llvm::ScheduleDAGTopologicalSort::Visited" title='llvm::ScheduleDAGTopologicalSort::Visited' data-ref="llvm::ScheduleDAGTopologicalSort::Visited">Visited</dfn>;</td></tr>
<tr><th id="706">706</th><td></td></tr>
<tr><th id="707">707</th><td>    <i class="doc">/// Makes a DFS traversal and mark all nodes affected by the edge insertion.</i></td></tr>
<tr><th id="708">708</th><td><i class="doc">    /// These nodes will later get new topological indexes by means of the Shift</i></td></tr>
<tr><th id="709">709</th><td><i class="doc">    /// method.</i></td></tr>
<tr><th id="710">710</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm26ScheduleDAGTopologicalSort3DFSEPKNS_5SUnitEiRb" title='llvm::ScheduleDAGTopologicalSort::DFS' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort3DFSEPKNS_5SUnitEiRb">DFS</dfn>(<em>const</em> <a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="2724SU" title='SU' data-type='const llvm::SUnit *' data-ref="2724SU">SU</dfn>, <em>int</em> <dfn class="local col5 decl" id="2725UpperBound" title='UpperBound' data-type='int' data-ref="2725UpperBound">UpperBound</dfn>, <em>bool</em>&amp; <dfn class="local col6 decl" id="2726HasLoop" title='HasLoop' data-type='bool &amp;' data-ref="2726HasLoop">HasLoop</dfn>);</td></tr>
<tr><th id="711">711</th><td></td></tr>
<tr><th id="712">712</th><td>    <i class="doc">/// Reassigns topological indexes for the nodes in the DAG to</i></td></tr>
<tr><th id="713">713</th><td><i class="doc">    /// preserve the topological ordering.</i></td></tr>
<tr><th id="714">714</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm26ScheduleDAGTopologicalSort5ShiftERNS_9BitVectorEii" title='llvm::ScheduleDAGTopologicalSort::Shift' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort5ShiftERNS_9BitVectorEii">Shift</dfn>(<a class="type" href="../ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a>&amp; <dfn class="local col7 decl" id="2727Visited" title='Visited' data-type='llvm::BitVector &amp;' data-ref="2727Visited">Visited</dfn>, <em>int</em> <dfn class="local col8 decl" id="2728LowerBound" title='LowerBound' data-type='int' data-ref="2728LowerBound">LowerBound</dfn>, <em>int</em> <dfn class="local col9 decl" id="2729UpperBound" title='UpperBound' data-type='int' data-ref="2729UpperBound">UpperBound</dfn>);</td></tr>
<tr><th id="715">715</th><td></td></tr>
<tr><th id="716">716</th><td>    <i class="doc">/// Assigns the topological index to the node n.</i></td></tr>
<tr><th id="717">717</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm26ScheduleDAGTopologicalSort8AllocateEii" title='llvm::ScheduleDAGTopologicalSort::Allocate' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort8AllocateEii">Allocate</dfn>(<em>int</em> <dfn class="local col0 decl" id="2730n" title='n' data-type='int' data-ref="2730n">n</dfn>, <em>int</em> <dfn class="local col1 decl" id="2731index" title='index' data-type='int' data-ref="2731index">index</dfn>);</td></tr>
<tr><th id="718">718</th><td></td></tr>
<tr><th id="719">719</th><td>    <i class="doc">/// Fix the ordering, by either recomputing from scratch or by applying</i></td></tr>
<tr><th id="720">720</th><td><i class="doc">    /// any outstanding updates. Uses a heuristic to estimate what will be</i></td></tr>
<tr><th id="721">721</th><td><i class="doc">    /// cheaper.</i></td></tr>
<tr><th id="722">722</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm26ScheduleDAGTopologicalSort8FixOrderEv" title='llvm::ScheduleDAGTopologicalSort::FixOrder' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort8FixOrderEv">FixOrder</dfn>();</td></tr>
<tr><th id="723">723</th><td></td></tr>
<tr><th id="724">724</th><td>  <b>public</b>:</td></tr>
<tr><th id="725">725</th><td>    <dfn class="decl" id="_ZN4llvm26ScheduleDAGTopologicalSortC1ERSt6vectorINS_5SUnitESaIS2_EEPS2_" title='llvm::ScheduleDAGTopologicalSort::ScheduleDAGTopologicalSort' data-ref="_ZN4llvm26ScheduleDAGTopologicalSortC1ERSt6vectorINS_5SUnitESaIS2_EEPS2_">ScheduleDAGTopologicalSort</dfn>(<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>&gt; &amp;<dfn class="local col2 decl" id="2732SUnits" title='SUnits' data-type='std::vector&lt;SUnit&gt; &amp;' data-ref="2732SUnits">SUnits</dfn>, <a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="2733ExitSU" title='ExitSU' data-type='llvm::SUnit *' data-ref="2733ExitSU">ExitSU</dfn>);</td></tr>
<tr><th id="726">726</th><td></td></tr>
<tr><th id="727">727</th><td>    <i class="doc">/// Creates the initial topological ordering from the DAG to be scheduled.</i></td></tr>
<tr><th id="728">728</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm26ScheduleDAGTopologicalSort25InitDAGTopologicalSortingEv" title='llvm::ScheduleDAGTopologicalSort::InitDAGTopologicalSorting' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort25InitDAGTopologicalSortingEv">InitDAGTopologicalSorting</dfn>();</td></tr>
<tr><th id="729">729</th><td></td></tr>
<tr><th id="730">730</th><td>    <i class="doc">/// Returns an array of SUs that are both in the successor</i></td></tr>
<tr><th id="731">731</th><td><i class="doc">    /// subtree of StartSU and in the predecessor subtree of TargetSU.</i></td></tr>
<tr><th id="732">732</th><td><i class="doc">    /// StartSU and TargetSU are not in the array.</i></td></tr>
<tr><th id="733">733</th><td><i class="doc">    /// Success is false if TargetSU is not in the successor subtree of</i></td></tr>
<tr><th id="734">734</th><td><i class="doc">    /// StartSU, else it is true.</i></td></tr>
<tr><th id="735">735</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>int</em>&gt; <dfn class="decl" id="_ZN4llvm26ScheduleDAGTopologicalSort11GetSubGraphERKNS_5SUnitES3_Rb" title='llvm::ScheduleDAGTopologicalSort::GetSubGraph' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort11GetSubGraphERKNS_5SUnitES3_Rb">GetSubGraph</dfn>(<em>const</em> <a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> &amp;<dfn class="local col4 decl" id="2734StartSU" title='StartSU' data-type='const llvm::SUnit &amp;' data-ref="2734StartSU">StartSU</dfn>, <em>const</em> <a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> &amp;<dfn class="local col5 decl" id="2735TargetSU" title='TargetSU' data-type='const llvm::SUnit &amp;' data-ref="2735TargetSU">TargetSU</dfn>,</td></tr>
<tr><th id="736">736</th><td>                                 <em>bool</em> &amp;<dfn class="local col6 decl" id="2736Success" title='Success' data-type='bool &amp;' data-ref="2736Success">Success</dfn>);</td></tr>
<tr><th id="737">737</th><td></td></tr>
<tr><th id="738">738</th><td>    <i class="doc">/// Checks if<span class="command"> \p</span> <span class="arg">SU</span> is reachable from<span class="command"> \p</span> <span class="arg">TargetSU.</span></i></td></tr>
<tr><th id="739">739</th><td>    <em>bool</em> <dfn class="decl" id="_ZN4llvm26ScheduleDAGTopologicalSort11IsReachableEPKNS_5SUnitES3_" title='llvm::ScheduleDAGTopologicalSort::IsReachable' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort11IsReachableEPKNS_5SUnitES3_">IsReachable</dfn>(<em>const</em> <a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="2737SU" title='SU' data-type='const llvm::SUnit *' data-ref="2737SU">SU</dfn>, <em>const</em> <a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="2738TargetSU" title='TargetSU' data-type='const llvm::SUnit *' data-ref="2738TargetSU">TargetSU</dfn>);</td></tr>
<tr><th id="740">740</th><td></td></tr>
<tr><th id="741">741</th><td>    <i class="doc">/// Returns true if addPred(TargetSU, SU) creates a cycle.</i></td></tr>
<tr><th id="742">742</th><td>    <em>bool</em> <dfn class="decl" id="_ZN4llvm26ScheduleDAGTopologicalSort15WillCreateCycleEPNS_5SUnitES2_" title='llvm::ScheduleDAGTopologicalSort::WillCreateCycle' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort15WillCreateCycleEPNS_5SUnitES2_">WillCreateCycle</dfn>(<a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="2739TargetSU" title='TargetSU' data-type='llvm::SUnit *' data-ref="2739TargetSU">TargetSU</dfn>, <a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="2740SU" title='SU' data-type='llvm::SUnit *' data-ref="2740SU">SU</dfn>);</td></tr>
<tr><th id="743">743</th><td></td></tr>
<tr><th id="744">744</th><td>    <i class="doc">/// Updates the topological ordering to accommodate an edge to be</i></td></tr>
<tr><th id="745">745</th><td><i class="doc">    /// added from SUnit<span class="command"> \p</span> <span class="arg">X</span> to SUnit<span class="command"> \p</span> <span class="arg">Y.</span></i></td></tr>
<tr><th id="746">746</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm26ScheduleDAGTopologicalSort7AddPredEPNS_5SUnitES2_" title='llvm::ScheduleDAGTopologicalSort::AddPred' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort7AddPredEPNS_5SUnitES2_">AddPred</dfn>(<a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="2741Y" title='Y' data-type='llvm::SUnit *' data-ref="2741Y">Y</dfn>, <a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="2742X" title='X' data-type='llvm::SUnit *' data-ref="2742X">X</dfn>);</td></tr>
<tr><th id="747">747</th><td></td></tr>
<tr><th id="748">748</th><td>    <i class="doc">/// Queues an update to the topological ordering to accommodate an edge to</i></td></tr>
<tr><th id="749">749</th><td><i class="doc">    /// be added from SUnit<span class="command"> \p</span> <span class="arg">X</span> to SUnit<span class="command"> \p</span> <span class="arg">Y.</span></i></td></tr>
<tr><th id="750">750</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm26ScheduleDAGTopologicalSort13AddPredQueuedEPNS_5SUnitES2_" title='llvm::ScheduleDAGTopologicalSort::AddPredQueued' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort13AddPredQueuedEPNS_5SUnitES2_">AddPredQueued</dfn>(<a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="2743Y" title='Y' data-type='llvm::SUnit *' data-ref="2743Y">Y</dfn>, <a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="2744X" title='X' data-type='llvm::SUnit *' data-ref="2744X">X</dfn>);</td></tr>
<tr><th id="751">751</th><td></td></tr>
<tr><th id="752">752</th><td>    <i class="doc">/// Updates the topological ordering to accommodate an an edge to be</i></td></tr>
<tr><th id="753">753</th><td><i class="doc">    /// removed from the specified node<span class="command"> \p</span> <span class="arg">N</span> from the predecessors of the</i></td></tr>
<tr><th id="754">754</th><td><i class="doc">    /// current node<span class="command"> \p</span> <span class="arg">M.</span></i></td></tr>
<tr><th id="755">755</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm26ScheduleDAGTopologicalSort10RemovePredEPNS_5SUnitES2_" title='llvm::ScheduleDAGTopologicalSort::RemovePred' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort10RemovePredEPNS_5SUnitES2_">RemovePred</dfn>(<a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="2745M" title='M' data-type='llvm::SUnit *' data-ref="2745M">M</dfn>, <a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="2746N" title='N' data-type='llvm::SUnit *' data-ref="2746N">N</dfn>);</td></tr>
<tr><th id="756">756</th><td></td></tr>
<tr><th id="757">757</th><td>    <i class="doc">/// Mark the ordering as temporarily broken, after a new node has been</i></td></tr>
<tr><th id="758">758</th><td><i class="doc">    /// added.</i></td></tr>
<tr><th id="759">759</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm26ScheduleDAGTopologicalSort9MarkDirtyEv" title='llvm::ScheduleDAGTopologicalSort::MarkDirty' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort9MarkDirtyEv">MarkDirty</dfn>() { <a class="member" href="#llvm::ScheduleDAGTopologicalSort::Dirty" title='llvm::ScheduleDAGTopologicalSort::Dirty' data-ref="llvm::ScheduleDAGTopologicalSort::Dirty">Dirty</a> = <b>true</b>; }</td></tr>
<tr><th id="760">760</th><td></td></tr>
<tr><th id="761">761</th><td>    <b>typedef</b> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>int</em>&gt;::<a class="typedef" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector{int,std::allocator{int}}::iterator" title='std::vector&lt;int, std::allocator&lt;int&gt; &gt;::iterator' data-type='__gnu_cxx::__normal_iterator&lt;pointer, vector&lt;int, allocator&lt;int&gt; &gt; &gt;' data-ref="std::vector{int,std::allocator{int}}::iterator">iterator</a> <dfn class="typedef" id="llvm::ScheduleDAGTopologicalSort::iterator" title='llvm::ScheduleDAGTopologicalSort::iterator' data-type='std::vector&lt;int&gt;::iterator' data-ref="llvm::ScheduleDAGTopologicalSort::iterator">iterator</dfn>;</td></tr>
<tr><th id="762">762</th><td>    <b>typedef</b> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>int</em>&gt;::<a class="typedef" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector{int,std::allocator{int}}::const_iterator" title='std::vector&lt;int, std::allocator&lt;int&gt; &gt;::const_iterator' data-type='__gnu_cxx::__normal_iterator&lt;const_pointer, vector&lt;int, allocator&lt;int&gt; &gt; &gt;' data-ref="std::vector{int,std::allocator{int}}::const_iterator">const_iterator</a> <dfn class="typedef" id="llvm::ScheduleDAGTopologicalSort::const_iterator" title='llvm::ScheduleDAGTopologicalSort::const_iterator' data-type='std::vector&lt;int&gt;::const_iterator' data-ref="llvm::ScheduleDAGTopologicalSort::const_iterator">const_iterator</dfn>;</td></tr>
<tr><th id="763">763</th><td>    <a class="typedef" href="#llvm::ScheduleDAGTopologicalSort::iterator" title='llvm::ScheduleDAGTopologicalSort::iterator' data-type='std::vector&lt;int&gt;::iterator' data-ref="llvm::ScheduleDAGTopologicalSort::iterator">iterator</a> <dfn class="decl def" id="_ZN4llvm26ScheduleDAGTopologicalSort5beginEv" title='llvm::ScheduleDAGTopologicalSort::begin' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort5beginEv">begin</dfn>() { <b>return</b> <a class="member" href="#llvm::ScheduleDAGTopologicalSort::Index2Node" title='llvm::ScheduleDAGTopologicalSort::Index2Node' data-ref="llvm::ScheduleDAGTopologicalSort::Index2Node">Index2Node</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(); }</td></tr>
<tr><th id="764">764</th><td>    <a class="typedef" href="#llvm::ScheduleDAGTopologicalSort::const_iterator" title='llvm::ScheduleDAGTopologicalSort::const_iterator' data-type='std::vector&lt;int&gt;::const_iterator' data-ref="llvm::ScheduleDAGTopologicalSort::const_iterator">const_iterator</a> <dfn class="decl def" id="_ZNK4llvm26ScheduleDAGTopologicalSort5beginEv" title='llvm::ScheduleDAGTopologicalSort::begin' data-ref="_ZNK4llvm26ScheduleDAGTopologicalSort5beginEv">begin</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ScheduleDAGTopologicalSort::Index2Node" title='llvm::ScheduleDAGTopologicalSort::Index2Node' data-ref="llvm::ScheduleDAGTopologicalSort::Index2Node">Index2Node</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNKSt6vector5beginEv">begin</a>(); }</td></tr>
<tr><th id="765">765</th><td>    <a class="typedef" href="#llvm::ScheduleDAGTopologicalSort::iterator" title='llvm::ScheduleDAGTopologicalSort::iterator' data-type='std::vector&lt;int&gt;::iterator' data-ref="llvm::ScheduleDAGTopologicalSort::iterator">iterator</a> <dfn class="decl def" id="_ZN4llvm26ScheduleDAGTopologicalSort3endEv" title='llvm::ScheduleDAGTopologicalSort::end' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort3endEv">end</dfn>() { <b>return</b> <a class="member" href="#llvm::ScheduleDAGTopologicalSort::Index2Node" title='llvm::ScheduleDAGTopologicalSort::Index2Node' data-ref="llvm::ScheduleDAGTopologicalSort::Index2Node">Index2Node</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(); }</td></tr>
<tr><th id="766">766</th><td>    <a class="typedef" href="#llvm::ScheduleDAGTopologicalSort::const_iterator" title='llvm::ScheduleDAGTopologicalSort::const_iterator' data-type='std::vector&lt;int&gt;::const_iterator' data-ref="llvm::ScheduleDAGTopologicalSort::const_iterator">const_iterator</a> <dfn class="decl def" id="_ZNK4llvm26ScheduleDAGTopologicalSort3endEv" title='llvm::ScheduleDAGTopologicalSort::end' data-ref="_ZNK4llvm26ScheduleDAGTopologicalSort3endEv">end</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ScheduleDAGTopologicalSort::Index2Node" title='llvm::ScheduleDAGTopologicalSort::Index2Node' data-ref="llvm::ScheduleDAGTopologicalSort::Index2Node">Index2Node</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector3endEv" title='std::vector::end' data-ref="_ZNKSt6vector3endEv">end</a>(); }</td></tr>
<tr><th id="767">767</th><td></td></tr>
<tr><th id="768">768</th><td>    <b>typedef</b> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>int</em>&gt;::<a class="typedef" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector{int,std::allocator{int}}::reverse_iterator" title='std::vector&lt;int, std::allocator&lt;int&gt; &gt;::reverse_iterator' data-type='std::reverse_iterator&lt;iterator&gt;' data-ref="std::vector{int,std::allocator{int}}::reverse_iterator">reverse_iterator</a> <dfn class="typedef" id="llvm::ScheduleDAGTopologicalSort::reverse_iterator" title='llvm::ScheduleDAGTopologicalSort::reverse_iterator' data-type='std::vector&lt;int&gt;::reverse_iterator' data-ref="llvm::ScheduleDAGTopologicalSort::reverse_iterator">reverse_iterator</dfn>;</td></tr>
<tr><th id="769">769</th><td>    <b>typedef</b> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>int</em>&gt;::<a class="typedef" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector{int,std::allocator{int}}::const_reverse_iterator" title='std::vector&lt;int, std::allocator&lt;int&gt; &gt;::const_reverse_iterator' data-type='std::reverse_iterator&lt;const_iterator&gt;' data-ref="std::vector{int,std::allocator{int}}::const_reverse_iterator">const_reverse_iterator</a> <dfn class="typedef" id="llvm::ScheduleDAGTopologicalSort::const_reverse_iterator" title='llvm::ScheduleDAGTopologicalSort::const_reverse_iterator' data-type='std::vector&lt;int&gt;::const_reverse_iterator' data-ref="llvm::ScheduleDAGTopologicalSort::const_reverse_iterator">const_reverse_iterator</dfn>;</td></tr>
<tr><th id="770">770</th><td>    <a class="typedef" href="#llvm::ScheduleDAGTopologicalSort::reverse_iterator" title='llvm::ScheduleDAGTopologicalSort::reverse_iterator' data-type='std::vector&lt;int&gt;::reverse_iterator' data-ref="llvm::ScheduleDAGTopologicalSort::reverse_iterator">reverse_iterator</a> <dfn class="decl def" id="_ZN4llvm26ScheduleDAGTopologicalSort6rbeginEv" title='llvm::ScheduleDAGTopologicalSort::rbegin' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort6rbeginEv">rbegin</dfn>() { <b>return</b> <a class="member" href="#llvm::ScheduleDAGTopologicalSort::Index2Node" title='llvm::ScheduleDAGTopologicalSort::Index2Node' data-ref="llvm::ScheduleDAGTopologicalSort::Index2Node">Index2Node</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6rbeginEv" title='std::vector::rbegin' data-ref="_ZNSt6vector6rbeginEv">rbegin</a>(); }</td></tr>
<tr><th id="771">771</th><td>    <a class="typedef" href="#llvm::ScheduleDAGTopologicalSort::const_reverse_iterator" title='llvm::ScheduleDAGTopologicalSort::const_reverse_iterator' data-type='std::vector&lt;int&gt;::const_reverse_iterator' data-ref="llvm::ScheduleDAGTopologicalSort::const_reverse_iterator">const_reverse_iterator</a> <dfn class="decl def" id="_ZNK4llvm26ScheduleDAGTopologicalSort6rbeginEv" title='llvm::ScheduleDAGTopologicalSort::rbegin' data-ref="_ZNK4llvm26ScheduleDAGTopologicalSort6rbeginEv">rbegin</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ScheduleDAGTopologicalSort::Index2Node" title='llvm::ScheduleDAGTopologicalSort::Index2Node' data-ref="llvm::ScheduleDAGTopologicalSort::Index2Node">Index2Node</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector6rbeginEv" title='std::vector::rbegin' data-ref="_ZNKSt6vector6rbeginEv">rbegin</a>(); }</td></tr>
<tr><th id="772">772</th><td>    <a class="typedef" href="#llvm::ScheduleDAGTopologicalSort::reverse_iterator" title='llvm::ScheduleDAGTopologicalSort::reverse_iterator' data-type='std::vector&lt;int&gt;::reverse_iterator' data-ref="llvm::ScheduleDAGTopologicalSort::reverse_iterator">reverse_iterator</a> <dfn class="decl def" id="_ZN4llvm26ScheduleDAGTopologicalSort4rendEv" title='llvm::ScheduleDAGTopologicalSort::rend' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort4rendEv">rend</dfn>() { <b>return</b> <a class="member" href="#llvm::ScheduleDAGTopologicalSort::Index2Node" title='llvm::ScheduleDAGTopologicalSort::Index2Node' data-ref="llvm::ScheduleDAGTopologicalSort::Index2Node">Index2Node</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4rendEv" title='std::vector::rend' data-ref="_ZNSt6vector4rendEv">rend</a>(); }</td></tr>
<tr><th id="773">773</th><td>    <a class="typedef" href="#llvm::ScheduleDAGTopologicalSort::const_reverse_iterator" title='llvm::ScheduleDAGTopologicalSort::const_reverse_iterator' data-type='std::vector&lt;int&gt;::const_reverse_iterator' data-ref="llvm::ScheduleDAGTopologicalSort::const_reverse_iterator">const_reverse_iterator</a> <dfn class="decl def" id="_ZNK4llvm26ScheduleDAGTopologicalSort4rendEv" title='llvm::ScheduleDAGTopologicalSort::rend' data-ref="_ZNK4llvm26ScheduleDAGTopologicalSort4rendEv">rend</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ScheduleDAGTopologicalSort::Index2Node" title='llvm::ScheduleDAGTopologicalSort::Index2Node' data-ref="llvm::ScheduleDAGTopologicalSort::Index2Node">Index2Node</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4rendEv" title='std::vector::rend' data-ref="_ZNKSt6vector4rendEv">rend</a>(); }</td></tr>
<tr><th id="774">774</th><td>  };</td></tr>
<tr><th id="775">775</th><td></td></tr>
<tr><th id="776">776</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="777">777</th><td></td></tr>
<tr><th id="778">778</th><td><u>#<span data-ppcond="15">endif</span> // LLVM_CODEGEN_SCHEDULEDAG_H</u></td></tr>
<tr><th id="779">779</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../lib/CodeGen/AggressiveAntiDepBreaker.cpp.html'>llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
