INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1 opened at Fri Feb 21 05:20:19 UTC 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command       create_platform done; 2.43 sec.
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.51 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c as C
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg.pp.0.c -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg.c.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg.c.clang.err.log 
Command         ap_eval done; 0.17 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top bicg -name=bicg 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg.pp.0.c -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.15 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg.pp.0.c std=gnu99 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/.systemc_flag -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg.pp.0.c std=gnu99 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/all.directive.json -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg.pp.0.c std=gnu99 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg.pp.0.c.clang-tidy.loop-label.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg.pp.0.c.clang-tidy.loop-label.err.log 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg.pp.0.c.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg.pp.0.c.clang.err.log 
Command         ap_eval done; 0.16 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.23 seconds. CPU system time: 0.7 seconds. Elapsed time: 1 seconds; current allocated memory: 1.198 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg.g.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.g.ld.0.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.61 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.61 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=bicg -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=bicg -reflow-float-conversion -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.6 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.6 sec.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Command         run_link_or_opt done; 0.11 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=bicg 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=bicg -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=bicg -mllvm -hls-db-dir -mllvm /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.23 sec.
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.04 seconds. CPU system time: 0.68 seconds. Elapsed time: 2.78 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.198 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top bicg -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.g.0.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.g.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.199 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.g.1.bc to /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.o.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'lprd_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:5) in function 'bicg' automatically.
INFO: [XFORM 203-510] Pipelining loop 'lp1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:5) in function 'bicg' automatically.
INFO: [XFORM 203-510] Pipelining loop 'lp3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:5) in function 'bicg' automatically.
INFO: [XFORM 203-510] Pipelining loop 'lpwr' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:5) in function 'bicg' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'lprd_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:5) in function 'bicg' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'lp1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:5) in function 'bicg' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'lp3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:5) in function 'bicg' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'lprd_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:5) in function 'bicg' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'lp2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:5) in function 'bicg' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'lp4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:5) in function 'bicg' completely with a factor of 64.
INFO: [XFORM 203-102] Partitioning array 'buff_A' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7) in dimension 2 automatically.
Command           transform done; 0.17 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.223 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.o.2.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'buff_p' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:14:13)
INFO: [HLS 200-472] Inferring partial write operation for 'buff_r' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:15:13)
INFO: [HLS 200-472] Inferring partial write operation for 'buff_s_out' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:16:17)
INFO: [HLS 200-472] Inferring partial write operation for 'buff_q_out' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:17:17)
INFO: [HLS 200-472] Inferring partial write operation for 'buff_A[0]' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19:17)
INFO: [HLS 200-472] Inferring partial write operation for 'buff_s_out' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:25:24)
INFO: [HLS 200-472] Inferring partial write operation for 'buff_q_out' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31:26)
Command           transform done; 0.23 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.257 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.47 sec.
Command       elaborate done; 4.25 sec.
Execute       ap_eval exec zip -j /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'bicg' ...
Execute         ap_set_top_model bicg 
Execute         get_model_list bicg -filter all-wo-channel -topdown 
Execute         preproc_iomode -model bicg 
Execute         preproc_iomode -model bicg_Pipeline_lpwr 
Execute         preproc_iomode -model bicg_Pipeline_lp3 
Execute         preproc_iomode -model bicg_Pipeline_lp1 
Execute         preproc_iomode -model bicg_Pipeline_lprd_1 
Execute         get_model_list bicg -filter all-wo-channel 
INFO-FLOW: Model list for configure: bicg_Pipeline_lprd_1 bicg_Pipeline_lp1 bicg_Pipeline_lp3 bicg_Pipeline_lpwr bicg
INFO-FLOW: Configuring Module : bicg_Pipeline_lprd_1 ...
Execute         set_default_model bicg_Pipeline_lprd_1 
Execute         apply_spec_resource_limit bicg_Pipeline_lprd_1 
INFO-FLOW: Configuring Module : bicg_Pipeline_lp1 ...
Execute         set_default_model bicg_Pipeline_lp1 
Execute         apply_spec_resource_limit bicg_Pipeline_lp1 
INFO-FLOW: Configuring Module : bicg_Pipeline_lp3 ...
Execute         set_default_model bicg_Pipeline_lp3 
Execute         apply_spec_resource_limit bicg_Pipeline_lp3 
INFO-FLOW: Configuring Module : bicg_Pipeline_lpwr ...
Execute         set_default_model bicg_Pipeline_lpwr 
Execute         apply_spec_resource_limit bicg_Pipeline_lpwr 
INFO-FLOW: Configuring Module : bicg ...
Execute         set_default_model bicg 
Execute         apply_spec_resource_limit bicg 
INFO-FLOW: Model list for preprocess: bicg_Pipeline_lprd_1 bicg_Pipeline_lp1 bicg_Pipeline_lp3 bicg_Pipeline_lpwr bicg
INFO-FLOW: Preprocessing Module: bicg_Pipeline_lprd_1 ...
Execute         set_default_model bicg_Pipeline_lprd_1 
Execute         cdfg_preprocess -model bicg_Pipeline_lprd_1 
Execute         rtl_gen_preprocess bicg_Pipeline_lprd_1 
INFO-FLOW: Preprocessing Module: bicg_Pipeline_lp1 ...
Execute         set_default_model bicg_Pipeline_lp1 
Execute         cdfg_preprocess -model bicg_Pipeline_lp1 
Execute         rtl_gen_preprocess bicg_Pipeline_lp1 
INFO-FLOW: Preprocessing Module: bicg_Pipeline_lp3 ...
Execute         set_default_model bicg_Pipeline_lp3 
Execute         cdfg_preprocess -model bicg_Pipeline_lp3 
Execute         rtl_gen_preprocess bicg_Pipeline_lp3 
INFO-FLOW: Preprocessing Module: bicg_Pipeline_lpwr ...
Execute         set_default_model bicg_Pipeline_lpwr 
Execute         cdfg_preprocess -model bicg_Pipeline_lpwr 
Execute         rtl_gen_preprocess bicg_Pipeline_lpwr 
INFO-FLOW: Preprocessing Module: bicg ...
Execute         set_default_model bicg 
Execute         cdfg_preprocess -model bicg 
Execute         rtl_gen_preprocess bicg 
INFO-FLOW: Model list for synthesis: bicg_Pipeline_lprd_1 bicg_Pipeline_lp1 bicg_Pipeline_lp3 bicg_Pipeline_lpwr bicg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bicg_Pipeline_lprd_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model bicg_Pipeline_lprd_1 
Execute         schedule -model bicg_Pipeline_lprd_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'lprd_1'.
WARNING: [HLS 200-885] The II Violation in module 'bicg_Pipeline_lprd_1' (loop 'lprd_1'): Unable to schedule 'load' operation ('A_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) on array 'A' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'bicg_Pipeline_lprd_1' (loop 'lprd_1'): Unable to schedule 'load' operation ('A_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) on array 'A' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'bicg_Pipeline_lprd_1' (loop 'lprd_1'): Unable to schedule 'load' operation ('A_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) on array 'A' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'bicg_Pipeline_lprd_1' (loop 'lprd_1'): Unable to schedule 'load' operation ('A_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) on array 'A' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'bicg_Pipeline_lprd_1' (loop 'lprd_1'): Unable to schedule 'load' operation ('A_load_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) on array 'A' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'bicg_Pipeline_lprd_1' (loop 'lprd_1'): Unable to schedule 'load' operation ('A_load_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) on array 'A' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'bicg_Pipeline_lprd_1' (loop 'lprd_1'): Unable to schedule 'load' operation ('A_load_61', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:19) on array 'A' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'A'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 33, loop 'lprd_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.79 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.260 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg_Pipeline_lprd_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.32 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg_Pipeline_lprd_1.sched.adb -f 
INFO-FLOW: Finish scheduling bicg_Pipeline_lprd_1.
Execute         set_default_model bicg_Pipeline_lprd_1 
Execute         bind -model bicg_Pipeline_lprd_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.261 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg_Pipeline_lprd_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.29 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg_Pipeline_lprd_1.bind.adb -f 
INFO-FLOW: Finish binding bicg_Pipeline_lprd_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bicg_Pipeline_lp1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model bicg_Pipeline_lp1 
Execute         schedule -model bicg_Pipeline_lp1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'lp1'.
WARNING: [HLS 200-880] The II Violation in module 'bicg_Pipeline_lp1' (loop 'lp1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('buff_s_out_addr_write_ln25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:25) of variable 'add_62', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:25 on array 'buff_s_out' and 'load' operation ('buff_s_out_load_63', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:25) on array 'buff_s_out'.
WARNING: [HLS 200-880] The II Violation in module 'bicg_Pipeline_lp1' (loop 'lp1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('buff_s_out_addr_write_ln25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:25) of variable 'add_62', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:25 on array 'buff_s_out' and 'load' operation ('buff_s_out_load_63', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:25) on array 'buff_s_out'.
WARNING: [HLS 200-880] The II Violation in module 'bicg_Pipeline_lp1' (loop 'lp1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('buff_s_out_addr_write_ln25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:25) of variable 'add_62', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:25 on array 'buff_s_out' and 'load' operation ('buff_s_out_load_63', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:25) on array 'buff_s_out'.
WARNING: [HLS 200-880] The II Violation in module 'bicg_Pipeline_lp1' (loop 'lp1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('buff_s_out_addr_write_ln25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:25) of variable 'add_62', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:25 on array 'buff_s_out' and 'load' operation ('buff_s_out_load_63', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:25) on array 'buff_s_out'.
WARNING: [HLS 200-885] The II Violation in module 'bicg_Pipeline_lp1' (loop 'lp1'): Unable to schedule 'store' operation ('buff_s_out_addr_58_write_ln25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:25) of variable 'add_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:25 on array 'buff_s_out' due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array 'buff_s_out'.
WARNING: [HLS 200-885] The II Violation in module 'bicg_Pipeline_lp1' (loop 'lp1'): Unable to schedule 'store' operation ('buff_s_out_addr_26_write_ln25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:25) of variable 'add_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:25 on array 'buff_s_out' due to limited memory ports (II = 51). Please consider using a memory core with more ports or partitioning the array 'buff_s_out'.
WARNING: [HLS 200-885] The II Violation in module 'bicg_Pipeline_lp1' (loop 'lp1'): Unable to schedule 'store' operation ('buff_s_out_addr_10_write_ln25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:25) of variable 'add_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:25 on array 'buff_s_out' due to limited memory ports (II = 59). Please consider using a memory core with more ports or partitioning the array 'buff_s_out'.
WARNING: [HLS 200-885] The II Violation in module 'bicg_Pipeline_lp1' (loop 'lp1'): Unable to schedule 'store' operation ('buff_s_out_addr_2_write_ln25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:25) of variable 'add_60', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:25 on array 'buff_s_out' due to limited memory ports (II = 63). Please consider using a memory core with more ports or partitioning the array 'buff_s_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 64, Depth = 64, loop 'lp1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 83.57 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 83.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 83.89 seconds; current allocated memory: 1.266 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg_Pipeline_lp1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.93 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg_Pipeline_lp1.sched.adb -f 
INFO-FLOW: Finish scheduling bicg_Pipeline_lp1.
Execute         set_default_model bicg_Pipeline_lp1 
Execute         bind -model bicg_Pipeline_lp1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.22 seconds; current allocated memory: 1.266 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg_Pipeline_lp1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.07 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg_Pipeline_lp1.bind.adb -f 
INFO-FLOW: Finish binding bicg_Pipeline_lp1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bicg_Pipeline_lp3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model bicg_Pipeline_lp3 
Execute         schedule -model bicg_Pipeline_lp3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'lp3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 326, loop 'lp3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.28 seconds; current allocated memory: 1.269 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg_Pipeline_lp3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.15 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg_Pipeline_lp3.sched.adb -f 
INFO-FLOW: Finish scheduling bicg_Pipeline_lp3.
Execute         set_default_model bicg_Pipeline_lp3 
Execute         bind -model bicg_Pipeline_lp3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.57 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.73 seconds; current allocated memory: 1.270 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg_Pipeline_lp3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.16 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg_Pipeline_lp3.bind.adb -f 
INFO-FLOW: Finish binding bicg_Pipeline_lp3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bicg_Pipeline_lpwr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model bicg_Pipeline_lpwr 
Execute         schedule -model bicg_Pipeline_lpwr 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'lpwr'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'lpwr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.2 seconds. CPU system time: 0 seconds. Elapsed time: 1.23 seconds; current allocated memory: 1.272 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg_Pipeline_lpwr.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg_Pipeline_lpwr.sched.adb -f 
INFO-FLOW: Finish scheduling bicg_Pipeline_lpwr.
Execute         set_default_model bicg_Pipeline_lpwr 
Execute         bind -model bicg_Pipeline_lpwr 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.272 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg_Pipeline_lpwr.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg_Pipeline_lpwr.bind.adb -f 
INFO-FLOW: Finish binding bicg_Pipeline_lpwr.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bicg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model bicg 
Execute         schedule -model bicg 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.274 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.24 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg.sched.adb -f 
INFO-FLOW: Finish scheduling bicg.
Execute         set_default_model bicg 
Execute         bind -model bicg 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.8 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.274 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.11 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg.bind.adb -f 
INFO-FLOW: Finish binding bicg.
Execute         get_model_list bicg -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess bicg_Pipeline_lprd_1 
Execute         rtl_gen_preprocess bicg_Pipeline_lp1 
Execute         rtl_gen_preprocess bicg_Pipeline_lp3 
Execute         rtl_gen_preprocess bicg_Pipeline_lpwr 
Execute         rtl_gen_preprocess bicg 
INFO-FLOW: Model list for RTL generation: bicg_Pipeline_lprd_1 bicg_Pipeline_lp1 bicg_Pipeline_lp3 bicg_Pipeline_lpwr bicg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bicg_Pipeline_lprd_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model bicg_Pipeline_lprd_1 -top_prefix bicg_ -sub_prefix bicg_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg_Pipeline_lprd_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bicg_Pipeline_lprd_1' pipeline 'lprd_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bicg_Pipeline_lprd_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.18 seconds. CPU system time: 0 seconds. Elapsed time: 1.19 seconds; current allocated memory: 1.277 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg.rtl_wrap.cfg.tcl 
Execute         gen_rtl bicg_Pipeline_lprd_1 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/syn/vhdl/bicg_bicg_Pipeline_lprd_1 
Execute         gen_rtl bicg_Pipeline_lprd_1 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/syn/verilog/bicg_bicg_Pipeline_lprd_1 
Execute         syn_report -csynth -model bicg_Pipeline_lprd_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/syn/report/bicg_Pipeline_lprd_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model bicg_Pipeline_lprd_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/syn/report/bicg_Pipeline_lprd_1_csynth.xml 
Execute         syn_report -verbosereport -model bicg_Pipeline_lprd_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg_Pipeline_lprd_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.34 sec.
Execute         db_write -model bicg_Pipeline_lprd_1 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg_Pipeline_lprd_1.adb 
Execute         db_write -model bicg_Pipeline_lprd_1 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info bicg_Pipeline_lprd_1 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg_Pipeline_lprd_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bicg_Pipeline_lp1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model bicg_Pipeline_lp1 -top_prefix bicg_ -sub_prefix bicg_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg_Pipeline_lp1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 55 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bicg_Pipeline_lp1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.288 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg.rtl_wrap.cfg.tcl 
Execute         gen_rtl bicg_Pipeline_lp1 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/syn/vhdl/bicg_bicg_Pipeline_lp1 
Execute         gen_rtl bicg_Pipeline_lp1 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/syn/verilog/bicg_bicg_Pipeline_lp1 
Execute         syn_report -csynth -model bicg_Pipeline_lp1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/syn/report/bicg_Pipeline_lp1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model bicg_Pipeline_lp1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/syn/report/bicg_Pipeline_lp1_csynth.xml 
Execute         syn_report -verbosereport -model bicg_Pipeline_lp1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg_Pipeline_lp1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.08 sec.
Execute         db_write -model bicg_Pipeline_lp1 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg_Pipeline_lp1.adb 
Execute         db_write -model bicg_Pipeline_lp1 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info bicg_Pipeline_lp1 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg_Pipeline_lp1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bicg_Pipeline_lp3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model bicg_Pipeline_lp3 -top_prefix bicg_ -sub_prefix bicg_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg_Pipeline_lp3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bicg_Pipeline_lp3' pipeline 'lp3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'bicg_Pipeline_lp3' is 26382 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bicg_Pipeline_lp3'.
Command         create_rtl_model done; 0.52 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.77 seconds; current allocated memory: 1.333 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg.rtl_wrap.cfg.tcl 
Execute         gen_rtl bicg_Pipeline_lp3 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/syn/vhdl/bicg_bicg_Pipeline_lp3 
Execute         gen_rtl bicg_Pipeline_lp3 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/syn/verilog/bicg_bicg_Pipeline_lp3 
Execute         syn_report -csynth -model bicg_Pipeline_lp3 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/syn/report/bicg_Pipeline_lp3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.2 sec.
Execute         syn_report -rtlxml -model bicg_Pipeline_lp3 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/syn/report/bicg_Pipeline_lp3_csynth.xml 
Execute         syn_report -verbosereport -model bicg_Pipeline_lp3 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg_Pipeline_lp3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.27 sec.
Execute         db_write -model bicg_Pipeline_lp3 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg_Pipeline_lp3.adb 
Command         db_write done; 0.13 sec.
Execute         db_write -model bicg_Pipeline_lp3 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.11 sec.
Execute         gen_tb_info bicg_Pipeline_lp3 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg_Pipeline_lp3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bicg_Pipeline_lpwr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model bicg_Pipeline_lpwr -top_prefix bicg_ -sub_prefix bicg_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg_Pipeline_lpwr.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bicg_Pipeline_lpwr' pipeline 'lpwr' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bicg_Pipeline_lpwr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.92 seconds; current allocated memory: 1.339 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg.rtl_wrap.cfg.tcl 
Execute         gen_rtl bicg_Pipeline_lpwr -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/syn/vhdl/bicg_bicg_Pipeline_lpwr 
Execute         gen_rtl bicg_Pipeline_lpwr -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/syn/verilog/bicg_bicg_Pipeline_lpwr 
Execute         syn_report -csynth -model bicg_Pipeline_lpwr -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/syn/report/bicg_Pipeline_lpwr_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model bicg_Pipeline_lpwr -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/syn/report/bicg_Pipeline_lpwr_csynth.xml 
Execute         syn_report -verbosereport -model bicg_Pipeline_lpwr -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg_Pipeline_lpwr.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model bicg_Pipeline_lpwr -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg_Pipeline_lpwr.adb 
Execute         db_write -model bicg_Pipeline_lpwr -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info bicg_Pipeline_lpwr -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg_Pipeline_lpwr 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bicg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model bicg -top_prefix  -sub_prefix bicg_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'bicg/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bicg/p' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bicg/r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bicg/s_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bicg/q_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bicg' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 55 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bicg'.
INFO: [RTMG 210-278] Implementing memory 'bicg_buff_A_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'bicg_buff_p_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'bicg_buff_s_out_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.34 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.343 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg.rtl_wrap.cfg.tcl 
Execute         gen_rtl bicg -istop -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/syn/vhdl/bicg 
Command         gen_rtl done; 0.62 sec.
Execute         gen_rtl bicg -istop -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/syn/verilog/bicg 
Command         gen_rtl done; 0.31 sec.
Execute         syn_report -csynth -model bicg -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/syn/report/bicg_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.31 sec.
Execute         syn_report -rtlxml -model bicg -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/syn/report/bicg_csynth.xml 
Command         syn_report done; 0.3 sec.
Execute         syn_report -verbosereport -model bicg -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.62 sec.
Execute         db_write -model bicg -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg.adb 
Command         db_write done; 0.32 sec.
Execute         db_write -model bicg -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.16 sec.
Execute         gen_tb_info bicg -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg 
Execute         export_constraint_db -f -tool general -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg.constraint.tcl 
Execute         syn_report -designview -model bicg -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg.design.xml 
Command         syn_report done; 0.9 sec.
Execute         syn_report -csynthDesign -model bicg -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model bicg -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model bicg -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg.protoinst 
Execute         sc_get_clocks bicg 
Execute         sc_get_portdomain bicg 
INFO-FLOW: Model list for RTL component generation: bicg_Pipeline_lprd_1 bicg_Pipeline_lp1 bicg_Pipeline_lp3 bicg_Pipeline_lpwr bicg
INFO-FLOW: Handling components in module [bicg_Pipeline_lprd_1] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg_Pipeline_lprd_1.compgen.tcl 
INFO-FLOW: Found component bicg_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model bicg_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [bicg_Pipeline_lp1] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg_Pipeline_lp1.compgen.tcl 
INFO-FLOW: Found component bicg_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model bicg_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [bicg_Pipeline_lp3] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg_Pipeline_lp3.compgen.tcl 
INFO-FLOW: Found component bicg_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model bicg_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [bicg_Pipeline_lpwr] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg_Pipeline_lpwr.compgen.tcl 
INFO-FLOW: Found component bicg_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model bicg_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [bicg] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg.compgen.tcl 
INFO-FLOW: Found component bicg_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model bicg_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component bicg_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model bicg_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bicg_buff_A_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model bicg_buff_A_0_RAM_AUTO_1R1W
INFO-FLOW: Found component bicg_buff_p_RAM_AUTO_1R1W.
INFO-FLOW: Append model bicg_buff_p_RAM_AUTO_1R1W
INFO-FLOW: Found component bicg_buff_s_out_RAM_AUTO_1R1W.
INFO-FLOW: Append model bicg_buff_s_out_RAM_AUTO_1R1W
INFO-FLOW: Append model bicg_Pipeline_lprd_1
INFO-FLOW: Append model bicg_Pipeline_lp1
INFO-FLOW: Append model bicg_Pipeline_lp3
INFO-FLOW: Append model bicg_Pipeline_lpwr
INFO-FLOW: Append model bicg
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: bicg_flow_control_loop_pipe_sequential_init bicg_flow_control_loop_pipe_sequential_init bicg_flow_control_loop_pipe_sequential_init bicg_flow_control_loop_pipe_sequential_init bicg_fadd_32ns_32ns_32_5_full_dsp_1 bicg_fadd_32ns_32ns_32_5_full_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_fmul_32ns_32ns_32_4_max_dsp_1 bicg_buff_A_0_RAM_AUTO_1R1W bicg_buff_p_RAM_AUTO_1R1W bicg_buff_s_out_RAM_AUTO_1R1W bicg_Pipeline_lprd_1 bicg_Pipeline_lp1 bicg_Pipeline_lp3 bicg_Pipeline_lpwr bicg
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model bicg_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model bicg_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model bicg_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model bicg_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model bicg_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model bicg_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bicg_buff_A_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model bicg_buff_p_RAM_AUTO_1R1W
INFO-FLOW: To file: write model bicg_buff_s_out_RAM_AUTO_1R1W
INFO-FLOW: To file: write model bicg_Pipeline_lprd_1
INFO-FLOW: To file: write model bicg_Pipeline_lp1
INFO-FLOW: To file: write model bicg_Pipeline_lp3
INFO-FLOW: To file: write model bicg_Pipeline_lpwr
INFO-FLOW: To file: write model bicg
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/vhdl' dstVlogDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/vlog' tclDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db' modelList='bicg_flow_control_loop_pipe_sequential_init
bicg_flow_control_loop_pipe_sequential_init
bicg_flow_control_loop_pipe_sequential_init
bicg_flow_control_loop_pipe_sequential_init
bicg_fadd_32ns_32ns_32_5_full_dsp_1
bicg_fadd_32ns_32ns_32_5_full_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_buff_A_0_RAM_AUTO_1R1W
bicg_buff_p_RAM_AUTO_1R1W
bicg_buff_s_out_RAM_AUTO_1R1W
bicg_Pipeline_lprd_1
bicg_Pipeline_lp1
bicg_Pipeline_lp3
bicg_Pipeline_lpwr
bicg
' expOnly='0'
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg_Pipeline_lprd_1.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg_Pipeline_lp1.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg_Pipeline_lp3.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg_Pipeline_lpwr.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4.66 seconds. CPU system time: 0.06 seconds. Elapsed time: 4.81 seconds; current allocated memory: 1.350 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='bicg_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='bicg_flow_control_loop_pipe_sequential_init
bicg_flow_control_loop_pipe_sequential_init
bicg_flow_control_loop_pipe_sequential_init
bicg_flow_control_loop_pipe_sequential_init
bicg_fadd_32ns_32ns_32_5_full_dsp_1
bicg_fadd_32ns_32ns_32_5_full_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_fmul_32ns_32ns_32_4_max_dsp_1
bicg_buff_A_0_RAM_AUTO_1R1W
bicg_buff_p_RAM_AUTO_1R1W
bicg_buff_s_out_RAM_AUTO_1R1W
bicg_Pipeline_lprd_1
bicg_Pipeline_lp1
bicg_Pipeline_lp3
bicg_Pipeline_lpwr
bicg
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg.rtl_wrap.cfg.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg_Pipeline_lprd_1.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg_Pipeline_lp1.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg_Pipeline_lp3.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg_Pipeline_lpwr.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/bicg.constraint.tcl 
Execute         sc_get_clocks bicg 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/impl/misc/bicg_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg/solution1/impl/misc/bicg_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST bicg MODULE2INSTS {bicg bicg bicg_Pipeline_lprd_1 grp_bicg_Pipeline_lprd_1_fu_955 bicg_Pipeline_lp1 grp_bicg_Pipeline_lp1_fu_1101 bicg_Pipeline_lp3 grp_bicg_Pipeline_lp3_fu_1171 bicg_Pipeline_lpwr grp_bicg_Pipeline_lpwr_fu_1306} INST2MODULE {bicg bicg grp_bicg_Pipeline_lprd_1_fu_955 bicg_Pipeline_lprd_1 grp_bicg_Pipeline_lp1_fu_1101 bicg_Pipeline_lp1 grp_bicg_Pipeline_lp3_fu_1171 bicg_Pipeline_lp3 grp_bicg_Pipeline_lpwr_fu_1306 bicg_Pipeline_lpwr} INSTDATA {bicg {DEPTH 1 CHILDREN {grp_bicg_Pipeline_lprd_1_fu_955 grp_bicg_Pipeline_lp1_fu_1101 grp_bicg_Pipeline_lp3_fu_1171 grp_bicg_Pipeline_lpwr_fu_1306}} grp_bicg_Pipeline_lprd_1_fu_955 {DEPTH 2 CHILDREN {}} grp_bicg_Pipeline_lp1_fu_1101 {DEPTH 2 CHILDREN {}} grp_bicg_Pipeline_lp3_fu_1171 {DEPTH 2 CHILDREN {}} grp_bicg_Pipeline_lpwr_fu_1306 {DEPTH 2 CHILDREN {}}} MODULEDATA {bicg_Pipeline_lprd_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_fu_1761_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:13 VARIABLE add_ln13 LOOP lprd_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} bicg_Pipeline_lp1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_2178_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:23 VARIABLE add_ln23 LOOP lp1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} bicg_Pipeline_lp3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_2113_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:29 VARIABLE add_ln29 LOOP lp3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U197 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_2 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U198 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_3 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U199 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_4 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U200 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_5 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U201 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_6 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U202 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_7 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U203 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_8 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U204 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_9 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U205 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_s LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U206 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_10 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U207 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_11 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U208 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_12 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U209 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_13 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U210 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_14 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U211 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_15 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U212 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_16 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U213 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_17 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U214 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_18 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U215 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_19 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U216 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_20 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U217 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_21 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U218 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_22 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U219 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_23 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U220 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_24 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U221 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_25 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U222 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_26 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U223 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_27 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U224 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_28 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U225 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_29 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_30 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_31 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U228 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_32 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U229 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_33 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U230 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_34 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U231 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_35 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U232 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_36 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U233 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_37 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U234 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_38 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U235 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_39 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U236 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_40 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U237 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_41 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U238 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_42 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U239 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_43 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U240 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_44 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U241 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_45 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U242 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_46 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U243 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_47 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U244 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_48 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U245 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_49 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U246 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_50 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U247 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_51 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U248 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_52 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U249 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_53 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U314 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE mul1_54 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U250 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_54 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U315 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE mul1_55 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U251 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_55 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U316 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE mul1_56 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U252 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_56 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U317 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE mul1_57 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U253 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_57 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U318 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE mul1_58 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U254 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_58 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U319 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE mul1_59 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U255 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_59 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U320 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE mul1_60 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U256 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_60 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U321 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE mul1_61 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U257 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_61 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U322 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE mul1_62 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U258 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 VARIABLE add1_62 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 151 BRAM 0 URAM 0}} bicg_Pipeline_lpwr {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_110_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:35 VARIABLE add_ln35 LOOP lpwr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} bicg {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_0_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_1_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_2_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_3_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_4_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_5_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_6_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_7_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_8_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_9_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_10_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_11_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_12_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_13_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_14_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_15_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_16_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_17_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_18_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_19_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_20_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_21_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_22_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_23_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_24_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_25_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_26_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_27_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_28_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_29_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_30_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_31_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_32_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_33_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_34_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_35_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_36_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_37_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_38_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_39_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_40_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_41_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_42_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_43_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_44_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_45_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_46_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_47_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_48_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_49_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_50_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_51_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_52_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_53_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_54_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_55_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_56_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_57_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_58_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_59_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_60_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_61_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_62_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_63_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:7 VARIABLE buff_A_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME buff_p_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:8 VARIABLE buff_p LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_r_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:9 VARIABLE buff_r LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME buff_s_out_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:10 VARIABLE buff_s_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME buff_q_out_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:11 VARIABLE buff_q_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}}} AREA {DSP 320 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.356 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for bicg.
INFO: [VLOG 209-307] Generating Verilog RTL for bicg.
Execute         syn_report -model bicg -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 307.92 MHz
Command       autosyn done; 104.16 sec.
Command     csynth_design done; 108.48 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 105.88 seconds. CPU system time: 1.73 seconds. Elapsed time: 108.48 seconds; current allocated memory: 164.141 MB.
Execute     cleanup_all 
