cd C:/Users/raul.lora/Documents/ASIC_BRIDGE/simulation

vlib ice40
vmap ice40 C:/lscc/iCEcube2.2020.12/verilog
vlog -work ice40 C:/lscc/iCEcube2.2020.12/verilog/*.v

vlog freq_div.v 
vlog config_register_latched_dec.v 
vlog xor_n_bits.v 
vlog delay_chain.v
vlog switch_clk_write2MHz.v 
vlog ASIC_bridge_top.v

vlog tb_ASIC_bridge_top_v2.sv

vsim -L ice40 work.tb_ASIC_bridge_top_v2
add wave -r /*
run -all