
## âš™ï¸ DSP Project: Multi-Signal NanoEdgeâ„¢ AI Outlier Detection

**CMSIS-DSP Â· Embedded Inference Â· STM32F401RE Â· Reusable Buffers**

This project demonstrates real-time anomaly detection on an STM32F401RE using a NanoEdgeâ„¢-trained outlier model. It streams live sensor data, applies lightweight DSP preprocessing, and runs inferenceâ€”all under severe memory constraints.

Key features:

- ğŸ“‰ CMSIS-DSP processing on actual MCU signals
- â™»ï¸ Reusable buffer architecture to reduce SRAM usage
- ğŸ”’ `const`-qualified inference data in Flash (bypassing `.data` overflows)
- ğŸ§  NanoEdgeâ„¢ AI multi-signal outlier detection
- âš¡ Multiple execution modes for development, data generation, and deployment

---

### ğŸ“¡ Signal Sources & Processing Techniques

Each signal contributes a dimension to the anomaly model. Theyâ€™re derived from live hardware measurements or synthetic runtime metrics:

| Signal Source                         | Processing Techniques                           |
| ------------------------------------- | ----------------------------------------------- |
| **Voltage (from ADC)**                | FFT, filtering, RMS, envelope (CMSIS-DSP)       |
| **Temperature (internal sensor)**     | Averaging, FIR/IIR smoothing                    |
| **CPU Load** (cycle counter/systick)  | Trend analysis, moving average                  |
| **RAM Usage** (heap/stack monitor)    | Threshold detection, low-pass filter            |
| **Power Draw** (via shunt or Vref)    | Smoothing, transient detection, RMS             |
| **MCU Core Temp**                     | Windowed smoothing, baseline deviation          |
| **Loop Time / Jitter**                | Stddev, FFT for noise profiling                 |
| **UART Traffic**                      | Idle time analysis, packet rate histogram       |
| **ADC Noise Floor** (idle)            | FFT fingerprinting                              |
| **Internal Clock Drift**              | Time-domain deltas, anomaly detection           |

---

### ğŸ” Execution Modes

#### ğŸ”¹ Mode 1: **Verbose DSP Logging**
**When:** `SIGNAL_FORMAT` is **undefined** in `dsp_test.h`  
**Purpose:** Development & debugging  
**Behavior:**
- Logs full signal outputs via `printf`
- Can include raw ADC snapshots, FFT bin magnitudes, and jitter measurements

---

#### ğŸ”¸ Mode 2: **Signal Capture for Training**
**When:** `SIGNAL_FORMAT` is **defined**  
**Purpose:** Create datasets for NanoEdge AI Studio  
**Behavior:**
- Each row = one time window with 128 elements
- Outputs plain text rows (float or integer)
- Suited for collecting hundreds of rows to train the anomaly model

---

#### ğŸ§  Mode 3: **Inference Mode**
**Purpose:** Real-time anomaly detection  
**Behavior:**
- Uses NanoEdgeâ€™s `neai_oneclass()` on incoming signals
- Prints classification result, row index, and outlier flag
- Processes up to 495 rows of inference data with only ~512B RAM footprint

---

### ğŸ§° Utilities & Tools

**Recommended COM port reader:**  
ğŸ–¥ï¸ TExaSdisplay by Dr. Jonathan Valvano  
ğŸ“¥ [Download here](https://users.ece.utexas.edu/~valvano/edX/download.html)

---

License GPL v.2
