<stg><name>black_scholes2</name>


<trans_list>

<trans id="86" from="1" to="2">
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="2" to="3">
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="3" to="4">
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="4" to="5">
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="5" to="6">
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="6" to="7">
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="7" to="8">
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="8" to="9">
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="9" to="10">
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="10" to="11">
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="11" to="12">
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="12" to="13">
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="13" to="14">
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="14" to="15">
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="15" to="16">
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="16" to="17">
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="17" to="18">
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="18" to="19">
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:2  %sigma_read = call double @_ssdm_op_Read.ap_auto.double(double %sigma) nounwind

]]></node>
<StgValue><ssdm name="sigma_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge:6  %p_channel42 = alloca double, align 8

]]></node>
<StgValue><ssdm name="p_channel42"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge:7  %p_channel41 = alloca double, align 8

]]></node>
<StgValue><ssdm name="p_channel41"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge:8  %p_channel40 = alloca double, align 8

]]></node>
<StgValue><ssdm name="p_channel40"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge:9  %p_channel39 = alloca double, align 8

]]></node>
<StgValue><ssdm name="p_channel39"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge:10  %T_channel31_channel = alloca double, align 8

]]></node>
<StgValue><ssdm name="T_channel31_channel"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge:11  %p_channel38 = alloca double, align 8

]]></node>
<StgValue><ssdm name="p_channel38"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge:12  %p_channel37 = alloca double, align 8

]]></node>
<StgValue><ssdm name="p_channel37"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge:13  %T_channel_channel = alloca double, align 8

]]></node>
<StgValue><ssdm name="T_channel_channel"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge:14  %p_channel36 = alloca double, align 8

]]></node>
<StgValue><ssdm name="p_channel36"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge:15  %r_channel_channel = alloca double, align 8

]]></node>
<StgValue><ssdm name="r_channel_channel"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge:16  %tmp_1_channel = alloca double, align 8

]]></node>
<StgValue><ssdm name="tmp_1_channel"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge:17  %sigma_channel_channel = alloca double, align 8

]]></node>
<StgValue><ssdm name="sigma_channel_channel"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge:18  %p_channel35 = alloca double, align 8

]]></node>
<StgValue><ssdm name="p_channel35"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge:19  %p_channel32 = alloca double, align 8

]]></node>
<StgValue><ssdm name="p_channel32"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge:20  %p_channel = alloca double, align 8

]]></node>
<StgValue><ssdm name="p_channel"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:30  call fastcc void @black_scholes2_mult2_11(double* %p_channel35, double %sigma_read, double %sigma_read, double* %sigma_channel_channel) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="37" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:30  call fastcc void @black_scholes2_mult2_11(double* %p_channel35, double %sigma_read, double %sigma_read, double* %sigma_channel_channel) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:0  %gaussian_random_number_read = call double @_ssdm_op_Read.ap_auto.double(double %gaussian_random_number) nounwind

]]></node>
<StgValue><ssdm name="gaussian_random_number_read"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:31  call fastcc void @black_scholes2_div_1(double* %tmp_1_channel, double* %p_channel35) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge:36  call fastcc void @black_scholes2_mult2_11.1(double* %p_channel37, double* %sigma_channel_channel, double %gaussian_random_number_read) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="41" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:31  call fastcc void @black_scholes2_div_1(double* %tmp_1_channel, double* %p_channel35) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge:36  call fastcc void @black_scholes2_mult2_11.1(double* %p_channel37, double* %sigma_channel_channel, double %gaussian_random_number_read) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:3  %r_read = call double @_ssdm_op_Read.ap_auto.double(double %r) nounwind

]]></node>
<StgValue><ssdm name="r_read"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge:32  %tmp_2_loc_channel = call fastcc double @black_scholes2_black_scholes2_Block_._crit_edge14_proc(double %r_read, double* %tmp_1_channel, double* %r_channel_channel) nounwind

]]></node>
<StgValue><ssdm name="tmp_2_loc_channel"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="45" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge:32  %tmp_2_loc_channel = call fastcc double @black_scholes2_black_scholes2_Block_._crit_edge14_proc(double %r_read, double* %tmp_1_channel, double* %r_channel_channel) nounwind

]]></node>
<StgValue><ssdm name="tmp_2_loc_channel"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="46" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:1  %T_read = call double @_ssdm_op_Read.ap_auto.double(double %T) nounwind

]]></node>
<StgValue><ssdm name="T_read"/></StgValue>
</operation>

<operation id="47" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:33  call fastcc void @black_scholes2_mult2_12(double* %p_channel36, double %tmp_2_loc_channel, double %T_read, double* %T_channel_channel) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="48" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:33  call fastcc void @black_scholes2_mult2_12(double* %p_channel36, double %tmp_2_loc_channel, double %T_read, double* %T_channel_channel) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="49" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge:39  call fastcc void @black_scholes2_sqrt1(double* %p_channel38, double* %T_channel_channel, double* %T_channel31_channel) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="50" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge:39  call fastcc void @black_scholes2_sqrt1(double* %p_channel38, double* %T_channel_channel, double* %T_channel31_channel) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="51" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:40  call fastcc void @black_scholes2_mult2_11.2(double* %p_channel39, double* %p_channel37, double* %p_channel38, double* %p_channel) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:48  %call_ret = call fastcc double @black_scholes2_black_scholes2_Block_._crit_edge115_proc(double* %r_channel_channel, double* %T_channel31_channel) nounwind

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="53" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:40  call fastcc void @black_scholes2_mult2_11.2(double* %p_channel39, double* %p_channel37, double* %p_channel38, double* %p_channel) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:48  %call_ret = call fastcc double @black_scholes2_black_scholes2_Block_._crit_edge115_proc(double* %r_channel_channel, double* %T_channel31_channel) nounwind

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="55" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:41  %tmp3_loc_channel = call fastcc double @black_scholes2_black_scholes2_Block_._crit_edge111_proc(double* %p_channel36, double* %p_channel39) nounwind

]]></node>
<StgValue><ssdm name="tmp3_loc_channel"/></StgValue>
</operation>

<operation id="56" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:49  call fastcc void @black_scholes2_expo12(double* %p_channel42, double %call_ret) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="57" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:41  %tmp3_loc_channel = call fastcc double @black_scholes2_black_scholes2_Block_._crit_edge111_proc(double* %p_channel36, double* %p_channel39) nounwind

]]></node>
<StgValue><ssdm name="tmp3_loc_channel"/></StgValue>
</operation>

<operation id="58" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:42  call fastcc void @black_scholes2_expo11(double* %p_channel40, double %tmp3_loc_channel) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:49  call fastcc void @black_scholes2_expo12(double* %p_channel42, double %call_ret) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="60" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:42  call fastcc void @black_scholes2_expo11(double* %p_channel40, double %tmp3_loc_channel) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="61" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:5  %S_read = call double @_ssdm_op_Read.ap_auto.double(double %S) nounwind

]]></node>
<StgValue><ssdm name="S_read"/></StgValue>
</operation>

<operation id="62" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:43  call fastcc void @black_scholes2_mult2_11.3(double* %p_channel41, double* %p_channel40, double %S_read, double* %p_channel32) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="63" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:43  call fastcc void @black_scholes2_mult2_11.3(double* %p_channel41, double* %p_channel40, double %S_read, double* %p_channel32) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="64" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:4  %E_read = call double @_ssdm_op_Read.ap_auto.double(double %E) nounwind

]]></node>
<StgValue><ssdm name="E_read"/></StgValue>
</operation>

<operation id="65" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge:50  %tmp4_1_loc_channel = call fastcc double @black_scholes2_black_scholes2_Block_._crit_edge117_proc(double* %p_channel41, double %E_read, double* %p_channel42) nounwind

]]></node>
<StgValue><ssdm name="tmp4_1_loc_channel"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="66" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8">
<![CDATA[
._crit_edge:21  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
._crit_edge:22  call void (...)* @_ssdm_op_SpecBitsMap(double %S) nounwind, !map !12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
._crit_edge:23  call void (...)* @_ssdm_op_SpecBitsMap(double %E) nounwind, !map !18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
._crit_edge:24  call void (...)* @_ssdm_op_SpecBitsMap(double %r) nounwind, !map !22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
._crit_edge:25  call void (...)* @_ssdm_op_SpecBitsMap(double %sigma) nounwind, !map !26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
._crit_edge:26  call void (...)* @_ssdm_op_SpecBitsMap(double %T) nounwind, !map !30

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
._crit_edge:27  call void (...)* @_ssdm_op_SpecBitsMap(double %gaussian_random_number) nounwind, !map !34

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
._crit_edge:28  call void (...)* @_ssdm_op_SpecBitsMap(double 0.000000e+00) nounwind, !map !38

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
._crit_edge:29  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
._crit_edge:34  %empty = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @str231, i32 1, [1 x i8]* @str232, [1 x i8]* @str232, i32 0, i32 0, double* %sigma_channel_channel, double* %sigma_channel_channel) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="76" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
._crit_edge:35  %empty_3 = call i32 (...)* @_ssdm_op_SpecInterface(double* %sigma_channel_channel, [8 x i8]* @str233, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str233, [8 x i8]* @str233, [8 x i8]* @str233) nounwind

]]></node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="77" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
._crit_edge:37  %empty_4 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @str237, i32 1, [1 x i8]* @str238, [1 x i8]* @str238, i32 0, i32 0, double* %T_channel_channel, double* %T_channel_channel) nounwind

]]></node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="78" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
._crit_edge:38  %empty_5 = call i32 (...)* @_ssdm_op_SpecInterface(double* %T_channel_channel, [8 x i8]* @str239, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str239, [8 x i8]* @str239, [8 x i8]* @str239) nounwind

]]></node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="79" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
._crit_edge:44  %empty_6 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @str234, i32 1, [1 x i8]* @str235, [1 x i8]* @str235, i32 0, i32 0, double* %r_channel_channel, double* %r_channel_channel) nounwind

]]></node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="80" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
._crit_edge:45  %empty_7 = call i32 (...)* @_ssdm_op_SpecInterface(double* %r_channel_channel, [8 x i8]* @str236, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str236, [8 x i8]* @str236, [8 x i8]* @str236) nounwind

]]></node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="81" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
._crit_edge:46  %empty_8 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @str240, i32 1, [1 x i8]* @str241, [1 x i8]* @str241, i32 0, i32 0, double* %T_channel31_channel, double* %T_channel31_channel) nounwind

]]></node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="82" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
._crit_edge:47  %empty_9 = call i32 (...)* @_ssdm_op_SpecInterface(double* %T_channel31_channel, [8 x i8]* @str242, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str242, [8 x i8]* @str242, [8 x i8]* @str242) nounwind

]]></node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="83" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge:50  %tmp4_1_loc_channel = call fastcc double @black_scholes2_black_scholes2_Block_._crit_edge117_proc(double* %p_channel41, double %E_read, double* %p_channel42) nounwind

]]></node>
<StgValue><ssdm name="tmp4_1_loc_channel"/></StgValue>
</operation>

<operation id="84" st_id="19" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:51  %tmp = call fastcc double @black_scholes2_black_scholes2_Block_._crit_edge_proc(double %tmp4_1_loc_channel) nounwind

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="85" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="64">
<![CDATA[
._crit_edge:52  ret double %tmp

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
