{
 "awd_id": "1421988",
 "agcy_id": "NSF",
 "tran_type": "Grant",
 "awd_istr_txt": "Standard Grant",
 "awd_titl_txt": "SHF: Small: Toward Soft Near-threshold Voltage Computing",
 "cfda_num": "47.070",
 "org_code": "05010000",
 "po_phone": null,
 "po_email": "",
 "po_sign_block_name": "Tao Li",
 "awd_eff_date": "2014-09-01",
 "awd_exp_date": "2017-02-28",
 "tot_intn_awd_amt": 170000.0,
 "awd_amount": 178000.0,
 "awd_min_amd_letter_date": "2014-08-05",
 "awd_max_amd_letter_date": "2015-06-16",
 "awd_abstract_narration": "Looking forward, a fundamental challenge in computer systems is the Power Wall, where, due to imbalances in technology scaling, not all the cores that can be placed in a many-core chip can be powered on at the same time. The Power Wall is transforming all levels of the system stack, including the many-core architecture landscape -- the focus of this project. \r\n\r\nBy improving power more than an order of magnitude (and energy efficiency, several times) over conventional operation, near-threshold voltage computing (NTC) has the potential to push back the Power Wall. To unlock NTC?s energy efficiency potential, however, critical barriers to NTC -- limited degree of parallelism and higher vulnerability to parametric variation -- must be attacked.  This project suggests leveraging scaling characteristics and implicit fault tolerance of emerging R(ecognition), M(ining), S(ynthesis) applications in order to overcome NTC barriers.\r\n\r\nThis project will not only address critical barriers of NTC to unlock NTC?s energy efficiency potential, but also deliver tools and models to quantify the implications of these barriers at the system level. The deliverables will help the architecture community in reasoning about and exploring how to trade-off energy efficiency for resiliency in near-future systems capable of operating at\r\nas low voltages as near-threshold.",
 "awd_arra_amount": 0.0,
 "dir_abbr": "CSE",
 "org_dir_long_name": "Directorate for Computer and Information Science and Engineering",
 "div_abbr": "CCF",
 "org_div_long_name": "Division of Computing and Communication Foundations",
 "awd_agcy_code": "4900",
 "fund_agcy_code": "4900",
 "pi": [
  {
   "pi_role": "Principal Investigator",
   "pi_first_name": "Ulya",
   "pi_last_name": "Karpuzcu",
   "pi_mid_init": "R",
   "pi_sufx_name": "",
   "pi_full_name": "Ulya R Karpuzcu",
   "pi_email_addr": "ukarpuzc@umn.edu",
   "nsf_id": "000635965",
   "pi_start_date": "2014-08-05",
   "pi_end_date": null
  }
 ],
 "inst": {
  "inst_name": "University of Minnesota-Twin Cities",
  "inst_street_address": "2221 UNIVERSITY AVE SE STE 100",
  "inst_street_address_2": "",
  "inst_city_name": "MINNEAPOLIS",
  "inst_state_code": "MN",
  "inst_state_name": "Minnesota",
  "inst_phone_num": "6126245599",
  "inst_zip_code": "554143074",
  "inst_country_name": "United States",
  "cong_dist_code": "05",
  "st_cong_dist_code": "MN05",
  "org_lgl_bus_name": "REGENTS OF THE UNIVERSITY OF MINNESOTA",
  "org_prnt_uei_num": "",
  "org_uei_num": "KABJZBBJ4B54"
 },
 "perf_inst": {
  "perf_inst_name": "University of Minnesota-Twin Cities",
  "perf_str_addr": "Keller Hall, 200 Union Str SE",
  "perf_city_name": "Minneapolis",
  "perf_st_code": "MN",
  "perf_st_name": "Minnesota",
  "perf_zip_code": "554550170",
  "perf_ctry_code": "US",
  "perf_cong_dist": "05",
  "perf_st_cong_dist": "MN05",
  "perf_ctry_name": "United States",
  "perf_ctry_flag": "1"
 },
 "pgm_ele": [
  {
   "pgm_ele_code": "779800",
   "pgm_ele_name": "Software & Hardware Foundation"
  }
 ],
 "pgm_ref": [
  {
   "pgm_ref_code": "7923",
   "pgm_ref_txt": "SMALL PROJECT"
  },
  {
   "pgm_ref_code": "7941",
   "pgm_ref_txt": "COMPUTER ARCHITECTURE"
  },
  {
   "pgm_ref_code": "9251",
   "pgm_ref_txt": "REU SUPP-Res Exp for Ugrd Supp"
  }
 ],
 "app_fund": [
  {
   "app_code": "0114",
   "app_name": "NSF RESEARCH & RELATED ACTIVIT",
   "app_symb_id": "040100",
   "fund_code": "01001415DB",
   "fund_name": "NSF RESEARCH & RELATED ACTIVIT",
   "fund_symb_id": "040100"
  },
  {
   "app_code": "0115",
   "app_name": "NSF RESEARCH & RELATED ACTIVIT",
   "app_symb_id": "040100",
   "fund_code": "01001516DB",
   "fund_name": "NSF RESEARCH & RELATED ACTIVIT",
   "fund_symb_id": "040100"
  }
 ],
 "oblg_fy": [
  {
   "fund_oblg_fiscal_yr": 2014,
   "fund_oblg_amt": 170000.0
  },
  {
   "fund_oblg_fiscal_yr": 2015,
   "fund_oblg_amt": 8000.0
  }
 ],
 "por": {
  "por_cntn": "<div class=\"porColContainerWBG\">\n<div class=\"porContentCol\"><div class=\"page\" title=\"Page 1\">\n<div class=\"section\">\n<div class=\"layoutArea\">\n<div class=\"column\">\n<div class=\"page\" title=\"Page 5\">\n<div class=\"section\">\n<div class=\"layoutArea\">\n<div class=\"column\">\n<p><span>Looking forward, a fundamental challenge in computer systems is the Power Wall, where, due to imbalances in CMOS scaling, not all the cores that can be placed in a many-core chip can be powered on at the same time. The Power Wall is transforming all levels of the system stack, including the many-core architecture landscape -- the focus of this proposal. By improving power more than an order of magnitude (and energy efficiency, several times) over conventional, super-threshold voltage computing, near-threshold voltage computing has the potential to push back the Power Wall, hence, to extend the lifetime of CMOS. Moreover, NTC represents the ideal regime of operation for throughput-critical systems, a broad spectrum of platforms covering embedded processors, GPUs, servers. To unlock NTC&rsquo;s potential, however, critical barriers to NTC -- limited degree of parallelism and higher vulnerability to parametric variation -- should be attacked, as attempted by the proposed framework.&nbsp;</span>The goal of this project was addressing these two critical barriers to NTC by exploiting the implicit fault tolerance of emerging R(ecognition), M(ining), S(ynthesis) applications.&nbsp;</p>\n</div>\n</div>\n</div>\n</div>\n<div class=\"page\" title=\"Page 2\">\n<div class=\"section\">\n<div class=\"layoutArea\">\n<div class=\"column\">\n<p><span>The research efforts spanned (i) modeling of architectural implications of process variation at ultra-low voltages; (ii) devising application-specific metrics to quantify the energy-efficiency vs. accuracy trade-off in approximate computing; (iii) design space exploration, considering practical constraints. Specifically:</span></p>\n<div class=\"page\" title=\"Page 2\">\n<div class=\"section\">\n<div class=\"layoutArea\">\n<div class=\"column\">\n<p>1. The widely used architectural process variation model (developed by the PI) tailored for ultra-low voltage operation, VARIUS(NTV), is extended for emerging FinFET devices and made publicly available [3].</p>\n<p>2. The efficacy of application-specific accuracy metrics for approximate computing is assessed. The results are presented at the Worskhop of Duplicating, Deconstructing, and Debunking (WDDD) at the International Symposium on Computer Architecture (ISCA). The set of accuracy metrics for approximate computing is publicly released [1,4].&nbsp;</p>\n<p>3. An architectural design space exploration for approximate near-threshold voltage computing was conducted. The results are published in IEEE Micro Magazine, Special Issue on Heterogeneous Systems [2]. The critical system bottleneck of power distribution and voltage regulation at ultra-low voltages is assessed [5, 6], considering thermal implications [7].&nbsp;</p>\n<div class=\"page\" title=\"Page 2\">\n<div class=\"section\">\n<div class=\"layoutArea\">\n<div class=\"column\">\n<p><span>This project directly or indirectly unlocked the following training and professional development activities for both graduate and undergraduate students: (i) performing research; (ii) extensive training to effectively communicate research findings in periodic weekly meetings along with workshops and conferences; (iv) publishing results in scientific journals; (v) publicly releasing the research infrastructure developed and deployed; (v) mentoring graduate and undergraduate research assistants (including support via the REU program).&nbsp;</span></p>\n<div class=\"page\" title=\"Page 3\">\n<div class=\"section\">\n<div class=\"layoutArea\">\n<div class=\"column\">\n<p><span>The findings and results of this research has been diseminated to researchers in academia and industry through presentations at workshops and conferences; journal publications; invited talks at workshops, universities and research institutions; and the website of the PI's research group which mainly serves as a repository for the public release of the infratructure developped for this research.&nbsp;</span></p>\n<p><span>Publications:</span></p>\n<div class=\"page\" title=\"Page 3\">\n<div class=\"section\">\n<div class=\"layoutArea\">\n<div class=\"column\">\n<p><span>[1] Ismail Akturk, Karen Khatamifard, Ulya R. Karpuzcu (2015). </span><span>On Quantification of Accuracy Loss in Approximate Computing</span><span>. 11th Annual Workshop on Duplicating, Deconstructing and Debunking co located with ISCA (International Symposium on Computer Architecture). Portland, OR.&nbsp;</span></p>\n<p><span>&nbsp;</span>Metrics are available for download from: <span style=\"text-decoration: underline;\">http://altai.ece.umn.edu/accurax</span>&nbsp;</p>\n<p>[2] Ismail Akturk, Nam Sung Kim, Ulya R. Karpuzcu (2015). Decoupling Control and Data Processing for Approximate Near- threshold Voltage Computing. IEEE Micro Magazine Special Issue on Heterogeneous Computing, July/August 2015.&nbsp;</p>\n<div class=\"page\" title=\"Page 3\">\n<div class=\"section\">\n<div class=\"layoutArea\">\n<div class=\"column\">\n<p><span>[3]&nbsp;</span>Karen S. Khatamifard, Michael Resch, Nam Sung Kim, and Ulya R. Karpuzcu (2016). VARIUS-TC: A Modular Architecture-Level Model of Parametric Variation for Thin-Channel Switches. In IEEE International Conference on Computer Design, ICCD, October 2016.</p>\n<p>The tool is available for download from: <span style=\"text-decoration: underline;\">http://altai.ece.umn.edu/varius</span></p>\n<p>[4] Ismail Akturk,Riad Akram,Mohammad Majharul,Abdullah Muzahid, and&nbsp;Ulya R. Karpuzcu (2016). Accuracy Bugs: A New Class of Concurrency Bugs to Exploit Algorithmic Noise Tolerance. ACM Transactions on Architecture and Code Optimization, TACO (invited to HiPEAC), December 2016.&nbsp;</p>\n<div class=\"page\" title=\"Page 1\">\n<div class=\"layoutArea\">\n<div class=\"column\">\n<p><span>[5] Dimitrios Skarlatos, Renji Thomas, Aditya Agrawal, Shibin Qin, Robert Pilawa-Podgurski, </span><span>Ulya R. Karpuzcu</span><span>, Radu Teodorescu, Nam Sung Kim, and Josep Torrellas (2016). Snatch: Opportunistically Reassigning Power Allocation between Processor and Memory in 3D Stacks. In </span><span>IEEE/ACM International Symposium on Microarchitecture, MICRO</span><span>, October 2016.&nbsp;</span></p>\n<div class=\"page\" title=\"Page 1\">\n<div class=\"layoutArea\">\n<div class=\"column\">\n<p><span>[6] A. Paul, S. P. Park, D. Somasekhar, Y. M. Kim, N. Borkar, </span><span>Ulya R. Karpuzcu</span><span>, and C. H. Kim (2016). System-Level Power Analysis of a Multicore Multipower Domain Processor With On-Chip Voltage Regulators. </span><span>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</span><span>, 2016.&nbsp;</span></p>\n<div class=\"page\" title=\"Page 1\">\n<div class=\"layoutArea\">\n<div class=\"column\">\n<p><span>[7] Karen Khatamifard, Longfei Wang, Weize Yu, Selcuk Kose, and </span><span>Ulya R. Karpuzcu (2017)</span><span>. ThermoGater: Thermally-Aware Distributed On-Chip Voltage Regulation. </span><span>IEEE/ACM International Symposium on Computer Architecture, ISCA</span><span>, June 2017.&nbsp;</span></p>\n</div>\n</div>\n</div>\n<p><span><br /></span></p>\n</div>\n</div>\n</div>\n<p><span><br /></span></p>\n</div>\n</div>\n</div>\n<p>&nbsp;</p>\n<p>&nbsp;</p>\n</div>\n</div>\n</div>\n</div>\n<p><span><br /></span></p>\n</div>\n</div>\n</div>\n</div>\n<p><span><br /></span></p>\n</div>\n</div>\n</div>\n</div>\n</div>\n</div>\n</div>\n</div>\n<p>&nbsp;</p>\n<p>&nbsp;</p>\n<p>&nbsp;</p>\n<p>&nbsp;</p>\n<p>&nbsp;</p>\n<p>&nbsp;</p>\n</div>\n</div>\n</div>\n</div>\n</div>\n</div>\n</div>\n</div>\n<p>&nbsp;</p>\n</div>\n</div>\n</div>\n</div>\n<p>&nbsp;</p><br>\n<p>\n\t\t\t\t      \tLast Modified: 05/30/2017<br>\n\t\t\t\t\tModified by: Ulya&nbsp;R&nbsp;Karpuzcu</p>\n</div>\n<div class=\"porSideCol\"></div>\n</div>",
  "por_txt_cntn": "\n\n\n\n\n\n\n\n\nLooking forward, a fundamental challenge in computer systems is the Power Wall, where, due to imbalances in CMOS scaling, not all the cores that can be placed in a many-core chip can be powered on at the same time. The Power Wall is transforming all levels of the system stack, including the many-core architecture landscape -- the focus of this proposal. By improving power more than an order of magnitude (and energy efficiency, several times) over conventional, super-threshold voltage computing, near-threshold voltage computing has the potential to push back the Power Wall, hence, to extend the lifetime of CMOS. Moreover, NTC represents the ideal regime of operation for throughput-critical systems, a broad spectrum of platforms covering embedded processors, GPUs, servers. To unlock NTC?s potential, however, critical barriers to NTC -- limited degree of parallelism and higher vulnerability to parametric variation -- should be attacked, as attempted by the proposed framework. The goal of this project was addressing these two critical barriers to NTC by exploiting the implicit fault tolerance of emerging R(ecognition), M(ining), S(ynthesis) applications. \n\n\n\n\n\n\n\n\n\nThe research efforts spanned (i) modeling of architectural implications of process variation at ultra-low voltages; (ii) devising application-specific metrics to quantify the energy-efficiency vs. accuracy trade-off in approximate computing; (iii) design space exploration, considering practical constraints. Specifically:\n\n\n\n\n\n1. The widely used architectural process variation model (developed by the PI) tailored for ultra-low voltage operation, VARIUS(NTV), is extended for emerging FinFET devices and made publicly available [3].\n\n2. The efficacy of application-specific accuracy metrics for approximate computing is assessed. The results are presented at the Worskhop of Duplicating, Deconstructing, and Debunking (WDDD) at the International Symposium on Computer Architecture (ISCA). The set of accuracy metrics for approximate computing is publicly released [1,4]. \n\n3. An architectural design space exploration for approximate near-threshold voltage computing was conducted. The results are published in IEEE Micro Magazine, Special Issue on Heterogeneous Systems [2]. The critical system bottleneck of power distribution and voltage regulation at ultra-low voltages is assessed [5, 6], considering thermal implications [7]. \n\n\n\n\n\nThis project directly or indirectly unlocked the following training and professional development activities for both graduate and undergraduate students: (i) performing research; (ii) extensive training to effectively communicate research findings in periodic weekly meetings along with workshops and conferences; (iv) publishing results in scientific journals; (v) publicly releasing the research infrastructure developed and deployed; (v) mentoring graduate and undergraduate research assistants (including support via the REU program). \n\n\n\n\n\nThe findings and results of this research has been diseminated to researchers in academia and industry through presentations at workshops and conferences; journal publications; invited talks at workshops, universities and research institutions; and the website of the PI's research group which mainly serves as a repository for the public release of the infratructure developped for this research. \n\nPublications:\n\n\n\n\n\n[1] Ismail Akturk, Karen Khatamifard, Ulya R. Karpuzcu (2015). On Quantification of Accuracy Loss in Approximate Computing. 11th Annual Workshop on Duplicating, Deconstructing and Debunking co located with ISCA (International Symposium on Computer Architecture). Portland, OR. \n\n Metrics are available for download from: http://altai.ece.umn.edu/accurax \n\n[2] Ismail Akturk, Nam Sung Kim, Ulya R. Karpuzcu (2015). Decoupling Control and Data Processing for Approximate Near- threshold Voltage Computing. IEEE Micro Magazine Special Issue on Heterogeneous Computing, July/August 2015. \n\n\n\n\n\n[3] Karen S. Khatamifard, Michael Resch, Nam Sung Kim, and Ulya R. Karpuzcu (2016). VARIUS-TC: A Modular Architecture-Level Model of Parametric Variation for Thin-Channel Switches. In IEEE International Conference on Computer Design, ICCD, October 2016.\n\nThe tool is available for download from: http://altai.ece.umn.edu/varius\n\n[4] Ismail Akturk,Riad Akram,Mohammad Majharul,Abdullah Muzahid, and Ulya R. Karpuzcu (2016). Accuracy Bugs: A New Class of Concurrency Bugs to Exploit Algorithmic Noise Tolerance. ACM Transactions on Architecture and Code Optimization, TACO (invited to HiPEAC), December 2016. \n\n\n\n\n[5] Dimitrios Skarlatos, Renji Thomas, Aditya Agrawal, Shibin Qin, Robert Pilawa-Podgurski, Ulya R. Karpuzcu, Radu Teodorescu, Nam Sung Kim, and Josep Torrellas (2016). Snatch: Opportunistically Reassigning Power Allocation between Processor and Memory in 3D Stacks. In IEEE/ACM International Symposium on Microarchitecture, MICRO, October 2016. \n\n\n\n\n[6] A. Paul, S. P. Park, D. Somasekhar, Y. M. Kim, N. Borkar, Ulya R. Karpuzcu, and C. H. Kim (2016). System-Level Power Analysis of a Multicore Multipower Domain Processor With On-Chip Voltage Regulators. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2016. \n\n\n\n\n[7] Karen Khatamifard, Longfei Wang, Weize Yu, Selcuk Kose, and Ulya R. Karpuzcu (2017). ThermoGater: Thermally-Aware Distributed On-Chip Voltage Regulation. IEEE/ACM International Symposium on Computer Architecture, ISCA, June 2017. \n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n \n\n \n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n \n\n \n\n \n\n \n\n \n\n \n\n\n\n\n\n\n\n\n\n \n\n\n\n\n\n \n\n\t\t\t\t\tLast Modified: 05/30/2017\n\n\t\t\t\t\tSubmitted by: Ulya R Karpuzcu"
 }
}