
Prova_pulita.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cb3c  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000544  0800cde0  0800cde0  0000dde0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800d324  0800d324  0000e324  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800d32c  0800d32c  0000e32c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800d330  0800d330  0000e330  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000050c  24000000  0800d334  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000510  2400050c  0800d840  0000f50c  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24000a1c  0800d840  0000fa1c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000f50c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001a2c2  00000000  00000000  0000f53a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000031ca  00000000  00000000  000297fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001388  00000000  00000000  0002c9c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000f1e  00000000  00000000  0002dd50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00004c14  00000000  00000000  0002ec6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001aa9b  00000000  00000000  00033882  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0016bf04  00000000  00000000  0004e31d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001ba221  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00006594  00000000  00000000  001ba264  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000006a  00000000  00000000  001c07f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	2400050c 	.word	0x2400050c
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800cdc4 	.word	0x0800cdc4

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000510 	.word	0x24000510
 80002dc:	0800cdc4 	.word	0x0800cdc4

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_drsub>:
 8000390:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000394:	e002      	b.n	800039c <__adddf3>
 8000396:	bf00      	nop

08000398 <__aeabi_dsub>:
 8000398:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800039c <__adddf3>:
 800039c:	b530      	push	{r4, r5, lr}
 800039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003a6:	ea94 0f05 	teq	r4, r5
 80003aa:	bf08      	it	eq
 80003ac:	ea90 0f02 	teqeq	r0, r2
 80003b0:	bf1f      	itttt	ne
 80003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003c2:	f000 80e2 	beq.w	800058a <__adddf3+0x1ee>
 80003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ce:	bfb8      	it	lt
 80003d0:	426d      	neglt	r5, r5
 80003d2:	dd0c      	ble.n	80003ee <__adddf3+0x52>
 80003d4:	442c      	add	r4, r5
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	ea82 0000 	eor.w	r0, r2, r0
 80003e2:	ea83 0101 	eor.w	r1, r3, r1
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	2d36      	cmp	r5, #54	@ 0x36
 80003f0:	bf88      	it	hi
 80003f2:	bd30      	pophi	{r4, r5, pc}
 80003f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000404:	d002      	beq.n	800040c <__adddf3+0x70>
 8000406:	4240      	negs	r0, r0
 8000408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800040c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x84>
 800041a:	4252      	negs	r2, r2
 800041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000420:	ea94 0f05 	teq	r4, r5
 8000424:	f000 80a7 	beq.w	8000576 <__adddf3+0x1da>
 8000428:	f1a4 0401 	sub.w	r4, r4, #1
 800042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000430:	db0d      	blt.n	800044e <__adddf3+0xb2>
 8000432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000436:	fa22 f205 	lsr.w	r2, r2, r5
 800043a:	1880      	adds	r0, r0, r2
 800043c:	f141 0100 	adc.w	r1, r1, #0
 8000440:	fa03 f20e 	lsl.w	r2, r3, lr
 8000444:	1880      	adds	r0, r0, r2
 8000446:	fa43 f305 	asr.w	r3, r3, r5
 800044a:	4159      	adcs	r1, r3
 800044c:	e00e      	b.n	800046c <__adddf3+0xd0>
 800044e:	f1a5 0520 	sub.w	r5, r5, #32
 8000452:	f10e 0e20 	add.w	lr, lr, #32
 8000456:	2a01      	cmp	r2, #1
 8000458:	fa03 fc0e 	lsl.w	ip, r3, lr
 800045c:	bf28      	it	cs
 800045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000462:	fa43 f305 	asr.w	r3, r3, r5
 8000466:	18c0      	adds	r0, r0, r3
 8000468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000470:	d507      	bpl.n	8000482 <__adddf3+0xe6>
 8000472:	f04f 0e00 	mov.w	lr, #0
 8000476:	f1dc 0c00 	rsbs	ip, ip, #0
 800047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000482:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000486:	d31b      	bcc.n	80004c0 <__adddf3+0x124>
 8000488:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800048c:	d30c      	bcc.n	80004a8 <__adddf3+0x10c>
 800048e:	0849      	lsrs	r1, r1, #1
 8000490:	ea5f 0030 	movs.w	r0, r0, rrx
 8000494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000498:	f104 0401 	add.w	r4, r4, #1
 800049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004a4:	f080 809a 	bcs.w	80005dc <__adddf3+0x240>
 80004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004ac:	bf08      	it	eq
 80004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004b2:	f150 0000 	adcs.w	r0, r0, #0
 80004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ba:	ea41 0105 	orr.w	r1, r1, r5
 80004be:	bd30      	pop	{r4, r5, pc}
 80004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004c4:	4140      	adcs	r0, r0
 80004c6:	eb41 0101 	adc.w	r1, r1, r1
 80004ca:	3c01      	subs	r4, #1
 80004cc:	bf28      	it	cs
 80004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004d2:	d2e9      	bcs.n	80004a8 <__adddf3+0x10c>
 80004d4:	f091 0f00 	teq	r1, #0
 80004d8:	bf04      	itt	eq
 80004da:	4601      	moveq	r1, r0
 80004dc:	2000      	moveq	r0, #0
 80004de:	fab1 f381 	clz	r3, r1
 80004e2:	bf08      	it	eq
 80004e4:	3320      	addeq	r3, #32
 80004e6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ea:	f1b3 0220 	subs.w	r2, r3, #32
 80004ee:	da0c      	bge.n	800050a <__adddf3+0x16e>
 80004f0:	320c      	adds	r2, #12
 80004f2:	dd08      	ble.n	8000506 <__adddf3+0x16a>
 80004f4:	f102 0c14 	add.w	ip, r2, #20
 80004f8:	f1c2 020c 	rsb	r2, r2, #12
 80004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000500:	fa21 f102 	lsr.w	r1, r1, r2
 8000504:	e00c      	b.n	8000520 <__adddf3+0x184>
 8000506:	f102 0214 	add.w	r2, r2, #20
 800050a:	bfd8      	it	le
 800050c:	f1c2 0c20 	rsble	ip, r2, #32
 8000510:	fa01 f102 	lsl.w	r1, r1, r2
 8000514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000518:	bfdc      	itt	le
 800051a:	ea41 010c 	orrle.w	r1, r1, ip
 800051e:	4090      	lslle	r0, r2
 8000520:	1ae4      	subs	r4, r4, r3
 8000522:	bfa2      	ittt	ge
 8000524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000528:	4329      	orrge	r1, r5
 800052a:	bd30      	popge	{r4, r5, pc}
 800052c:	ea6f 0404 	mvn.w	r4, r4
 8000530:	3c1f      	subs	r4, #31
 8000532:	da1c      	bge.n	800056e <__adddf3+0x1d2>
 8000534:	340c      	adds	r4, #12
 8000536:	dc0e      	bgt.n	8000556 <__adddf3+0x1ba>
 8000538:	f104 0414 	add.w	r4, r4, #20
 800053c:	f1c4 0220 	rsb	r2, r4, #32
 8000540:	fa20 f004 	lsr.w	r0, r0, r4
 8000544:	fa01 f302 	lsl.w	r3, r1, r2
 8000548:	ea40 0003 	orr.w	r0, r0, r3
 800054c:	fa21 f304 	lsr.w	r3, r1, r4
 8000550:	ea45 0103 	orr.w	r1, r5, r3
 8000554:	bd30      	pop	{r4, r5, pc}
 8000556:	f1c4 040c 	rsb	r4, r4, #12
 800055a:	f1c4 0220 	rsb	r2, r4, #32
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 f304 	lsl.w	r3, r1, r4
 8000566:	ea40 0003 	orr.w	r0, r0, r3
 800056a:	4629      	mov	r1, r5
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	fa21 f004 	lsr.w	r0, r1, r4
 8000572:	4629      	mov	r1, r5
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f094 0f00 	teq	r4, #0
 800057a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800057e:	bf06      	itte	eq
 8000580:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000584:	3401      	addeq	r4, #1
 8000586:	3d01      	subne	r5, #1
 8000588:	e74e      	b.n	8000428 <__adddf3+0x8c>
 800058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800058e:	bf18      	it	ne
 8000590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000594:	d029      	beq.n	80005ea <__adddf3+0x24e>
 8000596:	ea94 0f05 	teq	r4, r5
 800059a:	bf08      	it	eq
 800059c:	ea90 0f02 	teqeq	r0, r2
 80005a0:	d005      	beq.n	80005ae <__adddf3+0x212>
 80005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005a6:	bf04      	itt	eq
 80005a8:	4619      	moveq	r1, r3
 80005aa:	4610      	moveq	r0, r2
 80005ac:	bd30      	pop	{r4, r5, pc}
 80005ae:	ea91 0f03 	teq	r1, r3
 80005b2:	bf1e      	ittt	ne
 80005b4:	2100      	movne	r1, #0
 80005b6:	2000      	movne	r0, #0
 80005b8:	bd30      	popne	{r4, r5, pc}
 80005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005be:	d105      	bne.n	80005cc <__adddf3+0x230>
 80005c0:	0040      	lsls	r0, r0, #1
 80005c2:	4149      	adcs	r1, r1
 80005c4:	bf28      	it	cs
 80005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ca:	bd30      	pop	{r4, r5, pc}
 80005cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005d0:	bf3c      	itt	cc
 80005d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005d6:	bd30      	popcc	{r4, r5, pc}
 80005d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005e4:	f04f 0000 	mov.w	r0, #0
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ee:	bf1a      	itte	ne
 80005f0:	4619      	movne	r1, r3
 80005f2:	4610      	movne	r0, r2
 80005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005f8:	bf1c      	itt	ne
 80005fa:	460b      	movne	r3, r1
 80005fc:	4602      	movne	r2, r0
 80005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000602:	bf06      	itte	eq
 8000604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000608:	ea91 0f03 	teqeq	r1, r3
 800060c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	bf00      	nop

08000614 <__aeabi_ui2d>:
 8000614:	f090 0f00 	teq	r0, #0
 8000618:	bf04      	itt	eq
 800061a:	2100      	moveq	r1, #0
 800061c:	4770      	bxeq	lr
 800061e:	b530      	push	{r4, r5, lr}
 8000620:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000624:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000628:	f04f 0500 	mov.w	r5, #0
 800062c:	f04f 0100 	mov.w	r1, #0
 8000630:	e750      	b.n	80004d4 <__adddf3+0x138>
 8000632:	bf00      	nop

08000634 <__aeabi_i2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000648:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800064c:	bf48      	it	mi
 800064e:	4240      	negmi	r0, r0
 8000650:	f04f 0100 	mov.w	r1, #0
 8000654:	e73e      	b.n	80004d4 <__adddf3+0x138>
 8000656:	bf00      	nop

08000658 <__aeabi_f2d>:
 8000658:	0042      	lsls	r2, r0, #1
 800065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000666:	bf1f      	itttt	ne
 8000668:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800066c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000670:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000674:	4770      	bxne	lr
 8000676:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800067a:	bf08      	it	eq
 800067c:	4770      	bxeq	lr
 800067e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000682:	bf04      	itt	eq
 8000684:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000688:	4770      	bxeq	lr
 800068a:	b530      	push	{r4, r5, lr}
 800068c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000690:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000694:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000698:	e71c      	b.n	80004d4 <__adddf3+0x138>
 800069a:	bf00      	nop

0800069c <__aeabi_ul2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	e00a      	b.n	80006c2 <__aeabi_l2d+0x16>

080006ac <__aeabi_l2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ba:	d502      	bpl.n	80006c2 <__aeabi_l2d+0x16>
 80006bc:	4240      	negs	r0, r0
 80006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ce:	f43f aed8 	beq.w	8000482 <__adddf3+0xe6>
 80006d2:	f04f 0203 	mov.w	r2, #3
 80006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006da:	bf18      	it	ne
 80006dc:	3203      	addne	r2, #3
 80006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006e2:	bf18      	it	ne
 80006e4:	3203      	addne	r2, #3
 80006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ea:	f1c2 0320 	rsb	r3, r2, #32
 80006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80006f2:	fa20 f002 	lsr.w	r0, r0, r2
 80006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006fa:	ea40 000e 	orr.w	r0, r0, lr
 80006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000702:	4414      	add	r4, r2
 8000704:	e6bd      	b.n	8000482 <__adddf3+0xe6>
 8000706:	bf00      	nop

08000708 <__aeabi_uldivmod>:
 8000708:	b953      	cbnz	r3, 8000720 <__aeabi_uldivmod+0x18>
 800070a:	b94a      	cbnz	r2, 8000720 <__aeabi_uldivmod+0x18>
 800070c:	2900      	cmp	r1, #0
 800070e:	bf08      	it	eq
 8000710:	2800      	cmpeq	r0, #0
 8000712:	bf1c      	itt	ne
 8000714:	f04f 31ff 	movne.w	r1, #4294967295
 8000718:	f04f 30ff 	movne.w	r0, #4294967295
 800071c:	f000 b9c0 	b.w	8000aa0 <__aeabi_idiv0>
 8000720:	f1ad 0c08 	sub.w	ip, sp, #8
 8000724:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000728:	f000 f83e 	bl	80007a8 <__udivmoddi4>
 800072c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000730:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000734:	b004      	add	sp, #16
 8000736:	4770      	bx	lr

08000738 <__aeabi_d2lz>:
 8000738:	b508      	push	{r3, lr}
 800073a:	4602      	mov	r2, r0
 800073c:	460b      	mov	r3, r1
 800073e:	ec43 2b17 	vmov	d7, r2, r3
 8000742:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800074a:	d403      	bmi.n	8000754 <__aeabi_d2lz+0x1c>
 800074c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000750:	f000 b80a 	b.w	8000768 <__aeabi_d2ulz>
 8000754:	eeb1 7b47 	vneg.f64	d7, d7
 8000758:	ec51 0b17 	vmov	r0, r1, d7
 800075c:	f000 f804 	bl	8000768 <__aeabi_d2ulz>
 8000760:	4240      	negs	r0, r0
 8000762:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000766:	bd08      	pop	{r3, pc}

08000768 <__aeabi_d2ulz>:
 8000768:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 8000798 <__aeabi_d2ulz+0x30>
 800076c:	ec41 0b17 	vmov	d7, r0, r1
 8000770:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007a0 <__aeabi_d2ulz+0x38>
 8000774:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000778:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800077c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000780:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000784:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000788:	ee16 1a10 	vmov	r1, s12
 800078c:	ee17 0a90 	vmov	r0, s15
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	f3af 8000 	nop.w
 8000798:	00000000 	.word	0x00000000
 800079c:	3df00000 	.word	0x3df00000
 80007a0:	00000000 	.word	0x00000000
 80007a4:	41f00000 	.word	0x41f00000

080007a8 <__udivmoddi4>:
 80007a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007ac:	9d08      	ldr	r5, [sp, #32]
 80007ae:	468e      	mov	lr, r1
 80007b0:	4604      	mov	r4, r0
 80007b2:	4688      	mov	r8, r1
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d14a      	bne.n	800084e <__udivmoddi4+0xa6>
 80007b8:	428a      	cmp	r2, r1
 80007ba:	4617      	mov	r7, r2
 80007bc:	d962      	bls.n	8000884 <__udivmoddi4+0xdc>
 80007be:	fab2 f682 	clz	r6, r2
 80007c2:	b14e      	cbz	r6, 80007d8 <__udivmoddi4+0x30>
 80007c4:	f1c6 0320 	rsb	r3, r6, #32
 80007c8:	fa01 f806 	lsl.w	r8, r1, r6
 80007cc:	fa20 f303 	lsr.w	r3, r0, r3
 80007d0:	40b7      	lsls	r7, r6
 80007d2:	ea43 0808 	orr.w	r8, r3, r8
 80007d6:	40b4      	lsls	r4, r6
 80007d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007dc:	fa1f fc87 	uxth.w	ip, r7
 80007e0:	fbb8 f1fe 	udiv	r1, r8, lr
 80007e4:	0c23      	lsrs	r3, r4, #16
 80007e6:	fb0e 8811 	mls	r8, lr, r1, r8
 80007ea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80007ee:	fb01 f20c 	mul.w	r2, r1, ip
 80007f2:	429a      	cmp	r2, r3
 80007f4:	d909      	bls.n	800080a <__udivmoddi4+0x62>
 80007f6:	18fb      	adds	r3, r7, r3
 80007f8:	f101 30ff 	add.w	r0, r1, #4294967295
 80007fc:	f080 80ea 	bcs.w	80009d4 <__udivmoddi4+0x22c>
 8000800:	429a      	cmp	r2, r3
 8000802:	f240 80e7 	bls.w	80009d4 <__udivmoddi4+0x22c>
 8000806:	3902      	subs	r1, #2
 8000808:	443b      	add	r3, r7
 800080a:	1a9a      	subs	r2, r3, r2
 800080c:	b2a3      	uxth	r3, r4
 800080e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000812:	fb0e 2210 	mls	r2, lr, r0, r2
 8000816:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800081a:	fb00 fc0c 	mul.w	ip, r0, ip
 800081e:	459c      	cmp	ip, r3
 8000820:	d909      	bls.n	8000836 <__udivmoddi4+0x8e>
 8000822:	18fb      	adds	r3, r7, r3
 8000824:	f100 32ff 	add.w	r2, r0, #4294967295
 8000828:	f080 80d6 	bcs.w	80009d8 <__udivmoddi4+0x230>
 800082c:	459c      	cmp	ip, r3
 800082e:	f240 80d3 	bls.w	80009d8 <__udivmoddi4+0x230>
 8000832:	443b      	add	r3, r7
 8000834:	3802      	subs	r0, #2
 8000836:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800083a:	eba3 030c 	sub.w	r3, r3, ip
 800083e:	2100      	movs	r1, #0
 8000840:	b11d      	cbz	r5, 800084a <__udivmoddi4+0xa2>
 8000842:	40f3      	lsrs	r3, r6
 8000844:	2200      	movs	r2, #0
 8000846:	e9c5 3200 	strd	r3, r2, [r5]
 800084a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800084e:	428b      	cmp	r3, r1
 8000850:	d905      	bls.n	800085e <__udivmoddi4+0xb6>
 8000852:	b10d      	cbz	r5, 8000858 <__udivmoddi4+0xb0>
 8000854:	e9c5 0100 	strd	r0, r1, [r5]
 8000858:	2100      	movs	r1, #0
 800085a:	4608      	mov	r0, r1
 800085c:	e7f5      	b.n	800084a <__udivmoddi4+0xa2>
 800085e:	fab3 f183 	clz	r1, r3
 8000862:	2900      	cmp	r1, #0
 8000864:	d146      	bne.n	80008f4 <__udivmoddi4+0x14c>
 8000866:	4573      	cmp	r3, lr
 8000868:	d302      	bcc.n	8000870 <__udivmoddi4+0xc8>
 800086a:	4282      	cmp	r2, r0
 800086c:	f200 8105 	bhi.w	8000a7a <__udivmoddi4+0x2d2>
 8000870:	1a84      	subs	r4, r0, r2
 8000872:	eb6e 0203 	sbc.w	r2, lr, r3
 8000876:	2001      	movs	r0, #1
 8000878:	4690      	mov	r8, r2
 800087a:	2d00      	cmp	r5, #0
 800087c:	d0e5      	beq.n	800084a <__udivmoddi4+0xa2>
 800087e:	e9c5 4800 	strd	r4, r8, [r5]
 8000882:	e7e2      	b.n	800084a <__udivmoddi4+0xa2>
 8000884:	2a00      	cmp	r2, #0
 8000886:	f000 8090 	beq.w	80009aa <__udivmoddi4+0x202>
 800088a:	fab2 f682 	clz	r6, r2
 800088e:	2e00      	cmp	r6, #0
 8000890:	f040 80a4 	bne.w	80009dc <__udivmoddi4+0x234>
 8000894:	1a8a      	subs	r2, r1, r2
 8000896:	0c03      	lsrs	r3, r0, #16
 8000898:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800089c:	b280      	uxth	r0, r0
 800089e:	b2bc      	uxth	r4, r7
 80008a0:	2101      	movs	r1, #1
 80008a2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008a6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008ae:	fb04 f20c 	mul.w	r2, r4, ip
 80008b2:	429a      	cmp	r2, r3
 80008b4:	d907      	bls.n	80008c6 <__udivmoddi4+0x11e>
 80008b6:	18fb      	adds	r3, r7, r3
 80008b8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008bc:	d202      	bcs.n	80008c4 <__udivmoddi4+0x11c>
 80008be:	429a      	cmp	r2, r3
 80008c0:	f200 80e0 	bhi.w	8000a84 <__udivmoddi4+0x2dc>
 80008c4:	46c4      	mov	ip, r8
 80008c6:	1a9b      	subs	r3, r3, r2
 80008c8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008cc:	fb0e 3312 	mls	r3, lr, r2, r3
 80008d0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008d4:	fb02 f404 	mul.w	r4, r2, r4
 80008d8:	429c      	cmp	r4, r3
 80008da:	d907      	bls.n	80008ec <__udivmoddi4+0x144>
 80008dc:	18fb      	adds	r3, r7, r3
 80008de:	f102 30ff 	add.w	r0, r2, #4294967295
 80008e2:	d202      	bcs.n	80008ea <__udivmoddi4+0x142>
 80008e4:	429c      	cmp	r4, r3
 80008e6:	f200 80ca 	bhi.w	8000a7e <__udivmoddi4+0x2d6>
 80008ea:	4602      	mov	r2, r0
 80008ec:	1b1b      	subs	r3, r3, r4
 80008ee:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80008f2:	e7a5      	b.n	8000840 <__udivmoddi4+0x98>
 80008f4:	f1c1 0620 	rsb	r6, r1, #32
 80008f8:	408b      	lsls	r3, r1
 80008fa:	fa22 f706 	lsr.w	r7, r2, r6
 80008fe:	431f      	orrs	r7, r3
 8000900:	fa0e f401 	lsl.w	r4, lr, r1
 8000904:	fa20 f306 	lsr.w	r3, r0, r6
 8000908:	fa2e fe06 	lsr.w	lr, lr, r6
 800090c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000910:	4323      	orrs	r3, r4
 8000912:	fa00 f801 	lsl.w	r8, r0, r1
 8000916:	fa1f fc87 	uxth.w	ip, r7
 800091a:	fbbe f0f9 	udiv	r0, lr, r9
 800091e:	0c1c      	lsrs	r4, r3, #16
 8000920:	fb09 ee10 	mls	lr, r9, r0, lr
 8000924:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000928:	fb00 fe0c 	mul.w	lr, r0, ip
 800092c:	45a6      	cmp	lr, r4
 800092e:	fa02 f201 	lsl.w	r2, r2, r1
 8000932:	d909      	bls.n	8000948 <__udivmoddi4+0x1a0>
 8000934:	193c      	adds	r4, r7, r4
 8000936:	f100 3aff 	add.w	sl, r0, #4294967295
 800093a:	f080 809c 	bcs.w	8000a76 <__udivmoddi4+0x2ce>
 800093e:	45a6      	cmp	lr, r4
 8000940:	f240 8099 	bls.w	8000a76 <__udivmoddi4+0x2ce>
 8000944:	3802      	subs	r0, #2
 8000946:	443c      	add	r4, r7
 8000948:	eba4 040e 	sub.w	r4, r4, lr
 800094c:	fa1f fe83 	uxth.w	lr, r3
 8000950:	fbb4 f3f9 	udiv	r3, r4, r9
 8000954:	fb09 4413 	mls	r4, r9, r3, r4
 8000958:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800095c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000960:	45a4      	cmp	ip, r4
 8000962:	d908      	bls.n	8000976 <__udivmoddi4+0x1ce>
 8000964:	193c      	adds	r4, r7, r4
 8000966:	f103 3eff 	add.w	lr, r3, #4294967295
 800096a:	f080 8082 	bcs.w	8000a72 <__udivmoddi4+0x2ca>
 800096e:	45a4      	cmp	ip, r4
 8000970:	d97f      	bls.n	8000a72 <__udivmoddi4+0x2ca>
 8000972:	3b02      	subs	r3, #2
 8000974:	443c      	add	r4, r7
 8000976:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800097a:	eba4 040c 	sub.w	r4, r4, ip
 800097e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000982:	4564      	cmp	r4, ip
 8000984:	4673      	mov	r3, lr
 8000986:	46e1      	mov	r9, ip
 8000988:	d362      	bcc.n	8000a50 <__udivmoddi4+0x2a8>
 800098a:	d05f      	beq.n	8000a4c <__udivmoddi4+0x2a4>
 800098c:	b15d      	cbz	r5, 80009a6 <__udivmoddi4+0x1fe>
 800098e:	ebb8 0203 	subs.w	r2, r8, r3
 8000992:	eb64 0409 	sbc.w	r4, r4, r9
 8000996:	fa04 f606 	lsl.w	r6, r4, r6
 800099a:	fa22 f301 	lsr.w	r3, r2, r1
 800099e:	431e      	orrs	r6, r3
 80009a0:	40cc      	lsrs	r4, r1
 80009a2:	e9c5 6400 	strd	r6, r4, [r5]
 80009a6:	2100      	movs	r1, #0
 80009a8:	e74f      	b.n	800084a <__udivmoddi4+0xa2>
 80009aa:	fbb1 fcf2 	udiv	ip, r1, r2
 80009ae:	0c01      	lsrs	r1, r0, #16
 80009b0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009b4:	b280      	uxth	r0, r0
 80009b6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009ba:	463b      	mov	r3, r7
 80009bc:	4638      	mov	r0, r7
 80009be:	463c      	mov	r4, r7
 80009c0:	46b8      	mov	r8, r7
 80009c2:	46be      	mov	lr, r7
 80009c4:	2620      	movs	r6, #32
 80009c6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009ca:	eba2 0208 	sub.w	r2, r2, r8
 80009ce:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009d2:	e766      	b.n	80008a2 <__udivmoddi4+0xfa>
 80009d4:	4601      	mov	r1, r0
 80009d6:	e718      	b.n	800080a <__udivmoddi4+0x62>
 80009d8:	4610      	mov	r0, r2
 80009da:	e72c      	b.n	8000836 <__udivmoddi4+0x8e>
 80009dc:	f1c6 0220 	rsb	r2, r6, #32
 80009e0:	fa2e f302 	lsr.w	r3, lr, r2
 80009e4:	40b7      	lsls	r7, r6
 80009e6:	40b1      	lsls	r1, r6
 80009e8:	fa20 f202 	lsr.w	r2, r0, r2
 80009ec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009f0:	430a      	orrs	r2, r1
 80009f2:	fbb3 f8fe 	udiv	r8, r3, lr
 80009f6:	b2bc      	uxth	r4, r7
 80009f8:	fb0e 3318 	mls	r3, lr, r8, r3
 80009fc:	0c11      	lsrs	r1, r2, #16
 80009fe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a02:	fb08 f904 	mul.w	r9, r8, r4
 8000a06:	40b0      	lsls	r0, r6
 8000a08:	4589      	cmp	r9, r1
 8000a0a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a0e:	b280      	uxth	r0, r0
 8000a10:	d93e      	bls.n	8000a90 <__udivmoddi4+0x2e8>
 8000a12:	1879      	adds	r1, r7, r1
 8000a14:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a18:	d201      	bcs.n	8000a1e <__udivmoddi4+0x276>
 8000a1a:	4589      	cmp	r9, r1
 8000a1c:	d81f      	bhi.n	8000a5e <__udivmoddi4+0x2b6>
 8000a1e:	eba1 0109 	sub.w	r1, r1, r9
 8000a22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a26:	fb09 f804 	mul.w	r8, r9, r4
 8000a2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a2e:	b292      	uxth	r2, r2
 8000a30:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a34:	4542      	cmp	r2, r8
 8000a36:	d229      	bcs.n	8000a8c <__udivmoddi4+0x2e4>
 8000a38:	18ba      	adds	r2, r7, r2
 8000a3a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a3e:	d2c4      	bcs.n	80009ca <__udivmoddi4+0x222>
 8000a40:	4542      	cmp	r2, r8
 8000a42:	d2c2      	bcs.n	80009ca <__udivmoddi4+0x222>
 8000a44:	f1a9 0102 	sub.w	r1, r9, #2
 8000a48:	443a      	add	r2, r7
 8000a4a:	e7be      	b.n	80009ca <__udivmoddi4+0x222>
 8000a4c:	45f0      	cmp	r8, lr
 8000a4e:	d29d      	bcs.n	800098c <__udivmoddi4+0x1e4>
 8000a50:	ebbe 0302 	subs.w	r3, lr, r2
 8000a54:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a58:	3801      	subs	r0, #1
 8000a5a:	46e1      	mov	r9, ip
 8000a5c:	e796      	b.n	800098c <__udivmoddi4+0x1e4>
 8000a5e:	eba7 0909 	sub.w	r9, r7, r9
 8000a62:	4449      	add	r1, r9
 8000a64:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a68:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a6c:	fb09 f804 	mul.w	r8, r9, r4
 8000a70:	e7db      	b.n	8000a2a <__udivmoddi4+0x282>
 8000a72:	4673      	mov	r3, lr
 8000a74:	e77f      	b.n	8000976 <__udivmoddi4+0x1ce>
 8000a76:	4650      	mov	r0, sl
 8000a78:	e766      	b.n	8000948 <__udivmoddi4+0x1a0>
 8000a7a:	4608      	mov	r0, r1
 8000a7c:	e6fd      	b.n	800087a <__udivmoddi4+0xd2>
 8000a7e:	443b      	add	r3, r7
 8000a80:	3a02      	subs	r2, #2
 8000a82:	e733      	b.n	80008ec <__udivmoddi4+0x144>
 8000a84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000a88:	443b      	add	r3, r7
 8000a8a:	e71c      	b.n	80008c6 <__udivmoddi4+0x11e>
 8000a8c:	4649      	mov	r1, r9
 8000a8e:	e79c      	b.n	80009ca <__udivmoddi4+0x222>
 8000a90:	eba1 0109 	sub.w	r1, r1, r9
 8000a94:	46c4      	mov	ip, r8
 8000a96:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a9a:	fb09 f804 	mul.w	r8, r9, r4
 8000a9e:	e7c4      	b.n	8000a2a <__udivmoddi4+0x282>

08000aa0 <__aeabi_idiv0>:
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop

08000aa4 <calculate_pec>:
} pec_register_t;

// Calcola il PEC per un array di dati


uint16_t calculate_pec(uint8_t *data, uint8_t len) {
 8000aa4:	b480      	push	{r7}
 8000aa6:	b085      	sub	sp, #20
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
 8000aac:	460b      	mov	r3, r1
 8000aae:	70fb      	strb	r3, [r7, #3]
    uint16_t pec = 0x0010; // Valore iniziale
 8000ab0:	2310      	movs	r3, #16
 8000ab2:	81fb      	strh	r3, [r7, #14]

    for (uint8_t i = 0; i < len; i++) {
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	737b      	strb	r3, [r7, #13]
 8000ab8:	e056      	b.n	8000b68 <calculate_pec+0xc4>
        uint8_t byte = data[i];
 8000aba:	7b7b      	ldrb	r3, [r7, #13]
 8000abc:	687a      	ldr	r2, [r7, #4]
 8000abe:	4413      	add	r3, r2
 8000ac0:	781b      	ldrb	r3, [r3, #0]
 8000ac2:	733b      	strb	r3, [r7, #12]

        for (uint8_t bit = 0; bit < 8; bit++) {
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	72fb      	strb	r3, [r7, #11]
 8000ac8:	e048      	b.n	8000b5c <calculate_pec+0xb8>
            uint8_t din = (byte >> 7) & 0x01;
 8000aca:	7b3b      	ldrb	r3, [r7, #12]
 8000acc:	09db      	lsrs	r3, r3, #7
 8000ace:	72bb      	strb	r3, [r7, #10]
            byte <<= 1;
 8000ad0:	7b3b      	ldrb	r3, [r7, #12]
 8000ad2:	005b      	lsls	r3, r3, #1
 8000ad4:	733b      	strb	r3, [r7, #12]

            uint8_t in0 = din ^ ((pec >> 14) & 0x01);
 8000ad6:	89fb      	ldrh	r3, [r7, #14]
 8000ad8:	0b9b      	lsrs	r3, r3, #14
 8000ada:	b29b      	uxth	r3, r3
 8000adc:	b25b      	sxtb	r3, r3
 8000ade:	f003 0301 	and.w	r3, r3, #1
 8000ae2:	b25a      	sxtb	r2, r3
 8000ae4:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8000ae8:	4053      	eors	r3, r2
 8000aea:	b25b      	sxtb	r3, r3
 8000aec:	727b      	strb	r3, [r7, #9]

            pec <<= 1;
 8000aee:	89fb      	ldrh	r3, [r7, #14]
 8000af0:	005b      	lsls	r3, r3, #1
 8000af2:	81fb      	strh	r3, [r7, #14]

            if (in0) pec ^= (1 << 0);
 8000af4:	7a7b      	ldrb	r3, [r7, #9]
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d003      	beq.n	8000b02 <calculate_pec+0x5e>
 8000afa:	89fb      	ldrh	r3, [r7, #14]
 8000afc:	f083 0301 	eor.w	r3, r3, #1
 8000b00:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 3);
 8000b02:	7a7b      	ldrb	r3, [r7, #9]
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d003      	beq.n	8000b10 <calculate_pec+0x6c>
 8000b08:	89fb      	ldrh	r3, [r7, #14]
 8000b0a:	f083 0308 	eor.w	r3, r3, #8
 8000b0e:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 4);
 8000b10:	7a7b      	ldrb	r3, [r7, #9]
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d003      	beq.n	8000b1e <calculate_pec+0x7a>
 8000b16:	89fb      	ldrh	r3, [r7, #14]
 8000b18:	f083 0310 	eor.w	r3, r3, #16
 8000b1c:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 7);
 8000b1e:	7a7b      	ldrb	r3, [r7, #9]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d003      	beq.n	8000b2c <calculate_pec+0x88>
 8000b24:	89fb      	ldrh	r3, [r7, #14]
 8000b26:	f083 0380 	eor.w	r3, r3, #128	@ 0x80
 8000b2a:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 8);
 8000b2c:	7a7b      	ldrb	r3, [r7, #9]
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d003      	beq.n	8000b3a <calculate_pec+0x96>
 8000b32:	89fb      	ldrh	r3, [r7, #14]
 8000b34:	f483 7380 	eor.w	r3, r3, #256	@ 0x100
 8000b38:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 10);
 8000b3a:	7a7b      	ldrb	r3, [r7, #9]
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d003      	beq.n	8000b48 <calculate_pec+0xa4>
 8000b40:	89fb      	ldrh	r3, [r7, #14]
 8000b42:	f483 6380 	eor.w	r3, r3, #1024	@ 0x400
 8000b46:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 14);
 8000b48:	7a7b      	ldrb	r3, [r7, #9]
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d003      	beq.n	8000b56 <calculate_pec+0xb2>
 8000b4e:	89fb      	ldrh	r3, [r7, #14]
 8000b50:	f483 4380 	eor.w	r3, r3, #16384	@ 0x4000
 8000b54:	81fb      	strh	r3, [r7, #14]
        for (uint8_t bit = 0; bit < 8; bit++) {
 8000b56:	7afb      	ldrb	r3, [r7, #11]
 8000b58:	3301      	adds	r3, #1
 8000b5a:	72fb      	strb	r3, [r7, #11]
 8000b5c:	7afb      	ldrb	r3, [r7, #11]
 8000b5e:	2b07      	cmp	r3, #7
 8000b60:	d9b3      	bls.n	8000aca <calculate_pec+0x26>
    for (uint8_t i = 0; i < len; i++) {
 8000b62:	7b7b      	ldrb	r3, [r7, #13]
 8000b64:	3301      	adds	r3, #1
 8000b66:	737b      	strb	r3, [r7, #13]
 8000b68:	7b7a      	ldrb	r2, [r7, #13]
 8000b6a:	78fb      	ldrb	r3, [r7, #3]
 8000b6c:	429a      	cmp	r2, r3
 8000b6e:	d3a4      	bcc.n	8000aba <calculate_pec+0x16>
        }
    }

    return (pec & 0x7FFF) << 1;
 8000b70:	89fb      	ldrh	r3, [r7, #14]
 8000b72:	005b      	lsls	r3, r3, #1
 8000b74:	b29b      	uxth	r3, r3
}
 8000b76:	4618      	mov	r0, r3
 8000b78:	3714      	adds	r7, #20
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b80:	4770      	bx	lr

08000b82 <verify_pec>:

uint8_t verify_pec(uint8_t *data, uint8_t len, uint16_t received_pec) {
 8000b82:	b580      	push	{r7, lr}
 8000b84:	b084      	sub	sp, #16
 8000b86:	af00      	add	r7, sp, #0
 8000b88:	6078      	str	r0, [r7, #4]
 8000b8a:	460b      	mov	r3, r1
 8000b8c:	70fb      	strb	r3, [r7, #3]
 8000b8e:	4613      	mov	r3, r2
 8000b90:	803b      	strh	r3, [r7, #0]
    uint16_t calculated_pec = calculate_pec(data, len);
 8000b92:	78fb      	ldrb	r3, [r7, #3]
 8000b94:	4619      	mov	r1, r3
 8000b96:	6878      	ldr	r0, [r7, #4]
 8000b98:	f7ff ff84 	bl	8000aa4 <calculate_pec>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	81fb      	strh	r3, [r7, #14]
    return (calculated_pec == received_pec);
 8000ba0:	89fa      	ldrh	r2, [r7, #14]
 8000ba2:	883b      	ldrh	r3, [r7, #0]
 8000ba4:	429a      	cmp	r2, r3
 8000ba6:	bf0c      	ite	eq
 8000ba8:	2301      	moveq	r3, #1
 8000baa:	2300      	movne	r3, #0
 8000bac:	b2db      	uxtb	r3, r3
}
 8000bae:	4618      	mov	r0, r3
 8000bb0:	3710      	adds	r7, #16
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}

08000bb6 <LTC6811_adcv>:
uint16_t LTC6811_adcv(
  uint8_t MD, //ADC Mode
  uint8_t DCP, //Discharge Permit
  uint8_t CH //Cell Channels to be measured
  )
{
 8000bb6:	b480      	push	{r7}
 8000bb8:	b085      	sub	sp, #20
 8000bba:	af00      	add	r7, sp, #0
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	71fb      	strb	r3, [r7, #7]
 8000bc0:	460b      	mov	r3, r1
 8000bc2:	71bb      	strb	r3, [r7, #6]
 8000bc4:	4613      	mov	r3, r2
 8000bc6:	717b      	strb	r3, [r7, #5]
	uint16_t cmd = (1<<9) + (MD<<7) + 0x60 + (DCP<<4) + CH;
 8000bc8:	79fb      	ldrb	r3, [r7, #7]
 8000bca:	b29b      	uxth	r3, r3
 8000bcc:	01db      	lsls	r3, r3, #7
 8000bce:	b29a      	uxth	r2, r3
 8000bd0:	79bb      	ldrb	r3, [r7, #6]
 8000bd2:	b29b      	uxth	r3, r3
 8000bd4:	011b      	lsls	r3, r3, #4
 8000bd6:	b29b      	uxth	r3, r3
 8000bd8:	4413      	add	r3, r2
 8000bda:	b29a      	uxth	r2, r3
 8000bdc:	797b      	ldrb	r3, [r7, #5]
 8000bde:	b29b      	uxth	r3, r3
 8000be0:	4413      	add	r3, r2
 8000be2:	b29b      	uxth	r3, r3
 8000be4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8000be8:	81fb      	strh	r3, [r7, #14]
	return cmd;
 8000bea:	89fb      	ldrh	r3, [r7, #14]
}
 8000bec:	4618      	mov	r0, r3
 8000bee:	3714      	adds	r7, #20
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf6:	4770      	bx	lr

08000bf8 <LTC6811_adax>:
//Creo il comando per ADC voltage
uint16_t LTC6811_adax(
  uint8_t MD, //ADC Mode
  uint8_t CHG //GPIO Channels to be measured
  )
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	b085      	sub	sp, #20
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	4603      	mov	r3, r0
 8000c00:	460a      	mov	r2, r1
 8000c02:	71fb      	strb	r3, [r7, #7]
 8000c04:	4613      	mov	r3, r2
 8000c06:	71bb      	strb	r3, [r7, #6]
	uint16_t cmd = (1<<10) + (MD<<7) + 0x60 + CHG;
 8000c08:	79fb      	ldrb	r3, [r7, #7]
 8000c0a:	b29b      	uxth	r3, r3
 8000c0c:	01db      	lsls	r3, r3, #7
 8000c0e:	b29a      	uxth	r2, r3
 8000c10:	79bb      	ldrb	r3, [r7, #6]
 8000c12:	b29b      	uxth	r3, r3
 8000c14:	4413      	add	r3, r2
 8000c16:	b29b      	uxth	r3, r3
 8000c18:	f503 638c 	add.w	r3, r3, #1120	@ 0x460
 8000c1c:	81fb      	strh	r3, [r7, #14]
	return cmd;
 8000c1e:	89fb      	ldrh	r3, [r7, #14]
}
 8000c20:	4618      	mov	r0, r3
 8000c22:	3714      	adds	r7, #20
 8000c24:	46bd      	mov	sp, r7
 8000c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2a:	4770      	bx	lr

08000c2c <ltc6811_send_command>:

//Funzioni di invio dati
// Invia comando all'LTC6811
HAL_StatusTypeDef ltc6811_send_command(uint16_t command)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b084      	sub	sp, #16
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	4603      	mov	r3, r0
 8000c34:	80fb      	strh	r3, [r7, #6]
	uint8_t tx_data[4];
   // uint8_t rx_data[4];

    // Prepara comando + PEC
    tx_data[0] = (command >> 8) & 0xFF; // CMD0
 8000c36:	88fb      	ldrh	r3, [r7, #6]
 8000c38:	0a1b      	lsrs	r3, r3, #8
 8000c3a:	b29b      	uxth	r3, r3
 8000c3c:	b2db      	uxtb	r3, r3
 8000c3e:	723b      	strb	r3, [r7, #8]
    tx_data[1] = command & 0xFF;        // CMD1
 8000c40:	88fb      	ldrh	r3, [r7, #6]
 8000c42:	b2db      	uxtb	r3, r3
 8000c44:	727b      	strb	r3, [r7, #9]

    uint16_t pec = calculate_pec(tx_data, 2);
 8000c46:	f107 0308 	add.w	r3, r7, #8
 8000c4a:	2102      	movs	r1, #2
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	f7ff ff29 	bl	8000aa4 <calculate_pec>
 8000c52:	4603      	mov	r3, r0
 8000c54:	81fb      	strh	r3, [r7, #14]
    tx_data[2] = (pec >> 8) & 0xFF;     // PEC0
 8000c56:	89fb      	ldrh	r3, [r7, #14]
 8000c58:	0a1b      	lsrs	r3, r3, #8
 8000c5a:	b29b      	uxth	r3, r3
 8000c5c:	b2db      	uxtb	r3, r3
 8000c5e:	72bb      	strb	r3, [r7, #10]
    tx_data[3] = pec & 0xFF;            // PEC1
 8000c60:	89fb      	ldrh	r3, [r7, #14]
 8000c62:	b2db      	uxtb	r3, r3
 8000c64:	72fb      	strb	r3, [r7, #11]

    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8000c66:	2200      	movs	r2, #0
 8000c68:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000c6c:	480b      	ldr	r0, [pc, #44]	@ (8000c9c <ltc6811_send_command+0x70>)
 8000c6e:	f002 facd 	bl	800320c <HAL_GPIO_WritePin>
    HAL_StatusTypeDef status = HAL_SPI_Transmit(&hspi3, tx_data, 4, HAL_MAX_DELAY);
 8000c72:	f107 0108 	add.w	r1, r7, #8
 8000c76:	f04f 33ff 	mov.w	r3, #4294967295
 8000c7a:	2204      	movs	r2, #4
 8000c7c:	4808      	ldr	r0, [pc, #32]	@ (8000ca0 <ltc6811_send_command+0x74>)
 8000c7e:	f005 fa91 	bl	80061a4 <HAL_SPI_Transmit>
 8000c82:	4603      	mov	r3, r0
 8000c84:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8000c86:	2201      	movs	r2, #1
 8000c88:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000c8c:	4803      	ldr	r0, [pc, #12]	@ (8000c9c <ltc6811_send_command+0x70>)
 8000c8e:	f002 fabd 	bl	800320c <HAL_GPIO_WritePin>

    return status;
 8000c92:	7b7b      	ldrb	r3, [r7, #13]
}
 8000c94:	4618      	mov	r0, r3
 8000c96:	3710      	adds	r7, #16
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bd80      	pop	{r7, pc}
 8000c9c:	58020c00 	.word	0x58020c00
 8000ca0:	2400068c 	.word	0x2400068c

08000ca4 <ltc6811_write_data>:

// Scrive dati all'LTC6811 (per comandi WRCFGA, WRPWM, etc.)
HAL_StatusTypeDef ltc6811_write_data(uint16_t command, uint8_t *data, uint8_t data_len)
{
 8000ca4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000ca8:	b091      	sub	sp, #68	@ 0x44
 8000caa:	af00      	add	r7, sp, #0
 8000cac:	4603      	mov	r3, r0
 8000cae:	60b9      	str	r1, [r7, #8]
 8000cb0:	81fb      	strh	r3, [r7, #14]
 8000cb2:	4613      	mov	r3, r2
 8000cb4:	737b      	strb	r3, [r7, #13]
 8000cb6:	466b      	mov	r3, sp
 8000cb8:	461e      	mov	r6, r3
	uint8_t tx_data[4];

// Prepara comando + PEC
    tx_data[0] = (command >> 8) & 0xFF; // CMD0
 8000cba:	89fb      	ldrh	r3, [r7, #14]
 8000cbc:	0a1b      	lsrs	r3, r3, #8
 8000cbe:	b29b      	uxth	r3, r3
 8000cc0:	b2db      	uxtb	r3, r3
 8000cc2:	753b      	strb	r3, [r7, #20]
    tx_data[1] = command & 0xFF;        // CMD1
 8000cc4:	89fb      	ldrh	r3, [r7, #14]
 8000cc6:	b2db      	uxtb	r3, r3
 8000cc8:	757b      	strb	r3, [r7, #21]

	uint16_t pec = calculate_pec(tx_data, 2);
 8000cca:	f107 0314 	add.w	r3, r7, #20
 8000cce:	2102      	movs	r1, #2
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f7ff fee7 	bl	8000aa4 <calculate_pec>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	867b      	strh	r3, [r7, #50]	@ 0x32
    tx_data[2] = (pec >> 8) & 0xFF;     // PEC0
 8000cda:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8000cdc:	0a1b      	lsrs	r3, r3, #8
 8000cde:	b29b      	uxth	r3, r3
 8000ce0:	b2db      	uxtb	r3, r3
 8000ce2:	75bb      	strb	r3, [r7, #22]
    tx_data[3] = pec & 0xFF;            // PEC1
 8000ce4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8000ce6:	b2db      	uxtb	r3, r3
 8000ce8:	75fb      	strb	r3, [r7, #23]

    uint8_t tx_buffer[data_len + 2];
 8000cea:	7b7b      	ldrb	r3, [r7, #13]
 8000cec:	1c99      	adds	r1, r3, #2
 8000cee:	1e4b      	subs	r3, r1, #1
 8000cf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000cf2:	460a      	mov	r2, r1
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	603a      	str	r2, [r7, #0]
 8000cf8:	607b      	str	r3, [r7, #4]
 8000cfa:	f04f 0200 	mov.w	r2, #0
 8000cfe:	f04f 0300 	mov.w	r3, #0
 8000d02:	6878      	ldr	r0, [r7, #4]
 8000d04:	00c3      	lsls	r3, r0, #3
 8000d06:	6838      	ldr	r0, [r7, #0]
 8000d08:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8000d0c:	6838      	ldr	r0, [r7, #0]
 8000d0e:	00c2      	lsls	r2, r0, #3
 8000d10:	460a      	mov	r2, r1
 8000d12:	2300      	movs	r3, #0
 8000d14:	4692      	mov	sl, r2
 8000d16:	469b      	mov	fp, r3
 8000d18:	f04f 0200 	mov.w	r2, #0
 8000d1c:	f04f 0300 	mov.w	r3, #0
 8000d20:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8000d24:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8000d28:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8000d2c:	460b      	mov	r3, r1
 8000d2e:	3307      	adds	r3, #7
 8000d30:	08db      	lsrs	r3, r3, #3
 8000d32:	00db      	lsls	r3, r3, #3
 8000d34:	ebad 0d03 	sub.w	sp, sp, r3
 8000d38:	466b      	mov	r3, sp
 8000d3a:	3300      	adds	r3, #0
 8000d3c:	62bb      	str	r3, [r7, #40]	@ 0x28

    // Copia dati
    for (int i = 0; i < data_len; i++) {
 8000d3e:	2300      	movs	r3, #0
 8000d40:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000d42:	e00b      	b.n	8000d5c <ltc6811_write_data+0xb8>
        tx_buffer[i] = data[i];
 8000d44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000d46:	68ba      	ldr	r2, [r7, #8]
 8000d48:	4413      	add	r3, r2
 8000d4a:	7819      	ldrb	r1, [r3, #0]
 8000d4c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000d4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000d50:	4413      	add	r3, r2
 8000d52:	460a      	mov	r2, r1
 8000d54:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < data_len; i++) {
 8000d56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000d58:	3301      	adds	r3, #1
 8000d5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000d5c:	7b7b      	ldrb	r3, [r7, #13]
 8000d5e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000d60:	429a      	cmp	r2, r3
 8000d62:	dbef      	blt.n	8000d44 <ltc6811_write_data+0xa0>
    }

    // Calcola e aggiungi PEC
    uint16_t pec1 = calculate_pec(data, data_len);
 8000d64:	7b7b      	ldrb	r3, [r7, #13]
 8000d66:	4619      	mov	r1, r3
 8000d68:	68b8      	ldr	r0, [r7, #8]
 8000d6a:	f7ff fe9b 	bl	8000aa4 <calculate_pec>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	84fb      	strh	r3, [r7, #38]	@ 0x26
    tx_buffer[data_len] = (pec1 >> 8) & 0xFF;
 8000d72:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000d74:	0a1b      	lsrs	r3, r3, #8
 8000d76:	b29a      	uxth	r2, r3
 8000d78:	7b7b      	ldrb	r3, [r7, #13]
 8000d7a:	b2d1      	uxtb	r1, r2
 8000d7c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000d7e:	54d1      	strb	r1, [r2, r3]
    tx_buffer[data_len + 1] = pec1 & 0xFF;
 8000d80:	7b7b      	ldrb	r3, [r7, #13]
 8000d82:	3301      	adds	r3, #1
 8000d84:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8000d86:	b2d1      	uxtb	r1, r2
 8000d88:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000d8a:	54d1      	strb	r1, [r2, r3]

    uint8_t tx_send[data_len + 6];
 8000d8c:	7b7b      	ldrb	r3, [r7, #13]
 8000d8e:	1d99      	adds	r1, r3, #6
 8000d90:	1e4b      	subs	r3, r1, #1
 8000d92:	623b      	str	r3, [r7, #32]
 8000d94:	460a      	mov	r2, r1
 8000d96:	2300      	movs	r3, #0
 8000d98:	4690      	mov	r8, r2
 8000d9a:	4699      	mov	r9, r3
 8000d9c:	f04f 0200 	mov.w	r2, #0
 8000da0:	f04f 0300 	mov.w	r3, #0
 8000da4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000da8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000dac:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000db0:	460a      	mov	r2, r1
 8000db2:	2300      	movs	r3, #0
 8000db4:	4614      	mov	r4, r2
 8000db6:	461d      	mov	r5, r3
 8000db8:	f04f 0200 	mov.w	r2, #0
 8000dbc:	f04f 0300 	mov.w	r3, #0
 8000dc0:	00eb      	lsls	r3, r5, #3
 8000dc2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000dc6:	00e2      	lsls	r2, r4, #3
 8000dc8:	460b      	mov	r3, r1
 8000dca:	3307      	adds	r3, #7
 8000dcc:	08db      	lsrs	r3, r3, #3
 8000dce:	00db      	lsls	r3, r3, #3
 8000dd0:	ebad 0d03 	sub.w	sp, sp, r3
 8000dd4:	466b      	mov	r3, sp
 8000dd6:	3300      	adds	r3, #0
 8000dd8:	61fb      	str	r3, [r7, #28]
    for (int i = 0; i < 4; i++) {
 8000dda:	2300      	movs	r3, #0
 8000ddc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000dde:	e00c      	b.n	8000dfa <ltc6811_write_data+0x156>
        tx_send[i] = tx_data[i];
 8000de0:	f107 0214 	add.w	r2, r7, #20
 8000de4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000de6:	4413      	add	r3, r2
 8000de8:	7819      	ldrb	r1, [r3, #0]
 8000dea:	69fa      	ldr	r2, [r7, #28]
 8000dec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000dee:	4413      	add	r3, r2
 8000df0:	460a      	mov	r2, r1
 8000df2:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 4; i++) {
 8000df4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000df6:	3301      	adds	r3, #1
 8000df8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000dfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000dfc:	2b03      	cmp	r3, #3
 8000dfe:	ddef      	ble.n	8000de0 <ltc6811_write_data+0x13c>
    }
    for (int i = 0; i < data_len+2; i++) {
 8000e00:	2300      	movs	r3, #0
 8000e02:	637b      	str	r3, [r7, #52]	@ 0x34
 8000e04:	e00a      	b.n	8000e1c <ltc6811_write_data+0x178>
        tx_send[4+i] = tx_buffer[i];
 8000e06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000e08:	3304      	adds	r3, #4
 8000e0a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8000e0c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000e0e:	440a      	add	r2, r1
 8000e10:	7811      	ldrb	r1, [r2, #0]
 8000e12:	69fa      	ldr	r2, [r7, #28]
 8000e14:	54d1      	strb	r1, [r2, r3]
    for (int i = 0; i < data_len+2; i++) {
 8000e16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000e18:	3301      	adds	r3, #1
 8000e1a:	637b      	str	r3, [r7, #52]	@ 0x34
 8000e1c:	7b7b      	ldrb	r3, [r7, #13]
 8000e1e:	3301      	adds	r3, #1
 8000e20:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000e22:	429a      	cmp	r2, r3
 8000e24:	ddef      	ble.n	8000e06 <ltc6811_write_data+0x162>
    }

    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8000e26:	2200      	movs	r2, #0
 8000e28:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e2c:	480d      	ldr	r0, [pc, #52]	@ (8000e64 <ltc6811_write_data+0x1c0>)
 8000e2e:	f002 f9ed 	bl	800320c <HAL_GPIO_WritePin>
    HAL_StatusTypeDef status = HAL_SPI_Transmit(&hspi3, tx_send, data_len + 6, HAL_MAX_DELAY);
 8000e32:	7b7b      	ldrb	r3, [r7, #13]
 8000e34:	b29b      	uxth	r3, r3
 8000e36:	3306      	adds	r3, #6
 8000e38:	b29a      	uxth	r2, r3
 8000e3a:	f04f 33ff 	mov.w	r3, #4294967295
 8000e3e:	69f9      	ldr	r1, [r7, #28]
 8000e40:	4809      	ldr	r0, [pc, #36]	@ (8000e68 <ltc6811_write_data+0x1c4>)
 8000e42:	f005 f9af 	bl	80061a4 <HAL_SPI_Transmit>
 8000e46:	4603      	mov	r3, r0
 8000e48:	76fb      	strb	r3, [r7, #27]
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8000e4a:	2201      	movs	r2, #1
 8000e4c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e50:	4804      	ldr	r0, [pc, #16]	@ (8000e64 <ltc6811_write_data+0x1c0>)
 8000e52:	f002 f9db 	bl	800320c <HAL_GPIO_WritePin>

    return status;
 8000e56:	7efb      	ldrb	r3, [r7, #27]
 8000e58:	46b5      	mov	sp, r6
}
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	3744      	adds	r7, #68	@ 0x44
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000e64:	58020c00 	.word	0x58020c00
 8000e68:	2400068c 	.word	0x2400068c

08000e6c <ltc6811_read_data>:

// Legge dati dall'LTC6811 (per comandi RDCFGA, RDCVA, etc.)
HAL_StatusTypeDef ltc6811_read_data(uint16_t command, uint8_t *rx_data, uint8_t data_len)
{
 8000e6c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000e70:	b089      	sub	sp, #36	@ 0x24
 8000e72:	af00      	add	r7, sp, #0
 8000e74:	4603      	mov	r3, r0
 8000e76:	6039      	str	r1, [r7, #0]
 8000e78:	80fb      	strh	r3, [r7, #6]
 8000e7a:	4613      	mov	r3, r2
 8000e7c:	717b      	strb	r3, [r7, #5]
 8000e7e:	466b      	mov	r3, sp
 8000e80:	461e      	mov	r6, r3
	uint8_t tx_data[4];

	// Prepara comando + PEC
	tx_data[0] = (command >> 8) & 0xFF; // CMD0
 8000e82:	88fb      	ldrh	r3, [r7, #6]
 8000e84:	0a1b      	lsrs	r3, r3, #8
 8000e86:	b29b      	uxth	r3, r3
 8000e88:	b2db      	uxtb	r3, r3
 8000e8a:	723b      	strb	r3, [r7, #8]
	tx_data[1] = command & 0xFF;        // CMD1
 8000e8c:	88fb      	ldrh	r3, [r7, #6]
 8000e8e:	b2db      	uxtb	r3, r3
 8000e90:	727b      	strb	r3, [r7, #9]

	uint16_t pec = calculate_pec(tx_data, 2);
 8000e92:	f107 0308 	add.w	r3, r7, #8
 8000e96:	2102      	movs	r1, #2
 8000e98:	4618      	mov	r0, r3
 8000e9a:	f7ff fe03 	bl	8000aa4 <calculate_pec>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	837b      	strh	r3, [r7, #26]
	tx_data[2] = (pec >> 8) & 0xFF;     // PEC0
 8000ea2:	8b7b      	ldrh	r3, [r7, #26]
 8000ea4:	0a1b      	lsrs	r3, r3, #8
 8000ea6:	b29b      	uxth	r3, r3
 8000ea8:	b2db      	uxtb	r3, r3
 8000eaa:	72bb      	strb	r3, [r7, #10]
	tx_data[3] = pec & 0xFF;            // PEC1
 8000eac:	8b7b      	ldrh	r3, [r7, #26]
 8000eae:	b2db      	uxtb	r3, r3
 8000eb0:	72fb      	strb	r3, [r7, #11]

    uint8_t rx_buffer[data_len + 2];
 8000eb2:	797b      	ldrb	r3, [r7, #5]
 8000eb4:	1c99      	adds	r1, r3, #2
 8000eb6:	1e4b      	subs	r3, r1, #1
 8000eb8:	617b      	str	r3, [r7, #20]
 8000eba:	460a      	mov	r2, r1
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	4690      	mov	r8, r2
 8000ec0:	4699      	mov	r9, r3
 8000ec2:	f04f 0200 	mov.w	r2, #0
 8000ec6:	f04f 0300 	mov.w	r3, #0
 8000eca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000ece:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000ed2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000ed6:	460a      	mov	r2, r1
 8000ed8:	2300      	movs	r3, #0
 8000eda:	4614      	mov	r4, r2
 8000edc:	461d      	mov	r5, r3
 8000ede:	f04f 0200 	mov.w	r2, #0
 8000ee2:	f04f 0300 	mov.w	r3, #0
 8000ee6:	00eb      	lsls	r3, r5, #3
 8000ee8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000eec:	00e2      	lsls	r2, r4, #3
 8000eee:	460b      	mov	r3, r1
 8000ef0:	3307      	adds	r3, #7
 8000ef2:	08db      	lsrs	r3, r3, #3
 8000ef4:	00db      	lsls	r3, r3, #3
 8000ef6:	ebad 0d03 	sub.w	sp, sp, r3
 8000efa:	466b      	mov	r3, sp
 8000efc:	3300      	adds	r3, #0
 8000efe:	613b      	str	r3, [r7, #16]


    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8000f00:	2200      	movs	r2, #0
 8000f02:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f06:	4829      	ldr	r0, [pc, #164]	@ (8000fac <ltc6811_read_data+0x140>)
 8000f08:	f002 f980 	bl	800320c <HAL_GPIO_WritePin>
    HAL_StatusTypeDef status1 = HAL_SPI_Transmit(&hspi3, tx_data, 4, 10);
 8000f0c:	f107 0108 	add.w	r1, r7, #8
 8000f10:	230a      	movs	r3, #10
 8000f12:	2204      	movs	r2, #4
 8000f14:	4826      	ldr	r0, [pc, #152]	@ (8000fb0 <ltc6811_read_data+0x144>)
 8000f16:	f005 f945 	bl	80061a4 <HAL_SPI_Transmit>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	73fb      	strb	r3, [r7, #15]
    HAL_StatusTypeDef status = HAL_SPI_Receive(&hspi3, rx_buffer, data_len+2, HAL_MAX_DELAY);
 8000f1e:	797b      	ldrb	r3, [r7, #5]
 8000f20:	b29b      	uxth	r3, r3
 8000f22:	3302      	adds	r3, #2
 8000f24:	b29a      	uxth	r2, r3
 8000f26:	f04f 33ff 	mov.w	r3, #4294967295
 8000f2a:	6939      	ldr	r1, [r7, #16]
 8000f2c:	4820      	ldr	r0, [pc, #128]	@ (8000fb0 <ltc6811_read_data+0x144>)
 8000f2e:	f005 fb27 	bl	8006580 <HAL_SPI_Receive>
 8000f32:	4603      	mov	r3, r0
 8000f34:	73bb      	strb	r3, [r7, #14]
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8000f36:	2201      	movs	r2, #1
 8000f38:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f3c:	481b      	ldr	r0, [pc, #108]	@ (8000fac <ltc6811_read_data+0x140>)
 8000f3e:	f002 f965 	bl	800320c <HAL_GPIO_WritePin>

    if (status == HAL_OK) {
 8000f42:	7bbb      	ldrb	r3, [r7, #14]
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d12a      	bne.n	8000f9e <ltc6811_read_data+0x132>
        // Copia dati (escludi PEC)
        for (int i = 0; i < data_len; i++) {
 8000f48:	2300      	movs	r3, #0
 8000f4a:	61fb      	str	r3, [r7, #28]
 8000f4c:	e00a      	b.n	8000f64 <ltc6811_read_data+0xf8>
            rx_data[i] = rx_buffer[i];
 8000f4e:	69fb      	ldr	r3, [r7, #28]
 8000f50:	683a      	ldr	r2, [r7, #0]
 8000f52:	4413      	add	r3, r2
 8000f54:	6939      	ldr	r1, [r7, #16]
 8000f56:	69fa      	ldr	r2, [r7, #28]
 8000f58:	440a      	add	r2, r1
 8000f5a:	7812      	ldrb	r2, [r2, #0]
 8000f5c:	701a      	strb	r2, [r3, #0]
        for (int i = 0; i < data_len; i++) {
 8000f5e:	69fb      	ldr	r3, [r7, #28]
 8000f60:	3301      	adds	r3, #1
 8000f62:	61fb      	str	r3, [r7, #28]
 8000f64:	797b      	ldrb	r3, [r7, #5]
 8000f66:	69fa      	ldr	r2, [r7, #28]
 8000f68:	429a      	cmp	r2, r3
 8000f6a:	dbf0      	blt.n	8000f4e <ltc6811_read_data+0xe2>
        }

        // Verifica PEC
        uint16_t received_pec = (rx_buffer[data_len] << 8) | rx_buffer[data_len + 1];
 8000f6c:	797b      	ldrb	r3, [r7, #5]
 8000f6e:	693a      	ldr	r2, [r7, #16]
 8000f70:	5cd3      	ldrb	r3, [r2, r3]
 8000f72:	b21b      	sxth	r3, r3
 8000f74:	021b      	lsls	r3, r3, #8
 8000f76:	b21a      	sxth	r2, r3
 8000f78:	797b      	ldrb	r3, [r7, #5]
 8000f7a:	3301      	adds	r3, #1
 8000f7c:	6939      	ldr	r1, [r7, #16]
 8000f7e:	5ccb      	ldrb	r3, [r1, r3]
 8000f80:	b21b      	sxth	r3, r3
 8000f82:	4313      	orrs	r3, r2
 8000f84:	b21b      	sxth	r3, r3
 8000f86:	81bb      	strh	r3, [r7, #12]
        if (!verify_pec(rx_data, data_len, received_pec)) {
 8000f88:	89ba      	ldrh	r2, [r7, #12]
 8000f8a:	797b      	ldrb	r3, [r7, #5]
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	6838      	ldr	r0, [r7, #0]
 8000f90:	f7ff fdf7 	bl	8000b82 <verify_pec>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d101      	bne.n	8000f9e <ltc6811_read_data+0x132>
            return HAL_ERROR;
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	e000      	b.n	8000fa0 <ltc6811_read_data+0x134>
        }
    }

    return status;
 8000f9e:	7bbb      	ldrb	r3, [r7, #14]
 8000fa0:	46b5      	mov	sp, r6
}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	3724      	adds	r7, #36	@ 0x24
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000fac:	58020c00 	.word	0x58020c00
 8000fb0:	2400068c 	.word	0x2400068c

08000fb4 <ltc6811_set_config>:
		uint16_t uv,
		uint16_t ov,
		bool dcc[12],
		bool dcto[4]
		)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b087      	sub	sp, #28
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
 8000fbc:	4608      	mov	r0, r1
 8000fbe:	4611      	mov	r1, r2
 8000fc0:	461a      	mov	r2, r3
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	70fb      	strb	r3, [r7, #3]
 8000fc6:	460b      	mov	r3, r1
 8000fc8:	70bb      	strb	r3, [r7, #2]
 8000fca:	4613      	mov	r3, r2
 8000fcc:	707b      	strb	r3, [r7, #1]

    configuration_data[0]= (refon<<2)+(dten<<1)+adcopt;
 8000fce:	78fb      	ldrb	r3, [r7, #3]
 8000fd0:	009b      	lsls	r3, r3, #2
 8000fd2:	b2da      	uxtb	r2, r3
 8000fd4:	78bb      	ldrb	r3, [r7, #2]
 8000fd6:	005b      	lsls	r3, r3, #1
 8000fd8:	b2db      	uxtb	r3, r3
 8000fda:	4413      	add	r3, r2
 8000fdc:	b2da      	uxtb	r2, r3
 8000fde:	787b      	ldrb	r3, [r7, #1]
 8000fe0:	4413      	add	r3, r2
 8000fe2:	b2da      	uxtb	r2, r3
 8000fe4:	4b41      	ldr	r3, [pc, #260]	@ (80010ec <ltc6811_set_config+0x138>)
 8000fe6:	701a      	strb	r2, [r3, #0]
    // CFGR0: GPIO pull-down OFF, REFON=0, ADCOPT=0
    for(int i=0; i<5; i++)
 8000fe8:	2300      	movs	r3, #0
 8000fea:	617b      	str	r3, [r7, #20]
 8000fec:	e012      	b.n	8001014 <ltc6811_set_config+0x60>
    {
    	configuration_data[0] += (gpio[i]<<(i+3));
 8000fee:	4b3f      	ldr	r3, [pc, #252]	@ (80010ec <ltc6811_set_config+0x138>)
 8000ff0:	781a      	ldrb	r2, [r3, #0]
 8000ff2:	697b      	ldr	r3, [r7, #20]
 8000ff4:	6879      	ldr	r1, [r7, #4]
 8000ff6:	440b      	add	r3, r1
 8000ff8:	781b      	ldrb	r3, [r3, #0]
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	697b      	ldr	r3, [r7, #20]
 8000ffe:	3303      	adds	r3, #3
 8001000:	fa01 f303 	lsl.w	r3, r1, r3
 8001004:	b2db      	uxtb	r3, r3
 8001006:	4413      	add	r3, r2
 8001008:	b2da      	uxtb	r2, r3
 800100a:	4b38      	ldr	r3, [pc, #224]	@ (80010ec <ltc6811_set_config+0x138>)
 800100c:	701a      	strb	r2, [r3, #0]
    for(int i=0; i<5; i++)
 800100e:	697b      	ldr	r3, [r7, #20]
 8001010:	3301      	adds	r3, #1
 8001012:	617b      	str	r3, [r7, #20]
 8001014:	697b      	ldr	r3, [r7, #20]
 8001016:	2b04      	cmp	r3, #4
 8001018:	dde9      	ble.n	8000fee <ltc6811_set_config+0x3a>
    };
    //0xFC; // 0b11111100 - tutti GPIO pull-down OFF

    // CFGR1: Undervoltage threshold (esempio: 3.3V)
    uint16_t vuv = uv / 16; // 3300mV / (16 * 0.1mV)
 800101a:	8c3b      	ldrh	r3, [r7, #32]
 800101c:	091b      	lsrs	r3, r3, #4
 800101e:	817b      	strh	r3, [r7, #10]
    configuration_data[1] = vuv & 0xFF;
 8001020:	897b      	ldrh	r3, [r7, #10]
 8001022:	b2da      	uxtb	r2, r3
 8001024:	4b31      	ldr	r3, [pc, #196]	@ (80010ec <ltc6811_set_config+0x138>)
 8001026:	705a      	strb	r2, [r3, #1]

    // CFGR3: Overvoltage threshold (esempio: 4.2V)
    uint16_t vov = ov / 16; // 4200mV / (16 * 0.1mV)
 8001028:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800102a:	091b      	lsrs	r3, r3, #4
 800102c:	813b      	strh	r3, [r7, #8]
    configuration_data[2] = (vov << 4) | ((vuv >> 8) & 0x0F);
 800102e:	893b      	ldrh	r3, [r7, #8]
 8001030:	b25b      	sxtb	r3, r3
 8001032:	011b      	lsls	r3, r3, #4
 8001034:	b25a      	sxtb	r2, r3
 8001036:	897b      	ldrh	r3, [r7, #10]
 8001038:	0a1b      	lsrs	r3, r3, #8
 800103a:	b29b      	uxth	r3, r3
 800103c:	b25b      	sxtb	r3, r3
 800103e:	f003 030f 	and.w	r3, r3, #15
 8001042:	b25b      	sxtb	r3, r3
 8001044:	4313      	orrs	r3, r2
 8001046:	b25b      	sxtb	r3, r3
 8001048:	b2da      	uxtb	r2, r3
 800104a:	4b28      	ldr	r3, [pc, #160]	@ (80010ec <ltc6811_set_config+0x138>)
 800104c:	709a      	strb	r2, [r3, #2]
    configuration_data[3] = (vov >> 4) & 0xFF;
 800104e:	893b      	ldrh	r3, [r7, #8]
 8001050:	091b      	lsrs	r3, r3, #4
 8001052:	b29b      	uxth	r3, r3
 8001054:	b2da      	uxtb	r2, r3
 8001056:	4b25      	ldr	r3, [pc, #148]	@ (80010ec <ltc6811_set_config+0x138>)
 8001058:	70da      	strb	r2, [r3, #3]

    // CFGR4-CFGR5: Discharge control disabilitato
    for (int i=0; i<8; i++)
 800105a:	2300      	movs	r3, #0
 800105c:	613b      	str	r3, [r7, #16]
 800105e:	e011      	b.n	8001084 <ltc6811_set_config+0xd0>
        {
    	configuration_data[4] += dcc[i]<<i;
 8001060:	4b22      	ldr	r3, [pc, #136]	@ (80010ec <ltc6811_set_config+0x138>)
 8001062:	791a      	ldrb	r2, [r3, #4]
 8001064:	693b      	ldr	r3, [r7, #16]
 8001066:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001068:	440b      	add	r3, r1
 800106a:	781b      	ldrb	r3, [r3, #0]
 800106c:	4619      	mov	r1, r3
 800106e:	693b      	ldr	r3, [r7, #16]
 8001070:	fa01 f303 	lsl.w	r3, r1, r3
 8001074:	b2db      	uxtb	r3, r3
 8001076:	4413      	add	r3, r2
 8001078:	b2da      	uxtb	r2, r3
 800107a:	4b1c      	ldr	r3, [pc, #112]	@ (80010ec <ltc6811_set_config+0x138>)
 800107c:	711a      	strb	r2, [r3, #4]
    for (int i=0; i<8; i++)
 800107e:	693b      	ldr	r3, [r7, #16]
 8001080:	3301      	adds	r3, #1
 8001082:	613b      	str	r3, [r7, #16]
 8001084:	693b      	ldr	r3, [r7, #16]
 8001086:	2b07      	cmp	r3, #7
 8001088:	ddea      	ble.n	8001060 <ltc6811_set_config+0xac>
        };
    for (int i=0; i<4; i++)
 800108a:	2300      	movs	r3, #0
 800108c:	60fb      	str	r3, [r7, #12]
 800108e:	e022      	b.n	80010d6 <ltc6811_set_config+0x122>
        {
    	configuration_data[5] += (dcto[i]<<(i+4));
 8001090:	4b16      	ldr	r3, [pc, #88]	@ (80010ec <ltc6811_set_config+0x138>)
 8001092:	795a      	ldrb	r2, [r3, #5]
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001098:	440b      	add	r3, r1
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	4619      	mov	r1, r3
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	3304      	adds	r3, #4
 80010a2:	fa01 f303 	lsl.w	r3, r1, r3
 80010a6:	b2db      	uxtb	r3, r3
 80010a8:	4413      	add	r3, r2
 80010aa:	b2da      	uxtb	r2, r3
 80010ac:	4b0f      	ldr	r3, [pc, #60]	@ (80010ec <ltc6811_set_config+0x138>)
 80010ae:	715a      	strb	r2, [r3, #5]
    	configuration_data[5] += dcc[i+8]<<i;
 80010b0:	4b0e      	ldr	r3, [pc, #56]	@ (80010ec <ltc6811_set_config+0x138>)
 80010b2:	795a      	ldrb	r2, [r3, #5]
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	3308      	adds	r3, #8
 80010b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80010ba:	440b      	add	r3, r1
 80010bc:	781b      	ldrb	r3, [r3, #0]
 80010be:	4619      	mov	r1, r3
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	fa01 f303 	lsl.w	r3, r1, r3
 80010c6:	b2db      	uxtb	r3, r3
 80010c8:	4413      	add	r3, r2
 80010ca:	b2da      	uxtb	r2, r3
 80010cc:	4b07      	ldr	r3, [pc, #28]	@ (80010ec <ltc6811_set_config+0x138>)
 80010ce:	715a      	strb	r2, [r3, #5]
    for (int i=0; i<4; i++)
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	3301      	adds	r3, #1
 80010d4:	60fb      	str	r3, [r7, #12]
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	2b03      	cmp	r3, #3
 80010da:	ddd9      	ble.n	8001090 <ltc6811_set_config+0xdc>
        };

    return configuration_data;
 80010dc:	4b03      	ldr	r3, [pc, #12]	@ (80010ec <ltc6811_set_config+0x138>)
}
 80010de:	4618      	mov	r0, r3
 80010e0:	371c      	adds	r7, #28
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr
 80010ea:	bf00      	nop
 80010ec:	2400053c 	.word	0x2400053c

080010f0 <ltc6811_configure>:



// Configura LTC6811
HAL_StatusTypeDef ltc6811_configure(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b08c      	sub	sp, #48	@ 0x30
 80010f4:	af04      	add	r7, sp, #16

    // Invia comando WRCFGA
	bool gpio_default[5] = {1,1,1,1,1};
 80010f6:	4a16      	ldr	r2, [pc, #88]	@ (8001150 <ltc6811_configure+0x60>)
 80010f8:	f107 0314 	add.w	r3, r7, #20
 80010fc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001100:	6018      	str	r0, [r3, #0]
 8001102:	3304      	adds	r3, #4
 8001104:	7019      	strb	r1, [r3, #0]
	bool dcc_default[12] = {0};
 8001106:	f107 0308 	add.w	r3, r7, #8
 800110a:	2200      	movs	r2, #0
 800110c:	601a      	str	r2, [r3, #0]
 800110e:	605a      	str	r2, [r3, #4]
 8001110:	609a      	str	r2, [r3, #8]
	bool dcto_default[4] = {0};
 8001112:	2300      	movs	r3, #0
 8001114:	607b      	str	r3, [r7, #4]

	uint8_t* config_data=ltc6811_set_config(gpio_default, 0, 0, 0, UV_THRESHOLD, OV_THRESHOLD, dcc_default, dcto_default);
 8001116:	f107 0014 	add.w	r0, r7, #20
 800111a:	1d3b      	adds	r3, r7, #4
 800111c:	9303      	str	r3, [sp, #12]
 800111e:	f107 0308 	add.w	r3, r7, #8
 8001122:	9302      	str	r3, [sp, #8]
 8001124:	f24a 4310 	movw	r3, #42000	@ 0xa410
 8001128:	9301      	str	r3, [sp, #4]
 800112a:	f248 03e8 	movw	r3, #33000	@ 0x80e8
 800112e:	9300      	str	r3, [sp, #0]
 8001130:	2300      	movs	r3, #0
 8001132:	2200      	movs	r2, #0
 8001134:	2100      	movs	r1, #0
 8001136:	f7ff ff3d 	bl	8000fb4 <ltc6811_set_config>
 800113a:	61f8      	str	r0, [r7, #28]
    // Invia dati di configurazione
    return ltc6811_write_data(0x0001, config_data, 6);
 800113c:	2206      	movs	r2, #6
 800113e:	69f9      	ldr	r1, [r7, #28]
 8001140:	2001      	movs	r0, #1
 8001142:	f7ff fdaf 	bl	8000ca4 <ltc6811_write_data>
 8001146:	4603      	mov	r3, r0
}
 8001148:	4618      	mov	r0, r3
 800114a:	3720      	adds	r7, #32
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}
 8001150:	0800cde0 	.word	0x0800cde0

08001154 <ltc6811_read_cell_voltages>:

// Legge tensioni celle
	HAL_StatusTypeDef ltc6811_read_cell_voltages() {
 8001154:	b580      	push	{r7, lr}
 8001156:	b08c      	sub	sp, #48	@ 0x30
 8001158:	af00      	add	r7, sp, #0
    // Avvia conversione ADC creando prima il comando a seconda delle impostazioni volute
	uint16_t cmd= LTC6811_adcv(MD_7KHZ_3KHZ,DCP_DISABLED, CELL_CH_ALL);
 800115a:	2200      	movs	r2, #0
 800115c:	2100      	movs	r1, #0
 800115e:	2002      	movs	r0, #2
 8001160:	f7ff fd29 	bl	8000bb6 <LTC6811_adcv>
 8001164:	4603      	mov	r3, r0
 8001166:	857b      	strh	r3, [r7, #42]	@ 0x2a
    HAL_StatusTypeDef status = ltc6811_send_command(cmd); // ADCV - tutte le celle, 7kHz
 8001168:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800116a:	4618      	mov	r0, r3
 800116c:	f7ff fd5e 	bl	8000c2c <ltc6811_send_command>
 8001170:	4603      	mov	r3, r0
 8001172:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    if (status != HAL_OK) return status;
 8001176:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800117a:	2b00      	cmp	r3, #0
 800117c:	d002      	beq.n	8001184 <ltc6811_read_cell_voltages+0x30>
 800117e:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8001182:	e08d      	b.n	80012a0 <ltc6811_read_cell_voltages+0x14c>

    // Attendi fine conversione (290s)
    HAL_Delay(3); // 3ms per sicurezza
 8001184:	2003      	movs	r0, #3
 8001186:	f001 fd09 	bl	8002b9c <HAL_Delay>

    // Leggi tutti i gruppi di registri
    uint8_t cell_data[24]; // 12 celle  2 bytes

    // Leggi gruppo A (celle 1-3)
    status = ltc6811_read_data(RDCVA, &cell_data[0], 6);
 800118a:	463b      	mov	r3, r7
 800118c:	2206      	movs	r2, #6
 800118e:	4619      	mov	r1, r3
 8001190:	2004      	movs	r0, #4
 8001192:	f7ff fe6b 	bl	8000e6c <ltc6811_read_data>
 8001196:	4603      	mov	r3, r0
 8001198:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    if (status != HAL_OK) return status;
 800119c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d002      	beq.n	80011aa <ltc6811_read_cell_voltages+0x56>
 80011a4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80011a8:	e07a      	b.n	80012a0 <ltc6811_read_cell_voltages+0x14c>

    // Leggi gruppo B (celle 4-6)
    status = ltc6811_read_data(RDCVB, &cell_data[6], 6);
 80011aa:	463b      	mov	r3, r7
 80011ac:	3306      	adds	r3, #6
 80011ae:	2206      	movs	r2, #6
 80011b0:	4619      	mov	r1, r3
 80011b2:	2006      	movs	r0, #6
 80011b4:	f7ff fe5a 	bl	8000e6c <ltc6811_read_data>
 80011b8:	4603      	mov	r3, r0
 80011ba:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    if (status != HAL_OK) return status;
 80011be:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d002      	beq.n	80011cc <ltc6811_read_cell_voltages+0x78>
 80011c6:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80011ca:	e069      	b.n	80012a0 <ltc6811_read_cell_voltages+0x14c>

    // Leggi gruppo C (celle 7-9)
    status = ltc6811_read_data(RDCVC, &cell_data[12], 6);
 80011cc:	463b      	mov	r3, r7
 80011ce:	330c      	adds	r3, #12
 80011d0:	2206      	movs	r2, #6
 80011d2:	4619      	mov	r1, r3
 80011d4:	2008      	movs	r0, #8
 80011d6:	f7ff fe49 	bl	8000e6c <ltc6811_read_data>
 80011da:	4603      	mov	r3, r0
 80011dc:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    if (status != HAL_OK) return status;
 80011e0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d002      	beq.n	80011ee <ltc6811_read_cell_voltages+0x9a>
 80011e8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80011ec:	e058      	b.n	80012a0 <ltc6811_read_cell_voltages+0x14c>

    // Leggi gruppo D (celle 10-12)
    status = ltc6811_read_data(RDCVD, &cell_data[18], 6);
 80011ee:	463b      	mov	r3, r7
 80011f0:	3312      	adds	r3, #18
 80011f2:	2206      	movs	r2, #6
 80011f4:	4619      	mov	r1, r3
 80011f6:	200a      	movs	r0, #10
 80011f8:	f7ff fe38 	bl	8000e6c <ltc6811_read_data>
 80011fc:	4603      	mov	r3, r0
 80011fe:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    if (status != HAL_OK) return status;
 8001202:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8001206:	2b00      	cmp	r3, #0
 8001208:	d002      	beq.n	8001210 <ltc6811_read_cell_voltages+0xbc>
 800120a:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800120e:	e047      	b.n	80012a0 <ltc6811_read_cell_voltages+0x14c>

    // Decodifica tensioni
    for (int cell = 0; cell < 12; cell++) {
 8001210:	2300      	movs	r3, #0
 8001212:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001214:	e040      	b.n	8001298 <ltc6811_read_cell_voltages+0x144>
        int group_offset = (cell / 3) * 6;
 8001216:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001218:	4a23      	ldr	r2, [pc, #140]	@ (80012a8 <ltc6811_read_cell_voltages+0x154>)
 800121a:	fb82 1203 	smull	r1, r2, r2, r3
 800121e:	17db      	asrs	r3, r3, #31
 8001220:	1ad2      	subs	r2, r2, r3
 8001222:	4613      	mov	r3, r2
 8001224:	005b      	lsls	r3, r3, #1
 8001226:	4413      	add	r3, r2
 8001228:	005b      	lsls	r3, r3, #1
 800122a:	627b      	str	r3, [r7, #36]	@ 0x24
        int cell_in_group = cell % 3;
 800122c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800122e:	4b1e      	ldr	r3, [pc, #120]	@ (80012a8 <ltc6811_read_cell_voltages+0x154>)
 8001230:	fb83 3102 	smull	r3, r1, r3, r2
 8001234:	17d3      	asrs	r3, r2, #31
 8001236:	1ac9      	subs	r1, r1, r3
 8001238:	460b      	mov	r3, r1
 800123a:	005b      	lsls	r3, r3, #1
 800123c:	440b      	add	r3, r1
 800123e:	1ad3      	subs	r3, r2, r3
 8001240:	623b      	str	r3, [r7, #32]
        int byte_offset = group_offset + (cell_in_group * 2);
 8001242:	6a3b      	ldr	r3, [r7, #32]
 8001244:	005b      	lsls	r3, r3, #1
 8001246:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001248:	4413      	add	r3, r2
 800124a:	61fb      	str	r3, [r7, #28]

        uint16_t raw_voltage = (cell_data[byte_offset+1] << 8) | cell_data[byte_offset];
 800124c:	69fb      	ldr	r3, [r7, #28]
 800124e:	3301      	adds	r3, #1
 8001250:	3330      	adds	r3, #48	@ 0x30
 8001252:	443b      	add	r3, r7
 8001254:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 8001258:	b21b      	sxth	r3, r3
 800125a:	021b      	lsls	r3, r3, #8
 800125c:	b21a      	sxth	r2, r3
 800125e:	4639      	mov	r1, r7
 8001260:	69fb      	ldr	r3, [r7, #28]
 8001262:	440b      	add	r3, r1
 8001264:	781b      	ldrb	r3, [r3, #0]
 8001266:	b21b      	sxth	r3, r3
 8001268:	4313      	orrs	r3, r2
 800126a:	b21b      	sxth	r3, r3
 800126c:	837b      	strh	r3, [r7, #26]
        Batteria[cell].tensione = raw_voltage * 0.0001f; // Converti in Volt (100V per LSB)
 800126e:	8b7b      	ldrh	r3, [r7, #26]
 8001270:	ee07 3a90 	vmov	s15, r3
 8001274:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001278:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 80012ac <ltc6811_read_cell_voltages+0x158>
 800127c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001280:	490b      	ldr	r1, [pc, #44]	@ (80012b0 <ltc6811_read_cell_voltages+0x15c>)
 8001282:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001284:	4613      	mov	r3, r2
 8001286:	005b      	lsls	r3, r3, #1
 8001288:	4413      	add	r3, r2
 800128a:	00db      	lsls	r3, r3, #3
 800128c:	440b      	add	r3, r1
 800128e:	edc3 7a00 	vstr	s15, [r3]
    for (int cell = 0; cell < 12; cell++) {
 8001292:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001294:	3301      	adds	r3, #1
 8001296:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001298:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800129a:	2b0b      	cmp	r3, #11
 800129c:	ddbb      	ble.n	8001216 <ltc6811_read_cell_voltages+0xc2>
    }

    return HAL_OK;
 800129e:	2300      	movs	r3, #0
}
 80012a0:	4618      	mov	r0, r3
 80012a2:	3730      	adds	r7, #48	@ 0x30
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	55555556 	.word	0x55555556
 80012ac:	38d1b717 	.word	0x38d1b717
 80012b0:	2400056c 	.word	0x2400056c

080012b4 <ltc6811_read_gpio_voltages>:

	// Legge tensioni GPIO
	HAL_StatusTypeDef ltc6811_read_gpio_voltages(float *gpio_voltage)
	{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b08c      	sub	sp, #48	@ 0x30
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
		// Avvia conversione ADC creando prima il comando a seconda delle impostazioni volute
		uint16_t cmd= LTC6811_adax(MD_7KHZ_3KHZ, AUX_CH_ALL);
 80012bc:	2100      	movs	r1, #0
 80012be:	2002      	movs	r0, #2
 80012c0:	f7ff fc9a 	bl	8000bf8 <LTC6811_adax>
 80012c4:	4603      	mov	r3, r0
 80012c6:	857b      	strh	r3, [r7, #42]	@ 0x2a
	    HAL_StatusTypeDef status = ltc6811_send_command(cmd); // ADAX - GPIO1, 7kHz
 80012c8:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80012ca:	4618      	mov	r0, r3
 80012cc:	f7ff fcae 	bl	8000c2c <ltc6811_send_command>
 80012d0:	4603      	mov	r3, r0
 80012d2:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
	    if (status != HAL_OK) return status;
 80012d6:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d002      	beq.n	80012e4 <ltc6811_read_gpio_voltages+0x30>
 80012de:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80012e2:	e06b      	b.n	80013bc <ltc6811_read_gpio_voltages+0x108>

	    // Attendi fine conversione
	    HAL_Delay(3); // 3ms per sicurezza
 80012e4:	2003      	movs	r0, #3
 80012e6:	f001 fc59 	bl	8002b9c <HAL_Delay>

	    // Leggi tutti i gruppi di registri
	    uint8_t GPIO_data[12]; // 6 registri  2 bytes

	    // Leggi gruppo A (GPIO 1-3)
	    status = ltc6811_read_data(RDAUXA, &GPIO_data[0], 6);
 80012ea:	f107 030c 	add.w	r3, r7, #12
 80012ee:	2206      	movs	r2, #6
 80012f0:	4619      	mov	r1, r3
 80012f2:	200c      	movs	r0, #12
 80012f4:	f7ff fdba 	bl	8000e6c <ltc6811_read_data>
 80012f8:	4603      	mov	r3, r0
 80012fa:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
	    if (status != HAL_OK) return status;
 80012fe:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8001302:	2b00      	cmp	r3, #0
 8001304:	d002      	beq.n	800130c <ltc6811_read_gpio_voltages+0x58>
 8001306:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800130a:	e057      	b.n	80013bc <ltc6811_read_gpio_voltages+0x108>

	    // Leggi gruppo B (GPIO 4-5 e Second Reference)
	    status = ltc6811_read_data(RDAUXB, &GPIO_data[6], 6);
 800130c:	f107 030c 	add.w	r3, r7, #12
 8001310:	3306      	adds	r3, #6
 8001312:	2206      	movs	r2, #6
 8001314:	4619      	mov	r1, r3
 8001316:	200e      	movs	r0, #14
 8001318:	f7ff fda8 	bl	8000e6c <ltc6811_read_data>
 800131c:	4603      	mov	r3, r0
 800131e:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
	    if (status != HAL_OK) return status;
 8001322:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8001326:	2b00      	cmp	r3, #0
 8001328:	d002      	beq.n	8001330 <ltc6811_read_gpio_voltages+0x7c>
 800132a:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800132e:	e045      	b.n	80013bc <ltc6811_read_gpio_voltages+0x108>

	    // Decodifica tensioni
	    for (int GPIO = 0; GPIO < 6; GPIO++) {
 8001330:	2300      	movs	r3, #0
 8001332:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001334:	e03e      	b.n	80013b4 <ltc6811_read_gpio_voltages+0x100>
	        int group_offset = (GPIO / 3) * 6;
 8001336:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001338:	4a22      	ldr	r2, [pc, #136]	@ (80013c4 <ltc6811_read_gpio_voltages+0x110>)
 800133a:	fb82 1203 	smull	r1, r2, r2, r3
 800133e:	17db      	asrs	r3, r3, #31
 8001340:	1ad2      	subs	r2, r2, r3
 8001342:	4613      	mov	r3, r2
 8001344:	005b      	lsls	r3, r3, #1
 8001346:	4413      	add	r3, r2
 8001348:	005b      	lsls	r3, r3, #1
 800134a:	627b      	str	r3, [r7, #36]	@ 0x24
	        int GPIO_in_group = GPIO % 3;
 800134c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800134e:	4b1d      	ldr	r3, [pc, #116]	@ (80013c4 <ltc6811_read_gpio_voltages+0x110>)
 8001350:	fb83 3102 	smull	r3, r1, r3, r2
 8001354:	17d3      	asrs	r3, r2, #31
 8001356:	1ac9      	subs	r1, r1, r3
 8001358:	460b      	mov	r3, r1
 800135a:	005b      	lsls	r3, r3, #1
 800135c:	440b      	add	r3, r1
 800135e:	1ad3      	subs	r3, r2, r3
 8001360:	623b      	str	r3, [r7, #32]
	        int byte_offset = group_offset + (GPIO_in_group * 2);
 8001362:	6a3b      	ldr	r3, [r7, #32]
 8001364:	005b      	lsls	r3, r3, #1
 8001366:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001368:	4413      	add	r3, r2
 800136a:	61fb      	str	r3, [r7, #28]

	        uint16_t raw_voltage = (GPIO_data[byte_offset+1] << 8) | GPIO_data[byte_offset];
 800136c:	69fb      	ldr	r3, [r7, #28]
 800136e:	3301      	adds	r3, #1
 8001370:	3330      	adds	r3, #48	@ 0x30
 8001372:	443b      	add	r3, r7
 8001374:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001378:	b21b      	sxth	r3, r3
 800137a:	021b      	lsls	r3, r3, #8
 800137c:	b21a      	sxth	r2, r3
 800137e:	f107 010c 	add.w	r1, r7, #12
 8001382:	69fb      	ldr	r3, [r7, #28]
 8001384:	440b      	add	r3, r1
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	b21b      	sxth	r3, r3
 800138a:	4313      	orrs	r3, r2
 800138c:	b21b      	sxth	r3, r3
 800138e:	837b      	strh	r3, [r7, #26]
	        gpio_voltage[GPIO] = raw_voltage * 0.0001f; // Converti in Volt (100V per LSB)
 8001390:	8b7b      	ldrh	r3, [r7, #26]
 8001392:	ee07 3a90 	vmov	s15, r3
 8001396:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800139a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800139c:	009b      	lsls	r3, r3, #2
 800139e:	687a      	ldr	r2, [r7, #4]
 80013a0:	4413      	add	r3, r2
 80013a2:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 80013c8 <ltc6811_read_gpio_voltages+0x114>
 80013a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013aa:	edc3 7a00 	vstr	s15, [r3]
	    for (int GPIO = 0; GPIO < 6; GPIO++) {
 80013ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013b0:	3301      	adds	r3, #1
 80013b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80013b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013b6:	2b05      	cmp	r3, #5
 80013b8:	ddbd      	ble.n	8001336 <ltc6811_read_gpio_voltages+0x82>
	    }

	    return HAL_OK;
 80013ba:	2300      	movs	r3, #0
	}
 80013bc:	4618      	mov	r0, r3
 80013be:	3730      	adds	r7, #48	@ 0x30
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	55555556 	.word	0x55555556
 80013c8:	38d1b717 	.word	0x38d1b717

080013cc <ltc6811_read_status>:


		// Legge tensioni GPIO
	HAL_StatusTypeDef ltc6811_read_status()
		{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b086      	sub	sp, #24
 80013d0:	af00      	add	r7, sp, #0
		    // Avvia conversione ADC
		    HAL_StatusTypeDef status = ltc6811_send_command(0x0568); //ADSTAT 7kHz
 80013d2:	f44f 60ad 	mov.w	r0, #1384	@ 0x568
 80013d6:	f7ff fc29 	bl	8000c2c <ltc6811_send_command>
 80013da:	4603      	mov	r3, r0
 80013dc:	74fb      	strb	r3, [r7, #19]
		    if (status != HAL_OK) return status;
 80013de:	7cfb      	ldrb	r3, [r7, #19]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d001      	beq.n	80013e8 <ltc6811_read_status+0x1c>
 80013e4:	7cfb      	ldrb	r3, [r7, #19]
 80013e6:	e101      	b.n	80015ec <ltc6811_read_status+0x220>

		    // Attendi fine conversione
		    HAL_Delay(3); // 3ms per sicurezza
 80013e8:	2003      	movs	r0, #3
 80013ea:	f001 fbd7 	bl	8002b9c <HAL_Delay>
		    uint8_t Status_A[6]; // 3 registri  2 bytes

		    uint8_t Status_B[6]; // 3 registri  2 bytes

		    // Leggi gruppo A (SC, ITMP, VA)
		    status = ltc6811_read_data(RDSTATA, &Status_A[0], 6);
 80013ee:	f107 030c 	add.w	r3, r7, #12
 80013f2:	2206      	movs	r2, #6
 80013f4:	4619      	mov	r1, r3
 80013f6:	2010      	movs	r0, #16
 80013f8:	f7ff fd38 	bl	8000e6c <ltc6811_read_data>
 80013fc:	4603      	mov	r3, r0
 80013fe:	74fb      	strb	r3, [r7, #19]
		    if (status != HAL_OK) return status;
 8001400:	7cfb      	ldrb	r3, [r7, #19]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d001      	beq.n	800140a <ltc6811_read_status+0x3e>
 8001406:	7cfb      	ldrb	r3, [r7, #19]
 8001408:	e0f0      	b.n	80015ec <ltc6811_read_status+0x220>

		    // Leggi gruppo B (VD, CxOV, CxUV)
		    status = ltc6811_read_data(RDSTATB, &Status_B[0], 6);
 800140a:	1d3b      	adds	r3, r7, #4
 800140c:	2206      	movs	r2, #6
 800140e:	4619      	mov	r1, r3
 8001410:	2012      	movs	r0, #18
 8001412:	f7ff fd2b 	bl	8000e6c <ltc6811_read_data>
 8001416:	4603      	mov	r3, r0
 8001418:	74fb      	strb	r3, [r7, #19]
		    if (status != HAL_OK) return status;
 800141a:	7cfb      	ldrb	r3, [r7, #19]
 800141c:	2b00      	cmp	r3, #0
 800141e:	d001      	beq.n	8001424 <ltc6811_read_status+0x58>
 8001420:	7cfb      	ldrb	r3, [r7, #19]
 8001422:	e0e3      	b.n	80015ec <ltc6811_read_status+0x220>

		    // Decodifica tensioni

	        somma_celle= ((Status_A[1] << 8) | Status_A[0]) * 0.0001f*20; // Converti in Volt (100V per LSB)
 8001424:	7b7b      	ldrb	r3, [r7, #13]
 8001426:	021b      	lsls	r3, r3, #8
 8001428:	7b3a      	ldrb	r2, [r7, #12]
 800142a:	4313      	orrs	r3, r2
 800142c:	ee07 3a90 	vmov	s15, r3
 8001430:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001434:	ed9f 7a6f 	vldr	s14, [pc, #444]	@ 80015f4 <ltc6811_read_status+0x228>
 8001438:	ee67 7a87 	vmul.f32	s15, s15, s14
 800143c:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001440:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001444:	4b6c      	ldr	r3, [pc, #432]	@ (80015f8 <ltc6811_read_status+0x22c>)
 8001446:	edc3 7a00 	vstr	s15, [r3]

	        int_temperature=((((Status_A[3] << 8) | Status_A[2]) * 0.0001f)/0.0075f)-273; //Converti in temperatura
 800144a:	7bfb      	ldrb	r3, [r7, #15]
 800144c:	021b      	lsls	r3, r3, #8
 800144e:	7bba      	ldrb	r2, [r7, #14]
 8001450:	4313      	orrs	r3, r2
 8001452:	ee07 3a90 	vmov	s15, r3
 8001456:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800145a:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 80015f4 <ltc6811_read_status+0x228>
 800145e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001462:	eddf 6a66 	vldr	s13, [pc, #408]	@ 80015fc <ltc6811_read_status+0x230>
 8001466:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800146a:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 8001600 <ltc6811_read_status+0x234>
 800146e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001472:	4b64      	ldr	r3, [pc, #400]	@ (8001604 <ltc6811_read_status+0x238>)
 8001474:	edc3 7a00 	vstr	s15, [r3]

	        analog_power_supply= ((Status_A[5] << 8) | Status_A[4]) * 0.0001f; // Converti in Volt (100V per LSB)
 8001478:	7c7b      	ldrb	r3, [r7, #17]
 800147a:	021b      	lsls	r3, r3, #8
 800147c:	7c3a      	ldrb	r2, [r7, #16]
 800147e:	4313      	orrs	r3, r2
 8001480:	ee07 3a90 	vmov	s15, r3
 8001484:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001488:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 80015f4 <ltc6811_read_status+0x228>
 800148c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001490:	4b5d      	ldr	r3, [pc, #372]	@ (8001608 <ltc6811_read_status+0x23c>)
 8001492:	edc3 7a00 	vstr	s15, [r3]

	        digital_power_supply= ((Status_B[1] << 8) | Status_B[0]) * 0.0001f; // Converti in Volt (100V per LSB)
 8001496:	797b      	ldrb	r3, [r7, #5]
 8001498:	021b      	lsls	r3, r3, #8
 800149a:	793a      	ldrb	r2, [r7, #4]
 800149c:	4313      	orrs	r3, r2
 800149e:	ee07 3a90 	vmov	s15, r3
 80014a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014a6:	ed9f 7a53 	vldr	s14, [pc, #332]	@ 80015f4 <ltc6811_read_status+0x228>
 80014aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014ae:	4b57      	ldr	r3, [pc, #348]	@ (800160c <ltc6811_read_status+0x240>)
 80014b0:	edc3 7a00 	vstr	s15, [r3]

	        for(int i=0;i<4;i++)
 80014b4:	2300      	movs	r3, #0
 80014b6:	617b      	str	r3, [r7, #20]
 80014b8:	e093      	b.n	80015e2 <ltc6811_read_status+0x216>
	        {
	        	Batteria[i].CUV=(Status_B[2]>>(2*i))&(0x01);
 80014ba:	79bb      	ldrb	r3, [r7, #6]
 80014bc:	461a      	mov	r2, r3
 80014be:	697b      	ldr	r3, [r7, #20]
 80014c0:	005b      	lsls	r3, r3, #1
 80014c2:	fa42 f303 	asr.w	r3, r2, r3
 80014c6:	f003 0301 	and.w	r3, r3, #1
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	bf14      	ite	ne
 80014ce:	2301      	movne	r3, #1
 80014d0:	2300      	moveq	r3, #0
 80014d2:	b2d8      	uxtb	r0, r3
 80014d4:	494e      	ldr	r1, [pc, #312]	@ (8001610 <ltc6811_read_status+0x244>)
 80014d6:	697a      	ldr	r2, [r7, #20]
 80014d8:	4613      	mov	r3, r2
 80014da:	005b      	lsls	r3, r3, #1
 80014dc:	4413      	add	r3, r2
 80014de:	00db      	lsls	r3, r3, #3
 80014e0:	440b      	add	r3, r1
 80014e2:	3315      	adds	r3, #21
 80014e4:	4602      	mov	r2, r0
 80014e6:	701a      	strb	r2, [r3, #0]
	        	Batteria[i+4].CUV=(Status_B[3]>>(2*i))&(0x01);
 80014e8:	79fb      	ldrb	r3, [r7, #7]
 80014ea:	461a      	mov	r2, r3
 80014ec:	697b      	ldr	r3, [r7, #20]
 80014ee:	005b      	lsls	r3, r3, #1
 80014f0:	fa42 f303 	asr.w	r3, r2, r3
 80014f4:	f003 0301 	and.w	r3, r3, #1
 80014f8:	697a      	ldr	r2, [r7, #20]
 80014fa:	3204      	adds	r2, #4
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	bf14      	ite	ne
 8001500:	2301      	movne	r3, #1
 8001502:	2300      	moveq	r3, #0
 8001504:	b2d8      	uxtb	r0, r3
 8001506:	4942      	ldr	r1, [pc, #264]	@ (8001610 <ltc6811_read_status+0x244>)
 8001508:	4613      	mov	r3, r2
 800150a:	005b      	lsls	r3, r3, #1
 800150c:	4413      	add	r3, r2
 800150e:	00db      	lsls	r3, r3, #3
 8001510:	440b      	add	r3, r1
 8001512:	3315      	adds	r3, #21
 8001514:	4602      	mov	r2, r0
 8001516:	701a      	strb	r2, [r3, #0]
	        	Batteria[i+8].CUV=(Status_B[4]>>(2*i))&(0x01);
 8001518:	7a3b      	ldrb	r3, [r7, #8]
 800151a:	461a      	mov	r2, r3
 800151c:	697b      	ldr	r3, [r7, #20]
 800151e:	005b      	lsls	r3, r3, #1
 8001520:	fa42 f303 	asr.w	r3, r2, r3
 8001524:	f003 0301 	and.w	r3, r3, #1
 8001528:	697a      	ldr	r2, [r7, #20]
 800152a:	3208      	adds	r2, #8
 800152c:	2b00      	cmp	r3, #0
 800152e:	bf14      	ite	ne
 8001530:	2301      	movne	r3, #1
 8001532:	2300      	moveq	r3, #0
 8001534:	b2d8      	uxtb	r0, r3
 8001536:	4936      	ldr	r1, [pc, #216]	@ (8001610 <ltc6811_read_status+0x244>)
 8001538:	4613      	mov	r3, r2
 800153a:	005b      	lsls	r3, r3, #1
 800153c:	4413      	add	r3, r2
 800153e:	00db      	lsls	r3, r3, #3
 8001540:	440b      	add	r3, r1
 8001542:	3315      	adds	r3, #21
 8001544:	4602      	mov	r2, r0
 8001546:	701a      	strb	r2, [r3, #0]

	        	Batteria[i].COV=(Status_B[2]>>(2*i+1))&(0x01);
 8001548:	79bb      	ldrb	r3, [r7, #6]
 800154a:	461a      	mov	r2, r3
 800154c:	697b      	ldr	r3, [r7, #20]
 800154e:	005b      	lsls	r3, r3, #1
 8001550:	3301      	adds	r3, #1
 8001552:	fa42 f303 	asr.w	r3, r2, r3
 8001556:	f003 0301 	and.w	r3, r3, #1
 800155a:	2b00      	cmp	r3, #0
 800155c:	bf14      	ite	ne
 800155e:	2301      	movne	r3, #1
 8001560:	2300      	moveq	r3, #0
 8001562:	b2d8      	uxtb	r0, r3
 8001564:	492a      	ldr	r1, [pc, #168]	@ (8001610 <ltc6811_read_status+0x244>)
 8001566:	697a      	ldr	r2, [r7, #20]
 8001568:	4613      	mov	r3, r2
 800156a:	005b      	lsls	r3, r3, #1
 800156c:	4413      	add	r3, r2
 800156e:	00db      	lsls	r3, r3, #3
 8001570:	440b      	add	r3, r1
 8001572:	3314      	adds	r3, #20
 8001574:	4602      	mov	r2, r0
 8001576:	701a      	strb	r2, [r3, #0]
	        	Batteria[i+4].COV=(Status_B[3]>>(2*i+1))&(0x01);
 8001578:	79fb      	ldrb	r3, [r7, #7]
 800157a:	461a      	mov	r2, r3
 800157c:	697b      	ldr	r3, [r7, #20]
 800157e:	005b      	lsls	r3, r3, #1
 8001580:	3301      	adds	r3, #1
 8001582:	fa42 f303 	asr.w	r3, r2, r3
 8001586:	f003 0301 	and.w	r3, r3, #1
 800158a:	697a      	ldr	r2, [r7, #20]
 800158c:	3204      	adds	r2, #4
 800158e:	2b00      	cmp	r3, #0
 8001590:	bf14      	ite	ne
 8001592:	2301      	movne	r3, #1
 8001594:	2300      	moveq	r3, #0
 8001596:	b2d8      	uxtb	r0, r3
 8001598:	491d      	ldr	r1, [pc, #116]	@ (8001610 <ltc6811_read_status+0x244>)
 800159a:	4613      	mov	r3, r2
 800159c:	005b      	lsls	r3, r3, #1
 800159e:	4413      	add	r3, r2
 80015a0:	00db      	lsls	r3, r3, #3
 80015a2:	440b      	add	r3, r1
 80015a4:	3314      	adds	r3, #20
 80015a6:	4602      	mov	r2, r0
 80015a8:	701a      	strb	r2, [r3, #0]
	        	Batteria[i+8].COV=(Status_B[4]>>(2*i+1))&(0x01);
 80015aa:	7a3b      	ldrb	r3, [r7, #8]
 80015ac:	461a      	mov	r2, r3
 80015ae:	697b      	ldr	r3, [r7, #20]
 80015b0:	005b      	lsls	r3, r3, #1
 80015b2:	3301      	adds	r3, #1
 80015b4:	fa42 f303 	asr.w	r3, r2, r3
 80015b8:	f003 0301 	and.w	r3, r3, #1
 80015bc:	697a      	ldr	r2, [r7, #20]
 80015be:	3208      	adds	r2, #8
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	bf14      	ite	ne
 80015c4:	2301      	movne	r3, #1
 80015c6:	2300      	moveq	r3, #0
 80015c8:	b2d8      	uxtb	r0, r3
 80015ca:	4911      	ldr	r1, [pc, #68]	@ (8001610 <ltc6811_read_status+0x244>)
 80015cc:	4613      	mov	r3, r2
 80015ce:	005b      	lsls	r3, r3, #1
 80015d0:	4413      	add	r3, r2
 80015d2:	00db      	lsls	r3, r3, #3
 80015d4:	440b      	add	r3, r1
 80015d6:	3314      	adds	r3, #20
 80015d8:	4602      	mov	r2, r0
 80015da:	701a      	strb	r2, [r3, #0]
	        for(int i=0;i<4;i++)
 80015dc:	697b      	ldr	r3, [r7, #20]
 80015de:	3301      	adds	r3, #1
 80015e0:	617b      	str	r3, [r7, #20]
 80015e2:	697b      	ldr	r3, [r7, #20]
 80015e4:	2b03      	cmp	r3, #3
 80015e6:	f77f af68 	ble.w	80014ba <ltc6811_read_status+0xee>
	        }

		    return HAL_OK;
 80015ea:	2300      	movs	r3, #0
		}
 80015ec:	4618      	mov	r0, r3
 80015ee:	3718      	adds	r7, #24
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	38d1b717 	.word	0x38d1b717
 80015f8:	2400055c 	.word	0x2400055c
 80015fc:	3bf5c28f 	.word	0x3bf5c28f
 8001600:	43888000 	.word	0x43888000
 8001604:	24000560 	.word	0x24000560
 8001608:	24000564 	.word	0x24000564
 800160c:	24000568 	.word	0x24000568
 8001610:	2400056c 	.word	0x2400056c

08001614 <stampa_tensioni_celle>:


extern UART_HandleTypeDef huart3;


void stampa_tensioni_celle(){
 8001614:	b580      	push	{r7, lr}
 8001616:	b08c      	sub	sp, #48	@ 0x30
 8001618:	af02      	add	r7, sp, #8
	// Stampa risultati misurazione celle
		for (int i = 0; i < 12; i++)
 800161a:	2300      	movs	r3, #0
 800161c:	627b      	str	r3, [r7, #36]	@ 0x24
 800161e:	e020      	b.n	8001662 <stampa_tensioni_celle+0x4e>
		   {
		      char buffer[32];
		      // Converti float in stringa
		      int length = sprintf(buffer, "Valore %d: %.2f V\r\n",i+1, Batteria[i].tensione);
 8001620:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001622:	1c59      	adds	r1, r3, #1
 8001624:	4813      	ldr	r0, [pc, #76]	@ (8001674 <stampa_tensioni_celle+0x60>)
 8001626:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001628:	4613      	mov	r3, r2
 800162a:	005b      	lsls	r3, r3, #1
 800162c:	4413      	add	r3, r2
 800162e:	00db      	lsls	r3, r3, #3
 8001630:	4403      	add	r3, r0
 8001632:	edd3 7a00 	vldr	s15, [r3]
 8001636:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800163a:	463b      	mov	r3, r7
 800163c:	ed8d 7b00 	vstr	d7, [sp]
 8001640:	460a      	mov	r2, r1
 8001642:	490d      	ldr	r1, [pc, #52]	@ (8001678 <stampa_tensioni_celle+0x64>)
 8001644:	4618      	mov	r0, r3
 8001646:	f008 f83d 	bl	80096c4 <siprintf>
 800164a:	6238      	str	r0, [r7, #32]
		       // Invia via UART
		      HAL_UART_Transmit(&huart3, (uint8_t*)buffer, length, HAL_MAX_DELAY);
 800164c:	6a3b      	ldr	r3, [r7, #32]
 800164e:	b29a      	uxth	r2, r3
 8001650:	4639      	mov	r1, r7
 8001652:	f04f 33ff 	mov.w	r3, #4294967295
 8001656:	4809      	ldr	r0, [pc, #36]	@ (800167c <stampa_tensioni_celle+0x68>)
 8001658:	f006 f81e 	bl	8007698 <HAL_UART_Transmit>
		for (int i = 0; i < 12; i++)
 800165c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800165e:	3301      	adds	r3, #1
 8001660:	627b      	str	r3, [r7, #36]	@ 0x24
 8001662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001664:	2b0b      	cmp	r3, #11
 8001666:	dddb      	ble.n	8001620 <stampa_tensioni_celle+0xc>
		   }
}
 8001668:	bf00      	nop
 800166a:	bf00      	nop
 800166c:	3728      	adds	r7, #40	@ 0x28
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	2400056c 	.word	0x2400056c
 8001678:	0800cde8 	.word	0x0800cde8
 800167c:	240007e8 	.word	0x240007e8

08001680 <stampa_tensioni_GPIO>:

void stampa_tensioni_GPIO(float *GPIO_voltages){
 8001680:	b580      	push	{r7, lr}
 8001682:	b090      	sub	sp, #64	@ 0x40
 8001684:	af02      	add	r7, sp, #8
 8001686:	6078      	str	r0, [r7, #4]
	// Stampa risultati
	char buffer[32];
	for (int i = 0; i < 5; i++)
 8001688:	2300      	movs	r3, #0
 800168a:	637b      	str	r3, [r7, #52]	@ 0x34
 800168c:	e01f      	b.n	80016ce <stampa_tensioni_GPIO+0x4e>
   {
       // Converti float in stringa
       int length = sprintf(buffer, "Valore GPIO %d: %.2f V\r\n",i+1, GPIO_voltages[i]);
 800168e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001690:	1c59      	adds	r1, r3, #1
 8001692:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001694:	009b      	lsls	r3, r3, #2
 8001696:	687a      	ldr	r2, [r7, #4]
 8001698:	4413      	add	r3, r2
 800169a:	edd3 7a00 	vldr	s15, [r3]
 800169e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80016a2:	f107 030c 	add.w	r3, r7, #12
 80016a6:	ed8d 7b00 	vstr	d7, [sp]
 80016aa:	460a      	mov	r2, r1
 80016ac:	4917      	ldr	r1, [pc, #92]	@ (800170c <stampa_tensioni_GPIO+0x8c>)
 80016ae:	4618      	mov	r0, r3
 80016b0:	f008 f808 	bl	80096c4 <siprintf>
 80016b4:	62f8      	str	r0, [r7, #44]	@ 0x2c
       // Invia via UART
       HAL_UART_Transmit(&huart3, (uint8_t*)buffer, length, HAL_MAX_DELAY);
 80016b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80016b8:	b29a      	uxth	r2, r3
 80016ba:	f107 010c 	add.w	r1, r7, #12
 80016be:	f04f 33ff 	mov.w	r3, #4294967295
 80016c2:	4813      	ldr	r0, [pc, #76]	@ (8001710 <stampa_tensioni_GPIO+0x90>)
 80016c4:	f005 ffe8 	bl	8007698 <HAL_UART_Transmit>
	for (int i = 0; i < 5; i++)
 80016c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016ca:	3301      	adds	r3, #1
 80016cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80016ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016d0:	2b04      	cmp	r3, #4
 80016d2:	dddc      	ble.n	800168e <stampa_tensioni_GPIO+0xe>
    }
	    // Converti float in stringa
	int length = sprintf(buffer, "Valore Second Reference: %.2f V\r\n", GPIO_voltages[5]);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	3314      	adds	r3, #20
 80016d8:	edd3 7a00 	vldr	s15, [r3]
 80016dc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80016e0:	f107 000c 	add.w	r0, r7, #12
 80016e4:	ec53 2b17 	vmov	r2, r3, d7
 80016e8:	490a      	ldr	r1, [pc, #40]	@ (8001714 <stampa_tensioni_GPIO+0x94>)
 80016ea:	f007 ffeb 	bl	80096c4 <siprintf>
 80016ee:	6338      	str	r0, [r7, #48]	@ 0x30
	    // Invia via UART
	HAL_UART_Transmit(&huart3, (uint8_t*)buffer, length, HAL_MAX_DELAY);
 80016f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016f2:	b29a      	uxth	r2, r3
 80016f4:	f107 010c 	add.w	r1, r7, #12
 80016f8:	f04f 33ff 	mov.w	r3, #4294967295
 80016fc:	4804      	ldr	r0, [pc, #16]	@ (8001710 <stampa_tensioni_GPIO+0x90>)
 80016fe:	f005 ffcb 	bl	8007698 <HAL_UART_Transmit>
}
 8001702:	bf00      	nop
 8001704:	3738      	adds	r7, #56	@ 0x38
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	0800cdfc 	.word	0x0800cdfc
 8001710:	240007e8 	.word	0x240007e8
 8001714:	0800ce18 	.word	0x0800ce18

08001718 <stampa_somma_celle>:

void stampa_somma_celle(float somma_celle){
 8001718:	b580      	push	{r7, lr}
 800171a:	b090      	sub	sp, #64	@ 0x40
 800171c:	af00      	add	r7, sp, #0
 800171e:	ed87 0a01 	vstr	s0, [r7, #4]
	// Stampa risultati

		char buffer[50];
       // Converti float in stringa
       int length = sprintf(buffer, "La tensione di somma delle celle : %.2f V\r\n", somma_celle);
 8001722:	edd7 7a01 	vldr	s15, [r7, #4]
 8001726:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800172a:	f107 0008 	add.w	r0, r7, #8
 800172e:	ec53 2b17 	vmov	r2, r3, d7
 8001732:	4908      	ldr	r1, [pc, #32]	@ (8001754 <stampa_somma_celle+0x3c>)
 8001734:	f007 ffc6 	bl	80096c4 <siprintf>
 8001738:	63f8      	str	r0, [r7, #60]	@ 0x3c
       // Invia via UART
       HAL_UART_Transmit(&huart3, (uint8_t*)buffer, length, HAL_MAX_DELAY);
 800173a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800173c:	b29a      	uxth	r2, r3
 800173e:	f107 0108 	add.w	r1, r7, #8
 8001742:	f04f 33ff 	mov.w	r3, #4294967295
 8001746:	4804      	ldr	r0, [pc, #16]	@ (8001758 <stampa_somma_celle+0x40>)
 8001748:	f005 ffa6 	bl	8007698 <HAL_UART_Transmit>
}
 800174c:	bf00      	nop
 800174e:	3740      	adds	r7, #64	@ 0x40
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}
 8001754:	0800ce3c 	.word	0x0800ce3c
 8001758:	240007e8 	.word	0x240007e8

0800175c <stampa_temperatura_interna>:

void stampa_temperatura_interna(float temperatura){
 800175c:	b580      	push	{r7, lr}
 800175e:	b090      	sub	sp, #64	@ 0x40
 8001760:	af00      	add	r7, sp, #0
 8001762:	ed87 0a01 	vstr	s0, [r7, #4]
	// Stampa risultati
		char buffer[50];
       // Converti float in stringa
       int length = sprintf(buffer, "La temperatura interna del chip : %.2f\r\n", temperatura);
 8001766:	edd7 7a01 	vldr	s15, [r7, #4]
 800176a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800176e:	f107 0008 	add.w	r0, r7, #8
 8001772:	ec53 2b17 	vmov	r2, r3, d7
 8001776:	4908      	ldr	r1, [pc, #32]	@ (8001798 <stampa_temperatura_interna+0x3c>)
 8001778:	f007 ffa4 	bl	80096c4 <siprintf>
 800177c:	63f8      	str	r0, [r7, #60]	@ 0x3c
       // Invia via UART
       HAL_UART_Transmit(&huart3, (uint8_t*)buffer, length, HAL_MAX_DELAY);
 800177e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001780:	b29a      	uxth	r2, r3
 8001782:	f107 0108 	add.w	r1, r7, #8
 8001786:	f04f 33ff 	mov.w	r3, #4294967295
 800178a:	4804      	ldr	r0, [pc, #16]	@ (800179c <stampa_temperatura_interna+0x40>)
 800178c:	f005 ff84 	bl	8007698 <HAL_UART_Transmit>
}
 8001790:	bf00      	nop
 8001792:	3740      	adds	r7, #64	@ 0x40
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}
 8001798:	0800ce6c 	.word	0x0800ce6c
 800179c:	240007e8 	.word	0x240007e8

080017a0 <clamp01>:
    80.0, 81.0, 82.0, 83.0, 84.0, 85.0, 86.0, 87.0, 88.0, 89.0,
    90.0, 91.0, 92.0, 93.0, 94.0, 95.0, 96.0, 97.0, 98.0, 99.0, 100.0
};


float clamp01(float x) {
 80017a0:	b480      	push	{r7}
 80017a2:	b083      	sub	sp, #12
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	ed87 0a01 	vstr	s0, [r7, #4]
    if (x < 0.0f) return 0.0f;
 80017aa:	edd7 7a01 	vldr	s15, [r7, #4]
 80017ae:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80017b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017b6:	d502      	bpl.n	80017be <clamp01+0x1e>
 80017b8:	f04f 0300 	mov.w	r3, #0
 80017bc:	e00b      	b.n	80017d6 <clamp01+0x36>
    if (x > 100.0f) return 100.0f;
 80017be:	edd7 7a01 	vldr	s15, [r7, #4]
 80017c2:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 80017e8 <clamp01+0x48>
 80017c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017ce:	dd01      	ble.n	80017d4 <clamp01+0x34>
 80017d0:	4b06      	ldr	r3, [pc, #24]	@ (80017ec <clamp01+0x4c>)
 80017d2:	e000      	b.n	80017d6 <clamp01+0x36>
    return x;
 80017d4:	687b      	ldr	r3, [r7, #4]
}
 80017d6:	ee07 3a90 	vmov	s15, r3
 80017da:	eeb0 0a67 	vmov.f32	s0, s15
 80017de:	370c      	adds	r7, #12
 80017e0:	46bd      	mov	sp, r7
 80017e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e6:	4770      	bx	lr
 80017e8:	42c80000 	.word	0x42c80000
 80017ec:	42c80000 	.word	0x42c80000

080017f0 <lerp>:

float lerp(float a, float b, float t) {
 80017f0:	b480      	push	{r7}
 80017f2:	b085      	sub	sp, #20
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	ed87 0a03 	vstr	s0, [r7, #12]
 80017fa:	edc7 0a02 	vstr	s1, [r7, #8]
 80017fe:	ed87 1a01 	vstr	s2, [r7, #4]
    return a + (b - a) * t;
 8001802:	ed97 7a02 	vldr	s14, [r7, #8]
 8001806:	edd7 7a03 	vldr	s15, [r7, #12]
 800180a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800180e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001812:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001816:	edd7 7a03 	vldr	s15, [r7, #12]
 800181a:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 800181e:	eeb0 0a67 	vmov.f32	s0, s15
 8001822:	3714      	adds	r7, #20
 8001824:	46bd      	mov	sp, r7
 8001826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182a:	4770      	bx	lr

0800182c <soc_from_ocv>:

// Interpolazione lineare inversa OCV->SoC:
// Assunzione: cfg->ocv_v  crescente, cfg->soc  monotono e in [0..1].
float soc_from_ocv(float voltage_V) {
 800182c:	b580      	push	{r7, lr}
 800182e:	b08c      	sub	sp, #48	@ 0x30
 8001830:	af00      	add	r7, sp, #0
 8001832:	ed87 0a01 	vstr	s0, [r7, #4]

    // Clamp se fuori dalla tabella
    if (voltage_V <= (ocv_table[0]/1000-3.0f)) return clamp01(soc_table[0]);
 8001836:	4b5b      	ldr	r3, [pc, #364]	@ (80019a4 <soc_from_ocv+0x178>)
 8001838:	ed93 7a00 	vldr	s14, [r3]
 800183c:	eddf 6a5a 	vldr	s13, [pc, #360]	@ 80019a8 <soc_from_ocv+0x17c>
 8001840:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001844:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8001848:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800184c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001850:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001854:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001858:	d809      	bhi.n	800186e <soc_from_ocv+0x42>
 800185a:	4b54      	ldr	r3, [pc, #336]	@ (80019ac <soc_from_ocv+0x180>)
 800185c:	edd3 7a00 	vldr	s15, [r3]
 8001860:	eeb0 0a67 	vmov.f32	s0, s15
 8001864:	f7ff ff9c 	bl	80017a0 <clamp01>
 8001868:	eef0 7a40 	vmov.f32	s15, s0
 800186c:	e094      	b.n	8001998 <soc_from_ocv+0x16c>
    if (voltage_V >= (ocv_table[100]/1000-3.0f)) return clamp01(soc_table[100]);
 800186e:	4b4d      	ldr	r3, [pc, #308]	@ (80019a4 <soc_from_ocv+0x178>)
 8001870:	ed93 7a64 	vldr	s14, [r3, #400]	@ 0x190
 8001874:	eddf 6a4c 	vldr	s13, [pc, #304]	@ 80019a8 <soc_from_ocv+0x17c>
 8001878:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800187c:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8001880:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001884:	ed97 7a01 	vldr	s14, [r7, #4]
 8001888:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800188c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001890:	db09      	blt.n	80018a6 <soc_from_ocv+0x7a>
 8001892:	4b46      	ldr	r3, [pc, #280]	@ (80019ac <soc_from_ocv+0x180>)
 8001894:	edd3 7a64 	vldr	s15, [r3, #400]	@ 0x190
 8001898:	eeb0 0a67 	vmov.f32	s0, s15
 800189c:	f7ff ff80 	bl	80017a0 <clamp01>
 80018a0:	eef0 7a40 	vmov.f32	s15, s0
 80018a4:	e078      	b.n	8001998 <soc_from_ocv+0x16c>

    // Trova segmento [i, i+1] tale che ocv_v[i] <= V < ocv_v[i+1]
    size_t lo = 0, hi = 100;
 80018a6:	2300      	movs	r3, #0
 80018a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80018aa:	2364      	movs	r3, #100	@ 0x64
 80018ac:	62bb      	str	r3, [r7, #40]	@ 0x28
    while (hi - lo > 1) {
 80018ae:	e020      	b.n	80018f2 <soc_from_ocv+0xc6>
        size_t mid = lo + (hi - lo) / 2;
 80018b0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80018b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018b4:	1ad3      	subs	r3, r2, r3
 80018b6:	085b      	lsrs	r3, r3, #1
 80018b8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80018ba:	4413      	add	r3, r2
 80018bc:	60fb      	str	r3, [r7, #12]
        if ((ocv_table[mid]/1000-3.0f) <= voltage_V) lo = mid;
 80018be:	4a39      	ldr	r2, [pc, #228]	@ (80019a4 <soc_from_ocv+0x178>)
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	009b      	lsls	r3, r3, #2
 80018c4:	4413      	add	r3, r2
 80018c6:	ed93 7a00 	vldr	s14, [r3]
 80018ca:	eddf 6a37 	vldr	s13, [pc, #220]	@ 80019a8 <soc_from_ocv+0x17c>
 80018ce:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018d2:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 80018d6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80018da:	ed97 7a01 	vldr	s14, [r7, #4]
 80018de:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018e6:	db02      	blt.n	80018ee <soc_from_ocv+0xc2>
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80018ec:	e001      	b.n	80018f2 <soc_from_ocv+0xc6>
        else hi = mid;
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	62bb      	str	r3, [r7, #40]	@ 0x28
    while (hi - lo > 1) {
 80018f2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80018f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018f6:	1ad3      	subs	r3, r2, r3
 80018f8:	2b01      	cmp	r3, #1
 80018fa:	d8d9      	bhi.n	80018b0 <soc_from_ocv+0x84>
    }

    float v0 = ocv_table[lo]/1000-3;
 80018fc:	4a29      	ldr	r2, [pc, #164]	@ (80019a4 <soc_from_ocv+0x178>)
 80018fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001900:	009b      	lsls	r3, r3, #2
 8001902:	4413      	add	r3, r2
 8001904:	ed93 7a00 	vldr	s14, [r3]
 8001908:	eddf 6a27 	vldr	s13, [pc, #156]	@ 80019a8 <soc_from_ocv+0x17c>
 800190c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001910:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8001914:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001918:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float v1 = ocv_table[lo + 1]/1000-3;
 800191c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800191e:	3301      	adds	r3, #1
 8001920:	4a20      	ldr	r2, [pc, #128]	@ (80019a4 <soc_from_ocv+0x178>)
 8001922:	009b      	lsls	r3, r3, #2
 8001924:	4413      	add	r3, r2
 8001926:	ed93 7a00 	vldr	s14, [r3]
 800192a:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 80019a8 <soc_from_ocv+0x17c>
 800192e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001932:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8001936:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800193a:	edc7 7a08 	vstr	s15, [r7, #32]
    float s0 = soc_table[lo];
 800193e:	4a1b      	ldr	r2, [pc, #108]	@ (80019ac <soc_from_ocv+0x180>)
 8001940:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001942:	009b      	lsls	r3, r3, #2
 8001944:	4413      	add	r3, r2
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	61fb      	str	r3, [r7, #28]
    float s1 = soc_table[lo + 1];
 800194a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800194c:	3301      	adds	r3, #1
 800194e:	4a17      	ldr	r2, [pc, #92]	@ (80019ac <soc_from_ocv+0x180>)
 8001950:	009b      	lsls	r3, r3, #2
 8001952:	4413      	add	r3, r2
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	61bb      	str	r3, [r7, #24]

    float t = (voltage_V - v0) / (v1 - v0);
 8001958:	ed97 7a01 	vldr	s14, [r7, #4]
 800195c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001960:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001964:	ed97 7a08 	vldr	s14, [r7, #32]
 8001968:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800196c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001970:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001974:	edc7 7a05 	vstr	s15, [r7, #20]
    float s = lerp(s0, s1, t);
 8001978:	ed97 1a05 	vldr	s2, [r7, #20]
 800197c:	edd7 0a06 	vldr	s1, [r7, #24]
 8001980:	ed97 0a07 	vldr	s0, [r7, #28]
 8001984:	f7ff ff34 	bl	80017f0 <lerp>
 8001988:	ed87 0a04 	vstr	s0, [r7, #16]
    return clamp01(s);
 800198c:	ed97 0a04 	vldr	s0, [r7, #16]
 8001990:	f7ff ff06 	bl	80017a0 <clamp01>
 8001994:	eef0 7a40 	vmov.f32	s15, s0
}
 8001998:	eeb0 0a67 	vmov.f32	s0, s15
 800199c:	3730      	adds	r7, #48	@ 0x30
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	24000000 	.word	0x24000000
 80019a8:	447a0000 	.word	0x447a0000
 80019ac:	24000194 	.word	0x24000194

080019b0 <soc_update_coulomb_count>:

// Coulomb counting: dSoC = (I * dt / 3600) / Capacity, con efficienze.
// Convenzione: I > 0 carica => SoC aumenta; I < 0 scarica => SoC diminuisce.
void soc_update_coulomb_count(float* soc, float current_A, float dt_s, const SoCConfig* cfg) {
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b088      	sub	sp, #32
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	60f8      	str	r0, [r7, #12]
 80019b8:	ed87 0a02 	vstr	s0, [r7, #8]
 80019bc:	edc7 0a01 	vstr	s1, [r7, #4]
 80019c0:	6039      	str	r1, [r7, #0]
    if (!soc || cfg->capacity_Ah <= 0.0f || dt_s <= 0.0f) return;
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d068      	beq.n	8001a9a <soc_update_coulomb_count+0xea>
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	edd3 7a00 	vldr	s15, [r3]
 80019ce:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80019d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019d6:	d960      	bls.n	8001a9a <soc_update_coulomb_count+0xea>
 80019d8:	edd7 7a01 	vldr	s15, [r7, #4]
 80019dc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80019e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019e4:	d959      	bls.n	8001a9a <soc_update_coulomb_count+0xea>

    float eta = 1.0f;
 80019e6:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80019ea:	61fb      	str	r3, [r7, #28]
    if (current_A > 0.0f) {
 80019ec:	edd7 7a02 	vldr	s15, [r7, #8]
 80019f0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80019f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019f8:	dd0e      	ble.n	8001a18 <soc_update_coulomb_count+0x68>
        eta = (cfg->eta_charge > 0.0f) ? cfg->eta_charge : 1.0f;
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	edd3 7a01 	vldr	s15, [r3, #4]
 8001a00:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a08:	dd02      	ble.n	8001a10 <soc_update_coulomb_count+0x60>
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	e001      	b.n	8001a14 <soc_update_coulomb_count+0x64>
 8001a10:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001a14:	61fb      	str	r3, [r7, #28]
 8001a16:	e014      	b.n	8001a42 <soc_update_coulomb_count+0x92>
    } else if (current_A < 0.0f) {
 8001a18:	edd7 7a02 	vldr	s15, [r7, #8]
 8001a1c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a24:	d50d      	bpl.n	8001a42 <soc_update_coulomb_count+0x92>
        eta = (cfg->eta_discharge > 0.0f) ? cfg->eta_discharge : 1.0f;
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	edd3 7a02 	vldr	s15, [r3, #8]
 8001a2c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a34:	dd02      	ble.n	8001a3c <soc_update_coulomb_count+0x8c>
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	689b      	ldr	r3, [r3, #8]
 8001a3a:	e001      	b.n	8001a40 <soc_update_coulomb_count+0x90>
 8001a3c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001a40:	61fb      	str	r3, [r7, #28]
    }

    // Ah trasferiti in questo dt
    float dAh = (current_A * dt_s / 3600.0f) * eta;
 8001a42:	ed97 7a02 	vldr	s14, [r7, #8]
 8001a46:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a4a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a4e:	eddf 6a15 	vldr	s13, [pc, #84]	@ 8001aa4 <soc_update_coulomb_count+0xf4>
 8001a52:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a56:	ed97 7a07 	vldr	s14, [r7, #28]
 8001a5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a5e:	edc7 7a06 	vstr	s15, [r7, #24]

    // dSoC = dQ / Qn
    float dsoc = dAh / cfg->capacity_Ah;
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	ed93 7a00 	vldr	s14, [r3]
 8001a68:	edd7 6a06 	vldr	s13, [r7, #24]
 8001a6c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a70:	edc7 7a05 	vstr	s15, [r7, #20]

    float s = *soc + dsoc;
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	edd3 7a00 	vldr	s15, [r3]
 8001a7a:	ed97 7a05 	vldr	s14, [r7, #20]
 8001a7e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a82:	edc7 7a04 	vstr	s15, [r7, #16]
    *soc = clamp01(s);
 8001a86:	ed97 0a04 	vldr	s0, [r7, #16]
 8001a8a:	f7ff fe89 	bl	80017a0 <clamp01>
 8001a8e:	eef0 7a40 	vmov.f32	s15, s0
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	edc3 7a00 	vstr	s15, [r3]
 8001a98:	e000      	b.n	8001a9c <soc_update_coulomb_count+0xec>
    if (!soc || cfg->capacity_Ah <= 0.0f || dt_s <= 0.0f) return;
 8001a9a:	bf00      	nop
}
 8001a9c:	3720      	adds	r7, #32
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	45610000 	.word	0x45610000

08001aa8 <soc_update_hybrid>:
void soc_update_hybrid(float* soc_estimate,
                       float voltage_V,
                       float current_A,
                       float dt_s,
                       const SoCConfig* cfg,
                       float alpha) {
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b08a      	sub	sp, #40	@ 0x28
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6178      	str	r0, [r7, #20]
 8001ab0:	ed87 0a04 	vstr	s0, [r7, #16]
 8001ab4:	edc7 0a03 	vstr	s1, [r7, #12]
 8001ab8:	ed87 1a02 	vstr	s2, [r7, #8]
 8001abc:	6079      	str	r1, [r7, #4]
 8001abe:	edc7 1a00 	vstr	s3, [r7]
    if (!soc_estimate) return;
 8001ac2:	697b      	ldr	r3, [r7, #20]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d044      	beq.n	8001b52 <soc_update_hybrid+0xaa>
    if (alpha < 0.0f) alpha = 0.0f;
 8001ac8:	edd7 7a00 	vldr	s15, [r7]
 8001acc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ad0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ad4:	d502      	bpl.n	8001adc <soc_update_hybrid+0x34>
 8001ad6:	f04f 0300 	mov.w	r3, #0
 8001ada:	603b      	str	r3, [r7, #0]
    if (alpha > 1.0f) alpha = 1.0f;
 8001adc:	edd7 7a00 	vldr	s15, [r7]
 8001ae0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001ae4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ae8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aec:	dd02      	ble.n	8001af4 <soc_update_hybrid+0x4c>
 8001aee:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001af2:	603b      	str	r3, [r7, #0]

    // Step 1: integrazione coulomb counting
    soc_update_coulomb_count(soc_estimate, current_A, dt_s, cfg);
 8001af4:	6879      	ldr	r1, [r7, #4]
 8001af6:	edd7 0a02 	vldr	s1, [r7, #8]
 8001afa:	ed97 0a03 	vldr	s0, [r7, #12]
 8001afe:	6978      	ldr	r0, [r7, #20]
 8001b00:	f7ff ff56 	bl	80019b0 <soc_update_coulomb_count>

    // Step 2: correzione con OCV
    float soc_ocv = soc_from_ocv(voltage_V);
 8001b04:	ed97 0a04 	vldr	s0, [r7, #16]
 8001b08:	f7ff fe90 	bl	800182c <soc_from_ocv>
 8001b0c:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
    float soc_cc = *soc_estimate;
 8001b10:	697b      	ldr	r3, [r7, #20]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	623b      	str	r3, [r7, #32]

    float soc_fused = alpha * soc_cc + (1.0f - alpha) * soc_ocv;
 8001b16:	ed97 7a00 	vldr	s14, [r7]
 8001b1a:	edd7 7a08 	vldr	s15, [r7, #32]
 8001b1e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b22:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001b26:	edd7 7a00 	vldr	s15, [r7]
 8001b2a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001b2e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001b32:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b36:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b3a:	edc7 7a07 	vstr	s15, [r7, #28]
    *soc_estimate = clamp01(soc_fused);
 8001b3e:	ed97 0a07 	vldr	s0, [r7, #28]
 8001b42:	f7ff fe2d 	bl	80017a0 <clamp01>
 8001b46:	eef0 7a40 	vmov.f32	s15, s0
 8001b4a:	697b      	ldr	r3, [r7, #20]
 8001b4c:	edc3 7a00 	vstr	s15, [r3]
 8001b50:	e000      	b.n	8001b54 <soc_update_hybrid+0xac>
    if (!soc_estimate) return;
 8001b52:	bf00      	nop
}
 8001b54:	3728      	adds	r7, #40	@ 0x28
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}

08001b5a <compute_cells_soc_from_voltage>:

void compute_cells_soc_from_voltage(Cella* cells)
{
 8001b5a:	b590      	push	{r4, r7, lr}
 8001b5c:	b085      	sub	sp, #20
 8001b5e:	af00      	add	r7, sp, #0
 8001b60:	6078      	str	r0, [r7, #4]
    if (!cells) return;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d023      	beq.n	8001bb0 <compute_cells_soc_from_voltage+0x56>

    for (size_t i = 0; i < NUM_CELLS; ++i) {
 8001b68:	2300      	movs	r3, #0
 8001b6a:	60fb      	str	r3, [r7, #12]
 8001b6c:	e01c      	b.n	8001ba8 <compute_cells_soc_from_voltage+0x4e>
        cells[i].SOC = soc_from_ocv(cells[i].tensione);
 8001b6e:	68fa      	ldr	r2, [r7, #12]
 8001b70:	4613      	mov	r3, r2
 8001b72:	005b      	lsls	r3, r3, #1
 8001b74:	4413      	add	r3, r2
 8001b76:	00db      	lsls	r3, r3, #3
 8001b78:	461a      	mov	r2, r3
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	4413      	add	r3, r2
 8001b7e:	edd3 7a00 	vldr	s15, [r3]
 8001b82:	68fa      	ldr	r2, [r7, #12]
 8001b84:	4613      	mov	r3, r2
 8001b86:	005b      	lsls	r3, r3, #1
 8001b88:	4413      	add	r3, r2
 8001b8a:	00db      	lsls	r3, r3, #3
 8001b8c:	461a      	mov	r2, r3
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	189c      	adds	r4, r3, r2
 8001b92:	eeb0 0a67 	vmov.f32	s0, s15
 8001b96:	f7ff fe49 	bl	800182c <soc_from_ocv>
 8001b9a:	eef0 7a40 	vmov.f32	s15, s0
 8001b9e:	edc4 7a03 	vstr	s15, [r4, #12]
    for (size_t i = 0; i < NUM_CELLS; ++i) {
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	3301      	adds	r3, #1
 8001ba6:	60fb      	str	r3, [r7, #12]
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	2b0b      	cmp	r3, #11
 8001bac:	d9df      	bls.n	8001b6e <compute_cells_soc_from_voltage+0x14>
 8001bae:	e000      	b.n	8001bb2 <compute_cells_soc_from_voltage+0x58>
    if (!cells) return;
 8001bb0:	bf00      	nop
    }
}
 8001bb2:	3714      	adds	r7, #20
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd90      	pop	{r4, r7, pc}

08001bb8 <calcolo_SOC>:



	   // Inizializzo la stima con l'OCV calcolato sopra
void calcolo_SOC(){
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b086      	sub	sp, #24
 8001bbc:	af00      	add	r7, sp, #0
	static bool initialized=false;
	if(!initialized){
 8001bbe:	4b2b      	ldr	r3, [pc, #172]	@ (8001c6c <calcolo_SOC+0xb4>)
 8001bc0:	781b      	ldrb	r3, [r3, #0]
 8001bc2:	f083 0301 	eor.w	r3, r3, #1
 8001bc6:	b2db      	uxtb	r3, r3
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d005      	beq.n	8001bd8 <calcolo_SOC+0x20>
		compute_cells_soc_from_voltage (Batteria);
 8001bcc:	4828      	ldr	r0, [pc, #160]	@ (8001c70 <calcolo_SOC+0xb8>)
 8001bce:	f7ff ffc4 	bl	8001b5a <compute_cells_soc_from_voltage>
		initialized= true;
 8001bd2:	4b26      	ldr	r3, [pc, #152]	@ (8001c6c <calcolo_SOC+0xb4>)
 8001bd4:	2201      	movs	r2, #1
 8001bd6:	701a      	strb	r2, [r3, #0]
	}


	static uint32_t last_ms = 0;
	uint32_t now_ms = HAL_GetTick();
 8001bd8:	f000 ffd4 	bl	8002b84 <HAL_GetTick>
 8001bdc:	6138      	str	r0, [r7, #16]
	float dt_s = (last_ms == 0) ? 0.0f : (now_ms - last_ms) / 1000.0f;
 8001bde:	4b25      	ldr	r3, [pc, #148]	@ (8001c74 <calcolo_SOC+0xbc>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d00c      	beq.n	8001c00 <calcolo_SOC+0x48>
 8001be6:	4b23      	ldr	r3, [pc, #140]	@ (8001c74 <calcolo_SOC+0xbc>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	693a      	ldr	r2, [r7, #16]
 8001bec:	1ad3      	subs	r3, r2, r3
 8001bee:	ee07 3a90 	vmov	s15, r3
 8001bf2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001bf6:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8001c78 <calcolo_SOC+0xc0>
 8001bfa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001bfe:	e001      	b.n	8001c04 <calcolo_SOC+0x4c>
 8001c00:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8001c7c <calcolo_SOC+0xc4>
 8001c04:	edc7 7a03 	vstr	s15, [r7, #12]
	last_ms = now_ms;
 8001c08:	4a1a      	ldr	r2, [pc, #104]	@ (8001c74 <calcolo_SOC+0xbc>)
 8001c0a:	693b      	ldr	r3, [r7, #16]
 8001c0c:	6013      	str	r3, [r2, #0]

    float alpha = 0.98f;
 8001c0e:	4b1c      	ldr	r3, [pc, #112]	@ (8001c80 <calcolo_SOC+0xc8>)
 8001c10:	60bb      	str	r3, [r7, #8]
    float Ic = 0.1f;
 8001c12:	4b1c      	ldr	r3, [pc, #112]	@ (8001c84 <calcolo_SOC+0xcc>)
 8001c14:	607b      	str	r3, [r7, #4]
	// Un passo di aggiornamento ibrido (ripetere a ogni ciclo temporale)
    for (int i = 0; i < 12; ++i) {
 8001c16:	2300      	movs	r3, #0
 8001c18:	617b      	str	r3, [r7, #20]
 8001c1a:	e01f      	b.n	8001c5c <calcolo_SOC+0xa4>
        soc_update_hybrid(&Batteria[i].SOC, Batteria[i].tensione, Ic, dt_s, &cfg, alpha);
 8001c1c:	697a      	ldr	r2, [r7, #20]
 8001c1e:	4613      	mov	r3, r2
 8001c20:	005b      	lsls	r3, r3, #1
 8001c22:	4413      	add	r3, r2
 8001c24:	00db      	lsls	r3, r3, #3
 8001c26:	3308      	adds	r3, #8
 8001c28:	4a11      	ldr	r2, [pc, #68]	@ (8001c70 <calcolo_SOC+0xb8>)
 8001c2a:	4413      	add	r3, r2
 8001c2c:	1d18      	adds	r0, r3, #4
 8001c2e:	4910      	ldr	r1, [pc, #64]	@ (8001c70 <calcolo_SOC+0xb8>)
 8001c30:	697a      	ldr	r2, [r7, #20]
 8001c32:	4613      	mov	r3, r2
 8001c34:	005b      	lsls	r3, r3, #1
 8001c36:	4413      	add	r3, r2
 8001c38:	00db      	lsls	r3, r3, #3
 8001c3a:	440b      	add	r3, r1
 8001c3c:	edd3 7a00 	vldr	s15, [r3]
 8001c40:	edd7 1a02 	vldr	s3, [r7, #8]
 8001c44:	4910      	ldr	r1, [pc, #64]	@ (8001c88 <calcolo_SOC+0xd0>)
 8001c46:	ed97 1a03 	vldr	s2, [r7, #12]
 8001c4a:	edd7 0a01 	vldr	s1, [r7, #4]
 8001c4e:	eeb0 0a67 	vmov.f32	s0, s15
 8001c52:	f7ff ff29 	bl	8001aa8 <soc_update_hybrid>
    for (int i = 0; i < 12; ++i) {
 8001c56:	697b      	ldr	r3, [r7, #20]
 8001c58:	3301      	adds	r3, #1
 8001c5a:	617b      	str	r3, [r7, #20]
 8001c5c:	697b      	ldr	r3, [r7, #20]
 8001c5e:	2b0b      	cmp	r3, #11
 8001c60:	dddc      	ble.n	8001c1c <calcolo_SOC+0x64>
    }

}
 8001c62:	bf00      	nop
 8001c64:	bf00      	nop
 8001c66:	3718      	adds	r7, #24
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	24000528 	.word	0x24000528
 8001c70:	2400056c 	.word	0x2400056c
 8001c74:	2400052c 	.word	0x2400052c
 8001c78:	447a0000 	.word	0x447a0000
 8001c7c:	00000000 	.word	0x00000000
 8001c80:	3f7ae148 	.word	0x3f7ae148
 8001c84:	3dcccccd 	.word	0x3dcccccd
 8001c88:	24000328 	.word	0x24000328

08001c8c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b08e      	sub	sp, #56	@ 0x38
 8001c90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8001c92:	f000 fad9 	bl	8002248 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c96:	f000 ff25 	bl	8002ae4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c9a:	f000 f87d 	bl	8001d98 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c9e:	f000 fa3b 	bl	8002118 <MX_GPIO_Init>
  MX_SPI3_Init();
 8001ca2:	f000 f8f3 	bl	8001e8c <MX_SPI3_Init>
  MX_USART3_UART_Init();
 8001ca6:	f000 f9eb 	bl	8002080 <MX_USART3_UART_Init>
  MX_TIM2_Init();
 8001caa:	f000 f99b 	bl	8001fe4 <MX_TIM2_Init>
  MX_SPI5_Init();
 8001cae:	f000 f943 	bl	8001f38 <MX_SPI5_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim2);
 8001cb2:	4830      	ldr	r0, [pc, #192]	@ (8001d74 <main+0xe8>)
 8001cb4:	f005 f816 	bl	8006ce4 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  ltc6811_configure();
 8001cb8:	f7ff fa1a 	bl	80010f0 <ltc6811_configure>

   //verifichiamo se effettivamente stiamo scrivendo nel modo giusto
   HAL_StatusTypeDef status1 = ltc6811_read_data(0x0002, &config[0], 6);
 8001cbc:	2206      	movs	r2, #6
 8001cbe:	492e      	ldr	r1, [pc, #184]	@ (8001d78 <main+0xec>)
 8001cc0:	2002      	movs	r0, #2
 8001cc2:	f7ff f8d3 	bl	8000e6c <ltc6811_read_data>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  for (int i = 0; i < 6; i++)
 8001ccc:	2300      	movs	r3, #0
 8001cce:	637b      	str	r3, [r7, #52]	@ 0x34
 8001cd0:	e015      	b.n	8001cfe <main+0x72>
  {
	  char buffer2[40];
           	// Converti float in stringa
      int length2 = sprintf(buffer2, "Il valore %d della configurazione: %x \r\n", i+1, config[i]);
 8001cd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001cd4:	1c5a      	adds	r2, r3, #1
 8001cd6:	4928      	ldr	r1, [pc, #160]	@ (8001d78 <main+0xec>)
 8001cd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001cda:	440b      	add	r3, r1
 8001cdc:	781b      	ldrb	r3, [r3, #0]
 8001cde:	1d38      	adds	r0, r7, #4
 8001ce0:	4926      	ldr	r1, [pc, #152]	@ (8001d7c <main+0xf0>)
 8001ce2:	f007 fcef 	bl	80096c4 <siprintf>
 8001ce6:	62f8      	str	r0, [r7, #44]	@ 0x2c
         	// Invia via UART
       HAL_UART_Transmit(&huart3, (uint8_t*)buffer2, length2, HAL_MAX_DELAY);
 8001ce8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cea:	b29a      	uxth	r2, r3
 8001cec:	1d39      	adds	r1, r7, #4
 8001cee:	f04f 33ff 	mov.w	r3, #4294967295
 8001cf2:	4823      	ldr	r0, [pc, #140]	@ (8001d80 <main+0xf4>)
 8001cf4:	f005 fcd0 	bl	8007698 <HAL_UART_Transmit>
  for (int i = 0; i < 6; i++)
 8001cf8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001cfa:	3301      	adds	r3, #1
 8001cfc:	637b      	str	r3, [r7, #52]	@ 0x34
 8001cfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d00:	2b05      	cmp	r3, #5
 8001d02:	dde6      	ble.n	8001cd2 <main+0x46>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	   if(timer_flag==1)
 8001d04:	4b1f      	ldr	r3, [pc, #124]	@ (8001d84 <main+0xf8>)
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	2b01      	cmp	r3, #1
 8001d0a:	d12e      	bne.n	8001d6a <main+0xde>
	   {

	        if (ltc6811_read_cell_voltages() == HAL_OK)
 8001d0c:	f7ff fa22 	bl	8001154 <ltc6811_read_cell_voltages>
 8001d10:	4603      	mov	r3, r0
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d101      	bne.n	8001d1a <main+0x8e>
	        {
	        	// Stampa risultati
	        	stampa_tensioni_celle();
 8001d16:	f7ff fc7d 	bl	8001614 <stampa_tensioni_celle>
	        }

	       	if (ltc6811_read_gpio_voltages(tensione_GPIO) == HAL_OK)
 8001d1a:	481b      	ldr	r0, [pc, #108]	@ (8001d88 <main+0xfc>)
 8001d1c:	f7ff faca 	bl	80012b4 <ltc6811_read_gpio_voltages>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d102      	bne.n	8001d2c <main+0xa0>
	       	{
	       		// Stampa risultati
	       		stampa_tensioni_GPIO(tensione_GPIO);
 8001d26:	4818      	ldr	r0, [pc, #96]	@ (8001d88 <main+0xfc>)
 8001d28:	f7ff fcaa 	bl	8001680 <stampa_tensioni_GPIO>
	        }

	       	if (ltc6811_read_status() == HAL_OK)
 8001d2c:	f7ff fb4e 	bl	80013cc <ltc6811_read_status>
 8001d30:	4603      	mov	r3, r0
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d10d      	bne.n	8001d52 <main+0xc6>
	       	{
	       		// Stampa risultati
	       		stampa_temperatura_interna(int_temperature);
 8001d36:	4b15      	ldr	r3, [pc, #84]	@ (8001d8c <main+0x100>)
 8001d38:	edd3 7a00 	vldr	s15, [r3]
 8001d3c:	eeb0 0a67 	vmov.f32	s0, s15
 8001d40:	f7ff fd0c 	bl	800175c <stampa_temperatura_interna>
	       		stampa_somma_celle(somma_celle);
 8001d44:	4b12      	ldr	r3, [pc, #72]	@ (8001d90 <main+0x104>)
 8001d46:	edd3 7a00 	vldr	s15, [r3]
 8001d4a:	eeb0 0a67 	vmov.f32	s0, s15
 8001d4e:	f7ff fce3 	bl	8001718 <stampa_somma_celle>
	       	}

	       	calcolo_SOC();
 8001d52:	f7ff ff31 	bl	8001bb8 <calcolo_SOC>
	       	stampa_somma_celle(Batteria[1].SOC);
 8001d56:	4b0f      	ldr	r3, [pc, #60]	@ (8001d94 <main+0x108>)
 8001d58:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001d5c:	eeb0 0a67 	vmov.f32	s0, s15
 8001d60:	f7ff fcda 	bl	8001718 <stampa_somma_celle>

	       	timer_flag=0;
 8001d64:	4b07      	ldr	r3, [pc, #28]	@ (8001d84 <main+0xf8>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	701a      	strb	r2, [r3, #0]
	   }
	   HAL_Delay(1000);
 8001d6a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001d6e:	f000 ff15 	bl	8002b9c <HAL_Delay>
	   if(timer_flag==1)
 8001d72:	e7c7      	b.n	8001d04 <main+0x78>
 8001d74:	2400079c 	.word	0x2400079c
 8001d78:	24000534 	.word	0x24000534
 8001d7c:	0800ce98 	.word	0x0800ce98
 8001d80:	240007e8 	.word	0x240007e8
 8001d84:	24000530 	.word	0x24000530
 8001d88:	24000544 	.word	0x24000544
 8001d8c:	24000560 	.word	0x24000560
 8001d90:	2400055c 	.word	0x2400055c
 8001d94:	2400056c 	.word	0x2400056c

08001d98 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b09c      	sub	sp, #112	@ 0x70
 8001d9c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d9e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001da2:	224c      	movs	r2, #76	@ 0x4c
 8001da4:	2100      	movs	r1, #0
 8001da6:	4618      	mov	r0, r3
 8001da8:	f007 fcf1 	bl	800978e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001dac:	1d3b      	adds	r3, r7, #4
 8001dae:	2220      	movs	r2, #32
 8001db0:	2100      	movs	r1, #0
 8001db2:	4618      	mov	r0, r3
 8001db4:	f007 fceb 	bl	800978e <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001db8:	2002      	movs	r0, #2
 8001dba:	f001 fa41 	bl	8003240 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	603b      	str	r3, [r7, #0]
 8001dc2:	4b30      	ldr	r3, [pc, #192]	@ (8001e84 <SystemClock_Config+0xec>)
 8001dc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dc6:	4a2f      	ldr	r2, [pc, #188]	@ (8001e84 <SystemClock_Config+0xec>)
 8001dc8:	f023 0301 	bic.w	r3, r3, #1
 8001dcc:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001dce:	4b2d      	ldr	r3, [pc, #180]	@ (8001e84 <SystemClock_Config+0xec>)
 8001dd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dd2:	f003 0301 	and.w	r3, r3, #1
 8001dd6:	603b      	str	r3, [r7, #0]
 8001dd8:	4b2b      	ldr	r3, [pc, #172]	@ (8001e88 <SystemClock_Config+0xf0>)
 8001dda:	699b      	ldr	r3, [r3, #24]
 8001ddc:	4a2a      	ldr	r2, [pc, #168]	@ (8001e88 <SystemClock_Config+0xf0>)
 8001dde:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001de2:	6193      	str	r3, [r2, #24]
 8001de4:	4b28      	ldr	r3, [pc, #160]	@ (8001e88 <SystemClock_Config+0xf0>)
 8001de6:	699b      	ldr	r3, [r3, #24]
 8001de8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001dec:	603b      	str	r3, [r7, #0]
 8001dee:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001df0:	bf00      	nop
 8001df2:	4b25      	ldr	r3, [pc, #148]	@ (8001e88 <SystemClock_Config+0xf0>)
 8001df4:	699b      	ldr	r3, [r3, #24]
 8001df6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001dfa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001dfe:	d1f8      	bne.n	8001df2 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001e00:	2301      	movs	r3, #1
 8001e02:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001e04:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001e08:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e0a:	2302      	movs	r3, #2
 8001e0c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001e0e:	2302      	movs	r3, #2
 8001e10:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001e12:	2301      	movs	r3, #1
 8001e14:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001e16:	2364      	movs	r3, #100	@ 0x64
 8001e18:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001e1a:	2302      	movs	r3, #2
 8001e1c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001e1e:	2304      	movs	r3, #4
 8001e20:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001e22:	2302      	movs	r3, #2
 8001e24:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001e26:	230c      	movs	r3, #12
 8001e28:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e32:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e36:	4618      	mov	r0, r3
 8001e38:	f001 fa3c 	bl	80032b4 <HAL_RCC_OscConfig>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d001      	beq.n	8001e46 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001e42:	f000 fa49 	bl	80022d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e46:	233f      	movs	r3, #63	@ 0x3f
 8001e48:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e4a:	2303      	movs	r3, #3
 8001e4c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001e52:	2308      	movs	r3, #8
 8001e54:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001e56:	2340      	movs	r3, #64	@ 0x40
 8001e58:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001e5a:	2340      	movs	r3, #64	@ 0x40
 8001e5c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001e5e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001e62:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001e64:	2340      	movs	r3, #64	@ 0x40
 8001e66:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001e68:	1d3b      	adds	r3, r7, #4
 8001e6a:	2102      	movs	r1, #2
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f001 fe7b 	bl	8003b68 <HAL_RCC_ClockConfig>
 8001e72:	4603      	mov	r3, r0
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d001      	beq.n	8001e7c <SystemClock_Config+0xe4>
  {
    Error_Handler();
 8001e78:	f000 fa2e 	bl	80022d8 <Error_Handler>
  }
}
 8001e7c:	bf00      	nop
 8001e7e:	3770      	adds	r7, #112	@ 0x70
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}
 8001e84:	58000400 	.word	0x58000400
 8001e88:	58024800 	.word	0x58024800

08001e8c <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001e90:	4b27      	ldr	r3, [pc, #156]	@ (8001f30 <MX_SPI3_Init+0xa4>)
 8001e92:	4a28      	ldr	r2, [pc, #160]	@ (8001f34 <MX_SPI3_Init+0xa8>)
 8001e94:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001e96:	4b26      	ldr	r3, [pc, #152]	@ (8001f30 <MX_SPI3_Init+0xa4>)
 8001e98:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001e9c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001e9e:	4b24      	ldr	r3, [pc, #144]	@ (8001f30 <MX_SPI3_Init+0xa4>)
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001ea4:	4b22      	ldr	r3, [pc, #136]	@ (8001f30 <MX_SPI3_Init+0xa4>)
 8001ea6:	2207      	movs	r2, #7
 8001ea8:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001eaa:	4b21      	ldr	r3, [pc, #132]	@ (8001f30 <MX_SPI3_Init+0xa4>)
 8001eac:	2200      	movs	r2, #0
 8001eae:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001eb0:	4b1f      	ldr	r3, [pc, #124]	@ (8001f30 <MX_SPI3_Init+0xa4>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001eb6:	4b1e      	ldr	r3, [pc, #120]	@ (8001f30 <MX_SPI3_Init+0xa4>)
 8001eb8:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001ebc:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001ebe:	4b1c      	ldr	r3, [pc, #112]	@ (8001f30 <MX_SPI3_Init+0xa4>)
 8001ec0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001ec4:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001ec6:	4b1a      	ldr	r3, [pc, #104]	@ (8001f30 <MX_SPI3_Init+0xa4>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001ecc:	4b18      	ldr	r3, [pc, #96]	@ (8001f30 <MX_SPI3_Init+0xa4>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ed2:	4b17      	ldr	r3, [pc, #92]	@ (8001f30 <MX_SPI3_Init+0xa4>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 8001ed8:	4b15      	ldr	r3, [pc, #84]	@ (8001f30 <MX_SPI3_Init+0xa4>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001ede:	4b14      	ldr	r3, [pc, #80]	@ (8001f30 <MX_SPI3_Init+0xa4>)
 8001ee0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001ee4:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001ee6:	4b12      	ldr	r3, [pc, #72]	@ (8001f30 <MX_SPI3_Init+0xa4>)
 8001ee8:	2200      	movs	r2, #0
 8001eea:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001eec:	4b10      	ldr	r3, [pc, #64]	@ (8001f30 <MX_SPI3_Init+0xa4>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001ef2:	4b0f      	ldr	r3, [pc, #60]	@ (8001f30 <MX_SPI3_Init+0xa4>)
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001ef8:	4b0d      	ldr	r3, [pc, #52]	@ (8001f30 <MX_SPI3_Init+0xa4>)
 8001efa:	2200      	movs	r2, #0
 8001efc:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001efe:	4b0c      	ldr	r3, [pc, #48]	@ (8001f30 <MX_SPI3_Init+0xa4>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001f04:	4b0a      	ldr	r3, [pc, #40]	@ (8001f30 <MX_SPI3_Init+0xa4>)
 8001f06:	2200      	movs	r2, #0
 8001f08:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001f0a:	4b09      	ldr	r3, [pc, #36]	@ (8001f30 <MX_SPI3_Init+0xa4>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001f10:	4b07      	ldr	r3, [pc, #28]	@ (8001f30 <MX_SPI3_Init+0xa4>)
 8001f12:	2200      	movs	r2, #0
 8001f14:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001f16:	4b06      	ldr	r3, [pc, #24]	@ (8001f30 <MX_SPI3_Init+0xa4>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001f1c:	4804      	ldr	r0, [pc, #16]	@ (8001f30 <MX_SPI3_Init+0xa4>)
 8001f1e:	f004 f81d 	bl	8005f5c <HAL_SPI_Init>
 8001f22:	4603      	mov	r3, r0
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d001      	beq.n	8001f2c <MX_SPI3_Init+0xa0>
  {
    Error_Handler();
 8001f28:	f000 f9d6 	bl	80022d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001f2c:	bf00      	nop
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	2400068c 	.word	0x2400068c
 8001f34:	40003c00 	.word	0x40003c00

08001f38 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8001f3c:	4b27      	ldr	r3, [pc, #156]	@ (8001fdc <MX_SPI5_Init+0xa4>)
 8001f3e:	4a28      	ldr	r2, [pc, #160]	@ (8001fe0 <MX_SPI5_Init+0xa8>)
 8001f40:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8001f42:	4b26      	ldr	r3, [pc, #152]	@ (8001fdc <MX_SPI5_Init+0xa4>)
 8001f44:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001f48:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8001f4a:	4b24      	ldr	r3, [pc, #144]	@ (8001fdc <MX_SPI5_Init+0xa4>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8001f50:	4b22      	ldr	r3, [pc, #136]	@ (8001fdc <MX_SPI5_Init+0xa4>)
 8001f52:	2207      	movs	r2, #7
 8001f54:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f56:	4b21      	ldr	r3, [pc, #132]	@ (8001fdc <MX_SPI5_Init+0xa4>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001f5c:	4b1f      	ldr	r3, [pc, #124]	@ (8001fdc <MX_SPI5_Init+0xa4>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8001f62:	4b1e      	ldr	r3, [pc, #120]	@ (8001fdc <MX_SPI5_Init+0xa4>)
 8001f64:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001f68:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001f6a:	4b1c      	ldr	r3, [pc, #112]	@ (8001fdc <MX_SPI5_Init+0xa4>)
 8001f6c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001f70:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001f72:	4b1a      	ldr	r3, [pc, #104]	@ (8001fdc <MX_SPI5_Init+0xa4>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001f78:	4b18      	ldr	r3, [pc, #96]	@ (8001fdc <MX_SPI5_Init+0xa4>)
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f7e:	4b17      	ldr	r3, [pc, #92]	@ (8001fdc <MX_SPI5_Init+0xa4>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 0x0;
 8001f84:	4b15      	ldr	r3, [pc, #84]	@ (8001fdc <MX_SPI5_Init+0xa4>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001f8a:	4b14      	ldr	r3, [pc, #80]	@ (8001fdc <MX_SPI5_Init+0xa4>)
 8001f8c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001f90:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi5.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001f92:	4b12      	ldr	r3, [pc, #72]	@ (8001fdc <MX_SPI5_Init+0xa4>)
 8001f94:	2200      	movs	r2, #0
 8001f96:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi5.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001f98:	4b10      	ldr	r3, [pc, #64]	@ (8001fdc <MX_SPI5_Init+0xa4>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi5.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001f9e:	4b0f      	ldr	r3, [pc, #60]	@ (8001fdc <MX_SPI5_Init+0xa4>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi5.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001fa4:	4b0d      	ldr	r3, [pc, #52]	@ (8001fdc <MX_SPI5_Init+0xa4>)
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi5.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001faa:	4b0c      	ldr	r3, [pc, #48]	@ (8001fdc <MX_SPI5_Init+0xa4>)
 8001fac:	2200      	movs	r2, #0
 8001fae:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi5.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001fb0:	4b0a      	ldr	r3, [pc, #40]	@ (8001fdc <MX_SPI5_Init+0xa4>)
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi5.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001fb6:	4b09      	ldr	r3, [pc, #36]	@ (8001fdc <MX_SPI5_Init+0xa4>)
 8001fb8:	2200      	movs	r2, #0
 8001fba:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi5.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001fbc:	4b07      	ldr	r3, [pc, #28]	@ (8001fdc <MX_SPI5_Init+0xa4>)
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi5.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001fc2:	4b06      	ldr	r3, [pc, #24]	@ (8001fdc <MX_SPI5_Init+0xa4>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001fc8:	4804      	ldr	r0, [pc, #16]	@ (8001fdc <MX_SPI5_Init+0xa4>)
 8001fca:	f003 ffc7 	bl	8005f5c <HAL_SPI_Init>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d001      	beq.n	8001fd8 <MX_SPI5_Init+0xa0>
  {
    Error_Handler();
 8001fd4:	f000 f980 	bl	80022d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8001fd8:	bf00      	nop
 8001fda:	bd80      	pop	{r7, pc}
 8001fdc:	24000714 	.word	0x24000714
 8001fe0:	40015000 	.word	0x40015000

08001fe4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b088      	sub	sp, #32
 8001fe8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001fea:	f107 0310 	add.w	r3, r7, #16
 8001fee:	2200      	movs	r2, #0
 8001ff0:	601a      	str	r2, [r3, #0]
 8001ff2:	605a      	str	r2, [r3, #4]
 8001ff4:	609a      	str	r2, [r3, #8]
 8001ff6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ff8:	1d3b      	adds	r3, r7, #4
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	601a      	str	r2, [r3, #0]
 8001ffe:	605a      	str	r2, [r3, #4]
 8002000:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002002:	4b1e      	ldr	r3, [pc, #120]	@ (800207c <MX_TIM2_Init+0x98>)
 8002004:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002008:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1999;
 800200a:	4b1c      	ldr	r3, [pc, #112]	@ (800207c <MX_TIM2_Init+0x98>)
 800200c:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8002010:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002012:	4b1a      	ldr	r3, [pc, #104]	@ (800207c <MX_TIM2_Init+0x98>)
 8002014:	2200      	movs	r2, #0
 8002016:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8002018:	4b18      	ldr	r3, [pc, #96]	@ (800207c <MX_TIM2_Init+0x98>)
 800201a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800201e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002020:	4b16      	ldr	r3, [pc, #88]	@ (800207c <MX_TIM2_Init+0x98>)
 8002022:	2200      	movs	r2, #0
 8002024:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002026:	4b15      	ldr	r3, [pc, #84]	@ (800207c <MX_TIM2_Init+0x98>)
 8002028:	2280      	movs	r2, #128	@ 0x80
 800202a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800202c:	4813      	ldr	r0, [pc, #76]	@ (800207c <MX_TIM2_Init+0x98>)
 800202e:	f004 fe02 	bl	8006c36 <HAL_TIM_Base_Init>
 8002032:	4603      	mov	r3, r0
 8002034:	2b00      	cmp	r3, #0
 8002036:	d001      	beq.n	800203c <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8002038:	f000 f94e 	bl	80022d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800203c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002040:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002042:	f107 0310 	add.w	r3, r7, #16
 8002046:	4619      	mov	r1, r3
 8002048:	480c      	ldr	r0, [pc, #48]	@ (800207c <MX_TIM2_Init+0x98>)
 800204a:	f004 ffcb 	bl	8006fe4 <HAL_TIM_ConfigClockSource>
 800204e:	4603      	mov	r3, r0
 8002050:	2b00      	cmp	r3, #0
 8002052:	d001      	beq.n	8002058 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8002054:	f000 f940 	bl	80022d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002058:	2300      	movs	r3, #0
 800205a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800205c:	2300      	movs	r3, #0
 800205e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002060:	1d3b      	adds	r3, r7, #4
 8002062:	4619      	mov	r1, r3
 8002064:	4805      	ldr	r0, [pc, #20]	@ (800207c <MX_TIM2_Init+0x98>)
 8002066:	f005 fa1b 	bl	80074a0 <HAL_TIMEx_MasterConfigSynchronization>
 800206a:	4603      	mov	r3, r0
 800206c:	2b00      	cmp	r3, #0
 800206e:	d001      	beq.n	8002074 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8002070:	f000 f932 	bl	80022d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002074:	bf00      	nop
 8002076:	3720      	adds	r7, #32
 8002078:	46bd      	mov	sp, r7
 800207a:	bd80      	pop	{r7, pc}
 800207c:	2400079c 	.word	0x2400079c

08002080 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002084:	4b22      	ldr	r3, [pc, #136]	@ (8002110 <MX_USART3_UART_Init+0x90>)
 8002086:	4a23      	ldr	r2, [pc, #140]	@ (8002114 <MX_USART3_UART_Init+0x94>)
 8002088:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800208a:	4b21      	ldr	r3, [pc, #132]	@ (8002110 <MX_USART3_UART_Init+0x90>)
 800208c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002090:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002092:	4b1f      	ldr	r3, [pc, #124]	@ (8002110 <MX_USART3_UART_Init+0x90>)
 8002094:	2200      	movs	r2, #0
 8002096:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002098:	4b1d      	ldr	r3, [pc, #116]	@ (8002110 <MX_USART3_UART_Init+0x90>)
 800209a:	2200      	movs	r2, #0
 800209c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800209e:	4b1c      	ldr	r3, [pc, #112]	@ (8002110 <MX_USART3_UART_Init+0x90>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80020a4:	4b1a      	ldr	r3, [pc, #104]	@ (8002110 <MX_USART3_UART_Init+0x90>)
 80020a6:	220c      	movs	r2, #12
 80020a8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020aa:	4b19      	ldr	r3, [pc, #100]	@ (8002110 <MX_USART3_UART_Init+0x90>)
 80020ac:	2200      	movs	r2, #0
 80020ae:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80020b0:	4b17      	ldr	r3, [pc, #92]	@ (8002110 <MX_USART3_UART_Init+0x90>)
 80020b2:	2200      	movs	r2, #0
 80020b4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80020b6:	4b16      	ldr	r3, [pc, #88]	@ (8002110 <MX_USART3_UART_Init+0x90>)
 80020b8:	2200      	movs	r2, #0
 80020ba:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80020bc:	4b14      	ldr	r3, [pc, #80]	@ (8002110 <MX_USART3_UART_Init+0x90>)
 80020be:	2200      	movs	r2, #0
 80020c0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80020c2:	4b13      	ldr	r3, [pc, #76]	@ (8002110 <MX_USART3_UART_Init+0x90>)
 80020c4:	2200      	movs	r2, #0
 80020c6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80020c8:	4811      	ldr	r0, [pc, #68]	@ (8002110 <MX_USART3_UART_Init+0x90>)
 80020ca:	f005 fa95 	bl	80075f8 <HAL_UART_Init>
 80020ce:	4603      	mov	r3, r0
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d001      	beq.n	80020d8 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80020d4:	f000 f900 	bl	80022d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80020d8:	2100      	movs	r1, #0
 80020da:	480d      	ldr	r0, [pc, #52]	@ (8002110 <MX_USART3_UART_Init+0x90>)
 80020dc:	f006 fb2b 	bl	8008736 <HAL_UARTEx_SetTxFifoThreshold>
 80020e0:	4603      	mov	r3, r0
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d001      	beq.n	80020ea <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80020e6:	f000 f8f7 	bl	80022d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80020ea:	2100      	movs	r1, #0
 80020ec:	4808      	ldr	r0, [pc, #32]	@ (8002110 <MX_USART3_UART_Init+0x90>)
 80020ee:	f006 fb60 	bl	80087b2 <HAL_UARTEx_SetRxFifoThreshold>
 80020f2:	4603      	mov	r3, r0
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d001      	beq.n	80020fc <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80020f8:	f000 f8ee 	bl	80022d8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80020fc:	4804      	ldr	r0, [pc, #16]	@ (8002110 <MX_USART3_UART_Init+0x90>)
 80020fe:	f006 fae1 	bl	80086c4 <HAL_UARTEx_DisableFifoMode>
 8002102:	4603      	mov	r3, r0
 8002104:	2b00      	cmp	r3, #0
 8002106:	d001      	beq.n	800210c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8002108:	f000 f8e6 	bl	80022d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800210c:	bf00      	nop
 800210e:	bd80      	pop	{r7, pc}
 8002110:	240007e8 	.word	0x240007e8
 8002114:	40004800 	.word	0x40004800

08002118 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b08a      	sub	sp, #40	@ 0x28
 800211c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800211e:	f107 0314 	add.w	r3, r7, #20
 8002122:	2200      	movs	r2, #0
 8002124:	601a      	str	r2, [r3, #0]
 8002126:	605a      	str	r2, [r3, #4]
 8002128:	609a      	str	r2, [r3, #8]
 800212a:	60da      	str	r2, [r3, #12]
 800212c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800212e:	4b43      	ldr	r3, [pc, #268]	@ (800223c <MX_GPIO_Init+0x124>)
 8002130:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002134:	4a41      	ldr	r2, [pc, #260]	@ (800223c <MX_GPIO_Init+0x124>)
 8002136:	f043 0320 	orr.w	r3, r3, #32
 800213a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800213e:	4b3f      	ldr	r3, [pc, #252]	@ (800223c <MX_GPIO_Init+0x124>)
 8002140:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002144:	f003 0320 	and.w	r3, r3, #32
 8002148:	613b      	str	r3, [r7, #16]
 800214a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800214c:	4b3b      	ldr	r3, [pc, #236]	@ (800223c <MX_GPIO_Init+0x124>)
 800214e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002152:	4a3a      	ldr	r2, [pc, #232]	@ (800223c <MX_GPIO_Init+0x124>)
 8002154:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002158:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800215c:	4b37      	ldr	r3, [pc, #220]	@ (800223c <MX_GPIO_Init+0x124>)
 800215e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002162:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002166:	60fb      	str	r3, [r7, #12]
 8002168:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800216a:	4b34      	ldr	r3, [pc, #208]	@ (800223c <MX_GPIO_Init+0x124>)
 800216c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002170:	4a32      	ldr	r2, [pc, #200]	@ (800223c <MX_GPIO_Init+0x124>)
 8002172:	f043 0302 	orr.w	r3, r3, #2
 8002176:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800217a:	4b30      	ldr	r3, [pc, #192]	@ (800223c <MX_GPIO_Init+0x124>)
 800217c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002180:	f003 0302 	and.w	r3, r3, #2
 8002184:	60bb      	str	r3, [r7, #8]
 8002186:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002188:	4b2c      	ldr	r3, [pc, #176]	@ (800223c <MX_GPIO_Init+0x124>)
 800218a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800218e:	4a2b      	ldr	r2, [pc, #172]	@ (800223c <MX_GPIO_Init+0x124>)
 8002190:	f043 0308 	orr.w	r3, r3, #8
 8002194:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002198:	4b28      	ldr	r3, [pc, #160]	@ (800223c <MX_GPIO_Init+0x124>)
 800219a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800219e:	f003 0308 	and.w	r3, r3, #8
 80021a2:	607b      	str	r3, [r7, #4]
 80021a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80021a6:	4b25      	ldr	r3, [pc, #148]	@ (800223c <MX_GPIO_Init+0x124>)
 80021a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021ac:	4a23      	ldr	r2, [pc, #140]	@ (800223c <MX_GPIO_Init+0x124>)
 80021ae:	f043 0304 	orr.w	r3, r3, #4
 80021b2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80021b6:	4b21      	ldr	r3, [pc, #132]	@ (800223c <MX_GPIO_Init+0x124>)
 80021b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021bc:	f003 0304 	and.w	r3, r3, #4
 80021c0:	603b      	str	r3, [r7, #0]
 80021c2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 80021c4:	2201      	movs	r2, #1
 80021c6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80021ca:	481d      	ldr	r0, [pc, #116]	@ (8002240 <MX_GPIO_Init+0x128>)
 80021cc:	f001 f81e 	bl	800320c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 80021d0:	2201      	movs	r2, #1
 80021d2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80021d6:	481b      	ldr	r0, [pc, #108]	@ (8002244 <MX_GPIO_Init+0x12c>)
 80021d8:	f001 f818 	bl	800320c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80021dc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80021e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021e2:	2301      	movs	r3, #1
 80021e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e6:	2300      	movs	r3, #0
 80021e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021ea:	2300      	movs	r3, #0
 80021ec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021ee:	f107 0314 	add.w	r3, r7, #20
 80021f2:	4619      	mov	r1, r3
 80021f4:	4812      	ldr	r0, [pc, #72]	@ (8002240 <MX_GPIO_Init+0x128>)
 80021f6:	f000 fe59 	bl	8002eac <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80021fa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80021fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002200:	2301      	movs	r3, #1
 8002202:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002204:	2300      	movs	r3, #0
 8002206:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002208:	2300      	movs	r3, #0
 800220a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800220c:	f107 0314 	add.w	r3, r7, #20
 8002210:	4619      	mov	r1, r3
 8002212:	480c      	ldr	r0, [pc, #48]	@ (8002244 <MX_GPIO_Init+0x12c>)
 8002214:	f000 fe4a 	bl	8002eac <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002218:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800221c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800221e:	2300      	movs	r3, #0
 8002220:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002222:	2300      	movs	r3, #0
 8002224:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002226:	f107 0314 	add.w	r3, r7, #20
 800222a:	4619      	mov	r1, r3
 800222c:	4805      	ldr	r0, [pc, #20]	@ (8002244 <MX_GPIO_Init+0x12c>)
 800222e:	f000 fe3d 	bl	8002eac <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002232:	bf00      	nop
 8002234:	3728      	adds	r7, #40	@ 0x28
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}
 800223a:	bf00      	nop
 800223c:	58024400 	.word	0x58024400
 8002240:	58020c00 	.word	0x58020c00
 8002244:	58020400 	.word	0x58020400

08002248 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b084      	sub	sp, #16
 800224c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800224e:	463b      	mov	r3, r7
 8002250:	2200      	movs	r2, #0
 8002252:	601a      	str	r2, [r3, #0]
 8002254:	605a      	str	r2, [r3, #4]
 8002256:	609a      	str	r2, [r3, #8]
 8002258:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800225a:	f000 fdaf 	bl	8002dbc <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800225e:	2301      	movs	r3, #1
 8002260:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8002262:	2300      	movs	r3, #0
 8002264:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8002266:	2300      	movs	r3, #0
 8002268:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800226a:	231f      	movs	r3, #31
 800226c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800226e:	2387      	movs	r3, #135	@ 0x87
 8002270:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8002272:	2300      	movs	r3, #0
 8002274:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8002276:	2300      	movs	r3, #0
 8002278:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800227a:	2301      	movs	r3, #1
 800227c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800227e:	2301      	movs	r3, #1
 8002280:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8002282:	2300      	movs	r3, #0
 8002284:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8002286:	2300      	movs	r3, #0
 8002288:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800228a:	463b      	mov	r3, r7
 800228c:	4618      	mov	r0, r3
 800228e:	f000 fdcd 	bl	8002e2c <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8002292:	2004      	movs	r0, #4
 8002294:	f000 fdaa 	bl	8002dec <HAL_MPU_Enable>

}
 8002298:	bf00      	nop
 800229a:	3710      	adds	r7, #16
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}

080022a0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b082      	sub	sp, #8
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a08      	ldr	r2, [pc, #32]	@ (80022d0 <HAL_TIM_PeriodElapsedCallback+0x30>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d101      	bne.n	80022b6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80022b2:	f000 fc53 	bl	8002b5c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim->Instance == TIM2)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80022be:	d102      	bne.n	80022c6 <HAL_TIM_PeriodElapsedCallback+0x26>
    {
      /* IL TUO CODICE PER TIM2 - ogni 100ms */
	  timer_flag=1;
 80022c0:	4b04      	ldr	r3, [pc, #16]	@ (80022d4 <HAL_TIM_PeriodElapsedCallback+0x34>)
 80022c2:	2201      	movs	r2, #1
 80022c4:	701a      	strb	r2, [r3, #0]
    }

  /* USER CODE END Callback 1 */
}
 80022c6:	bf00      	nop
 80022c8:	3708      	adds	r7, #8
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	bf00      	nop
 80022d0:	40010000 	.word	0x40010000
 80022d4:	24000530 	.word	0x24000530

080022d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80022d8:	b480      	push	{r7}
 80022da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80022dc:	b672      	cpsid	i
}
 80022de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80022e0:	bf00      	nop
 80022e2:	e7fd      	b.n	80022e0 <Error_Handler+0x8>

080022e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022e4:	b480      	push	{r7}
 80022e6:	b083      	sub	sp, #12
 80022e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022ea:	4b0a      	ldr	r3, [pc, #40]	@ (8002314 <HAL_MspInit+0x30>)
 80022ec:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80022f0:	4a08      	ldr	r2, [pc, #32]	@ (8002314 <HAL_MspInit+0x30>)
 80022f2:	f043 0302 	orr.w	r3, r3, #2
 80022f6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80022fa:	4b06      	ldr	r3, [pc, #24]	@ (8002314 <HAL_MspInit+0x30>)
 80022fc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002300:	f003 0302 	and.w	r3, r3, #2
 8002304:	607b      	str	r3, [r7, #4]
 8002306:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002308:	bf00      	nop
 800230a:	370c      	adds	r7, #12
 800230c:	46bd      	mov	sp, r7
 800230e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002312:	4770      	bx	lr
 8002314:	58024400 	.word	0x58024400

08002318 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b0be      	sub	sp, #248	@ 0xf8
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002320:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8002324:	2200      	movs	r2, #0
 8002326:	601a      	str	r2, [r3, #0]
 8002328:	605a      	str	r2, [r3, #4]
 800232a:	609a      	str	r2, [r3, #8]
 800232c:	60da      	str	r2, [r3, #12]
 800232e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002330:	f107 0320 	add.w	r3, r7, #32
 8002334:	22c0      	movs	r2, #192	@ 0xc0
 8002336:	2100      	movs	r1, #0
 8002338:	4618      	mov	r0, r3
 800233a:	f007 fa28 	bl	800978e <memset>
  if(hspi->Instance==SPI3)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	4a72      	ldr	r2, [pc, #456]	@ (800250c <HAL_SPI_MspInit+0x1f4>)
 8002344:	4293      	cmp	r3, r2
 8002346:	d17f      	bne.n	8002448 <HAL_SPI_MspInit+0x130>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 8002348:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800234c:	f04f 0300 	mov.w	r3, #0
 8002350:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.PLL3.PLL3M = 1;
 8002354:	2301      	movs	r3, #1
 8002356:	64bb      	str	r3, [r7, #72]	@ 0x48
    PeriphClkInitStruct.PLL3.PLL3N = 18;
 8002358:	2312      	movs	r3, #18
 800235a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    PeriphClkInitStruct.PLL3.PLL3P = 15;
 800235c:	230f      	movs	r3, #15
 800235e:	653b      	str	r3, [r7, #80]	@ 0x50
    PeriphClkInitStruct.PLL3.PLL3Q = 15;
 8002360:	230f      	movs	r3, #15
 8002362:	657b      	str	r3, [r7, #84]	@ 0x54
    PeriphClkInitStruct.PLL3.PLL3R = 2;
 8002364:	2302      	movs	r3, #2
 8002366:	65bb      	str	r3, [r7, #88]	@ 0x58
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
 8002368:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800236c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOMEDIUM;
 800236e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002372:	663b      	str	r3, [r7, #96]	@ 0x60
    PeriphClkInitStruct.PLL3.PLL3FRACN = 6144;
 8002374:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002378:	667b      	str	r3, [r7, #100]	@ 0x64
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL3;
 800237a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800237e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002382:	f107 0320 	add.w	r3, r7, #32
 8002386:	4618      	mov	r0, r3
 8002388:	f001 ffbc 	bl	8004304 <HAL_RCCEx_PeriphCLKConfig>
 800238c:	4603      	mov	r3, r0
 800238e:	2b00      	cmp	r3, #0
 8002390:	d001      	beq.n	8002396 <HAL_SPI_MspInit+0x7e>
    {
      Error_Handler();
 8002392:	f7ff ffa1 	bl	80022d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002396:	4b5e      	ldr	r3, [pc, #376]	@ (8002510 <HAL_SPI_MspInit+0x1f8>)
 8002398:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800239c:	4a5c      	ldr	r2, [pc, #368]	@ (8002510 <HAL_SPI_MspInit+0x1f8>)
 800239e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80023a2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80023a6:	4b5a      	ldr	r3, [pc, #360]	@ (8002510 <HAL_SPI_MspInit+0x1f8>)
 80023a8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80023ac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80023b0:	61fb      	str	r3, [r7, #28]
 80023b2:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023b4:	4b56      	ldr	r3, [pc, #344]	@ (8002510 <HAL_SPI_MspInit+0x1f8>)
 80023b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023ba:	4a55      	ldr	r2, [pc, #340]	@ (8002510 <HAL_SPI_MspInit+0x1f8>)
 80023bc:	f043 0302 	orr.w	r3, r3, #2
 80023c0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80023c4:	4b52      	ldr	r3, [pc, #328]	@ (8002510 <HAL_SPI_MspInit+0x1f8>)
 80023c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023ca:	f003 0302 	and.w	r3, r3, #2
 80023ce:	61bb      	str	r3, [r7, #24]
 80023d0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80023d2:	4b4f      	ldr	r3, [pc, #316]	@ (8002510 <HAL_SPI_MspInit+0x1f8>)
 80023d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023d8:	4a4d      	ldr	r2, [pc, #308]	@ (8002510 <HAL_SPI_MspInit+0x1f8>)
 80023da:	f043 0304 	orr.w	r3, r3, #4
 80023de:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80023e2:	4b4b      	ldr	r3, [pc, #300]	@ (8002510 <HAL_SPI_MspInit+0x1f8>)
 80023e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023e8:	f003 0304 	and.w	r3, r3, #4
 80023ec:	617b      	str	r3, [r7, #20]
 80023ee:	697b      	ldr	r3, [r7, #20]
    /**SPI3 GPIO Configuration
    PB2     ------> SPI3_MOSI
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80023f0:	2304      	movs	r3, #4
 80023f2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023f6:	2302      	movs	r3, #2
 80023f8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023fc:	2300      	movs	r3, #0
 80023fe:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002402:	2300      	movs	r3, #0
 8002404:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8002408:	2307      	movs	r3, #7
 800240a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800240e:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8002412:	4619      	mov	r1, r3
 8002414:	483f      	ldr	r0, [pc, #252]	@ (8002514 <HAL_SPI_MspInit+0x1fc>)
 8002416:	f000 fd49 	bl	8002eac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800241a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800241e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002422:	2302      	movs	r3, #2
 8002424:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002428:	2300      	movs	r3, #0
 800242a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800242e:	2300      	movs	r3, #0
 8002430:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002434:	2306      	movs	r3, #6
 8002436:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800243a:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 800243e:	4619      	mov	r1, r3
 8002440:	4835      	ldr	r0, [pc, #212]	@ (8002518 <HAL_SPI_MspInit+0x200>)
 8002442:	f000 fd33 	bl	8002eac <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI5_MspInit 1 */

    /* USER CODE END SPI5_MspInit 1 */
  }

}
 8002446:	e05c      	b.n	8002502 <HAL_SPI_MspInit+0x1ea>
  else if(hspi->Instance==SPI5)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4a33      	ldr	r2, [pc, #204]	@ (800251c <HAL_SPI_MspInit+0x204>)
 800244e:	4293      	cmp	r3, r2
 8002450:	d157      	bne.n	8002502 <HAL_SPI_MspInit+0x1ea>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI5;
 8002452:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002456:	f04f 0300 	mov.w	r3, #0
 800245a:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2M = 1;
 800245e:	2301      	movs	r3, #1
 8002460:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2N = 25;
 8002462:	2319      	movs	r3, #25
 8002464:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8002466:	2302      	movs	r3, #2
 8002468:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2Q = 20;
 800246a:	2314      	movs	r3, #20
 800246c:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 800246e:	2302      	movs	r3, #2
 8002470:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8002472:	23c0      	movs	r3, #192	@ 0xc0
 8002474:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8002476:	2300      	movs	r3, #0
 8002478:	643b      	str	r3, [r7, #64]	@ 0x40
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 800247a:	2300      	movs	r3, #0
 800247c:	647b      	str	r3, [r7, #68]	@ 0x44
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_PLL2;
 800247e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002482:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002486:	f107 0320 	add.w	r3, r7, #32
 800248a:	4618      	mov	r0, r3
 800248c:	f001 ff3a 	bl	8004304 <HAL_RCCEx_PeriphCLKConfig>
 8002490:	4603      	mov	r3, r0
 8002492:	2b00      	cmp	r3, #0
 8002494:	d001      	beq.n	800249a <HAL_SPI_MspInit+0x182>
      Error_Handler();
 8002496:	f7ff ff1f 	bl	80022d8 <Error_Handler>
    __HAL_RCC_SPI5_CLK_ENABLE();
 800249a:	4b1d      	ldr	r3, [pc, #116]	@ (8002510 <HAL_SPI_MspInit+0x1f8>)
 800249c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80024a0:	4a1b      	ldr	r2, [pc, #108]	@ (8002510 <HAL_SPI_MspInit+0x1f8>)
 80024a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80024a6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80024aa:	4b19      	ldr	r3, [pc, #100]	@ (8002510 <HAL_SPI_MspInit+0x1f8>)
 80024ac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80024b0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80024b4:	613b      	str	r3, [r7, #16]
 80024b6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80024b8:	4b15      	ldr	r3, [pc, #84]	@ (8002510 <HAL_SPI_MspInit+0x1f8>)
 80024ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80024be:	4a14      	ldr	r2, [pc, #80]	@ (8002510 <HAL_SPI_MspInit+0x1f8>)
 80024c0:	f043 0320 	orr.w	r3, r3, #32
 80024c4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80024c8:	4b11      	ldr	r3, [pc, #68]	@ (8002510 <HAL_SPI_MspInit+0x1f8>)
 80024ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80024ce:	f003 0320 	and.w	r3, r3, #32
 80024d2:	60fb      	str	r3, [r7, #12]
 80024d4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80024d6:	f44f 7360 	mov.w	r3, #896	@ 0x380
 80024da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024de:	2302      	movs	r3, #2
 80024e0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024e4:	2300      	movs	r3, #0
 80024e6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024ea:	2300      	movs	r3, #0
 80024ec:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80024f0:	2305      	movs	r3, #5
 80024f2:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80024f6:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80024fa:	4619      	mov	r1, r3
 80024fc:	4808      	ldr	r0, [pc, #32]	@ (8002520 <HAL_SPI_MspInit+0x208>)
 80024fe:	f000 fcd5 	bl	8002eac <HAL_GPIO_Init>
}
 8002502:	bf00      	nop
 8002504:	37f8      	adds	r7, #248	@ 0xf8
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}
 800250a:	bf00      	nop
 800250c:	40003c00 	.word	0x40003c00
 8002510:	58024400 	.word	0x58024400
 8002514:	58020400 	.word	0x58020400
 8002518:	58020800 	.word	0x58020800
 800251c:	40015000 	.word	0x40015000
 8002520:	58021400 	.word	0x58021400

08002524 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b084      	sub	sp, #16
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002534:	d116      	bne.n	8002564 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002536:	4b0d      	ldr	r3, [pc, #52]	@ (800256c <HAL_TIM_Base_MspInit+0x48>)
 8002538:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800253c:	4a0b      	ldr	r2, [pc, #44]	@ (800256c <HAL_TIM_Base_MspInit+0x48>)
 800253e:	f043 0301 	orr.w	r3, r3, #1
 8002542:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002546:	4b09      	ldr	r3, [pc, #36]	@ (800256c <HAL_TIM_Base_MspInit+0x48>)
 8002548:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800254c:	f003 0301 	and.w	r3, r3, #1
 8002550:	60fb      	str	r3, [r7, #12]
 8002552:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 3, 0);
 8002554:	2200      	movs	r2, #0
 8002556:	2103      	movs	r1, #3
 8002558:	201c      	movs	r0, #28
 800255a:	f000 fc07 	bl	8002d6c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800255e:	201c      	movs	r0, #28
 8002560:	f000 fc1e 	bl	8002da0 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8002564:	bf00      	nop
 8002566:	3710      	adds	r7, #16
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}
 800256c:	58024400 	.word	0x58024400

08002570 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b0ba      	sub	sp, #232	@ 0xe8
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002578:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800257c:	2200      	movs	r2, #0
 800257e:	601a      	str	r2, [r3, #0]
 8002580:	605a      	str	r2, [r3, #4]
 8002582:	609a      	str	r2, [r3, #8]
 8002584:	60da      	str	r2, [r3, #12]
 8002586:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002588:	f107 0310 	add.w	r3, r7, #16
 800258c:	22c0      	movs	r2, #192	@ 0xc0
 800258e:	2100      	movs	r1, #0
 8002590:	4618      	mov	r0, r3
 8002592:	f007 f8fc 	bl	800978e <memset>
  if(huart->Instance==USART3)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	4a27      	ldr	r2, [pc, #156]	@ (8002638 <HAL_UART_MspInit+0xc8>)
 800259c:	4293      	cmp	r3, r2
 800259e:	d146      	bne.n	800262e <HAL_UART_MspInit+0xbe>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80025a0:	f04f 0202 	mov.w	r2, #2
 80025a4:	f04f 0300 	mov.w	r3, #0
 80025a8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80025ac:	2300      	movs	r3, #0
 80025ae:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80025b2:	f107 0310 	add.w	r3, r7, #16
 80025b6:	4618      	mov	r0, r3
 80025b8:	f001 fea4 	bl	8004304 <HAL_RCCEx_PeriphCLKConfig>
 80025bc:	4603      	mov	r3, r0
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d001      	beq.n	80025c6 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80025c2:	f7ff fe89 	bl	80022d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80025c6:	4b1d      	ldr	r3, [pc, #116]	@ (800263c <HAL_UART_MspInit+0xcc>)
 80025c8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80025cc:	4a1b      	ldr	r2, [pc, #108]	@ (800263c <HAL_UART_MspInit+0xcc>)
 80025ce:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80025d2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80025d6:	4b19      	ldr	r3, [pc, #100]	@ (800263c <HAL_UART_MspInit+0xcc>)
 80025d8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80025dc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80025e0:	60fb      	str	r3, [r7, #12]
 80025e2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025e4:	4b15      	ldr	r3, [pc, #84]	@ (800263c <HAL_UART_MspInit+0xcc>)
 80025e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80025ea:	4a14      	ldr	r2, [pc, #80]	@ (800263c <HAL_UART_MspInit+0xcc>)
 80025ec:	f043 0302 	orr.w	r3, r3, #2
 80025f0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80025f4:	4b11      	ldr	r3, [pc, #68]	@ (800263c <HAL_UART_MspInit+0xcc>)
 80025f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80025fa:	f003 0302 	and.w	r3, r3, #2
 80025fe:	60bb      	str	r3, [r7, #8]
 8002600:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002602:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002606:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800260a:	2302      	movs	r3, #2
 800260c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002610:	2300      	movs	r3, #0
 8002612:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002616:	2300      	movs	r3, #0
 8002618:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800261c:	2307      	movs	r3, #7
 800261e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002622:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002626:	4619      	mov	r1, r3
 8002628:	4805      	ldr	r0, [pc, #20]	@ (8002640 <HAL_UART_MspInit+0xd0>)
 800262a:	f000 fc3f 	bl	8002eac <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 800262e:	bf00      	nop
 8002630:	37e8      	adds	r7, #232	@ 0xe8
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	40004800 	.word	0x40004800
 800263c:	58024400 	.word	0x58024400
 8002640:	58020400 	.word	0x58020400

08002644 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b08e      	sub	sp, #56	@ 0x38
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM1 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	2b0f      	cmp	r3, #15
 8002650:	d844      	bhi.n	80026dc <HAL_InitTick+0x98>
   {
     HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 8002652:	2200      	movs	r2, #0
 8002654:	6879      	ldr	r1, [r7, #4]
 8002656:	2019      	movs	r0, #25
 8002658:	f000 fb88 	bl	8002d6c <HAL_NVIC_SetPriority>

     /* Enable the TIM1 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 800265c:	2019      	movs	r0, #25
 800265e:	f000 fb9f 	bl	8002da0 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 8002662:	4a24      	ldr	r2, [pc, #144]	@ (80026f4 <HAL_InitTick+0xb0>)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002668:	4b23      	ldr	r3, [pc, #140]	@ (80026f8 <HAL_InitTick+0xb4>)
 800266a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800266e:	4a22      	ldr	r2, [pc, #136]	@ (80026f8 <HAL_InitTick+0xb4>)
 8002670:	f043 0301 	orr.w	r3, r3, #1
 8002674:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002678:	4b1f      	ldr	r3, [pc, #124]	@ (80026f8 <HAL_InitTick+0xb4>)
 800267a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800267e:	f003 0301 	and.w	r3, r3, #1
 8002682:	60bb      	str	r3, [r7, #8]
 8002684:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002686:	f107 020c 	add.w	r2, r7, #12
 800268a:	f107 0310 	add.w	r3, r7, #16
 800268e:	4611      	mov	r1, r2
 8002690:	4618      	mov	r0, r3
 8002692:	f001 fdf5 	bl	8004280 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8002696:	f001 fddd 	bl	8004254 <HAL_RCC_GetPCLK2Freq>
 800269a:	4603      	mov	r3, r0
 800269c:	005b      	lsls	r3, r3, #1
 800269e:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80026a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80026a2:	4a16      	ldr	r2, [pc, #88]	@ (80026fc <HAL_InitTick+0xb8>)
 80026a4:	fba2 2303 	umull	r2, r3, r2, r3
 80026a8:	0c9b      	lsrs	r3, r3, #18
 80026aa:	3b01      	subs	r3, #1
 80026ac:	633b      	str	r3, [r7, #48]	@ 0x30

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80026ae:	4b14      	ldr	r3, [pc, #80]	@ (8002700 <HAL_InitTick+0xbc>)
 80026b0:	4a14      	ldr	r2, [pc, #80]	@ (8002704 <HAL_InitTick+0xc0>)
 80026b2:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80026b4:	4b12      	ldr	r3, [pc, #72]	@ (8002700 <HAL_InitTick+0xbc>)
 80026b6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80026ba:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80026bc:	4a10      	ldr	r2, [pc, #64]	@ (8002700 <HAL_InitTick+0xbc>)
 80026be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026c0:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80026c2:	4b0f      	ldr	r3, [pc, #60]	@ (8002700 <HAL_InitTick+0xbc>)
 80026c4:	2200      	movs	r2, #0
 80026c6:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026c8:	4b0d      	ldr	r3, [pc, #52]	@ (8002700 <HAL_InitTick+0xbc>)
 80026ca:	2200      	movs	r2, #0
 80026cc:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 80026ce:	480c      	ldr	r0, [pc, #48]	@ (8002700 <HAL_InitTick+0xbc>)
 80026d0:	f004 fab1 	bl	8006c36 <HAL_TIM_Base_Init>
 80026d4:	4603      	mov	r3, r0
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d107      	bne.n	80026ea <HAL_InitTick+0xa6>
 80026da:	e001      	b.n	80026e0 <HAL_InitTick+0x9c>
    return HAL_ERROR;
 80026dc:	2301      	movs	r3, #1
 80026de:	e005      	b.n	80026ec <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 80026e0:	4807      	ldr	r0, [pc, #28]	@ (8002700 <HAL_InitTick+0xbc>)
 80026e2:	f004 faff 	bl	8006ce4 <HAL_TIM_Base_Start_IT>
 80026e6:	4603      	mov	r3, r0
 80026e8:	e000      	b.n	80026ec <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 80026ea:	2301      	movs	r3, #1
}
 80026ec:	4618      	mov	r0, r3
 80026ee:	3738      	adds	r7, #56	@ 0x38
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd80      	pop	{r7, pc}
 80026f4:	2400033c 	.word	0x2400033c
 80026f8:	58024400 	.word	0x58024400
 80026fc:	431bde83 	.word	0x431bde83
 8002700:	2400087c 	.word	0x2400087c
 8002704:	40010000 	.word	0x40010000

08002708 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002708:	b480      	push	{r7}
 800270a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800270c:	bf00      	nop
 800270e:	e7fd      	b.n	800270c <NMI_Handler+0x4>

08002710 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002710:	b480      	push	{r7}
 8002712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002714:	bf00      	nop
 8002716:	e7fd      	b.n	8002714 <HardFault_Handler+0x4>

08002718 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002718:	b480      	push	{r7}
 800271a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800271c:	bf00      	nop
 800271e:	e7fd      	b.n	800271c <MemManage_Handler+0x4>

08002720 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002720:	b480      	push	{r7}
 8002722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002724:	bf00      	nop
 8002726:	e7fd      	b.n	8002724 <BusFault_Handler+0x4>

08002728 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002728:	b480      	push	{r7}
 800272a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800272c:	bf00      	nop
 800272e:	e7fd      	b.n	800272c <UsageFault_Handler+0x4>

08002730 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002730:	b480      	push	{r7}
 8002732:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002734:	bf00      	nop
 8002736:	46bd      	mov	sp, r7
 8002738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273c:	4770      	bx	lr

0800273e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800273e:	b480      	push	{r7}
 8002740:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002742:	bf00      	nop
 8002744:	46bd      	mov	sp, r7
 8002746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274a:	4770      	bx	lr

0800274c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800274c:	b480      	push	{r7}
 800274e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002750:	bf00      	nop
 8002752:	46bd      	mov	sp, r7
 8002754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002758:	4770      	bx	lr

0800275a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800275a:	b480      	push	{r7}
 800275c:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800275e:	bf00      	nop
 8002760:	46bd      	mov	sp, r7
 8002762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002766:	4770      	bx	lr

08002768 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800276c:	4802      	ldr	r0, [pc, #8]	@ (8002778 <TIM1_UP_IRQHandler+0x10>)
 800276e:	f004 fb31 	bl	8006dd4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8002772:	bf00      	nop
 8002774:	bd80      	pop	{r7, pc}
 8002776:	bf00      	nop
 8002778:	2400087c 	.word	0x2400087c

0800277c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002780:	4802      	ldr	r0, [pc, #8]	@ (800278c <TIM2_IRQHandler+0x10>)
 8002782:	f004 fb27 	bl	8006dd4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002786:	bf00      	nop
 8002788:	bd80      	pop	{r7, pc}
 800278a:	bf00      	nop
 800278c:	2400079c 	.word	0x2400079c

08002790 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002790:	b480      	push	{r7}
 8002792:	af00      	add	r7, sp, #0
  return 1;
 8002794:	2301      	movs	r3, #1
}
 8002796:	4618      	mov	r0, r3
 8002798:	46bd      	mov	sp, r7
 800279a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279e:	4770      	bx	lr

080027a0 <_kill>:

int _kill(int pid, int sig)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b082      	sub	sp, #8
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
 80027a8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80027aa:	f007 f843 	bl	8009834 <__errno>
 80027ae:	4603      	mov	r3, r0
 80027b0:	2216      	movs	r2, #22
 80027b2:	601a      	str	r2, [r3, #0]
  return -1;
 80027b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80027b8:	4618      	mov	r0, r3
 80027ba:	3708      	adds	r7, #8
 80027bc:	46bd      	mov	sp, r7
 80027be:	bd80      	pop	{r7, pc}

080027c0 <_exit>:

void _exit (int status)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b082      	sub	sp, #8
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80027c8:	f04f 31ff 	mov.w	r1, #4294967295
 80027cc:	6878      	ldr	r0, [r7, #4]
 80027ce:	f7ff ffe7 	bl	80027a0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80027d2:	bf00      	nop
 80027d4:	e7fd      	b.n	80027d2 <_exit+0x12>

080027d6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80027d6:	b580      	push	{r7, lr}
 80027d8:	b086      	sub	sp, #24
 80027da:	af00      	add	r7, sp, #0
 80027dc:	60f8      	str	r0, [r7, #12]
 80027de:	60b9      	str	r1, [r7, #8]
 80027e0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027e2:	2300      	movs	r3, #0
 80027e4:	617b      	str	r3, [r7, #20]
 80027e6:	e00a      	b.n	80027fe <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80027e8:	f3af 8000 	nop.w
 80027ec:	4601      	mov	r1, r0
 80027ee:	68bb      	ldr	r3, [r7, #8]
 80027f0:	1c5a      	adds	r2, r3, #1
 80027f2:	60ba      	str	r2, [r7, #8]
 80027f4:	b2ca      	uxtb	r2, r1
 80027f6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027f8:	697b      	ldr	r3, [r7, #20]
 80027fa:	3301      	adds	r3, #1
 80027fc:	617b      	str	r3, [r7, #20]
 80027fe:	697a      	ldr	r2, [r7, #20]
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	429a      	cmp	r2, r3
 8002804:	dbf0      	blt.n	80027e8 <_read+0x12>
  }

  return len;
 8002806:	687b      	ldr	r3, [r7, #4]
}
 8002808:	4618      	mov	r0, r3
 800280a:	3718      	adds	r7, #24
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}

08002810 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b086      	sub	sp, #24
 8002814:	af00      	add	r7, sp, #0
 8002816:	60f8      	str	r0, [r7, #12]
 8002818:	60b9      	str	r1, [r7, #8]
 800281a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800281c:	2300      	movs	r3, #0
 800281e:	617b      	str	r3, [r7, #20]
 8002820:	e009      	b.n	8002836 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002822:	68bb      	ldr	r3, [r7, #8]
 8002824:	1c5a      	adds	r2, r3, #1
 8002826:	60ba      	str	r2, [r7, #8]
 8002828:	781b      	ldrb	r3, [r3, #0]
 800282a:	4618      	mov	r0, r3
 800282c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002830:	697b      	ldr	r3, [r7, #20]
 8002832:	3301      	adds	r3, #1
 8002834:	617b      	str	r3, [r7, #20]
 8002836:	697a      	ldr	r2, [r7, #20]
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	429a      	cmp	r2, r3
 800283c:	dbf1      	blt.n	8002822 <_write+0x12>
  }
  return len;
 800283e:	687b      	ldr	r3, [r7, #4]
}
 8002840:	4618      	mov	r0, r3
 8002842:	3718      	adds	r7, #24
 8002844:	46bd      	mov	sp, r7
 8002846:	bd80      	pop	{r7, pc}

08002848 <_close>:

int _close(int file)
{
 8002848:	b480      	push	{r7}
 800284a:	b083      	sub	sp, #12
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002850:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002854:	4618      	mov	r0, r3
 8002856:	370c      	adds	r7, #12
 8002858:	46bd      	mov	sp, r7
 800285a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285e:	4770      	bx	lr

08002860 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002860:	b480      	push	{r7}
 8002862:	b083      	sub	sp, #12
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
 8002868:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002870:	605a      	str	r2, [r3, #4]
  return 0;
 8002872:	2300      	movs	r3, #0
}
 8002874:	4618      	mov	r0, r3
 8002876:	370c      	adds	r7, #12
 8002878:	46bd      	mov	sp, r7
 800287a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287e:	4770      	bx	lr

08002880 <_isatty>:

int _isatty(int file)
{
 8002880:	b480      	push	{r7}
 8002882:	b083      	sub	sp, #12
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002888:	2301      	movs	r3, #1
}
 800288a:	4618      	mov	r0, r3
 800288c:	370c      	adds	r7, #12
 800288e:	46bd      	mov	sp, r7
 8002890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002894:	4770      	bx	lr

08002896 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002896:	b480      	push	{r7}
 8002898:	b085      	sub	sp, #20
 800289a:	af00      	add	r7, sp, #0
 800289c:	60f8      	str	r0, [r7, #12]
 800289e:	60b9      	str	r1, [r7, #8]
 80028a0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80028a2:	2300      	movs	r3, #0
}
 80028a4:	4618      	mov	r0, r3
 80028a6:	3714      	adds	r7, #20
 80028a8:	46bd      	mov	sp, r7
 80028aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ae:	4770      	bx	lr

080028b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b086      	sub	sp, #24
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80028b8:	4a14      	ldr	r2, [pc, #80]	@ (800290c <_sbrk+0x5c>)
 80028ba:	4b15      	ldr	r3, [pc, #84]	@ (8002910 <_sbrk+0x60>)
 80028bc:	1ad3      	subs	r3, r2, r3
 80028be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80028c0:	697b      	ldr	r3, [r7, #20]
 80028c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80028c4:	4b13      	ldr	r3, [pc, #76]	@ (8002914 <_sbrk+0x64>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d102      	bne.n	80028d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80028cc:	4b11      	ldr	r3, [pc, #68]	@ (8002914 <_sbrk+0x64>)
 80028ce:	4a12      	ldr	r2, [pc, #72]	@ (8002918 <_sbrk+0x68>)
 80028d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80028d2:	4b10      	ldr	r3, [pc, #64]	@ (8002914 <_sbrk+0x64>)
 80028d4:	681a      	ldr	r2, [r3, #0]
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	4413      	add	r3, r2
 80028da:	693a      	ldr	r2, [r7, #16]
 80028dc:	429a      	cmp	r2, r3
 80028de:	d207      	bcs.n	80028f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80028e0:	f006 ffa8 	bl	8009834 <__errno>
 80028e4:	4603      	mov	r3, r0
 80028e6:	220c      	movs	r2, #12
 80028e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80028ea:	f04f 33ff 	mov.w	r3, #4294967295
 80028ee:	e009      	b.n	8002904 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80028f0:	4b08      	ldr	r3, [pc, #32]	@ (8002914 <_sbrk+0x64>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80028f6:	4b07      	ldr	r3, [pc, #28]	@ (8002914 <_sbrk+0x64>)
 80028f8:	681a      	ldr	r2, [r3, #0]
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	4413      	add	r3, r2
 80028fe:	4a05      	ldr	r2, [pc, #20]	@ (8002914 <_sbrk+0x64>)
 8002900:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002902:	68fb      	ldr	r3, [r7, #12]
}
 8002904:	4618      	mov	r0, r3
 8002906:	3718      	adds	r7, #24
 8002908:	46bd      	mov	sp, r7
 800290a:	bd80      	pop	{r7, pc}
 800290c:	24080000 	.word	0x24080000
 8002910:	00000400 	.word	0x00000400
 8002914:	240008c8 	.word	0x240008c8
 8002918:	24000a20 	.word	0x24000a20

0800291c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800291c:	b480      	push	{r7}
 800291e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002920:	4b43      	ldr	r3, [pc, #268]	@ (8002a30 <SystemInit+0x114>)
 8002922:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002926:	4a42      	ldr	r2, [pc, #264]	@ (8002a30 <SystemInit+0x114>)
 8002928:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800292c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002930:	4b40      	ldr	r3, [pc, #256]	@ (8002a34 <SystemInit+0x118>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f003 030f 	and.w	r3, r3, #15
 8002938:	2b06      	cmp	r3, #6
 800293a:	d807      	bhi.n	800294c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800293c:	4b3d      	ldr	r3, [pc, #244]	@ (8002a34 <SystemInit+0x118>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f023 030f 	bic.w	r3, r3, #15
 8002944:	4a3b      	ldr	r2, [pc, #236]	@ (8002a34 <SystemInit+0x118>)
 8002946:	f043 0307 	orr.w	r3, r3, #7
 800294a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800294c:	4b3a      	ldr	r3, [pc, #232]	@ (8002a38 <SystemInit+0x11c>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a39      	ldr	r2, [pc, #228]	@ (8002a38 <SystemInit+0x11c>)
 8002952:	f043 0301 	orr.w	r3, r3, #1
 8002956:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002958:	4b37      	ldr	r3, [pc, #220]	@ (8002a38 <SystemInit+0x11c>)
 800295a:	2200      	movs	r2, #0
 800295c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800295e:	4b36      	ldr	r3, [pc, #216]	@ (8002a38 <SystemInit+0x11c>)
 8002960:	681a      	ldr	r2, [r3, #0]
 8002962:	4935      	ldr	r1, [pc, #212]	@ (8002a38 <SystemInit+0x11c>)
 8002964:	4b35      	ldr	r3, [pc, #212]	@ (8002a3c <SystemInit+0x120>)
 8002966:	4013      	ands	r3, r2
 8002968:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800296a:	4b32      	ldr	r3, [pc, #200]	@ (8002a34 <SystemInit+0x118>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f003 0308 	and.w	r3, r3, #8
 8002972:	2b00      	cmp	r3, #0
 8002974:	d007      	beq.n	8002986 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002976:	4b2f      	ldr	r3, [pc, #188]	@ (8002a34 <SystemInit+0x118>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f023 030f 	bic.w	r3, r3, #15
 800297e:	4a2d      	ldr	r2, [pc, #180]	@ (8002a34 <SystemInit+0x118>)
 8002980:	f043 0307 	orr.w	r3, r3, #7
 8002984:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8002986:	4b2c      	ldr	r3, [pc, #176]	@ (8002a38 <SystemInit+0x11c>)
 8002988:	2200      	movs	r2, #0
 800298a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800298c:	4b2a      	ldr	r3, [pc, #168]	@ (8002a38 <SystemInit+0x11c>)
 800298e:	2200      	movs	r2, #0
 8002990:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8002992:	4b29      	ldr	r3, [pc, #164]	@ (8002a38 <SystemInit+0x11c>)
 8002994:	2200      	movs	r2, #0
 8002996:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002998:	4b27      	ldr	r3, [pc, #156]	@ (8002a38 <SystemInit+0x11c>)
 800299a:	4a29      	ldr	r2, [pc, #164]	@ (8002a40 <SystemInit+0x124>)
 800299c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800299e:	4b26      	ldr	r3, [pc, #152]	@ (8002a38 <SystemInit+0x11c>)
 80029a0:	4a28      	ldr	r2, [pc, #160]	@ (8002a44 <SystemInit+0x128>)
 80029a2:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80029a4:	4b24      	ldr	r3, [pc, #144]	@ (8002a38 <SystemInit+0x11c>)
 80029a6:	4a28      	ldr	r2, [pc, #160]	@ (8002a48 <SystemInit+0x12c>)
 80029a8:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80029aa:	4b23      	ldr	r3, [pc, #140]	@ (8002a38 <SystemInit+0x11c>)
 80029ac:	2200      	movs	r2, #0
 80029ae:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80029b0:	4b21      	ldr	r3, [pc, #132]	@ (8002a38 <SystemInit+0x11c>)
 80029b2:	4a25      	ldr	r2, [pc, #148]	@ (8002a48 <SystemInit+0x12c>)
 80029b4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80029b6:	4b20      	ldr	r3, [pc, #128]	@ (8002a38 <SystemInit+0x11c>)
 80029b8:	2200      	movs	r2, #0
 80029ba:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80029bc:	4b1e      	ldr	r3, [pc, #120]	@ (8002a38 <SystemInit+0x11c>)
 80029be:	4a22      	ldr	r2, [pc, #136]	@ (8002a48 <SystemInit+0x12c>)
 80029c0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80029c2:	4b1d      	ldr	r3, [pc, #116]	@ (8002a38 <SystemInit+0x11c>)
 80029c4:	2200      	movs	r2, #0
 80029c6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80029c8:	4b1b      	ldr	r3, [pc, #108]	@ (8002a38 <SystemInit+0x11c>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	4a1a      	ldr	r2, [pc, #104]	@ (8002a38 <SystemInit+0x11c>)
 80029ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80029d2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80029d4:	4b18      	ldr	r3, [pc, #96]	@ (8002a38 <SystemInit+0x11c>)
 80029d6:	2200      	movs	r2, #0
 80029d8:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80029da:	4b1c      	ldr	r3, [pc, #112]	@ (8002a4c <SystemInit+0x130>)
 80029dc:	681a      	ldr	r2, [r3, #0]
 80029de:	4b1c      	ldr	r3, [pc, #112]	@ (8002a50 <SystemInit+0x134>)
 80029e0:	4013      	ands	r3, r2
 80029e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80029e6:	d202      	bcs.n	80029ee <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80029e8:	4b1a      	ldr	r3, [pc, #104]	@ (8002a54 <SystemInit+0x138>)
 80029ea:	2201      	movs	r2, #1
 80029ec:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80029ee:	4b12      	ldr	r3, [pc, #72]	@ (8002a38 <SystemInit+0x11c>)
 80029f0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80029f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d113      	bne.n	8002a24 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80029fc:	4b0e      	ldr	r3, [pc, #56]	@ (8002a38 <SystemInit+0x11c>)
 80029fe:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002a02:	4a0d      	ldr	r2, [pc, #52]	@ (8002a38 <SystemInit+0x11c>)
 8002a04:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002a08:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002a0c:	4b12      	ldr	r3, [pc, #72]	@ (8002a58 <SystemInit+0x13c>)
 8002a0e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8002a12:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002a14:	4b08      	ldr	r3, [pc, #32]	@ (8002a38 <SystemInit+0x11c>)
 8002a16:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002a1a:	4a07      	ldr	r2, [pc, #28]	@ (8002a38 <SystemInit+0x11c>)
 8002a1c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002a20:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8002a24:	bf00      	nop
 8002a26:	46bd      	mov	sp, r7
 8002a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2c:	4770      	bx	lr
 8002a2e:	bf00      	nop
 8002a30:	e000ed00 	.word	0xe000ed00
 8002a34:	52002000 	.word	0x52002000
 8002a38:	58024400 	.word	0x58024400
 8002a3c:	eaf6ed7f 	.word	0xeaf6ed7f
 8002a40:	02020200 	.word	0x02020200
 8002a44:	01ff0000 	.word	0x01ff0000
 8002a48:	01010280 	.word	0x01010280
 8002a4c:	5c001000 	.word	0x5c001000
 8002a50:	ffff0000 	.word	0xffff0000
 8002a54:	51008108 	.word	0x51008108
 8002a58:	52004000 	.word	0x52004000

08002a5c <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8002a60:	4b09      	ldr	r3, [pc, #36]	@ (8002a88 <ExitRun0Mode+0x2c>)
 8002a62:	68db      	ldr	r3, [r3, #12]
 8002a64:	4a08      	ldr	r2, [pc, #32]	@ (8002a88 <ExitRun0Mode+0x2c>)
 8002a66:	f043 0302 	orr.w	r3, r3, #2
 8002a6a:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8002a6c:	bf00      	nop
 8002a6e:	4b06      	ldr	r3, [pc, #24]	@ (8002a88 <ExitRun0Mode+0x2c>)
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d0f9      	beq.n	8002a6e <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8002a7a:	bf00      	nop
 8002a7c:	bf00      	nop
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a84:	4770      	bx	lr
 8002a86:	bf00      	nop
 8002a88:	58024800 	.word	0x58024800

08002a8c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002a8c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8002ac8 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8002a90:	f7ff ffe4 	bl	8002a5c <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002a94:	f7ff ff42 	bl	800291c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002a98:	480c      	ldr	r0, [pc, #48]	@ (8002acc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002a9a:	490d      	ldr	r1, [pc, #52]	@ (8002ad0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002a9c:	4a0d      	ldr	r2, [pc, #52]	@ (8002ad4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002a9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002aa0:	e002      	b.n	8002aa8 <LoopCopyDataInit>

08002aa2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002aa2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002aa4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002aa6:	3304      	adds	r3, #4

08002aa8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002aa8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002aaa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002aac:	d3f9      	bcc.n	8002aa2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002aae:	4a0a      	ldr	r2, [pc, #40]	@ (8002ad8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002ab0:	4c0a      	ldr	r4, [pc, #40]	@ (8002adc <LoopFillZerobss+0x22>)
  movs r3, #0
 8002ab2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ab4:	e001      	b.n	8002aba <LoopFillZerobss>

08002ab6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002ab6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ab8:	3204      	adds	r2, #4

08002aba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002aba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002abc:	d3fb      	bcc.n	8002ab6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002abe:	f006 febf 	bl	8009840 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002ac2:	f7ff f8e3 	bl	8001c8c <main>
  bx  lr
 8002ac6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002ac8:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8002acc:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002ad0:	2400050c 	.word	0x2400050c
  ldr r2, =_sidata
 8002ad4:	0800d334 	.word	0x0800d334
  ldr r2, =_sbss
 8002ad8:	2400050c 	.word	0x2400050c
  ldr r4, =_ebss
 8002adc:	24000a1c 	.word	0x24000a1c

08002ae0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002ae0:	e7fe      	b.n	8002ae0 <ADC3_IRQHandler>
	...

08002ae4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b082      	sub	sp, #8
 8002ae8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002aea:	2003      	movs	r0, #3
 8002aec:	f000 f933 	bl	8002d56 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002af0:	f001 f9f0 	bl	8003ed4 <HAL_RCC_GetSysClockFreq>
 8002af4:	4602      	mov	r2, r0
 8002af6:	4b15      	ldr	r3, [pc, #84]	@ (8002b4c <HAL_Init+0x68>)
 8002af8:	699b      	ldr	r3, [r3, #24]
 8002afa:	0a1b      	lsrs	r3, r3, #8
 8002afc:	f003 030f 	and.w	r3, r3, #15
 8002b00:	4913      	ldr	r1, [pc, #76]	@ (8002b50 <HAL_Init+0x6c>)
 8002b02:	5ccb      	ldrb	r3, [r1, r3]
 8002b04:	f003 031f 	and.w	r3, r3, #31
 8002b08:	fa22 f303 	lsr.w	r3, r2, r3
 8002b0c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002b0e:	4b0f      	ldr	r3, [pc, #60]	@ (8002b4c <HAL_Init+0x68>)
 8002b10:	699b      	ldr	r3, [r3, #24]
 8002b12:	f003 030f 	and.w	r3, r3, #15
 8002b16:	4a0e      	ldr	r2, [pc, #56]	@ (8002b50 <HAL_Init+0x6c>)
 8002b18:	5cd3      	ldrb	r3, [r2, r3]
 8002b1a:	f003 031f 	and.w	r3, r3, #31
 8002b1e:	687a      	ldr	r2, [r7, #4]
 8002b20:	fa22 f303 	lsr.w	r3, r2, r3
 8002b24:	4a0b      	ldr	r2, [pc, #44]	@ (8002b54 <HAL_Init+0x70>)
 8002b26:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002b28:	4a0b      	ldr	r2, [pc, #44]	@ (8002b58 <HAL_Init+0x74>)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002b2e:	200f      	movs	r0, #15
 8002b30:	f7ff fd88 	bl	8002644 <HAL_InitTick>
 8002b34:	4603      	mov	r3, r0
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d001      	beq.n	8002b3e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	e002      	b.n	8002b44 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002b3e:	f7ff fbd1 	bl	80022e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002b42:	2300      	movs	r3, #0
}
 8002b44:	4618      	mov	r0, r3
 8002b46:	3708      	adds	r7, #8
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	bd80      	pop	{r7, pc}
 8002b4c:	58024400 	.word	0x58024400
 8002b50:	0800cec4 	.word	0x0800cec4
 8002b54:	24000338 	.word	0x24000338
 8002b58:	24000334 	.word	0x24000334

08002b5c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002b60:	4b06      	ldr	r3, [pc, #24]	@ (8002b7c <HAL_IncTick+0x20>)
 8002b62:	781b      	ldrb	r3, [r3, #0]
 8002b64:	461a      	mov	r2, r3
 8002b66:	4b06      	ldr	r3, [pc, #24]	@ (8002b80 <HAL_IncTick+0x24>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4413      	add	r3, r2
 8002b6c:	4a04      	ldr	r2, [pc, #16]	@ (8002b80 <HAL_IncTick+0x24>)
 8002b6e:	6013      	str	r3, [r2, #0]
}
 8002b70:	bf00      	nop
 8002b72:	46bd      	mov	sp, r7
 8002b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b78:	4770      	bx	lr
 8002b7a:	bf00      	nop
 8002b7c:	24000340 	.word	0x24000340
 8002b80:	240008cc 	.word	0x240008cc

08002b84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b84:	b480      	push	{r7}
 8002b86:	af00      	add	r7, sp, #0
  return uwTick;
 8002b88:	4b03      	ldr	r3, [pc, #12]	@ (8002b98 <HAL_GetTick+0x14>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b94:	4770      	bx	lr
 8002b96:	bf00      	nop
 8002b98:	240008cc 	.word	0x240008cc

08002b9c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b084      	sub	sp, #16
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ba4:	f7ff ffee 	bl	8002b84 <HAL_GetTick>
 8002ba8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bb4:	d005      	beq.n	8002bc2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002bb6:	4b0a      	ldr	r3, [pc, #40]	@ (8002be0 <HAL_Delay+0x44>)
 8002bb8:	781b      	ldrb	r3, [r3, #0]
 8002bba:	461a      	mov	r2, r3
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	4413      	add	r3, r2
 8002bc0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002bc2:	bf00      	nop
 8002bc4:	f7ff ffde 	bl	8002b84 <HAL_GetTick>
 8002bc8:	4602      	mov	r2, r0
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	1ad3      	subs	r3, r2, r3
 8002bce:	68fa      	ldr	r2, [r7, #12]
 8002bd0:	429a      	cmp	r2, r3
 8002bd2:	d8f7      	bhi.n	8002bc4 <HAL_Delay+0x28>
  {
  }
}
 8002bd4:	bf00      	nop
 8002bd6:	bf00      	nop
 8002bd8:	3710      	adds	r7, #16
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}
 8002bde:	bf00      	nop
 8002be0:	24000340 	.word	0x24000340

08002be4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002be4:	b480      	push	{r7}
 8002be6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8002be8:	4b03      	ldr	r3, [pc, #12]	@ (8002bf8 <HAL_GetREVID+0x14>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	0c1b      	lsrs	r3, r3, #16
}
 8002bee:	4618      	mov	r0, r3
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf6:	4770      	bx	lr
 8002bf8:	5c001000 	.word	0x5c001000

08002bfc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	b085      	sub	sp, #20
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	f003 0307 	and.w	r3, r3, #7
 8002c0a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c0c:	4b0b      	ldr	r3, [pc, #44]	@ (8002c3c <__NVIC_SetPriorityGrouping+0x40>)
 8002c0e:	68db      	ldr	r3, [r3, #12]
 8002c10:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c12:	68ba      	ldr	r2, [r7, #8]
 8002c14:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002c18:	4013      	ands	r3, r2
 8002c1a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c20:	68bb      	ldr	r3, [r7, #8]
 8002c22:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002c24:	4b06      	ldr	r3, [pc, #24]	@ (8002c40 <__NVIC_SetPriorityGrouping+0x44>)
 8002c26:	4313      	orrs	r3, r2
 8002c28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c2a:	4a04      	ldr	r2, [pc, #16]	@ (8002c3c <__NVIC_SetPriorityGrouping+0x40>)
 8002c2c:	68bb      	ldr	r3, [r7, #8]
 8002c2e:	60d3      	str	r3, [r2, #12]
}
 8002c30:	bf00      	nop
 8002c32:	3714      	adds	r7, #20
 8002c34:	46bd      	mov	sp, r7
 8002c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3a:	4770      	bx	lr
 8002c3c:	e000ed00 	.word	0xe000ed00
 8002c40:	05fa0000 	.word	0x05fa0000

08002c44 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c44:	b480      	push	{r7}
 8002c46:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c48:	4b04      	ldr	r3, [pc, #16]	@ (8002c5c <__NVIC_GetPriorityGrouping+0x18>)
 8002c4a:	68db      	ldr	r3, [r3, #12]
 8002c4c:	0a1b      	lsrs	r3, r3, #8
 8002c4e:	f003 0307 	and.w	r3, r3, #7
}
 8002c52:	4618      	mov	r0, r3
 8002c54:	46bd      	mov	sp, r7
 8002c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5a:	4770      	bx	lr
 8002c5c:	e000ed00 	.word	0xe000ed00

08002c60 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c60:	b480      	push	{r7}
 8002c62:	b083      	sub	sp, #12
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	4603      	mov	r3, r0
 8002c68:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002c6a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	db0b      	blt.n	8002c8a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c72:	88fb      	ldrh	r3, [r7, #6]
 8002c74:	f003 021f 	and.w	r2, r3, #31
 8002c78:	4907      	ldr	r1, [pc, #28]	@ (8002c98 <__NVIC_EnableIRQ+0x38>)
 8002c7a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002c7e:	095b      	lsrs	r3, r3, #5
 8002c80:	2001      	movs	r0, #1
 8002c82:	fa00 f202 	lsl.w	r2, r0, r2
 8002c86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002c8a:	bf00      	nop
 8002c8c:	370c      	adds	r7, #12
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c94:	4770      	bx	lr
 8002c96:	bf00      	nop
 8002c98:	e000e100 	.word	0xe000e100

08002c9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	b083      	sub	sp, #12
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	6039      	str	r1, [r7, #0]
 8002ca6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002ca8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	db0a      	blt.n	8002cc6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	b2da      	uxtb	r2, r3
 8002cb4:	490c      	ldr	r1, [pc, #48]	@ (8002ce8 <__NVIC_SetPriority+0x4c>)
 8002cb6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002cba:	0112      	lsls	r2, r2, #4
 8002cbc:	b2d2      	uxtb	r2, r2
 8002cbe:	440b      	add	r3, r1
 8002cc0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002cc4:	e00a      	b.n	8002cdc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	b2da      	uxtb	r2, r3
 8002cca:	4908      	ldr	r1, [pc, #32]	@ (8002cec <__NVIC_SetPriority+0x50>)
 8002ccc:	88fb      	ldrh	r3, [r7, #6]
 8002cce:	f003 030f 	and.w	r3, r3, #15
 8002cd2:	3b04      	subs	r3, #4
 8002cd4:	0112      	lsls	r2, r2, #4
 8002cd6:	b2d2      	uxtb	r2, r2
 8002cd8:	440b      	add	r3, r1
 8002cda:	761a      	strb	r2, [r3, #24]
}
 8002cdc:	bf00      	nop
 8002cde:	370c      	adds	r7, #12
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce6:	4770      	bx	lr
 8002ce8:	e000e100 	.word	0xe000e100
 8002cec:	e000ed00 	.word	0xe000ed00

08002cf0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	b089      	sub	sp, #36	@ 0x24
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	60f8      	str	r0, [r7, #12]
 8002cf8:	60b9      	str	r1, [r7, #8]
 8002cfa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	f003 0307 	and.w	r3, r3, #7
 8002d02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d04:	69fb      	ldr	r3, [r7, #28]
 8002d06:	f1c3 0307 	rsb	r3, r3, #7
 8002d0a:	2b04      	cmp	r3, #4
 8002d0c:	bf28      	it	cs
 8002d0e:	2304      	movcs	r3, #4
 8002d10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d12:	69fb      	ldr	r3, [r7, #28]
 8002d14:	3304      	adds	r3, #4
 8002d16:	2b06      	cmp	r3, #6
 8002d18:	d902      	bls.n	8002d20 <NVIC_EncodePriority+0x30>
 8002d1a:	69fb      	ldr	r3, [r7, #28]
 8002d1c:	3b03      	subs	r3, #3
 8002d1e:	e000      	b.n	8002d22 <NVIC_EncodePriority+0x32>
 8002d20:	2300      	movs	r3, #0
 8002d22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d24:	f04f 32ff 	mov.w	r2, #4294967295
 8002d28:	69bb      	ldr	r3, [r7, #24]
 8002d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d2e:	43da      	mvns	r2, r3
 8002d30:	68bb      	ldr	r3, [r7, #8]
 8002d32:	401a      	ands	r2, r3
 8002d34:	697b      	ldr	r3, [r7, #20]
 8002d36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d38:	f04f 31ff 	mov.w	r1, #4294967295
 8002d3c:	697b      	ldr	r3, [r7, #20]
 8002d3e:	fa01 f303 	lsl.w	r3, r1, r3
 8002d42:	43d9      	mvns	r1, r3
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d48:	4313      	orrs	r3, r2
         );
}
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	3724      	adds	r7, #36	@ 0x24
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d54:	4770      	bx	lr

08002d56 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d56:	b580      	push	{r7, lr}
 8002d58:	b082      	sub	sp, #8
 8002d5a:	af00      	add	r7, sp, #0
 8002d5c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d5e:	6878      	ldr	r0, [r7, #4]
 8002d60:	f7ff ff4c 	bl	8002bfc <__NVIC_SetPriorityGrouping>
}
 8002d64:	bf00      	nop
 8002d66:	3708      	adds	r7, #8
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bd80      	pop	{r7, pc}

08002d6c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b086      	sub	sp, #24
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	4603      	mov	r3, r0
 8002d74:	60b9      	str	r1, [r7, #8]
 8002d76:	607a      	str	r2, [r7, #4]
 8002d78:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002d7a:	f7ff ff63 	bl	8002c44 <__NVIC_GetPriorityGrouping>
 8002d7e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d80:	687a      	ldr	r2, [r7, #4]
 8002d82:	68b9      	ldr	r1, [r7, #8]
 8002d84:	6978      	ldr	r0, [r7, #20]
 8002d86:	f7ff ffb3 	bl	8002cf0 <NVIC_EncodePriority>
 8002d8a:	4602      	mov	r2, r0
 8002d8c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002d90:	4611      	mov	r1, r2
 8002d92:	4618      	mov	r0, r3
 8002d94:	f7ff ff82 	bl	8002c9c <__NVIC_SetPriority>
}
 8002d98:	bf00      	nop
 8002d9a:	3718      	adds	r7, #24
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bd80      	pop	{r7, pc}

08002da0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b082      	sub	sp, #8
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	4603      	mov	r3, r0
 8002da8:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002daa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002dae:	4618      	mov	r0, r3
 8002db0:	f7ff ff56 	bl	8002c60 <__NVIC_EnableIRQ>
}
 8002db4:	bf00      	nop
 8002db6:	3708      	adds	r7, #8
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bd80      	pop	{r7, pc}

08002dbc <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8002dc0:	f3bf 8f5f 	dmb	sy
}
 8002dc4:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002dc6:	4b07      	ldr	r3, [pc, #28]	@ (8002de4 <HAL_MPU_Disable+0x28>)
 8002dc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dca:	4a06      	ldr	r2, [pc, #24]	@ (8002de4 <HAL_MPU_Disable+0x28>)
 8002dcc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002dd0:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8002dd2:	4b05      	ldr	r3, [pc, #20]	@ (8002de8 <HAL_MPU_Disable+0x2c>)
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	605a      	str	r2, [r3, #4]
}
 8002dd8:	bf00      	nop
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de0:	4770      	bx	lr
 8002de2:	bf00      	nop
 8002de4:	e000ed00 	.word	0xe000ed00
 8002de8:	e000ed90 	.word	0xe000ed90

08002dec <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b083      	sub	sp, #12
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002df4:	4a0b      	ldr	r2, [pc, #44]	@ (8002e24 <HAL_MPU_Enable+0x38>)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	f043 0301 	orr.w	r3, r3, #1
 8002dfc:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002dfe:	4b0a      	ldr	r3, [pc, #40]	@ (8002e28 <HAL_MPU_Enable+0x3c>)
 8002e00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e02:	4a09      	ldr	r2, [pc, #36]	@ (8002e28 <HAL_MPU_Enable+0x3c>)
 8002e04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e08:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002e0a:	f3bf 8f4f 	dsb	sy
}
 8002e0e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002e10:	f3bf 8f6f 	isb	sy
}
 8002e14:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002e16:	bf00      	nop
 8002e18:	370c      	adds	r7, #12
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e20:	4770      	bx	lr
 8002e22:	bf00      	nop
 8002e24:	e000ed90 	.word	0xe000ed90
 8002e28:	e000ed00 	.word	0xe000ed00

08002e2c <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b083      	sub	sp, #12
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	785a      	ldrb	r2, [r3, #1]
 8002e38:	4b1b      	ldr	r3, [pc, #108]	@ (8002ea8 <HAL_MPU_ConfigRegion+0x7c>)
 8002e3a:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8002e3c:	4b1a      	ldr	r3, [pc, #104]	@ (8002ea8 <HAL_MPU_ConfigRegion+0x7c>)
 8002e3e:	691b      	ldr	r3, [r3, #16]
 8002e40:	4a19      	ldr	r2, [pc, #100]	@ (8002ea8 <HAL_MPU_ConfigRegion+0x7c>)
 8002e42:	f023 0301 	bic.w	r3, r3, #1
 8002e46:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8002e48:	4a17      	ldr	r2, [pc, #92]	@ (8002ea8 <HAL_MPU_ConfigRegion+0x7c>)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	7b1b      	ldrb	r3, [r3, #12]
 8002e54:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	7adb      	ldrb	r3, [r3, #11]
 8002e5a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002e5c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	7a9b      	ldrb	r3, [r3, #10]
 8002e62:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002e64:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	7b5b      	ldrb	r3, [r3, #13]
 8002e6a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002e6c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	7b9b      	ldrb	r3, [r3, #14]
 8002e72:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002e74:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	7bdb      	ldrb	r3, [r3, #15]
 8002e7a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002e7c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	7a5b      	ldrb	r3, [r3, #9]
 8002e82:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002e84:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	7a1b      	ldrb	r3, [r3, #8]
 8002e8a:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002e8c:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8002e8e:	687a      	ldr	r2, [r7, #4]
 8002e90:	7812      	ldrb	r2, [r2, #0]
 8002e92:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002e94:	4a04      	ldr	r2, [pc, #16]	@ (8002ea8 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002e96:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002e98:	6113      	str	r3, [r2, #16]
}
 8002e9a:	bf00      	nop
 8002e9c:	370c      	adds	r7, #12
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea4:	4770      	bx	lr
 8002ea6:	bf00      	nop
 8002ea8:	e000ed90 	.word	0xe000ed90

08002eac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8002eac:	b480      	push	{r7}
 8002eae:	b089      	sub	sp, #36	@ 0x24
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
 8002eb4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8002eba:	4b89      	ldr	r3, [pc, #548]	@ (80030e0 <HAL_GPIO_Init+0x234>)
 8002ebc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002ebe:	e194      	b.n	80031ea <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	681a      	ldr	r2, [r3, #0]
 8002ec4:	2101      	movs	r1, #1
 8002ec6:	69fb      	ldr	r3, [r7, #28]
 8002ec8:	fa01 f303 	lsl.w	r3, r1, r3
 8002ecc:	4013      	ands	r3, r2
 8002ece:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002ed0:	693b      	ldr	r3, [r7, #16]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	f000 8186 	beq.w	80031e4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	f003 0303 	and.w	r3, r3, #3
 8002ee0:	2b01      	cmp	r3, #1
 8002ee2:	d005      	beq.n	8002ef0 <HAL_GPIO_Init+0x44>
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	f003 0303 	and.w	r3, r3, #3
 8002eec:	2b02      	cmp	r3, #2
 8002eee:	d130      	bne.n	8002f52 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	689b      	ldr	r3, [r3, #8]
 8002ef4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002ef6:	69fb      	ldr	r3, [r7, #28]
 8002ef8:	005b      	lsls	r3, r3, #1
 8002efa:	2203      	movs	r2, #3
 8002efc:	fa02 f303 	lsl.w	r3, r2, r3
 8002f00:	43db      	mvns	r3, r3
 8002f02:	69ba      	ldr	r2, [r7, #24]
 8002f04:	4013      	ands	r3, r2
 8002f06:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	68da      	ldr	r2, [r3, #12]
 8002f0c:	69fb      	ldr	r3, [r7, #28]
 8002f0e:	005b      	lsls	r3, r3, #1
 8002f10:	fa02 f303 	lsl.w	r3, r2, r3
 8002f14:	69ba      	ldr	r2, [r7, #24]
 8002f16:	4313      	orrs	r3, r2
 8002f18:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	69ba      	ldr	r2, [r7, #24]
 8002f1e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002f26:	2201      	movs	r2, #1
 8002f28:	69fb      	ldr	r3, [r7, #28]
 8002f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f2e:	43db      	mvns	r3, r3
 8002f30:	69ba      	ldr	r2, [r7, #24]
 8002f32:	4013      	ands	r3, r2
 8002f34:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	091b      	lsrs	r3, r3, #4
 8002f3c:	f003 0201 	and.w	r2, r3, #1
 8002f40:	69fb      	ldr	r3, [r7, #28]
 8002f42:	fa02 f303 	lsl.w	r3, r2, r3
 8002f46:	69ba      	ldr	r2, [r7, #24]
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	69ba      	ldr	r2, [r7, #24]
 8002f50:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	685b      	ldr	r3, [r3, #4]
 8002f56:	f003 0303 	and.w	r3, r3, #3
 8002f5a:	2b03      	cmp	r3, #3
 8002f5c:	d017      	beq.n	8002f8e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	68db      	ldr	r3, [r3, #12]
 8002f62:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002f64:	69fb      	ldr	r3, [r7, #28]
 8002f66:	005b      	lsls	r3, r3, #1
 8002f68:	2203      	movs	r2, #3
 8002f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f6e:	43db      	mvns	r3, r3
 8002f70:	69ba      	ldr	r2, [r7, #24]
 8002f72:	4013      	ands	r3, r2
 8002f74:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	689a      	ldr	r2, [r3, #8]
 8002f7a:	69fb      	ldr	r3, [r7, #28]
 8002f7c:	005b      	lsls	r3, r3, #1
 8002f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f82:	69ba      	ldr	r2, [r7, #24]
 8002f84:	4313      	orrs	r3, r2
 8002f86:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	69ba      	ldr	r2, [r7, #24]
 8002f8c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	f003 0303 	and.w	r3, r3, #3
 8002f96:	2b02      	cmp	r3, #2
 8002f98:	d123      	bne.n	8002fe2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002f9a:	69fb      	ldr	r3, [r7, #28]
 8002f9c:	08da      	lsrs	r2, r3, #3
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	3208      	adds	r2, #8
 8002fa2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002fa6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002fa8:	69fb      	ldr	r3, [r7, #28]
 8002faa:	f003 0307 	and.w	r3, r3, #7
 8002fae:	009b      	lsls	r3, r3, #2
 8002fb0:	220f      	movs	r2, #15
 8002fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb6:	43db      	mvns	r3, r3
 8002fb8:	69ba      	ldr	r2, [r7, #24]
 8002fba:	4013      	ands	r3, r2
 8002fbc:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	691a      	ldr	r2, [r3, #16]
 8002fc2:	69fb      	ldr	r3, [r7, #28]
 8002fc4:	f003 0307 	and.w	r3, r3, #7
 8002fc8:	009b      	lsls	r3, r3, #2
 8002fca:	fa02 f303 	lsl.w	r3, r2, r3
 8002fce:	69ba      	ldr	r2, [r7, #24]
 8002fd0:	4313      	orrs	r3, r2
 8002fd2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002fd4:	69fb      	ldr	r3, [r7, #28]
 8002fd6:	08da      	lsrs	r2, r3, #3
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	3208      	adds	r2, #8
 8002fdc:	69b9      	ldr	r1, [r7, #24]
 8002fde:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002fe8:	69fb      	ldr	r3, [r7, #28]
 8002fea:	005b      	lsls	r3, r3, #1
 8002fec:	2203      	movs	r2, #3
 8002fee:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff2:	43db      	mvns	r3, r3
 8002ff4:	69ba      	ldr	r2, [r7, #24]
 8002ff6:	4013      	ands	r3, r2
 8002ff8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	f003 0203 	and.w	r2, r3, #3
 8003002:	69fb      	ldr	r3, [r7, #28]
 8003004:	005b      	lsls	r3, r3, #1
 8003006:	fa02 f303 	lsl.w	r3, r2, r3
 800300a:	69ba      	ldr	r2, [r7, #24]
 800300c:	4313      	orrs	r3, r2
 800300e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	69ba      	ldr	r2, [r7, #24]
 8003014:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800301e:	2b00      	cmp	r3, #0
 8003020:	f000 80e0 	beq.w	80031e4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003024:	4b2f      	ldr	r3, [pc, #188]	@ (80030e4 <HAL_GPIO_Init+0x238>)
 8003026:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800302a:	4a2e      	ldr	r2, [pc, #184]	@ (80030e4 <HAL_GPIO_Init+0x238>)
 800302c:	f043 0302 	orr.w	r3, r3, #2
 8003030:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003034:	4b2b      	ldr	r3, [pc, #172]	@ (80030e4 <HAL_GPIO_Init+0x238>)
 8003036:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800303a:	f003 0302 	and.w	r3, r3, #2
 800303e:	60fb      	str	r3, [r7, #12]
 8003040:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003042:	4a29      	ldr	r2, [pc, #164]	@ (80030e8 <HAL_GPIO_Init+0x23c>)
 8003044:	69fb      	ldr	r3, [r7, #28]
 8003046:	089b      	lsrs	r3, r3, #2
 8003048:	3302      	adds	r3, #2
 800304a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800304e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003050:	69fb      	ldr	r3, [r7, #28]
 8003052:	f003 0303 	and.w	r3, r3, #3
 8003056:	009b      	lsls	r3, r3, #2
 8003058:	220f      	movs	r2, #15
 800305a:	fa02 f303 	lsl.w	r3, r2, r3
 800305e:	43db      	mvns	r3, r3
 8003060:	69ba      	ldr	r2, [r7, #24]
 8003062:	4013      	ands	r3, r2
 8003064:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	4a20      	ldr	r2, [pc, #128]	@ (80030ec <HAL_GPIO_Init+0x240>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d052      	beq.n	8003114 <HAL_GPIO_Init+0x268>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	4a1f      	ldr	r2, [pc, #124]	@ (80030f0 <HAL_GPIO_Init+0x244>)
 8003072:	4293      	cmp	r3, r2
 8003074:	d031      	beq.n	80030da <HAL_GPIO_Init+0x22e>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	4a1e      	ldr	r2, [pc, #120]	@ (80030f4 <HAL_GPIO_Init+0x248>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d02b      	beq.n	80030d6 <HAL_GPIO_Init+0x22a>
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	4a1d      	ldr	r2, [pc, #116]	@ (80030f8 <HAL_GPIO_Init+0x24c>)
 8003082:	4293      	cmp	r3, r2
 8003084:	d025      	beq.n	80030d2 <HAL_GPIO_Init+0x226>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	4a1c      	ldr	r2, [pc, #112]	@ (80030fc <HAL_GPIO_Init+0x250>)
 800308a:	4293      	cmp	r3, r2
 800308c:	d01f      	beq.n	80030ce <HAL_GPIO_Init+0x222>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	4a1b      	ldr	r2, [pc, #108]	@ (8003100 <HAL_GPIO_Init+0x254>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d019      	beq.n	80030ca <HAL_GPIO_Init+0x21e>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	4a1a      	ldr	r2, [pc, #104]	@ (8003104 <HAL_GPIO_Init+0x258>)
 800309a:	4293      	cmp	r3, r2
 800309c:	d013      	beq.n	80030c6 <HAL_GPIO_Init+0x21a>
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	4a19      	ldr	r2, [pc, #100]	@ (8003108 <HAL_GPIO_Init+0x25c>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d00d      	beq.n	80030c2 <HAL_GPIO_Init+0x216>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	4a18      	ldr	r2, [pc, #96]	@ (800310c <HAL_GPIO_Init+0x260>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d007      	beq.n	80030be <HAL_GPIO_Init+0x212>
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	4a17      	ldr	r2, [pc, #92]	@ (8003110 <HAL_GPIO_Init+0x264>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d101      	bne.n	80030ba <HAL_GPIO_Init+0x20e>
 80030b6:	2309      	movs	r3, #9
 80030b8:	e02d      	b.n	8003116 <HAL_GPIO_Init+0x26a>
 80030ba:	230a      	movs	r3, #10
 80030bc:	e02b      	b.n	8003116 <HAL_GPIO_Init+0x26a>
 80030be:	2308      	movs	r3, #8
 80030c0:	e029      	b.n	8003116 <HAL_GPIO_Init+0x26a>
 80030c2:	2307      	movs	r3, #7
 80030c4:	e027      	b.n	8003116 <HAL_GPIO_Init+0x26a>
 80030c6:	2306      	movs	r3, #6
 80030c8:	e025      	b.n	8003116 <HAL_GPIO_Init+0x26a>
 80030ca:	2305      	movs	r3, #5
 80030cc:	e023      	b.n	8003116 <HAL_GPIO_Init+0x26a>
 80030ce:	2304      	movs	r3, #4
 80030d0:	e021      	b.n	8003116 <HAL_GPIO_Init+0x26a>
 80030d2:	2303      	movs	r3, #3
 80030d4:	e01f      	b.n	8003116 <HAL_GPIO_Init+0x26a>
 80030d6:	2302      	movs	r3, #2
 80030d8:	e01d      	b.n	8003116 <HAL_GPIO_Init+0x26a>
 80030da:	2301      	movs	r3, #1
 80030dc:	e01b      	b.n	8003116 <HAL_GPIO_Init+0x26a>
 80030de:	bf00      	nop
 80030e0:	58000080 	.word	0x58000080
 80030e4:	58024400 	.word	0x58024400
 80030e8:	58000400 	.word	0x58000400
 80030ec:	58020000 	.word	0x58020000
 80030f0:	58020400 	.word	0x58020400
 80030f4:	58020800 	.word	0x58020800
 80030f8:	58020c00 	.word	0x58020c00
 80030fc:	58021000 	.word	0x58021000
 8003100:	58021400 	.word	0x58021400
 8003104:	58021800 	.word	0x58021800
 8003108:	58021c00 	.word	0x58021c00
 800310c:	58022000 	.word	0x58022000
 8003110:	58022400 	.word	0x58022400
 8003114:	2300      	movs	r3, #0
 8003116:	69fa      	ldr	r2, [r7, #28]
 8003118:	f002 0203 	and.w	r2, r2, #3
 800311c:	0092      	lsls	r2, r2, #2
 800311e:	4093      	lsls	r3, r2
 8003120:	69ba      	ldr	r2, [r7, #24]
 8003122:	4313      	orrs	r3, r2
 8003124:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003126:	4938      	ldr	r1, [pc, #224]	@ (8003208 <HAL_GPIO_Init+0x35c>)
 8003128:	69fb      	ldr	r3, [r7, #28]
 800312a:	089b      	lsrs	r3, r3, #2
 800312c:	3302      	adds	r3, #2
 800312e:	69ba      	ldr	r2, [r7, #24]
 8003130:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003134:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800313c:	693b      	ldr	r3, [r7, #16]
 800313e:	43db      	mvns	r3, r3
 8003140:	69ba      	ldr	r2, [r7, #24]
 8003142:	4013      	ands	r3, r2
 8003144:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800314e:	2b00      	cmp	r3, #0
 8003150:	d003      	beq.n	800315a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003152:	69ba      	ldr	r2, [r7, #24]
 8003154:	693b      	ldr	r3, [r7, #16]
 8003156:	4313      	orrs	r3, r2
 8003158:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800315a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800315e:	69bb      	ldr	r3, [r7, #24]
 8003160:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003162:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800316a:	693b      	ldr	r3, [r7, #16]
 800316c:	43db      	mvns	r3, r3
 800316e:	69ba      	ldr	r2, [r7, #24]
 8003170:	4013      	ands	r3, r2
 8003172:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800317c:	2b00      	cmp	r3, #0
 800317e:	d003      	beq.n	8003188 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003180:	69ba      	ldr	r2, [r7, #24]
 8003182:	693b      	ldr	r3, [r7, #16]
 8003184:	4313      	orrs	r3, r2
 8003186:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003188:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800318c:	69bb      	ldr	r3, [r7, #24]
 800318e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003190:	697b      	ldr	r3, [r7, #20]
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003196:	693b      	ldr	r3, [r7, #16]
 8003198:	43db      	mvns	r3, r3
 800319a:	69ba      	ldr	r2, [r7, #24]
 800319c:	4013      	ands	r3, r2
 800319e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d003      	beq.n	80031b4 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80031ac:	69ba      	ldr	r2, [r7, #24]
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	4313      	orrs	r3, r2
 80031b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80031b4:	697b      	ldr	r3, [r7, #20]
 80031b6:	69ba      	ldr	r2, [r7, #24]
 80031b8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80031ba:	697b      	ldr	r3, [r7, #20]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80031c0:	693b      	ldr	r3, [r7, #16]
 80031c2:	43db      	mvns	r3, r3
 80031c4:	69ba      	ldr	r2, [r7, #24]
 80031c6:	4013      	ands	r3, r2
 80031c8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d003      	beq.n	80031de <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80031d6:	69ba      	ldr	r2, [r7, #24]
 80031d8:	693b      	ldr	r3, [r7, #16]
 80031da:	4313      	orrs	r3, r2
 80031dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80031de:	697b      	ldr	r3, [r7, #20]
 80031e0:	69ba      	ldr	r2, [r7, #24]
 80031e2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80031e4:	69fb      	ldr	r3, [r7, #28]
 80031e6:	3301      	adds	r3, #1
 80031e8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	681a      	ldr	r2, [r3, #0]
 80031ee:	69fb      	ldr	r3, [r7, #28]
 80031f0:	fa22 f303 	lsr.w	r3, r2, r3
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	f47f ae63 	bne.w	8002ec0 <HAL_GPIO_Init+0x14>
  }
}
 80031fa:	bf00      	nop
 80031fc:	bf00      	nop
 80031fe:	3724      	adds	r7, #36	@ 0x24
 8003200:	46bd      	mov	sp, r7
 8003202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003206:	4770      	bx	lr
 8003208:	58000400 	.word	0x58000400

0800320c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800320c:	b480      	push	{r7}
 800320e:	b083      	sub	sp, #12
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
 8003214:	460b      	mov	r3, r1
 8003216:	807b      	strh	r3, [r7, #2]
 8003218:	4613      	mov	r3, r2
 800321a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800321c:	787b      	ldrb	r3, [r7, #1]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d003      	beq.n	800322a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003222:	887a      	ldrh	r2, [r7, #2]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8003228:	e003      	b.n	8003232 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800322a:	887b      	ldrh	r3, [r7, #2]
 800322c:	041a      	lsls	r2, r3, #16
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	619a      	str	r2, [r3, #24]
}
 8003232:	bf00      	nop
 8003234:	370c      	adds	r7, #12
 8003236:	46bd      	mov	sp, r7
 8003238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323c:	4770      	bx	lr
	...

08003240 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b084      	sub	sp, #16
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8003248:	4b19      	ldr	r3, [pc, #100]	@ (80032b0 <HAL_PWREx_ConfigSupply+0x70>)
 800324a:	68db      	ldr	r3, [r3, #12]
 800324c:	f003 0304 	and.w	r3, r3, #4
 8003250:	2b04      	cmp	r3, #4
 8003252:	d00a      	beq.n	800326a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003254:	4b16      	ldr	r3, [pc, #88]	@ (80032b0 <HAL_PWREx_ConfigSupply+0x70>)
 8003256:	68db      	ldr	r3, [r3, #12]
 8003258:	f003 0307 	and.w	r3, r3, #7
 800325c:	687a      	ldr	r2, [r7, #4]
 800325e:	429a      	cmp	r2, r3
 8003260:	d001      	beq.n	8003266 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003262:	2301      	movs	r3, #1
 8003264:	e01f      	b.n	80032a6 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8003266:	2300      	movs	r3, #0
 8003268:	e01d      	b.n	80032a6 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800326a:	4b11      	ldr	r3, [pc, #68]	@ (80032b0 <HAL_PWREx_ConfigSupply+0x70>)
 800326c:	68db      	ldr	r3, [r3, #12]
 800326e:	f023 0207 	bic.w	r2, r3, #7
 8003272:	490f      	ldr	r1, [pc, #60]	@ (80032b0 <HAL_PWREx_ConfigSupply+0x70>)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	4313      	orrs	r3, r2
 8003278:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800327a:	f7ff fc83 	bl	8002b84 <HAL_GetTick>
 800327e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003280:	e009      	b.n	8003296 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003282:	f7ff fc7f 	bl	8002b84 <HAL_GetTick>
 8003286:	4602      	mov	r2, r0
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	1ad3      	subs	r3, r2, r3
 800328c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003290:	d901      	bls.n	8003296 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8003292:	2301      	movs	r3, #1
 8003294:	e007      	b.n	80032a6 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003296:	4b06      	ldr	r3, [pc, #24]	@ (80032b0 <HAL_PWREx_ConfigSupply+0x70>)
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800329e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80032a2:	d1ee      	bne.n	8003282 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80032a4:	2300      	movs	r3, #0
}
 80032a6:	4618      	mov	r0, r3
 80032a8:	3710      	adds	r7, #16
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bd80      	pop	{r7, pc}
 80032ae:	bf00      	nop
 80032b0:	58024800 	.word	0x58024800

080032b4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b08c      	sub	sp, #48	@ 0x30
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d102      	bne.n	80032c8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80032c2:	2301      	movs	r3, #1
 80032c4:	f000 bc48 	b.w	8003b58 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f003 0301 	and.w	r3, r3, #1
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	f000 8088 	beq.w	80033e6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80032d6:	4b99      	ldr	r3, [pc, #612]	@ (800353c <HAL_RCC_OscConfig+0x288>)
 80032d8:	691b      	ldr	r3, [r3, #16]
 80032da:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80032de:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80032e0:	4b96      	ldr	r3, [pc, #600]	@ (800353c <HAL_RCC_OscConfig+0x288>)
 80032e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032e4:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80032e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032e8:	2b10      	cmp	r3, #16
 80032ea:	d007      	beq.n	80032fc <HAL_RCC_OscConfig+0x48>
 80032ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032ee:	2b18      	cmp	r3, #24
 80032f0:	d111      	bne.n	8003316 <HAL_RCC_OscConfig+0x62>
 80032f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032f4:	f003 0303 	and.w	r3, r3, #3
 80032f8:	2b02      	cmp	r3, #2
 80032fa:	d10c      	bne.n	8003316 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032fc:	4b8f      	ldr	r3, [pc, #572]	@ (800353c <HAL_RCC_OscConfig+0x288>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003304:	2b00      	cmp	r3, #0
 8003306:	d06d      	beq.n	80033e4 <HAL_RCC_OscConfig+0x130>
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d169      	bne.n	80033e4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003310:	2301      	movs	r3, #1
 8003312:	f000 bc21 	b.w	8003b58 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800331e:	d106      	bne.n	800332e <HAL_RCC_OscConfig+0x7a>
 8003320:	4b86      	ldr	r3, [pc, #536]	@ (800353c <HAL_RCC_OscConfig+0x288>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4a85      	ldr	r2, [pc, #532]	@ (800353c <HAL_RCC_OscConfig+0x288>)
 8003326:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800332a:	6013      	str	r3, [r2, #0]
 800332c:	e02e      	b.n	800338c <HAL_RCC_OscConfig+0xd8>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d10c      	bne.n	8003350 <HAL_RCC_OscConfig+0x9c>
 8003336:	4b81      	ldr	r3, [pc, #516]	@ (800353c <HAL_RCC_OscConfig+0x288>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4a80      	ldr	r2, [pc, #512]	@ (800353c <HAL_RCC_OscConfig+0x288>)
 800333c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003340:	6013      	str	r3, [r2, #0]
 8003342:	4b7e      	ldr	r3, [pc, #504]	@ (800353c <HAL_RCC_OscConfig+0x288>)
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	4a7d      	ldr	r2, [pc, #500]	@ (800353c <HAL_RCC_OscConfig+0x288>)
 8003348:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800334c:	6013      	str	r3, [r2, #0]
 800334e:	e01d      	b.n	800338c <HAL_RCC_OscConfig+0xd8>
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003358:	d10c      	bne.n	8003374 <HAL_RCC_OscConfig+0xc0>
 800335a:	4b78      	ldr	r3, [pc, #480]	@ (800353c <HAL_RCC_OscConfig+0x288>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4a77      	ldr	r2, [pc, #476]	@ (800353c <HAL_RCC_OscConfig+0x288>)
 8003360:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003364:	6013      	str	r3, [r2, #0]
 8003366:	4b75      	ldr	r3, [pc, #468]	@ (800353c <HAL_RCC_OscConfig+0x288>)
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4a74      	ldr	r2, [pc, #464]	@ (800353c <HAL_RCC_OscConfig+0x288>)
 800336c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003370:	6013      	str	r3, [r2, #0]
 8003372:	e00b      	b.n	800338c <HAL_RCC_OscConfig+0xd8>
 8003374:	4b71      	ldr	r3, [pc, #452]	@ (800353c <HAL_RCC_OscConfig+0x288>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4a70      	ldr	r2, [pc, #448]	@ (800353c <HAL_RCC_OscConfig+0x288>)
 800337a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800337e:	6013      	str	r3, [r2, #0]
 8003380:	4b6e      	ldr	r3, [pc, #440]	@ (800353c <HAL_RCC_OscConfig+0x288>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4a6d      	ldr	r2, [pc, #436]	@ (800353c <HAL_RCC_OscConfig+0x288>)
 8003386:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800338a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d013      	beq.n	80033bc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003394:	f7ff fbf6 	bl	8002b84 <HAL_GetTick>
 8003398:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800339a:	e008      	b.n	80033ae <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800339c:	f7ff fbf2 	bl	8002b84 <HAL_GetTick>
 80033a0:	4602      	mov	r2, r0
 80033a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033a4:	1ad3      	subs	r3, r2, r3
 80033a6:	2b64      	cmp	r3, #100	@ 0x64
 80033a8:	d901      	bls.n	80033ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80033aa:	2303      	movs	r3, #3
 80033ac:	e3d4      	b.n	8003b58 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80033ae:	4b63      	ldr	r3, [pc, #396]	@ (800353c <HAL_RCC_OscConfig+0x288>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d0f0      	beq.n	800339c <HAL_RCC_OscConfig+0xe8>
 80033ba:	e014      	b.n	80033e6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033bc:	f7ff fbe2 	bl	8002b84 <HAL_GetTick>
 80033c0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80033c2:	e008      	b.n	80033d6 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033c4:	f7ff fbde 	bl	8002b84 <HAL_GetTick>
 80033c8:	4602      	mov	r2, r0
 80033ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033cc:	1ad3      	subs	r3, r2, r3
 80033ce:	2b64      	cmp	r3, #100	@ 0x64
 80033d0:	d901      	bls.n	80033d6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80033d2:	2303      	movs	r3, #3
 80033d4:	e3c0      	b.n	8003b58 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80033d6:	4b59      	ldr	r3, [pc, #356]	@ (800353c <HAL_RCC_OscConfig+0x288>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d1f0      	bne.n	80033c4 <HAL_RCC_OscConfig+0x110>
 80033e2:	e000      	b.n	80033e6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f003 0302 	and.w	r3, r3, #2
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	f000 80ca 	beq.w	8003588 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80033f4:	4b51      	ldr	r3, [pc, #324]	@ (800353c <HAL_RCC_OscConfig+0x288>)
 80033f6:	691b      	ldr	r3, [r3, #16]
 80033f8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80033fc:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80033fe:	4b4f      	ldr	r3, [pc, #316]	@ (800353c <HAL_RCC_OscConfig+0x288>)
 8003400:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003402:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003404:	6a3b      	ldr	r3, [r7, #32]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d007      	beq.n	800341a <HAL_RCC_OscConfig+0x166>
 800340a:	6a3b      	ldr	r3, [r7, #32]
 800340c:	2b18      	cmp	r3, #24
 800340e:	d156      	bne.n	80034be <HAL_RCC_OscConfig+0x20a>
 8003410:	69fb      	ldr	r3, [r7, #28]
 8003412:	f003 0303 	and.w	r3, r3, #3
 8003416:	2b00      	cmp	r3, #0
 8003418:	d151      	bne.n	80034be <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800341a:	4b48      	ldr	r3, [pc, #288]	@ (800353c <HAL_RCC_OscConfig+0x288>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f003 0304 	and.w	r3, r3, #4
 8003422:	2b00      	cmp	r3, #0
 8003424:	d005      	beq.n	8003432 <HAL_RCC_OscConfig+0x17e>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	68db      	ldr	r3, [r3, #12]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d101      	bne.n	8003432 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800342e:	2301      	movs	r3, #1
 8003430:	e392      	b.n	8003b58 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003432:	4b42      	ldr	r3, [pc, #264]	@ (800353c <HAL_RCC_OscConfig+0x288>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f023 0219 	bic.w	r2, r3, #25
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	68db      	ldr	r3, [r3, #12]
 800343e:	493f      	ldr	r1, [pc, #252]	@ (800353c <HAL_RCC_OscConfig+0x288>)
 8003440:	4313      	orrs	r3, r2
 8003442:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003444:	f7ff fb9e 	bl	8002b84 <HAL_GetTick>
 8003448:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800344a:	e008      	b.n	800345e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800344c:	f7ff fb9a 	bl	8002b84 <HAL_GetTick>
 8003450:	4602      	mov	r2, r0
 8003452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003454:	1ad3      	subs	r3, r2, r3
 8003456:	2b02      	cmp	r3, #2
 8003458:	d901      	bls.n	800345e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800345a:	2303      	movs	r3, #3
 800345c:	e37c      	b.n	8003b58 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800345e:	4b37      	ldr	r3, [pc, #220]	@ (800353c <HAL_RCC_OscConfig+0x288>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f003 0304 	and.w	r3, r3, #4
 8003466:	2b00      	cmp	r3, #0
 8003468:	d0f0      	beq.n	800344c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800346a:	f7ff fbbb 	bl	8002be4 <HAL_GetREVID>
 800346e:	4603      	mov	r3, r0
 8003470:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003474:	4293      	cmp	r3, r2
 8003476:	d817      	bhi.n	80034a8 <HAL_RCC_OscConfig+0x1f4>
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	691b      	ldr	r3, [r3, #16]
 800347c:	2b40      	cmp	r3, #64	@ 0x40
 800347e:	d108      	bne.n	8003492 <HAL_RCC_OscConfig+0x1de>
 8003480:	4b2e      	ldr	r3, [pc, #184]	@ (800353c <HAL_RCC_OscConfig+0x288>)
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003488:	4a2c      	ldr	r2, [pc, #176]	@ (800353c <HAL_RCC_OscConfig+0x288>)
 800348a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800348e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003490:	e07a      	b.n	8003588 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003492:	4b2a      	ldr	r3, [pc, #168]	@ (800353c <HAL_RCC_OscConfig+0x288>)
 8003494:	685b      	ldr	r3, [r3, #4]
 8003496:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	691b      	ldr	r3, [r3, #16]
 800349e:	031b      	lsls	r3, r3, #12
 80034a0:	4926      	ldr	r1, [pc, #152]	@ (800353c <HAL_RCC_OscConfig+0x288>)
 80034a2:	4313      	orrs	r3, r2
 80034a4:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80034a6:	e06f      	b.n	8003588 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034a8:	4b24      	ldr	r3, [pc, #144]	@ (800353c <HAL_RCC_OscConfig+0x288>)
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	691b      	ldr	r3, [r3, #16]
 80034b4:	061b      	lsls	r3, r3, #24
 80034b6:	4921      	ldr	r1, [pc, #132]	@ (800353c <HAL_RCC_OscConfig+0x288>)
 80034b8:	4313      	orrs	r3, r2
 80034ba:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80034bc:	e064      	b.n	8003588 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	68db      	ldr	r3, [r3, #12]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d047      	beq.n	8003556 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80034c6:	4b1d      	ldr	r3, [pc, #116]	@ (800353c <HAL_RCC_OscConfig+0x288>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f023 0219 	bic.w	r2, r3, #25
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	68db      	ldr	r3, [r3, #12]
 80034d2:	491a      	ldr	r1, [pc, #104]	@ (800353c <HAL_RCC_OscConfig+0x288>)
 80034d4:	4313      	orrs	r3, r2
 80034d6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034d8:	f7ff fb54 	bl	8002b84 <HAL_GetTick>
 80034dc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80034de:	e008      	b.n	80034f2 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034e0:	f7ff fb50 	bl	8002b84 <HAL_GetTick>
 80034e4:	4602      	mov	r2, r0
 80034e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034e8:	1ad3      	subs	r3, r2, r3
 80034ea:	2b02      	cmp	r3, #2
 80034ec:	d901      	bls.n	80034f2 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80034ee:	2303      	movs	r3, #3
 80034f0:	e332      	b.n	8003b58 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80034f2:	4b12      	ldr	r3, [pc, #72]	@ (800353c <HAL_RCC_OscConfig+0x288>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f003 0304 	and.w	r3, r3, #4
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d0f0      	beq.n	80034e0 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034fe:	f7ff fb71 	bl	8002be4 <HAL_GetREVID>
 8003502:	4603      	mov	r3, r0
 8003504:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003508:	4293      	cmp	r3, r2
 800350a:	d819      	bhi.n	8003540 <HAL_RCC_OscConfig+0x28c>
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	691b      	ldr	r3, [r3, #16]
 8003510:	2b40      	cmp	r3, #64	@ 0x40
 8003512:	d108      	bne.n	8003526 <HAL_RCC_OscConfig+0x272>
 8003514:	4b09      	ldr	r3, [pc, #36]	@ (800353c <HAL_RCC_OscConfig+0x288>)
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800351c:	4a07      	ldr	r2, [pc, #28]	@ (800353c <HAL_RCC_OscConfig+0x288>)
 800351e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003522:	6053      	str	r3, [r2, #4]
 8003524:	e030      	b.n	8003588 <HAL_RCC_OscConfig+0x2d4>
 8003526:	4b05      	ldr	r3, [pc, #20]	@ (800353c <HAL_RCC_OscConfig+0x288>)
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	691b      	ldr	r3, [r3, #16]
 8003532:	031b      	lsls	r3, r3, #12
 8003534:	4901      	ldr	r1, [pc, #4]	@ (800353c <HAL_RCC_OscConfig+0x288>)
 8003536:	4313      	orrs	r3, r2
 8003538:	604b      	str	r3, [r1, #4]
 800353a:	e025      	b.n	8003588 <HAL_RCC_OscConfig+0x2d4>
 800353c:	58024400 	.word	0x58024400
 8003540:	4b9a      	ldr	r3, [pc, #616]	@ (80037ac <HAL_RCC_OscConfig+0x4f8>)
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	691b      	ldr	r3, [r3, #16]
 800354c:	061b      	lsls	r3, r3, #24
 800354e:	4997      	ldr	r1, [pc, #604]	@ (80037ac <HAL_RCC_OscConfig+0x4f8>)
 8003550:	4313      	orrs	r3, r2
 8003552:	604b      	str	r3, [r1, #4]
 8003554:	e018      	b.n	8003588 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003556:	4b95      	ldr	r3, [pc, #596]	@ (80037ac <HAL_RCC_OscConfig+0x4f8>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	4a94      	ldr	r2, [pc, #592]	@ (80037ac <HAL_RCC_OscConfig+0x4f8>)
 800355c:	f023 0301 	bic.w	r3, r3, #1
 8003560:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003562:	f7ff fb0f 	bl	8002b84 <HAL_GetTick>
 8003566:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003568:	e008      	b.n	800357c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800356a:	f7ff fb0b 	bl	8002b84 <HAL_GetTick>
 800356e:	4602      	mov	r2, r0
 8003570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003572:	1ad3      	subs	r3, r2, r3
 8003574:	2b02      	cmp	r3, #2
 8003576:	d901      	bls.n	800357c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8003578:	2303      	movs	r3, #3
 800357a:	e2ed      	b.n	8003b58 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800357c:	4b8b      	ldr	r3, [pc, #556]	@ (80037ac <HAL_RCC_OscConfig+0x4f8>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f003 0304 	and.w	r3, r3, #4
 8003584:	2b00      	cmp	r3, #0
 8003586:	d1f0      	bne.n	800356a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f003 0310 	and.w	r3, r3, #16
 8003590:	2b00      	cmp	r3, #0
 8003592:	f000 80a9 	beq.w	80036e8 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003596:	4b85      	ldr	r3, [pc, #532]	@ (80037ac <HAL_RCC_OscConfig+0x4f8>)
 8003598:	691b      	ldr	r3, [r3, #16]
 800359a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800359e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80035a0:	4b82      	ldr	r3, [pc, #520]	@ (80037ac <HAL_RCC_OscConfig+0x4f8>)
 80035a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035a4:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80035a6:	69bb      	ldr	r3, [r7, #24]
 80035a8:	2b08      	cmp	r3, #8
 80035aa:	d007      	beq.n	80035bc <HAL_RCC_OscConfig+0x308>
 80035ac:	69bb      	ldr	r3, [r7, #24]
 80035ae:	2b18      	cmp	r3, #24
 80035b0:	d13a      	bne.n	8003628 <HAL_RCC_OscConfig+0x374>
 80035b2:	697b      	ldr	r3, [r7, #20]
 80035b4:	f003 0303 	and.w	r3, r3, #3
 80035b8:	2b01      	cmp	r3, #1
 80035ba:	d135      	bne.n	8003628 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80035bc:	4b7b      	ldr	r3, [pc, #492]	@ (80037ac <HAL_RCC_OscConfig+0x4f8>)
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d005      	beq.n	80035d4 <HAL_RCC_OscConfig+0x320>
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	69db      	ldr	r3, [r3, #28]
 80035cc:	2b80      	cmp	r3, #128	@ 0x80
 80035ce:	d001      	beq.n	80035d4 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80035d0:	2301      	movs	r3, #1
 80035d2:	e2c1      	b.n	8003b58 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80035d4:	f7ff fb06 	bl	8002be4 <HAL_GetREVID>
 80035d8:	4603      	mov	r3, r0
 80035da:	f241 0203 	movw	r2, #4099	@ 0x1003
 80035de:	4293      	cmp	r3, r2
 80035e0:	d817      	bhi.n	8003612 <HAL_RCC_OscConfig+0x35e>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6a1b      	ldr	r3, [r3, #32]
 80035e6:	2b20      	cmp	r3, #32
 80035e8:	d108      	bne.n	80035fc <HAL_RCC_OscConfig+0x348>
 80035ea:	4b70      	ldr	r3, [pc, #448]	@ (80037ac <HAL_RCC_OscConfig+0x4f8>)
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80035f2:	4a6e      	ldr	r2, [pc, #440]	@ (80037ac <HAL_RCC_OscConfig+0x4f8>)
 80035f4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80035f8:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80035fa:	e075      	b.n	80036e8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80035fc:	4b6b      	ldr	r3, [pc, #428]	@ (80037ac <HAL_RCC_OscConfig+0x4f8>)
 80035fe:	685b      	ldr	r3, [r3, #4]
 8003600:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6a1b      	ldr	r3, [r3, #32]
 8003608:	069b      	lsls	r3, r3, #26
 800360a:	4968      	ldr	r1, [pc, #416]	@ (80037ac <HAL_RCC_OscConfig+0x4f8>)
 800360c:	4313      	orrs	r3, r2
 800360e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003610:	e06a      	b.n	80036e8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003612:	4b66      	ldr	r3, [pc, #408]	@ (80037ac <HAL_RCC_OscConfig+0x4f8>)
 8003614:	68db      	ldr	r3, [r3, #12]
 8003616:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6a1b      	ldr	r3, [r3, #32]
 800361e:	061b      	lsls	r3, r3, #24
 8003620:	4962      	ldr	r1, [pc, #392]	@ (80037ac <HAL_RCC_OscConfig+0x4f8>)
 8003622:	4313      	orrs	r3, r2
 8003624:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003626:	e05f      	b.n	80036e8 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	69db      	ldr	r3, [r3, #28]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d042      	beq.n	80036b6 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003630:	4b5e      	ldr	r3, [pc, #376]	@ (80037ac <HAL_RCC_OscConfig+0x4f8>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a5d      	ldr	r2, [pc, #372]	@ (80037ac <HAL_RCC_OscConfig+0x4f8>)
 8003636:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800363a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800363c:	f7ff faa2 	bl	8002b84 <HAL_GetTick>
 8003640:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003642:	e008      	b.n	8003656 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003644:	f7ff fa9e 	bl	8002b84 <HAL_GetTick>
 8003648:	4602      	mov	r2, r0
 800364a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800364c:	1ad3      	subs	r3, r2, r3
 800364e:	2b02      	cmp	r3, #2
 8003650:	d901      	bls.n	8003656 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8003652:	2303      	movs	r3, #3
 8003654:	e280      	b.n	8003b58 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003656:	4b55      	ldr	r3, [pc, #340]	@ (80037ac <HAL_RCC_OscConfig+0x4f8>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800365e:	2b00      	cmp	r3, #0
 8003660:	d0f0      	beq.n	8003644 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003662:	f7ff fabf 	bl	8002be4 <HAL_GetREVID>
 8003666:	4603      	mov	r3, r0
 8003668:	f241 0203 	movw	r2, #4099	@ 0x1003
 800366c:	4293      	cmp	r3, r2
 800366e:	d817      	bhi.n	80036a0 <HAL_RCC_OscConfig+0x3ec>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6a1b      	ldr	r3, [r3, #32]
 8003674:	2b20      	cmp	r3, #32
 8003676:	d108      	bne.n	800368a <HAL_RCC_OscConfig+0x3d6>
 8003678:	4b4c      	ldr	r3, [pc, #304]	@ (80037ac <HAL_RCC_OscConfig+0x4f8>)
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003680:	4a4a      	ldr	r2, [pc, #296]	@ (80037ac <HAL_RCC_OscConfig+0x4f8>)
 8003682:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003686:	6053      	str	r3, [r2, #4]
 8003688:	e02e      	b.n	80036e8 <HAL_RCC_OscConfig+0x434>
 800368a:	4b48      	ldr	r3, [pc, #288]	@ (80037ac <HAL_RCC_OscConfig+0x4f8>)
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6a1b      	ldr	r3, [r3, #32]
 8003696:	069b      	lsls	r3, r3, #26
 8003698:	4944      	ldr	r1, [pc, #272]	@ (80037ac <HAL_RCC_OscConfig+0x4f8>)
 800369a:	4313      	orrs	r3, r2
 800369c:	604b      	str	r3, [r1, #4]
 800369e:	e023      	b.n	80036e8 <HAL_RCC_OscConfig+0x434>
 80036a0:	4b42      	ldr	r3, [pc, #264]	@ (80037ac <HAL_RCC_OscConfig+0x4f8>)
 80036a2:	68db      	ldr	r3, [r3, #12]
 80036a4:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6a1b      	ldr	r3, [r3, #32]
 80036ac:	061b      	lsls	r3, r3, #24
 80036ae:	493f      	ldr	r1, [pc, #252]	@ (80037ac <HAL_RCC_OscConfig+0x4f8>)
 80036b0:	4313      	orrs	r3, r2
 80036b2:	60cb      	str	r3, [r1, #12]
 80036b4:	e018      	b.n	80036e8 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80036b6:	4b3d      	ldr	r3, [pc, #244]	@ (80037ac <HAL_RCC_OscConfig+0x4f8>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4a3c      	ldr	r2, [pc, #240]	@ (80037ac <HAL_RCC_OscConfig+0x4f8>)
 80036bc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80036c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036c2:	f7ff fa5f 	bl	8002b84 <HAL_GetTick>
 80036c6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80036c8:	e008      	b.n	80036dc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80036ca:	f7ff fa5b 	bl	8002b84 <HAL_GetTick>
 80036ce:	4602      	mov	r2, r0
 80036d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036d2:	1ad3      	subs	r3, r2, r3
 80036d4:	2b02      	cmp	r3, #2
 80036d6:	d901      	bls.n	80036dc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80036d8:	2303      	movs	r3, #3
 80036da:	e23d      	b.n	8003b58 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80036dc:	4b33      	ldr	r3, [pc, #204]	@ (80037ac <HAL_RCC_OscConfig+0x4f8>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d1f0      	bne.n	80036ca <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f003 0308 	and.w	r3, r3, #8
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d036      	beq.n	8003762 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	695b      	ldr	r3, [r3, #20]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d019      	beq.n	8003730 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036fc:	4b2b      	ldr	r3, [pc, #172]	@ (80037ac <HAL_RCC_OscConfig+0x4f8>)
 80036fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003700:	4a2a      	ldr	r2, [pc, #168]	@ (80037ac <HAL_RCC_OscConfig+0x4f8>)
 8003702:	f043 0301 	orr.w	r3, r3, #1
 8003706:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003708:	f7ff fa3c 	bl	8002b84 <HAL_GetTick>
 800370c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800370e:	e008      	b.n	8003722 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003710:	f7ff fa38 	bl	8002b84 <HAL_GetTick>
 8003714:	4602      	mov	r2, r0
 8003716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003718:	1ad3      	subs	r3, r2, r3
 800371a:	2b02      	cmp	r3, #2
 800371c:	d901      	bls.n	8003722 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800371e:	2303      	movs	r3, #3
 8003720:	e21a      	b.n	8003b58 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003722:	4b22      	ldr	r3, [pc, #136]	@ (80037ac <HAL_RCC_OscConfig+0x4f8>)
 8003724:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003726:	f003 0302 	and.w	r3, r3, #2
 800372a:	2b00      	cmp	r3, #0
 800372c:	d0f0      	beq.n	8003710 <HAL_RCC_OscConfig+0x45c>
 800372e:	e018      	b.n	8003762 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003730:	4b1e      	ldr	r3, [pc, #120]	@ (80037ac <HAL_RCC_OscConfig+0x4f8>)
 8003732:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003734:	4a1d      	ldr	r2, [pc, #116]	@ (80037ac <HAL_RCC_OscConfig+0x4f8>)
 8003736:	f023 0301 	bic.w	r3, r3, #1
 800373a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800373c:	f7ff fa22 	bl	8002b84 <HAL_GetTick>
 8003740:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003742:	e008      	b.n	8003756 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003744:	f7ff fa1e 	bl	8002b84 <HAL_GetTick>
 8003748:	4602      	mov	r2, r0
 800374a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800374c:	1ad3      	subs	r3, r2, r3
 800374e:	2b02      	cmp	r3, #2
 8003750:	d901      	bls.n	8003756 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8003752:	2303      	movs	r3, #3
 8003754:	e200      	b.n	8003b58 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003756:	4b15      	ldr	r3, [pc, #84]	@ (80037ac <HAL_RCC_OscConfig+0x4f8>)
 8003758:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800375a:	f003 0302 	and.w	r3, r3, #2
 800375e:	2b00      	cmp	r3, #0
 8003760:	d1f0      	bne.n	8003744 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f003 0320 	and.w	r3, r3, #32
 800376a:	2b00      	cmp	r3, #0
 800376c:	d039      	beq.n	80037e2 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	699b      	ldr	r3, [r3, #24]
 8003772:	2b00      	cmp	r3, #0
 8003774:	d01c      	beq.n	80037b0 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003776:	4b0d      	ldr	r3, [pc, #52]	@ (80037ac <HAL_RCC_OscConfig+0x4f8>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4a0c      	ldr	r2, [pc, #48]	@ (80037ac <HAL_RCC_OscConfig+0x4f8>)
 800377c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003780:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003782:	f7ff f9ff 	bl	8002b84 <HAL_GetTick>
 8003786:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003788:	e008      	b.n	800379c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800378a:	f7ff f9fb 	bl	8002b84 <HAL_GetTick>
 800378e:	4602      	mov	r2, r0
 8003790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003792:	1ad3      	subs	r3, r2, r3
 8003794:	2b02      	cmp	r3, #2
 8003796:	d901      	bls.n	800379c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8003798:	2303      	movs	r3, #3
 800379a:	e1dd      	b.n	8003b58 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800379c:	4b03      	ldr	r3, [pc, #12]	@ (80037ac <HAL_RCC_OscConfig+0x4f8>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d0f0      	beq.n	800378a <HAL_RCC_OscConfig+0x4d6>
 80037a8:	e01b      	b.n	80037e2 <HAL_RCC_OscConfig+0x52e>
 80037aa:	bf00      	nop
 80037ac:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80037b0:	4b9b      	ldr	r3, [pc, #620]	@ (8003a20 <HAL_RCC_OscConfig+0x76c>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4a9a      	ldr	r2, [pc, #616]	@ (8003a20 <HAL_RCC_OscConfig+0x76c>)
 80037b6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80037ba:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80037bc:	f7ff f9e2 	bl	8002b84 <HAL_GetTick>
 80037c0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80037c2:	e008      	b.n	80037d6 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80037c4:	f7ff f9de 	bl	8002b84 <HAL_GetTick>
 80037c8:	4602      	mov	r2, r0
 80037ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037cc:	1ad3      	subs	r3, r2, r3
 80037ce:	2b02      	cmp	r3, #2
 80037d0:	d901      	bls.n	80037d6 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80037d2:	2303      	movs	r3, #3
 80037d4:	e1c0      	b.n	8003b58 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80037d6:	4b92      	ldr	r3, [pc, #584]	@ (8003a20 <HAL_RCC_OscConfig+0x76c>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d1f0      	bne.n	80037c4 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f003 0304 	and.w	r3, r3, #4
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	f000 8081 	beq.w	80038f2 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80037f0:	4b8c      	ldr	r3, [pc, #560]	@ (8003a24 <HAL_RCC_OscConfig+0x770>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4a8b      	ldr	r2, [pc, #556]	@ (8003a24 <HAL_RCC_OscConfig+0x770>)
 80037f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037fa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80037fc:	f7ff f9c2 	bl	8002b84 <HAL_GetTick>
 8003800:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003802:	e008      	b.n	8003816 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003804:	f7ff f9be 	bl	8002b84 <HAL_GetTick>
 8003808:	4602      	mov	r2, r0
 800380a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800380c:	1ad3      	subs	r3, r2, r3
 800380e:	2b64      	cmp	r3, #100	@ 0x64
 8003810:	d901      	bls.n	8003816 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8003812:	2303      	movs	r3, #3
 8003814:	e1a0      	b.n	8003b58 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003816:	4b83      	ldr	r3, [pc, #524]	@ (8003a24 <HAL_RCC_OscConfig+0x770>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800381e:	2b00      	cmp	r3, #0
 8003820:	d0f0      	beq.n	8003804 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	689b      	ldr	r3, [r3, #8]
 8003826:	2b01      	cmp	r3, #1
 8003828:	d106      	bne.n	8003838 <HAL_RCC_OscConfig+0x584>
 800382a:	4b7d      	ldr	r3, [pc, #500]	@ (8003a20 <HAL_RCC_OscConfig+0x76c>)
 800382c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800382e:	4a7c      	ldr	r2, [pc, #496]	@ (8003a20 <HAL_RCC_OscConfig+0x76c>)
 8003830:	f043 0301 	orr.w	r3, r3, #1
 8003834:	6713      	str	r3, [r2, #112]	@ 0x70
 8003836:	e02d      	b.n	8003894 <HAL_RCC_OscConfig+0x5e0>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	689b      	ldr	r3, [r3, #8]
 800383c:	2b00      	cmp	r3, #0
 800383e:	d10c      	bne.n	800385a <HAL_RCC_OscConfig+0x5a6>
 8003840:	4b77      	ldr	r3, [pc, #476]	@ (8003a20 <HAL_RCC_OscConfig+0x76c>)
 8003842:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003844:	4a76      	ldr	r2, [pc, #472]	@ (8003a20 <HAL_RCC_OscConfig+0x76c>)
 8003846:	f023 0301 	bic.w	r3, r3, #1
 800384a:	6713      	str	r3, [r2, #112]	@ 0x70
 800384c:	4b74      	ldr	r3, [pc, #464]	@ (8003a20 <HAL_RCC_OscConfig+0x76c>)
 800384e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003850:	4a73      	ldr	r2, [pc, #460]	@ (8003a20 <HAL_RCC_OscConfig+0x76c>)
 8003852:	f023 0304 	bic.w	r3, r3, #4
 8003856:	6713      	str	r3, [r2, #112]	@ 0x70
 8003858:	e01c      	b.n	8003894 <HAL_RCC_OscConfig+0x5e0>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	689b      	ldr	r3, [r3, #8]
 800385e:	2b05      	cmp	r3, #5
 8003860:	d10c      	bne.n	800387c <HAL_RCC_OscConfig+0x5c8>
 8003862:	4b6f      	ldr	r3, [pc, #444]	@ (8003a20 <HAL_RCC_OscConfig+0x76c>)
 8003864:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003866:	4a6e      	ldr	r2, [pc, #440]	@ (8003a20 <HAL_RCC_OscConfig+0x76c>)
 8003868:	f043 0304 	orr.w	r3, r3, #4
 800386c:	6713      	str	r3, [r2, #112]	@ 0x70
 800386e:	4b6c      	ldr	r3, [pc, #432]	@ (8003a20 <HAL_RCC_OscConfig+0x76c>)
 8003870:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003872:	4a6b      	ldr	r2, [pc, #428]	@ (8003a20 <HAL_RCC_OscConfig+0x76c>)
 8003874:	f043 0301 	orr.w	r3, r3, #1
 8003878:	6713      	str	r3, [r2, #112]	@ 0x70
 800387a:	e00b      	b.n	8003894 <HAL_RCC_OscConfig+0x5e0>
 800387c:	4b68      	ldr	r3, [pc, #416]	@ (8003a20 <HAL_RCC_OscConfig+0x76c>)
 800387e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003880:	4a67      	ldr	r2, [pc, #412]	@ (8003a20 <HAL_RCC_OscConfig+0x76c>)
 8003882:	f023 0301 	bic.w	r3, r3, #1
 8003886:	6713      	str	r3, [r2, #112]	@ 0x70
 8003888:	4b65      	ldr	r3, [pc, #404]	@ (8003a20 <HAL_RCC_OscConfig+0x76c>)
 800388a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800388c:	4a64      	ldr	r2, [pc, #400]	@ (8003a20 <HAL_RCC_OscConfig+0x76c>)
 800388e:	f023 0304 	bic.w	r3, r3, #4
 8003892:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	689b      	ldr	r3, [r3, #8]
 8003898:	2b00      	cmp	r3, #0
 800389a:	d015      	beq.n	80038c8 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800389c:	f7ff f972 	bl	8002b84 <HAL_GetTick>
 80038a0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80038a2:	e00a      	b.n	80038ba <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038a4:	f7ff f96e 	bl	8002b84 <HAL_GetTick>
 80038a8:	4602      	mov	r2, r0
 80038aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038ac:	1ad3      	subs	r3, r2, r3
 80038ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d901      	bls.n	80038ba <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80038b6:	2303      	movs	r3, #3
 80038b8:	e14e      	b.n	8003b58 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80038ba:	4b59      	ldr	r3, [pc, #356]	@ (8003a20 <HAL_RCC_OscConfig+0x76c>)
 80038bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038be:	f003 0302 	and.w	r3, r3, #2
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d0ee      	beq.n	80038a4 <HAL_RCC_OscConfig+0x5f0>
 80038c6:	e014      	b.n	80038f2 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038c8:	f7ff f95c 	bl	8002b84 <HAL_GetTick>
 80038cc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80038ce:	e00a      	b.n	80038e6 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038d0:	f7ff f958 	bl	8002b84 <HAL_GetTick>
 80038d4:	4602      	mov	r2, r0
 80038d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038d8:	1ad3      	subs	r3, r2, r3
 80038da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038de:	4293      	cmp	r3, r2
 80038e0:	d901      	bls.n	80038e6 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80038e2:	2303      	movs	r3, #3
 80038e4:	e138      	b.n	8003b58 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80038e6:	4b4e      	ldr	r3, [pc, #312]	@ (8003a20 <HAL_RCC_OscConfig+0x76c>)
 80038e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038ea:	f003 0302 	and.w	r3, r3, #2
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d1ee      	bne.n	80038d0 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	f000 812d 	beq.w	8003b56 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80038fc:	4b48      	ldr	r3, [pc, #288]	@ (8003a20 <HAL_RCC_OscConfig+0x76c>)
 80038fe:	691b      	ldr	r3, [r3, #16]
 8003900:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003904:	2b18      	cmp	r3, #24
 8003906:	f000 80bd 	beq.w	8003a84 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800390e:	2b02      	cmp	r3, #2
 8003910:	f040 809e 	bne.w	8003a50 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003914:	4b42      	ldr	r3, [pc, #264]	@ (8003a20 <HAL_RCC_OscConfig+0x76c>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4a41      	ldr	r2, [pc, #260]	@ (8003a20 <HAL_RCC_OscConfig+0x76c>)
 800391a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800391e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003920:	f7ff f930 	bl	8002b84 <HAL_GetTick>
 8003924:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003926:	e008      	b.n	800393a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003928:	f7ff f92c 	bl	8002b84 <HAL_GetTick>
 800392c:	4602      	mov	r2, r0
 800392e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003930:	1ad3      	subs	r3, r2, r3
 8003932:	2b02      	cmp	r3, #2
 8003934:	d901      	bls.n	800393a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8003936:	2303      	movs	r3, #3
 8003938:	e10e      	b.n	8003b58 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800393a:	4b39      	ldr	r3, [pc, #228]	@ (8003a20 <HAL_RCC_OscConfig+0x76c>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003942:	2b00      	cmp	r3, #0
 8003944:	d1f0      	bne.n	8003928 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003946:	4b36      	ldr	r3, [pc, #216]	@ (8003a20 <HAL_RCC_OscConfig+0x76c>)
 8003948:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800394a:	4b37      	ldr	r3, [pc, #220]	@ (8003a28 <HAL_RCC_OscConfig+0x774>)
 800394c:	4013      	ands	r3, r2
 800394e:	687a      	ldr	r2, [r7, #4]
 8003950:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8003952:	687a      	ldr	r2, [r7, #4]
 8003954:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003956:	0112      	lsls	r2, r2, #4
 8003958:	430a      	orrs	r2, r1
 800395a:	4931      	ldr	r1, [pc, #196]	@ (8003a20 <HAL_RCC_OscConfig+0x76c>)
 800395c:	4313      	orrs	r3, r2
 800395e:	628b      	str	r3, [r1, #40]	@ 0x28
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003964:	3b01      	subs	r3, #1
 8003966:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800396e:	3b01      	subs	r3, #1
 8003970:	025b      	lsls	r3, r3, #9
 8003972:	b29b      	uxth	r3, r3
 8003974:	431a      	orrs	r2, r3
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800397a:	3b01      	subs	r3, #1
 800397c:	041b      	lsls	r3, r3, #16
 800397e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003982:	431a      	orrs	r2, r3
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003988:	3b01      	subs	r3, #1
 800398a:	061b      	lsls	r3, r3, #24
 800398c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003990:	4923      	ldr	r1, [pc, #140]	@ (8003a20 <HAL_RCC_OscConfig+0x76c>)
 8003992:	4313      	orrs	r3, r2
 8003994:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8003996:	4b22      	ldr	r3, [pc, #136]	@ (8003a20 <HAL_RCC_OscConfig+0x76c>)
 8003998:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800399a:	4a21      	ldr	r2, [pc, #132]	@ (8003a20 <HAL_RCC_OscConfig+0x76c>)
 800399c:	f023 0301 	bic.w	r3, r3, #1
 80039a0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80039a2:	4b1f      	ldr	r3, [pc, #124]	@ (8003a20 <HAL_RCC_OscConfig+0x76c>)
 80039a4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80039a6:	4b21      	ldr	r3, [pc, #132]	@ (8003a2c <HAL_RCC_OscConfig+0x778>)
 80039a8:	4013      	ands	r3, r2
 80039aa:	687a      	ldr	r2, [r7, #4]
 80039ac:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80039ae:	00d2      	lsls	r2, r2, #3
 80039b0:	491b      	ldr	r1, [pc, #108]	@ (8003a20 <HAL_RCC_OscConfig+0x76c>)
 80039b2:	4313      	orrs	r3, r2
 80039b4:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80039b6:	4b1a      	ldr	r3, [pc, #104]	@ (8003a20 <HAL_RCC_OscConfig+0x76c>)
 80039b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039ba:	f023 020c 	bic.w	r2, r3, #12
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039c2:	4917      	ldr	r1, [pc, #92]	@ (8003a20 <HAL_RCC_OscConfig+0x76c>)
 80039c4:	4313      	orrs	r3, r2
 80039c6:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80039c8:	4b15      	ldr	r3, [pc, #84]	@ (8003a20 <HAL_RCC_OscConfig+0x76c>)
 80039ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039cc:	f023 0202 	bic.w	r2, r3, #2
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039d4:	4912      	ldr	r1, [pc, #72]	@ (8003a20 <HAL_RCC_OscConfig+0x76c>)
 80039d6:	4313      	orrs	r3, r2
 80039d8:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80039da:	4b11      	ldr	r3, [pc, #68]	@ (8003a20 <HAL_RCC_OscConfig+0x76c>)
 80039dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039de:	4a10      	ldr	r2, [pc, #64]	@ (8003a20 <HAL_RCC_OscConfig+0x76c>)
 80039e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039e4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80039e6:	4b0e      	ldr	r3, [pc, #56]	@ (8003a20 <HAL_RCC_OscConfig+0x76c>)
 80039e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039ea:	4a0d      	ldr	r2, [pc, #52]	@ (8003a20 <HAL_RCC_OscConfig+0x76c>)
 80039ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80039f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80039f2:	4b0b      	ldr	r3, [pc, #44]	@ (8003a20 <HAL_RCC_OscConfig+0x76c>)
 80039f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039f6:	4a0a      	ldr	r2, [pc, #40]	@ (8003a20 <HAL_RCC_OscConfig+0x76c>)
 80039f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80039fc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80039fe:	4b08      	ldr	r3, [pc, #32]	@ (8003a20 <HAL_RCC_OscConfig+0x76c>)
 8003a00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a02:	4a07      	ldr	r2, [pc, #28]	@ (8003a20 <HAL_RCC_OscConfig+0x76c>)
 8003a04:	f043 0301 	orr.w	r3, r3, #1
 8003a08:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a0a:	4b05      	ldr	r3, [pc, #20]	@ (8003a20 <HAL_RCC_OscConfig+0x76c>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	4a04      	ldr	r2, [pc, #16]	@ (8003a20 <HAL_RCC_OscConfig+0x76c>)
 8003a10:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a14:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a16:	f7ff f8b5 	bl	8002b84 <HAL_GetTick>
 8003a1a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003a1c:	e011      	b.n	8003a42 <HAL_RCC_OscConfig+0x78e>
 8003a1e:	bf00      	nop
 8003a20:	58024400 	.word	0x58024400
 8003a24:	58024800 	.word	0x58024800
 8003a28:	fffffc0c 	.word	0xfffffc0c
 8003a2c:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a30:	f7ff f8a8 	bl	8002b84 <HAL_GetTick>
 8003a34:	4602      	mov	r2, r0
 8003a36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a38:	1ad3      	subs	r3, r2, r3
 8003a3a:	2b02      	cmp	r3, #2
 8003a3c:	d901      	bls.n	8003a42 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8003a3e:	2303      	movs	r3, #3
 8003a40:	e08a      	b.n	8003b58 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003a42:	4b47      	ldr	r3, [pc, #284]	@ (8003b60 <HAL_RCC_OscConfig+0x8ac>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d0f0      	beq.n	8003a30 <HAL_RCC_OscConfig+0x77c>
 8003a4e:	e082      	b.n	8003b56 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a50:	4b43      	ldr	r3, [pc, #268]	@ (8003b60 <HAL_RCC_OscConfig+0x8ac>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a42      	ldr	r2, [pc, #264]	@ (8003b60 <HAL_RCC_OscConfig+0x8ac>)
 8003a56:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003a5a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a5c:	f7ff f892 	bl	8002b84 <HAL_GetTick>
 8003a60:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003a62:	e008      	b.n	8003a76 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a64:	f7ff f88e 	bl	8002b84 <HAL_GetTick>
 8003a68:	4602      	mov	r2, r0
 8003a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a6c:	1ad3      	subs	r3, r2, r3
 8003a6e:	2b02      	cmp	r3, #2
 8003a70:	d901      	bls.n	8003a76 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8003a72:	2303      	movs	r3, #3
 8003a74:	e070      	b.n	8003b58 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003a76:	4b3a      	ldr	r3, [pc, #232]	@ (8003b60 <HAL_RCC_OscConfig+0x8ac>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d1f0      	bne.n	8003a64 <HAL_RCC_OscConfig+0x7b0>
 8003a82:	e068      	b.n	8003b56 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003a84:	4b36      	ldr	r3, [pc, #216]	@ (8003b60 <HAL_RCC_OscConfig+0x8ac>)
 8003a86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a88:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003a8a:	4b35      	ldr	r3, [pc, #212]	@ (8003b60 <HAL_RCC_OscConfig+0x8ac>)
 8003a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a8e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a94:	2b01      	cmp	r3, #1
 8003a96:	d031      	beq.n	8003afc <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a98:	693b      	ldr	r3, [r7, #16]
 8003a9a:	f003 0203 	and.w	r2, r3, #3
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003aa2:	429a      	cmp	r2, r3
 8003aa4:	d12a      	bne.n	8003afc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003aa6:	693b      	ldr	r3, [r7, #16]
 8003aa8:	091b      	lsrs	r3, r3, #4
 8003aaa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ab2:	429a      	cmp	r2, r3
 8003ab4:	d122      	bne.n	8003afc <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ac0:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003ac2:	429a      	cmp	r2, r3
 8003ac4:	d11a      	bne.n	8003afc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	0a5b      	lsrs	r3, r3, #9
 8003aca:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ad2:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003ad4:	429a      	cmp	r2, r3
 8003ad6:	d111      	bne.n	8003afc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	0c1b      	lsrs	r3, r3, #16
 8003adc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ae4:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003ae6:	429a      	cmp	r2, r3
 8003ae8:	d108      	bne.n	8003afc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	0e1b      	lsrs	r3, r3, #24
 8003aee:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003af6:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003af8:	429a      	cmp	r2, r3
 8003afa:	d001      	beq.n	8003b00 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8003afc:	2301      	movs	r3, #1
 8003afe:	e02b      	b.n	8003b58 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003b00:	4b17      	ldr	r3, [pc, #92]	@ (8003b60 <HAL_RCC_OscConfig+0x8ac>)
 8003b02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b04:	08db      	lsrs	r3, r3, #3
 8003b06:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003b0a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b10:	693a      	ldr	r2, [r7, #16]
 8003b12:	429a      	cmp	r2, r3
 8003b14:	d01f      	beq.n	8003b56 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8003b16:	4b12      	ldr	r3, [pc, #72]	@ (8003b60 <HAL_RCC_OscConfig+0x8ac>)
 8003b18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b1a:	4a11      	ldr	r2, [pc, #68]	@ (8003b60 <HAL_RCC_OscConfig+0x8ac>)
 8003b1c:	f023 0301 	bic.w	r3, r3, #1
 8003b20:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003b22:	f7ff f82f 	bl	8002b84 <HAL_GetTick>
 8003b26:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003b28:	bf00      	nop
 8003b2a:	f7ff f82b 	bl	8002b84 <HAL_GetTick>
 8003b2e:	4602      	mov	r2, r0
 8003b30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d0f9      	beq.n	8003b2a <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003b36:	4b0a      	ldr	r3, [pc, #40]	@ (8003b60 <HAL_RCC_OscConfig+0x8ac>)
 8003b38:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003b3a:	4b0a      	ldr	r3, [pc, #40]	@ (8003b64 <HAL_RCC_OscConfig+0x8b0>)
 8003b3c:	4013      	ands	r3, r2
 8003b3e:	687a      	ldr	r2, [r7, #4]
 8003b40:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003b42:	00d2      	lsls	r2, r2, #3
 8003b44:	4906      	ldr	r1, [pc, #24]	@ (8003b60 <HAL_RCC_OscConfig+0x8ac>)
 8003b46:	4313      	orrs	r3, r2
 8003b48:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8003b4a:	4b05      	ldr	r3, [pc, #20]	@ (8003b60 <HAL_RCC_OscConfig+0x8ac>)
 8003b4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b4e:	4a04      	ldr	r2, [pc, #16]	@ (8003b60 <HAL_RCC_OscConfig+0x8ac>)
 8003b50:	f043 0301 	orr.w	r3, r3, #1
 8003b54:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8003b56:	2300      	movs	r3, #0
}
 8003b58:	4618      	mov	r0, r3
 8003b5a:	3730      	adds	r7, #48	@ 0x30
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	bd80      	pop	{r7, pc}
 8003b60:	58024400 	.word	0x58024400
 8003b64:	ffff0007 	.word	0xffff0007

08003b68 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b086      	sub	sp, #24
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
 8003b70:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d101      	bne.n	8003b7c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b78:	2301      	movs	r3, #1
 8003b7a:	e19c      	b.n	8003eb6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003b7c:	4b8a      	ldr	r3, [pc, #552]	@ (8003da8 <HAL_RCC_ClockConfig+0x240>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f003 030f 	and.w	r3, r3, #15
 8003b84:	683a      	ldr	r2, [r7, #0]
 8003b86:	429a      	cmp	r2, r3
 8003b88:	d910      	bls.n	8003bac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b8a:	4b87      	ldr	r3, [pc, #540]	@ (8003da8 <HAL_RCC_ClockConfig+0x240>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f023 020f 	bic.w	r2, r3, #15
 8003b92:	4985      	ldr	r1, [pc, #532]	@ (8003da8 <HAL_RCC_ClockConfig+0x240>)
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	4313      	orrs	r3, r2
 8003b98:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b9a:	4b83      	ldr	r3, [pc, #524]	@ (8003da8 <HAL_RCC_ClockConfig+0x240>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f003 030f 	and.w	r3, r3, #15
 8003ba2:	683a      	ldr	r2, [r7, #0]
 8003ba4:	429a      	cmp	r2, r3
 8003ba6:	d001      	beq.n	8003bac <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003ba8:	2301      	movs	r3, #1
 8003baa:	e184      	b.n	8003eb6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f003 0304 	and.w	r3, r3, #4
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d010      	beq.n	8003bda <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	691a      	ldr	r2, [r3, #16]
 8003bbc:	4b7b      	ldr	r3, [pc, #492]	@ (8003dac <HAL_RCC_ClockConfig+0x244>)
 8003bbe:	699b      	ldr	r3, [r3, #24]
 8003bc0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003bc4:	429a      	cmp	r2, r3
 8003bc6:	d908      	bls.n	8003bda <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003bc8:	4b78      	ldr	r3, [pc, #480]	@ (8003dac <HAL_RCC_ClockConfig+0x244>)
 8003bca:	699b      	ldr	r3, [r3, #24]
 8003bcc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	691b      	ldr	r3, [r3, #16]
 8003bd4:	4975      	ldr	r1, [pc, #468]	@ (8003dac <HAL_RCC_ClockConfig+0x244>)
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f003 0308 	and.w	r3, r3, #8
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d010      	beq.n	8003c08 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	695a      	ldr	r2, [r3, #20]
 8003bea:	4b70      	ldr	r3, [pc, #448]	@ (8003dac <HAL_RCC_ClockConfig+0x244>)
 8003bec:	69db      	ldr	r3, [r3, #28]
 8003bee:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003bf2:	429a      	cmp	r2, r3
 8003bf4:	d908      	bls.n	8003c08 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003bf6:	4b6d      	ldr	r3, [pc, #436]	@ (8003dac <HAL_RCC_ClockConfig+0x244>)
 8003bf8:	69db      	ldr	r3, [r3, #28]
 8003bfa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	695b      	ldr	r3, [r3, #20]
 8003c02:	496a      	ldr	r1, [pc, #424]	@ (8003dac <HAL_RCC_ClockConfig+0x244>)
 8003c04:	4313      	orrs	r3, r2
 8003c06:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f003 0310 	and.w	r3, r3, #16
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d010      	beq.n	8003c36 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	699a      	ldr	r2, [r3, #24]
 8003c18:	4b64      	ldr	r3, [pc, #400]	@ (8003dac <HAL_RCC_ClockConfig+0x244>)
 8003c1a:	69db      	ldr	r3, [r3, #28]
 8003c1c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003c20:	429a      	cmp	r2, r3
 8003c22:	d908      	bls.n	8003c36 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003c24:	4b61      	ldr	r3, [pc, #388]	@ (8003dac <HAL_RCC_ClockConfig+0x244>)
 8003c26:	69db      	ldr	r3, [r3, #28]
 8003c28:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	699b      	ldr	r3, [r3, #24]
 8003c30:	495e      	ldr	r1, [pc, #376]	@ (8003dac <HAL_RCC_ClockConfig+0x244>)
 8003c32:	4313      	orrs	r3, r2
 8003c34:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f003 0320 	and.w	r3, r3, #32
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d010      	beq.n	8003c64 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	69da      	ldr	r2, [r3, #28]
 8003c46:	4b59      	ldr	r3, [pc, #356]	@ (8003dac <HAL_RCC_ClockConfig+0x244>)
 8003c48:	6a1b      	ldr	r3, [r3, #32]
 8003c4a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003c4e:	429a      	cmp	r2, r3
 8003c50:	d908      	bls.n	8003c64 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003c52:	4b56      	ldr	r3, [pc, #344]	@ (8003dac <HAL_RCC_ClockConfig+0x244>)
 8003c54:	6a1b      	ldr	r3, [r3, #32]
 8003c56:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	69db      	ldr	r3, [r3, #28]
 8003c5e:	4953      	ldr	r1, [pc, #332]	@ (8003dac <HAL_RCC_ClockConfig+0x244>)
 8003c60:	4313      	orrs	r3, r2
 8003c62:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f003 0302 	and.w	r3, r3, #2
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d010      	beq.n	8003c92 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	68da      	ldr	r2, [r3, #12]
 8003c74:	4b4d      	ldr	r3, [pc, #308]	@ (8003dac <HAL_RCC_ClockConfig+0x244>)
 8003c76:	699b      	ldr	r3, [r3, #24]
 8003c78:	f003 030f 	and.w	r3, r3, #15
 8003c7c:	429a      	cmp	r2, r3
 8003c7e:	d908      	bls.n	8003c92 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c80:	4b4a      	ldr	r3, [pc, #296]	@ (8003dac <HAL_RCC_ClockConfig+0x244>)
 8003c82:	699b      	ldr	r3, [r3, #24]
 8003c84:	f023 020f 	bic.w	r2, r3, #15
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	68db      	ldr	r3, [r3, #12]
 8003c8c:	4947      	ldr	r1, [pc, #284]	@ (8003dac <HAL_RCC_ClockConfig+0x244>)
 8003c8e:	4313      	orrs	r3, r2
 8003c90:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f003 0301 	and.w	r3, r3, #1
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d055      	beq.n	8003d4a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003c9e:	4b43      	ldr	r3, [pc, #268]	@ (8003dac <HAL_RCC_ClockConfig+0x244>)
 8003ca0:	699b      	ldr	r3, [r3, #24]
 8003ca2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	689b      	ldr	r3, [r3, #8]
 8003caa:	4940      	ldr	r1, [pc, #256]	@ (8003dac <HAL_RCC_ClockConfig+0x244>)
 8003cac:	4313      	orrs	r3, r2
 8003cae:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	2b02      	cmp	r3, #2
 8003cb6:	d107      	bne.n	8003cc8 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003cb8:	4b3c      	ldr	r3, [pc, #240]	@ (8003dac <HAL_RCC_ClockConfig+0x244>)
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d121      	bne.n	8003d08 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003cc4:	2301      	movs	r3, #1
 8003cc6:	e0f6      	b.n	8003eb6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	2b03      	cmp	r3, #3
 8003cce:	d107      	bne.n	8003ce0 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003cd0:	4b36      	ldr	r3, [pc, #216]	@ (8003dac <HAL_RCC_ClockConfig+0x244>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d115      	bne.n	8003d08 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003cdc:	2301      	movs	r3, #1
 8003cde:	e0ea      	b.n	8003eb6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	2b01      	cmp	r3, #1
 8003ce6:	d107      	bne.n	8003cf8 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003ce8:	4b30      	ldr	r3, [pc, #192]	@ (8003dac <HAL_RCC_ClockConfig+0x244>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d109      	bne.n	8003d08 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	e0de      	b.n	8003eb6 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003cf8:	4b2c      	ldr	r3, [pc, #176]	@ (8003dac <HAL_RCC_ClockConfig+0x244>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f003 0304 	and.w	r3, r3, #4
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d101      	bne.n	8003d08 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003d04:	2301      	movs	r3, #1
 8003d06:	e0d6      	b.n	8003eb6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003d08:	4b28      	ldr	r3, [pc, #160]	@ (8003dac <HAL_RCC_ClockConfig+0x244>)
 8003d0a:	691b      	ldr	r3, [r3, #16]
 8003d0c:	f023 0207 	bic.w	r2, r3, #7
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	685b      	ldr	r3, [r3, #4]
 8003d14:	4925      	ldr	r1, [pc, #148]	@ (8003dac <HAL_RCC_ClockConfig+0x244>)
 8003d16:	4313      	orrs	r3, r2
 8003d18:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d1a:	f7fe ff33 	bl	8002b84 <HAL_GetTick>
 8003d1e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d20:	e00a      	b.n	8003d38 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d22:	f7fe ff2f 	bl	8002b84 <HAL_GetTick>
 8003d26:	4602      	mov	r2, r0
 8003d28:	697b      	ldr	r3, [r7, #20]
 8003d2a:	1ad3      	subs	r3, r2, r3
 8003d2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d901      	bls.n	8003d38 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003d34:	2303      	movs	r3, #3
 8003d36:	e0be      	b.n	8003eb6 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d38:	4b1c      	ldr	r3, [pc, #112]	@ (8003dac <HAL_RCC_ClockConfig+0x244>)
 8003d3a:	691b      	ldr	r3, [r3, #16]
 8003d3c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	00db      	lsls	r3, r3, #3
 8003d46:	429a      	cmp	r2, r3
 8003d48:	d1eb      	bne.n	8003d22 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f003 0302 	and.w	r3, r3, #2
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d010      	beq.n	8003d78 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	68da      	ldr	r2, [r3, #12]
 8003d5a:	4b14      	ldr	r3, [pc, #80]	@ (8003dac <HAL_RCC_ClockConfig+0x244>)
 8003d5c:	699b      	ldr	r3, [r3, #24]
 8003d5e:	f003 030f 	and.w	r3, r3, #15
 8003d62:	429a      	cmp	r2, r3
 8003d64:	d208      	bcs.n	8003d78 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d66:	4b11      	ldr	r3, [pc, #68]	@ (8003dac <HAL_RCC_ClockConfig+0x244>)
 8003d68:	699b      	ldr	r3, [r3, #24]
 8003d6a:	f023 020f 	bic.w	r2, r3, #15
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	68db      	ldr	r3, [r3, #12]
 8003d72:	490e      	ldr	r1, [pc, #56]	@ (8003dac <HAL_RCC_ClockConfig+0x244>)
 8003d74:	4313      	orrs	r3, r2
 8003d76:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003d78:	4b0b      	ldr	r3, [pc, #44]	@ (8003da8 <HAL_RCC_ClockConfig+0x240>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f003 030f 	and.w	r3, r3, #15
 8003d80:	683a      	ldr	r2, [r7, #0]
 8003d82:	429a      	cmp	r2, r3
 8003d84:	d214      	bcs.n	8003db0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d86:	4b08      	ldr	r3, [pc, #32]	@ (8003da8 <HAL_RCC_ClockConfig+0x240>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f023 020f 	bic.w	r2, r3, #15
 8003d8e:	4906      	ldr	r1, [pc, #24]	@ (8003da8 <HAL_RCC_ClockConfig+0x240>)
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	4313      	orrs	r3, r2
 8003d94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d96:	4b04      	ldr	r3, [pc, #16]	@ (8003da8 <HAL_RCC_ClockConfig+0x240>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f003 030f 	and.w	r3, r3, #15
 8003d9e:	683a      	ldr	r2, [r7, #0]
 8003da0:	429a      	cmp	r2, r3
 8003da2:	d005      	beq.n	8003db0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003da4:	2301      	movs	r3, #1
 8003da6:	e086      	b.n	8003eb6 <HAL_RCC_ClockConfig+0x34e>
 8003da8:	52002000 	.word	0x52002000
 8003dac:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f003 0304 	and.w	r3, r3, #4
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d010      	beq.n	8003dde <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	691a      	ldr	r2, [r3, #16]
 8003dc0:	4b3f      	ldr	r3, [pc, #252]	@ (8003ec0 <HAL_RCC_ClockConfig+0x358>)
 8003dc2:	699b      	ldr	r3, [r3, #24]
 8003dc4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003dc8:	429a      	cmp	r2, r3
 8003dca:	d208      	bcs.n	8003dde <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003dcc:	4b3c      	ldr	r3, [pc, #240]	@ (8003ec0 <HAL_RCC_ClockConfig+0x358>)
 8003dce:	699b      	ldr	r3, [r3, #24]
 8003dd0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	691b      	ldr	r3, [r3, #16]
 8003dd8:	4939      	ldr	r1, [pc, #228]	@ (8003ec0 <HAL_RCC_ClockConfig+0x358>)
 8003dda:	4313      	orrs	r3, r2
 8003ddc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f003 0308 	and.w	r3, r3, #8
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d010      	beq.n	8003e0c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	695a      	ldr	r2, [r3, #20]
 8003dee:	4b34      	ldr	r3, [pc, #208]	@ (8003ec0 <HAL_RCC_ClockConfig+0x358>)
 8003df0:	69db      	ldr	r3, [r3, #28]
 8003df2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003df6:	429a      	cmp	r2, r3
 8003df8:	d208      	bcs.n	8003e0c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003dfa:	4b31      	ldr	r3, [pc, #196]	@ (8003ec0 <HAL_RCC_ClockConfig+0x358>)
 8003dfc:	69db      	ldr	r3, [r3, #28]
 8003dfe:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	695b      	ldr	r3, [r3, #20]
 8003e06:	492e      	ldr	r1, [pc, #184]	@ (8003ec0 <HAL_RCC_ClockConfig+0x358>)
 8003e08:	4313      	orrs	r3, r2
 8003e0a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f003 0310 	and.w	r3, r3, #16
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d010      	beq.n	8003e3a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	699a      	ldr	r2, [r3, #24]
 8003e1c:	4b28      	ldr	r3, [pc, #160]	@ (8003ec0 <HAL_RCC_ClockConfig+0x358>)
 8003e1e:	69db      	ldr	r3, [r3, #28]
 8003e20:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003e24:	429a      	cmp	r2, r3
 8003e26:	d208      	bcs.n	8003e3a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003e28:	4b25      	ldr	r3, [pc, #148]	@ (8003ec0 <HAL_RCC_ClockConfig+0x358>)
 8003e2a:	69db      	ldr	r3, [r3, #28]
 8003e2c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	699b      	ldr	r3, [r3, #24]
 8003e34:	4922      	ldr	r1, [pc, #136]	@ (8003ec0 <HAL_RCC_ClockConfig+0x358>)
 8003e36:	4313      	orrs	r3, r2
 8003e38:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f003 0320 	and.w	r3, r3, #32
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d010      	beq.n	8003e68 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	69da      	ldr	r2, [r3, #28]
 8003e4a:	4b1d      	ldr	r3, [pc, #116]	@ (8003ec0 <HAL_RCC_ClockConfig+0x358>)
 8003e4c:	6a1b      	ldr	r3, [r3, #32]
 8003e4e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003e52:	429a      	cmp	r2, r3
 8003e54:	d208      	bcs.n	8003e68 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003e56:	4b1a      	ldr	r3, [pc, #104]	@ (8003ec0 <HAL_RCC_ClockConfig+0x358>)
 8003e58:	6a1b      	ldr	r3, [r3, #32]
 8003e5a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	69db      	ldr	r3, [r3, #28]
 8003e62:	4917      	ldr	r1, [pc, #92]	@ (8003ec0 <HAL_RCC_ClockConfig+0x358>)
 8003e64:	4313      	orrs	r3, r2
 8003e66:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003e68:	f000 f834 	bl	8003ed4 <HAL_RCC_GetSysClockFreq>
 8003e6c:	4602      	mov	r2, r0
 8003e6e:	4b14      	ldr	r3, [pc, #80]	@ (8003ec0 <HAL_RCC_ClockConfig+0x358>)
 8003e70:	699b      	ldr	r3, [r3, #24]
 8003e72:	0a1b      	lsrs	r3, r3, #8
 8003e74:	f003 030f 	and.w	r3, r3, #15
 8003e78:	4912      	ldr	r1, [pc, #72]	@ (8003ec4 <HAL_RCC_ClockConfig+0x35c>)
 8003e7a:	5ccb      	ldrb	r3, [r1, r3]
 8003e7c:	f003 031f 	and.w	r3, r3, #31
 8003e80:	fa22 f303 	lsr.w	r3, r2, r3
 8003e84:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003e86:	4b0e      	ldr	r3, [pc, #56]	@ (8003ec0 <HAL_RCC_ClockConfig+0x358>)
 8003e88:	699b      	ldr	r3, [r3, #24]
 8003e8a:	f003 030f 	and.w	r3, r3, #15
 8003e8e:	4a0d      	ldr	r2, [pc, #52]	@ (8003ec4 <HAL_RCC_ClockConfig+0x35c>)
 8003e90:	5cd3      	ldrb	r3, [r2, r3]
 8003e92:	f003 031f 	and.w	r3, r3, #31
 8003e96:	693a      	ldr	r2, [r7, #16]
 8003e98:	fa22 f303 	lsr.w	r3, r2, r3
 8003e9c:	4a0a      	ldr	r2, [pc, #40]	@ (8003ec8 <HAL_RCC_ClockConfig+0x360>)
 8003e9e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003ea0:	4a0a      	ldr	r2, [pc, #40]	@ (8003ecc <HAL_RCC_ClockConfig+0x364>)
 8003ea2:	693b      	ldr	r3, [r7, #16]
 8003ea4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003ea6:	4b0a      	ldr	r3, [pc, #40]	@ (8003ed0 <HAL_RCC_ClockConfig+0x368>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4618      	mov	r0, r3
 8003eac:	f7fe fbca 	bl	8002644 <HAL_InitTick>
 8003eb0:	4603      	mov	r3, r0
 8003eb2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003eb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	3718      	adds	r7, #24
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bd80      	pop	{r7, pc}
 8003ebe:	bf00      	nop
 8003ec0:	58024400 	.word	0x58024400
 8003ec4:	0800cec4 	.word	0x0800cec4
 8003ec8:	24000338 	.word	0x24000338
 8003ecc:	24000334 	.word	0x24000334
 8003ed0:	2400033c 	.word	0x2400033c

08003ed4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	b089      	sub	sp, #36	@ 0x24
 8003ed8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003eda:	4bb3      	ldr	r3, [pc, #716]	@ (80041a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003edc:	691b      	ldr	r3, [r3, #16]
 8003ede:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003ee2:	2b18      	cmp	r3, #24
 8003ee4:	f200 8155 	bhi.w	8004192 <HAL_RCC_GetSysClockFreq+0x2be>
 8003ee8:	a201      	add	r2, pc, #4	@ (adr r2, 8003ef0 <HAL_RCC_GetSysClockFreq+0x1c>)
 8003eea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003eee:	bf00      	nop
 8003ef0:	08003f55 	.word	0x08003f55
 8003ef4:	08004193 	.word	0x08004193
 8003ef8:	08004193 	.word	0x08004193
 8003efc:	08004193 	.word	0x08004193
 8003f00:	08004193 	.word	0x08004193
 8003f04:	08004193 	.word	0x08004193
 8003f08:	08004193 	.word	0x08004193
 8003f0c:	08004193 	.word	0x08004193
 8003f10:	08003f7b 	.word	0x08003f7b
 8003f14:	08004193 	.word	0x08004193
 8003f18:	08004193 	.word	0x08004193
 8003f1c:	08004193 	.word	0x08004193
 8003f20:	08004193 	.word	0x08004193
 8003f24:	08004193 	.word	0x08004193
 8003f28:	08004193 	.word	0x08004193
 8003f2c:	08004193 	.word	0x08004193
 8003f30:	08003f81 	.word	0x08003f81
 8003f34:	08004193 	.word	0x08004193
 8003f38:	08004193 	.word	0x08004193
 8003f3c:	08004193 	.word	0x08004193
 8003f40:	08004193 	.word	0x08004193
 8003f44:	08004193 	.word	0x08004193
 8003f48:	08004193 	.word	0x08004193
 8003f4c:	08004193 	.word	0x08004193
 8003f50:	08003f87 	.word	0x08003f87
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003f54:	4b94      	ldr	r3, [pc, #592]	@ (80041a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f003 0320 	and.w	r3, r3, #32
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d009      	beq.n	8003f74 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003f60:	4b91      	ldr	r3, [pc, #580]	@ (80041a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	08db      	lsrs	r3, r3, #3
 8003f66:	f003 0303 	and.w	r3, r3, #3
 8003f6a:	4a90      	ldr	r2, [pc, #576]	@ (80041ac <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003f6c:	fa22 f303 	lsr.w	r3, r2, r3
 8003f70:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8003f72:	e111      	b.n	8004198 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003f74:	4b8d      	ldr	r3, [pc, #564]	@ (80041ac <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003f76:	61bb      	str	r3, [r7, #24]
      break;
 8003f78:	e10e      	b.n	8004198 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003f7a:	4b8d      	ldr	r3, [pc, #564]	@ (80041b0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003f7c:	61bb      	str	r3, [r7, #24]
      break;
 8003f7e:	e10b      	b.n	8004198 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003f80:	4b8c      	ldr	r3, [pc, #560]	@ (80041b4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003f82:	61bb      	str	r3, [r7, #24]
      break;
 8003f84:	e108      	b.n	8004198 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003f86:	4b88      	ldr	r3, [pc, #544]	@ (80041a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f8a:	f003 0303 	and.w	r3, r3, #3
 8003f8e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003f90:	4b85      	ldr	r3, [pc, #532]	@ (80041a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f94:	091b      	lsrs	r3, r3, #4
 8003f96:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003f9a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003f9c:	4b82      	ldr	r3, [pc, #520]	@ (80041a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fa0:	f003 0301 	and.w	r3, r3, #1
 8003fa4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003fa6:	4b80      	ldr	r3, [pc, #512]	@ (80041a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003fa8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003faa:	08db      	lsrs	r3, r3, #3
 8003fac:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003fb0:	68fa      	ldr	r2, [r7, #12]
 8003fb2:	fb02 f303 	mul.w	r3, r2, r3
 8003fb6:	ee07 3a90 	vmov	s15, r3
 8003fba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003fbe:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8003fc2:	693b      	ldr	r3, [r7, #16]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	f000 80e1 	beq.w	800418c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8003fca:	697b      	ldr	r3, [r7, #20]
 8003fcc:	2b02      	cmp	r3, #2
 8003fce:	f000 8083 	beq.w	80040d8 <HAL_RCC_GetSysClockFreq+0x204>
 8003fd2:	697b      	ldr	r3, [r7, #20]
 8003fd4:	2b02      	cmp	r3, #2
 8003fd6:	f200 80a1 	bhi.w	800411c <HAL_RCC_GetSysClockFreq+0x248>
 8003fda:	697b      	ldr	r3, [r7, #20]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d003      	beq.n	8003fe8 <HAL_RCC_GetSysClockFreq+0x114>
 8003fe0:	697b      	ldr	r3, [r7, #20]
 8003fe2:	2b01      	cmp	r3, #1
 8003fe4:	d056      	beq.n	8004094 <HAL_RCC_GetSysClockFreq+0x1c0>
 8003fe6:	e099      	b.n	800411c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003fe8:	4b6f      	ldr	r3, [pc, #444]	@ (80041a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f003 0320 	and.w	r3, r3, #32
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d02d      	beq.n	8004050 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003ff4:	4b6c      	ldr	r3, [pc, #432]	@ (80041a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	08db      	lsrs	r3, r3, #3
 8003ffa:	f003 0303 	and.w	r3, r3, #3
 8003ffe:	4a6b      	ldr	r2, [pc, #428]	@ (80041ac <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004000:	fa22 f303 	lsr.w	r3, r2, r3
 8004004:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	ee07 3a90 	vmov	s15, r3
 800400c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004010:	693b      	ldr	r3, [r7, #16]
 8004012:	ee07 3a90 	vmov	s15, r3
 8004016:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800401a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800401e:	4b62      	ldr	r3, [pc, #392]	@ (80041a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004022:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004026:	ee07 3a90 	vmov	s15, r3
 800402a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800402e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004032:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80041b8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004036:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800403a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800403e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004042:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004046:	ee67 7a27 	vmul.f32	s15, s14, s15
 800404a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800404e:	e087      	b.n	8004160 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004050:	693b      	ldr	r3, [r7, #16]
 8004052:	ee07 3a90 	vmov	s15, r3
 8004056:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800405a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80041bc <HAL_RCC_GetSysClockFreq+0x2e8>
 800405e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004062:	4b51      	ldr	r3, [pc, #324]	@ (80041a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004066:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800406a:	ee07 3a90 	vmov	s15, r3
 800406e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004072:	ed97 6a02 	vldr	s12, [r7, #8]
 8004076:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80041b8 <HAL_RCC_GetSysClockFreq+0x2e4>
 800407a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800407e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004082:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004086:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800408a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800408e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004092:	e065      	b.n	8004160 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004094:	693b      	ldr	r3, [r7, #16]
 8004096:	ee07 3a90 	vmov	s15, r3
 800409a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800409e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80041c0 <HAL_RCC_GetSysClockFreq+0x2ec>
 80040a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80040a6:	4b40      	ldr	r3, [pc, #256]	@ (80041a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80040a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040ae:	ee07 3a90 	vmov	s15, r3
 80040b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80040b6:	ed97 6a02 	vldr	s12, [r7, #8]
 80040ba:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80041b8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80040be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80040c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80040c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80040ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80040ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80040d2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80040d6:	e043      	b.n	8004160 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80040d8:	693b      	ldr	r3, [r7, #16]
 80040da:	ee07 3a90 	vmov	s15, r3
 80040de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040e2:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80041c4 <HAL_RCC_GetSysClockFreq+0x2f0>
 80040e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80040ea:	4b2f      	ldr	r3, [pc, #188]	@ (80041a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80040ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040f2:	ee07 3a90 	vmov	s15, r3
 80040f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80040fa:	ed97 6a02 	vldr	s12, [r7, #8]
 80040fe:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80041b8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004102:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004106:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800410a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800410e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004112:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004116:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800411a:	e021      	b.n	8004160 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800411c:	693b      	ldr	r3, [r7, #16]
 800411e:	ee07 3a90 	vmov	s15, r3
 8004122:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004126:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80041c0 <HAL_RCC_GetSysClockFreq+0x2ec>
 800412a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800412e:	4b1e      	ldr	r3, [pc, #120]	@ (80041a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004132:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004136:	ee07 3a90 	vmov	s15, r3
 800413a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800413e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004142:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80041b8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004146:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800414a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800414e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004152:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004156:	ee67 7a27 	vmul.f32	s15, s14, s15
 800415a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800415e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004160:	4b11      	ldr	r3, [pc, #68]	@ (80041a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004162:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004164:	0a5b      	lsrs	r3, r3, #9
 8004166:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800416a:	3301      	adds	r3, #1
 800416c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	ee07 3a90 	vmov	s15, r3
 8004174:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004178:	edd7 6a07 	vldr	s13, [r7, #28]
 800417c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004180:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004184:	ee17 3a90 	vmov	r3, s15
 8004188:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800418a:	e005      	b.n	8004198 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800418c:	2300      	movs	r3, #0
 800418e:	61bb      	str	r3, [r7, #24]
      break;
 8004190:	e002      	b.n	8004198 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8004192:	4b07      	ldr	r3, [pc, #28]	@ (80041b0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004194:	61bb      	str	r3, [r7, #24]
      break;
 8004196:	bf00      	nop
  }

  return sysclockfreq;
 8004198:	69bb      	ldr	r3, [r7, #24]
}
 800419a:	4618      	mov	r0, r3
 800419c:	3724      	adds	r7, #36	@ 0x24
 800419e:	46bd      	mov	sp, r7
 80041a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a4:	4770      	bx	lr
 80041a6:	bf00      	nop
 80041a8:	58024400 	.word	0x58024400
 80041ac:	03d09000 	.word	0x03d09000
 80041b0:	003d0900 	.word	0x003d0900
 80041b4:	007a1200 	.word	0x007a1200
 80041b8:	46000000 	.word	0x46000000
 80041bc:	4c742400 	.word	0x4c742400
 80041c0:	4a742400 	.word	0x4a742400
 80041c4:	4af42400 	.word	0x4af42400

080041c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b082      	sub	sp, #8
 80041cc:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80041ce:	f7ff fe81 	bl	8003ed4 <HAL_RCC_GetSysClockFreq>
 80041d2:	4602      	mov	r2, r0
 80041d4:	4b10      	ldr	r3, [pc, #64]	@ (8004218 <HAL_RCC_GetHCLKFreq+0x50>)
 80041d6:	699b      	ldr	r3, [r3, #24]
 80041d8:	0a1b      	lsrs	r3, r3, #8
 80041da:	f003 030f 	and.w	r3, r3, #15
 80041de:	490f      	ldr	r1, [pc, #60]	@ (800421c <HAL_RCC_GetHCLKFreq+0x54>)
 80041e0:	5ccb      	ldrb	r3, [r1, r3]
 80041e2:	f003 031f 	and.w	r3, r3, #31
 80041e6:	fa22 f303 	lsr.w	r3, r2, r3
 80041ea:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80041ec:	4b0a      	ldr	r3, [pc, #40]	@ (8004218 <HAL_RCC_GetHCLKFreq+0x50>)
 80041ee:	699b      	ldr	r3, [r3, #24]
 80041f0:	f003 030f 	and.w	r3, r3, #15
 80041f4:	4a09      	ldr	r2, [pc, #36]	@ (800421c <HAL_RCC_GetHCLKFreq+0x54>)
 80041f6:	5cd3      	ldrb	r3, [r2, r3]
 80041f8:	f003 031f 	and.w	r3, r3, #31
 80041fc:	687a      	ldr	r2, [r7, #4]
 80041fe:	fa22 f303 	lsr.w	r3, r2, r3
 8004202:	4a07      	ldr	r2, [pc, #28]	@ (8004220 <HAL_RCC_GetHCLKFreq+0x58>)
 8004204:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004206:	4a07      	ldr	r2, [pc, #28]	@ (8004224 <HAL_RCC_GetHCLKFreq+0x5c>)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800420c:	4b04      	ldr	r3, [pc, #16]	@ (8004220 <HAL_RCC_GetHCLKFreq+0x58>)
 800420e:	681b      	ldr	r3, [r3, #0]
}
 8004210:	4618      	mov	r0, r3
 8004212:	3708      	adds	r7, #8
 8004214:	46bd      	mov	sp, r7
 8004216:	bd80      	pop	{r7, pc}
 8004218:	58024400 	.word	0x58024400
 800421c:	0800cec4 	.word	0x0800cec4
 8004220:	24000338 	.word	0x24000338
 8004224:	24000334 	.word	0x24000334

08004228 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800422c:	f7ff ffcc 	bl	80041c8 <HAL_RCC_GetHCLKFreq>
 8004230:	4602      	mov	r2, r0
 8004232:	4b06      	ldr	r3, [pc, #24]	@ (800424c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004234:	69db      	ldr	r3, [r3, #28]
 8004236:	091b      	lsrs	r3, r3, #4
 8004238:	f003 0307 	and.w	r3, r3, #7
 800423c:	4904      	ldr	r1, [pc, #16]	@ (8004250 <HAL_RCC_GetPCLK1Freq+0x28>)
 800423e:	5ccb      	ldrb	r3, [r1, r3]
 8004240:	f003 031f 	and.w	r3, r3, #31
 8004244:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004248:	4618      	mov	r0, r3
 800424a:	bd80      	pop	{r7, pc}
 800424c:	58024400 	.word	0x58024400
 8004250:	0800cec4 	.word	0x0800cec4

08004254 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8004258:	f7ff ffb6 	bl	80041c8 <HAL_RCC_GetHCLKFreq>
 800425c:	4602      	mov	r2, r0
 800425e:	4b06      	ldr	r3, [pc, #24]	@ (8004278 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004260:	69db      	ldr	r3, [r3, #28]
 8004262:	0a1b      	lsrs	r3, r3, #8
 8004264:	f003 0307 	and.w	r3, r3, #7
 8004268:	4904      	ldr	r1, [pc, #16]	@ (800427c <HAL_RCC_GetPCLK2Freq+0x28>)
 800426a:	5ccb      	ldrb	r3, [r1, r3]
 800426c:	f003 031f 	and.w	r3, r3, #31
 8004270:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8004274:	4618      	mov	r0, r3
 8004276:	bd80      	pop	{r7, pc}
 8004278:	58024400 	.word	0x58024400
 800427c:	0800cec4 	.word	0x0800cec4

08004280 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004280:	b480      	push	{r7}
 8004282:	b083      	sub	sp, #12
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
 8004288:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	223f      	movs	r2, #63	@ 0x3f
 800428e:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004290:	4b1a      	ldr	r3, [pc, #104]	@ (80042fc <HAL_RCC_GetClockConfig+0x7c>)
 8004292:	691b      	ldr	r3, [r3, #16]
 8004294:	f003 0207 	and.w	r2, r3, #7
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 800429c:	4b17      	ldr	r3, [pc, #92]	@ (80042fc <HAL_RCC_GetClockConfig+0x7c>)
 800429e:	699b      	ldr	r3, [r3, #24]
 80042a0:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 80042a8:	4b14      	ldr	r3, [pc, #80]	@ (80042fc <HAL_RCC_GetClockConfig+0x7c>)
 80042aa:	699b      	ldr	r3, [r3, #24]
 80042ac:	f003 020f 	and.w	r2, r3, #15
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 80042b4:	4b11      	ldr	r3, [pc, #68]	@ (80042fc <HAL_RCC_GetClockConfig+0x7c>)
 80042b6:	699b      	ldr	r3, [r3, #24]
 80042b8:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 80042c0:	4b0e      	ldr	r3, [pc, #56]	@ (80042fc <HAL_RCC_GetClockConfig+0x7c>)
 80042c2:	69db      	ldr	r3, [r3, #28]
 80042c4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 80042cc:	4b0b      	ldr	r3, [pc, #44]	@ (80042fc <HAL_RCC_GetClockConfig+0x7c>)
 80042ce:	69db      	ldr	r3, [r3, #28]
 80042d0:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 80042d8:	4b08      	ldr	r3, [pc, #32]	@ (80042fc <HAL_RCC_GetClockConfig+0x7c>)
 80042da:	6a1b      	ldr	r3, [r3, #32]
 80042dc:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80042e4:	4b06      	ldr	r3, [pc, #24]	@ (8004300 <HAL_RCC_GetClockConfig+0x80>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f003 020f 	and.w	r2, r3, #15
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	601a      	str	r2, [r3, #0]
}
 80042f0:	bf00      	nop
 80042f2:	370c      	adds	r7, #12
 80042f4:	46bd      	mov	sp, r7
 80042f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fa:	4770      	bx	lr
 80042fc:	58024400 	.word	0x58024400
 8004300:	52002000 	.word	0x52002000

08004304 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004304:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004308:	b0ca      	sub	sp, #296	@ 0x128
 800430a:	af00      	add	r7, sp, #0
 800430c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004310:	2300      	movs	r3, #0
 8004312:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004316:	2300      	movs	r3, #0
 8004318:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800431c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004320:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004324:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8004328:	2500      	movs	r5, #0
 800432a:	ea54 0305 	orrs.w	r3, r4, r5
 800432e:	d049      	beq.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8004330:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004334:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004336:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800433a:	d02f      	beq.n	800439c <HAL_RCCEx_PeriphCLKConfig+0x98>
 800433c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004340:	d828      	bhi.n	8004394 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004342:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004346:	d01a      	beq.n	800437e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004348:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800434c:	d822      	bhi.n	8004394 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800434e:	2b00      	cmp	r3, #0
 8004350:	d003      	beq.n	800435a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004352:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004356:	d007      	beq.n	8004368 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004358:	e01c      	b.n	8004394 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800435a:	4bb8      	ldr	r3, [pc, #736]	@ (800463c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800435c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800435e:	4ab7      	ldr	r2, [pc, #732]	@ (800463c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004360:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004364:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004366:	e01a      	b.n	800439e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004368:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800436c:	3308      	adds	r3, #8
 800436e:	2102      	movs	r1, #2
 8004370:	4618      	mov	r0, r3
 8004372:	f001 fc8f 	bl	8005c94 <RCCEx_PLL2_Config>
 8004376:	4603      	mov	r3, r0
 8004378:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800437c:	e00f      	b.n	800439e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800437e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004382:	3328      	adds	r3, #40	@ 0x28
 8004384:	2102      	movs	r1, #2
 8004386:	4618      	mov	r0, r3
 8004388:	f001 fd36 	bl	8005df8 <RCCEx_PLL3_Config>
 800438c:	4603      	mov	r3, r0
 800438e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004392:	e004      	b.n	800439e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004394:	2301      	movs	r3, #1
 8004396:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800439a:	e000      	b.n	800439e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800439c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800439e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d10a      	bne.n	80043bc <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80043a6:	4ba5      	ldr	r3, [pc, #660]	@ (800463c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80043a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043aa:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80043ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043b2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80043b4:	4aa1      	ldr	r2, [pc, #644]	@ (800463c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80043b6:	430b      	orrs	r3, r1
 80043b8:	6513      	str	r3, [r2, #80]	@ 0x50
 80043ba:	e003      	b.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043c0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80043c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043cc:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80043d0:	f04f 0900 	mov.w	r9, #0
 80043d4:	ea58 0309 	orrs.w	r3, r8, r9
 80043d8:	d047      	beq.n	800446a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80043da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043e0:	2b04      	cmp	r3, #4
 80043e2:	d82a      	bhi.n	800443a <HAL_RCCEx_PeriphCLKConfig+0x136>
 80043e4:	a201      	add	r2, pc, #4	@ (adr r2, 80043ec <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80043e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043ea:	bf00      	nop
 80043ec:	08004401 	.word	0x08004401
 80043f0:	0800440f 	.word	0x0800440f
 80043f4:	08004425 	.word	0x08004425
 80043f8:	08004443 	.word	0x08004443
 80043fc:	08004443 	.word	0x08004443
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004400:	4b8e      	ldr	r3, [pc, #568]	@ (800463c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004402:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004404:	4a8d      	ldr	r2, [pc, #564]	@ (800463c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004406:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800440a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800440c:	e01a      	b.n	8004444 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800440e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004412:	3308      	adds	r3, #8
 8004414:	2100      	movs	r1, #0
 8004416:	4618      	mov	r0, r3
 8004418:	f001 fc3c 	bl	8005c94 <RCCEx_PLL2_Config>
 800441c:	4603      	mov	r3, r0
 800441e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004422:	e00f      	b.n	8004444 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004424:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004428:	3328      	adds	r3, #40	@ 0x28
 800442a:	2100      	movs	r1, #0
 800442c:	4618      	mov	r0, r3
 800442e:	f001 fce3 	bl	8005df8 <RCCEx_PLL3_Config>
 8004432:	4603      	mov	r3, r0
 8004434:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004438:	e004      	b.n	8004444 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800443a:	2301      	movs	r3, #1
 800443c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004440:	e000      	b.n	8004444 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8004442:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004444:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004448:	2b00      	cmp	r3, #0
 800444a:	d10a      	bne.n	8004462 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800444c:	4b7b      	ldr	r3, [pc, #492]	@ (800463c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800444e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004450:	f023 0107 	bic.w	r1, r3, #7
 8004454:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004458:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800445a:	4a78      	ldr	r2, [pc, #480]	@ (800463c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800445c:	430b      	orrs	r3, r1
 800445e:	6513      	str	r3, [r2, #80]	@ 0x50
 8004460:	e003      	b.n	800446a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004462:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004466:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800446a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800446e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004472:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8004476:	f04f 0b00 	mov.w	fp, #0
 800447a:	ea5a 030b 	orrs.w	r3, sl, fp
 800447e:	d04c      	beq.n	800451a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8004480:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004484:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004486:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800448a:	d030      	beq.n	80044ee <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800448c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004490:	d829      	bhi.n	80044e6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004492:	2bc0      	cmp	r3, #192	@ 0xc0
 8004494:	d02d      	beq.n	80044f2 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8004496:	2bc0      	cmp	r3, #192	@ 0xc0
 8004498:	d825      	bhi.n	80044e6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800449a:	2b80      	cmp	r3, #128	@ 0x80
 800449c:	d018      	beq.n	80044d0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800449e:	2b80      	cmp	r3, #128	@ 0x80
 80044a0:	d821      	bhi.n	80044e6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d002      	beq.n	80044ac <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80044a6:	2b40      	cmp	r3, #64	@ 0x40
 80044a8:	d007      	beq.n	80044ba <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80044aa:	e01c      	b.n	80044e6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80044ac:	4b63      	ldr	r3, [pc, #396]	@ (800463c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80044ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044b0:	4a62      	ldr	r2, [pc, #392]	@ (800463c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80044b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80044b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80044b8:	e01c      	b.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80044ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044be:	3308      	adds	r3, #8
 80044c0:	2100      	movs	r1, #0
 80044c2:	4618      	mov	r0, r3
 80044c4:	f001 fbe6 	bl	8005c94 <RCCEx_PLL2_Config>
 80044c8:	4603      	mov	r3, r0
 80044ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80044ce:	e011      	b.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80044d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044d4:	3328      	adds	r3, #40	@ 0x28
 80044d6:	2100      	movs	r1, #0
 80044d8:	4618      	mov	r0, r3
 80044da:	f001 fc8d 	bl	8005df8 <RCCEx_PLL3_Config>
 80044de:	4603      	mov	r3, r0
 80044e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80044e4:	e006      	b.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80044e6:	2301      	movs	r3, #1
 80044e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80044ec:	e002      	b.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80044ee:	bf00      	nop
 80044f0:	e000      	b.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80044f2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d10a      	bne.n	8004512 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80044fc:	4b4f      	ldr	r3, [pc, #316]	@ (800463c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80044fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004500:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004504:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004508:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800450a:	4a4c      	ldr	r2, [pc, #304]	@ (800463c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800450c:	430b      	orrs	r3, r1
 800450e:	6513      	str	r3, [r2, #80]	@ 0x50
 8004510:	e003      	b.n	800451a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004512:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004516:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800451a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800451e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004522:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8004526:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800452a:	2300      	movs	r3, #0
 800452c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8004530:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8004534:	460b      	mov	r3, r1
 8004536:	4313      	orrs	r3, r2
 8004538:	d053      	beq.n	80045e2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800453a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800453e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004542:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004546:	d035      	beq.n	80045b4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8004548:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800454c:	d82e      	bhi.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800454e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004552:	d031      	beq.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8004554:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004558:	d828      	bhi.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800455a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800455e:	d01a      	beq.n	8004596 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8004560:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004564:	d822      	bhi.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004566:	2b00      	cmp	r3, #0
 8004568:	d003      	beq.n	8004572 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800456a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800456e:	d007      	beq.n	8004580 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8004570:	e01c      	b.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004572:	4b32      	ldr	r3, [pc, #200]	@ (800463c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004574:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004576:	4a31      	ldr	r2, [pc, #196]	@ (800463c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004578:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800457c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800457e:	e01c      	b.n	80045ba <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004580:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004584:	3308      	adds	r3, #8
 8004586:	2100      	movs	r1, #0
 8004588:	4618      	mov	r0, r3
 800458a:	f001 fb83 	bl	8005c94 <RCCEx_PLL2_Config>
 800458e:	4603      	mov	r3, r0
 8004590:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004594:	e011      	b.n	80045ba <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004596:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800459a:	3328      	adds	r3, #40	@ 0x28
 800459c:	2100      	movs	r1, #0
 800459e:	4618      	mov	r0, r3
 80045a0:	f001 fc2a 	bl	8005df8 <RCCEx_PLL3_Config>
 80045a4:	4603      	mov	r3, r0
 80045a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80045aa:	e006      	b.n	80045ba <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80045ac:	2301      	movs	r3, #1
 80045ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80045b2:	e002      	b.n	80045ba <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80045b4:	bf00      	nop
 80045b6:	e000      	b.n	80045ba <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80045b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80045ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d10b      	bne.n	80045da <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80045c2:	4b1e      	ldr	r3, [pc, #120]	@ (800463c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80045c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045c6:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80045ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045ce:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80045d2:	4a1a      	ldr	r2, [pc, #104]	@ (800463c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80045d4:	430b      	orrs	r3, r1
 80045d6:	6593      	str	r3, [r2, #88]	@ 0x58
 80045d8:	e003      	b.n	80045e2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80045e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045ea:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80045ee:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80045f2:	2300      	movs	r3, #0
 80045f4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80045f8:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80045fc:	460b      	mov	r3, r1
 80045fe:	4313      	orrs	r3, r2
 8004600:	d056      	beq.n	80046b0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8004602:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004606:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800460a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800460e:	d038      	beq.n	8004682 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8004610:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004614:	d831      	bhi.n	800467a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004616:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800461a:	d034      	beq.n	8004686 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800461c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004620:	d82b      	bhi.n	800467a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004622:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004626:	d01d      	beq.n	8004664 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8004628:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800462c:	d825      	bhi.n	800467a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800462e:	2b00      	cmp	r3, #0
 8004630:	d006      	beq.n	8004640 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8004632:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004636:	d00a      	beq.n	800464e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8004638:	e01f      	b.n	800467a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800463a:	bf00      	nop
 800463c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004640:	4ba2      	ldr	r3, [pc, #648]	@ (80048cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004642:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004644:	4aa1      	ldr	r2, [pc, #644]	@ (80048cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004646:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800464a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800464c:	e01c      	b.n	8004688 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800464e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004652:	3308      	adds	r3, #8
 8004654:	2100      	movs	r1, #0
 8004656:	4618      	mov	r0, r3
 8004658:	f001 fb1c 	bl	8005c94 <RCCEx_PLL2_Config>
 800465c:	4603      	mov	r3, r0
 800465e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004662:	e011      	b.n	8004688 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004664:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004668:	3328      	adds	r3, #40	@ 0x28
 800466a:	2100      	movs	r1, #0
 800466c:	4618      	mov	r0, r3
 800466e:	f001 fbc3 	bl	8005df8 <RCCEx_PLL3_Config>
 8004672:	4603      	mov	r3, r0
 8004674:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004678:	e006      	b.n	8004688 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800467a:	2301      	movs	r3, #1
 800467c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004680:	e002      	b.n	8004688 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004682:	bf00      	nop
 8004684:	e000      	b.n	8004688 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004686:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004688:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800468c:	2b00      	cmp	r3, #0
 800468e:	d10b      	bne.n	80046a8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004690:	4b8e      	ldr	r3, [pc, #568]	@ (80048cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004692:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004694:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004698:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800469c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80046a0:	4a8a      	ldr	r2, [pc, #552]	@ (80048cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80046a2:	430b      	orrs	r3, r1
 80046a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80046a6:	e003      	b.n	80046b0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046ac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80046b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046b8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80046bc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80046c0:	2300      	movs	r3, #0
 80046c2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80046c6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80046ca:	460b      	mov	r3, r1
 80046cc:	4313      	orrs	r3, r2
 80046ce:	d03a      	beq.n	8004746 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80046d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046d6:	2b30      	cmp	r3, #48	@ 0x30
 80046d8:	d01f      	beq.n	800471a <HAL_RCCEx_PeriphCLKConfig+0x416>
 80046da:	2b30      	cmp	r3, #48	@ 0x30
 80046dc:	d819      	bhi.n	8004712 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80046de:	2b20      	cmp	r3, #32
 80046e0:	d00c      	beq.n	80046fc <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80046e2:	2b20      	cmp	r3, #32
 80046e4:	d815      	bhi.n	8004712 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d019      	beq.n	800471e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80046ea:	2b10      	cmp	r3, #16
 80046ec:	d111      	bne.n	8004712 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80046ee:	4b77      	ldr	r3, [pc, #476]	@ (80048cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80046f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046f2:	4a76      	ldr	r2, [pc, #472]	@ (80048cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80046f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80046f8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80046fa:	e011      	b.n	8004720 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80046fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004700:	3308      	adds	r3, #8
 8004702:	2102      	movs	r1, #2
 8004704:	4618      	mov	r0, r3
 8004706:	f001 fac5 	bl	8005c94 <RCCEx_PLL2_Config>
 800470a:	4603      	mov	r3, r0
 800470c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004710:	e006      	b.n	8004720 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004712:	2301      	movs	r3, #1
 8004714:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004718:	e002      	b.n	8004720 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800471a:	bf00      	nop
 800471c:	e000      	b.n	8004720 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800471e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004720:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004724:	2b00      	cmp	r3, #0
 8004726:	d10a      	bne.n	800473e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004728:	4b68      	ldr	r3, [pc, #416]	@ (80048cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800472a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800472c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8004730:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004734:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004736:	4a65      	ldr	r2, [pc, #404]	@ (80048cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004738:	430b      	orrs	r3, r1
 800473a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800473c:	e003      	b.n	8004746 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800473e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004742:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004746:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800474a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800474e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8004752:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8004756:	2300      	movs	r3, #0
 8004758:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800475c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004760:	460b      	mov	r3, r1
 8004762:	4313      	orrs	r3, r2
 8004764:	d051      	beq.n	800480a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8004766:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800476a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800476c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004770:	d035      	beq.n	80047de <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8004772:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004776:	d82e      	bhi.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004778:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800477c:	d031      	beq.n	80047e2 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800477e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004782:	d828      	bhi.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004784:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004788:	d01a      	beq.n	80047c0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800478a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800478e:	d822      	bhi.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004790:	2b00      	cmp	r3, #0
 8004792:	d003      	beq.n	800479c <HAL_RCCEx_PeriphCLKConfig+0x498>
 8004794:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004798:	d007      	beq.n	80047aa <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800479a:	e01c      	b.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800479c:	4b4b      	ldr	r3, [pc, #300]	@ (80048cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800479e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047a0:	4a4a      	ldr	r2, [pc, #296]	@ (80048cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80047a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80047a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80047a8:	e01c      	b.n	80047e4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80047aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047ae:	3308      	adds	r3, #8
 80047b0:	2100      	movs	r1, #0
 80047b2:	4618      	mov	r0, r3
 80047b4:	f001 fa6e 	bl	8005c94 <RCCEx_PLL2_Config>
 80047b8:	4603      	mov	r3, r0
 80047ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80047be:	e011      	b.n	80047e4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80047c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047c4:	3328      	adds	r3, #40	@ 0x28
 80047c6:	2100      	movs	r1, #0
 80047c8:	4618      	mov	r0, r3
 80047ca:	f001 fb15 	bl	8005df8 <RCCEx_PLL3_Config>
 80047ce:	4603      	mov	r3, r0
 80047d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80047d4:	e006      	b.n	80047e4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80047d6:	2301      	movs	r3, #1
 80047d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80047dc:	e002      	b.n	80047e4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80047de:	bf00      	nop
 80047e0:	e000      	b.n	80047e4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80047e2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80047e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d10a      	bne.n	8004802 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80047ec:	4b37      	ldr	r3, [pc, #220]	@ (80048cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80047ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047f0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80047f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047fa:	4a34      	ldr	r2, [pc, #208]	@ (80048cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80047fc:	430b      	orrs	r3, r1
 80047fe:	6513      	str	r3, [r2, #80]	@ 0x50
 8004800:	e003      	b.n	800480a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004802:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004806:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800480a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800480e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004812:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004816:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800481a:	2300      	movs	r3, #0
 800481c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8004820:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8004824:	460b      	mov	r3, r1
 8004826:	4313      	orrs	r3, r2
 8004828:	d056      	beq.n	80048d8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800482a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800482e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004830:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004834:	d033      	beq.n	800489e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8004836:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800483a:	d82c      	bhi.n	8004896 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800483c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004840:	d02f      	beq.n	80048a2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8004842:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004846:	d826      	bhi.n	8004896 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004848:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800484c:	d02b      	beq.n	80048a6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800484e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004852:	d820      	bhi.n	8004896 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004854:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004858:	d012      	beq.n	8004880 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800485a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800485e:	d81a      	bhi.n	8004896 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004860:	2b00      	cmp	r3, #0
 8004862:	d022      	beq.n	80048aa <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8004864:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004868:	d115      	bne.n	8004896 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800486a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800486e:	3308      	adds	r3, #8
 8004870:	2101      	movs	r1, #1
 8004872:	4618      	mov	r0, r3
 8004874:	f001 fa0e 	bl	8005c94 <RCCEx_PLL2_Config>
 8004878:	4603      	mov	r3, r0
 800487a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800487e:	e015      	b.n	80048ac <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004880:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004884:	3328      	adds	r3, #40	@ 0x28
 8004886:	2101      	movs	r1, #1
 8004888:	4618      	mov	r0, r3
 800488a:	f001 fab5 	bl	8005df8 <RCCEx_PLL3_Config>
 800488e:	4603      	mov	r3, r0
 8004890:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004894:	e00a      	b.n	80048ac <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004896:	2301      	movs	r3, #1
 8004898:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800489c:	e006      	b.n	80048ac <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800489e:	bf00      	nop
 80048a0:	e004      	b.n	80048ac <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80048a2:	bf00      	nop
 80048a4:	e002      	b.n	80048ac <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80048a6:	bf00      	nop
 80048a8:	e000      	b.n	80048ac <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80048aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80048ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d10d      	bne.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80048b4:	4b05      	ldr	r3, [pc, #20]	@ (80048cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80048b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048b8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80048bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048c0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80048c2:	4a02      	ldr	r2, [pc, #8]	@ (80048cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80048c4:	430b      	orrs	r3, r1
 80048c6:	6513      	str	r3, [r2, #80]	@ 0x50
 80048c8:	e006      	b.n	80048d8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80048ca:	bf00      	nop
 80048cc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048d4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80048d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048e0:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80048e4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80048e8:	2300      	movs	r3, #0
 80048ea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80048ee:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80048f2:	460b      	mov	r3, r1
 80048f4:	4313      	orrs	r3, r2
 80048f6:	d055      	beq.n	80049a4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80048f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048fc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004900:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004904:	d033      	beq.n	800496e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8004906:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800490a:	d82c      	bhi.n	8004966 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800490c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004910:	d02f      	beq.n	8004972 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8004912:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004916:	d826      	bhi.n	8004966 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004918:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800491c:	d02b      	beq.n	8004976 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800491e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004922:	d820      	bhi.n	8004966 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004924:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004928:	d012      	beq.n	8004950 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800492a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800492e:	d81a      	bhi.n	8004966 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004930:	2b00      	cmp	r3, #0
 8004932:	d022      	beq.n	800497a <HAL_RCCEx_PeriphCLKConfig+0x676>
 8004934:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004938:	d115      	bne.n	8004966 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800493a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800493e:	3308      	adds	r3, #8
 8004940:	2101      	movs	r1, #1
 8004942:	4618      	mov	r0, r3
 8004944:	f001 f9a6 	bl	8005c94 <RCCEx_PLL2_Config>
 8004948:	4603      	mov	r3, r0
 800494a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800494e:	e015      	b.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004950:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004954:	3328      	adds	r3, #40	@ 0x28
 8004956:	2101      	movs	r1, #1
 8004958:	4618      	mov	r0, r3
 800495a:	f001 fa4d 	bl	8005df8 <RCCEx_PLL3_Config>
 800495e:	4603      	mov	r3, r0
 8004960:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004964:	e00a      	b.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8004966:	2301      	movs	r3, #1
 8004968:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800496c:	e006      	b.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800496e:	bf00      	nop
 8004970:	e004      	b.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004972:	bf00      	nop
 8004974:	e002      	b.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004976:	bf00      	nop
 8004978:	e000      	b.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800497a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800497c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004980:	2b00      	cmp	r3, #0
 8004982:	d10b      	bne.n	800499c <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8004984:	4ba3      	ldr	r3, [pc, #652]	@ (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004986:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004988:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800498c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004990:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004994:	4a9f      	ldr	r2, [pc, #636]	@ (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004996:	430b      	orrs	r3, r1
 8004998:	6593      	str	r3, [r2, #88]	@ 0x58
 800499a:	e003      	b.n	80049a4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800499c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049a0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80049a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049ac:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80049b0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80049b4:	2300      	movs	r3, #0
 80049b6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80049ba:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80049be:	460b      	mov	r3, r1
 80049c0:	4313      	orrs	r3, r2
 80049c2:	d037      	beq.n	8004a34 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80049c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049ca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80049ce:	d00e      	beq.n	80049ee <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80049d0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80049d4:	d816      	bhi.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0x700>
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d018      	beq.n	8004a0c <HAL_RCCEx_PeriphCLKConfig+0x708>
 80049da:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80049de:	d111      	bne.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80049e0:	4b8c      	ldr	r3, [pc, #560]	@ (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049e4:	4a8b      	ldr	r2, [pc, #556]	@ (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80049ea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80049ec:	e00f      	b.n	8004a0e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80049ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049f2:	3308      	adds	r3, #8
 80049f4:	2101      	movs	r1, #1
 80049f6:	4618      	mov	r0, r3
 80049f8:	f001 f94c 	bl	8005c94 <RCCEx_PLL2_Config>
 80049fc:	4603      	mov	r3, r0
 80049fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004a02:	e004      	b.n	8004a0e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a04:	2301      	movs	r3, #1
 8004a06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004a0a:	e000      	b.n	8004a0e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8004a0c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d10a      	bne.n	8004a2c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004a16:	4b7f      	ldr	r3, [pc, #508]	@ (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a1a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004a1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a24:	4a7b      	ldr	r2, [pc, #492]	@ (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a26:	430b      	orrs	r3, r1
 8004a28:	6513      	str	r3, [r2, #80]	@ 0x50
 8004a2a:	e003      	b.n	8004a34 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a2c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a30:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004a34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a3c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8004a40:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004a44:	2300      	movs	r3, #0
 8004a46:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8004a4a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8004a4e:	460b      	mov	r3, r1
 8004a50:	4313      	orrs	r3, r2
 8004a52:	d039      	beq.n	8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8004a54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a5a:	2b03      	cmp	r3, #3
 8004a5c:	d81c      	bhi.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8004a5e:	a201      	add	r2, pc, #4	@ (adr r2, 8004a64 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8004a60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a64:	08004aa1 	.word	0x08004aa1
 8004a68:	08004a75 	.word	0x08004a75
 8004a6c:	08004a83 	.word	0x08004a83
 8004a70:	08004aa1 	.word	0x08004aa1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004a74:	4b67      	ldr	r3, [pc, #412]	@ (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a78:	4a66      	ldr	r2, [pc, #408]	@ (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a7a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a7e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004a80:	e00f      	b.n	8004aa2 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004a82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a86:	3308      	adds	r3, #8
 8004a88:	2102      	movs	r1, #2
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	f001 f902 	bl	8005c94 <RCCEx_PLL2_Config>
 8004a90:	4603      	mov	r3, r0
 8004a92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004a96:	e004      	b.n	8004aa2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004a98:	2301      	movs	r3, #1
 8004a9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004a9e:	e000      	b.n	8004aa2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8004aa0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004aa2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d10a      	bne.n	8004ac0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004aaa:	4b5a      	ldr	r3, [pc, #360]	@ (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004aac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004aae:	f023 0103 	bic.w	r1, r3, #3
 8004ab2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ab6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ab8:	4a56      	ldr	r2, [pc, #344]	@ (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004aba:	430b      	orrs	r3, r1
 8004abc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004abe:	e003      	b.n	8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ac0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ac4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004ac8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004acc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ad0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004ad4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004ad8:	2300      	movs	r3, #0
 8004ada:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004ade:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8004ae2:	460b      	mov	r3, r1
 8004ae4:	4313      	orrs	r3, r2
 8004ae6:	f000 809f 	beq.w	8004c28 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004aea:	4b4b      	ldr	r3, [pc, #300]	@ (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	4a4a      	ldr	r2, [pc, #296]	@ (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004af0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004af4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004af6:	f7fe f845 	bl	8002b84 <HAL_GetTick>
 8004afa:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004afe:	e00b      	b.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b00:	f7fe f840 	bl	8002b84 <HAL_GetTick>
 8004b04:	4602      	mov	r2, r0
 8004b06:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004b0a:	1ad3      	subs	r3, r2, r3
 8004b0c:	2b64      	cmp	r3, #100	@ 0x64
 8004b0e:	d903      	bls.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8004b10:	2303      	movs	r3, #3
 8004b12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004b16:	e005      	b.n	8004b24 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004b18:	4b3f      	ldr	r3, [pc, #252]	@ (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d0ed      	beq.n	8004b00 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8004b24:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d179      	bne.n	8004c20 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004b2c:	4b39      	ldr	r3, [pc, #228]	@ (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b2e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004b30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b34:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004b38:	4053      	eors	r3, r2
 8004b3a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d015      	beq.n	8004b6e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004b42:	4b34      	ldr	r3, [pc, #208]	@ (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b46:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b4a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004b4e:	4b31      	ldr	r3, [pc, #196]	@ (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b52:	4a30      	ldr	r2, [pc, #192]	@ (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b58:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004b5a:	4b2e      	ldr	r3, [pc, #184]	@ (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b5e:	4a2d      	ldr	r2, [pc, #180]	@ (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b60:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b64:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004b66:	4a2b      	ldr	r2, [pc, #172]	@ (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b68:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004b6c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004b6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b72:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004b76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b7a:	d118      	bne.n	8004bae <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b7c:	f7fe f802 	bl	8002b84 <HAL_GetTick>
 8004b80:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004b84:	e00d      	b.n	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b86:	f7fd fffd 	bl	8002b84 <HAL_GetTick>
 8004b8a:	4602      	mov	r2, r0
 8004b8c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004b90:	1ad2      	subs	r2, r2, r3
 8004b92:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004b96:	429a      	cmp	r2, r3
 8004b98:	d903      	bls.n	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8004b9a:	2303      	movs	r3, #3
 8004b9c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8004ba0:	e005      	b.n	8004bae <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004ba2:	4b1c      	ldr	r3, [pc, #112]	@ (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004ba4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ba6:	f003 0302 	and.w	r3, r3, #2
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d0eb      	beq.n	8004b86 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8004bae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d129      	bne.n	8004c0a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004bb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bba:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004bbe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004bc2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004bc6:	d10e      	bne.n	8004be6 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8004bc8:	4b12      	ldr	r3, [pc, #72]	@ (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004bca:	691b      	ldr	r3, [r3, #16]
 8004bcc:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8004bd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bd4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004bd8:	091a      	lsrs	r2, r3, #4
 8004bda:	4b10      	ldr	r3, [pc, #64]	@ (8004c1c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8004bdc:	4013      	ands	r3, r2
 8004bde:	4a0d      	ldr	r2, [pc, #52]	@ (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004be0:	430b      	orrs	r3, r1
 8004be2:	6113      	str	r3, [r2, #16]
 8004be4:	e005      	b.n	8004bf2 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8004be6:	4b0b      	ldr	r3, [pc, #44]	@ (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004be8:	691b      	ldr	r3, [r3, #16]
 8004bea:	4a0a      	ldr	r2, [pc, #40]	@ (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004bec:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004bf0:	6113      	str	r3, [r2, #16]
 8004bf2:	4b08      	ldr	r3, [pc, #32]	@ (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004bf4:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8004bf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bfa:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004bfe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c02:	4a04      	ldr	r2, [pc, #16]	@ (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004c04:	430b      	orrs	r3, r1
 8004c06:	6713      	str	r3, [r2, #112]	@ 0x70
 8004c08:	e00e      	b.n	8004c28 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004c0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c0e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8004c12:	e009      	b.n	8004c28 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8004c14:	58024400 	.word	0x58024400
 8004c18:	58024800 	.word	0x58024800
 8004c1c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c20:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c24:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004c28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c30:	f002 0301 	and.w	r3, r2, #1
 8004c34:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004c38:	2300      	movs	r3, #0
 8004c3a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004c3e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004c42:	460b      	mov	r3, r1
 8004c44:	4313      	orrs	r3, r2
 8004c46:	f000 8089 	beq.w	8004d5c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8004c4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c4e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004c50:	2b28      	cmp	r3, #40	@ 0x28
 8004c52:	d86b      	bhi.n	8004d2c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8004c54:	a201      	add	r2, pc, #4	@ (adr r2, 8004c5c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004c56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c5a:	bf00      	nop
 8004c5c:	08004d35 	.word	0x08004d35
 8004c60:	08004d2d 	.word	0x08004d2d
 8004c64:	08004d2d 	.word	0x08004d2d
 8004c68:	08004d2d 	.word	0x08004d2d
 8004c6c:	08004d2d 	.word	0x08004d2d
 8004c70:	08004d2d 	.word	0x08004d2d
 8004c74:	08004d2d 	.word	0x08004d2d
 8004c78:	08004d2d 	.word	0x08004d2d
 8004c7c:	08004d01 	.word	0x08004d01
 8004c80:	08004d2d 	.word	0x08004d2d
 8004c84:	08004d2d 	.word	0x08004d2d
 8004c88:	08004d2d 	.word	0x08004d2d
 8004c8c:	08004d2d 	.word	0x08004d2d
 8004c90:	08004d2d 	.word	0x08004d2d
 8004c94:	08004d2d 	.word	0x08004d2d
 8004c98:	08004d2d 	.word	0x08004d2d
 8004c9c:	08004d17 	.word	0x08004d17
 8004ca0:	08004d2d 	.word	0x08004d2d
 8004ca4:	08004d2d 	.word	0x08004d2d
 8004ca8:	08004d2d 	.word	0x08004d2d
 8004cac:	08004d2d 	.word	0x08004d2d
 8004cb0:	08004d2d 	.word	0x08004d2d
 8004cb4:	08004d2d 	.word	0x08004d2d
 8004cb8:	08004d2d 	.word	0x08004d2d
 8004cbc:	08004d35 	.word	0x08004d35
 8004cc0:	08004d2d 	.word	0x08004d2d
 8004cc4:	08004d2d 	.word	0x08004d2d
 8004cc8:	08004d2d 	.word	0x08004d2d
 8004ccc:	08004d2d 	.word	0x08004d2d
 8004cd0:	08004d2d 	.word	0x08004d2d
 8004cd4:	08004d2d 	.word	0x08004d2d
 8004cd8:	08004d2d 	.word	0x08004d2d
 8004cdc:	08004d35 	.word	0x08004d35
 8004ce0:	08004d2d 	.word	0x08004d2d
 8004ce4:	08004d2d 	.word	0x08004d2d
 8004ce8:	08004d2d 	.word	0x08004d2d
 8004cec:	08004d2d 	.word	0x08004d2d
 8004cf0:	08004d2d 	.word	0x08004d2d
 8004cf4:	08004d2d 	.word	0x08004d2d
 8004cf8:	08004d2d 	.word	0x08004d2d
 8004cfc:	08004d35 	.word	0x08004d35
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004d00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d04:	3308      	adds	r3, #8
 8004d06:	2101      	movs	r1, #1
 8004d08:	4618      	mov	r0, r3
 8004d0a:	f000 ffc3 	bl	8005c94 <RCCEx_PLL2_Config>
 8004d0e:	4603      	mov	r3, r0
 8004d10:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004d14:	e00f      	b.n	8004d36 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004d16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d1a:	3328      	adds	r3, #40	@ 0x28
 8004d1c:	2101      	movs	r1, #1
 8004d1e:	4618      	mov	r0, r3
 8004d20:	f001 f86a 	bl	8005df8 <RCCEx_PLL3_Config>
 8004d24:	4603      	mov	r3, r0
 8004d26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004d2a:	e004      	b.n	8004d36 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d2c:	2301      	movs	r3, #1
 8004d2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004d32:	e000      	b.n	8004d36 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8004d34:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d10a      	bne.n	8004d54 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8004d3e:	4bbf      	ldr	r3, [pc, #764]	@ (800503c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004d40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d42:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004d46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d4a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004d4c:	4abb      	ldr	r2, [pc, #748]	@ (800503c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004d4e:	430b      	orrs	r3, r1
 8004d50:	6553      	str	r3, [r2, #84]	@ 0x54
 8004d52:	e003      	b.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d54:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d58:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004d5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d64:	f002 0302 	and.w	r3, r2, #2
 8004d68:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004d72:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004d76:	460b      	mov	r3, r1
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	d041      	beq.n	8004e00 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004d7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d80:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004d82:	2b05      	cmp	r3, #5
 8004d84:	d824      	bhi.n	8004dd0 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8004d86:	a201      	add	r2, pc, #4	@ (adr r2, 8004d8c <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8004d88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d8c:	08004dd9 	.word	0x08004dd9
 8004d90:	08004da5 	.word	0x08004da5
 8004d94:	08004dbb 	.word	0x08004dbb
 8004d98:	08004dd9 	.word	0x08004dd9
 8004d9c:	08004dd9 	.word	0x08004dd9
 8004da0:	08004dd9 	.word	0x08004dd9
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004da4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004da8:	3308      	adds	r3, #8
 8004daa:	2101      	movs	r1, #1
 8004dac:	4618      	mov	r0, r3
 8004dae:	f000 ff71 	bl	8005c94 <RCCEx_PLL2_Config>
 8004db2:	4603      	mov	r3, r0
 8004db4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004db8:	e00f      	b.n	8004dda <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004dba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dbe:	3328      	adds	r3, #40	@ 0x28
 8004dc0:	2101      	movs	r1, #1
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	f001 f818 	bl	8005df8 <RCCEx_PLL3_Config>
 8004dc8:	4603      	mov	r3, r0
 8004dca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004dce:	e004      	b.n	8004dda <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004dd0:	2301      	movs	r3, #1
 8004dd2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004dd6:	e000      	b.n	8004dda <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8004dd8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004dda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d10a      	bne.n	8004df8 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004de2:	4b96      	ldr	r3, [pc, #600]	@ (800503c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004de4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004de6:	f023 0107 	bic.w	r1, r3, #7
 8004dea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dee:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004df0:	4a92      	ldr	r2, [pc, #584]	@ (800503c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004df2:	430b      	orrs	r3, r1
 8004df4:	6553      	str	r3, [r2, #84]	@ 0x54
 8004df6:	e003      	b.n	8004e00 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004df8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004dfc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004e00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e08:	f002 0304 	and.w	r3, r2, #4
 8004e0c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004e10:	2300      	movs	r3, #0
 8004e12:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004e16:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004e1a:	460b      	mov	r3, r1
 8004e1c:	4313      	orrs	r3, r2
 8004e1e:	d044      	beq.n	8004eaa <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004e20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e24:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e28:	2b05      	cmp	r3, #5
 8004e2a:	d825      	bhi.n	8004e78 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8004e2c:	a201      	add	r2, pc, #4	@ (adr r2, 8004e34 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8004e2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e32:	bf00      	nop
 8004e34:	08004e81 	.word	0x08004e81
 8004e38:	08004e4d 	.word	0x08004e4d
 8004e3c:	08004e63 	.word	0x08004e63
 8004e40:	08004e81 	.word	0x08004e81
 8004e44:	08004e81 	.word	0x08004e81
 8004e48:	08004e81 	.word	0x08004e81
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004e4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e50:	3308      	adds	r3, #8
 8004e52:	2101      	movs	r1, #1
 8004e54:	4618      	mov	r0, r3
 8004e56:	f000 ff1d 	bl	8005c94 <RCCEx_PLL2_Config>
 8004e5a:	4603      	mov	r3, r0
 8004e5c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004e60:	e00f      	b.n	8004e82 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004e62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e66:	3328      	adds	r3, #40	@ 0x28
 8004e68:	2101      	movs	r1, #1
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	f000 ffc4 	bl	8005df8 <RCCEx_PLL3_Config>
 8004e70:	4603      	mov	r3, r0
 8004e72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004e76:	e004      	b.n	8004e82 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e78:	2301      	movs	r3, #1
 8004e7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004e7e:	e000      	b.n	8004e82 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8004e80:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d10b      	bne.n	8004ea2 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004e8a:	4b6c      	ldr	r3, [pc, #432]	@ (800503c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004e8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e8e:	f023 0107 	bic.w	r1, r3, #7
 8004e92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e96:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e9a:	4a68      	ldr	r2, [pc, #416]	@ (800503c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004e9c:	430b      	orrs	r3, r1
 8004e9e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004ea0:	e003      	b.n	8004eaa <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ea2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ea6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004eaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004eb2:	f002 0320 	and.w	r3, r2, #32
 8004eb6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004eba:	2300      	movs	r3, #0
 8004ebc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004ec0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004ec4:	460b      	mov	r3, r1
 8004ec6:	4313      	orrs	r3, r2
 8004ec8:	d055      	beq.n	8004f76 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004eca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ece:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ed2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004ed6:	d033      	beq.n	8004f40 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8004ed8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004edc:	d82c      	bhi.n	8004f38 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004ede:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ee2:	d02f      	beq.n	8004f44 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8004ee4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ee8:	d826      	bhi.n	8004f38 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004eea:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004eee:	d02b      	beq.n	8004f48 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8004ef0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004ef4:	d820      	bhi.n	8004f38 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004ef6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004efa:	d012      	beq.n	8004f22 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8004efc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004f00:	d81a      	bhi.n	8004f38 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d022      	beq.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8004f06:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004f0a:	d115      	bne.n	8004f38 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004f0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f10:	3308      	adds	r3, #8
 8004f12:	2100      	movs	r1, #0
 8004f14:	4618      	mov	r0, r3
 8004f16:	f000 febd 	bl	8005c94 <RCCEx_PLL2_Config>
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004f20:	e015      	b.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004f22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f26:	3328      	adds	r3, #40	@ 0x28
 8004f28:	2102      	movs	r1, #2
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	f000 ff64 	bl	8005df8 <RCCEx_PLL3_Config>
 8004f30:	4603      	mov	r3, r0
 8004f32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004f36:	e00a      	b.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f38:	2301      	movs	r3, #1
 8004f3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004f3e:	e006      	b.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004f40:	bf00      	nop
 8004f42:	e004      	b.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004f44:	bf00      	nop
 8004f46:	e002      	b.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004f48:	bf00      	nop
 8004f4a:	e000      	b.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004f4c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d10b      	bne.n	8004f6e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004f56:	4b39      	ldr	r3, [pc, #228]	@ (800503c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004f58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f5a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004f5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f66:	4a35      	ldr	r2, [pc, #212]	@ (800503c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004f68:	430b      	orrs	r3, r1
 8004f6a:	6553      	str	r3, [r2, #84]	@ 0x54
 8004f6c:	e003      	b.n	8004f76 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f72:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004f76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f7e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004f82:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004f86:	2300      	movs	r3, #0
 8004f88:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004f8c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004f90:	460b      	mov	r3, r1
 8004f92:	4313      	orrs	r3, r2
 8004f94:	d058      	beq.n	8005048 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004f96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f9a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004f9e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004fa2:	d033      	beq.n	800500c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8004fa4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004fa8:	d82c      	bhi.n	8005004 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004faa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004fae:	d02f      	beq.n	8005010 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8004fb0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004fb4:	d826      	bhi.n	8005004 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004fb6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004fba:	d02b      	beq.n	8005014 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004fbc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004fc0:	d820      	bhi.n	8005004 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004fc2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004fc6:	d012      	beq.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8004fc8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004fcc:	d81a      	bhi.n	8005004 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d022      	beq.n	8005018 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8004fd2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004fd6:	d115      	bne.n	8005004 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004fd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fdc:	3308      	adds	r3, #8
 8004fde:	2100      	movs	r1, #0
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	f000 fe57 	bl	8005c94 <RCCEx_PLL2_Config>
 8004fe6:	4603      	mov	r3, r0
 8004fe8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004fec:	e015      	b.n	800501a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004fee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ff2:	3328      	adds	r3, #40	@ 0x28
 8004ff4:	2102      	movs	r1, #2
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	f000 fefe 	bl	8005df8 <RCCEx_PLL3_Config>
 8004ffc:	4603      	mov	r3, r0
 8004ffe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005002:	e00a      	b.n	800501a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005004:	2301      	movs	r3, #1
 8005006:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800500a:	e006      	b.n	800501a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800500c:	bf00      	nop
 800500e:	e004      	b.n	800501a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005010:	bf00      	nop
 8005012:	e002      	b.n	800501a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005014:	bf00      	nop
 8005016:	e000      	b.n	800501a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005018:	bf00      	nop
    }

    if (ret == HAL_OK)
 800501a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800501e:	2b00      	cmp	r3, #0
 8005020:	d10e      	bne.n	8005040 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005022:	4b06      	ldr	r3, [pc, #24]	@ (800503c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005024:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005026:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800502a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800502e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005032:	4a02      	ldr	r2, [pc, #8]	@ (800503c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005034:	430b      	orrs	r3, r1
 8005036:	6593      	str	r3, [r2, #88]	@ 0x58
 8005038:	e006      	b.n	8005048 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800503a:	bf00      	nop
 800503c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005040:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005044:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005048:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800504c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005050:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8005054:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005058:	2300      	movs	r3, #0
 800505a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800505e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8005062:	460b      	mov	r3, r1
 8005064:	4313      	orrs	r3, r2
 8005066:	d055      	beq.n	8005114 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005068:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800506c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005070:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005074:	d033      	beq.n	80050de <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8005076:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800507a:	d82c      	bhi.n	80050d6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800507c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005080:	d02f      	beq.n	80050e2 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8005082:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005086:	d826      	bhi.n	80050d6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005088:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800508c:	d02b      	beq.n	80050e6 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800508e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005092:	d820      	bhi.n	80050d6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005094:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005098:	d012      	beq.n	80050c0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800509a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800509e:	d81a      	bhi.n	80050d6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d022      	beq.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80050a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80050a8:	d115      	bne.n	80050d6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80050aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050ae:	3308      	adds	r3, #8
 80050b0:	2100      	movs	r1, #0
 80050b2:	4618      	mov	r0, r3
 80050b4:	f000 fdee 	bl	8005c94 <RCCEx_PLL2_Config>
 80050b8:	4603      	mov	r3, r0
 80050ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80050be:	e015      	b.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80050c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050c4:	3328      	adds	r3, #40	@ 0x28
 80050c6:	2102      	movs	r1, #2
 80050c8:	4618      	mov	r0, r3
 80050ca:	f000 fe95 	bl	8005df8 <RCCEx_PLL3_Config>
 80050ce:	4603      	mov	r3, r0
 80050d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80050d4:	e00a      	b.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80050d6:	2301      	movs	r3, #1
 80050d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80050dc:	e006      	b.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80050de:	bf00      	nop
 80050e0:	e004      	b.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80050e2:	bf00      	nop
 80050e4:	e002      	b.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80050e6:	bf00      	nop
 80050e8:	e000      	b.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80050ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 80050ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d10b      	bne.n	800510c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80050f4:	4ba1      	ldr	r3, [pc, #644]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80050f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050f8:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80050fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005100:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005104:	4a9d      	ldr	r2, [pc, #628]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005106:	430b      	orrs	r3, r1
 8005108:	6593      	str	r3, [r2, #88]	@ 0x58
 800510a:	e003      	b.n	8005114 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800510c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005110:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005114:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005118:	e9d3 2300 	ldrd	r2, r3, [r3]
 800511c:	f002 0308 	and.w	r3, r2, #8
 8005120:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005124:	2300      	movs	r3, #0
 8005126:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800512a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800512e:	460b      	mov	r3, r1
 8005130:	4313      	orrs	r3, r2
 8005132:	d01e      	beq.n	8005172 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8005134:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005138:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800513c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005140:	d10c      	bne.n	800515c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005142:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005146:	3328      	adds	r3, #40	@ 0x28
 8005148:	2102      	movs	r1, #2
 800514a:	4618      	mov	r0, r3
 800514c:	f000 fe54 	bl	8005df8 <RCCEx_PLL3_Config>
 8005150:	4603      	mov	r3, r0
 8005152:	2b00      	cmp	r3, #0
 8005154:	d002      	beq.n	800515c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8005156:	2301      	movs	r3, #1
 8005158:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800515c:	4b87      	ldr	r3, [pc, #540]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800515e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005160:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005164:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005168:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800516c:	4a83      	ldr	r2, [pc, #524]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800516e:	430b      	orrs	r3, r1
 8005170:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005172:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005176:	e9d3 2300 	ldrd	r2, r3, [r3]
 800517a:	f002 0310 	and.w	r3, r2, #16
 800517e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005182:	2300      	movs	r3, #0
 8005184:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005188:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800518c:	460b      	mov	r3, r1
 800518e:	4313      	orrs	r3, r2
 8005190:	d01e      	beq.n	80051d0 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8005192:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005196:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800519a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800519e:	d10c      	bne.n	80051ba <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80051a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051a4:	3328      	adds	r3, #40	@ 0x28
 80051a6:	2102      	movs	r1, #2
 80051a8:	4618      	mov	r0, r3
 80051aa:	f000 fe25 	bl	8005df8 <RCCEx_PLL3_Config>
 80051ae:	4603      	mov	r3, r0
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d002      	beq.n	80051ba <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80051b4:	2301      	movs	r3, #1
 80051b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80051ba:	4b70      	ldr	r3, [pc, #448]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80051bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051be:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80051c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051c6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80051ca:	4a6c      	ldr	r2, [pc, #432]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80051cc:	430b      	orrs	r3, r1
 80051ce:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80051d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051d8:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80051dc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80051e0:	2300      	movs	r3, #0
 80051e2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80051e6:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80051ea:	460b      	mov	r3, r1
 80051ec:	4313      	orrs	r3, r2
 80051ee:	d03e      	beq.n	800526e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80051f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051f4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80051f8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80051fc:	d022      	beq.n	8005244 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 80051fe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005202:	d81b      	bhi.n	800523c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8005204:	2b00      	cmp	r3, #0
 8005206:	d003      	beq.n	8005210 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8005208:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800520c:	d00b      	beq.n	8005226 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800520e:	e015      	b.n	800523c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005210:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005214:	3308      	adds	r3, #8
 8005216:	2100      	movs	r1, #0
 8005218:	4618      	mov	r0, r3
 800521a:	f000 fd3b 	bl	8005c94 <RCCEx_PLL2_Config>
 800521e:	4603      	mov	r3, r0
 8005220:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005224:	e00f      	b.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005226:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800522a:	3328      	adds	r3, #40	@ 0x28
 800522c:	2102      	movs	r1, #2
 800522e:	4618      	mov	r0, r3
 8005230:	f000 fde2 	bl	8005df8 <RCCEx_PLL3_Config>
 8005234:	4603      	mov	r3, r0
 8005236:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800523a:	e004      	b.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800523c:	2301      	movs	r3, #1
 800523e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005242:	e000      	b.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8005244:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005246:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800524a:	2b00      	cmp	r3, #0
 800524c:	d10b      	bne.n	8005266 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800524e:	4b4b      	ldr	r3, [pc, #300]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005250:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005252:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8005256:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800525a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800525e:	4a47      	ldr	r2, [pc, #284]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005260:	430b      	orrs	r3, r1
 8005262:	6593      	str	r3, [r2, #88]	@ 0x58
 8005264:	e003      	b.n	800526e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005266:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800526a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800526e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005272:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005276:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800527a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800527c:	2300      	movs	r3, #0
 800527e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005280:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005284:	460b      	mov	r3, r1
 8005286:	4313      	orrs	r3, r2
 8005288:	d03b      	beq.n	8005302 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800528a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800528e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005292:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005296:	d01f      	beq.n	80052d8 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8005298:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800529c:	d818      	bhi.n	80052d0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800529e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80052a2:	d003      	beq.n	80052ac <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80052a4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80052a8:	d007      	beq.n	80052ba <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80052aa:	e011      	b.n	80052d0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80052ac:	4b33      	ldr	r3, [pc, #204]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80052ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052b0:	4a32      	ldr	r2, [pc, #200]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80052b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80052b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80052b8:	e00f      	b.n	80052da <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80052ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052be:	3328      	adds	r3, #40	@ 0x28
 80052c0:	2101      	movs	r1, #1
 80052c2:	4618      	mov	r0, r3
 80052c4:	f000 fd98 	bl	8005df8 <RCCEx_PLL3_Config>
 80052c8:	4603      	mov	r3, r0
 80052ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80052ce:	e004      	b.n	80052da <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80052d0:	2301      	movs	r3, #1
 80052d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80052d6:	e000      	b.n	80052da <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 80052d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80052da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d10b      	bne.n	80052fa <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80052e2:	4b26      	ldr	r3, [pc, #152]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80052e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052e6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80052ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052f2:	4a22      	ldr	r2, [pc, #136]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80052f4:	430b      	orrs	r3, r1
 80052f6:	6553      	str	r3, [r2, #84]	@ 0x54
 80052f8:	e003      	b.n	8005302 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005302:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800530a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800530e:	673b      	str	r3, [r7, #112]	@ 0x70
 8005310:	2300      	movs	r3, #0
 8005312:	677b      	str	r3, [r7, #116]	@ 0x74
 8005314:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005318:	460b      	mov	r3, r1
 800531a:	4313      	orrs	r3, r2
 800531c:	d034      	beq.n	8005388 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800531e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005322:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005324:	2b00      	cmp	r3, #0
 8005326:	d003      	beq.n	8005330 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8005328:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800532c:	d007      	beq.n	800533e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800532e:	e011      	b.n	8005354 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005330:	4b12      	ldr	r3, [pc, #72]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005332:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005334:	4a11      	ldr	r2, [pc, #68]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005336:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800533a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800533c:	e00e      	b.n	800535c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800533e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005342:	3308      	adds	r3, #8
 8005344:	2102      	movs	r1, #2
 8005346:	4618      	mov	r0, r3
 8005348:	f000 fca4 	bl	8005c94 <RCCEx_PLL2_Config>
 800534c:	4603      	mov	r3, r0
 800534e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005352:	e003      	b.n	800535c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8005354:	2301      	movs	r3, #1
 8005356:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800535a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800535c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005360:	2b00      	cmp	r3, #0
 8005362:	d10d      	bne.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005364:	4b05      	ldr	r3, [pc, #20]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005366:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005368:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800536c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005370:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005372:	4a02      	ldr	r2, [pc, #8]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005374:	430b      	orrs	r3, r1
 8005376:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005378:	e006      	b.n	8005388 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800537a:	bf00      	nop
 800537c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005380:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005384:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005388:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800538c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005390:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005394:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005396:	2300      	movs	r3, #0
 8005398:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800539a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800539e:	460b      	mov	r3, r1
 80053a0:	4313      	orrs	r3, r2
 80053a2:	d00c      	beq.n	80053be <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80053a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053a8:	3328      	adds	r3, #40	@ 0x28
 80053aa:	2102      	movs	r1, #2
 80053ac:	4618      	mov	r0, r3
 80053ae:	f000 fd23 	bl	8005df8 <RCCEx_PLL3_Config>
 80053b2:	4603      	mov	r3, r0
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d002      	beq.n	80053be <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80053b8:	2301      	movs	r3, #1
 80053ba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80053be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053c6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80053ca:	663b      	str	r3, [r7, #96]	@ 0x60
 80053cc:	2300      	movs	r3, #0
 80053ce:	667b      	str	r3, [r7, #100]	@ 0x64
 80053d0:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80053d4:	460b      	mov	r3, r1
 80053d6:	4313      	orrs	r3, r2
 80053d8:	d038      	beq.n	800544c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 80053da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80053e2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80053e6:	d018      	beq.n	800541a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 80053e8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80053ec:	d811      	bhi.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80053ee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80053f2:	d014      	beq.n	800541e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 80053f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80053f8:	d80b      	bhi.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d011      	beq.n	8005422 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 80053fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005402:	d106      	bne.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005404:	4bc3      	ldr	r3, [pc, #780]	@ (8005714 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005406:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005408:	4ac2      	ldr	r2, [pc, #776]	@ (8005714 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800540a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800540e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8005410:	e008      	b.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005412:	2301      	movs	r3, #1
 8005414:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005418:	e004      	b.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800541a:	bf00      	nop
 800541c:	e002      	b.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800541e:	bf00      	nop
 8005420:	e000      	b.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005422:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005424:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005428:	2b00      	cmp	r3, #0
 800542a:	d10b      	bne.n	8005444 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800542c:	4bb9      	ldr	r3, [pc, #740]	@ (8005714 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800542e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005430:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005434:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005438:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800543c:	4ab5      	ldr	r2, [pc, #724]	@ (8005714 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800543e:	430b      	orrs	r3, r1
 8005440:	6553      	str	r3, [r2, #84]	@ 0x54
 8005442:	e003      	b.n	800544c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005444:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005448:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800544c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005454:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005458:	65bb      	str	r3, [r7, #88]	@ 0x58
 800545a:	2300      	movs	r3, #0
 800545c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800545e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005462:	460b      	mov	r3, r1
 8005464:	4313      	orrs	r3, r2
 8005466:	d009      	beq.n	800547c <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005468:	4baa      	ldr	r3, [pc, #680]	@ (8005714 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800546a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800546c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005470:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005474:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005476:	4aa7      	ldr	r2, [pc, #668]	@ (8005714 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005478:	430b      	orrs	r3, r1
 800547a:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800547c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005480:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005484:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005488:	653b      	str	r3, [r7, #80]	@ 0x50
 800548a:	2300      	movs	r3, #0
 800548c:	657b      	str	r3, [r7, #84]	@ 0x54
 800548e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005492:	460b      	mov	r3, r1
 8005494:	4313      	orrs	r3, r2
 8005496:	d00a      	beq.n	80054ae <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005498:	4b9e      	ldr	r3, [pc, #632]	@ (8005714 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800549a:	691b      	ldr	r3, [r3, #16]
 800549c:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80054a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054a4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80054a8:	4a9a      	ldr	r2, [pc, #616]	@ (8005714 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80054aa:	430b      	orrs	r3, r1
 80054ac:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80054ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054b6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80054ba:	64bb      	str	r3, [r7, #72]	@ 0x48
 80054bc:	2300      	movs	r3, #0
 80054be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80054c0:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80054c4:	460b      	mov	r3, r1
 80054c6:	4313      	orrs	r3, r2
 80054c8:	d009      	beq.n	80054de <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80054ca:	4b92      	ldr	r3, [pc, #584]	@ (8005714 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80054cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054ce:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80054d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80054d8:	4a8e      	ldr	r2, [pc, #568]	@ (8005714 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80054da:	430b      	orrs	r3, r1
 80054dc:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80054de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054e6:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80054ea:	643b      	str	r3, [r7, #64]	@ 0x40
 80054ec:	2300      	movs	r3, #0
 80054ee:	647b      	str	r3, [r7, #68]	@ 0x44
 80054f0:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80054f4:	460b      	mov	r3, r1
 80054f6:	4313      	orrs	r3, r2
 80054f8:	d00e      	beq.n	8005518 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80054fa:	4b86      	ldr	r3, [pc, #536]	@ (8005714 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80054fc:	691b      	ldr	r3, [r3, #16]
 80054fe:	4a85      	ldr	r2, [pc, #532]	@ (8005714 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005500:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005504:	6113      	str	r3, [r2, #16]
 8005506:	4b83      	ldr	r3, [pc, #524]	@ (8005714 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005508:	6919      	ldr	r1, [r3, #16]
 800550a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800550e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005512:	4a80      	ldr	r2, [pc, #512]	@ (8005714 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005514:	430b      	orrs	r3, r1
 8005516:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005518:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800551c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005520:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8005524:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005526:	2300      	movs	r3, #0
 8005528:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800552a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800552e:	460b      	mov	r3, r1
 8005530:	4313      	orrs	r3, r2
 8005532:	d009      	beq.n	8005548 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005534:	4b77      	ldr	r3, [pc, #476]	@ (8005714 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005536:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005538:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800553c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005540:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005542:	4a74      	ldr	r2, [pc, #464]	@ (8005714 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005544:	430b      	orrs	r3, r1
 8005546:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005548:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800554c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005550:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005554:	633b      	str	r3, [r7, #48]	@ 0x30
 8005556:	2300      	movs	r3, #0
 8005558:	637b      	str	r3, [r7, #52]	@ 0x34
 800555a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800555e:	460b      	mov	r3, r1
 8005560:	4313      	orrs	r3, r2
 8005562:	d00a      	beq.n	800557a <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005564:	4b6b      	ldr	r3, [pc, #428]	@ (8005714 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005566:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005568:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800556c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005570:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005574:	4a67      	ldr	r2, [pc, #412]	@ (8005714 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005576:	430b      	orrs	r3, r1
 8005578:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800557a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800557e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005582:	2100      	movs	r1, #0
 8005584:	62b9      	str	r1, [r7, #40]	@ 0x28
 8005586:	f003 0301 	and.w	r3, r3, #1
 800558a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800558c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005590:	460b      	mov	r3, r1
 8005592:	4313      	orrs	r3, r2
 8005594:	d011      	beq.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005596:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800559a:	3308      	adds	r3, #8
 800559c:	2100      	movs	r1, #0
 800559e:	4618      	mov	r0, r3
 80055a0:	f000 fb78 	bl	8005c94 <RCCEx_PLL2_Config>
 80055a4:	4603      	mov	r3, r0
 80055a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80055aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d003      	beq.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80055ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055c2:	2100      	movs	r1, #0
 80055c4:	6239      	str	r1, [r7, #32]
 80055c6:	f003 0302 	and.w	r3, r3, #2
 80055ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80055cc:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80055d0:	460b      	mov	r3, r1
 80055d2:	4313      	orrs	r3, r2
 80055d4:	d011      	beq.n	80055fa <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80055d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055da:	3308      	adds	r3, #8
 80055dc:	2101      	movs	r1, #1
 80055de:	4618      	mov	r0, r3
 80055e0:	f000 fb58 	bl	8005c94 <RCCEx_PLL2_Config>
 80055e4:	4603      	mov	r3, r0
 80055e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80055ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d003      	beq.n	80055fa <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80055fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005602:	2100      	movs	r1, #0
 8005604:	61b9      	str	r1, [r7, #24]
 8005606:	f003 0304 	and.w	r3, r3, #4
 800560a:	61fb      	str	r3, [r7, #28]
 800560c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005610:	460b      	mov	r3, r1
 8005612:	4313      	orrs	r3, r2
 8005614:	d011      	beq.n	800563a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005616:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800561a:	3308      	adds	r3, #8
 800561c:	2102      	movs	r1, #2
 800561e:	4618      	mov	r0, r3
 8005620:	f000 fb38 	bl	8005c94 <RCCEx_PLL2_Config>
 8005624:	4603      	mov	r3, r0
 8005626:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800562a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800562e:	2b00      	cmp	r3, #0
 8005630:	d003      	beq.n	800563a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005632:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005636:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800563a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800563e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005642:	2100      	movs	r1, #0
 8005644:	6139      	str	r1, [r7, #16]
 8005646:	f003 0308 	and.w	r3, r3, #8
 800564a:	617b      	str	r3, [r7, #20]
 800564c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005650:	460b      	mov	r3, r1
 8005652:	4313      	orrs	r3, r2
 8005654:	d011      	beq.n	800567a <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005656:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800565a:	3328      	adds	r3, #40	@ 0x28
 800565c:	2100      	movs	r1, #0
 800565e:	4618      	mov	r0, r3
 8005660:	f000 fbca 	bl	8005df8 <RCCEx_PLL3_Config>
 8005664:	4603      	mov	r3, r0
 8005666:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800566a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800566e:	2b00      	cmp	r3, #0
 8005670:	d003      	beq.n	800567a <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005672:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005676:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800567a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800567e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005682:	2100      	movs	r1, #0
 8005684:	60b9      	str	r1, [r7, #8]
 8005686:	f003 0310 	and.w	r3, r3, #16
 800568a:	60fb      	str	r3, [r7, #12]
 800568c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005690:	460b      	mov	r3, r1
 8005692:	4313      	orrs	r3, r2
 8005694:	d011      	beq.n	80056ba <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005696:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800569a:	3328      	adds	r3, #40	@ 0x28
 800569c:	2101      	movs	r1, #1
 800569e:	4618      	mov	r0, r3
 80056a0:	f000 fbaa 	bl	8005df8 <RCCEx_PLL3_Config>
 80056a4:	4603      	mov	r3, r0
 80056a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80056aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d003      	beq.n	80056ba <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80056b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80056ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056c2:	2100      	movs	r1, #0
 80056c4:	6039      	str	r1, [r7, #0]
 80056c6:	f003 0320 	and.w	r3, r3, #32
 80056ca:	607b      	str	r3, [r7, #4]
 80056cc:	e9d7 1200 	ldrd	r1, r2, [r7]
 80056d0:	460b      	mov	r3, r1
 80056d2:	4313      	orrs	r3, r2
 80056d4:	d011      	beq.n	80056fa <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80056d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056da:	3328      	adds	r3, #40	@ 0x28
 80056dc:	2102      	movs	r1, #2
 80056de:	4618      	mov	r0, r3
 80056e0:	f000 fb8a 	bl	8005df8 <RCCEx_PLL3_Config>
 80056e4:	4603      	mov	r3, r0
 80056e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80056ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d003      	beq.n	80056fa <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80056f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 80056fa:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d101      	bne.n	8005706 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8005702:	2300      	movs	r3, #0
 8005704:	e000      	b.n	8005708 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8005706:	2301      	movs	r3, #1
}
 8005708:	4618      	mov	r0, r3
 800570a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800570e:	46bd      	mov	sp, r7
 8005710:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005714:	58024400 	.word	0x58024400

08005718 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800571c:	f7fe fd54 	bl	80041c8 <HAL_RCC_GetHCLKFreq>
 8005720:	4602      	mov	r2, r0
 8005722:	4b06      	ldr	r3, [pc, #24]	@ (800573c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8005724:	6a1b      	ldr	r3, [r3, #32]
 8005726:	091b      	lsrs	r3, r3, #4
 8005728:	f003 0307 	and.w	r3, r3, #7
 800572c:	4904      	ldr	r1, [pc, #16]	@ (8005740 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800572e:	5ccb      	ldrb	r3, [r1, r3]
 8005730:	f003 031f 	and.w	r3, r3, #31
 8005734:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8005738:	4618      	mov	r0, r3
 800573a:	bd80      	pop	{r7, pc}
 800573c:	58024400 	.word	0x58024400
 8005740:	0800cec4 	.word	0x0800cec4

08005744 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8005744:	b480      	push	{r7}
 8005746:	b089      	sub	sp, #36	@ 0x24
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800574c:	4ba1      	ldr	r3, [pc, #644]	@ (80059d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800574e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005750:	f003 0303 	and.w	r3, r3, #3
 8005754:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8005756:	4b9f      	ldr	r3, [pc, #636]	@ (80059d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005758:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800575a:	0b1b      	lsrs	r3, r3, #12
 800575c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005760:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8005762:	4b9c      	ldr	r3, [pc, #624]	@ (80059d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005764:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005766:	091b      	lsrs	r3, r3, #4
 8005768:	f003 0301 	and.w	r3, r3, #1
 800576c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800576e:	4b99      	ldr	r3, [pc, #612]	@ (80059d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005770:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005772:	08db      	lsrs	r3, r3, #3
 8005774:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005778:	693a      	ldr	r2, [r7, #16]
 800577a:	fb02 f303 	mul.w	r3, r2, r3
 800577e:	ee07 3a90 	vmov	s15, r3
 8005782:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005786:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800578a:	697b      	ldr	r3, [r7, #20]
 800578c:	2b00      	cmp	r3, #0
 800578e:	f000 8111 	beq.w	80059b4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8005792:	69bb      	ldr	r3, [r7, #24]
 8005794:	2b02      	cmp	r3, #2
 8005796:	f000 8083 	beq.w	80058a0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800579a:	69bb      	ldr	r3, [r7, #24]
 800579c:	2b02      	cmp	r3, #2
 800579e:	f200 80a1 	bhi.w	80058e4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80057a2:	69bb      	ldr	r3, [r7, #24]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d003      	beq.n	80057b0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80057a8:	69bb      	ldr	r3, [r7, #24]
 80057aa:	2b01      	cmp	r3, #1
 80057ac:	d056      	beq.n	800585c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80057ae:	e099      	b.n	80058e4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80057b0:	4b88      	ldr	r3, [pc, #544]	@ (80059d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f003 0320 	and.w	r3, r3, #32
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d02d      	beq.n	8005818 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80057bc:	4b85      	ldr	r3, [pc, #532]	@ (80059d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	08db      	lsrs	r3, r3, #3
 80057c2:	f003 0303 	and.w	r3, r3, #3
 80057c6:	4a84      	ldr	r2, [pc, #528]	@ (80059d8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80057c8:	fa22 f303 	lsr.w	r3, r2, r3
 80057cc:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80057ce:	68bb      	ldr	r3, [r7, #8]
 80057d0:	ee07 3a90 	vmov	s15, r3
 80057d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80057d8:	697b      	ldr	r3, [r7, #20]
 80057da:	ee07 3a90 	vmov	s15, r3
 80057de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80057e6:	4b7b      	ldr	r3, [pc, #492]	@ (80059d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80057e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057ee:	ee07 3a90 	vmov	s15, r3
 80057f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80057f6:	ed97 6a03 	vldr	s12, [r7, #12]
 80057fa:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80059dc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80057fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005802:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005806:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800580a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800580e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005812:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005816:	e087      	b.n	8005928 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005818:	697b      	ldr	r3, [r7, #20]
 800581a:	ee07 3a90 	vmov	s15, r3
 800581e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005822:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80059e0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8005826:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800582a:	4b6a      	ldr	r3, [pc, #424]	@ (80059d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800582c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800582e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005832:	ee07 3a90 	vmov	s15, r3
 8005836:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800583a:	ed97 6a03 	vldr	s12, [r7, #12]
 800583e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80059dc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005842:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005846:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800584a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800584e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005852:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005856:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800585a:	e065      	b.n	8005928 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800585c:	697b      	ldr	r3, [r7, #20]
 800585e:	ee07 3a90 	vmov	s15, r3
 8005862:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005866:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80059e4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800586a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800586e:	4b59      	ldr	r3, [pc, #356]	@ (80059d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005870:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005872:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005876:	ee07 3a90 	vmov	s15, r3
 800587a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800587e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005882:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80059dc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005886:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800588a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800588e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005892:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005896:	ee67 7a27 	vmul.f32	s15, s14, s15
 800589a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800589e:	e043      	b.n	8005928 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80058a0:	697b      	ldr	r3, [r7, #20]
 80058a2:	ee07 3a90 	vmov	s15, r3
 80058a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80058aa:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80059e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80058ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80058b2:	4b48      	ldr	r3, [pc, #288]	@ (80059d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80058b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058ba:	ee07 3a90 	vmov	s15, r3
 80058be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80058c2:	ed97 6a03 	vldr	s12, [r7, #12]
 80058c6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80059dc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80058ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80058ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80058d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80058d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80058da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80058de:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80058e2:	e021      	b.n	8005928 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80058e4:	697b      	ldr	r3, [r7, #20]
 80058e6:	ee07 3a90 	vmov	s15, r3
 80058ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80058ee:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80059e4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80058f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80058f6:	4b37      	ldr	r3, [pc, #220]	@ (80059d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80058f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058fe:	ee07 3a90 	vmov	s15, r3
 8005902:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005906:	ed97 6a03 	vldr	s12, [r7, #12]
 800590a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80059dc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800590e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005912:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005916:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800591a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800591e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005922:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005926:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8005928:	4b2a      	ldr	r3, [pc, #168]	@ (80059d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800592a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800592c:	0a5b      	lsrs	r3, r3, #9
 800592e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005932:	ee07 3a90 	vmov	s15, r3
 8005936:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800593a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800593e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005942:	edd7 6a07 	vldr	s13, [r7, #28]
 8005946:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800594a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800594e:	ee17 2a90 	vmov	r2, s15
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8005956:	4b1f      	ldr	r3, [pc, #124]	@ (80059d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005958:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800595a:	0c1b      	lsrs	r3, r3, #16
 800595c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005960:	ee07 3a90 	vmov	s15, r3
 8005964:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005968:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800596c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005970:	edd7 6a07 	vldr	s13, [r7, #28]
 8005974:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005978:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800597c:	ee17 2a90 	vmov	r2, s15
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8005984:	4b13      	ldr	r3, [pc, #76]	@ (80059d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005986:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005988:	0e1b      	lsrs	r3, r3, #24
 800598a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800598e:	ee07 3a90 	vmov	s15, r3
 8005992:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005996:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800599a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800599e:	edd7 6a07 	vldr	s13, [r7, #28]
 80059a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80059a6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80059aa:	ee17 2a90 	vmov	r2, s15
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80059b2:	e008      	b.n	80059c6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2200      	movs	r2, #0
 80059b8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2200      	movs	r2, #0
 80059be:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2200      	movs	r2, #0
 80059c4:	609a      	str	r2, [r3, #8]
}
 80059c6:	bf00      	nop
 80059c8:	3724      	adds	r7, #36	@ 0x24
 80059ca:	46bd      	mov	sp, r7
 80059cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d0:	4770      	bx	lr
 80059d2:	bf00      	nop
 80059d4:	58024400 	.word	0x58024400
 80059d8:	03d09000 	.word	0x03d09000
 80059dc:	46000000 	.word	0x46000000
 80059e0:	4c742400 	.word	0x4c742400
 80059e4:	4a742400 	.word	0x4a742400
 80059e8:	4af42400 	.word	0x4af42400

080059ec <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80059ec:	b480      	push	{r7}
 80059ee:	b089      	sub	sp, #36	@ 0x24
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80059f4:	4ba1      	ldr	r3, [pc, #644]	@ (8005c7c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80059f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059f8:	f003 0303 	and.w	r3, r3, #3
 80059fc:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80059fe:	4b9f      	ldr	r3, [pc, #636]	@ (8005c7c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005a00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a02:	0d1b      	lsrs	r3, r3, #20
 8005a04:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005a08:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8005a0a:	4b9c      	ldr	r3, [pc, #624]	@ (8005c7c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005a0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a0e:	0a1b      	lsrs	r3, r3, #8
 8005a10:	f003 0301 	and.w	r3, r3, #1
 8005a14:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8005a16:	4b99      	ldr	r3, [pc, #612]	@ (8005c7c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005a18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a1a:	08db      	lsrs	r3, r3, #3
 8005a1c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005a20:	693a      	ldr	r2, [r7, #16]
 8005a22:	fb02 f303 	mul.w	r3, r2, r3
 8005a26:	ee07 3a90 	vmov	s15, r3
 8005a2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a2e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8005a32:	697b      	ldr	r3, [r7, #20]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	f000 8111 	beq.w	8005c5c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8005a3a:	69bb      	ldr	r3, [r7, #24]
 8005a3c:	2b02      	cmp	r3, #2
 8005a3e:	f000 8083 	beq.w	8005b48 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8005a42:	69bb      	ldr	r3, [r7, #24]
 8005a44:	2b02      	cmp	r3, #2
 8005a46:	f200 80a1 	bhi.w	8005b8c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8005a4a:	69bb      	ldr	r3, [r7, #24]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d003      	beq.n	8005a58 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8005a50:	69bb      	ldr	r3, [r7, #24]
 8005a52:	2b01      	cmp	r3, #1
 8005a54:	d056      	beq.n	8005b04 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8005a56:	e099      	b.n	8005b8c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005a58:	4b88      	ldr	r3, [pc, #544]	@ (8005c7c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f003 0320 	and.w	r3, r3, #32
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d02d      	beq.n	8005ac0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005a64:	4b85      	ldr	r3, [pc, #532]	@ (8005c7c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	08db      	lsrs	r3, r3, #3
 8005a6a:	f003 0303 	and.w	r3, r3, #3
 8005a6e:	4a84      	ldr	r2, [pc, #528]	@ (8005c80 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8005a70:	fa22 f303 	lsr.w	r3, r2, r3
 8005a74:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005a76:	68bb      	ldr	r3, [r7, #8]
 8005a78:	ee07 3a90 	vmov	s15, r3
 8005a7c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005a80:	697b      	ldr	r3, [r7, #20]
 8005a82:	ee07 3a90 	vmov	s15, r3
 8005a86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005a8e:	4b7b      	ldr	r3, [pc, #492]	@ (8005c7c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005a90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a96:	ee07 3a90 	vmov	s15, r3
 8005a9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005a9e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005aa2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005c84 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005aa6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005aaa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005aae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005ab2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005ab6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005aba:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005abe:	e087      	b.n	8005bd0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005ac0:	697b      	ldr	r3, [r7, #20]
 8005ac2:	ee07 3a90 	vmov	s15, r3
 8005ac6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005aca:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005c88 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8005ace:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005ad2:	4b6a      	ldr	r3, [pc, #424]	@ (8005c7c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005ad4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ad6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ada:	ee07 3a90 	vmov	s15, r3
 8005ade:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ae2:	ed97 6a03 	vldr	s12, [r7, #12]
 8005ae6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005c84 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005aea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005aee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005af2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005af6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005afa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005afe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005b02:	e065      	b.n	8005bd0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005b04:	697b      	ldr	r3, [r7, #20]
 8005b06:	ee07 3a90 	vmov	s15, r3
 8005b0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b0e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005c8c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005b12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005b16:	4b59      	ldr	r3, [pc, #356]	@ (8005c7c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005b18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b1e:	ee07 3a90 	vmov	s15, r3
 8005b22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b26:	ed97 6a03 	vldr	s12, [r7, #12]
 8005b2a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005c84 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005b2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005b32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005b36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005b3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005b3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b42:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005b46:	e043      	b.n	8005bd0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005b48:	697b      	ldr	r3, [r7, #20]
 8005b4a:	ee07 3a90 	vmov	s15, r3
 8005b4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b52:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8005c90 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8005b56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005b5a:	4b48      	ldr	r3, [pc, #288]	@ (8005c7c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005b5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b62:	ee07 3a90 	vmov	s15, r3
 8005b66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b6a:	ed97 6a03 	vldr	s12, [r7, #12]
 8005b6e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005c84 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005b72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005b76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005b7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005b7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005b82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b86:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005b8a:	e021      	b.n	8005bd0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005b8c:	697b      	ldr	r3, [r7, #20]
 8005b8e:	ee07 3a90 	vmov	s15, r3
 8005b92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b96:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005c8c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005b9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005b9e:	4b37      	ldr	r3, [pc, #220]	@ (8005c7c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ba2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ba6:	ee07 3a90 	vmov	s15, r3
 8005baa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005bae:	ed97 6a03 	vldr	s12, [r7, #12]
 8005bb2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005c84 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005bb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005bba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005bbe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005bc2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005bc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005bca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005bce:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8005bd0:	4b2a      	ldr	r3, [pc, #168]	@ (8005c7c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005bd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bd4:	0a5b      	lsrs	r3, r3, #9
 8005bd6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005bda:	ee07 3a90 	vmov	s15, r3
 8005bde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005be2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005be6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005bea:	edd7 6a07 	vldr	s13, [r7, #28]
 8005bee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005bf2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005bf6:	ee17 2a90 	vmov	r2, s15
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8005bfe:	4b1f      	ldr	r3, [pc, #124]	@ (8005c7c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005c00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c02:	0c1b      	lsrs	r3, r3, #16
 8005c04:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005c08:	ee07 3a90 	vmov	s15, r3
 8005c0c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c10:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005c14:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005c18:	edd7 6a07 	vldr	s13, [r7, #28]
 8005c1c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005c20:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005c24:	ee17 2a90 	vmov	r2, s15
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8005c2c:	4b13      	ldr	r3, [pc, #76]	@ (8005c7c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005c2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c30:	0e1b      	lsrs	r3, r3, #24
 8005c32:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005c36:	ee07 3a90 	vmov	s15, r3
 8005c3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c3e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005c42:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005c46:	edd7 6a07 	vldr	s13, [r7, #28]
 8005c4a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005c4e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005c52:	ee17 2a90 	vmov	r2, s15
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8005c5a:	e008      	b.n	8005c6e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2200      	movs	r2, #0
 8005c60:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	2200      	movs	r2, #0
 8005c66:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	609a      	str	r2, [r3, #8]
}
 8005c6e:	bf00      	nop
 8005c70:	3724      	adds	r7, #36	@ 0x24
 8005c72:	46bd      	mov	sp, r7
 8005c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c78:	4770      	bx	lr
 8005c7a:	bf00      	nop
 8005c7c:	58024400 	.word	0x58024400
 8005c80:	03d09000 	.word	0x03d09000
 8005c84:	46000000 	.word	0x46000000
 8005c88:	4c742400 	.word	0x4c742400
 8005c8c:	4a742400 	.word	0x4a742400
 8005c90:	4af42400 	.word	0x4af42400

08005c94 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8005c94:	b580      	push	{r7, lr}
 8005c96:	b084      	sub	sp, #16
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
 8005c9c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005ca2:	4b53      	ldr	r3, [pc, #332]	@ (8005df0 <RCCEx_PLL2_Config+0x15c>)
 8005ca4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ca6:	f003 0303 	and.w	r3, r3, #3
 8005caa:	2b03      	cmp	r3, #3
 8005cac:	d101      	bne.n	8005cb2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8005cae:	2301      	movs	r3, #1
 8005cb0:	e099      	b.n	8005de6 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8005cb2:	4b4f      	ldr	r3, [pc, #316]	@ (8005df0 <RCCEx_PLL2_Config+0x15c>)
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	4a4e      	ldr	r2, [pc, #312]	@ (8005df0 <RCCEx_PLL2_Config+0x15c>)
 8005cb8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005cbc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005cbe:	f7fc ff61 	bl	8002b84 <HAL_GetTick>
 8005cc2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005cc4:	e008      	b.n	8005cd8 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005cc6:	f7fc ff5d 	bl	8002b84 <HAL_GetTick>
 8005cca:	4602      	mov	r2, r0
 8005ccc:	68bb      	ldr	r3, [r7, #8]
 8005cce:	1ad3      	subs	r3, r2, r3
 8005cd0:	2b02      	cmp	r3, #2
 8005cd2:	d901      	bls.n	8005cd8 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005cd4:	2303      	movs	r3, #3
 8005cd6:	e086      	b.n	8005de6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005cd8:	4b45      	ldr	r3, [pc, #276]	@ (8005df0 <RCCEx_PLL2_Config+0x15c>)
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d1f0      	bne.n	8005cc6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8005ce4:	4b42      	ldr	r3, [pc, #264]	@ (8005df0 <RCCEx_PLL2_Config+0x15c>)
 8005ce6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ce8:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	031b      	lsls	r3, r3, #12
 8005cf2:	493f      	ldr	r1, [pc, #252]	@ (8005df0 <RCCEx_PLL2_Config+0x15c>)
 8005cf4:	4313      	orrs	r3, r2
 8005cf6:	628b      	str	r3, [r1, #40]	@ 0x28
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	685b      	ldr	r3, [r3, #4]
 8005cfc:	3b01      	subs	r3, #1
 8005cfe:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	689b      	ldr	r3, [r3, #8]
 8005d06:	3b01      	subs	r3, #1
 8005d08:	025b      	lsls	r3, r3, #9
 8005d0a:	b29b      	uxth	r3, r3
 8005d0c:	431a      	orrs	r2, r3
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	68db      	ldr	r3, [r3, #12]
 8005d12:	3b01      	subs	r3, #1
 8005d14:	041b      	lsls	r3, r3, #16
 8005d16:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005d1a:	431a      	orrs	r2, r3
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	691b      	ldr	r3, [r3, #16]
 8005d20:	3b01      	subs	r3, #1
 8005d22:	061b      	lsls	r3, r3, #24
 8005d24:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005d28:	4931      	ldr	r1, [pc, #196]	@ (8005df0 <RCCEx_PLL2_Config+0x15c>)
 8005d2a:	4313      	orrs	r3, r2
 8005d2c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8005d2e:	4b30      	ldr	r3, [pc, #192]	@ (8005df0 <RCCEx_PLL2_Config+0x15c>)
 8005d30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d32:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	695b      	ldr	r3, [r3, #20]
 8005d3a:	492d      	ldr	r1, [pc, #180]	@ (8005df0 <RCCEx_PLL2_Config+0x15c>)
 8005d3c:	4313      	orrs	r3, r2
 8005d3e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005d40:	4b2b      	ldr	r3, [pc, #172]	@ (8005df0 <RCCEx_PLL2_Config+0x15c>)
 8005d42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d44:	f023 0220 	bic.w	r2, r3, #32
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	699b      	ldr	r3, [r3, #24]
 8005d4c:	4928      	ldr	r1, [pc, #160]	@ (8005df0 <RCCEx_PLL2_Config+0x15c>)
 8005d4e:	4313      	orrs	r3, r2
 8005d50:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8005d52:	4b27      	ldr	r3, [pc, #156]	@ (8005df0 <RCCEx_PLL2_Config+0x15c>)
 8005d54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d56:	4a26      	ldr	r2, [pc, #152]	@ (8005df0 <RCCEx_PLL2_Config+0x15c>)
 8005d58:	f023 0310 	bic.w	r3, r3, #16
 8005d5c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005d5e:	4b24      	ldr	r3, [pc, #144]	@ (8005df0 <RCCEx_PLL2_Config+0x15c>)
 8005d60:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005d62:	4b24      	ldr	r3, [pc, #144]	@ (8005df4 <RCCEx_PLL2_Config+0x160>)
 8005d64:	4013      	ands	r3, r2
 8005d66:	687a      	ldr	r2, [r7, #4]
 8005d68:	69d2      	ldr	r2, [r2, #28]
 8005d6a:	00d2      	lsls	r2, r2, #3
 8005d6c:	4920      	ldr	r1, [pc, #128]	@ (8005df0 <RCCEx_PLL2_Config+0x15c>)
 8005d6e:	4313      	orrs	r3, r2
 8005d70:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8005d72:	4b1f      	ldr	r3, [pc, #124]	@ (8005df0 <RCCEx_PLL2_Config+0x15c>)
 8005d74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d76:	4a1e      	ldr	r2, [pc, #120]	@ (8005df0 <RCCEx_PLL2_Config+0x15c>)
 8005d78:	f043 0310 	orr.w	r3, r3, #16
 8005d7c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d106      	bne.n	8005d92 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005d84:	4b1a      	ldr	r3, [pc, #104]	@ (8005df0 <RCCEx_PLL2_Config+0x15c>)
 8005d86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d88:	4a19      	ldr	r2, [pc, #100]	@ (8005df0 <RCCEx_PLL2_Config+0x15c>)
 8005d8a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005d8e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005d90:	e00f      	b.n	8005db2 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	2b01      	cmp	r3, #1
 8005d96:	d106      	bne.n	8005da6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8005d98:	4b15      	ldr	r3, [pc, #84]	@ (8005df0 <RCCEx_PLL2_Config+0x15c>)
 8005d9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d9c:	4a14      	ldr	r2, [pc, #80]	@ (8005df0 <RCCEx_PLL2_Config+0x15c>)
 8005d9e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005da2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005da4:	e005      	b.n	8005db2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8005da6:	4b12      	ldr	r3, [pc, #72]	@ (8005df0 <RCCEx_PLL2_Config+0x15c>)
 8005da8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005daa:	4a11      	ldr	r2, [pc, #68]	@ (8005df0 <RCCEx_PLL2_Config+0x15c>)
 8005dac:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005db0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8005db2:	4b0f      	ldr	r3, [pc, #60]	@ (8005df0 <RCCEx_PLL2_Config+0x15c>)
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	4a0e      	ldr	r2, [pc, #56]	@ (8005df0 <RCCEx_PLL2_Config+0x15c>)
 8005db8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005dbc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005dbe:	f7fc fee1 	bl	8002b84 <HAL_GetTick>
 8005dc2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005dc4:	e008      	b.n	8005dd8 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005dc6:	f7fc fedd 	bl	8002b84 <HAL_GetTick>
 8005dca:	4602      	mov	r2, r0
 8005dcc:	68bb      	ldr	r3, [r7, #8]
 8005dce:	1ad3      	subs	r3, r2, r3
 8005dd0:	2b02      	cmp	r3, #2
 8005dd2:	d901      	bls.n	8005dd8 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005dd4:	2303      	movs	r3, #3
 8005dd6:	e006      	b.n	8005de6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005dd8:	4b05      	ldr	r3, [pc, #20]	@ (8005df0 <RCCEx_PLL2_Config+0x15c>)
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d0f0      	beq.n	8005dc6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8005de4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005de6:	4618      	mov	r0, r3
 8005de8:	3710      	adds	r7, #16
 8005dea:	46bd      	mov	sp, r7
 8005dec:	bd80      	pop	{r7, pc}
 8005dee:	bf00      	nop
 8005df0:	58024400 	.word	0x58024400
 8005df4:	ffff0007 	.word	0xffff0007

08005df8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b084      	sub	sp, #16
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	6078      	str	r0, [r7, #4]
 8005e00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005e02:	2300      	movs	r3, #0
 8005e04:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005e06:	4b53      	ldr	r3, [pc, #332]	@ (8005f54 <RCCEx_PLL3_Config+0x15c>)
 8005e08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e0a:	f003 0303 	and.w	r3, r3, #3
 8005e0e:	2b03      	cmp	r3, #3
 8005e10:	d101      	bne.n	8005e16 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8005e12:	2301      	movs	r3, #1
 8005e14:	e099      	b.n	8005f4a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8005e16:	4b4f      	ldr	r3, [pc, #316]	@ (8005f54 <RCCEx_PLL3_Config+0x15c>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	4a4e      	ldr	r2, [pc, #312]	@ (8005f54 <RCCEx_PLL3_Config+0x15c>)
 8005e1c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005e20:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e22:	f7fc feaf 	bl	8002b84 <HAL_GetTick>
 8005e26:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005e28:	e008      	b.n	8005e3c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005e2a:	f7fc feab 	bl	8002b84 <HAL_GetTick>
 8005e2e:	4602      	mov	r2, r0
 8005e30:	68bb      	ldr	r3, [r7, #8]
 8005e32:	1ad3      	subs	r3, r2, r3
 8005e34:	2b02      	cmp	r3, #2
 8005e36:	d901      	bls.n	8005e3c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005e38:	2303      	movs	r3, #3
 8005e3a:	e086      	b.n	8005f4a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005e3c:	4b45      	ldr	r3, [pc, #276]	@ (8005f54 <RCCEx_PLL3_Config+0x15c>)
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d1f0      	bne.n	8005e2a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005e48:	4b42      	ldr	r3, [pc, #264]	@ (8005f54 <RCCEx_PLL3_Config+0x15c>)
 8005e4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e4c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	051b      	lsls	r3, r3, #20
 8005e56:	493f      	ldr	r1, [pc, #252]	@ (8005f54 <RCCEx_PLL3_Config+0x15c>)
 8005e58:	4313      	orrs	r3, r2
 8005e5a:	628b      	str	r3, [r1, #40]	@ 0x28
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	685b      	ldr	r3, [r3, #4]
 8005e60:	3b01      	subs	r3, #1
 8005e62:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	689b      	ldr	r3, [r3, #8]
 8005e6a:	3b01      	subs	r3, #1
 8005e6c:	025b      	lsls	r3, r3, #9
 8005e6e:	b29b      	uxth	r3, r3
 8005e70:	431a      	orrs	r2, r3
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	68db      	ldr	r3, [r3, #12]
 8005e76:	3b01      	subs	r3, #1
 8005e78:	041b      	lsls	r3, r3, #16
 8005e7a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005e7e:	431a      	orrs	r2, r3
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	691b      	ldr	r3, [r3, #16]
 8005e84:	3b01      	subs	r3, #1
 8005e86:	061b      	lsls	r3, r3, #24
 8005e88:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005e8c:	4931      	ldr	r1, [pc, #196]	@ (8005f54 <RCCEx_PLL3_Config+0x15c>)
 8005e8e:	4313      	orrs	r3, r2
 8005e90:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8005e92:	4b30      	ldr	r3, [pc, #192]	@ (8005f54 <RCCEx_PLL3_Config+0x15c>)
 8005e94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e96:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	695b      	ldr	r3, [r3, #20]
 8005e9e:	492d      	ldr	r1, [pc, #180]	@ (8005f54 <RCCEx_PLL3_Config+0x15c>)
 8005ea0:	4313      	orrs	r3, r2
 8005ea2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005ea4:	4b2b      	ldr	r3, [pc, #172]	@ (8005f54 <RCCEx_PLL3_Config+0x15c>)
 8005ea6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ea8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	699b      	ldr	r3, [r3, #24]
 8005eb0:	4928      	ldr	r1, [pc, #160]	@ (8005f54 <RCCEx_PLL3_Config+0x15c>)
 8005eb2:	4313      	orrs	r3, r2
 8005eb4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8005eb6:	4b27      	ldr	r3, [pc, #156]	@ (8005f54 <RCCEx_PLL3_Config+0x15c>)
 8005eb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eba:	4a26      	ldr	r2, [pc, #152]	@ (8005f54 <RCCEx_PLL3_Config+0x15c>)
 8005ebc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005ec0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005ec2:	4b24      	ldr	r3, [pc, #144]	@ (8005f54 <RCCEx_PLL3_Config+0x15c>)
 8005ec4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005ec6:	4b24      	ldr	r3, [pc, #144]	@ (8005f58 <RCCEx_PLL3_Config+0x160>)
 8005ec8:	4013      	ands	r3, r2
 8005eca:	687a      	ldr	r2, [r7, #4]
 8005ecc:	69d2      	ldr	r2, [r2, #28]
 8005ece:	00d2      	lsls	r2, r2, #3
 8005ed0:	4920      	ldr	r1, [pc, #128]	@ (8005f54 <RCCEx_PLL3_Config+0x15c>)
 8005ed2:	4313      	orrs	r3, r2
 8005ed4:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8005ed6:	4b1f      	ldr	r3, [pc, #124]	@ (8005f54 <RCCEx_PLL3_Config+0x15c>)
 8005ed8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eda:	4a1e      	ldr	r2, [pc, #120]	@ (8005f54 <RCCEx_PLL3_Config+0x15c>)
 8005edc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005ee0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005ee2:	683b      	ldr	r3, [r7, #0]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d106      	bne.n	8005ef6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005ee8:	4b1a      	ldr	r3, [pc, #104]	@ (8005f54 <RCCEx_PLL3_Config+0x15c>)
 8005eea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eec:	4a19      	ldr	r2, [pc, #100]	@ (8005f54 <RCCEx_PLL3_Config+0x15c>)
 8005eee:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005ef2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005ef4:	e00f      	b.n	8005f16 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	2b01      	cmp	r3, #1
 8005efa:	d106      	bne.n	8005f0a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005efc:	4b15      	ldr	r3, [pc, #84]	@ (8005f54 <RCCEx_PLL3_Config+0x15c>)
 8005efe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f00:	4a14      	ldr	r2, [pc, #80]	@ (8005f54 <RCCEx_PLL3_Config+0x15c>)
 8005f02:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005f06:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005f08:	e005      	b.n	8005f16 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005f0a:	4b12      	ldr	r3, [pc, #72]	@ (8005f54 <RCCEx_PLL3_Config+0x15c>)
 8005f0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f0e:	4a11      	ldr	r2, [pc, #68]	@ (8005f54 <RCCEx_PLL3_Config+0x15c>)
 8005f10:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005f14:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8005f16:	4b0f      	ldr	r3, [pc, #60]	@ (8005f54 <RCCEx_PLL3_Config+0x15c>)
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	4a0e      	ldr	r2, [pc, #56]	@ (8005f54 <RCCEx_PLL3_Config+0x15c>)
 8005f1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005f20:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f22:	f7fc fe2f 	bl	8002b84 <HAL_GetTick>
 8005f26:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005f28:	e008      	b.n	8005f3c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005f2a:	f7fc fe2b 	bl	8002b84 <HAL_GetTick>
 8005f2e:	4602      	mov	r2, r0
 8005f30:	68bb      	ldr	r3, [r7, #8]
 8005f32:	1ad3      	subs	r3, r2, r3
 8005f34:	2b02      	cmp	r3, #2
 8005f36:	d901      	bls.n	8005f3c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005f38:	2303      	movs	r3, #3
 8005f3a:	e006      	b.n	8005f4a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005f3c:	4b05      	ldr	r3, [pc, #20]	@ (8005f54 <RCCEx_PLL3_Config+0x15c>)
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d0f0      	beq.n	8005f2a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005f48:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	3710      	adds	r7, #16
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	bd80      	pop	{r7, pc}
 8005f52:	bf00      	nop
 8005f54:	58024400 	.word	0x58024400
 8005f58:	ffff0007 	.word	0xffff0007

08005f5c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005f5c:	b580      	push	{r7, lr}
 8005f5e:	b084      	sub	sp, #16
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d101      	bne.n	8005f6e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005f6a:	2301      	movs	r3, #1
 8005f6c:	e10f      	b.n	800618e <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	2200      	movs	r2, #0
 8005f72:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	4a87      	ldr	r2, [pc, #540]	@ (8006198 <HAL_SPI_Init+0x23c>)
 8005f7a:	4293      	cmp	r3, r2
 8005f7c:	d00f      	beq.n	8005f9e <HAL_SPI_Init+0x42>
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	4a86      	ldr	r2, [pc, #536]	@ (800619c <HAL_SPI_Init+0x240>)
 8005f84:	4293      	cmp	r3, r2
 8005f86:	d00a      	beq.n	8005f9e <HAL_SPI_Init+0x42>
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	4a84      	ldr	r2, [pc, #528]	@ (80061a0 <HAL_SPI_Init+0x244>)
 8005f8e:	4293      	cmp	r3, r2
 8005f90:	d005      	beq.n	8005f9e <HAL_SPI_Init+0x42>
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	68db      	ldr	r3, [r3, #12]
 8005f96:	2b0f      	cmp	r3, #15
 8005f98:	d901      	bls.n	8005f9e <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8005f9a:	2301      	movs	r3, #1
 8005f9c:	e0f7      	b.n	800618e <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8005f9e:	6878      	ldr	r0, [r7, #4]
 8005fa0:	f000 fe2e 	bl	8006c00 <SPI_GetPacketSize>
 8005fa4:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	4a7b      	ldr	r2, [pc, #492]	@ (8006198 <HAL_SPI_Init+0x23c>)
 8005fac:	4293      	cmp	r3, r2
 8005fae:	d00c      	beq.n	8005fca <HAL_SPI_Init+0x6e>
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	4a79      	ldr	r2, [pc, #484]	@ (800619c <HAL_SPI_Init+0x240>)
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	d007      	beq.n	8005fca <HAL_SPI_Init+0x6e>
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	4a78      	ldr	r2, [pc, #480]	@ (80061a0 <HAL_SPI_Init+0x244>)
 8005fc0:	4293      	cmp	r3, r2
 8005fc2:	d002      	beq.n	8005fca <HAL_SPI_Init+0x6e>
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	2b08      	cmp	r3, #8
 8005fc8:	d811      	bhi.n	8005fee <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8005fce:	4a72      	ldr	r2, [pc, #456]	@ (8006198 <HAL_SPI_Init+0x23c>)
 8005fd0:	4293      	cmp	r3, r2
 8005fd2:	d009      	beq.n	8005fe8 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	4a70      	ldr	r2, [pc, #448]	@ (800619c <HAL_SPI_Init+0x240>)
 8005fda:	4293      	cmp	r3, r2
 8005fdc:	d004      	beq.n	8005fe8 <HAL_SPI_Init+0x8c>
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	4a6f      	ldr	r2, [pc, #444]	@ (80061a0 <HAL_SPI_Init+0x244>)
 8005fe4:	4293      	cmp	r3, r2
 8005fe6:	d104      	bne.n	8005ff2 <HAL_SPI_Init+0x96>
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	2b10      	cmp	r3, #16
 8005fec:	d901      	bls.n	8005ff2 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8005fee:	2301      	movs	r3, #1
 8005ff0:	e0cd      	b.n	800618e <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005ff8:	b2db      	uxtb	r3, r3
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d106      	bne.n	800600c <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2200      	movs	r2, #0
 8006002:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006006:	6878      	ldr	r0, [r7, #4]
 8006008:	f7fc f986 	bl	8002318 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2202      	movs	r2, #2
 8006010:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	681a      	ldr	r2, [r3, #0]
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f022 0201 	bic.w	r2, r2, #1
 8006022:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	689b      	ldr	r3, [r3, #8]
 800602a:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800602e:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	699b      	ldr	r3, [r3, #24]
 8006034:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006038:	d119      	bne.n	800606e <HAL_SPI_Init+0x112>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	685b      	ldr	r3, [r3, #4]
 800603e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006042:	d103      	bne.n	800604c <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8006048:	2b00      	cmp	r3, #0
 800604a:	d008      	beq.n	800605e <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8006050:	2b00      	cmp	r3, #0
 8006052:	d10c      	bne.n	800606e <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8006058:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800605c:	d107      	bne.n	800606e <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	681a      	ldr	r2, [r3, #0]
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800606c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	685b      	ldr	r3, [r3, #4]
 8006072:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006076:	2b00      	cmp	r3, #0
 8006078:	d00f      	beq.n	800609a <HAL_SPI_Init+0x13e>
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	68db      	ldr	r3, [r3, #12]
 800607e:	2b06      	cmp	r3, #6
 8006080:	d90b      	bls.n	800609a <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	430a      	orrs	r2, r1
 8006096:	601a      	str	r2, [r3, #0]
 8006098:	e007      	b.n	80060aa <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	681a      	ldr	r2, [r3, #0]
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80060a8:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	69da      	ldr	r2, [r3, #28]
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060b2:	431a      	orrs	r2, r3
 80060b4:	68bb      	ldr	r3, [r7, #8]
 80060b6:	431a      	orrs	r2, r3
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060bc:	ea42 0103 	orr.w	r1, r2, r3
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	68da      	ldr	r2, [r3, #12]
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	430a      	orrs	r2, r1
 80060ca:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060d4:	431a      	orrs	r2, r3
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060da:	431a      	orrs	r2, r3
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	699b      	ldr	r3, [r3, #24]
 80060e0:	431a      	orrs	r2, r3
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	691b      	ldr	r3, [r3, #16]
 80060e6:	431a      	orrs	r2, r3
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	695b      	ldr	r3, [r3, #20]
 80060ec:	431a      	orrs	r2, r3
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6a1b      	ldr	r3, [r3, #32]
 80060f2:	431a      	orrs	r2, r3
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	685b      	ldr	r3, [r3, #4]
 80060f8:	431a      	orrs	r2, r3
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80060fe:	431a      	orrs	r2, r3
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	689b      	ldr	r3, [r3, #8]
 8006104:	431a      	orrs	r2, r3
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800610a:	ea42 0103 	orr.w	r1, r2, r3
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	430a      	orrs	r2, r1
 8006118:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	685b      	ldr	r3, [r3, #4]
 800611e:	2b00      	cmp	r3, #0
 8006120:	d113      	bne.n	800614a <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	689b      	ldr	r3, [r3, #8]
 8006128:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006134:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	689b      	ldr	r3, [r3, #8]
 800613c:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006148:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f022 0201 	bic.w	r2, r2, #1
 8006158:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	685b      	ldr	r3, [r3, #4]
 800615e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006162:	2b00      	cmp	r3, #0
 8006164:	d00a      	beq.n	800617c <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	68db      	ldr	r3, [r3, #12]
 800616c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	430a      	orrs	r2, r1
 800617a:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2200      	movs	r2, #0
 8006180:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2201      	movs	r2, #1
 8006188:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800618c:	2300      	movs	r3, #0
}
 800618e:	4618      	mov	r0, r3
 8006190:	3710      	adds	r7, #16
 8006192:	46bd      	mov	sp, r7
 8006194:	bd80      	pop	{r7, pc}
 8006196:	bf00      	nop
 8006198:	40013000 	.word	0x40013000
 800619c:	40003800 	.word	0x40003800
 80061a0:	40003c00 	.word	0x40003c00

080061a4 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80061a4:	b580      	push	{r7, lr}
 80061a6:	b088      	sub	sp, #32
 80061a8:	af02      	add	r7, sp, #8
 80061aa:	60f8      	str	r0, [r7, #12]
 80061ac:	60b9      	str	r1, [r7, #8]
 80061ae:	603b      	str	r3, [r7, #0]
 80061b0:	4613      	mov	r3, r2
 80061b2:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	3320      	adds	r3, #32
 80061ba:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80061bc:	f7fc fce2 	bl	8002b84 <HAL_GetTick>
 80061c0:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80061c8:	b2db      	uxtb	r3, r3
 80061ca:	2b01      	cmp	r3, #1
 80061cc:	d001      	beq.n	80061d2 <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 80061ce:	2302      	movs	r3, #2
 80061d0:	e1d1      	b.n	8006576 <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 80061d2:	68bb      	ldr	r3, [r7, #8]
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d002      	beq.n	80061de <HAL_SPI_Transmit+0x3a>
 80061d8:	88fb      	ldrh	r3, [r7, #6]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d101      	bne.n	80061e2 <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 80061de:	2301      	movs	r3, #1
 80061e0:	e1c9      	b.n	8006576 <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80061e8:	2b01      	cmp	r3, #1
 80061ea:	d101      	bne.n	80061f0 <HAL_SPI_Transmit+0x4c>
 80061ec:	2302      	movs	r3, #2
 80061ee:	e1c2      	b.n	8006576 <HAL_SPI_Transmit+0x3d2>
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	2201      	movs	r2, #1
 80061f4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	2203      	movs	r2, #3
 80061fc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	2200      	movs	r2, #0
 8006204:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	68ba      	ldr	r2, [r7, #8]
 800620c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	88fa      	ldrh	r2, [r7, #6]
 8006212:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	88fa      	ldrh	r2, [r7, #6]
 800621a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	2200      	movs	r2, #0
 8006222:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	2200      	movs	r2, #0
 8006228:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	2200      	movs	r2, #0
 8006230:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	2200      	movs	r2, #0
 8006238:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	2200      	movs	r2, #0
 800623e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	689b      	ldr	r3, [r3, #8]
 8006244:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8006248:	d108      	bne.n	800625c <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	681a      	ldr	r2, [r3, #0]
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006258:	601a      	str	r2, [r3, #0]
 800625a:	e009      	b.n	8006270 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	68db      	ldr	r3, [r3, #12]
 8006262:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800626e:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	685a      	ldr	r2, [r3, #4]
 8006276:	4b96      	ldr	r3, [pc, #600]	@ (80064d0 <HAL_SPI_Transmit+0x32c>)
 8006278:	4013      	ands	r3, r2
 800627a:	88f9      	ldrh	r1, [r7, #6]
 800627c:	68fa      	ldr	r2, [r7, #12]
 800627e:	6812      	ldr	r2, [r2, #0]
 8006280:	430b      	orrs	r3, r1
 8006282:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	681a      	ldr	r2, [r3, #0]
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f042 0201 	orr.w	r2, r2, #1
 8006292:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	685b      	ldr	r3, [r3, #4]
 8006298:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800629c:	d107      	bne.n	80062ae <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	681a      	ldr	r2, [r3, #0]
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80062ac:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	68db      	ldr	r3, [r3, #12]
 80062b2:	2b0f      	cmp	r3, #15
 80062b4:	d947      	bls.n	8006346 <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80062b6:	e03f      	b.n	8006338 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	695b      	ldr	r3, [r3, #20]
 80062be:	f003 0302 	and.w	r3, r3, #2
 80062c2:	2b02      	cmp	r3, #2
 80062c4:	d114      	bne.n	80062f0 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	6812      	ldr	r2, [r2, #0]
 80062d0:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80062d6:	1d1a      	adds	r2, r3, #4
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80062e2:	b29b      	uxth	r3, r3
 80062e4:	3b01      	subs	r3, #1
 80062e6:	b29a      	uxth	r2, r3
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80062ee:	e023      	b.n	8006338 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80062f0:	f7fc fc48 	bl	8002b84 <HAL_GetTick>
 80062f4:	4602      	mov	r2, r0
 80062f6:	693b      	ldr	r3, [r7, #16]
 80062f8:	1ad3      	subs	r3, r2, r3
 80062fa:	683a      	ldr	r2, [r7, #0]
 80062fc:	429a      	cmp	r2, r3
 80062fe:	d803      	bhi.n	8006308 <HAL_SPI_Transmit+0x164>
 8006300:	683b      	ldr	r3, [r7, #0]
 8006302:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006306:	d102      	bne.n	800630e <HAL_SPI_Transmit+0x16a>
 8006308:	683b      	ldr	r3, [r7, #0]
 800630a:	2b00      	cmp	r3, #0
 800630c:	d114      	bne.n	8006338 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800630e:	68f8      	ldr	r0, [r7, #12]
 8006310:	f000 fba8 	bl	8006a64 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800631a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	2201      	movs	r2, #1
 8006328:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	2200      	movs	r2, #0
 8006330:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8006334:	2303      	movs	r3, #3
 8006336:	e11e      	b.n	8006576 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800633e:	b29b      	uxth	r3, r3
 8006340:	2b00      	cmp	r3, #0
 8006342:	d1b9      	bne.n	80062b8 <HAL_SPI_Transmit+0x114>
 8006344:	e0f1      	b.n	800652a <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	68db      	ldr	r3, [r3, #12]
 800634a:	2b07      	cmp	r3, #7
 800634c:	f240 80e6 	bls.w	800651c <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8006350:	e05d      	b.n	800640e <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	695b      	ldr	r3, [r3, #20]
 8006358:	f003 0302 	and.w	r3, r3, #2
 800635c:	2b02      	cmp	r3, #2
 800635e:	d132      	bne.n	80063c6 <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006366:	b29b      	uxth	r3, r3
 8006368:	2b01      	cmp	r3, #1
 800636a:	d918      	bls.n	800639e <HAL_SPI_Transmit+0x1fa>
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006370:	2b00      	cmp	r3, #0
 8006372:	d014      	beq.n	800639e <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	6812      	ldr	r2, [r2, #0]
 800637e:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006384:	1d1a      	adds	r2, r3, #4
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006390:	b29b      	uxth	r3, r3
 8006392:	3b02      	subs	r3, #2
 8006394:	b29a      	uxth	r2, r3
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800639c:	e037      	b.n	800640e <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063a2:	881a      	ldrh	r2, [r3, #0]
 80063a4:	697b      	ldr	r3, [r7, #20]
 80063a6:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063ac:	1c9a      	adds	r2, r3, #2
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80063b8:	b29b      	uxth	r3, r3
 80063ba:	3b01      	subs	r3, #1
 80063bc:	b29a      	uxth	r2, r3
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80063c4:	e023      	b.n	800640e <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80063c6:	f7fc fbdd 	bl	8002b84 <HAL_GetTick>
 80063ca:	4602      	mov	r2, r0
 80063cc:	693b      	ldr	r3, [r7, #16]
 80063ce:	1ad3      	subs	r3, r2, r3
 80063d0:	683a      	ldr	r2, [r7, #0]
 80063d2:	429a      	cmp	r2, r3
 80063d4:	d803      	bhi.n	80063de <HAL_SPI_Transmit+0x23a>
 80063d6:	683b      	ldr	r3, [r7, #0]
 80063d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063dc:	d102      	bne.n	80063e4 <HAL_SPI_Transmit+0x240>
 80063de:	683b      	ldr	r3, [r7, #0]
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d114      	bne.n	800640e <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80063e4:	68f8      	ldr	r0, [r7, #12]
 80063e6:	f000 fb3d 	bl	8006a64 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80063f0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	2201      	movs	r2, #1
 80063fe:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	2200      	movs	r2, #0
 8006406:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800640a:	2303      	movs	r3, #3
 800640c:	e0b3      	b.n	8006576 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006414:	b29b      	uxth	r3, r3
 8006416:	2b00      	cmp	r3, #0
 8006418:	d19b      	bne.n	8006352 <HAL_SPI_Transmit+0x1ae>
 800641a:	e086      	b.n	800652a <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	695b      	ldr	r3, [r3, #20]
 8006422:	f003 0302 	and.w	r3, r3, #2
 8006426:	2b02      	cmp	r3, #2
 8006428:	d154      	bne.n	80064d4 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006430:	b29b      	uxth	r3, r3
 8006432:	2b03      	cmp	r3, #3
 8006434:	d918      	bls.n	8006468 <HAL_SPI_Transmit+0x2c4>
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800643a:	2b40      	cmp	r3, #64	@ 0x40
 800643c:	d914      	bls.n	8006468 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	6812      	ldr	r2, [r2, #0]
 8006448:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800644e:	1d1a      	adds	r2, r3, #4
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800645a:	b29b      	uxth	r3, r3
 800645c:	3b04      	subs	r3, #4
 800645e:	b29a      	uxth	r2, r3
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8006466:	e059      	b.n	800651c <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800646e:	b29b      	uxth	r3, r3
 8006470:	2b01      	cmp	r3, #1
 8006472:	d917      	bls.n	80064a4 <HAL_SPI_Transmit+0x300>
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006478:	2b00      	cmp	r3, #0
 800647a:	d013      	beq.n	80064a4 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006480:	881a      	ldrh	r2, [r3, #0]
 8006482:	697b      	ldr	r3, [r7, #20]
 8006484:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800648a:	1c9a      	adds	r2, r3, #2
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006496:	b29b      	uxth	r3, r3
 8006498:	3b02      	subs	r3, #2
 800649a:	b29a      	uxth	r2, r3
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80064a2:	e03b      	b.n	800651c <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	3320      	adds	r3, #32
 80064ae:	7812      	ldrb	r2, [r2, #0]
 80064b0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064b6:	1c5a      	adds	r2, r3, #1
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80064c2:	b29b      	uxth	r3, r3
 80064c4:	3b01      	subs	r3, #1
 80064c6:	b29a      	uxth	r2, r3
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80064ce:	e025      	b.n	800651c <HAL_SPI_Transmit+0x378>
 80064d0:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80064d4:	f7fc fb56 	bl	8002b84 <HAL_GetTick>
 80064d8:	4602      	mov	r2, r0
 80064da:	693b      	ldr	r3, [r7, #16]
 80064dc:	1ad3      	subs	r3, r2, r3
 80064de:	683a      	ldr	r2, [r7, #0]
 80064e0:	429a      	cmp	r2, r3
 80064e2:	d803      	bhi.n	80064ec <HAL_SPI_Transmit+0x348>
 80064e4:	683b      	ldr	r3, [r7, #0]
 80064e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064ea:	d102      	bne.n	80064f2 <HAL_SPI_Transmit+0x34e>
 80064ec:	683b      	ldr	r3, [r7, #0]
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d114      	bne.n	800651c <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80064f2:	68f8      	ldr	r0, [r7, #12]
 80064f4:	f000 fab6 	bl	8006a64 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80064fe:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	2201      	movs	r2, #1
 800650c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	2200      	movs	r2, #0
 8006514:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8006518:	2303      	movs	r3, #3
 800651a:	e02c      	b.n	8006576 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006522:	b29b      	uxth	r3, r3
 8006524:	2b00      	cmp	r3, #0
 8006526:	f47f af79 	bne.w	800641c <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800652a:	693b      	ldr	r3, [r7, #16]
 800652c:	9300      	str	r3, [sp, #0]
 800652e:	683b      	ldr	r3, [r7, #0]
 8006530:	2200      	movs	r2, #0
 8006532:	2108      	movs	r1, #8
 8006534:	68f8      	ldr	r0, [r7, #12]
 8006536:	f000 fb35 	bl	8006ba4 <SPI_WaitOnFlagUntilTimeout>
 800653a:	4603      	mov	r3, r0
 800653c:	2b00      	cmp	r3, #0
 800653e:	d007      	beq.n	8006550 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006546:	f043 0220 	orr.w	r2, r3, #32
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8006550:	68f8      	ldr	r0, [r7, #12]
 8006552:	f000 fa87 	bl	8006a64 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	2201      	movs	r2, #1
 800655a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	2200      	movs	r2, #0
 8006562:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800656c:	2b00      	cmp	r3, #0
 800656e:	d001      	beq.n	8006574 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 8006570:	2301      	movs	r3, #1
 8006572:	e000      	b.n	8006576 <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 8006574:	2300      	movs	r3, #0
  }
}
 8006576:	4618      	mov	r0, r3
 8006578:	3718      	adds	r7, #24
 800657a:	46bd      	mov	sp, r7
 800657c:	bd80      	pop	{r7, pc}
 800657e:	bf00      	nop

08006580 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006580:	b580      	push	{r7, lr}
 8006582:	b088      	sub	sp, #32
 8006584:	af00      	add	r7, sp, #0
 8006586:	60f8      	str	r0, [r7, #12]
 8006588:	60b9      	str	r1, [r7, #8]
 800658a:	603b      	str	r3, [r7, #0]
 800658c:	4613      	mov	r3, r2
 800658e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006594:	095b      	lsrs	r3, r3, #5
 8006596:	b29b      	uxth	r3, r3
 8006598:	3301      	adds	r3, #1
 800659a:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	3330      	adds	r3, #48	@ 0x30
 80065a2:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80065a4:	f7fc faee 	bl	8002b84 <HAL_GetTick>
 80065a8:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80065b0:	b2db      	uxtb	r3, r3
 80065b2:	2b01      	cmp	r3, #1
 80065b4:	d001      	beq.n	80065ba <HAL_SPI_Receive+0x3a>
  {
    return HAL_BUSY;
 80065b6:	2302      	movs	r3, #2
 80065b8:	e250      	b.n	8006a5c <HAL_SPI_Receive+0x4dc>
  }

  if ((pData == NULL) || (Size == 0UL))
 80065ba:	68bb      	ldr	r3, [r7, #8]
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d002      	beq.n	80065c6 <HAL_SPI_Receive+0x46>
 80065c0:	88fb      	ldrh	r3, [r7, #6]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d101      	bne.n	80065ca <HAL_SPI_Receive+0x4a>
  {
    return HAL_ERROR;
 80065c6:	2301      	movs	r3, #1
 80065c8:	e248      	b.n	8006a5c <HAL_SPI_Receive+0x4dc>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80065d0:	2b01      	cmp	r3, #1
 80065d2:	d101      	bne.n	80065d8 <HAL_SPI_Receive+0x58>
 80065d4:	2302      	movs	r3, #2
 80065d6:	e241      	b.n	8006a5c <HAL_SPI_Receive+0x4dc>
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	2201      	movs	r2, #1
 80065dc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	2204      	movs	r2, #4
 80065e4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	2200      	movs	r2, #0
 80065ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	68ba      	ldr	r2, [r7, #8]
 80065f4:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	88fa      	ldrh	r2, [r7, #6]
 80065fa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	88fa      	ldrh	r2, [r7, #6]
 8006602:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	2200      	movs	r2, #0
 800660a:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	2200      	movs	r2, #0
 8006610:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	2200      	movs	r2, #0
 8006618:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxISR       = NULL;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	2200      	movs	r2, #0
 8006620:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	2200      	movs	r2, #0
 8006626:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	689b      	ldr	r3, [r3, #8]
 800662c:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8006630:	d108      	bne.n	8006644 <HAL_SPI_Receive+0xc4>
  {
    SPI_1LINE_RX(hspi);
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	681a      	ldr	r2, [r3, #0]
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006640:	601a      	str	r2, [r3, #0]
 8006642:	e009      	b.n	8006658 <HAL_SPI_Receive+0xd8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	68db      	ldr	r3, [r3, #12]
 800664a:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8006656:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	685a      	ldr	r2, [r3, #4]
 800665e:	4b95      	ldr	r3, [pc, #596]	@ (80068b4 <HAL_SPI_Receive+0x334>)
 8006660:	4013      	ands	r3, r2
 8006662:	88f9      	ldrh	r1, [r7, #6]
 8006664:	68fa      	ldr	r2, [r7, #12]
 8006666:	6812      	ldr	r2, [r2, #0]
 8006668:	430b      	orrs	r3, r1
 800666a:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	681a      	ldr	r2, [r3, #0]
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f042 0201 	orr.w	r2, r2, #1
 800667a:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	685b      	ldr	r3, [r3, #4]
 8006680:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006684:	d107      	bne.n	8006696 <HAL_SPI_Receive+0x116>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	681a      	ldr	r2, [r3, #0]
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006694:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	68db      	ldr	r3, [r3, #12]
 800669a:	2b0f      	cmp	r3, #15
 800669c:	d96c      	bls.n	8006778 <HAL_SPI_Receive+0x1f8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800669e:	e064      	b.n	800676a <HAL_SPI_Receive+0x1ea>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	695b      	ldr	r3, [r3, #20]
 80066a6:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	695b      	ldr	r3, [r3, #20]
 80066ae:	f003 0301 	and.w	r3, r3, #1
 80066b2:	2b01      	cmp	r3, #1
 80066b4:	d114      	bne.n	80066e0 <HAL_SPI_Receive+0x160>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	681a      	ldr	r2, [r3, #0]
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80066be:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80066c0:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80066c6:	1d1a      	adds	r2, r3, #4
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80066d2:	b29b      	uxth	r3, r3
 80066d4:	3b01      	subs	r3, #1
 80066d6:	b29a      	uxth	r2, r3
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80066de:	e044      	b.n	800676a <HAL_SPI_Receive+0x1ea>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80066e6:	b29b      	uxth	r3, r3
 80066e8:	8bfa      	ldrh	r2, [r7, #30]
 80066ea:	429a      	cmp	r2, r3
 80066ec:	d919      	bls.n	8006722 <HAL_SPI_Receive+0x1a2>
 80066ee:	693b      	ldr	r3, [r7, #16]
 80066f0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d014      	beq.n	8006722 <HAL_SPI_Receive+0x1a2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	681a      	ldr	r2, [r3, #0]
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006700:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006702:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006708:	1d1a      	adds	r2, r3, #4
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006714:	b29b      	uxth	r3, r3
 8006716:	3b01      	subs	r3, #1
 8006718:	b29a      	uxth	r2, r3
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8006720:	e023      	b.n	800676a <HAL_SPI_Receive+0x1ea>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006722:	f7fc fa2f 	bl	8002b84 <HAL_GetTick>
 8006726:	4602      	mov	r2, r0
 8006728:	697b      	ldr	r3, [r7, #20]
 800672a:	1ad3      	subs	r3, r2, r3
 800672c:	683a      	ldr	r2, [r7, #0]
 800672e:	429a      	cmp	r2, r3
 8006730:	d803      	bhi.n	800673a <HAL_SPI_Receive+0x1ba>
 8006732:	683b      	ldr	r3, [r7, #0]
 8006734:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006738:	d102      	bne.n	8006740 <HAL_SPI_Receive+0x1c0>
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	2b00      	cmp	r3, #0
 800673e:	d114      	bne.n	800676a <HAL_SPI_Receive+0x1ea>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8006740:	68f8      	ldr	r0, [r7, #12]
 8006742:	f000 f98f 	bl	8006a64 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800674c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	2201      	movs	r2, #1
 800675a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	2200      	movs	r2, #0
 8006762:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8006766:	2303      	movs	r3, #3
 8006768:	e178      	b.n	8006a5c <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006770:	b29b      	uxth	r3, r3
 8006772:	2b00      	cmp	r3, #0
 8006774:	d194      	bne.n	80066a0 <HAL_SPI_Receive+0x120>
 8006776:	e15e      	b.n	8006a36 <HAL_SPI_Receive+0x4b6>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	68db      	ldr	r3, [r3, #12]
 800677c:	2b07      	cmp	r3, #7
 800677e:	f240 8153 	bls.w	8006a28 <HAL_SPI_Receive+0x4a8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8006782:	e08f      	b.n	80068a4 <HAL_SPI_Receive+0x324>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	695b      	ldr	r3, [r3, #20]
 800678a:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	695b      	ldr	r3, [r3, #20]
 8006792:	f003 0301 	and.w	r3, r3, #1
 8006796:	2b01      	cmp	r3, #1
 8006798:	d114      	bne.n	80067c4 <HAL_SPI_Receive+0x244>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800679e:	69ba      	ldr	r2, [r7, #24]
 80067a0:	8812      	ldrh	r2, [r2, #0]
 80067a2:	b292      	uxth	r2, r2
 80067a4:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80067aa:	1c9a      	adds	r2, r3, #2
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80067b6:	b29b      	uxth	r3, r3
 80067b8:	3b01      	subs	r3, #1
 80067ba:	b29a      	uxth	r2, r3
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80067c2:	e06f      	b.n	80068a4 <HAL_SPI_Receive+0x324>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80067ca:	b29b      	uxth	r3, r3
 80067cc:	8bfa      	ldrh	r2, [r7, #30]
 80067ce:	429a      	cmp	r2, r3
 80067d0:	d924      	bls.n	800681c <HAL_SPI_Receive+0x29c>
 80067d2:	693b      	ldr	r3, [r7, #16]
 80067d4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d01f      	beq.n	800681c <HAL_SPI_Receive+0x29c>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80067e0:	69ba      	ldr	r2, [r7, #24]
 80067e2:	8812      	ldrh	r2, [r2, #0]
 80067e4:	b292      	uxth	r2, r2
 80067e6:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80067ec:	1c9a      	adds	r2, r3, #2
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80067f6:	69ba      	ldr	r2, [r7, #24]
 80067f8:	8812      	ldrh	r2, [r2, #0]
 80067fa:	b292      	uxth	r2, r2
 80067fc:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006802:	1c9a      	adds	r2, r3, #2
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)2UL;
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800680e:	b29b      	uxth	r3, r3
 8006810:	3b02      	subs	r3, #2
 8006812:	b29a      	uxth	r2, r3
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800681a:	e043      	b.n	80068a4 <HAL_SPI_Receive+0x324>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006822:	b29b      	uxth	r3, r3
 8006824:	2b01      	cmp	r3, #1
 8006826:	d119      	bne.n	800685c <HAL_SPI_Receive+0x2dc>
 8006828:	693b      	ldr	r3, [r7, #16]
 800682a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800682e:	2b00      	cmp	r3, #0
 8006830:	d014      	beq.n	800685c <HAL_SPI_Receive+0x2dc>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006836:	69ba      	ldr	r2, [r7, #24]
 8006838:	8812      	ldrh	r2, [r2, #0]
 800683a:	b292      	uxth	r2, r2
 800683c:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006842:	1c9a      	adds	r2, r3, #2
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800684e:	b29b      	uxth	r3, r3
 8006850:	3b01      	subs	r3, #1
 8006852:	b29a      	uxth	r2, r3
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800685a:	e023      	b.n	80068a4 <HAL_SPI_Receive+0x324>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800685c:	f7fc f992 	bl	8002b84 <HAL_GetTick>
 8006860:	4602      	mov	r2, r0
 8006862:	697b      	ldr	r3, [r7, #20]
 8006864:	1ad3      	subs	r3, r2, r3
 8006866:	683a      	ldr	r2, [r7, #0]
 8006868:	429a      	cmp	r2, r3
 800686a:	d803      	bhi.n	8006874 <HAL_SPI_Receive+0x2f4>
 800686c:	683b      	ldr	r3, [r7, #0]
 800686e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006872:	d102      	bne.n	800687a <HAL_SPI_Receive+0x2fa>
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	2b00      	cmp	r3, #0
 8006878:	d114      	bne.n	80068a4 <HAL_SPI_Receive+0x324>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800687a:	68f8      	ldr	r0, [r7, #12]
 800687c:	f000 f8f2 	bl	8006a64 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006886:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	2201      	movs	r2, #1
 8006894:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	2200      	movs	r2, #0
 800689c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80068a0:	2303      	movs	r3, #3
 80068a2:	e0db      	b.n	8006a5c <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80068aa:	b29b      	uxth	r3, r3
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	f47f af69 	bne.w	8006784 <HAL_SPI_Receive+0x204>
 80068b2:	e0c0      	b.n	8006a36 <HAL_SPI_Receive+0x4b6>
 80068b4:	ffff0000 	.word	0xffff0000
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	695b      	ldr	r3, [r3, #20]
 80068be:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	695b      	ldr	r3, [r3, #20]
 80068c6:	f003 0301 	and.w	r3, r3, #1
 80068ca:	2b01      	cmp	r3, #1
 80068cc:	d117      	bne.n	80068fe <HAL_SPI_Receive+0x37e>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80068da:	7812      	ldrb	r2, [r2, #0]
 80068dc:	b2d2      	uxtb	r2, r2
 80068de:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80068e4:	1c5a      	adds	r2, r3, #1
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80068f0:	b29b      	uxth	r3, r3
 80068f2:	3b01      	subs	r3, #1
 80068f4:	b29a      	uxth	r2, r3
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80068fc:	e094      	b.n	8006a28 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006904:	b29b      	uxth	r3, r3
 8006906:	8bfa      	ldrh	r2, [r7, #30]
 8006908:	429a      	cmp	r2, r3
 800690a:	d946      	bls.n	800699a <HAL_SPI_Receive+0x41a>
 800690c:	693b      	ldr	r3, [r7, #16]
 800690e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006912:	2b00      	cmp	r3, #0
 8006914:	d041      	beq.n	800699a <HAL_SPI_Receive+0x41a>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006922:	7812      	ldrb	r2, [r2, #0]
 8006924:	b2d2      	uxtb	r2, r2
 8006926:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800692c:	1c5a      	adds	r2, r3, #1
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800693e:	7812      	ldrb	r2, [r2, #0]
 8006940:	b2d2      	uxtb	r2, r2
 8006942:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006948:	1c5a      	adds	r2, r3, #1
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800695a:	7812      	ldrb	r2, [r2, #0]
 800695c:	b2d2      	uxtb	r2, r2
 800695e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006964:	1c5a      	adds	r2, r3, #1
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006976:	7812      	ldrb	r2, [r2, #0]
 8006978:	b2d2      	uxtb	r2, r2
 800697a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006980:	1c5a      	adds	r2, r3, #1
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)4UL;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800698c:	b29b      	uxth	r3, r3
 800698e:	3b04      	subs	r3, #4
 8006990:	b29a      	uxth	r2, r3
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8006998:	e046      	b.n	8006a28 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80069a0:	b29b      	uxth	r3, r3
 80069a2:	2b03      	cmp	r3, #3
 80069a4:	d81c      	bhi.n	80069e0 <HAL_SPI_Receive+0x460>
 80069a6:	693b      	ldr	r3, [r7, #16]
 80069a8:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d017      	beq.n	80069e0 <HAL_SPI_Receive+0x460>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80069bc:	7812      	ldrb	r2, [r2, #0]
 80069be:	b2d2      	uxtb	r2, r2
 80069c0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80069c6:	1c5a      	adds	r2, r3, #1
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80069d2:	b29b      	uxth	r3, r3
 80069d4:	3b01      	subs	r3, #1
 80069d6:	b29a      	uxth	r2, r3
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80069de:	e023      	b.n	8006a28 <HAL_SPI_Receive+0x4a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80069e0:	f7fc f8d0 	bl	8002b84 <HAL_GetTick>
 80069e4:	4602      	mov	r2, r0
 80069e6:	697b      	ldr	r3, [r7, #20]
 80069e8:	1ad3      	subs	r3, r2, r3
 80069ea:	683a      	ldr	r2, [r7, #0]
 80069ec:	429a      	cmp	r2, r3
 80069ee:	d803      	bhi.n	80069f8 <HAL_SPI_Receive+0x478>
 80069f0:	683b      	ldr	r3, [r7, #0]
 80069f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069f6:	d102      	bne.n	80069fe <HAL_SPI_Receive+0x47e>
 80069f8:	683b      	ldr	r3, [r7, #0]
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d114      	bne.n	8006a28 <HAL_SPI_Receive+0x4a8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80069fe:	68f8      	ldr	r0, [r7, #12]
 8006a00:	f000 f830 	bl	8006a64 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006a0a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	2201      	movs	r2, #1
 8006a18:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	2200      	movs	r2, #0
 8006a20:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8006a24:	2303      	movs	r3, #3
 8006a26:	e019      	b.n	8006a5c <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006a2e:	b29b      	uxth	r3, r3
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	f47f af41 	bne.w	80068b8 <HAL_SPI_Receive+0x338>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8006a36:	68f8      	ldr	r0, [r7, #12]
 8006a38:	f000 f814 	bl	8006a64 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	2201      	movs	r2, #1
 8006a40:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	2200      	movs	r2, #0
 8006a48:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d001      	beq.n	8006a5a <HAL_SPI_Receive+0x4da>
  {
    return HAL_ERROR;
 8006a56:	2301      	movs	r3, #1
 8006a58:	e000      	b.n	8006a5c <HAL_SPI_Receive+0x4dc>
  }
  else
  {
    return HAL_OK;
 8006a5a:	2300      	movs	r3, #0
  }
}
 8006a5c:	4618      	mov	r0, r3
 8006a5e:	3720      	adds	r7, #32
 8006a60:	46bd      	mov	sp, r7
 8006a62:	bd80      	pop	{r7, pc}

08006a64 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8006a64:	b480      	push	{r7}
 8006a66:	b085      	sub	sp, #20
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	695b      	ldr	r3, [r3, #20]
 8006a72:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	699a      	ldr	r2, [r3, #24]
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	f042 0208 	orr.w	r2, r2, #8
 8006a82:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	699a      	ldr	r2, [r3, #24]
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	f042 0210 	orr.w	r2, r2, #16
 8006a92:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	681a      	ldr	r2, [r3, #0]
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	f022 0201 	bic.w	r2, r2, #1
 8006aa2:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	6919      	ldr	r1, [r3, #16]
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681a      	ldr	r2, [r3, #0]
 8006aae:	4b3c      	ldr	r3, [pc, #240]	@ (8006ba0 <SPI_CloseTransfer+0x13c>)
 8006ab0:	400b      	ands	r3, r1
 8006ab2:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	689a      	ldr	r2, [r3, #8]
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8006ac2:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8006aca:	b2db      	uxtb	r3, r3
 8006acc:	2b04      	cmp	r3, #4
 8006ace:	d014      	beq.n	8006afa <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	f003 0320 	and.w	r3, r3, #32
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d00f      	beq.n	8006afa <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006ae0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	699a      	ldr	r2, [r3, #24]
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f042 0220 	orr.w	r2, r2, #32
 8006af8:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8006b00:	b2db      	uxtb	r3, r3
 8006b02:	2b03      	cmp	r3, #3
 8006b04:	d014      	beq.n	8006b30 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d00f      	beq.n	8006b30 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006b16:	f043 0204 	orr.w	r2, r3, #4
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	699a      	ldr	r2, [r3, #24]
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006b2e:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d00f      	beq.n	8006b5a <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006b40:	f043 0201 	orr.w	r2, r3, #1
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	699a      	ldr	r2, [r3, #24]
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006b58:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d00f      	beq.n	8006b84 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006b6a:	f043 0208 	orr.w	r2, r3, #8
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	699a      	ldr	r2, [r3, #24]
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006b82:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2200      	movs	r2, #0
 8006b88:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	2200      	movs	r2, #0
 8006b90:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8006b94:	bf00      	nop
 8006b96:	3714      	adds	r7, #20
 8006b98:	46bd      	mov	sp, r7
 8006b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9e:	4770      	bx	lr
 8006ba0:	fffffc90 	.word	0xfffffc90

08006ba4 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	b084      	sub	sp, #16
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	60f8      	str	r0, [r7, #12]
 8006bac:	60b9      	str	r1, [r7, #8]
 8006bae:	603b      	str	r3, [r7, #0]
 8006bb0:	4613      	mov	r3, r2
 8006bb2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8006bb4:	e010      	b.n	8006bd8 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006bb6:	f7fb ffe5 	bl	8002b84 <HAL_GetTick>
 8006bba:	4602      	mov	r2, r0
 8006bbc:	69bb      	ldr	r3, [r7, #24]
 8006bbe:	1ad3      	subs	r3, r2, r3
 8006bc0:	683a      	ldr	r2, [r7, #0]
 8006bc2:	429a      	cmp	r2, r3
 8006bc4:	d803      	bhi.n	8006bce <SPI_WaitOnFlagUntilTimeout+0x2a>
 8006bc6:	683b      	ldr	r3, [r7, #0]
 8006bc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bcc:	d102      	bne.n	8006bd4 <SPI_WaitOnFlagUntilTimeout+0x30>
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d101      	bne.n	8006bd8 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8006bd4:	2303      	movs	r3, #3
 8006bd6:	e00f      	b.n	8006bf8 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	695a      	ldr	r2, [r3, #20]
 8006bde:	68bb      	ldr	r3, [r7, #8]
 8006be0:	4013      	ands	r3, r2
 8006be2:	68ba      	ldr	r2, [r7, #8]
 8006be4:	429a      	cmp	r2, r3
 8006be6:	bf0c      	ite	eq
 8006be8:	2301      	moveq	r3, #1
 8006bea:	2300      	movne	r3, #0
 8006bec:	b2db      	uxtb	r3, r3
 8006bee:	461a      	mov	r2, r3
 8006bf0:	79fb      	ldrb	r3, [r7, #7]
 8006bf2:	429a      	cmp	r2, r3
 8006bf4:	d0df      	beq.n	8006bb6 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8006bf6:	2300      	movs	r3, #0
}
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	3710      	adds	r7, #16
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	bd80      	pop	{r7, pc}

08006c00 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8006c00:	b480      	push	{r7}
 8006c02:	b085      	sub	sp, #20
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c0c:	095b      	lsrs	r3, r3, #5
 8006c0e:	3301      	adds	r3, #1
 8006c10:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	68db      	ldr	r3, [r3, #12]
 8006c16:	3301      	adds	r3, #1
 8006c18:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8006c1a:	68bb      	ldr	r3, [r7, #8]
 8006c1c:	3307      	adds	r3, #7
 8006c1e:	08db      	lsrs	r3, r3, #3
 8006c20:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8006c22:	68bb      	ldr	r3, [r7, #8]
 8006c24:	68fa      	ldr	r2, [r7, #12]
 8006c26:	fb02 f303 	mul.w	r3, r2, r3
}
 8006c2a:	4618      	mov	r0, r3
 8006c2c:	3714      	adds	r7, #20
 8006c2e:	46bd      	mov	sp, r7
 8006c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c34:	4770      	bx	lr

08006c36 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006c36:	b580      	push	{r7, lr}
 8006c38:	b082      	sub	sp, #8
 8006c3a:	af00      	add	r7, sp, #0
 8006c3c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d101      	bne.n	8006c48 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006c44:	2301      	movs	r3, #1
 8006c46:	e049      	b.n	8006cdc <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c4e:	b2db      	uxtb	r3, r3
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d106      	bne.n	8006c62 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2200      	movs	r2, #0
 8006c58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006c5c:	6878      	ldr	r0, [r7, #4]
 8006c5e:	f7fb fc61 	bl	8002524 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	2202      	movs	r2, #2
 8006c66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681a      	ldr	r2, [r3, #0]
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	3304      	adds	r3, #4
 8006c72:	4619      	mov	r1, r3
 8006c74:	4610      	mov	r0, r2
 8006c76:	f000 fad5 	bl	8007224 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	2201      	movs	r2, #1
 8006c7e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	2201      	movs	r2, #1
 8006c86:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	2201      	movs	r2, #1
 8006c8e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	2201      	movs	r2, #1
 8006c96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	2201      	movs	r2, #1
 8006c9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	2201      	movs	r2, #1
 8006ca6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	2201      	movs	r2, #1
 8006cae:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2201      	movs	r2, #1
 8006cb6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	2201      	movs	r2, #1
 8006cbe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	2201      	movs	r2, #1
 8006cc6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	2201      	movs	r2, #1
 8006cce:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	2201      	movs	r2, #1
 8006cd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006cda:	2300      	movs	r3, #0
}
 8006cdc:	4618      	mov	r0, r3
 8006cde:	3708      	adds	r7, #8
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	bd80      	pop	{r7, pc}

08006ce4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006ce4:	b480      	push	{r7}
 8006ce6:	b085      	sub	sp, #20
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006cf2:	b2db      	uxtb	r3, r3
 8006cf4:	2b01      	cmp	r3, #1
 8006cf6:	d001      	beq.n	8006cfc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006cf8:	2301      	movs	r3, #1
 8006cfa:	e054      	b.n	8006da6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2202      	movs	r2, #2
 8006d00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	68da      	ldr	r2, [r3, #12]
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	f042 0201 	orr.w	r2, r2, #1
 8006d12:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	4a26      	ldr	r2, [pc, #152]	@ (8006db4 <HAL_TIM_Base_Start_IT+0xd0>)
 8006d1a:	4293      	cmp	r3, r2
 8006d1c:	d022      	beq.n	8006d64 <HAL_TIM_Base_Start_IT+0x80>
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d26:	d01d      	beq.n	8006d64 <HAL_TIM_Base_Start_IT+0x80>
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	4a22      	ldr	r2, [pc, #136]	@ (8006db8 <HAL_TIM_Base_Start_IT+0xd4>)
 8006d2e:	4293      	cmp	r3, r2
 8006d30:	d018      	beq.n	8006d64 <HAL_TIM_Base_Start_IT+0x80>
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	4a21      	ldr	r2, [pc, #132]	@ (8006dbc <HAL_TIM_Base_Start_IT+0xd8>)
 8006d38:	4293      	cmp	r3, r2
 8006d3a:	d013      	beq.n	8006d64 <HAL_TIM_Base_Start_IT+0x80>
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	4a1f      	ldr	r2, [pc, #124]	@ (8006dc0 <HAL_TIM_Base_Start_IT+0xdc>)
 8006d42:	4293      	cmp	r3, r2
 8006d44:	d00e      	beq.n	8006d64 <HAL_TIM_Base_Start_IT+0x80>
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	4a1e      	ldr	r2, [pc, #120]	@ (8006dc4 <HAL_TIM_Base_Start_IT+0xe0>)
 8006d4c:	4293      	cmp	r3, r2
 8006d4e:	d009      	beq.n	8006d64 <HAL_TIM_Base_Start_IT+0x80>
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	4a1c      	ldr	r2, [pc, #112]	@ (8006dc8 <HAL_TIM_Base_Start_IT+0xe4>)
 8006d56:	4293      	cmp	r3, r2
 8006d58:	d004      	beq.n	8006d64 <HAL_TIM_Base_Start_IT+0x80>
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	4a1b      	ldr	r2, [pc, #108]	@ (8006dcc <HAL_TIM_Base_Start_IT+0xe8>)
 8006d60:	4293      	cmp	r3, r2
 8006d62:	d115      	bne.n	8006d90 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	689a      	ldr	r2, [r3, #8]
 8006d6a:	4b19      	ldr	r3, [pc, #100]	@ (8006dd0 <HAL_TIM_Base_Start_IT+0xec>)
 8006d6c:	4013      	ands	r3, r2
 8006d6e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	2b06      	cmp	r3, #6
 8006d74:	d015      	beq.n	8006da2 <HAL_TIM_Base_Start_IT+0xbe>
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006d7c:	d011      	beq.n	8006da2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	681a      	ldr	r2, [r3, #0]
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	f042 0201 	orr.w	r2, r2, #1
 8006d8c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d8e:	e008      	b.n	8006da2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	681a      	ldr	r2, [r3, #0]
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	f042 0201 	orr.w	r2, r2, #1
 8006d9e:	601a      	str	r2, [r3, #0]
 8006da0:	e000      	b.n	8006da4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006da2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006da4:	2300      	movs	r3, #0
}
 8006da6:	4618      	mov	r0, r3
 8006da8:	3714      	adds	r7, #20
 8006daa:	46bd      	mov	sp, r7
 8006dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db0:	4770      	bx	lr
 8006db2:	bf00      	nop
 8006db4:	40010000 	.word	0x40010000
 8006db8:	40000400 	.word	0x40000400
 8006dbc:	40000800 	.word	0x40000800
 8006dc0:	40000c00 	.word	0x40000c00
 8006dc4:	40010400 	.word	0x40010400
 8006dc8:	40001800 	.word	0x40001800
 8006dcc:	40014000 	.word	0x40014000
 8006dd0:	00010007 	.word	0x00010007

08006dd4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006dd4:	b580      	push	{r7, lr}
 8006dd6:	b084      	sub	sp, #16
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	68db      	ldr	r3, [r3, #12]
 8006de2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	691b      	ldr	r3, [r3, #16]
 8006dea:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006dec:	68bb      	ldr	r3, [r7, #8]
 8006dee:	f003 0302 	and.w	r3, r3, #2
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d020      	beq.n	8006e38 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	f003 0302 	and.w	r3, r3, #2
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d01b      	beq.n	8006e38 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	f06f 0202 	mvn.w	r2, #2
 8006e08:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	2201      	movs	r2, #1
 8006e0e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	699b      	ldr	r3, [r3, #24]
 8006e16:	f003 0303 	and.w	r3, r3, #3
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d003      	beq.n	8006e26 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006e1e:	6878      	ldr	r0, [r7, #4]
 8006e20:	f000 f9e2 	bl	80071e8 <HAL_TIM_IC_CaptureCallback>
 8006e24:	e005      	b.n	8006e32 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e26:	6878      	ldr	r0, [r7, #4]
 8006e28:	f000 f9d4 	bl	80071d4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e2c:	6878      	ldr	r0, [r7, #4]
 8006e2e:	f000 f9e5 	bl	80071fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	2200      	movs	r2, #0
 8006e36:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006e38:	68bb      	ldr	r3, [r7, #8]
 8006e3a:	f003 0304 	and.w	r3, r3, #4
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d020      	beq.n	8006e84 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	f003 0304 	and.w	r3, r3, #4
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d01b      	beq.n	8006e84 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	f06f 0204 	mvn.w	r2, #4
 8006e54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	2202      	movs	r2, #2
 8006e5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	699b      	ldr	r3, [r3, #24]
 8006e62:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d003      	beq.n	8006e72 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006e6a:	6878      	ldr	r0, [r7, #4]
 8006e6c:	f000 f9bc 	bl	80071e8 <HAL_TIM_IC_CaptureCallback>
 8006e70:	e005      	b.n	8006e7e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e72:	6878      	ldr	r0, [r7, #4]
 8006e74:	f000 f9ae 	bl	80071d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e78:	6878      	ldr	r0, [r7, #4]
 8006e7a:	f000 f9bf 	bl	80071fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	2200      	movs	r2, #0
 8006e82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006e84:	68bb      	ldr	r3, [r7, #8]
 8006e86:	f003 0308 	and.w	r3, r3, #8
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d020      	beq.n	8006ed0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	f003 0308 	and.w	r3, r3, #8
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d01b      	beq.n	8006ed0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	f06f 0208 	mvn.w	r2, #8
 8006ea0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	2204      	movs	r2, #4
 8006ea6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	69db      	ldr	r3, [r3, #28]
 8006eae:	f003 0303 	and.w	r3, r3, #3
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d003      	beq.n	8006ebe <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006eb6:	6878      	ldr	r0, [r7, #4]
 8006eb8:	f000 f996 	bl	80071e8 <HAL_TIM_IC_CaptureCallback>
 8006ebc:	e005      	b.n	8006eca <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ebe:	6878      	ldr	r0, [r7, #4]
 8006ec0:	f000 f988 	bl	80071d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ec4:	6878      	ldr	r0, [r7, #4]
 8006ec6:	f000 f999 	bl	80071fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	2200      	movs	r2, #0
 8006ece:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006ed0:	68bb      	ldr	r3, [r7, #8]
 8006ed2:	f003 0310 	and.w	r3, r3, #16
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d020      	beq.n	8006f1c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	f003 0310 	and.w	r3, r3, #16
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d01b      	beq.n	8006f1c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	f06f 0210 	mvn.w	r2, #16
 8006eec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	2208      	movs	r2, #8
 8006ef2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	69db      	ldr	r3, [r3, #28]
 8006efa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d003      	beq.n	8006f0a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f02:	6878      	ldr	r0, [r7, #4]
 8006f04:	f000 f970 	bl	80071e8 <HAL_TIM_IC_CaptureCallback>
 8006f08:	e005      	b.n	8006f16 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f0a:	6878      	ldr	r0, [r7, #4]
 8006f0c:	f000 f962 	bl	80071d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f10:	6878      	ldr	r0, [r7, #4]
 8006f12:	f000 f973 	bl	80071fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	2200      	movs	r2, #0
 8006f1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006f1c:	68bb      	ldr	r3, [r7, #8]
 8006f1e:	f003 0301 	and.w	r3, r3, #1
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d00c      	beq.n	8006f40 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	f003 0301 	and.w	r3, r3, #1
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d007      	beq.n	8006f40 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f06f 0201 	mvn.w	r2, #1
 8006f38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006f3a:	6878      	ldr	r0, [r7, #4]
 8006f3c:	f7fb f9b0 	bl	80022a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006f40:	68bb      	ldr	r3, [r7, #8]
 8006f42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d104      	bne.n	8006f54 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006f4a:	68bb      	ldr	r3, [r7, #8]
 8006f4c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d00c      	beq.n	8006f6e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d007      	beq.n	8006f6e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006f66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006f68:	6878      	ldr	r0, [r7, #4]
 8006f6a:	f000 fb31 	bl	80075d0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006f6e:	68bb      	ldr	r3, [r7, #8]
 8006f70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d00c      	beq.n	8006f92 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d007      	beq.n	8006f92 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006f8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006f8c:	6878      	ldr	r0, [r7, #4]
 8006f8e:	f000 fb29 	bl	80075e4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006f92:	68bb      	ldr	r3, [r7, #8]
 8006f94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d00c      	beq.n	8006fb6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d007      	beq.n	8006fb6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006fae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006fb0:	6878      	ldr	r0, [r7, #4]
 8006fb2:	f000 f92d 	bl	8007210 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006fb6:	68bb      	ldr	r3, [r7, #8]
 8006fb8:	f003 0320 	and.w	r3, r3, #32
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d00c      	beq.n	8006fda <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	f003 0320 	and.w	r3, r3, #32
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d007      	beq.n	8006fda <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	f06f 0220 	mvn.w	r2, #32
 8006fd2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006fd4:	6878      	ldr	r0, [r7, #4]
 8006fd6:	f000 faf1 	bl	80075bc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006fda:	bf00      	nop
 8006fdc:	3710      	adds	r7, #16
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	bd80      	pop	{r7, pc}
	...

08006fe4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006fe4:	b580      	push	{r7, lr}
 8006fe6:	b084      	sub	sp, #16
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
 8006fec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006fee:	2300      	movs	r3, #0
 8006ff0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006ff8:	2b01      	cmp	r3, #1
 8006ffa:	d101      	bne.n	8007000 <HAL_TIM_ConfigClockSource+0x1c>
 8006ffc:	2302      	movs	r3, #2
 8006ffe:	e0dc      	b.n	80071ba <HAL_TIM_ConfigClockSource+0x1d6>
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2201      	movs	r2, #1
 8007004:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2202      	movs	r2, #2
 800700c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	689b      	ldr	r3, [r3, #8]
 8007016:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007018:	68ba      	ldr	r2, [r7, #8]
 800701a:	4b6a      	ldr	r3, [pc, #424]	@ (80071c4 <HAL_TIM_ConfigClockSource+0x1e0>)
 800701c:	4013      	ands	r3, r2
 800701e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007020:	68bb      	ldr	r3, [r7, #8]
 8007022:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007026:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	68ba      	ldr	r2, [r7, #8]
 800702e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007030:	683b      	ldr	r3, [r7, #0]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	4a64      	ldr	r2, [pc, #400]	@ (80071c8 <HAL_TIM_ConfigClockSource+0x1e4>)
 8007036:	4293      	cmp	r3, r2
 8007038:	f000 80a9 	beq.w	800718e <HAL_TIM_ConfigClockSource+0x1aa>
 800703c:	4a62      	ldr	r2, [pc, #392]	@ (80071c8 <HAL_TIM_ConfigClockSource+0x1e4>)
 800703e:	4293      	cmp	r3, r2
 8007040:	f200 80ae 	bhi.w	80071a0 <HAL_TIM_ConfigClockSource+0x1bc>
 8007044:	4a61      	ldr	r2, [pc, #388]	@ (80071cc <HAL_TIM_ConfigClockSource+0x1e8>)
 8007046:	4293      	cmp	r3, r2
 8007048:	f000 80a1 	beq.w	800718e <HAL_TIM_ConfigClockSource+0x1aa>
 800704c:	4a5f      	ldr	r2, [pc, #380]	@ (80071cc <HAL_TIM_ConfigClockSource+0x1e8>)
 800704e:	4293      	cmp	r3, r2
 8007050:	f200 80a6 	bhi.w	80071a0 <HAL_TIM_ConfigClockSource+0x1bc>
 8007054:	4a5e      	ldr	r2, [pc, #376]	@ (80071d0 <HAL_TIM_ConfigClockSource+0x1ec>)
 8007056:	4293      	cmp	r3, r2
 8007058:	f000 8099 	beq.w	800718e <HAL_TIM_ConfigClockSource+0x1aa>
 800705c:	4a5c      	ldr	r2, [pc, #368]	@ (80071d0 <HAL_TIM_ConfigClockSource+0x1ec>)
 800705e:	4293      	cmp	r3, r2
 8007060:	f200 809e 	bhi.w	80071a0 <HAL_TIM_ConfigClockSource+0x1bc>
 8007064:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8007068:	f000 8091 	beq.w	800718e <HAL_TIM_ConfigClockSource+0x1aa>
 800706c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8007070:	f200 8096 	bhi.w	80071a0 <HAL_TIM_ConfigClockSource+0x1bc>
 8007074:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007078:	f000 8089 	beq.w	800718e <HAL_TIM_ConfigClockSource+0x1aa>
 800707c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007080:	f200 808e 	bhi.w	80071a0 <HAL_TIM_ConfigClockSource+0x1bc>
 8007084:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007088:	d03e      	beq.n	8007108 <HAL_TIM_ConfigClockSource+0x124>
 800708a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800708e:	f200 8087 	bhi.w	80071a0 <HAL_TIM_ConfigClockSource+0x1bc>
 8007092:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007096:	f000 8086 	beq.w	80071a6 <HAL_TIM_ConfigClockSource+0x1c2>
 800709a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800709e:	d87f      	bhi.n	80071a0 <HAL_TIM_ConfigClockSource+0x1bc>
 80070a0:	2b70      	cmp	r3, #112	@ 0x70
 80070a2:	d01a      	beq.n	80070da <HAL_TIM_ConfigClockSource+0xf6>
 80070a4:	2b70      	cmp	r3, #112	@ 0x70
 80070a6:	d87b      	bhi.n	80071a0 <HAL_TIM_ConfigClockSource+0x1bc>
 80070a8:	2b60      	cmp	r3, #96	@ 0x60
 80070aa:	d050      	beq.n	800714e <HAL_TIM_ConfigClockSource+0x16a>
 80070ac:	2b60      	cmp	r3, #96	@ 0x60
 80070ae:	d877      	bhi.n	80071a0 <HAL_TIM_ConfigClockSource+0x1bc>
 80070b0:	2b50      	cmp	r3, #80	@ 0x50
 80070b2:	d03c      	beq.n	800712e <HAL_TIM_ConfigClockSource+0x14a>
 80070b4:	2b50      	cmp	r3, #80	@ 0x50
 80070b6:	d873      	bhi.n	80071a0 <HAL_TIM_ConfigClockSource+0x1bc>
 80070b8:	2b40      	cmp	r3, #64	@ 0x40
 80070ba:	d058      	beq.n	800716e <HAL_TIM_ConfigClockSource+0x18a>
 80070bc:	2b40      	cmp	r3, #64	@ 0x40
 80070be:	d86f      	bhi.n	80071a0 <HAL_TIM_ConfigClockSource+0x1bc>
 80070c0:	2b30      	cmp	r3, #48	@ 0x30
 80070c2:	d064      	beq.n	800718e <HAL_TIM_ConfigClockSource+0x1aa>
 80070c4:	2b30      	cmp	r3, #48	@ 0x30
 80070c6:	d86b      	bhi.n	80071a0 <HAL_TIM_ConfigClockSource+0x1bc>
 80070c8:	2b20      	cmp	r3, #32
 80070ca:	d060      	beq.n	800718e <HAL_TIM_ConfigClockSource+0x1aa>
 80070cc:	2b20      	cmp	r3, #32
 80070ce:	d867      	bhi.n	80071a0 <HAL_TIM_ConfigClockSource+0x1bc>
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d05c      	beq.n	800718e <HAL_TIM_ConfigClockSource+0x1aa>
 80070d4:	2b10      	cmp	r3, #16
 80070d6:	d05a      	beq.n	800718e <HAL_TIM_ConfigClockSource+0x1aa>
 80070d8:	e062      	b.n	80071a0 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80070de:	683b      	ldr	r3, [r7, #0]
 80070e0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80070e2:	683b      	ldr	r3, [r7, #0]
 80070e4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80070e6:	683b      	ldr	r3, [r7, #0]
 80070e8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80070ea:	f000 f9b9 	bl	8007460 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	689b      	ldr	r3, [r3, #8]
 80070f4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80070f6:	68bb      	ldr	r3, [r7, #8]
 80070f8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80070fc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	68ba      	ldr	r2, [r7, #8]
 8007104:	609a      	str	r2, [r3, #8]
      break;
 8007106:	e04f      	b.n	80071a8 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800710c:	683b      	ldr	r3, [r7, #0]
 800710e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007110:	683b      	ldr	r3, [r7, #0]
 8007112:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007114:	683b      	ldr	r3, [r7, #0]
 8007116:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007118:	f000 f9a2 	bl	8007460 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	689a      	ldr	r2, [r3, #8]
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800712a:	609a      	str	r2, [r3, #8]
      break;
 800712c:	e03c      	b.n	80071a8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007132:	683b      	ldr	r3, [r7, #0]
 8007134:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007136:	683b      	ldr	r3, [r7, #0]
 8007138:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800713a:	461a      	mov	r2, r3
 800713c:	f000 f912 	bl	8007364 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	2150      	movs	r1, #80	@ 0x50
 8007146:	4618      	mov	r0, r3
 8007148:	f000 f96c 	bl	8007424 <TIM_ITRx_SetConfig>
      break;
 800714c:	e02c      	b.n	80071a8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007152:	683b      	ldr	r3, [r7, #0]
 8007154:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007156:	683b      	ldr	r3, [r7, #0]
 8007158:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800715a:	461a      	mov	r2, r3
 800715c:	f000 f931 	bl	80073c2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	2160      	movs	r1, #96	@ 0x60
 8007166:	4618      	mov	r0, r3
 8007168:	f000 f95c 	bl	8007424 <TIM_ITRx_SetConfig>
      break;
 800716c:	e01c      	b.n	80071a8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007172:	683b      	ldr	r3, [r7, #0]
 8007174:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007176:	683b      	ldr	r3, [r7, #0]
 8007178:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800717a:	461a      	mov	r2, r3
 800717c:	f000 f8f2 	bl	8007364 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	2140      	movs	r1, #64	@ 0x40
 8007186:	4618      	mov	r0, r3
 8007188:	f000 f94c 	bl	8007424 <TIM_ITRx_SetConfig>
      break;
 800718c:	e00c      	b.n	80071a8 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681a      	ldr	r2, [r3, #0]
 8007192:	683b      	ldr	r3, [r7, #0]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	4619      	mov	r1, r3
 8007198:	4610      	mov	r0, r2
 800719a:	f000 f943 	bl	8007424 <TIM_ITRx_SetConfig>
      break;
 800719e:	e003      	b.n	80071a8 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 80071a0:	2301      	movs	r3, #1
 80071a2:	73fb      	strb	r3, [r7, #15]
      break;
 80071a4:	e000      	b.n	80071a8 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 80071a6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	2201      	movs	r2, #1
 80071ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2200      	movs	r2, #0
 80071b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80071b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80071ba:	4618      	mov	r0, r3
 80071bc:	3710      	adds	r7, #16
 80071be:	46bd      	mov	sp, r7
 80071c0:	bd80      	pop	{r7, pc}
 80071c2:	bf00      	nop
 80071c4:	ffceff88 	.word	0xffceff88
 80071c8:	00100040 	.word	0x00100040
 80071cc:	00100030 	.word	0x00100030
 80071d0:	00100020 	.word	0x00100020

080071d4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80071d4:	b480      	push	{r7}
 80071d6:	b083      	sub	sp, #12
 80071d8:	af00      	add	r7, sp, #0
 80071da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80071dc:	bf00      	nop
 80071de:	370c      	adds	r7, #12
 80071e0:	46bd      	mov	sp, r7
 80071e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e6:	4770      	bx	lr

080071e8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80071e8:	b480      	push	{r7}
 80071ea:	b083      	sub	sp, #12
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80071f0:	bf00      	nop
 80071f2:	370c      	adds	r7, #12
 80071f4:	46bd      	mov	sp, r7
 80071f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071fa:	4770      	bx	lr

080071fc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80071fc:	b480      	push	{r7}
 80071fe:	b083      	sub	sp, #12
 8007200:	af00      	add	r7, sp, #0
 8007202:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007204:	bf00      	nop
 8007206:	370c      	adds	r7, #12
 8007208:	46bd      	mov	sp, r7
 800720a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800720e:	4770      	bx	lr

08007210 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007210:	b480      	push	{r7}
 8007212:	b083      	sub	sp, #12
 8007214:	af00      	add	r7, sp, #0
 8007216:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007218:	bf00      	nop
 800721a:	370c      	adds	r7, #12
 800721c:	46bd      	mov	sp, r7
 800721e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007222:	4770      	bx	lr

08007224 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007224:	b480      	push	{r7}
 8007226:	b085      	sub	sp, #20
 8007228:	af00      	add	r7, sp, #0
 800722a:	6078      	str	r0, [r7, #4]
 800722c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	4a43      	ldr	r2, [pc, #268]	@ (8007344 <TIM_Base_SetConfig+0x120>)
 8007238:	4293      	cmp	r3, r2
 800723a:	d013      	beq.n	8007264 <TIM_Base_SetConfig+0x40>
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007242:	d00f      	beq.n	8007264 <TIM_Base_SetConfig+0x40>
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	4a40      	ldr	r2, [pc, #256]	@ (8007348 <TIM_Base_SetConfig+0x124>)
 8007248:	4293      	cmp	r3, r2
 800724a:	d00b      	beq.n	8007264 <TIM_Base_SetConfig+0x40>
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	4a3f      	ldr	r2, [pc, #252]	@ (800734c <TIM_Base_SetConfig+0x128>)
 8007250:	4293      	cmp	r3, r2
 8007252:	d007      	beq.n	8007264 <TIM_Base_SetConfig+0x40>
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	4a3e      	ldr	r2, [pc, #248]	@ (8007350 <TIM_Base_SetConfig+0x12c>)
 8007258:	4293      	cmp	r3, r2
 800725a:	d003      	beq.n	8007264 <TIM_Base_SetConfig+0x40>
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	4a3d      	ldr	r2, [pc, #244]	@ (8007354 <TIM_Base_SetConfig+0x130>)
 8007260:	4293      	cmp	r3, r2
 8007262:	d108      	bne.n	8007276 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800726a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800726c:	683b      	ldr	r3, [r7, #0]
 800726e:	685b      	ldr	r3, [r3, #4]
 8007270:	68fa      	ldr	r2, [r7, #12]
 8007272:	4313      	orrs	r3, r2
 8007274:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	4a32      	ldr	r2, [pc, #200]	@ (8007344 <TIM_Base_SetConfig+0x120>)
 800727a:	4293      	cmp	r3, r2
 800727c:	d01f      	beq.n	80072be <TIM_Base_SetConfig+0x9a>
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007284:	d01b      	beq.n	80072be <TIM_Base_SetConfig+0x9a>
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	4a2f      	ldr	r2, [pc, #188]	@ (8007348 <TIM_Base_SetConfig+0x124>)
 800728a:	4293      	cmp	r3, r2
 800728c:	d017      	beq.n	80072be <TIM_Base_SetConfig+0x9a>
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	4a2e      	ldr	r2, [pc, #184]	@ (800734c <TIM_Base_SetConfig+0x128>)
 8007292:	4293      	cmp	r3, r2
 8007294:	d013      	beq.n	80072be <TIM_Base_SetConfig+0x9a>
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	4a2d      	ldr	r2, [pc, #180]	@ (8007350 <TIM_Base_SetConfig+0x12c>)
 800729a:	4293      	cmp	r3, r2
 800729c:	d00f      	beq.n	80072be <TIM_Base_SetConfig+0x9a>
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	4a2c      	ldr	r2, [pc, #176]	@ (8007354 <TIM_Base_SetConfig+0x130>)
 80072a2:	4293      	cmp	r3, r2
 80072a4:	d00b      	beq.n	80072be <TIM_Base_SetConfig+0x9a>
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	4a2b      	ldr	r2, [pc, #172]	@ (8007358 <TIM_Base_SetConfig+0x134>)
 80072aa:	4293      	cmp	r3, r2
 80072ac:	d007      	beq.n	80072be <TIM_Base_SetConfig+0x9a>
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	4a2a      	ldr	r2, [pc, #168]	@ (800735c <TIM_Base_SetConfig+0x138>)
 80072b2:	4293      	cmp	r3, r2
 80072b4:	d003      	beq.n	80072be <TIM_Base_SetConfig+0x9a>
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	4a29      	ldr	r2, [pc, #164]	@ (8007360 <TIM_Base_SetConfig+0x13c>)
 80072ba:	4293      	cmp	r3, r2
 80072bc:	d108      	bne.n	80072d0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80072c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80072c6:	683b      	ldr	r3, [r7, #0]
 80072c8:	68db      	ldr	r3, [r3, #12]
 80072ca:	68fa      	ldr	r2, [r7, #12]
 80072cc:	4313      	orrs	r3, r2
 80072ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80072d6:	683b      	ldr	r3, [r7, #0]
 80072d8:	695b      	ldr	r3, [r3, #20]
 80072da:	4313      	orrs	r3, r2
 80072dc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80072de:	683b      	ldr	r3, [r7, #0]
 80072e0:	689a      	ldr	r2, [r3, #8]
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80072e6:	683b      	ldr	r3, [r7, #0]
 80072e8:	681a      	ldr	r2, [r3, #0]
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	4a14      	ldr	r2, [pc, #80]	@ (8007344 <TIM_Base_SetConfig+0x120>)
 80072f2:	4293      	cmp	r3, r2
 80072f4:	d00f      	beq.n	8007316 <TIM_Base_SetConfig+0xf2>
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	4a16      	ldr	r2, [pc, #88]	@ (8007354 <TIM_Base_SetConfig+0x130>)
 80072fa:	4293      	cmp	r3, r2
 80072fc:	d00b      	beq.n	8007316 <TIM_Base_SetConfig+0xf2>
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	4a15      	ldr	r2, [pc, #84]	@ (8007358 <TIM_Base_SetConfig+0x134>)
 8007302:	4293      	cmp	r3, r2
 8007304:	d007      	beq.n	8007316 <TIM_Base_SetConfig+0xf2>
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	4a14      	ldr	r2, [pc, #80]	@ (800735c <TIM_Base_SetConfig+0x138>)
 800730a:	4293      	cmp	r3, r2
 800730c:	d003      	beq.n	8007316 <TIM_Base_SetConfig+0xf2>
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	4a13      	ldr	r2, [pc, #76]	@ (8007360 <TIM_Base_SetConfig+0x13c>)
 8007312:	4293      	cmp	r3, r2
 8007314:	d103      	bne.n	800731e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007316:	683b      	ldr	r3, [r7, #0]
 8007318:	691a      	ldr	r2, [r3, #16]
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	f043 0204 	orr.w	r2, r3, #4
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	2201      	movs	r2, #1
 800732e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	68fa      	ldr	r2, [r7, #12]
 8007334:	601a      	str	r2, [r3, #0]
}
 8007336:	bf00      	nop
 8007338:	3714      	adds	r7, #20
 800733a:	46bd      	mov	sp, r7
 800733c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007340:	4770      	bx	lr
 8007342:	bf00      	nop
 8007344:	40010000 	.word	0x40010000
 8007348:	40000400 	.word	0x40000400
 800734c:	40000800 	.word	0x40000800
 8007350:	40000c00 	.word	0x40000c00
 8007354:	40010400 	.word	0x40010400
 8007358:	40014000 	.word	0x40014000
 800735c:	40014400 	.word	0x40014400
 8007360:	40014800 	.word	0x40014800

08007364 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007364:	b480      	push	{r7}
 8007366:	b087      	sub	sp, #28
 8007368:	af00      	add	r7, sp, #0
 800736a:	60f8      	str	r0, [r7, #12]
 800736c:	60b9      	str	r1, [r7, #8]
 800736e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	6a1b      	ldr	r3, [r3, #32]
 8007374:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	6a1b      	ldr	r3, [r3, #32]
 800737a:	f023 0201 	bic.w	r2, r3, #1
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	699b      	ldr	r3, [r3, #24]
 8007386:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007388:	693b      	ldr	r3, [r7, #16]
 800738a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800738e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	011b      	lsls	r3, r3, #4
 8007394:	693a      	ldr	r2, [r7, #16]
 8007396:	4313      	orrs	r3, r2
 8007398:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800739a:	697b      	ldr	r3, [r7, #20]
 800739c:	f023 030a 	bic.w	r3, r3, #10
 80073a0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80073a2:	697a      	ldr	r2, [r7, #20]
 80073a4:	68bb      	ldr	r3, [r7, #8]
 80073a6:	4313      	orrs	r3, r2
 80073a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	693a      	ldr	r2, [r7, #16]
 80073ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	697a      	ldr	r2, [r7, #20]
 80073b4:	621a      	str	r2, [r3, #32]
}
 80073b6:	bf00      	nop
 80073b8:	371c      	adds	r7, #28
 80073ba:	46bd      	mov	sp, r7
 80073bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c0:	4770      	bx	lr

080073c2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80073c2:	b480      	push	{r7}
 80073c4:	b087      	sub	sp, #28
 80073c6:	af00      	add	r7, sp, #0
 80073c8:	60f8      	str	r0, [r7, #12]
 80073ca:	60b9      	str	r1, [r7, #8]
 80073cc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	6a1b      	ldr	r3, [r3, #32]
 80073d2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	6a1b      	ldr	r3, [r3, #32]
 80073d8:	f023 0210 	bic.w	r2, r3, #16
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	699b      	ldr	r3, [r3, #24]
 80073e4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80073e6:	693b      	ldr	r3, [r7, #16]
 80073e8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80073ec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	031b      	lsls	r3, r3, #12
 80073f2:	693a      	ldr	r2, [r7, #16]
 80073f4:	4313      	orrs	r3, r2
 80073f6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80073f8:	697b      	ldr	r3, [r7, #20]
 80073fa:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80073fe:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007400:	68bb      	ldr	r3, [r7, #8]
 8007402:	011b      	lsls	r3, r3, #4
 8007404:	697a      	ldr	r2, [r7, #20]
 8007406:	4313      	orrs	r3, r2
 8007408:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	693a      	ldr	r2, [r7, #16]
 800740e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	697a      	ldr	r2, [r7, #20]
 8007414:	621a      	str	r2, [r3, #32]
}
 8007416:	bf00      	nop
 8007418:	371c      	adds	r7, #28
 800741a:	46bd      	mov	sp, r7
 800741c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007420:	4770      	bx	lr
	...

08007424 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007424:	b480      	push	{r7}
 8007426:	b085      	sub	sp, #20
 8007428:	af00      	add	r7, sp, #0
 800742a:	6078      	str	r0, [r7, #4]
 800742c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	689b      	ldr	r3, [r3, #8]
 8007432:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007434:	68fa      	ldr	r2, [r7, #12]
 8007436:	4b09      	ldr	r3, [pc, #36]	@ (800745c <TIM_ITRx_SetConfig+0x38>)
 8007438:	4013      	ands	r3, r2
 800743a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800743c:	683a      	ldr	r2, [r7, #0]
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	4313      	orrs	r3, r2
 8007442:	f043 0307 	orr.w	r3, r3, #7
 8007446:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	68fa      	ldr	r2, [r7, #12]
 800744c:	609a      	str	r2, [r3, #8]
}
 800744e:	bf00      	nop
 8007450:	3714      	adds	r7, #20
 8007452:	46bd      	mov	sp, r7
 8007454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007458:	4770      	bx	lr
 800745a:	bf00      	nop
 800745c:	ffcfff8f 	.word	0xffcfff8f

08007460 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007460:	b480      	push	{r7}
 8007462:	b087      	sub	sp, #28
 8007464:	af00      	add	r7, sp, #0
 8007466:	60f8      	str	r0, [r7, #12]
 8007468:	60b9      	str	r1, [r7, #8]
 800746a:	607a      	str	r2, [r7, #4]
 800746c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	689b      	ldr	r3, [r3, #8]
 8007472:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007474:	697b      	ldr	r3, [r7, #20]
 8007476:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800747a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800747c:	683b      	ldr	r3, [r7, #0]
 800747e:	021a      	lsls	r2, r3, #8
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	431a      	orrs	r2, r3
 8007484:	68bb      	ldr	r3, [r7, #8]
 8007486:	4313      	orrs	r3, r2
 8007488:	697a      	ldr	r2, [r7, #20]
 800748a:	4313      	orrs	r3, r2
 800748c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	697a      	ldr	r2, [r7, #20]
 8007492:	609a      	str	r2, [r3, #8]
}
 8007494:	bf00      	nop
 8007496:	371c      	adds	r7, #28
 8007498:	46bd      	mov	sp, r7
 800749a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800749e:	4770      	bx	lr

080074a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80074a0:	b480      	push	{r7}
 80074a2:	b085      	sub	sp, #20
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
 80074a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80074b0:	2b01      	cmp	r3, #1
 80074b2:	d101      	bne.n	80074b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80074b4:	2302      	movs	r3, #2
 80074b6:	e06d      	b.n	8007594 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2201      	movs	r2, #1
 80074bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2202      	movs	r2, #2
 80074c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	685b      	ldr	r3, [r3, #4]
 80074ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	689b      	ldr	r3, [r3, #8]
 80074d6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	4a30      	ldr	r2, [pc, #192]	@ (80075a0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80074de:	4293      	cmp	r3, r2
 80074e0:	d004      	beq.n	80074ec <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	4a2f      	ldr	r2, [pc, #188]	@ (80075a4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80074e8:	4293      	cmp	r3, r2
 80074ea:	d108      	bne.n	80074fe <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80074f2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80074f4:	683b      	ldr	r3, [r7, #0]
 80074f6:	685b      	ldr	r3, [r3, #4]
 80074f8:	68fa      	ldr	r2, [r7, #12]
 80074fa:	4313      	orrs	r3, r2
 80074fc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007504:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007506:	683b      	ldr	r3, [r7, #0]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	68fa      	ldr	r2, [r7, #12]
 800750c:	4313      	orrs	r3, r2
 800750e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	68fa      	ldr	r2, [r7, #12]
 8007516:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	4a20      	ldr	r2, [pc, #128]	@ (80075a0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800751e:	4293      	cmp	r3, r2
 8007520:	d022      	beq.n	8007568 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800752a:	d01d      	beq.n	8007568 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	4a1d      	ldr	r2, [pc, #116]	@ (80075a8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007532:	4293      	cmp	r3, r2
 8007534:	d018      	beq.n	8007568 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	4a1c      	ldr	r2, [pc, #112]	@ (80075ac <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800753c:	4293      	cmp	r3, r2
 800753e:	d013      	beq.n	8007568 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	4a1a      	ldr	r2, [pc, #104]	@ (80075b0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007546:	4293      	cmp	r3, r2
 8007548:	d00e      	beq.n	8007568 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	4a15      	ldr	r2, [pc, #84]	@ (80075a4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007550:	4293      	cmp	r3, r2
 8007552:	d009      	beq.n	8007568 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	4a16      	ldr	r2, [pc, #88]	@ (80075b4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800755a:	4293      	cmp	r3, r2
 800755c:	d004      	beq.n	8007568 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	4a15      	ldr	r2, [pc, #84]	@ (80075b8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007564:	4293      	cmp	r3, r2
 8007566:	d10c      	bne.n	8007582 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007568:	68bb      	ldr	r3, [r7, #8]
 800756a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800756e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007570:	683b      	ldr	r3, [r7, #0]
 8007572:	689b      	ldr	r3, [r3, #8]
 8007574:	68ba      	ldr	r2, [r7, #8]
 8007576:	4313      	orrs	r3, r2
 8007578:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	68ba      	ldr	r2, [r7, #8]
 8007580:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	2201      	movs	r2, #1
 8007586:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	2200      	movs	r2, #0
 800758e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007592:	2300      	movs	r3, #0
}
 8007594:	4618      	mov	r0, r3
 8007596:	3714      	adds	r7, #20
 8007598:	46bd      	mov	sp, r7
 800759a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800759e:	4770      	bx	lr
 80075a0:	40010000 	.word	0x40010000
 80075a4:	40010400 	.word	0x40010400
 80075a8:	40000400 	.word	0x40000400
 80075ac:	40000800 	.word	0x40000800
 80075b0:	40000c00 	.word	0x40000c00
 80075b4:	40001800 	.word	0x40001800
 80075b8:	40014000 	.word	0x40014000

080075bc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80075bc:	b480      	push	{r7}
 80075be:	b083      	sub	sp, #12
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80075c4:	bf00      	nop
 80075c6:	370c      	adds	r7, #12
 80075c8:	46bd      	mov	sp, r7
 80075ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ce:	4770      	bx	lr

080075d0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80075d0:	b480      	push	{r7}
 80075d2:	b083      	sub	sp, #12
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80075d8:	bf00      	nop
 80075da:	370c      	adds	r7, #12
 80075dc:	46bd      	mov	sp, r7
 80075de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e2:	4770      	bx	lr

080075e4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80075e4:	b480      	push	{r7}
 80075e6:	b083      	sub	sp, #12
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80075ec:	bf00      	nop
 80075ee:	370c      	adds	r7, #12
 80075f0:	46bd      	mov	sp, r7
 80075f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f6:	4770      	bx	lr

080075f8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80075f8:	b580      	push	{r7, lr}
 80075fa:	b082      	sub	sp, #8
 80075fc:	af00      	add	r7, sp, #0
 80075fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	2b00      	cmp	r3, #0
 8007604:	d101      	bne.n	800760a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007606:	2301      	movs	r3, #1
 8007608:	e042      	b.n	8007690 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007610:	2b00      	cmp	r3, #0
 8007612:	d106      	bne.n	8007622 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2200      	movs	r2, #0
 8007618:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800761c:	6878      	ldr	r0, [r7, #4]
 800761e:	f7fa ffa7 	bl	8002570 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	2224      	movs	r2, #36	@ 0x24
 8007626:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	681a      	ldr	r2, [r3, #0]
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	f022 0201 	bic.w	r2, r2, #1
 8007638:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800763e:	2b00      	cmp	r3, #0
 8007640:	d002      	beq.n	8007648 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007642:	6878      	ldr	r0, [r7, #4]
 8007644:	f000 fe1e 	bl	8008284 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007648:	6878      	ldr	r0, [r7, #4]
 800764a:	f000 f8b3 	bl	80077b4 <UART_SetConfig>
 800764e:	4603      	mov	r3, r0
 8007650:	2b01      	cmp	r3, #1
 8007652:	d101      	bne.n	8007658 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007654:	2301      	movs	r3, #1
 8007656:	e01b      	b.n	8007690 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	685a      	ldr	r2, [r3, #4]
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007666:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	689a      	ldr	r2, [r3, #8]
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007676:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	681a      	ldr	r2, [r3, #0]
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	f042 0201 	orr.w	r2, r2, #1
 8007686:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007688:	6878      	ldr	r0, [r7, #4]
 800768a:	f000 fe9d 	bl	80083c8 <UART_CheckIdleState>
 800768e:	4603      	mov	r3, r0
}
 8007690:	4618      	mov	r0, r3
 8007692:	3708      	adds	r7, #8
 8007694:	46bd      	mov	sp, r7
 8007696:	bd80      	pop	{r7, pc}

08007698 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007698:	b580      	push	{r7, lr}
 800769a:	b08a      	sub	sp, #40	@ 0x28
 800769c:	af02      	add	r7, sp, #8
 800769e:	60f8      	str	r0, [r7, #12]
 80076a0:	60b9      	str	r1, [r7, #8]
 80076a2:	603b      	str	r3, [r7, #0]
 80076a4:	4613      	mov	r3, r2
 80076a6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076ae:	2b20      	cmp	r3, #32
 80076b0:	d17b      	bne.n	80077aa <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80076b2:	68bb      	ldr	r3, [r7, #8]
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d002      	beq.n	80076be <HAL_UART_Transmit+0x26>
 80076b8:	88fb      	ldrh	r3, [r7, #6]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d101      	bne.n	80076c2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80076be:	2301      	movs	r3, #1
 80076c0:	e074      	b.n	80077ac <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	2200      	movs	r2, #0
 80076c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	2221      	movs	r2, #33	@ 0x21
 80076ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80076d2:	f7fb fa57 	bl	8002b84 <HAL_GetTick>
 80076d6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	88fa      	ldrh	r2, [r7, #6]
 80076dc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	88fa      	ldrh	r2, [r7, #6]
 80076e4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	689b      	ldr	r3, [r3, #8]
 80076ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80076f0:	d108      	bne.n	8007704 <HAL_UART_Transmit+0x6c>
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	691b      	ldr	r3, [r3, #16]
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d104      	bne.n	8007704 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80076fa:	2300      	movs	r3, #0
 80076fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80076fe:	68bb      	ldr	r3, [r7, #8]
 8007700:	61bb      	str	r3, [r7, #24]
 8007702:	e003      	b.n	800770c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007704:	68bb      	ldr	r3, [r7, #8]
 8007706:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007708:	2300      	movs	r3, #0
 800770a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800770c:	e030      	b.n	8007770 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800770e:	683b      	ldr	r3, [r7, #0]
 8007710:	9300      	str	r3, [sp, #0]
 8007712:	697b      	ldr	r3, [r7, #20]
 8007714:	2200      	movs	r2, #0
 8007716:	2180      	movs	r1, #128	@ 0x80
 8007718:	68f8      	ldr	r0, [r7, #12]
 800771a:	f000 feff 	bl	800851c <UART_WaitOnFlagUntilTimeout>
 800771e:	4603      	mov	r3, r0
 8007720:	2b00      	cmp	r3, #0
 8007722:	d005      	beq.n	8007730 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	2220      	movs	r2, #32
 8007728:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800772c:	2303      	movs	r3, #3
 800772e:	e03d      	b.n	80077ac <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8007730:	69fb      	ldr	r3, [r7, #28]
 8007732:	2b00      	cmp	r3, #0
 8007734:	d10b      	bne.n	800774e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007736:	69bb      	ldr	r3, [r7, #24]
 8007738:	881b      	ldrh	r3, [r3, #0]
 800773a:	461a      	mov	r2, r3
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007744:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007746:	69bb      	ldr	r3, [r7, #24]
 8007748:	3302      	adds	r3, #2
 800774a:	61bb      	str	r3, [r7, #24]
 800774c:	e007      	b.n	800775e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800774e:	69fb      	ldr	r3, [r7, #28]
 8007750:	781a      	ldrb	r2, [r3, #0]
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007758:	69fb      	ldr	r3, [r7, #28]
 800775a:	3301      	adds	r3, #1
 800775c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007764:	b29b      	uxth	r3, r3
 8007766:	3b01      	subs	r3, #1
 8007768:	b29a      	uxth	r2, r3
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007776:	b29b      	uxth	r3, r3
 8007778:	2b00      	cmp	r3, #0
 800777a:	d1c8      	bne.n	800770e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800777c:	683b      	ldr	r3, [r7, #0]
 800777e:	9300      	str	r3, [sp, #0]
 8007780:	697b      	ldr	r3, [r7, #20]
 8007782:	2200      	movs	r2, #0
 8007784:	2140      	movs	r1, #64	@ 0x40
 8007786:	68f8      	ldr	r0, [r7, #12]
 8007788:	f000 fec8 	bl	800851c <UART_WaitOnFlagUntilTimeout>
 800778c:	4603      	mov	r3, r0
 800778e:	2b00      	cmp	r3, #0
 8007790:	d005      	beq.n	800779e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	2220      	movs	r2, #32
 8007796:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800779a:	2303      	movs	r3, #3
 800779c:	e006      	b.n	80077ac <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	2220      	movs	r2, #32
 80077a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80077a6:	2300      	movs	r3, #0
 80077a8:	e000      	b.n	80077ac <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80077aa:	2302      	movs	r3, #2
  }
}
 80077ac:	4618      	mov	r0, r3
 80077ae:	3720      	adds	r7, #32
 80077b0:	46bd      	mov	sp, r7
 80077b2:	bd80      	pop	{r7, pc}

080077b4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80077b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80077b8:	b092      	sub	sp, #72	@ 0x48
 80077ba:	af00      	add	r7, sp, #0
 80077bc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80077be:	2300      	movs	r3, #0
 80077c0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80077c4:	697b      	ldr	r3, [r7, #20]
 80077c6:	689a      	ldr	r2, [r3, #8]
 80077c8:	697b      	ldr	r3, [r7, #20]
 80077ca:	691b      	ldr	r3, [r3, #16]
 80077cc:	431a      	orrs	r2, r3
 80077ce:	697b      	ldr	r3, [r7, #20]
 80077d0:	695b      	ldr	r3, [r3, #20]
 80077d2:	431a      	orrs	r2, r3
 80077d4:	697b      	ldr	r3, [r7, #20]
 80077d6:	69db      	ldr	r3, [r3, #28]
 80077d8:	4313      	orrs	r3, r2
 80077da:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80077dc:	697b      	ldr	r3, [r7, #20]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	681a      	ldr	r2, [r3, #0]
 80077e2:	4bbe      	ldr	r3, [pc, #760]	@ (8007adc <UART_SetConfig+0x328>)
 80077e4:	4013      	ands	r3, r2
 80077e6:	697a      	ldr	r2, [r7, #20]
 80077e8:	6812      	ldr	r2, [r2, #0]
 80077ea:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80077ec:	430b      	orrs	r3, r1
 80077ee:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80077f0:	697b      	ldr	r3, [r7, #20]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	685b      	ldr	r3, [r3, #4]
 80077f6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80077fa:	697b      	ldr	r3, [r7, #20]
 80077fc:	68da      	ldr	r2, [r3, #12]
 80077fe:	697b      	ldr	r3, [r7, #20]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	430a      	orrs	r2, r1
 8007804:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007806:	697b      	ldr	r3, [r7, #20]
 8007808:	699b      	ldr	r3, [r3, #24]
 800780a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800780c:	697b      	ldr	r3, [r7, #20]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	4ab3      	ldr	r2, [pc, #716]	@ (8007ae0 <UART_SetConfig+0x32c>)
 8007812:	4293      	cmp	r3, r2
 8007814:	d004      	beq.n	8007820 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007816:	697b      	ldr	r3, [r7, #20]
 8007818:	6a1b      	ldr	r3, [r3, #32]
 800781a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800781c:	4313      	orrs	r3, r2
 800781e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007820:	697b      	ldr	r3, [r7, #20]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	689a      	ldr	r2, [r3, #8]
 8007826:	4baf      	ldr	r3, [pc, #700]	@ (8007ae4 <UART_SetConfig+0x330>)
 8007828:	4013      	ands	r3, r2
 800782a:	697a      	ldr	r2, [r7, #20]
 800782c:	6812      	ldr	r2, [r2, #0]
 800782e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007830:	430b      	orrs	r3, r1
 8007832:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007834:	697b      	ldr	r3, [r7, #20]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800783a:	f023 010f 	bic.w	r1, r3, #15
 800783e:	697b      	ldr	r3, [r7, #20]
 8007840:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007842:	697b      	ldr	r3, [r7, #20]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	430a      	orrs	r2, r1
 8007848:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800784a:	697b      	ldr	r3, [r7, #20]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	4aa6      	ldr	r2, [pc, #664]	@ (8007ae8 <UART_SetConfig+0x334>)
 8007850:	4293      	cmp	r3, r2
 8007852:	d177      	bne.n	8007944 <UART_SetConfig+0x190>
 8007854:	4ba5      	ldr	r3, [pc, #660]	@ (8007aec <UART_SetConfig+0x338>)
 8007856:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007858:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800785c:	2b28      	cmp	r3, #40	@ 0x28
 800785e:	d86d      	bhi.n	800793c <UART_SetConfig+0x188>
 8007860:	a201      	add	r2, pc, #4	@ (adr r2, 8007868 <UART_SetConfig+0xb4>)
 8007862:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007866:	bf00      	nop
 8007868:	0800790d 	.word	0x0800790d
 800786c:	0800793d 	.word	0x0800793d
 8007870:	0800793d 	.word	0x0800793d
 8007874:	0800793d 	.word	0x0800793d
 8007878:	0800793d 	.word	0x0800793d
 800787c:	0800793d 	.word	0x0800793d
 8007880:	0800793d 	.word	0x0800793d
 8007884:	0800793d 	.word	0x0800793d
 8007888:	08007915 	.word	0x08007915
 800788c:	0800793d 	.word	0x0800793d
 8007890:	0800793d 	.word	0x0800793d
 8007894:	0800793d 	.word	0x0800793d
 8007898:	0800793d 	.word	0x0800793d
 800789c:	0800793d 	.word	0x0800793d
 80078a0:	0800793d 	.word	0x0800793d
 80078a4:	0800793d 	.word	0x0800793d
 80078a8:	0800791d 	.word	0x0800791d
 80078ac:	0800793d 	.word	0x0800793d
 80078b0:	0800793d 	.word	0x0800793d
 80078b4:	0800793d 	.word	0x0800793d
 80078b8:	0800793d 	.word	0x0800793d
 80078bc:	0800793d 	.word	0x0800793d
 80078c0:	0800793d 	.word	0x0800793d
 80078c4:	0800793d 	.word	0x0800793d
 80078c8:	08007925 	.word	0x08007925
 80078cc:	0800793d 	.word	0x0800793d
 80078d0:	0800793d 	.word	0x0800793d
 80078d4:	0800793d 	.word	0x0800793d
 80078d8:	0800793d 	.word	0x0800793d
 80078dc:	0800793d 	.word	0x0800793d
 80078e0:	0800793d 	.word	0x0800793d
 80078e4:	0800793d 	.word	0x0800793d
 80078e8:	0800792d 	.word	0x0800792d
 80078ec:	0800793d 	.word	0x0800793d
 80078f0:	0800793d 	.word	0x0800793d
 80078f4:	0800793d 	.word	0x0800793d
 80078f8:	0800793d 	.word	0x0800793d
 80078fc:	0800793d 	.word	0x0800793d
 8007900:	0800793d 	.word	0x0800793d
 8007904:	0800793d 	.word	0x0800793d
 8007908:	08007935 	.word	0x08007935
 800790c:	2301      	movs	r3, #1
 800790e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007912:	e222      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007914:	2304      	movs	r3, #4
 8007916:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800791a:	e21e      	b.n	8007d5a <UART_SetConfig+0x5a6>
 800791c:	2308      	movs	r3, #8
 800791e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007922:	e21a      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007924:	2310      	movs	r3, #16
 8007926:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800792a:	e216      	b.n	8007d5a <UART_SetConfig+0x5a6>
 800792c:	2320      	movs	r3, #32
 800792e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007932:	e212      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007934:	2340      	movs	r3, #64	@ 0x40
 8007936:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800793a:	e20e      	b.n	8007d5a <UART_SetConfig+0x5a6>
 800793c:	2380      	movs	r3, #128	@ 0x80
 800793e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007942:	e20a      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007944:	697b      	ldr	r3, [r7, #20]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	4a69      	ldr	r2, [pc, #420]	@ (8007af0 <UART_SetConfig+0x33c>)
 800794a:	4293      	cmp	r3, r2
 800794c:	d130      	bne.n	80079b0 <UART_SetConfig+0x1fc>
 800794e:	4b67      	ldr	r3, [pc, #412]	@ (8007aec <UART_SetConfig+0x338>)
 8007950:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007952:	f003 0307 	and.w	r3, r3, #7
 8007956:	2b05      	cmp	r3, #5
 8007958:	d826      	bhi.n	80079a8 <UART_SetConfig+0x1f4>
 800795a:	a201      	add	r2, pc, #4	@ (adr r2, 8007960 <UART_SetConfig+0x1ac>)
 800795c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007960:	08007979 	.word	0x08007979
 8007964:	08007981 	.word	0x08007981
 8007968:	08007989 	.word	0x08007989
 800796c:	08007991 	.word	0x08007991
 8007970:	08007999 	.word	0x08007999
 8007974:	080079a1 	.word	0x080079a1
 8007978:	2300      	movs	r3, #0
 800797a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800797e:	e1ec      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007980:	2304      	movs	r3, #4
 8007982:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007986:	e1e8      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007988:	2308      	movs	r3, #8
 800798a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800798e:	e1e4      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007990:	2310      	movs	r3, #16
 8007992:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007996:	e1e0      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007998:	2320      	movs	r3, #32
 800799a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800799e:	e1dc      	b.n	8007d5a <UART_SetConfig+0x5a6>
 80079a0:	2340      	movs	r3, #64	@ 0x40
 80079a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80079a6:	e1d8      	b.n	8007d5a <UART_SetConfig+0x5a6>
 80079a8:	2380      	movs	r3, #128	@ 0x80
 80079aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80079ae:	e1d4      	b.n	8007d5a <UART_SetConfig+0x5a6>
 80079b0:	697b      	ldr	r3, [r7, #20]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	4a4f      	ldr	r2, [pc, #316]	@ (8007af4 <UART_SetConfig+0x340>)
 80079b6:	4293      	cmp	r3, r2
 80079b8:	d130      	bne.n	8007a1c <UART_SetConfig+0x268>
 80079ba:	4b4c      	ldr	r3, [pc, #304]	@ (8007aec <UART_SetConfig+0x338>)
 80079bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079be:	f003 0307 	and.w	r3, r3, #7
 80079c2:	2b05      	cmp	r3, #5
 80079c4:	d826      	bhi.n	8007a14 <UART_SetConfig+0x260>
 80079c6:	a201      	add	r2, pc, #4	@ (adr r2, 80079cc <UART_SetConfig+0x218>)
 80079c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079cc:	080079e5 	.word	0x080079e5
 80079d0:	080079ed 	.word	0x080079ed
 80079d4:	080079f5 	.word	0x080079f5
 80079d8:	080079fd 	.word	0x080079fd
 80079dc:	08007a05 	.word	0x08007a05
 80079e0:	08007a0d 	.word	0x08007a0d
 80079e4:	2300      	movs	r3, #0
 80079e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80079ea:	e1b6      	b.n	8007d5a <UART_SetConfig+0x5a6>
 80079ec:	2304      	movs	r3, #4
 80079ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80079f2:	e1b2      	b.n	8007d5a <UART_SetConfig+0x5a6>
 80079f4:	2308      	movs	r3, #8
 80079f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80079fa:	e1ae      	b.n	8007d5a <UART_SetConfig+0x5a6>
 80079fc:	2310      	movs	r3, #16
 80079fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a02:	e1aa      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007a04:	2320      	movs	r3, #32
 8007a06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a0a:	e1a6      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007a0c:	2340      	movs	r3, #64	@ 0x40
 8007a0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a12:	e1a2      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007a14:	2380      	movs	r3, #128	@ 0x80
 8007a16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a1a:	e19e      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007a1c:	697b      	ldr	r3, [r7, #20]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	4a35      	ldr	r2, [pc, #212]	@ (8007af8 <UART_SetConfig+0x344>)
 8007a22:	4293      	cmp	r3, r2
 8007a24:	d130      	bne.n	8007a88 <UART_SetConfig+0x2d4>
 8007a26:	4b31      	ldr	r3, [pc, #196]	@ (8007aec <UART_SetConfig+0x338>)
 8007a28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a2a:	f003 0307 	and.w	r3, r3, #7
 8007a2e:	2b05      	cmp	r3, #5
 8007a30:	d826      	bhi.n	8007a80 <UART_SetConfig+0x2cc>
 8007a32:	a201      	add	r2, pc, #4	@ (adr r2, 8007a38 <UART_SetConfig+0x284>)
 8007a34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a38:	08007a51 	.word	0x08007a51
 8007a3c:	08007a59 	.word	0x08007a59
 8007a40:	08007a61 	.word	0x08007a61
 8007a44:	08007a69 	.word	0x08007a69
 8007a48:	08007a71 	.word	0x08007a71
 8007a4c:	08007a79 	.word	0x08007a79
 8007a50:	2300      	movs	r3, #0
 8007a52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a56:	e180      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007a58:	2304      	movs	r3, #4
 8007a5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a5e:	e17c      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007a60:	2308      	movs	r3, #8
 8007a62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a66:	e178      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007a68:	2310      	movs	r3, #16
 8007a6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a6e:	e174      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007a70:	2320      	movs	r3, #32
 8007a72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a76:	e170      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007a78:	2340      	movs	r3, #64	@ 0x40
 8007a7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a7e:	e16c      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007a80:	2380      	movs	r3, #128	@ 0x80
 8007a82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a86:	e168      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007a88:	697b      	ldr	r3, [r7, #20]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	4a1b      	ldr	r2, [pc, #108]	@ (8007afc <UART_SetConfig+0x348>)
 8007a8e:	4293      	cmp	r3, r2
 8007a90:	d142      	bne.n	8007b18 <UART_SetConfig+0x364>
 8007a92:	4b16      	ldr	r3, [pc, #88]	@ (8007aec <UART_SetConfig+0x338>)
 8007a94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a96:	f003 0307 	and.w	r3, r3, #7
 8007a9a:	2b05      	cmp	r3, #5
 8007a9c:	d838      	bhi.n	8007b10 <UART_SetConfig+0x35c>
 8007a9e:	a201      	add	r2, pc, #4	@ (adr r2, 8007aa4 <UART_SetConfig+0x2f0>)
 8007aa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007aa4:	08007abd 	.word	0x08007abd
 8007aa8:	08007ac5 	.word	0x08007ac5
 8007aac:	08007acd 	.word	0x08007acd
 8007ab0:	08007ad5 	.word	0x08007ad5
 8007ab4:	08007b01 	.word	0x08007b01
 8007ab8:	08007b09 	.word	0x08007b09
 8007abc:	2300      	movs	r3, #0
 8007abe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ac2:	e14a      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007ac4:	2304      	movs	r3, #4
 8007ac6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007aca:	e146      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007acc:	2308      	movs	r3, #8
 8007ace:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ad2:	e142      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007ad4:	2310      	movs	r3, #16
 8007ad6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ada:	e13e      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007adc:	cfff69f3 	.word	0xcfff69f3
 8007ae0:	58000c00 	.word	0x58000c00
 8007ae4:	11fff4ff 	.word	0x11fff4ff
 8007ae8:	40011000 	.word	0x40011000
 8007aec:	58024400 	.word	0x58024400
 8007af0:	40004400 	.word	0x40004400
 8007af4:	40004800 	.word	0x40004800
 8007af8:	40004c00 	.word	0x40004c00
 8007afc:	40005000 	.word	0x40005000
 8007b00:	2320      	movs	r3, #32
 8007b02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b06:	e128      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007b08:	2340      	movs	r3, #64	@ 0x40
 8007b0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b0e:	e124      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007b10:	2380      	movs	r3, #128	@ 0x80
 8007b12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b16:	e120      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007b18:	697b      	ldr	r3, [r7, #20]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	4acb      	ldr	r2, [pc, #812]	@ (8007e4c <UART_SetConfig+0x698>)
 8007b1e:	4293      	cmp	r3, r2
 8007b20:	d176      	bne.n	8007c10 <UART_SetConfig+0x45c>
 8007b22:	4bcb      	ldr	r3, [pc, #812]	@ (8007e50 <UART_SetConfig+0x69c>)
 8007b24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b26:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007b2a:	2b28      	cmp	r3, #40	@ 0x28
 8007b2c:	d86c      	bhi.n	8007c08 <UART_SetConfig+0x454>
 8007b2e:	a201      	add	r2, pc, #4	@ (adr r2, 8007b34 <UART_SetConfig+0x380>)
 8007b30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b34:	08007bd9 	.word	0x08007bd9
 8007b38:	08007c09 	.word	0x08007c09
 8007b3c:	08007c09 	.word	0x08007c09
 8007b40:	08007c09 	.word	0x08007c09
 8007b44:	08007c09 	.word	0x08007c09
 8007b48:	08007c09 	.word	0x08007c09
 8007b4c:	08007c09 	.word	0x08007c09
 8007b50:	08007c09 	.word	0x08007c09
 8007b54:	08007be1 	.word	0x08007be1
 8007b58:	08007c09 	.word	0x08007c09
 8007b5c:	08007c09 	.word	0x08007c09
 8007b60:	08007c09 	.word	0x08007c09
 8007b64:	08007c09 	.word	0x08007c09
 8007b68:	08007c09 	.word	0x08007c09
 8007b6c:	08007c09 	.word	0x08007c09
 8007b70:	08007c09 	.word	0x08007c09
 8007b74:	08007be9 	.word	0x08007be9
 8007b78:	08007c09 	.word	0x08007c09
 8007b7c:	08007c09 	.word	0x08007c09
 8007b80:	08007c09 	.word	0x08007c09
 8007b84:	08007c09 	.word	0x08007c09
 8007b88:	08007c09 	.word	0x08007c09
 8007b8c:	08007c09 	.word	0x08007c09
 8007b90:	08007c09 	.word	0x08007c09
 8007b94:	08007bf1 	.word	0x08007bf1
 8007b98:	08007c09 	.word	0x08007c09
 8007b9c:	08007c09 	.word	0x08007c09
 8007ba0:	08007c09 	.word	0x08007c09
 8007ba4:	08007c09 	.word	0x08007c09
 8007ba8:	08007c09 	.word	0x08007c09
 8007bac:	08007c09 	.word	0x08007c09
 8007bb0:	08007c09 	.word	0x08007c09
 8007bb4:	08007bf9 	.word	0x08007bf9
 8007bb8:	08007c09 	.word	0x08007c09
 8007bbc:	08007c09 	.word	0x08007c09
 8007bc0:	08007c09 	.word	0x08007c09
 8007bc4:	08007c09 	.word	0x08007c09
 8007bc8:	08007c09 	.word	0x08007c09
 8007bcc:	08007c09 	.word	0x08007c09
 8007bd0:	08007c09 	.word	0x08007c09
 8007bd4:	08007c01 	.word	0x08007c01
 8007bd8:	2301      	movs	r3, #1
 8007bda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007bde:	e0bc      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007be0:	2304      	movs	r3, #4
 8007be2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007be6:	e0b8      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007be8:	2308      	movs	r3, #8
 8007bea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007bee:	e0b4      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007bf0:	2310      	movs	r3, #16
 8007bf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007bf6:	e0b0      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007bf8:	2320      	movs	r3, #32
 8007bfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007bfe:	e0ac      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007c00:	2340      	movs	r3, #64	@ 0x40
 8007c02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c06:	e0a8      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007c08:	2380      	movs	r3, #128	@ 0x80
 8007c0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c0e:	e0a4      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007c10:	697b      	ldr	r3, [r7, #20]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	4a8f      	ldr	r2, [pc, #572]	@ (8007e54 <UART_SetConfig+0x6a0>)
 8007c16:	4293      	cmp	r3, r2
 8007c18:	d130      	bne.n	8007c7c <UART_SetConfig+0x4c8>
 8007c1a:	4b8d      	ldr	r3, [pc, #564]	@ (8007e50 <UART_SetConfig+0x69c>)
 8007c1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c1e:	f003 0307 	and.w	r3, r3, #7
 8007c22:	2b05      	cmp	r3, #5
 8007c24:	d826      	bhi.n	8007c74 <UART_SetConfig+0x4c0>
 8007c26:	a201      	add	r2, pc, #4	@ (adr r2, 8007c2c <UART_SetConfig+0x478>)
 8007c28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c2c:	08007c45 	.word	0x08007c45
 8007c30:	08007c4d 	.word	0x08007c4d
 8007c34:	08007c55 	.word	0x08007c55
 8007c38:	08007c5d 	.word	0x08007c5d
 8007c3c:	08007c65 	.word	0x08007c65
 8007c40:	08007c6d 	.word	0x08007c6d
 8007c44:	2300      	movs	r3, #0
 8007c46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c4a:	e086      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007c4c:	2304      	movs	r3, #4
 8007c4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c52:	e082      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007c54:	2308      	movs	r3, #8
 8007c56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c5a:	e07e      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007c5c:	2310      	movs	r3, #16
 8007c5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c62:	e07a      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007c64:	2320      	movs	r3, #32
 8007c66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c6a:	e076      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007c6c:	2340      	movs	r3, #64	@ 0x40
 8007c6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c72:	e072      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007c74:	2380      	movs	r3, #128	@ 0x80
 8007c76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c7a:	e06e      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007c7c:	697b      	ldr	r3, [r7, #20]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	4a75      	ldr	r2, [pc, #468]	@ (8007e58 <UART_SetConfig+0x6a4>)
 8007c82:	4293      	cmp	r3, r2
 8007c84:	d130      	bne.n	8007ce8 <UART_SetConfig+0x534>
 8007c86:	4b72      	ldr	r3, [pc, #456]	@ (8007e50 <UART_SetConfig+0x69c>)
 8007c88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c8a:	f003 0307 	and.w	r3, r3, #7
 8007c8e:	2b05      	cmp	r3, #5
 8007c90:	d826      	bhi.n	8007ce0 <UART_SetConfig+0x52c>
 8007c92:	a201      	add	r2, pc, #4	@ (adr r2, 8007c98 <UART_SetConfig+0x4e4>)
 8007c94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c98:	08007cb1 	.word	0x08007cb1
 8007c9c:	08007cb9 	.word	0x08007cb9
 8007ca0:	08007cc1 	.word	0x08007cc1
 8007ca4:	08007cc9 	.word	0x08007cc9
 8007ca8:	08007cd1 	.word	0x08007cd1
 8007cac:	08007cd9 	.word	0x08007cd9
 8007cb0:	2300      	movs	r3, #0
 8007cb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cb6:	e050      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007cb8:	2304      	movs	r3, #4
 8007cba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cbe:	e04c      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007cc0:	2308      	movs	r3, #8
 8007cc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cc6:	e048      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007cc8:	2310      	movs	r3, #16
 8007cca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cce:	e044      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007cd0:	2320      	movs	r3, #32
 8007cd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cd6:	e040      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007cd8:	2340      	movs	r3, #64	@ 0x40
 8007cda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cde:	e03c      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007ce0:	2380      	movs	r3, #128	@ 0x80
 8007ce2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ce6:	e038      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007ce8:	697b      	ldr	r3, [r7, #20]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	4a5b      	ldr	r2, [pc, #364]	@ (8007e5c <UART_SetConfig+0x6a8>)
 8007cee:	4293      	cmp	r3, r2
 8007cf0:	d130      	bne.n	8007d54 <UART_SetConfig+0x5a0>
 8007cf2:	4b57      	ldr	r3, [pc, #348]	@ (8007e50 <UART_SetConfig+0x69c>)
 8007cf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007cf6:	f003 0307 	and.w	r3, r3, #7
 8007cfa:	2b05      	cmp	r3, #5
 8007cfc:	d826      	bhi.n	8007d4c <UART_SetConfig+0x598>
 8007cfe:	a201      	add	r2, pc, #4	@ (adr r2, 8007d04 <UART_SetConfig+0x550>)
 8007d00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d04:	08007d1d 	.word	0x08007d1d
 8007d08:	08007d25 	.word	0x08007d25
 8007d0c:	08007d2d 	.word	0x08007d2d
 8007d10:	08007d35 	.word	0x08007d35
 8007d14:	08007d3d 	.word	0x08007d3d
 8007d18:	08007d45 	.word	0x08007d45
 8007d1c:	2302      	movs	r3, #2
 8007d1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d22:	e01a      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007d24:	2304      	movs	r3, #4
 8007d26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d2a:	e016      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007d2c:	2308      	movs	r3, #8
 8007d2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d32:	e012      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007d34:	2310      	movs	r3, #16
 8007d36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d3a:	e00e      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007d3c:	2320      	movs	r3, #32
 8007d3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d42:	e00a      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007d44:	2340      	movs	r3, #64	@ 0x40
 8007d46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d4a:	e006      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007d4c:	2380      	movs	r3, #128	@ 0x80
 8007d4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d52:	e002      	b.n	8007d5a <UART_SetConfig+0x5a6>
 8007d54:	2380      	movs	r3, #128	@ 0x80
 8007d56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007d5a:	697b      	ldr	r3, [r7, #20]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	4a3f      	ldr	r2, [pc, #252]	@ (8007e5c <UART_SetConfig+0x6a8>)
 8007d60:	4293      	cmp	r3, r2
 8007d62:	f040 80f8 	bne.w	8007f56 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007d66:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007d6a:	2b20      	cmp	r3, #32
 8007d6c:	dc46      	bgt.n	8007dfc <UART_SetConfig+0x648>
 8007d6e:	2b02      	cmp	r3, #2
 8007d70:	f2c0 8082 	blt.w	8007e78 <UART_SetConfig+0x6c4>
 8007d74:	3b02      	subs	r3, #2
 8007d76:	2b1e      	cmp	r3, #30
 8007d78:	d87e      	bhi.n	8007e78 <UART_SetConfig+0x6c4>
 8007d7a:	a201      	add	r2, pc, #4	@ (adr r2, 8007d80 <UART_SetConfig+0x5cc>)
 8007d7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d80:	08007e03 	.word	0x08007e03
 8007d84:	08007e79 	.word	0x08007e79
 8007d88:	08007e0b 	.word	0x08007e0b
 8007d8c:	08007e79 	.word	0x08007e79
 8007d90:	08007e79 	.word	0x08007e79
 8007d94:	08007e79 	.word	0x08007e79
 8007d98:	08007e1b 	.word	0x08007e1b
 8007d9c:	08007e79 	.word	0x08007e79
 8007da0:	08007e79 	.word	0x08007e79
 8007da4:	08007e79 	.word	0x08007e79
 8007da8:	08007e79 	.word	0x08007e79
 8007dac:	08007e79 	.word	0x08007e79
 8007db0:	08007e79 	.word	0x08007e79
 8007db4:	08007e79 	.word	0x08007e79
 8007db8:	08007e2b 	.word	0x08007e2b
 8007dbc:	08007e79 	.word	0x08007e79
 8007dc0:	08007e79 	.word	0x08007e79
 8007dc4:	08007e79 	.word	0x08007e79
 8007dc8:	08007e79 	.word	0x08007e79
 8007dcc:	08007e79 	.word	0x08007e79
 8007dd0:	08007e79 	.word	0x08007e79
 8007dd4:	08007e79 	.word	0x08007e79
 8007dd8:	08007e79 	.word	0x08007e79
 8007ddc:	08007e79 	.word	0x08007e79
 8007de0:	08007e79 	.word	0x08007e79
 8007de4:	08007e79 	.word	0x08007e79
 8007de8:	08007e79 	.word	0x08007e79
 8007dec:	08007e79 	.word	0x08007e79
 8007df0:	08007e79 	.word	0x08007e79
 8007df4:	08007e79 	.word	0x08007e79
 8007df8:	08007e6b 	.word	0x08007e6b
 8007dfc:	2b40      	cmp	r3, #64	@ 0x40
 8007dfe:	d037      	beq.n	8007e70 <UART_SetConfig+0x6bc>
 8007e00:	e03a      	b.n	8007e78 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8007e02:	f7fd fc89 	bl	8005718 <HAL_RCCEx_GetD3PCLK1Freq>
 8007e06:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007e08:	e03c      	b.n	8007e84 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007e0a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007e0e:	4618      	mov	r0, r3
 8007e10:	f7fd fc98 	bl	8005744 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007e14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e18:	e034      	b.n	8007e84 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007e1a:	f107 0318 	add.w	r3, r7, #24
 8007e1e:	4618      	mov	r0, r3
 8007e20:	f7fd fde4 	bl	80059ec <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007e24:	69fb      	ldr	r3, [r7, #28]
 8007e26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e28:	e02c      	b.n	8007e84 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007e2a:	4b09      	ldr	r3, [pc, #36]	@ (8007e50 <UART_SetConfig+0x69c>)
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	f003 0320 	and.w	r3, r3, #32
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d016      	beq.n	8007e64 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007e36:	4b06      	ldr	r3, [pc, #24]	@ (8007e50 <UART_SetConfig+0x69c>)
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	08db      	lsrs	r3, r3, #3
 8007e3c:	f003 0303 	and.w	r3, r3, #3
 8007e40:	4a07      	ldr	r2, [pc, #28]	@ (8007e60 <UART_SetConfig+0x6ac>)
 8007e42:	fa22 f303 	lsr.w	r3, r2, r3
 8007e46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007e48:	e01c      	b.n	8007e84 <UART_SetConfig+0x6d0>
 8007e4a:	bf00      	nop
 8007e4c:	40011400 	.word	0x40011400
 8007e50:	58024400 	.word	0x58024400
 8007e54:	40007800 	.word	0x40007800
 8007e58:	40007c00 	.word	0x40007c00
 8007e5c:	58000c00 	.word	0x58000c00
 8007e60:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8007e64:	4b9d      	ldr	r3, [pc, #628]	@ (80080dc <UART_SetConfig+0x928>)
 8007e66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e68:	e00c      	b.n	8007e84 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007e6a:	4b9d      	ldr	r3, [pc, #628]	@ (80080e0 <UART_SetConfig+0x92c>)
 8007e6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e6e:	e009      	b.n	8007e84 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007e70:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007e74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e76:	e005      	b.n	8007e84 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8007e78:	2300      	movs	r3, #0
 8007e7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007e7c:	2301      	movs	r3, #1
 8007e7e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007e82:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007e84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	f000 81de 	beq.w	8008248 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007e8c:	697b      	ldr	r3, [r7, #20]
 8007e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e90:	4a94      	ldr	r2, [pc, #592]	@ (80080e4 <UART_SetConfig+0x930>)
 8007e92:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007e96:	461a      	mov	r2, r3
 8007e98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e9a:	fbb3 f3f2 	udiv	r3, r3, r2
 8007e9e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007ea0:	697b      	ldr	r3, [r7, #20]
 8007ea2:	685a      	ldr	r2, [r3, #4]
 8007ea4:	4613      	mov	r3, r2
 8007ea6:	005b      	lsls	r3, r3, #1
 8007ea8:	4413      	add	r3, r2
 8007eaa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007eac:	429a      	cmp	r2, r3
 8007eae:	d305      	bcc.n	8007ebc <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007eb0:	697b      	ldr	r3, [r7, #20]
 8007eb2:	685b      	ldr	r3, [r3, #4]
 8007eb4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007eb6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007eb8:	429a      	cmp	r2, r3
 8007eba:	d903      	bls.n	8007ec4 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8007ebc:	2301      	movs	r3, #1
 8007ebe:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007ec2:	e1c1      	b.n	8008248 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007ec4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ec6:	2200      	movs	r2, #0
 8007ec8:	60bb      	str	r3, [r7, #8]
 8007eca:	60fa      	str	r2, [r7, #12]
 8007ecc:	697b      	ldr	r3, [r7, #20]
 8007ece:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ed0:	4a84      	ldr	r2, [pc, #528]	@ (80080e4 <UART_SetConfig+0x930>)
 8007ed2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007ed6:	b29b      	uxth	r3, r3
 8007ed8:	2200      	movs	r2, #0
 8007eda:	603b      	str	r3, [r7, #0]
 8007edc:	607a      	str	r2, [r7, #4]
 8007ede:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007ee2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007ee6:	f7f8 fc0f 	bl	8000708 <__aeabi_uldivmod>
 8007eea:	4602      	mov	r2, r0
 8007eec:	460b      	mov	r3, r1
 8007eee:	4610      	mov	r0, r2
 8007ef0:	4619      	mov	r1, r3
 8007ef2:	f04f 0200 	mov.w	r2, #0
 8007ef6:	f04f 0300 	mov.w	r3, #0
 8007efa:	020b      	lsls	r3, r1, #8
 8007efc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007f00:	0202      	lsls	r2, r0, #8
 8007f02:	6979      	ldr	r1, [r7, #20]
 8007f04:	6849      	ldr	r1, [r1, #4]
 8007f06:	0849      	lsrs	r1, r1, #1
 8007f08:	2000      	movs	r0, #0
 8007f0a:	460c      	mov	r4, r1
 8007f0c:	4605      	mov	r5, r0
 8007f0e:	eb12 0804 	adds.w	r8, r2, r4
 8007f12:	eb43 0905 	adc.w	r9, r3, r5
 8007f16:	697b      	ldr	r3, [r7, #20]
 8007f18:	685b      	ldr	r3, [r3, #4]
 8007f1a:	2200      	movs	r2, #0
 8007f1c:	469a      	mov	sl, r3
 8007f1e:	4693      	mov	fp, r2
 8007f20:	4652      	mov	r2, sl
 8007f22:	465b      	mov	r3, fp
 8007f24:	4640      	mov	r0, r8
 8007f26:	4649      	mov	r1, r9
 8007f28:	f7f8 fbee 	bl	8000708 <__aeabi_uldivmod>
 8007f2c:	4602      	mov	r2, r0
 8007f2e:	460b      	mov	r3, r1
 8007f30:	4613      	mov	r3, r2
 8007f32:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007f34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f36:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007f3a:	d308      	bcc.n	8007f4e <UART_SetConfig+0x79a>
 8007f3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f3e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007f42:	d204      	bcs.n	8007f4e <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8007f44:	697b      	ldr	r3, [r7, #20]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007f4a:	60da      	str	r2, [r3, #12]
 8007f4c:	e17c      	b.n	8008248 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8007f4e:	2301      	movs	r3, #1
 8007f50:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007f54:	e178      	b.n	8008248 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007f56:	697b      	ldr	r3, [r7, #20]
 8007f58:	69db      	ldr	r3, [r3, #28]
 8007f5a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007f5e:	f040 80c5 	bne.w	80080ec <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8007f62:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007f66:	2b20      	cmp	r3, #32
 8007f68:	dc48      	bgt.n	8007ffc <UART_SetConfig+0x848>
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	db7b      	blt.n	8008066 <UART_SetConfig+0x8b2>
 8007f6e:	2b20      	cmp	r3, #32
 8007f70:	d879      	bhi.n	8008066 <UART_SetConfig+0x8b2>
 8007f72:	a201      	add	r2, pc, #4	@ (adr r2, 8007f78 <UART_SetConfig+0x7c4>)
 8007f74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f78:	08008003 	.word	0x08008003
 8007f7c:	0800800b 	.word	0x0800800b
 8007f80:	08008067 	.word	0x08008067
 8007f84:	08008067 	.word	0x08008067
 8007f88:	08008013 	.word	0x08008013
 8007f8c:	08008067 	.word	0x08008067
 8007f90:	08008067 	.word	0x08008067
 8007f94:	08008067 	.word	0x08008067
 8007f98:	08008023 	.word	0x08008023
 8007f9c:	08008067 	.word	0x08008067
 8007fa0:	08008067 	.word	0x08008067
 8007fa4:	08008067 	.word	0x08008067
 8007fa8:	08008067 	.word	0x08008067
 8007fac:	08008067 	.word	0x08008067
 8007fb0:	08008067 	.word	0x08008067
 8007fb4:	08008067 	.word	0x08008067
 8007fb8:	08008033 	.word	0x08008033
 8007fbc:	08008067 	.word	0x08008067
 8007fc0:	08008067 	.word	0x08008067
 8007fc4:	08008067 	.word	0x08008067
 8007fc8:	08008067 	.word	0x08008067
 8007fcc:	08008067 	.word	0x08008067
 8007fd0:	08008067 	.word	0x08008067
 8007fd4:	08008067 	.word	0x08008067
 8007fd8:	08008067 	.word	0x08008067
 8007fdc:	08008067 	.word	0x08008067
 8007fe0:	08008067 	.word	0x08008067
 8007fe4:	08008067 	.word	0x08008067
 8007fe8:	08008067 	.word	0x08008067
 8007fec:	08008067 	.word	0x08008067
 8007ff0:	08008067 	.word	0x08008067
 8007ff4:	08008067 	.word	0x08008067
 8007ff8:	08008059 	.word	0x08008059
 8007ffc:	2b40      	cmp	r3, #64	@ 0x40
 8007ffe:	d02e      	beq.n	800805e <UART_SetConfig+0x8aa>
 8008000:	e031      	b.n	8008066 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008002:	f7fc f911 	bl	8004228 <HAL_RCC_GetPCLK1Freq>
 8008006:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008008:	e033      	b.n	8008072 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800800a:	f7fc f923 	bl	8004254 <HAL_RCC_GetPCLK2Freq>
 800800e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008010:	e02f      	b.n	8008072 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008012:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008016:	4618      	mov	r0, r3
 8008018:	f7fd fb94 	bl	8005744 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800801c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800801e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008020:	e027      	b.n	8008072 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008022:	f107 0318 	add.w	r3, r7, #24
 8008026:	4618      	mov	r0, r3
 8008028:	f7fd fce0 	bl	80059ec <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800802c:	69fb      	ldr	r3, [r7, #28]
 800802e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008030:	e01f      	b.n	8008072 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008032:	4b2d      	ldr	r3, [pc, #180]	@ (80080e8 <UART_SetConfig+0x934>)
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	f003 0320 	and.w	r3, r3, #32
 800803a:	2b00      	cmp	r3, #0
 800803c:	d009      	beq.n	8008052 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800803e:	4b2a      	ldr	r3, [pc, #168]	@ (80080e8 <UART_SetConfig+0x934>)
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	08db      	lsrs	r3, r3, #3
 8008044:	f003 0303 	and.w	r3, r3, #3
 8008048:	4a24      	ldr	r2, [pc, #144]	@ (80080dc <UART_SetConfig+0x928>)
 800804a:	fa22 f303 	lsr.w	r3, r2, r3
 800804e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008050:	e00f      	b.n	8008072 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8008052:	4b22      	ldr	r3, [pc, #136]	@ (80080dc <UART_SetConfig+0x928>)
 8008054:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008056:	e00c      	b.n	8008072 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008058:	4b21      	ldr	r3, [pc, #132]	@ (80080e0 <UART_SetConfig+0x92c>)
 800805a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800805c:	e009      	b.n	8008072 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800805e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008062:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008064:	e005      	b.n	8008072 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8008066:	2300      	movs	r3, #0
 8008068:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800806a:	2301      	movs	r3, #1
 800806c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008070:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008072:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008074:	2b00      	cmp	r3, #0
 8008076:	f000 80e7 	beq.w	8008248 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800807a:	697b      	ldr	r3, [r7, #20]
 800807c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800807e:	4a19      	ldr	r2, [pc, #100]	@ (80080e4 <UART_SetConfig+0x930>)
 8008080:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008084:	461a      	mov	r2, r3
 8008086:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008088:	fbb3 f3f2 	udiv	r3, r3, r2
 800808c:	005a      	lsls	r2, r3, #1
 800808e:	697b      	ldr	r3, [r7, #20]
 8008090:	685b      	ldr	r3, [r3, #4]
 8008092:	085b      	lsrs	r3, r3, #1
 8008094:	441a      	add	r2, r3
 8008096:	697b      	ldr	r3, [r7, #20]
 8008098:	685b      	ldr	r3, [r3, #4]
 800809a:	fbb2 f3f3 	udiv	r3, r2, r3
 800809e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80080a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080a2:	2b0f      	cmp	r3, #15
 80080a4:	d916      	bls.n	80080d4 <UART_SetConfig+0x920>
 80080a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80080ac:	d212      	bcs.n	80080d4 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80080ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080b0:	b29b      	uxth	r3, r3
 80080b2:	f023 030f 	bic.w	r3, r3, #15
 80080b6:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80080b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080ba:	085b      	lsrs	r3, r3, #1
 80080bc:	b29b      	uxth	r3, r3
 80080be:	f003 0307 	and.w	r3, r3, #7
 80080c2:	b29a      	uxth	r2, r3
 80080c4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80080c6:	4313      	orrs	r3, r2
 80080c8:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80080ca:	697b      	ldr	r3, [r7, #20]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80080d0:	60da      	str	r2, [r3, #12]
 80080d2:	e0b9      	b.n	8008248 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80080d4:	2301      	movs	r3, #1
 80080d6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80080da:	e0b5      	b.n	8008248 <UART_SetConfig+0xa94>
 80080dc:	03d09000 	.word	0x03d09000
 80080e0:	003d0900 	.word	0x003d0900
 80080e4:	0800ced4 	.word	0x0800ced4
 80080e8:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80080ec:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80080f0:	2b20      	cmp	r3, #32
 80080f2:	dc49      	bgt.n	8008188 <UART_SetConfig+0x9d4>
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	db7c      	blt.n	80081f2 <UART_SetConfig+0xa3e>
 80080f8:	2b20      	cmp	r3, #32
 80080fa:	d87a      	bhi.n	80081f2 <UART_SetConfig+0xa3e>
 80080fc:	a201      	add	r2, pc, #4	@ (adr r2, 8008104 <UART_SetConfig+0x950>)
 80080fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008102:	bf00      	nop
 8008104:	0800818f 	.word	0x0800818f
 8008108:	08008197 	.word	0x08008197
 800810c:	080081f3 	.word	0x080081f3
 8008110:	080081f3 	.word	0x080081f3
 8008114:	0800819f 	.word	0x0800819f
 8008118:	080081f3 	.word	0x080081f3
 800811c:	080081f3 	.word	0x080081f3
 8008120:	080081f3 	.word	0x080081f3
 8008124:	080081af 	.word	0x080081af
 8008128:	080081f3 	.word	0x080081f3
 800812c:	080081f3 	.word	0x080081f3
 8008130:	080081f3 	.word	0x080081f3
 8008134:	080081f3 	.word	0x080081f3
 8008138:	080081f3 	.word	0x080081f3
 800813c:	080081f3 	.word	0x080081f3
 8008140:	080081f3 	.word	0x080081f3
 8008144:	080081bf 	.word	0x080081bf
 8008148:	080081f3 	.word	0x080081f3
 800814c:	080081f3 	.word	0x080081f3
 8008150:	080081f3 	.word	0x080081f3
 8008154:	080081f3 	.word	0x080081f3
 8008158:	080081f3 	.word	0x080081f3
 800815c:	080081f3 	.word	0x080081f3
 8008160:	080081f3 	.word	0x080081f3
 8008164:	080081f3 	.word	0x080081f3
 8008168:	080081f3 	.word	0x080081f3
 800816c:	080081f3 	.word	0x080081f3
 8008170:	080081f3 	.word	0x080081f3
 8008174:	080081f3 	.word	0x080081f3
 8008178:	080081f3 	.word	0x080081f3
 800817c:	080081f3 	.word	0x080081f3
 8008180:	080081f3 	.word	0x080081f3
 8008184:	080081e5 	.word	0x080081e5
 8008188:	2b40      	cmp	r3, #64	@ 0x40
 800818a:	d02e      	beq.n	80081ea <UART_SetConfig+0xa36>
 800818c:	e031      	b.n	80081f2 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800818e:	f7fc f84b 	bl	8004228 <HAL_RCC_GetPCLK1Freq>
 8008192:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008194:	e033      	b.n	80081fe <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008196:	f7fc f85d 	bl	8004254 <HAL_RCC_GetPCLK2Freq>
 800819a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800819c:	e02f      	b.n	80081fe <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800819e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80081a2:	4618      	mov	r0, r3
 80081a4:	f7fd face 	bl	8005744 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80081a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80081ac:	e027      	b.n	80081fe <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80081ae:	f107 0318 	add.w	r3, r7, #24
 80081b2:	4618      	mov	r0, r3
 80081b4:	f7fd fc1a 	bl	80059ec <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80081b8:	69fb      	ldr	r3, [r7, #28]
 80081ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80081bc:	e01f      	b.n	80081fe <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80081be:	4b2d      	ldr	r3, [pc, #180]	@ (8008274 <UART_SetConfig+0xac0>)
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	f003 0320 	and.w	r3, r3, #32
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d009      	beq.n	80081de <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80081ca:	4b2a      	ldr	r3, [pc, #168]	@ (8008274 <UART_SetConfig+0xac0>)
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	08db      	lsrs	r3, r3, #3
 80081d0:	f003 0303 	and.w	r3, r3, #3
 80081d4:	4a28      	ldr	r2, [pc, #160]	@ (8008278 <UART_SetConfig+0xac4>)
 80081d6:	fa22 f303 	lsr.w	r3, r2, r3
 80081da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80081dc:	e00f      	b.n	80081fe <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80081de:	4b26      	ldr	r3, [pc, #152]	@ (8008278 <UART_SetConfig+0xac4>)
 80081e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80081e2:	e00c      	b.n	80081fe <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80081e4:	4b25      	ldr	r3, [pc, #148]	@ (800827c <UART_SetConfig+0xac8>)
 80081e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80081e8:	e009      	b.n	80081fe <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80081ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80081ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80081f0:	e005      	b.n	80081fe <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80081f2:	2300      	movs	r3, #0
 80081f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80081f6:	2301      	movs	r3, #1
 80081f8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80081fc:	bf00      	nop
    }

    if (pclk != 0U)
 80081fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008200:	2b00      	cmp	r3, #0
 8008202:	d021      	beq.n	8008248 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008204:	697b      	ldr	r3, [r7, #20]
 8008206:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008208:	4a1d      	ldr	r2, [pc, #116]	@ (8008280 <UART_SetConfig+0xacc>)
 800820a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800820e:	461a      	mov	r2, r3
 8008210:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008212:	fbb3 f2f2 	udiv	r2, r3, r2
 8008216:	697b      	ldr	r3, [r7, #20]
 8008218:	685b      	ldr	r3, [r3, #4]
 800821a:	085b      	lsrs	r3, r3, #1
 800821c:	441a      	add	r2, r3
 800821e:	697b      	ldr	r3, [r7, #20]
 8008220:	685b      	ldr	r3, [r3, #4]
 8008222:	fbb2 f3f3 	udiv	r3, r2, r3
 8008226:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008228:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800822a:	2b0f      	cmp	r3, #15
 800822c:	d909      	bls.n	8008242 <UART_SetConfig+0xa8e>
 800822e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008230:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008234:	d205      	bcs.n	8008242 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008236:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008238:	b29a      	uxth	r2, r3
 800823a:	697b      	ldr	r3, [r7, #20]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	60da      	str	r2, [r3, #12]
 8008240:	e002      	b.n	8008248 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8008242:	2301      	movs	r3, #1
 8008244:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008248:	697b      	ldr	r3, [r7, #20]
 800824a:	2201      	movs	r2, #1
 800824c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008250:	697b      	ldr	r3, [r7, #20]
 8008252:	2201      	movs	r2, #1
 8008254:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008258:	697b      	ldr	r3, [r7, #20]
 800825a:	2200      	movs	r2, #0
 800825c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800825e:	697b      	ldr	r3, [r7, #20]
 8008260:	2200      	movs	r2, #0
 8008262:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008264:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8008268:	4618      	mov	r0, r3
 800826a:	3748      	adds	r7, #72	@ 0x48
 800826c:	46bd      	mov	sp, r7
 800826e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008272:	bf00      	nop
 8008274:	58024400 	.word	0x58024400
 8008278:	03d09000 	.word	0x03d09000
 800827c:	003d0900 	.word	0x003d0900
 8008280:	0800ced4 	.word	0x0800ced4

08008284 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008284:	b480      	push	{r7}
 8008286:	b083      	sub	sp, #12
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008290:	f003 0308 	and.w	r3, r3, #8
 8008294:	2b00      	cmp	r3, #0
 8008296:	d00a      	beq.n	80082ae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	685b      	ldr	r3, [r3, #4]
 800829e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	430a      	orrs	r2, r1
 80082ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082b2:	f003 0301 	and.w	r3, r3, #1
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d00a      	beq.n	80082d0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	685b      	ldr	r3, [r3, #4]
 80082c0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	430a      	orrs	r2, r1
 80082ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082d4:	f003 0302 	and.w	r3, r3, #2
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d00a      	beq.n	80082f2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	685b      	ldr	r3, [r3, #4]
 80082e2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	430a      	orrs	r2, r1
 80082f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082f6:	f003 0304 	and.w	r3, r3, #4
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d00a      	beq.n	8008314 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	685b      	ldr	r3, [r3, #4]
 8008304:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	430a      	orrs	r2, r1
 8008312:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008318:	f003 0310 	and.w	r3, r3, #16
 800831c:	2b00      	cmp	r3, #0
 800831e:	d00a      	beq.n	8008336 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	689b      	ldr	r3, [r3, #8]
 8008326:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	430a      	orrs	r2, r1
 8008334:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800833a:	f003 0320 	and.w	r3, r3, #32
 800833e:	2b00      	cmp	r3, #0
 8008340:	d00a      	beq.n	8008358 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	689b      	ldr	r3, [r3, #8]
 8008348:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	430a      	orrs	r2, r1
 8008356:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800835c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008360:	2b00      	cmp	r3, #0
 8008362:	d01a      	beq.n	800839a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	685b      	ldr	r3, [r3, #4]
 800836a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	430a      	orrs	r2, r1
 8008378:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800837e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008382:	d10a      	bne.n	800839a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	685b      	ldr	r3, [r3, #4]
 800838a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	430a      	orrs	r2, r1
 8008398:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800839e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d00a      	beq.n	80083bc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	685b      	ldr	r3, [r3, #4]
 80083ac:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	430a      	orrs	r2, r1
 80083ba:	605a      	str	r2, [r3, #4]
  }
}
 80083bc:	bf00      	nop
 80083be:	370c      	adds	r7, #12
 80083c0:	46bd      	mov	sp, r7
 80083c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c6:	4770      	bx	lr

080083c8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80083c8:	b580      	push	{r7, lr}
 80083ca:	b098      	sub	sp, #96	@ 0x60
 80083cc:	af02      	add	r7, sp, #8
 80083ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	2200      	movs	r2, #0
 80083d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80083d8:	f7fa fbd4 	bl	8002b84 <HAL_GetTick>
 80083dc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	f003 0308 	and.w	r3, r3, #8
 80083e8:	2b08      	cmp	r3, #8
 80083ea:	d12f      	bne.n	800844c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80083ec:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80083f0:	9300      	str	r3, [sp, #0]
 80083f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80083f4:	2200      	movs	r2, #0
 80083f6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80083fa:	6878      	ldr	r0, [r7, #4]
 80083fc:	f000 f88e 	bl	800851c <UART_WaitOnFlagUntilTimeout>
 8008400:	4603      	mov	r3, r0
 8008402:	2b00      	cmp	r3, #0
 8008404:	d022      	beq.n	800844c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800840c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800840e:	e853 3f00 	ldrex	r3, [r3]
 8008412:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008414:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008416:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800841a:	653b      	str	r3, [r7, #80]	@ 0x50
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	461a      	mov	r2, r3
 8008422:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008424:	647b      	str	r3, [r7, #68]	@ 0x44
 8008426:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008428:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800842a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800842c:	e841 2300 	strex	r3, r2, [r1]
 8008430:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008432:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008434:	2b00      	cmp	r3, #0
 8008436:	d1e6      	bne.n	8008406 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	2220      	movs	r2, #32
 800843c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	2200      	movs	r2, #0
 8008444:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008448:	2303      	movs	r3, #3
 800844a:	e063      	b.n	8008514 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	f003 0304 	and.w	r3, r3, #4
 8008456:	2b04      	cmp	r3, #4
 8008458:	d149      	bne.n	80084ee <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800845a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800845e:	9300      	str	r3, [sp, #0]
 8008460:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008462:	2200      	movs	r2, #0
 8008464:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008468:	6878      	ldr	r0, [r7, #4]
 800846a:	f000 f857 	bl	800851c <UART_WaitOnFlagUntilTimeout>
 800846e:	4603      	mov	r3, r0
 8008470:	2b00      	cmp	r3, #0
 8008472:	d03c      	beq.n	80084ee <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800847a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800847c:	e853 3f00 	ldrex	r3, [r3]
 8008480:	623b      	str	r3, [r7, #32]
   return(result);
 8008482:	6a3b      	ldr	r3, [r7, #32]
 8008484:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008488:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	461a      	mov	r2, r3
 8008490:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008492:	633b      	str	r3, [r7, #48]	@ 0x30
 8008494:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008496:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008498:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800849a:	e841 2300 	strex	r3, r2, [r1]
 800849e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80084a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d1e6      	bne.n	8008474 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	3308      	adds	r3, #8
 80084ac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084ae:	693b      	ldr	r3, [r7, #16]
 80084b0:	e853 3f00 	ldrex	r3, [r3]
 80084b4:	60fb      	str	r3, [r7, #12]
   return(result);
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	f023 0301 	bic.w	r3, r3, #1
 80084bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	3308      	adds	r3, #8
 80084c4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80084c6:	61fa      	str	r2, [r7, #28]
 80084c8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ca:	69b9      	ldr	r1, [r7, #24]
 80084cc:	69fa      	ldr	r2, [r7, #28]
 80084ce:	e841 2300 	strex	r3, r2, [r1]
 80084d2:	617b      	str	r3, [r7, #20]
   return(result);
 80084d4:	697b      	ldr	r3, [r7, #20]
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d1e5      	bne.n	80084a6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	2220      	movs	r2, #32
 80084de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	2200      	movs	r2, #0
 80084e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80084ea:	2303      	movs	r3, #3
 80084ec:	e012      	b.n	8008514 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	2220      	movs	r2, #32
 80084f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	2220      	movs	r2, #32
 80084fa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	2200      	movs	r2, #0
 8008502:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	2200      	movs	r2, #0
 8008508:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	2200      	movs	r2, #0
 800850e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008512:	2300      	movs	r3, #0
}
 8008514:	4618      	mov	r0, r3
 8008516:	3758      	adds	r7, #88	@ 0x58
 8008518:	46bd      	mov	sp, r7
 800851a:	bd80      	pop	{r7, pc}

0800851c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800851c:	b580      	push	{r7, lr}
 800851e:	b084      	sub	sp, #16
 8008520:	af00      	add	r7, sp, #0
 8008522:	60f8      	str	r0, [r7, #12]
 8008524:	60b9      	str	r1, [r7, #8]
 8008526:	603b      	str	r3, [r7, #0]
 8008528:	4613      	mov	r3, r2
 800852a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800852c:	e04f      	b.n	80085ce <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800852e:	69bb      	ldr	r3, [r7, #24]
 8008530:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008534:	d04b      	beq.n	80085ce <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008536:	f7fa fb25 	bl	8002b84 <HAL_GetTick>
 800853a:	4602      	mov	r2, r0
 800853c:	683b      	ldr	r3, [r7, #0]
 800853e:	1ad3      	subs	r3, r2, r3
 8008540:	69ba      	ldr	r2, [r7, #24]
 8008542:	429a      	cmp	r2, r3
 8008544:	d302      	bcc.n	800854c <UART_WaitOnFlagUntilTimeout+0x30>
 8008546:	69bb      	ldr	r3, [r7, #24]
 8008548:	2b00      	cmp	r3, #0
 800854a:	d101      	bne.n	8008550 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800854c:	2303      	movs	r3, #3
 800854e:	e04e      	b.n	80085ee <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	f003 0304 	and.w	r3, r3, #4
 800855a:	2b00      	cmp	r3, #0
 800855c:	d037      	beq.n	80085ce <UART_WaitOnFlagUntilTimeout+0xb2>
 800855e:	68bb      	ldr	r3, [r7, #8]
 8008560:	2b80      	cmp	r3, #128	@ 0x80
 8008562:	d034      	beq.n	80085ce <UART_WaitOnFlagUntilTimeout+0xb2>
 8008564:	68bb      	ldr	r3, [r7, #8]
 8008566:	2b40      	cmp	r3, #64	@ 0x40
 8008568:	d031      	beq.n	80085ce <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	69db      	ldr	r3, [r3, #28]
 8008570:	f003 0308 	and.w	r3, r3, #8
 8008574:	2b08      	cmp	r3, #8
 8008576:	d110      	bne.n	800859a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	2208      	movs	r2, #8
 800857e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008580:	68f8      	ldr	r0, [r7, #12]
 8008582:	f000 f839 	bl	80085f8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	2208      	movs	r2, #8
 800858a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	2200      	movs	r2, #0
 8008592:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008596:	2301      	movs	r3, #1
 8008598:	e029      	b.n	80085ee <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	69db      	ldr	r3, [r3, #28]
 80085a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80085a4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80085a8:	d111      	bne.n	80085ce <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80085b2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80085b4:	68f8      	ldr	r0, [r7, #12]
 80085b6:	f000 f81f 	bl	80085f8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	2220      	movs	r2, #32
 80085be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	2200      	movs	r2, #0
 80085c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80085ca:	2303      	movs	r3, #3
 80085cc:	e00f      	b.n	80085ee <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	69da      	ldr	r2, [r3, #28]
 80085d4:	68bb      	ldr	r3, [r7, #8]
 80085d6:	4013      	ands	r3, r2
 80085d8:	68ba      	ldr	r2, [r7, #8]
 80085da:	429a      	cmp	r2, r3
 80085dc:	bf0c      	ite	eq
 80085de:	2301      	moveq	r3, #1
 80085e0:	2300      	movne	r3, #0
 80085e2:	b2db      	uxtb	r3, r3
 80085e4:	461a      	mov	r2, r3
 80085e6:	79fb      	ldrb	r3, [r7, #7]
 80085e8:	429a      	cmp	r2, r3
 80085ea:	d0a0      	beq.n	800852e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80085ec:	2300      	movs	r3, #0
}
 80085ee:	4618      	mov	r0, r3
 80085f0:	3710      	adds	r7, #16
 80085f2:	46bd      	mov	sp, r7
 80085f4:	bd80      	pop	{r7, pc}
	...

080085f8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80085f8:	b480      	push	{r7}
 80085fa:	b095      	sub	sp, #84	@ 0x54
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008606:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008608:	e853 3f00 	ldrex	r3, [r3]
 800860c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800860e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008610:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008614:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	461a      	mov	r2, r3
 800861c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800861e:	643b      	str	r3, [r7, #64]	@ 0x40
 8008620:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008622:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008624:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008626:	e841 2300 	strex	r3, r2, [r1]
 800862a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800862c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800862e:	2b00      	cmp	r3, #0
 8008630:	d1e6      	bne.n	8008600 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	3308      	adds	r3, #8
 8008638:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800863a:	6a3b      	ldr	r3, [r7, #32]
 800863c:	e853 3f00 	ldrex	r3, [r3]
 8008640:	61fb      	str	r3, [r7, #28]
   return(result);
 8008642:	69fa      	ldr	r2, [r7, #28]
 8008644:	4b1e      	ldr	r3, [pc, #120]	@ (80086c0 <UART_EndRxTransfer+0xc8>)
 8008646:	4013      	ands	r3, r2
 8008648:	64bb      	str	r3, [r7, #72]	@ 0x48
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	3308      	adds	r3, #8
 8008650:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008652:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008654:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008656:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008658:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800865a:	e841 2300 	strex	r3, r2, [r1]
 800865e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008662:	2b00      	cmp	r3, #0
 8008664:	d1e5      	bne.n	8008632 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800866a:	2b01      	cmp	r3, #1
 800866c:	d118      	bne.n	80086a0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	e853 3f00 	ldrex	r3, [r3]
 800867a:	60bb      	str	r3, [r7, #8]
   return(result);
 800867c:	68bb      	ldr	r3, [r7, #8]
 800867e:	f023 0310 	bic.w	r3, r3, #16
 8008682:	647b      	str	r3, [r7, #68]	@ 0x44
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	461a      	mov	r2, r3
 800868a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800868c:	61bb      	str	r3, [r7, #24]
 800868e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008690:	6979      	ldr	r1, [r7, #20]
 8008692:	69ba      	ldr	r2, [r7, #24]
 8008694:	e841 2300 	strex	r3, r2, [r1]
 8008698:	613b      	str	r3, [r7, #16]
   return(result);
 800869a:	693b      	ldr	r3, [r7, #16]
 800869c:	2b00      	cmp	r3, #0
 800869e:	d1e6      	bne.n	800866e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	2220      	movs	r2, #32
 80086a4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	2200      	movs	r2, #0
 80086ac:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	2200      	movs	r2, #0
 80086b2:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80086b4:	bf00      	nop
 80086b6:	3754      	adds	r7, #84	@ 0x54
 80086b8:	46bd      	mov	sp, r7
 80086ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086be:	4770      	bx	lr
 80086c0:	effffffe 	.word	0xeffffffe

080086c4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80086c4:	b480      	push	{r7}
 80086c6:	b085      	sub	sp, #20
 80086c8:	af00      	add	r7, sp, #0
 80086ca:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80086d2:	2b01      	cmp	r3, #1
 80086d4:	d101      	bne.n	80086da <HAL_UARTEx_DisableFifoMode+0x16>
 80086d6:	2302      	movs	r3, #2
 80086d8:	e027      	b.n	800872a <HAL_UARTEx_DisableFifoMode+0x66>
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	2201      	movs	r2, #1
 80086de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	2224      	movs	r2, #36	@ 0x24
 80086e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	681a      	ldr	r2, [r3, #0]
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	f022 0201 	bic.w	r2, r2, #1
 8008700:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008708:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	2200      	movs	r2, #0
 800870e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	68fa      	ldr	r2, [r7, #12]
 8008716:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	2220      	movs	r2, #32
 800871c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	2200      	movs	r2, #0
 8008724:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008728:	2300      	movs	r3, #0
}
 800872a:	4618      	mov	r0, r3
 800872c:	3714      	adds	r7, #20
 800872e:	46bd      	mov	sp, r7
 8008730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008734:	4770      	bx	lr

08008736 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008736:	b580      	push	{r7, lr}
 8008738:	b084      	sub	sp, #16
 800873a:	af00      	add	r7, sp, #0
 800873c:	6078      	str	r0, [r7, #4]
 800873e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008746:	2b01      	cmp	r3, #1
 8008748:	d101      	bne.n	800874e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800874a:	2302      	movs	r3, #2
 800874c:	e02d      	b.n	80087aa <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	2201      	movs	r2, #1
 8008752:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	2224      	movs	r2, #36	@ 0x24
 800875a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	681a      	ldr	r2, [r3, #0]
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	f022 0201 	bic.w	r2, r2, #1
 8008774:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	689b      	ldr	r3, [r3, #8]
 800877c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	683a      	ldr	r2, [r7, #0]
 8008786:	430a      	orrs	r2, r1
 8008788:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800878a:	6878      	ldr	r0, [r7, #4]
 800878c:	f000 f850 	bl	8008830 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	68fa      	ldr	r2, [r7, #12]
 8008796:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	2220      	movs	r2, #32
 800879c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	2200      	movs	r2, #0
 80087a4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80087a8:	2300      	movs	r3, #0
}
 80087aa:	4618      	mov	r0, r3
 80087ac:	3710      	adds	r7, #16
 80087ae:	46bd      	mov	sp, r7
 80087b0:	bd80      	pop	{r7, pc}

080087b2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80087b2:	b580      	push	{r7, lr}
 80087b4:	b084      	sub	sp, #16
 80087b6:	af00      	add	r7, sp, #0
 80087b8:	6078      	str	r0, [r7, #4]
 80087ba:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80087c2:	2b01      	cmp	r3, #1
 80087c4:	d101      	bne.n	80087ca <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80087c6:	2302      	movs	r3, #2
 80087c8:	e02d      	b.n	8008826 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	2201      	movs	r2, #1
 80087ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	2224      	movs	r2, #36	@ 0x24
 80087d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	681a      	ldr	r2, [r3, #0]
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	f022 0201 	bic.w	r2, r2, #1
 80087f0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	689b      	ldr	r3, [r3, #8]
 80087f8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	683a      	ldr	r2, [r7, #0]
 8008802:	430a      	orrs	r2, r1
 8008804:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008806:	6878      	ldr	r0, [r7, #4]
 8008808:	f000 f812 	bl	8008830 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	68fa      	ldr	r2, [r7, #12]
 8008812:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	2220      	movs	r2, #32
 8008818:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	2200      	movs	r2, #0
 8008820:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008824:	2300      	movs	r3, #0
}
 8008826:	4618      	mov	r0, r3
 8008828:	3710      	adds	r7, #16
 800882a:	46bd      	mov	sp, r7
 800882c:	bd80      	pop	{r7, pc}
	...

08008830 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008830:	b480      	push	{r7}
 8008832:	b085      	sub	sp, #20
 8008834:	af00      	add	r7, sp, #0
 8008836:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800883c:	2b00      	cmp	r3, #0
 800883e:	d108      	bne.n	8008852 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	2201      	movs	r2, #1
 8008844:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	2201      	movs	r2, #1
 800884c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008850:	e031      	b.n	80088b6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008852:	2310      	movs	r3, #16
 8008854:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008856:	2310      	movs	r3, #16
 8008858:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	689b      	ldr	r3, [r3, #8]
 8008860:	0e5b      	lsrs	r3, r3, #25
 8008862:	b2db      	uxtb	r3, r3
 8008864:	f003 0307 	and.w	r3, r3, #7
 8008868:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	689b      	ldr	r3, [r3, #8]
 8008870:	0f5b      	lsrs	r3, r3, #29
 8008872:	b2db      	uxtb	r3, r3
 8008874:	f003 0307 	and.w	r3, r3, #7
 8008878:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800887a:	7bbb      	ldrb	r3, [r7, #14]
 800887c:	7b3a      	ldrb	r2, [r7, #12]
 800887e:	4911      	ldr	r1, [pc, #68]	@ (80088c4 <UARTEx_SetNbDataToProcess+0x94>)
 8008880:	5c8a      	ldrb	r2, [r1, r2]
 8008882:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008886:	7b3a      	ldrb	r2, [r7, #12]
 8008888:	490f      	ldr	r1, [pc, #60]	@ (80088c8 <UARTEx_SetNbDataToProcess+0x98>)
 800888a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800888c:	fb93 f3f2 	sdiv	r3, r3, r2
 8008890:	b29a      	uxth	r2, r3
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008898:	7bfb      	ldrb	r3, [r7, #15]
 800889a:	7b7a      	ldrb	r2, [r7, #13]
 800889c:	4909      	ldr	r1, [pc, #36]	@ (80088c4 <UARTEx_SetNbDataToProcess+0x94>)
 800889e:	5c8a      	ldrb	r2, [r1, r2]
 80088a0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80088a4:	7b7a      	ldrb	r2, [r7, #13]
 80088a6:	4908      	ldr	r1, [pc, #32]	@ (80088c8 <UARTEx_SetNbDataToProcess+0x98>)
 80088a8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80088aa:	fb93 f3f2 	sdiv	r3, r3, r2
 80088ae:	b29a      	uxth	r2, r3
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80088b6:	bf00      	nop
 80088b8:	3714      	adds	r7, #20
 80088ba:	46bd      	mov	sp, r7
 80088bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c0:	4770      	bx	lr
 80088c2:	bf00      	nop
 80088c4:	0800ceec 	.word	0x0800ceec
 80088c8:	0800cef4 	.word	0x0800cef4

080088cc <__cvt>:
 80088cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80088ce:	ed2d 8b02 	vpush	{d8}
 80088d2:	eeb0 8b40 	vmov.f64	d8, d0
 80088d6:	b085      	sub	sp, #20
 80088d8:	4617      	mov	r7, r2
 80088da:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 80088dc:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80088de:	ee18 2a90 	vmov	r2, s17
 80088e2:	f025 0520 	bic.w	r5, r5, #32
 80088e6:	2a00      	cmp	r2, #0
 80088e8:	bfb6      	itet	lt
 80088ea:	222d      	movlt	r2, #45	@ 0x2d
 80088ec:	2200      	movge	r2, #0
 80088ee:	eeb1 8b40 	vneglt.f64	d8, d0
 80088f2:	2d46      	cmp	r5, #70	@ 0x46
 80088f4:	460c      	mov	r4, r1
 80088f6:	701a      	strb	r2, [r3, #0]
 80088f8:	d004      	beq.n	8008904 <__cvt+0x38>
 80088fa:	2d45      	cmp	r5, #69	@ 0x45
 80088fc:	d100      	bne.n	8008900 <__cvt+0x34>
 80088fe:	3401      	adds	r4, #1
 8008900:	2102      	movs	r1, #2
 8008902:	e000      	b.n	8008906 <__cvt+0x3a>
 8008904:	2103      	movs	r1, #3
 8008906:	ab03      	add	r3, sp, #12
 8008908:	9301      	str	r3, [sp, #4]
 800890a:	ab02      	add	r3, sp, #8
 800890c:	9300      	str	r3, [sp, #0]
 800890e:	4622      	mov	r2, r4
 8008910:	4633      	mov	r3, r6
 8008912:	eeb0 0b48 	vmov.f64	d0, d8
 8008916:	f001 f84b 	bl	80099b0 <_dtoa_r>
 800891a:	2d47      	cmp	r5, #71	@ 0x47
 800891c:	d114      	bne.n	8008948 <__cvt+0x7c>
 800891e:	07fb      	lsls	r3, r7, #31
 8008920:	d50a      	bpl.n	8008938 <__cvt+0x6c>
 8008922:	1902      	adds	r2, r0, r4
 8008924:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8008928:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800892c:	bf08      	it	eq
 800892e:	9203      	streq	r2, [sp, #12]
 8008930:	2130      	movs	r1, #48	@ 0x30
 8008932:	9b03      	ldr	r3, [sp, #12]
 8008934:	4293      	cmp	r3, r2
 8008936:	d319      	bcc.n	800896c <__cvt+0xa0>
 8008938:	9b03      	ldr	r3, [sp, #12]
 800893a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800893c:	1a1b      	subs	r3, r3, r0
 800893e:	6013      	str	r3, [r2, #0]
 8008940:	b005      	add	sp, #20
 8008942:	ecbd 8b02 	vpop	{d8}
 8008946:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008948:	2d46      	cmp	r5, #70	@ 0x46
 800894a:	eb00 0204 	add.w	r2, r0, r4
 800894e:	d1e9      	bne.n	8008924 <__cvt+0x58>
 8008950:	7803      	ldrb	r3, [r0, #0]
 8008952:	2b30      	cmp	r3, #48	@ 0x30
 8008954:	d107      	bne.n	8008966 <__cvt+0x9a>
 8008956:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800895a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800895e:	bf1c      	itt	ne
 8008960:	f1c4 0401 	rsbne	r4, r4, #1
 8008964:	6034      	strne	r4, [r6, #0]
 8008966:	6833      	ldr	r3, [r6, #0]
 8008968:	441a      	add	r2, r3
 800896a:	e7db      	b.n	8008924 <__cvt+0x58>
 800896c:	1c5c      	adds	r4, r3, #1
 800896e:	9403      	str	r4, [sp, #12]
 8008970:	7019      	strb	r1, [r3, #0]
 8008972:	e7de      	b.n	8008932 <__cvt+0x66>

08008974 <__exponent>:
 8008974:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008976:	2900      	cmp	r1, #0
 8008978:	bfba      	itte	lt
 800897a:	4249      	neglt	r1, r1
 800897c:	232d      	movlt	r3, #45	@ 0x2d
 800897e:	232b      	movge	r3, #43	@ 0x2b
 8008980:	2909      	cmp	r1, #9
 8008982:	7002      	strb	r2, [r0, #0]
 8008984:	7043      	strb	r3, [r0, #1]
 8008986:	dd29      	ble.n	80089dc <__exponent+0x68>
 8008988:	f10d 0307 	add.w	r3, sp, #7
 800898c:	461d      	mov	r5, r3
 800898e:	270a      	movs	r7, #10
 8008990:	461a      	mov	r2, r3
 8008992:	fbb1 f6f7 	udiv	r6, r1, r7
 8008996:	fb07 1416 	mls	r4, r7, r6, r1
 800899a:	3430      	adds	r4, #48	@ 0x30
 800899c:	f802 4c01 	strb.w	r4, [r2, #-1]
 80089a0:	460c      	mov	r4, r1
 80089a2:	2c63      	cmp	r4, #99	@ 0x63
 80089a4:	f103 33ff 	add.w	r3, r3, #4294967295
 80089a8:	4631      	mov	r1, r6
 80089aa:	dcf1      	bgt.n	8008990 <__exponent+0x1c>
 80089ac:	3130      	adds	r1, #48	@ 0x30
 80089ae:	1e94      	subs	r4, r2, #2
 80089b0:	f803 1c01 	strb.w	r1, [r3, #-1]
 80089b4:	1c41      	adds	r1, r0, #1
 80089b6:	4623      	mov	r3, r4
 80089b8:	42ab      	cmp	r3, r5
 80089ba:	d30a      	bcc.n	80089d2 <__exponent+0x5e>
 80089bc:	f10d 0309 	add.w	r3, sp, #9
 80089c0:	1a9b      	subs	r3, r3, r2
 80089c2:	42ac      	cmp	r4, r5
 80089c4:	bf88      	it	hi
 80089c6:	2300      	movhi	r3, #0
 80089c8:	3302      	adds	r3, #2
 80089ca:	4403      	add	r3, r0
 80089cc:	1a18      	subs	r0, r3, r0
 80089ce:	b003      	add	sp, #12
 80089d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80089d2:	f813 6b01 	ldrb.w	r6, [r3], #1
 80089d6:	f801 6f01 	strb.w	r6, [r1, #1]!
 80089da:	e7ed      	b.n	80089b8 <__exponent+0x44>
 80089dc:	2330      	movs	r3, #48	@ 0x30
 80089de:	3130      	adds	r1, #48	@ 0x30
 80089e0:	7083      	strb	r3, [r0, #2]
 80089e2:	70c1      	strb	r1, [r0, #3]
 80089e4:	1d03      	adds	r3, r0, #4
 80089e6:	e7f1      	b.n	80089cc <__exponent+0x58>

080089e8 <_printf_float>:
 80089e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089ec:	b08d      	sub	sp, #52	@ 0x34
 80089ee:	460c      	mov	r4, r1
 80089f0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80089f4:	4616      	mov	r6, r2
 80089f6:	461f      	mov	r7, r3
 80089f8:	4605      	mov	r5, r0
 80089fa:	f000 fed1 	bl	80097a0 <_localeconv_r>
 80089fe:	f8d0 b000 	ldr.w	fp, [r0]
 8008a02:	4658      	mov	r0, fp
 8008a04:	f7f7 fcbc 	bl	8000380 <strlen>
 8008a08:	2300      	movs	r3, #0
 8008a0a:	930a      	str	r3, [sp, #40]	@ 0x28
 8008a0c:	f8d8 3000 	ldr.w	r3, [r8]
 8008a10:	f894 9018 	ldrb.w	r9, [r4, #24]
 8008a14:	6822      	ldr	r2, [r4, #0]
 8008a16:	9005      	str	r0, [sp, #20]
 8008a18:	3307      	adds	r3, #7
 8008a1a:	f023 0307 	bic.w	r3, r3, #7
 8008a1e:	f103 0108 	add.w	r1, r3, #8
 8008a22:	f8c8 1000 	str.w	r1, [r8]
 8008a26:	ed93 0b00 	vldr	d0, [r3]
 8008a2a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8008c88 <_printf_float+0x2a0>
 8008a2e:	eeb0 7bc0 	vabs.f64	d7, d0
 8008a32:	eeb4 7b46 	vcmp.f64	d7, d6
 8008a36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a3a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8008a3e:	dd24      	ble.n	8008a8a <_printf_float+0xa2>
 8008a40:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8008a44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a48:	d502      	bpl.n	8008a50 <_printf_float+0x68>
 8008a4a:	232d      	movs	r3, #45	@ 0x2d
 8008a4c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008a50:	498f      	ldr	r1, [pc, #572]	@ (8008c90 <_printf_float+0x2a8>)
 8008a52:	4b90      	ldr	r3, [pc, #576]	@ (8008c94 <_printf_float+0x2ac>)
 8008a54:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8008a58:	bf8c      	ite	hi
 8008a5a:	4688      	movhi	r8, r1
 8008a5c:	4698      	movls	r8, r3
 8008a5e:	f022 0204 	bic.w	r2, r2, #4
 8008a62:	2303      	movs	r3, #3
 8008a64:	6123      	str	r3, [r4, #16]
 8008a66:	6022      	str	r2, [r4, #0]
 8008a68:	f04f 0a00 	mov.w	sl, #0
 8008a6c:	9700      	str	r7, [sp, #0]
 8008a6e:	4633      	mov	r3, r6
 8008a70:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008a72:	4621      	mov	r1, r4
 8008a74:	4628      	mov	r0, r5
 8008a76:	f000 f9d1 	bl	8008e1c <_printf_common>
 8008a7a:	3001      	adds	r0, #1
 8008a7c:	f040 8089 	bne.w	8008b92 <_printf_float+0x1aa>
 8008a80:	f04f 30ff 	mov.w	r0, #4294967295
 8008a84:	b00d      	add	sp, #52	@ 0x34
 8008a86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a8a:	eeb4 0b40 	vcmp.f64	d0, d0
 8008a8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a92:	d709      	bvc.n	8008aa8 <_printf_float+0xc0>
 8008a94:	ee10 3a90 	vmov	r3, s1
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	bfbc      	itt	lt
 8008a9c:	232d      	movlt	r3, #45	@ 0x2d
 8008a9e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008aa2:	497d      	ldr	r1, [pc, #500]	@ (8008c98 <_printf_float+0x2b0>)
 8008aa4:	4b7d      	ldr	r3, [pc, #500]	@ (8008c9c <_printf_float+0x2b4>)
 8008aa6:	e7d5      	b.n	8008a54 <_printf_float+0x6c>
 8008aa8:	6863      	ldr	r3, [r4, #4]
 8008aaa:	1c59      	adds	r1, r3, #1
 8008aac:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8008ab0:	d139      	bne.n	8008b26 <_printf_float+0x13e>
 8008ab2:	2306      	movs	r3, #6
 8008ab4:	6063      	str	r3, [r4, #4]
 8008ab6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008aba:	2300      	movs	r3, #0
 8008abc:	6022      	str	r2, [r4, #0]
 8008abe:	9303      	str	r3, [sp, #12]
 8008ac0:	ab0a      	add	r3, sp, #40	@ 0x28
 8008ac2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8008ac6:	ab09      	add	r3, sp, #36	@ 0x24
 8008ac8:	9300      	str	r3, [sp, #0]
 8008aca:	6861      	ldr	r1, [r4, #4]
 8008acc:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8008ad0:	4628      	mov	r0, r5
 8008ad2:	f7ff fefb 	bl	80088cc <__cvt>
 8008ad6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008ada:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008adc:	4680      	mov	r8, r0
 8008ade:	d129      	bne.n	8008b34 <_printf_float+0x14c>
 8008ae0:	1cc8      	adds	r0, r1, #3
 8008ae2:	db02      	blt.n	8008aea <_printf_float+0x102>
 8008ae4:	6863      	ldr	r3, [r4, #4]
 8008ae6:	4299      	cmp	r1, r3
 8008ae8:	dd41      	ble.n	8008b6e <_printf_float+0x186>
 8008aea:	f1a9 0902 	sub.w	r9, r9, #2
 8008aee:	fa5f f989 	uxtb.w	r9, r9
 8008af2:	3901      	subs	r1, #1
 8008af4:	464a      	mov	r2, r9
 8008af6:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008afa:	9109      	str	r1, [sp, #36]	@ 0x24
 8008afc:	f7ff ff3a 	bl	8008974 <__exponent>
 8008b00:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008b02:	1813      	adds	r3, r2, r0
 8008b04:	2a01      	cmp	r2, #1
 8008b06:	4682      	mov	sl, r0
 8008b08:	6123      	str	r3, [r4, #16]
 8008b0a:	dc02      	bgt.n	8008b12 <_printf_float+0x12a>
 8008b0c:	6822      	ldr	r2, [r4, #0]
 8008b0e:	07d2      	lsls	r2, r2, #31
 8008b10:	d501      	bpl.n	8008b16 <_printf_float+0x12e>
 8008b12:	3301      	adds	r3, #1
 8008b14:	6123      	str	r3, [r4, #16]
 8008b16:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d0a6      	beq.n	8008a6c <_printf_float+0x84>
 8008b1e:	232d      	movs	r3, #45	@ 0x2d
 8008b20:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008b24:	e7a2      	b.n	8008a6c <_printf_float+0x84>
 8008b26:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008b2a:	d1c4      	bne.n	8008ab6 <_printf_float+0xce>
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d1c2      	bne.n	8008ab6 <_printf_float+0xce>
 8008b30:	2301      	movs	r3, #1
 8008b32:	e7bf      	b.n	8008ab4 <_printf_float+0xcc>
 8008b34:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8008b38:	d9db      	bls.n	8008af2 <_printf_float+0x10a>
 8008b3a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8008b3e:	d118      	bne.n	8008b72 <_printf_float+0x18a>
 8008b40:	2900      	cmp	r1, #0
 8008b42:	6863      	ldr	r3, [r4, #4]
 8008b44:	dd0b      	ble.n	8008b5e <_printf_float+0x176>
 8008b46:	6121      	str	r1, [r4, #16]
 8008b48:	b913      	cbnz	r3, 8008b50 <_printf_float+0x168>
 8008b4a:	6822      	ldr	r2, [r4, #0]
 8008b4c:	07d0      	lsls	r0, r2, #31
 8008b4e:	d502      	bpl.n	8008b56 <_printf_float+0x16e>
 8008b50:	3301      	adds	r3, #1
 8008b52:	440b      	add	r3, r1
 8008b54:	6123      	str	r3, [r4, #16]
 8008b56:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008b58:	f04f 0a00 	mov.w	sl, #0
 8008b5c:	e7db      	b.n	8008b16 <_printf_float+0x12e>
 8008b5e:	b913      	cbnz	r3, 8008b66 <_printf_float+0x17e>
 8008b60:	6822      	ldr	r2, [r4, #0]
 8008b62:	07d2      	lsls	r2, r2, #31
 8008b64:	d501      	bpl.n	8008b6a <_printf_float+0x182>
 8008b66:	3302      	adds	r3, #2
 8008b68:	e7f4      	b.n	8008b54 <_printf_float+0x16c>
 8008b6a:	2301      	movs	r3, #1
 8008b6c:	e7f2      	b.n	8008b54 <_printf_float+0x16c>
 8008b6e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8008b72:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b74:	4299      	cmp	r1, r3
 8008b76:	db05      	blt.n	8008b84 <_printf_float+0x19c>
 8008b78:	6823      	ldr	r3, [r4, #0]
 8008b7a:	6121      	str	r1, [r4, #16]
 8008b7c:	07d8      	lsls	r0, r3, #31
 8008b7e:	d5ea      	bpl.n	8008b56 <_printf_float+0x16e>
 8008b80:	1c4b      	adds	r3, r1, #1
 8008b82:	e7e7      	b.n	8008b54 <_printf_float+0x16c>
 8008b84:	2900      	cmp	r1, #0
 8008b86:	bfd4      	ite	le
 8008b88:	f1c1 0202 	rsble	r2, r1, #2
 8008b8c:	2201      	movgt	r2, #1
 8008b8e:	4413      	add	r3, r2
 8008b90:	e7e0      	b.n	8008b54 <_printf_float+0x16c>
 8008b92:	6823      	ldr	r3, [r4, #0]
 8008b94:	055a      	lsls	r2, r3, #21
 8008b96:	d407      	bmi.n	8008ba8 <_printf_float+0x1c0>
 8008b98:	6923      	ldr	r3, [r4, #16]
 8008b9a:	4642      	mov	r2, r8
 8008b9c:	4631      	mov	r1, r6
 8008b9e:	4628      	mov	r0, r5
 8008ba0:	47b8      	blx	r7
 8008ba2:	3001      	adds	r0, #1
 8008ba4:	d12a      	bne.n	8008bfc <_printf_float+0x214>
 8008ba6:	e76b      	b.n	8008a80 <_printf_float+0x98>
 8008ba8:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8008bac:	f240 80e0 	bls.w	8008d70 <_printf_float+0x388>
 8008bb0:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8008bb4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008bb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008bbc:	d133      	bne.n	8008c26 <_printf_float+0x23e>
 8008bbe:	4a38      	ldr	r2, [pc, #224]	@ (8008ca0 <_printf_float+0x2b8>)
 8008bc0:	2301      	movs	r3, #1
 8008bc2:	4631      	mov	r1, r6
 8008bc4:	4628      	mov	r0, r5
 8008bc6:	47b8      	blx	r7
 8008bc8:	3001      	adds	r0, #1
 8008bca:	f43f af59 	beq.w	8008a80 <_printf_float+0x98>
 8008bce:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008bd2:	4543      	cmp	r3, r8
 8008bd4:	db02      	blt.n	8008bdc <_printf_float+0x1f4>
 8008bd6:	6823      	ldr	r3, [r4, #0]
 8008bd8:	07d8      	lsls	r0, r3, #31
 8008bda:	d50f      	bpl.n	8008bfc <_printf_float+0x214>
 8008bdc:	9b05      	ldr	r3, [sp, #20]
 8008bde:	465a      	mov	r2, fp
 8008be0:	4631      	mov	r1, r6
 8008be2:	4628      	mov	r0, r5
 8008be4:	47b8      	blx	r7
 8008be6:	3001      	adds	r0, #1
 8008be8:	f43f af4a 	beq.w	8008a80 <_printf_float+0x98>
 8008bec:	f04f 0900 	mov.w	r9, #0
 8008bf0:	f108 38ff 	add.w	r8, r8, #4294967295
 8008bf4:	f104 0a1a 	add.w	sl, r4, #26
 8008bf8:	45c8      	cmp	r8, r9
 8008bfa:	dc09      	bgt.n	8008c10 <_printf_float+0x228>
 8008bfc:	6823      	ldr	r3, [r4, #0]
 8008bfe:	079b      	lsls	r3, r3, #30
 8008c00:	f100 8107 	bmi.w	8008e12 <_printf_float+0x42a>
 8008c04:	68e0      	ldr	r0, [r4, #12]
 8008c06:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008c08:	4298      	cmp	r0, r3
 8008c0a:	bfb8      	it	lt
 8008c0c:	4618      	movlt	r0, r3
 8008c0e:	e739      	b.n	8008a84 <_printf_float+0x9c>
 8008c10:	2301      	movs	r3, #1
 8008c12:	4652      	mov	r2, sl
 8008c14:	4631      	mov	r1, r6
 8008c16:	4628      	mov	r0, r5
 8008c18:	47b8      	blx	r7
 8008c1a:	3001      	adds	r0, #1
 8008c1c:	f43f af30 	beq.w	8008a80 <_printf_float+0x98>
 8008c20:	f109 0901 	add.w	r9, r9, #1
 8008c24:	e7e8      	b.n	8008bf8 <_printf_float+0x210>
 8008c26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	dc3b      	bgt.n	8008ca4 <_printf_float+0x2bc>
 8008c2c:	4a1c      	ldr	r2, [pc, #112]	@ (8008ca0 <_printf_float+0x2b8>)
 8008c2e:	2301      	movs	r3, #1
 8008c30:	4631      	mov	r1, r6
 8008c32:	4628      	mov	r0, r5
 8008c34:	47b8      	blx	r7
 8008c36:	3001      	adds	r0, #1
 8008c38:	f43f af22 	beq.w	8008a80 <_printf_float+0x98>
 8008c3c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008c40:	ea59 0303 	orrs.w	r3, r9, r3
 8008c44:	d102      	bne.n	8008c4c <_printf_float+0x264>
 8008c46:	6823      	ldr	r3, [r4, #0]
 8008c48:	07d9      	lsls	r1, r3, #31
 8008c4a:	d5d7      	bpl.n	8008bfc <_printf_float+0x214>
 8008c4c:	9b05      	ldr	r3, [sp, #20]
 8008c4e:	465a      	mov	r2, fp
 8008c50:	4631      	mov	r1, r6
 8008c52:	4628      	mov	r0, r5
 8008c54:	47b8      	blx	r7
 8008c56:	3001      	adds	r0, #1
 8008c58:	f43f af12 	beq.w	8008a80 <_printf_float+0x98>
 8008c5c:	f04f 0a00 	mov.w	sl, #0
 8008c60:	f104 0b1a 	add.w	fp, r4, #26
 8008c64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c66:	425b      	negs	r3, r3
 8008c68:	4553      	cmp	r3, sl
 8008c6a:	dc01      	bgt.n	8008c70 <_printf_float+0x288>
 8008c6c:	464b      	mov	r3, r9
 8008c6e:	e794      	b.n	8008b9a <_printf_float+0x1b2>
 8008c70:	2301      	movs	r3, #1
 8008c72:	465a      	mov	r2, fp
 8008c74:	4631      	mov	r1, r6
 8008c76:	4628      	mov	r0, r5
 8008c78:	47b8      	blx	r7
 8008c7a:	3001      	adds	r0, #1
 8008c7c:	f43f af00 	beq.w	8008a80 <_printf_float+0x98>
 8008c80:	f10a 0a01 	add.w	sl, sl, #1
 8008c84:	e7ee      	b.n	8008c64 <_printf_float+0x27c>
 8008c86:	bf00      	nop
 8008c88:	ffffffff 	.word	0xffffffff
 8008c8c:	7fefffff 	.word	0x7fefffff
 8008c90:	0800cf00 	.word	0x0800cf00
 8008c94:	0800cefc 	.word	0x0800cefc
 8008c98:	0800cf08 	.word	0x0800cf08
 8008c9c:	0800cf04 	.word	0x0800cf04
 8008ca0:	0800cf0c 	.word	0x0800cf0c
 8008ca4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008ca6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008caa:	4553      	cmp	r3, sl
 8008cac:	bfa8      	it	ge
 8008cae:	4653      	movge	r3, sl
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	4699      	mov	r9, r3
 8008cb4:	dc37      	bgt.n	8008d26 <_printf_float+0x33e>
 8008cb6:	2300      	movs	r3, #0
 8008cb8:	9307      	str	r3, [sp, #28]
 8008cba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008cbe:	f104 021a 	add.w	r2, r4, #26
 8008cc2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008cc4:	9907      	ldr	r1, [sp, #28]
 8008cc6:	9306      	str	r3, [sp, #24]
 8008cc8:	eba3 0309 	sub.w	r3, r3, r9
 8008ccc:	428b      	cmp	r3, r1
 8008cce:	dc31      	bgt.n	8008d34 <_printf_float+0x34c>
 8008cd0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008cd2:	459a      	cmp	sl, r3
 8008cd4:	dc3b      	bgt.n	8008d4e <_printf_float+0x366>
 8008cd6:	6823      	ldr	r3, [r4, #0]
 8008cd8:	07da      	lsls	r2, r3, #31
 8008cda:	d438      	bmi.n	8008d4e <_printf_float+0x366>
 8008cdc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008cde:	ebaa 0903 	sub.w	r9, sl, r3
 8008ce2:	9b06      	ldr	r3, [sp, #24]
 8008ce4:	ebaa 0303 	sub.w	r3, sl, r3
 8008ce8:	4599      	cmp	r9, r3
 8008cea:	bfa8      	it	ge
 8008cec:	4699      	movge	r9, r3
 8008cee:	f1b9 0f00 	cmp.w	r9, #0
 8008cf2:	dc34      	bgt.n	8008d5e <_printf_float+0x376>
 8008cf4:	f04f 0800 	mov.w	r8, #0
 8008cf8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008cfc:	f104 0b1a 	add.w	fp, r4, #26
 8008d00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d02:	ebaa 0303 	sub.w	r3, sl, r3
 8008d06:	eba3 0309 	sub.w	r3, r3, r9
 8008d0a:	4543      	cmp	r3, r8
 8008d0c:	f77f af76 	ble.w	8008bfc <_printf_float+0x214>
 8008d10:	2301      	movs	r3, #1
 8008d12:	465a      	mov	r2, fp
 8008d14:	4631      	mov	r1, r6
 8008d16:	4628      	mov	r0, r5
 8008d18:	47b8      	blx	r7
 8008d1a:	3001      	adds	r0, #1
 8008d1c:	f43f aeb0 	beq.w	8008a80 <_printf_float+0x98>
 8008d20:	f108 0801 	add.w	r8, r8, #1
 8008d24:	e7ec      	b.n	8008d00 <_printf_float+0x318>
 8008d26:	4642      	mov	r2, r8
 8008d28:	4631      	mov	r1, r6
 8008d2a:	4628      	mov	r0, r5
 8008d2c:	47b8      	blx	r7
 8008d2e:	3001      	adds	r0, #1
 8008d30:	d1c1      	bne.n	8008cb6 <_printf_float+0x2ce>
 8008d32:	e6a5      	b.n	8008a80 <_printf_float+0x98>
 8008d34:	2301      	movs	r3, #1
 8008d36:	4631      	mov	r1, r6
 8008d38:	4628      	mov	r0, r5
 8008d3a:	9206      	str	r2, [sp, #24]
 8008d3c:	47b8      	blx	r7
 8008d3e:	3001      	adds	r0, #1
 8008d40:	f43f ae9e 	beq.w	8008a80 <_printf_float+0x98>
 8008d44:	9b07      	ldr	r3, [sp, #28]
 8008d46:	9a06      	ldr	r2, [sp, #24]
 8008d48:	3301      	adds	r3, #1
 8008d4a:	9307      	str	r3, [sp, #28]
 8008d4c:	e7b9      	b.n	8008cc2 <_printf_float+0x2da>
 8008d4e:	9b05      	ldr	r3, [sp, #20]
 8008d50:	465a      	mov	r2, fp
 8008d52:	4631      	mov	r1, r6
 8008d54:	4628      	mov	r0, r5
 8008d56:	47b8      	blx	r7
 8008d58:	3001      	adds	r0, #1
 8008d5a:	d1bf      	bne.n	8008cdc <_printf_float+0x2f4>
 8008d5c:	e690      	b.n	8008a80 <_printf_float+0x98>
 8008d5e:	9a06      	ldr	r2, [sp, #24]
 8008d60:	464b      	mov	r3, r9
 8008d62:	4442      	add	r2, r8
 8008d64:	4631      	mov	r1, r6
 8008d66:	4628      	mov	r0, r5
 8008d68:	47b8      	blx	r7
 8008d6a:	3001      	adds	r0, #1
 8008d6c:	d1c2      	bne.n	8008cf4 <_printf_float+0x30c>
 8008d6e:	e687      	b.n	8008a80 <_printf_float+0x98>
 8008d70:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8008d74:	f1b9 0f01 	cmp.w	r9, #1
 8008d78:	dc01      	bgt.n	8008d7e <_printf_float+0x396>
 8008d7a:	07db      	lsls	r3, r3, #31
 8008d7c:	d536      	bpl.n	8008dec <_printf_float+0x404>
 8008d7e:	2301      	movs	r3, #1
 8008d80:	4642      	mov	r2, r8
 8008d82:	4631      	mov	r1, r6
 8008d84:	4628      	mov	r0, r5
 8008d86:	47b8      	blx	r7
 8008d88:	3001      	adds	r0, #1
 8008d8a:	f43f ae79 	beq.w	8008a80 <_printf_float+0x98>
 8008d8e:	9b05      	ldr	r3, [sp, #20]
 8008d90:	465a      	mov	r2, fp
 8008d92:	4631      	mov	r1, r6
 8008d94:	4628      	mov	r0, r5
 8008d96:	47b8      	blx	r7
 8008d98:	3001      	adds	r0, #1
 8008d9a:	f43f ae71 	beq.w	8008a80 <_printf_float+0x98>
 8008d9e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8008da2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008da6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008daa:	f109 39ff 	add.w	r9, r9, #4294967295
 8008dae:	d018      	beq.n	8008de2 <_printf_float+0x3fa>
 8008db0:	464b      	mov	r3, r9
 8008db2:	f108 0201 	add.w	r2, r8, #1
 8008db6:	4631      	mov	r1, r6
 8008db8:	4628      	mov	r0, r5
 8008dba:	47b8      	blx	r7
 8008dbc:	3001      	adds	r0, #1
 8008dbe:	d10c      	bne.n	8008dda <_printf_float+0x3f2>
 8008dc0:	e65e      	b.n	8008a80 <_printf_float+0x98>
 8008dc2:	2301      	movs	r3, #1
 8008dc4:	465a      	mov	r2, fp
 8008dc6:	4631      	mov	r1, r6
 8008dc8:	4628      	mov	r0, r5
 8008dca:	47b8      	blx	r7
 8008dcc:	3001      	adds	r0, #1
 8008dce:	f43f ae57 	beq.w	8008a80 <_printf_float+0x98>
 8008dd2:	f108 0801 	add.w	r8, r8, #1
 8008dd6:	45c8      	cmp	r8, r9
 8008dd8:	dbf3      	blt.n	8008dc2 <_printf_float+0x3da>
 8008dda:	4653      	mov	r3, sl
 8008ddc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008de0:	e6dc      	b.n	8008b9c <_printf_float+0x1b4>
 8008de2:	f04f 0800 	mov.w	r8, #0
 8008de6:	f104 0b1a 	add.w	fp, r4, #26
 8008dea:	e7f4      	b.n	8008dd6 <_printf_float+0x3ee>
 8008dec:	2301      	movs	r3, #1
 8008dee:	4642      	mov	r2, r8
 8008df0:	e7e1      	b.n	8008db6 <_printf_float+0x3ce>
 8008df2:	2301      	movs	r3, #1
 8008df4:	464a      	mov	r2, r9
 8008df6:	4631      	mov	r1, r6
 8008df8:	4628      	mov	r0, r5
 8008dfa:	47b8      	blx	r7
 8008dfc:	3001      	adds	r0, #1
 8008dfe:	f43f ae3f 	beq.w	8008a80 <_printf_float+0x98>
 8008e02:	f108 0801 	add.w	r8, r8, #1
 8008e06:	68e3      	ldr	r3, [r4, #12]
 8008e08:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008e0a:	1a5b      	subs	r3, r3, r1
 8008e0c:	4543      	cmp	r3, r8
 8008e0e:	dcf0      	bgt.n	8008df2 <_printf_float+0x40a>
 8008e10:	e6f8      	b.n	8008c04 <_printf_float+0x21c>
 8008e12:	f04f 0800 	mov.w	r8, #0
 8008e16:	f104 0919 	add.w	r9, r4, #25
 8008e1a:	e7f4      	b.n	8008e06 <_printf_float+0x41e>

08008e1c <_printf_common>:
 8008e1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e20:	4616      	mov	r6, r2
 8008e22:	4698      	mov	r8, r3
 8008e24:	688a      	ldr	r2, [r1, #8]
 8008e26:	690b      	ldr	r3, [r1, #16]
 8008e28:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008e2c:	4293      	cmp	r3, r2
 8008e2e:	bfb8      	it	lt
 8008e30:	4613      	movlt	r3, r2
 8008e32:	6033      	str	r3, [r6, #0]
 8008e34:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008e38:	4607      	mov	r7, r0
 8008e3a:	460c      	mov	r4, r1
 8008e3c:	b10a      	cbz	r2, 8008e42 <_printf_common+0x26>
 8008e3e:	3301      	adds	r3, #1
 8008e40:	6033      	str	r3, [r6, #0]
 8008e42:	6823      	ldr	r3, [r4, #0]
 8008e44:	0699      	lsls	r1, r3, #26
 8008e46:	bf42      	ittt	mi
 8008e48:	6833      	ldrmi	r3, [r6, #0]
 8008e4a:	3302      	addmi	r3, #2
 8008e4c:	6033      	strmi	r3, [r6, #0]
 8008e4e:	6825      	ldr	r5, [r4, #0]
 8008e50:	f015 0506 	ands.w	r5, r5, #6
 8008e54:	d106      	bne.n	8008e64 <_printf_common+0x48>
 8008e56:	f104 0a19 	add.w	sl, r4, #25
 8008e5a:	68e3      	ldr	r3, [r4, #12]
 8008e5c:	6832      	ldr	r2, [r6, #0]
 8008e5e:	1a9b      	subs	r3, r3, r2
 8008e60:	42ab      	cmp	r3, r5
 8008e62:	dc26      	bgt.n	8008eb2 <_printf_common+0x96>
 8008e64:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008e68:	6822      	ldr	r2, [r4, #0]
 8008e6a:	3b00      	subs	r3, #0
 8008e6c:	bf18      	it	ne
 8008e6e:	2301      	movne	r3, #1
 8008e70:	0692      	lsls	r2, r2, #26
 8008e72:	d42b      	bmi.n	8008ecc <_printf_common+0xb0>
 8008e74:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008e78:	4641      	mov	r1, r8
 8008e7a:	4638      	mov	r0, r7
 8008e7c:	47c8      	blx	r9
 8008e7e:	3001      	adds	r0, #1
 8008e80:	d01e      	beq.n	8008ec0 <_printf_common+0xa4>
 8008e82:	6823      	ldr	r3, [r4, #0]
 8008e84:	6922      	ldr	r2, [r4, #16]
 8008e86:	f003 0306 	and.w	r3, r3, #6
 8008e8a:	2b04      	cmp	r3, #4
 8008e8c:	bf02      	ittt	eq
 8008e8e:	68e5      	ldreq	r5, [r4, #12]
 8008e90:	6833      	ldreq	r3, [r6, #0]
 8008e92:	1aed      	subeq	r5, r5, r3
 8008e94:	68a3      	ldr	r3, [r4, #8]
 8008e96:	bf0c      	ite	eq
 8008e98:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008e9c:	2500      	movne	r5, #0
 8008e9e:	4293      	cmp	r3, r2
 8008ea0:	bfc4      	itt	gt
 8008ea2:	1a9b      	subgt	r3, r3, r2
 8008ea4:	18ed      	addgt	r5, r5, r3
 8008ea6:	2600      	movs	r6, #0
 8008ea8:	341a      	adds	r4, #26
 8008eaa:	42b5      	cmp	r5, r6
 8008eac:	d11a      	bne.n	8008ee4 <_printf_common+0xc8>
 8008eae:	2000      	movs	r0, #0
 8008eb0:	e008      	b.n	8008ec4 <_printf_common+0xa8>
 8008eb2:	2301      	movs	r3, #1
 8008eb4:	4652      	mov	r2, sl
 8008eb6:	4641      	mov	r1, r8
 8008eb8:	4638      	mov	r0, r7
 8008eba:	47c8      	blx	r9
 8008ebc:	3001      	adds	r0, #1
 8008ebe:	d103      	bne.n	8008ec8 <_printf_common+0xac>
 8008ec0:	f04f 30ff 	mov.w	r0, #4294967295
 8008ec4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ec8:	3501      	adds	r5, #1
 8008eca:	e7c6      	b.n	8008e5a <_printf_common+0x3e>
 8008ecc:	18e1      	adds	r1, r4, r3
 8008ece:	1c5a      	adds	r2, r3, #1
 8008ed0:	2030      	movs	r0, #48	@ 0x30
 8008ed2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008ed6:	4422      	add	r2, r4
 8008ed8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008edc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008ee0:	3302      	adds	r3, #2
 8008ee2:	e7c7      	b.n	8008e74 <_printf_common+0x58>
 8008ee4:	2301      	movs	r3, #1
 8008ee6:	4622      	mov	r2, r4
 8008ee8:	4641      	mov	r1, r8
 8008eea:	4638      	mov	r0, r7
 8008eec:	47c8      	blx	r9
 8008eee:	3001      	adds	r0, #1
 8008ef0:	d0e6      	beq.n	8008ec0 <_printf_common+0xa4>
 8008ef2:	3601      	adds	r6, #1
 8008ef4:	e7d9      	b.n	8008eaa <_printf_common+0x8e>
	...

08008ef8 <_printf_i>:
 8008ef8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008efc:	7e0f      	ldrb	r7, [r1, #24]
 8008efe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008f00:	2f78      	cmp	r7, #120	@ 0x78
 8008f02:	4691      	mov	r9, r2
 8008f04:	4680      	mov	r8, r0
 8008f06:	460c      	mov	r4, r1
 8008f08:	469a      	mov	sl, r3
 8008f0a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008f0e:	d807      	bhi.n	8008f20 <_printf_i+0x28>
 8008f10:	2f62      	cmp	r7, #98	@ 0x62
 8008f12:	d80a      	bhi.n	8008f2a <_printf_i+0x32>
 8008f14:	2f00      	cmp	r7, #0
 8008f16:	f000 80d1 	beq.w	80090bc <_printf_i+0x1c4>
 8008f1a:	2f58      	cmp	r7, #88	@ 0x58
 8008f1c:	f000 80b8 	beq.w	8009090 <_printf_i+0x198>
 8008f20:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008f24:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008f28:	e03a      	b.n	8008fa0 <_printf_i+0xa8>
 8008f2a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008f2e:	2b15      	cmp	r3, #21
 8008f30:	d8f6      	bhi.n	8008f20 <_printf_i+0x28>
 8008f32:	a101      	add	r1, pc, #4	@ (adr r1, 8008f38 <_printf_i+0x40>)
 8008f34:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008f38:	08008f91 	.word	0x08008f91
 8008f3c:	08008fa5 	.word	0x08008fa5
 8008f40:	08008f21 	.word	0x08008f21
 8008f44:	08008f21 	.word	0x08008f21
 8008f48:	08008f21 	.word	0x08008f21
 8008f4c:	08008f21 	.word	0x08008f21
 8008f50:	08008fa5 	.word	0x08008fa5
 8008f54:	08008f21 	.word	0x08008f21
 8008f58:	08008f21 	.word	0x08008f21
 8008f5c:	08008f21 	.word	0x08008f21
 8008f60:	08008f21 	.word	0x08008f21
 8008f64:	080090a3 	.word	0x080090a3
 8008f68:	08008fcf 	.word	0x08008fcf
 8008f6c:	0800905d 	.word	0x0800905d
 8008f70:	08008f21 	.word	0x08008f21
 8008f74:	08008f21 	.word	0x08008f21
 8008f78:	080090c5 	.word	0x080090c5
 8008f7c:	08008f21 	.word	0x08008f21
 8008f80:	08008fcf 	.word	0x08008fcf
 8008f84:	08008f21 	.word	0x08008f21
 8008f88:	08008f21 	.word	0x08008f21
 8008f8c:	08009065 	.word	0x08009065
 8008f90:	6833      	ldr	r3, [r6, #0]
 8008f92:	1d1a      	adds	r2, r3, #4
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	6032      	str	r2, [r6, #0]
 8008f98:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008f9c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008fa0:	2301      	movs	r3, #1
 8008fa2:	e09c      	b.n	80090de <_printf_i+0x1e6>
 8008fa4:	6833      	ldr	r3, [r6, #0]
 8008fa6:	6820      	ldr	r0, [r4, #0]
 8008fa8:	1d19      	adds	r1, r3, #4
 8008faa:	6031      	str	r1, [r6, #0]
 8008fac:	0606      	lsls	r6, r0, #24
 8008fae:	d501      	bpl.n	8008fb4 <_printf_i+0xbc>
 8008fb0:	681d      	ldr	r5, [r3, #0]
 8008fb2:	e003      	b.n	8008fbc <_printf_i+0xc4>
 8008fb4:	0645      	lsls	r5, r0, #25
 8008fb6:	d5fb      	bpl.n	8008fb0 <_printf_i+0xb8>
 8008fb8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008fbc:	2d00      	cmp	r5, #0
 8008fbe:	da03      	bge.n	8008fc8 <_printf_i+0xd0>
 8008fc0:	232d      	movs	r3, #45	@ 0x2d
 8008fc2:	426d      	negs	r5, r5
 8008fc4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008fc8:	4858      	ldr	r0, [pc, #352]	@ (800912c <_printf_i+0x234>)
 8008fca:	230a      	movs	r3, #10
 8008fcc:	e011      	b.n	8008ff2 <_printf_i+0xfa>
 8008fce:	6821      	ldr	r1, [r4, #0]
 8008fd0:	6833      	ldr	r3, [r6, #0]
 8008fd2:	0608      	lsls	r0, r1, #24
 8008fd4:	f853 5b04 	ldr.w	r5, [r3], #4
 8008fd8:	d402      	bmi.n	8008fe0 <_printf_i+0xe8>
 8008fda:	0649      	lsls	r1, r1, #25
 8008fdc:	bf48      	it	mi
 8008fde:	b2ad      	uxthmi	r5, r5
 8008fe0:	2f6f      	cmp	r7, #111	@ 0x6f
 8008fe2:	4852      	ldr	r0, [pc, #328]	@ (800912c <_printf_i+0x234>)
 8008fe4:	6033      	str	r3, [r6, #0]
 8008fe6:	bf14      	ite	ne
 8008fe8:	230a      	movne	r3, #10
 8008fea:	2308      	moveq	r3, #8
 8008fec:	2100      	movs	r1, #0
 8008fee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008ff2:	6866      	ldr	r6, [r4, #4]
 8008ff4:	60a6      	str	r6, [r4, #8]
 8008ff6:	2e00      	cmp	r6, #0
 8008ff8:	db05      	blt.n	8009006 <_printf_i+0x10e>
 8008ffa:	6821      	ldr	r1, [r4, #0]
 8008ffc:	432e      	orrs	r6, r5
 8008ffe:	f021 0104 	bic.w	r1, r1, #4
 8009002:	6021      	str	r1, [r4, #0]
 8009004:	d04b      	beq.n	800909e <_printf_i+0x1a6>
 8009006:	4616      	mov	r6, r2
 8009008:	fbb5 f1f3 	udiv	r1, r5, r3
 800900c:	fb03 5711 	mls	r7, r3, r1, r5
 8009010:	5dc7      	ldrb	r7, [r0, r7]
 8009012:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009016:	462f      	mov	r7, r5
 8009018:	42bb      	cmp	r3, r7
 800901a:	460d      	mov	r5, r1
 800901c:	d9f4      	bls.n	8009008 <_printf_i+0x110>
 800901e:	2b08      	cmp	r3, #8
 8009020:	d10b      	bne.n	800903a <_printf_i+0x142>
 8009022:	6823      	ldr	r3, [r4, #0]
 8009024:	07df      	lsls	r7, r3, #31
 8009026:	d508      	bpl.n	800903a <_printf_i+0x142>
 8009028:	6923      	ldr	r3, [r4, #16]
 800902a:	6861      	ldr	r1, [r4, #4]
 800902c:	4299      	cmp	r1, r3
 800902e:	bfde      	ittt	le
 8009030:	2330      	movle	r3, #48	@ 0x30
 8009032:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009036:	f106 36ff 	addle.w	r6, r6, #4294967295
 800903a:	1b92      	subs	r2, r2, r6
 800903c:	6122      	str	r2, [r4, #16]
 800903e:	f8cd a000 	str.w	sl, [sp]
 8009042:	464b      	mov	r3, r9
 8009044:	aa03      	add	r2, sp, #12
 8009046:	4621      	mov	r1, r4
 8009048:	4640      	mov	r0, r8
 800904a:	f7ff fee7 	bl	8008e1c <_printf_common>
 800904e:	3001      	adds	r0, #1
 8009050:	d14a      	bne.n	80090e8 <_printf_i+0x1f0>
 8009052:	f04f 30ff 	mov.w	r0, #4294967295
 8009056:	b004      	add	sp, #16
 8009058:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800905c:	6823      	ldr	r3, [r4, #0]
 800905e:	f043 0320 	orr.w	r3, r3, #32
 8009062:	6023      	str	r3, [r4, #0]
 8009064:	4832      	ldr	r0, [pc, #200]	@ (8009130 <_printf_i+0x238>)
 8009066:	2778      	movs	r7, #120	@ 0x78
 8009068:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800906c:	6823      	ldr	r3, [r4, #0]
 800906e:	6831      	ldr	r1, [r6, #0]
 8009070:	061f      	lsls	r7, r3, #24
 8009072:	f851 5b04 	ldr.w	r5, [r1], #4
 8009076:	d402      	bmi.n	800907e <_printf_i+0x186>
 8009078:	065f      	lsls	r7, r3, #25
 800907a:	bf48      	it	mi
 800907c:	b2ad      	uxthmi	r5, r5
 800907e:	6031      	str	r1, [r6, #0]
 8009080:	07d9      	lsls	r1, r3, #31
 8009082:	bf44      	itt	mi
 8009084:	f043 0320 	orrmi.w	r3, r3, #32
 8009088:	6023      	strmi	r3, [r4, #0]
 800908a:	b11d      	cbz	r5, 8009094 <_printf_i+0x19c>
 800908c:	2310      	movs	r3, #16
 800908e:	e7ad      	b.n	8008fec <_printf_i+0xf4>
 8009090:	4826      	ldr	r0, [pc, #152]	@ (800912c <_printf_i+0x234>)
 8009092:	e7e9      	b.n	8009068 <_printf_i+0x170>
 8009094:	6823      	ldr	r3, [r4, #0]
 8009096:	f023 0320 	bic.w	r3, r3, #32
 800909a:	6023      	str	r3, [r4, #0]
 800909c:	e7f6      	b.n	800908c <_printf_i+0x194>
 800909e:	4616      	mov	r6, r2
 80090a0:	e7bd      	b.n	800901e <_printf_i+0x126>
 80090a2:	6833      	ldr	r3, [r6, #0]
 80090a4:	6825      	ldr	r5, [r4, #0]
 80090a6:	6961      	ldr	r1, [r4, #20]
 80090a8:	1d18      	adds	r0, r3, #4
 80090aa:	6030      	str	r0, [r6, #0]
 80090ac:	062e      	lsls	r6, r5, #24
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	d501      	bpl.n	80090b6 <_printf_i+0x1be>
 80090b2:	6019      	str	r1, [r3, #0]
 80090b4:	e002      	b.n	80090bc <_printf_i+0x1c4>
 80090b6:	0668      	lsls	r0, r5, #25
 80090b8:	d5fb      	bpl.n	80090b2 <_printf_i+0x1ba>
 80090ba:	8019      	strh	r1, [r3, #0]
 80090bc:	2300      	movs	r3, #0
 80090be:	6123      	str	r3, [r4, #16]
 80090c0:	4616      	mov	r6, r2
 80090c2:	e7bc      	b.n	800903e <_printf_i+0x146>
 80090c4:	6833      	ldr	r3, [r6, #0]
 80090c6:	1d1a      	adds	r2, r3, #4
 80090c8:	6032      	str	r2, [r6, #0]
 80090ca:	681e      	ldr	r6, [r3, #0]
 80090cc:	6862      	ldr	r2, [r4, #4]
 80090ce:	2100      	movs	r1, #0
 80090d0:	4630      	mov	r0, r6
 80090d2:	f7f7 f905 	bl	80002e0 <memchr>
 80090d6:	b108      	cbz	r0, 80090dc <_printf_i+0x1e4>
 80090d8:	1b80      	subs	r0, r0, r6
 80090da:	6060      	str	r0, [r4, #4]
 80090dc:	6863      	ldr	r3, [r4, #4]
 80090de:	6123      	str	r3, [r4, #16]
 80090e0:	2300      	movs	r3, #0
 80090e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80090e6:	e7aa      	b.n	800903e <_printf_i+0x146>
 80090e8:	6923      	ldr	r3, [r4, #16]
 80090ea:	4632      	mov	r2, r6
 80090ec:	4649      	mov	r1, r9
 80090ee:	4640      	mov	r0, r8
 80090f0:	47d0      	blx	sl
 80090f2:	3001      	adds	r0, #1
 80090f4:	d0ad      	beq.n	8009052 <_printf_i+0x15a>
 80090f6:	6823      	ldr	r3, [r4, #0]
 80090f8:	079b      	lsls	r3, r3, #30
 80090fa:	d413      	bmi.n	8009124 <_printf_i+0x22c>
 80090fc:	68e0      	ldr	r0, [r4, #12]
 80090fe:	9b03      	ldr	r3, [sp, #12]
 8009100:	4298      	cmp	r0, r3
 8009102:	bfb8      	it	lt
 8009104:	4618      	movlt	r0, r3
 8009106:	e7a6      	b.n	8009056 <_printf_i+0x15e>
 8009108:	2301      	movs	r3, #1
 800910a:	4632      	mov	r2, r6
 800910c:	4649      	mov	r1, r9
 800910e:	4640      	mov	r0, r8
 8009110:	47d0      	blx	sl
 8009112:	3001      	adds	r0, #1
 8009114:	d09d      	beq.n	8009052 <_printf_i+0x15a>
 8009116:	3501      	adds	r5, #1
 8009118:	68e3      	ldr	r3, [r4, #12]
 800911a:	9903      	ldr	r1, [sp, #12]
 800911c:	1a5b      	subs	r3, r3, r1
 800911e:	42ab      	cmp	r3, r5
 8009120:	dcf2      	bgt.n	8009108 <_printf_i+0x210>
 8009122:	e7eb      	b.n	80090fc <_printf_i+0x204>
 8009124:	2500      	movs	r5, #0
 8009126:	f104 0619 	add.w	r6, r4, #25
 800912a:	e7f5      	b.n	8009118 <_printf_i+0x220>
 800912c:	0800cf0e 	.word	0x0800cf0e
 8009130:	0800cf1f 	.word	0x0800cf1f

08009134 <_scanf_float>:
 8009134:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009138:	b087      	sub	sp, #28
 800913a:	4691      	mov	r9, r2
 800913c:	9303      	str	r3, [sp, #12]
 800913e:	688b      	ldr	r3, [r1, #8]
 8009140:	1e5a      	subs	r2, r3, #1
 8009142:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8009146:	bf81      	itttt	hi
 8009148:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800914c:	eb03 0b05 	addhi.w	fp, r3, r5
 8009150:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8009154:	608b      	strhi	r3, [r1, #8]
 8009156:	680b      	ldr	r3, [r1, #0]
 8009158:	460a      	mov	r2, r1
 800915a:	f04f 0500 	mov.w	r5, #0
 800915e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8009162:	f842 3b1c 	str.w	r3, [r2], #28
 8009166:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800916a:	4680      	mov	r8, r0
 800916c:	460c      	mov	r4, r1
 800916e:	bf98      	it	ls
 8009170:	f04f 0b00 	movls.w	fp, #0
 8009174:	9201      	str	r2, [sp, #4]
 8009176:	4616      	mov	r6, r2
 8009178:	46aa      	mov	sl, r5
 800917a:	462f      	mov	r7, r5
 800917c:	9502      	str	r5, [sp, #8]
 800917e:	68a2      	ldr	r2, [r4, #8]
 8009180:	b15a      	cbz	r2, 800919a <_scanf_float+0x66>
 8009182:	f8d9 3000 	ldr.w	r3, [r9]
 8009186:	781b      	ldrb	r3, [r3, #0]
 8009188:	2b4e      	cmp	r3, #78	@ 0x4e
 800918a:	d863      	bhi.n	8009254 <_scanf_float+0x120>
 800918c:	2b40      	cmp	r3, #64	@ 0x40
 800918e:	d83b      	bhi.n	8009208 <_scanf_float+0xd4>
 8009190:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8009194:	b2c8      	uxtb	r0, r1
 8009196:	280e      	cmp	r0, #14
 8009198:	d939      	bls.n	800920e <_scanf_float+0xda>
 800919a:	b11f      	cbz	r7, 80091a4 <_scanf_float+0x70>
 800919c:	6823      	ldr	r3, [r4, #0]
 800919e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80091a2:	6023      	str	r3, [r4, #0]
 80091a4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80091a8:	f1ba 0f01 	cmp.w	sl, #1
 80091ac:	f200 8114 	bhi.w	80093d8 <_scanf_float+0x2a4>
 80091b0:	9b01      	ldr	r3, [sp, #4]
 80091b2:	429e      	cmp	r6, r3
 80091b4:	f200 8105 	bhi.w	80093c2 <_scanf_float+0x28e>
 80091b8:	2001      	movs	r0, #1
 80091ba:	b007      	add	sp, #28
 80091bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091c0:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80091c4:	2a0d      	cmp	r2, #13
 80091c6:	d8e8      	bhi.n	800919a <_scanf_float+0x66>
 80091c8:	a101      	add	r1, pc, #4	@ (adr r1, 80091d0 <_scanf_float+0x9c>)
 80091ca:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80091ce:	bf00      	nop
 80091d0:	08009319 	.word	0x08009319
 80091d4:	0800919b 	.word	0x0800919b
 80091d8:	0800919b 	.word	0x0800919b
 80091dc:	0800919b 	.word	0x0800919b
 80091e0:	08009375 	.word	0x08009375
 80091e4:	0800934f 	.word	0x0800934f
 80091e8:	0800919b 	.word	0x0800919b
 80091ec:	0800919b 	.word	0x0800919b
 80091f0:	08009327 	.word	0x08009327
 80091f4:	0800919b 	.word	0x0800919b
 80091f8:	0800919b 	.word	0x0800919b
 80091fc:	0800919b 	.word	0x0800919b
 8009200:	0800919b 	.word	0x0800919b
 8009204:	080092e3 	.word	0x080092e3
 8009208:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800920c:	e7da      	b.n	80091c4 <_scanf_float+0x90>
 800920e:	290e      	cmp	r1, #14
 8009210:	d8c3      	bhi.n	800919a <_scanf_float+0x66>
 8009212:	a001      	add	r0, pc, #4	@ (adr r0, 8009218 <_scanf_float+0xe4>)
 8009214:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8009218:	080092d3 	.word	0x080092d3
 800921c:	0800919b 	.word	0x0800919b
 8009220:	080092d3 	.word	0x080092d3
 8009224:	08009363 	.word	0x08009363
 8009228:	0800919b 	.word	0x0800919b
 800922c:	08009275 	.word	0x08009275
 8009230:	080092b9 	.word	0x080092b9
 8009234:	080092b9 	.word	0x080092b9
 8009238:	080092b9 	.word	0x080092b9
 800923c:	080092b9 	.word	0x080092b9
 8009240:	080092b9 	.word	0x080092b9
 8009244:	080092b9 	.word	0x080092b9
 8009248:	080092b9 	.word	0x080092b9
 800924c:	080092b9 	.word	0x080092b9
 8009250:	080092b9 	.word	0x080092b9
 8009254:	2b6e      	cmp	r3, #110	@ 0x6e
 8009256:	d809      	bhi.n	800926c <_scanf_float+0x138>
 8009258:	2b60      	cmp	r3, #96	@ 0x60
 800925a:	d8b1      	bhi.n	80091c0 <_scanf_float+0x8c>
 800925c:	2b54      	cmp	r3, #84	@ 0x54
 800925e:	d07b      	beq.n	8009358 <_scanf_float+0x224>
 8009260:	2b59      	cmp	r3, #89	@ 0x59
 8009262:	d19a      	bne.n	800919a <_scanf_float+0x66>
 8009264:	2d07      	cmp	r5, #7
 8009266:	d198      	bne.n	800919a <_scanf_float+0x66>
 8009268:	2508      	movs	r5, #8
 800926a:	e02f      	b.n	80092cc <_scanf_float+0x198>
 800926c:	2b74      	cmp	r3, #116	@ 0x74
 800926e:	d073      	beq.n	8009358 <_scanf_float+0x224>
 8009270:	2b79      	cmp	r3, #121	@ 0x79
 8009272:	e7f6      	b.n	8009262 <_scanf_float+0x12e>
 8009274:	6821      	ldr	r1, [r4, #0]
 8009276:	05c8      	lsls	r0, r1, #23
 8009278:	d51e      	bpl.n	80092b8 <_scanf_float+0x184>
 800927a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800927e:	6021      	str	r1, [r4, #0]
 8009280:	3701      	adds	r7, #1
 8009282:	f1bb 0f00 	cmp.w	fp, #0
 8009286:	d003      	beq.n	8009290 <_scanf_float+0x15c>
 8009288:	3201      	adds	r2, #1
 800928a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800928e:	60a2      	str	r2, [r4, #8]
 8009290:	68a3      	ldr	r3, [r4, #8]
 8009292:	3b01      	subs	r3, #1
 8009294:	60a3      	str	r3, [r4, #8]
 8009296:	6923      	ldr	r3, [r4, #16]
 8009298:	3301      	adds	r3, #1
 800929a:	6123      	str	r3, [r4, #16]
 800929c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80092a0:	3b01      	subs	r3, #1
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	f8c9 3004 	str.w	r3, [r9, #4]
 80092a8:	f340 8082 	ble.w	80093b0 <_scanf_float+0x27c>
 80092ac:	f8d9 3000 	ldr.w	r3, [r9]
 80092b0:	3301      	adds	r3, #1
 80092b2:	f8c9 3000 	str.w	r3, [r9]
 80092b6:	e762      	b.n	800917e <_scanf_float+0x4a>
 80092b8:	eb1a 0105 	adds.w	r1, sl, r5
 80092bc:	f47f af6d 	bne.w	800919a <_scanf_float+0x66>
 80092c0:	6822      	ldr	r2, [r4, #0]
 80092c2:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80092c6:	6022      	str	r2, [r4, #0]
 80092c8:	460d      	mov	r5, r1
 80092ca:	468a      	mov	sl, r1
 80092cc:	f806 3b01 	strb.w	r3, [r6], #1
 80092d0:	e7de      	b.n	8009290 <_scanf_float+0x15c>
 80092d2:	6822      	ldr	r2, [r4, #0]
 80092d4:	0610      	lsls	r0, r2, #24
 80092d6:	f57f af60 	bpl.w	800919a <_scanf_float+0x66>
 80092da:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80092de:	6022      	str	r2, [r4, #0]
 80092e0:	e7f4      	b.n	80092cc <_scanf_float+0x198>
 80092e2:	f1ba 0f00 	cmp.w	sl, #0
 80092e6:	d10c      	bne.n	8009302 <_scanf_float+0x1ce>
 80092e8:	b977      	cbnz	r7, 8009308 <_scanf_float+0x1d4>
 80092ea:	6822      	ldr	r2, [r4, #0]
 80092ec:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80092f0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80092f4:	d108      	bne.n	8009308 <_scanf_float+0x1d4>
 80092f6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80092fa:	6022      	str	r2, [r4, #0]
 80092fc:	f04f 0a01 	mov.w	sl, #1
 8009300:	e7e4      	b.n	80092cc <_scanf_float+0x198>
 8009302:	f1ba 0f02 	cmp.w	sl, #2
 8009306:	d050      	beq.n	80093aa <_scanf_float+0x276>
 8009308:	2d01      	cmp	r5, #1
 800930a:	d002      	beq.n	8009312 <_scanf_float+0x1de>
 800930c:	2d04      	cmp	r5, #4
 800930e:	f47f af44 	bne.w	800919a <_scanf_float+0x66>
 8009312:	3501      	adds	r5, #1
 8009314:	b2ed      	uxtb	r5, r5
 8009316:	e7d9      	b.n	80092cc <_scanf_float+0x198>
 8009318:	f1ba 0f01 	cmp.w	sl, #1
 800931c:	f47f af3d 	bne.w	800919a <_scanf_float+0x66>
 8009320:	f04f 0a02 	mov.w	sl, #2
 8009324:	e7d2      	b.n	80092cc <_scanf_float+0x198>
 8009326:	b975      	cbnz	r5, 8009346 <_scanf_float+0x212>
 8009328:	2f00      	cmp	r7, #0
 800932a:	f47f af37 	bne.w	800919c <_scanf_float+0x68>
 800932e:	6822      	ldr	r2, [r4, #0]
 8009330:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8009334:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8009338:	f040 80fc 	bne.w	8009534 <_scanf_float+0x400>
 800933c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009340:	6022      	str	r2, [r4, #0]
 8009342:	2501      	movs	r5, #1
 8009344:	e7c2      	b.n	80092cc <_scanf_float+0x198>
 8009346:	2d03      	cmp	r5, #3
 8009348:	d0e3      	beq.n	8009312 <_scanf_float+0x1de>
 800934a:	2d05      	cmp	r5, #5
 800934c:	e7df      	b.n	800930e <_scanf_float+0x1da>
 800934e:	2d02      	cmp	r5, #2
 8009350:	f47f af23 	bne.w	800919a <_scanf_float+0x66>
 8009354:	2503      	movs	r5, #3
 8009356:	e7b9      	b.n	80092cc <_scanf_float+0x198>
 8009358:	2d06      	cmp	r5, #6
 800935a:	f47f af1e 	bne.w	800919a <_scanf_float+0x66>
 800935e:	2507      	movs	r5, #7
 8009360:	e7b4      	b.n	80092cc <_scanf_float+0x198>
 8009362:	6822      	ldr	r2, [r4, #0]
 8009364:	0591      	lsls	r1, r2, #22
 8009366:	f57f af18 	bpl.w	800919a <_scanf_float+0x66>
 800936a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800936e:	6022      	str	r2, [r4, #0]
 8009370:	9702      	str	r7, [sp, #8]
 8009372:	e7ab      	b.n	80092cc <_scanf_float+0x198>
 8009374:	6822      	ldr	r2, [r4, #0]
 8009376:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800937a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800937e:	d005      	beq.n	800938c <_scanf_float+0x258>
 8009380:	0550      	lsls	r0, r2, #21
 8009382:	f57f af0a 	bpl.w	800919a <_scanf_float+0x66>
 8009386:	2f00      	cmp	r7, #0
 8009388:	f000 80d4 	beq.w	8009534 <_scanf_float+0x400>
 800938c:	0591      	lsls	r1, r2, #22
 800938e:	bf58      	it	pl
 8009390:	9902      	ldrpl	r1, [sp, #8]
 8009392:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009396:	bf58      	it	pl
 8009398:	1a79      	subpl	r1, r7, r1
 800939a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800939e:	bf58      	it	pl
 80093a0:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80093a4:	6022      	str	r2, [r4, #0]
 80093a6:	2700      	movs	r7, #0
 80093a8:	e790      	b.n	80092cc <_scanf_float+0x198>
 80093aa:	f04f 0a03 	mov.w	sl, #3
 80093ae:	e78d      	b.n	80092cc <_scanf_float+0x198>
 80093b0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80093b4:	4649      	mov	r1, r9
 80093b6:	4640      	mov	r0, r8
 80093b8:	4798      	blx	r3
 80093ba:	2800      	cmp	r0, #0
 80093bc:	f43f aedf 	beq.w	800917e <_scanf_float+0x4a>
 80093c0:	e6eb      	b.n	800919a <_scanf_float+0x66>
 80093c2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80093c6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80093ca:	464a      	mov	r2, r9
 80093cc:	4640      	mov	r0, r8
 80093ce:	4798      	blx	r3
 80093d0:	6923      	ldr	r3, [r4, #16]
 80093d2:	3b01      	subs	r3, #1
 80093d4:	6123      	str	r3, [r4, #16]
 80093d6:	e6eb      	b.n	80091b0 <_scanf_float+0x7c>
 80093d8:	1e6b      	subs	r3, r5, #1
 80093da:	2b06      	cmp	r3, #6
 80093dc:	d824      	bhi.n	8009428 <_scanf_float+0x2f4>
 80093de:	2d02      	cmp	r5, #2
 80093e0:	d836      	bhi.n	8009450 <_scanf_float+0x31c>
 80093e2:	9b01      	ldr	r3, [sp, #4]
 80093e4:	429e      	cmp	r6, r3
 80093e6:	f67f aee7 	bls.w	80091b8 <_scanf_float+0x84>
 80093ea:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80093ee:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80093f2:	464a      	mov	r2, r9
 80093f4:	4640      	mov	r0, r8
 80093f6:	4798      	blx	r3
 80093f8:	6923      	ldr	r3, [r4, #16]
 80093fa:	3b01      	subs	r3, #1
 80093fc:	6123      	str	r3, [r4, #16]
 80093fe:	e7f0      	b.n	80093e2 <_scanf_float+0x2ae>
 8009400:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009404:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8009408:	464a      	mov	r2, r9
 800940a:	4640      	mov	r0, r8
 800940c:	4798      	blx	r3
 800940e:	6923      	ldr	r3, [r4, #16]
 8009410:	3b01      	subs	r3, #1
 8009412:	6123      	str	r3, [r4, #16]
 8009414:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009418:	fa5f fa8a 	uxtb.w	sl, sl
 800941c:	f1ba 0f02 	cmp.w	sl, #2
 8009420:	d1ee      	bne.n	8009400 <_scanf_float+0x2cc>
 8009422:	3d03      	subs	r5, #3
 8009424:	b2ed      	uxtb	r5, r5
 8009426:	1b76      	subs	r6, r6, r5
 8009428:	6823      	ldr	r3, [r4, #0]
 800942a:	05da      	lsls	r2, r3, #23
 800942c:	d530      	bpl.n	8009490 <_scanf_float+0x35c>
 800942e:	055b      	lsls	r3, r3, #21
 8009430:	d511      	bpl.n	8009456 <_scanf_float+0x322>
 8009432:	9b01      	ldr	r3, [sp, #4]
 8009434:	429e      	cmp	r6, r3
 8009436:	f67f aebf 	bls.w	80091b8 <_scanf_float+0x84>
 800943a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800943e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009442:	464a      	mov	r2, r9
 8009444:	4640      	mov	r0, r8
 8009446:	4798      	blx	r3
 8009448:	6923      	ldr	r3, [r4, #16]
 800944a:	3b01      	subs	r3, #1
 800944c:	6123      	str	r3, [r4, #16]
 800944e:	e7f0      	b.n	8009432 <_scanf_float+0x2fe>
 8009450:	46aa      	mov	sl, r5
 8009452:	46b3      	mov	fp, r6
 8009454:	e7de      	b.n	8009414 <_scanf_float+0x2e0>
 8009456:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800945a:	6923      	ldr	r3, [r4, #16]
 800945c:	2965      	cmp	r1, #101	@ 0x65
 800945e:	f103 33ff 	add.w	r3, r3, #4294967295
 8009462:	f106 35ff 	add.w	r5, r6, #4294967295
 8009466:	6123      	str	r3, [r4, #16]
 8009468:	d00c      	beq.n	8009484 <_scanf_float+0x350>
 800946a:	2945      	cmp	r1, #69	@ 0x45
 800946c:	d00a      	beq.n	8009484 <_scanf_float+0x350>
 800946e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009472:	464a      	mov	r2, r9
 8009474:	4640      	mov	r0, r8
 8009476:	4798      	blx	r3
 8009478:	6923      	ldr	r3, [r4, #16]
 800947a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800947e:	3b01      	subs	r3, #1
 8009480:	1eb5      	subs	r5, r6, #2
 8009482:	6123      	str	r3, [r4, #16]
 8009484:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009488:	464a      	mov	r2, r9
 800948a:	4640      	mov	r0, r8
 800948c:	4798      	blx	r3
 800948e:	462e      	mov	r6, r5
 8009490:	6822      	ldr	r2, [r4, #0]
 8009492:	f012 0210 	ands.w	r2, r2, #16
 8009496:	d001      	beq.n	800949c <_scanf_float+0x368>
 8009498:	2000      	movs	r0, #0
 800949a:	e68e      	b.n	80091ba <_scanf_float+0x86>
 800949c:	7032      	strb	r2, [r6, #0]
 800949e:	6823      	ldr	r3, [r4, #0]
 80094a0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80094a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80094a8:	d123      	bne.n	80094f2 <_scanf_float+0x3be>
 80094aa:	9b02      	ldr	r3, [sp, #8]
 80094ac:	429f      	cmp	r7, r3
 80094ae:	d00a      	beq.n	80094c6 <_scanf_float+0x392>
 80094b0:	1bda      	subs	r2, r3, r7
 80094b2:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80094b6:	429e      	cmp	r6, r3
 80094b8:	bf28      	it	cs
 80094ba:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80094be:	491e      	ldr	r1, [pc, #120]	@ (8009538 <_scanf_float+0x404>)
 80094c0:	4630      	mov	r0, r6
 80094c2:	f000 f8ff 	bl	80096c4 <siprintf>
 80094c6:	9901      	ldr	r1, [sp, #4]
 80094c8:	2200      	movs	r2, #0
 80094ca:	4640      	mov	r0, r8
 80094cc:	f002 fb2a 	bl	800bb24 <_strtod_r>
 80094d0:	9b03      	ldr	r3, [sp, #12]
 80094d2:	6821      	ldr	r1, [r4, #0]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	f011 0f02 	tst.w	r1, #2
 80094da:	f103 0204 	add.w	r2, r3, #4
 80094de:	d015      	beq.n	800950c <_scanf_float+0x3d8>
 80094e0:	9903      	ldr	r1, [sp, #12]
 80094e2:	600a      	str	r2, [r1, #0]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	ed83 0b00 	vstr	d0, [r3]
 80094ea:	68e3      	ldr	r3, [r4, #12]
 80094ec:	3301      	adds	r3, #1
 80094ee:	60e3      	str	r3, [r4, #12]
 80094f0:	e7d2      	b.n	8009498 <_scanf_float+0x364>
 80094f2:	9b04      	ldr	r3, [sp, #16]
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d0e6      	beq.n	80094c6 <_scanf_float+0x392>
 80094f8:	9905      	ldr	r1, [sp, #20]
 80094fa:	230a      	movs	r3, #10
 80094fc:	3101      	adds	r1, #1
 80094fe:	4640      	mov	r0, r8
 8009500:	f002 fb90 	bl	800bc24 <_strtol_r>
 8009504:	9b04      	ldr	r3, [sp, #16]
 8009506:	9e05      	ldr	r6, [sp, #20]
 8009508:	1ac2      	subs	r2, r0, r3
 800950a:	e7d2      	b.n	80094b2 <_scanf_float+0x37e>
 800950c:	f011 0f04 	tst.w	r1, #4
 8009510:	9903      	ldr	r1, [sp, #12]
 8009512:	600a      	str	r2, [r1, #0]
 8009514:	d1e6      	bne.n	80094e4 <_scanf_float+0x3b0>
 8009516:	eeb4 0b40 	vcmp.f64	d0, d0
 800951a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800951e:	681d      	ldr	r5, [r3, #0]
 8009520:	d705      	bvc.n	800952e <_scanf_float+0x3fa>
 8009522:	4806      	ldr	r0, [pc, #24]	@ (800953c <_scanf_float+0x408>)
 8009524:	f000 f9b4 	bl	8009890 <nanf>
 8009528:	ed85 0a00 	vstr	s0, [r5]
 800952c:	e7dd      	b.n	80094ea <_scanf_float+0x3b6>
 800952e:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8009532:	e7f9      	b.n	8009528 <_scanf_float+0x3f4>
 8009534:	2700      	movs	r7, #0
 8009536:	e635      	b.n	80091a4 <_scanf_float+0x70>
 8009538:	0800cf30 	.word	0x0800cf30
 800953c:	0800d071 	.word	0x0800d071

08009540 <std>:
 8009540:	2300      	movs	r3, #0
 8009542:	b510      	push	{r4, lr}
 8009544:	4604      	mov	r4, r0
 8009546:	e9c0 3300 	strd	r3, r3, [r0]
 800954a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800954e:	6083      	str	r3, [r0, #8]
 8009550:	8181      	strh	r1, [r0, #12]
 8009552:	6643      	str	r3, [r0, #100]	@ 0x64
 8009554:	81c2      	strh	r2, [r0, #14]
 8009556:	6183      	str	r3, [r0, #24]
 8009558:	4619      	mov	r1, r3
 800955a:	2208      	movs	r2, #8
 800955c:	305c      	adds	r0, #92	@ 0x5c
 800955e:	f000 f916 	bl	800978e <memset>
 8009562:	4b0d      	ldr	r3, [pc, #52]	@ (8009598 <std+0x58>)
 8009564:	6263      	str	r3, [r4, #36]	@ 0x24
 8009566:	4b0d      	ldr	r3, [pc, #52]	@ (800959c <std+0x5c>)
 8009568:	62a3      	str	r3, [r4, #40]	@ 0x28
 800956a:	4b0d      	ldr	r3, [pc, #52]	@ (80095a0 <std+0x60>)
 800956c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800956e:	4b0d      	ldr	r3, [pc, #52]	@ (80095a4 <std+0x64>)
 8009570:	6323      	str	r3, [r4, #48]	@ 0x30
 8009572:	4b0d      	ldr	r3, [pc, #52]	@ (80095a8 <std+0x68>)
 8009574:	6224      	str	r4, [r4, #32]
 8009576:	429c      	cmp	r4, r3
 8009578:	d006      	beq.n	8009588 <std+0x48>
 800957a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800957e:	4294      	cmp	r4, r2
 8009580:	d002      	beq.n	8009588 <std+0x48>
 8009582:	33d0      	adds	r3, #208	@ 0xd0
 8009584:	429c      	cmp	r4, r3
 8009586:	d105      	bne.n	8009594 <std+0x54>
 8009588:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800958c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009590:	f000 b97a 	b.w	8009888 <__retarget_lock_init_recursive>
 8009594:	bd10      	pop	{r4, pc}
 8009596:	bf00      	nop
 8009598:	08009709 	.word	0x08009709
 800959c:	0800972b 	.word	0x0800972b
 80095a0:	08009763 	.word	0x08009763
 80095a4:	08009787 	.word	0x08009787
 80095a8:	240008d0 	.word	0x240008d0

080095ac <stdio_exit_handler>:
 80095ac:	4a02      	ldr	r2, [pc, #8]	@ (80095b8 <stdio_exit_handler+0xc>)
 80095ae:	4903      	ldr	r1, [pc, #12]	@ (80095bc <stdio_exit_handler+0x10>)
 80095b0:	4803      	ldr	r0, [pc, #12]	@ (80095c0 <stdio_exit_handler+0x14>)
 80095b2:	f000 b869 	b.w	8009688 <_fwalk_sglue>
 80095b6:	bf00      	nop
 80095b8:	24000344 	.word	0x24000344
 80095bc:	0800bfe1 	.word	0x0800bfe1
 80095c0:	24000354 	.word	0x24000354

080095c4 <cleanup_stdio>:
 80095c4:	6841      	ldr	r1, [r0, #4]
 80095c6:	4b0c      	ldr	r3, [pc, #48]	@ (80095f8 <cleanup_stdio+0x34>)
 80095c8:	4299      	cmp	r1, r3
 80095ca:	b510      	push	{r4, lr}
 80095cc:	4604      	mov	r4, r0
 80095ce:	d001      	beq.n	80095d4 <cleanup_stdio+0x10>
 80095d0:	f002 fd06 	bl	800bfe0 <_fflush_r>
 80095d4:	68a1      	ldr	r1, [r4, #8]
 80095d6:	4b09      	ldr	r3, [pc, #36]	@ (80095fc <cleanup_stdio+0x38>)
 80095d8:	4299      	cmp	r1, r3
 80095da:	d002      	beq.n	80095e2 <cleanup_stdio+0x1e>
 80095dc:	4620      	mov	r0, r4
 80095de:	f002 fcff 	bl	800bfe0 <_fflush_r>
 80095e2:	68e1      	ldr	r1, [r4, #12]
 80095e4:	4b06      	ldr	r3, [pc, #24]	@ (8009600 <cleanup_stdio+0x3c>)
 80095e6:	4299      	cmp	r1, r3
 80095e8:	d004      	beq.n	80095f4 <cleanup_stdio+0x30>
 80095ea:	4620      	mov	r0, r4
 80095ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80095f0:	f002 bcf6 	b.w	800bfe0 <_fflush_r>
 80095f4:	bd10      	pop	{r4, pc}
 80095f6:	bf00      	nop
 80095f8:	240008d0 	.word	0x240008d0
 80095fc:	24000938 	.word	0x24000938
 8009600:	240009a0 	.word	0x240009a0

08009604 <global_stdio_init.part.0>:
 8009604:	b510      	push	{r4, lr}
 8009606:	4b0b      	ldr	r3, [pc, #44]	@ (8009634 <global_stdio_init.part.0+0x30>)
 8009608:	4c0b      	ldr	r4, [pc, #44]	@ (8009638 <global_stdio_init.part.0+0x34>)
 800960a:	4a0c      	ldr	r2, [pc, #48]	@ (800963c <global_stdio_init.part.0+0x38>)
 800960c:	601a      	str	r2, [r3, #0]
 800960e:	4620      	mov	r0, r4
 8009610:	2200      	movs	r2, #0
 8009612:	2104      	movs	r1, #4
 8009614:	f7ff ff94 	bl	8009540 <std>
 8009618:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800961c:	2201      	movs	r2, #1
 800961e:	2109      	movs	r1, #9
 8009620:	f7ff ff8e 	bl	8009540 <std>
 8009624:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009628:	2202      	movs	r2, #2
 800962a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800962e:	2112      	movs	r1, #18
 8009630:	f7ff bf86 	b.w	8009540 <std>
 8009634:	24000a08 	.word	0x24000a08
 8009638:	240008d0 	.word	0x240008d0
 800963c:	080095ad 	.word	0x080095ad

08009640 <__sfp_lock_acquire>:
 8009640:	4801      	ldr	r0, [pc, #4]	@ (8009648 <__sfp_lock_acquire+0x8>)
 8009642:	f000 b922 	b.w	800988a <__retarget_lock_acquire_recursive>
 8009646:	bf00      	nop
 8009648:	24000a11 	.word	0x24000a11

0800964c <__sfp_lock_release>:
 800964c:	4801      	ldr	r0, [pc, #4]	@ (8009654 <__sfp_lock_release+0x8>)
 800964e:	f000 b91d 	b.w	800988c <__retarget_lock_release_recursive>
 8009652:	bf00      	nop
 8009654:	24000a11 	.word	0x24000a11

08009658 <__sinit>:
 8009658:	b510      	push	{r4, lr}
 800965a:	4604      	mov	r4, r0
 800965c:	f7ff fff0 	bl	8009640 <__sfp_lock_acquire>
 8009660:	6a23      	ldr	r3, [r4, #32]
 8009662:	b11b      	cbz	r3, 800966c <__sinit+0x14>
 8009664:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009668:	f7ff bff0 	b.w	800964c <__sfp_lock_release>
 800966c:	4b04      	ldr	r3, [pc, #16]	@ (8009680 <__sinit+0x28>)
 800966e:	6223      	str	r3, [r4, #32]
 8009670:	4b04      	ldr	r3, [pc, #16]	@ (8009684 <__sinit+0x2c>)
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	2b00      	cmp	r3, #0
 8009676:	d1f5      	bne.n	8009664 <__sinit+0xc>
 8009678:	f7ff ffc4 	bl	8009604 <global_stdio_init.part.0>
 800967c:	e7f2      	b.n	8009664 <__sinit+0xc>
 800967e:	bf00      	nop
 8009680:	080095c5 	.word	0x080095c5
 8009684:	24000a08 	.word	0x24000a08

08009688 <_fwalk_sglue>:
 8009688:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800968c:	4607      	mov	r7, r0
 800968e:	4688      	mov	r8, r1
 8009690:	4614      	mov	r4, r2
 8009692:	2600      	movs	r6, #0
 8009694:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009698:	f1b9 0901 	subs.w	r9, r9, #1
 800969c:	d505      	bpl.n	80096aa <_fwalk_sglue+0x22>
 800969e:	6824      	ldr	r4, [r4, #0]
 80096a0:	2c00      	cmp	r4, #0
 80096a2:	d1f7      	bne.n	8009694 <_fwalk_sglue+0xc>
 80096a4:	4630      	mov	r0, r6
 80096a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80096aa:	89ab      	ldrh	r3, [r5, #12]
 80096ac:	2b01      	cmp	r3, #1
 80096ae:	d907      	bls.n	80096c0 <_fwalk_sglue+0x38>
 80096b0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80096b4:	3301      	adds	r3, #1
 80096b6:	d003      	beq.n	80096c0 <_fwalk_sglue+0x38>
 80096b8:	4629      	mov	r1, r5
 80096ba:	4638      	mov	r0, r7
 80096bc:	47c0      	blx	r8
 80096be:	4306      	orrs	r6, r0
 80096c0:	3568      	adds	r5, #104	@ 0x68
 80096c2:	e7e9      	b.n	8009698 <_fwalk_sglue+0x10>

080096c4 <siprintf>:
 80096c4:	b40e      	push	{r1, r2, r3}
 80096c6:	b510      	push	{r4, lr}
 80096c8:	b09d      	sub	sp, #116	@ 0x74
 80096ca:	ab1f      	add	r3, sp, #124	@ 0x7c
 80096cc:	9002      	str	r0, [sp, #8]
 80096ce:	9006      	str	r0, [sp, #24]
 80096d0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80096d4:	480a      	ldr	r0, [pc, #40]	@ (8009700 <siprintf+0x3c>)
 80096d6:	9107      	str	r1, [sp, #28]
 80096d8:	9104      	str	r1, [sp, #16]
 80096da:	490a      	ldr	r1, [pc, #40]	@ (8009704 <siprintf+0x40>)
 80096dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80096e0:	9105      	str	r1, [sp, #20]
 80096e2:	2400      	movs	r4, #0
 80096e4:	a902      	add	r1, sp, #8
 80096e6:	6800      	ldr	r0, [r0, #0]
 80096e8:	9301      	str	r3, [sp, #4]
 80096ea:	941b      	str	r4, [sp, #108]	@ 0x6c
 80096ec:	f002 faf8 	bl	800bce0 <_svfiprintf_r>
 80096f0:	9b02      	ldr	r3, [sp, #8]
 80096f2:	701c      	strb	r4, [r3, #0]
 80096f4:	b01d      	add	sp, #116	@ 0x74
 80096f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80096fa:	b003      	add	sp, #12
 80096fc:	4770      	bx	lr
 80096fe:	bf00      	nop
 8009700:	24000350 	.word	0x24000350
 8009704:	ffff0208 	.word	0xffff0208

08009708 <__sread>:
 8009708:	b510      	push	{r4, lr}
 800970a:	460c      	mov	r4, r1
 800970c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009710:	f000 f86c 	bl	80097ec <_read_r>
 8009714:	2800      	cmp	r0, #0
 8009716:	bfab      	itete	ge
 8009718:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800971a:	89a3      	ldrhlt	r3, [r4, #12]
 800971c:	181b      	addge	r3, r3, r0
 800971e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009722:	bfac      	ite	ge
 8009724:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009726:	81a3      	strhlt	r3, [r4, #12]
 8009728:	bd10      	pop	{r4, pc}

0800972a <__swrite>:
 800972a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800972e:	461f      	mov	r7, r3
 8009730:	898b      	ldrh	r3, [r1, #12]
 8009732:	05db      	lsls	r3, r3, #23
 8009734:	4605      	mov	r5, r0
 8009736:	460c      	mov	r4, r1
 8009738:	4616      	mov	r6, r2
 800973a:	d505      	bpl.n	8009748 <__swrite+0x1e>
 800973c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009740:	2302      	movs	r3, #2
 8009742:	2200      	movs	r2, #0
 8009744:	f000 f840 	bl	80097c8 <_lseek_r>
 8009748:	89a3      	ldrh	r3, [r4, #12]
 800974a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800974e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009752:	81a3      	strh	r3, [r4, #12]
 8009754:	4632      	mov	r2, r6
 8009756:	463b      	mov	r3, r7
 8009758:	4628      	mov	r0, r5
 800975a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800975e:	f000 b857 	b.w	8009810 <_write_r>

08009762 <__sseek>:
 8009762:	b510      	push	{r4, lr}
 8009764:	460c      	mov	r4, r1
 8009766:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800976a:	f000 f82d 	bl	80097c8 <_lseek_r>
 800976e:	1c43      	adds	r3, r0, #1
 8009770:	89a3      	ldrh	r3, [r4, #12]
 8009772:	bf15      	itete	ne
 8009774:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009776:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800977a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800977e:	81a3      	strheq	r3, [r4, #12]
 8009780:	bf18      	it	ne
 8009782:	81a3      	strhne	r3, [r4, #12]
 8009784:	bd10      	pop	{r4, pc}

08009786 <__sclose>:
 8009786:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800978a:	f000 b80d 	b.w	80097a8 <_close_r>

0800978e <memset>:
 800978e:	4402      	add	r2, r0
 8009790:	4603      	mov	r3, r0
 8009792:	4293      	cmp	r3, r2
 8009794:	d100      	bne.n	8009798 <memset+0xa>
 8009796:	4770      	bx	lr
 8009798:	f803 1b01 	strb.w	r1, [r3], #1
 800979c:	e7f9      	b.n	8009792 <memset+0x4>
	...

080097a0 <_localeconv_r>:
 80097a0:	4800      	ldr	r0, [pc, #0]	@ (80097a4 <_localeconv_r+0x4>)
 80097a2:	4770      	bx	lr
 80097a4:	24000490 	.word	0x24000490

080097a8 <_close_r>:
 80097a8:	b538      	push	{r3, r4, r5, lr}
 80097aa:	4d06      	ldr	r5, [pc, #24]	@ (80097c4 <_close_r+0x1c>)
 80097ac:	2300      	movs	r3, #0
 80097ae:	4604      	mov	r4, r0
 80097b0:	4608      	mov	r0, r1
 80097b2:	602b      	str	r3, [r5, #0]
 80097b4:	f7f9 f848 	bl	8002848 <_close>
 80097b8:	1c43      	adds	r3, r0, #1
 80097ba:	d102      	bne.n	80097c2 <_close_r+0x1a>
 80097bc:	682b      	ldr	r3, [r5, #0]
 80097be:	b103      	cbz	r3, 80097c2 <_close_r+0x1a>
 80097c0:	6023      	str	r3, [r4, #0]
 80097c2:	bd38      	pop	{r3, r4, r5, pc}
 80097c4:	24000a0c 	.word	0x24000a0c

080097c8 <_lseek_r>:
 80097c8:	b538      	push	{r3, r4, r5, lr}
 80097ca:	4d07      	ldr	r5, [pc, #28]	@ (80097e8 <_lseek_r+0x20>)
 80097cc:	4604      	mov	r4, r0
 80097ce:	4608      	mov	r0, r1
 80097d0:	4611      	mov	r1, r2
 80097d2:	2200      	movs	r2, #0
 80097d4:	602a      	str	r2, [r5, #0]
 80097d6:	461a      	mov	r2, r3
 80097d8:	f7f9 f85d 	bl	8002896 <_lseek>
 80097dc:	1c43      	adds	r3, r0, #1
 80097de:	d102      	bne.n	80097e6 <_lseek_r+0x1e>
 80097e0:	682b      	ldr	r3, [r5, #0]
 80097e2:	b103      	cbz	r3, 80097e6 <_lseek_r+0x1e>
 80097e4:	6023      	str	r3, [r4, #0]
 80097e6:	bd38      	pop	{r3, r4, r5, pc}
 80097e8:	24000a0c 	.word	0x24000a0c

080097ec <_read_r>:
 80097ec:	b538      	push	{r3, r4, r5, lr}
 80097ee:	4d07      	ldr	r5, [pc, #28]	@ (800980c <_read_r+0x20>)
 80097f0:	4604      	mov	r4, r0
 80097f2:	4608      	mov	r0, r1
 80097f4:	4611      	mov	r1, r2
 80097f6:	2200      	movs	r2, #0
 80097f8:	602a      	str	r2, [r5, #0]
 80097fa:	461a      	mov	r2, r3
 80097fc:	f7f8 ffeb 	bl	80027d6 <_read>
 8009800:	1c43      	adds	r3, r0, #1
 8009802:	d102      	bne.n	800980a <_read_r+0x1e>
 8009804:	682b      	ldr	r3, [r5, #0]
 8009806:	b103      	cbz	r3, 800980a <_read_r+0x1e>
 8009808:	6023      	str	r3, [r4, #0]
 800980a:	bd38      	pop	{r3, r4, r5, pc}
 800980c:	24000a0c 	.word	0x24000a0c

08009810 <_write_r>:
 8009810:	b538      	push	{r3, r4, r5, lr}
 8009812:	4d07      	ldr	r5, [pc, #28]	@ (8009830 <_write_r+0x20>)
 8009814:	4604      	mov	r4, r0
 8009816:	4608      	mov	r0, r1
 8009818:	4611      	mov	r1, r2
 800981a:	2200      	movs	r2, #0
 800981c:	602a      	str	r2, [r5, #0]
 800981e:	461a      	mov	r2, r3
 8009820:	f7f8 fff6 	bl	8002810 <_write>
 8009824:	1c43      	adds	r3, r0, #1
 8009826:	d102      	bne.n	800982e <_write_r+0x1e>
 8009828:	682b      	ldr	r3, [r5, #0]
 800982a:	b103      	cbz	r3, 800982e <_write_r+0x1e>
 800982c:	6023      	str	r3, [r4, #0]
 800982e:	bd38      	pop	{r3, r4, r5, pc}
 8009830:	24000a0c 	.word	0x24000a0c

08009834 <__errno>:
 8009834:	4b01      	ldr	r3, [pc, #4]	@ (800983c <__errno+0x8>)
 8009836:	6818      	ldr	r0, [r3, #0]
 8009838:	4770      	bx	lr
 800983a:	bf00      	nop
 800983c:	24000350 	.word	0x24000350

08009840 <__libc_init_array>:
 8009840:	b570      	push	{r4, r5, r6, lr}
 8009842:	4d0d      	ldr	r5, [pc, #52]	@ (8009878 <__libc_init_array+0x38>)
 8009844:	4c0d      	ldr	r4, [pc, #52]	@ (800987c <__libc_init_array+0x3c>)
 8009846:	1b64      	subs	r4, r4, r5
 8009848:	10a4      	asrs	r4, r4, #2
 800984a:	2600      	movs	r6, #0
 800984c:	42a6      	cmp	r6, r4
 800984e:	d109      	bne.n	8009864 <__libc_init_array+0x24>
 8009850:	4d0b      	ldr	r5, [pc, #44]	@ (8009880 <__libc_init_array+0x40>)
 8009852:	4c0c      	ldr	r4, [pc, #48]	@ (8009884 <__libc_init_array+0x44>)
 8009854:	f003 fab6 	bl	800cdc4 <_init>
 8009858:	1b64      	subs	r4, r4, r5
 800985a:	10a4      	asrs	r4, r4, #2
 800985c:	2600      	movs	r6, #0
 800985e:	42a6      	cmp	r6, r4
 8009860:	d105      	bne.n	800986e <__libc_init_array+0x2e>
 8009862:	bd70      	pop	{r4, r5, r6, pc}
 8009864:	f855 3b04 	ldr.w	r3, [r5], #4
 8009868:	4798      	blx	r3
 800986a:	3601      	adds	r6, #1
 800986c:	e7ee      	b.n	800984c <__libc_init_array+0xc>
 800986e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009872:	4798      	blx	r3
 8009874:	3601      	adds	r6, #1
 8009876:	e7f2      	b.n	800985e <__libc_init_array+0x1e>
 8009878:	0800d32c 	.word	0x0800d32c
 800987c:	0800d32c 	.word	0x0800d32c
 8009880:	0800d32c 	.word	0x0800d32c
 8009884:	0800d330 	.word	0x0800d330

08009888 <__retarget_lock_init_recursive>:
 8009888:	4770      	bx	lr

0800988a <__retarget_lock_acquire_recursive>:
 800988a:	4770      	bx	lr

0800988c <__retarget_lock_release_recursive>:
 800988c:	4770      	bx	lr
	...

08009890 <nanf>:
 8009890:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8009898 <nanf+0x8>
 8009894:	4770      	bx	lr
 8009896:	bf00      	nop
 8009898:	7fc00000 	.word	0x7fc00000

0800989c <quorem>:
 800989c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098a0:	6903      	ldr	r3, [r0, #16]
 80098a2:	690c      	ldr	r4, [r1, #16]
 80098a4:	42a3      	cmp	r3, r4
 80098a6:	4607      	mov	r7, r0
 80098a8:	db7e      	blt.n	80099a8 <quorem+0x10c>
 80098aa:	3c01      	subs	r4, #1
 80098ac:	f101 0814 	add.w	r8, r1, #20
 80098b0:	00a3      	lsls	r3, r4, #2
 80098b2:	f100 0514 	add.w	r5, r0, #20
 80098b6:	9300      	str	r3, [sp, #0]
 80098b8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80098bc:	9301      	str	r3, [sp, #4]
 80098be:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80098c2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80098c6:	3301      	adds	r3, #1
 80098c8:	429a      	cmp	r2, r3
 80098ca:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80098ce:	fbb2 f6f3 	udiv	r6, r2, r3
 80098d2:	d32e      	bcc.n	8009932 <quorem+0x96>
 80098d4:	f04f 0a00 	mov.w	sl, #0
 80098d8:	46c4      	mov	ip, r8
 80098da:	46ae      	mov	lr, r5
 80098dc:	46d3      	mov	fp, sl
 80098de:	f85c 3b04 	ldr.w	r3, [ip], #4
 80098e2:	b298      	uxth	r0, r3
 80098e4:	fb06 a000 	mla	r0, r6, r0, sl
 80098e8:	0c02      	lsrs	r2, r0, #16
 80098ea:	0c1b      	lsrs	r3, r3, #16
 80098ec:	fb06 2303 	mla	r3, r6, r3, r2
 80098f0:	f8de 2000 	ldr.w	r2, [lr]
 80098f4:	b280      	uxth	r0, r0
 80098f6:	b292      	uxth	r2, r2
 80098f8:	1a12      	subs	r2, r2, r0
 80098fa:	445a      	add	r2, fp
 80098fc:	f8de 0000 	ldr.w	r0, [lr]
 8009900:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009904:	b29b      	uxth	r3, r3
 8009906:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800990a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800990e:	b292      	uxth	r2, r2
 8009910:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009914:	45e1      	cmp	r9, ip
 8009916:	f84e 2b04 	str.w	r2, [lr], #4
 800991a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800991e:	d2de      	bcs.n	80098de <quorem+0x42>
 8009920:	9b00      	ldr	r3, [sp, #0]
 8009922:	58eb      	ldr	r3, [r5, r3]
 8009924:	b92b      	cbnz	r3, 8009932 <quorem+0x96>
 8009926:	9b01      	ldr	r3, [sp, #4]
 8009928:	3b04      	subs	r3, #4
 800992a:	429d      	cmp	r5, r3
 800992c:	461a      	mov	r2, r3
 800992e:	d32f      	bcc.n	8009990 <quorem+0xf4>
 8009930:	613c      	str	r4, [r7, #16]
 8009932:	4638      	mov	r0, r7
 8009934:	f001 f956 	bl	800abe4 <__mcmp>
 8009938:	2800      	cmp	r0, #0
 800993a:	db25      	blt.n	8009988 <quorem+0xec>
 800993c:	4629      	mov	r1, r5
 800993e:	2000      	movs	r0, #0
 8009940:	f858 2b04 	ldr.w	r2, [r8], #4
 8009944:	f8d1 c000 	ldr.w	ip, [r1]
 8009948:	fa1f fe82 	uxth.w	lr, r2
 800994c:	fa1f f38c 	uxth.w	r3, ip
 8009950:	eba3 030e 	sub.w	r3, r3, lr
 8009954:	4403      	add	r3, r0
 8009956:	0c12      	lsrs	r2, r2, #16
 8009958:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800995c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009960:	b29b      	uxth	r3, r3
 8009962:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009966:	45c1      	cmp	r9, r8
 8009968:	f841 3b04 	str.w	r3, [r1], #4
 800996c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009970:	d2e6      	bcs.n	8009940 <quorem+0xa4>
 8009972:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009976:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800997a:	b922      	cbnz	r2, 8009986 <quorem+0xea>
 800997c:	3b04      	subs	r3, #4
 800997e:	429d      	cmp	r5, r3
 8009980:	461a      	mov	r2, r3
 8009982:	d30b      	bcc.n	800999c <quorem+0x100>
 8009984:	613c      	str	r4, [r7, #16]
 8009986:	3601      	adds	r6, #1
 8009988:	4630      	mov	r0, r6
 800998a:	b003      	add	sp, #12
 800998c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009990:	6812      	ldr	r2, [r2, #0]
 8009992:	3b04      	subs	r3, #4
 8009994:	2a00      	cmp	r2, #0
 8009996:	d1cb      	bne.n	8009930 <quorem+0x94>
 8009998:	3c01      	subs	r4, #1
 800999a:	e7c6      	b.n	800992a <quorem+0x8e>
 800999c:	6812      	ldr	r2, [r2, #0]
 800999e:	3b04      	subs	r3, #4
 80099a0:	2a00      	cmp	r2, #0
 80099a2:	d1ef      	bne.n	8009984 <quorem+0xe8>
 80099a4:	3c01      	subs	r4, #1
 80099a6:	e7ea      	b.n	800997e <quorem+0xe2>
 80099a8:	2000      	movs	r0, #0
 80099aa:	e7ee      	b.n	800998a <quorem+0xee>
 80099ac:	0000      	movs	r0, r0
	...

080099b0 <_dtoa_r>:
 80099b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099b4:	ed2d 8b02 	vpush	{d8}
 80099b8:	69c7      	ldr	r7, [r0, #28]
 80099ba:	b091      	sub	sp, #68	@ 0x44
 80099bc:	ed8d 0b02 	vstr	d0, [sp, #8]
 80099c0:	ec55 4b10 	vmov	r4, r5, d0
 80099c4:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 80099c6:	9107      	str	r1, [sp, #28]
 80099c8:	4681      	mov	r9, r0
 80099ca:	9209      	str	r2, [sp, #36]	@ 0x24
 80099cc:	930d      	str	r3, [sp, #52]	@ 0x34
 80099ce:	b97f      	cbnz	r7, 80099f0 <_dtoa_r+0x40>
 80099d0:	2010      	movs	r0, #16
 80099d2:	f000 fd95 	bl	800a500 <malloc>
 80099d6:	4602      	mov	r2, r0
 80099d8:	f8c9 001c 	str.w	r0, [r9, #28]
 80099dc:	b920      	cbnz	r0, 80099e8 <_dtoa_r+0x38>
 80099de:	4ba0      	ldr	r3, [pc, #640]	@ (8009c60 <_dtoa_r+0x2b0>)
 80099e0:	21ef      	movs	r1, #239	@ 0xef
 80099e2:	48a0      	ldr	r0, [pc, #640]	@ (8009c64 <_dtoa_r+0x2b4>)
 80099e4:	f002 fb78 	bl	800c0d8 <__assert_func>
 80099e8:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80099ec:	6007      	str	r7, [r0, #0]
 80099ee:	60c7      	str	r7, [r0, #12]
 80099f0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80099f4:	6819      	ldr	r1, [r3, #0]
 80099f6:	b159      	cbz	r1, 8009a10 <_dtoa_r+0x60>
 80099f8:	685a      	ldr	r2, [r3, #4]
 80099fa:	604a      	str	r2, [r1, #4]
 80099fc:	2301      	movs	r3, #1
 80099fe:	4093      	lsls	r3, r2
 8009a00:	608b      	str	r3, [r1, #8]
 8009a02:	4648      	mov	r0, r9
 8009a04:	f000 fe72 	bl	800a6ec <_Bfree>
 8009a08:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009a0c:	2200      	movs	r2, #0
 8009a0e:	601a      	str	r2, [r3, #0]
 8009a10:	1e2b      	subs	r3, r5, #0
 8009a12:	bfbb      	ittet	lt
 8009a14:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009a18:	9303      	strlt	r3, [sp, #12]
 8009a1a:	2300      	movge	r3, #0
 8009a1c:	2201      	movlt	r2, #1
 8009a1e:	bfac      	ite	ge
 8009a20:	6033      	strge	r3, [r6, #0]
 8009a22:	6032      	strlt	r2, [r6, #0]
 8009a24:	4b90      	ldr	r3, [pc, #576]	@ (8009c68 <_dtoa_r+0x2b8>)
 8009a26:	9e03      	ldr	r6, [sp, #12]
 8009a28:	43b3      	bics	r3, r6
 8009a2a:	d110      	bne.n	8009a4e <_dtoa_r+0x9e>
 8009a2c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009a2e:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009a32:	6013      	str	r3, [r2, #0]
 8009a34:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8009a38:	4323      	orrs	r3, r4
 8009a3a:	f000 84e6 	beq.w	800a40a <_dtoa_r+0xa5a>
 8009a3e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009a40:	4f8a      	ldr	r7, [pc, #552]	@ (8009c6c <_dtoa_r+0x2bc>)
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	f000 84e8 	beq.w	800a418 <_dtoa_r+0xa68>
 8009a48:	1cfb      	adds	r3, r7, #3
 8009a4a:	f000 bce3 	b.w	800a414 <_dtoa_r+0xa64>
 8009a4e:	ed9d 8b02 	vldr	d8, [sp, #8]
 8009a52:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8009a56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a5a:	d10a      	bne.n	8009a72 <_dtoa_r+0xc2>
 8009a5c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009a5e:	2301      	movs	r3, #1
 8009a60:	6013      	str	r3, [r2, #0]
 8009a62:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009a64:	b113      	cbz	r3, 8009a6c <_dtoa_r+0xbc>
 8009a66:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8009a68:	4b81      	ldr	r3, [pc, #516]	@ (8009c70 <_dtoa_r+0x2c0>)
 8009a6a:	6013      	str	r3, [r2, #0]
 8009a6c:	4f81      	ldr	r7, [pc, #516]	@ (8009c74 <_dtoa_r+0x2c4>)
 8009a6e:	f000 bcd3 	b.w	800a418 <_dtoa_r+0xa68>
 8009a72:	aa0e      	add	r2, sp, #56	@ 0x38
 8009a74:	a90f      	add	r1, sp, #60	@ 0x3c
 8009a76:	4648      	mov	r0, r9
 8009a78:	eeb0 0b48 	vmov.f64	d0, d8
 8009a7c:	f001 f9d2 	bl	800ae24 <__d2b>
 8009a80:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8009a84:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009a86:	9001      	str	r0, [sp, #4]
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d045      	beq.n	8009b18 <_dtoa_r+0x168>
 8009a8c:	eeb0 7b48 	vmov.f64	d7, d8
 8009a90:	ee18 1a90 	vmov	r1, s17
 8009a94:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8009a98:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8009a9c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8009aa0:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8009aa4:	2500      	movs	r5, #0
 8009aa6:	ee07 1a90 	vmov	s15, r1
 8009aaa:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8009aae:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8009c48 <_dtoa_r+0x298>
 8009ab2:	ee37 7b46 	vsub.f64	d7, d7, d6
 8009ab6:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8009c50 <_dtoa_r+0x2a0>
 8009aba:	eea7 6b05 	vfma.f64	d6, d7, d5
 8009abe:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8009c58 <_dtoa_r+0x2a8>
 8009ac2:	ee07 3a90 	vmov	s15, r3
 8009ac6:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8009aca:	eeb0 7b46 	vmov.f64	d7, d6
 8009ace:	eea4 7b05 	vfma.f64	d7, d4, d5
 8009ad2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8009ad6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8009ada:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ade:	ee16 8a90 	vmov	r8, s13
 8009ae2:	d508      	bpl.n	8009af6 <_dtoa_r+0x146>
 8009ae4:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8009ae8:	eeb4 6b47 	vcmp.f64	d6, d7
 8009aec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009af0:	bf18      	it	ne
 8009af2:	f108 38ff 	addne.w	r8, r8, #4294967295
 8009af6:	f1b8 0f16 	cmp.w	r8, #22
 8009afa:	d82b      	bhi.n	8009b54 <_dtoa_r+0x1a4>
 8009afc:	495e      	ldr	r1, [pc, #376]	@ (8009c78 <_dtoa_r+0x2c8>)
 8009afe:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8009b02:	ed91 7b00 	vldr	d7, [r1]
 8009b06:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8009b0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b0e:	d501      	bpl.n	8009b14 <_dtoa_r+0x164>
 8009b10:	f108 38ff 	add.w	r8, r8, #4294967295
 8009b14:	2100      	movs	r1, #0
 8009b16:	e01e      	b.n	8009b56 <_dtoa_r+0x1a6>
 8009b18:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009b1a:	4413      	add	r3, r2
 8009b1c:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8009b20:	2920      	cmp	r1, #32
 8009b22:	bfc1      	itttt	gt
 8009b24:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8009b28:	408e      	lslgt	r6, r1
 8009b2a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8009b2e:	fa24 f101 	lsrgt.w	r1, r4, r1
 8009b32:	bfd6      	itet	le
 8009b34:	f1c1 0120 	rsble	r1, r1, #32
 8009b38:	4331      	orrgt	r1, r6
 8009b3a:	fa04 f101 	lslle.w	r1, r4, r1
 8009b3e:	ee07 1a90 	vmov	s15, r1
 8009b42:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8009b46:	3b01      	subs	r3, #1
 8009b48:	ee17 1a90 	vmov	r1, s15
 8009b4c:	2501      	movs	r5, #1
 8009b4e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8009b52:	e7a8      	b.n	8009aa6 <_dtoa_r+0xf6>
 8009b54:	2101      	movs	r1, #1
 8009b56:	1ad2      	subs	r2, r2, r3
 8009b58:	1e53      	subs	r3, r2, #1
 8009b5a:	9306      	str	r3, [sp, #24]
 8009b5c:	bf45      	ittet	mi
 8009b5e:	f1c2 0301 	rsbmi	r3, r2, #1
 8009b62:	9304      	strmi	r3, [sp, #16]
 8009b64:	2300      	movpl	r3, #0
 8009b66:	2300      	movmi	r3, #0
 8009b68:	bf4c      	ite	mi
 8009b6a:	9306      	strmi	r3, [sp, #24]
 8009b6c:	9304      	strpl	r3, [sp, #16]
 8009b6e:	f1b8 0f00 	cmp.w	r8, #0
 8009b72:	910c      	str	r1, [sp, #48]	@ 0x30
 8009b74:	db18      	blt.n	8009ba8 <_dtoa_r+0x1f8>
 8009b76:	9b06      	ldr	r3, [sp, #24]
 8009b78:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8009b7c:	4443      	add	r3, r8
 8009b7e:	9306      	str	r3, [sp, #24]
 8009b80:	2300      	movs	r3, #0
 8009b82:	9a07      	ldr	r2, [sp, #28]
 8009b84:	2a09      	cmp	r2, #9
 8009b86:	d845      	bhi.n	8009c14 <_dtoa_r+0x264>
 8009b88:	2a05      	cmp	r2, #5
 8009b8a:	bfc4      	itt	gt
 8009b8c:	3a04      	subgt	r2, #4
 8009b8e:	9207      	strgt	r2, [sp, #28]
 8009b90:	9a07      	ldr	r2, [sp, #28]
 8009b92:	f1a2 0202 	sub.w	r2, r2, #2
 8009b96:	bfcc      	ite	gt
 8009b98:	2400      	movgt	r4, #0
 8009b9a:	2401      	movle	r4, #1
 8009b9c:	2a03      	cmp	r2, #3
 8009b9e:	d844      	bhi.n	8009c2a <_dtoa_r+0x27a>
 8009ba0:	e8df f002 	tbb	[pc, r2]
 8009ba4:	0b173634 	.word	0x0b173634
 8009ba8:	9b04      	ldr	r3, [sp, #16]
 8009baa:	2200      	movs	r2, #0
 8009bac:	eba3 0308 	sub.w	r3, r3, r8
 8009bb0:	9304      	str	r3, [sp, #16]
 8009bb2:	920a      	str	r2, [sp, #40]	@ 0x28
 8009bb4:	f1c8 0300 	rsb	r3, r8, #0
 8009bb8:	e7e3      	b.n	8009b82 <_dtoa_r+0x1d2>
 8009bba:	2201      	movs	r2, #1
 8009bbc:	9208      	str	r2, [sp, #32]
 8009bbe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009bc0:	eb08 0b02 	add.w	fp, r8, r2
 8009bc4:	f10b 0a01 	add.w	sl, fp, #1
 8009bc8:	4652      	mov	r2, sl
 8009bca:	2a01      	cmp	r2, #1
 8009bcc:	bfb8      	it	lt
 8009bce:	2201      	movlt	r2, #1
 8009bd0:	e006      	b.n	8009be0 <_dtoa_r+0x230>
 8009bd2:	2201      	movs	r2, #1
 8009bd4:	9208      	str	r2, [sp, #32]
 8009bd6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009bd8:	2a00      	cmp	r2, #0
 8009bda:	dd29      	ble.n	8009c30 <_dtoa_r+0x280>
 8009bdc:	4693      	mov	fp, r2
 8009bde:	4692      	mov	sl, r2
 8009be0:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8009be4:	2100      	movs	r1, #0
 8009be6:	2004      	movs	r0, #4
 8009be8:	f100 0614 	add.w	r6, r0, #20
 8009bec:	4296      	cmp	r6, r2
 8009bee:	d926      	bls.n	8009c3e <_dtoa_r+0x28e>
 8009bf0:	6079      	str	r1, [r7, #4]
 8009bf2:	4648      	mov	r0, r9
 8009bf4:	9305      	str	r3, [sp, #20]
 8009bf6:	f000 fd39 	bl	800a66c <_Balloc>
 8009bfa:	9b05      	ldr	r3, [sp, #20]
 8009bfc:	4607      	mov	r7, r0
 8009bfe:	2800      	cmp	r0, #0
 8009c00:	d13e      	bne.n	8009c80 <_dtoa_r+0x2d0>
 8009c02:	4b1e      	ldr	r3, [pc, #120]	@ (8009c7c <_dtoa_r+0x2cc>)
 8009c04:	4602      	mov	r2, r0
 8009c06:	f240 11af 	movw	r1, #431	@ 0x1af
 8009c0a:	e6ea      	b.n	80099e2 <_dtoa_r+0x32>
 8009c0c:	2200      	movs	r2, #0
 8009c0e:	e7e1      	b.n	8009bd4 <_dtoa_r+0x224>
 8009c10:	2200      	movs	r2, #0
 8009c12:	e7d3      	b.n	8009bbc <_dtoa_r+0x20c>
 8009c14:	2401      	movs	r4, #1
 8009c16:	2200      	movs	r2, #0
 8009c18:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8009c1c:	f04f 3bff 	mov.w	fp, #4294967295
 8009c20:	2100      	movs	r1, #0
 8009c22:	46da      	mov	sl, fp
 8009c24:	2212      	movs	r2, #18
 8009c26:	9109      	str	r1, [sp, #36]	@ 0x24
 8009c28:	e7da      	b.n	8009be0 <_dtoa_r+0x230>
 8009c2a:	2201      	movs	r2, #1
 8009c2c:	9208      	str	r2, [sp, #32]
 8009c2e:	e7f5      	b.n	8009c1c <_dtoa_r+0x26c>
 8009c30:	f04f 0b01 	mov.w	fp, #1
 8009c34:	46da      	mov	sl, fp
 8009c36:	465a      	mov	r2, fp
 8009c38:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8009c3c:	e7d0      	b.n	8009be0 <_dtoa_r+0x230>
 8009c3e:	3101      	adds	r1, #1
 8009c40:	0040      	lsls	r0, r0, #1
 8009c42:	e7d1      	b.n	8009be8 <_dtoa_r+0x238>
 8009c44:	f3af 8000 	nop.w
 8009c48:	636f4361 	.word	0x636f4361
 8009c4c:	3fd287a7 	.word	0x3fd287a7
 8009c50:	8b60c8b3 	.word	0x8b60c8b3
 8009c54:	3fc68a28 	.word	0x3fc68a28
 8009c58:	509f79fb 	.word	0x509f79fb
 8009c5c:	3fd34413 	.word	0x3fd34413
 8009c60:	0800cf42 	.word	0x0800cf42
 8009c64:	0800cf59 	.word	0x0800cf59
 8009c68:	7ff00000 	.word	0x7ff00000
 8009c6c:	0800cf3e 	.word	0x0800cf3e
 8009c70:	0800cf0d 	.word	0x0800cf0d
 8009c74:	0800cf0c 	.word	0x0800cf0c
 8009c78:	0800d108 	.word	0x0800d108
 8009c7c:	0800cfb1 	.word	0x0800cfb1
 8009c80:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8009c84:	f1ba 0f0e 	cmp.w	sl, #14
 8009c88:	6010      	str	r0, [r2, #0]
 8009c8a:	d86e      	bhi.n	8009d6a <_dtoa_r+0x3ba>
 8009c8c:	2c00      	cmp	r4, #0
 8009c8e:	d06c      	beq.n	8009d6a <_dtoa_r+0x3ba>
 8009c90:	f1b8 0f00 	cmp.w	r8, #0
 8009c94:	f340 80b4 	ble.w	8009e00 <_dtoa_r+0x450>
 8009c98:	4ac8      	ldr	r2, [pc, #800]	@ (8009fbc <_dtoa_r+0x60c>)
 8009c9a:	f008 010f 	and.w	r1, r8, #15
 8009c9e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8009ca2:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8009ca6:	ed92 7b00 	vldr	d7, [r2]
 8009caa:	ea4f 1128 	mov.w	r1, r8, asr #4
 8009cae:	f000 809b 	beq.w	8009de8 <_dtoa_r+0x438>
 8009cb2:	4ac3      	ldr	r2, [pc, #780]	@ (8009fc0 <_dtoa_r+0x610>)
 8009cb4:	ed92 6b08 	vldr	d6, [r2, #32]
 8009cb8:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8009cbc:	ed8d 6b02 	vstr	d6, [sp, #8]
 8009cc0:	f001 010f 	and.w	r1, r1, #15
 8009cc4:	2203      	movs	r2, #3
 8009cc6:	48be      	ldr	r0, [pc, #760]	@ (8009fc0 <_dtoa_r+0x610>)
 8009cc8:	2900      	cmp	r1, #0
 8009cca:	f040 808f 	bne.w	8009dec <_dtoa_r+0x43c>
 8009cce:	ed9d 6b02 	vldr	d6, [sp, #8]
 8009cd2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8009cd6:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009cda:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009cdc:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009ce0:	2900      	cmp	r1, #0
 8009ce2:	f000 80b3 	beq.w	8009e4c <_dtoa_r+0x49c>
 8009ce6:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8009cea:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8009cee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009cf2:	f140 80ab 	bpl.w	8009e4c <_dtoa_r+0x49c>
 8009cf6:	f1ba 0f00 	cmp.w	sl, #0
 8009cfa:	f000 80a7 	beq.w	8009e4c <_dtoa_r+0x49c>
 8009cfe:	f1bb 0f00 	cmp.w	fp, #0
 8009d02:	dd30      	ble.n	8009d66 <_dtoa_r+0x3b6>
 8009d04:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8009d08:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009d0c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009d10:	f108 31ff 	add.w	r1, r8, #4294967295
 8009d14:	9105      	str	r1, [sp, #20]
 8009d16:	3201      	adds	r2, #1
 8009d18:	465c      	mov	r4, fp
 8009d1a:	ed9d 6b02 	vldr	d6, [sp, #8]
 8009d1e:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8009d22:	ee07 2a90 	vmov	s15, r2
 8009d26:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8009d2a:	eea7 5b06 	vfma.f64	d5, d7, d6
 8009d2e:	ee15 2a90 	vmov	r2, s11
 8009d32:	ec51 0b15 	vmov	r0, r1, d5
 8009d36:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8009d3a:	2c00      	cmp	r4, #0
 8009d3c:	f040 808a 	bne.w	8009e54 <_dtoa_r+0x4a4>
 8009d40:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8009d44:	ee36 6b47 	vsub.f64	d6, d6, d7
 8009d48:	ec41 0b17 	vmov	d7, r0, r1
 8009d4c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8009d50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d54:	f300 826a 	bgt.w	800a22c <_dtoa_r+0x87c>
 8009d58:	eeb1 7b47 	vneg.f64	d7, d7
 8009d5c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8009d60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d64:	d423      	bmi.n	8009dae <_dtoa_r+0x3fe>
 8009d66:	ed8d 8b02 	vstr	d8, [sp, #8]
 8009d6a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009d6c:	2a00      	cmp	r2, #0
 8009d6e:	f2c0 8129 	blt.w	8009fc4 <_dtoa_r+0x614>
 8009d72:	f1b8 0f0e 	cmp.w	r8, #14
 8009d76:	f300 8125 	bgt.w	8009fc4 <_dtoa_r+0x614>
 8009d7a:	4b90      	ldr	r3, [pc, #576]	@ (8009fbc <_dtoa_r+0x60c>)
 8009d7c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8009d80:	ed93 6b00 	vldr	d6, [r3]
 8009d84:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	f280 80c8 	bge.w	8009f1c <_dtoa_r+0x56c>
 8009d8c:	f1ba 0f00 	cmp.w	sl, #0
 8009d90:	f300 80c4 	bgt.w	8009f1c <_dtoa_r+0x56c>
 8009d94:	d10b      	bne.n	8009dae <_dtoa_r+0x3fe>
 8009d96:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8009d9a:	ee26 6b07 	vmul.f64	d6, d6, d7
 8009d9e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009da2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8009da6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009daa:	f2c0 823c 	blt.w	800a226 <_dtoa_r+0x876>
 8009dae:	2400      	movs	r4, #0
 8009db0:	4625      	mov	r5, r4
 8009db2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009db4:	43db      	mvns	r3, r3
 8009db6:	9305      	str	r3, [sp, #20]
 8009db8:	463e      	mov	r6, r7
 8009dba:	f04f 0800 	mov.w	r8, #0
 8009dbe:	4621      	mov	r1, r4
 8009dc0:	4648      	mov	r0, r9
 8009dc2:	f000 fc93 	bl	800a6ec <_Bfree>
 8009dc6:	2d00      	cmp	r5, #0
 8009dc8:	f000 80a2 	beq.w	8009f10 <_dtoa_r+0x560>
 8009dcc:	f1b8 0f00 	cmp.w	r8, #0
 8009dd0:	d005      	beq.n	8009dde <_dtoa_r+0x42e>
 8009dd2:	45a8      	cmp	r8, r5
 8009dd4:	d003      	beq.n	8009dde <_dtoa_r+0x42e>
 8009dd6:	4641      	mov	r1, r8
 8009dd8:	4648      	mov	r0, r9
 8009dda:	f000 fc87 	bl	800a6ec <_Bfree>
 8009dde:	4629      	mov	r1, r5
 8009de0:	4648      	mov	r0, r9
 8009de2:	f000 fc83 	bl	800a6ec <_Bfree>
 8009de6:	e093      	b.n	8009f10 <_dtoa_r+0x560>
 8009de8:	2202      	movs	r2, #2
 8009dea:	e76c      	b.n	8009cc6 <_dtoa_r+0x316>
 8009dec:	07cc      	lsls	r4, r1, #31
 8009dee:	d504      	bpl.n	8009dfa <_dtoa_r+0x44a>
 8009df0:	ed90 6b00 	vldr	d6, [r0]
 8009df4:	3201      	adds	r2, #1
 8009df6:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009dfa:	1049      	asrs	r1, r1, #1
 8009dfc:	3008      	adds	r0, #8
 8009dfe:	e763      	b.n	8009cc8 <_dtoa_r+0x318>
 8009e00:	d022      	beq.n	8009e48 <_dtoa_r+0x498>
 8009e02:	f1c8 0100 	rsb	r1, r8, #0
 8009e06:	4a6d      	ldr	r2, [pc, #436]	@ (8009fbc <_dtoa_r+0x60c>)
 8009e08:	f001 000f 	and.w	r0, r1, #15
 8009e0c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8009e10:	ed92 7b00 	vldr	d7, [r2]
 8009e14:	ee28 7b07 	vmul.f64	d7, d8, d7
 8009e18:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009e1c:	4868      	ldr	r0, [pc, #416]	@ (8009fc0 <_dtoa_r+0x610>)
 8009e1e:	1109      	asrs	r1, r1, #4
 8009e20:	2400      	movs	r4, #0
 8009e22:	2202      	movs	r2, #2
 8009e24:	b929      	cbnz	r1, 8009e32 <_dtoa_r+0x482>
 8009e26:	2c00      	cmp	r4, #0
 8009e28:	f43f af57 	beq.w	8009cda <_dtoa_r+0x32a>
 8009e2c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009e30:	e753      	b.n	8009cda <_dtoa_r+0x32a>
 8009e32:	07ce      	lsls	r6, r1, #31
 8009e34:	d505      	bpl.n	8009e42 <_dtoa_r+0x492>
 8009e36:	ed90 6b00 	vldr	d6, [r0]
 8009e3a:	3201      	adds	r2, #1
 8009e3c:	2401      	movs	r4, #1
 8009e3e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009e42:	1049      	asrs	r1, r1, #1
 8009e44:	3008      	adds	r0, #8
 8009e46:	e7ed      	b.n	8009e24 <_dtoa_r+0x474>
 8009e48:	2202      	movs	r2, #2
 8009e4a:	e746      	b.n	8009cda <_dtoa_r+0x32a>
 8009e4c:	f8cd 8014 	str.w	r8, [sp, #20]
 8009e50:	4654      	mov	r4, sl
 8009e52:	e762      	b.n	8009d1a <_dtoa_r+0x36a>
 8009e54:	4a59      	ldr	r2, [pc, #356]	@ (8009fbc <_dtoa_r+0x60c>)
 8009e56:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8009e5a:	ed12 4b02 	vldr	d4, [r2, #-8]
 8009e5e:	9a08      	ldr	r2, [sp, #32]
 8009e60:	ec41 0b17 	vmov	d7, r0, r1
 8009e64:	443c      	add	r4, r7
 8009e66:	b34a      	cbz	r2, 8009ebc <_dtoa_r+0x50c>
 8009e68:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8009e6c:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8009e70:	463e      	mov	r6, r7
 8009e72:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8009e76:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8009e7a:	ee35 7b47 	vsub.f64	d7, d5, d7
 8009e7e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8009e82:	ee14 2a90 	vmov	r2, s9
 8009e86:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8009e8a:	3230      	adds	r2, #48	@ 0x30
 8009e8c:	ee36 6b45 	vsub.f64	d6, d6, d5
 8009e90:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8009e94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e98:	f806 2b01 	strb.w	r2, [r6], #1
 8009e9c:	d438      	bmi.n	8009f10 <_dtoa_r+0x560>
 8009e9e:	ee32 5b46 	vsub.f64	d5, d2, d6
 8009ea2:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8009ea6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009eaa:	d46e      	bmi.n	8009f8a <_dtoa_r+0x5da>
 8009eac:	42a6      	cmp	r6, r4
 8009eae:	f43f af5a 	beq.w	8009d66 <_dtoa_r+0x3b6>
 8009eb2:	ee27 7b03 	vmul.f64	d7, d7, d3
 8009eb6:	ee26 6b03 	vmul.f64	d6, d6, d3
 8009eba:	e7e0      	b.n	8009e7e <_dtoa_r+0x4ce>
 8009ebc:	4621      	mov	r1, r4
 8009ebe:	463e      	mov	r6, r7
 8009ec0:	ee27 7b04 	vmul.f64	d7, d7, d4
 8009ec4:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8009ec8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8009ecc:	ee14 2a90 	vmov	r2, s9
 8009ed0:	3230      	adds	r2, #48	@ 0x30
 8009ed2:	f806 2b01 	strb.w	r2, [r6], #1
 8009ed6:	42a6      	cmp	r6, r4
 8009ed8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8009edc:	ee36 6b45 	vsub.f64	d6, d6, d5
 8009ee0:	d119      	bne.n	8009f16 <_dtoa_r+0x566>
 8009ee2:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 8009ee6:	ee37 4b05 	vadd.f64	d4, d7, d5
 8009eea:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8009eee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ef2:	dc4a      	bgt.n	8009f8a <_dtoa_r+0x5da>
 8009ef4:	ee35 5b47 	vsub.f64	d5, d5, d7
 8009ef8:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8009efc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f00:	f57f af31 	bpl.w	8009d66 <_dtoa_r+0x3b6>
 8009f04:	460e      	mov	r6, r1
 8009f06:	3901      	subs	r1, #1
 8009f08:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009f0c:	2b30      	cmp	r3, #48	@ 0x30
 8009f0e:	d0f9      	beq.n	8009f04 <_dtoa_r+0x554>
 8009f10:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8009f14:	e027      	b.n	8009f66 <_dtoa_r+0x5b6>
 8009f16:	ee26 6b03 	vmul.f64	d6, d6, d3
 8009f1a:	e7d5      	b.n	8009ec8 <_dtoa_r+0x518>
 8009f1c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009f20:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8009f24:	463e      	mov	r6, r7
 8009f26:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8009f2a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8009f2e:	ee15 3a10 	vmov	r3, s10
 8009f32:	3330      	adds	r3, #48	@ 0x30
 8009f34:	f806 3b01 	strb.w	r3, [r6], #1
 8009f38:	1bf3      	subs	r3, r6, r7
 8009f3a:	459a      	cmp	sl, r3
 8009f3c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8009f40:	eea3 7b46 	vfms.f64	d7, d3, d6
 8009f44:	d132      	bne.n	8009fac <_dtoa_r+0x5fc>
 8009f46:	ee37 7b07 	vadd.f64	d7, d7, d7
 8009f4a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8009f4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f52:	dc18      	bgt.n	8009f86 <_dtoa_r+0x5d6>
 8009f54:	eeb4 7b46 	vcmp.f64	d7, d6
 8009f58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f5c:	d103      	bne.n	8009f66 <_dtoa_r+0x5b6>
 8009f5e:	ee15 3a10 	vmov	r3, s10
 8009f62:	07db      	lsls	r3, r3, #31
 8009f64:	d40f      	bmi.n	8009f86 <_dtoa_r+0x5d6>
 8009f66:	9901      	ldr	r1, [sp, #4]
 8009f68:	4648      	mov	r0, r9
 8009f6a:	f000 fbbf 	bl	800a6ec <_Bfree>
 8009f6e:	2300      	movs	r3, #0
 8009f70:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009f72:	7033      	strb	r3, [r6, #0]
 8009f74:	f108 0301 	add.w	r3, r8, #1
 8009f78:	6013      	str	r3, [r2, #0]
 8009f7a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	f000 824b 	beq.w	800a418 <_dtoa_r+0xa68>
 8009f82:	601e      	str	r6, [r3, #0]
 8009f84:	e248      	b.n	800a418 <_dtoa_r+0xa68>
 8009f86:	f8cd 8014 	str.w	r8, [sp, #20]
 8009f8a:	4633      	mov	r3, r6
 8009f8c:	461e      	mov	r6, r3
 8009f8e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009f92:	2a39      	cmp	r2, #57	@ 0x39
 8009f94:	d106      	bne.n	8009fa4 <_dtoa_r+0x5f4>
 8009f96:	429f      	cmp	r7, r3
 8009f98:	d1f8      	bne.n	8009f8c <_dtoa_r+0x5dc>
 8009f9a:	9a05      	ldr	r2, [sp, #20]
 8009f9c:	3201      	adds	r2, #1
 8009f9e:	9205      	str	r2, [sp, #20]
 8009fa0:	2230      	movs	r2, #48	@ 0x30
 8009fa2:	703a      	strb	r2, [r7, #0]
 8009fa4:	781a      	ldrb	r2, [r3, #0]
 8009fa6:	3201      	adds	r2, #1
 8009fa8:	701a      	strb	r2, [r3, #0]
 8009faa:	e7b1      	b.n	8009f10 <_dtoa_r+0x560>
 8009fac:	ee27 7b04 	vmul.f64	d7, d7, d4
 8009fb0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009fb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009fb8:	d1b5      	bne.n	8009f26 <_dtoa_r+0x576>
 8009fba:	e7d4      	b.n	8009f66 <_dtoa_r+0x5b6>
 8009fbc:	0800d108 	.word	0x0800d108
 8009fc0:	0800d0e0 	.word	0x0800d0e0
 8009fc4:	9908      	ldr	r1, [sp, #32]
 8009fc6:	2900      	cmp	r1, #0
 8009fc8:	f000 80e9 	beq.w	800a19e <_dtoa_r+0x7ee>
 8009fcc:	9907      	ldr	r1, [sp, #28]
 8009fce:	2901      	cmp	r1, #1
 8009fd0:	f300 80cb 	bgt.w	800a16a <_dtoa_r+0x7ba>
 8009fd4:	2d00      	cmp	r5, #0
 8009fd6:	f000 80c4 	beq.w	800a162 <_dtoa_r+0x7b2>
 8009fda:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8009fde:	9e04      	ldr	r6, [sp, #16]
 8009fe0:	461c      	mov	r4, r3
 8009fe2:	9305      	str	r3, [sp, #20]
 8009fe4:	9b04      	ldr	r3, [sp, #16]
 8009fe6:	4413      	add	r3, r2
 8009fe8:	9304      	str	r3, [sp, #16]
 8009fea:	9b06      	ldr	r3, [sp, #24]
 8009fec:	2101      	movs	r1, #1
 8009fee:	4413      	add	r3, r2
 8009ff0:	4648      	mov	r0, r9
 8009ff2:	9306      	str	r3, [sp, #24]
 8009ff4:	f000 fc78 	bl	800a8e8 <__i2b>
 8009ff8:	9b05      	ldr	r3, [sp, #20]
 8009ffa:	4605      	mov	r5, r0
 8009ffc:	b166      	cbz	r6, 800a018 <_dtoa_r+0x668>
 8009ffe:	9a06      	ldr	r2, [sp, #24]
 800a000:	2a00      	cmp	r2, #0
 800a002:	dd09      	ble.n	800a018 <_dtoa_r+0x668>
 800a004:	42b2      	cmp	r2, r6
 800a006:	9904      	ldr	r1, [sp, #16]
 800a008:	bfa8      	it	ge
 800a00a:	4632      	movge	r2, r6
 800a00c:	1a89      	subs	r1, r1, r2
 800a00e:	9104      	str	r1, [sp, #16]
 800a010:	9906      	ldr	r1, [sp, #24]
 800a012:	1ab6      	subs	r6, r6, r2
 800a014:	1a8a      	subs	r2, r1, r2
 800a016:	9206      	str	r2, [sp, #24]
 800a018:	b30b      	cbz	r3, 800a05e <_dtoa_r+0x6ae>
 800a01a:	9a08      	ldr	r2, [sp, #32]
 800a01c:	2a00      	cmp	r2, #0
 800a01e:	f000 80c5 	beq.w	800a1ac <_dtoa_r+0x7fc>
 800a022:	2c00      	cmp	r4, #0
 800a024:	f000 80bf 	beq.w	800a1a6 <_dtoa_r+0x7f6>
 800a028:	4629      	mov	r1, r5
 800a02a:	4622      	mov	r2, r4
 800a02c:	4648      	mov	r0, r9
 800a02e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a030:	f000 fd12 	bl	800aa58 <__pow5mult>
 800a034:	9a01      	ldr	r2, [sp, #4]
 800a036:	4601      	mov	r1, r0
 800a038:	4605      	mov	r5, r0
 800a03a:	4648      	mov	r0, r9
 800a03c:	f000 fc6a 	bl	800a914 <__multiply>
 800a040:	9901      	ldr	r1, [sp, #4]
 800a042:	9005      	str	r0, [sp, #20]
 800a044:	4648      	mov	r0, r9
 800a046:	f000 fb51 	bl	800a6ec <_Bfree>
 800a04a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a04c:	1b1b      	subs	r3, r3, r4
 800a04e:	f000 80b0 	beq.w	800a1b2 <_dtoa_r+0x802>
 800a052:	9905      	ldr	r1, [sp, #20]
 800a054:	461a      	mov	r2, r3
 800a056:	4648      	mov	r0, r9
 800a058:	f000 fcfe 	bl	800aa58 <__pow5mult>
 800a05c:	9001      	str	r0, [sp, #4]
 800a05e:	2101      	movs	r1, #1
 800a060:	4648      	mov	r0, r9
 800a062:	f000 fc41 	bl	800a8e8 <__i2b>
 800a066:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a068:	4604      	mov	r4, r0
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	f000 81da 	beq.w	800a424 <_dtoa_r+0xa74>
 800a070:	461a      	mov	r2, r3
 800a072:	4601      	mov	r1, r0
 800a074:	4648      	mov	r0, r9
 800a076:	f000 fcef 	bl	800aa58 <__pow5mult>
 800a07a:	9b07      	ldr	r3, [sp, #28]
 800a07c:	2b01      	cmp	r3, #1
 800a07e:	4604      	mov	r4, r0
 800a080:	f300 80a0 	bgt.w	800a1c4 <_dtoa_r+0x814>
 800a084:	9b02      	ldr	r3, [sp, #8]
 800a086:	2b00      	cmp	r3, #0
 800a088:	f040 8096 	bne.w	800a1b8 <_dtoa_r+0x808>
 800a08c:	9b03      	ldr	r3, [sp, #12]
 800a08e:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800a092:	2a00      	cmp	r2, #0
 800a094:	f040 8092 	bne.w	800a1bc <_dtoa_r+0x80c>
 800a098:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800a09c:	0d12      	lsrs	r2, r2, #20
 800a09e:	0512      	lsls	r2, r2, #20
 800a0a0:	2a00      	cmp	r2, #0
 800a0a2:	f000 808d 	beq.w	800a1c0 <_dtoa_r+0x810>
 800a0a6:	9b04      	ldr	r3, [sp, #16]
 800a0a8:	3301      	adds	r3, #1
 800a0aa:	9304      	str	r3, [sp, #16]
 800a0ac:	9b06      	ldr	r3, [sp, #24]
 800a0ae:	3301      	adds	r3, #1
 800a0b0:	9306      	str	r3, [sp, #24]
 800a0b2:	2301      	movs	r3, #1
 800a0b4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a0b6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	f000 81b9 	beq.w	800a430 <_dtoa_r+0xa80>
 800a0be:	6922      	ldr	r2, [r4, #16]
 800a0c0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800a0c4:	6910      	ldr	r0, [r2, #16]
 800a0c6:	f000 fbc3 	bl	800a850 <__hi0bits>
 800a0ca:	f1c0 0020 	rsb	r0, r0, #32
 800a0ce:	9b06      	ldr	r3, [sp, #24]
 800a0d0:	4418      	add	r0, r3
 800a0d2:	f010 001f 	ands.w	r0, r0, #31
 800a0d6:	f000 8081 	beq.w	800a1dc <_dtoa_r+0x82c>
 800a0da:	f1c0 0220 	rsb	r2, r0, #32
 800a0de:	2a04      	cmp	r2, #4
 800a0e0:	dd73      	ble.n	800a1ca <_dtoa_r+0x81a>
 800a0e2:	9b04      	ldr	r3, [sp, #16]
 800a0e4:	f1c0 001c 	rsb	r0, r0, #28
 800a0e8:	4403      	add	r3, r0
 800a0ea:	9304      	str	r3, [sp, #16]
 800a0ec:	9b06      	ldr	r3, [sp, #24]
 800a0ee:	4406      	add	r6, r0
 800a0f0:	4403      	add	r3, r0
 800a0f2:	9306      	str	r3, [sp, #24]
 800a0f4:	9b04      	ldr	r3, [sp, #16]
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	dd05      	ble.n	800a106 <_dtoa_r+0x756>
 800a0fa:	9901      	ldr	r1, [sp, #4]
 800a0fc:	461a      	mov	r2, r3
 800a0fe:	4648      	mov	r0, r9
 800a100:	f000 fd04 	bl	800ab0c <__lshift>
 800a104:	9001      	str	r0, [sp, #4]
 800a106:	9b06      	ldr	r3, [sp, #24]
 800a108:	2b00      	cmp	r3, #0
 800a10a:	dd05      	ble.n	800a118 <_dtoa_r+0x768>
 800a10c:	4621      	mov	r1, r4
 800a10e:	461a      	mov	r2, r3
 800a110:	4648      	mov	r0, r9
 800a112:	f000 fcfb 	bl	800ab0c <__lshift>
 800a116:	4604      	mov	r4, r0
 800a118:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d060      	beq.n	800a1e0 <_dtoa_r+0x830>
 800a11e:	9801      	ldr	r0, [sp, #4]
 800a120:	4621      	mov	r1, r4
 800a122:	f000 fd5f 	bl	800abe4 <__mcmp>
 800a126:	2800      	cmp	r0, #0
 800a128:	da5a      	bge.n	800a1e0 <_dtoa_r+0x830>
 800a12a:	f108 33ff 	add.w	r3, r8, #4294967295
 800a12e:	9305      	str	r3, [sp, #20]
 800a130:	9901      	ldr	r1, [sp, #4]
 800a132:	2300      	movs	r3, #0
 800a134:	220a      	movs	r2, #10
 800a136:	4648      	mov	r0, r9
 800a138:	f000 fafa 	bl	800a730 <__multadd>
 800a13c:	9b08      	ldr	r3, [sp, #32]
 800a13e:	9001      	str	r0, [sp, #4]
 800a140:	2b00      	cmp	r3, #0
 800a142:	f000 8177 	beq.w	800a434 <_dtoa_r+0xa84>
 800a146:	4629      	mov	r1, r5
 800a148:	2300      	movs	r3, #0
 800a14a:	220a      	movs	r2, #10
 800a14c:	4648      	mov	r0, r9
 800a14e:	f000 faef 	bl	800a730 <__multadd>
 800a152:	f1bb 0f00 	cmp.w	fp, #0
 800a156:	4605      	mov	r5, r0
 800a158:	dc6e      	bgt.n	800a238 <_dtoa_r+0x888>
 800a15a:	9b07      	ldr	r3, [sp, #28]
 800a15c:	2b02      	cmp	r3, #2
 800a15e:	dc48      	bgt.n	800a1f2 <_dtoa_r+0x842>
 800a160:	e06a      	b.n	800a238 <_dtoa_r+0x888>
 800a162:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a164:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800a168:	e739      	b.n	8009fde <_dtoa_r+0x62e>
 800a16a:	f10a 34ff 	add.w	r4, sl, #4294967295
 800a16e:	42a3      	cmp	r3, r4
 800a170:	db07      	blt.n	800a182 <_dtoa_r+0x7d2>
 800a172:	f1ba 0f00 	cmp.w	sl, #0
 800a176:	eba3 0404 	sub.w	r4, r3, r4
 800a17a:	db0b      	blt.n	800a194 <_dtoa_r+0x7e4>
 800a17c:	9e04      	ldr	r6, [sp, #16]
 800a17e:	4652      	mov	r2, sl
 800a180:	e72f      	b.n	8009fe2 <_dtoa_r+0x632>
 800a182:	1ae2      	subs	r2, r4, r3
 800a184:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a186:	9e04      	ldr	r6, [sp, #16]
 800a188:	4413      	add	r3, r2
 800a18a:	930a      	str	r3, [sp, #40]	@ 0x28
 800a18c:	4652      	mov	r2, sl
 800a18e:	4623      	mov	r3, r4
 800a190:	2400      	movs	r4, #0
 800a192:	e726      	b.n	8009fe2 <_dtoa_r+0x632>
 800a194:	9a04      	ldr	r2, [sp, #16]
 800a196:	eba2 060a 	sub.w	r6, r2, sl
 800a19a:	2200      	movs	r2, #0
 800a19c:	e721      	b.n	8009fe2 <_dtoa_r+0x632>
 800a19e:	9e04      	ldr	r6, [sp, #16]
 800a1a0:	9d08      	ldr	r5, [sp, #32]
 800a1a2:	461c      	mov	r4, r3
 800a1a4:	e72a      	b.n	8009ffc <_dtoa_r+0x64c>
 800a1a6:	9a01      	ldr	r2, [sp, #4]
 800a1a8:	9205      	str	r2, [sp, #20]
 800a1aa:	e752      	b.n	800a052 <_dtoa_r+0x6a2>
 800a1ac:	9901      	ldr	r1, [sp, #4]
 800a1ae:	461a      	mov	r2, r3
 800a1b0:	e751      	b.n	800a056 <_dtoa_r+0x6a6>
 800a1b2:	9b05      	ldr	r3, [sp, #20]
 800a1b4:	9301      	str	r3, [sp, #4]
 800a1b6:	e752      	b.n	800a05e <_dtoa_r+0x6ae>
 800a1b8:	2300      	movs	r3, #0
 800a1ba:	e77b      	b.n	800a0b4 <_dtoa_r+0x704>
 800a1bc:	9b02      	ldr	r3, [sp, #8]
 800a1be:	e779      	b.n	800a0b4 <_dtoa_r+0x704>
 800a1c0:	920b      	str	r2, [sp, #44]	@ 0x2c
 800a1c2:	e778      	b.n	800a0b6 <_dtoa_r+0x706>
 800a1c4:	2300      	movs	r3, #0
 800a1c6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a1c8:	e779      	b.n	800a0be <_dtoa_r+0x70e>
 800a1ca:	d093      	beq.n	800a0f4 <_dtoa_r+0x744>
 800a1cc:	9b04      	ldr	r3, [sp, #16]
 800a1ce:	321c      	adds	r2, #28
 800a1d0:	4413      	add	r3, r2
 800a1d2:	9304      	str	r3, [sp, #16]
 800a1d4:	9b06      	ldr	r3, [sp, #24]
 800a1d6:	4416      	add	r6, r2
 800a1d8:	4413      	add	r3, r2
 800a1da:	e78a      	b.n	800a0f2 <_dtoa_r+0x742>
 800a1dc:	4602      	mov	r2, r0
 800a1de:	e7f5      	b.n	800a1cc <_dtoa_r+0x81c>
 800a1e0:	f1ba 0f00 	cmp.w	sl, #0
 800a1e4:	f8cd 8014 	str.w	r8, [sp, #20]
 800a1e8:	46d3      	mov	fp, sl
 800a1ea:	dc21      	bgt.n	800a230 <_dtoa_r+0x880>
 800a1ec:	9b07      	ldr	r3, [sp, #28]
 800a1ee:	2b02      	cmp	r3, #2
 800a1f0:	dd1e      	ble.n	800a230 <_dtoa_r+0x880>
 800a1f2:	f1bb 0f00 	cmp.w	fp, #0
 800a1f6:	f47f addc 	bne.w	8009db2 <_dtoa_r+0x402>
 800a1fa:	4621      	mov	r1, r4
 800a1fc:	465b      	mov	r3, fp
 800a1fe:	2205      	movs	r2, #5
 800a200:	4648      	mov	r0, r9
 800a202:	f000 fa95 	bl	800a730 <__multadd>
 800a206:	4601      	mov	r1, r0
 800a208:	4604      	mov	r4, r0
 800a20a:	9801      	ldr	r0, [sp, #4]
 800a20c:	f000 fcea 	bl	800abe4 <__mcmp>
 800a210:	2800      	cmp	r0, #0
 800a212:	f77f adce 	ble.w	8009db2 <_dtoa_r+0x402>
 800a216:	463e      	mov	r6, r7
 800a218:	2331      	movs	r3, #49	@ 0x31
 800a21a:	f806 3b01 	strb.w	r3, [r6], #1
 800a21e:	9b05      	ldr	r3, [sp, #20]
 800a220:	3301      	adds	r3, #1
 800a222:	9305      	str	r3, [sp, #20]
 800a224:	e5c9      	b.n	8009dba <_dtoa_r+0x40a>
 800a226:	f8cd 8014 	str.w	r8, [sp, #20]
 800a22a:	4654      	mov	r4, sl
 800a22c:	4625      	mov	r5, r4
 800a22e:	e7f2      	b.n	800a216 <_dtoa_r+0x866>
 800a230:	9b08      	ldr	r3, [sp, #32]
 800a232:	2b00      	cmp	r3, #0
 800a234:	f000 8102 	beq.w	800a43c <_dtoa_r+0xa8c>
 800a238:	2e00      	cmp	r6, #0
 800a23a:	dd05      	ble.n	800a248 <_dtoa_r+0x898>
 800a23c:	4629      	mov	r1, r5
 800a23e:	4632      	mov	r2, r6
 800a240:	4648      	mov	r0, r9
 800a242:	f000 fc63 	bl	800ab0c <__lshift>
 800a246:	4605      	mov	r5, r0
 800a248:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d058      	beq.n	800a300 <_dtoa_r+0x950>
 800a24e:	6869      	ldr	r1, [r5, #4]
 800a250:	4648      	mov	r0, r9
 800a252:	f000 fa0b 	bl	800a66c <_Balloc>
 800a256:	4606      	mov	r6, r0
 800a258:	b928      	cbnz	r0, 800a266 <_dtoa_r+0x8b6>
 800a25a:	4b82      	ldr	r3, [pc, #520]	@ (800a464 <_dtoa_r+0xab4>)
 800a25c:	4602      	mov	r2, r0
 800a25e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a262:	f7ff bbbe 	b.w	80099e2 <_dtoa_r+0x32>
 800a266:	692a      	ldr	r2, [r5, #16]
 800a268:	3202      	adds	r2, #2
 800a26a:	0092      	lsls	r2, r2, #2
 800a26c:	f105 010c 	add.w	r1, r5, #12
 800a270:	300c      	adds	r0, #12
 800a272:	f001 ff19 	bl	800c0a8 <memcpy>
 800a276:	2201      	movs	r2, #1
 800a278:	4631      	mov	r1, r6
 800a27a:	4648      	mov	r0, r9
 800a27c:	f000 fc46 	bl	800ab0c <__lshift>
 800a280:	1c7b      	adds	r3, r7, #1
 800a282:	9304      	str	r3, [sp, #16]
 800a284:	eb07 030b 	add.w	r3, r7, fp
 800a288:	9309      	str	r3, [sp, #36]	@ 0x24
 800a28a:	9b02      	ldr	r3, [sp, #8]
 800a28c:	f003 0301 	and.w	r3, r3, #1
 800a290:	46a8      	mov	r8, r5
 800a292:	9308      	str	r3, [sp, #32]
 800a294:	4605      	mov	r5, r0
 800a296:	9b04      	ldr	r3, [sp, #16]
 800a298:	9801      	ldr	r0, [sp, #4]
 800a29a:	4621      	mov	r1, r4
 800a29c:	f103 3bff 	add.w	fp, r3, #4294967295
 800a2a0:	f7ff fafc 	bl	800989c <quorem>
 800a2a4:	4641      	mov	r1, r8
 800a2a6:	9002      	str	r0, [sp, #8]
 800a2a8:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800a2ac:	9801      	ldr	r0, [sp, #4]
 800a2ae:	f000 fc99 	bl	800abe4 <__mcmp>
 800a2b2:	462a      	mov	r2, r5
 800a2b4:	9006      	str	r0, [sp, #24]
 800a2b6:	4621      	mov	r1, r4
 800a2b8:	4648      	mov	r0, r9
 800a2ba:	f000 fcaf 	bl	800ac1c <__mdiff>
 800a2be:	68c2      	ldr	r2, [r0, #12]
 800a2c0:	4606      	mov	r6, r0
 800a2c2:	b9fa      	cbnz	r2, 800a304 <_dtoa_r+0x954>
 800a2c4:	4601      	mov	r1, r0
 800a2c6:	9801      	ldr	r0, [sp, #4]
 800a2c8:	f000 fc8c 	bl	800abe4 <__mcmp>
 800a2cc:	4602      	mov	r2, r0
 800a2ce:	4631      	mov	r1, r6
 800a2d0:	4648      	mov	r0, r9
 800a2d2:	920a      	str	r2, [sp, #40]	@ 0x28
 800a2d4:	f000 fa0a 	bl	800a6ec <_Bfree>
 800a2d8:	9b07      	ldr	r3, [sp, #28]
 800a2da:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a2dc:	9e04      	ldr	r6, [sp, #16]
 800a2de:	ea42 0103 	orr.w	r1, r2, r3
 800a2e2:	9b08      	ldr	r3, [sp, #32]
 800a2e4:	4319      	orrs	r1, r3
 800a2e6:	d10f      	bne.n	800a308 <_dtoa_r+0x958>
 800a2e8:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800a2ec:	d028      	beq.n	800a340 <_dtoa_r+0x990>
 800a2ee:	9b06      	ldr	r3, [sp, #24]
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	dd02      	ble.n	800a2fa <_dtoa_r+0x94a>
 800a2f4:	9b02      	ldr	r3, [sp, #8]
 800a2f6:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800a2fa:	f88b a000 	strb.w	sl, [fp]
 800a2fe:	e55e      	b.n	8009dbe <_dtoa_r+0x40e>
 800a300:	4628      	mov	r0, r5
 800a302:	e7bd      	b.n	800a280 <_dtoa_r+0x8d0>
 800a304:	2201      	movs	r2, #1
 800a306:	e7e2      	b.n	800a2ce <_dtoa_r+0x91e>
 800a308:	9b06      	ldr	r3, [sp, #24]
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	db04      	blt.n	800a318 <_dtoa_r+0x968>
 800a30e:	9907      	ldr	r1, [sp, #28]
 800a310:	430b      	orrs	r3, r1
 800a312:	9908      	ldr	r1, [sp, #32]
 800a314:	430b      	orrs	r3, r1
 800a316:	d120      	bne.n	800a35a <_dtoa_r+0x9aa>
 800a318:	2a00      	cmp	r2, #0
 800a31a:	ddee      	ble.n	800a2fa <_dtoa_r+0x94a>
 800a31c:	9901      	ldr	r1, [sp, #4]
 800a31e:	2201      	movs	r2, #1
 800a320:	4648      	mov	r0, r9
 800a322:	f000 fbf3 	bl	800ab0c <__lshift>
 800a326:	4621      	mov	r1, r4
 800a328:	9001      	str	r0, [sp, #4]
 800a32a:	f000 fc5b 	bl	800abe4 <__mcmp>
 800a32e:	2800      	cmp	r0, #0
 800a330:	dc03      	bgt.n	800a33a <_dtoa_r+0x98a>
 800a332:	d1e2      	bne.n	800a2fa <_dtoa_r+0x94a>
 800a334:	f01a 0f01 	tst.w	sl, #1
 800a338:	d0df      	beq.n	800a2fa <_dtoa_r+0x94a>
 800a33a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800a33e:	d1d9      	bne.n	800a2f4 <_dtoa_r+0x944>
 800a340:	2339      	movs	r3, #57	@ 0x39
 800a342:	f88b 3000 	strb.w	r3, [fp]
 800a346:	4633      	mov	r3, r6
 800a348:	461e      	mov	r6, r3
 800a34a:	3b01      	subs	r3, #1
 800a34c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a350:	2a39      	cmp	r2, #57	@ 0x39
 800a352:	d052      	beq.n	800a3fa <_dtoa_r+0xa4a>
 800a354:	3201      	adds	r2, #1
 800a356:	701a      	strb	r2, [r3, #0]
 800a358:	e531      	b.n	8009dbe <_dtoa_r+0x40e>
 800a35a:	2a00      	cmp	r2, #0
 800a35c:	dd07      	ble.n	800a36e <_dtoa_r+0x9be>
 800a35e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800a362:	d0ed      	beq.n	800a340 <_dtoa_r+0x990>
 800a364:	f10a 0301 	add.w	r3, sl, #1
 800a368:	f88b 3000 	strb.w	r3, [fp]
 800a36c:	e527      	b.n	8009dbe <_dtoa_r+0x40e>
 800a36e:	9b04      	ldr	r3, [sp, #16]
 800a370:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a372:	f803 ac01 	strb.w	sl, [r3, #-1]
 800a376:	4293      	cmp	r3, r2
 800a378:	d029      	beq.n	800a3ce <_dtoa_r+0xa1e>
 800a37a:	9901      	ldr	r1, [sp, #4]
 800a37c:	2300      	movs	r3, #0
 800a37e:	220a      	movs	r2, #10
 800a380:	4648      	mov	r0, r9
 800a382:	f000 f9d5 	bl	800a730 <__multadd>
 800a386:	45a8      	cmp	r8, r5
 800a388:	9001      	str	r0, [sp, #4]
 800a38a:	f04f 0300 	mov.w	r3, #0
 800a38e:	f04f 020a 	mov.w	r2, #10
 800a392:	4641      	mov	r1, r8
 800a394:	4648      	mov	r0, r9
 800a396:	d107      	bne.n	800a3a8 <_dtoa_r+0x9f8>
 800a398:	f000 f9ca 	bl	800a730 <__multadd>
 800a39c:	4680      	mov	r8, r0
 800a39e:	4605      	mov	r5, r0
 800a3a0:	9b04      	ldr	r3, [sp, #16]
 800a3a2:	3301      	adds	r3, #1
 800a3a4:	9304      	str	r3, [sp, #16]
 800a3a6:	e776      	b.n	800a296 <_dtoa_r+0x8e6>
 800a3a8:	f000 f9c2 	bl	800a730 <__multadd>
 800a3ac:	4629      	mov	r1, r5
 800a3ae:	4680      	mov	r8, r0
 800a3b0:	2300      	movs	r3, #0
 800a3b2:	220a      	movs	r2, #10
 800a3b4:	4648      	mov	r0, r9
 800a3b6:	f000 f9bb 	bl	800a730 <__multadd>
 800a3ba:	4605      	mov	r5, r0
 800a3bc:	e7f0      	b.n	800a3a0 <_dtoa_r+0x9f0>
 800a3be:	f1bb 0f00 	cmp.w	fp, #0
 800a3c2:	bfcc      	ite	gt
 800a3c4:	465e      	movgt	r6, fp
 800a3c6:	2601      	movle	r6, #1
 800a3c8:	443e      	add	r6, r7
 800a3ca:	f04f 0800 	mov.w	r8, #0
 800a3ce:	9901      	ldr	r1, [sp, #4]
 800a3d0:	2201      	movs	r2, #1
 800a3d2:	4648      	mov	r0, r9
 800a3d4:	f000 fb9a 	bl	800ab0c <__lshift>
 800a3d8:	4621      	mov	r1, r4
 800a3da:	9001      	str	r0, [sp, #4]
 800a3dc:	f000 fc02 	bl	800abe4 <__mcmp>
 800a3e0:	2800      	cmp	r0, #0
 800a3e2:	dcb0      	bgt.n	800a346 <_dtoa_r+0x996>
 800a3e4:	d102      	bne.n	800a3ec <_dtoa_r+0xa3c>
 800a3e6:	f01a 0f01 	tst.w	sl, #1
 800a3ea:	d1ac      	bne.n	800a346 <_dtoa_r+0x996>
 800a3ec:	4633      	mov	r3, r6
 800a3ee:	461e      	mov	r6, r3
 800a3f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a3f4:	2a30      	cmp	r2, #48	@ 0x30
 800a3f6:	d0fa      	beq.n	800a3ee <_dtoa_r+0xa3e>
 800a3f8:	e4e1      	b.n	8009dbe <_dtoa_r+0x40e>
 800a3fa:	429f      	cmp	r7, r3
 800a3fc:	d1a4      	bne.n	800a348 <_dtoa_r+0x998>
 800a3fe:	9b05      	ldr	r3, [sp, #20]
 800a400:	3301      	adds	r3, #1
 800a402:	9305      	str	r3, [sp, #20]
 800a404:	2331      	movs	r3, #49	@ 0x31
 800a406:	703b      	strb	r3, [r7, #0]
 800a408:	e4d9      	b.n	8009dbe <_dtoa_r+0x40e>
 800a40a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a40c:	4f16      	ldr	r7, [pc, #88]	@ (800a468 <_dtoa_r+0xab8>)
 800a40e:	b11b      	cbz	r3, 800a418 <_dtoa_r+0xa68>
 800a410:	f107 0308 	add.w	r3, r7, #8
 800a414:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800a416:	6013      	str	r3, [r2, #0]
 800a418:	4638      	mov	r0, r7
 800a41a:	b011      	add	sp, #68	@ 0x44
 800a41c:	ecbd 8b02 	vpop	{d8}
 800a420:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a424:	9b07      	ldr	r3, [sp, #28]
 800a426:	2b01      	cmp	r3, #1
 800a428:	f77f ae2c 	ble.w	800a084 <_dtoa_r+0x6d4>
 800a42c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a42e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a430:	2001      	movs	r0, #1
 800a432:	e64c      	b.n	800a0ce <_dtoa_r+0x71e>
 800a434:	f1bb 0f00 	cmp.w	fp, #0
 800a438:	f77f aed8 	ble.w	800a1ec <_dtoa_r+0x83c>
 800a43c:	463e      	mov	r6, r7
 800a43e:	9801      	ldr	r0, [sp, #4]
 800a440:	4621      	mov	r1, r4
 800a442:	f7ff fa2b 	bl	800989c <quorem>
 800a446:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800a44a:	f806 ab01 	strb.w	sl, [r6], #1
 800a44e:	1bf2      	subs	r2, r6, r7
 800a450:	4593      	cmp	fp, r2
 800a452:	ddb4      	ble.n	800a3be <_dtoa_r+0xa0e>
 800a454:	9901      	ldr	r1, [sp, #4]
 800a456:	2300      	movs	r3, #0
 800a458:	220a      	movs	r2, #10
 800a45a:	4648      	mov	r0, r9
 800a45c:	f000 f968 	bl	800a730 <__multadd>
 800a460:	9001      	str	r0, [sp, #4]
 800a462:	e7ec      	b.n	800a43e <_dtoa_r+0xa8e>
 800a464:	0800cfb1 	.word	0x0800cfb1
 800a468:	0800cf35 	.word	0x0800cf35

0800a46c <_free_r>:
 800a46c:	b538      	push	{r3, r4, r5, lr}
 800a46e:	4605      	mov	r5, r0
 800a470:	2900      	cmp	r1, #0
 800a472:	d041      	beq.n	800a4f8 <_free_r+0x8c>
 800a474:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a478:	1f0c      	subs	r4, r1, #4
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	bfb8      	it	lt
 800a47e:	18e4      	addlt	r4, r4, r3
 800a480:	f000 f8e8 	bl	800a654 <__malloc_lock>
 800a484:	4a1d      	ldr	r2, [pc, #116]	@ (800a4fc <_free_r+0x90>)
 800a486:	6813      	ldr	r3, [r2, #0]
 800a488:	b933      	cbnz	r3, 800a498 <_free_r+0x2c>
 800a48a:	6063      	str	r3, [r4, #4]
 800a48c:	6014      	str	r4, [r2, #0]
 800a48e:	4628      	mov	r0, r5
 800a490:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a494:	f000 b8e4 	b.w	800a660 <__malloc_unlock>
 800a498:	42a3      	cmp	r3, r4
 800a49a:	d908      	bls.n	800a4ae <_free_r+0x42>
 800a49c:	6820      	ldr	r0, [r4, #0]
 800a49e:	1821      	adds	r1, r4, r0
 800a4a0:	428b      	cmp	r3, r1
 800a4a2:	bf01      	itttt	eq
 800a4a4:	6819      	ldreq	r1, [r3, #0]
 800a4a6:	685b      	ldreq	r3, [r3, #4]
 800a4a8:	1809      	addeq	r1, r1, r0
 800a4aa:	6021      	streq	r1, [r4, #0]
 800a4ac:	e7ed      	b.n	800a48a <_free_r+0x1e>
 800a4ae:	461a      	mov	r2, r3
 800a4b0:	685b      	ldr	r3, [r3, #4]
 800a4b2:	b10b      	cbz	r3, 800a4b8 <_free_r+0x4c>
 800a4b4:	42a3      	cmp	r3, r4
 800a4b6:	d9fa      	bls.n	800a4ae <_free_r+0x42>
 800a4b8:	6811      	ldr	r1, [r2, #0]
 800a4ba:	1850      	adds	r0, r2, r1
 800a4bc:	42a0      	cmp	r0, r4
 800a4be:	d10b      	bne.n	800a4d8 <_free_r+0x6c>
 800a4c0:	6820      	ldr	r0, [r4, #0]
 800a4c2:	4401      	add	r1, r0
 800a4c4:	1850      	adds	r0, r2, r1
 800a4c6:	4283      	cmp	r3, r0
 800a4c8:	6011      	str	r1, [r2, #0]
 800a4ca:	d1e0      	bne.n	800a48e <_free_r+0x22>
 800a4cc:	6818      	ldr	r0, [r3, #0]
 800a4ce:	685b      	ldr	r3, [r3, #4]
 800a4d0:	6053      	str	r3, [r2, #4]
 800a4d2:	4408      	add	r0, r1
 800a4d4:	6010      	str	r0, [r2, #0]
 800a4d6:	e7da      	b.n	800a48e <_free_r+0x22>
 800a4d8:	d902      	bls.n	800a4e0 <_free_r+0x74>
 800a4da:	230c      	movs	r3, #12
 800a4dc:	602b      	str	r3, [r5, #0]
 800a4de:	e7d6      	b.n	800a48e <_free_r+0x22>
 800a4e0:	6820      	ldr	r0, [r4, #0]
 800a4e2:	1821      	adds	r1, r4, r0
 800a4e4:	428b      	cmp	r3, r1
 800a4e6:	bf04      	itt	eq
 800a4e8:	6819      	ldreq	r1, [r3, #0]
 800a4ea:	685b      	ldreq	r3, [r3, #4]
 800a4ec:	6063      	str	r3, [r4, #4]
 800a4ee:	bf04      	itt	eq
 800a4f0:	1809      	addeq	r1, r1, r0
 800a4f2:	6021      	streq	r1, [r4, #0]
 800a4f4:	6054      	str	r4, [r2, #4]
 800a4f6:	e7ca      	b.n	800a48e <_free_r+0x22>
 800a4f8:	bd38      	pop	{r3, r4, r5, pc}
 800a4fa:	bf00      	nop
 800a4fc:	24000a18 	.word	0x24000a18

0800a500 <malloc>:
 800a500:	4b02      	ldr	r3, [pc, #8]	@ (800a50c <malloc+0xc>)
 800a502:	4601      	mov	r1, r0
 800a504:	6818      	ldr	r0, [r3, #0]
 800a506:	f000 b825 	b.w	800a554 <_malloc_r>
 800a50a:	bf00      	nop
 800a50c:	24000350 	.word	0x24000350

0800a510 <sbrk_aligned>:
 800a510:	b570      	push	{r4, r5, r6, lr}
 800a512:	4e0f      	ldr	r6, [pc, #60]	@ (800a550 <sbrk_aligned+0x40>)
 800a514:	460c      	mov	r4, r1
 800a516:	6831      	ldr	r1, [r6, #0]
 800a518:	4605      	mov	r5, r0
 800a51a:	b911      	cbnz	r1, 800a522 <sbrk_aligned+0x12>
 800a51c:	f001 fdb4 	bl	800c088 <_sbrk_r>
 800a520:	6030      	str	r0, [r6, #0]
 800a522:	4621      	mov	r1, r4
 800a524:	4628      	mov	r0, r5
 800a526:	f001 fdaf 	bl	800c088 <_sbrk_r>
 800a52a:	1c43      	adds	r3, r0, #1
 800a52c:	d103      	bne.n	800a536 <sbrk_aligned+0x26>
 800a52e:	f04f 34ff 	mov.w	r4, #4294967295
 800a532:	4620      	mov	r0, r4
 800a534:	bd70      	pop	{r4, r5, r6, pc}
 800a536:	1cc4      	adds	r4, r0, #3
 800a538:	f024 0403 	bic.w	r4, r4, #3
 800a53c:	42a0      	cmp	r0, r4
 800a53e:	d0f8      	beq.n	800a532 <sbrk_aligned+0x22>
 800a540:	1a21      	subs	r1, r4, r0
 800a542:	4628      	mov	r0, r5
 800a544:	f001 fda0 	bl	800c088 <_sbrk_r>
 800a548:	3001      	adds	r0, #1
 800a54a:	d1f2      	bne.n	800a532 <sbrk_aligned+0x22>
 800a54c:	e7ef      	b.n	800a52e <sbrk_aligned+0x1e>
 800a54e:	bf00      	nop
 800a550:	24000a14 	.word	0x24000a14

0800a554 <_malloc_r>:
 800a554:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a558:	1ccd      	adds	r5, r1, #3
 800a55a:	f025 0503 	bic.w	r5, r5, #3
 800a55e:	3508      	adds	r5, #8
 800a560:	2d0c      	cmp	r5, #12
 800a562:	bf38      	it	cc
 800a564:	250c      	movcc	r5, #12
 800a566:	2d00      	cmp	r5, #0
 800a568:	4606      	mov	r6, r0
 800a56a:	db01      	blt.n	800a570 <_malloc_r+0x1c>
 800a56c:	42a9      	cmp	r1, r5
 800a56e:	d904      	bls.n	800a57a <_malloc_r+0x26>
 800a570:	230c      	movs	r3, #12
 800a572:	6033      	str	r3, [r6, #0]
 800a574:	2000      	movs	r0, #0
 800a576:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a57a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a650 <_malloc_r+0xfc>
 800a57e:	f000 f869 	bl	800a654 <__malloc_lock>
 800a582:	f8d8 3000 	ldr.w	r3, [r8]
 800a586:	461c      	mov	r4, r3
 800a588:	bb44      	cbnz	r4, 800a5dc <_malloc_r+0x88>
 800a58a:	4629      	mov	r1, r5
 800a58c:	4630      	mov	r0, r6
 800a58e:	f7ff ffbf 	bl	800a510 <sbrk_aligned>
 800a592:	1c43      	adds	r3, r0, #1
 800a594:	4604      	mov	r4, r0
 800a596:	d158      	bne.n	800a64a <_malloc_r+0xf6>
 800a598:	f8d8 4000 	ldr.w	r4, [r8]
 800a59c:	4627      	mov	r7, r4
 800a59e:	2f00      	cmp	r7, #0
 800a5a0:	d143      	bne.n	800a62a <_malloc_r+0xd6>
 800a5a2:	2c00      	cmp	r4, #0
 800a5a4:	d04b      	beq.n	800a63e <_malloc_r+0xea>
 800a5a6:	6823      	ldr	r3, [r4, #0]
 800a5a8:	4639      	mov	r1, r7
 800a5aa:	4630      	mov	r0, r6
 800a5ac:	eb04 0903 	add.w	r9, r4, r3
 800a5b0:	f001 fd6a 	bl	800c088 <_sbrk_r>
 800a5b4:	4581      	cmp	r9, r0
 800a5b6:	d142      	bne.n	800a63e <_malloc_r+0xea>
 800a5b8:	6821      	ldr	r1, [r4, #0]
 800a5ba:	1a6d      	subs	r5, r5, r1
 800a5bc:	4629      	mov	r1, r5
 800a5be:	4630      	mov	r0, r6
 800a5c0:	f7ff ffa6 	bl	800a510 <sbrk_aligned>
 800a5c4:	3001      	adds	r0, #1
 800a5c6:	d03a      	beq.n	800a63e <_malloc_r+0xea>
 800a5c8:	6823      	ldr	r3, [r4, #0]
 800a5ca:	442b      	add	r3, r5
 800a5cc:	6023      	str	r3, [r4, #0]
 800a5ce:	f8d8 3000 	ldr.w	r3, [r8]
 800a5d2:	685a      	ldr	r2, [r3, #4]
 800a5d4:	bb62      	cbnz	r2, 800a630 <_malloc_r+0xdc>
 800a5d6:	f8c8 7000 	str.w	r7, [r8]
 800a5da:	e00f      	b.n	800a5fc <_malloc_r+0xa8>
 800a5dc:	6822      	ldr	r2, [r4, #0]
 800a5de:	1b52      	subs	r2, r2, r5
 800a5e0:	d420      	bmi.n	800a624 <_malloc_r+0xd0>
 800a5e2:	2a0b      	cmp	r2, #11
 800a5e4:	d917      	bls.n	800a616 <_malloc_r+0xc2>
 800a5e6:	1961      	adds	r1, r4, r5
 800a5e8:	42a3      	cmp	r3, r4
 800a5ea:	6025      	str	r5, [r4, #0]
 800a5ec:	bf18      	it	ne
 800a5ee:	6059      	strne	r1, [r3, #4]
 800a5f0:	6863      	ldr	r3, [r4, #4]
 800a5f2:	bf08      	it	eq
 800a5f4:	f8c8 1000 	streq.w	r1, [r8]
 800a5f8:	5162      	str	r2, [r4, r5]
 800a5fa:	604b      	str	r3, [r1, #4]
 800a5fc:	4630      	mov	r0, r6
 800a5fe:	f000 f82f 	bl	800a660 <__malloc_unlock>
 800a602:	f104 000b 	add.w	r0, r4, #11
 800a606:	1d23      	adds	r3, r4, #4
 800a608:	f020 0007 	bic.w	r0, r0, #7
 800a60c:	1ac2      	subs	r2, r0, r3
 800a60e:	bf1c      	itt	ne
 800a610:	1a1b      	subne	r3, r3, r0
 800a612:	50a3      	strne	r3, [r4, r2]
 800a614:	e7af      	b.n	800a576 <_malloc_r+0x22>
 800a616:	6862      	ldr	r2, [r4, #4]
 800a618:	42a3      	cmp	r3, r4
 800a61a:	bf0c      	ite	eq
 800a61c:	f8c8 2000 	streq.w	r2, [r8]
 800a620:	605a      	strne	r2, [r3, #4]
 800a622:	e7eb      	b.n	800a5fc <_malloc_r+0xa8>
 800a624:	4623      	mov	r3, r4
 800a626:	6864      	ldr	r4, [r4, #4]
 800a628:	e7ae      	b.n	800a588 <_malloc_r+0x34>
 800a62a:	463c      	mov	r4, r7
 800a62c:	687f      	ldr	r7, [r7, #4]
 800a62e:	e7b6      	b.n	800a59e <_malloc_r+0x4a>
 800a630:	461a      	mov	r2, r3
 800a632:	685b      	ldr	r3, [r3, #4]
 800a634:	42a3      	cmp	r3, r4
 800a636:	d1fb      	bne.n	800a630 <_malloc_r+0xdc>
 800a638:	2300      	movs	r3, #0
 800a63a:	6053      	str	r3, [r2, #4]
 800a63c:	e7de      	b.n	800a5fc <_malloc_r+0xa8>
 800a63e:	230c      	movs	r3, #12
 800a640:	6033      	str	r3, [r6, #0]
 800a642:	4630      	mov	r0, r6
 800a644:	f000 f80c 	bl	800a660 <__malloc_unlock>
 800a648:	e794      	b.n	800a574 <_malloc_r+0x20>
 800a64a:	6005      	str	r5, [r0, #0]
 800a64c:	e7d6      	b.n	800a5fc <_malloc_r+0xa8>
 800a64e:	bf00      	nop
 800a650:	24000a18 	.word	0x24000a18

0800a654 <__malloc_lock>:
 800a654:	4801      	ldr	r0, [pc, #4]	@ (800a65c <__malloc_lock+0x8>)
 800a656:	f7ff b918 	b.w	800988a <__retarget_lock_acquire_recursive>
 800a65a:	bf00      	nop
 800a65c:	24000a10 	.word	0x24000a10

0800a660 <__malloc_unlock>:
 800a660:	4801      	ldr	r0, [pc, #4]	@ (800a668 <__malloc_unlock+0x8>)
 800a662:	f7ff b913 	b.w	800988c <__retarget_lock_release_recursive>
 800a666:	bf00      	nop
 800a668:	24000a10 	.word	0x24000a10

0800a66c <_Balloc>:
 800a66c:	b570      	push	{r4, r5, r6, lr}
 800a66e:	69c6      	ldr	r6, [r0, #28]
 800a670:	4604      	mov	r4, r0
 800a672:	460d      	mov	r5, r1
 800a674:	b976      	cbnz	r6, 800a694 <_Balloc+0x28>
 800a676:	2010      	movs	r0, #16
 800a678:	f7ff ff42 	bl	800a500 <malloc>
 800a67c:	4602      	mov	r2, r0
 800a67e:	61e0      	str	r0, [r4, #28]
 800a680:	b920      	cbnz	r0, 800a68c <_Balloc+0x20>
 800a682:	4b18      	ldr	r3, [pc, #96]	@ (800a6e4 <_Balloc+0x78>)
 800a684:	4818      	ldr	r0, [pc, #96]	@ (800a6e8 <_Balloc+0x7c>)
 800a686:	216b      	movs	r1, #107	@ 0x6b
 800a688:	f001 fd26 	bl	800c0d8 <__assert_func>
 800a68c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a690:	6006      	str	r6, [r0, #0]
 800a692:	60c6      	str	r6, [r0, #12]
 800a694:	69e6      	ldr	r6, [r4, #28]
 800a696:	68f3      	ldr	r3, [r6, #12]
 800a698:	b183      	cbz	r3, 800a6bc <_Balloc+0x50>
 800a69a:	69e3      	ldr	r3, [r4, #28]
 800a69c:	68db      	ldr	r3, [r3, #12]
 800a69e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a6a2:	b9b8      	cbnz	r0, 800a6d4 <_Balloc+0x68>
 800a6a4:	2101      	movs	r1, #1
 800a6a6:	fa01 f605 	lsl.w	r6, r1, r5
 800a6aa:	1d72      	adds	r2, r6, #5
 800a6ac:	0092      	lsls	r2, r2, #2
 800a6ae:	4620      	mov	r0, r4
 800a6b0:	f001 fd30 	bl	800c114 <_calloc_r>
 800a6b4:	b160      	cbz	r0, 800a6d0 <_Balloc+0x64>
 800a6b6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a6ba:	e00e      	b.n	800a6da <_Balloc+0x6e>
 800a6bc:	2221      	movs	r2, #33	@ 0x21
 800a6be:	2104      	movs	r1, #4
 800a6c0:	4620      	mov	r0, r4
 800a6c2:	f001 fd27 	bl	800c114 <_calloc_r>
 800a6c6:	69e3      	ldr	r3, [r4, #28]
 800a6c8:	60f0      	str	r0, [r6, #12]
 800a6ca:	68db      	ldr	r3, [r3, #12]
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d1e4      	bne.n	800a69a <_Balloc+0x2e>
 800a6d0:	2000      	movs	r0, #0
 800a6d2:	bd70      	pop	{r4, r5, r6, pc}
 800a6d4:	6802      	ldr	r2, [r0, #0]
 800a6d6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a6da:	2300      	movs	r3, #0
 800a6dc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a6e0:	e7f7      	b.n	800a6d2 <_Balloc+0x66>
 800a6e2:	bf00      	nop
 800a6e4:	0800cf42 	.word	0x0800cf42
 800a6e8:	0800cfc2 	.word	0x0800cfc2

0800a6ec <_Bfree>:
 800a6ec:	b570      	push	{r4, r5, r6, lr}
 800a6ee:	69c6      	ldr	r6, [r0, #28]
 800a6f0:	4605      	mov	r5, r0
 800a6f2:	460c      	mov	r4, r1
 800a6f4:	b976      	cbnz	r6, 800a714 <_Bfree+0x28>
 800a6f6:	2010      	movs	r0, #16
 800a6f8:	f7ff ff02 	bl	800a500 <malloc>
 800a6fc:	4602      	mov	r2, r0
 800a6fe:	61e8      	str	r0, [r5, #28]
 800a700:	b920      	cbnz	r0, 800a70c <_Bfree+0x20>
 800a702:	4b09      	ldr	r3, [pc, #36]	@ (800a728 <_Bfree+0x3c>)
 800a704:	4809      	ldr	r0, [pc, #36]	@ (800a72c <_Bfree+0x40>)
 800a706:	218f      	movs	r1, #143	@ 0x8f
 800a708:	f001 fce6 	bl	800c0d8 <__assert_func>
 800a70c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a710:	6006      	str	r6, [r0, #0]
 800a712:	60c6      	str	r6, [r0, #12]
 800a714:	b13c      	cbz	r4, 800a726 <_Bfree+0x3a>
 800a716:	69eb      	ldr	r3, [r5, #28]
 800a718:	6862      	ldr	r2, [r4, #4]
 800a71a:	68db      	ldr	r3, [r3, #12]
 800a71c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a720:	6021      	str	r1, [r4, #0]
 800a722:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a726:	bd70      	pop	{r4, r5, r6, pc}
 800a728:	0800cf42 	.word	0x0800cf42
 800a72c:	0800cfc2 	.word	0x0800cfc2

0800a730 <__multadd>:
 800a730:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a734:	690d      	ldr	r5, [r1, #16]
 800a736:	4607      	mov	r7, r0
 800a738:	460c      	mov	r4, r1
 800a73a:	461e      	mov	r6, r3
 800a73c:	f101 0c14 	add.w	ip, r1, #20
 800a740:	2000      	movs	r0, #0
 800a742:	f8dc 3000 	ldr.w	r3, [ip]
 800a746:	b299      	uxth	r1, r3
 800a748:	fb02 6101 	mla	r1, r2, r1, r6
 800a74c:	0c1e      	lsrs	r6, r3, #16
 800a74e:	0c0b      	lsrs	r3, r1, #16
 800a750:	fb02 3306 	mla	r3, r2, r6, r3
 800a754:	b289      	uxth	r1, r1
 800a756:	3001      	adds	r0, #1
 800a758:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a75c:	4285      	cmp	r5, r0
 800a75e:	f84c 1b04 	str.w	r1, [ip], #4
 800a762:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a766:	dcec      	bgt.n	800a742 <__multadd+0x12>
 800a768:	b30e      	cbz	r6, 800a7ae <__multadd+0x7e>
 800a76a:	68a3      	ldr	r3, [r4, #8]
 800a76c:	42ab      	cmp	r3, r5
 800a76e:	dc19      	bgt.n	800a7a4 <__multadd+0x74>
 800a770:	6861      	ldr	r1, [r4, #4]
 800a772:	4638      	mov	r0, r7
 800a774:	3101      	adds	r1, #1
 800a776:	f7ff ff79 	bl	800a66c <_Balloc>
 800a77a:	4680      	mov	r8, r0
 800a77c:	b928      	cbnz	r0, 800a78a <__multadd+0x5a>
 800a77e:	4602      	mov	r2, r0
 800a780:	4b0c      	ldr	r3, [pc, #48]	@ (800a7b4 <__multadd+0x84>)
 800a782:	480d      	ldr	r0, [pc, #52]	@ (800a7b8 <__multadd+0x88>)
 800a784:	21ba      	movs	r1, #186	@ 0xba
 800a786:	f001 fca7 	bl	800c0d8 <__assert_func>
 800a78a:	6922      	ldr	r2, [r4, #16]
 800a78c:	3202      	adds	r2, #2
 800a78e:	f104 010c 	add.w	r1, r4, #12
 800a792:	0092      	lsls	r2, r2, #2
 800a794:	300c      	adds	r0, #12
 800a796:	f001 fc87 	bl	800c0a8 <memcpy>
 800a79a:	4621      	mov	r1, r4
 800a79c:	4638      	mov	r0, r7
 800a79e:	f7ff ffa5 	bl	800a6ec <_Bfree>
 800a7a2:	4644      	mov	r4, r8
 800a7a4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a7a8:	3501      	adds	r5, #1
 800a7aa:	615e      	str	r6, [r3, #20]
 800a7ac:	6125      	str	r5, [r4, #16]
 800a7ae:	4620      	mov	r0, r4
 800a7b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a7b4:	0800cfb1 	.word	0x0800cfb1
 800a7b8:	0800cfc2 	.word	0x0800cfc2

0800a7bc <__s2b>:
 800a7bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a7c0:	460c      	mov	r4, r1
 800a7c2:	4615      	mov	r5, r2
 800a7c4:	461f      	mov	r7, r3
 800a7c6:	2209      	movs	r2, #9
 800a7c8:	3308      	adds	r3, #8
 800a7ca:	4606      	mov	r6, r0
 800a7cc:	fb93 f3f2 	sdiv	r3, r3, r2
 800a7d0:	2100      	movs	r1, #0
 800a7d2:	2201      	movs	r2, #1
 800a7d4:	429a      	cmp	r2, r3
 800a7d6:	db09      	blt.n	800a7ec <__s2b+0x30>
 800a7d8:	4630      	mov	r0, r6
 800a7da:	f7ff ff47 	bl	800a66c <_Balloc>
 800a7de:	b940      	cbnz	r0, 800a7f2 <__s2b+0x36>
 800a7e0:	4602      	mov	r2, r0
 800a7e2:	4b19      	ldr	r3, [pc, #100]	@ (800a848 <__s2b+0x8c>)
 800a7e4:	4819      	ldr	r0, [pc, #100]	@ (800a84c <__s2b+0x90>)
 800a7e6:	21d3      	movs	r1, #211	@ 0xd3
 800a7e8:	f001 fc76 	bl	800c0d8 <__assert_func>
 800a7ec:	0052      	lsls	r2, r2, #1
 800a7ee:	3101      	adds	r1, #1
 800a7f0:	e7f0      	b.n	800a7d4 <__s2b+0x18>
 800a7f2:	9b08      	ldr	r3, [sp, #32]
 800a7f4:	6143      	str	r3, [r0, #20]
 800a7f6:	2d09      	cmp	r5, #9
 800a7f8:	f04f 0301 	mov.w	r3, #1
 800a7fc:	6103      	str	r3, [r0, #16]
 800a7fe:	dd16      	ble.n	800a82e <__s2b+0x72>
 800a800:	f104 0909 	add.w	r9, r4, #9
 800a804:	46c8      	mov	r8, r9
 800a806:	442c      	add	r4, r5
 800a808:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a80c:	4601      	mov	r1, r0
 800a80e:	3b30      	subs	r3, #48	@ 0x30
 800a810:	220a      	movs	r2, #10
 800a812:	4630      	mov	r0, r6
 800a814:	f7ff ff8c 	bl	800a730 <__multadd>
 800a818:	45a0      	cmp	r8, r4
 800a81a:	d1f5      	bne.n	800a808 <__s2b+0x4c>
 800a81c:	f1a5 0408 	sub.w	r4, r5, #8
 800a820:	444c      	add	r4, r9
 800a822:	1b2d      	subs	r5, r5, r4
 800a824:	1963      	adds	r3, r4, r5
 800a826:	42bb      	cmp	r3, r7
 800a828:	db04      	blt.n	800a834 <__s2b+0x78>
 800a82a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a82e:	340a      	adds	r4, #10
 800a830:	2509      	movs	r5, #9
 800a832:	e7f6      	b.n	800a822 <__s2b+0x66>
 800a834:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a838:	4601      	mov	r1, r0
 800a83a:	3b30      	subs	r3, #48	@ 0x30
 800a83c:	220a      	movs	r2, #10
 800a83e:	4630      	mov	r0, r6
 800a840:	f7ff ff76 	bl	800a730 <__multadd>
 800a844:	e7ee      	b.n	800a824 <__s2b+0x68>
 800a846:	bf00      	nop
 800a848:	0800cfb1 	.word	0x0800cfb1
 800a84c:	0800cfc2 	.word	0x0800cfc2

0800a850 <__hi0bits>:
 800a850:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a854:	4603      	mov	r3, r0
 800a856:	bf36      	itet	cc
 800a858:	0403      	lslcc	r3, r0, #16
 800a85a:	2000      	movcs	r0, #0
 800a85c:	2010      	movcc	r0, #16
 800a85e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a862:	bf3c      	itt	cc
 800a864:	021b      	lslcc	r3, r3, #8
 800a866:	3008      	addcc	r0, #8
 800a868:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a86c:	bf3c      	itt	cc
 800a86e:	011b      	lslcc	r3, r3, #4
 800a870:	3004      	addcc	r0, #4
 800a872:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a876:	bf3c      	itt	cc
 800a878:	009b      	lslcc	r3, r3, #2
 800a87a:	3002      	addcc	r0, #2
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	db05      	blt.n	800a88c <__hi0bits+0x3c>
 800a880:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a884:	f100 0001 	add.w	r0, r0, #1
 800a888:	bf08      	it	eq
 800a88a:	2020      	moveq	r0, #32
 800a88c:	4770      	bx	lr

0800a88e <__lo0bits>:
 800a88e:	6803      	ldr	r3, [r0, #0]
 800a890:	4602      	mov	r2, r0
 800a892:	f013 0007 	ands.w	r0, r3, #7
 800a896:	d00b      	beq.n	800a8b0 <__lo0bits+0x22>
 800a898:	07d9      	lsls	r1, r3, #31
 800a89a:	d421      	bmi.n	800a8e0 <__lo0bits+0x52>
 800a89c:	0798      	lsls	r0, r3, #30
 800a89e:	bf49      	itett	mi
 800a8a0:	085b      	lsrmi	r3, r3, #1
 800a8a2:	089b      	lsrpl	r3, r3, #2
 800a8a4:	2001      	movmi	r0, #1
 800a8a6:	6013      	strmi	r3, [r2, #0]
 800a8a8:	bf5c      	itt	pl
 800a8aa:	6013      	strpl	r3, [r2, #0]
 800a8ac:	2002      	movpl	r0, #2
 800a8ae:	4770      	bx	lr
 800a8b0:	b299      	uxth	r1, r3
 800a8b2:	b909      	cbnz	r1, 800a8b8 <__lo0bits+0x2a>
 800a8b4:	0c1b      	lsrs	r3, r3, #16
 800a8b6:	2010      	movs	r0, #16
 800a8b8:	b2d9      	uxtb	r1, r3
 800a8ba:	b909      	cbnz	r1, 800a8c0 <__lo0bits+0x32>
 800a8bc:	3008      	adds	r0, #8
 800a8be:	0a1b      	lsrs	r3, r3, #8
 800a8c0:	0719      	lsls	r1, r3, #28
 800a8c2:	bf04      	itt	eq
 800a8c4:	091b      	lsreq	r3, r3, #4
 800a8c6:	3004      	addeq	r0, #4
 800a8c8:	0799      	lsls	r1, r3, #30
 800a8ca:	bf04      	itt	eq
 800a8cc:	089b      	lsreq	r3, r3, #2
 800a8ce:	3002      	addeq	r0, #2
 800a8d0:	07d9      	lsls	r1, r3, #31
 800a8d2:	d403      	bmi.n	800a8dc <__lo0bits+0x4e>
 800a8d4:	085b      	lsrs	r3, r3, #1
 800a8d6:	f100 0001 	add.w	r0, r0, #1
 800a8da:	d003      	beq.n	800a8e4 <__lo0bits+0x56>
 800a8dc:	6013      	str	r3, [r2, #0]
 800a8de:	4770      	bx	lr
 800a8e0:	2000      	movs	r0, #0
 800a8e2:	4770      	bx	lr
 800a8e4:	2020      	movs	r0, #32
 800a8e6:	4770      	bx	lr

0800a8e8 <__i2b>:
 800a8e8:	b510      	push	{r4, lr}
 800a8ea:	460c      	mov	r4, r1
 800a8ec:	2101      	movs	r1, #1
 800a8ee:	f7ff febd 	bl	800a66c <_Balloc>
 800a8f2:	4602      	mov	r2, r0
 800a8f4:	b928      	cbnz	r0, 800a902 <__i2b+0x1a>
 800a8f6:	4b05      	ldr	r3, [pc, #20]	@ (800a90c <__i2b+0x24>)
 800a8f8:	4805      	ldr	r0, [pc, #20]	@ (800a910 <__i2b+0x28>)
 800a8fa:	f240 1145 	movw	r1, #325	@ 0x145
 800a8fe:	f001 fbeb 	bl	800c0d8 <__assert_func>
 800a902:	2301      	movs	r3, #1
 800a904:	6144      	str	r4, [r0, #20]
 800a906:	6103      	str	r3, [r0, #16]
 800a908:	bd10      	pop	{r4, pc}
 800a90a:	bf00      	nop
 800a90c:	0800cfb1 	.word	0x0800cfb1
 800a910:	0800cfc2 	.word	0x0800cfc2

0800a914 <__multiply>:
 800a914:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a918:	4617      	mov	r7, r2
 800a91a:	690a      	ldr	r2, [r1, #16]
 800a91c:	693b      	ldr	r3, [r7, #16]
 800a91e:	429a      	cmp	r2, r3
 800a920:	bfa8      	it	ge
 800a922:	463b      	movge	r3, r7
 800a924:	4689      	mov	r9, r1
 800a926:	bfa4      	itt	ge
 800a928:	460f      	movge	r7, r1
 800a92a:	4699      	movge	r9, r3
 800a92c:	693d      	ldr	r5, [r7, #16]
 800a92e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a932:	68bb      	ldr	r3, [r7, #8]
 800a934:	6879      	ldr	r1, [r7, #4]
 800a936:	eb05 060a 	add.w	r6, r5, sl
 800a93a:	42b3      	cmp	r3, r6
 800a93c:	b085      	sub	sp, #20
 800a93e:	bfb8      	it	lt
 800a940:	3101      	addlt	r1, #1
 800a942:	f7ff fe93 	bl	800a66c <_Balloc>
 800a946:	b930      	cbnz	r0, 800a956 <__multiply+0x42>
 800a948:	4602      	mov	r2, r0
 800a94a:	4b41      	ldr	r3, [pc, #260]	@ (800aa50 <__multiply+0x13c>)
 800a94c:	4841      	ldr	r0, [pc, #260]	@ (800aa54 <__multiply+0x140>)
 800a94e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a952:	f001 fbc1 	bl	800c0d8 <__assert_func>
 800a956:	f100 0414 	add.w	r4, r0, #20
 800a95a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800a95e:	4623      	mov	r3, r4
 800a960:	2200      	movs	r2, #0
 800a962:	4573      	cmp	r3, lr
 800a964:	d320      	bcc.n	800a9a8 <__multiply+0x94>
 800a966:	f107 0814 	add.w	r8, r7, #20
 800a96a:	f109 0114 	add.w	r1, r9, #20
 800a96e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800a972:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800a976:	9302      	str	r3, [sp, #8]
 800a978:	1beb      	subs	r3, r5, r7
 800a97a:	3b15      	subs	r3, #21
 800a97c:	f023 0303 	bic.w	r3, r3, #3
 800a980:	3304      	adds	r3, #4
 800a982:	3715      	adds	r7, #21
 800a984:	42bd      	cmp	r5, r7
 800a986:	bf38      	it	cc
 800a988:	2304      	movcc	r3, #4
 800a98a:	9301      	str	r3, [sp, #4]
 800a98c:	9b02      	ldr	r3, [sp, #8]
 800a98e:	9103      	str	r1, [sp, #12]
 800a990:	428b      	cmp	r3, r1
 800a992:	d80c      	bhi.n	800a9ae <__multiply+0x9a>
 800a994:	2e00      	cmp	r6, #0
 800a996:	dd03      	ble.n	800a9a0 <__multiply+0x8c>
 800a998:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	d055      	beq.n	800aa4c <__multiply+0x138>
 800a9a0:	6106      	str	r6, [r0, #16]
 800a9a2:	b005      	add	sp, #20
 800a9a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9a8:	f843 2b04 	str.w	r2, [r3], #4
 800a9ac:	e7d9      	b.n	800a962 <__multiply+0x4e>
 800a9ae:	f8b1 a000 	ldrh.w	sl, [r1]
 800a9b2:	f1ba 0f00 	cmp.w	sl, #0
 800a9b6:	d01f      	beq.n	800a9f8 <__multiply+0xe4>
 800a9b8:	46c4      	mov	ip, r8
 800a9ba:	46a1      	mov	r9, r4
 800a9bc:	2700      	movs	r7, #0
 800a9be:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a9c2:	f8d9 3000 	ldr.w	r3, [r9]
 800a9c6:	fa1f fb82 	uxth.w	fp, r2
 800a9ca:	b29b      	uxth	r3, r3
 800a9cc:	fb0a 330b 	mla	r3, sl, fp, r3
 800a9d0:	443b      	add	r3, r7
 800a9d2:	f8d9 7000 	ldr.w	r7, [r9]
 800a9d6:	0c12      	lsrs	r2, r2, #16
 800a9d8:	0c3f      	lsrs	r7, r7, #16
 800a9da:	fb0a 7202 	mla	r2, sl, r2, r7
 800a9de:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800a9e2:	b29b      	uxth	r3, r3
 800a9e4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a9e8:	4565      	cmp	r5, ip
 800a9ea:	f849 3b04 	str.w	r3, [r9], #4
 800a9ee:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800a9f2:	d8e4      	bhi.n	800a9be <__multiply+0xaa>
 800a9f4:	9b01      	ldr	r3, [sp, #4]
 800a9f6:	50e7      	str	r7, [r4, r3]
 800a9f8:	9b03      	ldr	r3, [sp, #12]
 800a9fa:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a9fe:	3104      	adds	r1, #4
 800aa00:	f1b9 0f00 	cmp.w	r9, #0
 800aa04:	d020      	beq.n	800aa48 <__multiply+0x134>
 800aa06:	6823      	ldr	r3, [r4, #0]
 800aa08:	4647      	mov	r7, r8
 800aa0a:	46a4      	mov	ip, r4
 800aa0c:	f04f 0a00 	mov.w	sl, #0
 800aa10:	f8b7 b000 	ldrh.w	fp, [r7]
 800aa14:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800aa18:	fb09 220b 	mla	r2, r9, fp, r2
 800aa1c:	4452      	add	r2, sl
 800aa1e:	b29b      	uxth	r3, r3
 800aa20:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800aa24:	f84c 3b04 	str.w	r3, [ip], #4
 800aa28:	f857 3b04 	ldr.w	r3, [r7], #4
 800aa2c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800aa30:	f8bc 3000 	ldrh.w	r3, [ip]
 800aa34:	fb09 330a 	mla	r3, r9, sl, r3
 800aa38:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800aa3c:	42bd      	cmp	r5, r7
 800aa3e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800aa42:	d8e5      	bhi.n	800aa10 <__multiply+0xfc>
 800aa44:	9a01      	ldr	r2, [sp, #4]
 800aa46:	50a3      	str	r3, [r4, r2]
 800aa48:	3404      	adds	r4, #4
 800aa4a:	e79f      	b.n	800a98c <__multiply+0x78>
 800aa4c:	3e01      	subs	r6, #1
 800aa4e:	e7a1      	b.n	800a994 <__multiply+0x80>
 800aa50:	0800cfb1 	.word	0x0800cfb1
 800aa54:	0800cfc2 	.word	0x0800cfc2

0800aa58 <__pow5mult>:
 800aa58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aa5c:	4615      	mov	r5, r2
 800aa5e:	f012 0203 	ands.w	r2, r2, #3
 800aa62:	4607      	mov	r7, r0
 800aa64:	460e      	mov	r6, r1
 800aa66:	d007      	beq.n	800aa78 <__pow5mult+0x20>
 800aa68:	4c25      	ldr	r4, [pc, #148]	@ (800ab00 <__pow5mult+0xa8>)
 800aa6a:	3a01      	subs	r2, #1
 800aa6c:	2300      	movs	r3, #0
 800aa6e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800aa72:	f7ff fe5d 	bl	800a730 <__multadd>
 800aa76:	4606      	mov	r6, r0
 800aa78:	10ad      	asrs	r5, r5, #2
 800aa7a:	d03d      	beq.n	800aaf8 <__pow5mult+0xa0>
 800aa7c:	69fc      	ldr	r4, [r7, #28]
 800aa7e:	b97c      	cbnz	r4, 800aaa0 <__pow5mult+0x48>
 800aa80:	2010      	movs	r0, #16
 800aa82:	f7ff fd3d 	bl	800a500 <malloc>
 800aa86:	4602      	mov	r2, r0
 800aa88:	61f8      	str	r0, [r7, #28]
 800aa8a:	b928      	cbnz	r0, 800aa98 <__pow5mult+0x40>
 800aa8c:	4b1d      	ldr	r3, [pc, #116]	@ (800ab04 <__pow5mult+0xac>)
 800aa8e:	481e      	ldr	r0, [pc, #120]	@ (800ab08 <__pow5mult+0xb0>)
 800aa90:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800aa94:	f001 fb20 	bl	800c0d8 <__assert_func>
 800aa98:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800aa9c:	6004      	str	r4, [r0, #0]
 800aa9e:	60c4      	str	r4, [r0, #12]
 800aaa0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800aaa4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800aaa8:	b94c      	cbnz	r4, 800aabe <__pow5mult+0x66>
 800aaaa:	f240 2171 	movw	r1, #625	@ 0x271
 800aaae:	4638      	mov	r0, r7
 800aab0:	f7ff ff1a 	bl	800a8e8 <__i2b>
 800aab4:	2300      	movs	r3, #0
 800aab6:	f8c8 0008 	str.w	r0, [r8, #8]
 800aaba:	4604      	mov	r4, r0
 800aabc:	6003      	str	r3, [r0, #0]
 800aabe:	f04f 0900 	mov.w	r9, #0
 800aac2:	07eb      	lsls	r3, r5, #31
 800aac4:	d50a      	bpl.n	800aadc <__pow5mult+0x84>
 800aac6:	4631      	mov	r1, r6
 800aac8:	4622      	mov	r2, r4
 800aaca:	4638      	mov	r0, r7
 800aacc:	f7ff ff22 	bl	800a914 <__multiply>
 800aad0:	4631      	mov	r1, r6
 800aad2:	4680      	mov	r8, r0
 800aad4:	4638      	mov	r0, r7
 800aad6:	f7ff fe09 	bl	800a6ec <_Bfree>
 800aada:	4646      	mov	r6, r8
 800aadc:	106d      	asrs	r5, r5, #1
 800aade:	d00b      	beq.n	800aaf8 <__pow5mult+0xa0>
 800aae0:	6820      	ldr	r0, [r4, #0]
 800aae2:	b938      	cbnz	r0, 800aaf4 <__pow5mult+0x9c>
 800aae4:	4622      	mov	r2, r4
 800aae6:	4621      	mov	r1, r4
 800aae8:	4638      	mov	r0, r7
 800aaea:	f7ff ff13 	bl	800a914 <__multiply>
 800aaee:	6020      	str	r0, [r4, #0]
 800aaf0:	f8c0 9000 	str.w	r9, [r0]
 800aaf4:	4604      	mov	r4, r0
 800aaf6:	e7e4      	b.n	800aac2 <__pow5mult+0x6a>
 800aaf8:	4630      	mov	r0, r6
 800aafa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aafe:	bf00      	nop
 800ab00:	0800d0d4 	.word	0x0800d0d4
 800ab04:	0800cf42 	.word	0x0800cf42
 800ab08:	0800cfc2 	.word	0x0800cfc2

0800ab0c <__lshift>:
 800ab0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ab10:	460c      	mov	r4, r1
 800ab12:	6849      	ldr	r1, [r1, #4]
 800ab14:	6923      	ldr	r3, [r4, #16]
 800ab16:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ab1a:	68a3      	ldr	r3, [r4, #8]
 800ab1c:	4607      	mov	r7, r0
 800ab1e:	4691      	mov	r9, r2
 800ab20:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ab24:	f108 0601 	add.w	r6, r8, #1
 800ab28:	42b3      	cmp	r3, r6
 800ab2a:	db0b      	blt.n	800ab44 <__lshift+0x38>
 800ab2c:	4638      	mov	r0, r7
 800ab2e:	f7ff fd9d 	bl	800a66c <_Balloc>
 800ab32:	4605      	mov	r5, r0
 800ab34:	b948      	cbnz	r0, 800ab4a <__lshift+0x3e>
 800ab36:	4602      	mov	r2, r0
 800ab38:	4b28      	ldr	r3, [pc, #160]	@ (800abdc <__lshift+0xd0>)
 800ab3a:	4829      	ldr	r0, [pc, #164]	@ (800abe0 <__lshift+0xd4>)
 800ab3c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ab40:	f001 faca 	bl	800c0d8 <__assert_func>
 800ab44:	3101      	adds	r1, #1
 800ab46:	005b      	lsls	r3, r3, #1
 800ab48:	e7ee      	b.n	800ab28 <__lshift+0x1c>
 800ab4a:	2300      	movs	r3, #0
 800ab4c:	f100 0114 	add.w	r1, r0, #20
 800ab50:	f100 0210 	add.w	r2, r0, #16
 800ab54:	4618      	mov	r0, r3
 800ab56:	4553      	cmp	r3, sl
 800ab58:	db33      	blt.n	800abc2 <__lshift+0xb6>
 800ab5a:	6920      	ldr	r0, [r4, #16]
 800ab5c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ab60:	f104 0314 	add.w	r3, r4, #20
 800ab64:	f019 091f 	ands.w	r9, r9, #31
 800ab68:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ab6c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ab70:	d02b      	beq.n	800abca <__lshift+0xbe>
 800ab72:	f1c9 0e20 	rsb	lr, r9, #32
 800ab76:	468a      	mov	sl, r1
 800ab78:	2200      	movs	r2, #0
 800ab7a:	6818      	ldr	r0, [r3, #0]
 800ab7c:	fa00 f009 	lsl.w	r0, r0, r9
 800ab80:	4310      	orrs	r0, r2
 800ab82:	f84a 0b04 	str.w	r0, [sl], #4
 800ab86:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab8a:	459c      	cmp	ip, r3
 800ab8c:	fa22 f20e 	lsr.w	r2, r2, lr
 800ab90:	d8f3      	bhi.n	800ab7a <__lshift+0x6e>
 800ab92:	ebac 0304 	sub.w	r3, ip, r4
 800ab96:	3b15      	subs	r3, #21
 800ab98:	f023 0303 	bic.w	r3, r3, #3
 800ab9c:	3304      	adds	r3, #4
 800ab9e:	f104 0015 	add.w	r0, r4, #21
 800aba2:	4560      	cmp	r0, ip
 800aba4:	bf88      	it	hi
 800aba6:	2304      	movhi	r3, #4
 800aba8:	50ca      	str	r2, [r1, r3]
 800abaa:	b10a      	cbz	r2, 800abb0 <__lshift+0xa4>
 800abac:	f108 0602 	add.w	r6, r8, #2
 800abb0:	3e01      	subs	r6, #1
 800abb2:	4638      	mov	r0, r7
 800abb4:	612e      	str	r6, [r5, #16]
 800abb6:	4621      	mov	r1, r4
 800abb8:	f7ff fd98 	bl	800a6ec <_Bfree>
 800abbc:	4628      	mov	r0, r5
 800abbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800abc2:	f842 0f04 	str.w	r0, [r2, #4]!
 800abc6:	3301      	adds	r3, #1
 800abc8:	e7c5      	b.n	800ab56 <__lshift+0x4a>
 800abca:	3904      	subs	r1, #4
 800abcc:	f853 2b04 	ldr.w	r2, [r3], #4
 800abd0:	f841 2f04 	str.w	r2, [r1, #4]!
 800abd4:	459c      	cmp	ip, r3
 800abd6:	d8f9      	bhi.n	800abcc <__lshift+0xc0>
 800abd8:	e7ea      	b.n	800abb0 <__lshift+0xa4>
 800abda:	bf00      	nop
 800abdc:	0800cfb1 	.word	0x0800cfb1
 800abe0:	0800cfc2 	.word	0x0800cfc2

0800abe4 <__mcmp>:
 800abe4:	690a      	ldr	r2, [r1, #16]
 800abe6:	4603      	mov	r3, r0
 800abe8:	6900      	ldr	r0, [r0, #16]
 800abea:	1a80      	subs	r0, r0, r2
 800abec:	b530      	push	{r4, r5, lr}
 800abee:	d10e      	bne.n	800ac0e <__mcmp+0x2a>
 800abf0:	3314      	adds	r3, #20
 800abf2:	3114      	adds	r1, #20
 800abf4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800abf8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800abfc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ac00:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ac04:	4295      	cmp	r5, r2
 800ac06:	d003      	beq.n	800ac10 <__mcmp+0x2c>
 800ac08:	d205      	bcs.n	800ac16 <__mcmp+0x32>
 800ac0a:	f04f 30ff 	mov.w	r0, #4294967295
 800ac0e:	bd30      	pop	{r4, r5, pc}
 800ac10:	42a3      	cmp	r3, r4
 800ac12:	d3f3      	bcc.n	800abfc <__mcmp+0x18>
 800ac14:	e7fb      	b.n	800ac0e <__mcmp+0x2a>
 800ac16:	2001      	movs	r0, #1
 800ac18:	e7f9      	b.n	800ac0e <__mcmp+0x2a>
	...

0800ac1c <__mdiff>:
 800ac1c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac20:	4689      	mov	r9, r1
 800ac22:	4606      	mov	r6, r0
 800ac24:	4611      	mov	r1, r2
 800ac26:	4648      	mov	r0, r9
 800ac28:	4614      	mov	r4, r2
 800ac2a:	f7ff ffdb 	bl	800abe4 <__mcmp>
 800ac2e:	1e05      	subs	r5, r0, #0
 800ac30:	d112      	bne.n	800ac58 <__mdiff+0x3c>
 800ac32:	4629      	mov	r1, r5
 800ac34:	4630      	mov	r0, r6
 800ac36:	f7ff fd19 	bl	800a66c <_Balloc>
 800ac3a:	4602      	mov	r2, r0
 800ac3c:	b928      	cbnz	r0, 800ac4a <__mdiff+0x2e>
 800ac3e:	4b3f      	ldr	r3, [pc, #252]	@ (800ad3c <__mdiff+0x120>)
 800ac40:	f240 2137 	movw	r1, #567	@ 0x237
 800ac44:	483e      	ldr	r0, [pc, #248]	@ (800ad40 <__mdiff+0x124>)
 800ac46:	f001 fa47 	bl	800c0d8 <__assert_func>
 800ac4a:	2301      	movs	r3, #1
 800ac4c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ac50:	4610      	mov	r0, r2
 800ac52:	b003      	add	sp, #12
 800ac54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac58:	bfbc      	itt	lt
 800ac5a:	464b      	movlt	r3, r9
 800ac5c:	46a1      	movlt	r9, r4
 800ac5e:	4630      	mov	r0, r6
 800ac60:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ac64:	bfba      	itte	lt
 800ac66:	461c      	movlt	r4, r3
 800ac68:	2501      	movlt	r5, #1
 800ac6a:	2500      	movge	r5, #0
 800ac6c:	f7ff fcfe 	bl	800a66c <_Balloc>
 800ac70:	4602      	mov	r2, r0
 800ac72:	b918      	cbnz	r0, 800ac7c <__mdiff+0x60>
 800ac74:	4b31      	ldr	r3, [pc, #196]	@ (800ad3c <__mdiff+0x120>)
 800ac76:	f240 2145 	movw	r1, #581	@ 0x245
 800ac7a:	e7e3      	b.n	800ac44 <__mdiff+0x28>
 800ac7c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ac80:	6926      	ldr	r6, [r4, #16]
 800ac82:	60c5      	str	r5, [r0, #12]
 800ac84:	f109 0310 	add.w	r3, r9, #16
 800ac88:	f109 0514 	add.w	r5, r9, #20
 800ac8c:	f104 0e14 	add.w	lr, r4, #20
 800ac90:	f100 0b14 	add.w	fp, r0, #20
 800ac94:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ac98:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ac9c:	9301      	str	r3, [sp, #4]
 800ac9e:	46d9      	mov	r9, fp
 800aca0:	f04f 0c00 	mov.w	ip, #0
 800aca4:	9b01      	ldr	r3, [sp, #4]
 800aca6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800acaa:	f853 af04 	ldr.w	sl, [r3, #4]!
 800acae:	9301      	str	r3, [sp, #4]
 800acb0:	fa1f f38a 	uxth.w	r3, sl
 800acb4:	4619      	mov	r1, r3
 800acb6:	b283      	uxth	r3, r0
 800acb8:	1acb      	subs	r3, r1, r3
 800acba:	0c00      	lsrs	r0, r0, #16
 800acbc:	4463      	add	r3, ip
 800acbe:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800acc2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800acc6:	b29b      	uxth	r3, r3
 800acc8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800accc:	4576      	cmp	r6, lr
 800acce:	f849 3b04 	str.w	r3, [r9], #4
 800acd2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800acd6:	d8e5      	bhi.n	800aca4 <__mdiff+0x88>
 800acd8:	1b33      	subs	r3, r6, r4
 800acda:	3b15      	subs	r3, #21
 800acdc:	f023 0303 	bic.w	r3, r3, #3
 800ace0:	3415      	adds	r4, #21
 800ace2:	3304      	adds	r3, #4
 800ace4:	42a6      	cmp	r6, r4
 800ace6:	bf38      	it	cc
 800ace8:	2304      	movcc	r3, #4
 800acea:	441d      	add	r5, r3
 800acec:	445b      	add	r3, fp
 800acee:	461e      	mov	r6, r3
 800acf0:	462c      	mov	r4, r5
 800acf2:	4544      	cmp	r4, r8
 800acf4:	d30e      	bcc.n	800ad14 <__mdiff+0xf8>
 800acf6:	f108 0103 	add.w	r1, r8, #3
 800acfa:	1b49      	subs	r1, r1, r5
 800acfc:	f021 0103 	bic.w	r1, r1, #3
 800ad00:	3d03      	subs	r5, #3
 800ad02:	45a8      	cmp	r8, r5
 800ad04:	bf38      	it	cc
 800ad06:	2100      	movcc	r1, #0
 800ad08:	440b      	add	r3, r1
 800ad0a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ad0e:	b191      	cbz	r1, 800ad36 <__mdiff+0x11a>
 800ad10:	6117      	str	r7, [r2, #16]
 800ad12:	e79d      	b.n	800ac50 <__mdiff+0x34>
 800ad14:	f854 1b04 	ldr.w	r1, [r4], #4
 800ad18:	46e6      	mov	lr, ip
 800ad1a:	0c08      	lsrs	r0, r1, #16
 800ad1c:	fa1c fc81 	uxtah	ip, ip, r1
 800ad20:	4471      	add	r1, lr
 800ad22:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800ad26:	b289      	uxth	r1, r1
 800ad28:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ad2c:	f846 1b04 	str.w	r1, [r6], #4
 800ad30:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ad34:	e7dd      	b.n	800acf2 <__mdiff+0xd6>
 800ad36:	3f01      	subs	r7, #1
 800ad38:	e7e7      	b.n	800ad0a <__mdiff+0xee>
 800ad3a:	bf00      	nop
 800ad3c:	0800cfb1 	.word	0x0800cfb1
 800ad40:	0800cfc2 	.word	0x0800cfc2

0800ad44 <__ulp>:
 800ad44:	b082      	sub	sp, #8
 800ad46:	ed8d 0b00 	vstr	d0, [sp]
 800ad4a:	9a01      	ldr	r2, [sp, #4]
 800ad4c:	4b0f      	ldr	r3, [pc, #60]	@ (800ad8c <__ulp+0x48>)
 800ad4e:	4013      	ands	r3, r2
 800ad50:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	dc08      	bgt.n	800ad6a <__ulp+0x26>
 800ad58:	425b      	negs	r3, r3
 800ad5a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800ad5e:	ea4f 5223 	mov.w	r2, r3, asr #20
 800ad62:	da04      	bge.n	800ad6e <__ulp+0x2a>
 800ad64:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800ad68:	4113      	asrs	r3, r2
 800ad6a:	2200      	movs	r2, #0
 800ad6c:	e008      	b.n	800ad80 <__ulp+0x3c>
 800ad6e:	f1a2 0314 	sub.w	r3, r2, #20
 800ad72:	2b1e      	cmp	r3, #30
 800ad74:	bfda      	itte	le
 800ad76:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800ad7a:	40da      	lsrle	r2, r3
 800ad7c:	2201      	movgt	r2, #1
 800ad7e:	2300      	movs	r3, #0
 800ad80:	4619      	mov	r1, r3
 800ad82:	4610      	mov	r0, r2
 800ad84:	ec41 0b10 	vmov	d0, r0, r1
 800ad88:	b002      	add	sp, #8
 800ad8a:	4770      	bx	lr
 800ad8c:	7ff00000 	.word	0x7ff00000

0800ad90 <__b2d>:
 800ad90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad94:	6906      	ldr	r6, [r0, #16]
 800ad96:	f100 0814 	add.w	r8, r0, #20
 800ad9a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800ad9e:	1f37      	subs	r7, r6, #4
 800ada0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ada4:	4610      	mov	r0, r2
 800ada6:	f7ff fd53 	bl	800a850 <__hi0bits>
 800adaa:	f1c0 0320 	rsb	r3, r0, #32
 800adae:	280a      	cmp	r0, #10
 800adb0:	600b      	str	r3, [r1, #0]
 800adb2:	491b      	ldr	r1, [pc, #108]	@ (800ae20 <__b2d+0x90>)
 800adb4:	dc15      	bgt.n	800ade2 <__b2d+0x52>
 800adb6:	f1c0 0c0b 	rsb	ip, r0, #11
 800adba:	fa22 f30c 	lsr.w	r3, r2, ip
 800adbe:	45b8      	cmp	r8, r7
 800adc0:	ea43 0501 	orr.w	r5, r3, r1
 800adc4:	bf34      	ite	cc
 800adc6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800adca:	2300      	movcs	r3, #0
 800adcc:	3015      	adds	r0, #21
 800adce:	fa02 f000 	lsl.w	r0, r2, r0
 800add2:	fa23 f30c 	lsr.w	r3, r3, ip
 800add6:	4303      	orrs	r3, r0
 800add8:	461c      	mov	r4, r3
 800adda:	ec45 4b10 	vmov	d0, r4, r5
 800adde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ade2:	45b8      	cmp	r8, r7
 800ade4:	bf3a      	itte	cc
 800ade6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800adea:	f1a6 0708 	subcc.w	r7, r6, #8
 800adee:	2300      	movcs	r3, #0
 800adf0:	380b      	subs	r0, #11
 800adf2:	d012      	beq.n	800ae1a <__b2d+0x8a>
 800adf4:	f1c0 0120 	rsb	r1, r0, #32
 800adf8:	fa23 f401 	lsr.w	r4, r3, r1
 800adfc:	4082      	lsls	r2, r0
 800adfe:	4322      	orrs	r2, r4
 800ae00:	4547      	cmp	r7, r8
 800ae02:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800ae06:	bf8c      	ite	hi
 800ae08:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800ae0c:	2200      	movls	r2, #0
 800ae0e:	4083      	lsls	r3, r0
 800ae10:	40ca      	lsrs	r2, r1
 800ae12:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800ae16:	4313      	orrs	r3, r2
 800ae18:	e7de      	b.n	800add8 <__b2d+0x48>
 800ae1a:	ea42 0501 	orr.w	r5, r2, r1
 800ae1e:	e7db      	b.n	800add8 <__b2d+0x48>
 800ae20:	3ff00000 	.word	0x3ff00000

0800ae24 <__d2b>:
 800ae24:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ae28:	460f      	mov	r7, r1
 800ae2a:	2101      	movs	r1, #1
 800ae2c:	ec59 8b10 	vmov	r8, r9, d0
 800ae30:	4616      	mov	r6, r2
 800ae32:	f7ff fc1b 	bl	800a66c <_Balloc>
 800ae36:	4604      	mov	r4, r0
 800ae38:	b930      	cbnz	r0, 800ae48 <__d2b+0x24>
 800ae3a:	4602      	mov	r2, r0
 800ae3c:	4b23      	ldr	r3, [pc, #140]	@ (800aecc <__d2b+0xa8>)
 800ae3e:	4824      	ldr	r0, [pc, #144]	@ (800aed0 <__d2b+0xac>)
 800ae40:	f240 310f 	movw	r1, #783	@ 0x30f
 800ae44:	f001 f948 	bl	800c0d8 <__assert_func>
 800ae48:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ae4c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ae50:	b10d      	cbz	r5, 800ae56 <__d2b+0x32>
 800ae52:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ae56:	9301      	str	r3, [sp, #4]
 800ae58:	f1b8 0300 	subs.w	r3, r8, #0
 800ae5c:	d023      	beq.n	800aea6 <__d2b+0x82>
 800ae5e:	4668      	mov	r0, sp
 800ae60:	9300      	str	r3, [sp, #0]
 800ae62:	f7ff fd14 	bl	800a88e <__lo0bits>
 800ae66:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ae6a:	b1d0      	cbz	r0, 800aea2 <__d2b+0x7e>
 800ae6c:	f1c0 0320 	rsb	r3, r0, #32
 800ae70:	fa02 f303 	lsl.w	r3, r2, r3
 800ae74:	430b      	orrs	r3, r1
 800ae76:	40c2      	lsrs	r2, r0
 800ae78:	6163      	str	r3, [r4, #20]
 800ae7a:	9201      	str	r2, [sp, #4]
 800ae7c:	9b01      	ldr	r3, [sp, #4]
 800ae7e:	61a3      	str	r3, [r4, #24]
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	bf0c      	ite	eq
 800ae84:	2201      	moveq	r2, #1
 800ae86:	2202      	movne	r2, #2
 800ae88:	6122      	str	r2, [r4, #16]
 800ae8a:	b1a5      	cbz	r5, 800aeb6 <__d2b+0x92>
 800ae8c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ae90:	4405      	add	r5, r0
 800ae92:	603d      	str	r5, [r7, #0]
 800ae94:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ae98:	6030      	str	r0, [r6, #0]
 800ae9a:	4620      	mov	r0, r4
 800ae9c:	b003      	add	sp, #12
 800ae9e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800aea2:	6161      	str	r1, [r4, #20]
 800aea4:	e7ea      	b.n	800ae7c <__d2b+0x58>
 800aea6:	a801      	add	r0, sp, #4
 800aea8:	f7ff fcf1 	bl	800a88e <__lo0bits>
 800aeac:	9b01      	ldr	r3, [sp, #4]
 800aeae:	6163      	str	r3, [r4, #20]
 800aeb0:	3020      	adds	r0, #32
 800aeb2:	2201      	movs	r2, #1
 800aeb4:	e7e8      	b.n	800ae88 <__d2b+0x64>
 800aeb6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800aeba:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800aebe:	6038      	str	r0, [r7, #0]
 800aec0:	6918      	ldr	r0, [r3, #16]
 800aec2:	f7ff fcc5 	bl	800a850 <__hi0bits>
 800aec6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800aeca:	e7e5      	b.n	800ae98 <__d2b+0x74>
 800aecc:	0800cfb1 	.word	0x0800cfb1
 800aed0:	0800cfc2 	.word	0x0800cfc2

0800aed4 <__ratio>:
 800aed4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aed8:	4688      	mov	r8, r1
 800aeda:	4669      	mov	r1, sp
 800aedc:	4681      	mov	r9, r0
 800aede:	f7ff ff57 	bl	800ad90 <__b2d>
 800aee2:	a901      	add	r1, sp, #4
 800aee4:	4640      	mov	r0, r8
 800aee6:	ec55 4b10 	vmov	r4, r5, d0
 800aeea:	f7ff ff51 	bl	800ad90 <__b2d>
 800aeee:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800aef2:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800aef6:	1ad2      	subs	r2, r2, r3
 800aef8:	e9dd 3100 	ldrd	r3, r1, [sp]
 800aefc:	1a5b      	subs	r3, r3, r1
 800aefe:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 800af02:	ec57 6b10 	vmov	r6, r7, d0
 800af06:	2b00      	cmp	r3, #0
 800af08:	bfd6      	itet	le
 800af0a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800af0e:	462a      	movgt	r2, r5
 800af10:	463a      	movle	r2, r7
 800af12:	46ab      	mov	fp, r5
 800af14:	46a2      	mov	sl, r4
 800af16:	bfce      	itee	gt
 800af18:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800af1c:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 800af20:	ee00 3a90 	vmovle	s1, r3
 800af24:	ec4b ab17 	vmov	d7, sl, fp
 800af28:	ee87 0b00 	vdiv.f64	d0, d7, d0
 800af2c:	b003      	add	sp, #12
 800af2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800af32 <__copybits>:
 800af32:	3901      	subs	r1, #1
 800af34:	b570      	push	{r4, r5, r6, lr}
 800af36:	1149      	asrs	r1, r1, #5
 800af38:	6914      	ldr	r4, [r2, #16]
 800af3a:	3101      	adds	r1, #1
 800af3c:	f102 0314 	add.w	r3, r2, #20
 800af40:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800af44:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800af48:	1f05      	subs	r5, r0, #4
 800af4a:	42a3      	cmp	r3, r4
 800af4c:	d30c      	bcc.n	800af68 <__copybits+0x36>
 800af4e:	1aa3      	subs	r3, r4, r2
 800af50:	3b11      	subs	r3, #17
 800af52:	f023 0303 	bic.w	r3, r3, #3
 800af56:	3211      	adds	r2, #17
 800af58:	42a2      	cmp	r2, r4
 800af5a:	bf88      	it	hi
 800af5c:	2300      	movhi	r3, #0
 800af5e:	4418      	add	r0, r3
 800af60:	2300      	movs	r3, #0
 800af62:	4288      	cmp	r0, r1
 800af64:	d305      	bcc.n	800af72 <__copybits+0x40>
 800af66:	bd70      	pop	{r4, r5, r6, pc}
 800af68:	f853 6b04 	ldr.w	r6, [r3], #4
 800af6c:	f845 6f04 	str.w	r6, [r5, #4]!
 800af70:	e7eb      	b.n	800af4a <__copybits+0x18>
 800af72:	f840 3b04 	str.w	r3, [r0], #4
 800af76:	e7f4      	b.n	800af62 <__copybits+0x30>

0800af78 <__any_on>:
 800af78:	f100 0214 	add.w	r2, r0, #20
 800af7c:	6900      	ldr	r0, [r0, #16]
 800af7e:	114b      	asrs	r3, r1, #5
 800af80:	4298      	cmp	r0, r3
 800af82:	b510      	push	{r4, lr}
 800af84:	db11      	blt.n	800afaa <__any_on+0x32>
 800af86:	dd0a      	ble.n	800af9e <__any_on+0x26>
 800af88:	f011 011f 	ands.w	r1, r1, #31
 800af8c:	d007      	beq.n	800af9e <__any_on+0x26>
 800af8e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800af92:	fa24 f001 	lsr.w	r0, r4, r1
 800af96:	fa00 f101 	lsl.w	r1, r0, r1
 800af9a:	428c      	cmp	r4, r1
 800af9c:	d10b      	bne.n	800afb6 <__any_on+0x3e>
 800af9e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800afa2:	4293      	cmp	r3, r2
 800afa4:	d803      	bhi.n	800afae <__any_on+0x36>
 800afa6:	2000      	movs	r0, #0
 800afa8:	bd10      	pop	{r4, pc}
 800afaa:	4603      	mov	r3, r0
 800afac:	e7f7      	b.n	800af9e <__any_on+0x26>
 800afae:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800afb2:	2900      	cmp	r1, #0
 800afb4:	d0f5      	beq.n	800afa2 <__any_on+0x2a>
 800afb6:	2001      	movs	r0, #1
 800afb8:	e7f6      	b.n	800afa8 <__any_on+0x30>

0800afba <sulp>:
 800afba:	b570      	push	{r4, r5, r6, lr}
 800afbc:	4604      	mov	r4, r0
 800afbe:	460d      	mov	r5, r1
 800afc0:	4616      	mov	r6, r2
 800afc2:	ec45 4b10 	vmov	d0, r4, r5
 800afc6:	f7ff febd 	bl	800ad44 <__ulp>
 800afca:	b17e      	cbz	r6, 800afec <sulp+0x32>
 800afcc:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800afd0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	dd09      	ble.n	800afec <sulp+0x32>
 800afd8:	051b      	lsls	r3, r3, #20
 800afda:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 800afde:	2000      	movs	r0, #0
 800afe0:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 800afe4:	ec41 0b17 	vmov	d7, r0, r1
 800afe8:	ee20 0b07 	vmul.f64	d0, d0, d7
 800afec:	bd70      	pop	{r4, r5, r6, pc}
	...

0800aff0 <_strtod_l>:
 800aff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aff4:	ed2d 8b0a 	vpush	{d8-d12}
 800aff8:	b097      	sub	sp, #92	@ 0x5c
 800affa:	4688      	mov	r8, r1
 800affc:	920e      	str	r2, [sp, #56]	@ 0x38
 800affe:	2200      	movs	r2, #0
 800b000:	9212      	str	r2, [sp, #72]	@ 0x48
 800b002:	9005      	str	r0, [sp, #20]
 800b004:	f04f 0a00 	mov.w	sl, #0
 800b008:	f04f 0b00 	mov.w	fp, #0
 800b00c:	460a      	mov	r2, r1
 800b00e:	9211      	str	r2, [sp, #68]	@ 0x44
 800b010:	7811      	ldrb	r1, [r2, #0]
 800b012:	292b      	cmp	r1, #43	@ 0x2b
 800b014:	d04c      	beq.n	800b0b0 <_strtod_l+0xc0>
 800b016:	d839      	bhi.n	800b08c <_strtod_l+0x9c>
 800b018:	290d      	cmp	r1, #13
 800b01a:	d833      	bhi.n	800b084 <_strtod_l+0x94>
 800b01c:	2908      	cmp	r1, #8
 800b01e:	d833      	bhi.n	800b088 <_strtod_l+0x98>
 800b020:	2900      	cmp	r1, #0
 800b022:	d03c      	beq.n	800b09e <_strtod_l+0xae>
 800b024:	2200      	movs	r2, #0
 800b026:	9208      	str	r2, [sp, #32]
 800b028:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800b02a:	782a      	ldrb	r2, [r5, #0]
 800b02c:	2a30      	cmp	r2, #48	@ 0x30
 800b02e:	f040 80b7 	bne.w	800b1a0 <_strtod_l+0x1b0>
 800b032:	786a      	ldrb	r2, [r5, #1]
 800b034:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b038:	2a58      	cmp	r2, #88	@ 0x58
 800b03a:	d170      	bne.n	800b11e <_strtod_l+0x12e>
 800b03c:	9302      	str	r3, [sp, #8]
 800b03e:	9b08      	ldr	r3, [sp, #32]
 800b040:	9301      	str	r3, [sp, #4]
 800b042:	ab12      	add	r3, sp, #72	@ 0x48
 800b044:	9300      	str	r3, [sp, #0]
 800b046:	4a90      	ldr	r2, [pc, #576]	@ (800b288 <_strtod_l+0x298>)
 800b048:	9805      	ldr	r0, [sp, #20]
 800b04a:	ab13      	add	r3, sp, #76	@ 0x4c
 800b04c:	a911      	add	r1, sp, #68	@ 0x44
 800b04e:	f001 f8dd 	bl	800c20c <__gethex>
 800b052:	f010 060f 	ands.w	r6, r0, #15
 800b056:	4604      	mov	r4, r0
 800b058:	d005      	beq.n	800b066 <_strtod_l+0x76>
 800b05a:	2e06      	cmp	r6, #6
 800b05c:	d12a      	bne.n	800b0b4 <_strtod_l+0xc4>
 800b05e:	3501      	adds	r5, #1
 800b060:	2300      	movs	r3, #0
 800b062:	9511      	str	r5, [sp, #68]	@ 0x44
 800b064:	9308      	str	r3, [sp, #32]
 800b066:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b068:	2b00      	cmp	r3, #0
 800b06a:	f040 8537 	bne.w	800badc <_strtod_l+0xaec>
 800b06e:	9b08      	ldr	r3, [sp, #32]
 800b070:	ec4b ab10 	vmov	d0, sl, fp
 800b074:	b1cb      	cbz	r3, 800b0aa <_strtod_l+0xba>
 800b076:	eeb1 0b40 	vneg.f64	d0, d0
 800b07a:	b017      	add	sp, #92	@ 0x5c
 800b07c:	ecbd 8b0a 	vpop	{d8-d12}
 800b080:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b084:	2920      	cmp	r1, #32
 800b086:	d1cd      	bne.n	800b024 <_strtod_l+0x34>
 800b088:	3201      	adds	r2, #1
 800b08a:	e7c0      	b.n	800b00e <_strtod_l+0x1e>
 800b08c:	292d      	cmp	r1, #45	@ 0x2d
 800b08e:	d1c9      	bne.n	800b024 <_strtod_l+0x34>
 800b090:	2101      	movs	r1, #1
 800b092:	9108      	str	r1, [sp, #32]
 800b094:	1c51      	adds	r1, r2, #1
 800b096:	9111      	str	r1, [sp, #68]	@ 0x44
 800b098:	7852      	ldrb	r2, [r2, #1]
 800b09a:	2a00      	cmp	r2, #0
 800b09c:	d1c4      	bne.n	800b028 <_strtod_l+0x38>
 800b09e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b0a0:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800b0a4:	2b00      	cmp	r3, #0
 800b0a6:	f040 8517 	bne.w	800bad8 <_strtod_l+0xae8>
 800b0aa:	ec4b ab10 	vmov	d0, sl, fp
 800b0ae:	e7e4      	b.n	800b07a <_strtod_l+0x8a>
 800b0b0:	2100      	movs	r1, #0
 800b0b2:	e7ee      	b.n	800b092 <_strtod_l+0xa2>
 800b0b4:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b0b6:	b13a      	cbz	r2, 800b0c8 <_strtod_l+0xd8>
 800b0b8:	2135      	movs	r1, #53	@ 0x35
 800b0ba:	a814      	add	r0, sp, #80	@ 0x50
 800b0bc:	f7ff ff39 	bl	800af32 <__copybits>
 800b0c0:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800b0c2:	9805      	ldr	r0, [sp, #20]
 800b0c4:	f7ff fb12 	bl	800a6ec <_Bfree>
 800b0c8:	1e73      	subs	r3, r6, #1
 800b0ca:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b0cc:	2b04      	cmp	r3, #4
 800b0ce:	d806      	bhi.n	800b0de <_strtod_l+0xee>
 800b0d0:	e8df f003 	tbb	[pc, r3]
 800b0d4:	201d0314 	.word	0x201d0314
 800b0d8:	14          	.byte	0x14
 800b0d9:	00          	.byte	0x00
 800b0da:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 800b0de:	05e3      	lsls	r3, r4, #23
 800b0e0:	bf48      	it	mi
 800b0e2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800b0e6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b0ea:	0d1b      	lsrs	r3, r3, #20
 800b0ec:	051b      	lsls	r3, r3, #20
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d1b9      	bne.n	800b066 <_strtod_l+0x76>
 800b0f2:	f7fe fb9f 	bl	8009834 <__errno>
 800b0f6:	2322      	movs	r3, #34	@ 0x22
 800b0f8:	6003      	str	r3, [r0, #0]
 800b0fa:	e7b4      	b.n	800b066 <_strtod_l+0x76>
 800b0fc:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 800b100:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800b104:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800b108:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800b10c:	e7e7      	b.n	800b0de <_strtod_l+0xee>
 800b10e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800b290 <_strtod_l+0x2a0>
 800b112:	e7e4      	b.n	800b0de <_strtod_l+0xee>
 800b114:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800b118:	f04f 3aff 	mov.w	sl, #4294967295
 800b11c:	e7df      	b.n	800b0de <_strtod_l+0xee>
 800b11e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b120:	1c5a      	adds	r2, r3, #1
 800b122:	9211      	str	r2, [sp, #68]	@ 0x44
 800b124:	785b      	ldrb	r3, [r3, #1]
 800b126:	2b30      	cmp	r3, #48	@ 0x30
 800b128:	d0f9      	beq.n	800b11e <_strtod_l+0x12e>
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d09b      	beq.n	800b066 <_strtod_l+0x76>
 800b12e:	2301      	movs	r3, #1
 800b130:	9307      	str	r3, [sp, #28]
 800b132:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b134:	930a      	str	r3, [sp, #40]	@ 0x28
 800b136:	2300      	movs	r3, #0
 800b138:	9306      	str	r3, [sp, #24]
 800b13a:	4699      	mov	r9, r3
 800b13c:	461d      	mov	r5, r3
 800b13e:	220a      	movs	r2, #10
 800b140:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800b142:	7804      	ldrb	r4, [r0, #0]
 800b144:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 800b148:	b2d9      	uxtb	r1, r3
 800b14a:	2909      	cmp	r1, #9
 800b14c:	d92a      	bls.n	800b1a4 <_strtod_l+0x1b4>
 800b14e:	494f      	ldr	r1, [pc, #316]	@ (800b28c <_strtod_l+0x29c>)
 800b150:	2201      	movs	r2, #1
 800b152:	f000 ff87 	bl	800c064 <strncmp>
 800b156:	b398      	cbz	r0, 800b1c0 <_strtod_l+0x1d0>
 800b158:	2000      	movs	r0, #0
 800b15a:	4622      	mov	r2, r4
 800b15c:	462b      	mov	r3, r5
 800b15e:	4607      	mov	r7, r0
 800b160:	4601      	mov	r1, r0
 800b162:	2a65      	cmp	r2, #101	@ 0x65
 800b164:	d001      	beq.n	800b16a <_strtod_l+0x17a>
 800b166:	2a45      	cmp	r2, #69	@ 0x45
 800b168:	d118      	bne.n	800b19c <_strtod_l+0x1ac>
 800b16a:	b91b      	cbnz	r3, 800b174 <_strtod_l+0x184>
 800b16c:	9b07      	ldr	r3, [sp, #28]
 800b16e:	4303      	orrs	r3, r0
 800b170:	d095      	beq.n	800b09e <_strtod_l+0xae>
 800b172:	2300      	movs	r3, #0
 800b174:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 800b178:	f108 0201 	add.w	r2, r8, #1
 800b17c:	9211      	str	r2, [sp, #68]	@ 0x44
 800b17e:	f898 2001 	ldrb.w	r2, [r8, #1]
 800b182:	2a2b      	cmp	r2, #43	@ 0x2b
 800b184:	d074      	beq.n	800b270 <_strtod_l+0x280>
 800b186:	2a2d      	cmp	r2, #45	@ 0x2d
 800b188:	d07a      	beq.n	800b280 <_strtod_l+0x290>
 800b18a:	f04f 0e00 	mov.w	lr, #0
 800b18e:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 800b192:	2c09      	cmp	r4, #9
 800b194:	f240 8082 	bls.w	800b29c <_strtod_l+0x2ac>
 800b198:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800b19c:	2400      	movs	r4, #0
 800b19e:	e09d      	b.n	800b2dc <_strtod_l+0x2ec>
 800b1a0:	2300      	movs	r3, #0
 800b1a2:	e7c5      	b.n	800b130 <_strtod_l+0x140>
 800b1a4:	2d08      	cmp	r5, #8
 800b1a6:	bfc8      	it	gt
 800b1a8:	9906      	ldrgt	r1, [sp, #24]
 800b1aa:	f100 0001 	add.w	r0, r0, #1
 800b1ae:	bfca      	itet	gt
 800b1b0:	fb02 3301 	mlagt	r3, r2, r1, r3
 800b1b4:	fb02 3909 	mlale	r9, r2, r9, r3
 800b1b8:	9306      	strgt	r3, [sp, #24]
 800b1ba:	3501      	adds	r5, #1
 800b1bc:	9011      	str	r0, [sp, #68]	@ 0x44
 800b1be:	e7bf      	b.n	800b140 <_strtod_l+0x150>
 800b1c0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b1c2:	1c5a      	adds	r2, r3, #1
 800b1c4:	9211      	str	r2, [sp, #68]	@ 0x44
 800b1c6:	785a      	ldrb	r2, [r3, #1]
 800b1c8:	b3bd      	cbz	r5, 800b23a <_strtod_l+0x24a>
 800b1ca:	4607      	mov	r7, r0
 800b1cc:	462b      	mov	r3, r5
 800b1ce:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800b1d2:	2909      	cmp	r1, #9
 800b1d4:	d912      	bls.n	800b1fc <_strtod_l+0x20c>
 800b1d6:	2101      	movs	r1, #1
 800b1d8:	e7c3      	b.n	800b162 <_strtod_l+0x172>
 800b1da:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b1dc:	1c5a      	adds	r2, r3, #1
 800b1de:	9211      	str	r2, [sp, #68]	@ 0x44
 800b1e0:	785a      	ldrb	r2, [r3, #1]
 800b1e2:	3001      	adds	r0, #1
 800b1e4:	2a30      	cmp	r2, #48	@ 0x30
 800b1e6:	d0f8      	beq.n	800b1da <_strtod_l+0x1ea>
 800b1e8:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800b1ec:	2b08      	cmp	r3, #8
 800b1ee:	f200 847a 	bhi.w	800bae6 <_strtod_l+0xaf6>
 800b1f2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b1f4:	930a      	str	r3, [sp, #40]	@ 0x28
 800b1f6:	4607      	mov	r7, r0
 800b1f8:	2000      	movs	r0, #0
 800b1fa:	4603      	mov	r3, r0
 800b1fc:	3a30      	subs	r2, #48	@ 0x30
 800b1fe:	f100 0101 	add.w	r1, r0, #1
 800b202:	d014      	beq.n	800b22e <_strtod_l+0x23e>
 800b204:	440f      	add	r7, r1
 800b206:	469c      	mov	ip, r3
 800b208:	f04f 0e0a 	mov.w	lr, #10
 800b20c:	f10c 0401 	add.w	r4, ip, #1
 800b210:	1ae6      	subs	r6, r4, r3
 800b212:	42b1      	cmp	r1, r6
 800b214:	dc13      	bgt.n	800b23e <_strtod_l+0x24e>
 800b216:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800b21a:	1819      	adds	r1, r3, r0
 800b21c:	2908      	cmp	r1, #8
 800b21e:	f103 0301 	add.w	r3, r3, #1
 800b222:	4403      	add	r3, r0
 800b224:	dc19      	bgt.n	800b25a <_strtod_l+0x26a>
 800b226:	210a      	movs	r1, #10
 800b228:	fb01 2909 	mla	r9, r1, r9, r2
 800b22c:	2100      	movs	r1, #0
 800b22e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b230:	1c50      	adds	r0, r2, #1
 800b232:	9011      	str	r0, [sp, #68]	@ 0x44
 800b234:	7852      	ldrb	r2, [r2, #1]
 800b236:	4608      	mov	r0, r1
 800b238:	e7c9      	b.n	800b1ce <_strtod_l+0x1de>
 800b23a:	4628      	mov	r0, r5
 800b23c:	e7d2      	b.n	800b1e4 <_strtod_l+0x1f4>
 800b23e:	f1bc 0f08 	cmp.w	ip, #8
 800b242:	dc03      	bgt.n	800b24c <_strtod_l+0x25c>
 800b244:	fb0e f909 	mul.w	r9, lr, r9
 800b248:	46a4      	mov	ip, r4
 800b24a:	e7df      	b.n	800b20c <_strtod_l+0x21c>
 800b24c:	2c10      	cmp	r4, #16
 800b24e:	bfde      	ittt	le
 800b250:	9e06      	ldrle	r6, [sp, #24]
 800b252:	fb0e f606 	mulle.w	r6, lr, r6
 800b256:	9606      	strle	r6, [sp, #24]
 800b258:	e7f6      	b.n	800b248 <_strtod_l+0x258>
 800b25a:	290f      	cmp	r1, #15
 800b25c:	bfdf      	itttt	le
 800b25e:	9806      	ldrle	r0, [sp, #24]
 800b260:	210a      	movle	r1, #10
 800b262:	fb01 2200 	mlale	r2, r1, r0, r2
 800b266:	9206      	strle	r2, [sp, #24]
 800b268:	e7e0      	b.n	800b22c <_strtod_l+0x23c>
 800b26a:	2700      	movs	r7, #0
 800b26c:	2101      	movs	r1, #1
 800b26e:	e77d      	b.n	800b16c <_strtod_l+0x17c>
 800b270:	f04f 0e00 	mov.w	lr, #0
 800b274:	f108 0202 	add.w	r2, r8, #2
 800b278:	9211      	str	r2, [sp, #68]	@ 0x44
 800b27a:	f898 2002 	ldrb.w	r2, [r8, #2]
 800b27e:	e786      	b.n	800b18e <_strtod_l+0x19e>
 800b280:	f04f 0e01 	mov.w	lr, #1
 800b284:	e7f6      	b.n	800b274 <_strtod_l+0x284>
 800b286:	bf00      	nop
 800b288:	0800d1e4 	.word	0x0800d1e4
 800b28c:	0800d01b 	.word	0x0800d01b
 800b290:	7ff00000 	.word	0x7ff00000
 800b294:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b296:	1c54      	adds	r4, r2, #1
 800b298:	9411      	str	r4, [sp, #68]	@ 0x44
 800b29a:	7852      	ldrb	r2, [r2, #1]
 800b29c:	2a30      	cmp	r2, #48	@ 0x30
 800b29e:	d0f9      	beq.n	800b294 <_strtod_l+0x2a4>
 800b2a0:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 800b2a4:	2c08      	cmp	r4, #8
 800b2a6:	f63f af79 	bhi.w	800b19c <_strtod_l+0x1ac>
 800b2aa:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 800b2ae:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b2b0:	9209      	str	r2, [sp, #36]	@ 0x24
 800b2b2:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b2b4:	1c54      	adds	r4, r2, #1
 800b2b6:	9411      	str	r4, [sp, #68]	@ 0x44
 800b2b8:	7852      	ldrb	r2, [r2, #1]
 800b2ba:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 800b2be:	2e09      	cmp	r6, #9
 800b2c0:	d937      	bls.n	800b332 <_strtod_l+0x342>
 800b2c2:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800b2c4:	1ba4      	subs	r4, r4, r6
 800b2c6:	2c08      	cmp	r4, #8
 800b2c8:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 800b2cc:	dc02      	bgt.n	800b2d4 <_strtod_l+0x2e4>
 800b2ce:	4564      	cmp	r4, ip
 800b2d0:	bfa8      	it	ge
 800b2d2:	4664      	movge	r4, ip
 800b2d4:	f1be 0f00 	cmp.w	lr, #0
 800b2d8:	d000      	beq.n	800b2dc <_strtod_l+0x2ec>
 800b2da:	4264      	negs	r4, r4
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d14d      	bne.n	800b37c <_strtod_l+0x38c>
 800b2e0:	9b07      	ldr	r3, [sp, #28]
 800b2e2:	4318      	orrs	r0, r3
 800b2e4:	f47f aebf 	bne.w	800b066 <_strtod_l+0x76>
 800b2e8:	2900      	cmp	r1, #0
 800b2ea:	f47f aed8 	bne.w	800b09e <_strtod_l+0xae>
 800b2ee:	2a69      	cmp	r2, #105	@ 0x69
 800b2f0:	d027      	beq.n	800b342 <_strtod_l+0x352>
 800b2f2:	dc24      	bgt.n	800b33e <_strtod_l+0x34e>
 800b2f4:	2a49      	cmp	r2, #73	@ 0x49
 800b2f6:	d024      	beq.n	800b342 <_strtod_l+0x352>
 800b2f8:	2a4e      	cmp	r2, #78	@ 0x4e
 800b2fa:	f47f aed0 	bne.w	800b09e <_strtod_l+0xae>
 800b2fe:	4997      	ldr	r1, [pc, #604]	@ (800b55c <_strtod_l+0x56c>)
 800b300:	a811      	add	r0, sp, #68	@ 0x44
 800b302:	f001 f9a5 	bl	800c650 <__match>
 800b306:	2800      	cmp	r0, #0
 800b308:	f43f aec9 	beq.w	800b09e <_strtod_l+0xae>
 800b30c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b30e:	781b      	ldrb	r3, [r3, #0]
 800b310:	2b28      	cmp	r3, #40	@ 0x28
 800b312:	d12d      	bne.n	800b370 <_strtod_l+0x380>
 800b314:	4992      	ldr	r1, [pc, #584]	@ (800b560 <_strtod_l+0x570>)
 800b316:	aa14      	add	r2, sp, #80	@ 0x50
 800b318:	a811      	add	r0, sp, #68	@ 0x44
 800b31a:	f001 f9ad 	bl	800c678 <__hexnan>
 800b31e:	2805      	cmp	r0, #5
 800b320:	d126      	bne.n	800b370 <_strtod_l+0x380>
 800b322:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b324:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 800b328:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800b32c:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800b330:	e699      	b.n	800b066 <_strtod_l+0x76>
 800b332:	240a      	movs	r4, #10
 800b334:	fb04 2c0c 	mla	ip, r4, ip, r2
 800b338:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 800b33c:	e7b9      	b.n	800b2b2 <_strtod_l+0x2c2>
 800b33e:	2a6e      	cmp	r2, #110	@ 0x6e
 800b340:	e7db      	b.n	800b2fa <_strtod_l+0x30a>
 800b342:	4988      	ldr	r1, [pc, #544]	@ (800b564 <_strtod_l+0x574>)
 800b344:	a811      	add	r0, sp, #68	@ 0x44
 800b346:	f001 f983 	bl	800c650 <__match>
 800b34a:	2800      	cmp	r0, #0
 800b34c:	f43f aea7 	beq.w	800b09e <_strtod_l+0xae>
 800b350:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b352:	4985      	ldr	r1, [pc, #532]	@ (800b568 <_strtod_l+0x578>)
 800b354:	3b01      	subs	r3, #1
 800b356:	a811      	add	r0, sp, #68	@ 0x44
 800b358:	9311      	str	r3, [sp, #68]	@ 0x44
 800b35a:	f001 f979 	bl	800c650 <__match>
 800b35e:	b910      	cbnz	r0, 800b366 <_strtod_l+0x376>
 800b360:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b362:	3301      	adds	r3, #1
 800b364:	9311      	str	r3, [sp, #68]	@ 0x44
 800b366:	f8df b214 	ldr.w	fp, [pc, #532]	@ 800b57c <_strtod_l+0x58c>
 800b36a:	f04f 0a00 	mov.w	sl, #0
 800b36e:	e67a      	b.n	800b066 <_strtod_l+0x76>
 800b370:	487e      	ldr	r0, [pc, #504]	@ (800b56c <_strtod_l+0x57c>)
 800b372:	f000 fea9 	bl	800c0c8 <nan>
 800b376:	ec5b ab10 	vmov	sl, fp, d0
 800b37a:	e674      	b.n	800b066 <_strtod_l+0x76>
 800b37c:	ee07 9a90 	vmov	s15, r9
 800b380:	1be2      	subs	r2, r4, r7
 800b382:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800b386:	2d00      	cmp	r5, #0
 800b388:	bf08      	it	eq
 800b38a:	461d      	moveq	r5, r3
 800b38c:	2b10      	cmp	r3, #16
 800b38e:	9209      	str	r2, [sp, #36]	@ 0x24
 800b390:	461a      	mov	r2, r3
 800b392:	bfa8      	it	ge
 800b394:	2210      	movge	r2, #16
 800b396:	2b09      	cmp	r3, #9
 800b398:	ec5b ab17 	vmov	sl, fp, d7
 800b39c:	dc15      	bgt.n	800b3ca <_strtod_l+0x3da>
 800b39e:	1be1      	subs	r1, r4, r7
 800b3a0:	2900      	cmp	r1, #0
 800b3a2:	f43f ae60 	beq.w	800b066 <_strtod_l+0x76>
 800b3a6:	eba4 0107 	sub.w	r1, r4, r7
 800b3aa:	dd72      	ble.n	800b492 <_strtod_l+0x4a2>
 800b3ac:	2916      	cmp	r1, #22
 800b3ae:	dc59      	bgt.n	800b464 <_strtod_l+0x474>
 800b3b0:	4b6f      	ldr	r3, [pc, #444]	@ (800b570 <_strtod_l+0x580>)
 800b3b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b3b4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b3b8:	ed93 7b00 	vldr	d7, [r3]
 800b3bc:	ec4b ab16 	vmov	d6, sl, fp
 800b3c0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b3c4:	ec5b ab17 	vmov	sl, fp, d7
 800b3c8:	e64d      	b.n	800b066 <_strtod_l+0x76>
 800b3ca:	4969      	ldr	r1, [pc, #420]	@ (800b570 <_strtod_l+0x580>)
 800b3cc:	eddd 6a06 	vldr	s13, [sp, #24]
 800b3d0:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800b3d4:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 800b3d8:	2b0f      	cmp	r3, #15
 800b3da:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 800b3de:	eea7 6b05 	vfma.f64	d6, d7, d5
 800b3e2:	ec5b ab16 	vmov	sl, fp, d6
 800b3e6:	ddda      	ble.n	800b39e <_strtod_l+0x3ae>
 800b3e8:	1a9a      	subs	r2, r3, r2
 800b3ea:	1be1      	subs	r1, r4, r7
 800b3ec:	440a      	add	r2, r1
 800b3ee:	2a00      	cmp	r2, #0
 800b3f0:	f340 8094 	ble.w	800b51c <_strtod_l+0x52c>
 800b3f4:	f012 000f 	ands.w	r0, r2, #15
 800b3f8:	d00a      	beq.n	800b410 <_strtod_l+0x420>
 800b3fa:	495d      	ldr	r1, [pc, #372]	@ (800b570 <_strtod_l+0x580>)
 800b3fc:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800b400:	ed91 7b00 	vldr	d7, [r1]
 800b404:	ec4b ab16 	vmov	d6, sl, fp
 800b408:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b40c:	ec5b ab17 	vmov	sl, fp, d7
 800b410:	f032 020f 	bics.w	r2, r2, #15
 800b414:	d073      	beq.n	800b4fe <_strtod_l+0x50e>
 800b416:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 800b41a:	dd47      	ble.n	800b4ac <_strtod_l+0x4bc>
 800b41c:	2400      	movs	r4, #0
 800b41e:	4625      	mov	r5, r4
 800b420:	9407      	str	r4, [sp, #28]
 800b422:	4626      	mov	r6, r4
 800b424:	9a05      	ldr	r2, [sp, #20]
 800b426:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800b57c <_strtod_l+0x58c>
 800b42a:	2322      	movs	r3, #34	@ 0x22
 800b42c:	6013      	str	r3, [r2, #0]
 800b42e:	f04f 0a00 	mov.w	sl, #0
 800b432:	9b07      	ldr	r3, [sp, #28]
 800b434:	2b00      	cmp	r3, #0
 800b436:	f43f ae16 	beq.w	800b066 <_strtod_l+0x76>
 800b43a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800b43c:	9805      	ldr	r0, [sp, #20]
 800b43e:	f7ff f955 	bl	800a6ec <_Bfree>
 800b442:	9805      	ldr	r0, [sp, #20]
 800b444:	4631      	mov	r1, r6
 800b446:	f7ff f951 	bl	800a6ec <_Bfree>
 800b44a:	9805      	ldr	r0, [sp, #20]
 800b44c:	4629      	mov	r1, r5
 800b44e:	f7ff f94d 	bl	800a6ec <_Bfree>
 800b452:	9907      	ldr	r1, [sp, #28]
 800b454:	9805      	ldr	r0, [sp, #20]
 800b456:	f7ff f949 	bl	800a6ec <_Bfree>
 800b45a:	9805      	ldr	r0, [sp, #20]
 800b45c:	4621      	mov	r1, r4
 800b45e:	f7ff f945 	bl	800a6ec <_Bfree>
 800b462:	e600      	b.n	800b066 <_strtod_l+0x76>
 800b464:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 800b468:	1be0      	subs	r0, r4, r7
 800b46a:	4281      	cmp	r1, r0
 800b46c:	dbbc      	blt.n	800b3e8 <_strtod_l+0x3f8>
 800b46e:	4a40      	ldr	r2, [pc, #256]	@ (800b570 <_strtod_l+0x580>)
 800b470:	f1c3 030f 	rsb	r3, r3, #15
 800b474:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800b478:	ed91 7b00 	vldr	d7, [r1]
 800b47c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b47e:	ec4b ab16 	vmov	d6, sl, fp
 800b482:	1acb      	subs	r3, r1, r3
 800b484:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800b488:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b48c:	ed92 6b00 	vldr	d6, [r2]
 800b490:	e796      	b.n	800b3c0 <_strtod_l+0x3d0>
 800b492:	3116      	adds	r1, #22
 800b494:	dba8      	blt.n	800b3e8 <_strtod_l+0x3f8>
 800b496:	4b36      	ldr	r3, [pc, #216]	@ (800b570 <_strtod_l+0x580>)
 800b498:	1b3c      	subs	r4, r7, r4
 800b49a:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800b49e:	ed94 7b00 	vldr	d7, [r4]
 800b4a2:	ec4b ab16 	vmov	d6, sl, fp
 800b4a6:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800b4aa:	e78b      	b.n	800b3c4 <_strtod_l+0x3d4>
 800b4ac:	2000      	movs	r0, #0
 800b4ae:	ec4b ab17 	vmov	d7, sl, fp
 800b4b2:	4e30      	ldr	r6, [pc, #192]	@ (800b574 <_strtod_l+0x584>)
 800b4b4:	1112      	asrs	r2, r2, #4
 800b4b6:	4601      	mov	r1, r0
 800b4b8:	2a01      	cmp	r2, #1
 800b4ba:	dc23      	bgt.n	800b504 <_strtod_l+0x514>
 800b4bc:	b108      	cbz	r0, 800b4c2 <_strtod_l+0x4d2>
 800b4be:	ec5b ab17 	vmov	sl, fp, d7
 800b4c2:	4a2c      	ldr	r2, [pc, #176]	@ (800b574 <_strtod_l+0x584>)
 800b4c4:	482c      	ldr	r0, [pc, #176]	@ (800b578 <_strtod_l+0x588>)
 800b4c6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800b4ca:	ed92 7b00 	vldr	d7, [r2]
 800b4ce:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800b4d2:	ec4b ab16 	vmov	d6, sl, fp
 800b4d6:	4a29      	ldr	r2, [pc, #164]	@ (800b57c <_strtod_l+0x58c>)
 800b4d8:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b4dc:	ee17 1a90 	vmov	r1, s15
 800b4e0:	400a      	ands	r2, r1
 800b4e2:	4282      	cmp	r2, r0
 800b4e4:	ec5b ab17 	vmov	sl, fp, d7
 800b4e8:	d898      	bhi.n	800b41c <_strtod_l+0x42c>
 800b4ea:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 800b4ee:	4282      	cmp	r2, r0
 800b4f0:	bf86      	itte	hi
 800b4f2:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 800b580 <_strtod_l+0x590>
 800b4f6:	f04f 3aff 	movhi.w	sl, #4294967295
 800b4fa:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 800b4fe:	2200      	movs	r2, #0
 800b500:	9206      	str	r2, [sp, #24]
 800b502:	e076      	b.n	800b5f2 <_strtod_l+0x602>
 800b504:	f012 0f01 	tst.w	r2, #1
 800b508:	d004      	beq.n	800b514 <_strtod_l+0x524>
 800b50a:	ed96 6b00 	vldr	d6, [r6]
 800b50e:	2001      	movs	r0, #1
 800b510:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b514:	3101      	adds	r1, #1
 800b516:	1052      	asrs	r2, r2, #1
 800b518:	3608      	adds	r6, #8
 800b51a:	e7cd      	b.n	800b4b8 <_strtod_l+0x4c8>
 800b51c:	d0ef      	beq.n	800b4fe <_strtod_l+0x50e>
 800b51e:	4252      	negs	r2, r2
 800b520:	f012 000f 	ands.w	r0, r2, #15
 800b524:	d00a      	beq.n	800b53c <_strtod_l+0x54c>
 800b526:	4912      	ldr	r1, [pc, #72]	@ (800b570 <_strtod_l+0x580>)
 800b528:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800b52c:	ed91 7b00 	vldr	d7, [r1]
 800b530:	ec4b ab16 	vmov	d6, sl, fp
 800b534:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800b538:	ec5b ab17 	vmov	sl, fp, d7
 800b53c:	1112      	asrs	r2, r2, #4
 800b53e:	d0de      	beq.n	800b4fe <_strtod_l+0x50e>
 800b540:	2a1f      	cmp	r2, #31
 800b542:	dd1f      	ble.n	800b584 <_strtod_l+0x594>
 800b544:	2400      	movs	r4, #0
 800b546:	4625      	mov	r5, r4
 800b548:	9407      	str	r4, [sp, #28]
 800b54a:	4626      	mov	r6, r4
 800b54c:	9a05      	ldr	r2, [sp, #20]
 800b54e:	2322      	movs	r3, #34	@ 0x22
 800b550:	f04f 0a00 	mov.w	sl, #0
 800b554:	f04f 0b00 	mov.w	fp, #0
 800b558:	6013      	str	r3, [r2, #0]
 800b55a:	e76a      	b.n	800b432 <_strtod_l+0x442>
 800b55c:	0800cf09 	.word	0x0800cf09
 800b560:	0800d1d0 	.word	0x0800d1d0
 800b564:	0800cf01 	.word	0x0800cf01
 800b568:	0800cf38 	.word	0x0800cf38
 800b56c:	0800d071 	.word	0x0800d071
 800b570:	0800d108 	.word	0x0800d108
 800b574:	0800d0e0 	.word	0x0800d0e0
 800b578:	7ca00000 	.word	0x7ca00000
 800b57c:	7ff00000 	.word	0x7ff00000
 800b580:	7fefffff 	.word	0x7fefffff
 800b584:	f012 0110 	ands.w	r1, r2, #16
 800b588:	bf18      	it	ne
 800b58a:	216a      	movne	r1, #106	@ 0x6a
 800b58c:	9106      	str	r1, [sp, #24]
 800b58e:	ec4b ab17 	vmov	d7, sl, fp
 800b592:	49af      	ldr	r1, [pc, #700]	@ (800b850 <_strtod_l+0x860>)
 800b594:	2000      	movs	r0, #0
 800b596:	07d6      	lsls	r6, r2, #31
 800b598:	d504      	bpl.n	800b5a4 <_strtod_l+0x5b4>
 800b59a:	ed91 6b00 	vldr	d6, [r1]
 800b59e:	2001      	movs	r0, #1
 800b5a0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b5a4:	1052      	asrs	r2, r2, #1
 800b5a6:	f101 0108 	add.w	r1, r1, #8
 800b5aa:	d1f4      	bne.n	800b596 <_strtod_l+0x5a6>
 800b5ac:	b108      	cbz	r0, 800b5b2 <_strtod_l+0x5c2>
 800b5ae:	ec5b ab17 	vmov	sl, fp, d7
 800b5b2:	9a06      	ldr	r2, [sp, #24]
 800b5b4:	b1b2      	cbz	r2, 800b5e4 <_strtod_l+0x5f4>
 800b5b6:	f3cb 510a 	ubfx	r1, fp, #20, #11
 800b5ba:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 800b5be:	2a00      	cmp	r2, #0
 800b5c0:	4658      	mov	r0, fp
 800b5c2:	dd0f      	ble.n	800b5e4 <_strtod_l+0x5f4>
 800b5c4:	2a1f      	cmp	r2, #31
 800b5c6:	dd55      	ble.n	800b674 <_strtod_l+0x684>
 800b5c8:	2a34      	cmp	r2, #52	@ 0x34
 800b5ca:	bfde      	ittt	le
 800b5cc:	f04f 32ff 	movle.w	r2, #4294967295
 800b5d0:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 800b5d4:	408a      	lslle	r2, r1
 800b5d6:	f04f 0a00 	mov.w	sl, #0
 800b5da:	bfcc      	ite	gt
 800b5dc:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800b5e0:	ea02 0b00 	andle.w	fp, r2, r0
 800b5e4:	ec4b ab17 	vmov	d7, sl, fp
 800b5e8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800b5ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b5f0:	d0a8      	beq.n	800b544 <_strtod_l+0x554>
 800b5f2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b5f4:	9805      	ldr	r0, [sp, #20]
 800b5f6:	f8cd 9000 	str.w	r9, [sp]
 800b5fa:	462a      	mov	r2, r5
 800b5fc:	f7ff f8de 	bl	800a7bc <__s2b>
 800b600:	9007      	str	r0, [sp, #28]
 800b602:	2800      	cmp	r0, #0
 800b604:	f43f af0a 	beq.w	800b41c <_strtod_l+0x42c>
 800b608:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b60a:	1b3f      	subs	r7, r7, r4
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	bfb4      	ite	lt
 800b610:	463b      	movlt	r3, r7
 800b612:	2300      	movge	r3, #0
 800b614:	930a      	str	r3, [sp, #40]	@ 0x28
 800b616:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b618:	ed9f bb89 	vldr	d11, [pc, #548]	@ 800b840 <_strtod_l+0x850>
 800b61c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800b620:	2400      	movs	r4, #0
 800b622:	930d      	str	r3, [sp, #52]	@ 0x34
 800b624:	4625      	mov	r5, r4
 800b626:	9b07      	ldr	r3, [sp, #28]
 800b628:	9805      	ldr	r0, [sp, #20]
 800b62a:	6859      	ldr	r1, [r3, #4]
 800b62c:	f7ff f81e 	bl	800a66c <_Balloc>
 800b630:	4606      	mov	r6, r0
 800b632:	2800      	cmp	r0, #0
 800b634:	f43f aef6 	beq.w	800b424 <_strtod_l+0x434>
 800b638:	9b07      	ldr	r3, [sp, #28]
 800b63a:	691a      	ldr	r2, [r3, #16]
 800b63c:	ec4b ab19 	vmov	d9, sl, fp
 800b640:	3202      	adds	r2, #2
 800b642:	f103 010c 	add.w	r1, r3, #12
 800b646:	0092      	lsls	r2, r2, #2
 800b648:	300c      	adds	r0, #12
 800b64a:	f000 fd2d 	bl	800c0a8 <memcpy>
 800b64e:	eeb0 0b49 	vmov.f64	d0, d9
 800b652:	9805      	ldr	r0, [sp, #20]
 800b654:	aa14      	add	r2, sp, #80	@ 0x50
 800b656:	a913      	add	r1, sp, #76	@ 0x4c
 800b658:	f7ff fbe4 	bl	800ae24 <__d2b>
 800b65c:	9012      	str	r0, [sp, #72]	@ 0x48
 800b65e:	2800      	cmp	r0, #0
 800b660:	f43f aee0 	beq.w	800b424 <_strtod_l+0x434>
 800b664:	9805      	ldr	r0, [sp, #20]
 800b666:	2101      	movs	r1, #1
 800b668:	f7ff f93e 	bl	800a8e8 <__i2b>
 800b66c:	4605      	mov	r5, r0
 800b66e:	b940      	cbnz	r0, 800b682 <_strtod_l+0x692>
 800b670:	2500      	movs	r5, #0
 800b672:	e6d7      	b.n	800b424 <_strtod_l+0x434>
 800b674:	f04f 31ff 	mov.w	r1, #4294967295
 800b678:	fa01 f202 	lsl.w	r2, r1, r2
 800b67c:	ea02 0a0a 	and.w	sl, r2, sl
 800b680:	e7b0      	b.n	800b5e4 <_strtod_l+0x5f4>
 800b682:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 800b684:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800b686:	2f00      	cmp	r7, #0
 800b688:	bfab      	itete	ge
 800b68a:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 800b68c:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 800b68e:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 800b692:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 800b696:	bfac      	ite	ge
 800b698:	eb07 0903 	addge.w	r9, r7, r3
 800b69c:	eba3 0807 	sublt.w	r8, r3, r7
 800b6a0:	9b06      	ldr	r3, [sp, #24]
 800b6a2:	1aff      	subs	r7, r7, r3
 800b6a4:	4417      	add	r7, r2
 800b6a6:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 800b6aa:	4a6a      	ldr	r2, [pc, #424]	@ (800b854 <_strtod_l+0x864>)
 800b6ac:	3f01      	subs	r7, #1
 800b6ae:	4297      	cmp	r7, r2
 800b6b0:	da51      	bge.n	800b756 <_strtod_l+0x766>
 800b6b2:	1bd1      	subs	r1, r2, r7
 800b6b4:	291f      	cmp	r1, #31
 800b6b6:	eba3 0301 	sub.w	r3, r3, r1
 800b6ba:	f04f 0201 	mov.w	r2, #1
 800b6be:	dc3e      	bgt.n	800b73e <_strtod_l+0x74e>
 800b6c0:	408a      	lsls	r2, r1
 800b6c2:	920c      	str	r2, [sp, #48]	@ 0x30
 800b6c4:	2200      	movs	r2, #0
 800b6c6:	920b      	str	r2, [sp, #44]	@ 0x2c
 800b6c8:	eb09 0703 	add.w	r7, r9, r3
 800b6cc:	4498      	add	r8, r3
 800b6ce:	9b06      	ldr	r3, [sp, #24]
 800b6d0:	45b9      	cmp	r9, r7
 800b6d2:	4498      	add	r8, r3
 800b6d4:	464b      	mov	r3, r9
 800b6d6:	bfa8      	it	ge
 800b6d8:	463b      	movge	r3, r7
 800b6da:	4543      	cmp	r3, r8
 800b6dc:	bfa8      	it	ge
 800b6de:	4643      	movge	r3, r8
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	bfc2      	ittt	gt
 800b6e4:	1aff      	subgt	r7, r7, r3
 800b6e6:	eba8 0803 	subgt.w	r8, r8, r3
 800b6ea:	eba9 0903 	subgt.w	r9, r9, r3
 800b6ee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	dd16      	ble.n	800b722 <_strtod_l+0x732>
 800b6f4:	4629      	mov	r1, r5
 800b6f6:	9805      	ldr	r0, [sp, #20]
 800b6f8:	461a      	mov	r2, r3
 800b6fa:	f7ff f9ad 	bl	800aa58 <__pow5mult>
 800b6fe:	4605      	mov	r5, r0
 800b700:	2800      	cmp	r0, #0
 800b702:	d0b5      	beq.n	800b670 <_strtod_l+0x680>
 800b704:	4601      	mov	r1, r0
 800b706:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b708:	9805      	ldr	r0, [sp, #20]
 800b70a:	f7ff f903 	bl	800a914 <__multiply>
 800b70e:	900f      	str	r0, [sp, #60]	@ 0x3c
 800b710:	2800      	cmp	r0, #0
 800b712:	f43f ae87 	beq.w	800b424 <_strtod_l+0x434>
 800b716:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800b718:	9805      	ldr	r0, [sp, #20]
 800b71a:	f7fe ffe7 	bl	800a6ec <_Bfree>
 800b71e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b720:	9312      	str	r3, [sp, #72]	@ 0x48
 800b722:	2f00      	cmp	r7, #0
 800b724:	dc1b      	bgt.n	800b75e <_strtod_l+0x76e>
 800b726:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b728:	2b00      	cmp	r3, #0
 800b72a:	dd21      	ble.n	800b770 <_strtod_l+0x780>
 800b72c:	4631      	mov	r1, r6
 800b72e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b730:	9805      	ldr	r0, [sp, #20]
 800b732:	f7ff f991 	bl	800aa58 <__pow5mult>
 800b736:	4606      	mov	r6, r0
 800b738:	b9d0      	cbnz	r0, 800b770 <_strtod_l+0x780>
 800b73a:	2600      	movs	r6, #0
 800b73c:	e672      	b.n	800b424 <_strtod_l+0x434>
 800b73e:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 800b742:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 800b746:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 800b74a:	37e2      	adds	r7, #226	@ 0xe2
 800b74c:	fa02 f107 	lsl.w	r1, r2, r7
 800b750:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b752:	920c      	str	r2, [sp, #48]	@ 0x30
 800b754:	e7b8      	b.n	800b6c8 <_strtod_l+0x6d8>
 800b756:	2200      	movs	r2, #0
 800b758:	920b      	str	r2, [sp, #44]	@ 0x2c
 800b75a:	2201      	movs	r2, #1
 800b75c:	e7f9      	b.n	800b752 <_strtod_l+0x762>
 800b75e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800b760:	9805      	ldr	r0, [sp, #20]
 800b762:	463a      	mov	r2, r7
 800b764:	f7ff f9d2 	bl	800ab0c <__lshift>
 800b768:	9012      	str	r0, [sp, #72]	@ 0x48
 800b76a:	2800      	cmp	r0, #0
 800b76c:	d1db      	bne.n	800b726 <_strtod_l+0x736>
 800b76e:	e659      	b.n	800b424 <_strtod_l+0x434>
 800b770:	f1b8 0f00 	cmp.w	r8, #0
 800b774:	dd07      	ble.n	800b786 <_strtod_l+0x796>
 800b776:	4631      	mov	r1, r6
 800b778:	9805      	ldr	r0, [sp, #20]
 800b77a:	4642      	mov	r2, r8
 800b77c:	f7ff f9c6 	bl	800ab0c <__lshift>
 800b780:	4606      	mov	r6, r0
 800b782:	2800      	cmp	r0, #0
 800b784:	d0d9      	beq.n	800b73a <_strtod_l+0x74a>
 800b786:	f1b9 0f00 	cmp.w	r9, #0
 800b78a:	dd08      	ble.n	800b79e <_strtod_l+0x7ae>
 800b78c:	4629      	mov	r1, r5
 800b78e:	9805      	ldr	r0, [sp, #20]
 800b790:	464a      	mov	r2, r9
 800b792:	f7ff f9bb 	bl	800ab0c <__lshift>
 800b796:	4605      	mov	r5, r0
 800b798:	2800      	cmp	r0, #0
 800b79a:	f43f ae43 	beq.w	800b424 <_strtod_l+0x434>
 800b79e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800b7a0:	9805      	ldr	r0, [sp, #20]
 800b7a2:	4632      	mov	r2, r6
 800b7a4:	f7ff fa3a 	bl	800ac1c <__mdiff>
 800b7a8:	4604      	mov	r4, r0
 800b7aa:	2800      	cmp	r0, #0
 800b7ac:	f43f ae3a 	beq.w	800b424 <_strtod_l+0x434>
 800b7b0:	2300      	movs	r3, #0
 800b7b2:	f8d0 800c 	ldr.w	r8, [r0, #12]
 800b7b6:	60c3      	str	r3, [r0, #12]
 800b7b8:	4629      	mov	r1, r5
 800b7ba:	f7ff fa13 	bl	800abe4 <__mcmp>
 800b7be:	2800      	cmp	r0, #0
 800b7c0:	da4c      	bge.n	800b85c <_strtod_l+0x86c>
 800b7c2:	ea58 080a 	orrs.w	r8, r8, sl
 800b7c6:	d172      	bne.n	800b8ae <_strtod_l+0x8be>
 800b7c8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d16e      	bne.n	800b8ae <_strtod_l+0x8be>
 800b7d0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b7d4:	0d1b      	lsrs	r3, r3, #20
 800b7d6:	051b      	lsls	r3, r3, #20
 800b7d8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b7dc:	d967      	bls.n	800b8ae <_strtod_l+0x8be>
 800b7de:	6963      	ldr	r3, [r4, #20]
 800b7e0:	b913      	cbnz	r3, 800b7e8 <_strtod_l+0x7f8>
 800b7e2:	6923      	ldr	r3, [r4, #16]
 800b7e4:	2b01      	cmp	r3, #1
 800b7e6:	dd62      	ble.n	800b8ae <_strtod_l+0x8be>
 800b7e8:	4621      	mov	r1, r4
 800b7ea:	2201      	movs	r2, #1
 800b7ec:	9805      	ldr	r0, [sp, #20]
 800b7ee:	f7ff f98d 	bl	800ab0c <__lshift>
 800b7f2:	4629      	mov	r1, r5
 800b7f4:	4604      	mov	r4, r0
 800b7f6:	f7ff f9f5 	bl	800abe4 <__mcmp>
 800b7fa:	2800      	cmp	r0, #0
 800b7fc:	dd57      	ble.n	800b8ae <_strtod_l+0x8be>
 800b7fe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b802:	9a06      	ldr	r2, [sp, #24]
 800b804:	0d1b      	lsrs	r3, r3, #20
 800b806:	051b      	lsls	r3, r3, #20
 800b808:	2a00      	cmp	r2, #0
 800b80a:	d06e      	beq.n	800b8ea <_strtod_l+0x8fa>
 800b80c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b810:	d86b      	bhi.n	800b8ea <_strtod_l+0x8fa>
 800b812:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800b816:	f67f ae99 	bls.w	800b54c <_strtod_l+0x55c>
 800b81a:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 800b848 <_strtod_l+0x858>
 800b81e:	ec4b ab16 	vmov	d6, sl, fp
 800b822:	4b0d      	ldr	r3, [pc, #52]	@ (800b858 <_strtod_l+0x868>)
 800b824:	ee26 7b07 	vmul.f64	d7, d6, d7
 800b828:	ee17 2a90 	vmov	r2, s15
 800b82c:	4013      	ands	r3, r2
 800b82e:	ec5b ab17 	vmov	sl, fp, d7
 800b832:	2b00      	cmp	r3, #0
 800b834:	f47f ae01 	bne.w	800b43a <_strtod_l+0x44a>
 800b838:	9a05      	ldr	r2, [sp, #20]
 800b83a:	2322      	movs	r3, #34	@ 0x22
 800b83c:	6013      	str	r3, [r2, #0]
 800b83e:	e5fc      	b.n	800b43a <_strtod_l+0x44a>
 800b840:	ffc00000 	.word	0xffc00000
 800b844:	41dfffff 	.word	0x41dfffff
 800b848:	00000000 	.word	0x00000000
 800b84c:	39500000 	.word	0x39500000
 800b850:	0800d1f8 	.word	0x0800d1f8
 800b854:	fffffc02 	.word	0xfffffc02
 800b858:	7ff00000 	.word	0x7ff00000
 800b85c:	46d9      	mov	r9, fp
 800b85e:	d15d      	bne.n	800b91c <_strtod_l+0x92c>
 800b860:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b864:	f1b8 0f00 	cmp.w	r8, #0
 800b868:	d02a      	beq.n	800b8c0 <_strtod_l+0x8d0>
 800b86a:	4aa9      	ldr	r2, [pc, #676]	@ (800bb10 <_strtod_l+0xb20>)
 800b86c:	4293      	cmp	r3, r2
 800b86e:	d12a      	bne.n	800b8c6 <_strtod_l+0x8d6>
 800b870:	9b06      	ldr	r3, [sp, #24]
 800b872:	4652      	mov	r2, sl
 800b874:	b1fb      	cbz	r3, 800b8b6 <_strtod_l+0x8c6>
 800b876:	4ba7      	ldr	r3, [pc, #668]	@ (800bb14 <_strtod_l+0xb24>)
 800b878:	ea0b 0303 	and.w	r3, fp, r3
 800b87c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800b880:	f04f 31ff 	mov.w	r1, #4294967295
 800b884:	d81a      	bhi.n	800b8bc <_strtod_l+0x8cc>
 800b886:	0d1b      	lsrs	r3, r3, #20
 800b888:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b88c:	fa01 f303 	lsl.w	r3, r1, r3
 800b890:	429a      	cmp	r2, r3
 800b892:	d118      	bne.n	800b8c6 <_strtod_l+0x8d6>
 800b894:	4ba0      	ldr	r3, [pc, #640]	@ (800bb18 <_strtod_l+0xb28>)
 800b896:	4599      	cmp	r9, r3
 800b898:	d102      	bne.n	800b8a0 <_strtod_l+0x8b0>
 800b89a:	3201      	adds	r2, #1
 800b89c:	f43f adc2 	beq.w	800b424 <_strtod_l+0x434>
 800b8a0:	4b9c      	ldr	r3, [pc, #624]	@ (800bb14 <_strtod_l+0xb24>)
 800b8a2:	ea09 0303 	and.w	r3, r9, r3
 800b8a6:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 800b8aa:	f04f 0a00 	mov.w	sl, #0
 800b8ae:	9b06      	ldr	r3, [sp, #24]
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	d1b2      	bne.n	800b81a <_strtod_l+0x82a>
 800b8b4:	e5c1      	b.n	800b43a <_strtod_l+0x44a>
 800b8b6:	f04f 33ff 	mov.w	r3, #4294967295
 800b8ba:	e7e9      	b.n	800b890 <_strtod_l+0x8a0>
 800b8bc:	460b      	mov	r3, r1
 800b8be:	e7e7      	b.n	800b890 <_strtod_l+0x8a0>
 800b8c0:	ea53 030a 	orrs.w	r3, r3, sl
 800b8c4:	d09b      	beq.n	800b7fe <_strtod_l+0x80e>
 800b8c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b8c8:	b1c3      	cbz	r3, 800b8fc <_strtod_l+0x90c>
 800b8ca:	ea13 0f09 	tst.w	r3, r9
 800b8ce:	d0ee      	beq.n	800b8ae <_strtod_l+0x8be>
 800b8d0:	9a06      	ldr	r2, [sp, #24]
 800b8d2:	4650      	mov	r0, sl
 800b8d4:	4659      	mov	r1, fp
 800b8d6:	f1b8 0f00 	cmp.w	r8, #0
 800b8da:	d013      	beq.n	800b904 <_strtod_l+0x914>
 800b8dc:	f7ff fb6d 	bl	800afba <sulp>
 800b8e0:	ee39 7b00 	vadd.f64	d7, d9, d0
 800b8e4:	ec5b ab17 	vmov	sl, fp, d7
 800b8e8:	e7e1      	b.n	800b8ae <_strtod_l+0x8be>
 800b8ea:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800b8ee:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800b8f2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800b8f6:	f04f 3aff 	mov.w	sl, #4294967295
 800b8fa:	e7d8      	b.n	800b8ae <_strtod_l+0x8be>
 800b8fc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b8fe:	ea13 0f0a 	tst.w	r3, sl
 800b902:	e7e4      	b.n	800b8ce <_strtod_l+0x8de>
 800b904:	f7ff fb59 	bl	800afba <sulp>
 800b908:	ee39 0b40 	vsub.f64	d0, d9, d0
 800b90c:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800b910:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b914:	ec5b ab10 	vmov	sl, fp, d0
 800b918:	d1c9      	bne.n	800b8ae <_strtod_l+0x8be>
 800b91a:	e617      	b.n	800b54c <_strtod_l+0x55c>
 800b91c:	4629      	mov	r1, r5
 800b91e:	4620      	mov	r0, r4
 800b920:	f7ff fad8 	bl	800aed4 <__ratio>
 800b924:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 800b928:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800b92c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b930:	d85d      	bhi.n	800b9ee <_strtod_l+0x9fe>
 800b932:	f1b8 0f00 	cmp.w	r8, #0
 800b936:	d164      	bne.n	800ba02 <_strtod_l+0xa12>
 800b938:	f1ba 0f00 	cmp.w	sl, #0
 800b93c:	d14b      	bne.n	800b9d6 <_strtod_l+0x9e6>
 800b93e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b942:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800b946:	2b00      	cmp	r3, #0
 800b948:	d160      	bne.n	800ba0c <_strtod_l+0xa1c>
 800b94a:	eeb4 0bc8 	vcmpe.f64	d0, d8
 800b94e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800b952:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b956:	d401      	bmi.n	800b95c <_strtod_l+0x96c>
 800b958:	ee20 8b08 	vmul.f64	d8, d0, d8
 800b95c:	eeb1 ab48 	vneg.f64	d10, d8
 800b960:	486c      	ldr	r0, [pc, #432]	@ (800bb14 <_strtod_l+0xb24>)
 800b962:	496e      	ldr	r1, [pc, #440]	@ (800bb1c <_strtod_l+0xb2c>)
 800b964:	ea09 0700 	and.w	r7, r9, r0
 800b968:	428f      	cmp	r7, r1
 800b96a:	ec53 2b1a 	vmov	r2, r3, d10
 800b96e:	d17d      	bne.n	800ba6c <_strtod_l+0xa7c>
 800b970:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 800b974:	ec4b ab1c 	vmov	d12, sl, fp
 800b978:	eeb0 0b4c 	vmov.f64	d0, d12
 800b97c:	f7ff f9e2 	bl	800ad44 <__ulp>
 800b980:	4864      	ldr	r0, [pc, #400]	@ (800bb14 <_strtod_l+0xb24>)
 800b982:	eea0 cb0a 	vfma.f64	d12, d0, d10
 800b986:	ee1c 3a90 	vmov	r3, s25
 800b98a:	4a65      	ldr	r2, [pc, #404]	@ (800bb20 <_strtod_l+0xb30>)
 800b98c:	ea03 0100 	and.w	r1, r3, r0
 800b990:	4291      	cmp	r1, r2
 800b992:	ec5b ab1c 	vmov	sl, fp, d12
 800b996:	d93c      	bls.n	800ba12 <_strtod_l+0xa22>
 800b998:	ee19 2a90 	vmov	r2, s19
 800b99c:	4b5e      	ldr	r3, [pc, #376]	@ (800bb18 <_strtod_l+0xb28>)
 800b99e:	429a      	cmp	r2, r3
 800b9a0:	d104      	bne.n	800b9ac <_strtod_l+0x9bc>
 800b9a2:	ee19 3a10 	vmov	r3, s18
 800b9a6:	3301      	adds	r3, #1
 800b9a8:	f43f ad3c 	beq.w	800b424 <_strtod_l+0x434>
 800b9ac:	f8df b168 	ldr.w	fp, [pc, #360]	@ 800bb18 <_strtod_l+0xb28>
 800b9b0:	f04f 3aff 	mov.w	sl, #4294967295
 800b9b4:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800b9b6:	9805      	ldr	r0, [sp, #20]
 800b9b8:	f7fe fe98 	bl	800a6ec <_Bfree>
 800b9bc:	9805      	ldr	r0, [sp, #20]
 800b9be:	4631      	mov	r1, r6
 800b9c0:	f7fe fe94 	bl	800a6ec <_Bfree>
 800b9c4:	9805      	ldr	r0, [sp, #20]
 800b9c6:	4629      	mov	r1, r5
 800b9c8:	f7fe fe90 	bl	800a6ec <_Bfree>
 800b9cc:	9805      	ldr	r0, [sp, #20]
 800b9ce:	4621      	mov	r1, r4
 800b9d0:	f7fe fe8c 	bl	800a6ec <_Bfree>
 800b9d4:	e627      	b.n	800b626 <_strtod_l+0x636>
 800b9d6:	f1ba 0f01 	cmp.w	sl, #1
 800b9da:	d103      	bne.n	800b9e4 <_strtod_l+0x9f4>
 800b9dc:	f1bb 0f00 	cmp.w	fp, #0
 800b9e0:	f43f adb4 	beq.w	800b54c <_strtod_l+0x55c>
 800b9e4:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800b9e8:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800b9ec:	e7b8      	b.n	800b960 <_strtod_l+0x970>
 800b9ee:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800b9f2:	ee20 8b08 	vmul.f64	d8, d0, d8
 800b9f6:	f1b8 0f00 	cmp.w	r8, #0
 800b9fa:	d0af      	beq.n	800b95c <_strtod_l+0x96c>
 800b9fc:	eeb0 ab48 	vmov.f64	d10, d8
 800ba00:	e7ae      	b.n	800b960 <_strtod_l+0x970>
 800ba02:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 800ba06:	eeb0 8b4a 	vmov.f64	d8, d10
 800ba0a:	e7a9      	b.n	800b960 <_strtod_l+0x970>
 800ba0c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800ba10:	e7a6      	b.n	800b960 <_strtod_l+0x970>
 800ba12:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800ba16:	9b06      	ldr	r3, [sp, #24]
 800ba18:	46d9      	mov	r9, fp
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	d1ca      	bne.n	800b9b4 <_strtod_l+0x9c4>
 800ba1e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ba22:	0d1b      	lsrs	r3, r3, #20
 800ba24:	051b      	lsls	r3, r3, #20
 800ba26:	429f      	cmp	r7, r3
 800ba28:	d1c4      	bne.n	800b9b4 <_strtod_l+0x9c4>
 800ba2a:	ec51 0b18 	vmov	r0, r1, d8
 800ba2e:	f7f4 fe83 	bl	8000738 <__aeabi_d2lz>
 800ba32:	f7f4 fe3b 	bl	80006ac <__aeabi_l2d>
 800ba36:	f3cb 0913 	ubfx	r9, fp, #0, #20
 800ba3a:	ec41 0b17 	vmov	d7, r0, r1
 800ba3e:	ea49 090a 	orr.w	r9, r9, sl
 800ba42:	ea59 0908 	orrs.w	r9, r9, r8
 800ba46:	ee38 8b47 	vsub.f64	d8, d8, d7
 800ba4a:	d03c      	beq.n	800bac6 <_strtod_l+0xad6>
 800ba4c:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800baf8 <_strtod_l+0xb08>
 800ba50:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800ba54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba58:	f53f acef 	bmi.w	800b43a <_strtod_l+0x44a>
 800ba5c:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 800bb00 <_strtod_l+0xb10>
 800ba60:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800ba64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba68:	dda4      	ble.n	800b9b4 <_strtod_l+0x9c4>
 800ba6a:	e4e6      	b.n	800b43a <_strtod_l+0x44a>
 800ba6c:	9906      	ldr	r1, [sp, #24]
 800ba6e:	b1e1      	cbz	r1, 800baaa <_strtod_l+0xaba>
 800ba70:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 800ba74:	d819      	bhi.n	800baaa <_strtod_l+0xaba>
 800ba76:	eeb4 8bcb 	vcmpe.f64	d8, d11
 800ba7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba7e:	d811      	bhi.n	800baa4 <_strtod_l+0xab4>
 800ba80:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 800ba84:	ee18 3a10 	vmov	r3, s16
 800ba88:	2b01      	cmp	r3, #1
 800ba8a:	bf38      	it	cc
 800ba8c:	2301      	movcc	r3, #1
 800ba8e:	ee08 3a10 	vmov	s16, r3
 800ba92:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 800ba96:	f1b8 0f00 	cmp.w	r8, #0
 800ba9a:	d111      	bne.n	800bac0 <_strtod_l+0xad0>
 800ba9c:	eeb1 7b48 	vneg.f64	d7, d8
 800baa0:	ec53 2b17 	vmov	r2, r3, d7
 800baa4:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 800baa8:	1bcb      	subs	r3, r1, r7
 800baaa:	eeb0 0b49 	vmov.f64	d0, d9
 800baae:	ec43 2b1a 	vmov	d10, r2, r3
 800bab2:	f7ff f947 	bl	800ad44 <__ulp>
 800bab6:	eeaa 9b00 	vfma.f64	d9, d10, d0
 800baba:	ec5b ab19 	vmov	sl, fp, d9
 800babe:	e7aa      	b.n	800ba16 <_strtod_l+0xa26>
 800bac0:	eeb0 7b48 	vmov.f64	d7, d8
 800bac4:	e7ec      	b.n	800baa0 <_strtod_l+0xab0>
 800bac6:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 800bb08 <_strtod_l+0xb18>
 800baca:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800bace:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bad2:	f57f af6f 	bpl.w	800b9b4 <_strtod_l+0x9c4>
 800bad6:	e4b0      	b.n	800b43a <_strtod_l+0x44a>
 800bad8:	2300      	movs	r3, #0
 800bada:	9308      	str	r3, [sp, #32]
 800badc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bade:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800bae0:	6013      	str	r3, [r2, #0]
 800bae2:	f7ff bac4 	b.w	800b06e <_strtod_l+0x7e>
 800bae6:	2a65      	cmp	r2, #101	@ 0x65
 800bae8:	f43f abbf 	beq.w	800b26a <_strtod_l+0x27a>
 800baec:	2a45      	cmp	r2, #69	@ 0x45
 800baee:	f43f abbc 	beq.w	800b26a <_strtod_l+0x27a>
 800baf2:	2101      	movs	r1, #1
 800baf4:	f7ff bbf4 	b.w	800b2e0 <_strtod_l+0x2f0>
 800baf8:	94a03595 	.word	0x94a03595
 800bafc:	3fdfffff 	.word	0x3fdfffff
 800bb00:	35afe535 	.word	0x35afe535
 800bb04:	3fe00000 	.word	0x3fe00000
 800bb08:	94a03595 	.word	0x94a03595
 800bb0c:	3fcfffff 	.word	0x3fcfffff
 800bb10:	000fffff 	.word	0x000fffff
 800bb14:	7ff00000 	.word	0x7ff00000
 800bb18:	7fefffff 	.word	0x7fefffff
 800bb1c:	7fe00000 	.word	0x7fe00000
 800bb20:	7c9fffff 	.word	0x7c9fffff

0800bb24 <_strtod_r>:
 800bb24:	4b01      	ldr	r3, [pc, #4]	@ (800bb2c <_strtod_r+0x8>)
 800bb26:	f7ff ba63 	b.w	800aff0 <_strtod_l>
 800bb2a:	bf00      	nop
 800bb2c:	240003a0 	.word	0x240003a0

0800bb30 <_strtol_l.isra.0>:
 800bb30:	2b24      	cmp	r3, #36	@ 0x24
 800bb32:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb36:	4686      	mov	lr, r0
 800bb38:	4690      	mov	r8, r2
 800bb3a:	d801      	bhi.n	800bb40 <_strtol_l.isra.0+0x10>
 800bb3c:	2b01      	cmp	r3, #1
 800bb3e:	d106      	bne.n	800bb4e <_strtol_l.isra.0+0x1e>
 800bb40:	f7fd fe78 	bl	8009834 <__errno>
 800bb44:	2316      	movs	r3, #22
 800bb46:	6003      	str	r3, [r0, #0]
 800bb48:	2000      	movs	r0, #0
 800bb4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb4e:	4834      	ldr	r0, [pc, #208]	@ (800bc20 <_strtol_l.isra.0+0xf0>)
 800bb50:	460d      	mov	r5, r1
 800bb52:	462a      	mov	r2, r5
 800bb54:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bb58:	5d06      	ldrb	r6, [r0, r4]
 800bb5a:	f016 0608 	ands.w	r6, r6, #8
 800bb5e:	d1f8      	bne.n	800bb52 <_strtol_l.isra.0+0x22>
 800bb60:	2c2d      	cmp	r4, #45	@ 0x2d
 800bb62:	d110      	bne.n	800bb86 <_strtol_l.isra.0+0x56>
 800bb64:	782c      	ldrb	r4, [r5, #0]
 800bb66:	2601      	movs	r6, #1
 800bb68:	1c95      	adds	r5, r2, #2
 800bb6a:	f033 0210 	bics.w	r2, r3, #16
 800bb6e:	d115      	bne.n	800bb9c <_strtol_l.isra.0+0x6c>
 800bb70:	2c30      	cmp	r4, #48	@ 0x30
 800bb72:	d10d      	bne.n	800bb90 <_strtol_l.isra.0+0x60>
 800bb74:	782a      	ldrb	r2, [r5, #0]
 800bb76:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800bb7a:	2a58      	cmp	r2, #88	@ 0x58
 800bb7c:	d108      	bne.n	800bb90 <_strtol_l.isra.0+0x60>
 800bb7e:	786c      	ldrb	r4, [r5, #1]
 800bb80:	3502      	adds	r5, #2
 800bb82:	2310      	movs	r3, #16
 800bb84:	e00a      	b.n	800bb9c <_strtol_l.isra.0+0x6c>
 800bb86:	2c2b      	cmp	r4, #43	@ 0x2b
 800bb88:	bf04      	itt	eq
 800bb8a:	782c      	ldrbeq	r4, [r5, #0]
 800bb8c:	1c95      	addeq	r5, r2, #2
 800bb8e:	e7ec      	b.n	800bb6a <_strtol_l.isra.0+0x3a>
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	d1f6      	bne.n	800bb82 <_strtol_l.isra.0+0x52>
 800bb94:	2c30      	cmp	r4, #48	@ 0x30
 800bb96:	bf14      	ite	ne
 800bb98:	230a      	movne	r3, #10
 800bb9a:	2308      	moveq	r3, #8
 800bb9c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800bba0:	f10c 3cff 	add.w	ip, ip, #4294967295
 800bba4:	2200      	movs	r2, #0
 800bba6:	fbbc f9f3 	udiv	r9, ip, r3
 800bbaa:	4610      	mov	r0, r2
 800bbac:	fb03 ca19 	mls	sl, r3, r9, ip
 800bbb0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800bbb4:	2f09      	cmp	r7, #9
 800bbb6:	d80f      	bhi.n	800bbd8 <_strtol_l.isra.0+0xa8>
 800bbb8:	463c      	mov	r4, r7
 800bbba:	42a3      	cmp	r3, r4
 800bbbc:	dd1b      	ble.n	800bbf6 <_strtol_l.isra.0+0xc6>
 800bbbe:	1c57      	adds	r7, r2, #1
 800bbc0:	d007      	beq.n	800bbd2 <_strtol_l.isra.0+0xa2>
 800bbc2:	4581      	cmp	r9, r0
 800bbc4:	d314      	bcc.n	800bbf0 <_strtol_l.isra.0+0xc0>
 800bbc6:	d101      	bne.n	800bbcc <_strtol_l.isra.0+0x9c>
 800bbc8:	45a2      	cmp	sl, r4
 800bbca:	db11      	blt.n	800bbf0 <_strtol_l.isra.0+0xc0>
 800bbcc:	fb00 4003 	mla	r0, r0, r3, r4
 800bbd0:	2201      	movs	r2, #1
 800bbd2:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bbd6:	e7eb      	b.n	800bbb0 <_strtol_l.isra.0+0x80>
 800bbd8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800bbdc:	2f19      	cmp	r7, #25
 800bbde:	d801      	bhi.n	800bbe4 <_strtol_l.isra.0+0xb4>
 800bbe0:	3c37      	subs	r4, #55	@ 0x37
 800bbe2:	e7ea      	b.n	800bbba <_strtol_l.isra.0+0x8a>
 800bbe4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800bbe8:	2f19      	cmp	r7, #25
 800bbea:	d804      	bhi.n	800bbf6 <_strtol_l.isra.0+0xc6>
 800bbec:	3c57      	subs	r4, #87	@ 0x57
 800bbee:	e7e4      	b.n	800bbba <_strtol_l.isra.0+0x8a>
 800bbf0:	f04f 32ff 	mov.w	r2, #4294967295
 800bbf4:	e7ed      	b.n	800bbd2 <_strtol_l.isra.0+0xa2>
 800bbf6:	1c53      	adds	r3, r2, #1
 800bbf8:	d108      	bne.n	800bc0c <_strtol_l.isra.0+0xdc>
 800bbfa:	2322      	movs	r3, #34	@ 0x22
 800bbfc:	f8ce 3000 	str.w	r3, [lr]
 800bc00:	4660      	mov	r0, ip
 800bc02:	f1b8 0f00 	cmp.w	r8, #0
 800bc06:	d0a0      	beq.n	800bb4a <_strtol_l.isra.0+0x1a>
 800bc08:	1e69      	subs	r1, r5, #1
 800bc0a:	e006      	b.n	800bc1a <_strtol_l.isra.0+0xea>
 800bc0c:	b106      	cbz	r6, 800bc10 <_strtol_l.isra.0+0xe0>
 800bc0e:	4240      	negs	r0, r0
 800bc10:	f1b8 0f00 	cmp.w	r8, #0
 800bc14:	d099      	beq.n	800bb4a <_strtol_l.isra.0+0x1a>
 800bc16:	2a00      	cmp	r2, #0
 800bc18:	d1f6      	bne.n	800bc08 <_strtol_l.isra.0+0xd8>
 800bc1a:	f8c8 1000 	str.w	r1, [r8]
 800bc1e:	e794      	b.n	800bb4a <_strtol_l.isra.0+0x1a>
 800bc20:	0800d221 	.word	0x0800d221

0800bc24 <_strtol_r>:
 800bc24:	f7ff bf84 	b.w	800bb30 <_strtol_l.isra.0>

0800bc28 <__ssputs_r>:
 800bc28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bc2c:	688e      	ldr	r6, [r1, #8]
 800bc2e:	461f      	mov	r7, r3
 800bc30:	42be      	cmp	r6, r7
 800bc32:	680b      	ldr	r3, [r1, #0]
 800bc34:	4682      	mov	sl, r0
 800bc36:	460c      	mov	r4, r1
 800bc38:	4690      	mov	r8, r2
 800bc3a:	d82d      	bhi.n	800bc98 <__ssputs_r+0x70>
 800bc3c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bc40:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800bc44:	d026      	beq.n	800bc94 <__ssputs_r+0x6c>
 800bc46:	6965      	ldr	r5, [r4, #20]
 800bc48:	6909      	ldr	r1, [r1, #16]
 800bc4a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bc4e:	eba3 0901 	sub.w	r9, r3, r1
 800bc52:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bc56:	1c7b      	adds	r3, r7, #1
 800bc58:	444b      	add	r3, r9
 800bc5a:	106d      	asrs	r5, r5, #1
 800bc5c:	429d      	cmp	r5, r3
 800bc5e:	bf38      	it	cc
 800bc60:	461d      	movcc	r5, r3
 800bc62:	0553      	lsls	r3, r2, #21
 800bc64:	d527      	bpl.n	800bcb6 <__ssputs_r+0x8e>
 800bc66:	4629      	mov	r1, r5
 800bc68:	f7fe fc74 	bl	800a554 <_malloc_r>
 800bc6c:	4606      	mov	r6, r0
 800bc6e:	b360      	cbz	r0, 800bcca <__ssputs_r+0xa2>
 800bc70:	6921      	ldr	r1, [r4, #16]
 800bc72:	464a      	mov	r2, r9
 800bc74:	f000 fa18 	bl	800c0a8 <memcpy>
 800bc78:	89a3      	ldrh	r3, [r4, #12]
 800bc7a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800bc7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bc82:	81a3      	strh	r3, [r4, #12]
 800bc84:	6126      	str	r6, [r4, #16]
 800bc86:	6165      	str	r5, [r4, #20]
 800bc88:	444e      	add	r6, r9
 800bc8a:	eba5 0509 	sub.w	r5, r5, r9
 800bc8e:	6026      	str	r6, [r4, #0]
 800bc90:	60a5      	str	r5, [r4, #8]
 800bc92:	463e      	mov	r6, r7
 800bc94:	42be      	cmp	r6, r7
 800bc96:	d900      	bls.n	800bc9a <__ssputs_r+0x72>
 800bc98:	463e      	mov	r6, r7
 800bc9a:	6820      	ldr	r0, [r4, #0]
 800bc9c:	4632      	mov	r2, r6
 800bc9e:	4641      	mov	r1, r8
 800bca0:	f000 f9c6 	bl	800c030 <memmove>
 800bca4:	68a3      	ldr	r3, [r4, #8]
 800bca6:	1b9b      	subs	r3, r3, r6
 800bca8:	60a3      	str	r3, [r4, #8]
 800bcaa:	6823      	ldr	r3, [r4, #0]
 800bcac:	4433      	add	r3, r6
 800bcae:	6023      	str	r3, [r4, #0]
 800bcb0:	2000      	movs	r0, #0
 800bcb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bcb6:	462a      	mov	r2, r5
 800bcb8:	f000 fd8b 	bl	800c7d2 <_realloc_r>
 800bcbc:	4606      	mov	r6, r0
 800bcbe:	2800      	cmp	r0, #0
 800bcc0:	d1e0      	bne.n	800bc84 <__ssputs_r+0x5c>
 800bcc2:	6921      	ldr	r1, [r4, #16]
 800bcc4:	4650      	mov	r0, sl
 800bcc6:	f7fe fbd1 	bl	800a46c <_free_r>
 800bcca:	230c      	movs	r3, #12
 800bccc:	f8ca 3000 	str.w	r3, [sl]
 800bcd0:	89a3      	ldrh	r3, [r4, #12]
 800bcd2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bcd6:	81a3      	strh	r3, [r4, #12]
 800bcd8:	f04f 30ff 	mov.w	r0, #4294967295
 800bcdc:	e7e9      	b.n	800bcb2 <__ssputs_r+0x8a>
	...

0800bce0 <_svfiprintf_r>:
 800bce0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bce4:	4698      	mov	r8, r3
 800bce6:	898b      	ldrh	r3, [r1, #12]
 800bce8:	061b      	lsls	r3, r3, #24
 800bcea:	b09d      	sub	sp, #116	@ 0x74
 800bcec:	4607      	mov	r7, r0
 800bcee:	460d      	mov	r5, r1
 800bcf0:	4614      	mov	r4, r2
 800bcf2:	d510      	bpl.n	800bd16 <_svfiprintf_r+0x36>
 800bcf4:	690b      	ldr	r3, [r1, #16]
 800bcf6:	b973      	cbnz	r3, 800bd16 <_svfiprintf_r+0x36>
 800bcf8:	2140      	movs	r1, #64	@ 0x40
 800bcfa:	f7fe fc2b 	bl	800a554 <_malloc_r>
 800bcfe:	6028      	str	r0, [r5, #0]
 800bd00:	6128      	str	r0, [r5, #16]
 800bd02:	b930      	cbnz	r0, 800bd12 <_svfiprintf_r+0x32>
 800bd04:	230c      	movs	r3, #12
 800bd06:	603b      	str	r3, [r7, #0]
 800bd08:	f04f 30ff 	mov.w	r0, #4294967295
 800bd0c:	b01d      	add	sp, #116	@ 0x74
 800bd0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd12:	2340      	movs	r3, #64	@ 0x40
 800bd14:	616b      	str	r3, [r5, #20]
 800bd16:	2300      	movs	r3, #0
 800bd18:	9309      	str	r3, [sp, #36]	@ 0x24
 800bd1a:	2320      	movs	r3, #32
 800bd1c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bd20:	f8cd 800c 	str.w	r8, [sp, #12]
 800bd24:	2330      	movs	r3, #48	@ 0x30
 800bd26:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800bec4 <_svfiprintf_r+0x1e4>
 800bd2a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bd2e:	f04f 0901 	mov.w	r9, #1
 800bd32:	4623      	mov	r3, r4
 800bd34:	469a      	mov	sl, r3
 800bd36:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bd3a:	b10a      	cbz	r2, 800bd40 <_svfiprintf_r+0x60>
 800bd3c:	2a25      	cmp	r2, #37	@ 0x25
 800bd3e:	d1f9      	bne.n	800bd34 <_svfiprintf_r+0x54>
 800bd40:	ebba 0b04 	subs.w	fp, sl, r4
 800bd44:	d00b      	beq.n	800bd5e <_svfiprintf_r+0x7e>
 800bd46:	465b      	mov	r3, fp
 800bd48:	4622      	mov	r2, r4
 800bd4a:	4629      	mov	r1, r5
 800bd4c:	4638      	mov	r0, r7
 800bd4e:	f7ff ff6b 	bl	800bc28 <__ssputs_r>
 800bd52:	3001      	adds	r0, #1
 800bd54:	f000 80a7 	beq.w	800bea6 <_svfiprintf_r+0x1c6>
 800bd58:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bd5a:	445a      	add	r2, fp
 800bd5c:	9209      	str	r2, [sp, #36]	@ 0x24
 800bd5e:	f89a 3000 	ldrb.w	r3, [sl]
 800bd62:	2b00      	cmp	r3, #0
 800bd64:	f000 809f 	beq.w	800bea6 <_svfiprintf_r+0x1c6>
 800bd68:	2300      	movs	r3, #0
 800bd6a:	f04f 32ff 	mov.w	r2, #4294967295
 800bd6e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bd72:	f10a 0a01 	add.w	sl, sl, #1
 800bd76:	9304      	str	r3, [sp, #16]
 800bd78:	9307      	str	r3, [sp, #28]
 800bd7a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bd7e:	931a      	str	r3, [sp, #104]	@ 0x68
 800bd80:	4654      	mov	r4, sl
 800bd82:	2205      	movs	r2, #5
 800bd84:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd88:	484e      	ldr	r0, [pc, #312]	@ (800bec4 <_svfiprintf_r+0x1e4>)
 800bd8a:	f7f4 faa9 	bl	80002e0 <memchr>
 800bd8e:	9a04      	ldr	r2, [sp, #16]
 800bd90:	b9d8      	cbnz	r0, 800bdca <_svfiprintf_r+0xea>
 800bd92:	06d0      	lsls	r0, r2, #27
 800bd94:	bf44      	itt	mi
 800bd96:	2320      	movmi	r3, #32
 800bd98:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bd9c:	0711      	lsls	r1, r2, #28
 800bd9e:	bf44      	itt	mi
 800bda0:	232b      	movmi	r3, #43	@ 0x2b
 800bda2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bda6:	f89a 3000 	ldrb.w	r3, [sl]
 800bdaa:	2b2a      	cmp	r3, #42	@ 0x2a
 800bdac:	d015      	beq.n	800bdda <_svfiprintf_r+0xfa>
 800bdae:	9a07      	ldr	r2, [sp, #28]
 800bdb0:	4654      	mov	r4, sl
 800bdb2:	2000      	movs	r0, #0
 800bdb4:	f04f 0c0a 	mov.w	ip, #10
 800bdb8:	4621      	mov	r1, r4
 800bdba:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bdbe:	3b30      	subs	r3, #48	@ 0x30
 800bdc0:	2b09      	cmp	r3, #9
 800bdc2:	d94b      	bls.n	800be5c <_svfiprintf_r+0x17c>
 800bdc4:	b1b0      	cbz	r0, 800bdf4 <_svfiprintf_r+0x114>
 800bdc6:	9207      	str	r2, [sp, #28]
 800bdc8:	e014      	b.n	800bdf4 <_svfiprintf_r+0x114>
 800bdca:	eba0 0308 	sub.w	r3, r0, r8
 800bdce:	fa09 f303 	lsl.w	r3, r9, r3
 800bdd2:	4313      	orrs	r3, r2
 800bdd4:	9304      	str	r3, [sp, #16]
 800bdd6:	46a2      	mov	sl, r4
 800bdd8:	e7d2      	b.n	800bd80 <_svfiprintf_r+0xa0>
 800bdda:	9b03      	ldr	r3, [sp, #12]
 800bddc:	1d19      	adds	r1, r3, #4
 800bdde:	681b      	ldr	r3, [r3, #0]
 800bde0:	9103      	str	r1, [sp, #12]
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	bfbb      	ittet	lt
 800bde6:	425b      	neglt	r3, r3
 800bde8:	f042 0202 	orrlt.w	r2, r2, #2
 800bdec:	9307      	strge	r3, [sp, #28]
 800bdee:	9307      	strlt	r3, [sp, #28]
 800bdf0:	bfb8      	it	lt
 800bdf2:	9204      	strlt	r2, [sp, #16]
 800bdf4:	7823      	ldrb	r3, [r4, #0]
 800bdf6:	2b2e      	cmp	r3, #46	@ 0x2e
 800bdf8:	d10a      	bne.n	800be10 <_svfiprintf_r+0x130>
 800bdfa:	7863      	ldrb	r3, [r4, #1]
 800bdfc:	2b2a      	cmp	r3, #42	@ 0x2a
 800bdfe:	d132      	bne.n	800be66 <_svfiprintf_r+0x186>
 800be00:	9b03      	ldr	r3, [sp, #12]
 800be02:	1d1a      	adds	r2, r3, #4
 800be04:	681b      	ldr	r3, [r3, #0]
 800be06:	9203      	str	r2, [sp, #12]
 800be08:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800be0c:	3402      	adds	r4, #2
 800be0e:	9305      	str	r3, [sp, #20]
 800be10:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800bed4 <_svfiprintf_r+0x1f4>
 800be14:	7821      	ldrb	r1, [r4, #0]
 800be16:	2203      	movs	r2, #3
 800be18:	4650      	mov	r0, sl
 800be1a:	f7f4 fa61 	bl	80002e0 <memchr>
 800be1e:	b138      	cbz	r0, 800be30 <_svfiprintf_r+0x150>
 800be20:	9b04      	ldr	r3, [sp, #16]
 800be22:	eba0 000a 	sub.w	r0, r0, sl
 800be26:	2240      	movs	r2, #64	@ 0x40
 800be28:	4082      	lsls	r2, r0
 800be2a:	4313      	orrs	r3, r2
 800be2c:	3401      	adds	r4, #1
 800be2e:	9304      	str	r3, [sp, #16]
 800be30:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be34:	4824      	ldr	r0, [pc, #144]	@ (800bec8 <_svfiprintf_r+0x1e8>)
 800be36:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800be3a:	2206      	movs	r2, #6
 800be3c:	f7f4 fa50 	bl	80002e0 <memchr>
 800be40:	2800      	cmp	r0, #0
 800be42:	d036      	beq.n	800beb2 <_svfiprintf_r+0x1d2>
 800be44:	4b21      	ldr	r3, [pc, #132]	@ (800becc <_svfiprintf_r+0x1ec>)
 800be46:	bb1b      	cbnz	r3, 800be90 <_svfiprintf_r+0x1b0>
 800be48:	9b03      	ldr	r3, [sp, #12]
 800be4a:	3307      	adds	r3, #7
 800be4c:	f023 0307 	bic.w	r3, r3, #7
 800be50:	3308      	adds	r3, #8
 800be52:	9303      	str	r3, [sp, #12]
 800be54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be56:	4433      	add	r3, r6
 800be58:	9309      	str	r3, [sp, #36]	@ 0x24
 800be5a:	e76a      	b.n	800bd32 <_svfiprintf_r+0x52>
 800be5c:	fb0c 3202 	mla	r2, ip, r2, r3
 800be60:	460c      	mov	r4, r1
 800be62:	2001      	movs	r0, #1
 800be64:	e7a8      	b.n	800bdb8 <_svfiprintf_r+0xd8>
 800be66:	2300      	movs	r3, #0
 800be68:	3401      	adds	r4, #1
 800be6a:	9305      	str	r3, [sp, #20]
 800be6c:	4619      	mov	r1, r3
 800be6e:	f04f 0c0a 	mov.w	ip, #10
 800be72:	4620      	mov	r0, r4
 800be74:	f810 2b01 	ldrb.w	r2, [r0], #1
 800be78:	3a30      	subs	r2, #48	@ 0x30
 800be7a:	2a09      	cmp	r2, #9
 800be7c:	d903      	bls.n	800be86 <_svfiprintf_r+0x1a6>
 800be7e:	2b00      	cmp	r3, #0
 800be80:	d0c6      	beq.n	800be10 <_svfiprintf_r+0x130>
 800be82:	9105      	str	r1, [sp, #20]
 800be84:	e7c4      	b.n	800be10 <_svfiprintf_r+0x130>
 800be86:	fb0c 2101 	mla	r1, ip, r1, r2
 800be8a:	4604      	mov	r4, r0
 800be8c:	2301      	movs	r3, #1
 800be8e:	e7f0      	b.n	800be72 <_svfiprintf_r+0x192>
 800be90:	ab03      	add	r3, sp, #12
 800be92:	9300      	str	r3, [sp, #0]
 800be94:	462a      	mov	r2, r5
 800be96:	4b0e      	ldr	r3, [pc, #56]	@ (800bed0 <_svfiprintf_r+0x1f0>)
 800be98:	a904      	add	r1, sp, #16
 800be9a:	4638      	mov	r0, r7
 800be9c:	f7fc fda4 	bl	80089e8 <_printf_float>
 800bea0:	1c42      	adds	r2, r0, #1
 800bea2:	4606      	mov	r6, r0
 800bea4:	d1d6      	bne.n	800be54 <_svfiprintf_r+0x174>
 800bea6:	89ab      	ldrh	r3, [r5, #12]
 800bea8:	065b      	lsls	r3, r3, #25
 800beaa:	f53f af2d 	bmi.w	800bd08 <_svfiprintf_r+0x28>
 800beae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800beb0:	e72c      	b.n	800bd0c <_svfiprintf_r+0x2c>
 800beb2:	ab03      	add	r3, sp, #12
 800beb4:	9300      	str	r3, [sp, #0]
 800beb6:	462a      	mov	r2, r5
 800beb8:	4b05      	ldr	r3, [pc, #20]	@ (800bed0 <_svfiprintf_r+0x1f0>)
 800beba:	a904      	add	r1, sp, #16
 800bebc:	4638      	mov	r0, r7
 800bebe:	f7fd f81b 	bl	8008ef8 <_printf_i>
 800bec2:	e7ed      	b.n	800bea0 <_svfiprintf_r+0x1c0>
 800bec4:	0800d01d 	.word	0x0800d01d
 800bec8:	0800d027 	.word	0x0800d027
 800becc:	080089e9 	.word	0x080089e9
 800bed0:	0800bc29 	.word	0x0800bc29
 800bed4:	0800d023 	.word	0x0800d023

0800bed8 <__sflush_r>:
 800bed8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bedc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bee0:	0716      	lsls	r6, r2, #28
 800bee2:	4605      	mov	r5, r0
 800bee4:	460c      	mov	r4, r1
 800bee6:	d454      	bmi.n	800bf92 <__sflush_r+0xba>
 800bee8:	684b      	ldr	r3, [r1, #4]
 800beea:	2b00      	cmp	r3, #0
 800beec:	dc02      	bgt.n	800bef4 <__sflush_r+0x1c>
 800beee:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800bef0:	2b00      	cmp	r3, #0
 800bef2:	dd48      	ble.n	800bf86 <__sflush_r+0xae>
 800bef4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bef6:	2e00      	cmp	r6, #0
 800bef8:	d045      	beq.n	800bf86 <__sflush_r+0xae>
 800befa:	2300      	movs	r3, #0
 800befc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bf00:	682f      	ldr	r7, [r5, #0]
 800bf02:	6a21      	ldr	r1, [r4, #32]
 800bf04:	602b      	str	r3, [r5, #0]
 800bf06:	d030      	beq.n	800bf6a <__sflush_r+0x92>
 800bf08:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800bf0a:	89a3      	ldrh	r3, [r4, #12]
 800bf0c:	0759      	lsls	r1, r3, #29
 800bf0e:	d505      	bpl.n	800bf1c <__sflush_r+0x44>
 800bf10:	6863      	ldr	r3, [r4, #4]
 800bf12:	1ad2      	subs	r2, r2, r3
 800bf14:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bf16:	b10b      	cbz	r3, 800bf1c <__sflush_r+0x44>
 800bf18:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bf1a:	1ad2      	subs	r2, r2, r3
 800bf1c:	2300      	movs	r3, #0
 800bf1e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bf20:	6a21      	ldr	r1, [r4, #32]
 800bf22:	4628      	mov	r0, r5
 800bf24:	47b0      	blx	r6
 800bf26:	1c43      	adds	r3, r0, #1
 800bf28:	89a3      	ldrh	r3, [r4, #12]
 800bf2a:	d106      	bne.n	800bf3a <__sflush_r+0x62>
 800bf2c:	6829      	ldr	r1, [r5, #0]
 800bf2e:	291d      	cmp	r1, #29
 800bf30:	d82b      	bhi.n	800bf8a <__sflush_r+0xb2>
 800bf32:	4a2a      	ldr	r2, [pc, #168]	@ (800bfdc <__sflush_r+0x104>)
 800bf34:	40ca      	lsrs	r2, r1
 800bf36:	07d6      	lsls	r6, r2, #31
 800bf38:	d527      	bpl.n	800bf8a <__sflush_r+0xb2>
 800bf3a:	2200      	movs	r2, #0
 800bf3c:	6062      	str	r2, [r4, #4]
 800bf3e:	04d9      	lsls	r1, r3, #19
 800bf40:	6922      	ldr	r2, [r4, #16]
 800bf42:	6022      	str	r2, [r4, #0]
 800bf44:	d504      	bpl.n	800bf50 <__sflush_r+0x78>
 800bf46:	1c42      	adds	r2, r0, #1
 800bf48:	d101      	bne.n	800bf4e <__sflush_r+0x76>
 800bf4a:	682b      	ldr	r3, [r5, #0]
 800bf4c:	b903      	cbnz	r3, 800bf50 <__sflush_r+0x78>
 800bf4e:	6560      	str	r0, [r4, #84]	@ 0x54
 800bf50:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bf52:	602f      	str	r7, [r5, #0]
 800bf54:	b1b9      	cbz	r1, 800bf86 <__sflush_r+0xae>
 800bf56:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bf5a:	4299      	cmp	r1, r3
 800bf5c:	d002      	beq.n	800bf64 <__sflush_r+0x8c>
 800bf5e:	4628      	mov	r0, r5
 800bf60:	f7fe fa84 	bl	800a46c <_free_r>
 800bf64:	2300      	movs	r3, #0
 800bf66:	6363      	str	r3, [r4, #52]	@ 0x34
 800bf68:	e00d      	b.n	800bf86 <__sflush_r+0xae>
 800bf6a:	2301      	movs	r3, #1
 800bf6c:	4628      	mov	r0, r5
 800bf6e:	47b0      	blx	r6
 800bf70:	4602      	mov	r2, r0
 800bf72:	1c50      	adds	r0, r2, #1
 800bf74:	d1c9      	bne.n	800bf0a <__sflush_r+0x32>
 800bf76:	682b      	ldr	r3, [r5, #0]
 800bf78:	2b00      	cmp	r3, #0
 800bf7a:	d0c6      	beq.n	800bf0a <__sflush_r+0x32>
 800bf7c:	2b1d      	cmp	r3, #29
 800bf7e:	d001      	beq.n	800bf84 <__sflush_r+0xac>
 800bf80:	2b16      	cmp	r3, #22
 800bf82:	d11e      	bne.n	800bfc2 <__sflush_r+0xea>
 800bf84:	602f      	str	r7, [r5, #0]
 800bf86:	2000      	movs	r0, #0
 800bf88:	e022      	b.n	800bfd0 <__sflush_r+0xf8>
 800bf8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bf8e:	b21b      	sxth	r3, r3
 800bf90:	e01b      	b.n	800bfca <__sflush_r+0xf2>
 800bf92:	690f      	ldr	r7, [r1, #16]
 800bf94:	2f00      	cmp	r7, #0
 800bf96:	d0f6      	beq.n	800bf86 <__sflush_r+0xae>
 800bf98:	0793      	lsls	r3, r2, #30
 800bf9a:	680e      	ldr	r6, [r1, #0]
 800bf9c:	bf08      	it	eq
 800bf9e:	694b      	ldreq	r3, [r1, #20]
 800bfa0:	600f      	str	r7, [r1, #0]
 800bfa2:	bf18      	it	ne
 800bfa4:	2300      	movne	r3, #0
 800bfa6:	eba6 0807 	sub.w	r8, r6, r7
 800bfaa:	608b      	str	r3, [r1, #8]
 800bfac:	f1b8 0f00 	cmp.w	r8, #0
 800bfb0:	dde9      	ble.n	800bf86 <__sflush_r+0xae>
 800bfb2:	6a21      	ldr	r1, [r4, #32]
 800bfb4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800bfb6:	4643      	mov	r3, r8
 800bfb8:	463a      	mov	r2, r7
 800bfba:	4628      	mov	r0, r5
 800bfbc:	47b0      	blx	r6
 800bfbe:	2800      	cmp	r0, #0
 800bfc0:	dc08      	bgt.n	800bfd4 <__sflush_r+0xfc>
 800bfc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bfc6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bfca:	81a3      	strh	r3, [r4, #12]
 800bfcc:	f04f 30ff 	mov.w	r0, #4294967295
 800bfd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bfd4:	4407      	add	r7, r0
 800bfd6:	eba8 0800 	sub.w	r8, r8, r0
 800bfda:	e7e7      	b.n	800bfac <__sflush_r+0xd4>
 800bfdc:	20400001 	.word	0x20400001

0800bfe0 <_fflush_r>:
 800bfe0:	b538      	push	{r3, r4, r5, lr}
 800bfe2:	690b      	ldr	r3, [r1, #16]
 800bfe4:	4605      	mov	r5, r0
 800bfe6:	460c      	mov	r4, r1
 800bfe8:	b913      	cbnz	r3, 800bff0 <_fflush_r+0x10>
 800bfea:	2500      	movs	r5, #0
 800bfec:	4628      	mov	r0, r5
 800bfee:	bd38      	pop	{r3, r4, r5, pc}
 800bff0:	b118      	cbz	r0, 800bffa <_fflush_r+0x1a>
 800bff2:	6a03      	ldr	r3, [r0, #32]
 800bff4:	b90b      	cbnz	r3, 800bffa <_fflush_r+0x1a>
 800bff6:	f7fd fb2f 	bl	8009658 <__sinit>
 800bffa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bffe:	2b00      	cmp	r3, #0
 800c000:	d0f3      	beq.n	800bfea <_fflush_r+0xa>
 800c002:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c004:	07d0      	lsls	r0, r2, #31
 800c006:	d404      	bmi.n	800c012 <_fflush_r+0x32>
 800c008:	0599      	lsls	r1, r3, #22
 800c00a:	d402      	bmi.n	800c012 <_fflush_r+0x32>
 800c00c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c00e:	f7fd fc3c 	bl	800988a <__retarget_lock_acquire_recursive>
 800c012:	4628      	mov	r0, r5
 800c014:	4621      	mov	r1, r4
 800c016:	f7ff ff5f 	bl	800bed8 <__sflush_r>
 800c01a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c01c:	07da      	lsls	r2, r3, #31
 800c01e:	4605      	mov	r5, r0
 800c020:	d4e4      	bmi.n	800bfec <_fflush_r+0xc>
 800c022:	89a3      	ldrh	r3, [r4, #12]
 800c024:	059b      	lsls	r3, r3, #22
 800c026:	d4e1      	bmi.n	800bfec <_fflush_r+0xc>
 800c028:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c02a:	f7fd fc2f 	bl	800988c <__retarget_lock_release_recursive>
 800c02e:	e7dd      	b.n	800bfec <_fflush_r+0xc>

0800c030 <memmove>:
 800c030:	4288      	cmp	r0, r1
 800c032:	b510      	push	{r4, lr}
 800c034:	eb01 0402 	add.w	r4, r1, r2
 800c038:	d902      	bls.n	800c040 <memmove+0x10>
 800c03a:	4284      	cmp	r4, r0
 800c03c:	4623      	mov	r3, r4
 800c03e:	d807      	bhi.n	800c050 <memmove+0x20>
 800c040:	1e43      	subs	r3, r0, #1
 800c042:	42a1      	cmp	r1, r4
 800c044:	d008      	beq.n	800c058 <memmove+0x28>
 800c046:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c04a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c04e:	e7f8      	b.n	800c042 <memmove+0x12>
 800c050:	4402      	add	r2, r0
 800c052:	4601      	mov	r1, r0
 800c054:	428a      	cmp	r2, r1
 800c056:	d100      	bne.n	800c05a <memmove+0x2a>
 800c058:	bd10      	pop	{r4, pc}
 800c05a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c05e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c062:	e7f7      	b.n	800c054 <memmove+0x24>

0800c064 <strncmp>:
 800c064:	b510      	push	{r4, lr}
 800c066:	b16a      	cbz	r2, 800c084 <strncmp+0x20>
 800c068:	3901      	subs	r1, #1
 800c06a:	1884      	adds	r4, r0, r2
 800c06c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c070:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800c074:	429a      	cmp	r2, r3
 800c076:	d103      	bne.n	800c080 <strncmp+0x1c>
 800c078:	42a0      	cmp	r0, r4
 800c07a:	d001      	beq.n	800c080 <strncmp+0x1c>
 800c07c:	2a00      	cmp	r2, #0
 800c07e:	d1f5      	bne.n	800c06c <strncmp+0x8>
 800c080:	1ad0      	subs	r0, r2, r3
 800c082:	bd10      	pop	{r4, pc}
 800c084:	4610      	mov	r0, r2
 800c086:	e7fc      	b.n	800c082 <strncmp+0x1e>

0800c088 <_sbrk_r>:
 800c088:	b538      	push	{r3, r4, r5, lr}
 800c08a:	4d06      	ldr	r5, [pc, #24]	@ (800c0a4 <_sbrk_r+0x1c>)
 800c08c:	2300      	movs	r3, #0
 800c08e:	4604      	mov	r4, r0
 800c090:	4608      	mov	r0, r1
 800c092:	602b      	str	r3, [r5, #0]
 800c094:	f7f6 fc0c 	bl	80028b0 <_sbrk>
 800c098:	1c43      	adds	r3, r0, #1
 800c09a:	d102      	bne.n	800c0a2 <_sbrk_r+0x1a>
 800c09c:	682b      	ldr	r3, [r5, #0]
 800c09e:	b103      	cbz	r3, 800c0a2 <_sbrk_r+0x1a>
 800c0a0:	6023      	str	r3, [r4, #0]
 800c0a2:	bd38      	pop	{r3, r4, r5, pc}
 800c0a4:	24000a0c 	.word	0x24000a0c

0800c0a8 <memcpy>:
 800c0a8:	440a      	add	r2, r1
 800c0aa:	4291      	cmp	r1, r2
 800c0ac:	f100 33ff 	add.w	r3, r0, #4294967295
 800c0b0:	d100      	bne.n	800c0b4 <memcpy+0xc>
 800c0b2:	4770      	bx	lr
 800c0b4:	b510      	push	{r4, lr}
 800c0b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c0ba:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c0be:	4291      	cmp	r1, r2
 800c0c0:	d1f9      	bne.n	800c0b6 <memcpy+0xe>
 800c0c2:	bd10      	pop	{r4, pc}
 800c0c4:	0000      	movs	r0, r0
	...

0800c0c8 <nan>:
 800c0c8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800c0d0 <nan+0x8>
 800c0cc:	4770      	bx	lr
 800c0ce:	bf00      	nop
 800c0d0:	00000000 	.word	0x00000000
 800c0d4:	7ff80000 	.word	0x7ff80000

0800c0d8 <__assert_func>:
 800c0d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c0da:	4614      	mov	r4, r2
 800c0dc:	461a      	mov	r2, r3
 800c0de:	4b09      	ldr	r3, [pc, #36]	@ (800c104 <__assert_func+0x2c>)
 800c0e0:	681b      	ldr	r3, [r3, #0]
 800c0e2:	4605      	mov	r5, r0
 800c0e4:	68d8      	ldr	r0, [r3, #12]
 800c0e6:	b14c      	cbz	r4, 800c0fc <__assert_func+0x24>
 800c0e8:	4b07      	ldr	r3, [pc, #28]	@ (800c108 <__assert_func+0x30>)
 800c0ea:	9100      	str	r1, [sp, #0]
 800c0ec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c0f0:	4906      	ldr	r1, [pc, #24]	@ (800c10c <__assert_func+0x34>)
 800c0f2:	462b      	mov	r3, r5
 800c0f4:	f000 fba8 	bl	800c848 <fiprintf>
 800c0f8:	f000 fbb8 	bl	800c86c <abort>
 800c0fc:	4b04      	ldr	r3, [pc, #16]	@ (800c110 <__assert_func+0x38>)
 800c0fe:	461c      	mov	r4, r3
 800c100:	e7f3      	b.n	800c0ea <__assert_func+0x12>
 800c102:	bf00      	nop
 800c104:	24000350 	.word	0x24000350
 800c108:	0800d036 	.word	0x0800d036
 800c10c:	0800d043 	.word	0x0800d043
 800c110:	0800d071 	.word	0x0800d071

0800c114 <_calloc_r>:
 800c114:	b570      	push	{r4, r5, r6, lr}
 800c116:	fba1 5402 	umull	r5, r4, r1, r2
 800c11a:	b934      	cbnz	r4, 800c12a <_calloc_r+0x16>
 800c11c:	4629      	mov	r1, r5
 800c11e:	f7fe fa19 	bl	800a554 <_malloc_r>
 800c122:	4606      	mov	r6, r0
 800c124:	b928      	cbnz	r0, 800c132 <_calloc_r+0x1e>
 800c126:	4630      	mov	r0, r6
 800c128:	bd70      	pop	{r4, r5, r6, pc}
 800c12a:	220c      	movs	r2, #12
 800c12c:	6002      	str	r2, [r0, #0]
 800c12e:	2600      	movs	r6, #0
 800c130:	e7f9      	b.n	800c126 <_calloc_r+0x12>
 800c132:	462a      	mov	r2, r5
 800c134:	4621      	mov	r1, r4
 800c136:	f7fd fb2a 	bl	800978e <memset>
 800c13a:	e7f4      	b.n	800c126 <_calloc_r+0x12>

0800c13c <rshift>:
 800c13c:	6903      	ldr	r3, [r0, #16]
 800c13e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c142:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c146:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c14a:	f100 0414 	add.w	r4, r0, #20
 800c14e:	dd45      	ble.n	800c1dc <rshift+0xa0>
 800c150:	f011 011f 	ands.w	r1, r1, #31
 800c154:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c158:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c15c:	d10c      	bne.n	800c178 <rshift+0x3c>
 800c15e:	f100 0710 	add.w	r7, r0, #16
 800c162:	4629      	mov	r1, r5
 800c164:	42b1      	cmp	r1, r6
 800c166:	d334      	bcc.n	800c1d2 <rshift+0x96>
 800c168:	1a9b      	subs	r3, r3, r2
 800c16a:	009b      	lsls	r3, r3, #2
 800c16c:	1eea      	subs	r2, r5, #3
 800c16e:	4296      	cmp	r6, r2
 800c170:	bf38      	it	cc
 800c172:	2300      	movcc	r3, #0
 800c174:	4423      	add	r3, r4
 800c176:	e015      	b.n	800c1a4 <rshift+0x68>
 800c178:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c17c:	f1c1 0820 	rsb	r8, r1, #32
 800c180:	40cf      	lsrs	r7, r1
 800c182:	f105 0e04 	add.w	lr, r5, #4
 800c186:	46a1      	mov	r9, r4
 800c188:	4576      	cmp	r6, lr
 800c18a:	46f4      	mov	ip, lr
 800c18c:	d815      	bhi.n	800c1ba <rshift+0x7e>
 800c18e:	1a9a      	subs	r2, r3, r2
 800c190:	0092      	lsls	r2, r2, #2
 800c192:	3a04      	subs	r2, #4
 800c194:	3501      	adds	r5, #1
 800c196:	42ae      	cmp	r6, r5
 800c198:	bf38      	it	cc
 800c19a:	2200      	movcc	r2, #0
 800c19c:	18a3      	adds	r3, r4, r2
 800c19e:	50a7      	str	r7, [r4, r2]
 800c1a0:	b107      	cbz	r7, 800c1a4 <rshift+0x68>
 800c1a2:	3304      	adds	r3, #4
 800c1a4:	1b1a      	subs	r2, r3, r4
 800c1a6:	42a3      	cmp	r3, r4
 800c1a8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c1ac:	bf08      	it	eq
 800c1ae:	2300      	moveq	r3, #0
 800c1b0:	6102      	str	r2, [r0, #16]
 800c1b2:	bf08      	it	eq
 800c1b4:	6143      	streq	r3, [r0, #20]
 800c1b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c1ba:	f8dc c000 	ldr.w	ip, [ip]
 800c1be:	fa0c fc08 	lsl.w	ip, ip, r8
 800c1c2:	ea4c 0707 	orr.w	r7, ip, r7
 800c1c6:	f849 7b04 	str.w	r7, [r9], #4
 800c1ca:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c1ce:	40cf      	lsrs	r7, r1
 800c1d0:	e7da      	b.n	800c188 <rshift+0x4c>
 800c1d2:	f851 cb04 	ldr.w	ip, [r1], #4
 800c1d6:	f847 cf04 	str.w	ip, [r7, #4]!
 800c1da:	e7c3      	b.n	800c164 <rshift+0x28>
 800c1dc:	4623      	mov	r3, r4
 800c1de:	e7e1      	b.n	800c1a4 <rshift+0x68>

0800c1e0 <__hexdig_fun>:
 800c1e0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800c1e4:	2b09      	cmp	r3, #9
 800c1e6:	d802      	bhi.n	800c1ee <__hexdig_fun+0xe>
 800c1e8:	3820      	subs	r0, #32
 800c1ea:	b2c0      	uxtb	r0, r0
 800c1ec:	4770      	bx	lr
 800c1ee:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800c1f2:	2b05      	cmp	r3, #5
 800c1f4:	d801      	bhi.n	800c1fa <__hexdig_fun+0x1a>
 800c1f6:	3847      	subs	r0, #71	@ 0x47
 800c1f8:	e7f7      	b.n	800c1ea <__hexdig_fun+0xa>
 800c1fa:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800c1fe:	2b05      	cmp	r3, #5
 800c200:	d801      	bhi.n	800c206 <__hexdig_fun+0x26>
 800c202:	3827      	subs	r0, #39	@ 0x27
 800c204:	e7f1      	b.n	800c1ea <__hexdig_fun+0xa>
 800c206:	2000      	movs	r0, #0
 800c208:	4770      	bx	lr
	...

0800c20c <__gethex>:
 800c20c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c210:	b085      	sub	sp, #20
 800c212:	468a      	mov	sl, r1
 800c214:	9302      	str	r3, [sp, #8]
 800c216:	680b      	ldr	r3, [r1, #0]
 800c218:	9001      	str	r0, [sp, #4]
 800c21a:	4690      	mov	r8, r2
 800c21c:	1c9c      	adds	r4, r3, #2
 800c21e:	46a1      	mov	r9, r4
 800c220:	f814 0b01 	ldrb.w	r0, [r4], #1
 800c224:	2830      	cmp	r0, #48	@ 0x30
 800c226:	d0fa      	beq.n	800c21e <__gethex+0x12>
 800c228:	eba9 0303 	sub.w	r3, r9, r3
 800c22c:	f1a3 0b02 	sub.w	fp, r3, #2
 800c230:	f7ff ffd6 	bl	800c1e0 <__hexdig_fun>
 800c234:	4605      	mov	r5, r0
 800c236:	2800      	cmp	r0, #0
 800c238:	d168      	bne.n	800c30c <__gethex+0x100>
 800c23a:	49a0      	ldr	r1, [pc, #640]	@ (800c4bc <__gethex+0x2b0>)
 800c23c:	2201      	movs	r2, #1
 800c23e:	4648      	mov	r0, r9
 800c240:	f7ff ff10 	bl	800c064 <strncmp>
 800c244:	4607      	mov	r7, r0
 800c246:	2800      	cmp	r0, #0
 800c248:	d167      	bne.n	800c31a <__gethex+0x10e>
 800c24a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800c24e:	4626      	mov	r6, r4
 800c250:	f7ff ffc6 	bl	800c1e0 <__hexdig_fun>
 800c254:	2800      	cmp	r0, #0
 800c256:	d062      	beq.n	800c31e <__gethex+0x112>
 800c258:	4623      	mov	r3, r4
 800c25a:	7818      	ldrb	r0, [r3, #0]
 800c25c:	2830      	cmp	r0, #48	@ 0x30
 800c25e:	4699      	mov	r9, r3
 800c260:	f103 0301 	add.w	r3, r3, #1
 800c264:	d0f9      	beq.n	800c25a <__gethex+0x4e>
 800c266:	f7ff ffbb 	bl	800c1e0 <__hexdig_fun>
 800c26a:	fab0 f580 	clz	r5, r0
 800c26e:	096d      	lsrs	r5, r5, #5
 800c270:	f04f 0b01 	mov.w	fp, #1
 800c274:	464a      	mov	r2, r9
 800c276:	4616      	mov	r6, r2
 800c278:	3201      	adds	r2, #1
 800c27a:	7830      	ldrb	r0, [r6, #0]
 800c27c:	f7ff ffb0 	bl	800c1e0 <__hexdig_fun>
 800c280:	2800      	cmp	r0, #0
 800c282:	d1f8      	bne.n	800c276 <__gethex+0x6a>
 800c284:	498d      	ldr	r1, [pc, #564]	@ (800c4bc <__gethex+0x2b0>)
 800c286:	2201      	movs	r2, #1
 800c288:	4630      	mov	r0, r6
 800c28a:	f7ff feeb 	bl	800c064 <strncmp>
 800c28e:	2800      	cmp	r0, #0
 800c290:	d13f      	bne.n	800c312 <__gethex+0x106>
 800c292:	b944      	cbnz	r4, 800c2a6 <__gethex+0x9a>
 800c294:	1c74      	adds	r4, r6, #1
 800c296:	4622      	mov	r2, r4
 800c298:	4616      	mov	r6, r2
 800c29a:	3201      	adds	r2, #1
 800c29c:	7830      	ldrb	r0, [r6, #0]
 800c29e:	f7ff ff9f 	bl	800c1e0 <__hexdig_fun>
 800c2a2:	2800      	cmp	r0, #0
 800c2a4:	d1f8      	bne.n	800c298 <__gethex+0x8c>
 800c2a6:	1ba4      	subs	r4, r4, r6
 800c2a8:	00a7      	lsls	r7, r4, #2
 800c2aa:	7833      	ldrb	r3, [r6, #0]
 800c2ac:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800c2b0:	2b50      	cmp	r3, #80	@ 0x50
 800c2b2:	d13e      	bne.n	800c332 <__gethex+0x126>
 800c2b4:	7873      	ldrb	r3, [r6, #1]
 800c2b6:	2b2b      	cmp	r3, #43	@ 0x2b
 800c2b8:	d033      	beq.n	800c322 <__gethex+0x116>
 800c2ba:	2b2d      	cmp	r3, #45	@ 0x2d
 800c2bc:	d034      	beq.n	800c328 <__gethex+0x11c>
 800c2be:	1c71      	adds	r1, r6, #1
 800c2c0:	2400      	movs	r4, #0
 800c2c2:	7808      	ldrb	r0, [r1, #0]
 800c2c4:	f7ff ff8c 	bl	800c1e0 <__hexdig_fun>
 800c2c8:	1e43      	subs	r3, r0, #1
 800c2ca:	b2db      	uxtb	r3, r3
 800c2cc:	2b18      	cmp	r3, #24
 800c2ce:	d830      	bhi.n	800c332 <__gethex+0x126>
 800c2d0:	f1a0 0210 	sub.w	r2, r0, #16
 800c2d4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c2d8:	f7ff ff82 	bl	800c1e0 <__hexdig_fun>
 800c2dc:	f100 3cff 	add.w	ip, r0, #4294967295
 800c2e0:	fa5f fc8c 	uxtb.w	ip, ip
 800c2e4:	f1bc 0f18 	cmp.w	ip, #24
 800c2e8:	f04f 030a 	mov.w	r3, #10
 800c2ec:	d91e      	bls.n	800c32c <__gethex+0x120>
 800c2ee:	b104      	cbz	r4, 800c2f2 <__gethex+0xe6>
 800c2f0:	4252      	negs	r2, r2
 800c2f2:	4417      	add	r7, r2
 800c2f4:	f8ca 1000 	str.w	r1, [sl]
 800c2f8:	b1ed      	cbz	r5, 800c336 <__gethex+0x12a>
 800c2fa:	f1bb 0f00 	cmp.w	fp, #0
 800c2fe:	bf0c      	ite	eq
 800c300:	2506      	moveq	r5, #6
 800c302:	2500      	movne	r5, #0
 800c304:	4628      	mov	r0, r5
 800c306:	b005      	add	sp, #20
 800c308:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c30c:	2500      	movs	r5, #0
 800c30e:	462c      	mov	r4, r5
 800c310:	e7b0      	b.n	800c274 <__gethex+0x68>
 800c312:	2c00      	cmp	r4, #0
 800c314:	d1c7      	bne.n	800c2a6 <__gethex+0x9a>
 800c316:	4627      	mov	r7, r4
 800c318:	e7c7      	b.n	800c2aa <__gethex+0x9e>
 800c31a:	464e      	mov	r6, r9
 800c31c:	462f      	mov	r7, r5
 800c31e:	2501      	movs	r5, #1
 800c320:	e7c3      	b.n	800c2aa <__gethex+0x9e>
 800c322:	2400      	movs	r4, #0
 800c324:	1cb1      	adds	r1, r6, #2
 800c326:	e7cc      	b.n	800c2c2 <__gethex+0xb6>
 800c328:	2401      	movs	r4, #1
 800c32a:	e7fb      	b.n	800c324 <__gethex+0x118>
 800c32c:	fb03 0002 	mla	r0, r3, r2, r0
 800c330:	e7ce      	b.n	800c2d0 <__gethex+0xc4>
 800c332:	4631      	mov	r1, r6
 800c334:	e7de      	b.n	800c2f4 <__gethex+0xe8>
 800c336:	eba6 0309 	sub.w	r3, r6, r9
 800c33a:	3b01      	subs	r3, #1
 800c33c:	4629      	mov	r1, r5
 800c33e:	2b07      	cmp	r3, #7
 800c340:	dc0a      	bgt.n	800c358 <__gethex+0x14c>
 800c342:	9801      	ldr	r0, [sp, #4]
 800c344:	f7fe f992 	bl	800a66c <_Balloc>
 800c348:	4604      	mov	r4, r0
 800c34a:	b940      	cbnz	r0, 800c35e <__gethex+0x152>
 800c34c:	4b5c      	ldr	r3, [pc, #368]	@ (800c4c0 <__gethex+0x2b4>)
 800c34e:	4602      	mov	r2, r0
 800c350:	21e4      	movs	r1, #228	@ 0xe4
 800c352:	485c      	ldr	r0, [pc, #368]	@ (800c4c4 <__gethex+0x2b8>)
 800c354:	f7ff fec0 	bl	800c0d8 <__assert_func>
 800c358:	3101      	adds	r1, #1
 800c35a:	105b      	asrs	r3, r3, #1
 800c35c:	e7ef      	b.n	800c33e <__gethex+0x132>
 800c35e:	f100 0a14 	add.w	sl, r0, #20
 800c362:	2300      	movs	r3, #0
 800c364:	4655      	mov	r5, sl
 800c366:	469b      	mov	fp, r3
 800c368:	45b1      	cmp	r9, r6
 800c36a:	d337      	bcc.n	800c3dc <__gethex+0x1d0>
 800c36c:	f845 bb04 	str.w	fp, [r5], #4
 800c370:	eba5 050a 	sub.w	r5, r5, sl
 800c374:	10ad      	asrs	r5, r5, #2
 800c376:	6125      	str	r5, [r4, #16]
 800c378:	4658      	mov	r0, fp
 800c37a:	f7fe fa69 	bl	800a850 <__hi0bits>
 800c37e:	016d      	lsls	r5, r5, #5
 800c380:	f8d8 6000 	ldr.w	r6, [r8]
 800c384:	1a2d      	subs	r5, r5, r0
 800c386:	42b5      	cmp	r5, r6
 800c388:	dd54      	ble.n	800c434 <__gethex+0x228>
 800c38a:	1bad      	subs	r5, r5, r6
 800c38c:	4629      	mov	r1, r5
 800c38e:	4620      	mov	r0, r4
 800c390:	f7fe fdf2 	bl	800af78 <__any_on>
 800c394:	4681      	mov	r9, r0
 800c396:	b178      	cbz	r0, 800c3b8 <__gethex+0x1ac>
 800c398:	1e6b      	subs	r3, r5, #1
 800c39a:	1159      	asrs	r1, r3, #5
 800c39c:	f003 021f 	and.w	r2, r3, #31
 800c3a0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800c3a4:	f04f 0901 	mov.w	r9, #1
 800c3a8:	fa09 f202 	lsl.w	r2, r9, r2
 800c3ac:	420a      	tst	r2, r1
 800c3ae:	d003      	beq.n	800c3b8 <__gethex+0x1ac>
 800c3b0:	454b      	cmp	r3, r9
 800c3b2:	dc36      	bgt.n	800c422 <__gethex+0x216>
 800c3b4:	f04f 0902 	mov.w	r9, #2
 800c3b8:	4629      	mov	r1, r5
 800c3ba:	4620      	mov	r0, r4
 800c3bc:	f7ff febe 	bl	800c13c <rshift>
 800c3c0:	442f      	add	r7, r5
 800c3c2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c3c6:	42bb      	cmp	r3, r7
 800c3c8:	da42      	bge.n	800c450 <__gethex+0x244>
 800c3ca:	9801      	ldr	r0, [sp, #4]
 800c3cc:	4621      	mov	r1, r4
 800c3ce:	f7fe f98d 	bl	800a6ec <_Bfree>
 800c3d2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c3d4:	2300      	movs	r3, #0
 800c3d6:	6013      	str	r3, [r2, #0]
 800c3d8:	25a3      	movs	r5, #163	@ 0xa3
 800c3da:	e793      	b.n	800c304 <__gethex+0xf8>
 800c3dc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800c3e0:	2a2e      	cmp	r2, #46	@ 0x2e
 800c3e2:	d012      	beq.n	800c40a <__gethex+0x1fe>
 800c3e4:	2b20      	cmp	r3, #32
 800c3e6:	d104      	bne.n	800c3f2 <__gethex+0x1e6>
 800c3e8:	f845 bb04 	str.w	fp, [r5], #4
 800c3ec:	f04f 0b00 	mov.w	fp, #0
 800c3f0:	465b      	mov	r3, fp
 800c3f2:	7830      	ldrb	r0, [r6, #0]
 800c3f4:	9303      	str	r3, [sp, #12]
 800c3f6:	f7ff fef3 	bl	800c1e0 <__hexdig_fun>
 800c3fa:	9b03      	ldr	r3, [sp, #12]
 800c3fc:	f000 000f 	and.w	r0, r0, #15
 800c400:	4098      	lsls	r0, r3
 800c402:	ea4b 0b00 	orr.w	fp, fp, r0
 800c406:	3304      	adds	r3, #4
 800c408:	e7ae      	b.n	800c368 <__gethex+0x15c>
 800c40a:	45b1      	cmp	r9, r6
 800c40c:	d8ea      	bhi.n	800c3e4 <__gethex+0x1d8>
 800c40e:	492b      	ldr	r1, [pc, #172]	@ (800c4bc <__gethex+0x2b0>)
 800c410:	9303      	str	r3, [sp, #12]
 800c412:	2201      	movs	r2, #1
 800c414:	4630      	mov	r0, r6
 800c416:	f7ff fe25 	bl	800c064 <strncmp>
 800c41a:	9b03      	ldr	r3, [sp, #12]
 800c41c:	2800      	cmp	r0, #0
 800c41e:	d1e1      	bne.n	800c3e4 <__gethex+0x1d8>
 800c420:	e7a2      	b.n	800c368 <__gethex+0x15c>
 800c422:	1ea9      	subs	r1, r5, #2
 800c424:	4620      	mov	r0, r4
 800c426:	f7fe fda7 	bl	800af78 <__any_on>
 800c42a:	2800      	cmp	r0, #0
 800c42c:	d0c2      	beq.n	800c3b4 <__gethex+0x1a8>
 800c42e:	f04f 0903 	mov.w	r9, #3
 800c432:	e7c1      	b.n	800c3b8 <__gethex+0x1ac>
 800c434:	da09      	bge.n	800c44a <__gethex+0x23e>
 800c436:	1b75      	subs	r5, r6, r5
 800c438:	4621      	mov	r1, r4
 800c43a:	9801      	ldr	r0, [sp, #4]
 800c43c:	462a      	mov	r2, r5
 800c43e:	f7fe fb65 	bl	800ab0c <__lshift>
 800c442:	1b7f      	subs	r7, r7, r5
 800c444:	4604      	mov	r4, r0
 800c446:	f100 0a14 	add.w	sl, r0, #20
 800c44a:	f04f 0900 	mov.w	r9, #0
 800c44e:	e7b8      	b.n	800c3c2 <__gethex+0x1b6>
 800c450:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c454:	42bd      	cmp	r5, r7
 800c456:	dd6f      	ble.n	800c538 <__gethex+0x32c>
 800c458:	1bed      	subs	r5, r5, r7
 800c45a:	42ae      	cmp	r6, r5
 800c45c:	dc34      	bgt.n	800c4c8 <__gethex+0x2bc>
 800c45e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c462:	2b02      	cmp	r3, #2
 800c464:	d022      	beq.n	800c4ac <__gethex+0x2a0>
 800c466:	2b03      	cmp	r3, #3
 800c468:	d024      	beq.n	800c4b4 <__gethex+0x2a8>
 800c46a:	2b01      	cmp	r3, #1
 800c46c:	d115      	bne.n	800c49a <__gethex+0x28e>
 800c46e:	42ae      	cmp	r6, r5
 800c470:	d113      	bne.n	800c49a <__gethex+0x28e>
 800c472:	2e01      	cmp	r6, #1
 800c474:	d10b      	bne.n	800c48e <__gethex+0x282>
 800c476:	9a02      	ldr	r2, [sp, #8]
 800c478:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c47c:	6013      	str	r3, [r2, #0]
 800c47e:	2301      	movs	r3, #1
 800c480:	6123      	str	r3, [r4, #16]
 800c482:	f8ca 3000 	str.w	r3, [sl]
 800c486:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c488:	2562      	movs	r5, #98	@ 0x62
 800c48a:	601c      	str	r4, [r3, #0]
 800c48c:	e73a      	b.n	800c304 <__gethex+0xf8>
 800c48e:	1e71      	subs	r1, r6, #1
 800c490:	4620      	mov	r0, r4
 800c492:	f7fe fd71 	bl	800af78 <__any_on>
 800c496:	2800      	cmp	r0, #0
 800c498:	d1ed      	bne.n	800c476 <__gethex+0x26a>
 800c49a:	9801      	ldr	r0, [sp, #4]
 800c49c:	4621      	mov	r1, r4
 800c49e:	f7fe f925 	bl	800a6ec <_Bfree>
 800c4a2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c4a4:	2300      	movs	r3, #0
 800c4a6:	6013      	str	r3, [r2, #0]
 800c4a8:	2550      	movs	r5, #80	@ 0x50
 800c4aa:	e72b      	b.n	800c304 <__gethex+0xf8>
 800c4ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	d1f3      	bne.n	800c49a <__gethex+0x28e>
 800c4b2:	e7e0      	b.n	800c476 <__gethex+0x26a>
 800c4b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c4b6:	2b00      	cmp	r3, #0
 800c4b8:	d1dd      	bne.n	800c476 <__gethex+0x26a>
 800c4ba:	e7ee      	b.n	800c49a <__gethex+0x28e>
 800c4bc:	0800d01b 	.word	0x0800d01b
 800c4c0:	0800cfb1 	.word	0x0800cfb1
 800c4c4:	0800d072 	.word	0x0800d072
 800c4c8:	1e6f      	subs	r7, r5, #1
 800c4ca:	f1b9 0f00 	cmp.w	r9, #0
 800c4ce:	d130      	bne.n	800c532 <__gethex+0x326>
 800c4d0:	b127      	cbz	r7, 800c4dc <__gethex+0x2d0>
 800c4d2:	4639      	mov	r1, r7
 800c4d4:	4620      	mov	r0, r4
 800c4d6:	f7fe fd4f 	bl	800af78 <__any_on>
 800c4da:	4681      	mov	r9, r0
 800c4dc:	117a      	asrs	r2, r7, #5
 800c4de:	2301      	movs	r3, #1
 800c4e0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800c4e4:	f007 071f 	and.w	r7, r7, #31
 800c4e8:	40bb      	lsls	r3, r7
 800c4ea:	4213      	tst	r3, r2
 800c4ec:	4629      	mov	r1, r5
 800c4ee:	4620      	mov	r0, r4
 800c4f0:	bf18      	it	ne
 800c4f2:	f049 0902 	orrne.w	r9, r9, #2
 800c4f6:	f7ff fe21 	bl	800c13c <rshift>
 800c4fa:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800c4fe:	1b76      	subs	r6, r6, r5
 800c500:	2502      	movs	r5, #2
 800c502:	f1b9 0f00 	cmp.w	r9, #0
 800c506:	d047      	beq.n	800c598 <__gethex+0x38c>
 800c508:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c50c:	2b02      	cmp	r3, #2
 800c50e:	d015      	beq.n	800c53c <__gethex+0x330>
 800c510:	2b03      	cmp	r3, #3
 800c512:	d017      	beq.n	800c544 <__gethex+0x338>
 800c514:	2b01      	cmp	r3, #1
 800c516:	d109      	bne.n	800c52c <__gethex+0x320>
 800c518:	f019 0f02 	tst.w	r9, #2
 800c51c:	d006      	beq.n	800c52c <__gethex+0x320>
 800c51e:	f8da 3000 	ldr.w	r3, [sl]
 800c522:	ea49 0903 	orr.w	r9, r9, r3
 800c526:	f019 0f01 	tst.w	r9, #1
 800c52a:	d10e      	bne.n	800c54a <__gethex+0x33e>
 800c52c:	f045 0510 	orr.w	r5, r5, #16
 800c530:	e032      	b.n	800c598 <__gethex+0x38c>
 800c532:	f04f 0901 	mov.w	r9, #1
 800c536:	e7d1      	b.n	800c4dc <__gethex+0x2d0>
 800c538:	2501      	movs	r5, #1
 800c53a:	e7e2      	b.n	800c502 <__gethex+0x2f6>
 800c53c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c53e:	f1c3 0301 	rsb	r3, r3, #1
 800c542:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c544:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c546:	2b00      	cmp	r3, #0
 800c548:	d0f0      	beq.n	800c52c <__gethex+0x320>
 800c54a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c54e:	f104 0314 	add.w	r3, r4, #20
 800c552:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c556:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c55a:	f04f 0c00 	mov.w	ip, #0
 800c55e:	4618      	mov	r0, r3
 800c560:	f853 2b04 	ldr.w	r2, [r3], #4
 800c564:	f1b2 3fff 	cmp.w	r2, #4294967295
 800c568:	d01b      	beq.n	800c5a2 <__gethex+0x396>
 800c56a:	3201      	adds	r2, #1
 800c56c:	6002      	str	r2, [r0, #0]
 800c56e:	2d02      	cmp	r5, #2
 800c570:	f104 0314 	add.w	r3, r4, #20
 800c574:	d13c      	bne.n	800c5f0 <__gethex+0x3e4>
 800c576:	f8d8 2000 	ldr.w	r2, [r8]
 800c57a:	3a01      	subs	r2, #1
 800c57c:	42b2      	cmp	r2, r6
 800c57e:	d109      	bne.n	800c594 <__gethex+0x388>
 800c580:	1171      	asrs	r1, r6, #5
 800c582:	2201      	movs	r2, #1
 800c584:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c588:	f006 061f 	and.w	r6, r6, #31
 800c58c:	fa02 f606 	lsl.w	r6, r2, r6
 800c590:	421e      	tst	r6, r3
 800c592:	d13a      	bne.n	800c60a <__gethex+0x3fe>
 800c594:	f045 0520 	orr.w	r5, r5, #32
 800c598:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c59a:	601c      	str	r4, [r3, #0]
 800c59c:	9b02      	ldr	r3, [sp, #8]
 800c59e:	601f      	str	r7, [r3, #0]
 800c5a0:	e6b0      	b.n	800c304 <__gethex+0xf8>
 800c5a2:	4299      	cmp	r1, r3
 800c5a4:	f843 cc04 	str.w	ip, [r3, #-4]
 800c5a8:	d8d9      	bhi.n	800c55e <__gethex+0x352>
 800c5aa:	68a3      	ldr	r3, [r4, #8]
 800c5ac:	459b      	cmp	fp, r3
 800c5ae:	db17      	blt.n	800c5e0 <__gethex+0x3d4>
 800c5b0:	6861      	ldr	r1, [r4, #4]
 800c5b2:	9801      	ldr	r0, [sp, #4]
 800c5b4:	3101      	adds	r1, #1
 800c5b6:	f7fe f859 	bl	800a66c <_Balloc>
 800c5ba:	4681      	mov	r9, r0
 800c5bc:	b918      	cbnz	r0, 800c5c6 <__gethex+0x3ba>
 800c5be:	4b1a      	ldr	r3, [pc, #104]	@ (800c628 <__gethex+0x41c>)
 800c5c0:	4602      	mov	r2, r0
 800c5c2:	2184      	movs	r1, #132	@ 0x84
 800c5c4:	e6c5      	b.n	800c352 <__gethex+0x146>
 800c5c6:	6922      	ldr	r2, [r4, #16]
 800c5c8:	3202      	adds	r2, #2
 800c5ca:	f104 010c 	add.w	r1, r4, #12
 800c5ce:	0092      	lsls	r2, r2, #2
 800c5d0:	300c      	adds	r0, #12
 800c5d2:	f7ff fd69 	bl	800c0a8 <memcpy>
 800c5d6:	4621      	mov	r1, r4
 800c5d8:	9801      	ldr	r0, [sp, #4]
 800c5da:	f7fe f887 	bl	800a6ec <_Bfree>
 800c5de:	464c      	mov	r4, r9
 800c5e0:	6923      	ldr	r3, [r4, #16]
 800c5e2:	1c5a      	adds	r2, r3, #1
 800c5e4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c5e8:	6122      	str	r2, [r4, #16]
 800c5ea:	2201      	movs	r2, #1
 800c5ec:	615a      	str	r2, [r3, #20]
 800c5ee:	e7be      	b.n	800c56e <__gethex+0x362>
 800c5f0:	6922      	ldr	r2, [r4, #16]
 800c5f2:	455a      	cmp	r2, fp
 800c5f4:	dd0b      	ble.n	800c60e <__gethex+0x402>
 800c5f6:	2101      	movs	r1, #1
 800c5f8:	4620      	mov	r0, r4
 800c5fa:	f7ff fd9f 	bl	800c13c <rshift>
 800c5fe:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c602:	3701      	adds	r7, #1
 800c604:	42bb      	cmp	r3, r7
 800c606:	f6ff aee0 	blt.w	800c3ca <__gethex+0x1be>
 800c60a:	2501      	movs	r5, #1
 800c60c:	e7c2      	b.n	800c594 <__gethex+0x388>
 800c60e:	f016 061f 	ands.w	r6, r6, #31
 800c612:	d0fa      	beq.n	800c60a <__gethex+0x3fe>
 800c614:	4453      	add	r3, sl
 800c616:	f1c6 0620 	rsb	r6, r6, #32
 800c61a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800c61e:	f7fe f917 	bl	800a850 <__hi0bits>
 800c622:	42b0      	cmp	r0, r6
 800c624:	dbe7      	blt.n	800c5f6 <__gethex+0x3ea>
 800c626:	e7f0      	b.n	800c60a <__gethex+0x3fe>
 800c628:	0800cfb1 	.word	0x0800cfb1

0800c62c <L_shift>:
 800c62c:	f1c2 0208 	rsb	r2, r2, #8
 800c630:	0092      	lsls	r2, r2, #2
 800c632:	b570      	push	{r4, r5, r6, lr}
 800c634:	f1c2 0620 	rsb	r6, r2, #32
 800c638:	6843      	ldr	r3, [r0, #4]
 800c63a:	6804      	ldr	r4, [r0, #0]
 800c63c:	fa03 f506 	lsl.w	r5, r3, r6
 800c640:	432c      	orrs	r4, r5
 800c642:	40d3      	lsrs	r3, r2
 800c644:	6004      	str	r4, [r0, #0]
 800c646:	f840 3f04 	str.w	r3, [r0, #4]!
 800c64a:	4288      	cmp	r0, r1
 800c64c:	d3f4      	bcc.n	800c638 <L_shift+0xc>
 800c64e:	bd70      	pop	{r4, r5, r6, pc}

0800c650 <__match>:
 800c650:	b530      	push	{r4, r5, lr}
 800c652:	6803      	ldr	r3, [r0, #0]
 800c654:	3301      	adds	r3, #1
 800c656:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c65a:	b914      	cbnz	r4, 800c662 <__match+0x12>
 800c65c:	6003      	str	r3, [r0, #0]
 800c65e:	2001      	movs	r0, #1
 800c660:	bd30      	pop	{r4, r5, pc}
 800c662:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c666:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800c66a:	2d19      	cmp	r5, #25
 800c66c:	bf98      	it	ls
 800c66e:	3220      	addls	r2, #32
 800c670:	42a2      	cmp	r2, r4
 800c672:	d0f0      	beq.n	800c656 <__match+0x6>
 800c674:	2000      	movs	r0, #0
 800c676:	e7f3      	b.n	800c660 <__match+0x10>

0800c678 <__hexnan>:
 800c678:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c67c:	680b      	ldr	r3, [r1, #0]
 800c67e:	6801      	ldr	r1, [r0, #0]
 800c680:	115e      	asrs	r6, r3, #5
 800c682:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c686:	f013 031f 	ands.w	r3, r3, #31
 800c68a:	b087      	sub	sp, #28
 800c68c:	bf18      	it	ne
 800c68e:	3604      	addne	r6, #4
 800c690:	2500      	movs	r5, #0
 800c692:	1f37      	subs	r7, r6, #4
 800c694:	4682      	mov	sl, r0
 800c696:	4690      	mov	r8, r2
 800c698:	9301      	str	r3, [sp, #4]
 800c69a:	f846 5c04 	str.w	r5, [r6, #-4]
 800c69e:	46b9      	mov	r9, r7
 800c6a0:	463c      	mov	r4, r7
 800c6a2:	9502      	str	r5, [sp, #8]
 800c6a4:	46ab      	mov	fp, r5
 800c6a6:	784a      	ldrb	r2, [r1, #1]
 800c6a8:	1c4b      	adds	r3, r1, #1
 800c6aa:	9303      	str	r3, [sp, #12]
 800c6ac:	b342      	cbz	r2, 800c700 <__hexnan+0x88>
 800c6ae:	4610      	mov	r0, r2
 800c6b0:	9105      	str	r1, [sp, #20]
 800c6b2:	9204      	str	r2, [sp, #16]
 800c6b4:	f7ff fd94 	bl	800c1e0 <__hexdig_fun>
 800c6b8:	2800      	cmp	r0, #0
 800c6ba:	d151      	bne.n	800c760 <__hexnan+0xe8>
 800c6bc:	9a04      	ldr	r2, [sp, #16]
 800c6be:	9905      	ldr	r1, [sp, #20]
 800c6c0:	2a20      	cmp	r2, #32
 800c6c2:	d818      	bhi.n	800c6f6 <__hexnan+0x7e>
 800c6c4:	9b02      	ldr	r3, [sp, #8]
 800c6c6:	459b      	cmp	fp, r3
 800c6c8:	dd13      	ble.n	800c6f2 <__hexnan+0x7a>
 800c6ca:	454c      	cmp	r4, r9
 800c6cc:	d206      	bcs.n	800c6dc <__hexnan+0x64>
 800c6ce:	2d07      	cmp	r5, #7
 800c6d0:	dc04      	bgt.n	800c6dc <__hexnan+0x64>
 800c6d2:	462a      	mov	r2, r5
 800c6d4:	4649      	mov	r1, r9
 800c6d6:	4620      	mov	r0, r4
 800c6d8:	f7ff ffa8 	bl	800c62c <L_shift>
 800c6dc:	4544      	cmp	r4, r8
 800c6de:	d952      	bls.n	800c786 <__hexnan+0x10e>
 800c6e0:	2300      	movs	r3, #0
 800c6e2:	f1a4 0904 	sub.w	r9, r4, #4
 800c6e6:	f844 3c04 	str.w	r3, [r4, #-4]
 800c6ea:	f8cd b008 	str.w	fp, [sp, #8]
 800c6ee:	464c      	mov	r4, r9
 800c6f0:	461d      	mov	r5, r3
 800c6f2:	9903      	ldr	r1, [sp, #12]
 800c6f4:	e7d7      	b.n	800c6a6 <__hexnan+0x2e>
 800c6f6:	2a29      	cmp	r2, #41	@ 0x29
 800c6f8:	d157      	bne.n	800c7aa <__hexnan+0x132>
 800c6fa:	3102      	adds	r1, #2
 800c6fc:	f8ca 1000 	str.w	r1, [sl]
 800c700:	f1bb 0f00 	cmp.w	fp, #0
 800c704:	d051      	beq.n	800c7aa <__hexnan+0x132>
 800c706:	454c      	cmp	r4, r9
 800c708:	d206      	bcs.n	800c718 <__hexnan+0xa0>
 800c70a:	2d07      	cmp	r5, #7
 800c70c:	dc04      	bgt.n	800c718 <__hexnan+0xa0>
 800c70e:	462a      	mov	r2, r5
 800c710:	4649      	mov	r1, r9
 800c712:	4620      	mov	r0, r4
 800c714:	f7ff ff8a 	bl	800c62c <L_shift>
 800c718:	4544      	cmp	r4, r8
 800c71a:	d936      	bls.n	800c78a <__hexnan+0x112>
 800c71c:	f1a8 0204 	sub.w	r2, r8, #4
 800c720:	4623      	mov	r3, r4
 800c722:	f853 1b04 	ldr.w	r1, [r3], #4
 800c726:	f842 1f04 	str.w	r1, [r2, #4]!
 800c72a:	429f      	cmp	r7, r3
 800c72c:	d2f9      	bcs.n	800c722 <__hexnan+0xaa>
 800c72e:	1b3b      	subs	r3, r7, r4
 800c730:	f023 0303 	bic.w	r3, r3, #3
 800c734:	3304      	adds	r3, #4
 800c736:	3401      	adds	r4, #1
 800c738:	3e03      	subs	r6, #3
 800c73a:	42b4      	cmp	r4, r6
 800c73c:	bf88      	it	hi
 800c73e:	2304      	movhi	r3, #4
 800c740:	4443      	add	r3, r8
 800c742:	2200      	movs	r2, #0
 800c744:	f843 2b04 	str.w	r2, [r3], #4
 800c748:	429f      	cmp	r7, r3
 800c74a:	d2fb      	bcs.n	800c744 <__hexnan+0xcc>
 800c74c:	683b      	ldr	r3, [r7, #0]
 800c74e:	b91b      	cbnz	r3, 800c758 <__hexnan+0xe0>
 800c750:	4547      	cmp	r7, r8
 800c752:	d128      	bne.n	800c7a6 <__hexnan+0x12e>
 800c754:	2301      	movs	r3, #1
 800c756:	603b      	str	r3, [r7, #0]
 800c758:	2005      	movs	r0, #5
 800c75a:	b007      	add	sp, #28
 800c75c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c760:	3501      	adds	r5, #1
 800c762:	2d08      	cmp	r5, #8
 800c764:	f10b 0b01 	add.w	fp, fp, #1
 800c768:	dd06      	ble.n	800c778 <__hexnan+0x100>
 800c76a:	4544      	cmp	r4, r8
 800c76c:	d9c1      	bls.n	800c6f2 <__hexnan+0x7a>
 800c76e:	2300      	movs	r3, #0
 800c770:	f844 3c04 	str.w	r3, [r4, #-4]
 800c774:	2501      	movs	r5, #1
 800c776:	3c04      	subs	r4, #4
 800c778:	6822      	ldr	r2, [r4, #0]
 800c77a:	f000 000f 	and.w	r0, r0, #15
 800c77e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c782:	6020      	str	r0, [r4, #0]
 800c784:	e7b5      	b.n	800c6f2 <__hexnan+0x7a>
 800c786:	2508      	movs	r5, #8
 800c788:	e7b3      	b.n	800c6f2 <__hexnan+0x7a>
 800c78a:	9b01      	ldr	r3, [sp, #4]
 800c78c:	2b00      	cmp	r3, #0
 800c78e:	d0dd      	beq.n	800c74c <__hexnan+0xd4>
 800c790:	f1c3 0320 	rsb	r3, r3, #32
 800c794:	f04f 32ff 	mov.w	r2, #4294967295
 800c798:	40da      	lsrs	r2, r3
 800c79a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c79e:	4013      	ands	r3, r2
 800c7a0:	f846 3c04 	str.w	r3, [r6, #-4]
 800c7a4:	e7d2      	b.n	800c74c <__hexnan+0xd4>
 800c7a6:	3f04      	subs	r7, #4
 800c7a8:	e7d0      	b.n	800c74c <__hexnan+0xd4>
 800c7aa:	2004      	movs	r0, #4
 800c7ac:	e7d5      	b.n	800c75a <__hexnan+0xe2>

0800c7ae <__ascii_mbtowc>:
 800c7ae:	b082      	sub	sp, #8
 800c7b0:	b901      	cbnz	r1, 800c7b4 <__ascii_mbtowc+0x6>
 800c7b2:	a901      	add	r1, sp, #4
 800c7b4:	b142      	cbz	r2, 800c7c8 <__ascii_mbtowc+0x1a>
 800c7b6:	b14b      	cbz	r3, 800c7cc <__ascii_mbtowc+0x1e>
 800c7b8:	7813      	ldrb	r3, [r2, #0]
 800c7ba:	600b      	str	r3, [r1, #0]
 800c7bc:	7812      	ldrb	r2, [r2, #0]
 800c7be:	1e10      	subs	r0, r2, #0
 800c7c0:	bf18      	it	ne
 800c7c2:	2001      	movne	r0, #1
 800c7c4:	b002      	add	sp, #8
 800c7c6:	4770      	bx	lr
 800c7c8:	4610      	mov	r0, r2
 800c7ca:	e7fb      	b.n	800c7c4 <__ascii_mbtowc+0x16>
 800c7cc:	f06f 0001 	mvn.w	r0, #1
 800c7d0:	e7f8      	b.n	800c7c4 <__ascii_mbtowc+0x16>

0800c7d2 <_realloc_r>:
 800c7d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c7d6:	4607      	mov	r7, r0
 800c7d8:	4614      	mov	r4, r2
 800c7da:	460d      	mov	r5, r1
 800c7dc:	b921      	cbnz	r1, 800c7e8 <_realloc_r+0x16>
 800c7de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c7e2:	4611      	mov	r1, r2
 800c7e4:	f7fd beb6 	b.w	800a554 <_malloc_r>
 800c7e8:	b92a      	cbnz	r2, 800c7f6 <_realloc_r+0x24>
 800c7ea:	f7fd fe3f 	bl	800a46c <_free_r>
 800c7ee:	4625      	mov	r5, r4
 800c7f0:	4628      	mov	r0, r5
 800c7f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c7f6:	f000 f840 	bl	800c87a <_malloc_usable_size_r>
 800c7fa:	4284      	cmp	r4, r0
 800c7fc:	4606      	mov	r6, r0
 800c7fe:	d802      	bhi.n	800c806 <_realloc_r+0x34>
 800c800:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c804:	d8f4      	bhi.n	800c7f0 <_realloc_r+0x1e>
 800c806:	4621      	mov	r1, r4
 800c808:	4638      	mov	r0, r7
 800c80a:	f7fd fea3 	bl	800a554 <_malloc_r>
 800c80e:	4680      	mov	r8, r0
 800c810:	b908      	cbnz	r0, 800c816 <_realloc_r+0x44>
 800c812:	4645      	mov	r5, r8
 800c814:	e7ec      	b.n	800c7f0 <_realloc_r+0x1e>
 800c816:	42b4      	cmp	r4, r6
 800c818:	4622      	mov	r2, r4
 800c81a:	4629      	mov	r1, r5
 800c81c:	bf28      	it	cs
 800c81e:	4632      	movcs	r2, r6
 800c820:	f7ff fc42 	bl	800c0a8 <memcpy>
 800c824:	4629      	mov	r1, r5
 800c826:	4638      	mov	r0, r7
 800c828:	f7fd fe20 	bl	800a46c <_free_r>
 800c82c:	e7f1      	b.n	800c812 <_realloc_r+0x40>

0800c82e <__ascii_wctomb>:
 800c82e:	4603      	mov	r3, r0
 800c830:	4608      	mov	r0, r1
 800c832:	b141      	cbz	r1, 800c846 <__ascii_wctomb+0x18>
 800c834:	2aff      	cmp	r2, #255	@ 0xff
 800c836:	d904      	bls.n	800c842 <__ascii_wctomb+0x14>
 800c838:	228a      	movs	r2, #138	@ 0x8a
 800c83a:	601a      	str	r2, [r3, #0]
 800c83c:	f04f 30ff 	mov.w	r0, #4294967295
 800c840:	4770      	bx	lr
 800c842:	700a      	strb	r2, [r1, #0]
 800c844:	2001      	movs	r0, #1
 800c846:	4770      	bx	lr

0800c848 <fiprintf>:
 800c848:	b40e      	push	{r1, r2, r3}
 800c84a:	b503      	push	{r0, r1, lr}
 800c84c:	4601      	mov	r1, r0
 800c84e:	ab03      	add	r3, sp, #12
 800c850:	4805      	ldr	r0, [pc, #20]	@ (800c868 <fiprintf+0x20>)
 800c852:	f853 2b04 	ldr.w	r2, [r3], #4
 800c856:	6800      	ldr	r0, [r0, #0]
 800c858:	9301      	str	r3, [sp, #4]
 800c85a:	f000 f83f 	bl	800c8dc <_vfiprintf_r>
 800c85e:	b002      	add	sp, #8
 800c860:	f85d eb04 	ldr.w	lr, [sp], #4
 800c864:	b003      	add	sp, #12
 800c866:	4770      	bx	lr
 800c868:	24000350 	.word	0x24000350

0800c86c <abort>:
 800c86c:	b508      	push	{r3, lr}
 800c86e:	2006      	movs	r0, #6
 800c870:	f000 fa08 	bl	800cc84 <raise>
 800c874:	2001      	movs	r0, #1
 800c876:	f7f5 ffa3 	bl	80027c0 <_exit>

0800c87a <_malloc_usable_size_r>:
 800c87a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c87e:	1f18      	subs	r0, r3, #4
 800c880:	2b00      	cmp	r3, #0
 800c882:	bfbc      	itt	lt
 800c884:	580b      	ldrlt	r3, [r1, r0]
 800c886:	18c0      	addlt	r0, r0, r3
 800c888:	4770      	bx	lr

0800c88a <__sfputc_r>:
 800c88a:	6893      	ldr	r3, [r2, #8]
 800c88c:	3b01      	subs	r3, #1
 800c88e:	2b00      	cmp	r3, #0
 800c890:	b410      	push	{r4}
 800c892:	6093      	str	r3, [r2, #8]
 800c894:	da08      	bge.n	800c8a8 <__sfputc_r+0x1e>
 800c896:	6994      	ldr	r4, [r2, #24]
 800c898:	42a3      	cmp	r3, r4
 800c89a:	db01      	blt.n	800c8a0 <__sfputc_r+0x16>
 800c89c:	290a      	cmp	r1, #10
 800c89e:	d103      	bne.n	800c8a8 <__sfputc_r+0x1e>
 800c8a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c8a4:	f000 b932 	b.w	800cb0c <__swbuf_r>
 800c8a8:	6813      	ldr	r3, [r2, #0]
 800c8aa:	1c58      	adds	r0, r3, #1
 800c8ac:	6010      	str	r0, [r2, #0]
 800c8ae:	7019      	strb	r1, [r3, #0]
 800c8b0:	4608      	mov	r0, r1
 800c8b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c8b6:	4770      	bx	lr

0800c8b8 <__sfputs_r>:
 800c8b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8ba:	4606      	mov	r6, r0
 800c8bc:	460f      	mov	r7, r1
 800c8be:	4614      	mov	r4, r2
 800c8c0:	18d5      	adds	r5, r2, r3
 800c8c2:	42ac      	cmp	r4, r5
 800c8c4:	d101      	bne.n	800c8ca <__sfputs_r+0x12>
 800c8c6:	2000      	movs	r0, #0
 800c8c8:	e007      	b.n	800c8da <__sfputs_r+0x22>
 800c8ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c8ce:	463a      	mov	r2, r7
 800c8d0:	4630      	mov	r0, r6
 800c8d2:	f7ff ffda 	bl	800c88a <__sfputc_r>
 800c8d6:	1c43      	adds	r3, r0, #1
 800c8d8:	d1f3      	bne.n	800c8c2 <__sfputs_r+0xa>
 800c8da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c8dc <_vfiprintf_r>:
 800c8dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8e0:	460d      	mov	r5, r1
 800c8e2:	b09d      	sub	sp, #116	@ 0x74
 800c8e4:	4614      	mov	r4, r2
 800c8e6:	4698      	mov	r8, r3
 800c8e8:	4606      	mov	r6, r0
 800c8ea:	b118      	cbz	r0, 800c8f4 <_vfiprintf_r+0x18>
 800c8ec:	6a03      	ldr	r3, [r0, #32]
 800c8ee:	b90b      	cbnz	r3, 800c8f4 <_vfiprintf_r+0x18>
 800c8f0:	f7fc feb2 	bl	8009658 <__sinit>
 800c8f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c8f6:	07d9      	lsls	r1, r3, #31
 800c8f8:	d405      	bmi.n	800c906 <_vfiprintf_r+0x2a>
 800c8fa:	89ab      	ldrh	r3, [r5, #12]
 800c8fc:	059a      	lsls	r2, r3, #22
 800c8fe:	d402      	bmi.n	800c906 <_vfiprintf_r+0x2a>
 800c900:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c902:	f7fc ffc2 	bl	800988a <__retarget_lock_acquire_recursive>
 800c906:	89ab      	ldrh	r3, [r5, #12]
 800c908:	071b      	lsls	r3, r3, #28
 800c90a:	d501      	bpl.n	800c910 <_vfiprintf_r+0x34>
 800c90c:	692b      	ldr	r3, [r5, #16]
 800c90e:	b99b      	cbnz	r3, 800c938 <_vfiprintf_r+0x5c>
 800c910:	4629      	mov	r1, r5
 800c912:	4630      	mov	r0, r6
 800c914:	f000 f938 	bl	800cb88 <__swsetup_r>
 800c918:	b170      	cbz	r0, 800c938 <_vfiprintf_r+0x5c>
 800c91a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c91c:	07dc      	lsls	r4, r3, #31
 800c91e:	d504      	bpl.n	800c92a <_vfiprintf_r+0x4e>
 800c920:	f04f 30ff 	mov.w	r0, #4294967295
 800c924:	b01d      	add	sp, #116	@ 0x74
 800c926:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c92a:	89ab      	ldrh	r3, [r5, #12]
 800c92c:	0598      	lsls	r0, r3, #22
 800c92e:	d4f7      	bmi.n	800c920 <_vfiprintf_r+0x44>
 800c930:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c932:	f7fc ffab 	bl	800988c <__retarget_lock_release_recursive>
 800c936:	e7f3      	b.n	800c920 <_vfiprintf_r+0x44>
 800c938:	2300      	movs	r3, #0
 800c93a:	9309      	str	r3, [sp, #36]	@ 0x24
 800c93c:	2320      	movs	r3, #32
 800c93e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c942:	f8cd 800c 	str.w	r8, [sp, #12]
 800c946:	2330      	movs	r3, #48	@ 0x30
 800c948:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800caf8 <_vfiprintf_r+0x21c>
 800c94c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c950:	f04f 0901 	mov.w	r9, #1
 800c954:	4623      	mov	r3, r4
 800c956:	469a      	mov	sl, r3
 800c958:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c95c:	b10a      	cbz	r2, 800c962 <_vfiprintf_r+0x86>
 800c95e:	2a25      	cmp	r2, #37	@ 0x25
 800c960:	d1f9      	bne.n	800c956 <_vfiprintf_r+0x7a>
 800c962:	ebba 0b04 	subs.w	fp, sl, r4
 800c966:	d00b      	beq.n	800c980 <_vfiprintf_r+0xa4>
 800c968:	465b      	mov	r3, fp
 800c96a:	4622      	mov	r2, r4
 800c96c:	4629      	mov	r1, r5
 800c96e:	4630      	mov	r0, r6
 800c970:	f7ff ffa2 	bl	800c8b8 <__sfputs_r>
 800c974:	3001      	adds	r0, #1
 800c976:	f000 80a7 	beq.w	800cac8 <_vfiprintf_r+0x1ec>
 800c97a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c97c:	445a      	add	r2, fp
 800c97e:	9209      	str	r2, [sp, #36]	@ 0x24
 800c980:	f89a 3000 	ldrb.w	r3, [sl]
 800c984:	2b00      	cmp	r3, #0
 800c986:	f000 809f 	beq.w	800cac8 <_vfiprintf_r+0x1ec>
 800c98a:	2300      	movs	r3, #0
 800c98c:	f04f 32ff 	mov.w	r2, #4294967295
 800c990:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c994:	f10a 0a01 	add.w	sl, sl, #1
 800c998:	9304      	str	r3, [sp, #16]
 800c99a:	9307      	str	r3, [sp, #28]
 800c99c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c9a0:	931a      	str	r3, [sp, #104]	@ 0x68
 800c9a2:	4654      	mov	r4, sl
 800c9a4:	2205      	movs	r2, #5
 800c9a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c9aa:	4853      	ldr	r0, [pc, #332]	@ (800caf8 <_vfiprintf_r+0x21c>)
 800c9ac:	f7f3 fc98 	bl	80002e0 <memchr>
 800c9b0:	9a04      	ldr	r2, [sp, #16]
 800c9b2:	b9d8      	cbnz	r0, 800c9ec <_vfiprintf_r+0x110>
 800c9b4:	06d1      	lsls	r1, r2, #27
 800c9b6:	bf44      	itt	mi
 800c9b8:	2320      	movmi	r3, #32
 800c9ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c9be:	0713      	lsls	r3, r2, #28
 800c9c0:	bf44      	itt	mi
 800c9c2:	232b      	movmi	r3, #43	@ 0x2b
 800c9c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c9c8:	f89a 3000 	ldrb.w	r3, [sl]
 800c9cc:	2b2a      	cmp	r3, #42	@ 0x2a
 800c9ce:	d015      	beq.n	800c9fc <_vfiprintf_r+0x120>
 800c9d0:	9a07      	ldr	r2, [sp, #28]
 800c9d2:	4654      	mov	r4, sl
 800c9d4:	2000      	movs	r0, #0
 800c9d6:	f04f 0c0a 	mov.w	ip, #10
 800c9da:	4621      	mov	r1, r4
 800c9dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c9e0:	3b30      	subs	r3, #48	@ 0x30
 800c9e2:	2b09      	cmp	r3, #9
 800c9e4:	d94b      	bls.n	800ca7e <_vfiprintf_r+0x1a2>
 800c9e6:	b1b0      	cbz	r0, 800ca16 <_vfiprintf_r+0x13a>
 800c9e8:	9207      	str	r2, [sp, #28]
 800c9ea:	e014      	b.n	800ca16 <_vfiprintf_r+0x13a>
 800c9ec:	eba0 0308 	sub.w	r3, r0, r8
 800c9f0:	fa09 f303 	lsl.w	r3, r9, r3
 800c9f4:	4313      	orrs	r3, r2
 800c9f6:	9304      	str	r3, [sp, #16]
 800c9f8:	46a2      	mov	sl, r4
 800c9fa:	e7d2      	b.n	800c9a2 <_vfiprintf_r+0xc6>
 800c9fc:	9b03      	ldr	r3, [sp, #12]
 800c9fe:	1d19      	adds	r1, r3, #4
 800ca00:	681b      	ldr	r3, [r3, #0]
 800ca02:	9103      	str	r1, [sp, #12]
 800ca04:	2b00      	cmp	r3, #0
 800ca06:	bfbb      	ittet	lt
 800ca08:	425b      	neglt	r3, r3
 800ca0a:	f042 0202 	orrlt.w	r2, r2, #2
 800ca0e:	9307      	strge	r3, [sp, #28]
 800ca10:	9307      	strlt	r3, [sp, #28]
 800ca12:	bfb8      	it	lt
 800ca14:	9204      	strlt	r2, [sp, #16]
 800ca16:	7823      	ldrb	r3, [r4, #0]
 800ca18:	2b2e      	cmp	r3, #46	@ 0x2e
 800ca1a:	d10a      	bne.n	800ca32 <_vfiprintf_r+0x156>
 800ca1c:	7863      	ldrb	r3, [r4, #1]
 800ca1e:	2b2a      	cmp	r3, #42	@ 0x2a
 800ca20:	d132      	bne.n	800ca88 <_vfiprintf_r+0x1ac>
 800ca22:	9b03      	ldr	r3, [sp, #12]
 800ca24:	1d1a      	adds	r2, r3, #4
 800ca26:	681b      	ldr	r3, [r3, #0]
 800ca28:	9203      	str	r2, [sp, #12]
 800ca2a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ca2e:	3402      	adds	r4, #2
 800ca30:	9305      	str	r3, [sp, #20]
 800ca32:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800cb08 <_vfiprintf_r+0x22c>
 800ca36:	7821      	ldrb	r1, [r4, #0]
 800ca38:	2203      	movs	r2, #3
 800ca3a:	4650      	mov	r0, sl
 800ca3c:	f7f3 fc50 	bl	80002e0 <memchr>
 800ca40:	b138      	cbz	r0, 800ca52 <_vfiprintf_r+0x176>
 800ca42:	9b04      	ldr	r3, [sp, #16]
 800ca44:	eba0 000a 	sub.w	r0, r0, sl
 800ca48:	2240      	movs	r2, #64	@ 0x40
 800ca4a:	4082      	lsls	r2, r0
 800ca4c:	4313      	orrs	r3, r2
 800ca4e:	3401      	adds	r4, #1
 800ca50:	9304      	str	r3, [sp, #16]
 800ca52:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ca56:	4829      	ldr	r0, [pc, #164]	@ (800cafc <_vfiprintf_r+0x220>)
 800ca58:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ca5c:	2206      	movs	r2, #6
 800ca5e:	f7f3 fc3f 	bl	80002e0 <memchr>
 800ca62:	2800      	cmp	r0, #0
 800ca64:	d03f      	beq.n	800cae6 <_vfiprintf_r+0x20a>
 800ca66:	4b26      	ldr	r3, [pc, #152]	@ (800cb00 <_vfiprintf_r+0x224>)
 800ca68:	bb1b      	cbnz	r3, 800cab2 <_vfiprintf_r+0x1d6>
 800ca6a:	9b03      	ldr	r3, [sp, #12]
 800ca6c:	3307      	adds	r3, #7
 800ca6e:	f023 0307 	bic.w	r3, r3, #7
 800ca72:	3308      	adds	r3, #8
 800ca74:	9303      	str	r3, [sp, #12]
 800ca76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca78:	443b      	add	r3, r7
 800ca7a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ca7c:	e76a      	b.n	800c954 <_vfiprintf_r+0x78>
 800ca7e:	fb0c 3202 	mla	r2, ip, r2, r3
 800ca82:	460c      	mov	r4, r1
 800ca84:	2001      	movs	r0, #1
 800ca86:	e7a8      	b.n	800c9da <_vfiprintf_r+0xfe>
 800ca88:	2300      	movs	r3, #0
 800ca8a:	3401      	adds	r4, #1
 800ca8c:	9305      	str	r3, [sp, #20]
 800ca8e:	4619      	mov	r1, r3
 800ca90:	f04f 0c0a 	mov.w	ip, #10
 800ca94:	4620      	mov	r0, r4
 800ca96:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ca9a:	3a30      	subs	r2, #48	@ 0x30
 800ca9c:	2a09      	cmp	r2, #9
 800ca9e:	d903      	bls.n	800caa8 <_vfiprintf_r+0x1cc>
 800caa0:	2b00      	cmp	r3, #0
 800caa2:	d0c6      	beq.n	800ca32 <_vfiprintf_r+0x156>
 800caa4:	9105      	str	r1, [sp, #20]
 800caa6:	e7c4      	b.n	800ca32 <_vfiprintf_r+0x156>
 800caa8:	fb0c 2101 	mla	r1, ip, r1, r2
 800caac:	4604      	mov	r4, r0
 800caae:	2301      	movs	r3, #1
 800cab0:	e7f0      	b.n	800ca94 <_vfiprintf_r+0x1b8>
 800cab2:	ab03      	add	r3, sp, #12
 800cab4:	9300      	str	r3, [sp, #0]
 800cab6:	462a      	mov	r2, r5
 800cab8:	4b12      	ldr	r3, [pc, #72]	@ (800cb04 <_vfiprintf_r+0x228>)
 800caba:	a904      	add	r1, sp, #16
 800cabc:	4630      	mov	r0, r6
 800cabe:	f7fb ff93 	bl	80089e8 <_printf_float>
 800cac2:	4607      	mov	r7, r0
 800cac4:	1c78      	adds	r0, r7, #1
 800cac6:	d1d6      	bne.n	800ca76 <_vfiprintf_r+0x19a>
 800cac8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800caca:	07d9      	lsls	r1, r3, #31
 800cacc:	d405      	bmi.n	800cada <_vfiprintf_r+0x1fe>
 800cace:	89ab      	ldrh	r3, [r5, #12]
 800cad0:	059a      	lsls	r2, r3, #22
 800cad2:	d402      	bmi.n	800cada <_vfiprintf_r+0x1fe>
 800cad4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cad6:	f7fc fed9 	bl	800988c <__retarget_lock_release_recursive>
 800cada:	89ab      	ldrh	r3, [r5, #12]
 800cadc:	065b      	lsls	r3, r3, #25
 800cade:	f53f af1f 	bmi.w	800c920 <_vfiprintf_r+0x44>
 800cae2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cae4:	e71e      	b.n	800c924 <_vfiprintf_r+0x48>
 800cae6:	ab03      	add	r3, sp, #12
 800cae8:	9300      	str	r3, [sp, #0]
 800caea:	462a      	mov	r2, r5
 800caec:	4b05      	ldr	r3, [pc, #20]	@ (800cb04 <_vfiprintf_r+0x228>)
 800caee:	a904      	add	r1, sp, #16
 800caf0:	4630      	mov	r0, r6
 800caf2:	f7fc fa01 	bl	8008ef8 <_printf_i>
 800caf6:	e7e4      	b.n	800cac2 <_vfiprintf_r+0x1e6>
 800caf8:	0800d01d 	.word	0x0800d01d
 800cafc:	0800d027 	.word	0x0800d027
 800cb00:	080089e9 	.word	0x080089e9
 800cb04:	0800c8b9 	.word	0x0800c8b9
 800cb08:	0800d023 	.word	0x0800d023

0800cb0c <__swbuf_r>:
 800cb0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb0e:	460e      	mov	r6, r1
 800cb10:	4614      	mov	r4, r2
 800cb12:	4605      	mov	r5, r0
 800cb14:	b118      	cbz	r0, 800cb1e <__swbuf_r+0x12>
 800cb16:	6a03      	ldr	r3, [r0, #32]
 800cb18:	b90b      	cbnz	r3, 800cb1e <__swbuf_r+0x12>
 800cb1a:	f7fc fd9d 	bl	8009658 <__sinit>
 800cb1e:	69a3      	ldr	r3, [r4, #24]
 800cb20:	60a3      	str	r3, [r4, #8]
 800cb22:	89a3      	ldrh	r3, [r4, #12]
 800cb24:	071a      	lsls	r2, r3, #28
 800cb26:	d501      	bpl.n	800cb2c <__swbuf_r+0x20>
 800cb28:	6923      	ldr	r3, [r4, #16]
 800cb2a:	b943      	cbnz	r3, 800cb3e <__swbuf_r+0x32>
 800cb2c:	4621      	mov	r1, r4
 800cb2e:	4628      	mov	r0, r5
 800cb30:	f000 f82a 	bl	800cb88 <__swsetup_r>
 800cb34:	b118      	cbz	r0, 800cb3e <__swbuf_r+0x32>
 800cb36:	f04f 37ff 	mov.w	r7, #4294967295
 800cb3a:	4638      	mov	r0, r7
 800cb3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cb3e:	6823      	ldr	r3, [r4, #0]
 800cb40:	6922      	ldr	r2, [r4, #16]
 800cb42:	1a98      	subs	r0, r3, r2
 800cb44:	6963      	ldr	r3, [r4, #20]
 800cb46:	b2f6      	uxtb	r6, r6
 800cb48:	4283      	cmp	r3, r0
 800cb4a:	4637      	mov	r7, r6
 800cb4c:	dc05      	bgt.n	800cb5a <__swbuf_r+0x4e>
 800cb4e:	4621      	mov	r1, r4
 800cb50:	4628      	mov	r0, r5
 800cb52:	f7ff fa45 	bl	800bfe0 <_fflush_r>
 800cb56:	2800      	cmp	r0, #0
 800cb58:	d1ed      	bne.n	800cb36 <__swbuf_r+0x2a>
 800cb5a:	68a3      	ldr	r3, [r4, #8]
 800cb5c:	3b01      	subs	r3, #1
 800cb5e:	60a3      	str	r3, [r4, #8]
 800cb60:	6823      	ldr	r3, [r4, #0]
 800cb62:	1c5a      	adds	r2, r3, #1
 800cb64:	6022      	str	r2, [r4, #0]
 800cb66:	701e      	strb	r6, [r3, #0]
 800cb68:	6962      	ldr	r2, [r4, #20]
 800cb6a:	1c43      	adds	r3, r0, #1
 800cb6c:	429a      	cmp	r2, r3
 800cb6e:	d004      	beq.n	800cb7a <__swbuf_r+0x6e>
 800cb70:	89a3      	ldrh	r3, [r4, #12]
 800cb72:	07db      	lsls	r3, r3, #31
 800cb74:	d5e1      	bpl.n	800cb3a <__swbuf_r+0x2e>
 800cb76:	2e0a      	cmp	r6, #10
 800cb78:	d1df      	bne.n	800cb3a <__swbuf_r+0x2e>
 800cb7a:	4621      	mov	r1, r4
 800cb7c:	4628      	mov	r0, r5
 800cb7e:	f7ff fa2f 	bl	800bfe0 <_fflush_r>
 800cb82:	2800      	cmp	r0, #0
 800cb84:	d0d9      	beq.n	800cb3a <__swbuf_r+0x2e>
 800cb86:	e7d6      	b.n	800cb36 <__swbuf_r+0x2a>

0800cb88 <__swsetup_r>:
 800cb88:	b538      	push	{r3, r4, r5, lr}
 800cb8a:	4b29      	ldr	r3, [pc, #164]	@ (800cc30 <__swsetup_r+0xa8>)
 800cb8c:	4605      	mov	r5, r0
 800cb8e:	6818      	ldr	r0, [r3, #0]
 800cb90:	460c      	mov	r4, r1
 800cb92:	b118      	cbz	r0, 800cb9c <__swsetup_r+0x14>
 800cb94:	6a03      	ldr	r3, [r0, #32]
 800cb96:	b90b      	cbnz	r3, 800cb9c <__swsetup_r+0x14>
 800cb98:	f7fc fd5e 	bl	8009658 <__sinit>
 800cb9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cba0:	0719      	lsls	r1, r3, #28
 800cba2:	d422      	bmi.n	800cbea <__swsetup_r+0x62>
 800cba4:	06da      	lsls	r2, r3, #27
 800cba6:	d407      	bmi.n	800cbb8 <__swsetup_r+0x30>
 800cba8:	2209      	movs	r2, #9
 800cbaa:	602a      	str	r2, [r5, #0]
 800cbac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cbb0:	81a3      	strh	r3, [r4, #12]
 800cbb2:	f04f 30ff 	mov.w	r0, #4294967295
 800cbb6:	e033      	b.n	800cc20 <__swsetup_r+0x98>
 800cbb8:	0758      	lsls	r0, r3, #29
 800cbba:	d512      	bpl.n	800cbe2 <__swsetup_r+0x5a>
 800cbbc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cbbe:	b141      	cbz	r1, 800cbd2 <__swsetup_r+0x4a>
 800cbc0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cbc4:	4299      	cmp	r1, r3
 800cbc6:	d002      	beq.n	800cbce <__swsetup_r+0x46>
 800cbc8:	4628      	mov	r0, r5
 800cbca:	f7fd fc4f 	bl	800a46c <_free_r>
 800cbce:	2300      	movs	r3, #0
 800cbd0:	6363      	str	r3, [r4, #52]	@ 0x34
 800cbd2:	89a3      	ldrh	r3, [r4, #12]
 800cbd4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800cbd8:	81a3      	strh	r3, [r4, #12]
 800cbda:	2300      	movs	r3, #0
 800cbdc:	6063      	str	r3, [r4, #4]
 800cbde:	6923      	ldr	r3, [r4, #16]
 800cbe0:	6023      	str	r3, [r4, #0]
 800cbe2:	89a3      	ldrh	r3, [r4, #12]
 800cbe4:	f043 0308 	orr.w	r3, r3, #8
 800cbe8:	81a3      	strh	r3, [r4, #12]
 800cbea:	6923      	ldr	r3, [r4, #16]
 800cbec:	b94b      	cbnz	r3, 800cc02 <__swsetup_r+0x7a>
 800cbee:	89a3      	ldrh	r3, [r4, #12]
 800cbf0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800cbf4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cbf8:	d003      	beq.n	800cc02 <__swsetup_r+0x7a>
 800cbfa:	4621      	mov	r1, r4
 800cbfc:	4628      	mov	r0, r5
 800cbfe:	f000 f883 	bl	800cd08 <__smakebuf_r>
 800cc02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cc06:	f013 0201 	ands.w	r2, r3, #1
 800cc0a:	d00a      	beq.n	800cc22 <__swsetup_r+0x9a>
 800cc0c:	2200      	movs	r2, #0
 800cc0e:	60a2      	str	r2, [r4, #8]
 800cc10:	6962      	ldr	r2, [r4, #20]
 800cc12:	4252      	negs	r2, r2
 800cc14:	61a2      	str	r2, [r4, #24]
 800cc16:	6922      	ldr	r2, [r4, #16]
 800cc18:	b942      	cbnz	r2, 800cc2c <__swsetup_r+0xa4>
 800cc1a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800cc1e:	d1c5      	bne.n	800cbac <__swsetup_r+0x24>
 800cc20:	bd38      	pop	{r3, r4, r5, pc}
 800cc22:	0799      	lsls	r1, r3, #30
 800cc24:	bf58      	it	pl
 800cc26:	6962      	ldrpl	r2, [r4, #20]
 800cc28:	60a2      	str	r2, [r4, #8]
 800cc2a:	e7f4      	b.n	800cc16 <__swsetup_r+0x8e>
 800cc2c:	2000      	movs	r0, #0
 800cc2e:	e7f7      	b.n	800cc20 <__swsetup_r+0x98>
 800cc30:	24000350 	.word	0x24000350

0800cc34 <_raise_r>:
 800cc34:	291f      	cmp	r1, #31
 800cc36:	b538      	push	{r3, r4, r5, lr}
 800cc38:	4605      	mov	r5, r0
 800cc3a:	460c      	mov	r4, r1
 800cc3c:	d904      	bls.n	800cc48 <_raise_r+0x14>
 800cc3e:	2316      	movs	r3, #22
 800cc40:	6003      	str	r3, [r0, #0]
 800cc42:	f04f 30ff 	mov.w	r0, #4294967295
 800cc46:	bd38      	pop	{r3, r4, r5, pc}
 800cc48:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800cc4a:	b112      	cbz	r2, 800cc52 <_raise_r+0x1e>
 800cc4c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cc50:	b94b      	cbnz	r3, 800cc66 <_raise_r+0x32>
 800cc52:	4628      	mov	r0, r5
 800cc54:	f000 f830 	bl	800ccb8 <_getpid_r>
 800cc58:	4622      	mov	r2, r4
 800cc5a:	4601      	mov	r1, r0
 800cc5c:	4628      	mov	r0, r5
 800cc5e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cc62:	f000 b817 	b.w	800cc94 <_kill_r>
 800cc66:	2b01      	cmp	r3, #1
 800cc68:	d00a      	beq.n	800cc80 <_raise_r+0x4c>
 800cc6a:	1c59      	adds	r1, r3, #1
 800cc6c:	d103      	bne.n	800cc76 <_raise_r+0x42>
 800cc6e:	2316      	movs	r3, #22
 800cc70:	6003      	str	r3, [r0, #0]
 800cc72:	2001      	movs	r0, #1
 800cc74:	e7e7      	b.n	800cc46 <_raise_r+0x12>
 800cc76:	2100      	movs	r1, #0
 800cc78:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800cc7c:	4620      	mov	r0, r4
 800cc7e:	4798      	blx	r3
 800cc80:	2000      	movs	r0, #0
 800cc82:	e7e0      	b.n	800cc46 <_raise_r+0x12>

0800cc84 <raise>:
 800cc84:	4b02      	ldr	r3, [pc, #8]	@ (800cc90 <raise+0xc>)
 800cc86:	4601      	mov	r1, r0
 800cc88:	6818      	ldr	r0, [r3, #0]
 800cc8a:	f7ff bfd3 	b.w	800cc34 <_raise_r>
 800cc8e:	bf00      	nop
 800cc90:	24000350 	.word	0x24000350

0800cc94 <_kill_r>:
 800cc94:	b538      	push	{r3, r4, r5, lr}
 800cc96:	4d07      	ldr	r5, [pc, #28]	@ (800ccb4 <_kill_r+0x20>)
 800cc98:	2300      	movs	r3, #0
 800cc9a:	4604      	mov	r4, r0
 800cc9c:	4608      	mov	r0, r1
 800cc9e:	4611      	mov	r1, r2
 800cca0:	602b      	str	r3, [r5, #0]
 800cca2:	f7f5 fd7d 	bl	80027a0 <_kill>
 800cca6:	1c43      	adds	r3, r0, #1
 800cca8:	d102      	bne.n	800ccb0 <_kill_r+0x1c>
 800ccaa:	682b      	ldr	r3, [r5, #0]
 800ccac:	b103      	cbz	r3, 800ccb0 <_kill_r+0x1c>
 800ccae:	6023      	str	r3, [r4, #0]
 800ccb0:	bd38      	pop	{r3, r4, r5, pc}
 800ccb2:	bf00      	nop
 800ccb4:	24000a0c 	.word	0x24000a0c

0800ccb8 <_getpid_r>:
 800ccb8:	f7f5 bd6a 	b.w	8002790 <_getpid>

0800ccbc <__swhatbuf_r>:
 800ccbc:	b570      	push	{r4, r5, r6, lr}
 800ccbe:	460c      	mov	r4, r1
 800ccc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ccc4:	2900      	cmp	r1, #0
 800ccc6:	b096      	sub	sp, #88	@ 0x58
 800ccc8:	4615      	mov	r5, r2
 800ccca:	461e      	mov	r6, r3
 800cccc:	da0d      	bge.n	800ccea <__swhatbuf_r+0x2e>
 800ccce:	89a3      	ldrh	r3, [r4, #12]
 800ccd0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ccd4:	f04f 0100 	mov.w	r1, #0
 800ccd8:	bf14      	ite	ne
 800ccda:	2340      	movne	r3, #64	@ 0x40
 800ccdc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800cce0:	2000      	movs	r0, #0
 800cce2:	6031      	str	r1, [r6, #0]
 800cce4:	602b      	str	r3, [r5, #0]
 800cce6:	b016      	add	sp, #88	@ 0x58
 800cce8:	bd70      	pop	{r4, r5, r6, pc}
 800ccea:	466a      	mov	r2, sp
 800ccec:	f000 f848 	bl	800cd80 <_fstat_r>
 800ccf0:	2800      	cmp	r0, #0
 800ccf2:	dbec      	blt.n	800ccce <__swhatbuf_r+0x12>
 800ccf4:	9901      	ldr	r1, [sp, #4]
 800ccf6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ccfa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ccfe:	4259      	negs	r1, r3
 800cd00:	4159      	adcs	r1, r3
 800cd02:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800cd06:	e7eb      	b.n	800cce0 <__swhatbuf_r+0x24>

0800cd08 <__smakebuf_r>:
 800cd08:	898b      	ldrh	r3, [r1, #12]
 800cd0a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cd0c:	079d      	lsls	r5, r3, #30
 800cd0e:	4606      	mov	r6, r0
 800cd10:	460c      	mov	r4, r1
 800cd12:	d507      	bpl.n	800cd24 <__smakebuf_r+0x1c>
 800cd14:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800cd18:	6023      	str	r3, [r4, #0]
 800cd1a:	6123      	str	r3, [r4, #16]
 800cd1c:	2301      	movs	r3, #1
 800cd1e:	6163      	str	r3, [r4, #20]
 800cd20:	b003      	add	sp, #12
 800cd22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cd24:	ab01      	add	r3, sp, #4
 800cd26:	466a      	mov	r2, sp
 800cd28:	f7ff ffc8 	bl	800ccbc <__swhatbuf_r>
 800cd2c:	9f00      	ldr	r7, [sp, #0]
 800cd2e:	4605      	mov	r5, r0
 800cd30:	4639      	mov	r1, r7
 800cd32:	4630      	mov	r0, r6
 800cd34:	f7fd fc0e 	bl	800a554 <_malloc_r>
 800cd38:	b948      	cbnz	r0, 800cd4e <__smakebuf_r+0x46>
 800cd3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cd3e:	059a      	lsls	r2, r3, #22
 800cd40:	d4ee      	bmi.n	800cd20 <__smakebuf_r+0x18>
 800cd42:	f023 0303 	bic.w	r3, r3, #3
 800cd46:	f043 0302 	orr.w	r3, r3, #2
 800cd4a:	81a3      	strh	r3, [r4, #12]
 800cd4c:	e7e2      	b.n	800cd14 <__smakebuf_r+0xc>
 800cd4e:	89a3      	ldrh	r3, [r4, #12]
 800cd50:	6020      	str	r0, [r4, #0]
 800cd52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cd56:	81a3      	strh	r3, [r4, #12]
 800cd58:	9b01      	ldr	r3, [sp, #4]
 800cd5a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800cd5e:	b15b      	cbz	r3, 800cd78 <__smakebuf_r+0x70>
 800cd60:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cd64:	4630      	mov	r0, r6
 800cd66:	f000 f81d 	bl	800cda4 <_isatty_r>
 800cd6a:	b128      	cbz	r0, 800cd78 <__smakebuf_r+0x70>
 800cd6c:	89a3      	ldrh	r3, [r4, #12]
 800cd6e:	f023 0303 	bic.w	r3, r3, #3
 800cd72:	f043 0301 	orr.w	r3, r3, #1
 800cd76:	81a3      	strh	r3, [r4, #12]
 800cd78:	89a3      	ldrh	r3, [r4, #12]
 800cd7a:	431d      	orrs	r5, r3
 800cd7c:	81a5      	strh	r5, [r4, #12]
 800cd7e:	e7cf      	b.n	800cd20 <__smakebuf_r+0x18>

0800cd80 <_fstat_r>:
 800cd80:	b538      	push	{r3, r4, r5, lr}
 800cd82:	4d07      	ldr	r5, [pc, #28]	@ (800cda0 <_fstat_r+0x20>)
 800cd84:	2300      	movs	r3, #0
 800cd86:	4604      	mov	r4, r0
 800cd88:	4608      	mov	r0, r1
 800cd8a:	4611      	mov	r1, r2
 800cd8c:	602b      	str	r3, [r5, #0]
 800cd8e:	f7f5 fd67 	bl	8002860 <_fstat>
 800cd92:	1c43      	adds	r3, r0, #1
 800cd94:	d102      	bne.n	800cd9c <_fstat_r+0x1c>
 800cd96:	682b      	ldr	r3, [r5, #0]
 800cd98:	b103      	cbz	r3, 800cd9c <_fstat_r+0x1c>
 800cd9a:	6023      	str	r3, [r4, #0]
 800cd9c:	bd38      	pop	{r3, r4, r5, pc}
 800cd9e:	bf00      	nop
 800cda0:	24000a0c 	.word	0x24000a0c

0800cda4 <_isatty_r>:
 800cda4:	b538      	push	{r3, r4, r5, lr}
 800cda6:	4d06      	ldr	r5, [pc, #24]	@ (800cdc0 <_isatty_r+0x1c>)
 800cda8:	2300      	movs	r3, #0
 800cdaa:	4604      	mov	r4, r0
 800cdac:	4608      	mov	r0, r1
 800cdae:	602b      	str	r3, [r5, #0]
 800cdb0:	f7f5 fd66 	bl	8002880 <_isatty>
 800cdb4:	1c43      	adds	r3, r0, #1
 800cdb6:	d102      	bne.n	800cdbe <_isatty_r+0x1a>
 800cdb8:	682b      	ldr	r3, [r5, #0]
 800cdba:	b103      	cbz	r3, 800cdbe <_isatty_r+0x1a>
 800cdbc:	6023      	str	r3, [r4, #0]
 800cdbe:	bd38      	pop	{r3, r4, r5, pc}
 800cdc0:	24000a0c 	.word	0x24000a0c

0800cdc4 <_init>:
 800cdc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cdc6:	bf00      	nop
 800cdc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cdca:	bc08      	pop	{r3}
 800cdcc:	469e      	mov	lr, r3
 800cdce:	4770      	bx	lr

0800cdd0 <_fini>:
 800cdd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cdd2:	bf00      	nop
 800cdd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cdd6:	bc08      	pop	{r3}
 800cdd8:	469e      	mov	lr, r3
 800cdda:	4770      	bx	lr
