// Seed: 3309926441
module module_0;
  assign id_1 = 1;
  wire id_2;
  assign id_1 = id_1;
  wire id_3;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input wor id_0,
    input wand id_1,
    input supply0 id_2
);
  assign id_4 = 1;
  wire id_5, id_6;
  function id_7;
    input id_8;
    $display(1, 1, id_8);
  endfunction
  module_0(); id_9();
endmodule
module module_2;
  id_1 :
  assert property (@(posedge id_1) 1 - id_1) id_1 <= 1 == id_1;
  wire id_2, id_3, id_4;
  module_0();
endmodule
