Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Jan 26 20:26:16 2022
| Host         : agustinsilva447-Lenovo-G50-80 running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 28
+----------+----------+-------------------+------------+
| Rule     | Severity | Description       | Violations |
+----------+----------+-------------------+------------+
| PDRC-153 | Warning  | Gated clock check | 28         |
+----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net design_1_i/top_pynq_0/U0/top_queens/fsm_1/acks_out_reg_i_1__0_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_1/acks_out_reg_i_1__0/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_1/acks_out_reg_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net design_1_i/top_pynq_0/U0/top_queens/fsm_1/ce_reg_i_1__0_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_1/ce_reg_i_1__0/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_1/ce_reg_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net design_1_i/top_pynq_0/U0/top_queens/fsm_1/logic/FSM_onehot_state_reg[2] is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_1/logic/acks_out_reg_i_2__0/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_1/logic/acks_out_reg_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net design_1_i/top_pynq_0/U0/top_queens/fsm_1/reset_control_reg_i_2__5_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_1/reset_control_reg_i_2__5/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_1/reset_control_reg_i_2__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net design_1_i/top_pynq_0/U0/top_queens/fsm_2/acks_out_reg_i_1__2_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_2/acks_out_reg_i_1__2/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_2/acks_out_reg_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net design_1_i/top_pynq_0/U0/top_queens/fsm_2/ce_reg_i_1__2_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_2/ce_reg_i_1__2/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_2/ce_reg_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net design_1_i/top_pynq_0/U0/top_queens/fsm_2/logic/FSM_onehot_state_reg[2] is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_2/logic/acks_out_reg_i_2__2/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_2/logic/acks_out_reg_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net design_1_i/top_pynq_0/U0/top_queens/fsm_2/reset_control_reg_i_2__4_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_2/reset_control_reg_i_2__4/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_2/reset_control_reg_i_2__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net design_1_i/top_pynq_0/U0/top_queens/fsm_3/acks_out_reg_i_1__4_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_3/acks_out_reg_i_1__4/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_3/acks_out_reg_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net design_1_i/top_pynq_0/U0/top_queens/fsm_3/ce_reg_i_1__4_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_3/ce_reg_i_1__4/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_3/ce_reg_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/FSM_onehot_state_reg[2] is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/acks_out_reg_i_2__4/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/acks_out_reg_i_2__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net design_1_i/top_pynq_0/U0/top_queens/fsm_3/reset_control_reg_i_2__3_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_3/reset_control_reg_i_2__3/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_3/reset_control_reg_i_2__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#13 Warning
Gated clock check  
Net design_1_i/top_pynq_0/U0/top_queens/fsm_4/acks_out is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/acks_out_reg_i_1__5/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_4/acks_out_reg_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#14 Warning
Gated clock check  
Net design_1_i/top_pynq_0/U0/top_queens/fsm_4/ce_reg_i_1__5_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/ce_reg_i_1__5/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_4/ce_reg_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#15 Warning
Gated clock check  
Net design_1_i/top_pynq_0/U0/top_queens/fsm_4/logic/FSM_onehot_state_reg[2] is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/logic/acks_out_reg_i_2__5/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_4/logic/acks_out_reg_i_2__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#16 Warning
Gated clock check  
Net design_1_i/top_pynq_0/U0/top_queens/fsm_4/reset_control_reg_i_2__2_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/reset_control_reg_i_2__2/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_4/reset_control_reg_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#17 Warning
Gated clock check  
Net design_1_i/top_pynq_0/U0/top_queens/fsm_5/acks_out is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/acks_out_reg_i_1__3/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_5/acks_out_reg_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#18 Warning
Gated clock check  
Net design_1_i/top_pynq_0/U0/top_queens/fsm_5/ce_reg_i_1__3_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/ce_reg_i_1__3/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_5/ce_reg_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#19 Warning
Gated clock check  
Net design_1_i/top_pynq_0/U0/top_queens/fsm_5/logic/FSM_onehot_state_reg[2]_0 is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/logic/acks_out_reg_i_2__3/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_5/logic/acks_out_reg_i_2__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#20 Warning
Gated clock check  
Net design_1_i/top_pynq_0/U0/top_queens/fsm_5/reset_control_reg_i_2__1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/reset_control_reg_i_2__1/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_5/reset_control_reg_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#21 Warning
Gated clock check  
Net design_1_i/top_pynq_0/U0/top_queens/fsm_6/acks_out is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/acks_out_reg_i_1__1/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_6/acks_out_reg_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#22 Warning
Gated clock check  
Net design_1_i/top_pynq_0/U0/top_queens/fsm_6/ce_reg_i_1__1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/ce_reg_i_1__1/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_6/ce_reg_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#23 Warning
Gated clock check  
Net design_1_i/top_pynq_0/U0/top_queens/fsm_6/logic/FSM_onehot_state_reg[2] is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/logic/acks_out_reg_i_2__1/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_6/logic/acks_out_reg_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#24 Warning
Gated clock check  
Net design_1_i/top_pynq_0/U0/top_queens/fsm_6/reset_control_reg_i_2__0_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/reset_control_reg_i_2__0/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_6/reset_control_reg_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#25 Warning
Gated clock check  
Net design_1_i/top_pynq_0/U0/top_queens/fsm_7/acks_out is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_7/acks_out_reg_i_1/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_7/acks_out_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#26 Warning
Gated clock check  
Net design_1_i/top_pynq_0/U0/top_queens/fsm_7/ce_reg_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_7/ce_reg_i_1/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_7/ce_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#27 Warning
Gated clock check  
Net design_1_i/top_pynq_0/U0/top_queens/fsm_7/logic/FSM_onehot_state_reg[2] is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_7/logic/acks_out_reg_i_2/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_7/logic/acks_out_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#28 Warning
Gated clock check  
Net design_1_i/top_pynq_0/U0/top_queens/fsm_7/reset_control_reg_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_7/reset_control_reg_i_2/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_7/reset_control_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>


