{:input (genetic.crossover/dumb-crossover 2040967002 (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))) (genetic.mutation/change-constant-value 1622119430 (genetic.mutation/change-names-remove-clause 93705703 (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_5_:missing , \\wire:missing_edge , wire2_17, \\wire:missing_17 , \\wire18_:missing );\n  wire \\:missing_edge ;\n  input \\wire0_5_:missing ;\n  wire \\wire0_5_:missing ;\n  wire \\wire10_:missing ;\n  wire wire15;\n  wire wire17_26_27_28;\n  input \\wire18_:missing ;\n  wire \\wire18_:missing ;\n  wire \\wire19_31_34_36_:missing ;\n  wire wire21_17;\n  wire \\wire22_17_:missing ;\n  wire \\wire22_:missing ;\n  wire wire23_35;\n  wire \\wire23_:missing ;\n  wire wire24_29;\n  wire \\wire24_:missing ;\n  wire wire25_26;\n  wire wire28_11;\n  wire wire28_12;\n  wire \\wire28_25_:missing ;\n  wire \\wire28_25_:missing_27 ;\n  wire wire28_32;\n  wire \\wire28_5_:missing_6 ;\n  wire wire28_7;\n  wire \\wire28_:missing_15 ;\n  wire \\wire28_:missing_6 ;\n  output wire2_17;\n  wire wire2_17;\n  wire wire33_38;\n  wire wire34;\n  wire wire35_17;\n  wire wire36;\n  wire \\wire3_:missing ;\n  wire wire4_6;\n  wire wire4_7;\n  wire wire8_13;\n  wire wire8_9_10_37;\n  wire \\wire:missing_12 ;\n  wire \\wire:missing_13 ;\n  input \\wire:missing_17 ;\n  wire \\wire:missing_17 ;\n  wire \\wire:missing_17_16 ;\n  wire \\wire:missing_17_38 ;\n  wire \\wire:missing_27 ;\n  wire \\wire:missing_29_30 ;\n  wire \\wire:missing_29_37 ;\n  wire \\wire:missing_33 ;\n  wire \\wire:missing_7 ;\n  wire \\wire:missing_9 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire3_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire21_17;\n  assign \\wire22_:missing  = 2'h1 >> \\wire22_17_:missing ;\n  assign \\wire23_:missing  = 2'h1 >> wire23_35;\n  assign \\wire24_:missing  = 2'h1 >> wire24_29;\n  assign wire25_26 = 4'h6 >> { \\wire28_25_:missing , \\wire28_25_:missing_27  };\n  assign wire4_7 = 2'h1 >> wire4_6;\n  assign \\wire:missing_edge  = 4'h6 >> { wire17_26_27_28, wire25_26 };\n  assign \\wire:missing_27  = 4'h8 >> { wire17_26_27_28, \\wire28_25_:missing_27  };\n  assign \\wire28_5_:missing_6  = 4'h8 >> { wire17_26_27_28, \\wire28_25_:missing  };\n  assign wire24_29 = 4'h8 >> { \\wire:missing_29_37 , \\wire:missing_29_30  };\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire28_5_:missing_6 , \\wire0_5_:missing  };\n  assign wire36 = 2'hx >> \\wire19_31_34_36_:missing ;\n  assign wire4_6 = 4'h8 >> { \\wire28_:missing_6 , \\wire28_5_:missing_6  };\n  assign \\wire:missing_7  = 4'h8 >> { wire4_7, wire28_7 };\n  assign wire8_13 = 4'h4 >> { wire8_9_10_37, wire8_9_10_37 };\n  assign \\wire:missing_9  = 4'h8 >> { wire8_9_10_37, wire8_9_10_37 };\n  assign \\wire10_:missing  = 4'h8 >> { wire8_9_10_37, wire8_9_10_37 };\n  assign \\wire19_31_34_36_:missing  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire33_38 = \\wire:missing_17_38 ;\n  assign wire8_9_10_37 = \\wire:missing_edge ;\n  assign wire23_35 = wire35_17;\n  assign wire34 = \\wire19_31_34_36_:missing ;\n  assign \\wire:missing_33  = wire33_38;\n  assign \\wire:missing_edge  = wire28_32;\n  assign \\wire:missing_edge  = \\wire19_31_34_36_:missing ;\n  assign \\wire:missing_29_30  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_17_16 ;\n  assign wire15 = \\wire28_:missing_15 ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_13  = wire8_13;\n  assign \\wire:missing_12  = wire28_12;\n  assign \\wire:missing_edge  = wire28_11;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/516108F.v:3.1-90.10\" *)\nmodule postsynth(\\wire0_5_:missing , \\wire:missing_edge , wire2_17, \\wire:missing_17 , \\wire18_:missing );\n  (* src = \"/tmp/fuzzmount2DDF5D8C/516108F.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/516108F.v:5.9-5.26\" *)\n  input \\wire0_5_:missing ;\n  wire \\wire0_5_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/516108F.v:7.8-7.24\" *)\n  wire \\wire10_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/516108F.v:10.9-10.25\" *)\n  input \\wire18_:missing ;\n  wire \\wire18_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/516108F.v:12.8-12.33\" *)\n  wire \\wire19_31_34_36_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/516108F.v:21.8-21.17\" *)\n  wire wire28_11;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/516108F.v:25.8-25.17\" *)\n  wire wire28_32;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/516108F.v:30.10-30.18\" *)\n  output wire2_17;\n  wire wire2_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/516108F.v:33.8-33.14\" *)\n  wire wire34;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/516108F.v:35.8-35.14\" *)\n  wire wire36;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/516108F.v:36.8-36.23\" *)\n  wire \\wire3_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/516108F.v:39.8-39.16\" *)\n  wire wire8_13;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/516108F.v:40.8-40.21\" *)\n  wire wire8_9_10_37;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/516108F.v:42.8-42.24\" *)\n  wire \\wire:missing_13 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/516108F.v:43.9-43.25\" *)\n  input \\wire:missing_17 ;\n  wire \\wire:missing_17 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/516108F.v:45.8-45.27\" *)\n  wire \\wire:missing_17_16 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/516108F.v:48.8-48.27\" *)\n  wire \\wire:missing_29_30 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/516108F.v:52.8-52.23\" *)\n  wire \\wire:missing_9 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/516108F.v:53.10-53.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire10_:missing  = 1'h0;\n  assign \\wire19_31_34_36_:missing  = 1'h1;\n  assign wire28_11 = 1'h0;\n  assign wire28_32 = 1'h0;\n  assign wire2_17 = 1'hx;\n  assign wire34 = 1'h1;\n  assign wire36 = 1'hx;\n  assign \\wire3_:missing  = 1'h1;\n  assign wire8_13 = 1'h0;\n  assign wire8_9_10_37 = 1'h0;\n  assign \\wire:missing_13  = 1'h0;\n  assign \\wire:missing_17_16  = 1'h0;\n  assign \\wire:missing_29_30  = 1'h0;\n  assign \\wire:missing_9  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  3:16:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2cmcywc2] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2cmcywc2/src/top.v'.\nSBY  3:16:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2cmcywc2] Copy '/tmp/fuzzmount2DDF5D8C/516108F.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2cmcywc2/src/516108F.v'.\nSBY  3:16:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2cmcywc2] Copy '/tmp/fuzzmount2DDF5D8C/516108F.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2cmcywc2/src/516108F.post.v'.\nSBY  3:16:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2cmcywc2] engine_0: abc pdr\nSBY  3:16:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2cmcywc2] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2cmcywc2/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:16:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2cmcywc2] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/516108F.v:66$27_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/516108F.v:66$27.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:16:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2cmcywc2] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/516108F.v:62$23_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/516108F.v:62$23.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:16:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2cmcywc2] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/516108F.v:56$17_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/516108F.v:56$17.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:16:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2cmcywc2] base: Warning: Wire presynth.\\wire2_17 is used but has no driver.\nSBY  3:16:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2cmcywc2] base: finished (returncode=0)\nSBY  3:16:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2cmcywc2] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2cmcywc2/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:16:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2cmcywc2] aig: Warning: Wire presynth.\\wire2_17 is used but has no driver.\nSBY  3:16:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2cmcywc2] aig: finished (returncode=0)\nSBY  3:16:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2cmcywc2] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2cmcywc2; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:16:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2cmcywc2] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:16:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2cmcywc2] engine_0: Warning: The network has no constraints.\nSBY  3:16:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2cmcywc2] engine_0: Output 1 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  3:16:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2cmcywc2] engine_0: finished (returncode=0)\nSBY  3:16:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2cmcywc2] engine_0: Status returned by engine: FAIL\nSBY  3:16:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2cmcywc2] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  3:16:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2cmcywc2] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  3:16:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2cmcywc2] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:16:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2cmcywc2] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2cmcywc2'.\nSBY  3:16:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2cmcywc2] DONE (FAIL, rc=2)\n", :err ""}}}