# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project5.srcs/sources_1/new/mfu.vhd" \
"../../../../project5.srcs/sim_1/new/mfutb.vhd" \

# Do not sort compile order
nosort
