ALU.v,verilog,xil_defaultlib,../../../../Pipeline_CPU.srcs/sources_1/ip/Pipeline_Ex_0/ip/ALU_0/ALU.v,
ALU_0.v,verilog,xil_defaultlib,../../../../Pipeline_CPU.srcs/sources_1/ip/Pipeline_Ex_0/ip/ALU_0/sim/ALU_0.v,
MUX2T1_32.v,verilog,xil_defaultlib,../../../../Pipeline_CPU.srcs/sources_1/ip/Pipeline_Ex_0/ip/MUX2T1_32_0/MUX2T1_32.v,
MUX2T1_32_0.v,verilog,xil_defaultlib,../../../../Pipeline_CPU.srcs/sources_1/ip/Pipeline_Ex_0/ip/MUX2T1_32_0/sim/MUX2T1_32_0.v,
add_32.v,verilog,xil_defaultlib,../../../../Pipeline_CPU.srcs/sources_1/ip/Pipeline_Ex_0/ip/add_32_1/add_32.v,
add_32_1.v,verilog,xil_defaultlib,../../../../Pipeline_CPU.srcs/sources_1/ip/Pipeline_Ex_0/ip/add_32_1/sim/add_32_1.v,
add_32_0.v,verilog,xil_defaultlib,../../../../Pipeline_CPU.srcs/sources_1/ip/Pipeline_Ex_0/ip/add_32_0/sim/add_32_0.v,
Pipeline_EX.v,verilog,xil_defaultlib,../../../../Pipeline_CPU.srcs/sources_1/ip/Pipeline_Ex_0/new/Pipeline_EX.v,
Pipeline_Ex_0.v,verilog,xil_defaultlib,../../../../Pipeline_CPU.srcs/sources_1/ip/Pipeline_Ex_0/sim/Pipeline_Ex_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
