--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\XilinxIse\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
4 -n 3 -fastpaths -xml Top_SCPU_IOBUS_App.twx Top_SCPU_IOBUS_App.ncd -o
Top_SCPU_IOBUS_App.twr Top_SCPU_IOBUS_App.pcf -ucf Org_SP3.ucf

Design file:              Top_SCPU_IOBUS_App.ncd
Physical constraint file: Top_SCPU_IOBUS_App.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_50mhz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6138 paths analyzed, 477 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.316ns.
--------------------------------------------------------------------------------

Paths for end point U9/rst_counter_27 (SLICE_X67Y29.F2), 51 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/counter_28 (FF)
  Destination:          U9/rst_counter_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.292ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.102 - 0.126)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U9/counter_28 to U9/rst_counter_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y8.YQ       Tcko                  0.587   U9/counter<29>
                                                       U9/counter_28
    SLICE_X65Y4.G4       net (fanout=3)        2.916   U9/counter<28>
    SLICE_X65Y4.COUT     Topcyg                1.001   U9/Mcompar_counter_cmp_lt0000_cy<9>
                                                       U9/Mcompar_counter_cmp_lt0000_lut<9>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<9>
    SLICE_X65Y5.CIN      net (fanout=1)        0.000   U9/Mcompar_counter_cmp_lt0000_cy<9>
    SLICE_X65Y5.XB       Tcinxb                0.404   U9/Mcompar_counter_cmp_lt0000_cy<10>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<10>
    SLICE_X55Y15.G2      net (fanout=34)       2.121   U9/Mcompar_counter_cmp_lt0000_cy<10>
    SLICE_X55Y15.Y       Tilo                  0.704   U9/rst_counter<0>
                                                       U9/rst_counter_not00011
    SLICE_X67Y29.F2      net (fanout=32)       1.722   U9/rst_counter_not0001
    SLICE_X67Y29.CLK     Tfck                  0.837   U9/rst_counter<27>
                                                       U9/rst_counter_27_rstpot
                                                       U9/rst_counter_27
    -------------------------------------------------  ---------------------------
    Total                                     10.292ns (3.533ns logic, 6.759ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/counter_29 (FF)
  Destination:          U9/rst_counter_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.663ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.102 - 0.126)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U9/counter_29 to U9/rst_counter_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y8.XQ       Tcko                  0.591   U9/counter<29>
                                                       U9/counter_29
    SLICE_X65Y5.F2       net (fanout=3)        1.512   U9/counter<29>
    SLICE_X65Y5.XB       Topxb                 1.176   U9/Mcompar_counter_cmp_lt0000_cy<10>
                                                       U9/Mcompar_counter_cmp_lt0000_lut<10>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<10>
    SLICE_X55Y15.G2      net (fanout=34)       2.121   U9/Mcompar_counter_cmp_lt0000_cy<10>
    SLICE_X55Y15.Y       Tilo                  0.704   U9/rst_counter<0>
                                                       U9/rst_counter_not00011
    SLICE_X67Y29.F2      net (fanout=32)       1.722   U9/rst_counter_not0001
    SLICE_X67Y29.CLK     Tfck                  0.837   U9/rst_counter<27>
                                                       U9/rst_counter_27_rstpot
                                                       U9/rst_counter_27
    -------------------------------------------------  ---------------------------
    Total                                      8.663ns (3.308ns logic, 5.355ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/counter_23 (FF)
  Destination:          U9/rst_counter_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.654ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.102 - 0.129)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U9/counter_23 to U9/rst_counter_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y9.XQ       Tcko                  0.592   U9/counter<23>
                                                       U9/counter_23
    SLICE_X65Y4.F1       net (fanout=3)        1.112   U9/counter<23>
    SLICE_X65Y4.COUT     Topcyf                1.162   U9/Mcompar_counter_cmp_lt0000_cy<9>
                                                       U9/Mcompar_counter_cmp_lt0000_lut<8>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<8>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<9>
    SLICE_X65Y5.CIN      net (fanout=1)        0.000   U9/Mcompar_counter_cmp_lt0000_cy<9>
    SLICE_X65Y5.XB       Tcinxb                0.404   U9/Mcompar_counter_cmp_lt0000_cy<10>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<10>
    SLICE_X55Y15.G2      net (fanout=34)       2.121   U9/Mcompar_counter_cmp_lt0000_cy<10>
    SLICE_X55Y15.Y       Tilo                  0.704   U9/rst_counter<0>
                                                       U9/rst_counter_not00011
    SLICE_X67Y29.F2      net (fanout=32)       1.722   U9/rst_counter_not0001
    SLICE_X67Y29.CLK     Tfck                  0.837   U9/rst_counter<27>
                                                       U9/rst_counter_27_rstpot
                                                       U9/rst_counter_27
    -------------------------------------------------  ---------------------------
    Total                                      8.654ns (3.699ns logic, 4.955ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------

Paths for end point U9/rst_counter_26 (SLICE_X67Y29.G2), 51 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/counter_28 (FF)
  Destination:          U9/rst_counter_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.268ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.102 - 0.126)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U9/counter_28 to U9/rst_counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y8.YQ       Tcko                  0.587   U9/counter<29>
                                                       U9/counter_28
    SLICE_X65Y4.G4       net (fanout=3)        2.916   U9/counter<28>
    SLICE_X65Y4.COUT     Topcyg                1.001   U9/Mcompar_counter_cmp_lt0000_cy<9>
                                                       U9/Mcompar_counter_cmp_lt0000_lut<9>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<9>
    SLICE_X65Y5.CIN      net (fanout=1)        0.000   U9/Mcompar_counter_cmp_lt0000_cy<9>
    SLICE_X65Y5.XB       Tcinxb                0.404   U9/Mcompar_counter_cmp_lt0000_cy<10>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<10>
    SLICE_X55Y15.G2      net (fanout=34)       2.121   U9/Mcompar_counter_cmp_lt0000_cy<10>
    SLICE_X55Y15.Y       Tilo                  0.704   U9/rst_counter<0>
                                                       U9/rst_counter_not00011
    SLICE_X67Y29.G2      net (fanout=32)       1.698   U9/rst_counter_not0001
    SLICE_X67Y29.CLK     Tgck                  0.837   U9/rst_counter<27>
                                                       U9/rst_counter_26_rstpot
                                                       U9/rst_counter_26
    -------------------------------------------------  ---------------------------
    Total                                     10.268ns (3.533ns logic, 6.735ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/counter_29 (FF)
  Destination:          U9/rst_counter_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.639ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.102 - 0.126)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U9/counter_29 to U9/rst_counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y8.XQ       Tcko                  0.591   U9/counter<29>
                                                       U9/counter_29
    SLICE_X65Y5.F2       net (fanout=3)        1.512   U9/counter<29>
    SLICE_X65Y5.XB       Topxb                 1.176   U9/Mcompar_counter_cmp_lt0000_cy<10>
                                                       U9/Mcompar_counter_cmp_lt0000_lut<10>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<10>
    SLICE_X55Y15.G2      net (fanout=34)       2.121   U9/Mcompar_counter_cmp_lt0000_cy<10>
    SLICE_X55Y15.Y       Tilo                  0.704   U9/rst_counter<0>
                                                       U9/rst_counter_not00011
    SLICE_X67Y29.G2      net (fanout=32)       1.698   U9/rst_counter_not0001
    SLICE_X67Y29.CLK     Tgck                  0.837   U9/rst_counter<27>
                                                       U9/rst_counter_26_rstpot
                                                       U9/rst_counter_26
    -------------------------------------------------  ---------------------------
    Total                                      8.639ns (3.308ns logic, 5.331ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/counter_23 (FF)
  Destination:          U9/rst_counter_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.630ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.102 - 0.129)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U9/counter_23 to U9/rst_counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y9.XQ       Tcko                  0.592   U9/counter<23>
                                                       U9/counter_23
    SLICE_X65Y4.F1       net (fanout=3)        1.112   U9/counter<23>
    SLICE_X65Y4.COUT     Topcyf                1.162   U9/Mcompar_counter_cmp_lt0000_cy<9>
                                                       U9/Mcompar_counter_cmp_lt0000_lut<8>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<8>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<9>
    SLICE_X65Y5.CIN      net (fanout=1)        0.000   U9/Mcompar_counter_cmp_lt0000_cy<9>
    SLICE_X65Y5.XB       Tcinxb                0.404   U9/Mcompar_counter_cmp_lt0000_cy<10>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<10>
    SLICE_X55Y15.G2      net (fanout=34)       2.121   U9/Mcompar_counter_cmp_lt0000_cy<10>
    SLICE_X55Y15.Y       Tilo                  0.704   U9/rst_counter<0>
                                                       U9/rst_counter_not00011
    SLICE_X67Y29.G2      net (fanout=32)       1.698   U9/rst_counter_not0001
    SLICE_X67Y29.CLK     Tgck                  0.837   U9/rst_counter<27>
                                                       U9/rst_counter_26_rstpot
                                                       U9/rst_counter_26
    -------------------------------------------------  ---------------------------
    Total                                      8.630ns (3.699ns logic, 4.931ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point U9/rst_counter_18 (SLICE_X64Y25.G2), 51 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/counter_28 (FF)
  Destination:          U9/rst_counter_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.181ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.103 - 0.126)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U9/counter_28 to U9/rst_counter_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y8.YQ       Tcko                  0.587   U9/counter<29>
                                                       U9/counter_28
    SLICE_X65Y4.G4       net (fanout=3)        2.916   U9/counter<28>
    SLICE_X65Y4.COUT     Topcyg                1.001   U9/Mcompar_counter_cmp_lt0000_cy<9>
                                                       U9/Mcompar_counter_cmp_lt0000_lut<9>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<9>
    SLICE_X65Y5.CIN      net (fanout=1)        0.000   U9/Mcompar_counter_cmp_lt0000_cy<9>
    SLICE_X65Y5.XB       Tcinxb                0.404   U9/Mcompar_counter_cmp_lt0000_cy<10>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<10>
    SLICE_X55Y15.G2      net (fanout=34)       2.121   U9/Mcompar_counter_cmp_lt0000_cy<10>
    SLICE_X55Y15.Y       Tilo                  0.704   U9/rst_counter<0>
                                                       U9/rst_counter_not00011
    SLICE_X64Y25.G2      net (fanout=32)       1.556   U9/rst_counter_not0001
    SLICE_X64Y25.CLK     Tgck                  0.892   U9/rst_counter<19>
                                                       U9/rst_counter_18_rstpot
                                                       U9/rst_counter_18
    -------------------------------------------------  ---------------------------
    Total                                     10.181ns (3.588ns logic, 6.593ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/counter_29 (FF)
  Destination:          U9/rst_counter_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.552ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.103 - 0.126)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U9/counter_29 to U9/rst_counter_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y8.XQ       Tcko                  0.591   U9/counter<29>
                                                       U9/counter_29
    SLICE_X65Y5.F2       net (fanout=3)        1.512   U9/counter<29>
    SLICE_X65Y5.XB       Topxb                 1.176   U9/Mcompar_counter_cmp_lt0000_cy<10>
                                                       U9/Mcompar_counter_cmp_lt0000_lut<10>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<10>
    SLICE_X55Y15.G2      net (fanout=34)       2.121   U9/Mcompar_counter_cmp_lt0000_cy<10>
    SLICE_X55Y15.Y       Tilo                  0.704   U9/rst_counter<0>
                                                       U9/rst_counter_not00011
    SLICE_X64Y25.G2      net (fanout=32)       1.556   U9/rst_counter_not0001
    SLICE_X64Y25.CLK     Tgck                  0.892   U9/rst_counter<19>
                                                       U9/rst_counter_18_rstpot
                                                       U9/rst_counter_18
    -------------------------------------------------  ---------------------------
    Total                                      8.552ns (3.363ns logic, 5.189ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/counter_23 (FF)
  Destination:          U9/rst_counter_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.543ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.103 - 0.129)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U9/counter_23 to U9/rst_counter_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y9.XQ       Tcko                  0.592   U9/counter<23>
                                                       U9/counter_23
    SLICE_X65Y4.F1       net (fanout=3)        1.112   U9/counter<23>
    SLICE_X65Y4.COUT     Topcyf                1.162   U9/Mcompar_counter_cmp_lt0000_cy<9>
                                                       U9/Mcompar_counter_cmp_lt0000_lut<8>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<8>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<9>
    SLICE_X65Y5.CIN      net (fanout=1)        0.000   U9/Mcompar_counter_cmp_lt0000_cy<9>
    SLICE_X65Y5.XB       Tcinxb                0.404   U9/Mcompar_counter_cmp_lt0000_cy<10>
                                                       U9/Mcompar_counter_cmp_lt0000_cy<10>
    SLICE_X55Y15.G2      net (fanout=34)       2.121   U9/Mcompar_counter_cmp_lt0000_cy<10>
    SLICE_X55Y15.Y       Tilo                  0.704   U9/rst_counter<0>
                                                       U9/rst_counter_not00011
    SLICE_X64Y25.G2      net (fanout=32)       1.556   U9/rst_counter_not0001
    SLICE_X64Y25.CLK     Tgck                  0.892   U9/rst_counter<19>
                                                       U9/rst_counter_18_rstpot
                                                       U9/rst_counter_18
    -------------------------------------------------  ---------------------------
    Total                                      8.543ns (3.754ns logic, 4.789ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_50mhz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_17/U12_1/mod2_reg (SLICE_X53Y69.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.330ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_17/U12_1/mod2_reg (FF)
  Destination:          XLXI_17/U12_1/mod2_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.330ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50mhz_BUFGP rising at 20.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_17/U12_1/mod2_reg to XLXI_17/U12_1/mod2_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y69.YQ      Tcko                  0.470   XLXI_17/U12_1/mod2_reg
                                                       XLXI_17/U12_1/mod2_reg
    SLICE_X53Y69.BY      net (fanout=13)       0.725   XLXI_17/U12_1/mod2_reg
    SLICE_X53Y69.CLK     Tckdi       (-Th)    -0.135   XLXI_17/U12_1/mod2_reg
                                                       XLXI_17/U12_1/mod2_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.330ns (0.605ns logic, 0.725ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Paths for end point U9/rst_counter_5 (SLICE_X54Y16.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.344ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/rst_counter_5 (FF)
  Destination:          U9/rst_counter_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.344ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50mhz_BUFGP rising at 20.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U9/rst_counter_5 to U9/rst_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y16.XQ      Tcko                  0.474   U9/rst_counter<5>
                                                       U9/rst_counter_5
    SLICE_X54Y16.F4      net (fanout=2)        0.310   U9/rst_counter<5>
    SLICE_X54Y16.CLK     Tckf        (-Th)    -0.560   U9/rst_counter<5>
                                                       U9/rst_counter_5_rstpot
                                                       U9/rst_counter_5
    -------------------------------------------------  ---------------------------
    Total                                      1.344ns (1.034ns logic, 0.310ns route)
                                                       (76.9% logic, 23.1% route)

--------------------------------------------------------------------------------

Paths for end point U9/counter_14 (SLICE_X65Y6.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.372ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/counter_14 (FF)
  Destination:          U9/counter_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.372ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50mhz_BUFGP rising at 20.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U9/counter_14 to U9/counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y6.YQ       Tcko                  0.470   U9/counter<15>
                                                       U9/counter_14
    SLICE_X65Y6.G4       net (fanout=3)        0.386   U9/counter<14>
    SLICE_X65Y6.CLK      Tckg        (-Th)    -0.516   U9/counter<15>
                                                       U9/counter_14_rstpot
                                                       U9/counter_14
    -------------------------------------------------  ---------------------------
    Total                                      1.372ns (0.986ns logic, 0.386ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_50mhz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp18x18.ram/CLKA
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp18x18.ram.A/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: clk_50mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp18x18.ram/CLKA
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp18x18.ram.A/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: clk_50mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp18x18.ram/CLKA
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp18x18.ram.A/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: clk_50mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_50mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50mhz      |   10.316|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6138 paths, 0 nets, and 818 connections

Design statistics:
   Minimum period:  10.316ns{1}   (Maximum frequency:  96.937MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 11 19:07:15 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 245 MB



