# Synchronous-Divider
written in VHDL for the Basys3 FPGA

A synchronous (clock-based) divider written in VHDL for the Basys3 Board.
Function: To divide two 7 bit integers.

Included are Block Diagrams explaining structure for entities and architecture. 

Author: Tarang Khandpur

Note: Reason for only one commit is because this lab was done solely by me (Tarang), therefore
      I didn't originally have a need to use Github. I uploaded this project to serve as proof
      of my experience using VHDL.
