

================================================================
== Vitis HLS Report for 'systolic_array_k_3072_Loop_data_load_proc23'
================================================================
* Date:           Thu Sep  7 08:58:50 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.624 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3074|     3074|  30.740 us|  30.740 us|  3074|  3074|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- data_load  |     3072|     3072|         2|          1|          1|  3072|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     34|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    477|    -|
|Register         |        -|    -|     208|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     208|    511|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |k_17_fu_458_p2                    |         +|   0|  0|  12|          12|           1|
    |ap_condition_595                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln98_fu_452_p2               |      icmp|   0|  0|  12|          12|          12|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  34|          29|          19|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |A_fifo_0_0_blk_n         |   9|          2|    1|          2|
    |A_fifo_10_0_blk_n        |   9|          2|    1|          2|
    |A_fifo_11_0_blk_n        |   9|          2|    1|          2|
    |A_fifo_1_0_blk_n         |   9|          2|    1|          2|
    |A_fifo_2_0_blk_n         |   9|          2|    1|          2|
    |A_fifo_3_0_blk_n         |   9|          2|    1|          2|
    |A_fifo_4_0_blk_n         |   9|          2|    1|          2|
    |A_fifo_5_0_blk_n         |   9|          2|    1|          2|
    |A_fifo_6_0_blk_n         |   9|          2|    1|          2|
    |A_fifo_7_0_blk_n         |   9|          2|    1|          2|
    |A_fifo_8_0_blk_n         |   9|          2|    1|          2|
    |A_fifo_9_0_blk_n         |   9|          2|    1|          2|
    |B_fifo_0_0_blk_n         |   9|          2|    1|          2|
    |B_fifo_10_0_blk_n        |   9|          2|    1|          2|
    |B_fifo_11_0_blk_n        |   9|          2|    1|          2|
    |B_fifo_1_0_blk_n         |   9|          2|    1|          2|
    |B_fifo_2_0_blk_n         |   9|          2|    1|          2|
    |B_fifo_3_0_blk_n         |   9|          2|    1|          2|
    |B_fifo_4_0_blk_n         |   9|          2|    1|          2|
    |B_fifo_5_0_blk_n         |   9|          2|    1|          2|
    |B_fifo_6_0_blk_n         |   9|          2|    1|          2|
    |B_fifo_7_0_blk_n         |   9|          2|    1|          2|
    |B_fifo_8_0_blk_n         |   9|          2|    1|          2|
    |B_fifo_9_0_blk_n         |   9|          2|    1|          2|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_16    |   9|          2|   12|         24|
    |block_A_loader_0_blk_n   |   9|          2|    1|          2|
    |block_A_loader_10_blk_n  |   9|          2|    1|          2|
    |block_A_loader_11_blk_n  |   9|          2|    1|          2|
    |block_A_loader_1_blk_n   |   9|          2|    1|          2|
    |block_A_loader_2_blk_n   |   9|          2|    1|          2|
    |block_A_loader_3_blk_n   |   9|          2|    1|          2|
    |block_A_loader_4_blk_n   |   9|          2|    1|          2|
    |block_A_loader_5_blk_n   |   9|          2|    1|          2|
    |block_A_loader_6_blk_n   |   9|          2|    1|          2|
    |block_A_loader_7_blk_n   |   9|          2|    1|          2|
    |block_A_loader_8_blk_n   |   9|          2|    1|          2|
    |block_A_loader_9_blk_n   |   9|          2|    1|          2|
    |block_B_loader_0_blk_n   |   9|          2|    1|          2|
    |block_B_loader_10_blk_n  |   9|          2|    1|          2|
    |block_B_loader_11_blk_n  |   9|          2|    1|          2|
    |block_B_loader_1_blk_n   |   9|          2|    1|          2|
    |block_B_loader_2_blk_n   |   9|          2|    1|          2|
    |block_B_loader_3_blk_n   |   9|          2|    1|          2|
    |block_B_loader_4_blk_n   |   9|          2|    1|          2|
    |block_B_loader_5_blk_n   |   9|          2|    1|          2|
    |block_B_loader_6_blk_n   |   9|          2|    1|          2|
    |block_B_loader_7_blk_n   |   9|          2|    1|          2|
    |block_B_loader_8_blk_n   |   9|          2|    1|          2|
    |block_B_loader_9_blk_n   |   9|          2|    1|          2|
    |k_fu_128                 |   9|          2|   12|         24|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 477|        106|   75|        150|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |k_fu_128                 |  12|   0|   12|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |tmp_77_reg_484           |   8|   0|    8|          0|
    |tmp_78_reg_489           |   8|   0|    8|          0|
    |tmp_79_reg_494           |   8|   0|    8|          0|
    |tmp_80_reg_499           |   8|   0|    8|          0|
    |tmp_81_reg_504           |   8|   0|    8|          0|
    |tmp_82_reg_509           |   8|   0|    8|          0|
    |tmp_83_reg_514           |   8|   0|    8|          0|
    |tmp_84_reg_519           |   8|   0|    8|          0|
    |tmp_85_reg_524           |   8|   0|    8|          0|
    |tmp_86_reg_529           |   8|   0|    8|          0|
    |tmp_87_reg_534           |   8|   0|    8|          0|
    |tmp_88_reg_539           |   8|   0|    8|          0|
    |tmp_89_reg_544           |   8|   0|    8|          0|
    |tmp_90_reg_549           |   8|   0|    8|          0|
    |tmp_91_reg_554           |   8|   0|    8|          0|
    |tmp_92_reg_559           |   8|   0|    8|          0|
    |tmp_93_reg_564           |   8|   0|    8|          0|
    |tmp_94_reg_569           |   8|   0|    8|          0|
    |tmp_95_reg_574           |   8|   0|    8|          0|
    |tmp_96_reg_579           |   8|   0|    8|          0|
    |tmp_97_reg_584           |   8|   0|    8|          0|
    |tmp_98_reg_589           |   8|   0|    8|          0|
    |tmp_99_reg_594           |   8|   0|    8|          0|
    |tmp_reg_479              |   8|   0|    8|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 208|   0|  208|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+---------------------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+----------------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  systolic_array_k_3072_Loop_data_load_proc23|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  systolic_array_k_3072_Loop_data_load_proc23|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  systolic_array_k_3072_Loop_data_load_proc23|  return value|
|start_full_n                      |   in|    1|  ap_ctrl_hs|  systolic_array_k_3072_Loop_data_load_proc23|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  systolic_array_k_3072_Loop_data_load_proc23|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|  systolic_array_k_3072_Loop_data_load_proc23|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  systolic_array_k_3072_Loop_data_load_proc23|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  systolic_array_k_3072_Loop_data_load_proc23|  return value|
|start_out                         |  out|    1|  ap_ctrl_hs|  systolic_array_k_3072_Loop_data_load_proc23|  return value|
|start_write                       |  out|    1|  ap_ctrl_hs|  systolic_array_k_3072_Loop_data_load_proc23|  return value|
|block_A_loader_0_dout             |   in|    8|     ap_fifo|                             block_A_loader_0|       pointer|
|block_A_loader_0_num_data_valid   |   in|    2|     ap_fifo|                             block_A_loader_0|       pointer|
|block_A_loader_0_fifo_cap         |   in|    2|     ap_fifo|                             block_A_loader_0|       pointer|
|block_A_loader_0_empty_n          |   in|    1|     ap_fifo|                             block_A_loader_0|       pointer|
|block_A_loader_0_read             |  out|    1|     ap_fifo|                             block_A_loader_0|       pointer|
|block_A_loader_1_dout             |   in|    8|     ap_fifo|                             block_A_loader_1|       pointer|
|block_A_loader_1_num_data_valid   |   in|    2|     ap_fifo|                             block_A_loader_1|       pointer|
|block_A_loader_1_fifo_cap         |   in|    2|     ap_fifo|                             block_A_loader_1|       pointer|
|block_A_loader_1_empty_n          |   in|    1|     ap_fifo|                             block_A_loader_1|       pointer|
|block_A_loader_1_read             |  out|    1|     ap_fifo|                             block_A_loader_1|       pointer|
|block_A_loader_2_dout             |   in|    8|     ap_fifo|                             block_A_loader_2|       pointer|
|block_A_loader_2_num_data_valid   |   in|    2|     ap_fifo|                             block_A_loader_2|       pointer|
|block_A_loader_2_fifo_cap         |   in|    2|     ap_fifo|                             block_A_loader_2|       pointer|
|block_A_loader_2_empty_n          |   in|    1|     ap_fifo|                             block_A_loader_2|       pointer|
|block_A_loader_2_read             |  out|    1|     ap_fifo|                             block_A_loader_2|       pointer|
|block_A_loader_3_dout             |   in|    8|     ap_fifo|                             block_A_loader_3|       pointer|
|block_A_loader_3_num_data_valid   |   in|    2|     ap_fifo|                             block_A_loader_3|       pointer|
|block_A_loader_3_fifo_cap         |   in|    2|     ap_fifo|                             block_A_loader_3|       pointer|
|block_A_loader_3_empty_n          |   in|    1|     ap_fifo|                             block_A_loader_3|       pointer|
|block_A_loader_3_read             |  out|    1|     ap_fifo|                             block_A_loader_3|       pointer|
|block_A_loader_4_dout             |   in|    8|     ap_fifo|                             block_A_loader_4|       pointer|
|block_A_loader_4_num_data_valid   |   in|    2|     ap_fifo|                             block_A_loader_4|       pointer|
|block_A_loader_4_fifo_cap         |   in|    2|     ap_fifo|                             block_A_loader_4|       pointer|
|block_A_loader_4_empty_n          |   in|    1|     ap_fifo|                             block_A_loader_4|       pointer|
|block_A_loader_4_read             |  out|    1|     ap_fifo|                             block_A_loader_4|       pointer|
|block_A_loader_5_dout             |   in|    8|     ap_fifo|                             block_A_loader_5|       pointer|
|block_A_loader_5_num_data_valid   |   in|    2|     ap_fifo|                             block_A_loader_5|       pointer|
|block_A_loader_5_fifo_cap         |   in|    2|     ap_fifo|                             block_A_loader_5|       pointer|
|block_A_loader_5_empty_n          |   in|    1|     ap_fifo|                             block_A_loader_5|       pointer|
|block_A_loader_5_read             |  out|    1|     ap_fifo|                             block_A_loader_5|       pointer|
|block_A_loader_6_dout             |   in|    8|     ap_fifo|                             block_A_loader_6|       pointer|
|block_A_loader_6_num_data_valid   |   in|    2|     ap_fifo|                             block_A_loader_6|       pointer|
|block_A_loader_6_fifo_cap         |   in|    2|     ap_fifo|                             block_A_loader_6|       pointer|
|block_A_loader_6_empty_n          |   in|    1|     ap_fifo|                             block_A_loader_6|       pointer|
|block_A_loader_6_read             |  out|    1|     ap_fifo|                             block_A_loader_6|       pointer|
|block_A_loader_7_dout             |   in|    8|     ap_fifo|                             block_A_loader_7|       pointer|
|block_A_loader_7_num_data_valid   |   in|    2|     ap_fifo|                             block_A_loader_7|       pointer|
|block_A_loader_7_fifo_cap         |   in|    2|     ap_fifo|                             block_A_loader_7|       pointer|
|block_A_loader_7_empty_n          |   in|    1|     ap_fifo|                             block_A_loader_7|       pointer|
|block_A_loader_7_read             |  out|    1|     ap_fifo|                             block_A_loader_7|       pointer|
|block_A_loader_8_dout             |   in|    8|     ap_fifo|                             block_A_loader_8|       pointer|
|block_A_loader_8_num_data_valid   |   in|    2|     ap_fifo|                             block_A_loader_8|       pointer|
|block_A_loader_8_fifo_cap         |   in|    2|     ap_fifo|                             block_A_loader_8|       pointer|
|block_A_loader_8_empty_n          |   in|    1|     ap_fifo|                             block_A_loader_8|       pointer|
|block_A_loader_8_read             |  out|    1|     ap_fifo|                             block_A_loader_8|       pointer|
|block_A_loader_9_dout             |   in|    8|     ap_fifo|                             block_A_loader_9|       pointer|
|block_A_loader_9_num_data_valid   |   in|    2|     ap_fifo|                             block_A_loader_9|       pointer|
|block_A_loader_9_fifo_cap         |   in|    2|     ap_fifo|                             block_A_loader_9|       pointer|
|block_A_loader_9_empty_n          |   in|    1|     ap_fifo|                             block_A_loader_9|       pointer|
|block_A_loader_9_read             |  out|    1|     ap_fifo|                             block_A_loader_9|       pointer|
|block_A_loader_10_dout            |   in|    8|     ap_fifo|                            block_A_loader_10|       pointer|
|block_A_loader_10_num_data_valid  |   in|    2|     ap_fifo|                            block_A_loader_10|       pointer|
|block_A_loader_10_fifo_cap        |   in|    2|     ap_fifo|                            block_A_loader_10|       pointer|
|block_A_loader_10_empty_n         |   in|    1|     ap_fifo|                            block_A_loader_10|       pointer|
|block_A_loader_10_read            |  out|    1|     ap_fifo|                            block_A_loader_10|       pointer|
|block_A_loader_11_dout            |   in|    8|     ap_fifo|                            block_A_loader_11|       pointer|
|block_A_loader_11_num_data_valid  |   in|    2|     ap_fifo|                            block_A_loader_11|       pointer|
|block_A_loader_11_fifo_cap        |   in|    2|     ap_fifo|                            block_A_loader_11|       pointer|
|block_A_loader_11_empty_n         |   in|    1|     ap_fifo|                            block_A_loader_11|       pointer|
|block_A_loader_11_read            |  out|    1|     ap_fifo|                            block_A_loader_11|       pointer|
|block_B_loader_0_dout             |   in|    8|     ap_fifo|                             block_B_loader_0|       pointer|
|block_B_loader_0_num_data_valid   |   in|    2|     ap_fifo|                             block_B_loader_0|       pointer|
|block_B_loader_0_fifo_cap         |   in|    2|     ap_fifo|                             block_B_loader_0|       pointer|
|block_B_loader_0_empty_n          |   in|    1|     ap_fifo|                             block_B_loader_0|       pointer|
|block_B_loader_0_read             |  out|    1|     ap_fifo|                             block_B_loader_0|       pointer|
|block_B_loader_1_dout             |   in|    8|     ap_fifo|                             block_B_loader_1|       pointer|
|block_B_loader_1_num_data_valid   |   in|    2|     ap_fifo|                             block_B_loader_1|       pointer|
|block_B_loader_1_fifo_cap         |   in|    2|     ap_fifo|                             block_B_loader_1|       pointer|
|block_B_loader_1_empty_n          |   in|    1|     ap_fifo|                             block_B_loader_1|       pointer|
|block_B_loader_1_read             |  out|    1|     ap_fifo|                             block_B_loader_1|       pointer|
|block_B_loader_2_dout             |   in|    8|     ap_fifo|                             block_B_loader_2|       pointer|
|block_B_loader_2_num_data_valid   |   in|    2|     ap_fifo|                             block_B_loader_2|       pointer|
|block_B_loader_2_fifo_cap         |   in|    2|     ap_fifo|                             block_B_loader_2|       pointer|
|block_B_loader_2_empty_n          |   in|    1|     ap_fifo|                             block_B_loader_2|       pointer|
|block_B_loader_2_read             |  out|    1|     ap_fifo|                             block_B_loader_2|       pointer|
|block_B_loader_3_dout             |   in|    8|     ap_fifo|                             block_B_loader_3|       pointer|
|block_B_loader_3_num_data_valid   |   in|    2|     ap_fifo|                             block_B_loader_3|       pointer|
|block_B_loader_3_fifo_cap         |   in|    2|     ap_fifo|                             block_B_loader_3|       pointer|
|block_B_loader_3_empty_n          |   in|    1|     ap_fifo|                             block_B_loader_3|       pointer|
|block_B_loader_3_read             |  out|    1|     ap_fifo|                             block_B_loader_3|       pointer|
|block_B_loader_4_dout             |   in|    8|     ap_fifo|                             block_B_loader_4|       pointer|
|block_B_loader_4_num_data_valid   |   in|    2|     ap_fifo|                             block_B_loader_4|       pointer|
|block_B_loader_4_fifo_cap         |   in|    2|     ap_fifo|                             block_B_loader_4|       pointer|
|block_B_loader_4_empty_n          |   in|    1|     ap_fifo|                             block_B_loader_4|       pointer|
|block_B_loader_4_read             |  out|    1|     ap_fifo|                             block_B_loader_4|       pointer|
|block_B_loader_5_dout             |   in|    8|     ap_fifo|                             block_B_loader_5|       pointer|
|block_B_loader_5_num_data_valid   |   in|    2|     ap_fifo|                             block_B_loader_5|       pointer|
|block_B_loader_5_fifo_cap         |   in|    2|     ap_fifo|                             block_B_loader_5|       pointer|
|block_B_loader_5_empty_n          |   in|    1|     ap_fifo|                             block_B_loader_5|       pointer|
|block_B_loader_5_read             |  out|    1|     ap_fifo|                             block_B_loader_5|       pointer|
|block_B_loader_6_dout             |   in|    8|     ap_fifo|                             block_B_loader_6|       pointer|
|block_B_loader_6_num_data_valid   |   in|    2|     ap_fifo|                             block_B_loader_6|       pointer|
|block_B_loader_6_fifo_cap         |   in|    2|     ap_fifo|                             block_B_loader_6|       pointer|
|block_B_loader_6_empty_n          |   in|    1|     ap_fifo|                             block_B_loader_6|       pointer|
|block_B_loader_6_read             |  out|    1|     ap_fifo|                             block_B_loader_6|       pointer|
|block_B_loader_7_dout             |   in|    8|     ap_fifo|                             block_B_loader_7|       pointer|
|block_B_loader_7_num_data_valid   |   in|    2|     ap_fifo|                             block_B_loader_7|       pointer|
|block_B_loader_7_fifo_cap         |   in|    2|     ap_fifo|                             block_B_loader_7|       pointer|
|block_B_loader_7_empty_n          |   in|    1|     ap_fifo|                             block_B_loader_7|       pointer|
|block_B_loader_7_read             |  out|    1|     ap_fifo|                             block_B_loader_7|       pointer|
|block_B_loader_8_dout             |   in|    8|     ap_fifo|                             block_B_loader_8|       pointer|
|block_B_loader_8_num_data_valid   |   in|    2|     ap_fifo|                             block_B_loader_8|       pointer|
|block_B_loader_8_fifo_cap         |   in|    2|     ap_fifo|                             block_B_loader_8|       pointer|
|block_B_loader_8_empty_n          |   in|    1|     ap_fifo|                             block_B_loader_8|       pointer|
|block_B_loader_8_read             |  out|    1|     ap_fifo|                             block_B_loader_8|       pointer|
|block_B_loader_9_dout             |   in|    8|     ap_fifo|                             block_B_loader_9|       pointer|
|block_B_loader_9_num_data_valid   |   in|    2|     ap_fifo|                             block_B_loader_9|       pointer|
|block_B_loader_9_fifo_cap         |   in|    2|     ap_fifo|                             block_B_loader_9|       pointer|
|block_B_loader_9_empty_n          |   in|    1|     ap_fifo|                             block_B_loader_9|       pointer|
|block_B_loader_9_read             |  out|    1|     ap_fifo|                             block_B_loader_9|       pointer|
|block_B_loader_10_dout            |   in|    8|     ap_fifo|                            block_B_loader_10|       pointer|
|block_B_loader_10_num_data_valid  |   in|    2|     ap_fifo|                            block_B_loader_10|       pointer|
|block_B_loader_10_fifo_cap        |   in|    2|     ap_fifo|                            block_B_loader_10|       pointer|
|block_B_loader_10_empty_n         |   in|    1|     ap_fifo|                            block_B_loader_10|       pointer|
|block_B_loader_10_read            |  out|    1|     ap_fifo|                            block_B_loader_10|       pointer|
|block_B_loader_11_dout            |   in|    8|     ap_fifo|                            block_B_loader_11|       pointer|
|block_B_loader_11_num_data_valid  |   in|    2|     ap_fifo|                            block_B_loader_11|       pointer|
|block_B_loader_11_fifo_cap        |   in|    2|     ap_fifo|                            block_B_loader_11|       pointer|
|block_B_loader_11_empty_n         |   in|    1|     ap_fifo|                            block_B_loader_11|       pointer|
|block_B_loader_11_read            |  out|    1|     ap_fifo|                            block_B_loader_11|       pointer|
|A_fifo_0_0_din                    |  out|    8|     ap_fifo|                                   A_fifo_0_0|       pointer|
|A_fifo_0_0_num_data_valid         |   in|    2|     ap_fifo|                                   A_fifo_0_0|       pointer|
|A_fifo_0_0_fifo_cap               |   in|    2|     ap_fifo|                                   A_fifo_0_0|       pointer|
|A_fifo_0_0_full_n                 |   in|    1|     ap_fifo|                                   A_fifo_0_0|       pointer|
|A_fifo_0_0_write                  |  out|    1|     ap_fifo|                                   A_fifo_0_0|       pointer|
|A_fifo_1_0_din                    |  out|    8|     ap_fifo|                                   A_fifo_1_0|       pointer|
|A_fifo_1_0_num_data_valid         |   in|    2|     ap_fifo|                                   A_fifo_1_0|       pointer|
|A_fifo_1_0_fifo_cap               |   in|    2|     ap_fifo|                                   A_fifo_1_0|       pointer|
|A_fifo_1_0_full_n                 |   in|    1|     ap_fifo|                                   A_fifo_1_0|       pointer|
|A_fifo_1_0_write                  |  out|    1|     ap_fifo|                                   A_fifo_1_0|       pointer|
|A_fifo_2_0_din                    |  out|    8|     ap_fifo|                                   A_fifo_2_0|       pointer|
|A_fifo_2_0_num_data_valid         |   in|    2|     ap_fifo|                                   A_fifo_2_0|       pointer|
|A_fifo_2_0_fifo_cap               |   in|    2|     ap_fifo|                                   A_fifo_2_0|       pointer|
|A_fifo_2_0_full_n                 |   in|    1|     ap_fifo|                                   A_fifo_2_0|       pointer|
|A_fifo_2_0_write                  |  out|    1|     ap_fifo|                                   A_fifo_2_0|       pointer|
|A_fifo_3_0_din                    |  out|    8|     ap_fifo|                                   A_fifo_3_0|       pointer|
|A_fifo_3_0_num_data_valid         |   in|    2|     ap_fifo|                                   A_fifo_3_0|       pointer|
|A_fifo_3_0_fifo_cap               |   in|    2|     ap_fifo|                                   A_fifo_3_0|       pointer|
|A_fifo_3_0_full_n                 |   in|    1|     ap_fifo|                                   A_fifo_3_0|       pointer|
|A_fifo_3_0_write                  |  out|    1|     ap_fifo|                                   A_fifo_3_0|       pointer|
|A_fifo_4_0_din                    |  out|    8|     ap_fifo|                                   A_fifo_4_0|       pointer|
|A_fifo_4_0_num_data_valid         |   in|    2|     ap_fifo|                                   A_fifo_4_0|       pointer|
|A_fifo_4_0_fifo_cap               |   in|    2|     ap_fifo|                                   A_fifo_4_0|       pointer|
|A_fifo_4_0_full_n                 |   in|    1|     ap_fifo|                                   A_fifo_4_0|       pointer|
|A_fifo_4_0_write                  |  out|    1|     ap_fifo|                                   A_fifo_4_0|       pointer|
|A_fifo_5_0_din                    |  out|    8|     ap_fifo|                                   A_fifo_5_0|       pointer|
|A_fifo_5_0_num_data_valid         |   in|    2|     ap_fifo|                                   A_fifo_5_0|       pointer|
|A_fifo_5_0_fifo_cap               |   in|    2|     ap_fifo|                                   A_fifo_5_0|       pointer|
|A_fifo_5_0_full_n                 |   in|    1|     ap_fifo|                                   A_fifo_5_0|       pointer|
|A_fifo_5_0_write                  |  out|    1|     ap_fifo|                                   A_fifo_5_0|       pointer|
|A_fifo_6_0_din                    |  out|    8|     ap_fifo|                                   A_fifo_6_0|       pointer|
|A_fifo_6_0_num_data_valid         |   in|    2|     ap_fifo|                                   A_fifo_6_0|       pointer|
|A_fifo_6_0_fifo_cap               |   in|    2|     ap_fifo|                                   A_fifo_6_0|       pointer|
|A_fifo_6_0_full_n                 |   in|    1|     ap_fifo|                                   A_fifo_6_0|       pointer|
|A_fifo_6_0_write                  |  out|    1|     ap_fifo|                                   A_fifo_6_0|       pointer|
|A_fifo_7_0_din                    |  out|    8|     ap_fifo|                                   A_fifo_7_0|       pointer|
|A_fifo_7_0_num_data_valid         |   in|    2|     ap_fifo|                                   A_fifo_7_0|       pointer|
|A_fifo_7_0_fifo_cap               |   in|    2|     ap_fifo|                                   A_fifo_7_0|       pointer|
|A_fifo_7_0_full_n                 |   in|    1|     ap_fifo|                                   A_fifo_7_0|       pointer|
|A_fifo_7_0_write                  |  out|    1|     ap_fifo|                                   A_fifo_7_0|       pointer|
|A_fifo_8_0_din                    |  out|    8|     ap_fifo|                                   A_fifo_8_0|       pointer|
|A_fifo_8_0_num_data_valid         |   in|    2|     ap_fifo|                                   A_fifo_8_0|       pointer|
|A_fifo_8_0_fifo_cap               |   in|    2|     ap_fifo|                                   A_fifo_8_0|       pointer|
|A_fifo_8_0_full_n                 |   in|    1|     ap_fifo|                                   A_fifo_8_0|       pointer|
|A_fifo_8_0_write                  |  out|    1|     ap_fifo|                                   A_fifo_8_0|       pointer|
|A_fifo_9_0_din                    |  out|    8|     ap_fifo|                                   A_fifo_9_0|       pointer|
|A_fifo_9_0_num_data_valid         |   in|    2|     ap_fifo|                                   A_fifo_9_0|       pointer|
|A_fifo_9_0_fifo_cap               |   in|    2|     ap_fifo|                                   A_fifo_9_0|       pointer|
|A_fifo_9_0_full_n                 |   in|    1|     ap_fifo|                                   A_fifo_9_0|       pointer|
|A_fifo_9_0_write                  |  out|    1|     ap_fifo|                                   A_fifo_9_0|       pointer|
|A_fifo_10_0_din                   |  out|    8|     ap_fifo|                                  A_fifo_10_0|       pointer|
|A_fifo_10_0_num_data_valid        |   in|    2|     ap_fifo|                                  A_fifo_10_0|       pointer|
|A_fifo_10_0_fifo_cap              |   in|    2|     ap_fifo|                                  A_fifo_10_0|       pointer|
|A_fifo_10_0_full_n                |   in|    1|     ap_fifo|                                  A_fifo_10_0|       pointer|
|A_fifo_10_0_write                 |  out|    1|     ap_fifo|                                  A_fifo_10_0|       pointer|
|A_fifo_11_0_din                   |  out|    8|     ap_fifo|                                  A_fifo_11_0|       pointer|
|A_fifo_11_0_num_data_valid        |   in|    2|     ap_fifo|                                  A_fifo_11_0|       pointer|
|A_fifo_11_0_fifo_cap              |   in|    2|     ap_fifo|                                  A_fifo_11_0|       pointer|
|A_fifo_11_0_full_n                |   in|    1|     ap_fifo|                                  A_fifo_11_0|       pointer|
|A_fifo_11_0_write                 |  out|    1|     ap_fifo|                                  A_fifo_11_0|       pointer|
|B_fifo_0_0_din                    |  out|    8|     ap_fifo|                                   B_fifo_0_0|       pointer|
|B_fifo_0_0_num_data_valid         |   in|    2|     ap_fifo|                                   B_fifo_0_0|       pointer|
|B_fifo_0_0_fifo_cap               |   in|    2|     ap_fifo|                                   B_fifo_0_0|       pointer|
|B_fifo_0_0_full_n                 |   in|    1|     ap_fifo|                                   B_fifo_0_0|       pointer|
|B_fifo_0_0_write                  |  out|    1|     ap_fifo|                                   B_fifo_0_0|       pointer|
|B_fifo_1_0_din                    |  out|    8|     ap_fifo|                                   B_fifo_1_0|       pointer|
|B_fifo_1_0_num_data_valid         |   in|    2|     ap_fifo|                                   B_fifo_1_0|       pointer|
|B_fifo_1_0_fifo_cap               |   in|    2|     ap_fifo|                                   B_fifo_1_0|       pointer|
|B_fifo_1_0_full_n                 |   in|    1|     ap_fifo|                                   B_fifo_1_0|       pointer|
|B_fifo_1_0_write                  |  out|    1|     ap_fifo|                                   B_fifo_1_0|       pointer|
|B_fifo_2_0_din                    |  out|    8|     ap_fifo|                                   B_fifo_2_0|       pointer|
|B_fifo_2_0_num_data_valid         |   in|    2|     ap_fifo|                                   B_fifo_2_0|       pointer|
|B_fifo_2_0_fifo_cap               |   in|    2|     ap_fifo|                                   B_fifo_2_0|       pointer|
|B_fifo_2_0_full_n                 |   in|    1|     ap_fifo|                                   B_fifo_2_0|       pointer|
|B_fifo_2_0_write                  |  out|    1|     ap_fifo|                                   B_fifo_2_0|       pointer|
|B_fifo_3_0_din                    |  out|    8|     ap_fifo|                                   B_fifo_3_0|       pointer|
|B_fifo_3_0_num_data_valid         |   in|    2|     ap_fifo|                                   B_fifo_3_0|       pointer|
|B_fifo_3_0_fifo_cap               |   in|    2|     ap_fifo|                                   B_fifo_3_0|       pointer|
|B_fifo_3_0_full_n                 |   in|    1|     ap_fifo|                                   B_fifo_3_0|       pointer|
|B_fifo_3_0_write                  |  out|    1|     ap_fifo|                                   B_fifo_3_0|       pointer|
|B_fifo_4_0_din                    |  out|    8|     ap_fifo|                                   B_fifo_4_0|       pointer|
|B_fifo_4_0_num_data_valid         |   in|    2|     ap_fifo|                                   B_fifo_4_0|       pointer|
|B_fifo_4_0_fifo_cap               |   in|    2|     ap_fifo|                                   B_fifo_4_0|       pointer|
|B_fifo_4_0_full_n                 |   in|    1|     ap_fifo|                                   B_fifo_4_0|       pointer|
|B_fifo_4_0_write                  |  out|    1|     ap_fifo|                                   B_fifo_4_0|       pointer|
|B_fifo_5_0_din                    |  out|    8|     ap_fifo|                                   B_fifo_5_0|       pointer|
|B_fifo_5_0_num_data_valid         |   in|    2|     ap_fifo|                                   B_fifo_5_0|       pointer|
|B_fifo_5_0_fifo_cap               |   in|    2|     ap_fifo|                                   B_fifo_5_0|       pointer|
|B_fifo_5_0_full_n                 |   in|    1|     ap_fifo|                                   B_fifo_5_0|       pointer|
|B_fifo_5_0_write                  |  out|    1|     ap_fifo|                                   B_fifo_5_0|       pointer|
|B_fifo_6_0_din                    |  out|    8|     ap_fifo|                                   B_fifo_6_0|       pointer|
|B_fifo_6_0_num_data_valid         |   in|    2|     ap_fifo|                                   B_fifo_6_0|       pointer|
|B_fifo_6_0_fifo_cap               |   in|    2|     ap_fifo|                                   B_fifo_6_0|       pointer|
|B_fifo_6_0_full_n                 |   in|    1|     ap_fifo|                                   B_fifo_6_0|       pointer|
|B_fifo_6_0_write                  |  out|    1|     ap_fifo|                                   B_fifo_6_0|       pointer|
|B_fifo_7_0_din                    |  out|    8|     ap_fifo|                                   B_fifo_7_0|       pointer|
|B_fifo_7_0_num_data_valid         |   in|    2|     ap_fifo|                                   B_fifo_7_0|       pointer|
|B_fifo_7_0_fifo_cap               |   in|    2|     ap_fifo|                                   B_fifo_7_0|       pointer|
|B_fifo_7_0_full_n                 |   in|    1|     ap_fifo|                                   B_fifo_7_0|       pointer|
|B_fifo_7_0_write                  |  out|    1|     ap_fifo|                                   B_fifo_7_0|       pointer|
|B_fifo_8_0_din                    |  out|    8|     ap_fifo|                                   B_fifo_8_0|       pointer|
|B_fifo_8_0_num_data_valid         |   in|    2|     ap_fifo|                                   B_fifo_8_0|       pointer|
|B_fifo_8_0_fifo_cap               |   in|    2|     ap_fifo|                                   B_fifo_8_0|       pointer|
|B_fifo_8_0_full_n                 |   in|    1|     ap_fifo|                                   B_fifo_8_0|       pointer|
|B_fifo_8_0_write                  |  out|    1|     ap_fifo|                                   B_fifo_8_0|       pointer|
|B_fifo_9_0_din                    |  out|    8|     ap_fifo|                                   B_fifo_9_0|       pointer|
|B_fifo_9_0_num_data_valid         |   in|    2|     ap_fifo|                                   B_fifo_9_0|       pointer|
|B_fifo_9_0_fifo_cap               |   in|    2|     ap_fifo|                                   B_fifo_9_0|       pointer|
|B_fifo_9_0_full_n                 |   in|    1|     ap_fifo|                                   B_fifo_9_0|       pointer|
|B_fifo_9_0_write                  |  out|    1|     ap_fifo|                                   B_fifo_9_0|       pointer|
|B_fifo_10_0_din                   |  out|    8|     ap_fifo|                                  B_fifo_10_0|       pointer|
|B_fifo_10_0_num_data_valid        |   in|    2|     ap_fifo|                                  B_fifo_10_0|       pointer|
|B_fifo_10_0_fifo_cap              |   in|    2|     ap_fifo|                                  B_fifo_10_0|       pointer|
|B_fifo_10_0_full_n                |   in|    1|     ap_fifo|                                  B_fifo_10_0|       pointer|
|B_fifo_10_0_write                 |  out|    1|     ap_fifo|                                  B_fifo_10_0|       pointer|
|B_fifo_11_0_din                   |  out|    8|     ap_fifo|                                  B_fifo_11_0|       pointer|
|B_fifo_11_0_num_data_valid        |   in|    2|     ap_fifo|                                  B_fifo_11_0|       pointer|
|B_fifo_11_0_fifo_cap              |   in|    2|     ap_fifo|                                  B_fifo_11_0|       pointer|
|B_fifo_11_0_full_n                |   in|    1|     ap_fifo|                                  B_fifo_11_0|       pointer|
|B_fifo_11_0_write                 |  out|    1|     ap_fifo|                                  B_fifo_11_0|       pointer|
+----------------------------------+-----+-----+------------+---------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.62>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 5 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_fifo_11_0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_fifo_10_0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_fifo_9_0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_fifo_8_0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_fifo_7_0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_fifo_6_0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_fifo_5_0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_fifo_4_0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_fifo_3_0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_fifo_2_0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_fifo_1_0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_fifo_0_0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_fifo_11_0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_fifo_10_0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_fifo_9_0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_fifo_8_0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_fifo_7_0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_fifo_6_0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_fifo_5_0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_fifo_4_0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_fifo_3_0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_fifo_2_0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_fifo_1_0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_fifo_0_0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_A_loader_0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_A_loader_1, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_A_loader_2, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_A_loader_3, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_A_loader_4, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_A_loader_5, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_A_loader_6, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_A_loader_7, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_A_loader_8, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_A_loader_9, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_A_loader_10, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_A_loader_11, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_B_loader_0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_B_loader_1, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_B_loader_2, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_B_loader_3, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_B_loader_4, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_B_loader_5, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_B_loader_6, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_B_loader_7, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_B_loader_8, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_B_loader_9, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_B_loader_10, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_B_loader_11, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %k"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond.i.i"   --->   Operation 55 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%k_16 = load i12 %k" [systolic_array.cpp:98]   --->   Operation 56 'load' 'k_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.99ns)   --->   "%icmp_ln98 = icmp_eq  i12 %k_16, i12 3072" [systolic_array.cpp:98]   --->   Operation 57 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3072, i64 3072, i64 3072"   --->   Operation 58 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.54ns)   --->   "%k_17 = add i12 %k_16, i12 1" [systolic_array.cpp:98]   --->   Operation 59 'add' 'k_17' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln98, void %for.inc53.i.i, void %systolic_array_k_3072_for.cond.i.exit.exitStub" [systolic_array.cpp:98]   --->   Operation 60 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (3.63ns)   --->   "%tmp = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %block_A_loader_0" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 61 'read' 'tmp' <Predicate = (!icmp_ln98)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 62 [1/1] (3.63ns)   --->   "%tmp_77 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %block_A_loader_1" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 62 'read' 'tmp_77' <Predicate = (!icmp_ln98)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 63 [1/1] (3.63ns)   --->   "%tmp_78 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %block_A_loader_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 63 'read' 'tmp_78' <Predicate = (!icmp_ln98)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 64 [1/1] (3.63ns)   --->   "%tmp_79 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %block_A_loader_3" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 64 'read' 'tmp_79' <Predicate = (!icmp_ln98)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 65 [1/1] (3.63ns)   --->   "%tmp_80 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %block_A_loader_4" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 65 'read' 'tmp_80' <Predicate = (!icmp_ln98)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 66 [1/1] (3.63ns)   --->   "%tmp_81 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %block_A_loader_5" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 66 'read' 'tmp_81' <Predicate = (!icmp_ln98)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 67 [1/1] (3.63ns)   --->   "%tmp_82 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %block_A_loader_6" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 67 'read' 'tmp_82' <Predicate = (!icmp_ln98)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 68 [1/1] (3.63ns)   --->   "%tmp_83 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %block_A_loader_7" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 68 'read' 'tmp_83' <Predicate = (!icmp_ln98)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 69 [1/1] (3.63ns)   --->   "%tmp_84 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %block_A_loader_8" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 69 'read' 'tmp_84' <Predicate = (!icmp_ln98)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 70 [1/1] (3.63ns)   --->   "%tmp_85 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %block_A_loader_9" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 70 'read' 'tmp_85' <Predicate = (!icmp_ln98)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 71 [1/1] (3.63ns)   --->   "%tmp_86 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %block_A_loader_10" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 71 'read' 'tmp_86' <Predicate = (!icmp_ln98)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 72 [1/1] (3.63ns)   --->   "%tmp_87 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %block_A_loader_11" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 72 'read' 'tmp_87' <Predicate = (!icmp_ln98)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 73 [1/1] (3.63ns)   --->   "%tmp_88 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %block_B_loader_0" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 73 'read' 'tmp_88' <Predicate = (!icmp_ln98)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 74 [1/1] (3.63ns)   --->   "%tmp_89 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %block_B_loader_1" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 74 'read' 'tmp_89' <Predicate = (!icmp_ln98)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 75 [1/1] (3.63ns)   --->   "%tmp_90 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %block_B_loader_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 75 'read' 'tmp_90' <Predicate = (!icmp_ln98)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 76 [1/1] (3.63ns)   --->   "%tmp_91 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %block_B_loader_3" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 76 'read' 'tmp_91' <Predicate = (!icmp_ln98)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 77 [1/1] (3.63ns)   --->   "%tmp_92 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %block_B_loader_4" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 77 'read' 'tmp_92' <Predicate = (!icmp_ln98)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 78 [1/1] (3.63ns)   --->   "%tmp_93 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %block_B_loader_5" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 78 'read' 'tmp_93' <Predicate = (!icmp_ln98)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 79 [1/1] (3.63ns)   --->   "%tmp_94 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %block_B_loader_6" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 79 'read' 'tmp_94' <Predicate = (!icmp_ln98)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 80 [1/1] (3.63ns)   --->   "%tmp_95 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %block_B_loader_7" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 80 'read' 'tmp_95' <Predicate = (!icmp_ln98)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 81 [1/1] (3.63ns)   --->   "%tmp_96 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %block_B_loader_8" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 81 'read' 'tmp_96' <Predicate = (!icmp_ln98)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 82 [1/1] (3.63ns)   --->   "%tmp_97 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %block_B_loader_9" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 82 'read' 'tmp_97' <Predicate = (!icmp_ln98)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 83 [1/1] (3.63ns)   --->   "%tmp_98 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %block_B_loader_10" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 83 'read' 'tmp_98' <Predicate = (!icmp_ln98)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 84 [1/1] (3.63ns)   --->   "%tmp_99 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %block_B_loader_11" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 84 'read' 'tmp_99' <Predicate = (!icmp_ln98)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 85 [1/1] (1.58ns)   --->   "%store_ln98 = store i12 %k_17, i12 %k" [systolic_array.cpp:98]   --->   Operation 85 'store' 'store_ln98' <Predicate = (!icmp_ln98)> <Delay = 1.58>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 113 'ret' 'ret_ln0' <Predicate = (icmp_ln98)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%specpipeline_ln99 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_43" [systolic_array.cpp:99]   --->   Operation 86 'specpipeline' 'specpipeline_ln99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln100 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [systolic_array.cpp:100]   --->   Operation 87 'specloopname' 'specloopname_ln100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %A_fifo_0_0, i8 %tmp" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 88 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 89 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %A_fifo_1_0, i8 %tmp_77" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 89 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 90 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %A_fifo_2_0, i8 %tmp_78" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 90 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 91 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %A_fifo_3_0, i8 %tmp_79" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 91 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 92 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %A_fifo_4_0, i8 %tmp_80" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 92 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 93 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %A_fifo_5_0, i8 %tmp_81" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 93 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 94 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %A_fifo_6_0, i8 %tmp_82" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 94 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 95 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %A_fifo_7_0, i8 %tmp_83" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 95 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 96 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %A_fifo_8_0, i8 %tmp_84" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 96 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 97 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %A_fifo_9_0, i8 %tmp_85" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 97 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 98 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %A_fifo_10_0, i8 %tmp_86" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 98 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 99 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %A_fifo_11_0, i8 %tmp_87" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 99 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 100 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %B_fifo_0_0, i8 %tmp_88" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 100 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 101 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %B_fifo_1_0, i8 %tmp_89" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 101 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 102 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %B_fifo_2_0, i8 %tmp_90" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 102 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 103 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %B_fifo_3_0, i8 %tmp_91" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 103 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 104 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %B_fifo_4_0, i8 %tmp_92" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 104 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 105 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %B_fifo_5_0, i8 %tmp_93" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 105 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 106 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %B_fifo_6_0, i8 %tmp_94" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 106 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 107 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %B_fifo_7_0, i8 %tmp_95" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 107 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 108 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %B_fifo_8_0, i8 %tmp_96" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 108 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 109 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %B_fifo_9_0, i8 %tmp_97" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 109 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 110 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %B_fifo_10_0, i8 %tmp_98" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 110 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 111 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %B_fifo_11_0, i8 %tmp_99" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 111 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln98 = br void %for.cond.i.i" [systolic_array.cpp:98]   --->   Operation 112 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ block_A_loader_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_A_loader_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_A_loader_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_A_loader_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_A_loader_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_4_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_A_loader_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_5_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_A_loader_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_6_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_A_loader_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_7_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_A_loader_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_8_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_A_loader_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_9_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_A_loader_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_10_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_A_loader_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_11_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_4_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_5_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_6_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_7_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_8_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_9_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_10_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_11_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                  (alloca           ) [ 010]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
store_ln0          (store            ) [ 000]
br_ln0             (br               ) [ 000]
k_16               (load             ) [ 000]
icmp_ln98          (icmp             ) [ 010]
empty              (speclooptripcount) [ 000]
k_17               (add              ) [ 000]
br_ln98            (br               ) [ 000]
tmp                (read             ) [ 011]
tmp_77             (read             ) [ 011]
tmp_78             (read             ) [ 011]
tmp_79             (read             ) [ 011]
tmp_80             (read             ) [ 011]
tmp_81             (read             ) [ 011]
tmp_82             (read             ) [ 011]
tmp_83             (read             ) [ 011]
tmp_84             (read             ) [ 011]
tmp_85             (read             ) [ 011]
tmp_86             (read             ) [ 011]
tmp_87             (read             ) [ 011]
tmp_88             (read             ) [ 011]
tmp_89             (read             ) [ 011]
tmp_90             (read             ) [ 011]
tmp_91             (read             ) [ 011]
tmp_92             (read             ) [ 011]
tmp_93             (read             ) [ 011]
tmp_94             (read             ) [ 011]
tmp_95             (read             ) [ 011]
tmp_96             (read             ) [ 011]
tmp_97             (read             ) [ 011]
tmp_98             (read             ) [ 011]
tmp_99             (read             ) [ 011]
store_ln98         (store            ) [ 000]
specpipeline_ln99  (specpipeline     ) [ 000]
specloopname_ln100 (specloopname     ) [ 000]
write_ln174        (write            ) [ 000]
write_ln174        (write            ) [ 000]
write_ln174        (write            ) [ 000]
write_ln174        (write            ) [ 000]
write_ln174        (write            ) [ 000]
write_ln174        (write            ) [ 000]
write_ln174        (write            ) [ 000]
write_ln174        (write            ) [ 000]
write_ln174        (write            ) [ 000]
write_ln174        (write            ) [ 000]
write_ln174        (write            ) [ 000]
write_ln174        (write            ) [ 000]
write_ln174        (write            ) [ 000]
write_ln174        (write            ) [ 000]
write_ln174        (write            ) [ 000]
write_ln174        (write            ) [ 000]
write_ln174        (write            ) [ 000]
write_ln174        (write            ) [ 000]
write_ln174        (write            ) [ 000]
write_ln174        (write            ) [ 000]
write_ln174        (write            ) [ 000]
write_ln174        (write            ) [ 000]
write_ln174        (write            ) [ 000]
write_ln174        (write            ) [ 000]
br_ln98            (br               ) [ 000]
ret_ln0            (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="block_A_loader_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_fifo_0_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_0_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="block_A_loader_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_fifo_1_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_1_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="block_A_loader_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="A_fifo_2_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_2_0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="block_A_loader_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="A_fifo_3_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_3_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="block_A_loader_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="A_fifo_4_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_4_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="block_A_loader_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="A_fifo_5_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_5_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="block_A_loader_6">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="A_fifo_6_0">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_6_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="block_A_loader_7">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_7"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="A_fifo_7_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_7_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="block_A_loader_8">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="A_fifo_8_0">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_8_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="block_A_loader_9">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_9"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="A_fifo_9_0">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_9_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="block_A_loader_10">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_10"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="A_fifo_10_0">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_10_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="block_A_loader_11">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_11"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="A_fifo_11_0">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_11_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="block_B_loader_0">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_0"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="B_fifo_0_0">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_0_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="block_B_loader_1">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="B_fifo_1_0">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_1_0"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="block_B_loader_2">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="B_fifo_2_0">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_2_0"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="block_B_loader_3">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="B_fifo_3_0">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_3_0"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="block_B_loader_4">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="B_fifo_4_0">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_4_0"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="block_B_loader_5">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="B_fifo_5_0">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_5_0"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="block_B_loader_6">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_6"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="B_fifo_6_0">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_6_0"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="block_B_loader_7">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_7"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="B_fifo_7_0">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_7_0"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="block_B_loader_8">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_8"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="B_fifo_8_0">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_8_0"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="block_B_loader_9">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_9"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="B_fifo_9_0">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_9_0"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="block_B_loader_10">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_10"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="B_fifo_10_0">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_10_0"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="block_B_loader_11">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_11"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="B_fifo_11_0">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_11_0"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_54"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="k_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="0"/>
<pin id="135" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_77_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_77/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_78_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_78/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_79_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="0"/>
<pin id="153" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_79/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_80_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="159" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_80/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_81_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="8" slack="0"/>
<pin id="165" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_81/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_82_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_82/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_83_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="0"/>
<pin id="177" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_83/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_84_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_84/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_85_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_85/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_86_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_86/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_87_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_87/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_88_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="0"/>
<pin id="207" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_88/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_89_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="0"/>
<pin id="213" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_89/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_90_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="8" slack="0"/>
<pin id="219" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_90/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_91_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="0"/>
<pin id="225" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_91/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_92_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="8" slack="0"/>
<pin id="231" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_92/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_93_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="8" slack="0"/>
<pin id="237" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_93/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_94_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="0"/>
<pin id="243" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_94/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_95_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="0"/>
<pin id="249" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_95/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_96_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="8" slack="0"/>
<pin id="255" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_96/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_97_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="8" slack="0"/>
<pin id="261" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_97/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_98_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="0" index="1" bw="8" slack="0"/>
<pin id="267" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_98/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_99_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="0" index="1" bw="8" slack="0"/>
<pin id="273" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_99/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="write_ln174_write_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="0" slack="0"/>
<pin id="278" dir="0" index="1" bw="8" slack="0"/>
<pin id="279" dir="0" index="2" bw="8" slack="1"/>
<pin id="280" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="write_ln174_write_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="0" slack="0"/>
<pin id="285" dir="0" index="1" bw="8" slack="0"/>
<pin id="286" dir="0" index="2" bw="8" slack="1"/>
<pin id="287" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="write_ln174_write_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="0" slack="0"/>
<pin id="292" dir="0" index="1" bw="8" slack="0"/>
<pin id="293" dir="0" index="2" bw="8" slack="1"/>
<pin id="294" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="write_ln174_write_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="0" slack="0"/>
<pin id="299" dir="0" index="1" bw="8" slack="0"/>
<pin id="300" dir="0" index="2" bw="8" slack="1"/>
<pin id="301" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="write_ln174_write_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="0" slack="0"/>
<pin id="306" dir="0" index="1" bw="8" slack="0"/>
<pin id="307" dir="0" index="2" bw="8" slack="1"/>
<pin id="308" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="write_ln174_write_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="0" slack="0"/>
<pin id="313" dir="0" index="1" bw="8" slack="0"/>
<pin id="314" dir="0" index="2" bw="8" slack="1"/>
<pin id="315" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="write_ln174_write_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="0" slack="0"/>
<pin id="320" dir="0" index="1" bw="8" slack="0"/>
<pin id="321" dir="0" index="2" bw="8" slack="1"/>
<pin id="322" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="write_ln174_write_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="0" slack="0"/>
<pin id="327" dir="0" index="1" bw="8" slack="0"/>
<pin id="328" dir="0" index="2" bw="8" slack="1"/>
<pin id="329" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="write_ln174_write_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="0" slack="0"/>
<pin id="334" dir="0" index="1" bw="8" slack="0"/>
<pin id="335" dir="0" index="2" bw="8" slack="1"/>
<pin id="336" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="write_ln174_write_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="0" slack="0"/>
<pin id="341" dir="0" index="1" bw="8" slack="0"/>
<pin id="342" dir="0" index="2" bw="8" slack="1"/>
<pin id="343" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="write_ln174_write_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="0" slack="0"/>
<pin id="348" dir="0" index="1" bw="8" slack="0"/>
<pin id="349" dir="0" index="2" bw="8" slack="1"/>
<pin id="350" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="write_ln174_write_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="0" slack="0"/>
<pin id="355" dir="0" index="1" bw="8" slack="0"/>
<pin id="356" dir="0" index="2" bw="8" slack="1"/>
<pin id="357" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="write_ln174_write_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="0" slack="0"/>
<pin id="362" dir="0" index="1" bw="8" slack="0"/>
<pin id="363" dir="0" index="2" bw="8" slack="1"/>
<pin id="364" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="write_ln174_write_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="0" slack="0"/>
<pin id="369" dir="0" index="1" bw="8" slack="0"/>
<pin id="370" dir="0" index="2" bw="8" slack="1"/>
<pin id="371" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="write_ln174_write_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="0" slack="0"/>
<pin id="376" dir="0" index="1" bw="8" slack="0"/>
<pin id="377" dir="0" index="2" bw="8" slack="1"/>
<pin id="378" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="write_ln174_write_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="0" slack="0"/>
<pin id="383" dir="0" index="1" bw="8" slack="0"/>
<pin id="384" dir="0" index="2" bw="8" slack="1"/>
<pin id="385" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="write_ln174_write_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="0" slack="0"/>
<pin id="390" dir="0" index="1" bw="8" slack="0"/>
<pin id="391" dir="0" index="2" bw="8" slack="1"/>
<pin id="392" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="write_ln174_write_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="0" slack="0"/>
<pin id="397" dir="0" index="1" bw="8" slack="0"/>
<pin id="398" dir="0" index="2" bw="8" slack="1"/>
<pin id="399" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="write_ln174_write_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="0" slack="0"/>
<pin id="404" dir="0" index="1" bw="8" slack="0"/>
<pin id="405" dir="0" index="2" bw="8" slack="1"/>
<pin id="406" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="write_ln174_write_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="0" slack="0"/>
<pin id="411" dir="0" index="1" bw="8" slack="0"/>
<pin id="412" dir="0" index="2" bw="8" slack="1"/>
<pin id="413" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="write_ln174_write_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="0" slack="0"/>
<pin id="418" dir="0" index="1" bw="8" slack="0"/>
<pin id="419" dir="0" index="2" bw="8" slack="1"/>
<pin id="420" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="write_ln174_write_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="0" slack="0"/>
<pin id="425" dir="0" index="1" bw="8" slack="0"/>
<pin id="426" dir="0" index="2" bw="8" slack="1"/>
<pin id="427" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="write_ln174_write_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="0" slack="0"/>
<pin id="432" dir="0" index="1" bw="8" slack="0"/>
<pin id="433" dir="0" index="2" bw="8" slack="1"/>
<pin id="434" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="write_ln174_write_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="0" slack="0"/>
<pin id="439" dir="0" index="1" bw="8" slack="0"/>
<pin id="440" dir="0" index="2" bw="8" slack="1"/>
<pin id="441" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="store_ln0_store_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="12" slack="0"/>
<pin id="447" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="k_16_load_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="12" slack="0"/>
<pin id="451" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_16/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="icmp_ln98_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="12" slack="0"/>
<pin id="454" dir="0" index="1" bw="12" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="k_17_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="12" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_17/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="store_ln98_store_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="12" slack="0"/>
<pin id="466" dir="0" index="1" bw="12" slack="0"/>
<pin id="467" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/1 "/>
</bind>
</comp>

<comp id="469" class="1005" name="k_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="12" slack="0"/>
<pin id="471" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="479" class="1005" name="tmp_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="1"/>
<pin id="481" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="484" class="1005" name="tmp_77_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="1"/>
<pin id="486" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_77 "/>
</bind>
</comp>

<comp id="489" class="1005" name="tmp_78_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="1"/>
<pin id="491" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_78 "/>
</bind>
</comp>

<comp id="494" class="1005" name="tmp_79_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="8" slack="1"/>
<pin id="496" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_79 "/>
</bind>
</comp>

<comp id="499" class="1005" name="tmp_80_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="8" slack="1"/>
<pin id="501" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_80 "/>
</bind>
</comp>

<comp id="504" class="1005" name="tmp_81_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="1"/>
<pin id="506" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_81 "/>
</bind>
</comp>

<comp id="509" class="1005" name="tmp_82_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="8" slack="1"/>
<pin id="511" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_82 "/>
</bind>
</comp>

<comp id="514" class="1005" name="tmp_83_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="8" slack="1"/>
<pin id="516" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_83 "/>
</bind>
</comp>

<comp id="519" class="1005" name="tmp_84_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="1"/>
<pin id="521" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_84 "/>
</bind>
</comp>

<comp id="524" class="1005" name="tmp_85_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="8" slack="1"/>
<pin id="526" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_85 "/>
</bind>
</comp>

<comp id="529" class="1005" name="tmp_86_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="8" slack="1"/>
<pin id="531" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_86 "/>
</bind>
</comp>

<comp id="534" class="1005" name="tmp_87_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="8" slack="1"/>
<pin id="536" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_87 "/>
</bind>
</comp>

<comp id="539" class="1005" name="tmp_88_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="8" slack="1"/>
<pin id="541" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_88 "/>
</bind>
</comp>

<comp id="544" class="1005" name="tmp_89_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="1"/>
<pin id="546" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_89 "/>
</bind>
</comp>

<comp id="549" class="1005" name="tmp_90_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="8" slack="1"/>
<pin id="551" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_90 "/>
</bind>
</comp>

<comp id="554" class="1005" name="tmp_91_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="8" slack="1"/>
<pin id="556" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_91 "/>
</bind>
</comp>

<comp id="559" class="1005" name="tmp_92_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="1"/>
<pin id="561" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_92 "/>
</bind>
</comp>

<comp id="564" class="1005" name="tmp_93_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="8" slack="1"/>
<pin id="566" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_93 "/>
</bind>
</comp>

<comp id="569" class="1005" name="tmp_94_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="8" slack="1"/>
<pin id="571" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_94 "/>
</bind>
</comp>

<comp id="574" class="1005" name="tmp_95_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="1"/>
<pin id="576" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_95 "/>
</bind>
</comp>

<comp id="579" class="1005" name="tmp_96_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="8" slack="1"/>
<pin id="581" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_96 "/>
</bind>
</comp>

<comp id="584" class="1005" name="tmp_97_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="8" slack="1"/>
<pin id="586" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_97 "/>
</bind>
</comp>

<comp id="589" class="1005" name="tmp_98_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="8" slack="1"/>
<pin id="591" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_98 "/>
</bind>
</comp>

<comp id="594" class="1005" name="tmp_99_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="8" slack="1"/>
<pin id="596" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_99 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="131"><net_src comp="96" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="118" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="118" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="118" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="118" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="118" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="16" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="118" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="20" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="118" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="118" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="28" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="118" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="32" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="118" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="36" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="118" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="40" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="118" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="44" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="118" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="48" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="118" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="52" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="118" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="56" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="118" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="60" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="118" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="64" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="118" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="68" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="118" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="72" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="118" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="76" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="118" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="80" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="118" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="84" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="118" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="88" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="118" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="92" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="281"><net_src comp="126" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="2" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="288"><net_src comp="126" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="6" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="295"><net_src comp="126" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="10" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="302"><net_src comp="126" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="14" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="309"><net_src comp="126" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="18" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="316"><net_src comp="126" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="22" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="323"><net_src comp="126" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="26" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="330"><net_src comp="126" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="30" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="337"><net_src comp="126" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="34" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="344"><net_src comp="126" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="38" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="351"><net_src comp="126" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="42" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="358"><net_src comp="126" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="46" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="365"><net_src comp="126" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="50" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="372"><net_src comp="126" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="54" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="379"><net_src comp="126" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="58" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="386"><net_src comp="126" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="62" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="393"><net_src comp="126" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="66" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="400"><net_src comp="126" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="70" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="407"><net_src comp="126" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="74" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="414"><net_src comp="126" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="78" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="421"><net_src comp="126" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="82" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="428"><net_src comp="126" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="86" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="435"><net_src comp="126" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="90" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="442"><net_src comp="126" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="94" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="448"><net_src comp="108" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="456"><net_src comp="449" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="110" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="449" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="116" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="458" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="472"><net_src comp="128" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="474"><net_src comp="469" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="475"><net_src comp="469" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="482"><net_src comp="132" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="487"><net_src comp="138" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="492"><net_src comp="144" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="497"><net_src comp="150" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="502"><net_src comp="156" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="507"><net_src comp="162" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="512"><net_src comp="168" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="517"><net_src comp="174" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="522"><net_src comp="180" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="527"><net_src comp="186" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="532"><net_src comp="192" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="537"><net_src comp="198" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="542"><net_src comp="204" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="547"><net_src comp="210" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="552"><net_src comp="216" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="557"><net_src comp="222" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="562"><net_src comp="228" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="567"><net_src comp="234" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="572"><net_src comp="240" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="577"><net_src comp="246" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="582"><net_src comp="252" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="587"><net_src comp="258" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="423" pin=2"/></net>

<net id="592"><net_src comp="264" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="597"><net_src comp="270" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="437" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: block_A_loader_0 | {}
	Port: A_fifo_0_0 | {2 }
	Port: block_A_loader_1 | {}
	Port: A_fifo_1_0 | {2 }
	Port: block_A_loader_2 | {}
	Port: A_fifo_2_0 | {2 }
	Port: block_A_loader_3 | {}
	Port: A_fifo_3_0 | {2 }
	Port: block_A_loader_4 | {}
	Port: A_fifo_4_0 | {2 }
	Port: block_A_loader_5 | {}
	Port: A_fifo_5_0 | {2 }
	Port: block_A_loader_6 | {}
	Port: A_fifo_6_0 | {2 }
	Port: block_A_loader_7 | {}
	Port: A_fifo_7_0 | {2 }
	Port: block_A_loader_8 | {}
	Port: A_fifo_8_0 | {2 }
	Port: block_A_loader_9 | {}
	Port: A_fifo_9_0 | {2 }
	Port: block_A_loader_10 | {}
	Port: A_fifo_10_0 | {2 }
	Port: block_A_loader_11 | {}
	Port: A_fifo_11_0 | {2 }
	Port: block_B_loader_0 | {}
	Port: B_fifo_0_0 | {2 }
	Port: block_B_loader_1 | {}
	Port: B_fifo_1_0 | {2 }
	Port: block_B_loader_2 | {}
	Port: B_fifo_2_0 | {2 }
	Port: block_B_loader_3 | {}
	Port: B_fifo_3_0 | {2 }
	Port: block_B_loader_4 | {}
	Port: B_fifo_4_0 | {2 }
	Port: block_B_loader_5 | {}
	Port: B_fifo_5_0 | {2 }
	Port: block_B_loader_6 | {}
	Port: B_fifo_6_0 | {2 }
	Port: block_B_loader_7 | {}
	Port: B_fifo_7_0 | {2 }
	Port: block_B_loader_8 | {}
	Port: B_fifo_8_0 | {2 }
	Port: block_B_loader_9 | {}
	Port: B_fifo_9_0 | {2 }
	Port: block_B_loader_10 | {}
	Port: B_fifo_10_0 | {2 }
	Port: block_B_loader_11 | {}
	Port: B_fifo_11_0 | {2 }
 - Input state : 
	Port: systolic_array_k_3072_Loop_data_load_proc23 : block_A_loader_0 | {1 }
	Port: systolic_array_k_3072_Loop_data_load_proc23 : block_A_loader_1 | {1 }
	Port: systolic_array_k_3072_Loop_data_load_proc23 : block_A_loader_2 | {1 }
	Port: systolic_array_k_3072_Loop_data_load_proc23 : block_A_loader_3 | {1 }
	Port: systolic_array_k_3072_Loop_data_load_proc23 : block_A_loader_4 | {1 }
	Port: systolic_array_k_3072_Loop_data_load_proc23 : block_A_loader_5 | {1 }
	Port: systolic_array_k_3072_Loop_data_load_proc23 : block_A_loader_6 | {1 }
	Port: systolic_array_k_3072_Loop_data_load_proc23 : block_A_loader_7 | {1 }
	Port: systolic_array_k_3072_Loop_data_load_proc23 : block_A_loader_8 | {1 }
	Port: systolic_array_k_3072_Loop_data_load_proc23 : block_A_loader_9 | {1 }
	Port: systolic_array_k_3072_Loop_data_load_proc23 : block_A_loader_10 | {1 }
	Port: systolic_array_k_3072_Loop_data_load_proc23 : block_A_loader_11 | {1 }
	Port: systolic_array_k_3072_Loop_data_load_proc23 : block_B_loader_0 | {1 }
	Port: systolic_array_k_3072_Loop_data_load_proc23 : block_B_loader_1 | {1 }
	Port: systolic_array_k_3072_Loop_data_load_proc23 : block_B_loader_2 | {1 }
	Port: systolic_array_k_3072_Loop_data_load_proc23 : block_B_loader_3 | {1 }
	Port: systolic_array_k_3072_Loop_data_load_proc23 : block_B_loader_4 | {1 }
	Port: systolic_array_k_3072_Loop_data_load_proc23 : block_B_loader_5 | {1 }
	Port: systolic_array_k_3072_Loop_data_load_proc23 : block_B_loader_6 | {1 }
	Port: systolic_array_k_3072_Loop_data_load_proc23 : block_B_loader_7 | {1 }
	Port: systolic_array_k_3072_Loop_data_load_proc23 : block_B_loader_8 | {1 }
	Port: systolic_array_k_3072_Loop_data_load_proc23 : block_B_loader_9 | {1 }
	Port: systolic_array_k_3072_Loop_data_load_proc23 : block_B_loader_10 | {1 }
	Port: systolic_array_k_3072_Loop_data_load_proc23 : block_B_loader_11 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		k_16 : 1
		icmp_ln98 : 2
		k_17 : 2
		br_ln98 : 3
		store_ln98 : 3
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln98_fu_452     |    0    |    12   |
|----------|--------------------------|---------|---------|
|    add   |        k_17_fu_458       |    0    |    12   |
|----------|--------------------------|---------|---------|
|          |      tmp_read_fu_132     |    0    |    0    |
|          |    tmp_77_read_fu_138    |    0    |    0    |
|          |    tmp_78_read_fu_144    |    0    |    0    |
|          |    tmp_79_read_fu_150    |    0    |    0    |
|          |    tmp_80_read_fu_156    |    0    |    0    |
|          |    tmp_81_read_fu_162    |    0    |    0    |
|          |    tmp_82_read_fu_168    |    0    |    0    |
|          |    tmp_83_read_fu_174    |    0    |    0    |
|          |    tmp_84_read_fu_180    |    0    |    0    |
|          |    tmp_85_read_fu_186    |    0    |    0    |
|          |    tmp_86_read_fu_192    |    0    |    0    |
|   read   |    tmp_87_read_fu_198    |    0    |    0    |
|          |    tmp_88_read_fu_204    |    0    |    0    |
|          |    tmp_89_read_fu_210    |    0    |    0    |
|          |    tmp_90_read_fu_216    |    0    |    0    |
|          |    tmp_91_read_fu_222    |    0    |    0    |
|          |    tmp_92_read_fu_228    |    0    |    0    |
|          |    tmp_93_read_fu_234    |    0    |    0    |
|          |    tmp_94_read_fu_240    |    0    |    0    |
|          |    tmp_95_read_fu_246    |    0    |    0    |
|          |    tmp_96_read_fu_252    |    0    |    0    |
|          |    tmp_97_read_fu_258    |    0    |    0    |
|          |    tmp_98_read_fu_264    |    0    |    0    |
|          |    tmp_99_read_fu_270    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          | write_ln174_write_fu_276 |    0    |    0    |
|          | write_ln174_write_fu_283 |    0    |    0    |
|          | write_ln174_write_fu_290 |    0    |    0    |
|          | write_ln174_write_fu_297 |    0    |    0    |
|          | write_ln174_write_fu_304 |    0    |    0    |
|          | write_ln174_write_fu_311 |    0    |    0    |
|          | write_ln174_write_fu_318 |    0    |    0    |
|          | write_ln174_write_fu_325 |    0    |    0    |
|          | write_ln174_write_fu_332 |    0    |    0    |
|          | write_ln174_write_fu_339 |    0    |    0    |
|          | write_ln174_write_fu_346 |    0    |    0    |
|   write  | write_ln174_write_fu_353 |    0    |    0    |
|          | write_ln174_write_fu_360 |    0    |    0    |
|          | write_ln174_write_fu_367 |    0    |    0    |
|          | write_ln174_write_fu_374 |    0    |    0    |
|          | write_ln174_write_fu_381 |    0    |    0    |
|          | write_ln174_write_fu_388 |    0    |    0    |
|          | write_ln174_write_fu_395 |    0    |    0    |
|          | write_ln174_write_fu_402 |    0    |    0    |
|          | write_ln174_write_fu_409 |    0    |    0    |
|          | write_ln174_write_fu_416 |    0    |    0    |
|          | write_ln174_write_fu_423 |    0    |    0    |
|          | write_ln174_write_fu_430 |    0    |    0    |
|          | write_ln174_write_fu_437 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    24   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------+--------+
|              |   FF   |
+--------------+--------+
|   k_reg_469  |   12   |
|tmp_77_reg_484|    8   |
|tmp_78_reg_489|    8   |
|tmp_79_reg_494|    8   |
|tmp_80_reg_499|    8   |
|tmp_81_reg_504|    8   |
|tmp_82_reg_509|    8   |
|tmp_83_reg_514|    8   |
|tmp_84_reg_519|    8   |
|tmp_85_reg_524|    8   |
|tmp_86_reg_529|    8   |
|tmp_87_reg_534|    8   |
|tmp_88_reg_539|    8   |
|tmp_89_reg_544|    8   |
|tmp_90_reg_549|    8   |
|tmp_91_reg_554|    8   |
|tmp_92_reg_559|    8   |
|tmp_93_reg_564|    8   |
|tmp_94_reg_569|    8   |
|tmp_95_reg_574|    8   |
|tmp_96_reg_579|    8   |
|tmp_97_reg_584|    8   |
|tmp_98_reg_589|    8   |
|tmp_99_reg_594|    8   |
|  tmp_reg_479 |    8   |
+--------------+--------+
|     Total    |   204  |
+--------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   24   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   204  |    -   |
+-----------+--------+--------+
|   Total   |   204  |   24   |
+-----------+--------+--------+
