Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,441
design__inferred_latch__count,0
design__instance__count,1042
design__instance__area,8627.02
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,5
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.00045305374078452587
power__switching__total,0.00013272753858473152
power__leakage__total,1.0329377353457403E-8
power__total,0.0005857915966771543
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.26014505175249264
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2600883748654826
timing__hold__ws__corner:nom_tt_025C_1v80,0.31404313372003884
timing__setup__ws__corner:nom_tt_025C_1v80,10.294541510629442
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.314043
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,15.347720
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,5
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.2666514584611709
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.26668581986475487
timing__hold__ws__corner:nom_ss_100C_1v60,0.8698114696921874
timing__setup__ws__corner:nom_ss_100C_1v60,8.538784143661086
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.869811
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,10.710031
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,5
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.25815694757049334
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.25811561951723283
timing__hold__ws__corner:nom_ff_n40C_1v95,0.10958956274864139
timing__setup__ws__corner:nom_ff_n40C_1v95,10.88319953850248
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.109590
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,17.080690
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,5
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2571697927402292
clock__skew__worst_setup,0.2573007713052637
timing__hold__ws,0.10754841766014052
timing__setup__ws,8.509902356992447
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.107548
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,10.609298
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 149.32 160.04
design__core__bbox,5.52 10.88 143.52 146.88
design__io,19
design__die__area,23897.2
design__core__area,18768
design__instance__count__stdcell,1042
design__instance__area__stdcell,8627.02
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.459667
design__instance__utilization__stdcell,0.459667
design__instance__count__class:inverter,23
design__instance__count__class:sequential_cell,129
design__instance__count__class:multi_input_combinational_cell,452
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,1299
design__instance__count__class:tap_cell,260
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
floorplan__design__io,17
design__io__hpwl,1023202
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,14289.2
design__violations,0
design__instance__count__class:timing_repair_buffer,146
design__instance__count__class:clock_buffer,22
design__instance__count__class:clock_inverter,10
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,84
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,783
route__net__special,2
route__drc_errors__iter:1,328
route__wirelength__iter:1,16294
route__drc_errors__iter:2,116
route__wirelength__iter:2,16178
route__drc_errors__iter:3,68
route__wirelength__iter:3,16085
route__drc_errors__iter:4,40
route__wirelength__iter:4,16100
route__drc_errors__iter:5,0
route__wirelength__iter:5,16096
route__drc_errors,0
route__wirelength,16096
route__vias,5414
route__vias__singlecut,5414
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,300.99
timing__unannotated_net__count__corner:nom_tt_025C_1v80,18
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,18
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,18
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,5
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2589781518094582
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.25910305190326094
timing__hold__ws__corner:min_tt_025C_1v80,0.3111037626680614
timing__setup__ws__corner:min_tt_025C_1v80,10.30454062356122
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.311104
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,15.406729
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,18
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,5
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.2650300887101528
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.26532407577538814
timing__hold__ws__corner:min_ss_100C_1v60,0.8660095108368318
timing__setup__ws__corner:min_ss_100C_1v60,8.564403650901907
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.866010
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,10.813900
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,18
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,5
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2571697927402292
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2573007713052637
timing__hold__ws__corner:min_ff_n40C_1v95,0.10754841766014052
timing__setup__ws__corner:min_ff_n40C_1v95,10.890742838034333
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.107548
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,17.120571
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,18
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,5
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2618516866342134
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.2614114831924997
timing__hold__ws__corner:max_tt_025C_1v80,0.31714787249621107
timing__setup__ws__corner:max_tt_025C_1v80,10.28306180423015
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.317148
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,15.290376
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,18
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,5
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.26832617443003093
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.26814026757929965
timing__hold__ws__corner:max_ss_100C_1v60,0.875083696940636
timing__setup__ws__corner:max_ss_100C_1v60,8.509902356992447
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.875084
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,10.609298
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,18
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,5
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2597745425631209
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.25925531899539467
timing__hold__ws__corner:max_ff_n40C_1v95,0.11179041342375137
timing__setup__ws__corner:max_ff_n40C_1v95,10.875267216811796
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.111790
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,17.040817
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,18
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,18
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79931
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79988
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000692438
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000540972
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.000114161
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000540972
design_powergrid__voltage__worst,0.000540972
design_powergrid__voltage__worst__net:VPWR,1.79931
design_powergrid__drop__worst,0.000692438
design_powergrid__drop__worst__net:VPWR,0.000692438
design_powergrid__voltage__worst__net:VGND,0.000540972
design_powergrid__drop__worst__net:VGND,0.000540972
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000120000000000000003040102891649354432956897653639316558837890625
ir__drop__worst,0.000692000000000000015272505482499809659202583134174346923828125
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
