{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639089326750 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639089326750 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 09 16:35:26 2021 " "Processing started: Thu Dec 09 16:35:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639089326750 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639089326750 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i2s-quest -c i2s-quest " "Command: quartus_map --read_settings_files=on --write_settings_files=off i2s-quest -c i2s-quest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639089326750 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639089327176 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639089327176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_input.v 1 1 " "Found 1 design units, including 1 entities, in source file data_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_input " "Found entity 1: data_input" {  } { { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639089334604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639089334604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639089334606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639089334606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_lr.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div_lr.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_LR " "Found entity 1: clk_div_LR" {  } { { "clk_div_LR.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/clk_div_LR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639089334607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639089334607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_data.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_data " "Found entity 1: clk_div_data" {  } { { "clk_div_data.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/clk_div_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639089334608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639089334608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_master.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_master " "Found entity 1: clk_div_master" {  } { { "clk_div_master.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/clk_div_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639089334610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639089334610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file data_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_shift " "Found entity 1: data_shift" {  } { { "data_shift.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639089334611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639089334611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rpi_interrupt_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file rpi_interrupt_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 rpi_interrupt_clk " "Found entity 1: rpi_interrupt_clk" {  } { { "rpi_interrupt_clk.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/rpi_interrupt_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639089334612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639089334612 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "rpi_interrupt_clk.v(12) " "Verilog HDL or VHDL warning at rpi_interrupt_clk.v(12): conditional expression evaluates to a constant" {  } { { "rpi_interrupt_clk.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/rpi_interrupt_clk.v" 12 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1639089334613 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639089334651 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp top.v(18) " "Verilog HDL or VHDL warning at top.v(18): object \"temp\" assigned a value but never read" {  } { { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639089334651 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_master clk_div_master:master_clk_div " "Elaborating entity \"clk_div_master\" for hierarchy \"clk_div_master:master_clk_div\"" {  } { { "top.v" "master_clk_div" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639089334652 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 clk_div_master.v(12) " "Verilog HDL assignment warning at clk_div_master.v(12): truncated value with size 32 to match size of target (3)" {  } { { "clk_div_master.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/clk_div_master.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639089334652 "|top|clk_div_master:master_clk_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_LR clk_div_LR:lr_clk_div " "Elaborating entity \"clk_div_LR\" for hierarchy \"clk_div_LR:lr_clk_div\"" {  } { { "top.v" "lr_clk_div" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639089334653 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clk_div_LR.v(12) " "Verilog HDL assignment warning at clk_div_LR.v(12): truncated value with size 32 to match size of target (8)" {  } { { "clk_div_LR.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/clk_div_LR.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639089334653 "|top|clk_div_LR:lr_clk_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_data clk_div_data:data_clk_div " "Elaborating entity \"clk_div_data\" for hierarchy \"clk_div_data:data_clk_div\"" {  } { { "top.v" "data_clk_div" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639089334654 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 clk_div_data.v(21) " "Verilog HDL assignment warning at clk_div_data.v(21): truncated value with size 32 to match size of target (5)" {  } { { "clk_div_data.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/clk_div_data.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639089334654 "|top|clk_div_data:data_clk_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_input data_input:rpi_data " "Elaborating entity \"data_input\" for hierarchy \"data_input:rpi_data\"" {  } { { "top.v" "rpi_data" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639089334654 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 data_input.v(39) " "Verilog HDL assignment warning at data_input.v(39): truncated value with size 32 to match size of target (5)" {  } { { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639089334657 "|top|data_input:rpi_data"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 data_input.v(44) " "Verilog HDL assignment warning at data_input.v(44): truncated value with size 32 to match size of target (6)" {  } { { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639089334657 "|top|data_input:rpi_data"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 data_input.v(54) " "Verilog HDL assignment warning at data_input.v(54): truncated value with size 32 to match size of target (6)" {  } { { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639089334657 "|top|data_input:rpi_data"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debug\[9..7\] data_input.v(10) " "Output port \"debug\[9..7\]\" at data_input.v(10) has no driver" {  } { { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639089334657 "|top|data_input:rpi_data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_input:rpi_data\|altsyncram:data_regs\[0\]\[23\] " "Elaborating entity \"altsyncram\" for hierarchy \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[23\]\"" {  } { { "data_input.v" "data_regs\[0\]\[23\]" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639089334693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[23\] " "Elaborated megafunction instantiation \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[23\]\"" {  } { { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639089334694 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[23\] " "Instantiated megafunction \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[23\]\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639089334694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639089334694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639089334694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639089334694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639089334694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639089334694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639089334694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639089334694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639089334694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639089334694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639089334694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639089334694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639089334694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639089334694 ""}  } { { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639089334694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fik1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fik1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fik1 " "Found entity 1: altsyncram_fik1" {  } { { "db/altsyncram_fik1.tdf" "" { Text "C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_fik1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639089334741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639089334741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fik1 data_input:rpi_data\|altsyncram:data_regs\[0\]\[23\]\|altsyncram_fik1:auto_generated " "Elaborating entity \"altsyncram_fik1\" for hierarchy \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[23\]\|altsyncram_fik1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639089334741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_shift data_shift:shift " "Elaborating entity \"data_shift\" for hierarchy \"data_shift:shift\"" {  } { { "top.v" "shift" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639089334869 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 data_shift.v(15) " "Verilog HDL assignment warning at data_shift.v(15): truncated value with size 32 to match size of target (5)" {  } { { "data_shift.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_shift.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639089334869 "|top|data_shift:shift"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rpi_interrupt_clk rpi_interrupt_clk:done " "Elaborating entity \"rpi_interrupt_clk\" for hierarchy \"rpi_interrupt_clk:done\"" {  } { { "top.v" "done" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639089334870 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "immediate rpi_interrupt_clk.v(5) " "Verilog HDL or VHDL warning at rpi_interrupt_clk.v(5): object \"immediate\" assigned a value but never read" {  } { { "rpi_interrupt_clk.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/rpi_interrupt_clk.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639089334870 "|top|rpi_interrupt_clk:done"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 rpi_interrupt_clk.v(14) " "Verilog HDL assignment warning at rpi_interrupt_clk.v(14): truncated value with size 32 to match size of target (17)" {  } { { "rpi_interrupt_clk.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/rpi_interrupt_clk.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639089334870 "|top|rpi_interrupt_clk:done"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[1\]\|altsyncram_fik1:auto_generated\|q_b\[0\] " "Synthesized away node \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[1\]\|altsyncram_fik1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fik1.tdf" "" { Text "C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_fik1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } } { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639089334970 "|top|data_input:rpi_data|altsyncram:data_regs[0][1]|altsyncram_fik1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[2\]\|altsyncram_fik1:auto_generated\|q_b\[0\] " "Synthesized away node \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[2\]\|altsyncram_fik1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fik1.tdf" "" { Text "C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_fik1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } } { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639089334970 "|top|data_input:rpi_data|altsyncram:data_regs[0][2]|altsyncram_fik1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[3\]\|altsyncram_fik1:auto_generated\|q_b\[0\] " "Synthesized away node \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[3\]\|altsyncram_fik1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fik1.tdf" "" { Text "C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_fik1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } } { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639089334970 "|top|data_input:rpi_data|altsyncram:data_regs[0][3]|altsyncram_fik1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[4\]\|altsyncram_fik1:auto_generated\|q_b\[0\] " "Synthesized away node \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[4\]\|altsyncram_fik1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fik1.tdf" "" { Text "C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_fik1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } } { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639089334970 "|top|data_input:rpi_data|altsyncram:data_regs[0][4]|altsyncram_fik1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[5\]\|altsyncram_fik1:auto_generated\|q_b\[0\] " "Synthesized away node \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[5\]\|altsyncram_fik1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fik1.tdf" "" { Text "C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_fik1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } } { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639089334970 "|top|data_input:rpi_data|altsyncram:data_regs[0][5]|altsyncram_fik1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[6\]\|altsyncram_fik1:auto_generated\|q_b\[0\] " "Synthesized away node \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[6\]\|altsyncram_fik1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fik1.tdf" "" { Text "C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_fik1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } } { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639089334970 "|top|data_input:rpi_data|altsyncram:data_regs[0][6]|altsyncram_fik1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[7\]\|altsyncram_fik1:auto_generated\|q_b\[0\] " "Synthesized away node \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[7\]\|altsyncram_fik1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fik1.tdf" "" { Text "C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_fik1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } } { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639089334970 "|top|data_input:rpi_data|altsyncram:data_regs[0][7]|altsyncram_fik1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[8\]\|altsyncram_fik1:auto_generated\|q_b\[0\] " "Synthesized away node \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[8\]\|altsyncram_fik1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fik1.tdf" "" { Text "C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_fik1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } } { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639089334970 "|top|data_input:rpi_data|altsyncram:data_regs[0][8]|altsyncram_fik1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[9\]\|altsyncram_fik1:auto_generated\|q_b\[0\] " "Synthesized away node \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[9\]\|altsyncram_fik1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fik1.tdf" "" { Text "C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_fik1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } } { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639089334970 "|top|data_input:rpi_data|altsyncram:data_regs[0][9]|altsyncram_fik1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[10\]\|altsyncram_fik1:auto_generated\|q_b\[0\] " "Synthesized away node \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[10\]\|altsyncram_fik1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fik1.tdf" "" { Text "C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_fik1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } } { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639089334970 "|top|data_input:rpi_data|altsyncram:data_regs[0][10]|altsyncram_fik1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[11\]\|altsyncram_fik1:auto_generated\|q_b\[0\] " "Synthesized away node \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[11\]\|altsyncram_fik1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fik1.tdf" "" { Text "C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_fik1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } } { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639089334970 "|top|data_input:rpi_data|altsyncram:data_regs[0][11]|altsyncram_fik1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[12\]\|altsyncram_fik1:auto_generated\|q_b\[0\] " "Synthesized away node \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[12\]\|altsyncram_fik1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fik1.tdf" "" { Text "C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_fik1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } } { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639089334970 "|top|data_input:rpi_data|altsyncram:data_regs[0][12]|altsyncram_fik1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[13\]\|altsyncram_fik1:auto_generated\|q_b\[0\] " "Synthesized away node \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[13\]\|altsyncram_fik1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fik1.tdf" "" { Text "C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_fik1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } } { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639089334970 "|top|data_input:rpi_data|altsyncram:data_regs[0][13]|altsyncram_fik1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[14\]\|altsyncram_fik1:auto_generated\|q_b\[0\] " "Synthesized away node \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[14\]\|altsyncram_fik1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fik1.tdf" "" { Text "C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_fik1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } } { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639089334970 "|top|data_input:rpi_data|altsyncram:data_regs[0][14]|altsyncram_fik1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[15\]\|altsyncram_fik1:auto_generated\|q_b\[0\] " "Synthesized away node \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[15\]\|altsyncram_fik1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fik1.tdf" "" { Text "C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_fik1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } } { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639089334970 "|top|data_input:rpi_data|altsyncram:data_regs[0][15]|altsyncram_fik1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[16\]\|altsyncram_fik1:auto_generated\|q_b\[0\] " "Synthesized away node \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[16\]\|altsyncram_fik1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fik1.tdf" "" { Text "C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_fik1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } } { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639089334970 "|top|data_input:rpi_data|altsyncram:data_regs[0][16]|altsyncram_fik1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[17\]\|altsyncram_fik1:auto_generated\|q_b\[0\] " "Synthesized away node \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[17\]\|altsyncram_fik1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fik1.tdf" "" { Text "C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_fik1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } } { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639089334970 "|top|data_input:rpi_data|altsyncram:data_regs[0][17]|altsyncram_fik1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[18\]\|altsyncram_fik1:auto_generated\|q_b\[0\] " "Synthesized away node \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[18\]\|altsyncram_fik1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fik1.tdf" "" { Text "C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_fik1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } } { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639089334970 "|top|data_input:rpi_data|altsyncram:data_regs[0][18]|altsyncram_fik1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[19\]\|altsyncram_fik1:auto_generated\|q_b\[0\] " "Synthesized away node \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[19\]\|altsyncram_fik1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fik1.tdf" "" { Text "C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_fik1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } } { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639089334970 "|top|data_input:rpi_data|altsyncram:data_regs[0][19]|altsyncram_fik1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[20\]\|altsyncram_fik1:auto_generated\|q_b\[0\] " "Synthesized away node \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[20\]\|altsyncram_fik1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fik1.tdf" "" { Text "C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_fik1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } } { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639089334970 "|top|data_input:rpi_data|altsyncram:data_regs[0][20]|altsyncram_fik1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[21\]\|altsyncram_fik1:auto_generated\|q_b\[0\] " "Synthesized away node \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[21\]\|altsyncram_fik1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fik1.tdf" "" { Text "C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_fik1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } } { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639089334970 "|top|data_input:rpi_data|altsyncram:data_regs[0][21]|altsyncram_fik1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[22\]\|altsyncram_fik1:auto_generated\|q_b\[0\] " "Synthesized away node \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[22\]\|altsyncram_fik1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fik1.tdf" "" { Text "C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_fik1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } } { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639089334970 "|top|data_input:rpi_data|altsyncram:data_regs[0][22]|altsyncram_fik1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[23\]\|altsyncram_fik1:auto_generated\|q_b\[0\] " "Synthesized away node \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[23\]\|altsyncram_fik1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fik1.tdf" "" { Text "C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_fik1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } } { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639089334970 "|top|data_input:rpi_data|altsyncram:data_regs[0][23]|altsyncram_fik1:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1639089334970 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1639089334970 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1639089335314 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[7\] GND " "Pin \"debug\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639089335347 "|top|debug[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[8\] GND " "Pin \"debug\[8\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639089335347 "|top|debug[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[9\] GND " "Pin \"debug\[9\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639089335347 "|top|debug[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1639089335347 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1639089335421 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1639089335595 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639089335767 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639089335767 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rpi_enable " "No output dependent on input pin \"rpi_enable\"" {  } { { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639089335811 "|top|rpi_enable"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1639089335811 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "143 " "Implemented 143 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639089335812 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639089335812 ""} { "Info" "ICUT_CUT_TM_LCELLS" "123 " "Implemented 123 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639089335812 ""} { "Info" "ICUT_CUT_TM_RAMS" "1 " "Implemented 1 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1639089335812 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639089335812 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639089335841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 09 16:35:35 2021 " "Processing ended: Thu Dec 09 16:35:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639089335841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639089335841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639089335841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639089335841 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1639089337035 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639089337036 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 09 16:35:36 2021 " "Processing started: Thu Dec 09 16:35:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639089337036 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1639089337036 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off i2s-quest -c i2s-quest " "Command: quartus_fit --read_settings_files=off --write_settings_files=off i2s-quest -c i2s-quest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1639089337036 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1639089337131 ""}
{ "Info" "0" "" "Project  = i2s-quest" {  } {  } 0 0 "Project  = i2s-quest" 0 0 "Fitter" 0 0 1639089337131 ""}
{ "Info" "0" "" "Revision = i2s-quest" {  } {  } 0 0 "Revision = i2s-quest" 0 0 "Fitter" 0 0 1639089337131 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1639089337253 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1639089337254 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "i2s-quest 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"i2s-quest\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1639089337261 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639089337304 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639089337304 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1639089337709 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1639089337731 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1639089337839 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1639089337841 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1639089347875 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 27 global CLKCTRL_G10 " "clk~inputCLKENA0 with 27 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1639089347952 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "rpi_clk~inputCLKENA0 14 global CLKCTRL_G6 " "rpi_clk~inputCLKENA0 with 14 fanout uses global clock CLKCTRL_G6" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1639089347952 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1639089347952 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1639089347952 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver rpi_clk~inputCLKENA0 CLKCTRL_G6 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver rpi_clk~inputCLKENA0, placed at CLKCTRL_G6" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad rpi_clk PIN_Y18 " "Refclk input I/O pad rpi_clk is placed onto PIN_Y18" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1639089347953 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1639089347953 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1639089347953 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639089347953 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1639089347957 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1639089347957 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1639089347958 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1639089347958 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1639089347958 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1639089347958 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "i2s-quest.sdc " "Synopsys Design Constraints File file not found: 'i2s-quest.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1639089348832 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1639089348832 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1639089348835 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1639089348836 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1639089348836 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1639089348852 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "1 Block RAM " "Packed 1 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1639089348853 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1639089348853 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639089348893 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1639089354578 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1639089354781 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639089355876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1639089357130 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1639089358967 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639089358967 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1639089360232 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "C:/Users/g2boe/i2s-quest/verilog/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1639089364962 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1639089364962 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1639089370004 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1639089371949 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1639089371949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639089371955 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.68 " "Total time spent on timing analysis during the Fitter is 0.68 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1639089373270 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1639089373314 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1639089373695 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1639089373695 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1639089374048 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639089376229 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/g2boe/i2s-quest/verilog/output_files/i2s-quest.fit.smsg " "Generated suppressed messages file C:/Users/g2boe/i2s-quest/verilog/output_files/i2s-quest.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1639089376517 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6614 " "Peak virtual memory: 6614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639089376991 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 09 16:36:16 2021 " "Processing ended: Thu Dec 09 16:36:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639089376991 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639089376991 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639089376991 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1639089376991 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1639089378112 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639089378113 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 09 16:36:18 2021 " "Processing started: Thu Dec 09 16:36:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639089378113 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1639089378113 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off i2s-quest -c i2s-quest " "Command: quartus_asm --read_settings_files=off --write_settings_files=off i2s-quest -c i2s-quest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1639089378113 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1639089378799 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1639089383823 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639089384216 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 09 16:36:24 2021 " "Processing ended: Thu Dec 09 16:36:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639089384216 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639089384216 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639089384216 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1639089384216 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1639089384946 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1639089385495 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639089385496 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 09 16:36:25 2021 " "Processing started: Thu Dec 09 16:36:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639089385496 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1639089385496 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta i2s-quest -c i2s-quest " "Command: quartus_sta i2s-quest -c i2s-quest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1639089385496 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1639089385594 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1639089386148 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1639089386148 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639089386190 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639089386190 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "i2s-quest.sdc " "Synopsys Design Constraints File file not found: 'i2s-quest.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1639089386702 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1639089386702 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1639089386703 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div_master:master_clk_div\|count\[2\] clk_div_master:master_clk_div\|count\[2\] " "create_clock -period 1.000 -name clk_div_master:master_clk_div\|count\[2\] clk_div_master:master_clk_div\|count\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1639089386703 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rpi_clk rpi_clk " "create_clock -period 1.000 -name rpi_clk rpi_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1639089386703 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name data_shift:shift\|ready data_shift:shift\|ready " "create_clock -period 1.000 -name data_shift:shift\|ready data_shift:shift\|ready" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1639089386703 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div_data:data_clk_div\|clk_out clk_div_data:data_clk_div\|clk_out " "create_clock -period 1.000 -name clk_div_data:data_clk_div\|clk_out clk_div_data:data_clk_div\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1639089386703 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639089386703 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1639089386705 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639089386708 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1639089386709 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1639089386718 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1639089386737 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1639089386737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.879 " "Worst-case setup slack is -9.879" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089386740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089386740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.879             -80.645 data_shift:shift\|ready  " "   -9.879             -80.645 data_shift:shift\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089386740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.740             -73.102 rpi_clk  " "   -8.740             -73.102 rpi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089386740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.155             -84.294 clk  " "   -8.155             -84.294 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089386740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.226             -13.796 clk_div_master:master_clk_div\|count\[2\]  " "   -2.226             -13.796 clk_div_master:master_clk_div\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089386740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.856             -19.922 clk_div_data:data_clk_div\|clk_out  " "   -1.856             -19.922 clk_div_data:data_clk_div\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089386740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639089386740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.811 " "Worst-case hold slack is -1.811" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089386746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089386746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.811             -11.138 rpi_clk  " "   -1.811             -11.138 rpi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089386746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 clk  " "    0.376               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089386746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.461               0.000 clk_div_data:data_clk_div\|clk_out  " "    0.461               0.000 clk_div_data:data_clk_div\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089386746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.528               0.000 clk_div_master:master_clk_div\|count\[2\]  " "    0.528               0.000 clk_div_master:master_clk_div\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089386746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.598               0.000 data_shift:shift\|ready  " "    0.598               0.000 data_shift:shift\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089386746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639089386746 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1639089386750 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1639089386755 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089386757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089386757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -43.688 rpi_clk  " "   -2.174             -43.688 rpi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089386757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -41.323 data_shift:shift\|ready  " "   -2.174             -41.323 data_shift:shift\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089386757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.429             -17.581 clk  " "   -0.429             -17.581 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089386757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -6.606 clk_div_data:data_clk_div\|clk_out  " "   -0.394              -6.606 clk_div_data:data_clk_div\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089386757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -4.082 clk_div_master:master_clk_div\|count\[2\]  " "   -0.394              -4.082 clk_div_master:master_clk_div\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089386757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639089386757 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1639089386772 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1639089386804 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1639089387901 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639089387958 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1639089387966 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1639089387966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.783 " "Worst-case setup slack is -9.783" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089387969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089387969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.783             -79.663 data_shift:shift\|ready  " "   -9.783             -79.663 data_shift:shift\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089387969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.538             -71.281 rpi_clk  " "   -8.538             -71.281 rpi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089387969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.864             -84.949 clk  " "   -7.864             -84.949 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089387969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.279             -14.286 clk_div_master:master_clk_div\|count\[2\]  " "   -2.279             -14.286 clk_div_master:master_clk_div\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089387969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.863             -19.899 clk_div_data:data_clk_div\|clk_out  " "   -1.863             -19.899 clk_div_data:data_clk_div\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089387969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639089387969 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.978 " "Worst-case hold slack is -1.978" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089387974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089387974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.978             -12.155 rpi_clk  " "   -1.978             -12.155 rpi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089387974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 clk  " "    0.263               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089387974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.511               0.000 clk_div_master:master_clk_div\|count\[2\]  " "    0.511               0.000 clk_div_master:master_clk_div\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089387974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.538               0.000 clk_div_data:data_clk_div\|clk_out  " "    0.538               0.000 clk_div_data:data_clk_div\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089387974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.580               0.000 data_shift:shift\|ready  " "    0.580               0.000 data_shift:shift\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089387974 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639089387974 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1639089387985 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1639089387987 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089387992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089387992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -43.211 rpi_clk  " "   -2.174             -43.211 rpi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089387992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -41.242 data_shift:shift\|ready  " "   -2.174             -41.242 data_shift:shift\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089387992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.452             -19.327 clk  " "   -0.452             -19.327 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089387992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -6.639 clk_div_data:data_clk_div\|clk_out  " "   -0.394              -6.639 clk_div_data:data_clk_div\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089387992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -4.082 clk_div_master:master_clk_div\|count\[2\]  " "   -0.394              -4.082 clk_div_master:master_clk_div\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089387992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639089387992 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1639089388006 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1639089388166 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1639089389090 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639089389148 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1639089389150 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1639089389150 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.757 " "Worst-case setup slack is -5.757" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089389152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089389152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.757             -41.589 rpi_clk  " "   -5.757             -41.589 rpi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089389152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.033             -39.152 data_shift:shift\|ready  " "   -5.033             -39.152 data_shift:shift\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089389152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.465             -37.372 clk  " "   -4.465             -37.372 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089389152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.991              -5.350 clk_div_master:master_clk_div\|count\[2\]  " "   -0.991              -5.350 clk_div_master:master_clk_div\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089389152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.902              -8.277 clk_div_data:data_clk_div\|clk_out  " "   -0.902              -8.277 clk_div_data:data_clk_div\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089389152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639089389152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.840 " "Worst-case hold slack is -0.840" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089389157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089389157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.840              -4.331 rpi_clk  " "   -0.840              -4.331 rpi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089389157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.030               0.000 clk_div_data:data_clk_div\|clk_out  " "    0.030               0.000 clk_div_data:data_clk_div\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089389157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 clk  " "    0.183               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089389157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 clk_div_master:master_clk_div\|count\[2\]  " "    0.287               0.000 clk_div_master:master_clk_div\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089389157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 data_shift:shift\|ready  " "    0.313               0.000 data_shift:shift\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089389157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639089389157 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1639089389162 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1639089389166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089389171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089389171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -39.302 rpi_clk  " "   -2.174             -39.302 rpi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089389171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -37.169 data_shift:shift\|ready  " "   -2.174             -37.169 data_shift:shift\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089389171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.467              -3.202 clk  " "   -0.467              -3.202 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089389171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 clk_div_master:master_clk_div\|count\[2\]  " "    0.144               0.000 clk_div_master:master_clk_div\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089389171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 clk_div_data:data_clk_div\|clk_out  " "    0.158               0.000 clk_div_data:data_clk_div\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089389171 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639089389171 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1639089389186 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639089389349 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1639089389352 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1639089389352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.812 " "Worst-case setup slack is -4.812" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089389355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089389355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.812             -36.764 data_shift:shift\|ready  " "   -4.812             -36.764 data_shift:shift\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089389355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.723             -33.486 rpi_clk  " "   -4.723             -33.486 rpi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089389355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.092             -33.613 clk  " "   -4.092             -33.613 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089389355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.878              -4.893 clk_div_master:master_clk_div\|count\[2\]  " "   -0.878              -4.893 clk_div_master:master_clk_div\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089389355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.842              -7.121 clk_div_data:data_clk_div\|clk_out  " "   -0.842              -7.121 clk_div_data:data_clk_div\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089389355 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639089389355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.108 " "Worst-case hold slack is -1.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089389361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089389361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.108              -6.321 rpi_clk  " "   -1.108              -6.321 rpi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089389361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.019               0.000 clk_div_data:data_clk_div\|clk_out  " "    0.019               0.000 clk_div_data:data_clk_div\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089389361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.062               0.000 clk  " "    0.062               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089389361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.255               0.000 clk_div_master:master_clk_div\|count\[2\]  " "    0.255               0.000 clk_div_master:master_clk_div\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089389361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 data_shift:shift\|ready  " "    0.279               0.000 data_shift:shift\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089389361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639089389361 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1639089389366 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1639089389371 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089389373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089389373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -39.170 rpi_clk  " "   -2.174             -39.170 rpi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089389373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -37.115 data_shift:shift\|ready  " "   -2.174             -37.115 data_shift:shift\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089389373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.457              -3.188 clk  " "   -0.457              -3.188 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089389373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 clk_div_master:master_clk_div\|count\[2\]  " "    0.145               0.000 clk_div_master:master_clk_div\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089389373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 clk_div_data:data_clk_div\|clk_out  " "    0.158               0.000 clk_div_data:data_clk_div\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639089389373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639089389373 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1639089390655 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1639089390655 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5173 " "Peak virtual memory: 5173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639089390709 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 09 16:36:30 2021 " "Processing ended: Thu Dec 09 16:36:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639089390709 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639089390709 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639089390709 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1639089390709 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 58 s " "Quartus Prime Full Compilation was successful. 0 errors, 58 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1639089391459 ""}
