
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Command: synth_design -top design_1_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16744 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 522.035 ; gain = 140.758
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_limit_min_0' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_limit_min_0/synth/design_1_axi_limit_min_0.vhd:84]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 3 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_limit_min_0/synth/design_1_axi_limit_min_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1358]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 3 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1295]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1296]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (1#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (1#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (1#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (1#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (2#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (3#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (4#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 3 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 3 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-226] default block is never used [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 3 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (5#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.gpio_Data_In_reg was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:486]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'Not_Dual.ALLOUT_ND.READ_REG_GEN[0].reg1_reg' in module 'GPIO_Core' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:320]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'Not_Dual.ALLOUT_ND.READ_REG_GEN[1].reg1_reg' in module 'GPIO_Core' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:320]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'Not_Dual.ALLOUT_ND.READ_REG_GEN[2].reg1_reg' in module 'GPIO_Core' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:320]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (6#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (7#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1358]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_limit_min_0' (8#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_limit_min_0/synth/design_1_axi_limit_min_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_motor_Y_1' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_motor_Y_1/synth/design_1_axi_motor_Y_1.vhd:84]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 3 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_motor_Y_1/synth/design_1_axi_motor_Y_1.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_motor_Y_1' (9#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_motor_Y_1/synth/design_1_axi_motor_Y_1.vhd:84]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_motor_Y_0' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_motor_Y_0/synth/design_1_axi_motor_Y_0.vhd:84]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 3 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_motor_Y_0/synth/design_1_axi_motor_Y_0.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_motor_Y_0' (10#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_motor_Y_0/synth/design_1_axi_motor_Y_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:84]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 3 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_0' (11#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_2' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/synth/design_1_axi_gpio_0_2.vhd:84]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 3 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/synth/design_1_axi_gpio_0_2.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_2' (12#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/synth/design_1_axi_gpio_0_2.vhd:84]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_1' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/synth/design_1_axi_gpio_0_1.vhd:84]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 3 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/synth/design_1_axi_gpio_0_1.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_1' (13#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/synth/design_1_axi_gpio_0_1.vhd:84]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (14#1) [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (15#1) [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6157] synthesizing module 'PS7' [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:40563]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (16#1) [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:40563]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (17#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:318]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (18#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_axi_periph_0' [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/synth/design_1.v:604]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_OBU1DD' [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/synth/design_1.v:1689]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_OBU1DD' (19#1) [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/synth/design_1.v:1689]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1FBREZ4' [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/synth/design_1.v:1821]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1FBREZ4' (20#1) [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/synth/design_1.v:1821]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_MVV5YQ' [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/synth/design_1.v:1953]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_MVV5YQ' (21#1) [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/synth/design_1.v:1953]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1GHG26R' [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/synth/design_1.v:2085]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1GHG26R' (22#1) [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/synth/design_1.v:2085]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_PJ7QT3' [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/synth/design_1.v:2217]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_PJ7QT3' (23#1) [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/synth/design_1.v:2217]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1DRAFME' [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/synth/design_1.v:2349]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1DRAFME' (24#1) [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/synth/design_1.v:2349]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1CFO1MB' [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/synth/design_1.v:2481]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_axi_protocol_converter' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_aw_channel' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_cmd_translator' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_incr_cmd' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_incr_cmd' (25#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_wrap_cmd' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_wrap_cmd' (26#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_cmd_translator' (27#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_wr_cmd_fsm' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3279]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_wr_cmd_fsm' (28#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_aw_channel' (29#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_b_channel' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_simple_fifo' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_simple_fifo' (30#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized0' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized0' (30#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_b_channel' (31#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_ar_channel' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_rd_cmd_fsm' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3398]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3386]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3387]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_rd_cmd_fsm' (32#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_ar_channel' (33#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_r_channel' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized1' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized1' (33#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized2' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized2' (33#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_r_channel' (34#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axi_register_slice' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:2413]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice' (35#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized0' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized0' (35#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized1' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized1' (35#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized2' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized2' (35#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (36#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (37#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axi_register_slice' (38#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:2413]
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_16_axi_register_slice' requires 93 connections, but only 92 given [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4395]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axi_register_slice__parameterized0' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:2413]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized3' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized3' (38#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized4' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized4' (38#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized5' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized5' (38#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized6' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized6' (38#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (38#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (38#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axi_register_slice__parameterized0' (38#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:2413]
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_16_axi_register_slice' requires 93 connections, but only 92 given [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4650]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s' (39#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_axi_protocol_converter' (40#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (41#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1CFO1MB' (42#1) [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/synth/design_1.v:2481]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_axi_crossbar' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 6 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 384'b000000000000000000000000000000000100000100100101000000000000000000000000000000000000000000000000010000010010010000000000000000000000000000000000000000000000000001000001001000110000000000000000000000000000000000000000000000000100000100100010000000000000000000000000000000000000000000000000010000010010000100000000000000000000000000000000000000000000000001000001001000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 192'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 192'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 192'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 192'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 192'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 6'b111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 6'b111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_crossbar_sasd' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 6 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 384'b000000000000000000000000000000000100000100100101000000000000000000000000000000000000000000000000010000010010010000000000000000000000000000000000000000000000000001000001001000110000000000000000000000000000000000000000000000000100000100100010000000000000000000000000000000000000000000000000010000010010000100000000000000000000000000000000000000000000000001000001001000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 384'b000000000000000000000000000000000100000100100101111111111111111100000000000000000000000000000000010000010010010011111111111111110000000000000000000000000000000001000001001000111111111111111111000000000000000000000000000000000100000100100010111111111111111100000000000000000000000000000000010000010010000111111111111111110000000000000000000000000000000001000001001000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 6'b111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 6'b111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 7 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 3 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 6'b000000 
	Parameter P_M_AXILITE_MASK bound to: 6'b000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_addr_decoder' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 6 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 384'b000000000000000000000000000000000100000100100101000000000000000000000000000000000000000000000000010000010010010000000000000000000000000000000000000000000000000001000001001000110000000000000000000000000000000000000000000000000100000100100010000000000000000000000000000000000000000000000000010000010010000100000000000000000000000000000000000000000000000001000001001000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 384'b000000000000000000000000000000000100000100100101111111111111111100000000000000000000000000000000010000010010010011111111111111110000000000000000000000000000000001000001001000111111111111111111000000000000000000000000000000000100000100100010111111111111111100000000000000000000000000000000010000010010000111111111111111110000000000000000000000000000000001000001001000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 7'b0111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (43#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (44#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (44#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (44#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010001100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (44#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010010000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (44#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010010100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (44#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_addr_decoder' (45#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_decerr_slave' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_decerr_slave' (46#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_addr_arbiter_sasd' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_addr_arbiter_sasd' (47#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_splitter' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_splitter' (48#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_splitter__parameterized0' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_splitter__parameterized0' (48#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 7 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (49#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (49#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 7 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (49#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized7' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized7' (49#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 7 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (49#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_crossbar_sasd' (50#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_axi_crossbar' (51#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (52#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:59]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_0' requires 40 connections, but only 38 given [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/synth/design_1.v:1648]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_axi_periph_0' (53#1) [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/synth/design_1.v:604]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_processing_system7_0_50M_0' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/synth/design_1_rst_processing_system7_0_50M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/synth/design_1_rst_processing_system7_0_50M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:50693' bound to instance 'POR_SRL_I' of component 'SRL16' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:50693]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (54#1) [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:50693]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (54#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'EXT_LPF[1].exr_lpf_reg' in module 'lpf' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:984]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'EXT_LPF[2].exr_lpf_reg' in module 'lpf' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1063]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'EXT_LPF[3].exr_lpf_reg' in module 'lpf' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1063]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'AUX_LPF[1].asr_lpf_reg' in module 'lpf' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1045]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'AUX_LPF[2].asr_lpf_reg' in module 'lpf' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1096]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'AUX_LPF[3].asr_lpf_reg' in module 'lpf' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1096]
INFO: [Synth 8-256] done synthesizing module 'lpf' (55#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (56#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (57#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (58#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_processing_system7_0_50M_0' (59#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/synth/design_1_rst_processing_system7_0_50M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_processing_system7_0_50M' of module 'design_1_rst_processing_system7_0_50M_0' requires 10 connections, but only 7 given [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/synth/design_1.v:594]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (60#1) [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/synth/design_1.v:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/ip/ila_0/synth/ila_0.v:84]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:1000]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (72#1) [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:1000]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:963]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (73#1) [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:963]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:50859]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (83#1) [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:50859]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:50709]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (85#1) [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:50709]
INFO: [Synth 8-6157] synthesizing module 'SRLC16E' [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:50798]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (87#1) [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:50798]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:3966]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (92#1) [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:3966]
WARNING: [Synth 8-350] instance 'inst' of module 'ila_v6_2_6_ila' requires 1033 connections, but only 1027 given [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/ip/ila_0/synth/ila_0.v:3295]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity ila_0 does not have driver. [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/ip/ila_0/synth/ila_0.v:184]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (110#1) [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/ip/ila_0/synth/ila_0.v:84]
WARNING: [Synth 8-689] width (3) of port connection 'probe0' does not match port width (1) of module 'ila_0' [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:144]
WARNING: [Synth 8-689] width (3) of port connection 'probe1' does not match port width (32) of module 'ila_0' [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:145]
WARNING: [Synth 8-689] width (3) of port connection 'probe2' does not match port width (2) of module 'ila_0' [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:146]
WARNING: [Synth 8-689] width (3) of port connection 'probe3' does not match port width (1) of module 'ila_0' [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:147]
WARNING: [Synth 8-689] width (3) of port connection 'probe4' does not match port width (1) of module 'ila_0' [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:148]
WARNING: [Synth 8-689] width (3) of port connection 'probe5' does not match port width (32) of module 'ila_0' [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:149]
WARNING: [Synth 8-689] width (8) of port connection 'probe6' does not match port width (1) of module 'ila_0' [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:150]
WARNING: [Synth 8-689] width (12) of port connection 'probe7' does not match port width (1) of module 'ila_0' [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:151]
WARNING: [Synth 8-689] width (16) of port connection 'probe8' does not match port width (1) of module 'ila_0' [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:152]
WARNING: [Synth 8-689] width (1) of port connection 'probe10' does not match port width (32) of module 'ila_0' [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:154]
WARNING: [Synth 8-689] width (1) of port connection 'probe13' does not match port width (2) of module 'ila_0' [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:157]
WARNING: [Synth 8-689] width (1) of port connection 'probe14' does not match port width (32) of module 'ila_0' [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:158]
WARNING: [Synth 8-350] instance 'ila_test' of module 'ila_0' requires 45 connections, but only 16 given [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3848] Net clk in module/entity design_1_wrapper does not have driver. [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:125]
WARNING: [Synth 8-3848] Net probe0 in module/entity design_1_wrapper does not have driver. [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:126]
WARNING: [Synth 8-3848] Net probe1 in module/entity design_1_wrapper does not have driver. [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:127]
WARNING: [Synth 8-3848] Net probe2 in module/entity design_1_wrapper does not have driver. [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:128]
WARNING: [Synth 8-3848] Net probe3 in module/entity design_1_wrapper does not have driver. [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:129]
WARNING: [Synth 8-3848] Net probe4 in module/entity design_1_wrapper does not have driver. [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:130]
WARNING: [Synth 8-3848] Net probe5 in module/entity design_1_wrapper does not have driver. [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:131]
WARNING: [Synth 8-3848] Net probe6 in module/entity design_1_wrapper does not have driver. [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:132]
WARNING: [Synth 8-3848] Net probe7 in module/entity design_1_wrapper does not have driver. [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:133]
WARNING: [Synth 8-3848] Net probe8 in module/entity design_1_wrapper does not have driver. [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:134]
WARNING: [Synth 8-3848] Net probe9 in module/entity design_1_wrapper does not have driver. [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:135]
WARNING: [Synth 8-3848] Net probe10 in module/entity design_1_wrapper does not have driver. [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:136]
WARNING: [Synth 8-3848] Net probe11 in module/entity design_1_wrapper does not have driver. [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:137]
WARNING: [Synth 8-3848] Net probe12 in module/entity design_1_wrapper does not have driver. [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:138]
WARNING: [Synth 8-3848] Net probe13 in module/entity design_1_wrapper does not have driver. [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:139]
WARNING: [Synth 8-3848] Net probe14 in module/entity design_1_wrapper does not have driver. [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:140]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (111#1) [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4 has unconnected port DINB[35]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4 has unconnected port DINB[34]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4 has unconnected port DINB[33]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4 has unconnected port DINB[32]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4 has unconnected port DINB[31]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4 has unconnected port DINB[30]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4 has unconnected port DINB[29]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4 has unconnected port DINB[28]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4 has unconnected port DINB[27]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4 has unconnected port DINB[26]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4 has unconnected port DINB[25]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4 has unconnected port DINB[24]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4 has unconnected port DINB[23]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4 has unconnected port DINB[22]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4 has unconnected port DINB[21]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4 has unconnected port DINB[20]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4 has unconnected port DINB[19]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4 has unconnected port DINB[18]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4 has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4 has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4 has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4 has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4 has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4 has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4 has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4 has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4 has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[35]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[34]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[33]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[32]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[31]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[30]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[29]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[28]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[27]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[26]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[25]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[24]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[23]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[22]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[21]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[20]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[19]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[18]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[35]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[34]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[33]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[32]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[31]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[30]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[29]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[28]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:27 ; elapsed = 00:02:33 . Memory (MB): peak = 1146.410 ; gain = 765.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0 [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/ip/ila_0/synth/ila_0.v:3295]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0 [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/ip/ila_0/synth/ila_0.v:3295]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0 [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/ip/ila_0/synth/ila_0.v:3295]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0 [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/ip/ila_0/synth/ila_0.v:3295]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0 [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/ip/ila_0/synth/ila_0.v:3295]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0 [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/ip/ila_0/synth/ila_0.v:3295]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0 [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/ip/ila_0/synth/ila_0.v:3295]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0 [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/ip/ila_0/synth/ila_0.v:3295]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0 [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/ip/ila_0/synth/ila_0.v:3295]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0 [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/ip/ila_0/synth/ila_0.v:3295]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0 [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/ip/ila_0/synth/ila_0.v:3295]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0 [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/ip/ila_0/synth/ila_0.v:3295]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0 [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/ip/ila_0/synth/ila_0.v:3295]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0 [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/ip/ila_0/synth/ila_0.v:3295]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0 [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/ip/ila_0/synth/ila_0.v:3295]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0 [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/ip/ila_0/synth/ila_0.v:3295]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0 [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/ip/ila_0/synth/ila_0.v:3295]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0 [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/ip/ila_0/synth/ila_0.v:3295]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0 [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/ip/ila_0/synth/ila_0.v:3295]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0 [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/ip/ila_0/synth/ila_0.v:3295]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0 [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/ip/ila_0/synth/ila_0.v:3295]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0 [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/ip/ila_0/synth/ila_0.v:3295]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0 [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/ip/ila_0/synth/ila_0.v:3295]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0 [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/ip/ila_0/synth/ila_0.v:3295]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0 [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/ip/ila_0/synth/ila_0.v:3295]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0 [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/ip/ila_0/synth/ila_0.v:3295]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0 [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/ip/ila_0/synth/ila_0.v:3295]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0 [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/ip/ila_0/synth/ila_0.v:3295]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0 [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/ip/ila_0/synth/ila_0.v:3295]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0 [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/ip/ila_0/synth/ila_0.v:3295]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0 [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/ip/ila_0/synth/ila_0.v:3295]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0 [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/ip/ila_0/synth/ila_0.v:3295]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0 [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/ip/ila_0/synth/ila_0.v:3295]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0 [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/ip/ila_0/synth/ila_0.v:3295]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0 [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/ip/ila_0/synth/ila_0.v:3295]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0 [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/ip/ila_0/synth/ila_0.v:3295]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0 [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/ip/ila_0/synth/ila_0.v:3295]
INFO: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0 [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/ip/ila_0/synth/ila_0.v:3295]
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0 [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/ip/ila_0/synth/ila_0.v:3295]
WARNING: [Synth 8-3295] tying undriven pin ila_test:clk to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe0[0] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe1[2] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe1[1] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe1[0] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe2[1] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe2[0] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe3[0] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe4[0] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe5[2] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe5[1] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe5[0] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe6[0] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe7[0] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe8[0] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe9[0] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe10[0] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe11[0] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe12[0] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe13[0] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe14[0] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe15[3] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe15[2] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe15[1] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe15[0] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe16[0] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe17[2] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe17[1] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe17[0] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe18[2] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe18[1] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe18[0] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe19[0] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe20[0] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe21[7] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe21[6] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe21[5] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe21[4] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe21[3] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe21[2] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe21[1] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe21[0] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe22[0] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe23[2] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe23[1] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe23[0] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe24[1] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe24[0] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe25[0] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe26[0] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe27[7] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe27[6] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe27[5] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe27[4] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe27[3] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe27[2] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe27[1] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe27[0] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe28[2] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe28[1] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
WARNING: [Synth 8-3295] tying undriven pin ila_test:probe28[0] to constant 0 [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/imports/hdl/design_1_wrapper.v:141]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:29 ; elapsed = 00:02:34 . Memory (MB): peak = 1146.410 ; gain = 765.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:29 ; elapsed = 00:02:34 . Memory (MB): peak = 1146.410 ; gain = 765.133
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2780 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_test/inst'
Finished Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_test/inst'
Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_motor_X/U0'
Finished Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_motor_X/U0'
Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_motor_X/U0'
Finished Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_motor_X/U0'
Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_motor_Z/U0'
Finished Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_motor_Z/U0'
Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_motor_Z/U0'
Finished Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_motor_Z/U0'
Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2_board.xdc] for cell 'design_1_i/axi_motor_Y/U0'
Finished Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2_board.xdc] for cell 'design_1_i/axi_motor_Y/U0'
Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.xdc] for cell 'design_1_i/axi_motor_Y/U0'
Finished Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.xdc] for cell 'design_1_i/axi_motor_Y/U0'
Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_motor_Y_0/design_1_axi_motor_Y_0_board.xdc] for cell 'design_1_i/axi_motor_E/U0'
Finished Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_motor_Y_0/design_1_axi_motor_Y_0_board.xdc] for cell 'design_1_i/axi_motor_E/U0'
Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_motor_Y_0/design_1_axi_motor_Y_0.xdc] for cell 'design_1_i/axi_motor_E/U0'
Finished Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_motor_Y_0/design_1_axi_motor_Y_0.xdc] for cell 'design_1_i/axi_motor_E/U0'
Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_motor_Y_1/design_1_axi_motor_Y_1_board.xdc] for cell 'design_1_i/axi_limit_min/U0'
Finished Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_motor_Y_1/design_1_axi_motor_Y_1_board.xdc] for cell 'design_1_i/axi_limit_min/U0'
Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_motor_Y_1/design_1_axi_motor_Y_1.xdc] for cell 'design_1_i/axi_limit_min/U0'
Finished Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_motor_Y_1/design_1_axi_motor_Y_1.xdc] for cell 'design_1_i/axi_limit_min/U0'
Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_limit_min_0/design_1_axi_limit_min_0_board.xdc] for cell 'design_1_i/axi_limit_max/U0'
Finished Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_limit_min_0/design_1_axi_limit_min_0_board.xdc] for cell 'design_1_i/axi_limit_max/U0'
Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_limit_min_0/design_1_axi_limit_min_0.xdc] for cell 'design_1_i/axi_limit_max/U0'
Finished Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_limit_min_0/design_1_axi_limit_min_0.xdc] for cell 'design_1_i/axi_limit_max/U0'
Parsing XDC File [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/constrs_1/new/constriant.xdc]
Finished Parsing XDC File [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/constrs_1/new/constriant.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/constrs_1/new/constriant.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/Projects/3D/Firmware_z7/project_0506/project_0506.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Projects/3D/Firmware_z7/project_0506/project_0506.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Projects/3D/Firmware_z7/project_0506/project_0506.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2169 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 1924 instances
  CFGLUT5 => SRLC32E: 124 instances
  FDR => FDRE: 120 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 1146.410 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:11 ; elapsed = 00:03:21 . Memory (MB): peak = 1146.410 ; gain = 765.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:11 ; elapsed = 00:03:21 . Memory (MB): peak = 1146.410 ; gain = 765.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ila_test/inst. (constraint file  E:/Projects/3D/Firmware_z7/project_0506/project_0506.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for ila_test. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_motor_X. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_motor_Z. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_motor_Y. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_motor_E. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_processing_system7_0_50M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_limit_min. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_limit_max. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  E:/Projects/3D/Firmware_z7/project_0506/project_0506.runs/synth_1/dont_touch.xdc, line 54).
Applied set_property DONT_TOUCH = true for design_1_i/axi_motor_X/U0. (constraint file  E:/Projects/3D/Firmware_z7/project_0506/project_0506.runs/synth_1/dont_touch.xdc, line 57).
Applied set_property DONT_TOUCH = true for design_1_i/axi_motor_Z/U0. (constraint file  E:/Projects/3D/Firmware_z7/project_0506/project_0506.runs/synth_1/dont_touch.xdc, line 65).
Applied set_property DONT_TOUCH = true for design_1_i/axi_motor_Y/U0. (constraint file  E:/Projects/3D/Firmware_z7/project_0506/project_0506.runs/synth_1/dont_touch.xdc, line 73).
Applied set_property DONT_TOUCH = true for design_1_i/axi_motor_E/U0. (constraint file  E:/Projects/3D/Firmware_z7/project_0506/project_0506.runs/synth_1/dont_touch.xdc, line 81).
Applied set_property DONT_TOUCH = true for design_1_i/rst_processing_system7_0_50M/U0. (constraint file  E:/Projects/3D/Firmware_z7/project_0506/project_0506.runs/synth_1/dont_touch.xdc, line 89).
Applied set_property DONT_TOUCH = true for design_1_i/axi_limit_min/U0. (constraint file  E:/Projects/3D/Firmware_z7/project_0506/project_0506.runs/synth_1/dont_touch.xdc, line 97).
Applied set_property DONT_TOUCH = true for design_1_i/axi_limit_max/U0. (constraint file  E:/Projects/3D/Firmware_z7/project_0506/project_0506.runs/synth_1/dont_touch.xdc, line 105).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:12 ; elapsed = 00:03:21 . Memory (MB): peak = 1146.410 ; gain = 765.133
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element memory_reg[3] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[2] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[1] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[0] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[3] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[2] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[1] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[0] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_16_b2s_rd_cmd_fsm'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element memory_reg[31] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[30] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[29] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[28] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[27] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[26] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[25] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[24] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[23] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[22] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[21] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[20] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[19] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[18] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[17] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[16] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[15] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[14] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[13] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[12] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[11] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[10] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[9] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[8] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[7] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[6] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[5] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[4] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[3] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[2] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[1] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[0] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[31] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[30] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[29] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[28] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[27] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[26] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[25] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[24] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[23] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[22] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[21] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[20] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[19] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[18] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[17] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[16] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[15] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[14] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[13] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[12] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[11] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[10] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[9] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[8] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[7] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[6] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[5] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[4] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[3] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[2] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[1] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[0] was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3572]
WARNING: [Synth 8-6014] Unused sequential element gen_axilite.s_axi_wready_i_reg was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3572]
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
WARNING: [Synth 8-6014] Unused sequential element seq_cnt_en_reg was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized123'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized124'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized11'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized12'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized13'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized14'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized15'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized16'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized17'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized18'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized19'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized20'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized21'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized22'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized23'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized24'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized25'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized26'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized27'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized28'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized29'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized30'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized31'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized32'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized33'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized34'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized35'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized36'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized37'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized38'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized39'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized40'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized41'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized42'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized43'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized44'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized45'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized46'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized47'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized48'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized49'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized50'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized51'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized52'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized53'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized54'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized55'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized56'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized57'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized58'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized59'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized60'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized61'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized62'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized63'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized64'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized65'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized66'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized67'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized68'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized69'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized70'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized71'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized72'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized73'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized74'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized75'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized76'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized77'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized78'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized79'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized80'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized81'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized82'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized83'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized84'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized85'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized86'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized87'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized88'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized89'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized90'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized91'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized92'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized93'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized94'
INFO: [Common 17-14] Message 'Synth 8-802' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adv_drdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_en" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'axi_protocol_converter_v2_1_16_b2s_rd_cmd_fsm', re-encoding will not be performed
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm28DD24300'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm2ACF17700'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm2ACE24C00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm2ACDF9700'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm2ACDCE200'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm29FAA8300'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm29FA7CE00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm29FA51900'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm29FA26400'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm29F9FAF00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm29F9CFA00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm29F9A4500'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm29F979000'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm29F94DB00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm29F922600'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm29F8F7100'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm29F8CBC00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm42F9A5900'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm42F97A400'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm42F94EF00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm42F923A00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm42F8F8500'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm42F8CD000'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm42F8A1B00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm42F876600'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm42F84B100'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm42F81FC00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm42F7F4700'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm44EFED300'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm44EFC1E00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm44EF96900'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm44EF6B400'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm44EF3FF00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm44EF14A00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm44EEE9500'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm44EEBE000'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm44EE92B00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm44EE67600'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm44EE3C100'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm44EE10C00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm44BAE4F00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm44BAB9A00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm44BA8E500'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm44BA63000'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm44BA37B00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm44BA0C600'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm44B9E1100'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm44B9B5C00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm44B98A700'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm44B95F200'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm44B933D00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm44B908800'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm3A7577D00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm3A754C800'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm3A7521300'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm3A74F5E00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm3A74CA900'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm3A749F400'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm41DE58D00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm41DE2D800'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm41DE02300'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm41DDD6E00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm41DDAB900'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm41DD80400'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm28A7E3200'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm28A7B7D00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm28A78C800'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm28A761300'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm28A735E00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm28A70A900'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm3DD2A8000'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm3DD27CB00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm3DD251600'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm3DD226100'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm3DD1FAC00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm3DD1CF700'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm3E4305D00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm3E42DA800'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm3E42AF300'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm3E4283E00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm3E4258900'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm3E422D400'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm3E3801B00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm3E37D6600'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm3E37AB100'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm3E377FC00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm3E3754700'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm3B170A600'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm3B16DF100'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm3B16B3C00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm3B1688700'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm3B165D200'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm3B1631D00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm44B3EB600'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm44B3C0100'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm44B394C00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm44B369700'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm44B33E200'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm44B312D00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm2B9C0FD00'
INFO: [Common 17-14] Message 'Synth 8-3898' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:24 ; elapsed = 00:03:35 . Memory (MB): peak = 1146.410 ; gain = 765.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |ila_v6_2_6_ila_register  |           1|     43244|
|2     |ila_v6_2_6_ila_core__GB1 |           1|      2813|
|3     |ila_v6_2_6_ila_core__GB2 |           1|      8674|
|4     |ila_v6_2_6_ila__GC0      |           1|         7|
|5     |design_1                 |           1|      6533|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 8     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 137   
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input     13 Bit         XORs := 140   
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	             1024 Bit    Registers := 2     
	              224 Bit    Registers := 1     
	              215 Bit    Registers := 9     
	              128 Bit    Registers := 1     
	               88 Bit    Registers := 33    
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 1     
	               47 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 37    
	               24 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 454   
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 9     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 9     
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 170   
	                3 Bit    Registers := 33    
	                2 Bit    Registers := 50    
	                1 Bit    Registers := 967   
+---Muxes : 
	   2 Input    215 Bit        Muxes := 1     
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 26    
	   2 Input     16 Bit        Muxes := 140   
	   4 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 126   
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 6     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 10    
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 428   
	   5 Input      4 Bit        Muxes := 126   
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 128   
	   7 Input      2 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 30    
	   4 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 834   
	   4 Input      1 Bit        Muxes := 20    
	   3 Input      1 Bit        Muxes := 126   
	   9 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module GPIO_Core 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_gpio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module pselect_f__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module GPIO_Core__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_gpio__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module pselect_f__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module GPIO_Core__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_gpio__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module pselect_f__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module GPIO_Core__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_gpio__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module pselect_f__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module GPIO_Core__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_gpio__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module pselect_f__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module GPIO_Core__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_gpio__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_16_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_16_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_16_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_16_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_16_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_16_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_16_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_16_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_16_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_16_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_16_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_16_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_16_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_16_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_crossbar_v2_1_17_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module axi_crossbar_v2_1_17_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_17_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_17_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_17_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module generic_baseblocks_v2_1_0_mux_enc__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module generic_baseblocks_v2_1_0_mux_enc__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module generic_baseblocks_v2_1_0_mux_enc__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module axi_crossbar_v2_1_17_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module xsdbs_v1_0_2_reg_p2s__parameterized123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_ctl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_xsdbs 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__163 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__162 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__161 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__160 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__159 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__158 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized141 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized142 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__157 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__156 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__155 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__154 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__153 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__152 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__151 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__150 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__149 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__148 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__147 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__146 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__145 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized156 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized157 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized158 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized159 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized160 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized161 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized162 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized163 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized164 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized165 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized166 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized167 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__144 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__143 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__142 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__141 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__140 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__139 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__138 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_ctl__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__137 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__136 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__135 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__134 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__133 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__132 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__131 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__130 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__129 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__128 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__127 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__126 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__125 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__124 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__123 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__122 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__121 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__120 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__119 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__118 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__117 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__116 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__115 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__114 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__113 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__112 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__111 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__110 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__109 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__108 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__107 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__106 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__105 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__104 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__103 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__102 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__101 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__100 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__99 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__98 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__97 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__96 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__95 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__94 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__93 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__92 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__91 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__90 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__89 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__88 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__87 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__86 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__85 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__84 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__83 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__82 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__81 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__80 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__79 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__78 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__77 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__76 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__75 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__74 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__73 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__72 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__71 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__70 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__69 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__68 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__67 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__66 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__65 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__64 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__63 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__61 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__60 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__59 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__57 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__56 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__55 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__53 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__52 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__51 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__49 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__48 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__47 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__45 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__44 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__43 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__41 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__39 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__36 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module ila_v6_2_6_ila_register 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 10    
	   4 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   9 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_memrd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              224 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input     10 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
Module ltlib_v1_0_0_cfglut7__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_cfglut6__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_6_ila_cap_sample_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_6_ila_cap_window_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_6_ila_cap_addrgen 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module ltlib_v1_0_0_cfglut6__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ila_v6_2_6_ila_cap_ctrl_legacy 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_async_edge_xfer__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_rising_edge_detection__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ltlib_v1_0_0_rising_edge_detection 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ila_v6_2_6_ila_reset_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__1 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
Module ltlib_v1_0_0_match__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized5__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized5__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__13 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__2 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
Module ltlib_v1_0_0_match__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__3 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
Module ltlib_v1_0_0_match__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__4 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
Module ltlib_v1_0_0_match__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__5 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
Module ltlib_v1_0_0_match__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__6 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
Module ltlib_v1_0_0_match__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__7 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
Module ltlib_v1_0_0_match__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__8 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
Module ltlib_v1_0_0_match__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__9 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
Module ltlib_v1_0_0_match__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__10 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
Module ltlib_v1_0_0_match__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__11 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
Module ltlib_v1_0_0_match__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__12 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
Module ltlib_v1_0_0_match__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__13 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
Module ltlib_v1_0_0_match__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__14 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
Module ltlib_v1_0_0_match__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__15 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
Module ltlib_v1_0_0_match__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__16 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
Module ltlib_v1_0_0_match__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__17 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
Module ltlib_v1_0_0_match__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__18 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
Module ltlib_v1_0_0_match__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__19 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
Module ltlib_v1_0_0_match__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__20 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
Module ltlib_v1_0_0_match__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__21 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
Module ltlib_v1_0_0_match__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__22 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
Module ltlib_v1_0_0_match__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__23 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
Module ltlib_v1_0_0_match__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__24 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
Module ltlib_v1_0_0_match__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__25 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
Module ltlib_v1_0_0_match__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__26 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
Module ltlib_v1_0_0_match__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__27 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
Module ltlib_v1_0_0_match__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__28 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
Module ltlib_v1_0_0_match__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__29 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
Module ltlib_v1_0_0_match__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__30 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
Module ltlib_v1_0_0_match__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__31 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
Module ltlib_v1_0_0_match__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__32 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
Module ltlib_v1_0_0_match__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
Module ltlib_v1_0_0_match 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ila_v6_2_6_ila_trigger 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ila_v6_2_6_ila_fsm_memory_read 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ila_v6_2_6_ila_adv_trigger_sequencer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 1     
Module ila_v6_2_6_generic_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module ila_v6_2_6_generic_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module ila_v6_2_6_generic_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module ila_v6_2_6_generic_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module ila_v6_2_6_ila_core 
Detailed RTL Component Info : 
+---Registers : 
	              215 Bit    Registers := 9     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    215 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module ila_v6_2_6_ila 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1684]
WARNING: [Synth 8-6014] Unused sequential element bus2ip_reset_reg was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1684]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1684]
WARNING: [Synth 8-6014] Unused sequential element bus2ip_reset_reg was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1684]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1684]
WARNING: [Synth 8-6014] Unused sequential element bus2ip_reset_reg was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1684]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1684]
WARNING: [Synth 8-6014] Unused sequential element bus2ip_reset_reg was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1684]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1684]
WARNING: [Synth 8-6014] Unused sequential element bus2ip_reset_reg was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1684]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1684]
WARNING: [Synth 8-6014] Unused sequential element bus2ip_reset_reg was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1684]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
WARNING: [Synth 8-6014] Unused sequential element inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_enc_i_reg was removed.  [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:324]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-5546] ROM "xsdb_memory_read_inst/curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xsdb_memory_read_inst/read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xsdb_memory_read_inst/read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[28]' (FDR) to 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[27]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[27]' (FDR) to 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[26]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[26]' (FDR) to 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[25]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[25]' (FDR) to 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[24]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[24]' (FDR) to 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[23]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[23]' (FDR) to 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[22]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[22]' (FDR) to 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[21]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[21]' (FDR) to 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[20]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[20]' (FDR) to 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[19]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[19]' (FDR) to 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[18]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[18]' (FDR) to 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[17]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[17]' (FDR) to 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[16]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[16]' (FDR) to 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[15]' (FDR) to 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[14]' (FDR) to 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[13]' (FDR) to 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[12]' (FDR) to 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[11]' (FDR) to 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[10]' (FDR) to 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[9]' (FDR) to 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[8]' (FDR) to 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[7]' (FDR) to 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[6]' (FDR) to 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[5]' (FDR) to 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[4]' (FDR) to 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[3]' (FDR) to 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[2]' (FDR) to 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[1]' (FDR) to 'design_1_i/axi_limit_max/U0/ip2bus_data_i_D1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_limit_max/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_limit_max/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]' (FDRE) to 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]' (FDRE) to 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]' (FDRE) to 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]' (FDRE) to 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]' (FDRE) to 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]' (FDRE) to 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]' (FDRE) to 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]' (FDRE) to 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]' (FDRE) to 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]' (FDRE) to 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]' (FDRE) to 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]' (FDRE) to 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]' (FDRE) to 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]' (FDRE) to 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]' (FDRE) to 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]' (FDRE) to 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]' (FDRE) to 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]' (FDRE) to 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]' (FDRE) to 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]' (FDRE) to 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]' (FDRE) to 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]' (FDRE) to 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]' (FDRE) to 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]' (FDRE) to 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]' (FDRE) to 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]' (FDRE) to 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]' (FDRE) to 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]' (FDRE) to 'design_1_i/axi_limit_max/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_limit_max/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_limit_max/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[1]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[0]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[28]' (FDR) to 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[27]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[27]' (FDR) to 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[26]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[26]' (FDR) to 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[25]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[25]' (FDR) to 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[24]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[24]' (FDR) to 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[23]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[23]' (FDR) to 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[22]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[22]' (FDR) to 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[21]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[21]' (FDR) to 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[20]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[20]' (FDR) to 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[19]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[19]' (FDR) to 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[18]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[18]' (FDR) to 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[17]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[17]' (FDR) to 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[16]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[16]' (FDR) to 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[15]' (FDR) to 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[14]' (FDR) to 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[13]' (FDR) to 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[12]' (FDR) to 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[11]' (FDR) to 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[10]' (FDR) to 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[9]' (FDR) to 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[8]' (FDR) to 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[7]' (FDR) to 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[6]' (FDR) to 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[5]' (FDR) to 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[4]' (FDR) to 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[3]' (FDR) to 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[2]' (FDR) to 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[1]' (FDR) to 'design_1_i/axi_limit_min/U0/ip2bus_data_i_D1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_limit_min/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_limit_min/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_min/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]' (FDRE) to 'design_1_i/axi_limit_min/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_min/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]' (FDRE) to 'design_1_i/axi_limit_min/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_min/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]' (FDRE) to 'design_1_i/axi_limit_min/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_min/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]' (FDRE) to 'design_1_i/axi_limit_min/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_min/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]' (FDRE) to 'design_1_i/axi_limit_min/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_min/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]' (FDRE) to 'design_1_i/axi_limit_min/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_min/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]' (FDRE) to 'design_1_i/axi_limit_min/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_min/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]' (FDRE) to 'design_1_i/axi_limit_min/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_min/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]' (FDRE) to 'design_1_i/axi_limit_min/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_min/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]' (FDRE) to 'design_1_i/axi_limit_min/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_min/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]' (FDRE) to 'design_1_i/axi_limit_min/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_min/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]' (FDRE) to 'design_1_i/axi_limit_min/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_min/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]' (FDRE) to 'design_1_i/axi_limit_min/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_min/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]' (FDRE) to 'design_1_i/axi_limit_min/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_min/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]' (FDRE) to 'design_1_i/axi_limit_min/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_limit_min/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]' (FDRE) to 'design_1_i/axi_limit_min/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_limit_min/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_limit_min/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio__5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio__5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio__5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio__5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio__5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio__5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__5.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]) is unused and will be removed from module axi_gpio__5.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0]) is unused and will be removed from module axi_gpio__5.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]) is unused and will be removed from module axi_gpio__5.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0]) is unused and will be removed from module axi_gpio__5.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]) is unused and will be removed from module axi_gpio__5.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]) is unused and will be removed from module axi_gpio__5.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]) is unused and will be removed from module axi_gpio__5.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]) is unused and will be removed from module axi_gpio__5.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[1]) is unused and will be removed from module axi_gpio__5.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[0]) is unused and will be removed from module axi_gpio__5.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_motor_E/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_motor_E/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_motor_E/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_motor_E/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__4.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__4.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__4.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__4.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__4.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__4.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio__4.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio__4.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio__4.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio__4.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio__4.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio__4.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__4.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__4.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__4.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__4.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__4.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__4.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]) is unused and will be removed from module axi_gpio__4.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0]) is unused and will be removed from module axi_gpio__4.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]) is unused and will be removed from module axi_gpio__4.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0]) is unused and will be removed from module axi_gpio__4.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]) is unused and will be removed from module axi_gpio__4.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]) is unused and will be removed from module axi_gpio__4.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]) is unused and will be removed from module axi_gpio__4.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]) is unused and will be removed from module axi_gpio__4.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[1]) is unused and will be removed from module axi_gpio__4.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[0]) is unused and will be removed from module axi_gpio__4.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_motor_X/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_motor_X/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_motor_X/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_motor_X/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio__3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio__3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio__3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio__3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio__3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio__3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__3.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_motor_Y/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_motor_Y/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_motor_Y/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_motor_Y/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_motor_Z/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_motor_Z/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_motor_Z/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_motor_Z/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[84].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[86].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[82].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[80].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[78].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[76].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[74].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[72].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[70].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[68].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[66].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[62].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[60].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[58].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[56].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[54].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[52].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[50].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[48].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[46].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[44].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[42].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[40].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[38].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[36].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[34].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[32].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[30].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[28].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[26].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[24].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[22].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[20].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[18].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[16].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_test/inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:04 ; elapsed = 00:04:16 . Memory (MB): peak = 1146.410 ; gain = 765.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------+--------------------------------------+----------------+----------------------+---------------+
|Module Name   | RTL Object                           | Inference      | Size (Depth x Width) | Primitives    | 
+--------------+--------------------------------------+----------------+----------------------+---------------+
|ila_test/inst | ADV_TRIG.u_adv_trig/fsm_mem_data_reg | User Attribute | 128 x 24             | RAM64M x 32   | 
+--------------+--------------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |ila_v6_2_6_ila_register  |           1|     22731|
|2     |ila_v6_2_6_ila_core__GB1 |           1|      2775|
|3     |ila_v6_2_6_ila_core__GB2 |           1|      4638|
|4     |ila_v6_2_6_ila__GC0      |           1|         6|
|5     |design_1                 |           1|      3953|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:33 ; elapsed = 00:04:47 . Memory (MB): peak = 1283.891 ; gain = 902.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:35 ; elapsed = 00:04:49 . Memory (MB): peak = 1313.383 ; gain = 932.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+--------------+--------------------------------------+----------------+----------------------+---------------+
|Module Name   | RTL Object                           | Inference      | Size (Depth x Width) | Primitives    | 
+--------------+--------------------------------------+----------------+----------------------+---------------+
|ila_test/inst | ADV_TRIG.u_adv_trig/fsm_mem_data_reg | User Attribute | 128 x 24             | RAM64M x 32   | 
+--------------+--------------------------------------+----------------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |ila_v6_2_6_ila_register  |           1|     22731|
|2     |ila_v6_2_6_ila_core__GB1 |           1|      2775|
|3     |ila_v6_2_6_ila_core__GB2 |           1|      4638|
|4     |ila_v6_2_6_ila__GC0      |           1|         6|
|5     |design_1                 |           1|      3953|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:46 ; elapsed = 00:04:59 . Memory (MB): peak = 1376.699 ; gain = 995.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 23 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 24 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 30 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 24 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 24 to 12 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:48 ; elapsed = 00:05:02 . Memory (MB): peak = 1376.699 ; gain = 995.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:49 ; elapsed = 00:05:02 . Memory (MB): peak = 1376.699 ; gain = 995.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:52 ; elapsed = 00:05:05 . Memory (MB): peak = 1376.699 ; gain = 995.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:52 ; elapsed = 00:05:05 . Memory (MB): peak = 1376.699 ; gain = 995.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:52 ; elapsed = 00:05:06 . Memory (MB): peak = 1376.699 ; gain = 995.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:53 ; elapsed = 00:05:06 . Memory (MB): peak = 1376.699 ; gain = 995.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                | RTL Name                                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ila_v6_2_6_generic_counter | counter_load_i_reg[16]                                                           | 16     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|ila_v6_2_6_ila             | ila_core_inst/u_ila_regs/adv_rb_drdy4_reg                                        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ila_v6_2_6_ila             | ila_core_inst/shifted_data_in_reg[8][214]                                        | 9      | 215   | NO           | NO                 | YES               | 215    | 0       | 
|ila_v6_2_6_ila             | ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ila_v6_2_6_ila             | ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ila_v6_2_6_ila             | ila_core_inst/u_ila_regs/shift_reg1_reg[15]                                      | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+---------------------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 4      | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 32     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 32     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BIBUF    |   130|
|2     |BUFG     |     1|
|3     |CARRY4   |   639|
|4     |CFGLUT5  |  2048|
|5     |LUT1     |   291|
|6     |LUT2     |   480|
|7     |LUT3     |   694|
|8     |LUT4     |  1393|
|9     |LUT5     |   454|
|10    |LUT6     |  3488|
|11    |MUXF7    |   301|
|12    |MUXF8    |    83|
|13    |PS7      |     1|
|14    |RAM64M   |    32|
|15    |RAMB36E1 |     6|
|16    |SRL16    |     1|
|17    |SRL16E   |   242|
|18    |SRLC16E  |     2|
|19    |SRLC32E  |    64|
|20    |FDR      |     8|
|21    |FDRE     |  8884|
|22    |FDSE     |    94|
|23    |OBUF     |    18|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------+---------------------------------------------------------------+------+
|      |Instance                                                                      |Module                                                         |Cells |
+------+------------------------------------------------------------------------------+---------------------------------------------------------------+------+
|1     |top                                                                           |                                                               | 19354|
|2     |  design_1_i                                                                  |design_1                                                       |  2476|
|3     |    axi_limit_max                                                             |design_1_axi_limit_min_0                                       |    98|
|4     |      U0                                                                      |axi_gpio                                                       |    98|
|5     |        AXI_LITE_IPIF_I                                                       |axi_lite_ipif_887                                              |    65|
|6     |          I_SLAVE_ATTACHMENT                                                  |slave_attachment_889                                           |    65|
|7     |            I_DECODER                                                         |address_decoder_890                                            |    17|
|8     |              \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f_891                                                  |     1|
|9     |              \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f__parameterized1_892                                  |     1|
|10    |        gpio_core_1                                                           |GPIO_Core_888                                                  |    27|
|11    |    axi_limit_min                                                             |design_1_axi_motor_Y_1                                         |    98|
|12    |      U0                                                                      |axi_gpio__5                                                    |    98|
|13    |        AXI_LITE_IPIF_I                                                       |axi_lite_ipif_881                                              |    65|
|14    |          I_SLAVE_ATTACHMENT                                                  |slave_attachment_883                                           |    65|
|15    |            I_DECODER                                                         |address_decoder_884                                            |    17|
|16    |              \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f_885                                                  |     1|
|17    |              \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f__parameterized1_886                                  |     1|
|18    |        gpio_core_1                                                           |GPIO_Core_882                                                  |    27|
|19    |    axi_motor_E                                                               |design_1_axi_motor_Y_0                                         |    98|
|20    |      U0                                                                      |axi_gpio__4                                                    |    98|
|21    |        AXI_LITE_IPIF_I                                                       |axi_lite_ipif_875                                              |    65|
|22    |          I_SLAVE_ATTACHMENT                                                  |slave_attachment_877                                           |    65|
|23    |            I_DECODER                                                         |address_decoder_878                                            |    17|
|24    |              \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f_879                                                  |     1|
|25    |              \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f__parameterized1_880                                  |     1|
|26    |        gpio_core_1                                                           |GPIO_Core_876                                                  |    27|
|27    |    axi_motor_X                                                               |design_1_axi_gpio_0_0                                          |    98|
|28    |      U0                                                                      |axi_gpio__3                                                    |    98|
|29    |        AXI_LITE_IPIF_I                                                       |axi_lite_ipif_869                                              |    65|
|30    |          I_SLAVE_ATTACHMENT                                                  |slave_attachment_871                                           |    65|
|31    |            I_DECODER                                                         |address_decoder_872                                            |    17|
|32    |              \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f_873                                                  |     1|
|33    |              \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f__parameterized1_874                                  |     1|
|34    |        gpio_core_1                                                           |GPIO_Core_870                                                  |    27|
|35    |    axi_motor_Y                                                               |design_1_axi_gpio_0_2                                          |    98|
|36    |      U0                                                                      |axi_gpio__2                                                    |    98|
|37    |        AXI_LITE_IPIF_I                                                       |axi_lite_ipif_863                                              |    65|
|38    |          I_SLAVE_ATTACHMENT                                                  |slave_attachment_865                                           |    65|
|39    |            I_DECODER                                                         |address_decoder_866                                            |    17|
|40    |              \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f_867                                                  |     1|
|41    |              \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f__parameterized1_868                                  |     1|
|42    |        gpio_core_1                                                           |GPIO_Core_864                                                  |    27|
|43    |    axi_motor_Z                                                               |design_1_axi_gpio_0_1                                          |    98|
|44    |      U0                                                                      |axi_gpio__1                                                    |    98|
|45    |        AXI_LITE_IPIF_I                                                       |axi_lite_ipif                                                  |    65|
|46    |          I_SLAVE_ATTACHMENT                                                  |slave_attachment                                               |    65|
|47    |            I_DECODER                                                         |address_decoder                                                |    17|
|48    |              \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f                                                      |     1|
|49    |              \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f__parameterized1                                      |     1|
|50    |        gpio_core_1                                                           |GPIO_Core                                                      |    27|
|51    |    processing_system7_0                                                      |design_1_processing_system7_0_0                                |   244|
|52    |      inst                                                                    |processing_system7_v5_5_processing_system7                     |   244|
|53    |    processing_system7_0_axi_periph                                           |design_1_processing_system7_0_axi_periph_0                     |  1578|
|54    |      xbar                                                                    |design_1_xbar_0                                                |   389|
|55    |        inst                                                                  |axi_crossbar_v2_1_17_axi_crossbar                              |   389|
|56    |          \gen_sasd.crossbar_sasd_0                                           |axi_crossbar_v2_1_17_crossbar_sasd                             |   389|
|57    |            addr_arbiter_inst                                                 |axi_crossbar_v2_1_17_addr_arbiter_sasd                         |   144|
|58    |            \gen_decerr.decerr_slave_inst                                     |axi_crossbar_v2_1_17_decerr_slave                              |    15|
|59    |            reg_slice_r                                                       |axi_register_slice_v2_1_16_axic_register_slice__parameterized7 |   193|
|60    |            splitter_ar                                                       |axi_crossbar_v2_1_17_splitter__parameterized0                  |     6|
|61    |            splitter_aw                                                       |axi_crossbar_v2_1_17_splitter                                  |    12|
|62    |      s00_couplers                                                            |s00_couplers_imp_1CFO1MB                                       |  1189|
|63    |        auto_pc                                                               |design_1_auto_pc_0                                             |  1189|
|64    |          inst                                                                |axi_protocol_converter_v2_1_16_axi_protocol_converter          |  1189|
|65    |            \gen_axilite.gen_b2s_conv.axilite_b2s                             |axi_protocol_converter_v2_1_16_b2s                             |  1189|
|66    |              \RD.ar_channel_0                                                |axi_protocol_converter_v2_1_16_b2s_ar_channel                  |   204|
|67    |                ar_cmd_fsm_0                                                  |axi_protocol_converter_v2_1_16_b2s_rd_cmd_fsm                  |    35|
|68    |                cmd_translator_0                                              |axi_protocol_converter_v2_1_16_b2s_cmd_translator_860          |   157|
|69    |                  incr_cmd_0                                                  |axi_protocol_converter_v2_1_16_b2s_incr_cmd_861                |    70|
|70    |                  wrap_cmd_0                                                  |axi_protocol_converter_v2_1_16_b2s_wrap_cmd_862                |    82|
|71    |              \RD.r_channel_0                                                 |axi_protocol_converter_v2_1_16_b2s_r_channel                   |   125|
|72    |                rd_data_fifo_0                                                |axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized1 |    73|
|73    |                transaction_fifo_0                                            |axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized2 |    38|
|74    |              SI_REG                                                          |axi_register_slice_v2_1_16_axi_register_slice                  |   586|
|75    |                \ar.ar_pipe                                                   |axi_register_slice_v2_1_16_axic_register_slice                 |   194|
|76    |                \aw.aw_pipe                                                   |axi_register_slice_v2_1_16_axic_register_slice_859             |   197|
|77    |                \b.b_pipe                                                     |axi_register_slice_v2_1_16_axic_register_slice__parameterized1 |    48|
|78    |                \r.r_pipe                                                     |axi_register_slice_v2_1_16_axic_register_slice__parameterized2 |   147|
|79    |              \WR.aw_channel_0                                                |axi_protocol_converter_v2_1_16_b2s_aw_channel                  |   208|
|80    |                aw_cmd_fsm_0                                                  |axi_protocol_converter_v2_1_16_b2s_wr_cmd_fsm                  |    35|
|81    |                cmd_translator_0                                              |axi_protocol_converter_v2_1_16_b2s_cmd_translator              |   157|
|82    |                  incr_cmd_0                                                  |axi_protocol_converter_v2_1_16_b2s_incr_cmd                    |    69|
|83    |                  wrap_cmd_0                                                  |axi_protocol_converter_v2_1_16_b2s_wrap_cmd                    |    84|
|84    |              \WR.b_channel_0                                                 |axi_protocol_converter_v2_1_16_b2s_b_channel                   |    64|
|85    |                bid_fifo_0                                                    |axi_protocol_converter_v2_1_16_b2s_simple_fifo                 |    33|
|86    |                bresp_fifo_0                                                  |axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized0 |     7|
|87    |    rst_processing_system7_0_50M                                              |design_1_rst_processing_system7_0_50M_0                        |    66|
|88    |      U0                                                                      |proc_sys_reset                                                 |    66|
|89    |        EXT_LPF                                                               |lpf                                                            |    23|
|90    |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                          |cdc_sync__parameterized0                                       |     6|
|91    |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                          |cdc_sync__parameterized0_858                                   |     6|
|92    |        SEQ                                                                   |sequence_psr                                                   |    38|
|93    |          SEQ_COUNTER                                                         |upcnt_n                                                        |    13|
|94    |  ila_test                                                                    |ila_0                                                          | 16860|
|95    |    inst                                                                      |ila_v6_2_6_ila                                                 | 16860|
|96    |      ila_core_inst                                                           |ila_v6_2_6_ila_core                                            | 16853|
|97    |        \ADV_TRIG.u_adv_trig                                                  |ila_v6_2_6_ila_adv_trigger_sequencer                           |   205|
|98    |        \ADV_TRIG_MEM_READ.u_fsm_memory_read_inst                             |ila_v6_2_6_ila_fsm_memory_read                                 |    52|
|99    |        \COUNTER.u_count                                                      |ila_v6_2_6_ila_counter                                         |   232|
|100   |          \G_COUNTER[0].U_COUNTER                                             |ila_v6_2_6_generic_counter__1                                  |    58|
|101   |          \G_COUNTER[1].U_COUNTER                                             |ila_v6_2_6_generic_counter__2                                  |    58|
|102   |          \G_COUNTER[2].U_COUNTER                                             |ila_v6_2_6_generic_counter__3                                  |    58|
|103   |          \G_COUNTER[3].U_COUNTER                                             |ila_v6_2_6_generic_counter                                     |    58|
|104   |        ila_trace_memory_inst                                                 |ila_v6_2_6_ila_trace_memory                                    |     6|
|105   |          \SUBCORE_RAM_BLK_MEM_1.trace_block_memory                           |blk_mem_gen_v8_3_6                                             |     6|
|106   |            inst_blk_mem_gen                                                  |blk_mem_gen_v8_3_6_synth                                       |     6|
|107   |              \gnbram.gnativebmg.native_blk_mem_gen                           |blk_mem_gen_v8_3_6_blk_mem_gen_top                             |     6|
|108   |                \valid.cstr                                                   |blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr                    |     6|
|109   |                  \ramloop[0].ram.r                                           |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width                      |     1|
|110   |                    \prim_noinit.ram                                          |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper                    |     1|
|111   |                  \ramloop[1].ram.r                                           |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized0      |     1|
|112   |                    \prim_noinit.ram                                          |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0    |     1|
|113   |                  \ramloop[2].ram.r                                           |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized1      |     1|
|114   |                    \prim_noinit.ram                                          |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized1    |     1|
|115   |                  \ramloop[3].ram.r                                           |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized2      |     1|
|116   |                    \prim_noinit.ram                                          |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized2    |     1|
|117   |                  \ramloop[4].ram.r                                           |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized3      |     1|
|118   |                    \prim_noinit.ram                                          |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3    |     1|
|119   |                  \ramloop[5].ram.r                                           |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized4      |     1|
|120   |                    \prim_noinit.ram                                          |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4    |     1|
|121   |        u_ila_cap_ctrl                                                        |ila_v6_2_6_ila_cap_ctrl_legacy                                 |   282|
|122   |          U_CDONE                                                             |ltlib_v1_0_0_cfglut6__parameterized0                           |     5|
|123   |          U_NS0                                                               |ltlib_v1_0_0_cfglut7                                           |     8|
|124   |          U_NS1                                                               |ltlib_v1_0_0_cfglut7_843                                       |    11|
|125   |          u_cap_addrgen                                                       |ila_v6_2_6_ila_cap_addrgen                                     |   253|
|126   |            U_CMPRESET                                                        |ltlib_v1_0_0_cfglut6                                           |     3|
|127   |            u_cap_sample_counter                                              |ila_v6_2_6_ila_cap_sample_counter                              |    59|
|128   |              U_SCE                                                           |ltlib_v1_0_0_cfglut4_850                                       |     1|
|129   |              U_SCMPCE                                                        |ltlib_v1_0_0_cfglut5_851                                       |     1|
|130   |              U_SCRST                                                         |ltlib_v1_0_0_cfglut6_852                                       |     3|
|131   |              u_scnt_cmp                                                      |ltlib_v1_0_0_match_nodelay_853                                 |    22|
|132   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_nodelay_854                            |    22|
|133   |                  DUT                                                         |ltlib_v1_0_0_all_typeA__parameterized2_855                     |    12|
|134   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized1_856               |     5|
|135   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized2_857               |     5|
|136   |            u_cap_window_counter                                              |ila_v6_2_6_ila_cap_window_counter                              |    60|
|137   |              U_WCE                                                           |ltlib_v1_0_0_cfglut4                                           |     1|
|138   |              U_WHCMPCE                                                       |ltlib_v1_0_0_cfglut5                                           |     1|
|139   |              U_WLCMPCE                                                       |ltlib_v1_0_0_cfglut5_844                                       |     1|
|140   |              u_wcnt_hcmp                                                     |ltlib_v1_0_0_match_nodelay                                     |    12|
|141   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_nodelay_846                            |    12|
|142   |                  DUT                                                         |ltlib_v1_0_0_all_typeA__parameterized2_847                     |    12|
|143   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized1_848               |     5|
|144   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized2_849               |     5|
|145   |              u_wcnt_lcmp                                                     |ltlib_v1_0_0_match_nodelay_845                                 |    22|
|146   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_nodelay                                |    22|
|147   |                  DUT                                                         |ltlib_v1_0_0_all_typeA__parameterized2                         |    12|
|148   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized1                   |     5|
|149   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized2                   |     5|
|150   |        u_ila_regs                                                            |ila_v6_2_6_ila_register                                        | 11559|
|151   |          U_XSDB_SLAVE                                                        |xsdbs_v1_0_2_xsdbs                                             |   302|
|152   |          reg_890                                                             |xsdbs_v1_0_2_reg__parameterized174                             |    16|
|153   |            \I_EN_STAT_EQ1.U_STAT                                             |xsdbs_v1_0_2_reg_stat_842                                      |    16|
|154   |          \ADV_TRIG_STREAM.reg_stream_ffc                                     |xsdbs_v1_0_2_reg_stream__parameterized0                        |    23|
|155   |            \I_EN_CTL_EQ1.U_CTL                                               |xsdbs_v1_0_2_reg_ctl_841                                       |    19|
|156   |          \ADV_TRIG_STREAM_READBACK.reg_stream_ffb                            |xsdbs_v1_0_2_reg_stream                                        |    47|
|157   |            \I_EN_STAT_EQ1.U_STAT                                             |xsdbs_v1_0_2_reg_stat_840                                      |    47|
|158   |          \CNT.CNT_SRL[0].cnt_srl_reg                                         |xsdbs_v1_0_2_reg_p2s__parameterized119                         |    75|
|159   |          \CNT.CNT_SRL[1].cnt_srl_reg                                         |xsdbs_v1_0_2_reg_p2s__parameterized120                         |    91|
|160   |          \CNT.CNT_SRL[2].cnt_srl_reg                                         |xsdbs_v1_0_2_reg_p2s__parameterized121                         |    75|
|161   |          \CNT.CNT_SRL[3].cnt_srl_reg                                         |xsdbs_v1_0_2_reg_p2s__parameterized122                         |    76|
|162   |          \MU_SRL[0].mu_srl_reg                                               |xsdbs_v1_0_2_reg_p2s                                           |    76|
|163   |          \MU_SRL[10].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized9                           |    74|
|164   |          \MU_SRL[11].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized10                          |   106|
|165   |          \MU_SRL[12].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized11                          |    74|
|166   |          \MU_SRL[13].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized12                          |    74|
|167   |          \MU_SRL[14].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized13                          |    74|
|168   |          \MU_SRL[15].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized14                          |    90|
|169   |          \MU_SRL[16].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized15                          |    74|
|170   |          \MU_SRL[17].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized16                          |    74|
|171   |          \MU_SRL[18].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized17                          |    74|
|172   |          \MU_SRL[19].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized18                          |   122|
|173   |          \MU_SRL[1].mu_srl_reg                                               |xsdbs_v1_0_2_reg_p2s__parameterized0                           |    75|
|174   |          \MU_SRL[20].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized19                          |    74|
|175   |          \MU_SRL[21].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized20                          |    74|
|176   |          \MU_SRL[22].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized21                          |    74|
|177   |          \MU_SRL[23].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized22                          |    90|
|178   |          \MU_SRL[24].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized23                          |    74|
|179   |          \MU_SRL[25].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized24                          |    74|
|180   |          \MU_SRL[26].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized25                          |    74|
|181   |          \MU_SRL[27].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized26                          |   106|
|182   |          \MU_SRL[28].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized27                          |    74|
|183   |          \MU_SRL[29].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized28                          |    74|
|184   |          \MU_SRL[2].mu_srl_reg                                               |xsdbs_v1_0_2_reg_p2s__parameterized1                           |    75|
|185   |          \MU_SRL[30].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized29                          |    74|
|186   |          \MU_SRL[31].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized30                          |    90|
|187   |          \MU_SRL[32].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized31                          |    74|
|188   |          \MU_SRL[33].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized32                          |    74|
|189   |          \MU_SRL[34].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized33                          |    74|
|190   |          \MU_SRL[35].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized34                          |   122|
|191   |          \MU_SRL[36].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized35                          |    74|
|192   |          \MU_SRL[37].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized36                          |    74|
|193   |          \MU_SRL[38].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized37                          |    74|
|194   |          \MU_SRL[39].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized38                          |    90|
|195   |          \MU_SRL[3].mu_srl_reg                                               |xsdbs_v1_0_2_reg_p2s__parameterized2                           |   123|
|196   |          \MU_SRL[40].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized39                          |    74|
|197   |          \MU_SRL[41].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized40                          |    74|
|198   |          \MU_SRL[42].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized41                          |    74|
|199   |          \MU_SRL[43].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized42                          |   106|
|200   |          \MU_SRL[44].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized43                          |    74|
|201   |          \MU_SRL[45].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized44                          |    74|
|202   |          \MU_SRL[46].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized45                          |    74|
|203   |          \MU_SRL[47].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized46                          |    90|
|204   |          \MU_SRL[48].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized47                          |    74|
|205   |          \MU_SRL[49].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized48                          |    74|
|206   |          \MU_SRL[4].mu_srl_reg                                               |xsdbs_v1_0_2_reg_p2s__parameterized3                           |    74|
|207   |          \MU_SRL[50].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized49                          |    74|
|208   |          \MU_SRL[51].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized50                          |   154|
|209   |          \MU_SRL[52].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized51                          |    74|
|210   |          \MU_SRL[53].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized52                          |    74|
|211   |          \MU_SRL[54].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized53                          |    74|
|212   |          \MU_SRL[55].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized54                          |    90|
|213   |          \MU_SRL[56].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized55                          |    74|
|214   |          \MU_SRL[57].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized56                          |    74|
|215   |          \MU_SRL[58].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized57                          |    74|
|216   |          \MU_SRL[59].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized58                          |   106|
|217   |          \MU_SRL[5].mu_srl_reg                                               |xsdbs_v1_0_2_reg_p2s__parameterized4                           |    74|
|218   |          \MU_SRL[60].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized59                          |    74|
|219   |          \MU_SRL[61].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized60                          |    74|
|220   |          \MU_SRL[62].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized61                          |    74|
|221   |          \MU_SRL[63].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized62                          |    90|
|222   |          \MU_SRL[64].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized63                          |    75|
|223   |          \MU_SRL[65].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized64                          |    74|
|224   |          \MU_SRL[66].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized65                          |    74|
|225   |          \MU_SRL[67].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized66                          |   122|
|226   |          \MU_SRL[68].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized67                          |    74|
|227   |          \MU_SRL[69].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized68                          |    74|
|228   |          \MU_SRL[6].mu_srl_reg                                               |xsdbs_v1_0_2_reg_p2s__parameterized5                           |    74|
|229   |          \MU_SRL[70].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized69                          |    74|
|230   |          \MU_SRL[71].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized70                          |    90|
|231   |          \MU_SRL[72].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized71                          |    74|
|232   |          \MU_SRL[73].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized72                          |    74|
|233   |          \MU_SRL[74].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized73                          |    74|
|234   |          \MU_SRL[75].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized74                          |   106|
|235   |          \MU_SRL[76].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized75                          |    74|
|236   |          \MU_SRL[77].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized76                          |    74|
|237   |          \MU_SRL[78].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized77                          |    74|
|238   |          \MU_SRL[79].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized78                          |    90|
|239   |          \MU_SRL[7].mu_srl_reg                                               |xsdbs_v1_0_2_reg_p2s__parameterized6                           |    90|
|240   |          \MU_SRL[80].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized79                          |    74|
|241   |          \MU_SRL[81].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized80                          |    74|
|242   |          \MU_SRL[82].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized81                          |    74|
|243   |          \MU_SRL[83].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized82                          |   106|
|244   |          \MU_SRL[84].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized83                          |    74|
|245   |          \MU_SRL[85].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized84                          |    74|
|246   |          \MU_SRL[86].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized85                          |    74|
|247   |          \MU_SRL[87].mu_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized86                          |    90|
|248   |          \MU_SRL[8].mu_srl_reg                                               |xsdbs_v1_0_2_reg_p2s__parameterized7                           |    74|
|249   |          \MU_SRL[9].mu_srl_reg                                               |xsdbs_v1_0_2_reg_p2s__parameterized8                           |    74|
|250   |          \STRG_QUAL.qual_strg_srl_reg                                        |xsdbs_v1_0_2_reg_p2s__parameterized123                         |   106|
|251   |          \TC_SRL[0].tc_srl_reg                                               |xsdbs_v1_0_2_reg_p2s__parameterized87                          |    75|
|252   |          \TC_SRL[10].tc_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized97                          |    74|
|253   |          \TC_SRL[11].tc_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized98                          |   106|
|254   |          \TC_SRL[12].tc_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized99                          |    74|
|255   |          \TC_SRL[13].tc_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized100                         |    74|
|256   |          \TC_SRL[14].tc_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized101                         |    74|
|257   |          \TC_SRL[15].tc_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized102                         |    90|
|258   |          \TC_SRL[16].tc_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized103                         |    74|
|259   |          \TC_SRL[17].tc_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized104                         |    74|
|260   |          \TC_SRL[18].tc_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized105                         |    74|
|261   |          \TC_SRL[19].tc_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized106                         |   106|
|262   |          \TC_SRL[1].tc_srl_reg                                               |xsdbs_v1_0_2_reg_p2s__parameterized88                          |    75|
|263   |          \TC_SRL[20].tc_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized107                         |    74|
|264   |          \TC_SRL[21].tc_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized108                         |    74|
|265   |          \TC_SRL[22].tc_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized109                         |    74|
|266   |          \TC_SRL[23].tc_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized110                         |    90|
|267   |          \TC_SRL[24].tc_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized111                         |    74|
|268   |          \TC_SRL[25].tc_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized112                         |    74|
|269   |          \TC_SRL[26].tc_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized113                         |    74|
|270   |          \TC_SRL[27].tc_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized114                         |   122|
|271   |          \TC_SRL[28].tc_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized115                         |    74|
|272   |          \TC_SRL[29].tc_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized116                         |    74|
|273   |          \TC_SRL[2].tc_srl_reg                                               |xsdbs_v1_0_2_reg_p2s__parameterized89                          |    75|
|274   |          \TC_SRL[30].tc_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized117                         |    74|
|275   |          \TC_SRL[31].tc_srl_reg                                              |xsdbs_v1_0_2_reg_p2s__parameterized118                         |    90|
|276   |          \TC_SRL[3].tc_srl_reg                                               |xsdbs_v1_0_2_reg_p2s__parameterized90                          |   107|
|277   |          \TC_SRL[4].tc_srl_reg                                               |xsdbs_v1_0_2_reg_p2s__parameterized91                          |    74|
|278   |          \TC_SRL[5].tc_srl_reg                                               |xsdbs_v1_0_2_reg_p2s__parameterized92                          |    74|
|279   |          \TC_SRL[6].tc_srl_reg                                               |xsdbs_v1_0_2_reg_p2s__parameterized93                          |    74|
|280   |          \TC_SRL[7].tc_srl_reg                                               |xsdbs_v1_0_2_reg_p2s__parameterized94                          |    90|
|281   |          \TC_SRL[8].tc_srl_reg                                               |xsdbs_v1_0_2_reg_p2s__parameterized95                          |    74|
|282   |          \TC_SRL[9].tc_srl_reg                                               |xsdbs_v1_0_2_reg_p2s__parameterized96                          |    74|
|283   |          reg_15                                                              |xsdbs_v1_0_2_reg__parameterized156                             |    35|
|284   |            \I_EN_CTL_EQ1.U_CTL                                               |xsdbs_v1_0_2_reg_ctl_839                                       |    35|
|285   |          reg_16                                                              |xsdbs_v1_0_2_reg__parameterized157                             |    17|
|286   |            \I_EN_CTL_EQ1.U_CTL                                               |xsdbs_v1_0_2_reg_ctl_838                                       |    17|
|287   |          reg_17                                                              |xsdbs_v1_0_2_reg__parameterized158                             |    18|
|288   |            \I_EN_CTL_EQ1.U_CTL                                               |xsdbs_v1_0_2_reg_ctl_837                                       |    18|
|289   |          reg_18                                                              |xsdbs_v1_0_2_reg__parameterized159                             |    46|
|290   |            \I_EN_CTL_EQ1.U_CTL                                               |xsdbs_v1_0_2_reg_ctl_836                                       |    46|
|291   |          reg_19                                                              |xsdbs_v1_0_2_reg__parameterized160                             |    18|
|292   |            \I_EN_CTL_EQ1.U_CTL                                               |xsdbs_v1_0_2_reg_ctl_835                                       |    18|
|293   |          reg_1a                                                              |xsdbs_v1_0_2_reg__parameterized161                             |    19|
|294   |            \I_EN_CTL_EQ1.U_CTL                                               |xsdbs_v1_0_2_reg_ctl__parameterized1                           |    19|
|295   |          reg_6                                                               |xsdbs_v1_0_2_reg__parameterized141                             |    28|
|296   |            \I_EN_CTL_EQ1.U_CTL                                               |xsdbs_v1_0_2_reg_ctl_834                                       |    28|
|297   |          reg_7                                                               |xsdbs_v1_0_2_reg__parameterized142                             |    24|
|298   |            \I_EN_CTL_EQ1.U_CTL                                               |xsdbs_v1_0_2_reg_ctl__parameterized0                           |    24|
|299   |          reg_8                                                               |xsdbs_v1_0_2_reg__parameterized143                             |     5|
|300   |            \I_EN_STAT_EQ1.U_STAT                                             |xsdbs_v1_0_2_reg_stat_833                                      |     5|
|301   |          reg_80                                                              |xsdbs_v1_0_2_reg__parameterized162                             |    18|
|302   |            \I_EN_CTL_EQ1.U_CTL                                               |xsdbs_v1_0_2_reg_ctl__parameterized2_832                       |    18|
|303   |          reg_81                                                              |xsdbs_v1_0_2_reg__parameterized163                             |    17|
|304   |            \I_EN_CTL_EQ1.U_CTL                                               |xsdbs_v1_0_2_reg_ctl_831                                       |    17|
|305   |          reg_82                                                              |xsdbs_v1_0_2_reg__parameterized164                             |    17|
|306   |            \I_EN_CTL_EQ1.U_CTL                                               |xsdbs_v1_0_2_reg_ctl__parameterized2                           |    17|
|307   |          reg_83                                                              |xsdbs_v1_0_2_reg__parameterized165                             |    33|
|308   |            \I_EN_CTL_EQ1.U_CTL                                               |xsdbs_v1_0_2_reg_ctl_830                                       |    33|
|309   |          reg_84                                                              |xsdbs_v1_0_2_reg__parameterized166                             |    27|
|310   |            \I_EN_CTL_EQ1.U_CTL                                               |xsdbs_v1_0_2_reg_ctl_829                                       |    27|
|311   |          reg_85                                                              |xsdbs_v1_0_2_reg__parameterized167                             |    18|
|312   |            \I_EN_CTL_EQ1.U_CTL                                               |xsdbs_v1_0_2_reg_ctl_828                                       |    18|
|313   |          reg_887                                                             |xsdbs_v1_0_2_reg__parameterized169                             |     1|
|314   |            \I_EN_STAT_EQ1.U_STAT                                             |xsdbs_v1_0_2_reg_stat_827                                      |     1|
|315   |          reg_88d                                                             |xsdbs_v1_0_2_reg__parameterized171                             |     2|
|316   |            \I_EN_STAT_EQ1.U_STAT                                             |xsdbs_v1_0_2_reg_stat_826                                      |     2|
|317   |          reg_88f                                                             |xsdbs_v1_0_2_reg__parameterized173                             |    44|
|318   |            \I_EN_STAT_EQ1.U_STAT                                             |xsdbs_v1_0_2_reg_stat_825                                      |    44|
|319   |          reg_892                                                             |xsdbs_v1_0_2_reg__parameterized172                             |     4|
|320   |            \I_EN_STAT_EQ1.U_STAT                                             |xsdbs_v1_0_2_reg_stat_824                                      |     4|
|321   |          reg_9                                                               |xsdbs_v1_0_2_reg__parameterized144                             |    10|
|322   |            \I_EN_STAT_EQ1.U_STAT                                             |xsdbs_v1_0_2_reg_stat_823                                      |    10|
|323   |          reg_srl_fff                                                         |xsdbs_v1_0_2_reg_p2s__parameterized124                         |    93|
|324   |          reg_stream_ffd                                                      |xsdbs_v1_0_2_reg_stream__parameterized1                        |    20|
|325   |            \I_EN_CTL_EQ1.U_CTL                                               |xsdbs_v1_0_2_reg_ctl                                           |    20|
|326   |          reg_stream_ffe                                                      |xsdbs_v1_0_2_reg_stream__parameterized2                        |    16|
|327   |            \I_EN_STAT_EQ1.U_STAT                                             |xsdbs_v1_0_2_reg_stat                                          |    16|
|328   |        u_ila_reset_ctrl                                                      |ila_v6_2_6_ila_reset_ctrl                                      |    48|
|329   |          arm_detection_inst                                                  |ltlib_v1_0_0_rising_edge_detection                             |     5|
|330   |          \asyncrounous_transfer.arm_in_transfer_inst                         |ltlib_v1_0_0_async_edge_xfer                                   |     7|
|331   |          \asyncrounous_transfer.arm_out_transfer_inst                        |ltlib_v1_0_0_async_edge_xfer_819                               |     7|
|332   |          \asyncrounous_transfer.halt_in_transfer_inst                        |ltlib_v1_0_0_async_edge_xfer_820                               |     7|
|333   |          \asyncrounous_transfer.halt_out_transfer_inst                       |ltlib_v1_0_0_async_edge_xfer_821                               |     6|
|334   |          halt_detection_inst                                                 |ltlib_v1_0_0_rising_edge_detection_822                         |     6|
|335   |        u_trig                                                                |ila_v6_2_6_ila_trigger                                         |  3640|
|336   |          \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                     |ltlib_v1_0_0_match                                             |    59|
|337   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |ltlib_v1_0_0_allx_typeA_806                                    |    58|
|338   |              DUT                                                             |ltlib_v1_0_0_all_typeA_807                                     |    58|
|339   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_808                               |     5|
|340   |                \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                |ltlib_v1_0_0_all_typeA_slice__parameterized0_809               |     6|
|341   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_810                               |     5|
|342   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_811                               |     5|
|343   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_812                               |     5|
|344   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_813                               |     5|
|345   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_814                               |     5|
|346   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_815                               |     5|
|347   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_816                               |     5|
|348   |                \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_817                               |     5|
|349   |                \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_818                               |     5|
|350   |          \N_DDR_TC.N_DDR_TC_INST[10].U_TC                                    |ltlib_v1_0_0_match_0                                           |    59|
|351   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |ltlib_v1_0_0_allx_typeA_793                                    |    58|
|352   |              DUT                                                             |ltlib_v1_0_0_all_typeA_794                                     |    58|
|353   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_795                               |     5|
|354   |                \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                |ltlib_v1_0_0_all_typeA_slice__parameterized0_796               |     6|
|355   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_797                               |     5|
|356   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_798                               |     5|
|357   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_799                               |     5|
|358   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_800                               |     5|
|359   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_801                               |     5|
|360   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_802                               |     5|
|361   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_803                               |     5|
|362   |                \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_804                               |     5|
|363   |                \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_805                               |     5|
|364   |          \N_DDR_TC.N_DDR_TC_INST[11].U_TC                                    |ltlib_v1_0_0_match_1                                           |    59|
|365   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |ltlib_v1_0_0_allx_typeA_780                                    |    58|
|366   |              DUT                                                             |ltlib_v1_0_0_all_typeA_781                                     |    58|
|367   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_782                               |     5|
|368   |                \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                |ltlib_v1_0_0_all_typeA_slice__parameterized0_783               |     6|
|369   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_784                               |     5|
|370   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_785                               |     5|
|371   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_786                               |     5|
|372   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_787                               |     5|
|373   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_788                               |     5|
|374   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_789                               |     5|
|375   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_790                               |     5|
|376   |                \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_791                               |     5|
|377   |                \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_792                               |     5|
|378   |          \N_DDR_TC.N_DDR_TC_INST[12].U_TC                                    |ltlib_v1_0_0_match_2                                           |    59|
|379   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |ltlib_v1_0_0_allx_typeA_767                                    |    58|
|380   |              DUT                                                             |ltlib_v1_0_0_all_typeA_768                                     |    58|
|381   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_769                               |     5|
|382   |                \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                |ltlib_v1_0_0_all_typeA_slice__parameterized0_770               |     6|
|383   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_771                               |     5|
|384   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_772                               |     5|
|385   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_773                               |     5|
|386   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_774                               |     5|
|387   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_775                               |     5|
|388   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_776                               |     5|
|389   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_777                               |     5|
|390   |                \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_778                               |     5|
|391   |                \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_779                               |     5|
|392   |          \N_DDR_TC.N_DDR_TC_INST[13].U_TC                                    |ltlib_v1_0_0_match_3                                           |    59|
|393   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |ltlib_v1_0_0_allx_typeA_754                                    |    58|
|394   |              DUT                                                             |ltlib_v1_0_0_all_typeA_755                                     |    58|
|395   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_756                               |     5|
|396   |                \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                |ltlib_v1_0_0_all_typeA_slice__parameterized0_757               |     6|
|397   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_758                               |     5|
|398   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_759                               |     5|
|399   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_760                               |     5|
|400   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_761                               |     5|
|401   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_762                               |     5|
|402   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_763                               |     5|
|403   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_764                               |     5|
|404   |                \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_765                               |     5|
|405   |                \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_766                               |     5|
|406   |          \N_DDR_TC.N_DDR_TC_INST[14].U_TC                                    |ltlib_v1_0_0_match_4                                           |    59|
|407   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |ltlib_v1_0_0_allx_typeA_741                                    |    58|
|408   |              DUT                                                             |ltlib_v1_0_0_all_typeA_742                                     |    58|
|409   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_743                               |     5|
|410   |                \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                |ltlib_v1_0_0_all_typeA_slice__parameterized0_744               |     6|
|411   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_745                               |     5|
|412   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_746                               |     5|
|413   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_747                               |     5|
|414   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_748                               |     5|
|415   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_749                               |     5|
|416   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_750                               |     5|
|417   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_751                               |     5|
|418   |                \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_752                               |     5|
|419   |                \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_753                               |     5|
|420   |          \N_DDR_TC.N_DDR_TC_INST[15].U_TC                                    |ltlib_v1_0_0_match_5                                           |    59|
|421   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |ltlib_v1_0_0_allx_typeA_728                                    |    58|
|422   |              DUT                                                             |ltlib_v1_0_0_all_typeA_729                                     |    58|
|423   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_730                               |     5|
|424   |                \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                |ltlib_v1_0_0_all_typeA_slice__parameterized0_731               |     6|
|425   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_732                               |     5|
|426   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_733                               |     5|
|427   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_734                               |     5|
|428   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_735                               |     5|
|429   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_736                               |     5|
|430   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_737                               |     5|
|431   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_738                               |     5|
|432   |                \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_739                               |     5|
|433   |                \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_740                               |     5|
|434   |          \N_DDR_TC.N_DDR_TC_INST[16].U_TC                                    |ltlib_v1_0_0_match_6                                           |    59|
|435   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |ltlib_v1_0_0_allx_typeA_715                                    |    58|
|436   |              DUT                                                             |ltlib_v1_0_0_all_typeA_716                                     |    58|
|437   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_717                               |     5|
|438   |                \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                |ltlib_v1_0_0_all_typeA_slice__parameterized0_718               |     6|
|439   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_719                               |     5|
|440   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_720                               |     5|
|441   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_721                               |     5|
|442   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_722                               |     5|
|443   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_723                               |     5|
|444   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_724                               |     5|
|445   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_725                               |     5|
|446   |                \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_726                               |     5|
|447   |                \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_727                               |     5|
|448   |          \N_DDR_TC.N_DDR_TC_INST[17].U_TC                                    |ltlib_v1_0_0_match_7                                           |    59|
|449   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |ltlib_v1_0_0_allx_typeA_702                                    |    58|
|450   |              DUT                                                             |ltlib_v1_0_0_all_typeA_703                                     |    58|
|451   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_704                               |     5|
|452   |                \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                |ltlib_v1_0_0_all_typeA_slice__parameterized0_705               |     6|
|453   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_706                               |     5|
|454   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_707                               |     5|
|455   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_708                               |     5|
|456   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_709                               |     5|
|457   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_710                               |     5|
|458   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_711                               |     5|
|459   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_712                               |     5|
|460   |                \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_713                               |     5|
|461   |                \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_714                               |     5|
|462   |          \N_DDR_TC.N_DDR_TC_INST[18].U_TC                                    |ltlib_v1_0_0_match_8                                           |    59|
|463   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |ltlib_v1_0_0_allx_typeA_689                                    |    58|
|464   |              DUT                                                             |ltlib_v1_0_0_all_typeA_690                                     |    58|
|465   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_691                               |     5|
|466   |                \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                |ltlib_v1_0_0_all_typeA_slice__parameterized0_692               |     6|
|467   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_693                               |     5|
|468   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_694                               |     5|
|469   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_695                               |     5|
|470   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_696                               |     5|
|471   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_697                               |     5|
|472   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_698                               |     5|
|473   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_699                               |     5|
|474   |                \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_700                               |     5|
|475   |                \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_701                               |     5|
|476   |          \N_DDR_TC.N_DDR_TC_INST[19].U_TC                                    |ltlib_v1_0_0_match_9                                           |    59|
|477   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |ltlib_v1_0_0_allx_typeA_676                                    |    58|
|478   |              DUT                                                             |ltlib_v1_0_0_all_typeA_677                                     |    58|
|479   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_678                               |     5|
|480   |                \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                |ltlib_v1_0_0_all_typeA_slice__parameterized0_679               |     6|
|481   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_680                               |     5|
|482   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_681                               |     5|
|483   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_682                               |     5|
|484   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_683                               |     5|
|485   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_684                               |     5|
|486   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_685                               |     5|
|487   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_686                               |     5|
|488   |                \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_687                               |     5|
|489   |                \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_688                               |     5|
|490   |          \N_DDR_TC.N_DDR_TC_INST[1].U_TC                                     |ltlib_v1_0_0_match_10                                          |    59|
|491   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |ltlib_v1_0_0_allx_typeA_663                                    |    58|
|492   |              DUT                                                             |ltlib_v1_0_0_all_typeA_664                                     |    58|
|493   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_665                               |     5|
|494   |                \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                |ltlib_v1_0_0_all_typeA_slice__parameterized0_666               |     6|
|495   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_667                               |     5|
|496   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_668                               |     5|
|497   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_669                               |     5|
|498   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_670                               |     5|
|499   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_671                               |     5|
|500   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_672                               |     5|
|501   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_673                               |     5|
|502   |                \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_674                               |     5|
|503   |                \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_675                               |     5|
|504   |          \N_DDR_TC.N_DDR_TC_INST[20].U_TC                                    |ltlib_v1_0_0_match_11                                          |    59|
|505   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |ltlib_v1_0_0_allx_typeA_650                                    |    58|
|506   |              DUT                                                             |ltlib_v1_0_0_all_typeA_651                                     |    58|
|507   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_652                               |     5|
|508   |                \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                |ltlib_v1_0_0_all_typeA_slice__parameterized0_653               |     6|
|509   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_654                               |     5|
|510   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_655                               |     5|
|511   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_656                               |     5|
|512   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_657                               |     5|
|513   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_658                               |     5|
|514   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_659                               |     5|
|515   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_660                               |     5|
|516   |                \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_661                               |     5|
|517   |                \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_662                               |     5|
|518   |          \N_DDR_TC.N_DDR_TC_INST[21].U_TC                                    |ltlib_v1_0_0_match_12                                          |    59|
|519   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |ltlib_v1_0_0_allx_typeA_637                                    |    58|
|520   |              DUT                                                             |ltlib_v1_0_0_all_typeA_638                                     |    58|
|521   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_639                               |     5|
|522   |                \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                |ltlib_v1_0_0_all_typeA_slice__parameterized0_640               |     6|
|523   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_641                               |     5|
|524   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_642                               |     5|
|525   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_643                               |     5|
|526   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_644                               |     5|
|527   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_645                               |     5|
|528   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_646                               |     5|
|529   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_647                               |     5|
|530   |                \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_648                               |     5|
|531   |                \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_649                               |     5|
|532   |          \N_DDR_TC.N_DDR_TC_INST[22].U_TC                                    |ltlib_v1_0_0_match_13                                          |    59|
|533   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |ltlib_v1_0_0_allx_typeA_624                                    |    58|
|534   |              DUT                                                             |ltlib_v1_0_0_all_typeA_625                                     |    58|
|535   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_626                               |     5|
|536   |                \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                |ltlib_v1_0_0_all_typeA_slice__parameterized0_627               |     6|
|537   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_628                               |     5|
|538   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_629                               |     5|
|539   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_630                               |     5|
|540   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_631                               |     5|
|541   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_632                               |     5|
|542   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_633                               |     5|
|543   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_634                               |     5|
|544   |                \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_635                               |     5|
|545   |                \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_636                               |     5|
|546   |          \N_DDR_TC.N_DDR_TC_INST[23].U_TC                                    |ltlib_v1_0_0_match_14                                          |    59|
|547   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |ltlib_v1_0_0_allx_typeA_611                                    |    58|
|548   |              DUT                                                             |ltlib_v1_0_0_all_typeA_612                                     |    58|
|549   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_613                               |     5|
|550   |                \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                |ltlib_v1_0_0_all_typeA_slice__parameterized0_614               |     6|
|551   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_615                               |     5|
|552   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_616                               |     5|
|553   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_617                               |     5|
|554   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_618                               |     5|
|555   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_619                               |     5|
|556   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_620                               |     5|
|557   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_621                               |     5|
|558   |                \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_622                               |     5|
|559   |                \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_623                               |     5|
|560   |          \N_DDR_TC.N_DDR_TC_INST[24].U_TC                                    |ltlib_v1_0_0_match_15                                          |    59|
|561   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |ltlib_v1_0_0_allx_typeA_598                                    |    58|
|562   |              DUT                                                             |ltlib_v1_0_0_all_typeA_599                                     |    58|
|563   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_600                               |     5|
|564   |                \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                |ltlib_v1_0_0_all_typeA_slice__parameterized0_601               |     6|
|565   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_602                               |     5|
|566   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_603                               |     5|
|567   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_604                               |     5|
|568   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_605                               |     5|
|569   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_606                               |     5|
|570   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_607                               |     5|
|571   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_608                               |     5|
|572   |                \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_609                               |     5|
|573   |                \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_610                               |     5|
|574   |          \N_DDR_TC.N_DDR_TC_INST[25].U_TC                                    |ltlib_v1_0_0_match_16                                          |    59|
|575   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |ltlib_v1_0_0_allx_typeA_585                                    |    58|
|576   |              DUT                                                             |ltlib_v1_0_0_all_typeA_586                                     |    58|
|577   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_587                               |     5|
|578   |                \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                |ltlib_v1_0_0_all_typeA_slice__parameterized0_588               |     6|
|579   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_589                               |     5|
|580   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_590                               |     5|
|581   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_591                               |     5|
|582   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_592                               |     5|
|583   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_593                               |     5|
|584   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_594                               |     5|
|585   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_595                               |     5|
|586   |                \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_596                               |     5|
|587   |                \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_597                               |     5|
|588   |          \N_DDR_TC.N_DDR_TC_INST[26].U_TC                                    |ltlib_v1_0_0_match_17                                          |    59|
|589   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |ltlib_v1_0_0_allx_typeA_572                                    |    58|
|590   |              DUT                                                             |ltlib_v1_0_0_all_typeA_573                                     |    58|
|591   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_574                               |     5|
|592   |                \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                |ltlib_v1_0_0_all_typeA_slice__parameterized0_575               |     6|
|593   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_576                               |     5|
|594   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_577                               |     5|
|595   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_578                               |     5|
|596   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_579                               |     5|
|597   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_580                               |     5|
|598   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_581                               |     5|
|599   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_582                               |     5|
|600   |                \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_583                               |     5|
|601   |                \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_584                               |     5|
|602   |          \N_DDR_TC.N_DDR_TC_INST[27].U_TC                                    |ltlib_v1_0_0_match_18                                          |    59|
|603   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |ltlib_v1_0_0_allx_typeA_559                                    |    58|
|604   |              DUT                                                             |ltlib_v1_0_0_all_typeA_560                                     |    58|
|605   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_561                               |     5|
|606   |                \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                |ltlib_v1_0_0_all_typeA_slice__parameterized0_562               |     6|
|607   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_563                               |     5|
|608   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_564                               |     5|
|609   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_565                               |     5|
|610   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_566                               |     5|
|611   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_567                               |     5|
|612   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_568                               |     5|
|613   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_569                               |     5|
|614   |                \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_570                               |     5|
|615   |                \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_571                               |     5|
|616   |          \N_DDR_TC.N_DDR_TC_INST[28].U_TC                                    |ltlib_v1_0_0_match_19                                          |    59|
|617   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |ltlib_v1_0_0_allx_typeA_546                                    |    58|
|618   |              DUT                                                             |ltlib_v1_0_0_all_typeA_547                                     |    58|
|619   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_548                               |     5|
|620   |                \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                |ltlib_v1_0_0_all_typeA_slice__parameterized0_549               |     6|
|621   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_550                               |     5|
|622   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_551                               |     5|
|623   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_552                               |     5|
|624   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_553                               |     5|
|625   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_554                               |     5|
|626   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_555                               |     5|
|627   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_556                               |     5|
|628   |                \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_557                               |     5|
|629   |                \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_558                               |     5|
|630   |          \N_DDR_TC.N_DDR_TC_INST[29].U_TC                                    |ltlib_v1_0_0_match_20                                          |    59|
|631   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |ltlib_v1_0_0_allx_typeA_533                                    |    58|
|632   |              DUT                                                             |ltlib_v1_0_0_all_typeA_534                                     |    58|
|633   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_535                               |     5|
|634   |                \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                |ltlib_v1_0_0_all_typeA_slice__parameterized0_536               |     6|
|635   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_537                               |     5|
|636   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_538                               |     5|
|637   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_539                               |     5|
|638   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_540                               |     5|
|639   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_541                               |     5|
|640   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_542                               |     5|
|641   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_543                               |     5|
|642   |                \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_544                               |     5|
|643   |                \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_545                               |     5|
|644   |          \N_DDR_TC.N_DDR_TC_INST[2].U_TC                                     |ltlib_v1_0_0_match_21                                          |    59|
|645   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |ltlib_v1_0_0_allx_typeA_520                                    |    58|
|646   |              DUT                                                             |ltlib_v1_0_0_all_typeA_521                                     |    58|
|647   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_522                               |     5|
|648   |                \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                |ltlib_v1_0_0_all_typeA_slice__parameterized0_523               |     6|
|649   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_524                               |     5|
|650   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_525                               |     5|
|651   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_526                               |     5|
|652   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_527                               |     5|
|653   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_528                               |     5|
|654   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_529                               |     5|
|655   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_530                               |     5|
|656   |                \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_531                               |     5|
|657   |                \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_532                               |     5|
|658   |          \N_DDR_TC.N_DDR_TC_INST[30].U_TC                                    |ltlib_v1_0_0_match_22                                          |    59|
|659   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |ltlib_v1_0_0_allx_typeA_507                                    |    58|
|660   |              DUT                                                             |ltlib_v1_0_0_all_typeA_508                                     |    58|
|661   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_509                               |     5|
|662   |                \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                |ltlib_v1_0_0_all_typeA_slice__parameterized0_510               |     6|
|663   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_511                               |     5|
|664   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_512                               |     5|
|665   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_513                               |     5|
|666   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_514                               |     5|
|667   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_515                               |     5|
|668   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_516                               |     5|
|669   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_517                               |     5|
|670   |                \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_518                               |     5|
|671   |                \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_519                               |     5|
|672   |          \N_DDR_TC.N_DDR_TC_INST[31].U_TC                                    |ltlib_v1_0_0_match_23                                          |    59|
|673   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |ltlib_v1_0_0_allx_typeA_494                                    |    58|
|674   |              DUT                                                             |ltlib_v1_0_0_all_typeA_495                                     |    58|
|675   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_496                               |     5|
|676   |                \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                |ltlib_v1_0_0_all_typeA_slice__parameterized0_497               |     6|
|677   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_498                               |     5|
|678   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_499                               |     5|
|679   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_500                               |     5|
|680   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_501                               |     5|
|681   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_502                               |     5|
|682   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_503                               |     5|
|683   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_504                               |     5|
|684   |                \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_505                               |     5|
|685   |                \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_506                               |     5|
|686   |          \N_DDR_TC.N_DDR_TC_INST[3].U_TC                                     |ltlib_v1_0_0_match_24                                          |    59|
|687   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |ltlib_v1_0_0_allx_typeA_481                                    |    58|
|688   |              DUT                                                             |ltlib_v1_0_0_all_typeA_482                                     |    58|
|689   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_483                               |     5|
|690   |                \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                |ltlib_v1_0_0_all_typeA_slice__parameterized0_484               |     6|
|691   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_485                               |     5|
|692   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_486                               |     5|
|693   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_487                               |     5|
|694   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_488                               |     5|
|695   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_489                               |     5|
|696   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_490                               |     5|
|697   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_491                               |     5|
|698   |                \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_492                               |     5|
|699   |                \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_493                               |     5|
|700   |          \N_DDR_TC.N_DDR_TC_INST[4].U_TC                                     |ltlib_v1_0_0_match_25                                          |    59|
|701   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |ltlib_v1_0_0_allx_typeA_468                                    |    58|
|702   |              DUT                                                             |ltlib_v1_0_0_all_typeA_469                                     |    58|
|703   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_470                               |     5|
|704   |                \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                |ltlib_v1_0_0_all_typeA_slice__parameterized0_471               |     6|
|705   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_472                               |     5|
|706   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_473                               |     5|
|707   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_474                               |     5|
|708   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_475                               |     5|
|709   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_476                               |     5|
|710   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_477                               |     5|
|711   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_478                               |     5|
|712   |                \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_479                               |     5|
|713   |                \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_480                               |     5|
|714   |          \N_DDR_TC.N_DDR_TC_INST[5].U_TC                                     |ltlib_v1_0_0_match_26                                          |    59|
|715   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |ltlib_v1_0_0_allx_typeA_455                                    |    58|
|716   |              DUT                                                             |ltlib_v1_0_0_all_typeA_456                                     |    58|
|717   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_457                               |     5|
|718   |                \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                |ltlib_v1_0_0_all_typeA_slice__parameterized0_458               |     6|
|719   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_459                               |     5|
|720   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_460                               |     5|
|721   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_461                               |     5|
|722   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_462                               |     5|
|723   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_463                               |     5|
|724   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_464                               |     5|
|725   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_465                               |     5|
|726   |                \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_466                               |     5|
|727   |                \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_467                               |     5|
|728   |          \N_DDR_TC.N_DDR_TC_INST[6].U_TC                                     |ltlib_v1_0_0_match_27                                          |    59|
|729   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |ltlib_v1_0_0_allx_typeA_442                                    |    58|
|730   |              DUT                                                             |ltlib_v1_0_0_all_typeA_443                                     |    58|
|731   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_444                               |     5|
|732   |                \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                |ltlib_v1_0_0_all_typeA_slice__parameterized0_445               |     6|
|733   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_446                               |     5|
|734   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_447                               |     5|
|735   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_448                               |     5|
|736   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_449                               |     5|
|737   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_450                               |     5|
|738   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_451                               |     5|
|739   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_452                               |     5|
|740   |                \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_453                               |     5|
|741   |                \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_454                               |     5|
|742   |          \N_DDR_TC.N_DDR_TC_INST[7].U_TC                                     |ltlib_v1_0_0_match_28                                          |    59|
|743   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |ltlib_v1_0_0_allx_typeA_429                                    |    58|
|744   |              DUT                                                             |ltlib_v1_0_0_all_typeA_430                                     |    58|
|745   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_431                               |     5|
|746   |                \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                |ltlib_v1_0_0_all_typeA_slice__parameterized0_432               |     6|
|747   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_433                               |     5|
|748   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_434                               |     5|
|749   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_435                               |     5|
|750   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_436                               |     5|
|751   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_437                               |     5|
|752   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_438                               |     5|
|753   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_439                               |     5|
|754   |                \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_440                               |     5|
|755   |                \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_441                               |     5|
|756   |          \N_DDR_TC.N_DDR_TC_INST[8].U_TC                                     |ltlib_v1_0_0_match_29                                          |    59|
|757   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |ltlib_v1_0_0_allx_typeA_416                                    |    58|
|758   |              DUT                                                             |ltlib_v1_0_0_all_typeA_417                                     |    58|
|759   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_418                               |     5|
|760   |                \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                |ltlib_v1_0_0_all_typeA_slice__parameterized0_419               |     6|
|761   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_420                               |     5|
|762   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_421                               |     5|
|763   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_422                               |     5|
|764   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_423                               |     5|
|765   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_424                               |     5|
|766   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_425                               |     5|
|767   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_426                               |     5|
|768   |                \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_427                               |     5|
|769   |                \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_428                               |     5|
|770   |          \N_DDR_TC.N_DDR_TC_INST[9].U_TC                                     |ltlib_v1_0_0_match_30                                          |    59|
|771   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |ltlib_v1_0_0_allx_typeA_403                                    |    58|
|772   |              DUT                                                             |ltlib_v1_0_0_all_typeA_404                                     |    58|
|773   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_405                               |     5|
|774   |                \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                |ltlib_v1_0_0_all_typeA_slice__parameterized0_406               |     6|
|775   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_407                               |     5|
|776   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_408                               |     5|
|777   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_409                               |     5|
|778   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_410                               |     5|
|779   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_411                               |     5|
|780   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_412                               |     5|
|781   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_413                               |     5|
|782   |                \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_414                               |     5|
|783   |                \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_415                               |     5|
|784   |          \STRG_QUAL.U_STRG_QUAL                                              |ltlib_v1_0_0_match_31                                          |   147|
|785   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |ltlib_v1_0_0_allx_typeA                                        |   146|
|786   |              DUT                                                             |ltlib_v1_0_0_all_typeA                                         |    58|
|787   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_392                               |     5|
|788   |                \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                |ltlib_v1_0_0_all_typeA_slice__parameterized0_393               |     6|
|789   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_394                               |     5|
|790   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_395                               |     5|
|791   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_396                               |     5|
|792   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_397                               |     5|
|793   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_398                               |     5|
|794   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_399                               |     5|
|795   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_400                               |     5|
|796   |                \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_401                               |     5|
|797   |                \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                 |ltlib_v1_0_0_all_typeA_slice_402                               |     5|
|798   |          U_TM                                                                |ila_v6_2_6_ila_trig_match                                      |  1557|
|799   |            \N_DDR_MODE.G_NMU[0].U_M                                          |ltlib_v1_0_0_match__parameterized0                             |    12|
|800   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized0_389                    |    11|
|801   |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_390                     |     8|
|802   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_391               |     6|
|803   |            \N_DDR_MODE.G_NMU[10].U_M                                         |ltlib_v1_0_0_match__parameterized1                             |   120|
|804   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized1_383                    |   119|
|805   |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized1_384                     |    23|
|806   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice_385                               |     5|
|807   |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice_386                               |     5|
|808   |                  \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice_387                               |     5|
|809   |                  \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_388               |     6|
|810   |            \N_DDR_MODE.G_NMU[11].U_M                                         |ltlib_v1_0_0_match__parameterized1_32                          |    24|
|811   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized1_377                    |    23|
|812   |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized1_378                     |    23|
|813   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice_379                               |     5|
|814   |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice_380                               |     5|
|815   |                  \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice_381                               |     5|
|816   |                  \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_382               |     6|
|817   |            \N_DDR_MODE.G_NMU[12].U_M                                         |ltlib_v1_0_0_match__parameterized0_33                          |    12|
|818   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized0_374                    |    11|
|819   |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_375                     |     8|
|820   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_376               |     6|
|821   |            \N_DDR_MODE.G_NMU[13].U_M                                         |ltlib_v1_0_0_match__parameterized0_34                          |     9|
|822   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized0_371                    |     8|
|823   |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_372                     |     8|
|824   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_373               |     6|
|825   |            \N_DDR_MODE.G_NMU[14].U_M                                         |ltlib_v1_0_0_match__parameterized0_35                          |    12|
|826   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized0_368                    |    11|
|827   |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_369                     |     8|
|828   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_370               |     6|
|829   |            \N_DDR_MODE.G_NMU[15].U_M                                         |ltlib_v1_0_0_match__parameterized0_36                          |     9|
|830   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized0_365                    |     8|
|831   |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_366                     |     8|
|832   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_367               |     6|
|833   |            \N_DDR_MODE.G_NMU[16].U_M                                         |ltlib_v1_0_0_match__parameterized0_37                          |    12|
|834   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized0_362                    |    11|
|835   |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_363                     |     8|
|836   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_364               |     6|
|837   |            \N_DDR_MODE.G_NMU[17].U_M                                         |ltlib_v1_0_0_match__parameterized0_38                          |     9|
|838   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized0_359                    |     8|
|839   |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_360                     |     8|
|840   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_361               |     6|
|841   |            \N_DDR_MODE.G_NMU[18].U_M                                         |ltlib_v1_0_0_match__parameterized0_39                          |    12|
|842   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized0_356                    |    11|
|843   |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_357                     |     8|
|844   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_358               |     6|
|845   |            \N_DDR_MODE.G_NMU[19].U_M                                         |ltlib_v1_0_0_match__parameterized0_40                          |     9|
|846   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized0_353                    |     8|
|847   |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_354                     |     8|
|848   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_355               |     6|
|849   |            \N_DDR_MODE.G_NMU[1].U_M                                          |ltlib_v1_0_0_match__parameterized0_41                          |     9|
|850   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized0_350                    |     8|
|851   |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_351                     |     8|
|852   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_352               |     6|
|853   |            \N_DDR_MODE.G_NMU[20].U_M                                         |ltlib_v1_0_0_match__parameterized1_42                          |   120|
|854   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized1_344                    |   119|
|855   |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized1_345                     |    23|
|856   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice_346                               |     5|
|857   |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice_347                               |     5|
|858   |                  \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice_348                               |     5|
|859   |                  \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_349               |     6|
|860   |            \N_DDR_MODE.G_NMU[21].U_M                                         |ltlib_v1_0_0_match__parameterized1_43                          |    24|
|861   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized1_338                    |    23|
|862   |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized1_339                     |    23|
|863   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice_340                               |     5|
|864   |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice_341                               |     5|
|865   |                  \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice_342                               |     5|
|866   |                  \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_343               |     6|
|867   |            \N_DDR_MODE.G_NMU[22].U_M                                         |ltlib_v1_0_0_match__parameterized0_44                          |    12|
|868   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized0_335                    |    11|
|869   |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_336                     |     8|
|870   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_337               |     6|
|871   |            \N_DDR_MODE.G_NMU[23].U_M                                         |ltlib_v1_0_0_match__parameterized0_45                          |     9|
|872   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized0_332                    |     8|
|873   |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_333                     |     8|
|874   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_334               |     6|
|875   |            \N_DDR_MODE.G_NMU[24].U_M                                         |ltlib_v1_0_0_match__parameterized0_46                          |    12|
|876   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized0_329                    |    11|
|877   |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_330                     |     8|
|878   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_331               |     6|
|879   |            \N_DDR_MODE.G_NMU[25].U_M                                         |ltlib_v1_0_0_match__parameterized0_47                          |     9|
|880   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized0_326                    |     8|
|881   |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_327                     |     8|
|882   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_328               |     6|
|883   |            \N_DDR_MODE.G_NMU[26].U_M                                         |ltlib_v1_0_0_match__parameterized2                             |    15|
|884   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized2_323                    |    14|
|885   |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_324                     |     8|
|886   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_325               |     6|
|887   |            \N_DDR_MODE.G_NMU[27].U_M                                         |ltlib_v1_0_0_match__parameterized2_48                          |     9|
|888   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized2_320                    |     8|
|889   |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_321                     |     8|
|890   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_322               |     6|
|891   |            \N_DDR_MODE.G_NMU[28].U_M                                         |ltlib_v1_0_0_match__parameterized1_49                          |   120|
|892   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized1_314                    |   119|
|893   |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized1_315                     |    23|
|894   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice_316                               |     5|
|895   |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice_317                               |     5|
|896   |                  \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice_318                               |     5|
|897   |                  \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_319               |     6|
|898   |            \N_DDR_MODE.G_NMU[29].U_M                                         |ltlib_v1_0_0_match__parameterized1_50                          |    24|
|899   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized1_308                    |    23|
|900   |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized1_309                     |    23|
|901   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice_310                               |     5|
|902   |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice_311                               |     5|
|903   |                  \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice_312                               |     5|
|904   |                  \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_313               |     6|
|905   |            \N_DDR_MODE.G_NMU[2].U_M                                          |ltlib_v1_0_0_match__parameterized1_51                          |   120|
|906   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized1_302                    |   119|
|907   |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized1_303                     |    23|
|908   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice_304                               |     5|
|909   |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice_305                               |     5|
|910   |                  \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice_306                               |     5|
|911   |                  \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_307               |     6|
|912   |            \N_DDR_MODE.G_NMU[30].U_M                                         |ltlib_v1_0_0_match__parameterized3                             |    21|
|913   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized3_299                    |    20|
|914   |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_300                     |     8|
|915   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_301               |     6|
|916   |            \N_DDR_MODE.G_NMU[31].U_M                                         |ltlib_v1_0_0_match__parameterized3_52                          |     9|
|917   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized3_296                    |     8|
|918   |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_297                     |     8|
|919   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_298               |     6|
|920   |            \N_DDR_MODE.G_NMU[32].U_M                                         |ltlib_v1_0_0_match__parameterized0_53                          |    12|
|921   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized0_293                    |    11|
|922   |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_294                     |     8|
|923   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_295               |     6|
|924   |            \N_DDR_MODE.G_NMU[33].U_M                                         |ltlib_v1_0_0_match__parameterized0_54                          |     9|
|925   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized0_290                    |     8|
|926   |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_291                     |     8|
|927   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_292               |     6|
|928   |            \N_DDR_MODE.G_NMU[34].U_M                                         |ltlib_v1_0_0_match__parameterized4                             |    18|
|929   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized4_287                    |    17|
|930   |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_288                     |     8|
|931   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_289               |     6|
|932   |            \N_DDR_MODE.G_NMU[35].U_M                                         |ltlib_v1_0_0_match__parameterized4_55                          |     9|
|933   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized4_284                    |     8|
|934   |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_285                     |     8|
|935   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_286               |     6|
|936   |            \N_DDR_MODE.G_NMU[36].U_M                                         |ltlib_v1_0_0_match__parameterized4_56                          |    18|
|937   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized4_281                    |    17|
|938   |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_282                     |     8|
|939   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_283               |     6|
|940   |            \N_DDR_MODE.G_NMU[37].U_M                                         |ltlib_v1_0_0_match__parameterized4_57                          |     9|
|941   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized4_278                    |     8|
|942   |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_279                     |     8|
|943   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_280               |     6|
|944   |            \N_DDR_MODE.G_NMU[38].U_M                                         |ltlib_v1_0_0_match__parameterized0_58                          |    12|
|945   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized0_275                    |    11|
|946   |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_276                     |     8|
|947   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_277               |     6|
|948   |            \N_DDR_MODE.G_NMU[39].U_M                                         |ltlib_v1_0_0_match__parameterized0_59                          |     9|
|949   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized0_272                    |     8|
|950   |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_273                     |     8|
|951   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_274               |     6|
|952   |            \N_DDR_MODE.G_NMU[3].U_M                                          |ltlib_v1_0_0_match__parameterized1_60                          |    24|
|953   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized1                        |    23|
|954   |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized1                         |    23|
|955   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice                                   |     5|
|956   |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice_269                               |     5|
|957   |                  \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice_270                               |     5|
|958   |                  \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_271               |     6|
|959   |            \N_DDR_MODE.G_NMU[40].U_M                                         |ltlib_v1_0_0_match__parameterized0_61                          |    12|
|960   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized0_266                    |    11|
|961   |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_267                     |     8|
|962   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_268               |     6|
|963   |            \N_DDR_MODE.G_NMU[41].U_M                                         |ltlib_v1_0_0_match__parameterized0_62                          |     9|
|964   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized0_263                    |     8|
|965   |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_264                     |     8|
|966   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_265               |     6|
|967   |            \N_DDR_MODE.G_NMU[42].U_M                                         |ltlib_v1_0_0_match__parameterized5                             |    33|
|968   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized5_260                    |    32|
|969   |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_261                     |     8|
|970   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_262               |     6|
|971   |            \N_DDR_MODE.G_NMU[43].U_M                                         |ltlib_v1_0_0_match__parameterized5_63                          |     9|
|972   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized5_257                    |     8|
|973   |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_258                     |     8|
|974   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_259               |     6|
|975   |            \N_DDR_MODE.G_NMU[44].U_M                                         |ltlib_v1_0_0_match__parameterized0_64                          |    12|
|976   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized0_254                    |    11|
|977   |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_255                     |     8|
|978   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_256               |     6|
|979   |            \N_DDR_MODE.G_NMU[45].U_M                                         |ltlib_v1_0_0_match__parameterized0_65                          |     9|
|980   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized0_251                    |     8|
|981   |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_252                     |     8|
|982   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_253               |     6|
|983   |            \N_DDR_MODE.G_NMU[46].U_M                                         |ltlib_v1_0_0_match__parameterized4_66                          |    18|
|984   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized4_248                    |    17|
|985   |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_249                     |     8|
|986   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_250               |     6|
|987   |            \N_DDR_MODE.G_NMU[47].U_M                                         |ltlib_v1_0_0_match__parameterized4_67                          |     9|
|988   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized4_245                    |     8|
|989   |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_246                     |     8|
|990   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_247               |     6|
|991   |            \N_DDR_MODE.G_NMU[48].U_M                                         |ltlib_v1_0_0_match__parameterized2_68                          |    15|
|992   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized2_242                    |    14|
|993   |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_243                     |     8|
|994   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_244               |     6|
|995   |            \N_DDR_MODE.G_NMU[49].U_M                                         |ltlib_v1_0_0_match__parameterized2_69                          |     9|
|996   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized2_239                    |     8|
|997   |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_240                     |     8|
|998   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_241               |     6|
|999   |            \N_DDR_MODE.G_NMU[4].U_M                                          |ltlib_v1_0_0_match__parameterized2_70                          |    15|
|1000  |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized2_236                    |    14|
|1001  |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_237                     |     8|
|1002  |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_238               |     6|
|1003  |            \N_DDR_MODE.G_NMU[50].U_M                                         |ltlib_v1_0_0_match__parameterized0_71                          |    12|
|1004  |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized0_233                    |    11|
|1005  |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_234                     |     8|
|1006  |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_235               |     6|
|1007  |            \N_DDR_MODE.G_NMU[51].U_M                                         |ltlib_v1_0_0_match__parameterized0_72                          |     9|
|1008  |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized0_230                    |     8|
|1009  |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_231                     |     8|
|1010  |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_232               |     6|
|1011  |            \N_DDR_MODE.G_NMU[52].U_M                                         |ltlib_v1_0_0_match__parameterized0_73                          |    12|
|1012  |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized0_227                    |    11|
|1013  |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_228                     |     8|
|1014  |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_229               |     6|
|1015  |            \N_DDR_MODE.G_NMU[53].U_M                                         |ltlib_v1_0_0_match__parameterized0_74                          |     9|
|1016  |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized0_224                    |     8|
|1017  |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_225                     |     8|
|1018  |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_226               |     6|
|1019  |            \N_DDR_MODE.G_NMU[54].U_M                                         |ltlib_v1_0_0_match__parameterized5_75                          |    33|
|1020  |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized5_221                    |    32|
|1021  |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_222                     |     8|
|1022  |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_223               |     6|
|1023  |            \N_DDR_MODE.G_NMU[55].U_M                                         |ltlib_v1_0_0_match__parameterized5_76                          |     9|
|1024  |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized5                        |     8|
|1025  |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_219                     |     8|
|1026  |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_220               |     6|
|1027  |            \N_DDR_MODE.G_NMU[56].U_M                                         |ltlib_v1_0_0_match__parameterized4_77                          |    18|
|1028  |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized4_216                    |    17|
|1029  |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_217                     |     8|
|1030  |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_218               |     6|
|1031  |            \N_DDR_MODE.G_NMU[57].U_M                                         |ltlib_v1_0_0_match__parameterized4_78                          |     9|
|1032  |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized4                        |     8|
|1033  |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_214                     |     8|
|1034  |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_215               |     6|
|1035  |            \N_DDR_MODE.G_NMU[58].U_M                                         |ltlib_v1_0_0_match__parameterized2_79                          |    15|
|1036  |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized2_211                    |    14|
|1037  |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_212                     |     8|
|1038  |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_213               |     6|
|1039  |            \N_DDR_MODE.G_NMU[59].U_M                                         |ltlib_v1_0_0_match__parameterized2_80                          |     9|
|1040  |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized2_208                    |     8|
|1041  |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_209                     |     8|
|1042  |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_210               |     6|
|1043  |            \N_DDR_MODE.G_NMU[5].U_M                                          |ltlib_v1_0_0_match__parameterized2_81                          |     9|
|1044  |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized2                        |     8|
|1045  |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_206                     |     8|
|1046  |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_207               |     6|
|1047  |            \N_DDR_MODE.G_NMU[60].U_M                                         |ltlib_v1_0_0_match__parameterized0_82                          |    12|
|1048  |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized0_203                    |    11|
|1049  |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_204                     |     8|
|1050  |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_205               |     6|
|1051  |            \N_DDR_MODE.G_NMU[61].U_M                                         |ltlib_v1_0_0_match__parameterized0_83                          |     9|
|1052  |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized0_200                    |     8|
|1053  |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_201                     |     8|
|1054  |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_202               |     6|
|1055  |            \N_DDR_MODE.G_NMU[62].U_M                                         |ltlib_v1_0_0_match__parameterized3_84                          |    21|
|1056  |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized3_197                    |    20|
|1057  |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_198                     |     8|
|1058  |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_199               |     6|
|1059  |            \N_DDR_MODE.G_NMU[63].U_M                                         |ltlib_v1_0_0_match__parameterized3_85                          |     9|
|1060  |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized3_194                    |     8|
|1061  |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_195                     |     8|
|1062  |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_196               |     6|
|1063  |            \N_DDR_MODE.G_NMU[64].U_M                                         |ltlib_v1_0_0_match__parameterized3_86                          |    21|
|1064  |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized3_191                    |    20|
|1065  |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_192                     |     8|
|1066  |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_193               |     6|
|1067  |            \N_DDR_MODE.G_NMU[65].U_M                                         |ltlib_v1_0_0_match__parameterized3_87                          |     9|
|1068  |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized3_188                    |     8|
|1069  |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_189                     |     8|
|1070  |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_190               |     6|
|1071  |            \N_DDR_MODE.G_NMU[66].U_M                                         |ltlib_v1_0_0_match__parameterized3_88                          |    21|
|1072  |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized3_185                    |    20|
|1073  |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_186                     |     8|
|1074  |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_187               |     6|
|1075  |            \N_DDR_MODE.G_NMU[67].U_M                                         |ltlib_v1_0_0_match__parameterized3_89                          |     9|
|1076  |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized3_182                    |     8|
|1077  |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_183                     |     8|
|1078  |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_184               |     6|
|1079  |            \N_DDR_MODE.G_NMU[68].U_M                                         |ltlib_v1_0_0_match__parameterized3_90                          |    21|
|1080  |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized3_179                    |    20|
|1081  |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_180                     |     8|
|1082  |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_181               |     6|
|1083  |            \N_DDR_MODE.G_NMU[69].U_M                                         |ltlib_v1_0_0_match__parameterized3_91                          |     9|
|1084  |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized3_176                    |     8|
|1085  |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_177                     |     8|
|1086  |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_178               |     6|
|1087  |            \N_DDR_MODE.G_NMU[6].U_M                                          |ltlib_v1_0_0_match__parameterized0_92                          |    12|
|1088  |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized0_173                    |    11|
|1089  |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_174                     |     8|
|1090  |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_175               |     6|
|1091  |            \N_DDR_MODE.G_NMU[70].U_M                                         |ltlib_v1_0_0_match__parameterized0_93                          |    12|
|1092  |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized0_170                    |    11|
|1093  |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_171                     |     8|
|1094  |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_172               |     6|
|1095  |            \N_DDR_MODE.G_NMU[71].U_M                                         |ltlib_v1_0_0_match__parameterized0_94                          |     9|
|1096  |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized0_167                    |     8|
|1097  |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_168                     |     8|
|1098  |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_169               |     6|
|1099  |            \N_DDR_MODE.G_NMU[72].U_M                                         |ltlib_v1_0_0_match__parameterized3_95                          |    21|
|1100  |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized3_164                    |    20|
|1101  |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_165                     |     8|
|1102  |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_166               |     6|
|1103  |            \N_DDR_MODE.G_NMU[73].U_M                                         |ltlib_v1_0_0_match__parameterized3_96                          |     9|
|1104  |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized3_161                    |     8|
|1105  |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_162                     |     8|
|1106  |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_163               |     6|
|1107  |            \N_DDR_MODE.G_NMU[74].U_M                                         |ltlib_v1_0_0_match__parameterized3_97                          |    21|
|1108  |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized3_158                    |    20|
|1109  |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_159                     |     8|
|1110  |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_160               |     6|
|1111  |            \N_DDR_MODE.G_NMU[75].U_M                                         |ltlib_v1_0_0_match__parameterized3_98                          |     9|
|1112  |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized3                        |     8|
|1113  |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_156                     |     8|
|1114  |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_157               |     6|
|1115  |            \N_DDR_MODE.G_NMU[76].U_M                                         |ltlib_v1_0_0_match__parameterized0_99                          |    12|
|1116  |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized0_153                    |    11|
|1117  |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_154                     |     8|
|1118  |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_155               |     6|
|1119  |            \N_DDR_MODE.G_NMU[77].U_M                                         |ltlib_v1_0_0_match__parameterized0_100                         |     9|
|1120  |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized0_150                    |     8|
|1121  |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_151                     |     8|
|1122  |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_152               |     6|
|1123  |            \N_DDR_MODE.G_NMU[78].U_M                                         |ltlib_v1_0_0_match__parameterized0_101                         |    12|
|1124  |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized0_147                    |    11|
|1125  |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_148                     |     8|
|1126  |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_149               |     6|
|1127  |            \N_DDR_MODE.G_NMU[79].U_M                                         |ltlib_v1_0_0_match__parameterized0_102                         |     9|
|1128  |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized0_144                    |     8|
|1129  |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_145                     |     8|
|1130  |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_146               |     6|
|1131  |            \N_DDR_MODE.G_NMU[7].U_M                                          |ltlib_v1_0_0_match__parameterized0_103                         |     9|
|1132  |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized0_141                    |     8|
|1133  |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_142                     |     8|
|1134  |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_143               |     6|
|1135  |            \N_DDR_MODE.G_NMU[80].U_M                                         |ltlib_v1_0_0_match__parameterized0_104                         |    12|
|1136  |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized0_138                    |    11|
|1137  |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_139                     |     8|
|1138  |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_140               |     6|
|1139  |            \N_DDR_MODE.G_NMU[81].U_M                                         |ltlib_v1_0_0_match__parameterized0_105                         |     9|
|1140  |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized0_135                    |     8|
|1141  |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_136                     |     8|
|1142  |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_137               |     6|
|1143  |            \N_DDR_MODE.G_NMU[82].U_M                                         |ltlib_v1_0_0_match__parameterized0_106                         |    12|
|1144  |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized0_132                    |    11|
|1145  |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_133                     |     8|
|1146  |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_134               |     6|
|1147  |            \N_DDR_MODE.G_NMU[83].U_M                                         |ltlib_v1_0_0_match__parameterized0_107                         |     9|
|1148  |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized0_129                    |     8|
|1149  |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_130                     |     8|
|1150  |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_131               |     6|
|1151  |            \N_DDR_MODE.G_NMU[84].U_M                                         |ltlib_v1_0_0_match__parameterized0_108                         |    12|
|1152  |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized0_126                    |    11|
|1153  |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_127                     |     8|
|1154  |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_128               |     6|
|1155  |            \N_DDR_MODE.G_NMU[85].U_M                                         |ltlib_v1_0_0_match__parameterized0_109                         |     9|
|1156  |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized0_123                    |     8|
|1157  |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_124                     |     8|
|1158  |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_125               |     6|
|1159  |            \N_DDR_MODE.G_NMU[86].U_M                                         |ltlib_v1_0_0_match__parameterized0_110                         |    12|
|1160  |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized0_120                    |    11|
|1161  |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_121                     |     8|
|1162  |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_122               |     6|
|1163  |            \N_DDR_MODE.G_NMU[87].U_M                                         |ltlib_v1_0_0_match__parameterized0_111                         |     9|
|1164  |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized0_117                    |     8|
|1165  |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_118                     |     8|
|1166  |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_119               |     6|
|1167  |            \N_DDR_MODE.G_NMU[8].U_M                                          |ltlib_v1_0_0_match__parameterized0_112                         |    12|
|1168  |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized0_114                    |    11|
|1169  |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0_115                     |     8|
|1170  |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0_116               |     6|
|1171  |            \N_DDR_MODE.G_NMU[9].U_M                                          |ltlib_v1_0_0_match__parameterized0_113                         |     9|
|1172  |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |ltlib_v1_0_0_allx_typeA__parameterized0                        |     8|
|1173  |                DUT                                                           |ltlib_v1_0_0_all_typeA__parameterized0                         |     8|
|1174  |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |ltlib_v1_0_0_all_typeA_slice__parameterized0                   |     6|
|1175  |        xsdb_memory_read_inst                                                 |ltlib_v1_0_0_generic_memrd                                     |   356|
+------+------------------------------------------------------------------------------+---------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:53 ; elapsed = 00:05:07 . Memory (MB): peak = 1376.699 ; gain = 995.422
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1261 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:49 ; elapsed = 00:04:28 . Memory (MB): peak = 1376.699 ; gain = 995.422
Synthesis Optimization Complete : Time (s): cpu = 00:04:53 ; elapsed = 00:05:07 . Memory (MB): peak = 1376.699 ; gain = 995.422
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3118 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ila_test UUID: 06faf755-911e-5d2a-b73b-484e56cec4d1 
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2089 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 1924 instances
  CFGLUT5 => SRLC32E: 124 instances
  FDR => FDRE: 8 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 32 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
937 Infos, 298 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:18 ; elapsed = 00:05:35 . Memory (MB): peak = 1382.586 ; gain = 1008.207
INFO: [Common 17-1381] The checkpoint 'E:/Projects/3D/Firmware_z7/project_0506/project_0506.runs/synth_1/design_1_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1382.586 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.429 . Memory (MB): peak = 1382.586 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun  8 09:23:33 2019...
