/* drivers/gpu/t6xx/kbase/src/platform/gpu_notifier.c
 *
 * Copyright 2011 by S.LSI. Samsung Electronics Inc.
 * San#24, Nongseo-Dong, Giheung-Gu, Yongin, Korea
 *
 * Samsung SoC Mali-T604 platform-dependent codes
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software FoundatIon.
 */

/**
 * @file gpu_notifier.c
 */

#include <mali_kbase.h>

#include <linux/suspend.h>
#include <linux/pm_runtime.h>

#include "mali_kbase_platform.h"
#include "gpu_dvfs_handler.h"
#include "gpu_dvfs_governor.h"
#include "gpu_notifier.h"
#include "gpu_control.h"

#if defined(CONFIG_EXYNOS_THERMAL)
#include <mach/tmu.h>
#endif /* CONFIG_EXYNOS_THERMAL */

extern struct kbase_device *pkbdev;

#if defined(CONFIG_EXYNOS_THERMAL)
static int gpu_tmu_hot_check_and_work(struct kbase_device *kbdev, unsigned long event)
{
#ifdef CONFIG_MALI_T6XX_DVFS
	struct exynos_context *platform;
	int lock_clock;

	KBASE_DEBUG_ASSERT(kbdev != NULL);

	platform = (struct exynos_context *)kbdev->platform_context;
	if (!platform)
		return -ENODEV;

	switch (event) {
	case GPU_THROTTLING1:
		lock_clock = GPU_THROTTLING_90_95;
		GPU_LOG(DVFS_INFO, "[G3D] GPU_THROTTLING_90_95\n");
		break;
	case GPU_THROTTLING2:
		lock_clock = GPU_THROTTLING_95_100;
		GPU_LOG(DVFS_INFO, "[G3D] GPU_THROTTLING_95_100\n");
		break;
	case GPU_THROTTLING3:
		lock_clock = GPU_THROTTLING_100_105;
		GPU_LOG(DVFS_INFO, "[G3D] GPU_THROTTLING_100_105\n");
		break;
	case GPU_THROTTLING4:
		lock_clock = GPU_THROTTLING_105_110;
		GPU_LOG(DVFS_INFO, "[G3D] GPU_THROTTLING_105_110\n");
		break;
	case GPU_TRIPPING:
		lock_clock = GPU_TRIPPING_110;
		GPU_LOG(DVFS_INFO, "[G3D] GPU_THROTTLING_110\n");
		break;
	default:
		GPU_LOG(DVFS_ERROR, "[G3D] Wrong event, %lu,  in the kbase_tmu_hot_check_and_work function\n", event);
		return 0;
	}

	platform->target_lock_type = TMU_LOCK;
	gpu_dvfs_handler_control(kbdev, GPU_HANDLER_DVFS_MAX_LOCK, lock_clock);
#endif /* CONFIG_MALI_T6XX_DVFS */
	return 0;
}

static void gpu_tmu_normal_work(struct kbase_device *kbdev)
{
#ifdef CONFIG_MALI_T6XX_DVFS
	struct exynos_context *platform = (struct exynos_context *)kbdev->platform_context;
	if (!platform)
		return;

	platform->target_lock_type = TMU_LOCK;
	gpu_dvfs_handler_control(kbdev, GPU_HANDLER_DVFS_MAX_UNLOCK, 0);
#endif /* CONFIG_MALI_T6XX_DVFS */
}

static int gpu_tmu_notifier(struct notifier_block *notifier,
				unsigned long event, void *v)
{
	struct exynos_context *platform = (struct exynos_context *)pkbdev->platform_context;
	if (!platform)
		return -ENODEV;

	if (!platform->tmu_status)
		return NOTIFY_OK;

	platform->voltage_margin = 0;

	if (event == GPU_COLD) {
		platform->voltage_margin = VOLTAGE_OFFSET_MARGIN;
	} else if (event == GPU_NORMAL) {
		gpu_tmu_normal_work(pkbdev);
	} else if (event >= GPU_THROTTLING1 && event <= GPU_TRIPPING) {
		if (gpu_tmu_hot_check_and_work(pkbdev, event))
			GPU_LOG(DVFS_ERROR, "failed to open device");
	}
#ifdef CONFIG_MALI_EXYNOS_TRACE
	KBASE_TRACE_ADD_EXYNOS(pkbdev, LSI_TMU_VALUE, NULL, NULL, 0u, event);
#endif /* CONFIG_MALI_EXYNOS_TRACE */

	gpu_control_state_set(pkbdev, GPU_CONTROL_SET_MARGIN, 0);

	return NOTIFY_OK;
}

static struct notifier_block gpu_tmu_nb = {
	.notifier_call = gpu_tmu_notifier,
};
#endif /* CONFIG_EXYNOS_THERMAL */

#ifdef CONFIG_MALI_T6XX_RT_PM
static int gpu_pm_notifier(struct notifier_block *nb, unsigned long event, void *cmd)
{
	int err = NOTIFY_OK;
	switch (event) {
	case PM_SUSPEND_PREPARE:
#ifdef CONFIG_MALI_EXYNOS_TRACE
		KBASE_TRACE_ADD_EXYNOS(pkbdev, LSI_SUSPEND, NULL, NULL, 0u, 0u);
#endif /* CONFIG_MALI_EXYNOS_TRACE */
		break;
	case PM_POST_SUSPEND:
#ifdef CONFIG_MALI_EXYNOS_TRACE
		KBASE_TRACE_ADD_EXYNOS(pkbdev, LSI_RESUME, NULL, NULL, 0u, 0u);
#endif /* CONFIG_MALI_EXYNOS_TRACE */
		break;
	default:
		break;
	}
	return err;
}

static int gpu_power_on(kbase_device *kbdev)
{
	struct kbase_os_device *osdev = &kbdev->osdev;

	if (pm_runtime_resume(osdev->dev)) {
#ifdef GPU_EARLY_CLK_GATING
		GPU_LOG(DVFS_INFO, "already power on\n");
		gpu_control_state_set(kbdev, GPU_CONTROL_CLOCK_ON, 0);
#endif /* GPU_EARLY_CLK_GATING */
		return 0;
	} else {
		return 1;
	}
}

#if SOC_NAME == 5430
static int gpu_power_on_post(kbase_device *kbdev)
{
   struct exynos_context *platform = (struct exynos_context *) kbdev->platform_context;

   GPU_LOG(DVFS_DEBUG, "power on post\n");

   gpu_control_state_set(kbdev, GPU_CONTROL_CHANGE_CLK_VOL, platform->cur_clock);

   return 1;
}
#endif /* SOC_NAME */

static void gpu_power_off(kbase_device *kbdev)
{
	struct kbase_os_device *osdev = &kbdev->osdev;
	GPU_LOG(DVFS_INFO, "gpu_power_off\n");
	pm_schedule_suspend(osdev->dev, RUNTIME_PM_DELAY_TIME);
#ifdef GPU_EARLY_CLK_GATING
	gpu_control_state_set(kbdev, GPU_CONTROL_CLOCK_OFF, 0);
#endif /* GPU_EARLY_CLK_GATING */
}

static struct notifier_block gpu_pm_nb = {
	.notifier_call = gpu_pm_notifier
};

static mali_error gpu_device_runtime_init(struct kbase_device *kbdev)
{
	pm_suspend_ignore_children(kbdev->osdev.dev, true);
	return MALI_ERROR_NONE;
}

static void gpu_device_runtime_disable(struct kbase_device *kbdev)
{
	pm_runtime_disable(kbdev->osdev.dev);
}

static int pm_callback_runtime_on(kbase_device *kbdev)
{
	struct exynos_context *platform = (struct exynos_context *) kbdev->platform_context;
	if (!platform)
		return -ENODEV;

	GPU_LOG(DVFS_INFO, "g3d turn on\n");
#ifdef CONFIG_MALI_EXYNOS_TRACE
	KBASE_TRACE_ADD_EXYNOS(kbdev, LSI_GPU_ON, NULL, NULL, 0u, 0u);
#endif /* CONFIG_MALI_EXYNOS_TRACE */

#ifdef CONFIG_MALI_T6XX_DVFS
	gpu_control_state_set(kbdev, GPU_CONTROL_PREPARE_ON, 0);
#endif /* CONFIG_MALI_T6XX_DVFS */
	gpu_control_state_set(kbdev, GPU_CONTROL_CLOCK_ON, 0);
#ifdef GPU_EARLY_CLK_GATING
	gpu_control_state_set(kbdev, GPU_CONTROL_CLOCK_ON_POST, 0);
#endif /* GPU_EARLY_CLK_GATING */

#if (GPU_POWERON_SRC_CLK_OSC == 0)
	gpu_control_state_set(kbdev, GPU_CONTROL_CHANGE_CLK_VOL, platform->cur_clock);
#endif

	return 0;
}

static void pm_callback_runtime_off(kbase_device *kbdev)
{
	GPU_LOG(DVFS_INFO, "g3d turn off\n");
#ifdef CONFIG_MALI_EXYNOS_TRACE
	KBASE_TRACE_ADD_EXYNOS(kbdev, LSI_GPU_OFF, NULL, NULL, 0u, 0u);
#endif /* CONFIG_MALI_EXYNOS_TRACE */
#ifdef GPU_EARLY_CLK_GATING
	gpu_control_state_set(kbdev, GPU_CONTROL_CLOCK_OFF_POST, 0);
#else
	gpu_control_state_set(kbdev, GPU_CONTROL_CLOCK_OFF, 0);
#endif /* GPU_EARLY_CLK_GATING */
}

kbase_pm_callback_conf pm_callbacks = {
	.power_on_callback = gpu_power_on,
	.power_off_callback = gpu_power_off,
#if SOC_NAME == 5430
#if GPU_POWERON_SRC_CLK_OSC
   .power_on_post_callback = gpu_power_on_post,
#else
   .power_on_post_callback = NULL,
#endif
#endif /* SOC_NAME */

#ifdef CONFIG_PM_RUNTIME
	.power_runtime_init_callback = gpu_device_runtime_init,
	.power_runtime_term_callback = gpu_device_runtime_disable,
	.power_runtime_on_callback = pm_callback_runtime_on,
	.power_runtime_off_callback = pm_callback_runtime_off,
#else /* CONFIG_PM_RUNTIME */
	.power_runtime_init_callback = NULL,
	.power_runtime_term_callback = NULL,
	.power_runtime_on_callback = NULL,
	.power_runtime_off_callback = NULL,
#endif /* CONFIG_PM_RUNTIME */
};
#endif /* CONFIG_MALI_T6XX_RT_PM */

int gpu_notifier_init(kbase_device *kbdev)
{
	struct exynos_context *platform = (struct exynos_context *)kbdev->platform_context;
	if (!platform)
		return -ENODEV;

	platform->voltage_margin = 0;
#if defined(CONFIG_EXYNOS_THERMAL)
	exynos_gpu_add_notifier(&gpu_tmu_nb);
	platform->tmu_status = true;
#else /* CONFIG_EXYNOS_THERMAL */
	platform->tmu_status = false;
#endif /* CONFIG_EXYNOS_THERMAL */

#ifdef CONFIG_MALI_T6XX_RT_PM
	if (register_pm_notifier(&gpu_pm_nb))
		return MALI_FALSE;
#endif /* CONFIG_MALI_T6XX_RT_PM */

	pm_runtime_enable(kbdev->osdev.dev);

	return MALI_TRUE;
}

void gpu_notifier_term(void)
{
#ifdef CONFIG_MALI_T6XX_RT_PM
	unregister_pm_notifier(&gpu_pm_nb);
#endif /* CONFIG_MALI_T6XX_RT_PM */
	return;
}
