
Weather_Station_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007edc  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b4  080080b0  080080b0  000090b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008464  08008464  0000a1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008464  08008464  00009464  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800846c  0800846c  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800846c  0800846c  0000946c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008470  08008470  00009470  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08008474  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002f8  200001d4  08008648  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004cc  08008648  0000a4cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001739a  00000000  00000000  0000a204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f48  00000000  00000000  0002159e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014a0  00000000  00000000  000244e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ff3  00000000  00000000  00025988  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028251  00000000  00000000  0002697b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017c41  00000000  00000000  0004ebcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f51de  00000000  00000000  0006680d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015b9eb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000669c  00000000  00000000  0015ba30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  001620cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d4 	.word	0x200001d4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008094 	.word	0x08008094

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001d8 	.word	0x200001d8
 800020c:	08008094 	.word	0x08008094

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bfc:	f000 b988 	b.w	8000f10 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	468e      	mov	lr, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	4688      	mov	r8, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d962      	bls.n	8000cf4 <__udivmoddi4+0xdc>
 8000c2e:	fab2 f682 	clz	r6, r2
 8000c32:	b14e      	cbz	r6, 8000c48 <__udivmoddi4+0x30>
 8000c34:	f1c6 0320 	rsb	r3, r6, #32
 8000c38:	fa01 f806 	lsl.w	r8, r1, r6
 8000c3c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c40:	40b7      	lsls	r7, r6
 8000c42:	ea43 0808 	orr.w	r8, r3, r8
 8000c46:	40b4      	lsls	r4, r6
 8000c48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c4c:	fa1f fc87 	uxth.w	ip, r7
 8000c50:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c54:	0c23      	lsrs	r3, r4, #16
 8000c56:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c5a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c5e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c62:	429a      	cmp	r2, r3
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c66:	18fb      	adds	r3, r7, r3
 8000c68:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c6c:	f080 80ea 	bcs.w	8000e44 <__udivmoddi4+0x22c>
 8000c70:	429a      	cmp	r2, r3
 8000c72:	f240 80e7 	bls.w	8000e44 <__udivmoddi4+0x22c>
 8000c76:	3902      	subs	r1, #2
 8000c78:	443b      	add	r3, r7
 8000c7a:	1a9a      	subs	r2, r3, r2
 8000c7c:	b2a3      	uxth	r3, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c8a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c8e:	459c      	cmp	ip, r3
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0x8e>
 8000c92:	18fb      	adds	r3, r7, r3
 8000c94:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c98:	f080 80d6 	bcs.w	8000e48 <__udivmoddi4+0x230>
 8000c9c:	459c      	cmp	ip, r3
 8000c9e:	f240 80d3 	bls.w	8000e48 <__udivmoddi4+0x230>
 8000ca2:	443b      	add	r3, r7
 8000ca4:	3802      	subs	r0, #2
 8000ca6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000caa:	eba3 030c 	sub.w	r3, r3, ip
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11d      	cbz	r5, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40f3      	lsrs	r3, r6
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d905      	bls.n	8000cce <__udivmoddi4+0xb6>
 8000cc2:	b10d      	cbz	r5, 8000cc8 <__udivmoddi4+0xb0>
 8000cc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4608      	mov	r0, r1
 8000ccc:	e7f5      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cce:	fab3 f183 	clz	r1, r3
 8000cd2:	2900      	cmp	r1, #0
 8000cd4:	d146      	bne.n	8000d64 <__udivmoddi4+0x14c>
 8000cd6:	4573      	cmp	r3, lr
 8000cd8:	d302      	bcc.n	8000ce0 <__udivmoddi4+0xc8>
 8000cda:	4282      	cmp	r2, r0
 8000cdc:	f200 8105 	bhi.w	8000eea <__udivmoddi4+0x2d2>
 8000ce0:	1a84      	subs	r4, r0, r2
 8000ce2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	4690      	mov	r8, r2
 8000cea:	2d00      	cmp	r5, #0
 8000cec:	d0e5      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cee:	e9c5 4800 	strd	r4, r8, [r5]
 8000cf2:	e7e2      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	2a00      	cmp	r2, #0
 8000cf6:	f000 8090 	beq.w	8000e1a <__udivmoddi4+0x202>
 8000cfa:	fab2 f682 	clz	r6, r2
 8000cfe:	2e00      	cmp	r6, #0
 8000d00:	f040 80a4 	bne.w	8000e4c <__udivmoddi4+0x234>
 8000d04:	1a8a      	subs	r2, r1, r2
 8000d06:	0c03      	lsrs	r3, r0, #16
 8000d08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d0c:	b280      	uxth	r0, r0
 8000d0e:	b2bc      	uxth	r4, r7
 8000d10:	2101      	movs	r1, #1
 8000d12:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d16:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d907      	bls.n	8000d36 <__udivmoddi4+0x11e>
 8000d26:	18fb      	adds	r3, r7, r3
 8000d28:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x11c>
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	f200 80e0 	bhi.w	8000ef4 <__udivmoddi4+0x2dc>
 8000d34:	46c4      	mov	ip, r8
 8000d36:	1a9b      	subs	r3, r3, r2
 8000d38:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d3c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d40:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d44:	fb02 f404 	mul.w	r4, r2, r4
 8000d48:	429c      	cmp	r4, r3
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0x144>
 8000d4c:	18fb      	adds	r3, r7, r3
 8000d4e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x142>
 8000d54:	429c      	cmp	r4, r3
 8000d56:	f200 80ca 	bhi.w	8000eee <__udivmoddi4+0x2d6>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	1b1b      	subs	r3, r3, r4
 8000d5e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d62:	e7a5      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d64:	f1c1 0620 	rsb	r6, r1, #32
 8000d68:	408b      	lsls	r3, r1
 8000d6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d6e:	431f      	orrs	r7, r3
 8000d70:	fa0e f401 	lsl.w	r4, lr, r1
 8000d74:	fa20 f306 	lsr.w	r3, r0, r6
 8000d78:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d7c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d80:	4323      	orrs	r3, r4
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	fa1f fc87 	uxth.w	ip, r7
 8000d8a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d8e:	0c1c      	lsrs	r4, r3, #16
 8000d90:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d94:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d98:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000da2:	d909      	bls.n	8000db8 <__udivmoddi4+0x1a0>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000daa:	f080 809c 	bcs.w	8000ee6 <__udivmoddi4+0x2ce>
 8000dae:	45a6      	cmp	lr, r4
 8000db0:	f240 8099 	bls.w	8000ee6 <__udivmoddi4+0x2ce>
 8000db4:	3802      	subs	r0, #2
 8000db6:	443c      	add	r4, r7
 8000db8:	eba4 040e 	sub.w	r4, r4, lr
 8000dbc:	fa1f fe83 	uxth.w	lr, r3
 8000dc0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dc8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dcc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd0:	45a4      	cmp	ip, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x1ce>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000dda:	f080 8082 	bcs.w	8000ee2 <__udivmoddi4+0x2ca>
 8000dde:	45a4      	cmp	ip, r4
 8000de0:	d97f      	bls.n	8000ee2 <__udivmoddi4+0x2ca>
 8000de2:	3b02      	subs	r3, #2
 8000de4:	443c      	add	r4, r7
 8000de6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dea:	eba4 040c 	sub.w	r4, r4, ip
 8000dee:	fba0 ec02 	umull	lr, ip, r0, r2
 8000df2:	4564      	cmp	r4, ip
 8000df4:	4673      	mov	r3, lr
 8000df6:	46e1      	mov	r9, ip
 8000df8:	d362      	bcc.n	8000ec0 <__udivmoddi4+0x2a8>
 8000dfa:	d05f      	beq.n	8000ebc <__udivmoddi4+0x2a4>
 8000dfc:	b15d      	cbz	r5, 8000e16 <__udivmoddi4+0x1fe>
 8000dfe:	ebb8 0203 	subs.w	r2, r8, r3
 8000e02:	eb64 0409 	sbc.w	r4, r4, r9
 8000e06:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e0e:	431e      	orrs	r6, r3
 8000e10:	40cc      	lsrs	r4, r1
 8000e12:	e9c5 6400 	strd	r6, r4, [r5]
 8000e16:	2100      	movs	r1, #0
 8000e18:	e74f      	b.n	8000cba <__udivmoddi4+0xa2>
 8000e1a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e1e:	0c01      	lsrs	r1, r0, #16
 8000e20:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e24:	b280      	uxth	r0, r0
 8000e26:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e2a:	463b      	mov	r3, r7
 8000e2c:	4638      	mov	r0, r7
 8000e2e:	463c      	mov	r4, r7
 8000e30:	46b8      	mov	r8, r7
 8000e32:	46be      	mov	lr, r7
 8000e34:	2620      	movs	r6, #32
 8000e36:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e3a:	eba2 0208 	sub.w	r2, r2, r8
 8000e3e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e42:	e766      	b.n	8000d12 <__udivmoddi4+0xfa>
 8000e44:	4601      	mov	r1, r0
 8000e46:	e718      	b.n	8000c7a <__udivmoddi4+0x62>
 8000e48:	4610      	mov	r0, r2
 8000e4a:	e72c      	b.n	8000ca6 <__udivmoddi4+0x8e>
 8000e4c:	f1c6 0220 	rsb	r2, r6, #32
 8000e50:	fa2e f302 	lsr.w	r3, lr, r2
 8000e54:	40b7      	lsls	r7, r6
 8000e56:	40b1      	lsls	r1, r6
 8000e58:	fa20 f202 	lsr.w	r2, r0, r2
 8000e5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e60:	430a      	orrs	r2, r1
 8000e62:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e66:	b2bc      	uxth	r4, r7
 8000e68:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e6c:	0c11      	lsrs	r1, r2, #16
 8000e6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e72:	fb08 f904 	mul.w	r9, r8, r4
 8000e76:	40b0      	lsls	r0, r6
 8000e78:	4589      	cmp	r9, r1
 8000e7a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e7e:	b280      	uxth	r0, r0
 8000e80:	d93e      	bls.n	8000f00 <__udivmoddi4+0x2e8>
 8000e82:	1879      	adds	r1, r7, r1
 8000e84:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e88:	d201      	bcs.n	8000e8e <__udivmoddi4+0x276>
 8000e8a:	4589      	cmp	r9, r1
 8000e8c:	d81f      	bhi.n	8000ece <__udivmoddi4+0x2b6>
 8000e8e:	eba1 0109 	sub.w	r1, r1, r9
 8000e92:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e96:	fb09 f804 	mul.w	r8, r9, r4
 8000e9a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e9e:	b292      	uxth	r2, r2
 8000ea0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ea4:	4542      	cmp	r2, r8
 8000ea6:	d229      	bcs.n	8000efc <__udivmoddi4+0x2e4>
 8000ea8:	18ba      	adds	r2, r7, r2
 8000eaa:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000eae:	d2c4      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d2c2      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb4:	f1a9 0102 	sub.w	r1, r9, #2
 8000eb8:	443a      	add	r2, r7
 8000eba:	e7be      	b.n	8000e3a <__udivmoddi4+0x222>
 8000ebc:	45f0      	cmp	r8, lr
 8000ebe:	d29d      	bcs.n	8000dfc <__udivmoddi4+0x1e4>
 8000ec0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ec4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ec8:	3801      	subs	r0, #1
 8000eca:	46e1      	mov	r9, ip
 8000ecc:	e796      	b.n	8000dfc <__udivmoddi4+0x1e4>
 8000ece:	eba7 0909 	sub.w	r9, r7, r9
 8000ed2:	4449      	add	r1, r9
 8000ed4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ed8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000edc:	fb09 f804 	mul.w	r8, r9, r4
 8000ee0:	e7db      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ee2:	4673      	mov	r3, lr
 8000ee4:	e77f      	b.n	8000de6 <__udivmoddi4+0x1ce>
 8000ee6:	4650      	mov	r0, sl
 8000ee8:	e766      	b.n	8000db8 <__udivmoddi4+0x1a0>
 8000eea:	4608      	mov	r0, r1
 8000eec:	e6fd      	b.n	8000cea <__udivmoddi4+0xd2>
 8000eee:	443b      	add	r3, r7
 8000ef0:	3a02      	subs	r2, #2
 8000ef2:	e733      	b.n	8000d5c <__udivmoddi4+0x144>
 8000ef4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ef8:	443b      	add	r3, r7
 8000efa:	e71c      	b.n	8000d36 <__udivmoddi4+0x11e>
 8000efc:	4649      	mov	r1, r9
 8000efe:	e79c      	b.n	8000e3a <__udivmoddi4+0x222>
 8000f00:	eba1 0109 	sub.w	r1, r1, r9
 8000f04:	46c4      	mov	ip, r8
 8000f06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0a:	fb09 f804 	mul.w	r8, r9, r4
 8000f0e:	e7c4      	b.n	8000e9a <__udivmoddi4+0x282>

08000f10 <__aeabi_idiv0>:
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <HAL_TIM_PeriodElapsedCallback>:
#include "tim.h"

extern volatile uint8_t Flag_Tim6;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b083      	sub	sp, #12
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM6) {
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	4a05      	ldr	r2, [pc, #20]	@ (8000f38 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8000f22:	4293      	cmp	r3, r2
 8000f24:	d102      	bne.n	8000f2c <HAL_TIM_PeriodElapsedCallback+0x18>
        Flag_Tim6 = 1;
 8000f26:	4b05      	ldr	r3, [pc, #20]	@ (8000f3c <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000f28:	2201      	movs	r2, #1
 8000f2a:	701a      	strb	r2, [r3, #0]
    }
}
 8000f2c:	bf00      	nop
 8000f2e:	370c      	adds	r7, #12
 8000f30:	46bd      	mov	sp, r7
 8000f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f36:	4770      	bx	lr
 8000f38:	40001000 	.word	0x40001000
 8000f3c:	20000274 	.word	0x20000274

08000f40 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b090      	sub	sp, #64	@ 0x40
 8000f44:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f46:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	601a      	str	r2, [r3, #0]
 8000f4e:	605a      	str	r2, [r3, #4]
 8000f50:	609a      	str	r2, [r3, #8]
 8000f52:	60da      	str	r2, [r3, #12]
 8000f54:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000f56:	4b8b      	ldr	r3, [pc, #556]	@ (8001184 <MX_GPIO_Init+0x244>)
 8000f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f5a:	4a8a      	ldr	r2, [pc, #552]	@ (8001184 <MX_GPIO_Init+0x244>)
 8000f5c:	f043 0310 	orr.w	r3, r3, #16
 8000f60:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f62:	4b88      	ldr	r3, [pc, #544]	@ (8001184 <MX_GPIO_Init+0x244>)
 8000f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f66:	f003 0310 	and.w	r3, r3, #16
 8000f6a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000f6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000f6e:	4b85      	ldr	r3, [pc, #532]	@ (8001184 <MX_GPIO_Init+0x244>)
 8000f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f72:	4a84      	ldr	r2, [pc, #528]	@ (8001184 <MX_GPIO_Init+0x244>)
 8000f74:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f78:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f7a:	4b82      	ldr	r3, [pc, #520]	@ (8001184 <MX_GPIO_Init+0x244>)
 8000f7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f82:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f86:	4b7f      	ldr	r3, [pc, #508]	@ (8001184 <MX_GPIO_Init+0x244>)
 8000f88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f8a:	4a7e      	ldr	r2, [pc, #504]	@ (8001184 <MX_GPIO_Init+0x244>)
 8000f8c:	f043 0302 	orr.w	r3, r3, #2
 8000f90:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f92:	4b7c      	ldr	r3, [pc, #496]	@ (8001184 <MX_GPIO_Init+0x244>)
 8000f94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f96:	f003 0302 	and.w	r3, r3, #2
 8000f9a:	623b      	str	r3, [r7, #32]
 8000f9c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f9e:	4b79      	ldr	r3, [pc, #484]	@ (8001184 <MX_GPIO_Init+0x244>)
 8000fa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fa2:	4a78      	ldr	r2, [pc, #480]	@ (8001184 <MX_GPIO_Init+0x244>)
 8000fa4:	f043 0308 	orr.w	r3, r3, #8
 8000fa8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000faa:	4b76      	ldr	r3, [pc, #472]	@ (8001184 <MX_GPIO_Init+0x244>)
 8000fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fae:	f003 0308 	and.w	r3, r3, #8
 8000fb2:	61fb      	str	r3, [r7, #28]
 8000fb4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fb6:	4b73      	ldr	r3, [pc, #460]	@ (8001184 <MX_GPIO_Init+0x244>)
 8000fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fba:	4a72      	ldr	r2, [pc, #456]	@ (8001184 <MX_GPIO_Init+0x244>)
 8000fbc:	f043 0304 	orr.w	r3, r3, #4
 8000fc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fc2:	4b70      	ldr	r3, [pc, #448]	@ (8001184 <MX_GPIO_Init+0x244>)
 8000fc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fc6:	f003 0304 	and.w	r3, r3, #4
 8000fca:	61bb      	str	r3, [r7, #24]
 8000fcc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fce:	4b6d      	ldr	r3, [pc, #436]	@ (8001184 <MX_GPIO_Init+0x244>)
 8000fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fd2:	4a6c      	ldr	r2, [pc, #432]	@ (8001184 <MX_GPIO_Init+0x244>)
 8000fd4:	f043 0301 	orr.w	r3, r3, #1
 8000fd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fda:	4b6a      	ldr	r3, [pc, #424]	@ (8001184 <MX_GPIO_Init+0x244>)
 8000fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fde:	f003 0301 	and.w	r3, r3, #1
 8000fe2:	617b      	str	r3, [r7, #20]
 8000fe4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8000fe6:	4b67      	ldr	r3, [pc, #412]	@ (8001184 <MX_GPIO_Init+0x244>)
 8000fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fea:	4a66      	ldr	r2, [pc, #408]	@ (8001184 <MX_GPIO_Init+0x244>)
 8000fec:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000ff0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ff2:	4b64      	ldr	r3, [pc, #400]	@ (8001184 <MX_GPIO_Init+0x244>)
 8000ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000ffa:	613b      	str	r3, [r7, #16]
 8000ffc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000ffe:	4b61      	ldr	r3, [pc, #388]	@ (8001184 <MX_GPIO_Init+0x244>)
 8001000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001002:	4a60      	ldr	r2, [pc, #384]	@ (8001184 <MX_GPIO_Init+0x244>)
 8001004:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001008:	6313      	str	r3, [r2, #48]	@ 0x30
 800100a:	4b5e      	ldr	r3, [pc, #376]	@ (8001184 <MX_GPIO_Init+0x244>)
 800100c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800100e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001012:	60fb      	str	r3, [r7, #12]
 8001014:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8001016:	4b5b      	ldr	r3, [pc, #364]	@ (8001184 <MX_GPIO_Init+0x244>)
 8001018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800101a:	4a5a      	ldr	r2, [pc, #360]	@ (8001184 <MX_GPIO_Init+0x244>)
 800101c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001020:	6313      	str	r3, [r2, #48]	@ 0x30
 8001022:	4b58      	ldr	r3, [pc, #352]	@ (8001184 <MX_GPIO_Init+0x244>)
 8001024:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001026:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800102a:	60bb      	str	r3, [r7, #8]
 800102c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800102e:	4b55      	ldr	r3, [pc, #340]	@ (8001184 <MX_GPIO_Init+0x244>)
 8001030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001032:	4a54      	ldr	r2, [pc, #336]	@ (8001184 <MX_GPIO_Init+0x244>)
 8001034:	f043 0320 	orr.w	r3, r3, #32
 8001038:	6313      	str	r3, [r2, #48]	@ 0x30
 800103a:	4b52      	ldr	r3, [pc, #328]	@ (8001184 <MX_GPIO_Init+0x244>)
 800103c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800103e:	f003 0320 	and.w	r3, r3, #32
 8001042:	607b      	str	r3, [r7, #4]
 8001044:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001046:	4b4f      	ldr	r3, [pc, #316]	@ (8001184 <MX_GPIO_Init+0x244>)
 8001048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800104a:	4a4e      	ldr	r2, [pc, #312]	@ (8001184 <MX_GPIO_Init+0x244>)
 800104c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001050:	6313      	str	r3, [r2, #48]	@ 0x30
 8001052:	4b4c      	ldr	r3, [pc, #304]	@ (8001184 <MX_GPIO_Init+0x244>)
 8001054:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001056:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800105a:	603b      	str	r3, [r7, #0]
 800105c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : PE4 PE3 PE2 PE1
                           PE0 PE5 PE6 PE8
                           PE9 PE11 PE14 PE7
                           PE10 PE12 PE15 PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_1
 800105e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001062:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8
                          |GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_14|GPIO_PIN_7
                          |GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_15|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001064:	2303      	movs	r3, #3
 8001066:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001068:	2300      	movs	r3, #0
 800106a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800106c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001070:	4619      	mov	r1, r3
 8001072:	4845      	ldr	r0, [pc, #276]	@ (8001188 <MX_GPIO_Init+0x248>)
 8001074:	f000 fff8 	bl	8002068 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG14 PG13 PG15 PG11
                           PG12 PG10 PG9 PG8
                           PG7 PG6 PG1 PG3
                           PG2 PG0 PG5 PG4 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_11
 8001078:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800107c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_12|GPIO_PIN_10|GPIO_PIN_9|GPIO_PIN_8
                          |GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_1|GPIO_PIN_3
                          |GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800107e:	2303      	movs	r3, #3
 8001080:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001082:	2300      	movs	r3, #0
 8001084:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001086:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800108a:	4619      	mov	r1, r3
 800108c:	483f      	ldr	r0, [pc, #252]	@ (800118c <MX_GPIO_Init+0x24c>)
 800108e:	f000 ffeb 	bl	8002068 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB5 PB4 PB3 PB6
                           PB13 PB12 PB2 PB10
                           PB1 PB0 PB11 PB14
                           PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_6
 8001092:	f64f 437f 	movw	r3, #64639	@ 0xfc7f
 8001096:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_13|GPIO_PIN_12|GPIO_PIN_2|GPIO_PIN_10
                          |GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_11|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001098:	2303      	movs	r3, #3
 800109a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800109c:	2300      	movs	r3, #0
 800109e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010a0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80010a4:	4619      	mov	r1, r3
 80010a6:	483a      	ldr	r0, [pc, #232]	@ (8001190 <MX_GPIO_Init+0x250>)
 80010a8:	f000 ffde 	bl	8002068 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD7 PD6 PD0 PD5
                           PD3 PD1 PD4 PD2
                           PD15 PD10 PD14 PD9
                           PD8 PD12 PD13 PD11 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_0|GPIO_PIN_5
 80010ac:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80010b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_3|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_2
                          |GPIO_PIN_15|GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_9
                          |GPIO_PIN_8|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010b2:	2303      	movs	r3, #3
 80010b4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b6:	2300      	movs	r3, #0
 80010b8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010ba:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80010be:	4619      	mov	r1, r3
 80010c0:	4834      	ldr	r0, [pc, #208]	@ (8001194 <MX_GPIO_Init+0x254>)
 80010c2:	f000 ffd1 	bl	8002068 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC12 PC11 PC10 PC13
                           PC14 PC15 PC9 PC8
                           PC7 PC6 PC3 PC0
                           PC1 PC2 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11|GPIO_PIN_10|GPIO_PIN_13
 80010c6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80010ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_9|GPIO_PIN_8
                          |GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_3|GPIO_PIN_0
                          |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010cc:	2303      	movs	r3, #3
 80010ce:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d0:	2300      	movs	r3, #0
 80010d2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010d4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80010d8:	4619      	mov	r1, r3
 80010da:	482f      	ldr	r0, [pc, #188]	@ (8001198 <MX_GPIO_Init+0x258>)
 80010dc:	f000 ffc4 	bl	8002068 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA15 PA12 PA11 PA10
                           PA8 PA1 PA0 PA4
                           PA2 PA6 PA5 PA3
                           PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_12|GPIO_PIN_11|GPIO_PIN_10
 80010e0:	f649 53ff 	movw	r3, #40447	@ 0x9dff
 80010e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_8|GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_4
                          |GPIO_PIN_2|GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_3
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010e6:	2303      	movs	r3, #3
 80010e8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ea:	2300      	movs	r3, #0
 80010ec:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010ee:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80010f2:	4619      	mov	r1, r3
 80010f4:	4829      	ldr	r0, [pc, #164]	@ (800119c <MX_GPIO_Init+0x25c>)
 80010f6:	f000 ffb7 	bl	8002068 <HAL_GPIO_Init>

  /*Configure GPIO pins : PJ13 PJ12 PJ14 PJ15
                           PJ11 PJ8 PJ10 PJ7
                           PJ9 PJ6 PJ4 PJ5
                           PJ3 PJ2 PJ0 PJ1 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15
 80010fa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80010fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_11|GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_7
                          |GPIO_PIN_9|GPIO_PIN_6|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001100:	2303      	movs	r3, #3
 8001102:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001104:	2300      	movs	r3, #0
 8001106:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8001108:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800110c:	4619      	mov	r1, r3
 800110e:	4824      	ldr	r0, [pc, #144]	@ (80011a0 <MX_GPIO_Init+0x260>)
 8001110:	f000 ffaa 	bl	8002068 <HAL_GPIO_Init>

  /*Configure GPIO pins : PI8 PI4 PI3 PI2
                           PI5 PI7 PI10 PI6
                           PI1 PI12 PI9 PI0
                           PI11 PI13 PI15 PI14 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_2
 8001114:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001118:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_6
                          |GPIO_PIN_1|GPIO_PIN_12|GPIO_PIN_9|GPIO_PIN_0
                          |GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800111a:	2303      	movs	r3, #3
 800111c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800111e:	2300      	movs	r3, #0
 8001120:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001122:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001126:	4619      	mov	r1, r3
 8001128:	481e      	ldr	r0, [pc, #120]	@ (80011a4 <MX_GPIO_Init+0x264>)
 800112a:	f000 ff9d 	bl	8002068 <HAL_GPIO_Init>

  /*Configure GPIO pins : PK7 PK6 PK5 PK4
                           PK3 PK1 PK2 PK0 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_4
 800112e:	23ff      	movs	r3, #255	@ 0xff
 8001130:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_3|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_0;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001132:	2303      	movs	r3, #3
 8001134:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001136:	2300      	movs	r3, #0
 8001138:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 800113a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800113e:	4619      	mov	r1, r3
 8001140:	4819      	ldr	r0, [pc, #100]	@ (80011a8 <MX_GPIO_Init+0x268>)
 8001142:	f000 ff91 	bl	8002068 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 PF3
                           PF4 PF7 PF6 PF5
                           PF10 PF9 PF8 PF12
                           PF15 PF13 PF14 PF11 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001146:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800114a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_4|GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5
                          |GPIO_PIN_10|GPIO_PIN_9|GPIO_PIN_8|GPIO_PIN_12
                          |GPIO_PIN_15|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800114c:	2303      	movs	r3, #3
 800114e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001150:	2300      	movs	r3, #0
 8001152:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001154:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001158:	4619      	mov	r1, r3
 800115a:	4814      	ldr	r0, [pc, #80]	@ (80011ac <MX_GPIO_Init+0x26c>)
 800115c:	f000 ff84 	bl	8002068 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH15 PH13 PH14 PH4
                           PH5 PH3 PH2 PH12
                           PH7 PH9 PH11 PH6
                           PH8 PH10 */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_4
 8001160:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8001164:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_5|GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_12
                          |GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_6
                          |GPIO_PIN_8|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001166:	2303      	movs	r3, #3
 8001168:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116a:	2300      	movs	r3, #0
 800116c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800116e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001172:	4619      	mov	r1, r3
 8001174:	480e      	ldr	r0, [pc, #56]	@ (80011b0 <MX_GPIO_Init+0x270>)
 8001176:	f000 ff77 	bl	8002068 <HAL_GPIO_Init>

}
 800117a:	bf00      	nop
 800117c:	3740      	adds	r7, #64	@ 0x40
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	40023800 	.word	0x40023800
 8001188:	40021000 	.word	0x40021000
 800118c:	40021800 	.word	0x40021800
 8001190:	40020400 	.word	0x40020400
 8001194:	40020c00 	.word	0x40020c00
 8001198:	40020800 	.word	0x40020800
 800119c:	40020000 	.word	0x40020000
 80011a0:	40022400 	.word	0x40022400
 80011a4:	40022000 	.word	0x40022000
 80011a8:	40022800 	.word	0x40022800
 80011ac:	40021400 	.word	0x40021400
 80011b0:	40021c00 	.word	0x40021c00

080011b4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011b8:	4b1b      	ldr	r3, [pc, #108]	@ (8001228 <MX_I2C1_Init+0x74>)
 80011ba:	4a1c      	ldr	r2, [pc, #112]	@ (800122c <MX_I2C1_Init+0x78>)
 80011bc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 80011be:	4b1a      	ldr	r3, [pc, #104]	@ (8001228 <MX_I2C1_Init+0x74>)
 80011c0:	4a1b      	ldr	r2, [pc, #108]	@ (8001230 <MX_I2C1_Init+0x7c>)
 80011c2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80011c4:	4b18      	ldr	r3, [pc, #96]	@ (8001228 <MX_I2C1_Init+0x74>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011ca:	4b17      	ldr	r3, [pc, #92]	@ (8001228 <MX_I2C1_Init+0x74>)
 80011cc:	2201      	movs	r2, #1
 80011ce:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011d0:	4b15      	ldr	r3, [pc, #84]	@ (8001228 <MX_I2C1_Init+0x74>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80011d6:	4b14      	ldr	r3, [pc, #80]	@ (8001228 <MX_I2C1_Init+0x74>)
 80011d8:	2200      	movs	r2, #0
 80011da:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80011dc:	4b12      	ldr	r3, [pc, #72]	@ (8001228 <MX_I2C1_Init+0x74>)
 80011de:	2200      	movs	r2, #0
 80011e0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011e2:	4b11      	ldr	r3, [pc, #68]	@ (8001228 <MX_I2C1_Init+0x74>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001228 <MX_I2C1_Init+0x74>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011ee:	480e      	ldr	r0, [pc, #56]	@ (8001228 <MX_I2C1_Init+0x74>)
 80011f0:	f001 f8e6 	bl	80023c0 <HAL_I2C_Init>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d001      	beq.n	80011fe <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80011fa:	f000 fb51 	bl	80018a0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80011fe:	2100      	movs	r1, #0
 8001200:	4809      	ldr	r0, [pc, #36]	@ (8001228 <MX_I2C1_Init+0x74>)
 8001202:	f001 fe69 	bl	8002ed8 <HAL_I2CEx_ConfigAnalogFilter>
 8001206:	4603      	mov	r3, r0
 8001208:	2b00      	cmp	r3, #0
 800120a:	d001      	beq.n	8001210 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800120c:	f000 fb48 	bl	80018a0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001210:	2100      	movs	r1, #0
 8001212:	4805      	ldr	r0, [pc, #20]	@ (8001228 <MX_I2C1_Init+0x74>)
 8001214:	f001 feab 	bl	8002f6e <HAL_I2CEx_ConfigDigitalFilter>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d001      	beq.n	8001222 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800121e:	f000 fb3f 	bl	80018a0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001222:	bf00      	nop
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	200001f0 	.word	0x200001f0
 800122c:	40005400 	.word	0x40005400
 8001230:	00c0eaff 	.word	0x00c0eaff

08001234 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b0aa      	sub	sp, #168	@ 0xa8
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800123c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001240:	2200      	movs	r2, #0
 8001242:	601a      	str	r2, [r3, #0]
 8001244:	605a      	str	r2, [r3, #4]
 8001246:	609a      	str	r2, [r3, #8]
 8001248:	60da      	str	r2, [r3, #12]
 800124a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800124c:	f107 0310 	add.w	r3, r7, #16
 8001250:	2284      	movs	r2, #132	@ 0x84
 8001252:	2100      	movs	r1, #0
 8001254:	4618      	mov	r0, r3
 8001256:	f004 fff4 	bl	8006242 <memset>
  if(i2cHandle->Instance==I2C1)
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	4a22      	ldr	r2, [pc, #136]	@ (80012e8 <HAL_I2C_MspInit+0xb4>)
 8001260:	4293      	cmp	r3, r2
 8001262:	d13c      	bne.n	80012de <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001264:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001268:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800126a:	2300      	movs	r3, #0
 800126c:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800126e:	f107 0310 	add.w	r3, r7, #16
 8001272:	4618      	mov	r0, r3
 8001274:	f002 fba2 	bl	80039bc <HAL_RCCEx_PeriphCLKConfig>
 8001278:	4603      	mov	r3, r0
 800127a:	2b00      	cmp	r3, #0
 800127c:	d001      	beq.n	8001282 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800127e:	f000 fb0f 	bl	80018a0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001282:	4b1a      	ldr	r3, [pc, #104]	@ (80012ec <HAL_I2C_MspInit+0xb8>)
 8001284:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001286:	4a19      	ldr	r2, [pc, #100]	@ (80012ec <HAL_I2C_MspInit+0xb8>)
 8001288:	f043 0302 	orr.w	r3, r3, #2
 800128c:	6313      	str	r3, [r2, #48]	@ 0x30
 800128e:	4b17      	ldr	r3, [pc, #92]	@ (80012ec <HAL_I2C_MspInit+0xb8>)
 8001290:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001292:	f003 0302 	and.w	r3, r3, #2
 8001296:	60fb      	str	r3, [r7, #12]
 8001298:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800129a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800129e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012a2:	2312      	movs	r3, #18
 80012a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a8:	2300      	movs	r3, #0
 80012aa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012ae:	2303      	movs	r3, #3
 80012b0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80012b4:	2304      	movs	r3, #4
 80012b6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ba:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80012be:	4619      	mov	r1, r3
 80012c0:	480b      	ldr	r0, [pc, #44]	@ (80012f0 <HAL_I2C_MspInit+0xbc>)
 80012c2:	f000 fed1 	bl	8002068 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80012c6:	4b09      	ldr	r3, [pc, #36]	@ (80012ec <HAL_I2C_MspInit+0xb8>)
 80012c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012ca:	4a08      	ldr	r2, [pc, #32]	@ (80012ec <HAL_I2C_MspInit+0xb8>)
 80012cc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80012d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80012d2:	4b06      	ldr	r3, [pc, #24]	@ (80012ec <HAL_I2C_MspInit+0xb8>)
 80012d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012d6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80012da:	60bb      	str	r3, [r7, #8]
 80012dc:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80012de:	bf00      	nop
 80012e0:	37a8      	adds	r7, #168	@ 0xa8
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	40005400 	.word	0x40005400
 80012ec:	40023800 	.word	0x40023800
 80012f0:	40020400 	.word	0x40020400

080012f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012f4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80012f8:	b086      	sub	sp, #24
 80012fa:	af04      	add	r7, sp, #16
    HAL_Init();
 80012fc:	f000 fd45 	bl	8001d8a <HAL_Init>
    SystemClock_Config();
 8001300:	f000 f8c8 	bl	8001494 <SystemClock_Config>

    MX_GPIO_Init();
 8001304:	f7ff fe1c 	bl	8000f40 <MX_GPIO_Init>
    MX_I2C1_Init();
 8001308:	f7ff ff54 	bl	80011b4 <MX_I2C1_Init>
    MX_USART1_UART_Init();
 800130c:	f000 fc62 	bl	8001bd4 <MX_USART1_UART_Init>
    MX_TIM6_Init();
 8001310:	f000 fc02 	bl	8001b18 <MX_TIM6_Init>

    /* ===== HTS221 init ===== */
    dev_ctx_hts.write_reg = platform_write_hts;
 8001314:	4b4a      	ldr	r3, [pc, #296]	@ (8001440 <main+0x14c>)
 8001316:	4a4b      	ldr	r2, [pc, #300]	@ (8001444 <main+0x150>)
 8001318:	601a      	str	r2, [r3, #0]
    dev_ctx_hts.read_reg  = platform_read_hts;
 800131a:	4b49      	ldr	r3, [pc, #292]	@ (8001440 <main+0x14c>)
 800131c:	4a4a      	ldr	r2, [pc, #296]	@ (8001448 <main+0x154>)
 800131e:	605a      	str	r2, [r3, #4]
    dev_ctx_hts.handle    = &SENSOR_BUS;
 8001320:	4b47      	ldr	r3, [pc, #284]	@ (8001440 <main+0x14c>)
 8001322:	4a4a      	ldr	r2, [pc, #296]	@ (800144c <main+0x158>)
 8001324:	60da      	str	r2, [r3, #12]
    dev_ctx_hts.mdelay    = NULL;
 8001326:	4b46      	ldr	r3, [pc, #280]	@ (8001440 <main+0x14c>)
 8001328:	2200      	movs	r2, #0
 800132a:	609a      	str	r2, [r3, #8]

    uint8_t whoamI_hts;
    hts221_device_id_get(&dev_ctx_hts, &whoamI_hts);
 800132c:	1dfb      	adds	r3, r7, #7
 800132e:	4619      	mov	r1, r3
 8001330:	4843      	ldr	r0, [pc, #268]	@ (8001440 <main+0x14c>)
 8001332:	f004 f8a4 	bl	800547e <hts221_device_id_get>
    if (whoamI_hts != HTS221_ID) while(1);
 8001336:	79fb      	ldrb	r3, [r7, #7]
 8001338:	2bbc      	cmp	r3, #188	@ 0xbc
 800133a:	d001      	beq.n	8001340 <main+0x4c>
 800133c:	bf00      	nop
 800133e:	e7fd      	b.n	800133c <main+0x48>

    // Lire calibration
    hts221_hum_adc_point_0_get(&dev_ctx_hts, &lin_hum.x0);
 8001340:	4943      	ldr	r1, [pc, #268]	@ (8001450 <main+0x15c>)
 8001342:	483f      	ldr	r0, [pc, #252]	@ (8001440 <main+0x14c>)
 8001344:	f004 f97c 	bl	8005640 <hts221_hum_adc_point_0_get>
    hts221_hum_rh_point_0_get(&dev_ctx_hts, &lin_hum.y0);
 8001348:	4942      	ldr	r1, [pc, #264]	@ (8001454 <main+0x160>)
 800134a:	483d      	ldr	r0, [pc, #244]	@ (8001440 <main+0x14c>)
 800134c:	f004 f8b9 	bl	80054c2 <hts221_hum_rh_point_0_get>
    hts221_hum_adc_point_1_get(&dev_ctx_hts, &lin_hum.x1);
 8001350:	4941      	ldr	r1, [pc, #260]	@ (8001458 <main+0x164>)
 8001352:	483b      	ldr	r0, [pc, #236]	@ (8001440 <main+0x14c>)
 8001354:	f004 f999 	bl	800568a <hts221_hum_adc_point_1_get>
    hts221_hum_rh_point_1_get(&dev_ctx_hts, &lin_hum.y1);
 8001358:	4940      	ldr	r1, [pc, #256]	@ (800145c <main+0x168>)
 800135a:	4839      	ldr	r0, [pc, #228]	@ (8001440 <main+0x14c>)
 800135c:	f004 f8d2 	bl	8005504 <hts221_hum_rh_point_1_get>

    hts221_temp_adc_point_0_get(&dev_ctx_hts, &lin_temp.x0);
 8001360:	493f      	ldr	r1, [pc, #252]	@ (8001460 <main+0x16c>)
 8001362:	4837      	ldr	r0, [pc, #220]	@ (8001440 <main+0x14c>)
 8001364:	f004 f9b6 	bl	80056d4 <hts221_temp_adc_point_0_get>
    hts221_temp_deg_point_0_get(&dev_ctx_hts, &lin_temp.y0);
 8001368:	493e      	ldr	r1, [pc, #248]	@ (8001464 <main+0x170>)
 800136a:	4835      	ldr	r0, [pc, #212]	@ (8001440 <main+0x14c>)
 800136c:	f004 f8ec 	bl	8005548 <hts221_temp_deg_point_0_get>
    hts221_temp_adc_point_1_get(&dev_ctx_hts, &lin_temp.x1);
 8001370:	493d      	ldr	r1, [pc, #244]	@ (8001468 <main+0x174>)
 8001372:	4833      	ldr	r0, [pc, #204]	@ (8001440 <main+0x14c>)
 8001374:	f004 f9d3 	bl	800571e <hts221_temp_adc_point_1_get>
    hts221_temp_deg_point_1_get(&dev_ctx_hts, &lin_temp.y1);
 8001378:	493c      	ldr	r1, [pc, #240]	@ (800146c <main+0x178>)
 800137a:	4831      	ldr	r0, [pc, #196]	@ (8001440 <main+0x14c>)
 800137c:	f004 f922 	bl	80055c4 <hts221_temp_deg_point_1_get>

    // Activer capteur - PAS DE CONFIGURATION ODR
    hts221_ctrl_reg1_t ctrl_reg1_hts;
    ctrl_reg1_hts.pd = PROPERTY_ENABLE;  // Power ON seulement
 8001380:	793b      	ldrb	r3, [r7, #4]
 8001382:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001386:	713b      	strb	r3, [r7, #4]
    ctrl_reg1_hts.bdu = PROPERTY_ENABLE; // Block data update
 8001388:	793b      	ldrb	r3, [r7, #4]
 800138a:	f043 0304 	orr.w	r3, r3, #4
 800138e:	713b      	strb	r3, [r7, #4]
    hts221_write_reg(&dev_ctx_hts, HTS221_CTRL_REG1, (uint8_t*)&ctrl_reg1_hts, 1);
 8001390:	1d3a      	adds	r2, r7, #4
 8001392:	2301      	movs	r3, #1
 8001394:	2120      	movs	r1, #32
 8001396:	482a      	ldr	r0, [pc, #168]	@ (8001440 <main+0x14c>)
 8001398:	f004 f809 	bl	80053ae <hts221_write_reg>

    /* ===== LPS22HH init ===== */
    dev_ctx_lps.write_reg = platform_write_lps;
 800139c:	4b34      	ldr	r3, [pc, #208]	@ (8001470 <main+0x17c>)
 800139e:	4a35      	ldr	r2, [pc, #212]	@ (8001474 <main+0x180>)
 80013a0:	601a      	str	r2, [r3, #0]
    dev_ctx_lps.read_reg  = platform_read_lps;
 80013a2:	4b33      	ldr	r3, [pc, #204]	@ (8001470 <main+0x17c>)
 80013a4:	4a34      	ldr	r2, [pc, #208]	@ (8001478 <main+0x184>)
 80013a6:	605a      	str	r2, [r3, #4]
    dev_ctx_lps.handle    = &SENSOR_BUS;
 80013a8:	4b31      	ldr	r3, [pc, #196]	@ (8001470 <main+0x17c>)
 80013aa:	4a28      	ldr	r2, [pc, #160]	@ (800144c <main+0x158>)
 80013ac:	60da      	str	r2, [r3, #12]
    dev_ctx_lps.mdelay    = NULL;
 80013ae:	4b30      	ldr	r3, [pc, #192]	@ (8001470 <main+0x17c>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	609a      	str	r2, [r3, #8]

    uint8_t whoamI_lps;
    lps22hh_device_id_get(&dev_ctx_lps, &whoamI_lps);
 80013b4:	1cfb      	adds	r3, r7, #3
 80013b6:	4619      	mov	r1, r3
 80013b8:	482d      	ldr	r0, [pc, #180]	@ (8001470 <main+0x17c>)
 80013ba:	f003 ffc9 	bl	8005350 <lps22hh_device_id_get>
    if (whoamI_lps != LPS22HH_ID) while(1);
 80013be:	78fb      	ldrb	r3, [r7, #3]
 80013c0:	2bb3      	cmp	r3, #179	@ 0xb3
 80013c2:	d001      	beq.n	80013c8 <main+0xd4>
 80013c4:	bf00      	nop
 80013c6:	e7fd      	b.n	80013c4 <main+0xd0>

    // Activer capteur - PAS DE CONFIGURATION ODR
    lps22hh_ctrl_reg1_t ctrl_reg1_lps;
    ctrl_reg1_lps.bdu = 1;  // Block data update seulement
 80013c8:	783b      	ldrb	r3, [r7, #0]
 80013ca:	f043 0302 	orr.w	r3, r3, #2
 80013ce:	703b      	strb	r3, [r7, #0]
    lps22hh_write_reg(&dev_ctx_lps, LPS22HH_CTRL_REG1, (uint8_t*)&ctrl_reg1_lps, 1);
 80013d0:	463a      	mov	r2, r7
 80013d2:	2301      	movs	r3, #1
 80013d4:	2110      	movs	r1, #16
 80013d6:	4826      	ldr	r0, [pc, #152]	@ (8001470 <main+0x17c>)
 80013d8:	f003 ff56 	bl	8005288 <lps22hh_write_reg>

    /* Start TIM6 interrupt */
    HAL_TIM_Base_Start_IT(&htim6);
 80013dc:	4827      	ldr	r0, [pc, #156]	@ (800147c <main+0x188>)
 80013de:	f002 ff35 	bl	800424c <HAL_TIM_Base_Start_IT>

    /* Infinite loop */
    while (1)
    {
        if (Flag_Tim6)
 80013e2:	4b27      	ldr	r3, [pc, #156]	@ (8001480 <main+0x18c>)
 80013e4:	781b      	ldrb	r3, [r3, #0]
 80013e6:	b2db      	uxtb	r3, r3
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d0fa      	beq.n	80013e2 <main+0xee>
        {
            LireCapteursTemp_Hum(&humidity, &temperature);
 80013ec:	4925      	ldr	r1, [pc, #148]	@ (8001484 <main+0x190>)
 80013ee:	4826      	ldr	r0, [pc, #152]	@ (8001488 <main+0x194>)
 80013f0:	f000 f8be 	bl	8001570 <LireCapteursTemp_Hum>
            LireCapteurPression(&pressure);
 80013f4:	4825      	ldr	r0, [pc, #148]	@ (800148c <main+0x198>)
 80013f6:	f000 f91f 	bl	8001638 <LireCapteurPression>
            printf("T: %.2fC | H: %.2f%% | P: %.2fhPa\r\n", temperature, humidity, pressure);
 80013fa:	4b22      	ldr	r3, [pc, #136]	@ (8001484 <main+0x190>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	4618      	mov	r0, r3
 8001400:	f7ff f8c2 	bl	8000588 <__aeabi_f2d>
 8001404:	4680      	mov	r8, r0
 8001406:	4689      	mov	r9, r1
 8001408:	4b1f      	ldr	r3, [pc, #124]	@ (8001488 <main+0x194>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	4618      	mov	r0, r3
 800140e:	f7ff f8bb 	bl	8000588 <__aeabi_f2d>
 8001412:	4604      	mov	r4, r0
 8001414:	460d      	mov	r5, r1
 8001416:	4b1d      	ldr	r3, [pc, #116]	@ (800148c <main+0x198>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	4618      	mov	r0, r3
 800141c:	f7ff f8b4 	bl	8000588 <__aeabi_f2d>
 8001420:	4602      	mov	r2, r0
 8001422:	460b      	mov	r3, r1
 8001424:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001428:	e9cd 4500 	strd	r4, r5, [sp]
 800142c:	4642      	mov	r2, r8
 800142e:	464b      	mov	r3, r9
 8001430:	4817      	ldr	r0, [pc, #92]	@ (8001490 <main+0x19c>)
 8001432:	f004 feb1 	bl	8006198 <iprintf>
            Flag_Tim6 = 0;
 8001436:	4b12      	ldr	r3, [pc, #72]	@ (8001480 <main+0x18c>)
 8001438:	2200      	movs	r2, #0
 800143a:	701a      	strb	r2, [r3, #0]
        if (Flag_Tim6)
 800143c:	e7d1      	b.n	80013e2 <main+0xee>
 800143e:	bf00      	nop
 8001440:	20000244 	.word	0x20000244
 8001444:	08001731 	.word	0x08001731
 8001448:	0800178d 	.word	0x0800178d
 800144c:	200001f0 	.word	0x200001f0
 8001450:	20000284 	.word	0x20000284
 8001454:	20000288 	.word	0x20000288
 8001458:	2000028c 	.word	0x2000028c
 800145c:	20000290 	.word	0x20000290
 8001460:	20000294 	.word	0x20000294
 8001464:	20000298 	.word	0x20000298
 8001468:	2000029c 	.word	0x2000029c
 800146c:	200002a0 	.word	0x200002a0
 8001470:	20000258 	.word	0x20000258
 8001474:	080017e9 	.word	0x080017e9
 8001478:	08001845 	.word	0x08001845
 800147c:	200002a8 	.word	0x200002a8
 8001480:	20000274 	.word	0x20000274
 8001484:	2000027c 	.word	0x2000027c
 8001488:	20000278 	.word	0x20000278
 800148c:	20000280 	.word	0x20000280
 8001490:	080080b0 	.word	0x080080b0

08001494 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b094      	sub	sp, #80	@ 0x50
 8001498:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800149a:	f107 0320 	add.w	r3, r7, #32
 800149e:	2230      	movs	r2, #48	@ 0x30
 80014a0:	2100      	movs	r1, #0
 80014a2:	4618      	mov	r0, r3
 80014a4:	f004 fecd 	bl	8006242 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014a8:	f107 030c 	add.w	r3, r7, #12
 80014ac:	2200      	movs	r2, #0
 80014ae:	601a      	str	r2, [r3, #0]
 80014b0:	605a      	str	r2, [r3, #4]
 80014b2:	609a      	str	r2, [r3, #8]
 80014b4:	60da      	str	r2, [r3, #12]
 80014b6:	611a      	str	r2, [r3, #16]

  __HAL_RCC_PWR_CLK_ENABLE();
 80014b8:	4b2b      	ldr	r3, [pc, #172]	@ (8001568 <SystemClock_Config+0xd4>)
 80014ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014bc:	4a2a      	ldr	r2, [pc, #168]	@ (8001568 <SystemClock_Config+0xd4>)
 80014be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014c2:	6413      	str	r3, [r2, #64]	@ 0x40
 80014c4:	4b28      	ldr	r3, [pc, #160]	@ (8001568 <SystemClock_Config+0xd4>)
 80014c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014cc:	60bb      	str	r3, [r7, #8]
 80014ce:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014d0:	4b26      	ldr	r3, [pc, #152]	@ (800156c <SystemClock_Config+0xd8>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	4a25      	ldr	r2, [pc, #148]	@ (800156c <SystemClock_Config+0xd8>)
 80014d6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80014da:	6013      	str	r3, [r2, #0]
 80014dc:	4b23      	ldr	r3, [pc, #140]	@ (800156c <SystemClock_Config+0xd8>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80014e4:	607b      	str	r3, [r7, #4]
 80014e6:	687b      	ldr	r3, [r7, #4]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014e8:	2301      	movs	r3, #1
 80014ea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80014ec:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80014f0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014f2:	2302      	movs	r3, #2
 80014f4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014f6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80014fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80014fc:	2319      	movs	r3, #25
 80014fe:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 432;
 8001500:	f44f 73d8 	mov.w	r3, #432	@ 0x1b0
 8001504:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001506:	2302      	movs	r3, #2
 8001508:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800150a:	2302      	movs	r3, #2
 800150c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800150e:	f107 0320 	add.w	r3, r7, #32
 8001512:	4618      	mov	r0, r3
 8001514:	f001 fdc8 	bl	80030a8 <HAL_RCC_OscConfig>
 8001518:	4603      	mov	r3, r0
 800151a:	2b00      	cmp	r3, #0
 800151c:	d001      	beq.n	8001522 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800151e:	f000 f9bf 	bl	80018a0 <Error_Handler>
  }

  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001522:	f001 fd71 	bl	8003008 <HAL_PWREx_EnableOverDrive>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d001      	beq.n	8001530 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 800152c:	f000 f9b8 	bl	80018a0 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001530:	230f      	movs	r3, #15
 8001532:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001534:	2302      	movs	r3, #2
 8001536:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001538:	2300      	movs	r3, #0
 800153a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800153c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001540:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001542:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001546:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001548:	f107 030c 	add.w	r3, r7, #12
 800154c:	2107      	movs	r1, #7
 800154e:	4618      	mov	r0, r3
 8001550:	f002 f84e 	bl	80035f0 <HAL_RCC_ClockConfig>
 8001554:	4603      	mov	r3, r0
 8001556:	2b00      	cmp	r3, #0
 8001558:	d001      	beq.n	800155e <SystemClock_Config+0xca>
  {
    Error_Handler();
 800155a:	f000 f9a1 	bl	80018a0 <Error_Handler>
  }
}
 800155e:	bf00      	nop
 8001560:	3750      	adds	r7, #80	@ 0x50
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	40023800 	.word	0x40023800
 800156c:	40007000 	.word	0x40007000

08001570 <LireCapteursTemp_Hum>:
  * @param hum_hts Pointeur vers la variable d'humidit
  * @param temp_hts Pointeur vers la variable de temprature
  * @retval None
  */
void LireCapteursTemp_Hum(float *hum_hts, float *temp_hts)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b084      	sub	sp, #16
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
 8001578:	6039      	str	r1, [r7, #0]
    hts221_status_reg_t status;

    // Lancer mesure one-shot
    uint8_t ctrl = 0;
 800157a:	2300      	movs	r3, #0
 800157c:	72fb      	strb	r3, [r7, #11]
    hts221_read_reg(&dev_ctx_hts, HTS221_CTRL_REG2, &ctrl, 1);
 800157e:	f107 020b 	add.w	r2, r7, #11
 8001582:	2301      	movs	r3, #1
 8001584:	2121      	movs	r1, #33	@ 0x21
 8001586:	4827      	ldr	r0, [pc, #156]	@ (8001624 <LireCapteursTemp_Hum+0xb4>)
 8001588:	f003 fef3 	bl	8005372 <hts221_read_reg>
    ctrl |= 0x01; // One-shot
 800158c:	7afb      	ldrb	r3, [r7, #11]
 800158e:	f043 0301 	orr.w	r3, r3, #1
 8001592:	b2db      	uxtb	r3, r3
 8001594:	72fb      	strb	r3, [r7, #11]
    hts221_write_reg(&dev_ctx_hts, HTS221_CTRL_REG2, &ctrl, 1);
 8001596:	f107 020b 	add.w	r2, r7, #11
 800159a:	2301      	movs	r3, #1
 800159c:	2121      	movs	r1, #33	@ 0x21
 800159e:	4821      	ldr	r0, [pc, #132]	@ (8001624 <LireCapteursTemp_Hum+0xb4>)
 80015a0:	f003 ff05 	bl	80053ae <hts221_write_reg>

    // Vrifier si donnes disponibles
    hts221_status_get(&dev_ctx_hts, &status);
 80015a4:	f107 030c 	add.w	r3, r7, #12
 80015a8:	4619      	mov	r1, r3
 80015aa:	481e      	ldr	r0, [pc, #120]	@ (8001624 <LireCapteursTemp_Hum+0xb4>)
 80015ac:	f003 ff78 	bl	80054a0 <hts221_status_get>

    if (status.h_da)
 80015b0:	7b3b      	ldrb	r3, [r7, #12]
 80015b2:	f003 0302 	and.w	r3, r3, #2
 80015b6:	b2db      	uxtb	r3, r3
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d010      	beq.n	80015de <LireCapteursTemp_Hum+0x6e>
    {
        hts221_humidity_raw_get(&dev_ctx_hts, &data_raw_humidity_hts);
 80015bc:	491a      	ldr	r1, [pc, #104]	@ (8001628 <LireCapteursTemp_Hum+0xb8>)
 80015be:	4819      	ldr	r0, [pc, #100]	@ (8001624 <LireCapteursTemp_Hum+0xb4>)
 80015c0:	f003 ff13 	bl	80053ea <hts221_humidity_raw_get>
        *hum_hts = linear_interpolation(&lin_hum, data_raw_humidity_hts);
 80015c4:	4b18      	ldr	r3, [pc, #96]	@ (8001628 <LireCapteursTemp_Hum+0xb8>)
 80015c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015ca:	4619      	mov	r1, r3
 80015cc:	4817      	ldr	r0, [pc, #92]	@ (800162c <LireCapteursTemp_Hum+0xbc>)
 80015ce:	f000 f85b 	bl	8001688 <linear_interpolation>
 80015d2:	eef0 7a40 	vmov.f32	s15, s0
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	edc3 7a00 	vstr	s15, [r3]
 80015dc:	e003      	b.n	80015e6 <LireCapteursTemp_Hum+0x76>
    }
    else
    {
        *hum_hts = 0.0f;
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	f04f 0200 	mov.w	r2, #0
 80015e4:	601a      	str	r2, [r3, #0]
    }

    if (status.t_da)
 80015e6:	7b3b      	ldrb	r3, [r7, #12]
 80015e8:	f003 0301 	and.w	r3, r3, #1
 80015ec:	b2db      	uxtb	r3, r3
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d010      	beq.n	8001614 <LireCapteursTemp_Hum+0xa4>
    {
        hts221_temperature_raw_get(&dev_ctx_hts, &data_raw_temperature_hts);
 80015f2:	490f      	ldr	r1, [pc, #60]	@ (8001630 <LireCapteursTemp_Hum+0xc0>)
 80015f4:	480b      	ldr	r0, [pc, #44]	@ (8001624 <LireCapteursTemp_Hum+0xb4>)
 80015f6:	f003 ff1d 	bl	8005434 <hts221_temperature_raw_get>
        *temp_hts = linear_interpolation(&lin_temp, data_raw_temperature_hts);
 80015fa:	4b0d      	ldr	r3, [pc, #52]	@ (8001630 <LireCapteursTemp_Hum+0xc0>)
 80015fc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001600:	4619      	mov	r1, r3
 8001602:	480c      	ldr	r0, [pc, #48]	@ (8001634 <LireCapteursTemp_Hum+0xc4>)
 8001604:	f000 f840 	bl	8001688 <linear_interpolation>
 8001608:	eef0 7a40 	vmov.f32	s15, s0
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	edc3 7a00 	vstr	s15, [r3]
    }
    else
    {
        *temp_hts = 0.0f;
    }
}
 8001612:	e003      	b.n	800161c <LireCapteursTemp_Hum+0xac>
        *temp_hts = 0.0f;
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	f04f 0200 	mov.w	r2, #0
 800161a:	601a      	str	r2, [r3, #0]
}
 800161c:	bf00      	nop
 800161e:	3710      	adds	r7, #16
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}
 8001624:	20000244 	.word	0x20000244
 8001628:	2000026c 	.word	0x2000026c
 800162c:	20000284 	.word	0x20000284
 8001630:	2000026e 	.word	0x2000026e
 8001634:	20000294 	.word	0x20000294

08001638 <LireCapteurPression>:
  * @brief Fonction unique pour lire la pression
  * @param press_lps Pointeur vers la variable de pression
  * @retval None
  */
void LireCapteurPression(float *press_lps)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b084      	sub	sp, #16
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
    lps22hh_status_t status;

    lps22hh_read_reg(&dev_ctx_lps, LPS22HH_STATUS, (uint8_t *)&status, 1);
 8001640:	f107 020c 	add.w	r2, r7, #12
 8001644:	2301      	movs	r3, #1
 8001646:	2127      	movs	r1, #39	@ 0x27
 8001648:	480d      	ldr	r0, [pc, #52]	@ (8001680 <LireCapteurPression+0x48>)
 800164a:	f003 fdff 	bl	800524c <lps22hh_read_reg>

    if (status.p_da)
 800164e:	7b3b      	ldrb	r3, [r7, #12]
 8001650:	f003 0301 	and.w	r3, r3, #1
 8001654:	b2db      	uxtb	r3, r3
 8001656:	2b00      	cmp	r3, #0
 8001658:	d00d      	beq.n	8001676 <LireCapteurPression+0x3e>
    {
        lps22hh_pressure_raw_get(&dev_ctx_lps, &data_raw_pressure_lps);
 800165a:	490a      	ldr	r1, [pc, #40]	@ (8001684 <LireCapteurPression+0x4c>)
 800165c:	4808      	ldr	r0, [pc, #32]	@ (8001680 <LireCapteurPression+0x48>)
 800165e:	f003 fe49 	bl	80052f4 <lps22hh_pressure_raw_get>
        *press_lps = lps22hh_from_lsb_to_hpa(data_raw_pressure_lps);
 8001662:	4b08      	ldr	r3, [pc, #32]	@ (8001684 <LireCapteurPression+0x4c>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	4618      	mov	r0, r3
 8001668:	f003 fe2c 	bl	80052c4 <lps22hh_from_lsb_to_hpa>
 800166c:	eef0 7a40 	vmov.f32	s15, s0
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	edc3 7a00 	vstr	s15, [r3]
    }
}
 8001676:	bf00      	nop
 8001678:	3710      	adds	r7, #16
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	20000258 	.word	0x20000258
 8001684:	20000270 	.word	0x20000270

08001688 <linear_interpolation>:

/**
  * @brief Interpolation linaire pour la calibration
  */
float_t linear_interpolation(lin_t *lin, int16_t x)
{
 8001688:	b480      	push	{r7}
 800168a:	b083      	sub	sp, #12
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
 8001690:	460b      	mov	r3, r1
 8001692:	807b      	strh	r3, [r7, #2]
  return ((lin->y1 - lin->y0) * x + ((lin->x1 * lin->y0) -
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	ed93 7a03 	vldr	s14, [r3, #12]
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	edd3 7a01 	vldr	s15, [r3, #4]
 80016a0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80016a4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80016a8:	ee07 3a90 	vmov	s15, r3
 80016ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016b0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	edd3 6a02 	vldr	s13, [r3, #8]
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	edd3 7a01 	vldr	s15, [r3, #4]
 80016c0:	ee66 6aa7 	vmul.f32	s13, s13, s15
                                     (lin->x0 * lin->y1)))
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	ed93 6a00 	vldr	s12, [r3]
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	edd3 7a03 	vldr	s15, [r3, #12]
 80016d0:	ee66 7a27 	vmul.f32	s15, s12, s15
  return ((lin->y1 - lin->y0) * x + ((lin->x1 * lin->y0) -
 80016d4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80016d8:	ee37 7a27 	vadd.f32	s14, s14, s15
         / (lin->x1 - lin->x0);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	edd3 6a02 	vldr	s13, [r3, #8]
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	edd3 7a00 	vldr	s15, [r3]
 80016e8:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80016ec:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80016f0:	eef0 7a66 	vmov.f32	s15, s13
}
 80016f4:	eeb0 0a67 	vmov.f32	s0, s15
 80016f8:	370c      	adds	r7, #12
 80016fa:	46bd      	mov	sp, r7
 80016fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001700:	4770      	bx	lr
	...

08001704 <__io_putchar>:

/**
  * @brief Fonction printf redirige vers UART
  */
PUTCHAR_PROTOTYPE
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b084      	sub	sp, #16
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  uint8_t c = (uint8_t)ch;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	b2db      	uxtb	r3, r3
 8001710:	73fb      	strb	r3, [r7, #15]
  HAL_UART_Transmit(&huart1, &c, 1, HAL_MAX_DELAY);
 8001712:	f107 010f 	add.w	r1, r7, #15
 8001716:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800171a:	2201      	movs	r2, #1
 800171c:	4803      	ldr	r0, [pc, #12]	@ (800172c <__io_putchar+0x28>)
 800171e:	f003 f8dd 	bl	80048dc <HAL_UART_Transmit>
  return ch;
 8001722:	687b      	ldr	r3, [r7, #4]
}
 8001724:	4618      	mov	r0, r3
 8001726:	3710      	adds	r7, #16
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	200002f4 	.word	0x200002f4

08001730 <platform_write_hts>:

/* Platform write/read functions for HTS221 (I2C) */
static int32_t platform_write_hts(void *handle, uint8_t reg, const uint8_t *bufp, uint16_t len)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b08a      	sub	sp, #40	@ 0x28
 8001734:	af04      	add	r7, sp, #16
 8001736:	60f8      	str	r0, [r7, #12]
 8001738:	607a      	str	r2, [r7, #4]
 800173a:	461a      	mov	r2, r3
 800173c:	460b      	mov	r3, r1
 800173e:	72fb      	strb	r3, [r7, #11]
 8001740:	4613      	mov	r3, r2
 8001742:	813b      	strh	r3, [r7, #8]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)handle;
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	613b      	str	r3, [r7, #16]
  uint8_t reg_addr = reg;
 8001748:	7afb      	ldrb	r3, [r7, #11]
 800174a:	75fb      	strb	r3, [r7, #23]
  if (len > 1) reg_addr |= 0x80;
 800174c:	893b      	ldrh	r3, [r7, #8]
 800174e:	2b01      	cmp	r3, #1
 8001750:	d903      	bls.n	800175a <platform_write_hts+0x2a>
 8001752:	7dfb      	ldrb	r3, [r7, #23]
 8001754:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001758:	75fb      	strb	r3, [r7, #23]
  return (HAL_I2C_Mem_Write(hi2c, HTS221_I2C_ADDRESS, reg_addr,
 800175a:	7dfb      	ldrb	r3, [r7, #23]
 800175c:	b29a      	uxth	r2, r3
 800175e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001762:	9302      	str	r3, [sp, #8]
 8001764:	893b      	ldrh	r3, [r7, #8]
 8001766:	9301      	str	r3, [sp, #4]
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	9300      	str	r3, [sp, #0]
 800176c:	2301      	movs	r3, #1
 800176e:	21bf      	movs	r1, #191	@ 0xbf
 8001770:	6938      	ldr	r0, [r7, #16]
 8001772:	f000 fec1 	bl	80024f8 <HAL_I2C_Mem_Write>
 8001776:	4603      	mov	r3, r0
                           I2C_MEMADD_SIZE_8BIT, (uint8_t*)bufp, len, 1000) == HAL_OK) ? 0 : -1;
 8001778:	2b00      	cmp	r3, #0
 800177a:	d101      	bne.n	8001780 <platform_write_hts+0x50>
 800177c:	2300      	movs	r3, #0
 800177e:	e001      	b.n	8001784 <platform_write_hts+0x54>
 8001780:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001784:	4618      	mov	r0, r3
 8001786:	3718      	adds	r7, #24
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}

0800178c <platform_read_hts>:

static int32_t platform_read_hts(void *handle, uint8_t reg, uint8_t *bufp, uint16_t len)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b08a      	sub	sp, #40	@ 0x28
 8001790:	af04      	add	r7, sp, #16
 8001792:	60f8      	str	r0, [r7, #12]
 8001794:	607a      	str	r2, [r7, #4]
 8001796:	461a      	mov	r2, r3
 8001798:	460b      	mov	r3, r1
 800179a:	72fb      	strb	r3, [r7, #11]
 800179c:	4613      	mov	r3, r2
 800179e:	813b      	strh	r3, [r7, #8]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)handle;
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	613b      	str	r3, [r7, #16]
  uint8_t reg_addr = reg;
 80017a4:	7afb      	ldrb	r3, [r7, #11]
 80017a6:	75fb      	strb	r3, [r7, #23]
  if (len > 1) reg_addr |= 0x80;
 80017a8:	893b      	ldrh	r3, [r7, #8]
 80017aa:	2b01      	cmp	r3, #1
 80017ac:	d903      	bls.n	80017b6 <platform_read_hts+0x2a>
 80017ae:	7dfb      	ldrb	r3, [r7, #23]
 80017b0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80017b4:	75fb      	strb	r3, [r7, #23]
  return (HAL_I2C_Mem_Read(hi2c, HTS221_I2C_ADDRESS, reg_addr,
 80017b6:	7dfb      	ldrb	r3, [r7, #23]
 80017b8:	b29a      	uxth	r2, r3
 80017ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80017be:	9302      	str	r3, [sp, #8]
 80017c0:	893b      	ldrh	r3, [r7, #8]
 80017c2:	9301      	str	r3, [sp, #4]
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	9300      	str	r3, [sp, #0]
 80017c8:	2301      	movs	r3, #1
 80017ca:	21bf      	movs	r1, #191	@ 0xbf
 80017cc:	6938      	ldr	r0, [r7, #16]
 80017ce:	f000 ffa7 	bl	8002720 <HAL_I2C_Mem_Read>
 80017d2:	4603      	mov	r3, r0
                          I2C_MEMADD_SIZE_8BIT, bufp, len, 1000) == HAL_OK) ? 0 : -1;
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d101      	bne.n	80017dc <platform_read_hts+0x50>
 80017d8:	2300      	movs	r3, #0
 80017da:	e001      	b.n	80017e0 <platform_read_hts+0x54>
 80017dc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80017e0:	4618      	mov	r0, r3
 80017e2:	3718      	adds	r7, #24
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}

080017e8 <platform_write_lps>:

/* Platform write/read functions for LPS22HH (I2C) */
static int32_t platform_write_lps(void *handle, uint8_t reg, const uint8_t *bufp, uint16_t len)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b08a      	sub	sp, #40	@ 0x28
 80017ec:	af04      	add	r7, sp, #16
 80017ee:	60f8      	str	r0, [r7, #12]
 80017f0:	607a      	str	r2, [r7, #4]
 80017f2:	461a      	mov	r2, r3
 80017f4:	460b      	mov	r3, r1
 80017f6:	72fb      	strb	r3, [r7, #11]
 80017f8:	4613      	mov	r3, r2
 80017fa:	813b      	strh	r3, [r7, #8]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)handle;
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	613b      	str	r3, [r7, #16]
  uint8_t reg_addr = reg;
 8001800:	7afb      	ldrb	r3, [r7, #11]
 8001802:	75fb      	strb	r3, [r7, #23]
  if (len > 1) reg_addr |= 0x80;
 8001804:	893b      	ldrh	r3, [r7, #8]
 8001806:	2b01      	cmp	r3, #1
 8001808:	d903      	bls.n	8001812 <platform_write_lps+0x2a>
 800180a:	7dfb      	ldrb	r3, [r7, #23]
 800180c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001810:	75fb      	strb	r3, [r7, #23]
  return (HAL_I2C_Mem_Write(hi2c, LPS22HH_I2C_ADD_H, reg_addr,
 8001812:	7dfb      	ldrb	r3, [r7, #23]
 8001814:	b29a      	uxth	r2, r3
 8001816:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800181a:	9302      	str	r3, [sp, #8]
 800181c:	893b      	ldrh	r3, [r7, #8]
 800181e:	9301      	str	r3, [sp, #4]
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	9300      	str	r3, [sp, #0]
 8001824:	2301      	movs	r3, #1
 8001826:	21bb      	movs	r1, #187	@ 0xbb
 8001828:	6938      	ldr	r0, [r7, #16]
 800182a:	f000 fe65 	bl	80024f8 <HAL_I2C_Mem_Write>
 800182e:	4603      	mov	r3, r0
                           I2C_MEMADD_SIZE_8BIT, (uint8_t*)bufp, len, 1000) == HAL_OK) ? 0 : -1;
 8001830:	2b00      	cmp	r3, #0
 8001832:	d101      	bne.n	8001838 <platform_write_lps+0x50>
 8001834:	2300      	movs	r3, #0
 8001836:	e001      	b.n	800183c <platform_write_lps+0x54>
 8001838:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800183c:	4618      	mov	r0, r3
 800183e:	3718      	adds	r7, #24
 8001840:	46bd      	mov	sp, r7
 8001842:	bd80      	pop	{r7, pc}

08001844 <platform_read_lps>:

static int32_t platform_read_lps(void *handle, uint8_t reg, uint8_t *bufp, uint16_t len)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b08a      	sub	sp, #40	@ 0x28
 8001848:	af04      	add	r7, sp, #16
 800184a:	60f8      	str	r0, [r7, #12]
 800184c:	607a      	str	r2, [r7, #4]
 800184e:	461a      	mov	r2, r3
 8001850:	460b      	mov	r3, r1
 8001852:	72fb      	strb	r3, [r7, #11]
 8001854:	4613      	mov	r3, r2
 8001856:	813b      	strh	r3, [r7, #8]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)handle;
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	613b      	str	r3, [r7, #16]
  uint8_t reg_addr = reg;
 800185c:	7afb      	ldrb	r3, [r7, #11]
 800185e:	75fb      	strb	r3, [r7, #23]
  if (len > 1) reg_addr |= 0x80;
 8001860:	893b      	ldrh	r3, [r7, #8]
 8001862:	2b01      	cmp	r3, #1
 8001864:	d903      	bls.n	800186e <platform_read_lps+0x2a>
 8001866:	7dfb      	ldrb	r3, [r7, #23]
 8001868:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800186c:	75fb      	strb	r3, [r7, #23]
  return (HAL_I2C_Mem_Read(hi2c, LPS22HH_I2C_ADD_H, reg_addr,
 800186e:	7dfb      	ldrb	r3, [r7, #23]
 8001870:	b29a      	uxth	r2, r3
 8001872:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001876:	9302      	str	r3, [sp, #8]
 8001878:	893b      	ldrh	r3, [r7, #8]
 800187a:	9301      	str	r3, [sp, #4]
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	9300      	str	r3, [sp, #0]
 8001880:	2301      	movs	r3, #1
 8001882:	21bb      	movs	r1, #187	@ 0xbb
 8001884:	6938      	ldr	r0, [r7, #16]
 8001886:	f000 ff4b 	bl	8002720 <HAL_I2C_Mem_Read>
 800188a:	4603      	mov	r3, r0
                          I2C_MEMADD_SIZE_8BIT, bufp, len, 1000) == HAL_OK) ? 0 : -1;
 800188c:	2b00      	cmp	r3, #0
 800188e:	d101      	bne.n	8001894 <platform_read_lps+0x50>
 8001890:	2300      	movs	r3, #0
 8001892:	e001      	b.n	8001898 <platform_read_lps+0x54>
 8001894:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001898:	4618      	mov	r0, r3
 800189a:	3718      	adds	r7, #24
 800189c:	46bd      	mov	sp, r7
 800189e:	bd80      	pop	{r7, pc}

080018a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018a4:	b672      	cpsid	i
}
 80018a6:	bf00      	nop
  __disable_irq();
  while (1) {}
 80018a8:	bf00      	nop
 80018aa:	e7fd      	b.n	80018a8 <Error_Handler+0x8>

080018ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018ac:	b480      	push	{r7}
 80018ae:	b083      	sub	sp, #12
 80018b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80018b2:	4b0f      	ldr	r3, [pc, #60]	@ (80018f0 <HAL_MspInit+0x44>)
 80018b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018b6:	4a0e      	ldr	r2, [pc, #56]	@ (80018f0 <HAL_MspInit+0x44>)
 80018b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80018be:	4b0c      	ldr	r3, [pc, #48]	@ (80018f0 <HAL_MspInit+0x44>)
 80018c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018c6:	607b      	str	r3, [r7, #4]
 80018c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018ca:	4b09      	ldr	r3, [pc, #36]	@ (80018f0 <HAL_MspInit+0x44>)
 80018cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018ce:	4a08      	ldr	r2, [pc, #32]	@ (80018f0 <HAL_MspInit+0x44>)
 80018d0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80018d6:	4b06      	ldr	r3, [pc, #24]	@ (80018f0 <HAL_MspInit+0x44>)
 80018d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018de:	603b      	str	r3, [r7, #0]
 80018e0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018e2:	bf00      	nop
 80018e4:	370c      	adds	r7, #12
 80018e6:	46bd      	mov	sp, r7
 80018e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ec:	4770      	bx	lr
 80018ee:	bf00      	nop
 80018f0:	40023800 	.word	0x40023800

080018f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018f4:	b480      	push	{r7}
 80018f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018f8:	bf00      	nop
 80018fa:	e7fd      	b.n	80018f8 <NMI_Handler+0x4>

080018fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001900:	bf00      	nop
 8001902:	e7fd      	b.n	8001900 <HardFault_Handler+0x4>

08001904 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001904:	b480      	push	{r7}
 8001906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001908:	bf00      	nop
 800190a:	e7fd      	b.n	8001908 <MemManage_Handler+0x4>

0800190c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800190c:	b480      	push	{r7}
 800190e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001910:	bf00      	nop
 8001912:	e7fd      	b.n	8001910 <BusFault_Handler+0x4>

08001914 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001914:	b480      	push	{r7}
 8001916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001918:	bf00      	nop
 800191a:	e7fd      	b.n	8001918 <UsageFault_Handler+0x4>

0800191c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800191c:	b480      	push	{r7}
 800191e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001920:	bf00      	nop
 8001922:	46bd      	mov	sp, r7
 8001924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001928:	4770      	bx	lr

0800192a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800192a:	b480      	push	{r7}
 800192c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800192e:	bf00      	nop
 8001930:	46bd      	mov	sp, r7
 8001932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001936:	4770      	bx	lr

08001938 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800193c:	bf00      	nop
 800193e:	46bd      	mov	sp, r7
 8001940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001944:	4770      	bx	lr

08001946 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001946:	b580      	push	{r7, lr}
 8001948:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800194a:	f000 fa5b 	bl	8001e04 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800194e:	bf00      	nop
 8001950:	bd80      	pop	{r7, pc}
	...

08001954 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001958:	4802      	ldr	r0, [pc, #8]	@ (8001964 <TIM6_DAC_IRQHandler+0x10>)
 800195a:	f002 fcef 	bl	800433c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800195e:	bf00      	nop
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	200002a8 	.word	0x200002a8

08001968 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001968:	b480      	push	{r7}
 800196a:	af00      	add	r7, sp, #0
  return 1;
 800196c:	2301      	movs	r3, #1
}
 800196e:	4618      	mov	r0, r3
 8001970:	46bd      	mov	sp, r7
 8001972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001976:	4770      	bx	lr

08001978 <_kill>:

int _kill(int pid, int sig)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b082      	sub	sp, #8
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
 8001980:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001982:	f004 fcb1 	bl	80062e8 <__errno>
 8001986:	4603      	mov	r3, r0
 8001988:	2216      	movs	r2, #22
 800198a:	601a      	str	r2, [r3, #0]
  return -1;
 800198c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001990:	4618      	mov	r0, r3
 8001992:	3708      	adds	r7, #8
 8001994:	46bd      	mov	sp, r7
 8001996:	bd80      	pop	{r7, pc}

08001998 <_exit>:

void _exit (int status)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b082      	sub	sp, #8
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80019a0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80019a4:	6878      	ldr	r0, [r7, #4]
 80019a6:	f7ff ffe7 	bl	8001978 <_kill>
  while (1) {}    /* Make sure we hang here */
 80019aa:	bf00      	nop
 80019ac:	e7fd      	b.n	80019aa <_exit+0x12>

080019ae <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80019ae:	b580      	push	{r7, lr}
 80019b0:	b086      	sub	sp, #24
 80019b2:	af00      	add	r7, sp, #0
 80019b4:	60f8      	str	r0, [r7, #12]
 80019b6:	60b9      	str	r1, [r7, #8]
 80019b8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019ba:	2300      	movs	r3, #0
 80019bc:	617b      	str	r3, [r7, #20]
 80019be:	e00a      	b.n	80019d6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80019c0:	f3af 8000 	nop.w
 80019c4:	4601      	mov	r1, r0
 80019c6:	68bb      	ldr	r3, [r7, #8]
 80019c8:	1c5a      	adds	r2, r3, #1
 80019ca:	60ba      	str	r2, [r7, #8]
 80019cc:	b2ca      	uxtb	r2, r1
 80019ce:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019d0:	697b      	ldr	r3, [r7, #20]
 80019d2:	3301      	adds	r3, #1
 80019d4:	617b      	str	r3, [r7, #20]
 80019d6:	697a      	ldr	r2, [r7, #20]
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	429a      	cmp	r2, r3
 80019dc:	dbf0      	blt.n	80019c0 <_read+0x12>
  }

  return len;
 80019de:	687b      	ldr	r3, [r7, #4]
}
 80019e0:	4618      	mov	r0, r3
 80019e2:	3718      	adds	r7, #24
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd80      	pop	{r7, pc}

080019e8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b086      	sub	sp, #24
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	60f8      	str	r0, [r7, #12]
 80019f0:	60b9      	str	r1, [r7, #8]
 80019f2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019f4:	2300      	movs	r3, #0
 80019f6:	617b      	str	r3, [r7, #20]
 80019f8:	e009      	b.n	8001a0e <_write+0x26>
  {
    __io_putchar(*ptr++);
 80019fa:	68bb      	ldr	r3, [r7, #8]
 80019fc:	1c5a      	adds	r2, r3, #1
 80019fe:	60ba      	str	r2, [r7, #8]
 8001a00:	781b      	ldrb	r3, [r3, #0]
 8001a02:	4618      	mov	r0, r3
 8001a04:	f7ff fe7e 	bl	8001704 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a08:	697b      	ldr	r3, [r7, #20]
 8001a0a:	3301      	adds	r3, #1
 8001a0c:	617b      	str	r3, [r7, #20]
 8001a0e:	697a      	ldr	r2, [r7, #20]
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	429a      	cmp	r2, r3
 8001a14:	dbf1      	blt.n	80019fa <_write+0x12>
  }
  return len;
 8001a16:	687b      	ldr	r3, [r7, #4]
}
 8001a18:	4618      	mov	r0, r3
 8001a1a:	3718      	adds	r7, #24
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bd80      	pop	{r7, pc}

08001a20 <_close>:

int _close(int file)
{
 8001a20:	b480      	push	{r7}
 8001a22:	b083      	sub	sp, #12
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a28:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	370c      	adds	r7, #12
 8001a30:	46bd      	mov	sp, r7
 8001a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a36:	4770      	bx	lr

08001a38 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	b083      	sub	sp, #12
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
 8001a40:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a48:	605a      	str	r2, [r3, #4]
  return 0;
 8001a4a:	2300      	movs	r3, #0
}
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	370c      	adds	r7, #12
 8001a50:	46bd      	mov	sp, r7
 8001a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a56:	4770      	bx	lr

08001a58 <_isatty>:

int _isatty(int file)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	b083      	sub	sp, #12
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a60:	2301      	movs	r3, #1
}
 8001a62:	4618      	mov	r0, r3
 8001a64:	370c      	adds	r7, #12
 8001a66:	46bd      	mov	sp, r7
 8001a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6c:	4770      	bx	lr

08001a6e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a6e:	b480      	push	{r7}
 8001a70:	b085      	sub	sp, #20
 8001a72:	af00      	add	r7, sp, #0
 8001a74:	60f8      	str	r0, [r7, #12]
 8001a76:	60b9      	str	r1, [r7, #8]
 8001a78:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001a7a:	2300      	movs	r3, #0
}
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	3714      	adds	r7, #20
 8001a80:	46bd      	mov	sp, r7
 8001a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a86:	4770      	bx	lr

08001a88 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b086      	sub	sp, #24
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a90:	4a14      	ldr	r2, [pc, #80]	@ (8001ae4 <_sbrk+0x5c>)
 8001a92:	4b15      	ldr	r3, [pc, #84]	@ (8001ae8 <_sbrk+0x60>)
 8001a94:	1ad3      	subs	r3, r2, r3
 8001a96:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a98:	697b      	ldr	r3, [r7, #20]
 8001a9a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a9c:	4b13      	ldr	r3, [pc, #76]	@ (8001aec <_sbrk+0x64>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d102      	bne.n	8001aaa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001aa4:	4b11      	ldr	r3, [pc, #68]	@ (8001aec <_sbrk+0x64>)
 8001aa6:	4a12      	ldr	r2, [pc, #72]	@ (8001af0 <_sbrk+0x68>)
 8001aa8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001aaa:	4b10      	ldr	r3, [pc, #64]	@ (8001aec <_sbrk+0x64>)
 8001aac:	681a      	ldr	r2, [r3, #0]
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	4413      	add	r3, r2
 8001ab2:	693a      	ldr	r2, [r7, #16]
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	d207      	bcs.n	8001ac8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ab8:	f004 fc16 	bl	80062e8 <__errno>
 8001abc:	4603      	mov	r3, r0
 8001abe:	220c      	movs	r2, #12
 8001ac0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ac2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001ac6:	e009      	b.n	8001adc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ac8:	4b08      	ldr	r3, [pc, #32]	@ (8001aec <_sbrk+0x64>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ace:	4b07      	ldr	r3, [pc, #28]	@ (8001aec <_sbrk+0x64>)
 8001ad0:	681a      	ldr	r2, [r3, #0]
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	4413      	add	r3, r2
 8001ad6:	4a05      	ldr	r2, [pc, #20]	@ (8001aec <_sbrk+0x64>)
 8001ad8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ada:	68fb      	ldr	r3, [r7, #12]
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	3718      	adds	r7, #24
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	20050000 	.word	0x20050000
 8001ae8:	00000400 	.word	0x00000400
 8001aec:	200002a4 	.word	0x200002a4
 8001af0:	200004d0 	.word	0x200004d0

08001af4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001af8:	4b06      	ldr	r3, [pc, #24]	@ (8001b14 <SystemInit+0x20>)
 8001afa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001afe:	4a05      	ldr	r2, [pc, #20]	@ (8001b14 <SystemInit+0x20>)
 8001b00:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b04:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b08:	bf00      	nop
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b10:	4770      	bx	lr
 8001b12:	bf00      	nop
 8001b14:	e000ed00 	.word	0xe000ed00

08001b18 <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b084      	sub	sp, #16
 8001b1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b1e:	1d3b      	adds	r3, r7, #4
 8001b20:	2200      	movs	r2, #0
 8001b22:	601a      	str	r2, [r3, #0]
 8001b24:	605a      	str	r2, [r3, #4]
 8001b26:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001b28:	4b15      	ldr	r3, [pc, #84]	@ (8001b80 <MX_TIM6_Init+0x68>)
 8001b2a:	4a16      	ldr	r2, [pc, #88]	@ (8001b84 <MX_TIM6_Init+0x6c>)
 8001b2c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 9999;
 8001b2e:	4b14      	ldr	r3, [pc, #80]	@ (8001b80 <MX_TIM6_Init+0x68>)
 8001b30:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001b34:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b36:	4b12      	ldr	r3, [pc, #72]	@ (8001b80 <MX_TIM6_Init+0x68>)
 8001b38:	2200      	movs	r2, #0
 8001b3a:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 9999;
 8001b3c:	4b10      	ldr	r3, [pc, #64]	@ (8001b80 <MX_TIM6_Init+0x68>)
 8001b3e:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001b42:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001b44:	4b0e      	ldr	r3, [pc, #56]	@ (8001b80 <MX_TIM6_Init+0x68>)
 8001b46:	2280      	movs	r2, #128	@ 0x80
 8001b48:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001b4a:	480d      	ldr	r0, [pc, #52]	@ (8001b80 <MX_TIM6_Init+0x68>)
 8001b4c:	f002 fb26 	bl	800419c <HAL_TIM_Base_Init>
 8001b50:	4603      	mov	r3, r0
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d001      	beq.n	8001b5a <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8001b56:	f7ff fea3 	bl	80018a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001b62:	1d3b      	adds	r3, r7, #4
 8001b64:	4619      	mov	r1, r3
 8001b66:	4806      	ldr	r0, [pc, #24]	@ (8001b80 <MX_TIM6_Init+0x68>)
 8001b68:	f002 fdbe 	bl	80046e8 <HAL_TIMEx_MasterConfigSynchronization>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d001      	beq.n	8001b76 <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 8001b72:	f7ff fe95 	bl	80018a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001b76:	bf00      	nop
 8001b78:	3710      	adds	r7, #16
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	200002a8 	.word	0x200002a8
 8001b84:	40001000 	.word	0x40001000

08001b88 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b084      	sub	sp, #16
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a0d      	ldr	r2, [pc, #52]	@ (8001bcc <HAL_TIM_Base_MspInit+0x44>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d113      	bne.n	8001bc2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001b9a:	4b0d      	ldr	r3, [pc, #52]	@ (8001bd0 <HAL_TIM_Base_MspInit+0x48>)
 8001b9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b9e:	4a0c      	ldr	r2, [pc, #48]	@ (8001bd0 <HAL_TIM_Base_MspInit+0x48>)
 8001ba0:	f043 0310 	orr.w	r3, r3, #16
 8001ba4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ba6:	4b0a      	ldr	r3, [pc, #40]	@ (8001bd0 <HAL_TIM_Base_MspInit+0x48>)
 8001ba8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001baa:	f003 0310 	and.w	r3, r3, #16
 8001bae:	60fb      	str	r3, [r7, #12]
 8001bb0:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	2100      	movs	r1, #0
 8001bb6:	2036      	movs	r0, #54	@ 0x36
 8001bb8:	f000 fa1f 	bl	8001ffa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001bbc:	2036      	movs	r0, #54	@ 0x36
 8001bbe:	f000 fa38 	bl	8002032 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8001bc2:	bf00      	nop
 8001bc4:	3710      	adds	r7, #16
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	40001000 	.word	0x40001000
 8001bd0:	40023800 	.word	0x40023800

08001bd4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001bd8:	4b14      	ldr	r3, [pc, #80]	@ (8001c2c <MX_USART1_UART_Init+0x58>)
 8001bda:	4a15      	ldr	r2, [pc, #84]	@ (8001c30 <MX_USART1_UART_Init+0x5c>)
 8001bdc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001bde:	4b13      	ldr	r3, [pc, #76]	@ (8001c2c <MX_USART1_UART_Init+0x58>)
 8001be0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001be4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001be6:	4b11      	ldr	r3, [pc, #68]	@ (8001c2c <MX_USART1_UART_Init+0x58>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001bec:	4b0f      	ldr	r3, [pc, #60]	@ (8001c2c <MX_USART1_UART_Init+0x58>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001bf2:	4b0e      	ldr	r3, [pc, #56]	@ (8001c2c <MX_USART1_UART_Init+0x58>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001bf8:	4b0c      	ldr	r3, [pc, #48]	@ (8001c2c <MX_USART1_UART_Init+0x58>)
 8001bfa:	220c      	movs	r2, #12
 8001bfc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bfe:	4b0b      	ldr	r3, [pc, #44]	@ (8001c2c <MX_USART1_UART_Init+0x58>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c04:	4b09      	ldr	r3, [pc, #36]	@ (8001c2c <MX_USART1_UART_Init+0x58>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001c0a:	4b08      	ldr	r3, [pc, #32]	@ (8001c2c <MX_USART1_UART_Init+0x58>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c10:	4b06      	ldr	r3, [pc, #24]	@ (8001c2c <MX_USART1_UART_Init+0x58>)
 8001c12:	2200      	movs	r2, #0
 8001c14:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001c16:	4805      	ldr	r0, [pc, #20]	@ (8001c2c <MX_USART1_UART_Init+0x58>)
 8001c18:	f002 fe12 	bl	8004840 <HAL_UART_Init>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d001      	beq.n	8001c26 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001c22:	f7ff fe3d 	bl	80018a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001c26:	bf00      	nop
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	200002f4 	.word	0x200002f4
 8001c30:	40011000 	.word	0x40011000

08001c34 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b0ac      	sub	sp, #176	@ 0xb0
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c3c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001c40:	2200      	movs	r2, #0
 8001c42:	601a      	str	r2, [r3, #0]
 8001c44:	605a      	str	r2, [r3, #4]
 8001c46:	609a      	str	r2, [r3, #8]
 8001c48:	60da      	str	r2, [r3, #12]
 8001c4a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c4c:	f107 0318 	add.w	r3, r7, #24
 8001c50:	2284      	movs	r2, #132	@ 0x84
 8001c52:	2100      	movs	r1, #0
 8001c54:	4618      	mov	r0, r3
 8001c56:	f004 faf4 	bl	8006242 <memset>
  if(uartHandle->Instance==USART1)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4a32      	ldr	r2, [pc, #200]	@ (8001d28 <HAL_UART_MspInit+0xf4>)
 8001c60:	4293      	cmp	r3, r2
 8001c62:	d15c      	bne.n	8001d1e <HAL_UART_MspInit+0xea>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001c64:	2340      	movs	r3, #64	@ 0x40
 8001c66:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c6c:	f107 0318 	add.w	r3, r7, #24
 8001c70:	4618      	mov	r0, r3
 8001c72:	f001 fea3 	bl	80039bc <HAL_RCCEx_PeriphCLKConfig>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d001      	beq.n	8001c80 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001c7c:	f7ff fe10 	bl	80018a0 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001c80:	4b2a      	ldr	r3, [pc, #168]	@ (8001d2c <HAL_UART_MspInit+0xf8>)
 8001c82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c84:	4a29      	ldr	r2, [pc, #164]	@ (8001d2c <HAL_UART_MspInit+0xf8>)
 8001c86:	f043 0310 	orr.w	r3, r3, #16
 8001c8a:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c8c:	4b27      	ldr	r3, [pc, #156]	@ (8001d2c <HAL_UART_MspInit+0xf8>)
 8001c8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c90:	f003 0310 	and.w	r3, r3, #16
 8001c94:	617b      	str	r3, [r7, #20]
 8001c96:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c98:	4b24      	ldr	r3, [pc, #144]	@ (8001d2c <HAL_UART_MspInit+0xf8>)
 8001c9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c9c:	4a23      	ldr	r2, [pc, #140]	@ (8001d2c <HAL_UART_MspInit+0xf8>)
 8001c9e:	f043 0302 	orr.w	r3, r3, #2
 8001ca2:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ca4:	4b21      	ldr	r3, [pc, #132]	@ (8001d2c <HAL_UART_MspInit+0xf8>)
 8001ca6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ca8:	f003 0302 	and.w	r3, r3, #2
 8001cac:	613b      	str	r3, [r7, #16]
 8001cae:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cb0:	4b1e      	ldr	r3, [pc, #120]	@ (8001d2c <HAL_UART_MspInit+0xf8>)
 8001cb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cb4:	4a1d      	ldr	r2, [pc, #116]	@ (8001d2c <HAL_UART_MspInit+0xf8>)
 8001cb6:	f043 0301 	orr.w	r3, r3, #1
 8001cba:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cbc:	4b1b      	ldr	r3, [pc, #108]	@ (8001d2c <HAL_UART_MspInit+0xf8>)
 8001cbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cc0:	f003 0301 	and.w	r3, r3, #1
 8001cc4:	60fb      	str	r3, [r7, #12]
 8001cc6:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001cc8:	2380      	movs	r3, #128	@ 0x80
 8001cca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cce:	2302      	movs	r3, #2
 8001cd0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cda:	2303      	movs	r3, #3
 8001cdc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001ce0:	2307      	movs	r3, #7
 8001ce2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ce6:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001cea:	4619      	mov	r1, r3
 8001cec:	4810      	ldr	r0, [pc, #64]	@ (8001d30 <HAL_UART_MspInit+0xfc>)
 8001cee:	f000 f9bb 	bl	8002068 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001cf2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001cf6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cfa:	2302      	movs	r3, #2
 8001cfc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d00:	2300      	movs	r3, #0
 8001d02:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d06:	2303      	movs	r3, #3
 8001d08:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001d0c:	2307      	movs	r3, #7
 8001d0e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d12:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001d16:	4619      	mov	r1, r3
 8001d18:	4806      	ldr	r0, [pc, #24]	@ (8001d34 <HAL_UART_MspInit+0x100>)
 8001d1a:	f000 f9a5 	bl	8002068 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001d1e:	bf00      	nop
 8001d20:	37b0      	adds	r7, #176	@ 0xb0
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	40011000 	.word	0x40011000
 8001d2c:	40023800 	.word	0x40023800
 8001d30:	40020400 	.word	0x40020400
 8001d34:	40020000 	.word	0x40020000

08001d38 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001d38:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001d70 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001d3c:	f7ff feda 	bl	8001af4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001d40:	480c      	ldr	r0, [pc, #48]	@ (8001d74 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001d42:	490d      	ldr	r1, [pc, #52]	@ (8001d78 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001d44:	4a0d      	ldr	r2, [pc, #52]	@ (8001d7c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001d46:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d48:	e002      	b.n	8001d50 <LoopCopyDataInit>

08001d4a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d4a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d4c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d4e:	3304      	adds	r3, #4

08001d50 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d50:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d52:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d54:	d3f9      	bcc.n	8001d4a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d56:	4a0a      	ldr	r2, [pc, #40]	@ (8001d80 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001d58:	4c0a      	ldr	r4, [pc, #40]	@ (8001d84 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001d5a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d5c:	e001      	b.n	8001d62 <LoopFillZerobss>

08001d5e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d5e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d60:	3204      	adds	r2, #4

08001d62 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d62:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d64:	d3fb      	bcc.n	8001d5e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001d66:	f004 fac5 	bl	80062f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d6a:	f7ff fac3 	bl	80012f4 <main>
  bx  lr    
 8001d6e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001d70:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001d74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d78:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001d7c:	08008474 	.word	0x08008474
  ldr r2, =_sbss
 8001d80:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001d84:	200004cc 	.word	0x200004cc

08001d88 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d88:	e7fe      	b.n	8001d88 <ADC_IRQHandler>

08001d8a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d8a:	b580      	push	{r7, lr}
 8001d8c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d8e:	2003      	movs	r0, #3
 8001d90:	f000 f928 	bl	8001fe4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d94:	2000      	movs	r0, #0
 8001d96:	f000 f805 	bl	8001da4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d9a:	f7ff fd87 	bl	80018ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d9e:	2300      	movs	r3, #0
}
 8001da0:	4618      	mov	r0, r3
 8001da2:	bd80      	pop	{r7, pc}

08001da4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b082      	sub	sp, #8
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001dac:	4b12      	ldr	r3, [pc, #72]	@ (8001df8 <HAL_InitTick+0x54>)
 8001dae:	681a      	ldr	r2, [r3, #0]
 8001db0:	4b12      	ldr	r3, [pc, #72]	@ (8001dfc <HAL_InitTick+0x58>)
 8001db2:	781b      	ldrb	r3, [r3, #0]
 8001db4:	4619      	mov	r1, r3
 8001db6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001dba:	fbb3 f3f1 	udiv	r3, r3, r1
 8001dbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	f000 f943 	bl	800204e <HAL_SYSTICK_Config>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d001      	beq.n	8001dd2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001dce:	2301      	movs	r3, #1
 8001dd0:	e00e      	b.n	8001df0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	2b0f      	cmp	r3, #15
 8001dd6:	d80a      	bhi.n	8001dee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001dd8:	2200      	movs	r2, #0
 8001dda:	6879      	ldr	r1, [r7, #4]
 8001ddc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001de0:	f000 f90b 	bl	8001ffa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001de4:	4a06      	ldr	r2, [pc, #24]	@ (8001e00 <HAL_InitTick+0x5c>)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001dea:	2300      	movs	r3, #0
 8001dec:	e000      	b.n	8001df0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001dee:	2301      	movs	r3, #1
}
 8001df0:	4618      	mov	r0, r3
 8001df2:	3708      	adds	r7, #8
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bd80      	pop	{r7, pc}
 8001df8:	20000000 	.word	0x20000000
 8001dfc:	20000008 	.word	0x20000008
 8001e00:	20000004 	.word	0x20000004

08001e04 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e04:	b480      	push	{r7}
 8001e06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e08:	4b06      	ldr	r3, [pc, #24]	@ (8001e24 <HAL_IncTick+0x20>)
 8001e0a:	781b      	ldrb	r3, [r3, #0]
 8001e0c:	461a      	mov	r2, r3
 8001e0e:	4b06      	ldr	r3, [pc, #24]	@ (8001e28 <HAL_IncTick+0x24>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	4413      	add	r3, r2
 8001e14:	4a04      	ldr	r2, [pc, #16]	@ (8001e28 <HAL_IncTick+0x24>)
 8001e16:	6013      	str	r3, [r2, #0]
}
 8001e18:	bf00      	nop
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e20:	4770      	bx	lr
 8001e22:	bf00      	nop
 8001e24:	20000008 	.word	0x20000008
 8001e28:	2000037c 	.word	0x2000037c

08001e2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	af00      	add	r7, sp, #0
  return uwTick;
 8001e30:	4b03      	ldr	r3, [pc, #12]	@ (8001e40 <HAL_GetTick+0x14>)
 8001e32:	681b      	ldr	r3, [r3, #0]
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr
 8001e3e:	bf00      	nop
 8001e40:	2000037c 	.word	0x2000037c

08001e44 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b085      	sub	sp, #20
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	f003 0307 	and.w	r3, r3, #7
 8001e52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e54:	4b0b      	ldr	r3, [pc, #44]	@ (8001e84 <__NVIC_SetPriorityGrouping+0x40>)
 8001e56:	68db      	ldr	r3, [r3, #12]
 8001e58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e5a:	68ba      	ldr	r2, [r7, #8]
 8001e5c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001e60:	4013      	ands	r3, r2
 8001e62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e68:	68bb      	ldr	r3, [r7, #8]
 8001e6a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001e6c:	4b06      	ldr	r3, [pc, #24]	@ (8001e88 <__NVIC_SetPriorityGrouping+0x44>)
 8001e6e:	4313      	orrs	r3, r2
 8001e70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e72:	4a04      	ldr	r2, [pc, #16]	@ (8001e84 <__NVIC_SetPriorityGrouping+0x40>)
 8001e74:	68bb      	ldr	r3, [r7, #8]
 8001e76:	60d3      	str	r3, [r2, #12]
}
 8001e78:	bf00      	nop
 8001e7a:	3714      	adds	r7, #20
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e82:	4770      	bx	lr
 8001e84:	e000ed00 	.word	0xe000ed00
 8001e88:	05fa0000 	.word	0x05fa0000

08001e8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e90:	4b04      	ldr	r3, [pc, #16]	@ (8001ea4 <__NVIC_GetPriorityGrouping+0x18>)
 8001e92:	68db      	ldr	r3, [r3, #12]
 8001e94:	0a1b      	lsrs	r3, r3, #8
 8001e96:	f003 0307 	and.w	r3, r3, #7
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea2:	4770      	bx	lr
 8001ea4:	e000ed00 	.word	0xe000ed00

08001ea8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b083      	sub	sp, #12
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	4603      	mov	r3, r0
 8001eb0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001eb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	db0b      	blt.n	8001ed2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001eba:	79fb      	ldrb	r3, [r7, #7]
 8001ebc:	f003 021f 	and.w	r2, r3, #31
 8001ec0:	4907      	ldr	r1, [pc, #28]	@ (8001ee0 <__NVIC_EnableIRQ+0x38>)
 8001ec2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ec6:	095b      	lsrs	r3, r3, #5
 8001ec8:	2001      	movs	r0, #1
 8001eca:	fa00 f202 	lsl.w	r2, r0, r2
 8001ece:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001ed2:	bf00      	nop
 8001ed4:	370c      	adds	r7, #12
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr
 8001ede:	bf00      	nop
 8001ee0:	e000e100 	.word	0xe000e100

08001ee4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b083      	sub	sp, #12
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	4603      	mov	r3, r0
 8001eec:	6039      	str	r1, [r7, #0]
 8001eee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ef0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	db0a      	blt.n	8001f0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	b2da      	uxtb	r2, r3
 8001efc:	490c      	ldr	r1, [pc, #48]	@ (8001f30 <__NVIC_SetPriority+0x4c>)
 8001efe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f02:	0112      	lsls	r2, r2, #4
 8001f04:	b2d2      	uxtb	r2, r2
 8001f06:	440b      	add	r3, r1
 8001f08:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f0c:	e00a      	b.n	8001f24 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	b2da      	uxtb	r2, r3
 8001f12:	4908      	ldr	r1, [pc, #32]	@ (8001f34 <__NVIC_SetPriority+0x50>)
 8001f14:	79fb      	ldrb	r3, [r7, #7]
 8001f16:	f003 030f 	and.w	r3, r3, #15
 8001f1a:	3b04      	subs	r3, #4
 8001f1c:	0112      	lsls	r2, r2, #4
 8001f1e:	b2d2      	uxtb	r2, r2
 8001f20:	440b      	add	r3, r1
 8001f22:	761a      	strb	r2, [r3, #24]
}
 8001f24:	bf00      	nop
 8001f26:	370c      	adds	r7, #12
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2e:	4770      	bx	lr
 8001f30:	e000e100 	.word	0xe000e100
 8001f34:	e000ed00 	.word	0xe000ed00

08001f38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b089      	sub	sp, #36	@ 0x24
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	60f8      	str	r0, [r7, #12]
 8001f40:	60b9      	str	r1, [r7, #8]
 8001f42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	f003 0307 	and.w	r3, r3, #7
 8001f4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f4c:	69fb      	ldr	r3, [r7, #28]
 8001f4e:	f1c3 0307 	rsb	r3, r3, #7
 8001f52:	2b04      	cmp	r3, #4
 8001f54:	bf28      	it	cs
 8001f56:	2304      	movcs	r3, #4
 8001f58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f5a:	69fb      	ldr	r3, [r7, #28]
 8001f5c:	3304      	adds	r3, #4
 8001f5e:	2b06      	cmp	r3, #6
 8001f60:	d902      	bls.n	8001f68 <NVIC_EncodePriority+0x30>
 8001f62:	69fb      	ldr	r3, [r7, #28]
 8001f64:	3b03      	subs	r3, #3
 8001f66:	e000      	b.n	8001f6a <NVIC_EncodePriority+0x32>
 8001f68:	2300      	movs	r3, #0
 8001f6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f6c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001f70:	69bb      	ldr	r3, [r7, #24]
 8001f72:	fa02 f303 	lsl.w	r3, r2, r3
 8001f76:	43da      	mvns	r2, r3
 8001f78:	68bb      	ldr	r3, [r7, #8]
 8001f7a:	401a      	ands	r2, r3
 8001f7c:	697b      	ldr	r3, [r7, #20]
 8001f7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f80:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001f84:	697b      	ldr	r3, [r7, #20]
 8001f86:	fa01 f303 	lsl.w	r3, r1, r3
 8001f8a:	43d9      	mvns	r1, r3
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f90:	4313      	orrs	r3, r2
         );
}
 8001f92:	4618      	mov	r0, r3
 8001f94:	3724      	adds	r7, #36	@ 0x24
 8001f96:	46bd      	mov	sp, r7
 8001f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9c:	4770      	bx	lr
	...

08001fa0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b082      	sub	sp, #8
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	3b01      	subs	r3, #1
 8001fac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001fb0:	d301      	bcc.n	8001fb6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	e00f      	b.n	8001fd6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fb6:	4a0a      	ldr	r2, [pc, #40]	@ (8001fe0 <SysTick_Config+0x40>)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	3b01      	subs	r3, #1
 8001fbc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fbe:	210f      	movs	r1, #15
 8001fc0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001fc4:	f7ff ff8e 	bl	8001ee4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fc8:	4b05      	ldr	r3, [pc, #20]	@ (8001fe0 <SysTick_Config+0x40>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fce:	4b04      	ldr	r3, [pc, #16]	@ (8001fe0 <SysTick_Config+0x40>)
 8001fd0:	2207      	movs	r2, #7
 8001fd2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fd4:	2300      	movs	r3, #0
}
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	3708      	adds	r7, #8
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	bf00      	nop
 8001fe0:	e000e010 	.word	0xe000e010

08001fe4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b082      	sub	sp, #8
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fec:	6878      	ldr	r0, [r7, #4]
 8001fee:	f7ff ff29 	bl	8001e44 <__NVIC_SetPriorityGrouping>
}
 8001ff2:	bf00      	nop
 8001ff4:	3708      	adds	r7, #8
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}

08001ffa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ffa:	b580      	push	{r7, lr}
 8001ffc:	b086      	sub	sp, #24
 8001ffe:	af00      	add	r7, sp, #0
 8002000:	4603      	mov	r3, r0
 8002002:	60b9      	str	r1, [r7, #8]
 8002004:	607a      	str	r2, [r7, #4]
 8002006:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002008:	2300      	movs	r3, #0
 800200a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800200c:	f7ff ff3e 	bl	8001e8c <__NVIC_GetPriorityGrouping>
 8002010:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002012:	687a      	ldr	r2, [r7, #4]
 8002014:	68b9      	ldr	r1, [r7, #8]
 8002016:	6978      	ldr	r0, [r7, #20]
 8002018:	f7ff ff8e 	bl	8001f38 <NVIC_EncodePriority>
 800201c:	4602      	mov	r2, r0
 800201e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002022:	4611      	mov	r1, r2
 8002024:	4618      	mov	r0, r3
 8002026:	f7ff ff5d 	bl	8001ee4 <__NVIC_SetPriority>
}
 800202a:	bf00      	nop
 800202c:	3718      	adds	r7, #24
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}

08002032 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002032:	b580      	push	{r7, lr}
 8002034:	b082      	sub	sp, #8
 8002036:	af00      	add	r7, sp, #0
 8002038:	4603      	mov	r3, r0
 800203a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800203c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002040:	4618      	mov	r0, r3
 8002042:	f7ff ff31 	bl	8001ea8 <__NVIC_EnableIRQ>
}
 8002046:	bf00      	nop
 8002048:	3708      	adds	r7, #8
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}

0800204e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800204e:	b580      	push	{r7, lr}
 8002050:	b082      	sub	sp, #8
 8002052:	af00      	add	r7, sp, #0
 8002054:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002056:	6878      	ldr	r0, [r7, #4]
 8002058:	f7ff ffa2 	bl	8001fa0 <SysTick_Config>
 800205c:	4603      	mov	r3, r0
}
 800205e:	4618      	mov	r0, r3
 8002060:	3708      	adds	r7, #8
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}
	...

08002068 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002068:	b480      	push	{r7}
 800206a:	b089      	sub	sp, #36	@ 0x24
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
 8002070:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002072:	2300      	movs	r3, #0
 8002074:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002076:	2300      	movs	r3, #0
 8002078:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800207a:	2300      	movs	r3, #0
 800207c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800207e:	2300      	movs	r3, #0
 8002080:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8002082:	2300      	movs	r3, #0
 8002084:	61fb      	str	r3, [r7, #28]
 8002086:	e175      	b.n	8002374 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002088:	2201      	movs	r2, #1
 800208a:	69fb      	ldr	r3, [r7, #28]
 800208c:	fa02 f303 	lsl.w	r3, r2, r3
 8002090:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	697a      	ldr	r2, [r7, #20]
 8002098:	4013      	ands	r3, r2
 800209a:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 800209c:	693a      	ldr	r2, [r7, #16]
 800209e:	697b      	ldr	r3, [r7, #20]
 80020a0:	429a      	cmp	r2, r3
 80020a2:	f040 8164 	bne.w	800236e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	685b      	ldr	r3, [r3, #4]
 80020aa:	f003 0303 	and.w	r3, r3, #3
 80020ae:	2b01      	cmp	r3, #1
 80020b0:	d005      	beq.n	80020be <HAL_GPIO_Init+0x56>
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	f003 0303 	and.w	r3, r3, #3
 80020ba:	2b02      	cmp	r3, #2
 80020bc:	d130      	bne.n	8002120 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	689b      	ldr	r3, [r3, #8]
 80020c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80020c4:	69fb      	ldr	r3, [r7, #28]
 80020c6:	005b      	lsls	r3, r3, #1
 80020c8:	2203      	movs	r2, #3
 80020ca:	fa02 f303 	lsl.w	r3, r2, r3
 80020ce:	43db      	mvns	r3, r3
 80020d0:	69ba      	ldr	r2, [r7, #24]
 80020d2:	4013      	ands	r3, r2
 80020d4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	68da      	ldr	r2, [r3, #12]
 80020da:	69fb      	ldr	r3, [r7, #28]
 80020dc:	005b      	lsls	r3, r3, #1
 80020de:	fa02 f303 	lsl.w	r3, r2, r3
 80020e2:	69ba      	ldr	r2, [r7, #24]
 80020e4:	4313      	orrs	r3, r2
 80020e6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	69ba      	ldr	r2, [r7, #24]
 80020ec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80020f4:	2201      	movs	r2, #1
 80020f6:	69fb      	ldr	r3, [r7, #28]
 80020f8:	fa02 f303 	lsl.w	r3, r2, r3
 80020fc:	43db      	mvns	r3, r3
 80020fe:	69ba      	ldr	r2, [r7, #24]
 8002100:	4013      	ands	r3, r2
 8002102:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	091b      	lsrs	r3, r3, #4
 800210a:	f003 0201 	and.w	r2, r3, #1
 800210e:	69fb      	ldr	r3, [r7, #28]
 8002110:	fa02 f303 	lsl.w	r3, r2, r3
 8002114:	69ba      	ldr	r2, [r7, #24]
 8002116:	4313      	orrs	r3, r2
 8002118:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	69ba      	ldr	r2, [r7, #24]
 800211e:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	f003 0303 	and.w	r3, r3, #3
 8002128:	2b03      	cmp	r3, #3
 800212a:	d017      	beq.n	800215c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	68db      	ldr	r3, [r3, #12]
 8002130:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002132:	69fb      	ldr	r3, [r7, #28]
 8002134:	005b      	lsls	r3, r3, #1
 8002136:	2203      	movs	r2, #3
 8002138:	fa02 f303 	lsl.w	r3, r2, r3
 800213c:	43db      	mvns	r3, r3
 800213e:	69ba      	ldr	r2, [r7, #24]
 8002140:	4013      	ands	r3, r2
 8002142:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	689a      	ldr	r2, [r3, #8]
 8002148:	69fb      	ldr	r3, [r7, #28]
 800214a:	005b      	lsls	r3, r3, #1
 800214c:	fa02 f303 	lsl.w	r3, r2, r3
 8002150:	69ba      	ldr	r2, [r7, #24]
 8002152:	4313      	orrs	r3, r2
 8002154:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	69ba      	ldr	r2, [r7, #24]
 800215a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	f003 0303 	and.w	r3, r3, #3
 8002164:	2b02      	cmp	r3, #2
 8002166:	d123      	bne.n	80021b0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002168:	69fb      	ldr	r3, [r7, #28]
 800216a:	08da      	lsrs	r2, r3, #3
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	3208      	adds	r2, #8
 8002170:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002174:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002176:	69fb      	ldr	r3, [r7, #28]
 8002178:	f003 0307 	and.w	r3, r3, #7
 800217c:	009b      	lsls	r3, r3, #2
 800217e:	220f      	movs	r2, #15
 8002180:	fa02 f303 	lsl.w	r3, r2, r3
 8002184:	43db      	mvns	r3, r3
 8002186:	69ba      	ldr	r2, [r7, #24]
 8002188:	4013      	ands	r3, r2
 800218a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	691a      	ldr	r2, [r3, #16]
 8002190:	69fb      	ldr	r3, [r7, #28]
 8002192:	f003 0307 	and.w	r3, r3, #7
 8002196:	009b      	lsls	r3, r3, #2
 8002198:	fa02 f303 	lsl.w	r3, r2, r3
 800219c:	69ba      	ldr	r2, [r7, #24]
 800219e:	4313      	orrs	r3, r2
 80021a0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80021a2:	69fb      	ldr	r3, [r7, #28]
 80021a4:	08da      	lsrs	r2, r3, #3
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	3208      	adds	r2, #8
 80021aa:	69b9      	ldr	r1, [r7, #24]
 80021ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80021b6:	69fb      	ldr	r3, [r7, #28]
 80021b8:	005b      	lsls	r3, r3, #1
 80021ba:	2203      	movs	r2, #3
 80021bc:	fa02 f303 	lsl.w	r3, r2, r3
 80021c0:	43db      	mvns	r3, r3
 80021c2:	69ba      	ldr	r2, [r7, #24]
 80021c4:	4013      	ands	r3, r2
 80021c6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	f003 0203 	and.w	r2, r3, #3
 80021d0:	69fb      	ldr	r3, [r7, #28]
 80021d2:	005b      	lsls	r3, r3, #1
 80021d4:	fa02 f303 	lsl.w	r3, r2, r3
 80021d8:	69ba      	ldr	r2, [r7, #24]
 80021da:	4313      	orrs	r3, r2
 80021dc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	69ba      	ldr	r2, [r7, #24]
 80021e2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	f000 80be 	beq.w	800236e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021f2:	4b66      	ldr	r3, [pc, #408]	@ (800238c <HAL_GPIO_Init+0x324>)
 80021f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021f6:	4a65      	ldr	r2, [pc, #404]	@ (800238c <HAL_GPIO_Init+0x324>)
 80021f8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80021fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80021fe:	4b63      	ldr	r3, [pc, #396]	@ (800238c <HAL_GPIO_Init+0x324>)
 8002200:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002202:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002206:	60fb      	str	r3, [r7, #12]
 8002208:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800220a:	4a61      	ldr	r2, [pc, #388]	@ (8002390 <HAL_GPIO_Init+0x328>)
 800220c:	69fb      	ldr	r3, [r7, #28]
 800220e:	089b      	lsrs	r3, r3, #2
 8002210:	3302      	adds	r3, #2
 8002212:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002216:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002218:	69fb      	ldr	r3, [r7, #28]
 800221a:	f003 0303 	and.w	r3, r3, #3
 800221e:	009b      	lsls	r3, r3, #2
 8002220:	220f      	movs	r2, #15
 8002222:	fa02 f303 	lsl.w	r3, r2, r3
 8002226:	43db      	mvns	r3, r3
 8002228:	69ba      	ldr	r2, [r7, #24]
 800222a:	4013      	ands	r3, r2
 800222c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	4a58      	ldr	r2, [pc, #352]	@ (8002394 <HAL_GPIO_Init+0x32c>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d037      	beq.n	80022a6 <HAL_GPIO_Init+0x23e>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	4a57      	ldr	r2, [pc, #348]	@ (8002398 <HAL_GPIO_Init+0x330>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d031      	beq.n	80022a2 <HAL_GPIO_Init+0x23a>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	4a56      	ldr	r2, [pc, #344]	@ (800239c <HAL_GPIO_Init+0x334>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d02b      	beq.n	800229e <HAL_GPIO_Init+0x236>
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	4a55      	ldr	r2, [pc, #340]	@ (80023a0 <HAL_GPIO_Init+0x338>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d025      	beq.n	800229a <HAL_GPIO_Init+0x232>
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	4a54      	ldr	r2, [pc, #336]	@ (80023a4 <HAL_GPIO_Init+0x33c>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d01f      	beq.n	8002296 <HAL_GPIO_Init+0x22e>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	4a53      	ldr	r2, [pc, #332]	@ (80023a8 <HAL_GPIO_Init+0x340>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d019      	beq.n	8002292 <HAL_GPIO_Init+0x22a>
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	4a52      	ldr	r2, [pc, #328]	@ (80023ac <HAL_GPIO_Init+0x344>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d013      	beq.n	800228e <HAL_GPIO_Init+0x226>
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	4a51      	ldr	r2, [pc, #324]	@ (80023b0 <HAL_GPIO_Init+0x348>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d00d      	beq.n	800228a <HAL_GPIO_Init+0x222>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	4a50      	ldr	r2, [pc, #320]	@ (80023b4 <HAL_GPIO_Init+0x34c>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d007      	beq.n	8002286 <HAL_GPIO_Init+0x21e>
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	4a4f      	ldr	r2, [pc, #316]	@ (80023b8 <HAL_GPIO_Init+0x350>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d101      	bne.n	8002282 <HAL_GPIO_Init+0x21a>
 800227e:	2309      	movs	r3, #9
 8002280:	e012      	b.n	80022a8 <HAL_GPIO_Init+0x240>
 8002282:	230a      	movs	r3, #10
 8002284:	e010      	b.n	80022a8 <HAL_GPIO_Init+0x240>
 8002286:	2308      	movs	r3, #8
 8002288:	e00e      	b.n	80022a8 <HAL_GPIO_Init+0x240>
 800228a:	2307      	movs	r3, #7
 800228c:	e00c      	b.n	80022a8 <HAL_GPIO_Init+0x240>
 800228e:	2306      	movs	r3, #6
 8002290:	e00a      	b.n	80022a8 <HAL_GPIO_Init+0x240>
 8002292:	2305      	movs	r3, #5
 8002294:	e008      	b.n	80022a8 <HAL_GPIO_Init+0x240>
 8002296:	2304      	movs	r3, #4
 8002298:	e006      	b.n	80022a8 <HAL_GPIO_Init+0x240>
 800229a:	2303      	movs	r3, #3
 800229c:	e004      	b.n	80022a8 <HAL_GPIO_Init+0x240>
 800229e:	2302      	movs	r3, #2
 80022a0:	e002      	b.n	80022a8 <HAL_GPIO_Init+0x240>
 80022a2:	2301      	movs	r3, #1
 80022a4:	e000      	b.n	80022a8 <HAL_GPIO_Init+0x240>
 80022a6:	2300      	movs	r3, #0
 80022a8:	69fa      	ldr	r2, [r7, #28]
 80022aa:	f002 0203 	and.w	r2, r2, #3
 80022ae:	0092      	lsls	r2, r2, #2
 80022b0:	4093      	lsls	r3, r2
 80022b2:	69ba      	ldr	r2, [r7, #24]
 80022b4:	4313      	orrs	r3, r2
 80022b6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80022b8:	4935      	ldr	r1, [pc, #212]	@ (8002390 <HAL_GPIO_Init+0x328>)
 80022ba:	69fb      	ldr	r3, [r7, #28]
 80022bc:	089b      	lsrs	r3, r3, #2
 80022be:	3302      	adds	r3, #2
 80022c0:	69ba      	ldr	r2, [r7, #24]
 80022c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80022c6:	4b3d      	ldr	r3, [pc, #244]	@ (80023bc <HAL_GPIO_Init+0x354>)
 80022c8:	689b      	ldr	r3, [r3, #8]
 80022ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022cc:	693b      	ldr	r3, [r7, #16]
 80022ce:	43db      	mvns	r3, r3
 80022d0:	69ba      	ldr	r2, [r7, #24]
 80022d2:	4013      	ands	r3, r2
 80022d4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d003      	beq.n	80022ea <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80022e2:	69ba      	ldr	r2, [r7, #24]
 80022e4:	693b      	ldr	r3, [r7, #16]
 80022e6:	4313      	orrs	r3, r2
 80022e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80022ea:	4a34      	ldr	r2, [pc, #208]	@ (80023bc <HAL_GPIO_Init+0x354>)
 80022ec:	69bb      	ldr	r3, [r7, #24]
 80022ee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80022f0:	4b32      	ldr	r3, [pc, #200]	@ (80023bc <HAL_GPIO_Init+0x354>)
 80022f2:	68db      	ldr	r3, [r3, #12]
 80022f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022f6:	693b      	ldr	r3, [r7, #16]
 80022f8:	43db      	mvns	r3, r3
 80022fa:	69ba      	ldr	r2, [r7, #24]
 80022fc:	4013      	ands	r3, r2
 80022fe:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	685b      	ldr	r3, [r3, #4]
 8002304:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002308:	2b00      	cmp	r3, #0
 800230a:	d003      	beq.n	8002314 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800230c:	69ba      	ldr	r2, [r7, #24]
 800230e:	693b      	ldr	r3, [r7, #16]
 8002310:	4313      	orrs	r3, r2
 8002312:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002314:	4a29      	ldr	r2, [pc, #164]	@ (80023bc <HAL_GPIO_Init+0x354>)
 8002316:	69bb      	ldr	r3, [r7, #24]
 8002318:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800231a:	4b28      	ldr	r3, [pc, #160]	@ (80023bc <HAL_GPIO_Init+0x354>)
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002320:	693b      	ldr	r3, [r7, #16]
 8002322:	43db      	mvns	r3, r3
 8002324:	69ba      	ldr	r2, [r7, #24]
 8002326:	4013      	ands	r3, r2
 8002328:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002332:	2b00      	cmp	r3, #0
 8002334:	d003      	beq.n	800233e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002336:	69ba      	ldr	r2, [r7, #24]
 8002338:	693b      	ldr	r3, [r7, #16]
 800233a:	4313      	orrs	r3, r2
 800233c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800233e:	4a1f      	ldr	r2, [pc, #124]	@ (80023bc <HAL_GPIO_Init+0x354>)
 8002340:	69bb      	ldr	r3, [r7, #24]
 8002342:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002344:	4b1d      	ldr	r3, [pc, #116]	@ (80023bc <HAL_GPIO_Init+0x354>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800234a:	693b      	ldr	r3, [r7, #16]
 800234c:	43db      	mvns	r3, r3
 800234e:	69ba      	ldr	r2, [r7, #24]
 8002350:	4013      	ands	r3, r2
 8002352:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800235c:	2b00      	cmp	r3, #0
 800235e:	d003      	beq.n	8002368 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002360:	69ba      	ldr	r2, [r7, #24]
 8002362:	693b      	ldr	r3, [r7, #16]
 8002364:	4313      	orrs	r3, r2
 8002366:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002368:	4a14      	ldr	r2, [pc, #80]	@ (80023bc <HAL_GPIO_Init+0x354>)
 800236a:	69bb      	ldr	r3, [r7, #24]
 800236c:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800236e:	69fb      	ldr	r3, [r7, #28]
 8002370:	3301      	adds	r3, #1
 8002372:	61fb      	str	r3, [r7, #28]
 8002374:	69fb      	ldr	r3, [r7, #28]
 8002376:	2b0f      	cmp	r3, #15
 8002378:	f67f ae86 	bls.w	8002088 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800237c:	bf00      	nop
 800237e:	bf00      	nop
 8002380:	3724      	adds	r7, #36	@ 0x24
 8002382:	46bd      	mov	sp, r7
 8002384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002388:	4770      	bx	lr
 800238a:	bf00      	nop
 800238c:	40023800 	.word	0x40023800
 8002390:	40013800 	.word	0x40013800
 8002394:	40020000 	.word	0x40020000
 8002398:	40020400 	.word	0x40020400
 800239c:	40020800 	.word	0x40020800
 80023a0:	40020c00 	.word	0x40020c00
 80023a4:	40021000 	.word	0x40021000
 80023a8:	40021400 	.word	0x40021400
 80023ac:	40021800 	.word	0x40021800
 80023b0:	40021c00 	.word	0x40021c00
 80023b4:	40022000 	.word	0x40022000
 80023b8:	40022400 	.word	0x40022400
 80023bc:	40013c00 	.word	0x40013c00

080023c0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b082      	sub	sp, #8
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d101      	bne.n	80023d2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80023ce:	2301      	movs	r3, #1
 80023d0:	e08b      	b.n	80024ea <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80023d8:	b2db      	uxtb	r3, r3
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d106      	bne.n	80023ec <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2200      	movs	r2, #0
 80023e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80023e6:	6878      	ldr	r0, [r7, #4]
 80023e8:	f7fe ff24 	bl	8001234 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2224      	movs	r2, #36	@ 0x24
 80023f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	681a      	ldr	r2, [r3, #0]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f022 0201 	bic.w	r2, r2, #1
 8002402:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	685a      	ldr	r2, [r3, #4]
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002410:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	689a      	ldr	r2, [r3, #8]
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002420:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	68db      	ldr	r3, [r3, #12]
 8002426:	2b01      	cmp	r3, #1
 8002428:	d107      	bne.n	800243a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	689a      	ldr	r2, [r3, #8]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002436:	609a      	str	r2, [r3, #8]
 8002438:	e006      	b.n	8002448 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	689a      	ldr	r2, [r3, #8]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002446:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	68db      	ldr	r3, [r3, #12]
 800244c:	2b02      	cmp	r3, #2
 800244e:	d108      	bne.n	8002462 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	685a      	ldr	r2, [r3, #4]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800245e:	605a      	str	r2, [r3, #4]
 8002460:	e007      	b.n	8002472 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	685a      	ldr	r2, [r3, #4]
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002470:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	6859      	ldr	r1, [r3, #4]
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681a      	ldr	r2, [r3, #0]
 800247c:	4b1d      	ldr	r3, [pc, #116]	@ (80024f4 <HAL_I2C_Init+0x134>)
 800247e:	430b      	orrs	r3, r1
 8002480:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	68da      	ldr	r2, [r3, #12]
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002490:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	691a      	ldr	r2, [r3, #16]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	695b      	ldr	r3, [r3, #20]
 800249a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	699b      	ldr	r3, [r3, #24]
 80024a2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	430a      	orrs	r2, r1
 80024aa:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	69d9      	ldr	r1, [r3, #28]
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6a1a      	ldr	r2, [r3, #32]
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	430a      	orrs	r2, r1
 80024ba:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	681a      	ldr	r2, [r3, #0]
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f042 0201 	orr.w	r2, r2, #1
 80024ca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2200      	movs	r2, #0
 80024d0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	2220      	movs	r2, #32
 80024d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2200      	movs	r2, #0
 80024de:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2200      	movs	r2, #0
 80024e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80024e8:	2300      	movs	r3, #0
}
 80024ea:	4618      	mov	r0, r3
 80024ec:	3708      	adds	r7, #8
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}
 80024f2:	bf00      	nop
 80024f4:	02008000 	.word	0x02008000

080024f8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b088      	sub	sp, #32
 80024fc:	af02      	add	r7, sp, #8
 80024fe:	60f8      	str	r0, [r7, #12]
 8002500:	4608      	mov	r0, r1
 8002502:	4611      	mov	r1, r2
 8002504:	461a      	mov	r2, r3
 8002506:	4603      	mov	r3, r0
 8002508:	817b      	strh	r3, [r7, #10]
 800250a:	460b      	mov	r3, r1
 800250c:	813b      	strh	r3, [r7, #8]
 800250e:	4613      	mov	r3, r2
 8002510:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002518:	b2db      	uxtb	r3, r3
 800251a:	2b20      	cmp	r3, #32
 800251c:	f040 80f9 	bne.w	8002712 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002520:	6a3b      	ldr	r3, [r7, #32]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d002      	beq.n	800252c <HAL_I2C_Mem_Write+0x34>
 8002526:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002528:	2b00      	cmp	r3, #0
 800252a:	d105      	bne.n	8002538 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002532:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002534:	2301      	movs	r3, #1
 8002536:	e0ed      	b.n	8002714 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800253e:	2b01      	cmp	r3, #1
 8002540:	d101      	bne.n	8002546 <HAL_I2C_Mem_Write+0x4e>
 8002542:	2302      	movs	r3, #2
 8002544:	e0e6      	b.n	8002714 <HAL_I2C_Mem_Write+0x21c>
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	2201      	movs	r2, #1
 800254a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800254e:	f7ff fc6d 	bl	8001e2c <HAL_GetTick>
 8002552:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002554:	697b      	ldr	r3, [r7, #20]
 8002556:	9300      	str	r3, [sp, #0]
 8002558:	2319      	movs	r3, #25
 800255a:	2201      	movs	r2, #1
 800255c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002560:	68f8      	ldr	r0, [r7, #12]
 8002562:	f000 fac3 	bl	8002aec <I2C_WaitOnFlagUntilTimeout>
 8002566:	4603      	mov	r3, r0
 8002568:	2b00      	cmp	r3, #0
 800256a:	d001      	beq.n	8002570 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800256c:	2301      	movs	r3, #1
 800256e:	e0d1      	b.n	8002714 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	2221      	movs	r2, #33	@ 0x21
 8002574:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	2240      	movs	r2, #64	@ 0x40
 800257c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	2200      	movs	r2, #0
 8002584:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	6a3a      	ldr	r2, [r7, #32]
 800258a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002590:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	2200      	movs	r2, #0
 8002596:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002598:	88f8      	ldrh	r0, [r7, #6]
 800259a:	893a      	ldrh	r2, [r7, #8]
 800259c:	8979      	ldrh	r1, [r7, #10]
 800259e:	697b      	ldr	r3, [r7, #20]
 80025a0:	9301      	str	r3, [sp, #4]
 80025a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025a4:	9300      	str	r3, [sp, #0]
 80025a6:	4603      	mov	r3, r0
 80025a8:	68f8      	ldr	r0, [r7, #12]
 80025aa:	f000 f9d3 	bl	8002954 <I2C_RequestMemoryWrite>
 80025ae:	4603      	mov	r3, r0
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d005      	beq.n	80025c0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	2200      	movs	r2, #0
 80025b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80025bc:	2301      	movs	r3, #1
 80025be:	e0a9      	b.n	8002714 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025c4:	b29b      	uxth	r3, r3
 80025c6:	2bff      	cmp	r3, #255	@ 0xff
 80025c8:	d90e      	bls.n	80025e8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	22ff      	movs	r2, #255	@ 0xff
 80025ce:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025d4:	b2da      	uxtb	r2, r3
 80025d6:	8979      	ldrh	r1, [r7, #10]
 80025d8:	2300      	movs	r3, #0
 80025da:	9300      	str	r3, [sp, #0]
 80025dc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80025e0:	68f8      	ldr	r0, [r7, #12]
 80025e2:	f000 fc47 	bl	8002e74 <I2C_TransferConfig>
 80025e6:	e00f      	b.n	8002608 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025ec:	b29a      	uxth	r2, r3
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025f6:	b2da      	uxtb	r2, r3
 80025f8:	8979      	ldrh	r1, [r7, #10]
 80025fa:	2300      	movs	r3, #0
 80025fc:	9300      	str	r3, [sp, #0]
 80025fe:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002602:	68f8      	ldr	r0, [r7, #12]
 8002604:	f000 fc36 	bl	8002e74 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002608:	697a      	ldr	r2, [r7, #20]
 800260a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800260c:	68f8      	ldr	r0, [r7, #12]
 800260e:	f000 fac6 	bl	8002b9e <I2C_WaitOnTXISFlagUntilTimeout>
 8002612:	4603      	mov	r3, r0
 8002614:	2b00      	cmp	r3, #0
 8002616:	d001      	beq.n	800261c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002618:	2301      	movs	r3, #1
 800261a:	e07b      	b.n	8002714 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002620:	781a      	ldrb	r2, [r3, #0]
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800262c:	1c5a      	adds	r2, r3, #1
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002636:	b29b      	uxth	r3, r3
 8002638:	3b01      	subs	r3, #1
 800263a:	b29a      	uxth	r2, r3
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002644:	3b01      	subs	r3, #1
 8002646:	b29a      	uxth	r2, r3
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002650:	b29b      	uxth	r3, r3
 8002652:	2b00      	cmp	r3, #0
 8002654:	d034      	beq.n	80026c0 <HAL_I2C_Mem_Write+0x1c8>
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800265a:	2b00      	cmp	r3, #0
 800265c:	d130      	bne.n	80026c0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800265e:	697b      	ldr	r3, [r7, #20]
 8002660:	9300      	str	r3, [sp, #0]
 8002662:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002664:	2200      	movs	r2, #0
 8002666:	2180      	movs	r1, #128	@ 0x80
 8002668:	68f8      	ldr	r0, [r7, #12]
 800266a:	f000 fa3f 	bl	8002aec <I2C_WaitOnFlagUntilTimeout>
 800266e:	4603      	mov	r3, r0
 8002670:	2b00      	cmp	r3, #0
 8002672:	d001      	beq.n	8002678 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002674:	2301      	movs	r3, #1
 8002676:	e04d      	b.n	8002714 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800267c:	b29b      	uxth	r3, r3
 800267e:	2bff      	cmp	r3, #255	@ 0xff
 8002680:	d90e      	bls.n	80026a0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	22ff      	movs	r2, #255	@ 0xff
 8002686:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800268c:	b2da      	uxtb	r2, r3
 800268e:	8979      	ldrh	r1, [r7, #10]
 8002690:	2300      	movs	r3, #0
 8002692:	9300      	str	r3, [sp, #0]
 8002694:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002698:	68f8      	ldr	r0, [r7, #12]
 800269a:	f000 fbeb 	bl	8002e74 <I2C_TransferConfig>
 800269e:	e00f      	b.n	80026c0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026a4:	b29a      	uxth	r2, r3
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026ae:	b2da      	uxtb	r2, r3
 80026b0:	8979      	ldrh	r1, [r7, #10]
 80026b2:	2300      	movs	r3, #0
 80026b4:	9300      	str	r3, [sp, #0]
 80026b6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80026ba:	68f8      	ldr	r0, [r7, #12]
 80026bc:	f000 fbda 	bl	8002e74 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026c4:	b29b      	uxth	r3, r3
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d19e      	bne.n	8002608 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80026ca:	697a      	ldr	r2, [r7, #20]
 80026cc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80026ce:	68f8      	ldr	r0, [r7, #12]
 80026d0:	f000 faac 	bl	8002c2c <I2C_WaitOnSTOPFlagUntilTimeout>
 80026d4:	4603      	mov	r3, r0
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d001      	beq.n	80026de <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80026da:	2301      	movs	r3, #1
 80026dc:	e01a      	b.n	8002714 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	2220      	movs	r2, #32
 80026e4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	6859      	ldr	r1, [r3, #4]
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	681a      	ldr	r2, [r3, #0]
 80026f0:	4b0a      	ldr	r3, [pc, #40]	@ (800271c <HAL_I2C_Mem_Write+0x224>)
 80026f2:	400b      	ands	r3, r1
 80026f4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	2220      	movs	r2, #32
 80026fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	2200      	movs	r2, #0
 8002702:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	2200      	movs	r2, #0
 800270a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800270e:	2300      	movs	r3, #0
 8002710:	e000      	b.n	8002714 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002712:	2302      	movs	r3, #2
  }
}
 8002714:	4618      	mov	r0, r3
 8002716:	3718      	adds	r7, #24
 8002718:	46bd      	mov	sp, r7
 800271a:	bd80      	pop	{r7, pc}
 800271c:	fe00e800 	.word	0xfe00e800

08002720 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b088      	sub	sp, #32
 8002724:	af02      	add	r7, sp, #8
 8002726:	60f8      	str	r0, [r7, #12]
 8002728:	4608      	mov	r0, r1
 800272a:	4611      	mov	r1, r2
 800272c:	461a      	mov	r2, r3
 800272e:	4603      	mov	r3, r0
 8002730:	817b      	strh	r3, [r7, #10]
 8002732:	460b      	mov	r3, r1
 8002734:	813b      	strh	r3, [r7, #8]
 8002736:	4613      	mov	r3, r2
 8002738:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002740:	b2db      	uxtb	r3, r3
 8002742:	2b20      	cmp	r3, #32
 8002744:	f040 80fd 	bne.w	8002942 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002748:	6a3b      	ldr	r3, [r7, #32]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d002      	beq.n	8002754 <HAL_I2C_Mem_Read+0x34>
 800274e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002750:	2b00      	cmp	r3, #0
 8002752:	d105      	bne.n	8002760 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800275a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800275c:	2301      	movs	r3, #1
 800275e:	e0f1      	b.n	8002944 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002766:	2b01      	cmp	r3, #1
 8002768:	d101      	bne.n	800276e <HAL_I2C_Mem_Read+0x4e>
 800276a:	2302      	movs	r3, #2
 800276c:	e0ea      	b.n	8002944 <HAL_I2C_Mem_Read+0x224>
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	2201      	movs	r2, #1
 8002772:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002776:	f7ff fb59 	bl	8001e2c <HAL_GetTick>
 800277a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800277c:	697b      	ldr	r3, [r7, #20]
 800277e:	9300      	str	r3, [sp, #0]
 8002780:	2319      	movs	r3, #25
 8002782:	2201      	movs	r2, #1
 8002784:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002788:	68f8      	ldr	r0, [r7, #12]
 800278a:	f000 f9af 	bl	8002aec <I2C_WaitOnFlagUntilTimeout>
 800278e:	4603      	mov	r3, r0
 8002790:	2b00      	cmp	r3, #0
 8002792:	d001      	beq.n	8002798 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002794:	2301      	movs	r3, #1
 8002796:	e0d5      	b.n	8002944 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	2222      	movs	r2, #34	@ 0x22
 800279c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	2240      	movs	r2, #64	@ 0x40
 80027a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	2200      	movs	r2, #0
 80027ac:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	6a3a      	ldr	r2, [r7, #32]
 80027b2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80027b8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	2200      	movs	r2, #0
 80027be:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80027c0:	88f8      	ldrh	r0, [r7, #6]
 80027c2:	893a      	ldrh	r2, [r7, #8]
 80027c4:	8979      	ldrh	r1, [r7, #10]
 80027c6:	697b      	ldr	r3, [r7, #20]
 80027c8:	9301      	str	r3, [sp, #4]
 80027ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027cc:	9300      	str	r3, [sp, #0]
 80027ce:	4603      	mov	r3, r0
 80027d0:	68f8      	ldr	r0, [r7, #12]
 80027d2:	f000 f913 	bl	80029fc <I2C_RequestMemoryRead>
 80027d6:	4603      	mov	r3, r0
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d005      	beq.n	80027e8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	2200      	movs	r2, #0
 80027e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80027e4:	2301      	movs	r3, #1
 80027e6:	e0ad      	b.n	8002944 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027ec:	b29b      	uxth	r3, r3
 80027ee:	2bff      	cmp	r3, #255	@ 0xff
 80027f0:	d90e      	bls.n	8002810 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	2201      	movs	r2, #1
 80027f6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027fc:	b2da      	uxtb	r2, r3
 80027fe:	8979      	ldrh	r1, [r7, #10]
 8002800:	4b52      	ldr	r3, [pc, #328]	@ (800294c <HAL_I2C_Mem_Read+0x22c>)
 8002802:	9300      	str	r3, [sp, #0]
 8002804:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002808:	68f8      	ldr	r0, [r7, #12]
 800280a:	f000 fb33 	bl	8002e74 <I2C_TransferConfig>
 800280e:	e00f      	b.n	8002830 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002814:	b29a      	uxth	r2, r3
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800281e:	b2da      	uxtb	r2, r3
 8002820:	8979      	ldrh	r1, [r7, #10]
 8002822:	4b4a      	ldr	r3, [pc, #296]	@ (800294c <HAL_I2C_Mem_Read+0x22c>)
 8002824:	9300      	str	r3, [sp, #0]
 8002826:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800282a:	68f8      	ldr	r0, [r7, #12]
 800282c:	f000 fb22 	bl	8002e74 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002830:	697b      	ldr	r3, [r7, #20]
 8002832:	9300      	str	r3, [sp, #0]
 8002834:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002836:	2200      	movs	r2, #0
 8002838:	2104      	movs	r1, #4
 800283a:	68f8      	ldr	r0, [r7, #12]
 800283c:	f000 f956 	bl	8002aec <I2C_WaitOnFlagUntilTimeout>
 8002840:	4603      	mov	r3, r0
 8002842:	2b00      	cmp	r3, #0
 8002844:	d001      	beq.n	800284a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002846:	2301      	movs	r3, #1
 8002848:	e07c      	b.n	8002944 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002854:	b2d2      	uxtb	r2, r2
 8002856:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800285c:	1c5a      	adds	r2, r3, #1
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002866:	3b01      	subs	r3, #1
 8002868:	b29a      	uxth	r2, r3
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002872:	b29b      	uxth	r3, r3
 8002874:	3b01      	subs	r3, #1
 8002876:	b29a      	uxth	r2, r3
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002880:	b29b      	uxth	r3, r3
 8002882:	2b00      	cmp	r3, #0
 8002884:	d034      	beq.n	80028f0 <HAL_I2C_Mem_Read+0x1d0>
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800288a:	2b00      	cmp	r3, #0
 800288c:	d130      	bne.n	80028f0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800288e:	697b      	ldr	r3, [r7, #20]
 8002890:	9300      	str	r3, [sp, #0]
 8002892:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002894:	2200      	movs	r2, #0
 8002896:	2180      	movs	r1, #128	@ 0x80
 8002898:	68f8      	ldr	r0, [r7, #12]
 800289a:	f000 f927 	bl	8002aec <I2C_WaitOnFlagUntilTimeout>
 800289e:	4603      	mov	r3, r0
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d001      	beq.n	80028a8 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80028a4:	2301      	movs	r3, #1
 80028a6:	e04d      	b.n	8002944 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028ac:	b29b      	uxth	r3, r3
 80028ae:	2bff      	cmp	r3, #255	@ 0xff
 80028b0:	d90e      	bls.n	80028d0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	2201      	movs	r2, #1
 80028b6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028bc:	b2da      	uxtb	r2, r3
 80028be:	8979      	ldrh	r1, [r7, #10]
 80028c0:	2300      	movs	r3, #0
 80028c2:	9300      	str	r3, [sp, #0]
 80028c4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80028c8:	68f8      	ldr	r0, [r7, #12]
 80028ca:	f000 fad3 	bl	8002e74 <I2C_TransferConfig>
 80028ce:	e00f      	b.n	80028f0 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028d4:	b29a      	uxth	r2, r3
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028de:	b2da      	uxtb	r2, r3
 80028e0:	8979      	ldrh	r1, [r7, #10]
 80028e2:	2300      	movs	r3, #0
 80028e4:	9300      	str	r3, [sp, #0]
 80028e6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80028ea:	68f8      	ldr	r0, [r7, #12]
 80028ec:	f000 fac2 	bl	8002e74 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028f4:	b29b      	uxth	r3, r3
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d19a      	bne.n	8002830 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028fa:	697a      	ldr	r2, [r7, #20]
 80028fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80028fe:	68f8      	ldr	r0, [r7, #12]
 8002900:	f000 f994 	bl	8002c2c <I2C_WaitOnSTOPFlagUntilTimeout>
 8002904:	4603      	mov	r3, r0
 8002906:	2b00      	cmp	r3, #0
 8002908:	d001      	beq.n	800290e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800290a:	2301      	movs	r3, #1
 800290c:	e01a      	b.n	8002944 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	2220      	movs	r2, #32
 8002914:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	6859      	ldr	r1, [r3, #4]
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681a      	ldr	r2, [r3, #0]
 8002920:	4b0b      	ldr	r3, [pc, #44]	@ (8002950 <HAL_I2C_Mem_Read+0x230>)
 8002922:	400b      	ands	r3, r1
 8002924:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	2220      	movs	r2, #32
 800292a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	2200      	movs	r2, #0
 8002932:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	2200      	movs	r2, #0
 800293a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800293e:	2300      	movs	r3, #0
 8002940:	e000      	b.n	8002944 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002942:	2302      	movs	r3, #2
  }
}
 8002944:	4618      	mov	r0, r3
 8002946:	3718      	adds	r7, #24
 8002948:	46bd      	mov	sp, r7
 800294a:	bd80      	pop	{r7, pc}
 800294c:	80002400 	.word	0x80002400
 8002950:	fe00e800 	.word	0xfe00e800

08002954 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b086      	sub	sp, #24
 8002958:	af02      	add	r7, sp, #8
 800295a:	60f8      	str	r0, [r7, #12]
 800295c:	4608      	mov	r0, r1
 800295e:	4611      	mov	r1, r2
 8002960:	461a      	mov	r2, r3
 8002962:	4603      	mov	r3, r0
 8002964:	817b      	strh	r3, [r7, #10]
 8002966:	460b      	mov	r3, r1
 8002968:	813b      	strh	r3, [r7, #8]
 800296a:	4613      	mov	r3, r2
 800296c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800296e:	88fb      	ldrh	r3, [r7, #6]
 8002970:	b2da      	uxtb	r2, r3
 8002972:	8979      	ldrh	r1, [r7, #10]
 8002974:	4b20      	ldr	r3, [pc, #128]	@ (80029f8 <I2C_RequestMemoryWrite+0xa4>)
 8002976:	9300      	str	r3, [sp, #0]
 8002978:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800297c:	68f8      	ldr	r0, [r7, #12]
 800297e:	f000 fa79 	bl	8002e74 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002982:	69fa      	ldr	r2, [r7, #28]
 8002984:	69b9      	ldr	r1, [r7, #24]
 8002986:	68f8      	ldr	r0, [r7, #12]
 8002988:	f000 f909 	bl	8002b9e <I2C_WaitOnTXISFlagUntilTimeout>
 800298c:	4603      	mov	r3, r0
 800298e:	2b00      	cmp	r3, #0
 8002990:	d001      	beq.n	8002996 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002992:	2301      	movs	r3, #1
 8002994:	e02c      	b.n	80029f0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002996:	88fb      	ldrh	r3, [r7, #6]
 8002998:	2b01      	cmp	r3, #1
 800299a:	d105      	bne.n	80029a8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800299c:	893b      	ldrh	r3, [r7, #8]
 800299e:	b2da      	uxtb	r2, r3
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	629a      	str	r2, [r3, #40]	@ 0x28
 80029a6:	e015      	b.n	80029d4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80029a8:	893b      	ldrh	r3, [r7, #8]
 80029aa:	0a1b      	lsrs	r3, r3, #8
 80029ac:	b29b      	uxth	r3, r3
 80029ae:	b2da      	uxtb	r2, r3
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80029b6:	69fa      	ldr	r2, [r7, #28]
 80029b8:	69b9      	ldr	r1, [r7, #24]
 80029ba:	68f8      	ldr	r0, [r7, #12]
 80029bc:	f000 f8ef 	bl	8002b9e <I2C_WaitOnTXISFlagUntilTimeout>
 80029c0:	4603      	mov	r3, r0
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d001      	beq.n	80029ca <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80029c6:	2301      	movs	r3, #1
 80029c8:	e012      	b.n	80029f0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80029ca:	893b      	ldrh	r3, [r7, #8]
 80029cc:	b2da      	uxtb	r2, r3
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80029d4:	69fb      	ldr	r3, [r7, #28]
 80029d6:	9300      	str	r3, [sp, #0]
 80029d8:	69bb      	ldr	r3, [r7, #24]
 80029da:	2200      	movs	r2, #0
 80029dc:	2180      	movs	r1, #128	@ 0x80
 80029de:	68f8      	ldr	r0, [r7, #12]
 80029e0:	f000 f884 	bl	8002aec <I2C_WaitOnFlagUntilTimeout>
 80029e4:	4603      	mov	r3, r0
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d001      	beq.n	80029ee <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80029ea:	2301      	movs	r3, #1
 80029ec:	e000      	b.n	80029f0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80029ee:	2300      	movs	r3, #0
}
 80029f0:	4618      	mov	r0, r3
 80029f2:	3710      	adds	r7, #16
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bd80      	pop	{r7, pc}
 80029f8:	80002000 	.word	0x80002000

080029fc <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b086      	sub	sp, #24
 8002a00:	af02      	add	r7, sp, #8
 8002a02:	60f8      	str	r0, [r7, #12]
 8002a04:	4608      	mov	r0, r1
 8002a06:	4611      	mov	r1, r2
 8002a08:	461a      	mov	r2, r3
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	817b      	strh	r3, [r7, #10]
 8002a0e:	460b      	mov	r3, r1
 8002a10:	813b      	strh	r3, [r7, #8]
 8002a12:	4613      	mov	r3, r2
 8002a14:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002a16:	88fb      	ldrh	r3, [r7, #6]
 8002a18:	b2da      	uxtb	r2, r3
 8002a1a:	8979      	ldrh	r1, [r7, #10]
 8002a1c:	4b20      	ldr	r3, [pc, #128]	@ (8002aa0 <I2C_RequestMemoryRead+0xa4>)
 8002a1e:	9300      	str	r3, [sp, #0]
 8002a20:	2300      	movs	r3, #0
 8002a22:	68f8      	ldr	r0, [r7, #12]
 8002a24:	f000 fa26 	bl	8002e74 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a28:	69fa      	ldr	r2, [r7, #28]
 8002a2a:	69b9      	ldr	r1, [r7, #24]
 8002a2c:	68f8      	ldr	r0, [r7, #12]
 8002a2e:	f000 f8b6 	bl	8002b9e <I2C_WaitOnTXISFlagUntilTimeout>
 8002a32:	4603      	mov	r3, r0
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d001      	beq.n	8002a3c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002a38:	2301      	movs	r3, #1
 8002a3a:	e02c      	b.n	8002a96 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002a3c:	88fb      	ldrh	r3, [r7, #6]
 8002a3e:	2b01      	cmp	r3, #1
 8002a40:	d105      	bne.n	8002a4e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002a42:	893b      	ldrh	r3, [r7, #8]
 8002a44:	b2da      	uxtb	r2, r3
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	629a      	str	r2, [r3, #40]	@ 0x28
 8002a4c:	e015      	b.n	8002a7a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002a4e:	893b      	ldrh	r3, [r7, #8]
 8002a50:	0a1b      	lsrs	r3, r3, #8
 8002a52:	b29b      	uxth	r3, r3
 8002a54:	b2da      	uxtb	r2, r3
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a5c:	69fa      	ldr	r2, [r7, #28]
 8002a5e:	69b9      	ldr	r1, [r7, #24]
 8002a60:	68f8      	ldr	r0, [r7, #12]
 8002a62:	f000 f89c 	bl	8002b9e <I2C_WaitOnTXISFlagUntilTimeout>
 8002a66:	4603      	mov	r3, r0
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d001      	beq.n	8002a70 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	e012      	b.n	8002a96 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002a70:	893b      	ldrh	r3, [r7, #8]
 8002a72:	b2da      	uxtb	r2, r3
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002a7a:	69fb      	ldr	r3, [r7, #28]
 8002a7c:	9300      	str	r3, [sp, #0]
 8002a7e:	69bb      	ldr	r3, [r7, #24]
 8002a80:	2200      	movs	r2, #0
 8002a82:	2140      	movs	r1, #64	@ 0x40
 8002a84:	68f8      	ldr	r0, [r7, #12]
 8002a86:	f000 f831 	bl	8002aec <I2C_WaitOnFlagUntilTimeout>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d001      	beq.n	8002a94 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002a90:	2301      	movs	r3, #1
 8002a92:	e000      	b.n	8002a96 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002a94:	2300      	movs	r3, #0
}
 8002a96:	4618      	mov	r0, r3
 8002a98:	3710      	adds	r7, #16
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}
 8002a9e:	bf00      	nop
 8002aa0:	80002000 	.word	0x80002000

08002aa4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b083      	sub	sp, #12
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	699b      	ldr	r3, [r3, #24]
 8002ab2:	f003 0302 	and.w	r3, r3, #2
 8002ab6:	2b02      	cmp	r3, #2
 8002ab8:	d103      	bne.n	8002ac2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	2200      	movs	r2, #0
 8002ac0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	699b      	ldr	r3, [r3, #24]
 8002ac8:	f003 0301 	and.w	r3, r3, #1
 8002acc:	2b01      	cmp	r3, #1
 8002ace:	d007      	beq.n	8002ae0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	699a      	ldr	r2, [r3, #24]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f042 0201 	orr.w	r2, r2, #1
 8002ade:	619a      	str	r2, [r3, #24]
  }
}
 8002ae0:	bf00      	nop
 8002ae2:	370c      	adds	r7, #12
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aea:	4770      	bx	lr

08002aec <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b084      	sub	sp, #16
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	60f8      	str	r0, [r7, #12]
 8002af4:	60b9      	str	r1, [r7, #8]
 8002af6:	603b      	str	r3, [r7, #0]
 8002af8:	4613      	mov	r3, r2
 8002afa:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002afc:	e03b      	b.n	8002b76 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002afe:	69ba      	ldr	r2, [r7, #24]
 8002b00:	6839      	ldr	r1, [r7, #0]
 8002b02:	68f8      	ldr	r0, [r7, #12]
 8002b04:	f000 f8d6 	bl	8002cb4 <I2C_IsErrorOccurred>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d001      	beq.n	8002b12 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	e041      	b.n	8002b96 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002b18:	d02d      	beq.n	8002b76 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b1a:	f7ff f987 	bl	8001e2c <HAL_GetTick>
 8002b1e:	4602      	mov	r2, r0
 8002b20:	69bb      	ldr	r3, [r7, #24]
 8002b22:	1ad3      	subs	r3, r2, r3
 8002b24:	683a      	ldr	r2, [r7, #0]
 8002b26:	429a      	cmp	r2, r3
 8002b28:	d302      	bcc.n	8002b30 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d122      	bne.n	8002b76 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	699a      	ldr	r2, [r3, #24]
 8002b36:	68bb      	ldr	r3, [r7, #8]
 8002b38:	4013      	ands	r3, r2
 8002b3a:	68ba      	ldr	r2, [r7, #8]
 8002b3c:	429a      	cmp	r2, r3
 8002b3e:	bf0c      	ite	eq
 8002b40:	2301      	moveq	r3, #1
 8002b42:	2300      	movne	r3, #0
 8002b44:	b2db      	uxtb	r3, r3
 8002b46:	461a      	mov	r2, r3
 8002b48:	79fb      	ldrb	r3, [r7, #7]
 8002b4a:	429a      	cmp	r2, r3
 8002b4c:	d113      	bne.n	8002b76 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b52:	f043 0220 	orr.w	r2, r3, #32
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	2220      	movs	r2, #32
 8002b5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	2200      	movs	r2, #0
 8002b66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002b72:	2301      	movs	r3, #1
 8002b74:	e00f      	b.n	8002b96 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	699a      	ldr	r2, [r3, #24]
 8002b7c:	68bb      	ldr	r3, [r7, #8]
 8002b7e:	4013      	ands	r3, r2
 8002b80:	68ba      	ldr	r2, [r7, #8]
 8002b82:	429a      	cmp	r2, r3
 8002b84:	bf0c      	ite	eq
 8002b86:	2301      	moveq	r3, #1
 8002b88:	2300      	movne	r3, #0
 8002b8a:	b2db      	uxtb	r3, r3
 8002b8c:	461a      	mov	r2, r3
 8002b8e:	79fb      	ldrb	r3, [r7, #7]
 8002b90:	429a      	cmp	r2, r3
 8002b92:	d0b4      	beq.n	8002afe <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002b94:	2300      	movs	r3, #0
}
 8002b96:	4618      	mov	r0, r3
 8002b98:	3710      	adds	r7, #16
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}

08002b9e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002b9e:	b580      	push	{r7, lr}
 8002ba0:	b084      	sub	sp, #16
 8002ba2:	af00      	add	r7, sp, #0
 8002ba4:	60f8      	str	r0, [r7, #12]
 8002ba6:	60b9      	str	r1, [r7, #8]
 8002ba8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002baa:	e033      	b.n	8002c14 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002bac:	687a      	ldr	r2, [r7, #4]
 8002bae:	68b9      	ldr	r1, [r7, #8]
 8002bb0:	68f8      	ldr	r0, [r7, #12]
 8002bb2:	f000 f87f 	bl	8002cb4 <I2C_IsErrorOccurred>
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d001      	beq.n	8002bc0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	e031      	b.n	8002c24 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002bc0:	68bb      	ldr	r3, [r7, #8]
 8002bc2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002bc6:	d025      	beq.n	8002c14 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002bc8:	f7ff f930 	bl	8001e2c <HAL_GetTick>
 8002bcc:	4602      	mov	r2, r0
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	1ad3      	subs	r3, r2, r3
 8002bd2:	68ba      	ldr	r2, [r7, #8]
 8002bd4:	429a      	cmp	r2, r3
 8002bd6:	d302      	bcc.n	8002bde <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002bd8:	68bb      	ldr	r3, [r7, #8]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d11a      	bne.n	8002c14 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	699b      	ldr	r3, [r3, #24]
 8002be4:	f003 0302 	and.w	r3, r3, #2
 8002be8:	2b02      	cmp	r3, #2
 8002bea:	d013      	beq.n	8002c14 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bf0:	f043 0220 	orr.w	r2, r3, #32
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	2220      	movs	r2, #32
 8002bfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	2200      	movs	r2, #0
 8002c04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002c10:	2301      	movs	r3, #1
 8002c12:	e007      	b.n	8002c24 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	699b      	ldr	r3, [r3, #24]
 8002c1a:	f003 0302 	and.w	r3, r3, #2
 8002c1e:	2b02      	cmp	r3, #2
 8002c20:	d1c4      	bne.n	8002bac <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002c22:	2300      	movs	r3, #0
}
 8002c24:	4618      	mov	r0, r3
 8002c26:	3710      	adds	r7, #16
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bd80      	pop	{r7, pc}

08002c2c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b084      	sub	sp, #16
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	60f8      	str	r0, [r7, #12]
 8002c34:	60b9      	str	r1, [r7, #8]
 8002c36:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002c38:	e02f      	b.n	8002c9a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c3a:	687a      	ldr	r2, [r7, #4]
 8002c3c:	68b9      	ldr	r1, [r7, #8]
 8002c3e:	68f8      	ldr	r0, [r7, #12]
 8002c40:	f000 f838 	bl	8002cb4 <I2C_IsErrorOccurred>
 8002c44:	4603      	mov	r3, r0
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d001      	beq.n	8002c4e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	e02d      	b.n	8002caa <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c4e:	f7ff f8ed 	bl	8001e2c <HAL_GetTick>
 8002c52:	4602      	mov	r2, r0
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	1ad3      	subs	r3, r2, r3
 8002c58:	68ba      	ldr	r2, [r7, #8]
 8002c5a:	429a      	cmp	r2, r3
 8002c5c:	d302      	bcc.n	8002c64 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002c5e:	68bb      	ldr	r3, [r7, #8]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d11a      	bne.n	8002c9a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	699b      	ldr	r3, [r3, #24]
 8002c6a:	f003 0320 	and.w	r3, r3, #32
 8002c6e:	2b20      	cmp	r3, #32
 8002c70:	d013      	beq.n	8002c9a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c76:	f043 0220 	orr.w	r2, r3, #32
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	2220      	movs	r2, #32
 8002c82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	2200      	movs	r2, #0
 8002c8a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	2200      	movs	r2, #0
 8002c92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002c96:	2301      	movs	r3, #1
 8002c98:	e007      	b.n	8002caa <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	699b      	ldr	r3, [r3, #24]
 8002ca0:	f003 0320 	and.w	r3, r3, #32
 8002ca4:	2b20      	cmp	r3, #32
 8002ca6:	d1c8      	bne.n	8002c3a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002ca8:	2300      	movs	r3, #0
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	3710      	adds	r7, #16
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}
	...

08002cb4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b08a      	sub	sp, #40	@ 0x28
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	60f8      	str	r0, [r7, #12]
 8002cbc:	60b9      	str	r1, [r7, #8]
 8002cbe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	699b      	ldr	r3, [r3, #24]
 8002ccc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002cd6:	69bb      	ldr	r3, [r7, #24]
 8002cd8:	f003 0310 	and.w	r3, r3, #16
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d068      	beq.n	8002db2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	2210      	movs	r2, #16
 8002ce6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002ce8:	e049      	b.n	8002d7e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002cea:	68bb      	ldr	r3, [r7, #8]
 8002cec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002cf0:	d045      	beq.n	8002d7e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002cf2:	f7ff f89b 	bl	8001e2c <HAL_GetTick>
 8002cf6:	4602      	mov	r2, r0
 8002cf8:	69fb      	ldr	r3, [r7, #28]
 8002cfa:	1ad3      	subs	r3, r2, r3
 8002cfc:	68ba      	ldr	r2, [r7, #8]
 8002cfe:	429a      	cmp	r2, r3
 8002d00:	d302      	bcc.n	8002d08 <I2C_IsErrorOccurred+0x54>
 8002d02:	68bb      	ldr	r3, [r7, #8]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d13a      	bne.n	8002d7e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d12:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002d1a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	699b      	ldr	r3, [r3, #24]
 8002d22:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002d26:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002d2a:	d121      	bne.n	8002d70 <I2C_IsErrorOccurred+0xbc>
 8002d2c:	697b      	ldr	r3, [r7, #20]
 8002d2e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002d32:	d01d      	beq.n	8002d70 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002d34:	7cfb      	ldrb	r3, [r7, #19]
 8002d36:	2b20      	cmp	r3, #32
 8002d38:	d01a      	beq.n	8002d70 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	685a      	ldr	r2, [r3, #4]
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002d48:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002d4a:	f7ff f86f 	bl	8001e2c <HAL_GetTick>
 8002d4e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d50:	e00e      	b.n	8002d70 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002d52:	f7ff f86b 	bl	8001e2c <HAL_GetTick>
 8002d56:	4602      	mov	r2, r0
 8002d58:	69fb      	ldr	r3, [r7, #28]
 8002d5a:	1ad3      	subs	r3, r2, r3
 8002d5c:	2b19      	cmp	r3, #25
 8002d5e:	d907      	bls.n	8002d70 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002d60:	6a3b      	ldr	r3, [r7, #32]
 8002d62:	f043 0320 	orr.w	r3, r3, #32
 8002d66:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002d68:	2301      	movs	r3, #1
 8002d6a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002d6e:	e006      	b.n	8002d7e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	699b      	ldr	r3, [r3, #24]
 8002d76:	f003 0320 	and.w	r3, r3, #32
 8002d7a:	2b20      	cmp	r3, #32
 8002d7c:	d1e9      	bne.n	8002d52 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	699b      	ldr	r3, [r3, #24]
 8002d84:	f003 0320 	and.w	r3, r3, #32
 8002d88:	2b20      	cmp	r3, #32
 8002d8a:	d003      	beq.n	8002d94 <I2C_IsErrorOccurred+0xe0>
 8002d8c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d0aa      	beq.n	8002cea <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002d94:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d103      	bne.n	8002da4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	2220      	movs	r2, #32
 8002da2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002da4:	6a3b      	ldr	r3, [r7, #32]
 8002da6:	f043 0304 	orr.w	r3, r3, #4
 8002daa:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002dac:	2301      	movs	r3, #1
 8002dae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	699b      	ldr	r3, [r3, #24]
 8002db8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002dba:	69bb      	ldr	r3, [r7, #24]
 8002dbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d00b      	beq.n	8002ddc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002dc4:	6a3b      	ldr	r3, [r7, #32]
 8002dc6:	f043 0301 	orr.w	r3, r3, #1
 8002dca:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002dd4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002ddc:	69bb      	ldr	r3, [r7, #24]
 8002dde:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d00b      	beq.n	8002dfe <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002de6:	6a3b      	ldr	r3, [r7, #32]
 8002de8:	f043 0308 	orr.w	r3, r3, #8
 8002dec:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002df6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002df8:	2301      	movs	r3, #1
 8002dfa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002dfe:	69bb      	ldr	r3, [r7, #24]
 8002e00:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d00b      	beq.n	8002e20 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002e08:	6a3b      	ldr	r3, [r7, #32]
 8002e0a:	f043 0302 	orr.w	r3, r3, #2
 8002e0e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002e18:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002e20:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d01c      	beq.n	8002e62 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002e28:	68f8      	ldr	r0, [r7, #12]
 8002e2a:	f7ff fe3b 	bl	8002aa4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	6859      	ldr	r1, [r3, #4]
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	681a      	ldr	r2, [r3, #0]
 8002e38:	4b0d      	ldr	r3, [pc, #52]	@ (8002e70 <I2C_IsErrorOccurred+0x1bc>)
 8002e3a:	400b      	ands	r3, r1
 8002e3c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002e42:	6a3b      	ldr	r3, [r7, #32]
 8002e44:	431a      	orrs	r2, r3
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	2220      	movs	r2, #32
 8002e4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	2200      	movs	r2, #0
 8002e56:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002e62:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002e66:	4618      	mov	r0, r3
 8002e68:	3728      	adds	r7, #40	@ 0x28
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bd80      	pop	{r7, pc}
 8002e6e:	bf00      	nop
 8002e70:	fe00e800 	.word	0xfe00e800

08002e74 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b087      	sub	sp, #28
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	60f8      	str	r0, [r7, #12]
 8002e7c:	607b      	str	r3, [r7, #4]
 8002e7e:	460b      	mov	r3, r1
 8002e80:	817b      	strh	r3, [r7, #10]
 8002e82:	4613      	mov	r3, r2
 8002e84:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002e86:	897b      	ldrh	r3, [r7, #10]
 8002e88:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002e8c:	7a7b      	ldrb	r3, [r7, #9]
 8002e8e:	041b      	lsls	r3, r3, #16
 8002e90:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002e94:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002e9a:	6a3b      	ldr	r3, [r7, #32]
 8002e9c:	4313      	orrs	r3, r2
 8002e9e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002ea2:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	685a      	ldr	r2, [r3, #4]
 8002eaa:	6a3b      	ldr	r3, [r7, #32]
 8002eac:	0d5b      	lsrs	r3, r3, #21
 8002eae:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002eb2:	4b08      	ldr	r3, [pc, #32]	@ (8002ed4 <I2C_TransferConfig+0x60>)
 8002eb4:	430b      	orrs	r3, r1
 8002eb6:	43db      	mvns	r3, r3
 8002eb8:	ea02 0103 	and.w	r1, r2, r3
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	697a      	ldr	r2, [r7, #20]
 8002ec2:	430a      	orrs	r2, r1
 8002ec4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002ec6:	bf00      	nop
 8002ec8:	371c      	adds	r7, #28
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed0:	4770      	bx	lr
 8002ed2:	bf00      	nop
 8002ed4:	03ff63ff 	.word	0x03ff63ff

08002ed8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	b083      	sub	sp, #12
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
 8002ee0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ee8:	b2db      	uxtb	r3, r3
 8002eea:	2b20      	cmp	r3, #32
 8002eec:	d138      	bne.n	8002f60 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002ef4:	2b01      	cmp	r3, #1
 8002ef6:	d101      	bne.n	8002efc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002ef8:	2302      	movs	r3, #2
 8002efa:	e032      	b.n	8002f62 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2201      	movs	r2, #1
 8002f00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2224      	movs	r2, #36	@ 0x24
 8002f08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	681a      	ldr	r2, [r3, #0]
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f022 0201 	bic.w	r2, r2, #1
 8002f1a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	681a      	ldr	r2, [r3, #0]
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002f2a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	6819      	ldr	r1, [r3, #0]
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	683a      	ldr	r2, [r7, #0]
 8002f38:	430a      	orrs	r2, r1
 8002f3a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	681a      	ldr	r2, [r3, #0]
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f042 0201 	orr.w	r2, r2, #1
 8002f4a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2220      	movs	r2, #32
 8002f50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2200      	movs	r2, #0
 8002f58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	e000      	b.n	8002f62 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002f60:	2302      	movs	r3, #2
  }
}
 8002f62:	4618      	mov	r0, r3
 8002f64:	370c      	adds	r7, #12
 8002f66:	46bd      	mov	sp, r7
 8002f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6c:	4770      	bx	lr

08002f6e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002f6e:	b480      	push	{r7}
 8002f70:	b085      	sub	sp, #20
 8002f72:	af00      	add	r7, sp, #0
 8002f74:	6078      	str	r0, [r7, #4]
 8002f76:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f7e:	b2db      	uxtb	r3, r3
 8002f80:	2b20      	cmp	r3, #32
 8002f82:	d139      	bne.n	8002ff8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002f8a:	2b01      	cmp	r3, #1
 8002f8c:	d101      	bne.n	8002f92 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002f8e:	2302      	movs	r3, #2
 8002f90:	e033      	b.n	8002ffa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2201      	movs	r2, #1
 8002f96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2224      	movs	r2, #36	@ 0x24
 8002f9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	681a      	ldr	r2, [r3, #0]
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f022 0201 	bic.w	r2, r2, #1
 8002fb0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002fc0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	021b      	lsls	r3, r3, #8
 8002fc6:	68fa      	ldr	r2, [r7, #12]
 8002fc8:	4313      	orrs	r3, r2
 8002fca:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	68fa      	ldr	r2, [r7, #12]
 8002fd2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	681a      	ldr	r2, [r3, #0]
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f042 0201 	orr.w	r2, r2, #1
 8002fe2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2220      	movs	r2, #32
 8002fe8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	e000      	b.n	8002ffa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002ff8:	2302      	movs	r3, #2
  }
}
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	3714      	adds	r7, #20
 8002ffe:	46bd      	mov	sp, r7
 8003000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003004:	4770      	bx	lr
	...

08003008 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b082      	sub	sp, #8
 800300c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800300e:	2300      	movs	r3, #0
 8003010:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003012:	4b23      	ldr	r3, [pc, #140]	@ (80030a0 <HAL_PWREx_EnableOverDrive+0x98>)
 8003014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003016:	4a22      	ldr	r2, [pc, #136]	@ (80030a0 <HAL_PWREx_EnableOverDrive+0x98>)
 8003018:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800301c:	6413      	str	r3, [r2, #64]	@ 0x40
 800301e:	4b20      	ldr	r3, [pc, #128]	@ (80030a0 <HAL_PWREx_EnableOverDrive+0x98>)
 8003020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003022:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003026:	603b      	str	r3, [r7, #0]
 8003028:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800302a:	4b1e      	ldr	r3, [pc, #120]	@ (80030a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	4a1d      	ldr	r2, [pc, #116]	@ (80030a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003030:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003034:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003036:	f7fe fef9 	bl	8001e2c <HAL_GetTick>
 800303a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800303c:	e009      	b.n	8003052 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800303e:	f7fe fef5 	bl	8001e2c <HAL_GetTick>
 8003042:	4602      	mov	r2, r0
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	1ad3      	subs	r3, r2, r3
 8003048:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800304c:	d901      	bls.n	8003052 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800304e:	2303      	movs	r3, #3
 8003050:	e022      	b.n	8003098 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003052:	4b14      	ldr	r3, [pc, #80]	@ (80030a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800305a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800305e:	d1ee      	bne.n	800303e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003060:	4b10      	ldr	r3, [pc, #64]	@ (80030a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4a0f      	ldr	r2, [pc, #60]	@ (80030a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003066:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800306a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800306c:	f7fe fede 	bl	8001e2c <HAL_GetTick>
 8003070:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003072:	e009      	b.n	8003088 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003074:	f7fe feda 	bl	8001e2c <HAL_GetTick>
 8003078:	4602      	mov	r2, r0
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	1ad3      	subs	r3, r2, r3
 800307e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003082:	d901      	bls.n	8003088 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003084:	2303      	movs	r3, #3
 8003086:	e007      	b.n	8003098 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003088:	4b06      	ldr	r3, [pc, #24]	@ (80030a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003090:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003094:	d1ee      	bne.n	8003074 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8003096:	2300      	movs	r3, #0
}
 8003098:	4618      	mov	r0, r3
 800309a:	3708      	adds	r7, #8
 800309c:	46bd      	mov	sp, r7
 800309e:	bd80      	pop	{r7, pc}
 80030a0:	40023800 	.word	0x40023800
 80030a4:	40007000 	.word	0x40007000

080030a8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b086      	sub	sp, #24
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80030b0:	2300      	movs	r3, #0
 80030b2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d101      	bne.n	80030be <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80030ba:	2301      	movs	r3, #1
 80030bc:	e291      	b.n	80035e2 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f003 0301 	and.w	r3, r3, #1
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	f000 8087 	beq.w	80031da <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80030cc:	4b96      	ldr	r3, [pc, #600]	@ (8003328 <HAL_RCC_OscConfig+0x280>)
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	f003 030c 	and.w	r3, r3, #12
 80030d4:	2b04      	cmp	r3, #4
 80030d6:	d00c      	beq.n	80030f2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80030d8:	4b93      	ldr	r3, [pc, #588]	@ (8003328 <HAL_RCC_OscConfig+0x280>)
 80030da:	689b      	ldr	r3, [r3, #8]
 80030dc:	f003 030c 	and.w	r3, r3, #12
 80030e0:	2b08      	cmp	r3, #8
 80030e2:	d112      	bne.n	800310a <HAL_RCC_OscConfig+0x62>
 80030e4:	4b90      	ldr	r3, [pc, #576]	@ (8003328 <HAL_RCC_OscConfig+0x280>)
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80030ec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80030f0:	d10b      	bne.n	800310a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030f2:	4b8d      	ldr	r3, [pc, #564]	@ (8003328 <HAL_RCC_OscConfig+0x280>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d06c      	beq.n	80031d8 <HAL_RCC_OscConfig+0x130>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	685b      	ldr	r3, [r3, #4]
 8003102:	2b00      	cmp	r3, #0
 8003104:	d168      	bne.n	80031d8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003106:	2301      	movs	r3, #1
 8003108:	e26b      	b.n	80035e2 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003112:	d106      	bne.n	8003122 <HAL_RCC_OscConfig+0x7a>
 8003114:	4b84      	ldr	r3, [pc, #528]	@ (8003328 <HAL_RCC_OscConfig+0x280>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	4a83      	ldr	r2, [pc, #524]	@ (8003328 <HAL_RCC_OscConfig+0x280>)
 800311a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800311e:	6013      	str	r3, [r2, #0]
 8003120:	e02e      	b.n	8003180 <HAL_RCC_OscConfig+0xd8>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	685b      	ldr	r3, [r3, #4]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d10c      	bne.n	8003144 <HAL_RCC_OscConfig+0x9c>
 800312a:	4b7f      	ldr	r3, [pc, #508]	@ (8003328 <HAL_RCC_OscConfig+0x280>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4a7e      	ldr	r2, [pc, #504]	@ (8003328 <HAL_RCC_OscConfig+0x280>)
 8003130:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003134:	6013      	str	r3, [r2, #0]
 8003136:	4b7c      	ldr	r3, [pc, #496]	@ (8003328 <HAL_RCC_OscConfig+0x280>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4a7b      	ldr	r2, [pc, #492]	@ (8003328 <HAL_RCC_OscConfig+0x280>)
 800313c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003140:	6013      	str	r3, [r2, #0]
 8003142:	e01d      	b.n	8003180 <HAL_RCC_OscConfig+0xd8>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	685b      	ldr	r3, [r3, #4]
 8003148:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800314c:	d10c      	bne.n	8003168 <HAL_RCC_OscConfig+0xc0>
 800314e:	4b76      	ldr	r3, [pc, #472]	@ (8003328 <HAL_RCC_OscConfig+0x280>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4a75      	ldr	r2, [pc, #468]	@ (8003328 <HAL_RCC_OscConfig+0x280>)
 8003154:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003158:	6013      	str	r3, [r2, #0]
 800315a:	4b73      	ldr	r3, [pc, #460]	@ (8003328 <HAL_RCC_OscConfig+0x280>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	4a72      	ldr	r2, [pc, #456]	@ (8003328 <HAL_RCC_OscConfig+0x280>)
 8003160:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003164:	6013      	str	r3, [r2, #0]
 8003166:	e00b      	b.n	8003180 <HAL_RCC_OscConfig+0xd8>
 8003168:	4b6f      	ldr	r3, [pc, #444]	@ (8003328 <HAL_RCC_OscConfig+0x280>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4a6e      	ldr	r2, [pc, #440]	@ (8003328 <HAL_RCC_OscConfig+0x280>)
 800316e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003172:	6013      	str	r3, [r2, #0]
 8003174:	4b6c      	ldr	r3, [pc, #432]	@ (8003328 <HAL_RCC_OscConfig+0x280>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a6b      	ldr	r2, [pc, #428]	@ (8003328 <HAL_RCC_OscConfig+0x280>)
 800317a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800317e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d013      	beq.n	80031b0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003188:	f7fe fe50 	bl	8001e2c <HAL_GetTick>
 800318c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800318e:	e008      	b.n	80031a2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003190:	f7fe fe4c 	bl	8001e2c <HAL_GetTick>
 8003194:	4602      	mov	r2, r0
 8003196:	693b      	ldr	r3, [r7, #16]
 8003198:	1ad3      	subs	r3, r2, r3
 800319a:	2b64      	cmp	r3, #100	@ 0x64
 800319c:	d901      	bls.n	80031a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800319e:	2303      	movs	r3, #3
 80031a0:	e21f      	b.n	80035e2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031a2:	4b61      	ldr	r3, [pc, #388]	@ (8003328 <HAL_RCC_OscConfig+0x280>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d0f0      	beq.n	8003190 <HAL_RCC_OscConfig+0xe8>
 80031ae:	e014      	b.n	80031da <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031b0:	f7fe fe3c 	bl	8001e2c <HAL_GetTick>
 80031b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031b6:	e008      	b.n	80031ca <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031b8:	f7fe fe38 	bl	8001e2c <HAL_GetTick>
 80031bc:	4602      	mov	r2, r0
 80031be:	693b      	ldr	r3, [r7, #16]
 80031c0:	1ad3      	subs	r3, r2, r3
 80031c2:	2b64      	cmp	r3, #100	@ 0x64
 80031c4:	d901      	bls.n	80031ca <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80031c6:	2303      	movs	r3, #3
 80031c8:	e20b      	b.n	80035e2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031ca:	4b57      	ldr	r3, [pc, #348]	@ (8003328 <HAL_RCC_OscConfig+0x280>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d1f0      	bne.n	80031b8 <HAL_RCC_OscConfig+0x110>
 80031d6:	e000      	b.n	80031da <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f003 0302 	and.w	r3, r3, #2
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d069      	beq.n	80032ba <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80031e6:	4b50      	ldr	r3, [pc, #320]	@ (8003328 <HAL_RCC_OscConfig+0x280>)
 80031e8:	689b      	ldr	r3, [r3, #8]
 80031ea:	f003 030c 	and.w	r3, r3, #12
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d00b      	beq.n	800320a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80031f2:	4b4d      	ldr	r3, [pc, #308]	@ (8003328 <HAL_RCC_OscConfig+0x280>)
 80031f4:	689b      	ldr	r3, [r3, #8]
 80031f6:	f003 030c 	and.w	r3, r3, #12
 80031fa:	2b08      	cmp	r3, #8
 80031fc:	d11c      	bne.n	8003238 <HAL_RCC_OscConfig+0x190>
 80031fe:	4b4a      	ldr	r3, [pc, #296]	@ (8003328 <HAL_RCC_OscConfig+0x280>)
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003206:	2b00      	cmp	r3, #0
 8003208:	d116      	bne.n	8003238 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800320a:	4b47      	ldr	r3, [pc, #284]	@ (8003328 <HAL_RCC_OscConfig+0x280>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f003 0302 	and.w	r3, r3, #2
 8003212:	2b00      	cmp	r3, #0
 8003214:	d005      	beq.n	8003222 <HAL_RCC_OscConfig+0x17a>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	68db      	ldr	r3, [r3, #12]
 800321a:	2b01      	cmp	r3, #1
 800321c:	d001      	beq.n	8003222 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800321e:	2301      	movs	r3, #1
 8003220:	e1df      	b.n	80035e2 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003222:	4b41      	ldr	r3, [pc, #260]	@ (8003328 <HAL_RCC_OscConfig+0x280>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	691b      	ldr	r3, [r3, #16]
 800322e:	00db      	lsls	r3, r3, #3
 8003230:	493d      	ldr	r1, [pc, #244]	@ (8003328 <HAL_RCC_OscConfig+0x280>)
 8003232:	4313      	orrs	r3, r2
 8003234:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003236:	e040      	b.n	80032ba <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	68db      	ldr	r3, [r3, #12]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d023      	beq.n	8003288 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003240:	4b39      	ldr	r3, [pc, #228]	@ (8003328 <HAL_RCC_OscConfig+0x280>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4a38      	ldr	r2, [pc, #224]	@ (8003328 <HAL_RCC_OscConfig+0x280>)
 8003246:	f043 0301 	orr.w	r3, r3, #1
 800324a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800324c:	f7fe fdee 	bl	8001e2c <HAL_GetTick>
 8003250:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003252:	e008      	b.n	8003266 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003254:	f7fe fdea 	bl	8001e2c <HAL_GetTick>
 8003258:	4602      	mov	r2, r0
 800325a:	693b      	ldr	r3, [r7, #16]
 800325c:	1ad3      	subs	r3, r2, r3
 800325e:	2b02      	cmp	r3, #2
 8003260:	d901      	bls.n	8003266 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003262:	2303      	movs	r3, #3
 8003264:	e1bd      	b.n	80035e2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003266:	4b30      	ldr	r3, [pc, #192]	@ (8003328 <HAL_RCC_OscConfig+0x280>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f003 0302 	and.w	r3, r3, #2
 800326e:	2b00      	cmp	r3, #0
 8003270:	d0f0      	beq.n	8003254 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003272:	4b2d      	ldr	r3, [pc, #180]	@ (8003328 <HAL_RCC_OscConfig+0x280>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	691b      	ldr	r3, [r3, #16]
 800327e:	00db      	lsls	r3, r3, #3
 8003280:	4929      	ldr	r1, [pc, #164]	@ (8003328 <HAL_RCC_OscConfig+0x280>)
 8003282:	4313      	orrs	r3, r2
 8003284:	600b      	str	r3, [r1, #0]
 8003286:	e018      	b.n	80032ba <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003288:	4b27      	ldr	r3, [pc, #156]	@ (8003328 <HAL_RCC_OscConfig+0x280>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4a26      	ldr	r2, [pc, #152]	@ (8003328 <HAL_RCC_OscConfig+0x280>)
 800328e:	f023 0301 	bic.w	r3, r3, #1
 8003292:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003294:	f7fe fdca 	bl	8001e2c <HAL_GetTick>
 8003298:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800329a:	e008      	b.n	80032ae <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800329c:	f7fe fdc6 	bl	8001e2c <HAL_GetTick>
 80032a0:	4602      	mov	r2, r0
 80032a2:	693b      	ldr	r3, [r7, #16]
 80032a4:	1ad3      	subs	r3, r2, r3
 80032a6:	2b02      	cmp	r3, #2
 80032a8:	d901      	bls.n	80032ae <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80032aa:	2303      	movs	r3, #3
 80032ac:	e199      	b.n	80035e2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032ae:	4b1e      	ldr	r3, [pc, #120]	@ (8003328 <HAL_RCC_OscConfig+0x280>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f003 0302 	and.w	r3, r3, #2
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d1f0      	bne.n	800329c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f003 0308 	and.w	r3, r3, #8
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d038      	beq.n	8003338 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	695b      	ldr	r3, [r3, #20]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d019      	beq.n	8003302 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032ce:	4b16      	ldr	r3, [pc, #88]	@ (8003328 <HAL_RCC_OscConfig+0x280>)
 80032d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032d2:	4a15      	ldr	r2, [pc, #84]	@ (8003328 <HAL_RCC_OscConfig+0x280>)
 80032d4:	f043 0301 	orr.w	r3, r3, #1
 80032d8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032da:	f7fe fda7 	bl	8001e2c <HAL_GetTick>
 80032de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032e0:	e008      	b.n	80032f4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032e2:	f7fe fda3 	bl	8001e2c <HAL_GetTick>
 80032e6:	4602      	mov	r2, r0
 80032e8:	693b      	ldr	r3, [r7, #16]
 80032ea:	1ad3      	subs	r3, r2, r3
 80032ec:	2b02      	cmp	r3, #2
 80032ee:	d901      	bls.n	80032f4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80032f0:	2303      	movs	r3, #3
 80032f2:	e176      	b.n	80035e2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032f4:	4b0c      	ldr	r3, [pc, #48]	@ (8003328 <HAL_RCC_OscConfig+0x280>)
 80032f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032f8:	f003 0302 	and.w	r3, r3, #2
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d0f0      	beq.n	80032e2 <HAL_RCC_OscConfig+0x23a>
 8003300:	e01a      	b.n	8003338 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003302:	4b09      	ldr	r3, [pc, #36]	@ (8003328 <HAL_RCC_OscConfig+0x280>)
 8003304:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003306:	4a08      	ldr	r2, [pc, #32]	@ (8003328 <HAL_RCC_OscConfig+0x280>)
 8003308:	f023 0301 	bic.w	r3, r3, #1
 800330c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800330e:	f7fe fd8d 	bl	8001e2c <HAL_GetTick>
 8003312:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003314:	e00a      	b.n	800332c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003316:	f7fe fd89 	bl	8001e2c <HAL_GetTick>
 800331a:	4602      	mov	r2, r0
 800331c:	693b      	ldr	r3, [r7, #16]
 800331e:	1ad3      	subs	r3, r2, r3
 8003320:	2b02      	cmp	r3, #2
 8003322:	d903      	bls.n	800332c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003324:	2303      	movs	r3, #3
 8003326:	e15c      	b.n	80035e2 <HAL_RCC_OscConfig+0x53a>
 8003328:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800332c:	4b91      	ldr	r3, [pc, #580]	@ (8003574 <HAL_RCC_OscConfig+0x4cc>)
 800332e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003330:	f003 0302 	and.w	r3, r3, #2
 8003334:	2b00      	cmp	r3, #0
 8003336:	d1ee      	bne.n	8003316 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f003 0304 	and.w	r3, r3, #4
 8003340:	2b00      	cmp	r3, #0
 8003342:	f000 80a4 	beq.w	800348e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003346:	4b8b      	ldr	r3, [pc, #556]	@ (8003574 <HAL_RCC_OscConfig+0x4cc>)
 8003348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800334a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800334e:	2b00      	cmp	r3, #0
 8003350:	d10d      	bne.n	800336e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003352:	4b88      	ldr	r3, [pc, #544]	@ (8003574 <HAL_RCC_OscConfig+0x4cc>)
 8003354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003356:	4a87      	ldr	r2, [pc, #540]	@ (8003574 <HAL_RCC_OscConfig+0x4cc>)
 8003358:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800335c:	6413      	str	r3, [r2, #64]	@ 0x40
 800335e:	4b85      	ldr	r3, [pc, #532]	@ (8003574 <HAL_RCC_OscConfig+0x4cc>)
 8003360:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003362:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003366:	60bb      	str	r3, [r7, #8]
 8003368:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800336a:	2301      	movs	r3, #1
 800336c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800336e:	4b82      	ldr	r3, [pc, #520]	@ (8003578 <HAL_RCC_OscConfig+0x4d0>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003376:	2b00      	cmp	r3, #0
 8003378:	d118      	bne.n	80033ac <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800337a:	4b7f      	ldr	r3, [pc, #508]	@ (8003578 <HAL_RCC_OscConfig+0x4d0>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	4a7e      	ldr	r2, [pc, #504]	@ (8003578 <HAL_RCC_OscConfig+0x4d0>)
 8003380:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003384:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003386:	f7fe fd51 	bl	8001e2c <HAL_GetTick>
 800338a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800338c:	e008      	b.n	80033a0 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800338e:	f7fe fd4d 	bl	8001e2c <HAL_GetTick>
 8003392:	4602      	mov	r2, r0
 8003394:	693b      	ldr	r3, [r7, #16]
 8003396:	1ad3      	subs	r3, r2, r3
 8003398:	2b64      	cmp	r3, #100	@ 0x64
 800339a:	d901      	bls.n	80033a0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800339c:	2303      	movs	r3, #3
 800339e:	e120      	b.n	80035e2 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033a0:	4b75      	ldr	r3, [pc, #468]	@ (8003578 <HAL_RCC_OscConfig+0x4d0>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d0f0      	beq.n	800338e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	689b      	ldr	r3, [r3, #8]
 80033b0:	2b01      	cmp	r3, #1
 80033b2:	d106      	bne.n	80033c2 <HAL_RCC_OscConfig+0x31a>
 80033b4:	4b6f      	ldr	r3, [pc, #444]	@ (8003574 <HAL_RCC_OscConfig+0x4cc>)
 80033b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033b8:	4a6e      	ldr	r2, [pc, #440]	@ (8003574 <HAL_RCC_OscConfig+0x4cc>)
 80033ba:	f043 0301 	orr.w	r3, r3, #1
 80033be:	6713      	str	r3, [r2, #112]	@ 0x70
 80033c0:	e02d      	b.n	800341e <HAL_RCC_OscConfig+0x376>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	689b      	ldr	r3, [r3, #8]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d10c      	bne.n	80033e4 <HAL_RCC_OscConfig+0x33c>
 80033ca:	4b6a      	ldr	r3, [pc, #424]	@ (8003574 <HAL_RCC_OscConfig+0x4cc>)
 80033cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033ce:	4a69      	ldr	r2, [pc, #420]	@ (8003574 <HAL_RCC_OscConfig+0x4cc>)
 80033d0:	f023 0301 	bic.w	r3, r3, #1
 80033d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80033d6:	4b67      	ldr	r3, [pc, #412]	@ (8003574 <HAL_RCC_OscConfig+0x4cc>)
 80033d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033da:	4a66      	ldr	r2, [pc, #408]	@ (8003574 <HAL_RCC_OscConfig+0x4cc>)
 80033dc:	f023 0304 	bic.w	r3, r3, #4
 80033e0:	6713      	str	r3, [r2, #112]	@ 0x70
 80033e2:	e01c      	b.n	800341e <HAL_RCC_OscConfig+0x376>
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	689b      	ldr	r3, [r3, #8]
 80033e8:	2b05      	cmp	r3, #5
 80033ea:	d10c      	bne.n	8003406 <HAL_RCC_OscConfig+0x35e>
 80033ec:	4b61      	ldr	r3, [pc, #388]	@ (8003574 <HAL_RCC_OscConfig+0x4cc>)
 80033ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033f0:	4a60      	ldr	r2, [pc, #384]	@ (8003574 <HAL_RCC_OscConfig+0x4cc>)
 80033f2:	f043 0304 	orr.w	r3, r3, #4
 80033f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80033f8:	4b5e      	ldr	r3, [pc, #376]	@ (8003574 <HAL_RCC_OscConfig+0x4cc>)
 80033fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033fc:	4a5d      	ldr	r2, [pc, #372]	@ (8003574 <HAL_RCC_OscConfig+0x4cc>)
 80033fe:	f043 0301 	orr.w	r3, r3, #1
 8003402:	6713      	str	r3, [r2, #112]	@ 0x70
 8003404:	e00b      	b.n	800341e <HAL_RCC_OscConfig+0x376>
 8003406:	4b5b      	ldr	r3, [pc, #364]	@ (8003574 <HAL_RCC_OscConfig+0x4cc>)
 8003408:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800340a:	4a5a      	ldr	r2, [pc, #360]	@ (8003574 <HAL_RCC_OscConfig+0x4cc>)
 800340c:	f023 0301 	bic.w	r3, r3, #1
 8003410:	6713      	str	r3, [r2, #112]	@ 0x70
 8003412:	4b58      	ldr	r3, [pc, #352]	@ (8003574 <HAL_RCC_OscConfig+0x4cc>)
 8003414:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003416:	4a57      	ldr	r2, [pc, #348]	@ (8003574 <HAL_RCC_OscConfig+0x4cc>)
 8003418:	f023 0304 	bic.w	r3, r3, #4
 800341c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	689b      	ldr	r3, [r3, #8]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d015      	beq.n	8003452 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003426:	f7fe fd01 	bl	8001e2c <HAL_GetTick>
 800342a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800342c:	e00a      	b.n	8003444 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800342e:	f7fe fcfd 	bl	8001e2c <HAL_GetTick>
 8003432:	4602      	mov	r2, r0
 8003434:	693b      	ldr	r3, [r7, #16]
 8003436:	1ad3      	subs	r3, r2, r3
 8003438:	f241 3288 	movw	r2, #5000	@ 0x1388
 800343c:	4293      	cmp	r3, r2
 800343e:	d901      	bls.n	8003444 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003440:	2303      	movs	r3, #3
 8003442:	e0ce      	b.n	80035e2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003444:	4b4b      	ldr	r3, [pc, #300]	@ (8003574 <HAL_RCC_OscConfig+0x4cc>)
 8003446:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003448:	f003 0302 	and.w	r3, r3, #2
 800344c:	2b00      	cmp	r3, #0
 800344e:	d0ee      	beq.n	800342e <HAL_RCC_OscConfig+0x386>
 8003450:	e014      	b.n	800347c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003452:	f7fe fceb 	bl	8001e2c <HAL_GetTick>
 8003456:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003458:	e00a      	b.n	8003470 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800345a:	f7fe fce7 	bl	8001e2c <HAL_GetTick>
 800345e:	4602      	mov	r2, r0
 8003460:	693b      	ldr	r3, [r7, #16]
 8003462:	1ad3      	subs	r3, r2, r3
 8003464:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003468:	4293      	cmp	r3, r2
 800346a:	d901      	bls.n	8003470 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800346c:	2303      	movs	r3, #3
 800346e:	e0b8      	b.n	80035e2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003470:	4b40      	ldr	r3, [pc, #256]	@ (8003574 <HAL_RCC_OscConfig+0x4cc>)
 8003472:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003474:	f003 0302 	and.w	r3, r3, #2
 8003478:	2b00      	cmp	r3, #0
 800347a:	d1ee      	bne.n	800345a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800347c:	7dfb      	ldrb	r3, [r7, #23]
 800347e:	2b01      	cmp	r3, #1
 8003480:	d105      	bne.n	800348e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003482:	4b3c      	ldr	r3, [pc, #240]	@ (8003574 <HAL_RCC_OscConfig+0x4cc>)
 8003484:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003486:	4a3b      	ldr	r2, [pc, #236]	@ (8003574 <HAL_RCC_OscConfig+0x4cc>)
 8003488:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800348c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	699b      	ldr	r3, [r3, #24]
 8003492:	2b00      	cmp	r3, #0
 8003494:	f000 80a4 	beq.w	80035e0 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003498:	4b36      	ldr	r3, [pc, #216]	@ (8003574 <HAL_RCC_OscConfig+0x4cc>)
 800349a:	689b      	ldr	r3, [r3, #8]
 800349c:	f003 030c 	and.w	r3, r3, #12
 80034a0:	2b08      	cmp	r3, #8
 80034a2:	d06b      	beq.n	800357c <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	699b      	ldr	r3, [r3, #24]
 80034a8:	2b02      	cmp	r3, #2
 80034aa:	d149      	bne.n	8003540 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034ac:	4b31      	ldr	r3, [pc, #196]	@ (8003574 <HAL_RCC_OscConfig+0x4cc>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a30      	ldr	r2, [pc, #192]	@ (8003574 <HAL_RCC_OscConfig+0x4cc>)
 80034b2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80034b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034b8:	f7fe fcb8 	bl	8001e2c <HAL_GetTick>
 80034bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034be:	e008      	b.n	80034d2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034c0:	f7fe fcb4 	bl	8001e2c <HAL_GetTick>
 80034c4:	4602      	mov	r2, r0
 80034c6:	693b      	ldr	r3, [r7, #16]
 80034c8:	1ad3      	subs	r3, r2, r3
 80034ca:	2b02      	cmp	r3, #2
 80034cc:	d901      	bls.n	80034d2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80034ce:	2303      	movs	r3, #3
 80034d0:	e087      	b.n	80035e2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034d2:	4b28      	ldr	r3, [pc, #160]	@ (8003574 <HAL_RCC_OscConfig+0x4cc>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d1f0      	bne.n	80034c0 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	69da      	ldr	r2, [r3, #28]
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6a1b      	ldr	r3, [r3, #32]
 80034e6:	431a      	orrs	r2, r3
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ec:	019b      	lsls	r3, r3, #6
 80034ee:	431a      	orrs	r2, r3
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034f4:	085b      	lsrs	r3, r3, #1
 80034f6:	3b01      	subs	r3, #1
 80034f8:	041b      	lsls	r3, r3, #16
 80034fa:	431a      	orrs	r2, r3
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003500:	061b      	lsls	r3, r3, #24
 8003502:	4313      	orrs	r3, r2
 8003504:	4a1b      	ldr	r2, [pc, #108]	@ (8003574 <HAL_RCC_OscConfig+0x4cc>)
 8003506:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800350a:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800350c:	4b19      	ldr	r3, [pc, #100]	@ (8003574 <HAL_RCC_OscConfig+0x4cc>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a18      	ldr	r2, [pc, #96]	@ (8003574 <HAL_RCC_OscConfig+0x4cc>)
 8003512:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003516:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003518:	f7fe fc88 	bl	8001e2c <HAL_GetTick>
 800351c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800351e:	e008      	b.n	8003532 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003520:	f7fe fc84 	bl	8001e2c <HAL_GetTick>
 8003524:	4602      	mov	r2, r0
 8003526:	693b      	ldr	r3, [r7, #16]
 8003528:	1ad3      	subs	r3, r2, r3
 800352a:	2b02      	cmp	r3, #2
 800352c:	d901      	bls.n	8003532 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800352e:	2303      	movs	r3, #3
 8003530:	e057      	b.n	80035e2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003532:	4b10      	ldr	r3, [pc, #64]	@ (8003574 <HAL_RCC_OscConfig+0x4cc>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800353a:	2b00      	cmp	r3, #0
 800353c:	d0f0      	beq.n	8003520 <HAL_RCC_OscConfig+0x478>
 800353e:	e04f      	b.n	80035e0 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003540:	4b0c      	ldr	r3, [pc, #48]	@ (8003574 <HAL_RCC_OscConfig+0x4cc>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	4a0b      	ldr	r2, [pc, #44]	@ (8003574 <HAL_RCC_OscConfig+0x4cc>)
 8003546:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800354a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800354c:	f7fe fc6e 	bl	8001e2c <HAL_GetTick>
 8003550:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003552:	e008      	b.n	8003566 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003554:	f7fe fc6a 	bl	8001e2c <HAL_GetTick>
 8003558:	4602      	mov	r2, r0
 800355a:	693b      	ldr	r3, [r7, #16]
 800355c:	1ad3      	subs	r3, r2, r3
 800355e:	2b02      	cmp	r3, #2
 8003560:	d901      	bls.n	8003566 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8003562:	2303      	movs	r3, #3
 8003564:	e03d      	b.n	80035e2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003566:	4b03      	ldr	r3, [pc, #12]	@ (8003574 <HAL_RCC_OscConfig+0x4cc>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800356e:	2b00      	cmp	r3, #0
 8003570:	d1f0      	bne.n	8003554 <HAL_RCC_OscConfig+0x4ac>
 8003572:	e035      	b.n	80035e0 <HAL_RCC_OscConfig+0x538>
 8003574:	40023800 	.word	0x40023800
 8003578:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800357c:	4b1b      	ldr	r3, [pc, #108]	@ (80035ec <HAL_RCC_OscConfig+0x544>)
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	699b      	ldr	r3, [r3, #24]
 8003586:	2b01      	cmp	r3, #1
 8003588:	d028      	beq.n	80035dc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003594:	429a      	cmp	r2, r3
 8003596:	d121      	bne.n	80035dc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035a2:	429a      	cmp	r2, r3
 80035a4:	d11a      	bne.n	80035dc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80035a6:	68fa      	ldr	r2, [r7, #12]
 80035a8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80035ac:	4013      	ands	r3, r2
 80035ae:	687a      	ldr	r2, [r7, #4]
 80035b0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80035b2:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80035b4:	4293      	cmp	r3, r2
 80035b6:	d111      	bne.n	80035dc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035c2:	085b      	lsrs	r3, r3, #1
 80035c4:	3b01      	subs	r3, #1
 80035c6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80035c8:	429a      	cmp	r2, r3
 80035ca:	d107      	bne.n	80035dc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035d6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80035d8:	429a      	cmp	r2, r3
 80035da:	d001      	beq.n	80035e0 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80035dc:	2301      	movs	r3, #1
 80035de:	e000      	b.n	80035e2 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 80035e0:	2300      	movs	r3, #0
}
 80035e2:	4618      	mov	r0, r3
 80035e4:	3718      	adds	r7, #24
 80035e6:	46bd      	mov	sp, r7
 80035e8:	bd80      	pop	{r7, pc}
 80035ea:	bf00      	nop
 80035ec:	40023800 	.word	0x40023800

080035f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b084      	sub	sp, #16
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
 80035f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80035fa:	2300      	movs	r3, #0
 80035fc:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d101      	bne.n	8003608 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003604:	2301      	movs	r3, #1
 8003606:	e0d0      	b.n	80037aa <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003608:	4b6a      	ldr	r3, [pc, #424]	@ (80037b4 <HAL_RCC_ClockConfig+0x1c4>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f003 030f 	and.w	r3, r3, #15
 8003610:	683a      	ldr	r2, [r7, #0]
 8003612:	429a      	cmp	r2, r3
 8003614:	d910      	bls.n	8003638 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003616:	4b67      	ldr	r3, [pc, #412]	@ (80037b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f023 020f 	bic.w	r2, r3, #15
 800361e:	4965      	ldr	r1, [pc, #404]	@ (80037b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	4313      	orrs	r3, r2
 8003624:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003626:	4b63      	ldr	r3, [pc, #396]	@ (80037b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f003 030f 	and.w	r3, r3, #15
 800362e:	683a      	ldr	r2, [r7, #0]
 8003630:	429a      	cmp	r2, r3
 8003632:	d001      	beq.n	8003638 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003634:	2301      	movs	r3, #1
 8003636:	e0b8      	b.n	80037aa <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f003 0302 	and.w	r3, r3, #2
 8003640:	2b00      	cmp	r3, #0
 8003642:	d020      	beq.n	8003686 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f003 0304 	and.w	r3, r3, #4
 800364c:	2b00      	cmp	r3, #0
 800364e:	d005      	beq.n	800365c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003650:	4b59      	ldr	r3, [pc, #356]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c8>)
 8003652:	689b      	ldr	r3, [r3, #8]
 8003654:	4a58      	ldr	r2, [pc, #352]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c8>)
 8003656:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800365a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f003 0308 	and.w	r3, r3, #8
 8003664:	2b00      	cmp	r3, #0
 8003666:	d005      	beq.n	8003674 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003668:	4b53      	ldr	r3, [pc, #332]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c8>)
 800366a:	689b      	ldr	r3, [r3, #8]
 800366c:	4a52      	ldr	r2, [pc, #328]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c8>)
 800366e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003672:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003674:	4b50      	ldr	r3, [pc, #320]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c8>)
 8003676:	689b      	ldr	r3, [r3, #8]
 8003678:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	689b      	ldr	r3, [r3, #8]
 8003680:	494d      	ldr	r1, [pc, #308]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c8>)
 8003682:	4313      	orrs	r3, r2
 8003684:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f003 0301 	and.w	r3, r3, #1
 800368e:	2b00      	cmp	r3, #0
 8003690:	d040      	beq.n	8003714 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	685b      	ldr	r3, [r3, #4]
 8003696:	2b01      	cmp	r3, #1
 8003698:	d107      	bne.n	80036aa <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800369a:	4b47      	ldr	r3, [pc, #284]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c8>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d115      	bne.n	80036d2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80036a6:	2301      	movs	r3, #1
 80036a8:	e07f      	b.n	80037aa <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	2b02      	cmp	r3, #2
 80036b0:	d107      	bne.n	80036c2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036b2:	4b41      	ldr	r3, [pc, #260]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c8>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d109      	bne.n	80036d2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80036be:	2301      	movs	r3, #1
 80036c0:	e073      	b.n	80037aa <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036c2:	4b3d      	ldr	r3, [pc, #244]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c8>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f003 0302 	and.w	r3, r3, #2
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d101      	bne.n	80036d2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80036ce:	2301      	movs	r3, #1
 80036d0:	e06b      	b.n	80037aa <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80036d2:	4b39      	ldr	r3, [pc, #228]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c8>)
 80036d4:	689b      	ldr	r3, [r3, #8]
 80036d6:	f023 0203 	bic.w	r2, r3, #3
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	685b      	ldr	r3, [r3, #4]
 80036de:	4936      	ldr	r1, [pc, #216]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c8>)
 80036e0:	4313      	orrs	r3, r2
 80036e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80036e4:	f7fe fba2 	bl	8001e2c <HAL_GetTick>
 80036e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036ea:	e00a      	b.n	8003702 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036ec:	f7fe fb9e 	bl	8001e2c <HAL_GetTick>
 80036f0:	4602      	mov	r2, r0
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	1ad3      	subs	r3, r2, r3
 80036f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d901      	bls.n	8003702 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80036fe:	2303      	movs	r3, #3
 8003700:	e053      	b.n	80037aa <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003702:	4b2d      	ldr	r3, [pc, #180]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c8>)
 8003704:	689b      	ldr	r3, [r3, #8]
 8003706:	f003 020c 	and.w	r2, r3, #12
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	009b      	lsls	r3, r3, #2
 8003710:	429a      	cmp	r2, r3
 8003712:	d1eb      	bne.n	80036ec <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003714:	4b27      	ldr	r3, [pc, #156]	@ (80037b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f003 030f 	and.w	r3, r3, #15
 800371c:	683a      	ldr	r2, [r7, #0]
 800371e:	429a      	cmp	r2, r3
 8003720:	d210      	bcs.n	8003744 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003722:	4b24      	ldr	r3, [pc, #144]	@ (80037b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f023 020f 	bic.w	r2, r3, #15
 800372a:	4922      	ldr	r1, [pc, #136]	@ (80037b4 <HAL_RCC_ClockConfig+0x1c4>)
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	4313      	orrs	r3, r2
 8003730:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003732:	4b20      	ldr	r3, [pc, #128]	@ (80037b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f003 030f 	and.w	r3, r3, #15
 800373a:	683a      	ldr	r2, [r7, #0]
 800373c:	429a      	cmp	r2, r3
 800373e:	d001      	beq.n	8003744 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003740:	2301      	movs	r3, #1
 8003742:	e032      	b.n	80037aa <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f003 0304 	and.w	r3, r3, #4
 800374c:	2b00      	cmp	r3, #0
 800374e:	d008      	beq.n	8003762 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003750:	4b19      	ldr	r3, [pc, #100]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c8>)
 8003752:	689b      	ldr	r3, [r3, #8]
 8003754:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	68db      	ldr	r3, [r3, #12]
 800375c:	4916      	ldr	r1, [pc, #88]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c8>)
 800375e:	4313      	orrs	r3, r2
 8003760:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f003 0308 	and.w	r3, r3, #8
 800376a:	2b00      	cmp	r3, #0
 800376c:	d009      	beq.n	8003782 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800376e:	4b12      	ldr	r3, [pc, #72]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c8>)
 8003770:	689b      	ldr	r3, [r3, #8]
 8003772:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	691b      	ldr	r3, [r3, #16]
 800377a:	00db      	lsls	r3, r3, #3
 800377c:	490e      	ldr	r1, [pc, #56]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c8>)
 800377e:	4313      	orrs	r3, r2
 8003780:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003782:	f000 f821 	bl	80037c8 <HAL_RCC_GetSysClockFreq>
 8003786:	4602      	mov	r2, r0
 8003788:	4b0b      	ldr	r3, [pc, #44]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c8>)
 800378a:	689b      	ldr	r3, [r3, #8]
 800378c:	091b      	lsrs	r3, r3, #4
 800378e:	f003 030f 	and.w	r3, r3, #15
 8003792:	490a      	ldr	r1, [pc, #40]	@ (80037bc <HAL_RCC_ClockConfig+0x1cc>)
 8003794:	5ccb      	ldrb	r3, [r1, r3]
 8003796:	fa22 f303 	lsr.w	r3, r2, r3
 800379a:	4a09      	ldr	r2, [pc, #36]	@ (80037c0 <HAL_RCC_ClockConfig+0x1d0>)
 800379c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800379e:	4b09      	ldr	r3, [pc, #36]	@ (80037c4 <HAL_RCC_ClockConfig+0x1d4>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4618      	mov	r0, r3
 80037a4:	f7fe fafe 	bl	8001da4 <HAL_InitTick>

  return HAL_OK;
 80037a8:	2300      	movs	r3, #0
}
 80037aa:	4618      	mov	r0, r3
 80037ac:	3710      	adds	r7, #16
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd80      	pop	{r7, pc}
 80037b2:	bf00      	nop
 80037b4:	40023c00 	.word	0x40023c00
 80037b8:	40023800 	.word	0x40023800
 80037bc:	080080d8 	.word	0x080080d8
 80037c0:	20000000 	.word	0x20000000
 80037c4:	20000004 	.word	0x20000004

080037c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80037c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80037cc:	b090      	sub	sp, #64	@ 0x40
 80037ce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80037d0:	2300      	movs	r3, #0
 80037d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80037d4:	2300      	movs	r3, #0
 80037d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80037d8:	2300      	movs	r3, #0
 80037da:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 80037dc:	2300      	movs	r3, #0
 80037de:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80037e0:	4b59      	ldr	r3, [pc, #356]	@ (8003948 <HAL_RCC_GetSysClockFreq+0x180>)
 80037e2:	689b      	ldr	r3, [r3, #8]
 80037e4:	f003 030c 	and.w	r3, r3, #12
 80037e8:	2b08      	cmp	r3, #8
 80037ea:	d00d      	beq.n	8003808 <HAL_RCC_GetSysClockFreq+0x40>
 80037ec:	2b08      	cmp	r3, #8
 80037ee:	f200 80a1 	bhi.w	8003934 <HAL_RCC_GetSysClockFreq+0x16c>
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d002      	beq.n	80037fc <HAL_RCC_GetSysClockFreq+0x34>
 80037f6:	2b04      	cmp	r3, #4
 80037f8:	d003      	beq.n	8003802 <HAL_RCC_GetSysClockFreq+0x3a>
 80037fa:	e09b      	b.n	8003934 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80037fc:	4b53      	ldr	r3, [pc, #332]	@ (800394c <HAL_RCC_GetSysClockFreq+0x184>)
 80037fe:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003800:	e09b      	b.n	800393a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003802:	4b53      	ldr	r3, [pc, #332]	@ (8003950 <HAL_RCC_GetSysClockFreq+0x188>)
 8003804:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003806:	e098      	b.n	800393a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003808:	4b4f      	ldr	r3, [pc, #316]	@ (8003948 <HAL_RCC_GetSysClockFreq+0x180>)
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003810:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003812:	4b4d      	ldr	r3, [pc, #308]	@ (8003948 <HAL_RCC_GetSysClockFreq+0x180>)
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800381a:	2b00      	cmp	r3, #0
 800381c:	d028      	beq.n	8003870 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800381e:	4b4a      	ldr	r3, [pc, #296]	@ (8003948 <HAL_RCC_GetSysClockFreq+0x180>)
 8003820:	685b      	ldr	r3, [r3, #4]
 8003822:	099b      	lsrs	r3, r3, #6
 8003824:	2200      	movs	r2, #0
 8003826:	623b      	str	r3, [r7, #32]
 8003828:	627a      	str	r2, [r7, #36]	@ 0x24
 800382a:	6a3b      	ldr	r3, [r7, #32]
 800382c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003830:	2100      	movs	r1, #0
 8003832:	4b47      	ldr	r3, [pc, #284]	@ (8003950 <HAL_RCC_GetSysClockFreq+0x188>)
 8003834:	fb03 f201 	mul.w	r2, r3, r1
 8003838:	2300      	movs	r3, #0
 800383a:	fb00 f303 	mul.w	r3, r0, r3
 800383e:	4413      	add	r3, r2
 8003840:	4a43      	ldr	r2, [pc, #268]	@ (8003950 <HAL_RCC_GetSysClockFreq+0x188>)
 8003842:	fba0 1202 	umull	r1, r2, r0, r2
 8003846:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003848:	460a      	mov	r2, r1
 800384a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800384c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800384e:	4413      	add	r3, r2
 8003850:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003852:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003854:	2200      	movs	r2, #0
 8003856:	61bb      	str	r3, [r7, #24]
 8003858:	61fa      	str	r2, [r7, #28]
 800385a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800385e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003862:	f7fd f9c1 	bl	8000be8 <__aeabi_uldivmod>
 8003866:	4602      	mov	r2, r0
 8003868:	460b      	mov	r3, r1
 800386a:	4613      	mov	r3, r2
 800386c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800386e:	e053      	b.n	8003918 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003870:	4b35      	ldr	r3, [pc, #212]	@ (8003948 <HAL_RCC_GetSysClockFreq+0x180>)
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	099b      	lsrs	r3, r3, #6
 8003876:	2200      	movs	r2, #0
 8003878:	613b      	str	r3, [r7, #16]
 800387a:	617a      	str	r2, [r7, #20]
 800387c:	693b      	ldr	r3, [r7, #16]
 800387e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003882:	f04f 0b00 	mov.w	fp, #0
 8003886:	4652      	mov	r2, sl
 8003888:	465b      	mov	r3, fp
 800388a:	f04f 0000 	mov.w	r0, #0
 800388e:	f04f 0100 	mov.w	r1, #0
 8003892:	0159      	lsls	r1, r3, #5
 8003894:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003898:	0150      	lsls	r0, r2, #5
 800389a:	4602      	mov	r2, r0
 800389c:	460b      	mov	r3, r1
 800389e:	ebb2 080a 	subs.w	r8, r2, sl
 80038a2:	eb63 090b 	sbc.w	r9, r3, fp
 80038a6:	f04f 0200 	mov.w	r2, #0
 80038aa:	f04f 0300 	mov.w	r3, #0
 80038ae:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80038b2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80038b6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80038ba:	ebb2 0408 	subs.w	r4, r2, r8
 80038be:	eb63 0509 	sbc.w	r5, r3, r9
 80038c2:	f04f 0200 	mov.w	r2, #0
 80038c6:	f04f 0300 	mov.w	r3, #0
 80038ca:	00eb      	lsls	r3, r5, #3
 80038cc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80038d0:	00e2      	lsls	r2, r4, #3
 80038d2:	4614      	mov	r4, r2
 80038d4:	461d      	mov	r5, r3
 80038d6:	eb14 030a 	adds.w	r3, r4, sl
 80038da:	603b      	str	r3, [r7, #0]
 80038dc:	eb45 030b 	adc.w	r3, r5, fp
 80038e0:	607b      	str	r3, [r7, #4]
 80038e2:	f04f 0200 	mov.w	r2, #0
 80038e6:	f04f 0300 	mov.w	r3, #0
 80038ea:	e9d7 4500 	ldrd	r4, r5, [r7]
 80038ee:	4629      	mov	r1, r5
 80038f0:	028b      	lsls	r3, r1, #10
 80038f2:	4621      	mov	r1, r4
 80038f4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80038f8:	4621      	mov	r1, r4
 80038fa:	028a      	lsls	r2, r1, #10
 80038fc:	4610      	mov	r0, r2
 80038fe:	4619      	mov	r1, r3
 8003900:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003902:	2200      	movs	r2, #0
 8003904:	60bb      	str	r3, [r7, #8]
 8003906:	60fa      	str	r2, [r7, #12]
 8003908:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800390c:	f7fd f96c 	bl	8000be8 <__aeabi_uldivmod>
 8003910:	4602      	mov	r2, r0
 8003912:	460b      	mov	r3, r1
 8003914:	4613      	mov	r3, r2
 8003916:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003918:	4b0b      	ldr	r3, [pc, #44]	@ (8003948 <HAL_RCC_GetSysClockFreq+0x180>)
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	0c1b      	lsrs	r3, r3, #16
 800391e:	f003 0303 	and.w	r3, r3, #3
 8003922:	3301      	adds	r3, #1
 8003924:	005b      	lsls	r3, r3, #1
 8003926:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003928:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800392a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800392c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003930:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003932:	e002      	b.n	800393a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003934:	4b05      	ldr	r3, [pc, #20]	@ (800394c <HAL_RCC_GetSysClockFreq+0x184>)
 8003936:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003938:	bf00      	nop
    }
  }
  return sysclockfreq;
 800393a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800393c:	4618      	mov	r0, r3
 800393e:	3740      	adds	r7, #64	@ 0x40
 8003940:	46bd      	mov	sp, r7
 8003942:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003946:	bf00      	nop
 8003948:	40023800 	.word	0x40023800
 800394c:	00f42400 	.word	0x00f42400
 8003950:	017d7840 	.word	0x017d7840

08003954 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003954:	b480      	push	{r7}
 8003956:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003958:	4b03      	ldr	r3, [pc, #12]	@ (8003968 <HAL_RCC_GetHCLKFreq+0x14>)
 800395a:	681b      	ldr	r3, [r3, #0]
}
 800395c:	4618      	mov	r0, r3
 800395e:	46bd      	mov	sp, r7
 8003960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003964:	4770      	bx	lr
 8003966:	bf00      	nop
 8003968:	20000000 	.word	0x20000000

0800396c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003970:	f7ff fff0 	bl	8003954 <HAL_RCC_GetHCLKFreq>
 8003974:	4602      	mov	r2, r0
 8003976:	4b05      	ldr	r3, [pc, #20]	@ (800398c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003978:	689b      	ldr	r3, [r3, #8]
 800397a:	0a9b      	lsrs	r3, r3, #10
 800397c:	f003 0307 	and.w	r3, r3, #7
 8003980:	4903      	ldr	r1, [pc, #12]	@ (8003990 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003982:	5ccb      	ldrb	r3, [r1, r3]
 8003984:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003988:	4618      	mov	r0, r3
 800398a:	bd80      	pop	{r7, pc}
 800398c:	40023800 	.word	0x40023800
 8003990:	080080e8 	.word	0x080080e8

08003994 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003998:	f7ff ffdc 	bl	8003954 <HAL_RCC_GetHCLKFreq>
 800399c:	4602      	mov	r2, r0
 800399e:	4b05      	ldr	r3, [pc, #20]	@ (80039b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80039a0:	689b      	ldr	r3, [r3, #8]
 80039a2:	0b5b      	lsrs	r3, r3, #13
 80039a4:	f003 0307 	and.w	r3, r3, #7
 80039a8:	4903      	ldr	r1, [pc, #12]	@ (80039b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80039aa:	5ccb      	ldrb	r3, [r1, r3]
 80039ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039b0:	4618      	mov	r0, r3
 80039b2:	bd80      	pop	{r7, pc}
 80039b4:	40023800 	.word	0x40023800
 80039b8:	080080e8 	.word	0x080080e8

080039bc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b088      	sub	sp, #32
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80039c4:	2300      	movs	r3, #0
 80039c6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80039c8:	2300      	movs	r3, #0
 80039ca:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80039cc:	2300      	movs	r3, #0
 80039ce:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80039d0:	2300      	movs	r3, #0
 80039d2:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80039d4:	2300      	movs	r3, #0
 80039d6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f003 0301 	and.w	r3, r3, #1
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d012      	beq.n	8003a0a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80039e4:	4b69      	ldr	r3, [pc, #420]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039e6:	689b      	ldr	r3, [r3, #8]
 80039e8:	4a68      	ldr	r2, [pc, #416]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039ea:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80039ee:	6093      	str	r3, [r2, #8]
 80039f0:	4b66      	ldr	r3, [pc, #408]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039f2:	689a      	ldr	r2, [r3, #8]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039f8:	4964      	ldr	r1, [pc, #400]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039fa:	4313      	orrs	r3, r2
 80039fc:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d101      	bne.n	8003a0a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8003a06:	2301      	movs	r3, #1
 8003a08:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d017      	beq.n	8003a46 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003a16:	4b5d      	ldr	r3, [pc, #372]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a18:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a1c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a24:	4959      	ldr	r1, [pc, #356]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a26:	4313      	orrs	r3, r2
 8003a28:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a30:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003a34:	d101      	bne.n	8003a3a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8003a36:	2301      	movs	r3, #1
 8003a38:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d101      	bne.n	8003a46 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8003a42:	2301      	movs	r3, #1
 8003a44:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d017      	beq.n	8003a82 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003a52:	4b4e      	ldr	r3, [pc, #312]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a54:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a58:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a60:	494a      	ldr	r1, [pc, #296]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a62:	4313      	orrs	r3, r2
 8003a64:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a6c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003a70:	d101      	bne.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003a72:	2301      	movs	r3, #1
 8003a74:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d101      	bne.n	8003a82 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003a7e:	2301      	movs	r3, #1
 8003a80:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d001      	beq.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003a8e:	2301      	movs	r3, #1
 8003a90:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f003 0320 	and.w	r3, r3, #32
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	f000 808b 	beq.w	8003bb6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003aa0:	4b3a      	ldr	r3, [pc, #232]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003aa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aa4:	4a39      	ldr	r2, [pc, #228]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003aa6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003aaa:	6413      	str	r3, [r2, #64]	@ 0x40
 8003aac:	4b37      	ldr	r3, [pc, #220]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003aae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ab0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ab4:	60bb      	str	r3, [r7, #8]
 8003ab6:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003ab8:	4b35      	ldr	r3, [pc, #212]	@ (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4a34      	ldr	r2, [pc, #208]	@ (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003abe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ac2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ac4:	f7fe f9b2 	bl	8001e2c <HAL_GetTick>
 8003ac8:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003aca:	e008      	b.n	8003ade <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003acc:	f7fe f9ae 	bl	8001e2c <HAL_GetTick>
 8003ad0:	4602      	mov	r2, r0
 8003ad2:	697b      	ldr	r3, [r7, #20]
 8003ad4:	1ad3      	subs	r3, r2, r3
 8003ad6:	2b64      	cmp	r3, #100	@ 0x64
 8003ad8:	d901      	bls.n	8003ade <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8003ada:	2303      	movs	r3, #3
 8003adc:	e357      	b.n	800418e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003ade:	4b2c      	ldr	r3, [pc, #176]	@ (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d0f0      	beq.n	8003acc <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003aea:	4b28      	ldr	r3, [pc, #160]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003aec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003aee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003af2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003af4:	693b      	ldr	r3, [r7, #16]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d035      	beq.n	8003b66 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003afe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b02:	693a      	ldr	r2, [r7, #16]
 8003b04:	429a      	cmp	r2, r3
 8003b06:	d02e      	beq.n	8003b66 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003b08:	4b20      	ldr	r3, [pc, #128]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b0c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b10:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003b12:	4b1e      	ldr	r3, [pc, #120]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b16:	4a1d      	ldr	r2, [pc, #116]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b1c:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003b1e:	4b1b      	ldr	r3, [pc, #108]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b22:	4a1a      	ldr	r2, [pc, #104]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b24:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b28:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003b2a:	4a18      	ldr	r2, [pc, #96]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b2c:	693b      	ldr	r3, [r7, #16]
 8003b2e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003b30:	4b16      	ldr	r3, [pc, #88]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b34:	f003 0301 	and.w	r3, r3, #1
 8003b38:	2b01      	cmp	r3, #1
 8003b3a:	d114      	bne.n	8003b66 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b3c:	f7fe f976 	bl	8001e2c <HAL_GetTick>
 8003b40:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b42:	e00a      	b.n	8003b5a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b44:	f7fe f972 	bl	8001e2c <HAL_GetTick>
 8003b48:	4602      	mov	r2, r0
 8003b4a:	697b      	ldr	r3, [r7, #20]
 8003b4c:	1ad3      	subs	r3, r2, r3
 8003b4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d901      	bls.n	8003b5a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003b56:	2303      	movs	r3, #3
 8003b58:	e319      	b.n	800418e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b5a:	4b0c      	ldr	r3, [pc, #48]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b5e:	f003 0302 	and.w	r3, r3, #2
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d0ee      	beq.n	8003b44 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b6a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b6e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003b72:	d111      	bne.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003b74:	4b05      	ldr	r3, [pc, #20]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b76:	689b      	ldr	r3, [r3, #8]
 8003b78:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003b80:	4b04      	ldr	r3, [pc, #16]	@ (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003b82:	400b      	ands	r3, r1
 8003b84:	4901      	ldr	r1, [pc, #4]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b86:	4313      	orrs	r3, r2
 8003b88:	608b      	str	r3, [r1, #8]
 8003b8a:	e00b      	b.n	8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003b8c:	40023800 	.word	0x40023800
 8003b90:	40007000 	.word	0x40007000
 8003b94:	0ffffcff 	.word	0x0ffffcff
 8003b98:	4baa      	ldr	r3, [pc, #680]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003b9a:	689b      	ldr	r3, [r3, #8]
 8003b9c:	4aa9      	ldr	r2, [pc, #676]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003b9e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003ba2:	6093      	str	r3, [r2, #8]
 8003ba4:	4ba7      	ldr	r3, [pc, #668]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003ba6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bb0:	49a4      	ldr	r1, [pc, #656]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003bb2:	4313      	orrs	r3, r2
 8003bb4:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f003 0310 	and.w	r3, r3, #16
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d010      	beq.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003bc2:	4ba0      	ldr	r3, [pc, #640]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003bc4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003bc8:	4a9e      	ldr	r2, [pc, #632]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003bca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003bce:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003bd2:	4b9c      	ldr	r3, [pc, #624]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003bd4:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bdc:	4999      	ldr	r1, [pc, #612]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003bde:	4313      	orrs	r3, r2
 8003be0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d00a      	beq.n	8003c06 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003bf0:	4b94      	ldr	r3, [pc, #592]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003bf2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bf6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003bfe:	4991      	ldr	r1, [pc, #580]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c00:	4313      	orrs	r3, r2
 8003c02:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d00a      	beq.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003c12:	4b8c      	ldr	r3, [pc, #560]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c18:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003c20:	4988      	ldr	r1, [pc, #544]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c22:	4313      	orrs	r3, r2
 8003c24:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d00a      	beq.n	8003c4a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003c34:	4b83      	ldr	r3, [pc, #524]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c3a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003c42:	4980      	ldr	r1, [pc, #512]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c44:	4313      	orrs	r3, r2
 8003c46:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d00a      	beq.n	8003c6c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003c56:	4b7b      	ldr	r3, [pc, #492]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c5c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c64:	4977      	ldr	r1, [pc, #476]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c66:	4313      	orrs	r3, r2
 8003c68:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d00a      	beq.n	8003c8e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003c78:	4b72      	ldr	r3, [pc, #456]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c7e:	f023 0203 	bic.w	r2, r3, #3
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c86:	496f      	ldr	r1, [pc, #444]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c88:	4313      	orrs	r3, r2
 8003c8a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d00a      	beq.n	8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003c9a:	4b6a      	ldr	r3, [pc, #424]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ca0:	f023 020c 	bic.w	r2, r3, #12
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ca8:	4966      	ldr	r1, [pc, #408]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003caa:	4313      	orrs	r3, r2
 8003cac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d00a      	beq.n	8003cd2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003cbc:	4b61      	ldr	r3, [pc, #388]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003cbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cc2:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cca:	495e      	ldr	r1, [pc, #376]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003ccc:	4313      	orrs	r3, r2
 8003cce:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d00a      	beq.n	8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003cde:	4b59      	ldr	r3, [pc, #356]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003ce0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ce4:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003cec:	4955      	ldr	r1, [pc, #340]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003cee:	4313      	orrs	r3, r2
 8003cf0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d00a      	beq.n	8003d16 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003d00:	4b50      	ldr	r3, [pc, #320]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d06:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d0e:	494d      	ldr	r1, [pc, #308]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d10:	4313      	orrs	r3, r2
 8003d12:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d00a      	beq.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003d22:	4b48      	ldr	r3, [pc, #288]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d28:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d30:	4944      	ldr	r1, [pc, #272]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d32:	4313      	orrs	r3, r2
 8003d34:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d00a      	beq.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003d44:	4b3f      	ldr	r3, [pc, #252]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d4a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d52:	493c      	ldr	r1, [pc, #240]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d54:	4313      	orrs	r3, r2
 8003d56:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d00a      	beq.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003d66:	4b37      	ldr	r3, [pc, #220]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d6c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d74:	4933      	ldr	r1, [pc, #204]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d76:	4313      	orrs	r3, r2
 8003d78:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d00a      	beq.n	8003d9e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003d88:	4b2e      	ldr	r3, [pc, #184]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d8e:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003d96:	492b      	ldr	r1, [pc, #172]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d98:	4313      	orrs	r3, r2
 8003d9a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d011      	beq.n	8003dce <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003daa:	4b26      	ldr	r3, [pc, #152]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003dac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003db0:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003db8:	4922      	ldr	r1, [pc, #136]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003dba:	4313      	orrs	r3, r2
 8003dbc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003dc4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003dc8:	d101      	bne.n	8003dce <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f003 0308 	and.w	r3, r3, #8
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d001      	beq.n	8003dde <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8003dda:	2301      	movs	r3, #1
 8003ddc:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d00a      	beq.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003dea:	4b16      	ldr	r3, [pc, #88]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003dec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003df0:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003df8:	4912      	ldr	r1, [pc, #72]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003dfa:	4313      	orrs	r3, r2
 8003dfc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d00b      	beq.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003e0c:	4b0d      	ldr	r3, [pc, #52]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003e0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e12:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e1c:	4909      	ldr	r1, [pc, #36]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003e24:	69fb      	ldr	r3, [r7, #28]
 8003e26:	2b01      	cmp	r3, #1
 8003e28:	d006      	beq.n	8003e38 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	f000 80d9 	beq.w	8003fea <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003e38:	4b02      	ldr	r3, [pc, #8]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	4a01      	ldr	r2, [pc, #4]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003e3e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003e42:	e001      	b.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8003e44:	40023800 	.word	0x40023800
 8003e48:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e4a:	f7fd ffef 	bl	8001e2c <HAL_GetTick>
 8003e4e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003e50:	e008      	b.n	8003e64 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003e52:	f7fd ffeb 	bl	8001e2c <HAL_GetTick>
 8003e56:	4602      	mov	r2, r0
 8003e58:	697b      	ldr	r3, [r7, #20]
 8003e5a:	1ad3      	subs	r3, r2, r3
 8003e5c:	2b64      	cmp	r3, #100	@ 0x64
 8003e5e:	d901      	bls.n	8003e64 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003e60:	2303      	movs	r3, #3
 8003e62:	e194      	b.n	800418e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003e64:	4b6c      	ldr	r3, [pc, #432]	@ (8004018 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d1f0      	bne.n	8003e52 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f003 0301 	and.w	r3, r3, #1
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d021      	beq.n	8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d11d      	bne.n	8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003e84:	4b64      	ldr	r3, [pc, #400]	@ (8004018 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e86:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003e8a:	0c1b      	lsrs	r3, r3, #16
 8003e8c:	f003 0303 	and.w	r3, r3, #3
 8003e90:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003e92:	4b61      	ldr	r3, [pc, #388]	@ (8004018 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e94:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003e98:	0e1b      	lsrs	r3, r3, #24
 8003e9a:	f003 030f 	and.w	r3, r3, #15
 8003e9e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	019a      	lsls	r2, r3, #6
 8003ea6:	693b      	ldr	r3, [r7, #16]
 8003ea8:	041b      	lsls	r3, r3, #16
 8003eaa:	431a      	orrs	r2, r3
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	061b      	lsls	r3, r3, #24
 8003eb0:	431a      	orrs	r2, r3
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	689b      	ldr	r3, [r3, #8]
 8003eb6:	071b      	lsls	r3, r3, #28
 8003eb8:	4957      	ldr	r1, [pc, #348]	@ (8004018 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003eba:	4313      	orrs	r3, r2
 8003ebc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d004      	beq.n	8003ed6 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ed0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003ed4:	d00a      	beq.n	8003eec <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d02e      	beq.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ee6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003eea:	d129      	bne.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003eec:	4b4a      	ldr	r3, [pc, #296]	@ (8004018 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003eee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003ef2:	0c1b      	lsrs	r3, r3, #16
 8003ef4:	f003 0303 	and.w	r3, r3, #3
 8003ef8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003efa:	4b47      	ldr	r3, [pc, #284]	@ (8004018 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003efc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003f00:	0f1b      	lsrs	r3, r3, #28
 8003f02:	f003 0307 	and.w	r3, r3, #7
 8003f06:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	685b      	ldr	r3, [r3, #4]
 8003f0c:	019a      	lsls	r2, r3, #6
 8003f0e:	693b      	ldr	r3, [r7, #16]
 8003f10:	041b      	lsls	r3, r3, #16
 8003f12:	431a      	orrs	r2, r3
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	68db      	ldr	r3, [r3, #12]
 8003f18:	061b      	lsls	r3, r3, #24
 8003f1a:	431a      	orrs	r2, r3
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	071b      	lsls	r3, r3, #28
 8003f20:	493d      	ldr	r1, [pc, #244]	@ (8004018 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003f22:	4313      	orrs	r3, r2
 8003f24:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003f28:	4b3b      	ldr	r3, [pc, #236]	@ (8004018 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003f2a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003f2e:	f023 021f 	bic.w	r2, r3, #31
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f36:	3b01      	subs	r3, #1
 8003f38:	4937      	ldr	r1, [pc, #220]	@ (8004018 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d01d      	beq.n	8003f88 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003f4c:	4b32      	ldr	r3, [pc, #200]	@ (8004018 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003f4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003f52:	0e1b      	lsrs	r3, r3, #24
 8003f54:	f003 030f 	and.w	r3, r3, #15
 8003f58:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003f5a:	4b2f      	ldr	r3, [pc, #188]	@ (8004018 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003f5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003f60:	0f1b      	lsrs	r3, r3, #28
 8003f62:	f003 0307 	and.w	r3, r3, #7
 8003f66:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	019a      	lsls	r2, r3, #6
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	691b      	ldr	r3, [r3, #16]
 8003f72:	041b      	lsls	r3, r3, #16
 8003f74:	431a      	orrs	r2, r3
 8003f76:	693b      	ldr	r3, [r7, #16]
 8003f78:	061b      	lsls	r3, r3, #24
 8003f7a:	431a      	orrs	r2, r3
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	071b      	lsls	r3, r3, #28
 8003f80:	4925      	ldr	r1, [pc, #148]	@ (8004018 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003f82:	4313      	orrs	r3, r2
 8003f84:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d011      	beq.n	8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	685b      	ldr	r3, [r3, #4]
 8003f98:	019a      	lsls	r2, r3, #6
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	691b      	ldr	r3, [r3, #16]
 8003f9e:	041b      	lsls	r3, r3, #16
 8003fa0:	431a      	orrs	r2, r3
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	68db      	ldr	r3, [r3, #12]
 8003fa6:	061b      	lsls	r3, r3, #24
 8003fa8:	431a      	orrs	r2, r3
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	689b      	ldr	r3, [r3, #8]
 8003fae:	071b      	lsls	r3, r3, #28
 8003fb0:	4919      	ldr	r1, [pc, #100]	@ (8004018 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003fb2:	4313      	orrs	r3, r2
 8003fb4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003fb8:	4b17      	ldr	r3, [pc, #92]	@ (8004018 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4a16      	ldr	r2, [pc, #88]	@ (8004018 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003fbe:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003fc2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003fc4:	f7fd ff32 	bl	8001e2c <HAL_GetTick>
 8003fc8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003fca:	e008      	b.n	8003fde <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003fcc:	f7fd ff2e 	bl	8001e2c <HAL_GetTick>
 8003fd0:	4602      	mov	r2, r0
 8003fd2:	697b      	ldr	r3, [r7, #20]
 8003fd4:	1ad3      	subs	r3, r2, r3
 8003fd6:	2b64      	cmp	r3, #100	@ 0x64
 8003fd8:	d901      	bls.n	8003fde <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003fda:	2303      	movs	r3, #3
 8003fdc:	e0d7      	b.n	800418e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003fde:	4b0e      	ldr	r3, [pc, #56]	@ (8004018 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d0f0      	beq.n	8003fcc <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003fea:	69bb      	ldr	r3, [r7, #24]
 8003fec:	2b01      	cmp	r3, #1
 8003fee:	f040 80cd 	bne.w	800418c <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003ff2:	4b09      	ldr	r3, [pc, #36]	@ (8004018 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4a08      	ldr	r2, [pc, #32]	@ (8004018 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003ff8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ffc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ffe:	f7fd ff15 	bl	8001e2c <HAL_GetTick>
 8004002:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004004:	e00a      	b.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004006:	f7fd ff11 	bl	8001e2c <HAL_GetTick>
 800400a:	4602      	mov	r2, r0
 800400c:	697b      	ldr	r3, [r7, #20]
 800400e:	1ad3      	subs	r3, r2, r3
 8004010:	2b64      	cmp	r3, #100	@ 0x64
 8004012:	d903      	bls.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004014:	2303      	movs	r3, #3
 8004016:	e0ba      	b.n	800418e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8004018:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800401c:	4b5e      	ldr	r3, [pc, #376]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004024:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004028:	d0ed      	beq.n	8004006 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004032:	2b00      	cmp	r3, #0
 8004034:	d003      	beq.n	800403e <HAL_RCCEx_PeriphCLKConfig+0x682>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800403a:	2b00      	cmp	r3, #0
 800403c:	d009      	beq.n	8004052 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004046:	2b00      	cmp	r3, #0
 8004048:	d02e      	beq.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800404e:	2b00      	cmp	r3, #0
 8004050:	d12a      	bne.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004052:	4b51      	ldr	r3, [pc, #324]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004054:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004058:	0c1b      	lsrs	r3, r3, #16
 800405a:	f003 0303 	and.w	r3, r3, #3
 800405e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004060:	4b4d      	ldr	r3, [pc, #308]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004062:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004066:	0f1b      	lsrs	r3, r3, #28
 8004068:	f003 0307 	and.w	r3, r3, #7
 800406c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	695b      	ldr	r3, [r3, #20]
 8004072:	019a      	lsls	r2, r3, #6
 8004074:	693b      	ldr	r3, [r7, #16]
 8004076:	041b      	lsls	r3, r3, #16
 8004078:	431a      	orrs	r2, r3
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	699b      	ldr	r3, [r3, #24]
 800407e:	061b      	lsls	r3, r3, #24
 8004080:	431a      	orrs	r2, r3
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	071b      	lsls	r3, r3, #28
 8004086:	4944      	ldr	r1, [pc, #272]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004088:	4313      	orrs	r3, r2
 800408a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800408e:	4b42      	ldr	r3, [pc, #264]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004090:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004094:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800409c:	3b01      	subs	r3, #1
 800409e:	021b      	lsls	r3, r3, #8
 80040a0:	493d      	ldr	r1, [pc, #244]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80040a2:	4313      	orrs	r3, r2
 80040a4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d022      	beq.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0x73e>
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80040b8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80040bc:	d11d      	bne.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80040be:	4b36      	ldr	r3, [pc, #216]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80040c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040c4:	0e1b      	lsrs	r3, r3, #24
 80040c6:	f003 030f 	and.w	r3, r3, #15
 80040ca:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80040cc:	4b32      	ldr	r3, [pc, #200]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80040ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040d2:	0f1b      	lsrs	r3, r3, #28
 80040d4:	f003 0307 	and.w	r3, r3, #7
 80040d8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	695b      	ldr	r3, [r3, #20]
 80040de:	019a      	lsls	r2, r3, #6
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6a1b      	ldr	r3, [r3, #32]
 80040e4:	041b      	lsls	r3, r3, #16
 80040e6:	431a      	orrs	r2, r3
 80040e8:	693b      	ldr	r3, [r7, #16]
 80040ea:	061b      	lsls	r3, r3, #24
 80040ec:	431a      	orrs	r2, r3
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	071b      	lsls	r3, r3, #28
 80040f2:	4929      	ldr	r1, [pc, #164]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80040f4:	4313      	orrs	r3, r2
 80040f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f003 0308 	and.w	r3, r3, #8
 8004102:	2b00      	cmp	r3, #0
 8004104:	d028      	beq.n	8004158 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004106:	4b24      	ldr	r3, [pc, #144]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004108:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800410c:	0e1b      	lsrs	r3, r3, #24
 800410e:	f003 030f 	and.w	r3, r3, #15
 8004112:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004114:	4b20      	ldr	r3, [pc, #128]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004116:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800411a:	0c1b      	lsrs	r3, r3, #16
 800411c:	f003 0303 	and.w	r3, r3, #3
 8004120:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	695b      	ldr	r3, [r3, #20]
 8004126:	019a      	lsls	r2, r3, #6
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	041b      	lsls	r3, r3, #16
 800412c:	431a      	orrs	r2, r3
 800412e:	693b      	ldr	r3, [r7, #16]
 8004130:	061b      	lsls	r3, r3, #24
 8004132:	431a      	orrs	r2, r3
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	69db      	ldr	r3, [r3, #28]
 8004138:	071b      	lsls	r3, r3, #28
 800413a:	4917      	ldr	r1, [pc, #92]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800413c:	4313      	orrs	r3, r2
 800413e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004142:	4b15      	ldr	r3, [pc, #84]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004144:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004148:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004150:	4911      	ldr	r1, [pc, #68]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004152:	4313      	orrs	r3, r2
 8004154:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004158:	4b0f      	ldr	r3, [pc, #60]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	4a0e      	ldr	r2, [pc, #56]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800415e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004162:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004164:	f7fd fe62 	bl	8001e2c <HAL_GetTick>
 8004168:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800416a:	e008      	b.n	800417e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800416c:	f7fd fe5e 	bl	8001e2c <HAL_GetTick>
 8004170:	4602      	mov	r2, r0
 8004172:	697b      	ldr	r3, [r7, #20]
 8004174:	1ad3      	subs	r3, r2, r3
 8004176:	2b64      	cmp	r3, #100	@ 0x64
 8004178:	d901      	bls.n	800417e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800417a:	2303      	movs	r3, #3
 800417c:	e007      	b.n	800418e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800417e:	4b06      	ldr	r3, [pc, #24]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004186:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800418a:	d1ef      	bne.n	800416c <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 800418c:	2300      	movs	r3, #0
}
 800418e:	4618      	mov	r0, r3
 8004190:	3720      	adds	r7, #32
 8004192:	46bd      	mov	sp, r7
 8004194:	bd80      	pop	{r7, pc}
 8004196:	bf00      	nop
 8004198:	40023800 	.word	0x40023800

0800419c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b082      	sub	sp, #8
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d101      	bne.n	80041ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80041aa:	2301      	movs	r3, #1
 80041ac:	e049      	b.n	8004242 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041b4:	b2db      	uxtb	r3, r3
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d106      	bne.n	80041c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	2200      	movs	r2, #0
 80041be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80041c2:	6878      	ldr	r0, [r7, #4]
 80041c4:	f7fd fce0 	bl	8001b88 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2202      	movs	r2, #2
 80041cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681a      	ldr	r2, [r3, #0]
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	3304      	adds	r3, #4
 80041d8:	4619      	mov	r1, r3
 80041da:	4610      	mov	r0, r2
 80041dc:	f000 f9de 	bl	800459c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2201      	movs	r2, #1
 80041e4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2201      	movs	r2, #1
 80041ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2201      	movs	r2, #1
 80041f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2201      	movs	r2, #1
 80041fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2201      	movs	r2, #1
 8004204:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2201      	movs	r2, #1
 800420c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2201      	movs	r2, #1
 8004214:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2201      	movs	r2, #1
 800421c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2201      	movs	r2, #1
 8004224:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2201      	movs	r2, #1
 800422c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2201      	movs	r2, #1
 8004234:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2201      	movs	r2, #1
 800423c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004240:	2300      	movs	r3, #0
}
 8004242:	4618      	mov	r0, r3
 8004244:	3708      	adds	r7, #8
 8004246:	46bd      	mov	sp, r7
 8004248:	bd80      	pop	{r7, pc}
	...

0800424c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800424c:	b480      	push	{r7}
 800424e:	b085      	sub	sp, #20
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800425a:	b2db      	uxtb	r3, r3
 800425c:	2b01      	cmp	r3, #1
 800425e:	d001      	beq.n	8004264 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004260:	2301      	movs	r3, #1
 8004262:	e054      	b.n	800430e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2202      	movs	r2, #2
 8004268:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	68da      	ldr	r2, [r3, #12]
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f042 0201 	orr.w	r2, r2, #1
 800427a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	4a26      	ldr	r2, [pc, #152]	@ (800431c <HAL_TIM_Base_Start_IT+0xd0>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d022      	beq.n	80042cc <HAL_TIM_Base_Start_IT+0x80>
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800428e:	d01d      	beq.n	80042cc <HAL_TIM_Base_Start_IT+0x80>
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4a22      	ldr	r2, [pc, #136]	@ (8004320 <HAL_TIM_Base_Start_IT+0xd4>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d018      	beq.n	80042cc <HAL_TIM_Base_Start_IT+0x80>
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	4a21      	ldr	r2, [pc, #132]	@ (8004324 <HAL_TIM_Base_Start_IT+0xd8>)
 80042a0:	4293      	cmp	r3, r2
 80042a2:	d013      	beq.n	80042cc <HAL_TIM_Base_Start_IT+0x80>
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	4a1f      	ldr	r2, [pc, #124]	@ (8004328 <HAL_TIM_Base_Start_IT+0xdc>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d00e      	beq.n	80042cc <HAL_TIM_Base_Start_IT+0x80>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	4a1e      	ldr	r2, [pc, #120]	@ (800432c <HAL_TIM_Base_Start_IT+0xe0>)
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d009      	beq.n	80042cc <HAL_TIM_Base_Start_IT+0x80>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	4a1c      	ldr	r2, [pc, #112]	@ (8004330 <HAL_TIM_Base_Start_IT+0xe4>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d004      	beq.n	80042cc <HAL_TIM_Base_Start_IT+0x80>
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	4a1b      	ldr	r2, [pc, #108]	@ (8004334 <HAL_TIM_Base_Start_IT+0xe8>)
 80042c8:	4293      	cmp	r3, r2
 80042ca:	d115      	bne.n	80042f8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	689a      	ldr	r2, [r3, #8]
 80042d2:	4b19      	ldr	r3, [pc, #100]	@ (8004338 <HAL_TIM_Base_Start_IT+0xec>)
 80042d4:	4013      	ands	r3, r2
 80042d6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	2b06      	cmp	r3, #6
 80042dc:	d015      	beq.n	800430a <HAL_TIM_Base_Start_IT+0xbe>
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042e4:	d011      	beq.n	800430a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	681a      	ldr	r2, [r3, #0]
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f042 0201 	orr.w	r2, r2, #1
 80042f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042f6:	e008      	b.n	800430a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	681a      	ldr	r2, [r3, #0]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f042 0201 	orr.w	r2, r2, #1
 8004306:	601a      	str	r2, [r3, #0]
 8004308:	e000      	b.n	800430c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800430a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800430c:	2300      	movs	r3, #0
}
 800430e:	4618      	mov	r0, r3
 8004310:	3714      	adds	r7, #20
 8004312:	46bd      	mov	sp, r7
 8004314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004318:	4770      	bx	lr
 800431a:	bf00      	nop
 800431c:	40010000 	.word	0x40010000
 8004320:	40000400 	.word	0x40000400
 8004324:	40000800 	.word	0x40000800
 8004328:	40000c00 	.word	0x40000c00
 800432c:	40010400 	.word	0x40010400
 8004330:	40014000 	.word	0x40014000
 8004334:	40001800 	.word	0x40001800
 8004338:	00010007 	.word	0x00010007

0800433c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800433c:	b580      	push	{r7, lr}
 800433e:	b084      	sub	sp, #16
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	68db      	ldr	r3, [r3, #12]
 800434a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	691b      	ldr	r3, [r3, #16]
 8004352:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004354:	68bb      	ldr	r3, [r7, #8]
 8004356:	f003 0302 	and.w	r3, r3, #2
 800435a:	2b00      	cmp	r3, #0
 800435c:	d020      	beq.n	80043a0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	f003 0302 	and.w	r3, r3, #2
 8004364:	2b00      	cmp	r3, #0
 8004366:	d01b      	beq.n	80043a0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f06f 0202 	mvn.w	r2, #2
 8004370:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2201      	movs	r2, #1
 8004376:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	699b      	ldr	r3, [r3, #24]
 800437e:	f003 0303 	and.w	r3, r3, #3
 8004382:	2b00      	cmp	r3, #0
 8004384:	d003      	beq.n	800438e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004386:	6878      	ldr	r0, [r7, #4]
 8004388:	f000 f8e9 	bl	800455e <HAL_TIM_IC_CaptureCallback>
 800438c:	e005      	b.n	800439a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800438e:	6878      	ldr	r0, [r7, #4]
 8004390:	f000 f8db 	bl	800454a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004394:	6878      	ldr	r0, [r7, #4]
 8004396:	f000 f8ec 	bl	8004572 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	2200      	movs	r2, #0
 800439e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	f003 0304 	and.w	r3, r3, #4
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d020      	beq.n	80043ec <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	f003 0304 	and.w	r3, r3, #4
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d01b      	beq.n	80043ec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f06f 0204 	mvn.w	r2, #4
 80043bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2202      	movs	r2, #2
 80043c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	699b      	ldr	r3, [r3, #24]
 80043ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d003      	beq.n	80043da <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043d2:	6878      	ldr	r0, [r7, #4]
 80043d4:	f000 f8c3 	bl	800455e <HAL_TIM_IC_CaptureCallback>
 80043d8:	e005      	b.n	80043e6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043da:	6878      	ldr	r0, [r7, #4]
 80043dc:	f000 f8b5 	bl	800454a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043e0:	6878      	ldr	r0, [r7, #4]
 80043e2:	f000 f8c6 	bl	8004572 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2200      	movs	r2, #0
 80043ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80043ec:	68bb      	ldr	r3, [r7, #8]
 80043ee:	f003 0308 	and.w	r3, r3, #8
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d020      	beq.n	8004438 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	f003 0308 	and.w	r3, r3, #8
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d01b      	beq.n	8004438 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f06f 0208 	mvn.w	r2, #8
 8004408:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2204      	movs	r2, #4
 800440e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	69db      	ldr	r3, [r3, #28]
 8004416:	f003 0303 	and.w	r3, r3, #3
 800441a:	2b00      	cmp	r3, #0
 800441c:	d003      	beq.n	8004426 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800441e:	6878      	ldr	r0, [r7, #4]
 8004420:	f000 f89d 	bl	800455e <HAL_TIM_IC_CaptureCallback>
 8004424:	e005      	b.n	8004432 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004426:	6878      	ldr	r0, [r7, #4]
 8004428:	f000 f88f 	bl	800454a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800442c:	6878      	ldr	r0, [r7, #4]
 800442e:	f000 f8a0 	bl	8004572 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2200      	movs	r2, #0
 8004436:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	f003 0310 	and.w	r3, r3, #16
 800443e:	2b00      	cmp	r3, #0
 8004440:	d020      	beq.n	8004484 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	f003 0310 	and.w	r3, r3, #16
 8004448:	2b00      	cmp	r3, #0
 800444a:	d01b      	beq.n	8004484 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f06f 0210 	mvn.w	r2, #16
 8004454:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2208      	movs	r2, #8
 800445a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	69db      	ldr	r3, [r3, #28]
 8004462:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004466:	2b00      	cmp	r3, #0
 8004468:	d003      	beq.n	8004472 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800446a:	6878      	ldr	r0, [r7, #4]
 800446c:	f000 f877 	bl	800455e <HAL_TIM_IC_CaptureCallback>
 8004470:	e005      	b.n	800447e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004472:	6878      	ldr	r0, [r7, #4]
 8004474:	f000 f869 	bl	800454a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004478:	6878      	ldr	r0, [r7, #4]
 800447a:	f000 f87a 	bl	8004572 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2200      	movs	r2, #0
 8004482:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004484:	68bb      	ldr	r3, [r7, #8]
 8004486:	f003 0301 	and.w	r3, r3, #1
 800448a:	2b00      	cmp	r3, #0
 800448c:	d00c      	beq.n	80044a8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	f003 0301 	and.w	r3, r3, #1
 8004494:	2b00      	cmp	r3, #0
 8004496:	d007      	beq.n	80044a8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f06f 0201 	mvn.w	r2, #1
 80044a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80044a2:	6878      	ldr	r0, [r7, #4]
 80044a4:	f7fc fd36 	bl	8000f14 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80044a8:	68bb      	ldr	r3, [r7, #8]
 80044aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d104      	bne.n	80044bc <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80044b2:	68bb      	ldr	r3, [r7, #8]
 80044b4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d00c      	beq.n	80044d6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d007      	beq.n	80044d6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80044ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80044d0:	6878      	ldr	r0, [r7, #4]
 80044d2:	f000 f9a1 	bl	8004818 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80044d6:	68bb      	ldr	r3, [r7, #8]
 80044d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d00c      	beq.n	80044fa <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d007      	beq.n	80044fa <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80044f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80044f4:	6878      	ldr	r0, [r7, #4]
 80044f6:	f000 f999 	bl	800482c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80044fa:	68bb      	ldr	r3, [r7, #8]
 80044fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004500:	2b00      	cmp	r3, #0
 8004502:	d00c      	beq.n	800451e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800450a:	2b00      	cmp	r3, #0
 800450c:	d007      	beq.n	800451e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004516:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004518:	6878      	ldr	r0, [r7, #4]
 800451a:	f000 f834 	bl	8004586 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800451e:	68bb      	ldr	r3, [r7, #8]
 8004520:	f003 0320 	and.w	r3, r3, #32
 8004524:	2b00      	cmp	r3, #0
 8004526:	d00c      	beq.n	8004542 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	f003 0320 	and.w	r3, r3, #32
 800452e:	2b00      	cmp	r3, #0
 8004530:	d007      	beq.n	8004542 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f06f 0220 	mvn.w	r2, #32
 800453a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800453c:	6878      	ldr	r0, [r7, #4]
 800453e:	f000 f961 	bl	8004804 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004542:	bf00      	nop
 8004544:	3710      	adds	r7, #16
 8004546:	46bd      	mov	sp, r7
 8004548:	bd80      	pop	{r7, pc}

0800454a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800454a:	b480      	push	{r7}
 800454c:	b083      	sub	sp, #12
 800454e:	af00      	add	r7, sp, #0
 8004550:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004552:	bf00      	nop
 8004554:	370c      	adds	r7, #12
 8004556:	46bd      	mov	sp, r7
 8004558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455c:	4770      	bx	lr

0800455e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800455e:	b480      	push	{r7}
 8004560:	b083      	sub	sp, #12
 8004562:	af00      	add	r7, sp, #0
 8004564:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004566:	bf00      	nop
 8004568:	370c      	adds	r7, #12
 800456a:	46bd      	mov	sp, r7
 800456c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004570:	4770      	bx	lr

08004572 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004572:	b480      	push	{r7}
 8004574:	b083      	sub	sp, #12
 8004576:	af00      	add	r7, sp, #0
 8004578:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800457a:	bf00      	nop
 800457c:	370c      	adds	r7, #12
 800457e:	46bd      	mov	sp, r7
 8004580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004584:	4770      	bx	lr

08004586 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004586:	b480      	push	{r7}
 8004588:	b083      	sub	sp, #12
 800458a:	af00      	add	r7, sp, #0
 800458c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800458e:	bf00      	nop
 8004590:	370c      	adds	r7, #12
 8004592:	46bd      	mov	sp, r7
 8004594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004598:	4770      	bx	lr
	...

0800459c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800459c:	b480      	push	{r7}
 800459e:	b085      	sub	sp, #20
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
 80045a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	4a43      	ldr	r2, [pc, #268]	@ (80046bc <TIM_Base_SetConfig+0x120>)
 80045b0:	4293      	cmp	r3, r2
 80045b2:	d013      	beq.n	80045dc <TIM_Base_SetConfig+0x40>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045ba:	d00f      	beq.n	80045dc <TIM_Base_SetConfig+0x40>
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	4a40      	ldr	r2, [pc, #256]	@ (80046c0 <TIM_Base_SetConfig+0x124>)
 80045c0:	4293      	cmp	r3, r2
 80045c2:	d00b      	beq.n	80045dc <TIM_Base_SetConfig+0x40>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	4a3f      	ldr	r2, [pc, #252]	@ (80046c4 <TIM_Base_SetConfig+0x128>)
 80045c8:	4293      	cmp	r3, r2
 80045ca:	d007      	beq.n	80045dc <TIM_Base_SetConfig+0x40>
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	4a3e      	ldr	r2, [pc, #248]	@ (80046c8 <TIM_Base_SetConfig+0x12c>)
 80045d0:	4293      	cmp	r3, r2
 80045d2:	d003      	beq.n	80045dc <TIM_Base_SetConfig+0x40>
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	4a3d      	ldr	r2, [pc, #244]	@ (80046cc <TIM_Base_SetConfig+0x130>)
 80045d8:	4293      	cmp	r3, r2
 80045da:	d108      	bne.n	80045ee <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	68fa      	ldr	r2, [r7, #12]
 80045ea:	4313      	orrs	r3, r2
 80045ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	4a32      	ldr	r2, [pc, #200]	@ (80046bc <TIM_Base_SetConfig+0x120>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d02b      	beq.n	800464e <TIM_Base_SetConfig+0xb2>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045fc:	d027      	beq.n	800464e <TIM_Base_SetConfig+0xb2>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	4a2f      	ldr	r2, [pc, #188]	@ (80046c0 <TIM_Base_SetConfig+0x124>)
 8004602:	4293      	cmp	r3, r2
 8004604:	d023      	beq.n	800464e <TIM_Base_SetConfig+0xb2>
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	4a2e      	ldr	r2, [pc, #184]	@ (80046c4 <TIM_Base_SetConfig+0x128>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d01f      	beq.n	800464e <TIM_Base_SetConfig+0xb2>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	4a2d      	ldr	r2, [pc, #180]	@ (80046c8 <TIM_Base_SetConfig+0x12c>)
 8004612:	4293      	cmp	r3, r2
 8004614:	d01b      	beq.n	800464e <TIM_Base_SetConfig+0xb2>
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	4a2c      	ldr	r2, [pc, #176]	@ (80046cc <TIM_Base_SetConfig+0x130>)
 800461a:	4293      	cmp	r3, r2
 800461c:	d017      	beq.n	800464e <TIM_Base_SetConfig+0xb2>
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	4a2b      	ldr	r2, [pc, #172]	@ (80046d0 <TIM_Base_SetConfig+0x134>)
 8004622:	4293      	cmp	r3, r2
 8004624:	d013      	beq.n	800464e <TIM_Base_SetConfig+0xb2>
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	4a2a      	ldr	r2, [pc, #168]	@ (80046d4 <TIM_Base_SetConfig+0x138>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d00f      	beq.n	800464e <TIM_Base_SetConfig+0xb2>
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	4a29      	ldr	r2, [pc, #164]	@ (80046d8 <TIM_Base_SetConfig+0x13c>)
 8004632:	4293      	cmp	r3, r2
 8004634:	d00b      	beq.n	800464e <TIM_Base_SetConfig+0xb2>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	4a28      	ldr	r2, [pc, #160]	@ (80046dc <TIM_Base_SetConfig+0x140>)
 800463a:	4293      	cmp	r3, r2
 800463c:	d007      	beq.n	800464e <TIM_Base_SetConfig+0xb2>
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	4a27      	ldr	r2, [pc, #156]	@ (80046e0 <TIM_Base_SetConfig+0x144>)
 8004642:	4293      	cmp	r3, r2
 8004644:	d003      	beq.n	800464e <TIM_Base_SetConfig+0xb2>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	4a26      	ldr	r2, [pc, #152]	@ (80046e4 <TIM_Base_SetConfig+0x148>)
 800464a:	4293      	cmp	r3, r2
 800464c:	d108      	bne.n	8004660 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004654:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	68db      	ldr	r3, [r3, #12]
 800465a:	68fa      	ldr	r2, [r7, #12]
 800465c:	4313      	orrs	r3, r2
 800465e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004666:	683b      	ldr	r3, [r7, #0]
 8004668:	695b      	ldr	r3, [r3, #20]
 800466a:	4313      	orrs	r3, r2
 800466c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	689a      	ldr	r2, [r3, #8]
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	681a      	ldr	r2, [r3, #0]
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	4a0e      	ldr	r2, [pc, #56]	@ (80046bc <TIM_Base_SetConfig+0x120>)
 8004682:	4293      	cmp	r3, r2
 8004684:	d003      	beq.n	800468e <TIM_Base_SetConfig+0xf2>
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	4a10      	ldr	r2, [pc, #64]	@ (80046cc <TIM_Base_SetConfig+0x130>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d103      	bne.n	8004696 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800468e:	683b      	ldr	r3, [r7, #0]
 8004690:	691a      	ldr	r2, [r3, #16]
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f043 0204 	orr.w	r2, r3, #4
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2201      	movs	r2, #1
 80046a6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	68fa      	ldr	r2, [r7, #12]
 80046ac:	601a      	str	r2, [r3, #0]
}
 80046ae:	bf00      	nop
 80046b0:	3714      	adds	r7, #20
 80046b2:	46bd      	mov	sp, r7
 80046b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b8:	4770      	bx	lr
 80046ba:	bf00      	nop
 80046bc:	40010000 	.word	0x40010000
 80046c0:	40000400 	.word	0x40000400
 80046c4:	40000800 	.word	0x40000800
 80046c8:	40000c00 	.word	0x40000c00
 80046cc:	40010400 	.word	0x40010400
 80046d0:	40014000 	.word	0x40014000
 80046d4:	40014400 	.word	0x40014400
 80046d8:	40014800 	.word	0x40014800
 80046dc:	40001800 	.word	0x40001800
 80046e0:	40001c00 	.word	0x40001c00
 80046e4:	40002000 	.word	0x40002000

080046e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80046e8:	b480      	push	{r7}
 80046ea:	b085      	sub	sp, #20
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
 80046f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80046f8:	2b01      	cmp	r3, #1
 80046fa:	d101      	bne.n	8004700 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80046fc:	2302      	movs	r3, #2
 80046fe:	e06d      	b.n	80047dc <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2201      	movs	r2, #1
 8004704:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2202      	movs	r2, #2
 800470c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	685b      	ldr	r3, [r3, #4]
 8004716:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	689b      	ldr	r3, [r3, #8]
 800471e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	4a30      	ldr	r2, [pc, #192]	@ (80047e8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004726:	4293      	cmp	r3, r2
 8004728:	d004      	beq.n	8004734 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	4a2f      	ldr	r2, [pc, #188]	@ (80047ec <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004730:	4293      	cmp	r3, r2
 8004732:	d108      	bne.n	8004746 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800473a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	685b      	ldr	r3, [r3, #4]
 8004740:	68fa      	ldr	r2, [r7, #12]
 8004742:	4313      	orrs	r3, r2
 8004744:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800474c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800474e:	683b      	ldr	r3, [r7, #0]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	68fa      	ldr	r2, [r7, #12]
 8004754:	4313      	orrs	r3, r2
 8004756:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	68fa      	ldr	r2, [r7, #12]
 800475e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4a20      	ldr	r2, [pc, #128]	@ (80047e8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004766:	4293      	cmp	r3, r2
 8004768:	d022      	beq.n	80047b0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004772:	d01d      	beq.n	80047b0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4a1d      	ldr	r2, [pc, #116]	@ (80047f0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800477a:	4293      	cmp	r3, r2
 800477c:	d018      	beq.n	80047b0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	4a1c      	ldr	r2, [pc, #112]	@ (80047f4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004784:	4293      	cmp	r3, r2
 8004786:	d013      	beq.n	80047b0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	4a1a      	ldr	r2, [pc, #104]	@ (80047f8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800478e:	4293      	cmp	r3, r2
 8004790:	d00e      	beq.n	80047b0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4a15      	ldr	r2, [pc, #84]	@ (80047ec <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004798:	4293      	cmp	r3, r2
 800479a:	d009      	beq.n	80047b0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	4a16      	ldr	r2, [pc, #88]	@ (80047fc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d004      	beq.n	80047b0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	4a15      	ldr	r2, [pc, #84]	@ (8004800 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d10c      	bne.n	80047ca <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80047b0:	68bb      	ldr	r3, [r7, #8]
 80047b2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80047b6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	689b      	ldr	r3, [r3, #8]
 80047bc:	68ba      	ldr	r2, [r7, #8]
 80047be:	4313      	orrs	r3, r2
 80047c0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	68ba      	ldr	r2, [r7, #8]
 80047c8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2201      	movs	r2, #1
 80047ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2200      	movs	r2, #0
 80047d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80047da:	2300      	movs	r3, #0
}
 80047dc:	4618      	mov	r0, r3
 80047de:	3714      	adds	r7, #20
 80047e0:	46bd      	mov	sp, r7
 80047e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e6:	4770      	bx	lr
 80047e8:	40010000 	.word	0x40010000
 80047ec:	40010400 	.word	0x40010400
 80047f0:	40000400 	.word	0x40000400
 80047f4:	40000800 	.word	0x40000800
 80047f8:	40000c00 	.word	0x40000c00
 80047fc:	40014000 	.word	0x40014000
 8004800:	40001800 	.word	0x40001800

08004804 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004804:	b480      	push	{r7}
 8004806:	b083      	sub	sp, #12
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800480c:	bf00      	nop
 800480e:	370c      	adds	r7, #12
 8004810:	46bd      	mov	sp, r7
 8004812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004816:	4770      	bx	lr

08004818 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004818:	b480      	push	{r7}
 800481a:	b083      	sub	sp, #12
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004820:	bf00      	nop
 8004822:	370c      	adds	r7, #12
 8004824:	46bd      	mov	sp, r7
 8004826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482a:	4770      	bx	lr

0800482c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800482c:	b480      	push	{r7}
 800482e:	b083      	sub	sp, #12
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004834:	bf00      	nop
 8004836:	370c      	adds	r7, #12
 8004838:	46bd      	mov	sp, r7
 800483a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483e:	4770      	bx	lr

08004840 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004840:	b580      	push	{r7, lr}
 8004842:	b082      	sub	sp, #8
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d101      	bne.n	8004852 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800484e:	2301      	movs	r3, #1
 8004850:	e040      	b.n	80048d4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004856:	2b00      	cmp	r3, #0
 8004858:	d106      	bne.n	8004868 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2200      	movs	r2, #0
 800485e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004862:	6878      	ldr	r0, [r7, #4]
 8004864:	f7fd f9e6 	bl	8001c34 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2224      	movs	r2, #36	@ 0x24
 800486c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	681a      	ldr	r2, [r3, #0]
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f022 0201 	bic.w	r2, r2, #1
 800487c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004882:	2b00      	cmp	r3, #0
 8004884:	d002      	beq.n	800488c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004886:	6878      	ldr	r0, [r7, #4]
 8004888:	f000 fb16 	bl	8004eb8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800488c:	6878      	ldr	r0, [r7, #4]
 800488e:	f000 f8af 	bl	80049f0 <UART_SetConfig>
 8004892:	4603      	mov	r3, r0
 8004894:	2b01      	cmp	r3, #1
 8004896:	d101      	bne.n	800489c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004898:	2301      	movs	r3, #1
 800489a:	e01b      	b.n	80048d4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	685a      	ldr	r2, [r3, #4]
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80048aa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	689a      	ldr	r2, [r3, #8]
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80048ba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	681a      	ldr	r2, [r3, #0]
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f042 0201 	orr.w	r2, r2, #1
 80048ca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80048cc:	6878      	ldr	r0, [r7, #4]
 80048ce:	f000 fb95 	bl	8004ffc <UART_CheckIdleState>
 80048d2:	4603      	mov	r3, r0
}
 80048d4:	4618      	mov	r0, r3
 80048d6:	3708      	adds	r7, #8
 80048d8:	46bd      	mov	sp, r7
 80048da:	bd80      	pop	{r7, pc}

080048dc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b08a      	sub	sp, #40	@ 0x28
 80048e0:	af02      	add	r7, sp, #8
 80048e2:	60f8      	str	r0, [r7, #12]
 80048e4:	60b9      	str	r1, [r7, #8]
 80048e6:	603b      	str	r3, [r7, #0]
 80048e8:	4613      	mov	r3, r2
 80048ea:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80048f0:	2b20      	cmp	r3, #32
 80048f2:	d177      	bne.n	80049e4 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d002      	beq.n	8004900 <HAL_UART_Transmit+0x24>
 80048fa:	88fb      	ldrh	r3, [r7, #6]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d101      	bne.n	8004904 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004900:	2301      	movs	r3, #1
 8004902:	e070      	b.n	80049e6 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	2200      	movs	r2, #0
 8004908:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	2221      	movs	r2, #33	@ 0x21
 8004910:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004912:	f7fd fa8b 	bl	8001e2c <HAL_GetTick>
 8004916:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	88fa      	ldrh	r2, [r7, #6]
 800491c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	88fa      	ldrh	r2, [r7, #6]
 8004924:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	689b      	ldr	r3, [r3, #8]
 800492c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004930:	d108      	bne.n	8004944 <HAL_UART_Transmit+0x68>
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	691b      	ldr	r3, [r3, #16]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d104      	bne.n	8004944 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800493a:	2300      	movs	r3, #0
 800493c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800493e:	68bb      	ldr	r3, [r7, #8]
 8004940:	61bb      	str	r3, [r7, #24]
 8004942:	e003      	b.n	800494c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004944:	68bb      	ldr	r3, [r7, #8]
 8004946:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004948:	2300      	movs	r3, #0
 800494a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800494c:	e02f      	b.n	80049ae <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	9300      	str	r3, [sp, #0]
 8004952:	697b      	ldr	r3, [r7, #20]
 8004954:	2200      	movs	r2, #0
 8004956:	2180      	movs	r1, #128	@ 0x80
 8004958:	68f8      	ldr	r0, [r7, #12]
 800495a:	f000 fba6 	bl	80050aa <UART_WaitOnFlagUntilTimeout>
 800495e:	4603      	mov	r3, r0
 8004960:	2b00      	cmp	r3, #0
 8004962:	d004      	beq.n	800496e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	2220      	movs	r2, #32
 8004968:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800496a:	2303      	movs	r3, #3
 800496c:	e03b      	b.n	80049e6 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800496e:	69fb      	ldr	r3, [r7, #28]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d10b      	bne.n	800498c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004974:	69bb      	ldr	r3, [r7, #24]
 8004976:	881b      	ldrh	r3, [r3, #0]
 8004978:	461a      	mov	r2, r3
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004982:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004984:	69bb      	ldr	r3, [r7, #24]
 8004986:	3302      	adds	r3, #2
 8004988:	61bb      	str	r3, [r7, #24]
 800498a:	e007      	b.n	800499c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800498c:	69fb      	ldr	r3, [r7, #28]
 800498e:	781a      	ldrb	r2, [r3, #0]
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004996:	69fb      	ldr	r3, [r7, #28]
 8004998:	3301      	adds	r3, #1
 800499a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80049a2:	b29b      	uxth	r3, r3
 80049a4:	3b01      	subs	r3, #1
 80049a6:	b29a      	uxth	r2, r3
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80049b4:	b29b      	uxth	r3, r3
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d1c9      	bne.n	800494e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	9300      	str	r3, [sp, #0]
 80049be:	697b      	ldr	r3, [r7, #20]
 80049c0:	2200      	movs	r2, #0
 80049c2:	2140      	movs	r1, #64	@ 0x40
 80049c4:	68f8      	ldr	r0, [r7, #12]
 80049c6:	f000 fb70 	bl	80050aa <UART_WaitOnFlagUntilTimeout>
 80049ca:	4603      	mov	r3, r0
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d004      	beq.n	80049da <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	2220      	movs	r2, #32
 80049d4:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80049d6:	2303      	movs	r3, #3
 80049d8:	e005      	b.n	80049e6 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	2220      	movs	r2, #32
 80049de:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80049e0:	2300      	movs	r3, #0
 80049e2:	e000      	b.n	80049e6 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80049e4:	2302      	movs	r3, #2
  }
}
 80049e6:	4618      	mov	r0, r3
 80049e8:	3720      	adds	r7, #32
 80049ea:	46bd      	mov	sp, r7
 80049ec:	bd80      	pop	{r7, pc}
	...

080049f0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b088      	sub	sp, #32
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80049f8:	2300      	movs	r3, #0
 80049fa:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	689a      	ldr	r2, [r3, #8]
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	691b      	ldr	r3, [r3, #16]
 8004a04:	431a      	orrs	r2, r3
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	695b      	ldr	r3, [r3, #20]
 8004a0a:	431a      	orrs	r2, r3
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	69db      	ldr	r3, [r3, #28]
 8004a10:	4313      	orrs	r3, r2
 8004a12:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	681a      	ldr	r2, [r3, #0]
 8004a1a:	4ba6      	ldr	r3, [pc, #664]	@ (8004cb4 <UART_SetConfig+0x2c4>)
 8004a1c:	4013      	ands	r3, r2
 8004a1e:	687a      	ldr	r2, [r7, #4]
 8004a20:	6812      	ldr	r2, [r2, #0]
 8004a22:	6979      	ldr	r1, [r7, #20]
 8004a24:	430b      	orrs	r3, r1
 8004a26:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	685b      	ldr	r3, [r3, #4]
 8004a2e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	68da      	ldr	r2, [r3, #12]
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	430a      	orrs	r2, r1
 8004a3c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	699b      	ldr	r3, [r3, #24]
 8004a42:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	6a1b      	ldr	r3, [r3, #32]
 8004a48:	697a      	ldr	r2, [r7, #20]
 8004a4a:	4313      	orrs	r3, r2
 8004a4c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	689b      	ldr	r3, [r3, #8]
 8004a54:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	697a      	ldr	r2, [r7, #20]
 8004a5e:	430a      	orrs	r2, r1
 8004a60:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	4a94      	ldr	r2, [pc, #592]	@ (8004cb8 <UART_SetConfig+0x2c8>)
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d120      	bne.n	8004aae <UART_SetConfig+0xbe>
 8004a6c:	4b93      	ldr	r3, [pc, #588]	@ (8004cbc <UART_SetConfig+0x2cc>)
 8004a6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a72:	f003 0303 	and.w	r3, r3, #3
 8004a76:	2b03      	cmp	r3, #3
 8004a78:	d816      	bhi.n	8004aa8 <UART_SetConfig+0xb8>
 8004a7a:	a201      	add	r2, pc, #4	@ (adr r2, 8004a80 <UART_SetConfig+0x90>)
 8004a7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a80:	08004a91 	.word	0x08004a91
 8004a84:	08004a9d 	.word	0x08004a9d
 8004a88:	08004a97 	.word	0x08004a97
 8004a8c:	08004aa3 	.word	0x08004aa3
 8004a90:	2301      	movs	r3, #1
 8004a92:	77fb      	strb	r3, [r7, #31]
 8004a94:	e150      	b.n	8004d38 <UART_SetConfig+0x348>
 8004a96:	2302      	movs	r3, #2
 8004a98:	77fb      	strb	r3, [r7, #31]
 8004a9a:	e14d      	b.n	8004d38 <UART_SetConfig+0x348>
 8004a9c:	2304      	movs	r3, #4
 8004a9e:	77fb      	strb	r3, [r7, #31]
 8004aa0:	e14a      	b.n	8004d38 <UART_SetConfig+0x348>
 8004aa2:	2308      	movs	r3, #8
 8004aa4:	77fb      	strb	r3, [r7, #31]
 8004aa6:	e147      	b.n	8004d38 <UART_SetConfig+0x348>
 8004aa8:	2310      	movs	r3, #16
 8004aaa:	77fb      	strb	r3, [r7, #31]
 8004aac:	e144      	b.n	8004d38 <UART_SetConfig+0x348>
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	4a83      	ldr	r2, [pc, #524]	@ (8004cc0 <UART_SetConfig+0x2d0>)
 8004ab4:	4293      	cmp	r3, r2
 8004ab6:	d132      	bne.n	8004b1e <UART_SetConfig+0x12e>
 8004ab8:	4b80      	ldr	r3, [pc, #512]	@ (8004cbc <UART_SetConfig+0x2cc>)
 8004aba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004abe:	f003 030c 	and.w	r3, r3, #12
 8004ac2:	2b0c      	cmp	r3, #12
 8004ac4:	d828      	bhi.n	8004b18 <UART_SetConfig+0x128>
 8004ac6:	a201      	add	r2, pc, #4	@ (adr r2, 8004acc <UART_SetConfig+0xdc>)
 8004ac8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004acc:	08004b01 	.word	0x08004b01
 8004ad0:	08004b19 	.word	0x08004b19
 8004ad4:	08004b19 	.word	0x08004b19
 8004ad8:	08004b19 	.word	0x08004b19
 8004adc:	08004b0d 	.word	0x08004b0d
 8004ae0:	08004b19 	.word	0x08004b19
 8004ae4:	08004b19 	.word	0x08004b19
 8004ae8:	08004b19 	.word	0x08004b19
 8004aec:	08004b07 	.word	0x08004b07
 8004af0:	08004b19 	.word	0x08004b19
 8004af4:	08004b19 	.word	0x08004b19
 8004af8:	08004b19 	.word	0x08004b19
 8004afc:	08004b13 	.word	0x08004b13
 8004b00:	2300      	movs	r3, #0
 8004b02:	77fb      	strb	r3, [r7, #31]
 8004b04:	e118      	b.n	8004d38 <UART_SetConfig+0x348>
 8004b06:	2302      	movs	r3, #2
 8004b08:	77fb      	strb	r3, [r7, #31]
 8004b0a:	e115      	b.n	8004d38 <UART_SetConfig+0x348>
 8004b0c:	2304      	movs	r3, #4
 8004b0e:	77fb      	strb	r3, [r7, #31]
 8004b10:	e112      	b.n	8004d38 <UART_SetConfig+0x348>
 8004b12:	2308      	movs	r3, #8
 8004b14:	77fb      	strb	r3, [r7, #31]
 8004b16:	e10f      	b.n	8004d38 <UART_SetConfig+0x348>
 8004b18:	2310      	movs	r3, #16
 8004b1a:	77fb      	strb	r3, [r7, #31]
 8004b1c:	e10c      	b.n	8004d38 <UART_SetConfig+0x348>
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	4a68      	ldr	r2, [pc, #416]	@ (8004cc4 <UART_SetConfig+0x2d4>)
 8004b24:	4293      	cmp	r3, r2
 8004b26:	d120      	bne.n	8004b6a <UART_SetConfig+0x17a>
 8004b28:	4b64      	ldr	r3, [pc, #400]	@ (8004cbc <UART_SetConfig+0x2cc>)
 8004b2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b2e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004b32:	2b30      	cmp	r3, #48	@ 0x30
 8004b34:	d013      	beq.n	8004b5e <UART_SetConfig+0x16e>
 8004b36:	2b30      	cmp	r3, #48	@ 0x30
 8004b38:	d814      	bhi.n	8004b64 <UART_SetConfig+0x174>
 8004b3a:	2b20      	cmp	r3, #32
 8004b3c:	d009      	beq.n	8004b52 <UART_SetConfig+0x162>
 8004b3e:	2b20      	cmp	r3, #32
 8004b40:	d810      	bhi.n	8004b64 <UART_SetConfig+0x174>
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d002      	beq.n	8004b4c <UART_SetConfig+0x15c>
 8004b46:	2b10      	cmp	r3, #16
 8004b48:	d006      	beq.n	8004b58 <UART_SetConfig+0x168>
 8004b4a:	e00b      	b.n	8004b64 <UART_SetConfig+0x174>
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	77fb      	strb	r3, [r7, #31]
 8004b50:	e0f2      	b.n	8004d38 <UART_SetConfig+0x348>
 8004b52:	2302      	movs	r3, #2
 8004b54:	77fb      	strb	r3, [r7, #31]
 8004b56:	e0ef      	b.n	8004d38 <UART_SetConfig+0x348>
 8004b58:	2304      	movs	r3, #4
 8004b5a:	77fb      	strb	r3, [r7, #31]
 8004b5c:	e0ec      	b.n	8004d38 <UART_SetConfig+0x348>
 8004b5e:	2308      	movs	r3, #8
 8004b60:	77fb      	strb	r3, [r7, #31]
 8004b62:	e0e9      	b.n	8004d38 <UART_SetConfig+0x348>
 8004b64:	2310      	movs	r3, #16
 8004b66:	77fb      	strb	r3, [r7, #31]
 8004b68:	e0e6      	b.n	8004d38 <UART_SetConfig+0x348>
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	4a56      	ldr	r2, [pc, #344]	@ (8004cc8 <UART_SetConfig+0x2d8>)
 8004b70:	4293      	cmp	r3, r2
 8004b72:	d120      	bne.n	8004bb6 <UART_SetConfig+0x1c6>
 8004b74:	4b51      	ldr	r3, [pc, #324]	@ (8004cbc <UART_SetConfig+0x2cc>)
 8004b76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b7a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004b7e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004b80:	d013      	beq.n	8004baa <UART_SetConfig+0x1ba>
 8004b82:	2bc0      	cmp	r3, #192	@ 0xc0
 8004b84:	d814      	bhi.n	8004bb0 <UART_SetConfig+0x1c0>
 8004b86:	2b80      	cmp	r3, #128	@ 0x80
 8004b88:	d009      	beq.n	8004b9e <UART_SetConfig+0x1ae>
 8004b8a:	2b80      	cmp	r3, #128	@ 0x80
 8004b8c:	d810      	bhi.n	8004bb0 <UART_SetConfig+0x1c0>
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d002      	beq.n	8004b98 <UART_SetConfig+0x1a8>
 8004b92:	2b40      	cmp	r3, #64	@ 0x40
 8004b94:	d006      	beq.n	8004ba4 <UART_SetConfig+0x1b4>
 8004b96:	e00b      	b.n	8004bb0 <UART_SetConfig+0x1c0>
 8004b98:	2300      	movs	r3, #0
 8004b9a:	77fb      	strb	r3, [r7, #31]
 8004b9c:	e0cc      	b.n	8004d38 <UART_SetConfig+0x348>
 8004b9e:	2302      	movs	r3, #2
 8004ba0:	77fb      	strb	r3, [r7, #31]
 8004ba2:	e0c9      	b.n	8004d38 <UART_SetConfig+0x348>
 8004ba4:	2304      	movs	r3, #4
 8004ba6:	77fb      	strb	r3, [r7, #31]
 8004ba8:	e0c6      	b.n	8004d38 <UART_SetConfig+0x348>
 8004baa:	2308      	movs	r3, #8
 8004bac:	77fb      	strb	r3, [r7, #31]
 8004bae:	e0c3      	b.n	8004d38 <UART_SetConfig+0x348>
 8004bb0:	2310      	movs	r3, #16
 8004bb2:	77fb      	strb	r3, [r7, #31]
 8004bb4:	e0c0      	b.n	8004d38 <UART_SetConfig+0x348>
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	4a44      	ldr	r2, [pc, #272]	@ (8004ccc <UART_SetConfig+0x2dc>)
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	d125      	bne.n	8004c0c <UART_SetConfig+0x21c>
 8004bc0:	4b3e      	ldr	r3, [pc, #248]	@ (8004cbc <UART_SetConfig+0x2cc>)
 8004bc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bc6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004bca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004bce:	d017      	beq.n	8004c00 <UART_SetConfig+0x210>
 8004bd0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004bd4:	d817      	bhi.n	8004c06 <UART_SetConfig+0x216>
 8004bd6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004bda:	d00b      	beq.n	8004bf4 <UART_SetConfig+0x204>
 8004bdc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004be0:	d811      	bhi.n	8004c06 <UART_SetConfig+0x216>
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d003      	beq.n	8004bee <UART_SetConfig+0x1fe>
 8004be6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004bea:	d006      	beq.n	8004bfa <UART_SetConfig+0x20a>
 8004bec:	e00b      	b.n	8004c06 <UART_SetConfig+0x216>
 8004bee:	2300      	movs	r3, #0
 8004bf0:	77fb      	strb	r3, [r7, #31]
 8004bf2:	e0a1      	b.n	8004d38 <UART_SetConfig+0x348>
 8004bf4:	2302      	movs	r3, #2
 8004bf6:	77fb      	strb	r3, [r7, #31]
 8004bf8:	e09e      	b.n	8004d38 <UART_SetConfig+0x348>
 8004bfa:	2304      	movs	r3, #4
 8004bfc:	77fb      	strb	r3, [r7, #31]
 8004bfe:	e09b      	b.n	8004d38 <UART_SetConfig+0x348>
 8004c00:	2308      	movs	r3, #8
 8004c02:	77fb      	strb	r3, [r7, #31]
 8004c04:	e098      	b.n	8004d38 <UART_SetConfig+0x348>
 8004c06:	2310      	movs	r3, #16
 8004c08:	77fb      	strb	r3, [r7, #31]
 8004c0a:	e095      	b.n	8004d38 <UART_SetConfig+0x348>
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	4a2f      	ldr	r2, [pc, #188]	@ (8004cd0 <UART_SetConfig+0x2e0>)
 8004c12:	4293      	cmp	r3, r2
 8004c14:	d125      	bne.n	8004c62 <UART_SetConfig+0x272>
 8004c16:	4b29      	ldr	r3, [pc, #164]	@ (8004cbc <UART_SetConfig+0x2cc>)
 8004c18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c1c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004c20:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004c24:	d017      	beq.n	8004c56 <UART_SetConfig+0x266>
 8004c26:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004c2a:	d817      	bhi.n	8004c5c <UART_SetConfig+0x26c>
 8004c2c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c30:	d00b      	beq.n	8004c4a <UART_SetConfig+0x25a>
 8004c32:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c36:	d811      	bhi.n	8004c5c <UART_SetConfig+0x26c>
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d003      	beq.n	8004c44 <UART_SetConfig+0x254>
 8004c3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c40:	d006      	beq.n	8004c50 <UART_SetConfig+0x260>
 8004c42:	e00b      	b.n	8004c5c <UART_SetConfig+0x26c>
 8004c44:	2301      	movs	r3, #1
 8004c46:	77fb      	strb	r3, [r7, #31]
 8004c48:	e076      	b.n	8004d38 <UART_SetConfig+0x348>
 8004c4a:	2302      	movs	r3, #2
 8004c4c:	77fb      	strb	r3, [r7, #31]
 8004c4e:	e073      	b.n	8004d38 <UART_SetConfig+0x348>
 8004c50:	2304      	movs	r3, #4
 8004c52:	77fb      	strb	r3, [r7, #31]
 8004c54:	e070      	b.n	8004d38 <UART_SetConfig+0x348>
 8004c56:	2308      	movs	r3, #8
 8004c58:	77fb      	strb	r3, [r7, #31]
 8004c5a:	e06d      	b.n	8004d38 <UART_SetConfig+0x348>
 8004c5c:	2310      	movs	r3, #16
 8004c5e:	77fb      	strb	r3, [r7, #31]
 8004c60:	e06a      	b.n	8004d38 <UART_SetConfig+0x348>
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	4a1b      	ldr	r2, [pc, #108]	@ (8004cd4 <UART_SetConfig+0x2e4>)
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	d138      	bne.n	8004cde <UART_SetConfig+0x2ee>
 8004c6c:	4b13      	ldr	r3, [pc, #76]	@ (8004cbc <UART_SetConfig+0x2cc>)
 8004c6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c72:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004c76:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004c7a:	d017      	beq.n	8004cac <UART_SetConfig+0x2bc>
 8004c7c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004c80:	d82a      	bhi.n	8004cd8 <UART_SetConfig+0x2e8>
 8004c82:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c86:	d00b      	beq.n	8004ca0 <UART_SetConfig+0x2b0>
 8004c88:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c8c:	d824      	bhi.n	8004cd8 <UART_SetConfig+0x2e8>
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d003      	beq.n	8004c9a <UART_SetConfig+0x2aa>
 8004c92:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c96:	d006      	beq.n	8004ca6 <UART_SetConfig+0x2b6>
 8004c98:	e01e      	b.n	8004cd8 <UART_SetConfig+0x2e8>
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	77fb      	strb	r3, [r7, #31]
 8004c9e:	e04b      	b.n	8004d38 <UART_SetConfig+0x348>
 8004ca0:	2302      	movs	r3, #2
 8004ca2:	77fb      	strb	r3, [r7, #31]
 8004ca4:	e048      	b.n	8004d38 <UART_SetConfig+0x348>
 8004ca6:	2304      	movs	r3, #4
 8004ca8:	77fb      	strb	r3, [r7, #31]
 8004caa:	e045      	b.n	8004d38 <UART_SetConfig+0x348>
 8004cac:	2308      	movs	r3, #8
 8004cae:	77fb      	strb	r3, [r7, #31]
 8004cb0:	e042      	b.n	8004d38 <UART_SetConfig+0x348>
 8004cb2:	bf00      	nop
 8004cb4:	efff69f3 	.word	0xefff69f3
 8004cb8:	40011000 	.word	0x40011000
 8004cbc:	40023800 	.word	0x40023800
 8004cc0:	40004400 	.word	0x40004400
 8004cc4:	40004800 	.word	0x40004800
 8004cc8:	40004c00 	.word	0x40004c00
 8004ccc:	40005000 	.word	0x40005000
 8004cd0:	40011400 	.word	0x40011400
 8004cd4:	40007800 	.word	0x40007800
 8004cd8:	2310      	movs	r3, #16
 8004cda:	77fb      	strb	r3, [r7, #31]
 8004cdc:	e02c      	b.n	8004d38 <UART_SetConfig+0x348>
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	4a72      	ldr	r2, [pc, #456]	@ (8004eac <UART_SetConfig+0x4bc>)
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d125      	bne.n	8004d34 <UART_SetConfig+0x344>
 8004ce8:	4b71      	ldr	r3, [pc, #452]	@ (8004eb0 <UART_SetConfig+0x4c0>)
 8004cea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cee:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004cf2:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004cf6:	d017      	beq.n	8004d28 <UART_SetConfig+0x338>
 8004cf8:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004cfc:	d817      	bhi.n	8004d2e <UART_SetConfig+0x33e>
 8004cfe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d02:	d00b      	beq.n	8004d1c <UART_SetConfig+0x32c>
 8004d04:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d08:	d811      	bhi.n	8004d2e <UART_SetConfig+0x33e>
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d003      	beq.n	8004d16 <UART_SetConfig+0x326>
 8004d0e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004d12:	d006      	beq.n	8004d22 <UART_SetConfig+0x332>
 8004d14:	e00b      	b.n	8004d2e <UART_SetConfig+0x33e>
 8004d16:	2300      	movs	r3, #0
 8004d18:	77fb      	strb	r3, [r7, #31]
 8004d1a:	e00d      	b.n	8004d38 <UART_SetConfig+0x348>
 8004d1c:	2302      	movs	r3, #2
 8004d1e:	77fb      	strb	r3, [r7, #31]
 8004d20:	e00a      	b.n	8004d38 <UART_SetConfig+0x348>
 8004d22:	2304      	movs	r3, #4
 8004d24:	77fb      	strb	r3, [r7, #31]
 8004d26:	e007      	b.n	8004d38 <UART_SetConfig+0x348>
 8004d28:	2308      	movs	r3, #8
 8004d2a:	77fb      	strb	r3, [r7, #31]
 8004d2c:	e004      	b.n	8004d38 <UART_SetConfig+0x348>
 8004d2e:	2310      	movs	r3, #16
 8004d30:	77fb      	strb	r3, [r7, #31]
 8004d32:	e001      	b.n	8004d38 <UART_SetConfig+0x348>
 8004d34:	2310      	movs	r3, #16
 8004d36:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	69db      	ldr	r3, [r3, #28]
 8004d3c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d40:	d15b      	bne.n	8004dfa <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8004d42:	7ffb      	ldrb	r3, [r7, #31]
 8004d44:	2b08      	cmp	r3, #8
 8004d46:	d828      	bhi.n	8004d9a <UART_SetConfig+0x3aa>
 8004d48:	a201      	add	r2, pc, #4	@ (adr r2, 8004d50 <UART_SetConfig+0x360>)
 8004d4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d4e:	bf00      	nop
 8004d50:	08004d75 	.word	0x08004d75
 8004d54:	08004d7d 	.word	0x08004d7d
 8004d58:	08004d85 	.word	0x08004d85
 8004d5c:	08004d9b 	.word	0x08004d9b
 8004d60:	08004d8b 	.word	0x08004d8b
 8004d64:	08004d9b 	.word	0x08004d9b
 8004d68:	08004d9b 	.word	0x08004d9b
 8004d6c:	08004d9b 	.word	0x08004d9b
 8004d70:	08004d93 	.word	0x08004d93
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d74:	f7fe fdfa 	bl	800396c <HAL_RCC_GetPCLK1Freq>
 8004d78:	61b8      	str	r0, [r7, #24]
        break;
 8004d7a:	e013      	b.n	8004da4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004d7c:	f7fe fe0a 	bl	8003994 <HAL_RCC_GetPCLK2Freq>
 8004d80:	61b8      	str	r0, [r7, #24]
        break;
 8004d82:	e00f      	b.n	8004da4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004d84:	4b4b      	ldr	r3, [pc, #300]	@ (8004eb4 <UART_SetConfig+0x4c4>)
 8004d86:	61bb      	str	r3, [r7, #24]
        break;
 8004d88:	e00c      	b.n	8004da4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d8a:	f7fe fd1d 	bl	80037c8 <HAL_RCC_GetSysClockFreq>
 8004d8e:	61b8      	str	r0, [r7, #24]
        break;
 8004d90:	e008      	b.n	8004da4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d92:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d96:	61bb      	str	r3, [r7, #24]
        break;
 8004d98:	e004      	b.n	8004da4 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004d9e:	2301      	movs	r3, #1
 8004da0:	77bb      	strb	r3, [r7, #30]
        break;
 8004da2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004da4:	69bb      	ldr	r3, [r7, #24]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d074      	beq.n	8004e94 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004daa:	69bb      	ldr	r3, [r7, #24]
 8004dac:	005a      	lsls	r2, r3, #1
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	685b      	ldr	r3, [r3, #4]
 8004db2:	085b      	lsrs	r3, r3, #1
 8004db4:	441a      	add	r2, r3
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dbe:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004dc0:	693b      	ldr	r3, [r7, #16]
 8004dc2:	2b0f      	cmp	r3, #15
 8004dc4:	d916      	bls.n	8004df4 <UART_SetConfig+0x404>
 8004dc6:	693b      	ldr	r3, [r7, #16]
 8004dc8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004dcc:	d212      	bcs.n	8004df4 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004dce:	693b      	ldr	r3, [r7, #16]
 8004dd0:	b29b      	uxth	r3, r3
 8004dd2:	f023 030f 	bic.w	r3, r3, #15
 8004dd6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004dd8:	693b      	ldr	r3, [r7, #16]
 8004dda:	085b      	lsrs	r3, r3, #1
 8004ddc:	b29b      	uxth	r3, r3
 8004dde:	f003 0307 	and.w	r3, r3, #7
 8004de2:	b29a      	uxth	r2, r3
 8004de4:	89fb      	ldrh	r3, [r7, #14]
 8004de6:	4313      	orrs	r3, r2
 8004de8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	89fa      	ldrh	r2, [r7, #14]
 8004df0:	60da      	str	r2, [r3, #12]
 8004df2:	e04f      	b.n	8004e94 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004df4:	2301      	movs	r3, #1
 8004df6:	77bb      	strb	r3, [r7, #30]
 8004df8:	e04c      	b.n	8004e94 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004dfa:	7ffb      	ldrb	r3, [r7, #31]
 8004dfc:	2b08      	cmp	r3, #8
 8004dfe:	d828      	bhi.n	8004e52 <UART_SetConfig+0x462>
 8004e00:	a201      	add	r2, pc, #4	@ (adr r2, 8004e08 <UART_SetConfig+0x418>)
 8004e02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e06:	bf00      	nop
 8004e08:	08004e2d 	.word	0x08004e2d
 8004e0c:	08004e35 	.word	0x08004e35
 8004e10:	08004e3d 	.word	0x08004e3d
 8004e14:	08004e53 	.word	0x08004e53
 8004e18:	08004e43 	.word	0x08004e43
 8004e1c:	08004e53 	.word	0x08004e53
 8004e20:	08004e53 	.word	0x08004e53
 8004e24:	08004e53 	.word	0x08004e53
 8004e28:	08004e4b 	.word	0x08004e4b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e2c:	f7fe fd9e 	bl	800396c <HAL_RCC_GetPCLK1Freq>
 8004e30:	61b8      	str	r0, [r7, #24]
        break;
 8004e32:	e013      	b.n	8004e5c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004e34:	f7fe fdae 	bl	8003994 <HAL_RCC_GetPCLK2Freq>
 8004e38:	61b8      	str	r0, [r7, #24]
        break;
 8004e3a:	e00f      	b.n	8004e5c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004e3c:	4b1d      	ldr	r3, [pc, #116]	@ (8004eb4 <UART_SetConfig+0x4c4>)
 8004e3e:	61bb      	str	r3, [r7, #24]
        break;
 8004e40:	e00c      	b.n	8004e5c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004e42:	f7fe fcc1 	bl	80037c8 <HAL_RCC_GetSysClockFreq>
 8004e46:	61b8      	str	r0, [r7, #24]
        break;
 8004e48:	e008      	b.n	8004e5c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004e4a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e4e:	61bb      	str	r3, [r7, #24]
        break;
 8004e50:	e004      	b.n	8004e5c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8004e52:	2300      	movs	r3, #0
 8004e54:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004e56:	2301      	movs	r3, #1
 8004e58:	77bb      	strb	r3, [r7, #30]
        break;
 8004e5a:	bf00      	nop
    }

    if (pclk != 0U)
 8004e5c:	69bb      	ldr	r3, [r7, #24]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d018      	beq.n	8004e94 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	685b      	ldr	r3, [r3, #4]
 8004e66:	085a      	lsrs	r2, r3, #1
 8004e68:	69bb      	ldr	r3, [r7, #24]
 8004e6a:	441a      	add	r2, r3
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	685b      	ldr	r3, [r3, #4]
 8004e70:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e74:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004e76:	693b      	ldr	r3, [r7, #16]
 8004e78:	2b0f      	cmp	r3, #15
 8004e7a:	d909      	bls.n	8004e90 <UART_SetConfig+0x4a0>
 8004e7c:	693b      	ldr	r3, [r7, #16]
 8004e7e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e82:	d205      	bcs.n	8004e90 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004e84:	693b      	ldr	r3, [r7, #16]
 8004e86:	b29a      	uxth	r2, r3
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	60da      	str	r2, [r3, #12]
 8004e8e:	e001      	b.n	8004e94 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004e90:	2301      	movs	r3, #1
 8004e92:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2200      	movs	r2, #0
 8004e98:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004ea0:	7fbb      	ldrb	r3, [r7, #30]
}
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	3720      	adds	r7, #32
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	bd80      	pop	{r7, pc}
 8004eaa:	bf00      	nop
 8004eac:	40007c00 	.word	0x40007c00
 8004eb0:	40023800 	.word	0x40023800
 8004eb4:	00f42400 	.word	0x00f42400

08004eb8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004eb8:	b480      	push	{r7}
 8004eba:	b083      	sub	sp, #12
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ec4:	f003 0308 	and.w	r3, r3, #8
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d00a      	beq.n	8004ee2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	685b      	ldr	r3, [r3, #4]
 8004ed2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	430a      	orrs	r2, r1
 8004ee0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ee6:	f003 0301 	and.w	r3, r3, #1
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d00a      	beq.n	8004f04 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	685b      	ldr	r3, [r3, #4]
 8004ef4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	430a      	orrs	r2, r1
 8004f02:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f08:	f003 0302 	and.w	r3, r3, #2
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d00a      	beq.n	8004f26 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	685b      	ldr	r3, [r3, #4]
 8004f16:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	430a      	orrs	r2, r1
 8004f24:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f2a:	f003 0304 	and.w	r3, r3, #4
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d00a      	beq.n	8004f48 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	685b      	ldr	r3, [r3, #4]
 8004f38:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	430a      	orrs	r2, r1
 8004f46:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f4c:	f003 0310 	and.w	r3, r3, #16
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d00a      	beq.n	8004f6a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	689b      	ldr	r3, [r3, #8]
 8004f5a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	430a      	orrs	r2, r1
 8004f68:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f6e:	f003 0320 	and.w	r3, r3, #32
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d00a      	beq.n	8004f8c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	689b      	ldr	r3, [r3, #8]
 8004f7c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	430a      	orrs	r2, r1
 8004f8a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d01a      	beq.n	8004fce <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	685b      	ldr	r3, [r3, #4]
 8004f9e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	430a      	orrs	r2, r1
 8004fac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fb2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004fb6:	d10a      	bne.n	8004fce <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	685b      	ldr	r3, [r3, #4]
 8004fbe:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	430a      	orrs	r2, r1
 8004fcc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d00a      	beq.n	8004ff0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	685b      	ldr	r3, [r3, #4]
 8004fe0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	430a      	orrs	r2, r1
 8004fee:	605a      	str	r2, [r3, #4]
  }
}
 8004ff0:	bf00      	nop
 8004ff2:	370c      	adds	r7, #12
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffa:	4770      	bx	lr

08004ffc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b08c      	sub	sp, #48	@ 0x30
 8005000:	af02      	add	r7, sp, #8
 8005002:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2200      	movs	r2, #0
 8005008:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800500c:	f7fc ff0e 	bl	8001e2c <HAL_GetTick>
 8005010:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f003 0308 	and.w	r3, r3, #8
 800501c:	2b08      	cmp	r3, #8
 800501e:	d12e      	bne.n	800507e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005020:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005024:	9300      	str	r3, [sp, #0]
 8005026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005028:	2200      	movs	r2, #0
 800502a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800502e:	6878      	ldr	r0, [r7, #4]
 8005030:	f000 f83b 	bl	80050aa <UART_WaitOnFlagUntilTimeout>
 8005034:	4603      	mov	r3, r0
 8005036:	2b00      	cmp	r3, #0
 8005038:	d021      	beq.n	800507e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005040:	693b      	ldr	r3, [r7, #16]
 8005042:	e853 3f00 	ldrex	r3, [r3]
 8005046:	60fb      	str	r3, [r7, #12]
   return(result);
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800504e:	623b      	str	r3, [r7, #32]
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	461a      	mov	r2, r3
 8005056:	6a3b      	ldr	r3, [r7, #32]
 8005058:	61fb      	str	r3, [r7, #28]
 800505a:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800505c:	69b9      	ldr	r1, [r7, #24]
 800505e:	69fa      	ldr	r2, [r7, #28]
 8005060:	e841 2300 	strex	r3, r2, [r1]
 8005064:	617b      	str	r3, [r7, #20]
   return(result);
 8005066:	697b      	ldr	r3, [r7, #20]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d1e6      	bne.n	800503a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2220      	movs	r2, #32
 8005070:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2200      	movs	r2, #0
 8005076:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800507a:	2303      	movs	r3, #3
 800507c:	e011      	b.n	80050a2 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2220      	movs	r2, #32
 8005082:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2220      	movs	r2, #32
 8005088:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2200      	movs	r2, #0
 8005090:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2200      	movs	r2, #0
 8005096:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2200      	movs	r2, #0
 800509c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80050a0:	2300      	movs	r3, #0
}
 80050a2:	4618      	mov	r0, r3
 80050a4:	3728      	adds	r7, #40	@ 0x28
 80050a6:	46bd      	mov	sp, r7
 80050a8:	bd80      	pop	{r7, pc}

080050aa <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80050aa:	b580      	push	{r7, lr}
 80050ac:	b084      	sub	sp, #16
 80050ae:	af00      	add	r7, sp, #0
 80050b0:	60f8      	str	r0, [r7, #12]
 80050b2:	60b9      	str	r1, [r7, #8]
 80050b4:	603b      	str	r3, [r7, #0]
 80050b6:	4613      	mov	r3, r2
 80050b8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80050ba:	e04f      	b.n	800515c <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050bc:	69bb      	ldr	r3, [r7, #24]
 80050be:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80050c2:	d04b      	beq.n	800515c <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050c4:	f7fc feb2 	bl	8001e2c <HAL_GetTick>
 80050c8:	4602      	mov	r2, r0
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	1ad3      	subs	r3, r2, r3
 80050ce:	69ba      	ldr	r2, [r7, #24]
 80050d0:	429a      	cmp	r2, r3
 80050d2:	d302      	bcc.n	80050da <UART_WaitOnFlagUntilTimeout+0x30>
 80050d4:	69bb      	ldr	r3, [r7, #24]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d101      	bne.n	80050de <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80050da:	2303      	movs	r3, #3
 80050dc:	e04e      	b.n	800517c <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f003 0304 	and.w	r3, r3, #4
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d037      	beq.n	800515c <UART_WaitOnFlagUntilTimeout+0xb2>
 80050ec:	68bb      	ldr	r3, [r7, #8]
 80050ee:	2b80      	cmp	r3, #128	@ 0x80
 80050f0:	d034      	beq.n	800515c <UART_WaitOnFlagUntilTimeout+0xb2>
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	2b40      	cmp	r3, #64	@ 0x40
 80050f6:	d031      	beq.n	800515c <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	69db      	ldr	r3, [r3, #28]
 80050fe:	f003 0308 	and.w	r3, r3, #8
 8005102:	2b08      	cmp	r3, #8
 8005104:	d110      	bne.n	8005128 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	2208      	movs	r2, #8
 800510c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800510e:	68f8      	ldr	r0, [r7, #12]
 8005110:	f000 f838 	bl	8005184 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	2208      	movs	r2, #8
 8005118:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	2200      	movs	r2, #0
 8005120:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005124:	2301      	movs	r3, #1
 8005126:	e029      	b.n	800517c <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	69db      	ldr	r3, [r3, #28]
 800512e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005132:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005136:	d111      	bne.n	800515c <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005140:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005142:	68f8      	ldr	r0, [r7, #12]
 8005144:	f000 f81e 	bl	8005184 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	2220      	movs	r2, #32
 800514c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	2200      	movs	r2, #0
 8005154:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005158:	2303      	movs	r3, #3
 800515a:	e00f      	b.n	800517c <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	69da      	ldr	r2, [r3, #28]
 8005162:	68bb      	ldr	r3, [r7, #8]
 8005164:	4013      	ands	r3, r2
 8005166:	68ba      	ldr	r2, [r7, #8]
 8005168:	429a      	cmp	r2, r3
 800516a:	bf0c      	ite	eq
 800516c:	2301      	moveq	r3, #1
 800516e:	2300      	movne	r3, #0
 8005170:	b2db      	uxtb	r3, r3
 8005172:	461a      	mov	r2, r3
 8005174:	79fb      	ldrb	r3, [r7, #7]
 8005176:	429a      	cmp	r2, r3
 8005178:	d0a0      	beq.n	80050bc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800517a:	2300      	movs	r3, #0
}
 800517c:	4618      	mov	r0, r3
 800517e:	3710      	adds	r7, #16
 8005180:	46bd      	mov	sp, r7
 8005182:	bd80      	pop	{r7, pc}

08005184 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005184:	b480      	push	{r7}
 8005186:	b095      	sub	sp, #84	@ 0x54
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005192:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005194:	e853 3f00 	ldrex	r3, [r3]
 8005198:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800519a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800519c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80051a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	461a      	mov	r2, r3
 80051a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80051aa:	643b      	str	r3, [r7, #64]	@ 0x40
 80051ac:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051ae:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80051b0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80051b2:	e841 2300 	strex	r3, r2, [r1]
 80051b6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80051b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d1e6      	bne.n	800518c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	3308      	adds	r3, #8
 80051c4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051c6:	6a3b      	ldr	r3, [r7, #32]
 80051c8:	e853 3f00 	ldrex	r3, [r3]
 80051cc:	61fb      	str	r3, [r7, #28]
   return(result);
 80051ce:	69fb      	ldr	r3, [r7, #28]
 80051d0:	f023 0301 	bic.w	r3, r3, #1
 80051d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	3308      	adds	r3, #8
 80051dc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80051de:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80051e0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051e2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80051e4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80051e6:	e841 2300 	strex	r3, r2, [r1]
 80051ea:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80051ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d1e5      	bne.n	80051be <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80051f6:	2b01      	cmp	r3, #1
 80051f8:	d118      	bne.n	800522c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	e853 3f00 	ldrex	r3, [r3]
 8005206:	60bb      	str	r3, [r7, #8]
   return(result);
 8005208:	68bb      	ldr	r3, [r7, #8]
 800520a:	f023 0310 	bic.w	r3, r3, #16
 800520e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	461a      	mov	r2, r3
 8005216:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005218:	61bb      	str	r3, [r7, #24]
 800521a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800521c:	6979      	ldr	r1, [r7, #20]
 800521e:	69ba      	ldr	r2, [r7, #24]
 8005220:	e841 2300 	strex	r3, r2, [r1]
 8005224:	613b      	str	r3, [r7, #16]
   return(result);
 8005226:	693b      	ldr	r3, [r7, #16]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d1e6      	bne.n	80051fa <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2220      	movs	r2, #32
 8005230:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2200      	movs	r2, #0
 8005238:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2200      	movs	r2, #0
 800523e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005240:	bf00      	nop
 8005242:	3754      	adds	r7, #84	@ 0x54
 8005244:	46bd      	mov	sp, r7
 8005246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524a:	4770      	bx	lr

0800524c <lps22hh_read_reg>:
  *
  */
int32_t __weak lps22hh_read_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                uint8_t *data,
                                uint16_t len)
{
 800524c:	b590      	push	{r4, r7, lr}
 800524e:	b087      	sub	sp, #28
 8005250:	af00      	add	r7, sp, #0
 8005252:	60f8      	str	r0, [r7, #12]
 8005254:	607a      	str	r2, [r7, #4]
 8005256:	461a      	mov	r2, r3
 8005258:	460b      	mov	r3, r1
 800525a:	72fb      	strb	r3, [r7, #11]
 800525c:	4613      	mov	r3, r2
 800525e:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL)
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	2b00      	cmp	r3, #0
 8005264:	d102      	bne.n	800526c <lps22hh_read_reg+0x20>
  {
    return -1;
 8005266:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800526a:	e009      	b.n	8005280 <lps22hh_read_reg+0x34>
  }

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	685c      	ldr	r4, [r3, #4]
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	68d8      	ldr	r0, [r3, #12]
 8005274:	893b      	ldrh	r3, [r7, #8]
 8005276:	7af9      	ldrb	r1, [r7, #11]
 8005278:	687a      	ldr	r2, [r7, #4]
 800527a:	47a0      	blx	r4
 800527c:	6178      	str	r0, [r7, #20]

  return ret;
 800527e:	697b      	ldr	r3, [r7, #20]
}
 8005280:	4618      	mov	r0, r3
 8005282:	371c      	adds	r7, #28
 8005284:	46bd      	mov	sp, r7
 8005286:	bd90      	pop	{r4, r7, pc}

08005288 <lps22hh_write_reg>:
  *
  */
int32_t __weak lps22hh_write_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                 const uint8_t *data,
                                 uint16_t len)
{
 8005288:	b590      	push	{r4, r7, lr}
 800528a:	b087      	sub	sp, #28
 800528c:	af00      	add	r7, sp, #0
 800528e:	60f8      	str	r0, [r7, #12]
 8005290:	607a      	str	r2, [r7, #4]
 8005292:	461a      	mov	r2, r3
 8005294:	460b      	mov	r3, r1
 8005296:	72fb      	strb	r3, [r7, #11]
 8005298:	4613      	mov	r3, r2
 800529a:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL)
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d102      	bne.n	80052a8 <lps22hh_write_reg+0x20>
  {
    return -1;
 80052a2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80052a6:	e009      	b.n	80052bc <lps22hh_write_reg+0x34>
  }

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681c      	ldr	r4, [r3, #0]
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	68d8      	ldr	r0, [r3, #12]
 80052b0:	893b      	ldrh	r3, [r7, #8]
 80052b2:	7af9      	ldrb	r1, [r7, #11]
 80052b4:	687a      	ldr	r2, [r7, #4]
 80052b6:	47a0      	blx	r4
 80052b8:	6178      	str	r0, [r7, #20]

  return ret;
 80052ba:	697b      	ldr	r3, [r7, #20]
}
 80052bc:	4618      	mov	r0, r3
 80052be:	371c      	adds	r7, #28
 80052c0:	46bd      	mov	sp, r7
 80052c2:	bd90      	pop	{r4, r7, pc}

080052c4 <lps22hh_from_lsb_to_hpa>:
  * @brief       These functions convert raw-data into engineering units.
  * @{
  *
  */
float_t lps22hh_from_lsb_to_hpa(uint32_t lsb)
{
 80052c4:	b480      	push	{r7}
 80052c6:	b083      	sub	sp, #12
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	6078      	str	r0, [r7, #4]
  return ((float_t) lsb / 1048576.0f);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	ee07 3a90 	vmov	s15, r3
 80052d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80052d6:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 80052f0 <lps22hh_from_lsb_to_hpa+0x2c>
 80052da:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80052de:	eef0 7a66 	vmov.f32	s15, s13
}
 80052e2:	eeb0 0a67 	vmov.f32	s0, s15
 80052e6:	370c      	adds	r7, #12
 80052e8:	46bd      	mov	sp, r7
 80052ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ee:	4770      	bx	lr
 80052f0:	49800000 	.word	0x49800000

080052f4 <lps22hh_pressure_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_pressure_raw_get(const stmdev_ctx_t *ctx, uint32_t *buff)
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b084      	sub	sp, #16
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
 80052fc:	6039      	str	r1, [r7, #0]
  int32_t ret;

  uint8_t reg[3];
  ret =  lps22hh_read_reg(ctx, LPS22HH_PRESS_OUT_XL, reg, 3);
 80052fe:	f107 0208 	add.w	r2, r7, #8
 8005302:	2303      	movs	r3, #3
 8005304:	2128      	movs	r1, #40	@ 0x28
 8005306:	6878      	ldr	r0, [r7, #4]
 8005308:	f7ff ffa0 	bl	800524c <lps22hh_read_reg>
 800530c:	60f8      	str	r0, [r7, #12]

  if (ret != 0) { return ret; }
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d001      	beq.n	8005318 <lps22hh_pressure_raw_get+0x24>
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	e017      	b.n	8005348 <lps22hh_pressure_raw_get+0x54>

  *buff = reg[2];
 8005318:	7abb      	ldrb	r3, [r7, #10]
 800531a:	461a      	mov	r2, r3
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256U) + reg[1];
 8005320:	683b      	ldr	r3, [r7, #0]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	021b      	lsls	r3, r3, #8
 8005326:	7a7a      	ldrb	r2, [r7, #9]
 8005328:	441a      	add	r2, r3
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256U) + reg[0];
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	021b      	lsls	r3, r3, #8
 8005334:	7a3a      	ldrb	r2, [r7, #8]
 8005336:	441a      	add	r2, r3
 8005338:	683b      	ldr	r3, [r7, #0]
 800533a:	601a      	str	r2, [r3, #0]
  *buff *= 256U;
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	021a      	lsls	r2, r3, #8
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	601a      	str	r2, [r3, #0]

  return ret;
 8005346:	68fb      	ldr	r3, [r7, #12]
}
 8005348:	4618      	mov	r0, r3
 800534a:	3710      	adds	r7, #16
 800534c:	46bd      	mov	sp, r7
 800534e:	bd80      	pop	{r7, pc}

08005350 <lps22hh_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_device_id_get(const stmdev_ctx_t *ctx, uint8_t *buff)
{
 8005350:	b580      	push	{r7, lr}
 8005352:	b084      	sub	sp, #16
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
 8005358:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret =  lps22hh_read_reg(ctx, LPS22HH_WHO_AM_I, buff, 1);
 800535a:	2301      	movs	r3, #1
 800535c:	683a      	ldr	r2, [r7, #0]
 800535e:	210f      	movs	r1, #15
 8005360:	6878      	ldr	r0, [r7, #4]
 8005362:	f7ff ff73 	bl	800524c <lps22hh_read_reg>
 8005366:	60f8      	str	r0, [r7, #12]

  return ret;
 8005368:	68fb      	ldr	r3, [r7, #12]
}
 800536a:	4618      	mov	r0, r3
 800536c:	3710      	adds	r7, #16
 800536e:	46bd      	mov	sp, r7
 8005370:	bd80      	pop	{r7, pc}

08005372 <hts221_read_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t __weak hts221_read_reg(const stmdev_ctx_t *ctx, uint8_t reg, uint8_t *data,
                               uint16_t len)
{
 8005372:	b590      	push	{r4, r7, lr}
 8005374:	b087      	sub	sp, #28
 8005376:	af00      	add	r7, sp, #0
 8005378:	60f8      	str	r0, [r7, #12]
 800537a:	607a      	str	r2, [r7, #4]
 800537c:	461a      	mov	r2, r3
 800537e:	460b      	mov	r3, r1
 8005380:	72fb      	strb	r3, [r7, #11]
 8005382:	4613      	mov	r3, r2
 8005384:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL)
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	2b00      	cmp	r3, #0
 800538a:	d102      	bne.n	8005392 <hts221_read_reg+0x20>
  {
    return -1;
 800538c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005390:	e009      	b.n	80053a6 <hts221_read_reg+0x34>
  }

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	685c      	ldr	r4, [r3, #4]
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	68d8      	ldr	r0, [r3, #12]
 800539a:	893b      	ldrh	r3, [r7, #8]
 800539c:	7af9      	ldrb	r1, [r7, #11]
 800539e:	687a      	ldr	r2, [r7, #4]
 80053a0:	47a0      	blx	r4
 80053a2:	6178      	str	r0, [r7, #20]

  return ret;
 80053a4:	697b      	ldr	r3, [r7, #20]
}
 80053a6:	4618      	mov	r0, r3
 80053a8:	371c      	adds	r7, #28
 80053aa:	46bd      	mov	sp, r7
 80053ac:	bd90      	pop	{r4, r7, pc}

080053ae <hts221_write_reg>:
  *
  */
int32_t __weak hts221_write_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                const uint8_t *data,
                                uint16_t len)
{
 80053ae:	b590      	push	{r4, r7, lr}
 80053b0:	b087      	sub	sp, #28
 80053b2:	af00      	add	r7, sp, #0
 80053b4:	60f8      	str	r0, [r7, #12]
 80053b6:	607a      	str	r2, [r7, #4]
 80053b8:	461a      	mov	r2, r3
 80053ba:	460b      	mov	r3, r1
 80053bc:	72fb      	strb	r3, [r7, #11]
 80053be:	4613      	mov	r3, r2
 80053c0:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL)
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d102      	bne.n	80053ce <hts221_write_reg+0x20>
  {
    return -1;
 80053c8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80053cc:	e009      	b.n	80053e2 <hts221_write_reg+0x34>
  }

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681c      	ldr	r4, [r3, #0]
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	68d8      	ldr	r0, [r3, #12]
 80053d6:	893b      	ldrh	r3, [r7, #8]
 80053d8:	7af9      	ldrb	r1, [r7, #11]
 80053da:	687a      	ldr	r2, [r7, #4]
 80053dc:	47a0      	blx	r4
 80053de:	6178      	str	r0, [r7, #20]

  return ret;
 80053e0:	697b      	ldr	r3, [r7, #20]
}
 80053e2:	4618      	mov	r0, r3
 80053e4:	371c      	adds	r7, #28
 80053e6:	46bd      	mov	sp, r7
 80053e8:	bd90      	pop	{r4, r7, pc}

080053ea <hts221_humidity_raw_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_humidity_raw_get(const stmdev_ctx_t *ctx, int16_t *val)
{
 80053ea:	b580      	push	{r7, lr}
 80053ec:	b084      	sub	sp, #16
 80053ee:	af00      	add	r7, sp, #0
 80053f0:	6078      	str	r0, [r7, #4]
 80053f2:	6039      	str	r1, [r7, #0]
  uint8_t buff[2];
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_HUMIDITY_OUT_L, buff, 2);
 80053f4:	f107 0208 	add.w	r2, r7, #8
 80053f8:	2302      	movs	r3, #2
 80053fa:	2128      	movs	r1, #40	@ 0x28
 80053fc:	6878      	ldr	r0, [r7, #4]
 80053fe:	f7ff ffb8 	bl	8005372 <hts221_read_reg>
 8005402:	60f8      	str	r0, [r7, #12]
  if (ret == 0)
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d10f      	bne.n	800542a <hts221_humidity_raw_get+0x40>
  {
    *val = (int16_t)buff[1];
 800540a:	7a7b      	ldrb	r3, [r7, #9]
 800540c:	b21a      	sxth	r2, r3
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	801a      	strh	r2, [r3, #0]
    *val = (*val * 256) + (int16_t)buff[0];
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005418:	b29b      	uxth	r3, r3
 800541a:	021b      	lsls	r3, r3, #8
 800541c:	b29b      	uxth	r3, r3
 800541e:	7a3a      	ldrb	r2, [r7, #8]
 8005420:	4413      	add	r3, r2
 8005422:	b29b      	uxth	r3, r3
 8005424:	b21a      	sxth	r2, r3
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	801a      	strh	r2, [r3, #0]
  }

  return ret;
 800542a:	68fb      	ldr	r3, [r7, #12]
}
 800542c:	4618      	mov	r0, r3
 800542e:	3710      	adds	r7, #16
 8005430:	46bd      	mov	sp, r7
 8005432:	bd80      	pop	{r7, pc}

08005434 <hts221_temperature_raw_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_temperature_raw_get(const stmdev_ctx_t *ctx, int16_t *val)
{
 8005434:	b580      	push	{r7, lr}
 8005436:	b084      	sub	sp, #16
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]
 800543c:	6039      	str	r1, [r7, #0]
  uint8_t buff[2];
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_TEMP_OUT_L, buff, 2);
 800543e:	f107 0208 	add.w	r2, r7, #8
 8005442:	2302      	movs	r3, #2
 8005444:	212a      	movs	r1, #42	@ 0x2a
 8005446:	6878      	ldr	r0, [r7, #4]
 8005448:	f7ff ff93 	bl	8005372 <hts221_read_reg>
 800544c:	60f8      	str	r0, [r7, #12]
  if (ret == 0)
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d10f      	bne.n	8005474 <hts221_temperature_raw_get+0x40>
  {
    *val = (int16_t)buff[1];
 8005454:	7a7b      	ldrb	r3, [r7, #9]
 8005456:	b21a      	sxth	r2, r3
 8005458:	683b      	ldr	r3, [r7, #0]
 800545a:	801a      	strh	r2, [r3, #0]
    *val = (*val * 256) + (int16_t)buff[0];
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005462:	b29b      	uxth	r3, r3
 8005464:	021b      	lsls	r3, r3, #8
 8005466:	b29b      	uxth	r3, r3
 8005468:	7a3a      	ldrb	r2, [r7, #8]
 800546a:	4413      	add	r3, r2
 800546c:	b29b      	uxth	r3, r3
 800546e:	b21a      	sxth	r2, r3
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	801a      	strh	r2, [r3, #0]
  }

  return ret;
 8005474:	68fb      	ldr	r3, [r7, #12]
}
 8005476:	4618      	mov	r0, r3
 8005478:	3710      	adds	r7, #16
 800547a:	46bd      	mov	sp, r7
 800547c:	bd80      	pop	{r7, pc}

0800547e <hts221_device_id_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_device_id_get(const stmdev_ctx_t *ctx, uint8_t *buff)
{
 800547e:	b580      	push	{r7, lr}
 8005480:	b084      	sub	sp, #16
 8005482:	af00      	add	r7, sp, #0
 8005484:	6078      	str	r0, [r7, #4]
 8005486:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_WHO_AM_I, buff, 1);
 8005488:	2301      	movs	r3, #1
 800548a:	683a      	ldr	r2, [r7, #0]
 800548c:	210f      	movs	r1, #15
 800548e:	6878      	ldr	r0, [r7, #4]
 8005490:	f7ff ff6f 	bl	8005372 <hts221_read_reg>
 8005494:	60f8      	str	r0, [r7, #12]

  return ret;
 8005496:	68fb      	ldr	r3, [r7, #12]
}
 8005498:	4618      	mov	r0, r3
 800549a:	3710      	adds	r7, #16
 800549c:	46bd      	mov	sp, r7
 800549e:	bd80      	pop	{r7, pc}

080054a0 <hts221_status_get>:
  * @param  val     Registers STATUS_REG
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_status_get(const stmdev_ctx_t *ctx, hts221_status_reg_t *val)
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b084      	sub	sp, #16
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
 80054a8:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_STATUS_REG, (uint8_t *) val, 1);
 80054aa:	2301      	movs	r3, #1
 80054ac:	683a      	ldr	r2, [r7, #0]
 80054ae:	2127      	movs	r1, #39	@ 0x27
 80054b0:	6878      	ldr	r0, [r7, #4]
 80054b2:	f7ff ff5e 	bl	8005372 <hts221_read_reg>
 80054b6:	60f8      	str	r0, [r7, #12]

  return ret;
 80054b8:	68fb      	ldr	r3, [r7, #12]
}
 80054ba:	4618      	mov	r0, r3
 80054bc:	3710      	adds	r7, #16
 80054be:	46bd      	mov	sp, r7
 80054c0:	bd80      	pop	{r7, pc}

080054c2 <hts221_hum_rh_point_0_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_hum_rh_point_0_get(const stmdev_ctx_t *ctx, float_t *val)
{
 80054c2:	b580      	push	{r7, lr}
 80054c4:	b084      	sub	sp, #16
 80054c6:	af00      	add	r7, sp, #0
 80054c8:	6078      	str	r0, [r7, #4]
 80054ca:	6039      	str	r1, [r7, #0]
  uint8_t coeff;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_H0_RH_X2, &coeff, 1);
 80054cc:	f107 020b 	add.w	r2, r7, #11
 80054d0:	2301      	movs	r3, #1
 80054d2:	2130      	movs	r1, #48	@ 0x30
 80054d4:	6878      	ldr	r0, [r7, #4]
 80054d6:	f7ff ff4c 	bl	8005372 <hts221_read_reg>
 80054da:	60f8      	str	r0, [r7, #12]
  if (ret == 0)
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d10b      	bne.n	80054fa <hts221_hum_rh_point_0_get+0x38>
  {
    *val = (float_t)coeff / 2.0f;
 80054e2:	7afb      	ldrb	r3, [r7, #11]
 80054e4:	ee07 3a90 	vmov	s15, r3
 80054e8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80054ec:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80054f0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	edc3 7a00 	vstr	s15, [r3]
  }

  return ret;
 80054fa:	68fb      	ldr	r3, [r7, #12]
}
 80054fc:	4618      	mov	r0, r3
 80054fe:	3710      	adds	r7, #16
 8005500:	46bd      	mov	sp, r7
 8005502:	bd80      	pop	{r7, pc}

08005504 <hts221_hum_rh_point_1_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_hum_rh_point_1_get(const stmdev_ctx_t *ctx, float_t *val)
{
 8005504:	b580      	push	{r7, lr}
 8005506:	b084      	sub	sp, #16
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
 800550c:	6039      	str	r1, [r7, #0]
  uint8_t coeff;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_H1_RH_X2, &coeff, 1);
 800550e:	f107 020b 	add.w	r2, r7, #11
 8005512:	2301      	movs	r3, #1
 8005514:	2131      	movs	r1, #49	@ 0x31
 8005516:	6878      	ldr	r0, [r7, #4]
 8005518:	f7ff ff2b 	bl	8005372 <hts221_read_reg>
 800551c:	60f8      	str	r0, [r7, #12]
  if (ret == 0)
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	2b00      	cmp	r3, #0
 8005522:	d10b      	bne.n	800553c <hts221_hum_rh_point_1_get+0x38>
  {
    *val = (float_t)coeff / 2.0f;
 8005524:	7afb      	ldrb	r3, [r7, #11]
 8005526:	ee07 3a90 	vmov	s15, r3
 800552a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800552e:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8005532:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	edc3 7a00 	vstr	s15, [r3]
  }

  return ret;
 800553c:	68fb      	ldr	r3, [r7, #12]
}
 800553e:	4618      	mov	r0, r3
 8005540:	3710      	adds	r7, #16
 8005542:	46bd      	mov	sp, r7
 8005544:	bd80      	pop	{r7, pc}
	...

08005548 <hts221_temp_deg_point_0_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_temp_deg_point_0_get(const stmdev_ctx_t *ctx, float_t *val)
{
 8005548:	b580      	push	{r7, lr}
 800554a:	b086      	sub	sp, #24
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
 8005550:	6039      	str	r1, [r7, #0]
  hts221_t1_t0_msb_t reg;
  uint8_t coeff_h;
  uint8_t coeff_l;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_T0_DEGC_X8, &coeff_l, 1);
 8005552:	f107 020f 	add.w	r2, r7, #15
 8005556:	2301      	movs	r3, #1
 8005558:	2132      	movs	r1, #50	@ 0x32
 800555a:	6878      	ldr	r0, [r7, #4]
 800555c:	f7ff ff09 	bl	8005372 <hts221_read_reg>
 8005560:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 8005562:	697b      	ldr	r3, [r7, #20]
 8005564:	2b00      	cmp	r3, #0
 8005566:	d126      	bne.n	80055b6 <hts221_temp_deg_point_0_get+0x6e>
  {
    ret = hts221_read_reg(ctx, HTS221_T1_T0_MSB, (uint8_t *) &reg, 1);
 8005568:	f107 0210 	add.w	r2, r7, #16
 800556c:	2301      	movs	r3, #1
 800556e:	2135      	movs	r1, #53	@ 0x35
 8005570:	6878      	ldr	r0, [r7, #4]
 8005572:	f7ff fefe 	bl	8005372 <hts221_read_reg>
 8005576:	6178      	str	r0, [r7, #20]
    coeff_h = reg.t0_msb;
 8005578:	7c3b      	ldrb	r3, [r7, #16]
 800557a:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800557e:	b2db      	uxtb	r3, r3
 8005580:	74fb      	strb	r3, [r7, #19]
    if (ret == 0)
 8005582:	697b      	ldr	r3, [r7, #20]
 8005584:	2b00      	cmp	r3, #0
 8005586:	d116      	bne.n	80055b6 <hts221_temp_deg_point_0_get+0x6e>
    {
      *val = (((float_t)coeff_h * 256.0f) + (float_t)coeff_l) / 8.0f;
 8005588:	7cfb      	ldrb	r3, [r7, #19]
 800558a:	ee07 3a90 	vmov	s15, r3
 800558e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005592:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 80055c0 <hts221_temp_deg_point_0_get+0x78>
 8005596:	ee27 7a87 	vmul.f32	s14, s15, s14
 800559a:	7bfb      	ldrb	r3, [r7, #15]
 800559c:	ee07 3a90 	vmov	s15, r3
 80055a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80055a4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80055a8:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 80055ac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80055b0:	683b      	ldr	r3, [r7, #0]
 80055b2:	edc3 7a00 	vstr	s15, [r3]
    }
  }

  return ret;
 80055b6:	697b      	ldr	r3, [r7, #20]
}
 80055b8:	4618      	mov	r0, r3
 80055ba:	3718      	adds	r7, #24
 80055bc:	46bd      	mov	sp, r7
 80055be:	bd80      	pop	{r7, pc}
 80055c0:	43800000 	.word	0x43800000

080055c4 <hts221_temp_deg_point_1_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_temp_deg_point_1_get(const stmdev_ctx_t *ctx, float_t *val)
{
 80055c4:	b580      	push	{r7, lr}
 80055c6:	b086      	sub	sp, #24
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
 80055cc:	6039      	str	r1, [r7, #0]
  hts221_t1_t0_msb_t reg;
  uint8_t coeff_h;
  uint8_t coeff_l;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_T1_DEGC_X8, &coeff_l, 1);
 80055ce:	f107 020f 	add.w	r2, r7, #15
 80055d2:	2301      	movs	r3, #1
 80055d4:	2133      	movs	r1, #51	@ 0x33
 80055d6:	6878      	ldr	r0, [r7, #4]
 80055d8:	f7ff fecb 	bl	8005372 <hts221_read_reg>
 80055dc:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 80055de:	697b      	ldr	r3, [r7, #20]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d126      	bne.n	8005632 <hts221_temp_deg_point_1_get+0x6e>
  {
    ret = hts221_read_reg(ctx, HTS221_T1_T0_MSB, (uint8_t *) &reg, 1);
 80055e4:	f107 0210 	add.w	r2, r7, #16
 80055e8:	2301      	movs	r3, #1
 80055ea:	2135      	movs	r1, #53	@ 0x35
 80055ec:	6878      	ldr	r0, [r7, #4]
 80055ee:	f7ff fec0 	bl	8005372 <hts221_read_reg>
 80055f2:	6178      	str	r0, [r7, #20]
    coeff_h = reg.t1_msb;
 80055f4:	7c3b      	ldrb	r3, [r7, #16]
 80055f6:	f3c3 0381 	ubfx	r3, r3, #2, #2
 80055fa:	b2db      	uxtb	r3, r3
 80055fc:	74fb      	strb	r3, [r7, #19]
    if (ret == 0)
 80055fe:	697b      	ldr	r3, [r7, #20]
 8005600:	2b00      	cmp	r3, #0
 8005602:	d116      	bne.n	8005632 <hts221_temp_deg_point_1_get+0x6e>
    {
      *val = (((float_t)coeff_h * 256.0f) + (float_t)coeff_l) / 8.0f;
 8005604:	7cfb      	ldrb	r3, [r7, #19]
 8005606:	ee07 3a90 	vmov	s15, r3
 800560a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800560e:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 800563c <hts221_temp_deg_point_1_get+0x78>
 8005612:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005616:	7bfb      	ldrb	r3, [r7, #15]
 8005618:	ee07 3a90 	vmov	s15, r3
 800561c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005620:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005624:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 8005628:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800562c:	683b      	ldr	r3, [r7, #0]
 800562e:	edc3 7a00 	vstr	s15, [r3]
    }
  }

  return ret;
 8005632:	697b      	ldr	r3, [r7, #20]
}
 8005634:	4618      	mov	r0, r3
 8005636:	3718      	adds	r7, #24
 8005638:	46bd      	mov	sp, r7
 800563a:	bd80      	pop	{r7, pc}
 800563c:	43800000 	.word	0x43800000

08005640 <hts221_hum_adc_point_0_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_hum_adc_point_0_get(const stmdev_ctx_t *ctx, float_t *val)
{
 8005640:	b580      	push	{r7, lr}
 8005642:	b084      	sub	sp, #16
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
 8005648:	6039      	str	r1, [r7, #0]
  uint8_t coeff_p[2];
  int16_t coeff;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_H0_T0_OUT_L, coeff_p, 2);
 800564a:	f107 0208 	add.w	r2, r7, #8
 800564e:	2302      	movs	r3, #2
 8005650:	2136      	movs	r1, #54	@ 0x36
 8005652:	6878      	ldr	r0, [r7, #4]
 8005654:	f7ff fe8d 	bl	8005372 <hts221_read_reg>
 8005658:	60f8      	str	r0, [r7, #12]
  coeff = ((int16_t)coeff_p[1] * 256) + (int16_t)coeff_p[0];
 800565a:	7a7b      	ldrb	r3, [r7, #9]
 800565c:	021b      	lsls	r3, r3, #8
 800565e:	b29b      	uxth	r3, r3
 8005660:	7a3a      	ldrb	r2, [r7, #8]
 8005662:	4413      	add	r3, r2
 8005664:	b29b      	uxth	r3, r3
 8005666:	817b      	strh	r3, [r7, #10]
  if (ret == 0)
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d108      	bne.n	8005680 <hts221_hum_adc_point_0_get+0x40>
  {
    *val = (float_t)coeff * 1.0f;
 800566e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8005672:	ee07 3a90 	vmov	s15, r3
 8005676:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	edc3 7a00 	vstr	s15, [r3]
  }

  return ret;
 8005680:	68fb      	ldr	r3, [r7, #12]
}
 8005682:	4618      	mov	r0, r3
 8005684:	3710      	adds	r7, #16
 8005686:	46bd      	mov	sp, r7
 8005688:	bd80      	pop	{r7, pc}

0800568a <hts221_hum_adc_point_1_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_hum_adc_point_1_get(const stmdev_ctx_t *ctx, float_t *val)
{
 800568a:	b580      	push	{r7, lr}
 800568c:	b084      	sub	sp, #16
 800568e:	af00      	add	r7, sp, #0
 8005690:	6078      	str	r0, [r7, #4]
 8005692:	6039      	str	r1, [r7, #0]
  uint8_t coeff_p[2];
  int16_t coeff;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_H1_T0_OUT_L, coeff_p, 2);
 8005694:	f107 0208 	add.w	r2, r7, #8
 8005698:	2302      	movs	r3, #2
 800569a:	213a      	movs	r1, #58	@ 0x3a
 800569c:	6878      	ldr	r0, [r7, #4]
 800569e:	f7ff fe68 	bl	8005372 <hts221_read_reg>
 80056a2:	60f8      	str	r0, [r7, #12]
  coeff = ((int16_t)coeff_p[1] * 256) + (int16_t)coeff_p[0];
 80056a4:	7a7b      	ldrb	r3, [r7, #9]
 80056a6:	021b      	lsls	r3, r3, #8
 80056a8:	b29b      	uxth	r3, r3
 80056aa:	7a3a      	ldrb	r2, [r7, #8]
 80056ac:	4413      	add	r3, r2
 80056ae:	b29b      	uxth	r3, r3
 80056b0:	817b      	strh	r3, [r7, #10]
  if (ret == 0)
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d108      	bne.n	80056ca <hts221_hum_adc_point_1_get+0x40>
  {
    *val = (float_t)coeff * 1.0f;
 80056b8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80056bc:	ee07 3a90 	vmov	s15, r3
 80056c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	edc3 7a00 	vstr	s15, [r3]
  }

  return ret;
 80056ca:	68fb      	ldr	r3, [r7, #12]
}
 80056cc:	4618      	mov	r0, r3
 80056ce:	3710      	adds	r7, #16
 80056d0:	46bd      	mov	sp, r7
 80056d2:	bd80      	pop	{r7, pc}

080056d4 <hts221_temp_adc_point_0_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_temp_adc_point_0_get(const stmdev_ctx_t *ctx, float_t *val)
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b084      	sub	sp, #16
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]
 80056dc:	6039      	str	r1, [r7, #0]
  uint8_t coeff_p[2];
  int16_t coeff;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_T0_OUT_L, coeff_p, 2);
 80056de:	f107 0208 	add.w	r2, r7, #8
 80056e2:	2302      	movs	r3, #2
 80056e4:	213c      	movs	r1, #60	@ 0x3c
 80056e6:	6878      	ldr	r0, [r7, #4]
 80056e8:	f7ff fe43 	bl	8005372 <hts221_read_reg>
 80056ec:	60f8      	str	r0, [r7, #12]
  coeff = ((int16_t)coeff_p[1] * 256) + (int16_t)coeff_p[0];
 80056ee:	7a7b      	ldrb	r3, [r7, #9]
 80056f0:	021b      	lsls	r3, r3, #8
 80056f2:	b29b      	uxth	r3, r3
 80056f4:	7a3a      	ldrb	r2, [r7, #8]
 80056f6:	4413      	add	r3, r2
 80056f8:	b29b      	uxth	r3, r3
 80056fa:	817b      	strh	r3, [r7, #10]
  if (ret == 0)
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d108      	bne.n	8005714 <hts221_temp_adc_point_0_get+0x40>
  {
    *val = (float_t)coeff * 1.0f;
 8005702:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8005706:	ee07 3a90 	vmov	s15, r3
 800570a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800570e:	683b      	ldr	r3, [r7, #0]
 8005710:	edc3 7a00 	vstr	s15, [r3]
  }

  return ret;
 8005714:	68fb      	ldr	r3, [r7, #12]
}
 8005716:	4618      	mov	r0, r3
 8005718:	3710      	adds	r7, #16
 800571a:	46bd      	mov	sp, r7
 800571c:	bd80      	pop	{r7, pc}

0800571e <hts221_temp_adc_point_1_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_temp_adc_point_1_get(const stmdev_ctx_t *ctx, float_t *val)
{
 800571e:	b580      	push	{r7, lr}
 8005720:	b084      	sub	sp, #16
 8005722:	af00      	add	r7, sp, #0
 8005724:	6078      	str	r0, [r7, #4]
 8005726:	6039      	str	r1, [r7, #0]
  uint8_t coeff_p[2];
  int16_t coeff;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_T1_OUT_L, coeff_p, 2);
 8005728:	f107 0208 	add.w	r2, r7, #8
 800572c:	2302      	movs	r3, #2
 800572e:	213e      	movs	r1, #62	@ 0x3e
 8005730:	6878      	ldr	r0, [r7, #4]
 8005732:	f7ff fe1e 	bl	8005372 <hts221_read_reg>
 8005736:	60f8      	str	r0, [r7, #12]
  coeff = ((int16_t)coeff_p[1] * 256) + (int16_t)coeff_p[0];
 8005738:	7a7b      	ldrb	r3, [r7, #9]
 800573a:	021b      	lsls	r3, r3, #8
 800573c:	b29b      	uxth	r3, r3
 800573e:	7a3a      	ldrb	r2, [r7, #8]
 8005740:	4413      	add	r3, r2
 8005742:	b29b      	uxth	r3, r3
 8005744:	817b      	strh	r3, [r7, #10]
  if (ret == 0)
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d108      	bne.n	800575e <hts221_temp_adc_point_1_get+0x40>
  {
    *val = (float_t)coeff * 1.0f;
 800574c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8005750:	ee07 3a90 	vmov	s15, r3
 8005754:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005758:	683b      	ldr	r3, [r7, #0]
 800575a:	edc3 7a00 	vstr	s15, [r3]
  }

  return ret;
 800575e:	68fb      	ldr	r3, [r7, #12]
}
 8005760:	4618      	mov	r0, r3
 8005762:	3710      	adds	r7, #16
 8005764:	46bd      	mov	sp, r7
 8005766:	bd80      	pop	{r7, pc}

08005768 <__cvt>:
 8005768:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800576c:	ec57 6b10 	vmov	r6, r7, d0
 8005770:	2f00      	cmp	r7, #0
 8005772:	460c      	mov	r4, r1
 8005774:	4619      	mov	r1, r3
 8005776:	463b      	mov	r3, r7
 8005778:	bfbb      	ittet	lt
 800577a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800577e:	461f      	movlt	r7, r3
 8005780:	2300      	movge	r3, #0
 8005782:	232d      	movlt	r3, #45	@ 0x2d
 8005784:	700b      	strb	r3, [r1, #0]
 8005786:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005788:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800578c:	4691      	mov	r9, r2
 800578e:	f023 0820 	bic.w	r8, r3, #32
 8005792:	bfbc      	itt	lt
 8005794:	4632      	movlt	r2, r6
 8005796:	4616      	movlt	r6, r2
 8005798:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800579c:	d005      	beq.n	80057aa <__cvt+0x42>
 800579e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80057a2:	d100      	bne.n	80057a6 <__cvt+0x3e>
 80057a4:	3401      	adds	r4, #1
 80057a6:	2102      	movs	r1, #2
 80057a8:	e000      	b.n	80057ac <__cvt+0x44>
 80057aa:	2103      	movs	r1, #3
 80057ac:	ab03      	add	r3, sp, #12
 80057ae:	9301      	str	r3, [sp, #4]
 80057b0:	ab02      	add	r3, sp, #8
 80057b2:	9300      	str	r3, [sp, #0]
 80057b4:	ec47 6b10 	vmov	d0, r6, r7
 80057b8:	4653      	mov	r3, sl
 80057ba:	4622      	mov	r2, r4
 80057bc:	f000 fe4c 	bl	8006458 <_dtoa_r>
 80057c0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80057c4:	4605      	mov	r5, r0
 80057c6:	d119      	bne.n	80057fc <__cvt+0x94>
 80057c8:	f019 0f01 	tst.w	r9, #1
 80057cc:	d00e      	beq.n	80057ec <__cvt+0x84>
 80057ce:	eb00 0904 	add.w	r9, r0, r4
 80057d2:	2200      	movs	r2, #0
 80057d4:	2300      	movs	r3, #0
 80057d6:	4630      	mov	r0, r6
 80057d8:	4639      	mov	r1, r7
 80057da:	f7fb f995 	bl	8000b08 <__aeabi_dcmpeq>
 80057de:	b108      	cbz	r0, 80057e4 <__cvt+0x7c>
 80057e0:	f8cd 900c 	str.w	r9, [sp, #12]
 80057e4:	2230      	movs	r2, #48	@ 0x30
 80057e6:	9b03      	ldr	r3, [sp, #12]
 80057e8:	454b      	cmp	r3, r9
 80057ea:	d31e      	bcc.n	800582a <__cvt+0xc2>
 80057ec:	9b03      	ldr	r3, [sp, #12]
 80057ee:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80057f0:	1b5b      	subs	r3, r3, r5
 80057f2:	4628      	mov	r0, r5
 80057f4:	6013      	str	r3, [r2, #0]
 80057f6:	b004      	add	sp, #16
 80057f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057fc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005800:	eb00 0904 	add.w	r9, r0, r4
 8005804:	d1e5      	bne.n	80057d2 <__cvt+0x6a>
 8005806:	7803      	ldrb	r3, [r0, #0]
 8005808:	2b30      	cmp	r3, #48	@ 0x30
 800580a:	d10a      	bne.n	8005822 <__cvt+0xba>
 800580c:	2200      	movs	r2, #0
 800580e:	2300      	movs	r3, #0
 8005810:	4630      	mov	r0, r6
 8005812:	4639      	mov	r1, r7
 8005814:	f7fb f978 	bl	8000b08 <__aeabi_dcmpeq>
 8005818:	b918      	cbnz	r0, 8005822 <__cvt+0xba>
 800581a:	f1c4 0401 	rsb	r4, r4, #1
 800581e:	f8ca 4000 	str.w	r4, [sl]
 8005822:	f8da 3000 	ldr.w	r3, [sl]
 8005826:	4499      	add	r9, r3
 8005828:	e7d3      	b.n	80057d2 <__cvt+0x6a>
 800582a:	1c59      	adds	r1, r3, #1
 800582c:	9103      	str	r1, [sp, #12]
 800582e:	701a      	strb	r2, [r3, #0]
 8005830:	e7d9      	b.n	80057e6 <__cvt+0x7e>

08005832 <__exponent>:
 8005832:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005834:	2900      	cmp	r1, #0
 8005836:	bfba      	itte	lt
 8005838:	4249      	neglt	r1, r1
 800583a:	232d      	movlt	r3, #45	@ 0x2d
 800583c:	232b      	movge	r3, #43	@ 0x2b
 800583e:	2909      	cmp	r1, #9
 8005840:	7002      	strb	r2, [r0, #0]
 8005842:	7043      	strb	r3, [r0, #1]
 8005844:	dd29      	ble.n	800589a <__exponent+0x68>
 8005846:	f10d 0307 	add.w	r3, sp, #7
 800584a:	461d      	mov	r5, r3
 800584c:	270a      	movs	r7, #10
 800584e:	461a      	mov	r2, r3
 8005850:	fbb1 f6f7 	udiv	r6, r1, r7
 8005854:	fb07 1416 	mls	r4, r7, r6, r1
 8005858:	3430      	adds	r4, #48	@ 0x30
 800585a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800585e:	460c      	mov	r4, r1
 8005860:	2c63      	cmp	r4, #99	@ 0x63
 8005862:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8005866:	4631      	mov	r1, r6
 8005868:	dcf1      	bgt.n	800584e <__exponent+0x1c>
 800586a:	3130      	adds	r1, #48	@ 0x30
 800586c:	1e94      	subs	r4, r2, #2
 800586e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005872:	1c41      	adds	r1, r0, #1
 8005874:	4623      	mov	r3, r4
 8005876:	42ab      	cmp	r3, r5
 8005878:	d30a      	bcc.n	8005890 <__exponent+0x5e>
 800587a:	f10d 0309 	add.w	r3, sp, #9
 800587e:	1a9b      	subs	r3, r3, r2
 8005880:	42ac      	cmp	r4, r5
 8005882:	bf88      	it	hi
 8005884:	2300      	movhi	r3, #0
 8005886:	3302      	adds	r3, #2
 8005888:	4403      	add	r3, r0
 800588a:	1a18      	subs	r0, r3, r0
 800588c:	b003      	add	sp, #12
 800588e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005890:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005894:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005898:	e7ed      	b.n	8005876 <__exponent+0x44>
 800589a:	2330      	movs	r3, #48	@ 0x30
 800589c:	3130      	adds	r1, #48	@ 0x30
 800589e:	7083      	strb	r3, [r0, #2]
 80058a0:	70c1      	strb	r1, [r0, #3]
 80058a2:	1d03      	adds	r3, r0, #4
 80058a4:	e7f1      	b.n	800588a <__exponent+0x58>
	...

080058a8 <_printf_float>:
 80058a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058ac:	b08d      	sub	sp, #52	@ 0x34
 80058ae:	460c      	mov	r4, r1
 80058b0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80058b4:	4616      	mov	r6, r2
 80058b6:	461f      	mov	r7, r3
 80058b8:	4605      	mov	r5, r0
 80058ba:	f000 fccb 	bl	8006254 <_localeconv_r>
 80058be:	6803      	ldr	r3, [r0, #0]
 80058c0:	9304      	str	r3, [sp, #16]
 80058c2:	4618      	mov	r0, r3
 80058c4:	f7fa fcf4 	bl	80002b0 <strlen>
 80058c8:	2300      	movs	r3, #0
 80058ca:	930a      	str	r3, [sp, #40]	@ 0x28
 80058cc:	f8d8 3000 	ldr.w	r3, [r8]
 80058d0:	9005      	str	r0, [sp, #20]
 80058d2:	3307      	adds	r3, #7
 80058d4:	f023 0307 	bic.w	r3, r3, #7
 80058d8:	f103 0208 	add.w	r2, r3, #8
 80058dc:	f894 a018 	ldrb.w	sl, [r4, #24]
 80058e0:	f8d4 b000 	ldr.w	fp, [r4]
 80058e4:	f8c8 2000 	str.w	r2, [r8]
 80058e8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80058ec:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80058f0:	9307      	str	r3, [sp, #28]
 80058f2:	f8cd 8018 	str.w	r8, [sp, #24]
 80058f6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80058fa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80058fe:	4b9c      	ldr	r3, [pc, #624]	@ (8005b70 <_printf_float+0x2c8>)
 8005900:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005904:	f7fb f932 	bl	8000b6c <__aeabi_dcmpun>
 8005908:	bb70      	cbnz	r0, 8005968 <_printf_float+0xc0>
 800590a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800590e:	4b98      	ldr	r3, [pc, #608]	@ (8005b70 <_printf_float+0x2c8>)
 8005910:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005914:	f7fb f90c 	bl	8000b30 <__aeabi_dcmple>
 8005918:	bb30      	cbnz	r0, 8005968 <_printf_float+0xc0>
 800591a:	2200      	movs	r2, #0
 800591c:	2300      	movs	r3, #0
 800591e:	4640      	mov	r0, r8
 8005920:	4649      	mov	r1, r9
 8005922:	f7fb f8fb 	bl	8000b1c <__aeabi_dcmplt>
 8005926:	b110      	cbz	r0, 800592e <_printf_float+0x86>
 8005928:	232d      	movs	r3, #45	@ 0x2d
 800592a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800592e:	4a91      	ldr	r2, [pc, #580]	@ (8005b74 <_printf_float+0x2cc>)
 8005930:	4b91      	ldr	r3, [pc, #580]	@ (8005b78 <_printf_float+0x2d0>)
 8005932:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005936:	bf8c      	ite	hi
 8005938:	4690      	movhi	r8, r2
 800593a:	4698      	movls	r8, r3
 800593c:	2303      	movs	r3, #3
 800593e:	6123      	str	r3, [r4, #16]
 8005940:	f02b 0304 	bic.w	r3, fp, #4
 8005944:	6023      	str	r3, [r4, #0]
 8005946:	f04f 0900 	mov.w	r9, #0
 800594a:	9700      	str	r7, [sp, #0]
 800594c:	4633      	mov	r3, r6
 800594e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005950:	4621      	mov	r1, r4
 8005952:	4628      	mov	r0, r5
 8005954:	f000 f9d2 	bl	8005cfc <_printf_common>
 8005958:	3001      	adds	r0, #1
 800595a:	f040 808d 	bne.w	8005a78 <_printf_float+0x1d0>
 800595e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005962:	b00d      	add	sp, #52	@ 0x34
 8005964:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005968:	4642      	mov	r2, r8
 800596a:	464b      	mov	r3, r9
 800596c:	4640      	mov	r0, r8
 800596e:	4649      	mov	r1, r9
 8005970:	f7fb f8fc 	bl	8000b6c <__aeabi_dcmpun>
 8005974:	b140      	cbz	r0, 8005988 <_printf_float+0xe0>
 8005976:	464b      	mov	r3, r9
 8005978:	2b00      	cmp	r3, #0
 800597a:	bfbc      	itt	lt
 800597c:	232d      	movlt	r3, #45	@ 0x2d
 800597e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005982:	4a7e      	ldr	r2, [pc, #504]	@ (8005b7c <_printf_float+0x2d4>)
 8005984:	4b7e      	ldr	r3, [pc, #504]	@ (8005b80 <_printf_float+0x2d8>)
 8005986:	e7d4      	b.n	8005932 <_printf_float+0x8a>
 8005988:	6863      	ldr	r3, [r4, #4]
 800598a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800598e:	9206      	str	r2, [sp, #24]
 8005990:	1c5a      	adds	r2, r3, #1
 8005992:	d13b      	bne.n	8005a0c <_printf_float+0x164>
 8005994:	2306      	movs	r3, #6
 8005996:	6063      	str	r3, [r4, #4]
 8005998:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800599c:	2300      	movs	r3, #0
 800599e:	6022      	str	r2, [r4, #0]
 80059a0:	9303      	str	r3, [sp, #12]
 80059a2:	ab0a      	add	r3, sp, #40	@ 0x28
 80059a4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80059a8:	ab09      	add	r3, sp, #36	@ 0x24
 80059aa:	9300      	str	r3, [sp, #0]
 80059ac:	6861      	ldr	r1, [r4, #4]
 80059ae:	ec49 8b10 	vmov	d0, r8, r9
 80059b2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80059b6:	4628      	mov	r0, r5
 80059b8:	f7ff fed6 	bl	8005768 <__cvt>
 80059bc:	9b06      	ldr	r3, [sp, #24]
 80059be:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80059c0:	2b47      	cmp	r3, #71	@ 0x47
 80059c2:	4680      	mov	r8, r0
 80059c4:	d129      	bne.n	8005a1a <_printf_float+0x172>
 80059c6:	1cc8      	adds	r0, r1, #3
 80059c8:	db02      	blt.n	80059d0 <_printf_float+0x128>
 80059ca:	6863      	ldr	r3, [r4, #4]
 80059cc:	4299      	cmp	r1, r3
 80059ce:	dd41      	ble.n	8005a54 <_printf_float+0x1ac>
 80059d0:	f1aa 0a02 	sub.w	sl, sl, #2
 80059d4:	fa5f fa8a 	uxtb.w	sl, sl
 80059d8:	3901      	subs	r1, #1
 80059da:	4652      	mov	r2, sl
 80059dc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80059e0:	9109      	str	r1, [sp, #36]	@ 0x24
 80059e2:	f7ff ff26 	bl	8005832 <__exponent>
 80059e6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80059e8:	1813      	adds	r3, r2, r0
 80059ea:	2a01      	cmp	r2, #1
 80059ec:	4681      	mov	r9, r0
 80059ee:	6123      	str	r3, [r4, #16]
 80059f0:	dc02      	bgt.n	80059f8 <_printf_float+0x150>
 80059f2:	6822      	ldr	r2, [r4, #0]
 80059f4:	07d2      	lsls	r2, r2, #31
 80059f6:	d501      	bpl.n	80059fc <_printf_float+0x154>
 80059f8:	3301      	adds	r3, #1
 80059fa:	6123      	str	r3, [r4, #16]
 80059fc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d0a2      	beq.n	800594a <_printf_float+0xa2>
 8005a04:	232d      	movs	r3, #45	@ 0x2d
 8005a06:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005a0a:	e79e      	b.n	800594a <_printf_float+0xa2>
 8005a0c:	9a06      	ldr	r2, [sp, #24]
 8005a0e:	2a47      	cmp	r2, #71	@ 0x47
 8005a10:	d1c2      	bne.n	8005998 <_printf_float+0xf0>
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d1c0      	bne.n	8005998 <_printf_float+0xf0>
 8005a16:	2301      	movs	r3, #1
 8005a18:	e7bd      	b.n	8005996 <_printf_float+0xee>
 8005a1a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005a1e:	d9db      	bls.n	80059d8 <_printf_float+0x130>
 8005a20:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005a24:	d118      	bne.n	8005a58 <_printf_float+0x1b0>
 8005a26:	2900      	cmp	r1, #0
 8005a28:	6863      	ldr	r3, [r4, #4]
 8005a2a:	dd0b      	ble.n	8005a44 <_printf_float+0x19c>
 8005a2c:	6121      	str	r1, [r4, #16]
 8005a2e:	b913      	cbnz	r3, 8005a36 <_printf_float+0x18e>
 8005a30:	6822      	ldr	r2, [r4, #0]
 8005a32:	07d0      	lsls	r0, r2, #31
 8005a34:	d502      	bpl.n	8005a3c <_printf_float+0x194>
 8005a36:	3301      	adds	r3, #1
 8005a38:	440b      	add	r3, r1
 8005a3a:	6123      	str	r3, [r4, #16]
 8005a3c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005a3e:	f04f 0900 	mov.w	r9, #0
 8005a42:	e7db      	b.n	80059fc <_printf_float+0x154>
 8005a44:	b913      	cbnz	r3, 8005a4c <_printf_float+0x1a4>
 8005a46:	6822      	ldr	r2, [r4, #0]
 8005a48:	07d2      	lsls	r2, r2, #31
 8005a4a:	d501      	bpl.n	8005a50 <_printf_float+0x1a8>
 8005a4c:	3302      	adds	r3, #2
 8005a4e:	e7f4      	b.n	8005a3a <_printf_float+0x192>
 8005a50:	2301      	movs	r3, #1
 8005a52:	e7f2      	b.n	8005a3a <_printf_float+0x192>
 8005a54:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005a58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005a5a:	4299      	cmp	r1, r3
 8005a5c:	db05      	blt.n	8005a6a <_printf_float+0x1c2>
 8005a5e:	6823      	ldr	r3, [r4, #0]
 8005a60:	6121      	str	r1, [r4, #16]
 8005a62:	07d8      	lsls	r0, r3, #31
 8005a64:	d5ea      	bpl.n	8005a3c <_printf_float+0x194>
 8005a66:	1c4b      	adds	r3, r1, #1
 8005a68:	e7e7      	b.n	8005a3a <_printf_float+0x192>
 8005a6a:	2900      	cmp	r1, #0
 8005a6c:	bfd4      	ite	le
 8005a6e:	f1c1 0202 	rsble	r2, r1, #2
 8005a72:	2201      	movgt	r2, #1
 8005a74:	4413      	add	r3, r2
 8005a76:	e7e0      	b.n	8005a3a <_printf_float+0x192>
 8005a78:	6823      	ldr	r3, [r4, #0]
 8005a7a:	055a      	lsls	r2, r3, #21
 8005a7c:	d407      	bmi.n	8005a8e <_printf_float+0x1e6>
 8005a7e:	6923      	ldr	r3, [r4, #16]
 8005a80:	4642      	mov	r2, r8
 8005a82:	4631      	mov	r1, r6
 8005a84:	4628      	mov	r0, r5
 8005a86:	47b8      	blx	r7
 8005a88:	3001      	adds	r0, #1
 8005a8a:	d12b      	bne.n	8005ae4 <_printf_float+0x23c>
 8005a8c:	e767      	b.n	800595e <_printf_float+0xb6>
 8005a8e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005a92:	f240 80dd 	bls.w	8005c50 <_printf_float+0x3a8>
 8005a96:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	f7fb f833 	bl	8000b08 <__aeabi_dcmpeq>
 8005aa2:	2800      	cmp	r0, #0
 8005aa4:	d033      	beq.n	8005b0e <_printf_float+0x266>
 8005aa6:	4a37      	ldr	r2, [pc, #220]	@ (8005b84 <_printf_float+0x2dc>)
 8005aa8:	2301      	movs	r3, #1
 8005aaa:	4631      	mov	r1, r6
 8005aac:	4628      	mov	r0, r5
 8005aae:	47b8      	blx	r7
 8005ab0:	3001      	adds	r0, #1
 8005ab2:	f43f af54 	beq.w	800595e <_printf_float+0xb6>
 8005ab6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005aba:	4543      	cmp	r3, r8
 8005abc:	db02      	blt.n	8005ac4 <_printf_float+0x21c>
 8005abe:	6823      	ldr	r3, [r4, #0]
 8005ac0:	07d8      	lsls	r0, r3, #31
 8005ac2:	d50f      	bpl.n	8005ae4 <_printf_float+0x23c>
 8005ac4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005ac8:	4631      	mov	r1, r6
 8005aca:	4628      	mov	r0, r5
 8005acc:	47b8      	blx	r7
 8005ace:	3001      	adds	r0, #1
 8005ad0:	f43f af45 	beq.w	800595e <_printf_float+0xb6>
 8005ad4:	f04f 0900 	mov.w	r9, #0
 8005ad8:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8005adc:	f104 0a1a 	add.w	sl, r4, #26
 8005ae0:	45c8      	cmp	r8, r9
 8005ae2:	dc09      	bgt.n	8005af8 <_printf_float+0x250>
 8005ae4:	6823      	ldr	r3, [r4, #0]
 8005ae6:	079b      	lsls	r3, r3, #30
 8005ae8:	f100 8103 	bmi.w	8005cf2 <_printf_float+0x44a>
 8005aec:	68e0      	ldr	r0, [r4, #12]
 8005aee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005af0:	4298      	cmp	r0, r3
 8005af2:	bfb8      	it	lt
 8005af4:	4618      	movlt	r0, r3
 8005af6:	e734      	b.n	8005962 <_printf_float+0xba>
 8005af8:	2301      	movs	r3, #1
 8005afa:	4652      	mov	r2, sl
 8005afc:	4631      	mov	r1, r6
 8005afe:	4628      	mov	r0, r5
 8005b00:	47b8      	blx	r7
 8005b02:	3001      	adds	r0, #1
 8005b04:	f43f af2b 	beq.w	800595e <_printf_float+0xb6>
 8005b08:	f109 0901 	add.w	r9, r9, #1
 8005b0c:	e7e8      	b.n	8005ae0 <_printf_float+0x238>
 8005b0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	dc39      	bgt.n	8005b88 <_printf_float+0x2e0>
 8005b14:	4a1b      	ldr	r2, [pc, #108]	@ (8005b84 <_printf_float+0x2dc>)
 8005b16:	2301      	movs	r3, #1
 8005b18:	4631      	mov	r1, r6
 8005b1a:	4628      	mov	r0, r5
 8005b1c:	47b8      	blx	r7
 8005b1e:	3001      	adds	r0, #1
 8005b20:	f43f af1d 	beq.w	800595e <_printf_float+0xb6>
 8005b24:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005b28:	ea59 0303 	orrs.w	r3, r9, r3
 8005b2c:	d102      	bne.n	8005b34 <_printf_float+0x28c>
 8005b2e:	6823      	ldr	r3, [r4, #0]
 8005b30:	07d9      	lsls	r1, r3, #31
 8005b32:	d5d7      	bpl.n	8005ae4 <_printf_float+0x23c>
 8005b34:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005b38:	4631      	mov	r1, r6
 8005b3a:	4628      	mov	r0, r5
 8005b3c:	47b8      	blx	r7
 8005b3e:	3001      	adds	r0, #1
 8005b40:	f43f af0d 	beq.w	800595e <_printf_float+0xb6>
 8005b44:	f04f 0a00 	mov.w	sl, #0
 8005b48:	f104 0b1a 	add.w	fp, r4, #26
 8005b4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005b4e:	425b      	negs	r3, r3
 8005b50:	4553      	cmp	r3, sl
 8005b52:	dc01      	bgt.n	8005b58 <_printf_float+0x2b0>
 8005b54:	464b      	mov	r3, r9
 8005b56:	e793      	b.n	8005a80 <_printf_float+0x1d8>
 8005b58:	2301      	movs	r3, #1
 8005b5a:	465a      	mov	r2, fp
 8005b5c:	4631      	mov	r1, r6
 8005b5e:	4628      	mov	r0, r5
 8005b60:	47b8      	blx	r7
 8005b62:	3001      	adds	r0, #1
 8005b64:	f43f aefb 	beq.w	800595e <_printf_float+0xb6>
 8005b68:	f10a 0a01 	add.w	sl, sl, #1
 8005b6c:	e7ee      	b.n	8005b4c <_printf_float+0x2a4>
 8005b6e:	bf00      	nop
 8005b70:	7fefffff 	.word	0x7fefffff
 8005b74:	080080f4 	.word	0x080080f4
 8005b78:	080080f0 	.word	0x080080f0
 8005b7c:	080080fc 	.word	0x080080fc
 8005b80:	080080f8 	.word	0x080080f8
 8005b84:	08008100 	.word	0x08008100
 8005b88:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005b8a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005b8e:	4553      	cmp	r3, sl
 8005b90:	bfa8      	it	ge
 8005b92:	4653      	movge	r3, sl
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	4699      	mov	r9, r3
 8005b98:	dc36      	bgt.n	8005c08 <_printf_float+0x360>
 8005b9a:	f04f 0b00 	mov.w	fp, #0
 8005b9e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005ba2:	f104 021a 	add.w	r2, r4, #26
 8005ba6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005ba8:	9306      	str	r3, [sp, #24]
 8005baa:	eba3 0309 	sub.w	r3, r3, r9
 8005bae:	455b      	cmp	r3, fp
 8005bb0:	dc31      	bgt.n	8005c16 <_printf_float+0x36e>
 8005bb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005bb4:	459a      	cmp	sl, r3
 8005bb6:	dc3a      	bgt.n	8005c2e <_printf_float+0x386>
 8005bb8:	6823      	ldr	r3, [r4, #0]
 8005bba:	07da      	lsls	r2, r3, #31
 8005bbc:	d437      	bmi.n	8005c2e <_printf_float+0x386>
 8005bbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005bc0:	ebaa 0903 	sub.w	r9, sl, r3
 8005bc4:	9b06      	ldr	r3, [sp, #24]
 8005bc6:	ebaa 0303 	sub.w	r3, sl, r3
 8005bca:	4599      	cmp	r9, r3
 8005bcc:	bfa8      	it	ge
 8005bce:	4699      	movge	r9, r3
 8005bd0:	f1b9 0f00 	cmp.w	r9, #0
 8005bd4:	dc33      	bgt.n	8005c3e <_printf_float+0x396>
 8005bd6:	f04f 0800 	mov.w	r8, #0
 8005bda:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005bde:	f104 0b1a 	add.w	fp, r4, #26
 8005be2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005be4:	ebaa 0303 	sub.w	r3, sl, r3
 8005be8:	eba3 0309 	sub.w	r3, r3, r9
 8005bec:	4543      	cmp	r3, r8
 8005bee:	f77f af79 	ble.w	8005ae4 <_printf_float+0x23c>
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	465a      	mov	r2, fp
 8005bf6:	4631      	mov	r1, r6
 8005bf8:	4628      	mov	r0, r5
 8005bfa:	47b8      	blx	r7
 8005bfc:	3001      	adds	r0, #1
 8005bfe:	f43f aeae 	beq.w	800595e <_printf_float+0xb6>
 8005c02:	f108 0801 	add.w	r8, r8, #1
 8005c06:	e7ec      	b.n	8005be2 <_printf_float+0x33a>
 8005c08:	4642      	mov	r2, r8
 8005c0a:	4631      	mov	r1, r6
 8005c0c:	4628      	mov	r0, r5
 8005c0e:	47b8      	blx	r7
 8005c10:	3001      	adds	r0, #1
 8005c12:	d1c2      	bne.n	8005b9a <_printf_float+0x2f2>
 8005c14:	e6a3      	b.n	800595e <_printf_float+0xb6>
 8005c16:	2301      	movs	r3, #1
 8005c18:	4631      	mov	r1, r6
 8005c1a:	4628      	mov	r0, r5
 8005c1c:	9206      	str	r2, [sp, #24]
 8005c1e:	47b8      	blx	r7
 8005c20:	3001      	adds	r0, #1
 8005c22:	f43f ae9c 	beq.w	800595e <_printf_float+0xb6>
 8005c26:	9a06      	ldr	r2, [sp, #24]
 8005c28:	f10b 0b01 	add.w	fp, fp, #1
 8005c2c:	e7bb      	b.n	8005ba6 <_printf_float+0x2fe>
 8005c2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005c32:	4631      	mov	r1, r6
 8005c34:	4628      	mov	r0, r5
 8005c36:	47b8      	blx	r7
 8005c38:	3001      	adds	r0, #1
 8005c3a:	d1c0      	bne.n	8005bbe <_printf_float+0x316>
 8005c3c:	e68f      	b.n	800595e <_printf_float+0xb6>
 8005c3e:	9a06      	ldr	r2, [sp, #24]
 8005c40:	464b      	mov	r3, r9
 8005c42:	4442      	add	r2, r8
 8005c44:	4631      	mov	r1, r6
 8005c46:	4628      	mov	r0, r5
 8005c48:	47b8      	blx	r7
 8005c4a:	3001      	adds	r0, #1
 8005c4c:	d1c3      	bne.n	8005bd6 <_printf_float+0x32e>
 8005c4e:	e686      	b.n	800595e <_printf_float+0xb6>
 8005c50:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005c54:	f1ba 0f01 	cmp.w	sl, #1
 8005c58:	dc01      	bgt.n	8005c5e <_printf_float+0x3b6>
 8005c5a:	07db      	lsls	r3, r3, #31
 8005c5c:	d536      	bpl.n	8005ccc <_printf_float+0x424>
 8005c5e:	2301      	movs	r3, #1
 8005c60:	4642      	mov	r2, r8
 8005c62:	4631      	mov	r1, r6
 8005c64:	4628      	mov	r0, r5
 8005c66:	47b8      	blx	r7
 8005c68:	3001      	adds	r0, #1
 8005c6a:	f43f ae78 	beq.w	800595e <_printf_float+0xb6>
 8005c6e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005c72:	4631      	mov	r1, r6
 8005c74:	4628      	mov	r0, r5
 8005c76:	47b8      	blx	r7
 8005c78:	3001      	adds	r0, #1
 8005c7a:	f43f ae70 	beq.w	800595e <_printf_float+0xb6>
 8005c7e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005c82:	2200      	movs	r2, #0
 8005c84:	2300      	movs	r3, #0
 8005c86:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8005c8a:	f7fa ff3d 	bl	8000b08 <__aeabi_dcmpeq>
 8005c8e:	b9c0      	cbnz	r0, 8005cc2 <_printf_float+0x41a>
 8005c90:	4653      	mov	r3, sl
 8005c92:	f108 0201 	add.w	r2, r8, #1
 8005c96:	4631      	mov	r1, r6
 8005c98:	4628      	mov	r0, r5
 8005c9a:	47b8      	blx	r7
 8005c9c:	3001      	adds	r0, #1
 8005c9e:	d10c      	bne.n	8005cba <_printf_float+0x412>
 8005ca0:	e65d      	b.n	800595e <_printf_float+0xb6>
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	465a      	mov	r2, fp
 8005ca6:	4631      	mov	r1, r6
 8005ca8:	4628      	mov	r0, r5
 8005caa:	47b8      	blx	r7
 8005cac:	3001      	adds	r0, #1
 8005cae:	f43f ae56 	beq.w	800595e <_printf_float+0xb6>
 8005cb2:	f108 0801 	add.w	r8, r8, #1
 8005cb6:	45d0      	cmp	r8, sl
 8005cb8:	dbf3      	blt.n	8005ca2 <_printf_float+0x3fa>
 8005cba:	464b      	mov	r3, r9
 8005cbc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005cc0:	e6df      	b.n	8005a82 <_printf_float+0x1da>
 8005cc2:	f04f 0800 	mov.w	r8, #0
 8005cc6:	f104 0b1a 	add.w	fp, r4, #26
 8005cca:	e7f4      	b.n	8005cb6 <_printf_float+0x40e>
 8005ccc:	2301      	movs	r3, #1
 8005cce:	4642      	mov	r2, r8
 8005cd0:	e7e1      	b.n	8005c96 <_printf_float+0x3ee>
 8005cd2:	2301      	movs	r3, #1
 8005cd4:	464a      	mov	r2, r9
 8005cd6:	4631      	mov	r1, r6
 8005cd8:	4628      	mov	r0, r5
 8005cda:	47b8      	blx	r7
 8005cdc:	3001      	adds	r0, #1
 8005cde:	f43f ae3e 	beq.w	800595e <_printf_float+0xb6>
 8005ce2:	f108 0801 	add.w	r8, r8, #1
 8005ce6:	68e3      	ldr	r3, [r4, #12]
 8005ce8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005cea:	1a5b      	subs	r3, r3, r1
 8005cec:	4543      	cmp	r3, r8
 8005cee:	dcf0      	bgt.n	8005cd2 <_printf_float+0x42a>
 8005cf0:	e6fc      	b.n	8005aec <_printf_float+0x244>
 8005cf2:	f04f 0800 	mov.w	r8, #0
 8005cf6:	f104 0919 	add.w	r9, r4, #25
 8005cfa:	e7f4      	b.n	8005ce6 <_printf_float+0x43e>

08005cfc <_printf_common>:
 8005cfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d00:	4616      	mov	r6, r2
 8005d02:	4698      	mov	r8, r3
 8005d04:	688a      	ldr	r2, [r1, #8]
 8005d06:	690b      	ldr	r3, [r1, #16]
 8005d08:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005d0c:	4293      	cmp	r3, r2
 8005d0e:	bfb8      	it	lt
 8005d10:	4613      	movlt	r3, r2
 8005d12:	6033      	str	r3, [r6, #0]
 8005d14:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005d18:	4607      	mov	r7, r0
 8005d1a:	460c      	mov	r4, r1
 8005d1c:	b10a      	cbz	r2, 8005d22 <_printf_common+0x26>
 8005d1e:	3301      	adds	r3, #1
 8005d20:	6033      	str	r3, [r6, #0]
 8005d22:	6823      	ldr	r3, [r4, #0]
 8005d24:	0699      	lsls	r1, r3, #26
 8005d26:	bf42      	ittt	mi
 8005d28:	6833      	ldrmi	r3, [r6, #0]
 8005d2a:	3302      	addmi	r3, #2
 8005d2c:	6033      	strmi	r3, [r6, #0]
 8005d2e:	6825      	ldr	r5, [r4, #0]
 8005d30:	f015 0506 	ands.w	r5, r5, #6
 8005d34:	d106      	bne.n	8005d44 <_printf_common+0x48>
 8005d36:	f104 0a19 	add.w	sl, r4, #25
 8005d3a:	68e3      	ldr	r3, [r4, #12]
 8005d3c:	6832      	ldr	r2, [r6, #0]
 8005d3e:	1a9b      	subs	r3, r3, r2
 8005d40:	42ab      	cmp	r3, r5
 8005d42:	dc26      	bgt.n	8005d92 <_printf_common+0x96>
 8005d44:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005d48:	6822      	ldr	r2, [r4, #0]
 8005d4a:	3b00      	subs	r3, #0
 8005d4c:	bf18      	it	ne
 8005d4e:	2301      	movne	r3, #1
 8005d50:	0692      	lsls	r2, r2, #26
 8005d52:	d42b      	bmi.n	8005dac <_printf_common+0xb0>
 8005d54:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005d58:	4641      	mov	r1, r8
 8005d5a:	4638      	mov	r0, r7
 8005d5c:	47c8      	blx	r9
 8005d5e:	3001      	adds	r0, #1
 8005d60:	d01e      	beq.n	8005da0 <_printf_common+0xa4>
 8005d62:	6823      	ldr	r3, [r4, #0]
 8005d64:	6922      	ldr	r2, [r4, #16]
 8005d66:	f003 0306 	and.w	r3, r3, #6
 8005d6a:	2b04      	cmp	r3, #4
 8005d6c:	bf02      	ittt	eq
 8005d6e:	68e5      	ldreq	r5, [r4, #12]
 8005d70:	6833      	ldreq	r3, [r6, #0]
 8005d72:	1aed      	subeq	r5, r5, r3
 8005d74:	68a3      	ldr	r3, [r4, #8]
 8005d76:	bf0c      	ite	eq
 8005d78:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005d7c:	2500      	movne	r5, #0
 8005d7e:	4293      	cmp	r3, r2
 8005d80:	bfc4      	itt	gt
 8005d82:	1a9b      	subgt	r3, r3, r2
 8005d84:	18ed      	addgt	r5, r5, r3
 8005d86:	2600      	movs	r6, #0
 8005d88:	341a      	adds	r4, #26
 8005d8a:	42b5      	cmp	r5, r6
 8005d8c:	d11a      	bne.n	8005dc4 <_printf_common+0xc8>
 8005d8e:	2000      	movs	r0, #0
 8005d90:	e008      	b.n	8005da4 <_printf_common+0xa8>
 8005d92:	2301      	movs	r3, #1
 8005d94:	4652      	mov	r2, sl
 8005d96:	4641      	mov	r1, r8
 8005d98:	4638      	mov	r0, r7
 8005d9a:	47c8      	blx	r9
 8005d9c:	3001      	adds	r0, #1
 8005d9e:	d103      	bne.n	8005da8 <_printf_common+0xac>
 8005da0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005da4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005da8:	3501      	adds	r5, #1
 8005daa:	e7c6      	b.n	8005d3a <_printf_common+0x3e>
 8005dac:	18e1      	adds	r1, r4, r3
 8005dae:	1c5a      	adds	r2, r3, #1
 8005db0:	2030      	movs	r0, #48	@ 0x30
 8005db2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005db6:	4422      	add	r2, r4
 8005db8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005dbc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005dc0:	3302      	adds	r3, #2
 8005dc2:	e7c7      	b.n	8005d54 <_printf_common+0x58>
 8005dc4:	2301      	movs	r3, #1
 8005dc6:	4622      	mov	r2, r4
 8005dc8:	4641      	mov	r1, r8
 8005dca:	4638      	mov	r0, r7
 8005dcc:	47c8      	blx	r9
 8005dce:	3001      	adds	r0, #1
 8005dd0:	d0e6      	beq.n	8005da0 <_printf_common+0xa4>
 8005dd2:	3601      	adds	r6, #1
 8005dd4:	e7d9      	b.n	8005d8a <_printf_common+0x8e>
	...

08005dd8 <_printf_i>:
 8005dd8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005ddc:	7e0f      	ldrb	r7, [r1, #24]
 8005dde:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005de0:	2f78      	cmp	r7, #120	@ 0x78
 8005de2:	4691      	mov	r9, r2
 8005de4:	4680      	mov	r8, r0
 8005de6:	460c      	mov	r4, r1
 8005de8:	469a      	mov	sl, r3
 8005dea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005dee:	d807      	bhi.n	8005e00 <_printf_i+0x28>
 8005df0:	2f62      	cmp	r7, #98	@ 0x62
 8005df2:	d80a      	bhi.n	8005e0a <_printf_i+0x32>
 8005df4:	2f00      	cmp	r7, #0
 8005df6:	f000 80d1 	beq.w	8005f9c <_printf_i+0x1c4>
 8005dfa:	2f58      	cmp	r7, #88	@ 0x58
 8005dfc:	f000 80b8 	beq.w	8005f70 <_printf_i+0x198>
 8005e00:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005e04:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005e08:	e03a      	b.n	8005e80 <_printf_i+0xa8>
 8005e0a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005e0e:	2b15      	cmp	r3, #21
 8005e10:	d8f6      	bhi.n	8005e00 <_printf_i+0x28>
 8005e12:	a101      	add	r1, pc, #4	@ (adr r1, 8005e18 <_printf_i+0x40>)
 8005e14:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005e18:	08005e71 	.word	0x08005e71
 8005e1c:	08005e85 	.word	0x08005e85
 8005e20:	08005e01 	.word	0x08005e01
 8005e24:	08005e01 	.word	0x08005e01
 8005e28:	08005e01 	.word	0x08005e01
 8005e2c:	08005e01 	.word	0x08005e01
 8005e30:	08005e85 	.word	0x08005e85
 8005e34:	08005e01 	.word	0x08005e01
 8005e38:	08005e01 	.word	0x08005e01
 8005e3c:	08005e01 	.word	0x08005e01
 8005e40:	08005e01 	.word	0x08005e01
 8005e44:	08005f83 	.word	0x08005f83
 8005e48:	08005eaf 	.word	0x08005eaf
 8005e4c:	08005f3d 	.word	0x08005f3d
 8005e50:	08005e01 	.word	0x08005e01
 8005e54:	08005e01 	.word	0x08005e01
 8005e58:	08005fa5 	.word	0x08005fa5
 8005e5c:	08005e01 	.word	0x08005e01
 8005e60:	08005eaf 	.word	0x08005eaf
 8005e64:	08005e01 	.word	0x08005e01
 8005e68:	08005e01 	.word	0x08005e01
 8005e6c:	08005f45 	.word	0x08005f45
 8005e70:	6833      	ldr	r3, [r6, #0]
 8005e72:	1d1a      	adds	r2, r3, #4
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	6032      	str	r2, [r6, #0]
 8005e78:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005e7c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005e80:	2301      	movs	r3, #1
 8005e82:	e09c      	b.n	8005fbe <_printf_i+0x1e6>
 8005e84:	6833      	ldr	r3, [r6, #0]
 8005e86:	6820      	ldr	r0, [r4, #0]
 8005e88:	1d19      	adds	r1, r3, #4
 8005e8a:	6031      	str	r1, [r6, #0]
 8005e8c:	0606      	lsls	r6, r0, #24
 8005e8e:	d501      	bpl.n	8005e94 <_printf_i+0xbc>
 8005e90:	681d      	ldr	r5, [r3, #0]
 8005e92:	e003      	b.n	8005e9c <_printf_i+0xc4>
 8005e94:	0645      	lsls	r5, r0, #25
 8005e96:	d5fb      	bpl.n	8005e90 <_printf_i+0xb8>
 8005e98:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005e9c:	2d00      	cmp	r5, #0
 8005e9e:	da03      	bge.n	8005ea8 <_printf_i+0xd0>
 8005ea0:	232d      	movs	r3, #45	@ 0x2d
 8005ea2:	426d      	negs	r5, r5
 8005ea4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005ea8:	4858      	ldr	r0, [pc, #352]	@ (800600c <_printf_i+0x234>)
 8005eaa:	230a      	movs	r3, #10
 8005eac:	e011      	b.n	8005ed2 <_printf_i+0xfa>
 8005eae:	6821      	ldr	r1, [r4, #0]
 8005eb0:	6833      	ldr	r3, [r6, #0]
 8005eb2:	0608      	lsls	r0, r1, #24
 8005eb4:	f853 5b04 	ldr.w	r5, [r3], #4
 8005eb8:	d402      	bmi.n	8005ec0 <_printf_i+0xe8>
 8005eba:	0649      	lsls	r1, r1, #25
 8005ebc:	bf48      	it	mi
 8005ebe:	b2ad      	uxthmi	r5, r5
 8005ec0:	2f6f      	cmp	r7, #111	@ 0x6f
 8005ec2:	4852      	ldr	r0, [pc, #328]	@ (800600c <_printf_i+0x234>)
 8005ec4:	6033      	str	r3, [r6, #0]
 8005ec6:	bf14      	ite	ne
 8005ec8:	230a      	movne	r3, #10
 8005eca:	2308      	moveq	r3, #8
 8005ecc:	2100      	movs	r1, #0
 8005ece:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005ed2:	6866      	ldr	r6, [r4, #4]
 8005ed4:	60a6      	str	r6, [r4, #8]
 8005ed6:	2e00      	cmp	r6, #0
 8005ed8:	db05      	blt.n	8005ee6 <_printf_i+0x10e>
 8005eda:	6821      	ldr	r1, [r4, #0]
 8005edc:	432e      	orrs	r6, r5
 8005ede:	f021 0104 	bic.w	r1, r1, #4
 8005ee2:	6021      	str	r1, [r4, #0]
 8005ee4:	d04b      	beq.n	8005f7e <_printf_i+0x1a6>
 8005ee6:	4616      	mov	r6, r2
 8005ee8:	fbb5 f1f3 	udiv	r1, r5, r3
 8005eec:	fb03 5711 	mls	r7, r3, r1, r5
 8005ef0:	5dc7      	ldrb	r7, [r0, r7]
 8005ef2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005ef6:	462f      	mov	r7, r5
 8005ef8:	42bb      	cmp	r3, r7
 8005efa:	460d      	mov	r5, r1
 8005efc:	d9f4      	bls.n	8005ee8 <_printf_i+0x110>
 8005efe:	2b08      	cmp	r3, #8
 8005f00:	d10b      	bne.n	8005f1a <_printf_i+0x142>
 8005f02:	6823      	ldr	r3, [r4, #0]
 8005f04:	07df      	lsls	r7, r3, #31
 8005f06:	d508      	bpl.n	8005f1a <_printf_i+0x142>
 8005f08:	6923      	ldr	r3, [r4, #16]
 8005f0a:	6861      	ldr	r1, [r4, #4]
 8005f0c:	4299      	cmp	r1, r3
 8005f0e:	bfde      	ittt	le
 8005f10:	2330      	movle	r3, #48	@ 0x30
 8005f12:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005f16:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8005f1a:	1b92      	subs	r2, r2, r6
 8005f1c:	6122      	str	r2, [r4, #16]
 8005f1e:	f8cd a000 	str.w	sl, [sp]
 8005f22:	464b      	mov	r3, r9
 8005f24:	aa03      	add	r2, sp, #12
 8005f26:	4621      	mov	r1, r4
 8005f28:	4640      	mov	r0, r8
 8005f2a:	f7ff fee7 	bl	8005cfc <_printf_common>
 8005f2e:	3001      	adds	r0, #1
 8005f30:	d14a      	bne.n	8005fc8 <_printf_i+0x1f0>
 8005f32:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005f36:	b004      	add	sp, #16
 8005f38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f3c:	6823      	ldr	r3, [r4, #0]
 8005f3e:	f043 0320 	orr.w	r3, r3, #32
 8005f42:	6023      	str	r3, [r4, #0]
 8005f44:	4832      	ldr	r0, [pc, #200]	@ (8006010 <_printf_i+0x238>)
 8005f46:	2778      	movs	r7, #120	@ 0x78
 8005f48:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005f4c:	6823      	ldr	r3, [r4, #0]
 8005f4e:	6831      	ldr	r1, [r6, #0]
 8005f50:	061f      	lsls	r7, r3, #24
 8005f52:	f851 5b04 	ldr.w	r5, [r1], #4
 8005f56:	d402      	bmi.n	8005f5e <_printf_i+0x186>
 8005f58:	065f      	lsls	r7, r3, #25
 8005f5a:	bf48      	it	mi
 8005f5c:	b2ad      	uxthmi	r5, r5
 8005f5e:	6031      	str	r1, [r6, #0]
 8005f60:	07d9      	lsls	r1, r3, #31
 8005f62:	bf44      	itt	mi
 8005f64:	f043 0320 	orrmi.w	r3, r3, #32
 8005f68:	6023      	strmi	r3, [r4, #0]
 8005f6a:	b11d      	cbz	r5, 8005f74 <_printf_i+0x19c>
 8005f6c:	2310      	movs	r3, #16
 8005f6e:	e7ad      	b.n	8005ecc <_printf_i+0xf4>
 8005f70:	4826      	ldr	r0, [pc, #152]	@ (800600c <_printf_i+0x234>)
 8005f72:	e7e9      	b.n	8005f48 <_printf_i+0x170>
 8005f74:	6823      	ldr	r3, [r4, #0]
 8005f76:	f023 0320 	bic.w	r3, r3, #32
 8005f7a:	6023      	str	r3, [r4, #0]
 8005f7c:	e7f6      	b.n	8005f6c <_printf_i+0x194>
 8005f7e:	4616      	mov	r6, r2
 8005f80:	e7bd      	b.n	8005efe <_printf_i+0x126>
 8005f82:	6833      	ldr	r3, [r6, #0]
 8005f84:	6825      	ldr	r5, [r4, #0]
 8005f86:	6961      	ldr	r1, [r4, #20]
 8005f88:	1d18      	adds	r0, r3, #4
 8005f8a:	6030      	str	r0, [r6, #0]
 8005f8c:	062e      	lsls	r6, r5, #24
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	d501      	bpl.n	8005f96 <_printf_i+0x1be>
 8005f92:	6019      	str	r1, [r3, #0]
 8005f94:	e002      	b.n	8005f9c <_printf_i+0x1c4>
 8005f96:	0668      	lsls	r0, r5, #25
 8005f98:	d5fb      	bpl.n	8005f92 <_printf_i+0x1ba>
 8005f9a:	8019      	strh	r1, [r3, #0]
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	6123      	str	r3, [r4, #16]
 8005fa0:	4616      	mov	r6, r2
 8005fa2:	e7bc      	b.n	8005f1e <_printf_i+0x146>
 8005fa4:	6833      	ldr	r3, [r6, #0]
 8005fa6:	1d1a      	adds	r2, r3, #4
 8005fa8:	6032      	str	r2, [r6, #0]
 8005faa:	681e      	ldr	r6, [r3, #0]
 8005fac:	6862      	ldr	r2, [r4, #4]
 8005fae:	2100      	movs	r1, #0
 8005fb0:	4630      	mov	r0, r6
 8005fb2:	f7fa f92d 	bl	8000210 <memchr>
 8005fb6:	b108      	cbz	r0, 8005fbc <_printf_i+0x1e4>
 8005fb8:	1b80      	subs	r0, r0, r6
 8005fba:	6060      	str	r0, [r4, #4]
 8005fbc:	6863      	ldr	r3, [r4, #4]
 8005fbe:	6123      	str	r3, [r4, #16]
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005fc6:	e7aa      	b.n	8005f1e <_printf_i+0x146>
 8005fc8:	6923      	ldr	r3, [r4, #16]
 8005fca:	4632      	mov	r2, r6
 8005fcc:	4649      	mov	r1, r9
 8005fce:	4640      	mov	r0, r8
 8005fd0:	47d0      	blx	sl
 8005fd2:	3001      	adds	r0, #1
 8005fd4:	d0ad      	beq.n	8005f32 <_printf_i+0x15a>
 8005fd6:	6823      	ldr	r3, [r4, #0]
 8005fd8:	079b      	lsls	r3, r3, #30
 8005fda:	d413      	bmi.n	8006004 <_printf_i+0x22c>
 8005fdc:	68e0      	ldr	r0, [r4, #12]
 8005fde:	9b03      	ldr	r3, [sp, #12]
 8005fe0:	4298      	cmp	r0, r3
 8005fe2:	bfb8      	it	lt
 8005fe4:	4618      	movlt	r0, r3
 8005fe6:	e7a6      	b.n	8005f36 <_printf_i+0x15e>
 8005fe8:	2301      	movs	r3, #1
 8005fea:	4632      	mov	r2, r6
 8005fec:	4649      	mov	r1, r9
 8005fee:	4640      	mov	r0, r8
 8005ff0:	47d0      	blx	sl
 8005ff2:	3001      	adds	r0, #1
 8005ff4:	d09d      	beq.n	8005f32 <_printf_i+0x15a>
 8005ff6:	3501      	adds	r5, #1
 8005ff8:	68e3      	ldr	r3, [r4, #12]
 8005ffa:	9903      	ldr	r1, [sp, #12]
 8005ffc:	1a5b      	subs	r3, r3, r1
 8005ffe:	42ab      	cmp	r3, r5
 8006000:	dcf2      	bgt.n	8005fe8 <_printf_i+0x210>
 8006002:	e7eb      	b.n	8005fdc <_printf_i+0x204>
 8006004:	2500      	movs	r5, #0
 8006006:	f104 0619 	add.w	r6, r4, #25
 800600a:	e7f5      	b.n	8005ff8 <_printf_i+0x220>
 800600c:	08008102 	.word	0x08008102
 8006010:	08008113 	.word	0x08008113

08006014 <std>:
 8006014:	2300      	movs	r3, #0
 8006016:	b510      	push	{r4, lr}
 8006018:	4604      	mov	r4, r0
 800601a:	e9c0 3300 	strd	r3, r3, [r0]
 800601e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006022:	6083      	str	r3, [r0, #8]
 8006024:	8181      	strh	r1, [r0, #12]
 8006026:	6643      	str	r3, [r0, #100]	@ 0x64
 8006028:	81c2      	strh	r2, [r0, #14]
 800602a:	6183      	str	r3, [r0, #24]
 800602c:	4619      	mov	r1, r3
 800602e:	2208      	movs	r2, #8
 8006030:	305c      	adds	r0, #92	@ 0x5c
 8006032:	f000 f906 	bl	8006242 <memset>
 8006036:	4b0d      	ldr	r3, [pc, #52]	@ (800606c <std+0x58>)
 8006038:	6263      	str	r3, [r4, #36]	@ 0x24
 800603a:	4b0d      	ldr	r3, [pc, #52]	@ (8006070 <std+0x5c>)
 800603c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800603e:	4b0d      	ldr	r3, [pc, #52]	@ (8006074 <std+0x60>)
 8006040:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006042:	4b0d      	ldr	r3, [pc, #52]	@ (8006078 <std+0x64>)
 8006044:	6323      	str	r3, [r4, #48]	@ 0x30
 8006046:	4b0d      	ldr	r3, [pc, #52]	@ (800607c <std+0x68>)
 8006048:	6224      	str	r4, [r4, #32]
 800604a:	429c      	cmp	r4, r3
 800604c:	d006      	beq.n	800605c <std+0x48>
 800604e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006052:	4294      	cmp	r4, r2
 8006054:	d002      	beq.n	800605c <std+0x48>
 8006056:	33d0      	adds	r3, #208	@ 0xd0
 8006058:	429c      	cmp	r4, r3
 800605a:	d105      	bne.n	8006068 <std+0x54>
 800605c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006060:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006064:	f000 b96a 	b.w	800633c <__retarget_lock_init_recursive>
 8006068:	bd10      	pop	{r4, pc}
 800606a:	bf00      	nop
 800606c:	080061bd 	.word	0x080061bd
 8006070:	080061df 	.word	0x080061df
 8006074:	08006217 	.word	0x08006217
 8006078:	0800623b 	.word	0x0800623b
 800607c:	20000380 	.word	0x20000380

08006080 <stdio_exit_handler>:
 8006080:	4a02      	ldr	r2, [pc, #8]	@ (800608c <stdio_exit_handler+0xc>)
 8006082:	4903      	ldr	r1, [pc, #12]	@ (8006090 <stdio_exit_handler+0x10>)
 8006084:	4803      	ldr	r0, [pc, #12]	@ (8006094 <stdio_exit_handler+0x14>)
 8006086:	f000 b869 	b.w	800615c <_fwalk_sglue>
 800608a:	bf00      	nop
 800608c:	2000000c 	.word	0x2000000c
 8006090:	08007c79 	.word	0x08007c79
 8006094:	2000001c 	.word	0x2000001c

08006098 <cleanup_stdio>:
 8006098:	6841      	ldr	r1, [r0, #4]
 800609a:	4b0c      	ldr	r3, [pc, #48]	@ (80060cc <cleanup_stdio+0x34>)
 800609c:	4299      	cmp	r1, r3
 800609e:	b510      	push	{r4, lr}
 80060a0:	4604      	mov	r4, r0
 80060a2:	d001      	beq.n	80060a8 <cleanup_stdio+0x10>
 80060a4:	f001 fde8 	bl	8007c78 <_fflush_r>
 80060a8:	68a1      	ldr	r1, [r4, #8]
 80060aa:	4b09      	ldr	r3, [pc, #36]	@ (80060d0 <cleanup_stdio+0x38>)
 80060ac:	4299      	cmp	r1, r3
 80060ae:	d002      	beq.n	80060b6 <cleanup_stdio+0x1e>
 80060b0:	4620      	mov	r0, r4
 80060b2:	f001 fde1 	bl	8007c78 <_fflush_r>
 80060b6:	68e1      	ldr	r1, [r4, #12]
 80060b8:	4b06      	ldr	r3, [pc, #24]	@ (80060d4 <cleanup_stdio+0x3c>)
 80060ba:	4299      	cmp	r1, r3
 80060bc:	d004      	beq.n	80060c8 <cleanup_stdio+0x30>
 80060be:	4620      	mov	r0, r4
 80060c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80060c4:	f001 bdd8 	b.w	8007c78 <_fflush_r>
 80060c8:	bd10      	pop	{r4, pc}
 80060ca:	bf00      	nop
 80060cc:	20000380 	.word	0x20000380
 80060d0:	200003e8 	.word	0x200003e8
 80060d4:	20000450 	.word	0x20000450

080060d8 <global_stdio_init.part.0>:
 80060d8:	b510      	push	{r4, lr}
 80060da:	4b0b      	ldr	r3, [pc, #44]	@ (8006108 <global_stdio_init.part.0+0x30>)
 80060dc:	4c0b      	ldr	r4, [pc, #44]	@ (800610c <global_stdio_init.part.0+0x34>)
 80060de:	4a0c      	ldr	r2, [pc, #48]	@ (8006110 <global_stdio_init.part.0+0x38>)
 80060e0:	601a      	str	r2, [r3, #0]
 80060e2:	4620      	mov	r0, r4
 80060e4:	2200      	movs	r2, #0
 80060e6:	2104      	movs	r1, #4
 80060e8:	f7ff ff94 	bl	8006014 <std>
 80060ec:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80060f0:	2201      	movs	r2, #1
 80060f2:	2109      	movs	r1, #9
 80060f4:	f7ff ff8e 	bl	8006014 <std>
 80060f8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80060fc:	2202      	movs	r2, #2
 80060fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006102:	2112      	movs	r1, #18
 8006104:	f7ff bf86 	b.w	8006014 <std>
 8006108:	200004b8 	.word	0x200004b8
 800610c:	20000380 	.word	0x20000380
 8006110:	08006081 	.word	0x08006081

08006114 <__sfp_lock_acquire>:
 8006114:	4801      	ldr	r0, [pc, #4]	@ (800611c <__sfp_lock_acquire+0x8>)
 8006116:	f000 b912 	b.w	800633e <__retarget_lock_acquire_recursive>
 800611a:	bf00      	nop
 800611c:	200004c1 	.word	0x200004c1

08006120 <__sfp_lock_release>:
 8006120:	4801      	ldr	r0, [pc, #4]	@ (8006128 <__sfp_lock_release+0x8>)
 8006122:	f000 b90d 	b.w	8006340 <__retarget_lock_release_recursive>
 8006126:	bf00      	nop
 8006128:	200004c1 	.word	0x200004c1

0800612c <__sinit>:
 800612c:	b510      	push	{r4, lr}
 800612e:	4604      	mov	r4, r0
 8006130:	f7ff fff0 	bl	8006114 <__sfp_lock_acquire>
 8006134:	6a23      	ldr	r3, [r4, #32]
 8006136:	b11b      	cbz	r3, 8006140 <__sinit+0x14>
 8006138:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800613c:	f7ff bff0 	b.w	8006120 <__sfp_lock_release>
 8006140:	4b04      	ldr	r3, [pc, #16]	@ (8006154 <__sinit+0x28>)
 8006142:	6223      	str	r3, [r4, #32]
 8006144:	4b04      	ldr	r3, [pc, #16]	@ (8006158 <__sinit+0x2c>)
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	2b00      	cmp	r3, #0
 800614a:	d1f5      	bne.n	8006138 <__sinit+0xc>
 800614c:	f7ff ffc4 	bl	80060d8 <global_stdio_init.part.0>
 8006150:	e7f2      	b.n	8006138 <__sinit+0xc>
 8006152:	bf00      	nop
 8006154:	08006099 	.word	0x08006099
 8006158:	200004b8 	.word	0x200004b8

0800615c <_fwalk_sglue>:
 800615c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006160:	4607      	mov	r7, r0
 8006162:	4688      	mov	r8, r1
 8006164:	4614      	mov	r4, r2
 8006166:	2600      	movs	r6, #0
 8006168:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800616c:	f1b9 0901 	subs.w	r9, r9, #1
 8006170:	d505      	bpl.n	800617e <_fwalk_sglue+0x22>
 8006172:	6824      	ldr	r4, [r4, #0]
 8006174:	2c00      	cmp	r4, #0
 8006176:	d1f7      	bne.n	8006168 <_fwalk_sglue+0xc>
 8006178:	4630      	mov	r0, r6
 800617a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800617e:	89ab      	ldrh	r3, [r5, #12]
 8006180:	2b01      	cmp	r3, #1
 8006182:	d907      	bls.n	8006194 <_fwalk_sglue+0x38>
 8006184:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006188:	3301      	adds	r3, #1
 800618a:	d003      	beq.n	8006194 <_fwalk_sglue+0x38>
 800618c:	4629      	mov	r1, r5
 800618e:	4638      	mov	r0, r7
 8006190:	47c0      	blx	r8
 8006192:	4306      	orrs	r6, r0
 8006194:	3568      	adds	r5, #104	@ 0x68
 8006196:	e7e9      	b.n	800616c <_fwalk_sglue+0x10>

08006198 <iprintf>:
 8006198:	b40f      	push	{r0, r1, r2, r3}
 800619a:	b507      	push	{r0, r1, r2, lr}
 800619c:	4906      	ldr	r1, [pc, #24]	@ (80061b8 <iprintf+0x20>)
 800619e:	ab04      	add	r3, sp, #16
 80061a0:	6808      	ldr	r0, [r1, #0]
 80061a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80061a6:	6881      	ldr	r1, [r0, #8]
 80061a8:	9301      	str	r3, [sp, #4]
 80061aa:	f001 fbc9 	bl	8007940 <_vfiprintf_r>
 80061ae:	b003      	add	sp, #12
 80061b0:	f85d eb04 	ldr.w	lr, [sp], #4
 80061b4:	b004      	add	sp, #16
 80061b6:	4770      	bx	lr
 80061b8:	20000018 	.word	0x20000018

080061bc <__sread>:
 80061bc:	b510      	push	{r4, lr}
 80061be:	460c      	mov	r4, r1
 80061c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061c4:	f000 f86c 	bl	80062a0 <_read_r>
 80061c8:	2800      	cmp	r0, #0
 80061ca:	bfab      	itete	ge
 80061cc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80061ce:	89a3      	ldrhlt	r3, [r4, #12]
 80061d0:	181b      	addge	r3, r3, r0
 80061d2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80061d6:	bfac      	ite	ge
 80061d8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80061da:	81a3      	strhlt	r3, [r4, #12]
 80061dc:	bd10      	pop	{r4, pc}

080061de <__swrite>:
 80061de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80061e2:	461f      	mov	r7, r3
 80061e4:	898b      	ldrh	r3, [r1, #12]
 80061e6:	05db      	lsls	r3, r3, #23
 80061e8:	4605      	mov	r5, r0
 80061ea:	460c      	mov	r4, r1
 80061ec:	4616      	mov	r6, r2
 80061ee:	d505      	bpl.n	80061fc <__swrite+0x1e>
 80061f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061f4:	2302      	movs	r3, #2
 80061f6:	2200      	movs	r2, #0
 80061f8:	f000 f840 	bl	800627c <_lseek_r>
 80061fc:	89a3      	ldrh	r3, [r4, #12]
 80061fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006202:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006206:	81a3      	strh	r3, [r4, #12]
 8006208:	4632      	mov	r2, r6
 800620a:	463b      	mov	r3, r7
 800620c:	4628      	mov	r0, r5
 800620e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006212:	f000 b857 	b.w	80062c4 <_write_r>

08006216 <__sseek>:
 8006216:	b510      	push	{r4, lr}
 8006218:	460c      	mov	r4, r1
 800621a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800621e:	f000 f82d 	bl	800627c <_lseek_r>
 8006222:	1c43      	adds	r3, r0, #1
 8006224:	89a3      	ldrh	r3, [r4, #12]
 8006226:	bf15      	itete	ne
 8006228:	6560      	strne	r0, [r4, #84]	@ 0x54
 800622a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800622e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006232:	81a3      	strheq	r3, [r4, #12]
 8006234:	bf18      	it	ne
 8006236:	81a3      	strhne	r3, [r4, #12]
 8006238:	bd10      	pop	{r4, pc}

0800623a <__sclose>:
 800623a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800623e:	f000 b80d 	b.w	800625c <_close_r>

08006242 <memset>:
 8006242:	4402      	add	r2, r0
 8006244:	4603      	mov	r3, r0
 8006246:	4293      	cmp	r3, r2
 8006248:	d100      	bne.n	800624c <memset+0xa>
 800624a:	4770      	bx	lr
 800624c:	f803 1b01 	strb.w	r1, [r3], #1
 8006250:	e7f9      	b.n	8006246 <memset+0x4>
	...

08006254 <_localeconv_r>:
 8006254:	4800      	ldr	r0, [pc, #0]	@ (8006258 <_localeconv_r+0x4>)
 8006256:	4770      	bx	lr
 8006258:	20000158 	.word	0x20000158

0800625c <_close_r>:
 800625c:	b538      	push	{r3, r4, r5, lr}
 800625e:	4d06      	ldr	r5, [pc, #24]	@ (8006278 <_close_r+0x1c>)
 8006260:	2300      	movs	r3, #0
 8006262:	4604      	mov	r4, r0
 8006264:	4608      	mov	r0, r1
 8006266:	602b      	str	r3, [r5, #0]
 8006268:	f7fb fbda 	bl	8001a20 <_close>
 800626c:	1c43      	adds	r3, r0, #1
 800626e:	d102      	bne.n	8006276 <_close_r+0x1a>
 8006270:	682b      	ldr	r3, [r5, #0]
 8006272:	b103      	cbz	r3, 8006276 <_close_r+0x1a>
 8006274:	6023      	str	r3, [r4, #0]
 8006276:	bd38      	pop	{r3, r4, r5, pc}
 8006278:	200004bc 	.word	0x200004bc

0800627c <_lseek_r>:
 800627c:	b538      	push	{r3, r4, r5, lr}
 800627e:	4d07      	ldr	r5, [pc, #28]	@ (800629c <_lseek_r+0x20>)
 8006280:	4604      	mov	r4, r0
 8006282:	4608      	mov	r0, r1
 8006284:	4611      	mov	r1, r2
 8006286:	2200      	movs	r2, #0
 8006288:	602a      	str	r2, [r5, #0]
 800628a:	461a      	mov	r2, r3
 800628c:	f7fb fbef 	bl	8001a6e <_lseek>
 8006290:	1c43      	adds	r3, r0, #1
 8006292:	d102      	bne.n	800629a <_lseek_r+0x1e>
 8006294:	682b      	ldr	r3, [r5, #0]
 8006296:	b103      	cbz	r3, 800629a <_lseek_r+0x1e>
 8006298:	6023      	str	r3, [r4, #0]
 800629a:	bd38      	pop	{r3, r4, r5, pc}
 800629c:	200004bc 	.word	0x200004bc

080062a0 <_read_r>:
 80062a0:	b538      	push	{r3, r4, r5, lr}
 80062a2:	4d07      	ldr	r5, [pc, #28]	@ (80062c0 <_read_r+0x20>)
 80062a4:	4604      	mov	r4, r0
 80062a6:	4608      	mov	r0, r1
 80062a8:	4611      	mov	r1, r2
 80062aa:	2200      	movs	r2, #0
 80062ac:	602a      	str	r2, [r5, #0]
 80062ae:	461a      	mov	r2, r3
 80062b0:	f7fb fb7d 	bl	80019ae <_read>
 80062b4:	1c43      	adds	r3, r0, #1
 80062b6:	d102      	bne.n	80062be <_read_r+0x1e>
 80062b8:	682b      	ldr	r3, [r5, #0]
 80062ba:	b103      	cbz	r3, 80062be <_read_r+0x1e>
 80062bc:	6023      	str	r3, [r4, #0]
 80062be:	bd38      	pop	{r3, r4, r5, pc}
 80062c0:	200004bc 	.word	0x200004bc

080062c4 <_write_r>:
 80062c4:	b538      	push	{r3, r4, r5, lr}
 80062c6:	4d07      	ldr	r5, [pc, #28]	@ (80062e4 <_write_r+0x20>)
 80062c8:	4604      	mov	r4, r0
 80062ca:	4608      	mov	r0, r1
 80062cc:	4611      	mov	r1, r2
 80062ce:	2200      	movs	r2, #0
 80062d0:	602a      	str	r2, [r5, #0]
 80062d2:	461a      	mov	r2, r3
 80062d4:	f7fb fb88 	bl	80019e8 <_write>
 80062d8:	1c43      	adds	r3, r0, #1
 80062da:	d102      	bne.n	80062e2 <_write_r+0x1e>
 80062dc:	682b      	ldr	r3, [r5, #0]
 80062de:	b103      	cbz	r3, 80062e2 <_write_r+0x1e>
 80062e0:	6023      	str	r3, [r4, #0]
 80062e2:	bd38      	pop	{r3, r4, r5, pc}
 80062e4:	200004bc 	.word	0x200004bc

080062e8 <__errno>:
 80062e8:	4b01      	ldr	r3, [pc, #4]	@ (80062f0 <__errno+0x8>)
 80062ea:	6818      	ldr	r0, [r3, #0]
 80062ec:	4770      	bx	lr
 80062ee:	bf00      	nop
 80062f0:	20000018 	.word	0x20000018

080062f4 <__libc_init_array>:
 80062f4:	b570      	push	{r4, r5, r6, lr}
 80062f6:	4d0d      	ldr	r5, [pc, #52]	@ (800632c <__libc_init_array+0x38>)
 80062f8:	4c0d      	ldr	r4, [pc, #52]	@ (8006330 <__libc_init_array+0x3c>)
 80062fa:	1b64      	subs	r4, r4, r5
 80062fc:	10a4      	asrs	r4, r4, #2
 80062fe:	2600      	movs	r6, #0
 8006300:	42a6      	cmp	r6, r4
 8006302:	d109      	bne.n	8006318 <__libc_init_array+0x24>
 8006304:	4d0b      	ldr	r5, [pc, #44]	@ (8006334 <__libc_init_array+0x40>)
 8006306:	4c0c      	ldr	r4, [pc, #48]	@ (8006338 <__libc_init_array+0x44>)
 8006308:	f001 fec4 	bl	8008094 <_init>
 800630c:	1b64      	subs	r4, r4, r5
 800630e:	10a4      	asrs	r4, r4, #2
 8006310:	2600      	movs	r6, #0
 8006312:	42a6      	cmp	r6, r4
 8006314:	d105      	bne.n	8006322 <__libc_init_array+0x2e>
 8006316:	bd70      	pop	{r4, r5, r6, pc}
 8006318:	f855 3b04 	ldr.w	r3, [r5], #4
 800631c:	4798      	blx	r3
 800631e:	3601      	adds	r6, #1
 8006320:	e7ee      	b.n	8006300 <__libc_init_array+0xc>
 8006322:	f855 3b04 	ldr.w	r3, [r5], #4
 8006326:	4798      	blx	r3
 8006328:	3601      	adds	r6, #1
 800632a:	e7f2      	b.n	8006312 <__libc_init_array+0x1e>
 800632c:	0800846c 	.word	0x0800846c
 8006330:	0800846c 	.word	0x0800846c
 8006334:	0800846c 	.word	0x0800846c
 8006338:	08008470 	.word	0x08008470

0800633c <__retarget_lock_init_recursive>:
 800633c:	4770      	bx	lr

0800633e <__retarget_lock_acquire_recursive>:
 800633e:	4770      	bx	lr

08006340 <__retarget_lock_release_recursive>:
 8006340:	4770      	bx	lr

08006342 <quorem>:
 8006342:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006346:	6903      	ldr	r3, [r0, #16]
 8006348:	690c      	ldr	r4, [r1, #16]
 800634a:	42a3      	cmp	r3, r4
 800634c:	4607      	mov	r7, r0
 800634e:	db7e      	blt.n	800644e <quorem+0x10c>
 8006350:	3c01      	subs	r4, #1
 8006352:	f101 0814 	add.w	r8, r1, #20
 8006356:	00a3      	lsls	r3, r4, #2
 8006358:	f100 0514 	add.w	r5, r0, #20
 800635c:	9300      	str	r3, [sp, #0]
 800635e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006362:	9301      	str	r3, [sp, #4]
 8006364:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006368:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800636c:	3301      	adds	r3, #1
 800636e:	429a      	cmp	r2, r3
 8006370:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006374:	fbb2 f6f3 	udiv	r6, r2, r3
 8006378:	d32e      	bcc.n	80063d8 <quorem+0x96>
 800637a:	f04f 0a00 	mov.w	sl, #0
 800637e:	46c4      	mov	ip, r8
 8006380:	46ae      	mov	lr, r5
 8006382:	46d3      	mov	fp, sl
 8006384:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006388:	b298      	uxth	r0, r3
 800638a:	fb06 a000 	mla	r0, r6, r0, sl
 800638e:	0c02      	lsrs	r2, r0, #16
 8006390:	0c1b      	lsrs	r3, r3, #16
 8006392:	fb06 2303 	mla	r3, r6, r3, r2
 8006396:	f8de 2000 	ldr.w	r2, [lr]
 800639a:	b280      	uxth	r0, r0
 800639c:	b292      	uxth	r2, r2
 800639e:	1a12      	subs	r2, r2, r0
 80063a0:	445a      	add	r2, fp
 80063a2:	f8de 0000 	ldr.w	r0, [lr]
 80063a6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80063aa:	b29b      	uxth	r3, r3
 80063ac:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80063b0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80063b4:	b292      	uxth	r2, r2
 80063b6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80063ba:	45e1      	cmp	r9, ip
 80063bc:	f84e 2b04 	str.w	r2, [lr], #4
 80063c0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80063c4:	d2de      	bcs.n	8006384 <quorem+0x42>
 80063c6:	9b00      	ldr	r3, [sp, #0]
 80063c8:	58eb      	ldr	r3, [r5, r3]
 80063ca:	b92b      	cbnz	r3, 80063d8 <quorem+0x96>
 80063cc:	9b01      	ldr	r3, [sp, #4]
 80063ce:	3b04      	subs	r3, #4
 80063d0:	429d      	cmp	r5, r3
 80063d2:	461a      	mov	r2, r3
 80063d4:	d32f      	bcc.n	8006436 <quorem+0xf4>
 80063d6:	613c      	str	r4, [r7, #16]
 80063d8:	4638      	mov	r0, r7
 80063da:	f001 f97f 	bl	80076dc <__mcmp>
 80063de:	2800      	cmp	r0, #0
 80063e0:	db25      	blt.n	800642e <quorem+0xec>
 80063e2:	4629      	mov	r1, r5
 80063e4:	2000      	movs	r0, #0
 80063e6:	f858 2b04 	ldr.w	r2, [r8], #4
 80063ea:	f8d1 c000 	ldr.w	ip, [r1]
 80063ee:	fa1f fe82 	uxth.w	lr, r2
 80063f2:	fa1f f38c 	uxth.w	r3, ip
 80063f6:	eba3 030e 	sub.w	r3, r3, lr
 80063fa:	4403      	add	r3, r0
 80063fc:	0c12      	lsrs	r2, r2, #16
 80063fe:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006402:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006406:	b29b      	uxth	r3, r3
 8006408:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800640c:	45c1      	cmp	r9, r8
 800640e:	f841 3b04 	str.w	r3, [r1], #4
 8006412:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006416:	d2e6      	bcs.n	80063e6 <quorem+0xa4>
 8006418:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800641c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006420:	b922      	cbnz	r2, 800642c <quorem+0xea>
 8006422:	3b04      	subs	r3, #4
 8006424:	429d      	cmp	r5, r3
 8006426:	461a      	mov	r2, r3
 8006428:	d30b      	bcc.n	8006442 <quorem+0x100>
 800642a:	613c      	str	r4, [r7, #16]
 800642c:	3601      	adds	r6, #1
 800642e:	4630      	mov	r0, r6
 8006430:	b003      	add	sp, #12
 8006432:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006436:	6812      	ldr	r2, [r2, #0]
 8006438:	3b04      	subs	r3, #4
 800643a:	2a00      	cmp	r2, #0
 800643c:	d1cb      	bne.n	80063d6 <quorem+0x94>
 800643e:	3c01      	subs	r4, #1
 8006440:	e7c6      	b.n	80063d0 <quorem+0x8e>
 8006442:	6812      	ldr	r2, [r2, #0]
 8006444:	3b04      	subs	r3, #4
 8006446:	2a00      	cmp	r2, #0
 8006448:	d1ef      	bne.n	800642a <quorem+0xe8>
 800644a:	3c01      	subs	r4, #1
 800644c:	e7ea      	b.n	8006424 <quorem+0xe2>
 800644e:	2000      	movs	r0, #0
 8006450:	e7ee      	b.n	8006430 <quorem+0xee>
 8006452:	0000      	movs	r0, r0
 8006454:	0000      	movs	r0, r0
	...

08006458 <_dtoa_r>:
 8006458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800645c:	69c7      	ldr	r7, [r0, #28]
 800645e:	b097      	sub	sp, #92	@ 0x5c
 8006460:	ed8d 0b04 	vstr	d0, [sp, #16]
 8006464:	ec55 4b10 	vmov	r4, r5, d0
 8006468:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800646a:	9107      	str	r1, [sp, #28]
 800646c:	4681      	mov	r9, r0
 800646e:	920c      	str	r2, [sp, #48]	@ 0x30
 8006470:	9311      	str	r3, [sp, #68]	@ 0x44
 8006472:	b97f      	cbnz	r7, 8006494 <_dtoa_r+0x3c>
 8006474:	2010      	movs	r0, #16
 8006476:	f000 fe09 	bl	800708c <malloc>
 800647a:	4602      	mov	r2, r0
 800647c:	f8c9 001c 	str.w	r0, [r9, #28]
 8006480:	b920      	cbnz	r0, 800648c <_dtoa_r+0x34>
 8006482:	4ba9      	ldr	r3, [pc, #676]	@ (8006728 <_dtoa_r+0x2d0>)
 8006484:	21ef      	movs	r1, #239	@ 0xef
 8006486:	48a9      	ldr	r0, [pc, #676]	@ (800672c <_dtoa_r+0x2d4>)
 8006488:	f001 fcd0 	bl	8007e2c <__assert_func>
 800648c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006490:	6007      	str	r7, [r0, #0]
 8006492:	60c7      	str	r7, [r0, #12]
 8006494:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006498:	6819      	ldr	r1, [r3, #0]
 800649a:	b159      	cbz	r1, 80064b4 <_dtoa_r+0x5c>
 800649c:	685a      	ldr	r2, [r3, #4]
 800649e:	604a      	str	r2, [r1, #4]
 80064a0:	2301      	movs	r3, #1
 80064a2:	4093      	lsls	r3, r2
 80064a4:	608b      	str	r3, [r1, #8]
 80064a6:	4648      	mov	r0, r9
 80064a8:	f000 fee6 	bl	8007278 <_Bfree>
 80064ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80064b0:	2200      	movs	r2, #0
 80064b2:	601a      	str	r2, [r3, #0]
 80064b4:	1e2b      	subs	r3, r5, #0
 80064b6:	bfb9      	ittee	lt
 80064b8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80064bc:	9305      	strlt	r3, [sp, #20]
 80064be:	2300      	movge	r3, #0
 80064c0:	6033      	strge	r3, [r6, #0]
 80064c2:	9f05      	ldr	r7, [sp, #20]
 80064c4:	4b9a      	ldr	r3, [pc, #616]	@ (8006730 <_dtoa_r+0x2d8>)
 80064c6:	bfbc      	itt	lt
 80064c8:	2201      	movlt	r2, #1
 80064ca:	6032      	strlt	r2, [r6, #0]
 80064cc:	43bb      	bics	r3, r7
 80064ce:	d112      	bne.n	80064f6 <_dtoa_r+0x9e>
 80064d0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80064d2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80064d6:	6013      	str	r3, [r2, #0]
 80064d8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80064dc:	4323      	orrs	r3, r4
 80064de:	f000 855a 	beq.w	8006f96 <_dtoa_r+0xb3e>
 80064e2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80064e4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8006744 <_dtoa_r+0x2ec>
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	f000 855c 	beq.w	8006fa6 <_dtoa_r+0xb4e>
 80064ee:	f10a 0303 	add.w	r3, sl, #3
 80064f2:	f000 bd56 	b.w	8006fa2 <_dtoa_r+0xb4a>
 80064f6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80064fa:	2200      	movs	r2, #0
 80064fc:	ec51 0b17 	vmov	r0, r1, d7
 8006500:	2300      	movs	r3, #0
 8006502:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8006506:	f7fa faff 	bl	8000b08 <__aeabi_dcmpeq>
 800650a:	4680      	mov	r8, r0
 800650c:	b158      	cbz	r0, 8006526 <_dtoa_r+0xce>
 800650e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006510:	2301      	movs	r3, #1
 8006512:	6013      	str	r3, [r2, #0]
 8006514:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006516:	b113      	cbz	r3, 800651e <_dtoa_r+0xc6>
 8006518:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800651a:	4b86      	ldr	r3, [pc, #536]	@ (8006734 <_dtoa_r+0x2dc>)
 800651c:	6013      	str	r3, [r2, #0]
 800651e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006748 <_dtoa_r+0x2f0>
 8006522:	f000 bd40 	b.w	8006fa6 <_dtoa_r+0xb4e>
 8006526:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800652a:	aa14      	add	r2, sp, #80	@ 0x50
 800652c:	a915      	add	r1, sp, #84	@ 0x54
 800652e:	4648      	mov	r0, r9
 8006530:	f001 f984 	bl	800783c <__d2b>
 8006534:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006538:	9002      	str	r0, [sp, #8]
 800653a:	2e00      	cmp	r6, #0
 800653c:	d078      	beq.n	8006630 <_dtoa_r+0x1d8>
 800653e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006540:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8006544:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006548:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800654c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006550:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006554:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006558:	4619      	mov	r1, r3
 800655a:	2200      	movs	r2, #0
 800655c:	4b76      	ldr	r3, [pc, #472]	@ (8006738 <_dtoa_r+0x2e0>)
 800655e:	f7f9 feb3 	bl	80002c8 <__aeabi_dsub>
 8006562:	a36b      	add	r3, pc, #428	@ (adr r3, 8006710 <_dtoa_r+0x2b8>)
 8006564:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006568:	f7fa f866 	bl	8000638 <__aeabi_dmul>
 800656c:	a36a      	add	r3, pc, #424	@ (adr r3, 8006718 <_dtoa_r+0x2c0>)
 800656e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006572:	f7f9 feab 	bl	80002cc <__adddf3>
 8006576:	4604      	mov	r4, r0
 8006578:	4630      	mov	r0, r6
 800657a:	460d      	mov	r5, r1
 800657c:	f7f9 fff2 	bl	8000564 <__aeabi_i2d>
 8006580:	a367      	add	r3, pc, #412	@ (adr r3, 8006720 <_dtoa_r+0x2c8>)
 8006582:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006586:	f7fa f857 	bl	8000638 <__aeabi_dmul>
 800658a:	4602      	mov	r2, r0
 800658c:	460b      	mov	r3, r1
 800658e:	4620      	mov	r0, r4
 8006590:	4629      	mov	r1, r5
 8006592:	f7f9 fe9b 	bl	80002cc <__adddf3>
 8006596:	4604      	mov	r4, r0
 8006598:	460d      	mov	r5, r1
 800659a:	f7fa fafd 	bl	8000b98 <__aeabi_d2iz>
 800659e:	2200      	movs	r2, #0
 80065a0:	4607      	mov	r7, r0
 80065a2:	2300      	movs	r3, #0
 80065a4:	4620      	mov	r0, r4
 80065a6:	4629      	mov	r1, r5
 80065a8:	f7fa fab8 	bl	8000b1c <__aeabi_dcmplt>
 80065ac:	b140      	cbz	r0, 80065c0 <_dtoa_r+0x168>
 80065ae:	4638      	mov	r0, r7
 80065b0:	f7f9 ffd8 	bl	8000564 <__aeabi_i2d>
 80065b4:	4622      	mov	r2, r4
 80065b6:	462b      	mov	r3, r5
 80065b8:	f7fa faa6 	bl	8000b08 <__aeabi_dcmpeq>
 80065bc:	b900      	cbnz	r0, 80065c0 <_dtoa_r+0x168>
 80065be:	3f01      	subs	r7, #1
 80065c0:	2f16      	cmp	r7, #22
 80065c2:	d852      	bhi.n	800666a <_dtoa_r+0x212>
 80065c4:	4b5d      	ldr	r3, [pc, #372]	@ (800673c <_dtoa_r+0x2e4>)
 80065c6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80065ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065ce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80065d2:	f7fa faa3 	bl	8000b1c <__aeabi_dcmplt>
 80065d6:	2800      	cmp	r0, #0
 80065d8:	d049      	beq.n	800666e <_dtoa_r+0x216>
 80065da:	3f01      	subs	r7, #1
 80065dc:	2300      	movs	r3, #0
 80065de:	9310      	str	r3, [sp, #64]	@ 0x40
 80065e0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80065e2:	1b9b      	subs	r3, r3, r6
 80065e4:	1e5a      	subs	r2, r3, #1
 80065e6:	bf45      	ittet	mi
 80065e8:	f1c3 0301 	rsbmi	r3, r3, #1
 80065ec:	9300      	strmi	r3, [sp, #0]
 80065ee:	2300      	movpl	r3, #0
 80065f0:	2300      	movmi	r3, #0
 80065f2:	9206      	str	r2, [sp, #24]
 80065f4:	bf54      	ite	pl
 80065f6:	9300      	strpl	r3, [sp, #0]
 80065f8:	9306      	strmi	r3, [sp, #24]
 80065fa:	2f00      	cmp	r7, #0
 80065fc:	db39      	blt.n	8006672 <_dtoa_r+0x21a>
 80065fe:	9b06      	ldr	r3, [sp, #24]
 8006600:	970d      	str	r7, [sp, #52]	@ 0x34
 8006602:	443b      	add	r3, r7
 8006604:	9306      	str	r3, [sp, #24]
 8006606:	2300      	movs	r3, #0
 8006608:	9308      	str	r3, [sp, #32]
 800660a:	9b07      	ldr	r3, [sp, #28]
 800660c:	2b09      	cmp	r3, #9
 800660e:	d863      	bhi.n	80066d8 <_dtoa_r+0x280>
 8006610:	2b05      	cmp	r3, #5
 8006612:	bfc4      	itt	gt
 8006614:	3b04      	subgt	r3, #4
 8006616:	9307      	strgt	r3, [sp, #28]
 8006618:	9b07      	ldr	r3, [sp, #28]
 800661a:	f1a3 0302 	sub.w	r3, r3, #2
 800661e:	bfcc      	ite	gt
 8006620:	2400      	movgt	r4, #0
 8006622:	2401      	movle	r4, #1
 8006624:	2b03      	cmp	r3, #3
 8006626:	d863      	bhi.n	80066f0 <_dtoa_r+0x298>
 8006628:	e8df f003 	tbb	[pc, r3]
 800662c:	2b375452 	.word	0x2b375452
 8006630:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006634:	441e      	add	r6, r3
 8006636:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800663a:	2b20      	cmp	r3, #32
 800663c:	bfc1      	itttt	gt
 800663e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006642:	409f      	lslgt	r7, r3
 8006644:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006648:	fa24 f303 	lsrgt.w	r3, r4, r3
 800664c:	bfd6      	itet	le
 800664e:	f1c3 0320 	rsble	r3, r3, #32
 8006652:	ea47 0003 	orrgt.w	r0, r7, r3
 8006656:	fa04 f003 	lslle.w	r0, r4, r3
 800665a:	f7f9 ff73 	bl	8000544 <__aeabi_ui2d>
 800665e:	2201      	movs	r2, #1
 8006660:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006664:	3e01      	subs	r6, #1
 8006666:	9212      	str	r2, [sp, #72]	@ 0x48
 8006668:	e776      	b.n	8006558 <_dtoa_r+0x100>
 800666a:	2301      	movs	r3, #1
 800666c:	e7b7      	b.n	80065de <_dtoa_r+0x186>
 800666e:	9010      	str	r0, [sp, #64]	@ 0x40
 8006670:	e7b6      	b.n	80065e0 <_dtoa_r+0x188>
 8006672:	9b00      	ldr	r3, [sp, #0]
 8006674:	1bdb      	subs	r3, r3, r7
 8006676:	9300      	str	r3, [sp, #0]
 8006678:	427b      	negs	r3, r7
 800667a:	9308      	str	r3, [sp, #32]
 800667c:	2300      	movs	r3, #0
 800667e:	930d      	str	r3, [sp, #52]	@ 0x34
 8006680:	e7c3      	b.n	800660a <_dtoa_r+0x1b2>
 8006682:	2301      	movs	r3, #1
 8006684:	9309      	str	r3, [sp, #36]	@ 0x24
 8006686:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006688:	eb07 0b03 	add.w	fp, r7, r3
 800668c:	f10b 0301 	add.w	r3, fp, #1
 8006690:	2b01      	cmp	r3, #1
 8006692:	9303      	str	r3, [sp, #12]
 8006694:	bfb8      	it	lt
 8006696:	2301      	movlt	r3, #1
 8006698:	e006      	b.n	80066a8 <_dtoa_r+0x250>
 800669a:	2301      	movs	r3, #1
 800669c:	9309      	str	r3, [sp, #36]	@ 0x24
 800669e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	dd28      	ble.n	80066f6 <_dtoa_r+0x29e>
 80066a4:	469b      	mov	fp, r3
 80066a6:	9303      	str	r3, [sp, #12]
 80066a8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80066ac:	2100      	movs	r1, #0
 80066ae:	2204      	movs	r2, #4
 80066b0:	f102 0514 	add.w	r5, r2, #20
 80066b4:	429d      	cmp	r5, r3
 80066b6:	d926      	bls.n	8006706 <_dtoa_r+0x2ae>
 80066b8:	6041      	str	r1, [r0, #4]
 80066ba:	4648      	mov	r0, r9
 80066bc:	f000 fd9c 	bl	80071f8 <_Balloc>
 80066c0:	4682      	mov	sl, r0
 80066c2:	2800      	cmp	r0, #0
 80066c4:	d142      	bne.n	800674c <_dtoa_r+0x2f4>
 80066c6:	4b1e      	ldr	r3, [pc, #120]	@ (8006740 <_dtoa_r+0x2e8>)
 80066c8:	4602      	mov	r2, r0
 80066ca:	f240 11af 	movw	r1, #431	@ 0x1af
 80066ce:	e6da      	b.n	8006486 <_dtoa_r+0x2e>
 80066d0:	2300      	movs	r3, #0
 80066d2:	e7e3      	b.n	800669c <_dtoa_r+0x244>
 80066d4:	2300      	movs	r3, #0
 80066d6:	e7d5      	b.n	8006684 <_dtoa_r+0x22c>
 80066d8:	2401      	movs	r4, #1
 80066da:	2300      	movs	r3, #0
 80066dc:	9307      	str	r3, [sp, #28]
 80066de:	9409      	str	r4, [sp, #36]	@ 0x24
 80066e0:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 80066e4:	2200      	movs	r2, #0
 80066e6:	f8cd b00c 	str.w	fp, [sp, #12]
 80066ea:	2312      	movs	r3, #18
 80066ec:	920c      	str	r2, [sp, #48]	@ 0x30
 80066ee:	e7db      	b.n	80066a8 <_dtoa_r+0x250>
 80066f0:	2301      	movs	r3, #1
 80066f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80066f4:	e7f4      	b.n	80066e0 <_dtoa_r+0x288>
 80066f6:	f04f 0b01 	mov.w	fp, #1
 80066fa:	f8cd b00c 	str.w	fp, [sp, #12]
 80066fe:	465b      	mov	r3, fp
 8006700:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8006704:	e7d0      	b.n	80066a8 <_dtoa_r+0x250>
 8006706:	3101      	adds	r1, #1
 8006708:	0052      	lsls	r2, r2, #1
 800670a:	e7d1      	b.n	80066b0 <_dtoa_r+0x258>
 800670c:	f3af 8000 	nop.w
 8006710:	636f4361 	.word	0x636f4361
 8006714:	3fd287a7 	.word	0x3fd287a7
 8006718:	8b60c8b3 	.word	0x8b60c8b3
 800671c:	3fc68a28 	.word	0x3fc68a28
 8006720:	509f79fb 	.word	0x509f79fb
 8006724:	3fd34413 	.word	0x3fd34413
 8006728:	08008131 	.word	0x08008131
 800672c:	08008148 	.word	0x08008148
 8006730:	7ff00000 	.word	0x7ff00000
 8006734:	08008101 	.word	0x08008101
 8006738:	3ff80000 	.word	0x3ff80000
 800673c:	08008298 	.word	0x08008298
 8006740:	080081a0 	.word	0x080081a0
 8006744:	0800812d 	.word	0x0800812d
 8006748:	08008100 	.word	0x08008100
 800674c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006750:	6018      	str	r0, [r3, #0]
 8006752:	9b03      	ldr	r3, [sp, #12]
 8006754:	2b0e      	cmp	r3, #14
 8006756:	f200 80a1 	bhi.w	800689c <_dtoa_r+0x444>
 800675a:	2c00      	cmp	r4, #0
 800675c:	f000 809e 	beq.w	800689c <_dtoa_r+0x444>
 8006760:	2f00      	cmp	r7, #0
 8006762:	dd33      	ble.n	80067cc <_dtoa_r+0x374>
 8006764:	4b9c      	ldr	r3, [pc, #624]	@ (80069d8 <_dtoa_r+0x580>)
 8006766:	f007 020f 	and.w	r2, r7, #15
 800676a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800676e:	ed93 7b00 	vldr	d7, [r3]
 8006772:	05f8      	lsls	r0, r7, #23
 8006774:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006778:	ea4f 1427 	mov.w	r4, r7, asr #4
 800677c:	d516      	bpl.n	80067ac <_dtoa_r+0x354>
 800677e:	4b97      	ldr	r3, [pc, #604]	@ (80069dc <_dtoa_r+0x584>)
 8006780:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006784:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006788:	f7fa f880 	bl	800088c <__aeabi_ddiv>
 800678c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006790:	f004 040f 	and.w	r4, r4, #15
 8006794:	2603      	movs	r6, #3
 8006796:	4d91      	ldr	r5, [pc, #580]	@ (80069dc <_dtoa_r+0x584>)
 8006798:	b954      	cbnz	r4, 80067b0 <_dtoa_r+0x358>
 800679a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800679e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80067a2:	f7fa f873 	bl	800088c <__aeabi_ddiv>
 80067a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80067aa:	e028      	b.n	80067fe <_dtoa_r+0x3a6>
 80067ac:	2602      	movs	r6, #2
 80067ae:	e7f2      	b.n	8006796 <_dtoa_r+0x33e>
 80067b0:	07e1      	lsls	r1, r4, #31
 80067b2:	d508      	bpl.n	80067c6 <_dtoa_r+0x36e>
 80067b4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80067b8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80067bc:	f7f9 ff3c 	bl	8000638 <__aeabi_dmul>
 80067c0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80067c4:	3601      	adds	r6, #1
 80067c6:	1064      	asrs	r4, r4, #1
 80067c8:	3508      	adds	r5, #8
 80067ca:	e7e5      	b.n	8006798 <_dtoa_r+0x340>
 80067cc:	f000 80af 	beq.w	800692e <_dtoa_r+0x4d6>
 80067d0:	427c      	negs	r4, r7
 80067d2:	4b81      	ldr	r3, [pc, #516]	@ (80069d8 <_dtoa_r+0x580>)
 80067d4:	4d81      	ldr	r5, [pc, #516]	@ (80069dc <_dtoa_r+0x584>)
 80067d6:	f004 020f 	and.w	r2, r4, #15
 80067da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80067de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067e2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80067e6:	f7f9 ff27 	bl	8000638 <__aeabi_dmul>
 80067ea:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80067ee:	1124      	asrs	r4, r4, #4
 80067f0:	2300      	movs	r3, #0
 80067f2:	2602      	movs	r6, #2
 80067f4:	2c00      	cmp	r4, #0
 80067f6:	f040 808f 	bne.w	8006918 <_dtoa_r+0x4c0>
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d1d3      	bne.n	80067a6 <_dtoa_r+0x34e>
 80067fe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006800:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006804:	2b00      	cmp	r3, #0
 8006806:	f000 8094 	beq.w	8006932 <_dtoa_r+0x4da>
 800680a:	4b75      	ldr	r3, [pc, #468]	@ (80069e0 <_dtoa_r+0x588>)
 800680c:	2200      	movs	r2, #0
 800680e:	4620      	mov	r0, r4
 8006810:	4629      	mov	r1, r5
 8006812:	f7fa f983 	bl	8000b1c <__aeabi_dcmplt>
 8006816:	2800      	cmp	r0, #0
 8006818:	f000 808b 	beq.w	8006932 <_dtoa_r+0x4da>
 800681c:	9b03      	ldr	r3, [sp, #12]
 800681e:	2b00      	cmp	r3, #0
 8006820:	f000 8087 	beq.w	8006932 <_dtoa_r+0x4da>
 8006824:	f1bb 0f00 	cmp.w	fp, #0
 8006828:	dd34      	ble.n	8006894 <_dtoa_r+0x43c>
 800682a:	4620      	mov	r0, r4
 800682c:	4b6d      	ldr	r3, [pc, #436]	@ (80069e4 <_dtoa_r+0x58c>)
 800682e:	2200      	movs	r2, #0
 8006830:	4629      	mov	r1, r5
 8006832:	f7f9 ff01 	bl	8000638 <__aeabi_dmul>
 8006836:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800683a:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800683e:	3601      	adds	r6, #1
 8006840:	465c      	mov	r4, fp
 8006842:	4630      	mov	r0, r6
 8006844:	f7f9 fe8e 	bl	8000564 <__aeabi_i2d>
 8006848:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800684c:	f7f9 fef4 	bl	8000638 <__aeabi_dmul>
 8006850:	4b65      	ldr	r3, [pc, #404]	@ (80069e8 <_dtoa_r+0x590>)
 8006852:	2200      	movs	r2, #0
 8006854:	f7f9 fd3a 	bl	80002cc <__adddf3>
 8006858:	4605      	mov	r5, r0
 800685a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800685e:	2c00      	cmp	r4, #0
 8006860:	d16a      	bne.n	8006938 <_dtoa_r+0x4e0>
 8006862:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006866:	4b61      	ldr	r3, [pc, #388]	@ (80069ec <_dtoa_r+0x594>)
 8006868:	2200      	movs	r2, #0
 800686a:	f7f9 fd2d 	bl	80002c8 <__aeabi_dsub>
 800686e:	4602      	mov	r2, r0
 8006870:	460b      	mov	r3, r1
 8006872:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006876:	462a      	mov	r2, r5
 8006878:	4633      	mov	r3, r6
 800687a:	f7fa f96d 	bl	8000b58 <__aeabi_dcmpgt>
 800687e:	2800      	cmp	r0, #0
 8006880:	f040 8298 	bne.w	8006db4 <_dtoa_r+0x95c>
 8006884:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006888:	462a      	mov	r2, r5
 800688a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800688e:	f7fa f945 	bl	8000b1c <__aeabi_dcmplt>
 8006892:	bb38      	cbnz	r0, 80068e4 <_dtoa_r+0x48c>
 8006894:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8006898:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800689c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800689e:	2b00      	cmp	r3, #0
 80068a0:	f2c0 8157 	blt.w	8006b52 <_dtoa_r+0x6fa>
 80068a4:	2f0e      	cmp	r7, #14
 80068a6:	f300 8154 	bgt.w	8006b52 <_dtoa_r+0x6fa>
 80068aa:	4b4b      	ldr	r3, [pc, #300]	@ (80069d8 <_dtoa_r+0x580>)
 80068ac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80068b0:	ed93 7b00 	vldr	d7, [r3]
 80068b4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	ed8d 7b00 	vstr	d7, [sp]
 80068bc:	f280 80e5 	bge.w	8006a8a <_dtoa_r+0x632>
 80068c0:	9b03      	ldr	r3, [sp, #12]
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	f300 80e1 	bgt.w	8006a8a <_dtoa_r+0x632>
 80068c8:	d10c      	bne.n	80068e4 <_dtoa_r+0x48c>
 80068ca:	4b48      	ldr	r3, [pc, #288]	@ (80069ec <_dtoa_r+0x594>)
 80068cc:	2200      	movs	r2, #0
 80068ce:	ec51 0b17 	vmov	r0, r1, d7
 80068d2:	f7f9 feb1 	bl	8000638 <__aeabi_dmul>
 80068d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80068da:	f7fa f933 	bl	8000b44 <__aeabi_dcmpge>
 80068de:	2800      	cmp	r0, #0
 80068e0:	f000 8266 	beq.w	8006db0 <_dtoa_r+0x958>
 80068e4:	2400      	movs	r4, #0
 80068e6:	4625      	mov	r5, r4
 80068e8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80068ea:	4656      	mov	r6, sl
 80068ec:	ea6f 0803 	mvn.w	r8, r3
 80068f0:	2700      	movs	r7, #0
 80068f2:	4621      	mov	r1, r4
 80068f4:	4648      	mov	r0, r9
 80068f6:	f000 fcbf 	bl	8007278 <_Bfree>
 80068fa:	2d00      	cmp	r5, #0
 80068fc:	f000 80bd 	beq.w	8006a7a <_dtoa_r+0x622>
 8006900:	b12f      	cbz	r7, 800690e <_dtoa_r+0x4b6>
 8006902:	42af      	cmp	r7, r5
 8006904:	d003      	beq.n	800690e <_dtoa_r+0x4b6>
 8006906:	4639      	mov	r1, r7
 8006908:	4648      	mov	r0, r9
 800690a:	f000 fcb5 	bl	8007278 <_Bfree>
 800690e:	4629      	mov	r1, r5
 8006910:	4648      	mov	r0, r9
 8006912:	f000 fcb1 	bl	8007278 <_Bfree>
 8006916:	e0b0      	b.n	8006a7a <_dtoa_r+0x622>
 8006918:	07e2      	lsls	r2, r4, #31
 800691a:	d505      	bpl.n	8006928 <_dtoa_r+0x4d0>
 800691c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006920:	f7f9 fe8a 	bl	8000638 <__aeabi_dmul>
 8006924:	3601      	adds	r6, #1
 8006926:	2301      	movs	r3, #1
 8006928:	1064      	asrs	r4, r4, #1
 800692a:	3508      	adds	r5, #8
 800692c:	e762      	b.n	80067f4 <_dtoa_r+0x39c>
 800692e:	2602      	movs	r6, #2
 8006930:	e765      	b.n	80067fe <_dtoa_r+0x3a6>
 8006932:	9c03      	ldr	r4, [sp, #12]
 8006934:	46b8      	mov	r8, r7
 8006936:	e784      	b.n	8006842 <_dtoa_r+0x3ea>
 8006938:	4b27      	ldr	r3, [pc, #156]	@ (80069d8 <_dtoa_r+0x580>)
 800693a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800693c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006940:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006944:	4454      	add	r4, sl
 8006946:	2900      	cmp	r1, #0
 8006948:	d054      	beq.n	80069f4 <_dtoa_r+0x59c>
 800694a:	4929      	ldr	r1, [pc, #164]	@ (80069f0 <_dtoa_r+0x598>)
 800694c:	2000      	movs	r0, #0
 800694e:	f7f9 ff9d 	bl	800088c <__aeabi_ddiv>
 8006952:	4633      	mov	r3, r6
 8006954:	462a      	mov	r2, r5
 8006956:	f7f9 fcb7 	bl	80002c8 <__aeabi_dsub>
 800695a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800695e:	4656      	mov	r6, sl
 8006960:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006964:	f7fa f918 	bl	8000b98 <__aeabi_d2iz>
 8006968:	4605      	mov	r5, r0
 800696a:	f7f9 fdfb 	bl	8000564 <__aeabi_i2d>
 800696e:	4602      	mov	r2, r0
 8006970:	460b      	mov	r3, r1
 8006972:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006976:	f7f9 fca7 	bl	80002c8 <__aeabi_dsub>
 800697a:	3530      	adds	r5, #48	@ 0x30
 800697c:	4602      	mov	r2, r0
 800697e:	460b      	mov	r3, r1
 8006980:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006984:	f806 5b01 	strb.w	r5, [r6], #1
 8006988:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800698c:	f7fa f8c6 	bl	8000b1c <__aeabi_dcmplt>
 8006990:	2800      	cmp	r0, #0
 8006992:	d172      	bne.n	8006a7a <_dtoa_r+0x622>
 8006994:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006998:	4911      	ldr	r1, [pc, #68]	@ (80069e0 <_dtoa_r+0x588>)
 800699a:	2000      	movs	r0, #0
 800699c:	f7f9 fc94 	bl	80002c8 <__aeabi_dsub>
 80069a0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80069a4:	f7fa f8ba 	bl	8000b1c <__aeabi_dcmplt>
 80069a8:	2800      	cmp	r0, #0
 80069aa:	f040 80b4 	bne.w	8006b16 <_dtoa_r+0x6be>
 80069ae:	42a6      	cmp	r6, r4
 80069b0:	f43f af70 	beq.w	8006894 <_dtoa_r+0x43c>
 80069b4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80069b8:	4b0a      	ldr	r3, [pc, #40]	@ (80069e4 <_dtoa_r+0x58c>)
 80069ba:	2200      	movs	r2, #0
 80069bc:	f7f9 fe3c 	bl	8000638 <__aeabi_dmul>
 80069c0:	4b08      	ldr	r3, [pc, #32]	@ (80069e4 <_dtoa_r+0x58c>)
 80069c2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80069c6:	2200      	movs	r2, #0
 80069c8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80069cc:	f7f9 fe34 	bl	8000638 <__aeabi_dmul>
 80069d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80069d4:	e7c4      	b.n	8006960 <_dtoa_r+0x508>
 80069d6:	bf00      	nop
 80069d8:	08008298 	.word	0x08008298
 80069dc:	08008270 	.word	0x08008270
 80069e0:	3ff00000 	.word	0x3ff00000
 80069e4:	40240000 	.word	0x40240000
 80069e8:	401c0000 	.word	0x401c0000
 80069ec:	40140000 	.word	0x40140000
 80069f0:	3fe00000 	.word	0x3fe00000
 80069f4:	4631      	mov	r1, r6
 80069f6:	4628      	mov	r0, r5
 80069f8:	f7f9 fe1e 	bl	8000638 <__aeabi_dmul>
 80069fc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006a00:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006a02:	4656      	mov	r6, sl
 8006a04:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a08:	f7fa f8c6 	bl	8000b98 <__aeabi_d2iz>
 8006a0c:	4605      	mov	r5, r0
 8006a0e:	f7f9 fda9 	bl	8000564 <__aeabi_i2d>
 8006a12:	4602      	mov	r2, r0
 8006a14:	460b      	mov	r3, r1
 8006a16:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a1a:	f7f9 fc55 	bl	80002c8 <__aeabi_dsub>
 8006a1e:	3530      	adds	r5, #48	@ 0x30
 8006a20:	f806 5b01 	strb.w	r5, [r6], #1
 8006a24:	4602      	mov	r2, r0
 8006a26:	460b      	mov	r3, r1
 8006a28:	42a6      	cmp	r6, r4
 8006a2a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006a2e:	f04f 0200 	mov.w	r2, #0
 8006a32:	d124      	bne.n	8006a7e <_dtoa_r+0x626>
 8006a34:	4baf      	ldr	r3, [pc, #700]	@ (8006cf4 <_dtoa_r+0x89c>)
 8006a36:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006a3a:	f7f9 fc47 	bl	80002cc <__adddf3>
 8006a3e:	4602      	mov	r2, r0
 8006a40:	460b      	mov	r3, r1
 8006a42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a46:	f7fa f887 	bl	8000b58 <__aeabi_dcmpgt>
 8006a4a:	2800      	cmp	r0, #0
 8006a4c:	d163      	bne.n	8006b16 <_dtoa_r+0x6be>
 8006a4e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006a52:	49a8      	ldr	r1, [pc, #672]	@ (8006cf4 <_dtoa_r+0x89c>)
 8006a54:	2000      	movs	r0, #0
 8006a56:	f7f9 fc37 	bl	80002c8 <__aeabi_dsub>
 8006a5a:	4602      	mov	r2, r0
 8006a5c:	460b      	mov	r3, r1
 8006a5e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a62:	f7fa f85b 	bl	8000b1c <__aeabi_dcmplt>
 8006a66:	2800      	cmp	r0, #0
 8006a68:	f43f af14 	beq.w	8006894 <_dtoa_r+0x43c>
 8006a6c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006a6e:	1e73      	subs	r3, r6, #1
 8006a70:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006a72:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006a76:	2b30      	cmp	r3, #48	@ 0x30
 8006a78:	d0f8      	beq.n	8006a6c <_dtoa_r+0x614>
 8006a7a:	4647      	mov	r7, r8
 8006a7c:	e03b      	b.n	8006af6 <_dtoa_r+0x69e>
 8006a7e:	4b9e      	ldr	r3, [pc, #632]	@ (8006cf8 <_dtoa_r+0x8a0>)
 8006a80:	f7f9 fdda 	bl	8000638 <__aeabi_dmul>
 8006a84:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006a88:	e7bc      	b.n	8006a04 <_dtoa_r+0x5ac>
 8006a8a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006a8e:	4656      	mov	r6, sl
 8006a90:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006a94:	4620      	mov	r0, r4
 8006a96:	4629      	mov	r1, r5
 8006a98:	f7f9 fef8 	bl	800088c <__aeabi_ddiv>
 8006a9c:	f7fa f87c 	bl	8000b98 <__aeabi_d2iz>
 8006aa0:	4680      	mov	r8, r0
 8006aa2:	f7f9 fd5f 	bl	8000564 <__aeabi_i2d>
 8006aa6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006aaa:	f7f9 fdc5 	bl	8000638 <__aeabi_dmul>
 8006aae:	4602      	mov	r2, r0
 8006ab0:	460b      	mov	r3, r1
 8006ab2:	4620      	mov	r0, r4
 8006ab4:	4629      	mov	r1, r5
 8006ab6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006aba:	f7f9 fc05 	bl	80002c8 <__aeabi_dsub>
 8006abe:	f806 4b01 	strb.w	r4, [r6], #1
 8006ac2:	9d03      	ldr	r5, [sp, #12]
 8006ac4:	eba6 040a 	sub.w	r4, r6, sl
 8006ac8:	42a5      	cmp	r5, r4
 8006aca:	4602      	mov	r2, r0
 8006acc:	460b      	mov	r3, r1
 8006ace:	d133      	bne.n	8006b38 <_dtoa_r+0x6e0>
 8006ad0:	f7f9 fbfc 	bl	80002cc <__adddf3>
 8006ad4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006ad8:	4604      	mov	r4, r0
 8006ada:	460d      	mov	r5, r1
 8006adc:	f7fa f83c 	bl	8000b58 <__aeabi_dcmpgt>
 8006ae0:	b9c0      	cbnz	r0, 8006b14 <_dtoa_r+0x6bc>
 8006ae2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006ae6:	4620      	mov	r0, r4
 8006ae8:	4629      	mov	r1, r5
 8006aea:	f7fa f80d 	bl	8000b08 <__aeabi_dcmpeq>
 8006aee:	b110      	cbz	r0, 8006af6 <_dtoa_r+0x69e>
 8006af0:	f018 0f01 	tst.w	r8, #1
 8006af4:	d10e      	bne.n	8006b14 <_dtoa_r+0x6bc>
 8006af6:	9902      	ldr	r1, [sp, #8]
 8006af8:	4648      	mov	r0, r9
 8006afa:	f000 fbbd 	bl	8007278 <_Bfree>
 8006afe:	2300      	movs	r3, #0
 8006b00:	7033      	strb	r3, [r6, #0]
 8006b02:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006b04:	3701      	adds	r7, #1
 8006b06:	601f      	str	r7, [r3, #0]
 8006b08:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	f000 824b 	beq.w	8006fa6 <_dtoa_r+0xb4e>
 8006b10:	601e      	str	r6, [r3, #0]
 8006b12:	e248      	b.n	8006fa6 <_dtoa_r+0xb4e>
 8006b14:	46b8      	mov	r8, r7
 8006b16:	4633      	mov	r3, r6
 8006b18:	461e      	mov	r6, r3
 8006b1a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006b1e:	2a39      	cmp	r2, #57	@ 0x39
 8006b20:	d106      	bne.n	8006b30 <_dtoa_r+0x6d8>
 8006b22:	459a      	cmp	sl, r3
 8006b24:	d1f8      	bne.n	8006b18 <_dtoa_r+0x6c0>
 8006b26:	2230      	movs	r2, #48	@ 0x30
 8006b28:	f108 0801 	add.w	r8, r8, #1
 8006b2c:	f88a 2000 	strb.w	r2, [sl]
 8006b30:	781a      	ldrb	r2, [r3, #0]
 8006b32:	3201      	adds	r2, #1
 8006b34:	701a      	strb	r2, [r3, #0]
 8006b36:	e7a0      	b.n	8006a7a <_dtoa_r+0x622>
 8006b38:	4b6f      	ldr	r3, [pc, #444]	@ (8006cf8 <_dtoa_r+0x8a0>)
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	f7f9 fd7c 	bl	8000638 <__aeabi_dmul>
 8006b40:	2200      	movs	r2, #0
 8006b42:	2300      	movs	r3, #0
 8006b44:	4604      	mov	r4, r0
 8006b46:	460d      	mov	r5, r1
 8006b48:	f7f9 ffde 	bl	8000b08 <__aeabi_dcmpeq>
 8006b4c:	2800      	cmp	r0, #0
 8006b4e:	d09f      	beq.n	8006a90 <_dtoa_r+0x638>
 8006b50:	e7d1      	b.n	8006af6 <_dtoa_r+0x69e>
 8006b52:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006b54:	2a00      	cmp	r2, #0
 8006b56:	f000 80ea 	beq.w	8006d2e <_dtoa_r+0x8d6>
 8006b5a:	9a07      	ldr	r2, [sp, #28]
 8006b5c:	2a01      	cmp	r2, #1
 8006b5e:	f300 80cd 	bgt.w	8006cfc <_dtoa_r+0x8a4>
 8006b62:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006b64:	2a00      	cmp	r2, #0
 8006b66:	f000 80c1 	beq.w	8006cec <_dtoa_r+0x894>
 8006b6a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006b6e:	9c08      	ldr	r4, [sp, #32]
 8006b70:	9e00      	ldr	r6, [sp, #0]
 8006b72:	9a00      	ldr	r2, [sp, #0]
 8006b74:	441a      	add	r2, r3
 8006b76:	9200      	str	r2, [sp, #0]
 8006b78:	9a06      	ldr	r2, [sp, #24]
 8006b7a:	2101      	movs	r1, #1
 8006b7c:	441a      	add	r2, r3
 8006b7e:	4648      	mov	r0, r9
 8006b80:	9206      	str	r2, [sp, #24]
 8006b82:	f000 fc2d 	bl	80073e0 <__i2b>
 8006b86:	4605      	mov	r5, r0
 8006b88:	b166      	cbz	r6, 8006ba4 <_dtoa_r+0x74c>
 8006b8a:	9b06      	ldr	r3, [sp, #24]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	dd09      	ble.n	8006ba4 <_dtoa_r+0x74c>
 8006b90:	42b3      	cmp	r3, r6
 8006b92:	9a00      	ldr	r2, [sp, #0]
 8006b94:	bfa8      	it	ge
 8006b96:	4633      	movge	r3, r6
 8006b98:	1ad2      	subs	r2, r2, r3
 8006b9a:	9200      	str	r2, [sp, #0]
 8006b9c:	9a06      	ldr	r2, [sp, #24]
 8006b9e:	1af6      	subs	r6, r6, r3
 8006ba0:	1ad3      	subs	r3, r2, r3
 8006ba2:	9306      	str	r3, [sp, #24]
 8006ba4:	9b08      	ldr	r3, [sp, #32]
 8006ba6:	b30b      	cbz	r3, 8006bec <_dtoa_r+0x794>
 8006ba8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	f000 80c6 	beq.w	8006d3c <_dtoa_r+0x8e4>
 8006bb0:	2c00      	cmp	r4, #0
 8006bb2:	f000 80c0 	beq.w	8006d36 <_dtoa_r+0x8de>
 8006bb6:	4629      	mov	r1, r5
 8006bb8:	4622      	mov	r2, r4
 8006bba:	4648      	mov	r0, r9
 8006bbc:	f000 fcc8 	bl	8007550 <__pow5mult>
 8006bc0:	9a02      	ldr	r2, [sp, #8]
 8006bc2:	4601      	mov	r1, r0
 8006bc4:	4605      	mov	r5, r0
 8006bc6:	4648      	mov	r0, r9
 8006bc8:	f000 fc20 	bl	800740c <__multiply>
 8006bcc:	9902      	ldr	r1, [sp, #8]
 8006bce:	4680      	mov	r8, r0
 8006bd0:	4648      	mov	r0, r9
 8006bd2:	f000 fb51 	bl	8007278 <_Bfree>
 8006bd6:	9b08      	ldr	r3, [sp, #32]
 8006bd8:	1b1b      	subs	r3, r3, r4
 8006bda:	9308      	str	r3, [sp, #32]
 8006bdc:	f000 80b1 	beq.w	8006d42 <_dtoa_r+0x8ea>
 8006be0:	9a08      	ldr	r2, [sp, #32]
 8006be2:	4641      	mov	r1, r8
 8006be4:	4648      	mov	r0, r9
 8006be6:	f000 fcb3 	bl	8007550 <__pow5mult>
 8006bea:	9002      	str	r0, [sp, #8]
 8006bec:	2101      	movs	r1, #1
 8006bee:	4648      	mov	r0, r9
 8006bf0:	f000 fbf6 	bl	80073e0 <__i2b>
 8006bf4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006bf6:	4604      	mov	r4, r0
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	f000 81d8 	beq.w	8006fae <_dtoa_r+0xb56>
 8006bfe:	461a      	mov	r2, r3
 8006c00:	4601      	mov	r1, r0
 8006c02:	4648      	mov	r0, r9
 8006c04:	f000 fca4 	bl	8007550 <__pow5mult>
 8006c08:	9b07      	ldr	r3, [sp, #28]
 8006c0a:	2b01      	cmp	r3, #1
 8006c0c:	4604      	mov	r4, r0
 8006c0e:	f300 809f 	bgt.w	8006d50 <_dtoa_r+0x8f8>
 8006c12:	9b04      	ldr	r3, [sp, #16]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	f040 8097 	bne.w	8006d48 <_dtoa_r+0x8f0>
 8006c1a:	9b05      	ldr	r3, [sp, #20]
 8006c1c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	f040 8093 	bne.w	8006d4c <_dtoa_r+0x8f4>
 8006c26:	9b05      	ldr	r3, [sp, #20]
 8006c28:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006c2c:	0d1b      	lsrs	r3, r3, #20
 8006c2e:	051b      	lsls	r3, r3, #20
 8006c30:	b133      	cbz	r3, 8006c40 <_dtoa_r+0x7e8>
 8006c32:	9b00      	ldr	r3, [sp, #0]
 8006c34:	3301      	adds	r3, #1
 8006c36:	9300      	str	r3, [sp, #0]
 8006c38:	9b06      	ldr	r3, [sp, #24]
 8006c3a:	3301      	adds	r3, #1
 8006c3c:	9306      	str	r3, [sp, #24]
 8006c3e:	2301      	movs	r3, #1
 8006c40:	9308      	str	r3, [sp, #32]
 8006c42:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	f000 81b8 	beq.w	8006fba <_dtoa_r+0xb62>
 8006c4a:	6923      	ldr	r3, [r4, #16]
 8006c4c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006c50:	6918      	ldr	r0, [r3, #16]
 8006c52:	f000 fb79 	bl	8007348 <__hi0bits>
 8006c56:	f1c0 0020 	rsb	r0, r0, #32
 8006c5a:	9b06      	ldr	r3, [sp, #24]
 8006c5c:	4418      	add	r0, r3
 8006c5e:	f010 001f 	ands.w	r0, r0, #31
 8006c62:	f000 8082 	beq.w	8006d6a <_dtoa_r+0x912>
 8006c66:	f1c0 0320 	rsb	r3, r0, #32
 8006c6a:	2b04      	cmp	r3, #4
 8006c6c:	dd73      	ble.n	8006d56 <_dtoa_r+0x8fe>
 8006c6e:	9b00      	ldr	r3, [sp, #0]
 8006c70:	f1c0 001c 	rsb	r0, r0, #28
 8006c74:	4403      	add	r3, r0
 8006c76:	9300      	str	r3, [sp, #0]
 8006c78:	9b06      	ldr	r3, [sp, #24]
 8006c7a:	4403      	add	r3, r0
 8006c7c:	4406      	add	r6, r0
 8006c7e:	9306      	str	r3, [sp, #24]
 8006c80:	9b00      	ldr	r3, [sp, #0]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	dd05      	ble.n	8006c92 <_dtoa_r+0x83a>
 8006c86:	9902      	ldr	r1, [sp, #8]
 8006c88:	461a      	mov	r2, r3
 8006c8a:	4648      	mov	r0, r9
 8006c8c:	f000 fcba 	bl	8007604 <__lshift>
 8006c90:	9002      	str	r0, [sp, #8]
 8006c92:	9b06      	ldr	r3, [sp, #24]
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	dd05      	ble.n	8006ca4 <_dtoa_r+0x84c>
 8006c98:	4621      	mov	r1, r4
 8006c9a:	461a      	mov	r2, r3
 8006c9c:	4648      	mov	r0, r9
 8006c9e:	f000 fcb1 	bl	8007604 <__lshift>
 8006ca2:	4604      	mov	r4, r0
 8006ca4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d061      	beq.n	8006d6e <_dtoa_r+0x916>
 8006caa:	9802      	ldr	r0, [sp, #8]
 8006cac:	4621      	mov	r1, r4
 8006cae:	f000 fd15 	bl	80076dc <__mcmp>
 8006cb2:	2800      	cmp	r0, #0
 8006cb4:	da5b      	bge.n	8006d6e <_dtoa_r+0x916>
 8006cb6:	2300      	movs	r3, #0
 8006cb8:	9902      	ldr	r1, [sp, #8]
 8006cba:	220a      	movs	r2, #10
 8006cbc:	4648      	mov	r0, r9
 8006cbe:	f000 fafd 	bl	80072bc <__multadd>
 8006cc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cc4:	9002      	str	r0, [sp, #8]
 8006cc6:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	f000 8177 	beq.w	8006fbe <_dtoa_r+0xb66>
 8006cd0:	4629      	mov	r1, r5
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	220a      	movs	r2, #10
 8006cd6:	4648      	mov	r0, r9
 8006cd8:	f000 faf0 	bl	80072bc <__multadd>
 8006cdc:	f1bb 0f00 	cmp.w	fp, #0
 8006ce0:	4605      	mov	r5, r0
 8006ce2:	dc6f      	bgt.n	8006dc4 <_dtoa_r+0x96c>
 8006ce4:	9b07      	ldr	r3, [sp, #28]
 8006ce6:	2b02      	cmp	r3, #2
 8006ce8:	dc49      	bgt.n	8006d7e <_dtoa_r+0x926>
 8006cea:	e06b      	b.n	8006dc4 <_dtoa_r+0x96c>
 8006cec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006cee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006cf2:	e73c      	b.n	8006b6e <_dtoa_r+0x716>
 8006cf4:	3fe00000 	.word	0x3fe00000
 8006cf8:	40240000 	.word	0x40240000
 8006cfc:	9b03      	ldr	r3, [sp, #12]
 8006cfe:	1e5c      	subs	r4, r3, #1
 8006d00:	9b08      	ldr	r3, [sp, #32]
 8006d02:	42a3      	cmp	r3, r4
 8006d04:	db09      	blt.n	8006d1a <_dtoa_r+0x8c2>
 8006d06:	1b1c      	subs	r4, r3, r4
 8006d08:	9b03      	ldr	r3, [sp, #12]
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	f6bf af30 	bge.w	8006b70 <_dtoa_r+0x718>
 8006d10:	9b00      	ldr	r3, [sp, #0]
 8006d12:	9a03      	ldr	r2, [sp, #12]
 8006d14:	1a9e      	subs	r6, r3, r2
 8006d16:	2300      	movs	r3, #0
 8006d18:	e72b      	b.n	8006b72 <_dtoa_r+0x71a>
 8006d1a:	9b08      	ldr	r3, [sp, #32]
 8006d1c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006d1e:	9408      	str	r4, [sp, #32]
 8006d20:	1ae3      	subs	r3, r4, r3
 8006d22:	441a      	add	r2, r3
 8006d24:	9e00      	ldr	r6, [sp, #0]
 8006d26:	9b03      	ldr	r3, [sp, #12]
 8006d28:	920d      	str	r2, [sp, #52]	@ 0x34
 8006d2a:	2400      	movs	r4, #0
 8006d2c:	e721      	b.n	8006b72 <_dtoa_r+0x71a>
 8006d2e:	9c08      	ldr	r4, [sp, #32]
 8006d30:	9e00      	ldr	r6, [sp, #0]
 8006d32:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8006d34:	e728      	b.n	8006b88 <_dtoa_r+0x730>
 8006d36:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8006d3a:	e751      	b.n	8006be0 <_dtoa_r+0x788>
 8006d3c:	9a08      	ldr	r2, [sp, #32]
 8006d3e:	9902      	ldr	r1, [sp, #8]
 8006d40:	e750      	b.n	8006be4 <_dtoa_r+0x78c>
 8006d42:	f8cd 8008 	str.w	r8, [sp, #8]
 8006d46:	e751      	b.n	8006bec <_dtoa_r+0x794>
 8006d48:	2300      	movs	r3, #0
 8006d4a:	e779      	b.n	8006c40 <_dtoa_r+0x7e8>
 8006d4c:	9b04      	ldr	r3, [sp, #16]
 8006d4e:	e777      	b.n	8006c40 <_dtoa_r+0x7e8>
 8006d50:	2300      	movs	r3, #0
 8006d52:	9308      	str	r3, [sp, #32]
 8006d54:	e779      	b.n	8006c4a <_dtoa_r+0x7f2>
 8006d56:	d093      	beq.n	8006c80 <_dtoa_r+0x828>
 8006d58:	9a00      	ldr	r2, [sp, #0]
 8006d5a:	331c      	adds	r3, #28
 8006d5c:	441a      	add	r2, r3
 8006d5e:	9200      	str	r2, [sp, #0]
 8006d60:	9a06      	ldr	r2, [sp, #24]
 8006d62:	441a      	add	r2, r3
 8006d64:	441e      	add	r6, r3
 8006d66:	9206      	str	r2, [sp, #24]
 8006d68:	e78a      	b.n	8006c80 <_dtoa_r+0x828>
 8006d6a:	4603      	mov	r3, r0
 8006d6c:	e7f4      	b.n	8006d58 <_dtoa_r+0x900>
 8006d6e:	9b03      	ldr	r3, [sp, #12]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	46b8      	mov	r8, r7
 8006d74:	dc20      	bgt.n	8006db8 <_dtoa_r+0x960>
 8006d76:	469b      	mov	fp, r3
 8006d78:	9b07      	ldr	r3, [sp, #28]
 8006d7a:	2b02      	cmp	r3, #2
 8006d7c:	dd1e      	ble.n	8006dbc <_dtoa_r+0x964>
 8006d7e:	f1bb 0f00 	cmp.w	fp, #0
 8006d82:	f47f adb1 	bne.w	80068e8 <_dtoa_r+0x490>
 8006d86:	4621      	mov	r1, r4
 8006d88:	465b      	mov	r3, fp
 8006d8a:	2205      	movs	r2, #5
 8006d8c:	4648      	mov	r0, r9
 8006d8e:	f000 fa95 	bl	80072bc <__multadd>
 8006d92:	4601      	mov	r1, r0
 8006d94:	4604      	mov	r4, r0
 8006d96:	9802      	ldr	r0, [sp, #8]
 8006d98:	f000 fca0 	bl	80076dc <__mcmp>
 8006d9c:	2800      	cmp	r0, #0
 8006d9e:	f77f ada3 	ble.w	80068e8 <_dtoa_r+0x490>
 8006da2:	4656      	mov	r6, sl
 8006da4:	2331      	movs	r3, #49	@ 0x31
 8006da6:	f806 3b01 	strb.w	r3, [r6], #1
 8006daa:	f108 0801 	add.w	r8, r8, #1
 8006dae:	e59f      	b.n	80068f0 <_dtoa_r+0x498>
 8006db0:	9c03      	ldr	r4, [sp, #12]
 8006db2:	46b8      	mov	r8, r7
 8006db4:	4625      	mov	r5, r4
 8006db6:	e7f4      	b.n	8006da2 <_dtoa_r+0x94a>
 8006db8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8006dbc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	f000 8101 	beq.w	8006fc6 <_dtoa_r+0xb6e>
 8006dc4:	2e00      	cmp	r6, #0
 8006dc6:	dd05      	ble.n	8006dd4 <_dtoa_r+0x97c>
 8006dc8:	4629      	mov	r1, r5
 8006dca:	4632      	mov	r2, r6
 8006dcc:	4648      	mov	r0, r9
 8006dce:	f000 fc19 	bl	8007604 <__lshift>
 8006dd2:	4605      	mov	r5, r0
 8006dd4:	9b08      	ldr	r3, [sp, #32]
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d05c      	beq.n	8006e94 <_dtoa_r+0xa3c>
 8006dda:	6869      	ldr	r1, [r5, #4]
 8006ddc:	4648      	mov	r0, r9
 8006dde:	f000 fa0b 	bl	80071f8 <_Balloc>
 8006de2:	4606      	mov	r6, r0
 8006de4:	b928      	cbnz	r0, 8006df2 <_dtoa_r+0x99a>
 8006de6:	4b82      	ldr	r3, [pc, #520]	@ (8006ff0 <_dtoa_r+0xb98>)
 8006de8:	4602      	mov	r2, r0
 8006dea:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006dee:	f7ff bb4a 	b.w	8006486 <_dtoa_r+0x2e>
 8006df2:	692a      	ldr	r2, [r5, #16]
 8006df4:	3202      	adds	r2, #2
 8006df6:	0092      	lsls	r2, r2, #2
 8006df8:	f105 010c 	add.w	r1, r5, #12
 8006dfc:	300c      	adds	r0, #12
 8006dfe:	f001 f807 	bl	8007e10 <memcpy>
 8006e02:	2201      	movs	r2, #1
 8006e04:	4631      	mov	r1, r6
 8006e06:	4648      	mov	r0, r9
 8006e08:	f000 fbfc 	bl	8007604 <__lshift>
 8006e0c:	f10a 0301 	add.w	r3, sl, #1
 8006e10:	9300      	str	r3, [sp, #0]
 8006e12:	eb0a 030b 	add.w	r3, sl, fp
 8006e16:	9308      	str	r3, [sp, #32]
 8006e18:	9b04      	ldr	r3, [sp, #16]
 8006e1a:	f003 0301 	and.w	r3, r3, #1
 8006e1e:	462f      	mov	r7, r5
 8006e20:	9306      	str	r3, [sp, #24]
 8006e22:	4605      	mov	r5, r0
 8006e24:	9b00      	ldr	r3, [sp, #0]
 8006e26:	9802      	ldr	r0, [sp, #8]
 8006e28:	4621      	mov	r1, r4
 8006e2a:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8006e2e:	f7ff fa88 	bl	8006342 <quorem>
 8006e32:	4603      	mov	r3, r0
 8006e34:	3330      	adds	r3, #48	@ 0x30
 8006e36:	9003      	str	r0, [sp, #12]
 8006e38:	4639      	mov	r1, r7
 8006e3a:	9802      	ldr	r0, [sp, #8]
 8006e3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e3e:	f000 fc4d 	bl	80076dc <__mcmp>
 8006e42:	462a      	mov	r2, r5
 8006e44:	9004      	str	r0, [sp, #16]
 8006e46:	4621      	mov	r1, r4
 8006e48:	4648      	mov	r0, r9
 8006e4a:	f000 fc63 	bl	8007714 <__mdiff>
 8006e4e:	68c2      	ldr	r2, [r0, #12]
 8006e50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e52:	4606      	mov	r6, r0
 8006e54:	bb02      	cbnz	r2, 8006e98 <_dtoa_r+0xa40>
 8006e56:	4601      	mov	r1, r0
 8006e58:	9802      	ldr	r0, [sp, #8]
 8006e5a:	f000 fc3f 	bl	80076dc <__mcmp>
 8006e5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e60:	4602      	mov	r2, r0
 8006e62:	4631      	mov	r1, r6
 8006e64:	4648      	mov	r0, r9
 8006e66:	920c      	str	r2, [sp, #48]	@ 0x30
 8006e68:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e6a:	f000 fa05 	bl	8007278 <_Bfree>
 8006e6e:	9b07      	ldr	r3, [sp, #28]
 8006e70:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006e72:	9e00      	ldr	r6, [sp, #0]
 8006e74:	ea42 0103 	orr.w	r1, r2, r3
 8006e78:	9b06      	ldr	r3, [sp, #24]
 8006e7a:	4319      	orrs	r1, r3
 8006e7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e7e:	d10d      	bne.n	8006e9c <_dtoa_r+0xa44>
 8006e80:	2b39      	cmp	r3, #57	@ 0x39
 8006e82:	d027      	beq.n	8006ed4 <_dtoa_r+0xa7c>
 8006e84:	9a04      	ldr	r2, [sp, #16]
 8006e86:	2a00      	cmp	r2, #0
 8006e88:	dd01      	ble.n	8006e8e <_dtoa_r+0xa36>
 8006e8a:	9b03      	ldr	r3, [sp, #12]
 8006e8c:	3331      	adds	r3, #49	@ 0x31
 8006e8e:	f88b 3000 	strb.w	r3, [fp]
 8006e92:	e52e      	b.n	80068f2 <_dtoa_r+0x49a>
 8006e94:	4628      	mov	r0, r5
 8006e96:	e7b9      	b.n	8006e0c <_dtoa_r+0x9b4>
 8006e98:	2201      	movs	r2, #1
 8006e9a:	e7e2      	b.n	8006e62 <_dtoa_r+0xa0a>
 8006e9c:	9904      	ldr	r1, [sp, #16]
 8006e9e:	2900      	cmp	r1, #0
 8006ea0:	db04      	blt.n	8006eac <_dtoa_r+0xa54>
 8006ea2:	9807      	ldr	r0, [sp, #28]
 8006ea4:	4301      	orrs	r1, r0
 8006ea6:	9806      	ldr	r0, [sp, #24]
 8006ea8:	4301      	orrs	r1, r0
 8006eaa:	d120      	bne.n	8006eee <_dtoa_r+0xa96>
 8006eac:	2a00      	cmp	r2, #0
 8006eae:	ddee      	ble.n	8006e8e <_dtoa_r+0xa36>
 8006eb0:	9902      	ldr	r1, [sp, #8]
 8006eb2:	9300      	str	r3, [sp, #0]
 8006eb4:	2201      	movs	r2, #1
 8006eb6:	4648      	mov	r0, r9
 8006eb8:	f000 fba4 	bl	8007604 <__lshift>
 8006ebc:	4621      	mov	r1, r4
 8006ebe:	9002      	str	r0, [sp, #8]
 8006ec0:	f000 fc0c 	bl	80076dc <__mcmp>
 8006ec4:	2800      	cmp	r0, #0
 8006ec6:	9b00      	ldr	r3, [sp, #0]
 8006ec8:	dc02      	bgt.n	8006ed0 <_dtoa_r+0xa78>
 8006eca:	d1e0      	bne.n	8006e8e <_dtoa_r+0xa36>
 8006ecc:	07da      	lsls	r2, r3, #31
 8006ece:	d5de      	bpl.n	8006e8e <_dtoa_r+0xa36>
 8006ed0:	2b39      	cmp	r3, #57	@ 0x39
 8006ed2:	d1da      	bne.n	8006e8a <_dtoa_r+0xa32>
 8006ed4:	2339      	movs	r3, #57	@ 0x39
 8006ed6:	f88b 3000 	strb.w	r3, [fp]
 8006eda:	4633      	mov	r3, r6
 8006edc:	461e      	mov	r6, r3
 8006ede:	3b01      	subs	r3, #1
 8006ee0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006ee4:	2a39      	cmp	r2, #57	@ 0x39
 8006ee6:	d04e      	beq.n	8006f86 <_dtoa_r+0xb2e>
 8006ee8:	3201      	adds	r2, #1
 8006eea:	701a      	strb	r2, [r3, #0]
 8006eec:	e501      	b.n	80068f2 <_dtoa_r+0x49a>
 8006eee:	2a00      	cmp	r2, #0
 8006ef0:	dd03      	ble.n	8006efa <_dtoa_r+0xaa2>
 8006ef2:	2b39      	cmp	r3, #57	@ 0x39
 8006ef4:	d0ee      	beq.n	8006ed4 <_dtoa_r+0xa7c>
 8006ef6:	3301      	adds	r3, #1
 8006ef8:	e7c9      	b.n	8006e8e <_dtoa_r+0xa36>
 8006efa:	9a00      	ldr	r2, [sp, #0]
 8006efc:	9908      	ldr	r1, [sp, #32]
 8006efe:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006f02:	428a      	cmp	r2, r1
 8006f04:	d028      	beq.n	8006f58 <_dtoa_r+0xb00>
 8006f06:	9902      	ldr	r1, [sp, #8]
 8006f08:	2300      	movs	r3, #0
 8006f0a:	220a      	movs	r2, #10
 8006f0c:	4648      	mov	r0, r9
 8006f0e:	f000 f9d5 	bl	80072bc <__multadd>
 8006f12:	42af      	cmp	r7, r5
 8006f14:	9002      	str	r0, [sp, #8]
 8006f16:	f04f 0300 	mov.w	r3, #0
 8006f1a:	f04f 020a 	mov.w	r2, #10
 8006f1e:	4639      	mov	r1, r7
 8006f20:	4648      	mov	r0, r9
 8006f22:	d107      	bne.n	8006f34 <_dtoa_r+0xadc>
 8006f24:	f000 f9ca 	bl	80072bc <__multadd>
 8006f28:	4607      	mov	r7, r0
 8006f2a:	4605      	mov	r5, r0
 8006f2c:	9b00      	ldr	r3, [sp, #0]
 8006f2e:	3301      	adds	r3, #1
 8006f30:	9300      	str	r3, [sp, #0]
 8006f32:	e777      	b.n	8006e24 <_dtoa_r+0x9cc>
 8006f34:	f000 f9c2 	bl	80072bc <__multadd>
 8006f38:	4629      	mov	r1, r5
 8006f3a:	4607      	mov	r7, r0
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	220a      	movs	r2, #10
 8006f40:	4648      	mov	r0, r9
 8006f42:	f000 f9bb 	bl	80072bc <__multadd>
 8006f46:	4605      	mov	r5, r0
 8006f48:	e7f0      	b.n	8006f2c <_dtoa_r+0xad4>
 8006f4a:	f1bb 0f00 	cmp.w	fp, #0
 8006f4e:	bfcc      	ite	gt
 8006f50:	465e      	movgt	r6, fp
 8006f52:	2601      	movle	r6, #1
 8006f54:	4456      	add	r6, sl
 8006f56:	2700      	movs	r7, #0
 8006f58:	9902      	ldr	r1, [sp, #8]
 8006f5a:	9300      	str	r3, [sp, #0]
 8006f5c:	2201      	movs	r2, #1
 8006f5e:	4648      	mov	r0, r9
 8006f60:	f000 fb50 	bl	8007604 <__lshift>
 8006f64:	4621      	mov	r1, r4
 8006f66:	9002      	str	r0, [sp, #8]
 8006f68:	f000 fbb8 	bl	80076dc <__mcmp>
 8006f6c:	2800      	cmp	r0, #0
 8006f6e:	dcb4      	bgt.n	8006eda <_dtoa_r+0xa82>
 8006f70:	d102      	bne.n	8006f78 <_dtoa_r+0xb20>
 8006f72:	9b00      	ldr	r3, [sp, #0]
 8006f74:	07db      	lsls	r3, r3, #31
 8006f76:	d4b0      	bmi.n	8006eda <_dtoa_r+0xa82>
 8006f78:	4633      	mov	r3, r6
 8006f7a:	461e      	mov	r6, r3
 8006f7c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006f80:	2a30      	cmp	r2, #48	@ 0x30
 8006f82:	d0fa      	beq.n	8006f7a <_dtoa_r+0xb22>
 8006f84:	e4b5      	b.n	80068f2 <_dtoa_r+0x49a>
 8006f86:	459a      	cmp	sl, r3
 8006f88:	d1a8      	bne.n	8006edc <_dtoa_r+0xa84>
 8006f8a:	2331      	movs	r3, #49	@ 0x31
 8006f8c:	f108 0801 	add.w	r8, r8, #1
 8006f90:	f88a 3000 	strb.w	r3, [sl]
 8006f94:	e4ad      	b.n	80068f2 <_dtoa_r+0x49a>
 8006f96:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006f98:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8006ff4 <_dtoa_r+0xb9c>
 8006f9c:	b11b      	cbz	r3, 8006fa6 <_dtoa_r+0xb4e>
 8006f9e:	f10a 0308 	add.w	r3, sl, #8
 8006fa2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006fa4:	6013      	str	r3, [r2, #0]
 8006fa6:	4650      	mov	r0, sl
 8006fa8:	b017      	add	sp, #92	@ 0x5c
 8006faa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fae:	9b07      	ldr	r3, [sp, #28]
 8006fb0:	2b01      	cmp	r3, #1
 8006fb2:	f77f ae2e 	ble.w	8006c12 <_dtoa_r+0x7ba>
 8006fb6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006fb8:	9308      	str	r3, [sp, #32]
 8006fba:	2001      	movs	r0, #1
 8006fbc:	e64d      	b.n	8006c5a <_dtoa_r+0x802>
 8006fbe:	f1bb 0f00 	cmp.w	fp, #0
 8006fc2:	f77f aed9 	ble.w	8006d78 <_dtoa_r+0x920>
 8006fc6:	4656      	mov	r6, sl
 8006fc8:	9802      	ldr	r0, [sp, #8]
 8006fca:	4621      	mov	r1, r4
 8006fcc:	f7ff f9b9 	bl	8006342 <quorem>
 8006fd0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8006fd4:	f806 3b01 	strb.w	r3, [r6], #1
 8006fd8:	eba6 020a 	sub.w	r2, r6, sl
 8006fdc:	4593      	cmp	fp, r2
 8006fde:	ddb4      	ble.n	8006f4a <_dtoa_r+0xaf2>
 8006fe0:	9902      	ldr	r1, [sp, #8]
 8006fe2:	2300      	movs	r3, #0
 8006fe4:	220a      	movs	r2, #10
 8006fe6:	4648      	mov	r0, r9
 8006fe8:	f000 f968 	bl	80072bc <__multadd>
 8006fec:	9002      	str	r0, [sp, #8]
 8006fee:	e7eb      	b.n	8006fc8 <_dtoa_r+0xb70>
 8006ff0:	080081a0 	.word	0x080081a0
 8006ff4:	08008124 	.word	0x08008124

08006ff8 <_free_r>:
 8006ff8:	b538      	push	{r3, r4, r5, lr}
 8006ffa:	4605      	mov	r5, r0
 8006ffc:	2900      	cmp	r1, #0
 8006ffe:	d041      	beq.n	8007084 <_free_r+0x8c>
 8007000:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007004:	1f0c      	subs	r4, r1, #4
 8007006:	2b00      	cmp	r3, #0
 8007008:	bfb8      	it	lt
 800700a:	18e4      	addlt	r4, r4, r3
 800700c:	f000 f8e8 	bl	80071e0 <__malloc_lock>
 8007010:	4a1d      	ldr	r2, [pc, #116]	@ (8007088 <_free_r+0x90>)
 8007012:	6813      	ldr	r3, [r2, #0]
 8007014:	b933      	cbnz	r3, 8007024 <_free_r+0x2c>
 8007016:	6063      	str	r3, [r4, #4]
 8007018:	6014      	str	r4, [r2, #0]
 800701a:	4628      	mov	r0, r5
 800701c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007020:	f000 b8e4 	b.w	80071ec <__malloc_unlock>
 8007024:	42a3      	cmp	r3, r4
 8007026:	d908      	bls.n	800703a <_free_r+0x42>
 8007028:	6820      	ldr	r0, [r4, #0]
 800702a:	1821      	adds	r1, r4, r0
 800702c:	428b      	cmp	r3, r1
 800702e:	bf01      	itttt	eq
 8007030:	6819      	ldreq	r1, [r3, #0]
 8007032:	685b      	ldreq	r3, [r3, #4]
 8007034:	1809      	addeq	r1, r1, r0
 8007036:	6021      	streq	r1, [r4, #0]
 8007038:	e7ed      	b.n	8007016 <_free_r+0x1e>
 800703a:	461a      	mov	r2, r3
 800703c:	685b      	ldr	r3, [r3, #4]
 800703e:	b10b      	cbz	r3, 8007044 <_free_r+0x4c>
 8007040:	42a3      	cmp	r3, r4
 8007042:	d9fa      	bls.n	800703a <_free_r+0x42>
 8007044:	6811      	ldr	r1, [r2, #0]
 8007046:	1850      	adds	r0, r2, r1
 8007048:	42a0      	cmp	r0, r4
 800704a:	d10b      	bne.n	8007064 <_free_r+0x6c>
 800704c:	6820      	ldr	r0, [r4, #0]
 800704e:	4401      	add	r1, r0
 8007050:	1850      	adds	r0, r2, r1
 8007052:	4283      	cmp	r3, r0
 8007054:	6011      	str	r1, [r2, #0]
 8007056:	d1e0      	bne.n	800701a <_free_r+0x22>
 8007058:	6818      	ldr	r0, [r3, #0]
 800705a:	685b      	ldr	r3, [r3, #4]
 800705c:	6053      	str	r3, [r2, #4]
 800705e:	4408      	add	r0, r1
 8007060:	6010      	str	r0, [r2, #0]
 8007062:	e7da      	b.n	800701a <_free_r+0x22>
 8007064:	d902      	bls.n	800706c <_free_r+0x74>
 8007066:	230c      	movs	r3, #12
 8007068:	602b      	str	r3, [r5, #0]
 800706a:	e7d6      	b.n	800701a <_free_r+0x22>
 800706c:	6820      	ldr	r0, [r4, #0]
 800706e:	1821      	adds	r1, r4, r0
 8007070:	428b      	cmp	r3, r1
 8007072:	bf04      	itt	eq
 8007074:	6819      	ldreq	r1, [r3, #0]
 8007076:	685b      	ldreq	r3, [r3, #4]
 8007078:	6063      	str	r3, [r4, #4]
 800707a:	bf04      	itt	eq
 800707c:	1809      	addeq	r1, r1, r0
 800707e:	6021      	streq	r1, [r4, #0]
 8007080:	6054      	str	r4, [r2, #4]
 8007082:	e7ca      	b.n	800701a <_free_r+0x22>
 8007084:	bd38      	pop	{r3, r4, r5, pc}
 8007086:	bf00      	nop
 8007088:	200004c8 	.word	0x200004c8

0800708c <malloc>:
 800708c:	4b02      	ldr	r3, [pc, #8]	@ (8007098 <malloc+0xc>)
 800708e:	4601      	mov	r1, r0
 8007090:	6818      	ldr	r0, [r3, #0]
 8007092:	f000 b825 	b.w	80070e0 <_malloc_r>
 8007096:	bf00      	nop
 8007098:	20000018 	.word	0x20000018

0800709c <sbrk_aligned>:
 800709c:	b570      	push	{r4, r5, r6, lr}
 800709e:	4e0f      	ldr	r6, [pc, #60]	@ (80070dc <sbrk_aligned+0x40>)
 80070a0:	460c      	mov	r4, r1
 80070a2:	6831      	ldr	r1, [r6, #0]
 80070a4:	4605      	mov	r5, r0
 80070a6:	b911      	cbnz	r1, 80070ae <sbrk_aligned+0x12>
 80070a8:	f000 fea2 	bl	8007df0 <_sbrk_r>
 80070ac:	6030      	str	r0, [r6, #0]
 80070ae:	4621      	mov	r1, r4
 80070b0:	4628      	mov	r0, r5
 80070b2:	f000 fe9d 	bl	8007df0 <_sbrk_r>
 80070b6:	1c43      	adds	r3, r0, #1
 80070b8:	d103      	bne.n	80070c2 <sbrk_aligned+0x26>
 80070ba:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80070be:	4620      	mov	r0, r4
 80070c0:	bd70      	pop	{r4, r5, r6, pc}
 80070c2:	1cc4      	adds	r4, r0, #3
 80070c4:	f024 0403 	bic.w	r4, r4, #3
 80070c8:	42a0      	cmp	r0, r4
 80070ca:	d0f8      	beq.n	80070be <sbrk_aligned+0x22>
 80070cc:	1a21      	subs	r1, r4, r0
 80070ce:	4628      	mov	r0, r5
 80070d0:	f000 fe8e 	bl	8007df0 <_sbrk_r>
 80070d4:	3001      	adds	r0, #1
 80070d6:	d1f2      	bne.n	80070be <sbrk_aligned+0x22>
 80070d8:	e7ef      	b.n	80070ba <sbrk_aligned+0x1e>
 80070da:	bf00      	nop
 80070dc:	200004c4 	.word	0x200004c4

080070e0 <_malloc_r>:
 80070e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80070e4:	1ccd      	adds	r5, r1, #3
 80070e6:	f025 0503 	bic.w	r5, r5, #3
 80070ea:	3508      	adds	r5, #8
 80070ec:	2d0c      	cmp	r5, #12
 80070ee:	bf38      	it	cc
 80070f0:	250c      	movcc	r5, #12
 80070f2:	2d00      	cmp	r5, #0
 80070f4:	4606      	mov	r6, r0
 80070f6:	db01      	blt.n	80070fc <_malloc_r+0x1c>
 80070f8:	42a9      	cmp	r1, r5
 80070fa:	d904      	bls.n	8007106 <_malloc_r+0x26>
 80070fc:	230c      	movs	r3, #12
 80070fe:	6033      	str	r3, [r6, #0]
 8007100:	2000      	movs	r0, #0
 8007102:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007106:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80071dc <_malloc_r+0xfc>
 800710a:	f000 f869 	bl	80071e0 <__malloc_lock>
 800710e:	f8d8 3000 	ldr.w	r3, [r8]
 8007112:	461c      	mov	r4, r3
 8007114:	bb44      	cbnz	r4, 8007168 <_malloc_r+0x88>
 8007116:	4629      	mov	r1, r5
 8007118:	4630      	mov	r0, r6
 800711a:	f7ff ffbf 	bl	800709c <sbrk_aligned>
 800711e:	1c43      	adds	r3, r0, #1
 8007120:	4604      	mov	r4, r0
 8007122:	d158      	bne.n	80071d6 <_malloc_r+0xf6>
 8007124:	f8d8 4000 	ldr.w	r4, [r8]
 8007128:	4627      	mov	r7, r4
 800712a:	2f00      	cmp	r7, #0
 800712c:	d143      	bne.n	80071b6 <_malloc_r+0xd6>
 800712e:	2c00      	cmp	r4, #0
 8007130:	d04b      	beq.n	80071ca <_malloc_r+0xea>
 8007132:	6823      	ldr	r3, [r4, #0]
 8007134:	4639      	mov	r1, r7
 8007136:	4630      	mov	r0, r6
 8007138:	eb04 0903 	add.w	r9, r4, r3
 800713c:	f000 fe58 	bl	8007df0 <_sbrk_r>
 8007140:	4581      	cmp	r9, r0
 8007142:	d142      	bne.n	80071ca <_malloc_r+0xea>
 8007144:	6821      	ldr	r1, [r4, #0]
 8007146:	1a6d      	subs	r5, r5, r1
 8007148:	4629      	mov	r1, r5
 800714a:	4630      	mov	r0, r6
 800714c:	f7ff ffa6 	bl	800709c <sbrk_aligned>
 8007150:	3001      	adds	r0, #1
 8007152:	d03a      	beq.n	80071ca <_malloc_r+0xea>
 8007154:	6823      	ldr	r3, [r4, #0]
 8007156:	442b      	add	r3, r5
 8007158:	6023      	str	r3, [r4, #0]
 800715a:	f8d8 3000 	ldr.w	r3, [r8]
 800715e:	685a      	ldr	r2, [r3, #4]
 8007160:	bb62      	cbnz	r2, 80071bc <_malloc_r+0xdc>
 8007162:	f8c8 7000 	str.w	r7, [r8]
 8007166:	e00f      	b.n	8007188 <_malloc_r+0xa8>
 8007168:	6822      	ldr	r2, [r4, #0]
 800716a:	1b52      	subs	r2, r2, r5
 800716c:	d420      	bmi.n	80071b0 <_malloc_r+0xd0>
 800716e:	2a0b      	cmp	r2, #11
 8007170:	d917      	bls.n	80071a2 <_malloc_r+0xc2>
 8007172:	1961      	adds	r1, r4, r5
 8007174:	42a3      	cmp	r3, r4
 8007176:	6025      	str	r5, [r4, #0]
 8007178:	bf18      	it	ne
 800717a:	6059      	strne	r1, [r3, #4]
 800717c:	6863      	ldr	r3, [r4, #4]
 800717e:	bf08      	it	eq
 8007180:	f8c8 1000 	streq.w	r1, [r8]
 8007184:	5162      	str	r2, [r4, r5]
 8007186:	604b      	str	r3, [r1, #4]
 8007188:	4630      	mov	r0, r6
 800718a:	f000 f82f 	bl	80071ec <__malloc_unlock>
 800718e:	f104 000b 	add.w	r0, r4, #11
 8007192:	1d23      	adds	r3, r4, #4
 8007194:	f020 0007 	bic.w	r0, r0, #7
 8007198:	1ac2      	subs	r2, r0, r3
 800719a:	bf1c      	itt	ne
 800719c:	1a1b      	subne	r3, r3, r0
 800719e:	50a3      	strne	r3, [r4, r2]
 80071a0:	e7af      	b.n	8007102 <_malloc_r+0x22>
 80071a2:	6862      	ldr	r2, [r4, #4]
 80071a4:	42a3      	cmp	r3, r4
 80071a6:	bf0c      	ite	eq
 80071a8:	f8c8 2000 	streq.w	r2, [r8]
 80071ac:	605a      	strne	r2, [r3, #4]
 80071ae:	e7eb      	b.n	8007188 <_malloc_r+0xa8>
 80071b0:	4623      	mov	r3, r4
 80071b2:	6864      	ldr	r4, [r4, #4]
 80071b4:	e7ae      	b.n	8007114 <_malloc_r+0x34>
 80071b6:	463c      	mov	r4, r7
 80071b8:	687f      	ldr	r7, [r7, #4]
 80071ba:	e7b6      	b.n	800712a <_malloc_r+0x4a>
 80071bc:	461a      	mov	r2, r3
 80071be:	685b      	ldr	r3, [r3, #4]
 80071c0:	42a3      	cmp	r3, r4
 80071c2:	d1fb      	bne.n	80071bc <_malloc_r+0xdc>
 80071c4:	2300      	movs	r3, #0
 80071c6:	6053      	str	r3, [r2, #4]
 80071c8:	e7de      	b.n	8007188 <_malloc_r+0xa8>
 80071ca:	230c      	movs	r3, #12
 80071cc:	6033      	str	r3, [r6, #0]
 80071ce:	4630      	mov	r0, r6
 80071d0:	f000 f80c 	bl	80071ec <__malloc_unlock>
 80071d4:	e794      	b.n	8007100 <_malloc_r+0x20>
 80071d6:	6005      	str	r5, [r0, #0]
 80071d8:	e7d6      	b.n	8007188 <_malloc_r+0xa8>
 80071da:	bf00      	nop
 80071dc:	200004c8 	.word	0x200004c8

080071e0 <__malloc_lock>:
 80071e0:	4801      	ldr	r0, [pc, #4]	@ (80071e8 <__malloc_lock+0x8>)
 80071e2:	f7ff b8ac 	b.w	800633e <__retarget_lock_acquire_recursive>
 80071e6:	bf00      	nop
 80071e8:	200004c0 	.word	0x200004c0

080071ec <__malloc_unlock>:
 80071ec:	4801      	ldr	r0, [pc, #4]	@ (80071f4 <__malloc_unlock+0x8>)
 80071ee:	f7ff b8a7 	b.w	8006340 <__retarget_lock_release_recursive>
 80071f2:	bf00      	nop
 80071f4:	200004c0 	.word	0x200004c0

080071f8 <_Balloc>:
 80071f8:	b570      	push	{r4, r5, r6, lr}
 80071fa:	69c6      	ldr	r6, [r0, #28]
 80071fc:	4604      	mov	r4, r0
 80071fe:	460d      	mov	r5, r1
 8007200:	b976      	cbnz	r6, 8007220 <_Balloc+0x28>
 8007202:	2010      	movs	r0, #16
 8007204:	f7ff ff42 	bl	800708c <malloc>
 8007208:	4602      	mov	r2, r0
 800720a:	61e0      	str	r0, [r4, #28]
 800720c:	b920      	cbnz	r0, 8007218 <_Balloc+0x20>
 800720e:	4b18      	ldr	r3, [pc, #96]	@ (8007270 <_Balloc+0x78>)
 8007210:	4818      	ldr	r0, [pc, #96]	@ (8007274 <_Balloc+0x7c>)
 8007212:	216b      	movs	r1, #107	@ 0x6b
 8007214:	f000 fe0a 	bl	8007e2c <__assert_func>
 8007218:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800721c:	6006      	str	r6, [r0, #0]
 800721e:	60c6      	str	r6, [r0, #12]
 8007220:	69e6      	ldr	r6, [r4, #28]
 8007222:	68f3      	ldr	r3, [r6, #12]
 8007224:	b183      	cbz	r3, 8007248 <_Balloc+0x50>
 8007226:	69e3      	ldr	r3, [r4, #28]
 8007228:	68db      	ldr	r3, [r3, #12]
 800722a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800722e:	b9b8      	cbnz	r0, 8007260 <_Balloc+0x68>
 8007230:	2101      	movs	r1, #1
 8007232:	fa01 f605 	lsl.w	r6, r1, r5
 8007236:	1d72      	adds	r2, r6, #5
 8007238:	0092      	lsls	r2, r2, #2
 800723a:	4620      	mov	r0, r4
 800723c:	f000 fe14 	bl	8007e68 <_calloc_r>
 8007240:	b160      	cbz	r0, 800725c <_Balloc+0x64>
 8007242:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007246:	e00e      	b.n	8007266 <_Balloc+0x6e>
 8007248:	2221      	movs	r2, #33	@ 0x21
 800724a:	2104      	movs	r1, #4
 800724c:	4620      	mov	r0, r4
 800724e:	f000 fe0b 	bl	8007e68 <_calloc_r>
 8007252:	69e3      	ldr	r3, [r4, #28]
 8007254:	60f0      	str	r0, [r6, #12]
 8007256:	68db      	ldr	r3, [r3, #12]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d1e4      	bne.n	8007226 <_Balloc+0x2e>
 800725c:	2000      	movs	r0, #0
 800725e:	bd70      	pop	{r4, r5, r6, pc}
 8007260:	6802      	ldr	r2, [r0, #0]
 8007262:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007266:	2300      	movs	r3, #0
 8007268:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800726c:	e7f7      	b.n	800725e <_Balloc+0x66>
 800726e:	bf00      	nop
 8007270:	08008131 	.word	0x08008131
 8007274:	080081b1 	.word	0x080081b1

08007278 <_Bfree>:
 8007278:	b570      	push	{r4, r5, r6, lr}
 800727a:	69c6      	ldr	r6, [r0, #28]
 800727c:	4605      	mov	r5, r0
 800727e:	460c      	mov	r4, r1
 8007280:	b976      	cbnz	r6, 80072a0 <_Bfree+0x28>
 8007282:	2010      	movs	r0, #16
 8007284:	f7ff ff02 	bl	800708c <malloc>
 8007288:	4602      	mov	r2, r0
 800728a:	61e8      	str	r0, [r5, #28]
 800728c:	b920      	cbnz	r0, 8007298 <_Bfree+0x20>
 800728e:	4b09      	ldr	r3, [pc, #36]	@ (80072b4 <_Bfree+0x3c>)
 8007290:	4809      	ldr	r0, [pc, #36]	@ (80072b8 <_Bfree+0x40>)
 8007292:	218f      	movs	r1, #143	@ 0x8f
 8007294:	f000 fdca 	bl	8007e2c <__assert_func>
 8007298:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800729c:	6006      	str	r6, [r0, #0]
 800729e:	60c6      	str	r6, [r0, #12]
 80072a0:	b13c      	cbz	r4, 80072b2 <_Bfree+0x3a>
 80072a2:	69eb      	ldr	r3, [r5, #28]
 80072a4:	6862      	ldr	r2, [r4, #4]
 80072a6:	68db      	ldr	r3, [r3, #12]
 80072a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80072ac:	6021      	str	r1, [r4, #0]
 80072ae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80072b2:	bd70      	pop	{r4, r5, r6, pc}
 80072b4:	08008131 	.word	0x08008131
 80072b8:	080081b1 	.word	0x080081b1

080072bc <__multadd>:
 80072bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072c0:	690d      	ldr	r5, [r1, #16]
 80072c2:	4607      	mov	r7, r0
 80072c4:	460c      	mov	r4, r1
 80072c6:	461e      	mov	r6, r3
 80072c8:	f101 0c14 	add.w	ip, r1, #20
 80072cc:	2000      	movs	r0, #0
 80072ce:	f8dc 3000 	ldr.w	r3, [ip]
 80072d2:	b299      	uxth	r1, r3
 80072d4:	fb02 6101 	mla	r1, r2, r1, r6
 80072d8:	0c1e      	lsrs	r6, r3, #16
 80072da:	0c0b      	lsrs	r3, r1, #16
 80072dc:	fb02 3306 	mla	r3, r2, r6, r3
 80072e0:	b289      	uxth	r1, r1
 80072e2:	3001      	adds	r0, #1
 80072e4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80072e8:	4285      	cmp	r5, r0
 80072ea:	f84c 1b04 	str.w	r1, [ip], #4
 80072ee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80072f2:	dcec      	bgt.n	80072ce <__multadd+0x12>
 80072f4:	b30e      	cbz	r6, 800733a <__multadd+0x7e>
 80072f6:	68a3      	ldr	r3, [r4, #8]
 80072f8:	42ab      	cmp	r3, r5
 80072fa:	dc19      	bgt.n	8007330 <__multadd+0x74>
 80072fc:	6861      	ldr	r1, [r4, #4]
 80072fe:	4638      	mov	r0, r7
 8007300:	3101      	adds	r1, #1
 8007302:	f7ff ff79 	bl	80071f8 <_Balloc>
 8007306:	4680      	mov	r8, r0
 8007308:	b928      	cbnz	r0, 8007316 <__multadd+0x5a>
 800730a:	4602      	mov	r2, r0
 800730c:	4b0c      	ldr	r3, [pc, #48]	@ (8007340 <__multadd+0x84>)
 800730e:	480d      	ldr	r0, [pc, #52]	@ (8007344 <__multadd+0x88>)
 8007310:	21ba      	movs	r1, #186	@ 0xba
 8007312:	f000 fd8b 	bl	8007e2c <__assert_func>
 8007316:	6922      	ldr	r2, [r4, #16]
 8007318:	3202      	adds	r2, #2
 800731a:	f104 010c 	add.w	r1, r4, #12
 800731e:	0092      	lsls	r2, r2, #2
 8007320:	300c      	adds	r0, #12
 8007322:	f000 fd75 	bl	8007e10 <memcpy>
 8007326:	4621      	mov	r1, r4
 8007328:	4638      	mov	r0, r7
 800732a:	f7ff ffa5 	bl	8007278 <_Bfree>
 800732e:	4644      	mov	r4, r8
 8007330:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007334:	3501      	adds	r5, #1
 8007336:	615e      	str	r6, [r3, #20]
 8007338:	6125      	str	r5, [r4, #16]
 800733a:	4620      	mov	r0, r4
 800733c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007340:	080081a0 	.word	0x080081a0
 8007344:	080081b1 	.word	0x080081b1

08007348 <__hi0bits>:
 8007348:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800734c:	4603      	mov	r3, r0
 800734e:	bf36      	itet	cc
 8007350:	0403      	lslcc	r3, r0, #16
 8007352:	2000      	movcs	r0, #0
 8007354:	2010      	movcc	r0, #16
 8007356:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800735a:	bf3c      	itt	cc
 800735c:	021b      	lslcc	r3, r3, #8
 800735e:	3008      	addcc	r0, #8
 8007360:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007364:	bf3c      	itt	cc
 8007366:	011b      	lslcc	r3, r3, #4
 8007368:	3004      	addcc	r0, #4
 800736a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800736e:	bf3c      	itt	cc
 8007370:	009b      	lslcc	r3, r3, #2
 8007372:	3002      	addcc	r0, #2
 8007374:	2b00      	cmp	r3, #0
 8007376:	db05      	blt.n	8007384 <__hi0bits+0x3c>
 8007378:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800737c:	f100 0001 	add.w	r0, r0, #1
 8007380:	bf08      	it	eq
 8007382:	2020      	moveq	r0, #32
 8007384:	4770      	bx	lr

08007386 <__lo0bits>:
 8007386:	6803      	ldr	r3, [r0, #0]
 8007388:	4602      	mov	r2, r0
 800738a:	f013 0007 	ands.w	r0, r3, #7
 800738e:	d00b      	beq.n	80073a8 <__lo0bits+0x22>
 8007390:	07d9      	lsls	r1, r3, #31
 8007392:	d421      	bmi.n	80073d8 <__lo0bits+0x52>
 8007394:	0798      	lsls	r0, r3, #30
 8007396:	bf49      	itett	mi
 8007398:	085b      	lsrmi	r3, r3, #1
 800739a:	089b      	lsrpl	r3, r3, #2
 800739c:	2001      	movmi	r0, #1
 800739e:	6013      	strmi	r3, [r2, #0]
 80073a0:	bf5c      	itt	pl
 80073a2:	6013      	strpl	r3, [r2, #0]
 80073a4:	2002      	movpl	r0, #2
 80073a6:	4770      	bx	lr
 80073a8:	b299      	uxth	r1, r3
 80073aa:	b909      	cbnz	r1, 80073b0 <__lo0bits+0x2a>
 80073ac:	0c1b      	lsrs	r3, r3, #16
 80073ae:	2010      	movs	r0, #16
 80073b0:	b2d9      	uxtb	r1, r3
 80073b2:	b909      	cbnz	r1, 80073b8 <__lo0bits+0x32>
 80073b4:	3008      	adds	r0, #8
 80073b6:	0a1b      	lsrs	r3, r3, #8
 80073b8:	0719      	lsls	r1, r3, #28
 80073ba:	bf04      	itt	eq
 80073bc:	091b      	lsreq	r3, r3, #4
 80073be:	3004      	addeq	r0, #4
 80073c0:	0799      	lsls	r1, r3, #30
 80073c2:	bf04      	itt	eq
 80073c4:	089b      	lsreq	r3, r3, #2
 80073c6:	3002      	addeq	r0, #2
 80073c8:	07d9      	lsls	r1, r3, #31
 80073ca:	d403      	bmi.n	80073d4 <__lo0bits+0x4e>
 80073cc:	085b      	lsrs	r3, r3, #1
 80073ce:	f100 0001 	add.w	r0, r0, #1
 80073d2:	d003      	beq.n	80073dc <__lo0bits+0x56>
 80073d4:	6013      	str	r3, [r2, #0]
 80073d6:	4770      	bx	lr
 80073d8:	2000      	movs	r0, #0
 80073da:	4770      	bx	lr
 80073dc:	2020      	movs	r0, #32
 80073de:	4770      	bx	lr

080073e0 <__i2b>:
 80073e0:	b510      	push	{r4, lr}
 80073e2:	460c      	mov	r4, r1
 80073e4:	2101      	movs	r1, #1
 80073e6:	f7ff ff07 	bl	80071f8 <_Balloc>
 80073ea:	4602      	mov	r2, r0
 80073ec:	b928      	cbnz	r0, 80073fa <__i2b+0x1a>
 80073ee:	4b05      	ldr	r3, [pc, #20]	@ (8007404 <__i2b+0x24>)
 80073f0:	4805      	ldr	r0, [pc, #20]	@ (8007408 <__i2b+0x28>)
 80073f2:	f240 1145 	movw	r1, #325	@ 0x145
 80073f6:	f000 fd19 	bl	8007e2c <__assert_func>
 80073fa:	2301      	movs	r3, #1
 80073fc:	6144      	str	r4, [r0, #20]
 80073fe:	6103      	str	r3, [r0, #16]
 8007400:	bd10      	pop	{r4, pc}
 8007402:	bf00      	nop
 8007404:	080081a0 	.word	0x080081a0
 8007408:	080081b1 	.word	0x080081b1

0800740c <__multiply>:
 800740c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007410:	4617      	mov	r7, r2
 8007412:	690a      	ldr	r2, [r1, #16]
 8007414:	693b      	ldr	r3, [r7, #16]
 8007416:	429a      	cmp	r2, r3
 8007418:	bfa8      	it	ge
 800741a:	463b      	movge	r3, r7
 800741c:	4689      	mov	r9, r1
 800741e:	bfa4      	itt	ge
 8007420:	460f      	movge	r7, r1
 8007422:	4699      	movge	r9, r3
 8007424:	693d      	ldr	r5, [r7, #16]
 8007426:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800742a:	68bb      	ldr	r3, [r7, #8]
 800742c:	6879      	ldr	r1, [r7, #4]
 800742e:	eb05 060a 	add.w	r6, r5, sl
 8007432:	42b3      	cmp	r3, r6
 8007434:	b085      	sub	sp, #20
 8007436:	bfb8      	it	lt
 8007438:	3101      	addlt	r1, #1
 800743a:	f7ff fedd 	bl	80071f8 <_Balloc>
 800743e:	b930      	cbnz	r0, 800744e <__multiply+0x42>
 8007440:	4602      	mov	r2, r0
 8007442:	4b41      	ldr	r3, [pc, #260]	@ (8007548 <__multiply+0x13c>)
 8007444:	4841      	ldr	r0, [pc, #260]	@ (800754c <__multiply+0x140>)
 8007446:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800744a:	f000 fcef 	bl	8007e2c <__assert_func>
 800744e:	f100 0414 	add.w	r4, r0, #20
 8007452:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007456:	4623      	mov	r3, r4
 8007458:	2200      	movs	r2, #0
 800745a:	4573      	cmp	r3, lr
 800745c:	d320      	bcc.n	80074a0 <__multiply+0x94>
 800745e:	f107 0814 	add.w	r8, r7, #20
 8007462:	f109 0114 	add.w	r1, r9, #20
 8007466:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800746a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800746e:	9302      	str	r3, [sp, #8]
 8007470:	1beb      	subs	r3, r5, r7
 8007472:	3b15      	subs	r3, #21
 8007474:	f023 0303 	bic.w	r3, r3, #3
 8007478:	3304      	adds	r3, #4
 800747a:	3715      	adds	r7, #21
 800747c:	42bd      	cmp	r5, r7
 800747e:	bf38      	it	cc
 8007480:	2304      	movcc	r3, #4
 8007482:	9301      	str	r3, [sp, #4]
 8007484:	9b02      	ldr	r3, [sp, #8]
 8007486:	9103      	str	r1, [sp, #12]
 8007488:	428b      	cmp	r3, r1
 800748a:	d80c      	bhi.n	80074a6 <__multiply+0x9a>
 800748c:	2e00      	cmp	r6, #0
 800748e:	dd03      	ble.n	8007498 <__multiply+0x8c>
 8007490:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007494:	2b00      	cmp	r3, #0
 8007496:	d055      	beq.n	8007544 <__multiply+0x138>
 8007498:	6106      	str	r6, [r0, #16]
 800749a:	b005      	add	sp, #20
 800749c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074a0:	f843 2b04 	str.w	r2, [r3], #4
 80074a4:	e7d9      	b.n	800745a <__multiply+0x4e>
 80074a6:	f8b1 a000 	ldrh.w	sl, [r1]
 80074aa:	f1ba 0f00 	cmp.w	sl, #0
 80074ae:	d01f      	beq.n	80074f0 <__multiply+0xe4>
 80074b0:	46c4      	mov	ip, r8
 80074b2:	46a1      	mov	r9, r4
 80074b4:	2700      	movs	r7, #0
 80074b6:	f85c 2b04 	ldr.w	r2, [ip], #4
 80074ba:	f8d9 3000 	ldr.w	r3, [r9]
 80074be:	fa1f fb82 	uxth.w	fp, r2
 80074c2:	b29b      	uxth	r3, r3
 80074c4:	fb0a 330b 	mla	r3, sl, fp, r3
 80074c8:	443b      	add	r3, r7
 80074ca:	f8d9 7000 	ldr.w	r7, [r9]
 80074ce:	0c12      	lsrs	r2, r2, #16
 80074d0:	0c3f      	lsrs	r7, r7, #16
 80074d2:	fb0a 7202 	mla	r2, sl, r2, r7
 80074d6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80074da:	b29b      	uxth	r3, r3
 80074dc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80074e0:	4565      	cmp	r5, ip
 80074e2:	f849 3b04 	str.w	r3, [r9], #4
 80074e6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80074ea:	d8e4      	bhi.n	80074b6 <__multiply+0xaa>
 80074ec:	9b01      	ldr	r3, [sp, #4]
 80074ee:	50e7      	str	r7, [r4, r3]
 80074f0:	9b03      	ldr	r3, [sp, #12]
 80074f2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80074f6:	3104      	adds	r1, #4
 80074f8:	f1b9 0f00 	cmp.w	r9, #0
 80074fc:	d020      	beq.n	8007540 <__multiply+0x134>
 80074fe:	6823      	ldr	r3, [r4, #0]
 8007500:	4647      	mov	r7, r8
 8007502:	46a4      	mov	ip, r4
 8007504:	f04f 0a00 	mov.w	sl, #0
 8007508:	f8b7 b000 	ldrh.w	fp, [r7]
 800750c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007510:	fb09 220b 	mla	r2, r9, fp, r2
 8007514:	4452      	add	r2, sl
 8007516:	b29b      	uxth	r3, r3
 8007518:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800751c:	f84c 3b04 	str.w	r3, [ip], #4
 8007520:	f857 3b04 	ldr.w	r3, [r7], #4
 8007524:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007528:	f8bc 3000 	ldrh.w	r3, [ip]
 800752c:	fb09 330a 	mla	r3, r9, sl, r3
 8007530:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007534:	42bd      	cmp	r5, r7
 8007536:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800753a:	d8e5      	bhi.n	8007508 <__multiply+0xfc>
 800753c:	9a01      	ldr	r2, [sp, #4]
 800753e:	50a3      	str	r3, [r4, r2]
 8007540:	3404      	adds	r4, #4
 8007542:	e79f      	b.n	8007484 <__multiply+0x78>
 8007544:	3e01      	subs	r6, #1
 8007546:	e7a1      	b.n	800748c <__multiply+0x80>
 8007548:	080081a0 	.word	0x080081a0
 800754c:	080081b1 	.word	0x080081b1

08007550 <__pow5mult>:
 8007550:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007554:	4615      	mov	r5, r2
 8007556:	f012 0203 	ands.w	r2, r2, #3
 800755a:	4607      	mov	r7, r0
 800755c:	460e      	mov	r6, r1
 800755e:	d007      	beq.n	8007570 <__pow5mult+0x20>
 8007560:	4c25      	ldr	r4, [pc, #148]	@ (80075f8 <__pow5mult+0xa8>)
 8007562:	3a01      	subs	r2, #1
 8007564:	2300      	movs	r3, #0
 8007566:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800756a:	f7ff fea7 	bl	80072bc <__multadd>
 800756e:	4606      	mov	r6, r0
 8007570:	10ad      	asrs	r5, r5, #2
 8007572:	d03d      	beq.n	80075f0 <__pow5mult+0xa0>
 8007574:	69fc      	ldr	r4, [r7, #28]
 8007576:	b97c      	cbnz	r4, 8007598 <__pow5mult+0x48>
 8007578:	2010      	movs	r0, #16
 800757a:	f7ff fd87 	bl	800708c <malloc>
 800757e:	4602      	mov	r2, r0
 8007580:	61f8      	str	r0, [r7, #28]
 8007582:	b928      	cbnz	r0, 8007590 <__pow5mult+0x40>
 8007584:	4b1d      	ldr	r3, [pc, #116]	@ (80075fc <__pow5mult+0xac>)
 8007586:	481e      	ldr	r0, [pc, #120]	@ (8007600 <__pow5mult+0xb0>)
 8007588:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800758c:	f000 fc4e 	bl	8007e2c <__assert_func>
 8007590:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007594:	6004      	str	r4, [r0, #0]
 8007596:	60c4      	str	r4, [r0, #12]
 8007598:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800759c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80075a0:	b94c      	cbnz	r4, 80075b6 <__pow5mult+0x66>
 80075a2:	f240 2171 	movw	r1, #625	@ 0x271
 80075a6:	4638      	mov	r0, r7
 80075a8:	f7ff ff1a 	bl	80073e0 <__i2b>
 80075ac:	2300      	movs	r3, #0
 80075ae:	f8c8 0008 	str.w	r0, [r8, #8]
 80075b2:	4604      	mov	r4, r0
 80075b4:	6003      	str	r3, [r0, #0]
 80075b6:	f04f 0900 	mov.w	r9, #0
 80075ba:	07eb      	lsls	r3, r5, #31
 80075bc:	d50a      	bpl.n	80075d4 <__pow5mult+0x84>
 80075be:	4631      	mov	r1, r6
 80075c0:	4622      	mov	r2, r4
 80075c2:	4638      	mov	r0, r7
 80075c4:	f7ff ff22 	bl	800740c <__multiply>
 80075c8:	4631      	mov	r1, r6
 80075ca:	4680      	mov	r8, r0
 80075cc:	4638      	mov	r0, r7
 80075ce:	f7ff fe53 	bl	8007278 <_Bfree>
 80075d2:	4646      	mov	r6, r8
 80075d4:	106d      	asrs	r5, r5, #1
 80075d6:	d00b      	beq.n	80075f0 <__pow5mult+0xa0>
 80075d8:	6820      	ldr	r0, [r4, #0]
 80075da:	b938      	cbnz	r0, 80075ec <__pow5mult+0x9c>
 80075dc:	4622      	mov	r2, r4
 80075de:	4621      	mov	r1, r4
 80075e0:	4638      	mov	r0, r7
 80075e2:	f7ff ff13 	bl	800740c <__multiply>
 80075e6:	6020      	str	r0, [r4, #0]
 80075e8:	f8c0 9000 	str.w	r9, [r0]
 80075ec:	4604      	mov	r4, r0
 80075ee:	e7e4      	b.n	80075ba <__pow5mult+0x6a>
 80075f0:	4630      	mov	r0, r6
 80075f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80075f6:	bf00      	nop
 80075f8:	08008264 	.word	0x08008264
 80075fc:	08008131 	.word	0x08008131
 8007600:	080081b1 	.word	0x080081b1

08007604 <__lshift>:
 8007604:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007608:	460c      	mov	r4, r1
 800760a:	6849      	ldr	r1, [r1, #4]
 800760c:	6923      	ldr	r3, [r4, #16]
 800760e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007612:	68a3      	ldr	r3, [r4, #8]
 8007614:	4607      	mov	r7, r0
 8007616:	4691      	mov	r9, r2
 8007618:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800761c:	f108 0601 	add.w	r6, r8, #1
 8007620:	42b3      	cmp	r3, r6
 8007622:	db0b      	blt.n	800763c <__lshift+0x38>
 8007624:	4638      	mov	r0, r7
 8007626:	f7ff fde7 	bl	80071f8 <_Balloc>
 800762a:	4605      	mov	r5, r0
 800762c:	b948      	cbnz	r0, 8007642 <__lshift+0x3e>
 800762e:	4602      	mov	r2, r0
 8007630:	4b28      	ldr	r3, [pc, #160]	@ (80076d4 <__lshift+0xd0>)
 8007632:	4829      	ldr	r0, [pc, #164]	@ (80076d8 <__lshift+0xd4>)
 8007634:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007638:	f000 fbf8 	bl	8007e2c <__assert_func>
 800763c:	3101      	adds	r1, #1
 800763e:	005b      	lsls	r3, r3, #1
 8007640:	e7ee      	b.n	8007620 <__lshift+0x1c>
 8007642:	2300      	movs	r3, #0
 8007644:	f100 0114 	add.w	r1, r0, #20
 8007648:	f100 0210 	add.w	r2, r0, #16
 800764c:	4618      	mov	r0, r3
 800764e:	4553      	cmp	r3, sl
 8007650:	db33      	blt.n	80076ba <__lshift+0xb6>
 8007652:	6920      	ldr	r0, [r4, #16]
 8007654:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007658:	f104 0314 	add.w	r3, r4, #20
 800765c:	f019 091f 	ands.w	r9, r9, #31
 8007660:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007664:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007668:	d02b      	beq.n	80076c2 <__lshift+0xbe>
 800766a:	f1c9 0e20 	rsb	lr, r9, #32
 800766e:	468a      	mov	sl, r1
 8007670:	2200      	movs	r2, #0
 8007672:	6818      	ldr	r0, [r3, #0]
 8007674:	fa00 f009 	lsl.w	r0, r0, r9
 8007678:	4310      	orrs	r0, r2
 800767a:	f84a 0b04 	str.w	r0, [sl], #4
 800767e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007682:	459c      	cmp	ip, r3
 8007684:	fa22 f20e 	lsr.w	r2, r2, lr
 8007688:	d8f3      	bhi.n	8007672 <__lshift+0x6e>
 800768a:	ebac 0304 	sub.w	r3, ip, r4
 800768e:	3b15      	subs	r3, #21
 8007690:	f023 0303 	bic.w	r3, r3, #3
 8007694:	3304      	adds	r3, #4
 8007696:	f104 0015 	add.w	r0, r4, #21
 800769a:	4560      	cmp	r0, ip
 800769c:	bf88      	it	hi
 800769e:	2304      	movhi	r3, #4
 80076a0:	50ca      	str	r2, [r1, r3]
 80076a2:	b10a      	cbz	r2, 80076a8 <__lshift+0xa4>
 80076a4:	f108 0602 	add.w	r6, r8, #2
 80076a8:	3e01      	subs	r6, #1
 80076aa:	4638      	mov	r0, r7
 80076ac:	612e      	str	r6, [r5, #16]
 80076ae:	4621      	mov	r1, r4
 80076b0:	f7ff fde2 	bl	8007278 <_Bfree>
 80076b4:	4628      	mov	r0, r5
 80076b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076ba:	f842 0f04 	str.w	r0, [r2, #4]!
 80076be:	3301      	adds	r3, #1
 80076c0:	e7c5      	b.n	800764e <__lshift+0x4a>
 80076c2:	3904      	subs	r1, #4
 80076c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80076c8:	f841 2f04 	str.w	r2, [r1, #4]!
 80076cc:	459c      	cmp	ip, r3
 80076ce:	d8f9      	bhi.n	80076c4 <__lshift+0xc0>
 80076d0:	e7ea      	b.n	80076a8 <__lshift+0xa4>
 80076d2:	bf00      	nop
 80076d4:	080081a0 	.word	0x080081a0
 80076d8:	080081b1 	.word	0x080081b1

080076dc <__mcmp>:
 80076dc:	690a      	ldr	r2, [r1, #16]
 80076de:	4603      	mov	r3, r0
 80076e0:	6900      	ldr	r0, [r0, #16]
 80076e2:	1a80      	subs	r0, r0, r2
 80076e4:	b530      	push	{r4, r5, lr}
 80076e6:	d10e      	bne.n	8007706 <__mcmp+0x2a>
 80076e8:	3314      	adds	r3, #20
 80076ea:	3114      	adds	r1, #20
 80076ec:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80076f0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80076f4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80076f8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80076fc:	4295      	cmp	r5, r2
 80076fe:	d003      	beq.n	8007708 <__mcmp+0x2c>
 8007700:	d205      	bcs.n	800770e <__mcmp+0x32>
 8007702:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007706:	bd30      	pop	{r4, r5, pc}
 8007708:	42a3      	cmp	r3, r4
 800770a:	d3f3      	bcc.n	80076f4 <__mcmp+0x18>
 800770c:	e7fb      	b.n	8007706 <__mcmp+0x2a>
 800770e:	2001      	movs	r0, #1
 8007710:	e7f9      	b.n	8007706 <__mcmp+0x2a>
	...

08007714 <__mdiff>:
 8007714:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007718:	4689      	mov	r9, r1
 800771a:	4606      	mov	r6, r0
 800771c:	4611      	mov	r1, r2
 800771e:	4648      	mov	r0, r9
 8007720:	4614      	mov	r4, r2
 8007722:	f7ff ffdb 	bl	80076dc <__mcmp>
 8007726:	1e05      	subs	r5, r0, #0
 8007728:	d112      	bne.n	8007750 <__mdiff+0x3c>
 800772a:	4629      	mov	r1, r5
 800772c:	4630      	mov	r0, r6
 800772e:	f7ff fd63 	bl	80071f8 <_Balloc>
 8007732:	4602      	mov	r2, r0
 8007734:	b928      	cbnz	r0, 8007742 <__mdiff+0x2e>
 8007736:	4b3f      	ldr	r3, [pc, #252]	@ (8007834 <__mdiff+0x120>)
 8007738:	f240 2137 	movw	r1, #567	@ 0x237
 800773c:	483e      	ldr	r0, [pc, #248]	@ (8007838 <__mdiff+0x124>)
 800773e:	f000 fb75 	bl	8007e2c <__assert_func>
 8007742:	2301      	movs	r3, #1
 8007744:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007748:	4610      	mov	r0, r2
 800774a:	b003      	add	sp, #12
 800774c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007750:	bfbc      	itt	lt
 8007752:	464b      	movlt	r3, r9
 8007754:	46a1      	movlt	r9, r4
 8007756:	4630      	mov	r0, r6
 8007758:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800775c:	bfba      	itte	lt
 800775e:	461c      	movlt	r4, r3
 8007760:	2501      	movlt	r5, #1
 8007762:	2500      	movge	r5, #0
 8007764:	f7ff fd48 	bl	80071f8 <_Balloc>
 8007768:	4602      	mov	r2, r0
 800776a:	b918      	cbnz	r0, 8007774 <__mdiff+0x60>
 800776c:	4b31      	ldr	r3, [pc, #196]	@ (8007834 <__mdiff+0x120>)
 800776e:	f240 2145 	movw	r1, #581	@ 0x245
 8007772:	e7e3      	b.n	800773c <__mdiff+0x28>
 8007774:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007778:	6926      	ldr	r6, [r4, #16]
 800777a:	60c5      	str	r5, [r0, #12]
 800777c:	f109 0310 	add.w	r3, r9, #16
 8007780:	f109 0514 	add.w	r5, r9, #20
 8007784:	f104 0e14 	add.w	lr, r4, #20
 8007788:	f100 0b14 	add.w	fp, r0, #20
 800778c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007790:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007794:	9301      	str	r3, [sp, #4]
 8007796:	46d9      	mov	r9, fp
 8007798:	f04f 0c00 	mov.w	ip, #0
 800779c:	9b01      	ldr	r3, [sp, #4]
 800779e:	f85e 0b04 	ldr.w	r0, [lr], #4
 80077a2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80077a6:	9301      	str	r3, [sp, #4]
 80077a8:	fa1f f38a 	uxth.w	r3, sl
 80077ac:	4619      	mov	r1, r3
 80077ae:	b283      	uxth	r3, r0
 80077b0:	1acb      	subs	r3, r1, r3
 80077b2:	0c00      	lsrs	r0, r0, #16
 80077b4:	4463      	add	r3, ip
 80077b6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80077ba:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80077be:	b29b      	uxth	r3, r3
 80077c0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80077c4:	4576      	cmp	r6, lr
 80077c6:	f849 3b04 	str.w	r3, [r9], #4
 80077ca:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80077ce:	d8e5      	bhi.n	800779c <__mdiff+0x88>
 80077d0:	1b33      	subs	r3, r6, r4
 80077d2:	3b15      	subs	r3, #21
 80077d4:	f023 0303 	bic.w	r3, r3, #3
 80077d8:	3415      	adds	r4, #21
 80077da:	3304      	adds	r3, #4
 80077dc:	42a6      	cmp	r6, r4
 80077de:	bf38      	it	cc
 80077e0:	2304      	movcc	r3, #4
 80077e2:	441d      	add	r5, r3
 80077e4:	445b      	add	r3, fp
 80077e6:	461e      	mov	r6, r3
 80077e8:	462c      	mov	r4, r5
 80077ea:	4544      	cmp	r4, r8
 80077ec:	d30e      	bcc.n	800780c <__mdiff+0xf8>
 80077ee:	f108 0103 	add.w	r1, r8, #3
 80077f2:	1b49      	subs	r1, r1, r5
 80077f4:	f021 0103 	bic.w	r1, r1, #3
 80077f8:	3d03      	subs	r5, #3
 80077fa:	45a8      	cmp	r8, r5
 80077fc:	bf38      	it	cc
 80077fe:	2100      	movcc	r1, #0
 8007800:	440b      	add	r3, r1
 8007802:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007806:	b191      	cbz	r1, 800782e <__mdiff+0x11a>
 8007808:	6117      	str	r7, [r2, #16]
 800780a:	e79d      	b.n	8007748 <__mdiff+0x34>
 800780c:	f854 1b04 	ldr.w	r1, [r4], #4
 8007810:	46e6      	mov	lr, ip
 8007812:	0c08      	lsrs	r0, r1, #16
 8007814:	fa1c fc81 	uxtah	ip, ip, r1
 8007818:	4471      	add	r1, lr
 800781a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800781e:	b289      	uxth	r1, r1
 8007820:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007824:	f846 1b04 	str.w	r1, [r6], #4
 8007828:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800782c:	e7dd      	b.n	80077ea <__mdiff+0xd6>
 800782e:	3f01      	subs	r7, #1
 8007830:	e7e7      	b.n	8007802 <__mdiff+0xee>
 8007832:	bf00      	nop
 8007834:	080081a0 	.word	0x080081a0
 8007838:	080081b1 	.word	0x080081b1

0800783c <__d2b>:
 800783c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007840:	460f      	mov	r7, r1
 8007842:	2101      	movs	r1, #1
 8007844:	ec59 8b10 	vmov	r8, r9, d0
 8007848:	4616      	mov	r6, r2
 800784a:	f7ff fcd5 	bl	80071f8 <_Balloc>
 800784e:	4604      	mov	r4, r0
 8007850:	b930      	cbnz	r0, 8007860 <__d2b+0x24>
 8007852:	4602      	mov	r2, r0
 8007854:	4b23      	ldr	r3, [pc, #140]	@ (80078e4 <__d2b+0xa8>)
 8007856:	4824      	ldr	r0, [pc, #144]	@ (80078e8 <__d2b+0xac>)
 8007858:	f240 310f 	movw	r1, #783	@ 0x30f
 800785c:	f000 fae6 	bl	8007e2c <__assert_func>
 8007860:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007864:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007868:	b10d      	cbz	r5, 800786e <__d2b+0x32>
 800786a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800786e:	9301      	str	r3, [sp, #4]
 8007870:	f1b8 0300 	subs.w	r3, r8, #0
 8007874:	d023      	beq.n	80078be <__d2b+0x82>
 8007876:	4668      	mov	r0, sp
 8007878:	9300      	str	r3, [sp, #0]
 800787a:	f7ff fd84 	bl	8007386 <__lo0bits>
 800787e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007882:	b1d0      	cbz	r0, 80078ba <__d2b+0x7e>
 8007884:	f1c0 0320 	rsb	r3, r0, #32
 8007888:	fa02 f303 	lsl.w	r3, r2, r3
 800788c:	430b      	orrs	r3, r1
 800788e:	40c2      	lsrs	r2, r0
 8007890:	6163      	str	r3, [r4, #20]
 8007892:	9201      	str	r2, [sp, #4]
 8007894:	9b01      	ldr	r3, [sp, #4]
 8007896:	61a3      	str	r3, [r4, #24]
 8007898:	2b00      	cmp	r3, #0
 800789a:	bf0c      	ite	eq
 800789c:	2201      	moveq	r2, #1
 800789e:	2202      	movne	r2, #2
 80078a0:	6122      	str	r2, [r4, #16]
 80078a2:	b1a5      	cbz	r5, 80078ce <__d2b+0x92>
 80078a4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80078a8:	4405      	add	r5, r0
 80078aa:	603d      	str	r5, [r7, #0]
 80078ac:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80078b0:	6030      	str	r0, [r6, #0]
 80078b2:	4620      	mov	r0, r4
 80078b4:	b003      	add	sp, #12
 80078b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80078ba:	6161      	str	r1, [r4, #20]
 80078bc:	e7ea      	b.n	8007894 <__d2b+0x58>
 80078be:	a801      	add	r0, sp, #4
 80078c0:	f7ff fd61 	bl	8007386 <__lo0bits>
 80078c4:	9b01      	ldr	r3, [sp, #4]
 80078c6:	6163      	str	r3, [r4, #20]
 80078c8:	3020      	adds	r0, #32
 80078ca:	2201      	movs	r2, #1
 80078cc:	e7e8      	b.n	80078a0 <__d2b+0x64>
 80078ce:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80078d2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80078d6:	6038      	str	r0, [r7, #0]
 80078d8:	6918      	ldr	r0, [r3, #16]
 80078da:	f7ff fd35 	bl	8007348 <__hi0bits>
 80078de:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80078e2:	e7e5      	b.n	80078b0 <__d2b+0x74>
 80078e4:	080081a0 	.word	0x080081a0
 80078e8:	080081b1 	.word	0x080081b1

080078ec <__sfputc_r>:
 80078ec:	6893      	ldr	r3, [r2, #8]
 80078ee:	3b01      	subs	r3, #1
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	b410      	push	{r4}
 80078f4:	6093      	str	r3, [r2, #8]
 80078f6:	da08      	bge.n	800790a <__sfputc_r+0x1e>
 80078f8:	6994      	ldr	r4, [r2, #24]
 80078fa:	42a3      	cmp	r3, r4
 80078fc:	db01      	blt.n	8007902 <__sfputc_r+0x16>
 80078fe:	290a      	cmp	r1, #10
 8007900:	d103      	bne.n	800790a <__sfputc_r+0x1e>
 8007902:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007906:	f000 b9df 	b.w	8007cc8 <__swbuf_r>
 800790a:	6813      	ldr	r3, [r2, #0]
 800790c:	1c58      	adds	r0, r3, #1
 800790e:	6010      	str	r0, [r2, #0]
 8007910:	7019      	strb	r1, [r3, #0]
 8007912:	4608      	mov	r0, r1
 8007914:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007918:	4770      	bx	lr

0800791a <__sfputs_r>:
 800791a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800791c:	4606      	mov	r6, r0
 800791e:	460f      	mov	r7, r1
 8007920:	4614      	mov	r4, r2
 8007922:	18d5      	adds	r5, r2, r3
 8007924:	42ac      	cmp	r4, r5
 8007926:	d101      	bne.n	800792c <__sfputs_r+0x12>
 8007928:	2000      	movs	r0, #0
 800792a:	e007      	b.n	800793c <__sfputs_r+0x22>
 800792c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007930:	463a      	mov	r2, r7
 8007932:	4630      	mov	r0, r6
 8007934:	f7ff ffda 	bl	80078ec <__sfputc_r>
 8007938:	1c43      	adds	r3, r0, #1
 800793a:	d1f3      	bne.n	8007924 <__sfputs_r+0xa>
 800793c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007940 <_vfiprintf_r>:
 8007940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007944:	460d      	mov	r5, r1
 8007946:	b09d      	sub	sp, #116	@ 0x74
 8007948:	4614      	mov	r4, r2
 800794a:	4698      	mov	r8, r3
 800794c:	4606      	mov	r6, r0
 800794e:	b118      	cbz	r0, 8007958 <_vfiprintf_r+0x18>
 8007950:	6a03      	ldr	r3, [r0, #32]
 8007952:	b90b      	cbnz	r3, 8007958 <_vfiprintf_r+0x18>
 8007954:	f7fe fbea 	bl	800612c <__sinit>
 8007958:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800795a:	07d9      	lsls	r1, r3, #31
 800795c:	d405      	bmi.n	800796a <_vfiprintf_r+0x2a>
 800795e:	89ab      	ldrh	r3, [r5, #12]
 8007960:	059a      	lsls	r2, r3, #22
 8007962:	d402      	bmi.n	800796a <_vfiprintf_r+0x2a>
 8007964:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007966:	f7fe fcea 	bl	800633e <__retarget_lock_acquire_recursive>
 800796a:	89ab      	ldrh	r3, [r5, #12]
 800796c:	071b      	lsls	r3, r3, #28
 800796e:	d501      	bpl.n	8007974 <_vfiprintf_r+0x34>
 8007970:	692b      	ldr	r3, [r5, #16]
 8007972:	b99b      	cbnz	r3, 800799c <_vfiprintf_r+0x5c>
 8007974:	4629      	mov	r1, r5
 8007976:	4630      	mov	r0, r6
 8007978:	f000 f9e4 	bl	8007d44 <__swsetup_r>
 800797c:	b170      	cbz	r0, 800799c <_vfiprintf_r+0x5c>
 800797e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007980:	07dc      	lsls	r4, r3, #31
 8007982:	d504      	bpl.n	800798e <_vfiprintf_r+0x4e>
 8007984:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007988:	b01d      	add	sp, #116	@ 0x74
 800798a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800798e:	89ab      	ldrh	r3, [r5, #12]
 8007990:	0598      	lsls	r0, r3, #22
 8007992:	d4f7      	bmi.n	8007984 <_vfiprintf_r+0x44>
 8007994:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007996:	f7fe fcd3 	bl	8006340 <__retarget_lock_release_recursive>
 800799a:	e7f3      	b.n	8007984 <_vfiprintf_r+0x44>
 800799c:	2300      	movs	r3, #0
 800799e:	9309      	str	r3, [sp, #36]	@ 0x24
 80079a0:	2320      	movs	r3, #32
 80079a2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80079a6:	f8cd 800c 	str.w	r8, [sp, #12]
 80079aa:	2330      	movs	r3, #48	@ 0x30
 80079ac:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007b5c <_vfiprintf_r+0x21c>
 80079b0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80079b4:	f04f 0901 	mov.w	r9, #1
 80079b8:	4623      	mov	r3, r4
 80079ba:	469a      	mov	sl, r3
 80079bc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80079c0:	b10a      	cbz	r2, 80079c6 <_vfiprintf_r+0x86>
 80079c2:	2a25      	cmp	r2, #37	@ 0x25
 80079c4:	d1f9      	bne.n	80079ba <_vfiprintf_r+0x7a>
 80079c6:	ebba 0b04 	subs.w	fp, sl, r4
 80079ca:	d00b      	beq.n	80079e4 <_vfiprintf_r+0xa4>
 80079cc:	465b      	mov	r3, fp
 80079ce:	4622      	mov	r2, r4
 80079d0:	4629      	mov	r1, r5
 80079d2:	4630      	mov	r0, r6
 80079d4:	f7ff ffa1 	bl	800791a <__sfputs_r>
 80079d8:	3001      	adds	r0, #1
 80079da:	f000 80a7 	beq.w	8007b2c <_vfiprintf_r+0x1ec>
 80079de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80079e0:	445a      	add	r2, fp
 80079e2:	9209      	str	r2, [sp, #36]	@ 0x24
 80079e4:	f89a 3000 	ldrb.w	r3, [sl]
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	f000 809f 	beq.w	8007b2c <_vfiprintf_r+0x1ec>
 80079ee:	2300      	movs	r3, #0
 80079f0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80079f4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80079f8:	f10a 0a01 	add.w	sl, sl, #1
 80079fc:	9304      	str	r3, [sp, #16]
 80079fe:	9307      	str	r3, [sp, #28]
 8007a00:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007a04:	931a      	str	r3, [sp, #104]	@ 0x68
 8007a06:	4654      	mov	r4, sl
 8007a08:	2205      	movs	r2, #5
 8007a0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a0e:	4853      	ldr	r0, [pc, #332]	@ (8007b5c <_vfiprintf_r+0x21c>)
 8007a10:	f7f8 fbfe 	bl	8000210 <memchr>
 8007a14:	9a04      	ldr	r2, [sp, #16]
 8007a16:	b9d8      	cbnz	r0, 8007a50 <_vfiprintf_r+0x110>
 8007a18:	06d1      	lsls	r1, r2, #27
 8007a1a:	bf44      	itt	mi
 8007a1c:	2320      	movmi	r3, #32
 8007a1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007a22:	0713      	lsls	r3, r2, #28
 8007a24:	bf44      	itt	mi
 8007a26:	232b      	movmi	r3, #43	@ 0x2b
 8007a28:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007a2c:	f89a 3000 	ldrb.w	r3, [sl]
 8007a30:	2b2a      	cmp	r3, #42	@ 0x2a
 8007a32:	d015      	beq.n	8007a60 <_vfiprintf_r+0x120>
 8007a34:	9a07      	ldr	r2, [sp, #28]
 8007a36:	4654      	mov	r4, sl
 8007a38:	2000      	movs	r0, #0
 8007a3a:	f04f 0c0a 	mov.w	ip, #10
 8007a3e:	4621      	mov	r1, r4
 8007a40:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007a44:	3b30      	subs	r3, #48	@ 0x30
 8007a46:	2b09      	cmp	r3, #9
 8007a48:	d94b      	bls.n	8007ae2 <_vfiprintf_r+0x1a2>
 8007a4a:	b1b0      	cbz	r0, 8007a7a <_vfiprintf_r+0x13a>
 8007a4c:	9207      	str	r2, [sp, #28]
 8007a4e:	e014      	b.n	8007a7a <_vfiprintf_r+0x13a>
 8007a50:	eba0 0308 	sub.w	r3, r0, r8
 8007a54:	fa09 f303 	lsl.w	r3, r9, r3
 8007a58:	4313      	orrs	r3, r2
 8007a5a:	9304      	str	r3, [sp, #16]
 8007a5c:	46a2      	mov	sl, r4
 8007a5e:	e7d2      	b.n	8007a06 <_vfiprintf_r+0xc6>
 8007a60:	9b03      	ldr	r3, [sp, #12]
 8007a62:	1d19      	adds	r1, r3, #4
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	9103      	str	r1, [sp, #12]
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	bfbb      	ittet	lt
 8007a6c:	425b      	neglt	r3, r3
 8007a6e:	f042 0202 	orrlt.w	r2, r2, #2
 8007a72:	9307      	strge	r3, [sp, #28]
 8007a74:	9307      	strlt	r3, [sp, #28]
 8007a76:	bfb8      	it	lt
 8007a78:	9204      	strlt	r2, [sp, #16]
 8007a7a:	7823      	ldrb	r3, [r4, #0]
 8007a7c:	2b2e      	cmp	r3, #46	@ 0x2e
 8007a7e:	d10a      	bne.n	8007a96 <_vfiprintf_r+0x156>
 8007a80:	7863      	ldrb	r3, [r4, #1]
 8007a82:	2b2a      	cmp	r3, #42	@ 0x2a
 8007a84:	d132      	bne.n	8007aec <_vfiprintf_r+0x1ac>
 8007a86:	9b03      	ldr	r3, [sp, #12]
 8007a88:	1d1a      	adds	r2, r3, #4
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	9203      	str	r2, [sp, #12]
 8007a8e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007a92:	3402      	adds	r4, #2
 8007a94:	9305      	str	r3, [sp, #20]
 8007a96:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007b6c <_vfiprintf_r+0x22c>
 8007a9a:	7821      	ldrb	r1, [r4, #0]
 8007a9c:	2203      	movs	r2, #3
 8007a9e:	4650      	mov	r0, sl
 8007aa0:	f7f8 fbb6 	bl	8000210 <memchr>
 8007aa4:	b138      	cbz	r0, 8007ab6 <_vfiprintf_r+0x176>
 8007aa6:	9b04      	ldr	r3, [sp, #16]
 8007aa8:	eba0 000a 	sub.w	r0, r0, sl
 8007aac:	2240      	movs	r2, #64	@ 0x40
 8007aae:	4082      	lsls	r2, r0
 8007ab0:	4313      	orrs	r3, r2
 8007ab2:	3401      	adds	r4, #1
 8007ab4:	9304      	str	r3, [sp, #16]
 8007ab6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007aba:	4829      	ldr	r0, [pc, #164]	@ (8007b60 <_vfiprintf_r+0x220>)
 8007abc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007ac0:	2206      	movs	r2, #6
 8007ac2:	f7f8 fba5 	bl	8000210 <memchr>
 8007ac6:	2800      	cmp	r0, #0
 8007ac8:	d03f      	beq.n	8007b4a <_vfiprintf_r+0x20a>
 8007aca:	4b26      	ldr	r3, [pc, #152]	@ (8007b64 <_vfiprintf_r+0x224>)
 8007acc:	bb1b      	cbnz	r3, 8007b16 <_vfiprintf_r+0x1d6>
 8007ace:	9b03      	ldr	r3, [sp, #12]
 8007ad0:	3307      	adds	r3, #7
 8007ad2:	f023 0307 	bic.w	r3, r3, #7
 8007ad6:	3308      	adds	r3, #8
 8007ad8:	9303      	str	r3, [sp, #12]
 8007ada:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007adc:	443b      	add	r3, r7
 8007ade:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ae0:	e76a      	b.n	80079b8 <_vfiprintf_r+0x78>
 8007ae2:	fb0c 3202 	mla	r2, ip, r2, r3
 8007ae6:	460c      	mov	r4, r1
 8007ae8:	2001      	movs	r0, #1
 8007aea:	e7a8      	b.n	8007a3e <_vfiprintf_r+0xfe>
 8007aec:	2300      	movs	r3, #0
 8007aee:	3401      	adds	r4, #1
 8007af0:	9305      	str	r3, [sp, #20]
 8007af2:	4619      	mov	r1, r3
 8007af4:	f04f 0c0a 	mov.w	ip, #10
 8007af8:	4620      	mov	r0, r4
 8007afa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007afe:	3a30      	subs	r2, #48	@ 0x30
 8007b00:	2a09      	cmp	r2, #9
 8007b02:	d903      	bls.n	8007b0c <_vfiprintf_r+0x1cc>
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d0c6      	beq.n	8007a96 <_vfiprintf_r+0x156>
 8007b08:	9105      	str	r1, [sp, #20]
 8007b0a:	e7c4      	b.n	8007a96 <_vfiprintf_r+0x156>
 8007b0c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007b10:	4604      	mov	r4, r0
 8007b12:	2301      	movs	r3, #1
 8007b14:	e7f0      	b.n	8007af8 <_vfiprintf_r+0x1b8>
 8007b16:	ab03      	add	r3, sp, #12
 8007b18:	9300      	str	r3, [sp, #0]
 8007b1a:	462a      	mov	r2, r5
 8007b1c:	4b12      	ldr	r3, [pc, #72]	@ (8007b68 <_vfiprintf_r+0x228>)
 8007b1e:	a904      	add	r1, sp, #16
 8007b20:	4630      	mov	r0, r6
 8007b22:	f7fd fec1 	bl	80058a8 <_printf_float>
 8007b26:	4607      	mov	r7, r0
 8007b28:	1c78      	adds	r0, r7, #1
 8007b2a:	d1d6      	bne.n	8007ada <_vfiprintf_r+0x19a>
 8007b2c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007b2e:	07d9      	lsls	r1, r3, #31
 8007b30:	d405      	bmi.n	8007b3e <_vfiprintf_r+0x1fe>
 8007b32:	89ab      	ldrh	r3, [r5, #12]
 8007b34:	059a      	lsls	r2, r3, #22
 8007b36:	d402      	bmi.n	8007b3e <_vfiprintf_r+0x1fe>
 8007b38:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007b3a:	f7fe fc01 	bl	8006340 <__retarget_lock_release_recursive>
 8007b3e:	89ab      	ldrh	r3, [r5, #12]
 8007b40:	065b      	lsls	r3, r3, #25
 8007b42:	f53f af1f 	bmi.w	8007984 <_vfiprintf_r+0x44>
 8007b46:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007b48:	e71e      	b.n	8007988 <_vfiprintf_r+0x48>
 8007b4a:	ab03      	add	r3, sp, #12
 8007b4c:	9300      	str	r3, [sp, #0]
 8007b4e:	462a      	mov	r2, r5
 8007b50:	4b05      	ldr	r3, [pc, #20]	@ (8007b68 <_vfiprintf_r+0x228>)
 8007b52:	a904      	add	r1, sp, #16
 8007b54:	4630      	mov	r0, r6
 8007b56:	f7fe f93f 	bl	8005dd8 <_printf_i>
 8007b5a:	e7e4      	b.n	8007b26 <_vfiprintf_r+0x1e6>
 8007b5c:	0800820a 	.word	0x0800820a
 8007b60:	08008214 	.word	0x08008214
 8007b64:	080058a9 	.word	0x080058a9
 8007b68:	0800791b 	.word	0x0800791b
 8007b6c:	08008210 	.word	0x08008210

08007b70 <__sflush_r>:
 8007b70:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007b74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b78:	0716      	lsls	r6, r2, #28
 8007b7a:	4605      	mov	r5, r0
 8007b7c:	460c      	mov	r4, r1
 8007b7e:	d454      	bmi.n	8007c2a <__sflush_r+0xba>
 8007b80:	684b      	ldr	r3, [r1, #4]
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	dc02      	bgt.n	8007b8c <__sflush_r+0x1c>
 8007b86:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	dd48      	ble.n	8007c1e <__sflush_r+0xae>
 8007b8c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007b8e:	2e00      	cmp	r6, #0
 8007b90:	d045      	beq.n	8007c1e <__sflush_r+0xae>
 8007b92:	2300      	movs	r3, #0
 8007b94:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007b98:	682f      	ldr	r7, [r5, #0]
 8007b9a:	6a21      	ldr	r1, [r4, #32]
 8007b9c:	602b      	str	r3, [r5, #0]
 8007b9e:	d030      	beq.n	8007c02 <__sflush_r+0x92>
 8007ba0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007ba2:	89a3      	ldrh	r3, [r4, #12]
 8007ba4:	0759      	lsls	r1, r3, #29
 8007ba6:	d505      	bpl.n	8007bb4 <__sflush_r+0x44>
 8007ba8:	6863      	ldr	r3, [r4, #4]
 8007baa:	1ad2      	subs	r2, r2, r3
 8007bac:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007bae:	b10b      	cbz	r3, 8007bb4 <__sflush_r+0x44>
 8007bb0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007bb2:	1ad2      	subs	r2, r2, r3
 8007bb4:	2300      	movs	r3, #0
 8007bb6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007bb8:	6a21      	ldr	r1, [r4, #32]
 8007bba:	4628      	mov	r0, r5
 8007bbc:	47b0      	blx	r6
 8007bbe:	1c43      	adds	r3, r0, #1
 8007bc0:	89a3      	ldrh	r3, [r4, #12]
 8007bc2:	d106      	bne.n	8007bd2 <__sflush_r+0x62>
 8007bc4:	6829      	ldr	r1, [r5, #0]
 8007bc6:	291d      	cmp	r1, #29
 8007bc8:	d82b      	bhi.n	8007c22 <__sflush_r+0xb2>
 8007bca:	4a2a      	ldr	r2, [pc, #168]	@ (8007c74 <__sflush_r+0x104>)
 8007bcc:	40ca      	lsrs	r2, r1
 8007bce:	07d6      	lsls	r6, r2, #31
 8007bd0:	d527      	bpl.n	8007c22 <__sflush_r+0xb2>
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	6062      	str	r2, [r4, #4]
 8007bd6:	04d9      	lsls	r1, r3, #19
 8007bd8:	6922      	ldr	r2, [r4, #16]
 8007bda:	6022      	str	r2, [r4, #0]
 8007bdc:	d504      	bpl.n	8007be8 <__sflush_r+0x78>
 8007bde:	1c42      	adds	r2, r0, #1
 8007be0:	d101      	bne.n	8007be6 <__sflush_r+0x76>
 8007be2:	682b      	ldr	r3, [r5, #0]
 8007be4:	b903      	cbnz	r3, 8007be8 <__sflush_r+0x78>
 8007be6:	6560      	str	r0, [r4, #84]	@ 0x54
 8007be8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007bea:	602f      	str	r7, [r5, #0]
 8007bec:	b1b9      	cbz	r1, 8007c1e <__sflush_r+0xae>
 8007bee:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007bf2:	4299      	cmp	r1, r3
 8007bf4:	d002      	beq.n	8007bfc <__sflush_r+0x8c>
 8007bf6:	4628      	mov	r0, r5
 8007bf8:	f7ff f9fe 	bl	8006ff8 <_free_r>
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	6363      	str	r3, [r4, #52]	@ 0x34
 8007c00:	e00d      	b.n	8007c1e <__sflush_r+0xae>
 8007c02:	2301      	movs	r3, #1
 8007c04:	4628      	mov	r0, r5
 8007c06:	47b0      	blx	r6
 8007c08:	4602      	mov	r2, r0
 8007c0a:	1c50      	adds	r0, r2, #1
 8007c0c:	d1c9      	bne.n	8007ba2 <__sflush_r+0x32>
 8007c0e:	682b      	ldr	r3, [r5, #0]
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d0c6      	beq.n	8007ba2 <__sflush_r+0x32>
 8007c14:	2b1d      	cmp	r3, #29
 8007c16:	d001      	beq.n	8007c1c <__sflush_r+0xac>
 8007c18:	2b16      	cmp	r3, #22
 8007c1a:	d11e      	bne.n	8007c5a <__sflush_r+0xea>
 8007c1c:	602f      	str	r7, [r5, #0]
 8007c1e:	2000      	movs	r0, #0
 8007c20:	e022      	b.n	8007c68 <__sflush_r+0xf8>
 8007c22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c26:	b21b      	sxth	r3, r3
 8007c28:	e01b      	b.n	8007c62 <__sflush_r+0xf2>
 8007c2a:	690f      	ldr	r7, [r1, #16]
 8007c2c:	2f00      	cmp	r7, #0
 8007c2e:	d0f6      	beq.n	8007c1e <__sflush_r+0xae>
 8007c30:	0793      	lsls	r3, r2, #30
 8007c32:	680e      	ldr	r6, [r1, #0]
 8007c34:	bf08      	it	eq
 8007c36:	694b      	ldreq	r3, [r1, #20]
 8007c38:	600f      	str	r7, [r1, #0]
 8007c3a:	bf18      	it	ne
 8007c3c:	2300      	movne	r3, #0
 8007c3e:	eba6 0807 	sub.w	r8, r6, r7
 8007c42:	608b      	str	r3, [r1, #8]
 8007c44:	f1b8 0f00 	cmp.w	r8, #0
 8007c48:	dde9      	ble.n	8007c1e <__sflush_r+0xae>
 8007c4a:	6a21      	ldr	r1, [r4, #32]
 8007c4c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007c4e:	4643      	mov	r3, r8
 8007c50:	463a      	mov	r2, r7
 8007c52:	4628      	mov	r0, r5
 8007c54:	47b0      	blx	r6
 8007c56:	2800      	cmp	r0, #0
 8007c58:	dc08      	bgt.n	8007c6c <__sflush_r+0xfc>
 8007c5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c62:	81a3      	strh	r3, [r4, #12]
 8007c64:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007c68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c6c:	4407      	add	r7, r0
 8007c6e:	eba8 0800 	sub.w	r8, r8, r0
 8007c72:	e7e7      	b.n	8007c44 <__sflush_r+0xd4>
 8007c74:	20400001 	.word	0x20400001

08007c78 <_fflush_r>:
 8007c78:	b538      	push	{r3, r4, r5, lr}
 8007c7a:	690b      	ldr	r3, [r1, #16]
 8007c7c:	4605      	mov	r5, r0
 8007c7e:	460c      	mov	r4, r1
 8007c80:	b913      	cbnz	r3, 8007c88 <_fflush_r+0x10>
 8007c82:	2500      	movs	r5, #0
 8007c84:	4628      	mov	r0, r5
 8007c86:	bd38      	pop	{r3, r4, r5, pc}
 8007c88:	b118      	cbz	r0, 8007c92 <_fflush_r+0x1a>
 8007c8a:	6a03      	ldr	r3, [r0, #32]
 8007c8c:	b90b      	cbnz	r3, 8007c92 <_fflush_r+0x1a>
 8007c8e:	f7fe fa4d 	bl	800612c <__sinit>
 8007c92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d0f3      	beq.n	8007c82 <_fflush_r+0xa>
 8007c9a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007c9c:	07d0      	lsls	r0, r2, #31
 8007c9e:	d404      	bmi.n	8007caa <_fflush_r+0x32>
 8007ca0:	0599      	lsls	r1, r3, #22
 8007ca2:	d402      	bmi.n	8007caa <_fflush_r+0x32>
 8007ca4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007ca6:	f7fe fb4a 	bl	800633e <__retarget_lock_acquire_recursive>
 8007caa:	4628      	mov	r0, r5
 8007cac:	4621      	mov	r1, r4
 8007cae:	f7ff ff5f 	bl	8007b70 <__sflush_r>
 8007cb2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007cb4:	07da      	lsls	r2, r3, #31
 8007cb6:	4605      	mov	r5, r0
 8007cb8:	d4e4      	bmi.n	8007c84 <_fflush_r+0xc>
 8007cba:	89a3      	ldrh	r3, [r4, #12]
 8007cbc:	059b      	lsls	r3, r3, #22
 8007cbe:	d4e1      	bmi.n	8007c84 <_fflush_r+0xc>
 8007cc0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007cc2:	f7fe fb3d 	bl	8006340 <__retarget_lock_release_recursive>
 8007cc6:	e7dd      	b.n	8007c84 <_fflush_r+0xc>

08007cc8 <__swbuf_r>:
 8007cc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cca:	460e      	mov	r6, r1
 8007ccc:	4614      	mov	r4, r2
 8007cce:	4605      	mov	r5, r0
 8007cd0:	b118      	cbz	r0, 8007cda <__swbuf_r+0x12>
 8007cd2:	6a03      	ldr	r3, [r0, #32]
 8007cd4:	b90b      	cbnz	r3, 8007cda <__swbuf_r+0x12>
 8007cd6:	f7fe fa29 	bl	800612c <__sinit>
 8007cda:	69a3      	ldr	r3, [r4, #24]
 8007cdc:	60a3      	str	r3, [r4, #8]
 8007cde:	89a3      	ldrh	r3, [r4, #12]
 8007ce0:	071a      	lsls	r2, r3, #28
 8007ce2:	d501      	bpl.n	8007ce8 <__swbuf_r+0x20>
 8007ce4:	6923      	ldr	r3, [r4, #16]
 8007ce6:	b943      	cbnz	r3, 8007cfa <__swbuf_r+0x32>
 8007ce8:	4621      	mov	r1, r4
 8007cea:	4628      	mov	r0, r5
 8007cec:	f000 f82a 	bl	8007d44 <__swsetup_r>
 8007cf0:	b118      	cbz	r0, 8007cfa <__swbuf_r+0x32>
 8007cf2:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8007cf6:	4638      	mov	r0, r7
 8007cf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007cfa:	6823      	ldr	r3, [r4, #0]
 8007cfc:	6922      	ldr	r2, [r4, #16]
 8007cfe:	1a98      	subs	r0, r3, r2
 8007d00:	6963      	ldr	r3, [r4, #20]
 8007d02:	b2f6      	uxtb	r6, r6
 8007d04:	4283      	cmp	r3, r0
 8007d06:	4637      	mov	r7, r6
 8007d08:	dc05      	bgt.n	8007d16 <__swbuf_r+0x4e>
 8007d0a:	4621      	mov	r1, r4
 8007d0c:	4628      	mov	r0, r5
 8007d0e:	f7ff ffb3 	bl	8007c78 <_fflush_r>
 8007d12:	2800      	cmp	r0, #0
 8007d14:	d1ed      	bne.n	8007cf2 <__swbuf_r+0x2a>
 8007d16:	68a3      	ldr	r3, [r4, #8]
 8007d18:	3b01      	subs	r3, #1
 8007d1a:	60a3      	str	r3, [r4, #8]
 8007d1c:	6823      	ldr	r3, [r4, #0]
 8007d1e:	1c5a      	adds	r2, r3, #1
 8007d20:	6022      	str	r2, [r4, #0]
 8007d22:	701e      	strb	r6, [r3, #0]
 8007d24:	6962      	ldr	r2, [r4, #20]
 8007d26:	1c43      	adds	r3, r0, #1
 8007d28:	429a      	cmp	r2, r3
 8007d2a:	d004      	beq.n	8007d36 <__swbuf_r+0x6e>
 8007d2c:	89a3      	ldrh	r3, [r4, #12]
 8007d2e:	07db      	lsls	r3, r3, #31
 8007d30:	d5e1      	bpl.n	8007cf6 <__swbuf_r+0x2e>
 8007d32:	2e0a      	cmp	r6, #10
 8007d34:	d1df      	bne.n	8007cf6 <__swbuf_r+0x2e>
 8007d36:	4621      	mov	r1, r4
 8007d38:	4628      	mov	r0, r5
 8007d3a:	f7ff ff9d 	bl	8007c78 <_fflush_r>
 8007d3e:	2800      	cmp	r0, #0
 8007d40:	d0d9      	beq.n	8007cf6 <__swbuf_r+0x2e>
 8007d42:	e7d6      	b.n	8007cf2 <__swbuf_r+0x2a>

08007d44 <__swsetup_r>:
 8007d44:	b538      	push	{r3, r4, r5, lr}
 8007d46:	4b29      	ldr	r3, [pc, #164]	@ (8007dec <__swsetup_r+0xa8>)
 8007d48:	4605      	mov	r5, r0
 8007d4a:	6818      	ldr	r0, [r3, #0]
 8007d4c:	460c      	mov	r4, r1
 8007d4e:	b118      	cbz	r0, 8007d58 <__swsetup_r+0x14>
 8007d50:	6a03      	ldr	r3, [r0, #32]
 8007d52:	b90b      	cbnz	r3, 8007d58 <__swsetup_r+0x14>
 8007d54:	f7fe f9ea 	bl	800612c <__sinit>
 8007d58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d5c:	0719      	lsls	r1, r3, #28
 8007d5e:	d422      	bmi.n	8007da6 <__swsetup_r+0x62>
 8007d60:	06da      	lsls	r2, r3, #27
 8007d62:	d407      	bmi.n	8007d74 <__swsetup_r+0x30>
 8007d64:	2209      	movs	r2, #9
 8007d66:	602a      	str	r2, [r5, #0]
 8007d68:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007d6c:	81a3      	strh	r3, [r4, #12]
 8007d6e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007d72:	e033      	b.n	8007ddc <__swsetup_r+0x98>
 8007d74:	0758      	lsls	r0, r3, #29
 8007d76:	d512      	bpl.n	8007d9e <__swsetup_r+0x5a>
 8007d78:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007d7a:	b141      	cbz	r1, 8007d8e <__swsetup_r+0x4a>
 8007d7c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007d80:	4299      	cmp	r1, r3
 8007d82:	d002      	beq.n	8007d8a <__swsetup_r+0x46>
 8007d84:	4628      	mov	r0, r5
 8007d86:	f7ff f937 	bl	8006ff8 <_free_r>
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	6363      	str	r3, [r4, #52]	@ 0x34
 8007d8e:	89a3      	ldrh	r3, [r4, #12]
 8007d90:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007d94:	81a3      	strh	r3, [r4, #12]
 8007d96:	2300      	movs	r3, #0
 8007d98:	6063      	str	r3, [r4, #4]
 8007d9a:	6923      	ldr	r3, [r4, #16]
 8007d9c:	6023      	str	r3, [r4, #0]
 8007d9e:	89a3      	ldrh	r3, [r4, #12]
 8007da0:	f043 0308 	orr.w	r3, r3, #8
 8007da4:	81a3      	strh	r3, [r4, #12]
 8007da6:	6923      	ldr	r3, [r4, #16]
 8007da8:	b94b      	cbnz	r3, 8007dbe <__swsetup_r+0x7a>
 8007daa:	89a3      	ldrh	r3, [r4, #12]
 8007dac:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007db0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007db4:	d003      	beq.n	8007dbe <__swsetup_r+0x7a>
 8007db6:	4621      	mov	r1, r4
 8007db8:	4628      	mov	r0, r5
 8007dba:	f000 f8c1 	bl	8007f40 <__smakebuf_r>
 8007dbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007dc2:	f013 0201 	ands.w	r2, r3, #1
 8007dc6:	d00a      	beq.n	8007dde <__swsetup_r+0x9a>
 8007dc8:	2200      	movs	r2, #0
 8007dca:	60a2      	str	r2, [r4, #8]
 8007dcc:	6962      	ldr	r2, [r4, #20]
 8007dce:	4252      	negs	r2, r2
 8007dd0:	61a2      	str	r2, [r4, #24]
 8007dd2:	6922      	ldr	r2, [r4, #16]
 8007dd4:	b942      	cbnz	r2, 8007de8 <__swsetup_r+0xa4>
 8007dd6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007dda:	d1c5      	bne.n	8007d68 <__swsetup_r+0x24>
 8007ddc:	bd38      	pop	{r3, r4, r5, pc}
 8007dde:	0799      	lsls	r1, r3, #30
 8007de0:	bf58      	it	pl
 8007de2:	6962      	ldrpl	r2, [r4, #20]
 8007de4:	60a2      	str	r2, [r4, #8]
 8007de6:	e7f4      	b.n	8007dd2 <__swsetup_r+0x8e>
 8007de8:	2000      	movs	r0, #0
 8007dea:	e7f7      	b.n	8007ddc <__swsetup_r+0x98>
 8007dec:	20000018 	.word	0x20000018

08007df0 <_sbrk_r>:
 8007df0:	b538      	push	{r3, r4, r5, lr}
 8007df2:	4d06      	ldr	r5, [pc, #24]	@ (8007e0c <_sbrk_r+0x1c>)
 8007df4:	2300      	movs	r3, #0
 8007df6:	4604      	mov	r4, r0
 8007df8:	4608      	mov	r0, r1
 8007dfa:	602b      	str	r3, [r5, #0]
 8007dfc:	f7f9 fe44 	bl	8001a88 <_sbrk>
 8007e00:	1c43      	adds	r3, r0, #1
 8007e02:	d102      	bne.n	8007e0a <_sbrk_r+0x1a>
 8007e04:	682b      	ldr	r3, [r5, #0]
 8007e06:	b103      	cbz	r3, 8007e0a <_sbrk_r+0x1a>
 8007e08:	6023      	str	r3, [r4, #0]
 8007e0a:	bd38      	pop	{r3, r4, r5, pc}
 8007e0c:	200004bc 	.word	0x200004bc

08007e10 <memcpy>:
 8007e10:	440a      	add	r2, r1
 8007e12:	4291      	cmp	r1, r2
 8007e14:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8007e18:	d100      	bne.n	8007e1c <memcpy+0xc>
 8007e1a:	4770      	bx	lr
 8007e1c:	b510      	push	{r4, lr}
 8007e1e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007e22:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007e26:	4291      	cmp	r1, r2
 8007e28:	d1f9      	bne.n	8007e1e <memcpy+0xe>
 8007e2a:	bd10      	pop	{r4, pc}

08007e2c <__assert_func>:
 8007e2c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007e2e:	4614      	mov	r4, r2
 8007e30:	461a      	mov	r2, r3
 8007e32:	4b09      	ldr	r3, [pc, #36]	@ (8007e58 <__assert_func+0x2c>)
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	4605      	mov	r5, r0
 8007e38:	68d8      	ldr	r0, [r3, #12]
 8007e3a:	b14c      	cbz	r4, 8007e50 <__assert_func+0x24>
 8007e3c:	4b07      	ldr	r3, [pc, #28]	@ (8007e5c <__assert_func+0x30>)
 8007e3e:	9100      	str	r1, [sp, #0]
 8007e40:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007e44:	4906      	ldr	r1, [pc, #24]	@ (8007e60 <__assert_func+0x34>)
 8007e46:	462b      	mov	r3, r5
 8007e48:	f000 f842 	bl	8007ed0 <fiprintf>
 8007e4c:	f000 f8d6 	bl	8007ffc <abort>
 8007e50:	4b04      	ldr	r3, [pc, #16]	@ (8007e64 <__assert_func+0x38>)
 8007e52:	461c      	mov	r4, r3
 8007e54:	e7f3      	b.n	8007e3e <__assert_func+0x12>
 8007e56:	bf00      	nop
 8007e58:	20000018 	.word	0x20000018
 8007e5c:	08008225 	.word	0x08008225
 8007e60:	08008232 	.word	0x08008232
 8007e64:	08008260 	.word	0x08008260

08007e68 <_calloc_r>:
 8007e68:	b570      	push	{r4, r5, r6, lr}
 8007e6a:	fba1 5402 	umull	r5, r4, r1, r2
 8007e6e:	b934      	cbnz	r4, 8007e7e <_calloc_r+0x16>
 8007e70:	4629      	mov	r1, r5
 8007e72:	f7ff f935 	bl	80070e0 <_malloc_r>
 8007e76:	4606      	mov	r6, r0
 8007e78:	b928      	cbnz	r0, 8007e86 <_calloc_r+0x1e>
 8007e7a:	4630      	mov	r0, r6
 8007e7c:	bd70      	pop	{r4, r5, r6, pc}
 8007e7e:	220c      	movs	r2, #12
 8007e80:	6002      	str	r2, [r0, #0]
 8007e82:	2600      	movs	r6, #0
 8007e84:	e7f9      	b.n	8007e7a <_calloc_r+0x12>
 8007e86:	462a      	mov	r2, r5
 8007e88:	4621      	mov	r1, r4
 8007e8a:	f7fe f9da 	bl	8006242 <memset>
 8007e8e:	e7f4      	b.n	8007e7a <_calloc_r+0x12>

08007e90 <__ascii_mbtowc>:
 8007e90:	b082      	sub	sp, #8
 8007e92:	b901      	cbnz	r1, 8007e96 <__ascii_mbtowc+0x6>
 8007e94:	a901      	add	r1, sp, #4
 8007e96:	b142      	cbz	r2, 8007eaa <__ascii_mbtowc+0x1a>
 8007e98:	b14b      	cbz	r3, 8007eae <__ascii_mbtowc+0x1e>
 8007e9a:	7813      	ldrb	r3, [r2, #0]
 8007e9c:	600b      	str	r3, [r1, #0]
 8007e9e:	7812      	ldrb	r2, [r2, #0]
 8007ea0:	1e10      	subs	r0, r2, #0
 8007ea2:	bf18      	it	ne
 8007ea4:	2001      	movne	r0, #1
 8007ea6:	b002      	add	sp, #8
 8007ea8:	4770      	bx	lr
 8007eaa:	4610      	mov	r0, r2
 8007eac:	e7fb      	b.n	8007ea6 <__ascii_mbtowc+0x16>
 8007eae:	f06f 0001 	mvn.w	r0, #1
 8007eb2:	e7f8      	b.n	8007ea6 <__ascii_mbtowc+0x16>

08007eb4 <__ascii_wctomb>:
 8007eb4:	4603      	mov	r3, r0
 8007eb6:	4608      	mov	r0, r1
 8007eb8:	b141      	cbz	r1, 8007ecc <__ascii_wctomb+0x18>
 8007eba:	2aff      	cmp	r2, #255	@ 0xff
 8007ebc:	d904      	bls.n	8007ec8 <__ascii_wctomb+0x14>
 8007ebe:	228a      	movs	r2, #138	@ 0x8a
 8007ec0:	601a      	str	r2, [r3, #0]
 8007ec2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007ec6:	4770      	bx	lr
 8007ec8:	700a      	strb	r2, [r1, #0]
 8007eca:	2001      	movs	r0, #1
 8007ecc:	4770      	bx	lr
	...

08007ed0 <fiprintf>:
 8007ed0:	b40e      	push	{r1, r2, r3}
 8007ed2:	b503      	push	{r0, r1, lr}
 8007ed4:	4601      	mov	r1, r0
 8007ed6:	ab03      	add	r3, sp, #12
 8007ed8:	4805      	ldr	r0, [pc, #20]	@ (8007ef0 <fiprintf+0x20>)
 8007eda:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ede:	6800      	ldr	r0, [r0, #0]
 8007ee0:	9301      	str	r3, [sp, #4]
 8007ee2:	f7ff fd2d 	bl	8007940 <_vfiprintf_r>
 8007ee6:	b002      	add	sp, #8
 8007ee8:	f85d eb04 	ldr.w	lr, [sp], #4
 8007eec:	b003      	add	sp, #12
 8007eee:	4770      	bx	lr
 8007ef0:	20000018 	.word	0x20000018

08007ef4 <__swhatbuf_r>:
 8007ef4:	b570      	push	{r4, r5, r6, lr}
 8007ef6:	460c      	mov	r4, r1
 8007ef8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007efc:	2900      	cmp	r1, #0
 8007efe:	b096      	sub	sp, #88	@ 0x58
 8007f00:	4615      	mov	r5, r2
 8007f02:	461e      	mov	r6, r3
 8007f04:	da0d      	bge.n	8007f22 <__swhatbuf_r+0x2e>
 8007f06:	89a3      	ldrh	r3, [r4, #12]
 8007f08:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007f0c:	f04f 0100 	mov.w	r1, #0
 8007f10:	bf14      	ite	ne
 8007f12:	2340      	movne	r3, #64	@ 0x40
 8007f14:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007f18:	2000      	movs	r0, #0
 8007f1a:	6031      	str	r1, [r6, #0]
 8007f1c:	602b      	str	r3, [r5, #0]
 8007f1e:	b016      	add	sp, #88	@ 0x58
 8007f20:	bd70      	pop	{r4, r5, r6, pc}
 8007f22:	466a      	mov	r2, sp
 8007f24:	f000 f848 	bl	8007fb8 <_fstat_r>
 8007f28:	2800      	cmp	r0, #0
 8007f2a:	dbec      	blt.n	8007f06 <__swhatbuf_r+0x12>
 8007f2c:	9901      	ldr	r1, [sp, #4]
 8007f2e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007f32:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007f36:	4259      	negs	r1, r3
 8007f38:	4159      	adcs	r1, r3
 8007f3a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007f3e:	e7eb      	b.n	8007f18 <__swhatbuf_r+0x24>

08007f40 <__smakebuf_r>:
 8007f40:	898b      	ldrh	r3, [r1, #12]
 8007f42:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007f44:	079d      	lsls	r5, r3, #30
 8007f46:	4606      	mov	r6, r0
 8007f48:	460c      	mov	r4, r1
 8007f4a:	d507      	bpl.n	8007f5c <__smakebuf_r+0x1c>
 8007f4c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007f50:	6023      	str	r3, [r4, #0]
 8007f52:	6123      	str	r3, [r4, #16]
 8007f54:	2301      	movs	r3, #1
 8007f56:	6163      	str	r3, [r4, #20]
 8007f58:	b003      	add	sp, #12
 8007f5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007f5c:	ab01      	add	r3, sp, #4
 8007f5e:	466a      	mov	r2, sp
 8007f60:	f7ff ffc8 	bl	8007ef4 <__swhatbuf_r>
 8007f64:	9f00      	ldr	r7, [sp, #0]
 8007f66:	4605      	mov	r5, r0
 8007f68:	4639      	mov	r1, r7
 8007f6a:	4630      	mov	r0, r6
 8007f6c:	f7ff f8b8 	bl	80070e0 <_malloc_r>
 8007f70:	b948      	cbnz	r0, 8007f86 <__smakebuf_r+0x46>
 8007f72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f76:	059a      	lsls	r2, r3, #22
 8007f78:	d4ee      	bmi.n	8007f58 <__smakebuf_r+0x18>
 8007f7a:	f023 0303 	bic.w	r3, r3, #3
 8007f7e:	f043 0302 	orr.w	r3, r3, #2
 8007f82:	81a3      	strh	r3, [r4, #12]
 8007f84:	e7e2      	b.n	8007f4c <__smakebuf_r+0xc>
 8007f86:	89a3      	ldrh	r3, [r4, #12]
 8007f88:	6020      	str	r0, [r4, #0]
 8007f8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f8e:	81a3      	strh	r3, [r4, #12]
 8007f90:	9b01      	ldr	r3, [sp, #4]
 8007f92:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007f96:	b15b      	cbz	r3, 8007fb0 <__smakebuf_r+0x70>
 8007f98:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007f9c:	4630      	mov	r0, r6
 8007f9e:	f000 f81d 	bl	8007fdc <_isatty_r>
 8007fa2:	b128      	cbz	r0, 8007fb0 <__smakebuf_r+0x70>
 8007fa4:	89a3      	ldrh	r3, [r4, #12]
 8007fa6:	f023 0303 	bic.w	r3, r3, #3
 8007faa:	f043 0301 	orr.w	r3, r3, #1
 8007fae:	81a3      	strh	r3, [r4, #12]
 8007fb0:	89a3      	ldrh	r3, [r4, #12]
 8007fb2:	431d      	orrs	r5, r3
 8007fb4:	81a5      	strh	r5, [r4, #12]
 8007fb6:	e7cf      	b.n	8007f58 <__smakebuf_r+0x18>

08007fb8 <_fstat_r>:
 8007fb8:	b538      	push	{r3, r4, r5, lr}
 8007fba:	4d07      	ldr	r5, [pc, #28]	@ (8007fd8 <_fstat_r+0x20>)
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	4604      	mov	r4, r0
 8007fc0:	4608      	mov	r0, r1
 8007fc2:	4611      	mov	r1, r2
 8007fc4:	602b      	str	r3, [r5, #0]
 8007fc6:	f7f9 fd37 	bl	8001a38 <_fstat>
 8007fca:	1c43      	adds	r3, r0, #1
 8007fcc:	d102      	bne.n	8007fd4 <_fstat_r+0x1c>
 8007fce:	682b      	ldr	r3, [r5, #0]
 8007fd0:	b103      	cbz	r3, 8007fd4 <_fstat_r+0x1c>
 8007fd2:	6023      	str	r3, [r4, #0]
 8007fd4:	bd38      	pop	{r3, r4, r5, pc}
 8007fd6:	bf00      	nop
 8007fd8:	200004bc 	.word	0x200004bc

08007fdc <_isatty_r>:
 8007fdc:	b538      	push	{r3, r4, r5, lr}
 8007fde:	4d06      	ldr	r5, [pc, #24]	@ (8007ff8 <_isatty_r+0x1c>)
 8007fe0:	2300      	movs	r3, #0
 8007fe2:	4604      	mov	r4, r0
 8007fe4:	4608      	mov	r0, r1
 8007fe6:	602b      	str	r3, [r5, #0]
 8007fe8:	f7f9 fd36 	bl	8001a58 <_isatty>
 8007fec:	1c43      	adds	r3, r0, #1
 8007fee:	d102      	bne.n	8007ff6 <_isatty_r+0x1a>
 8007ff0:	682b      	ldr	r3, [r5, #0]
 8007ff2:	b103      	cbz	r3, 8007ff6 <_isatty_r+0x1a>
 8007ff4:	6023      	str	r3, [r4, #0]
 8007ff6:	bd38      	pop	{r3, r4, r5, pc}
 8007ff8:	200004bc 	.word	0x200004bc

08007ffc <abort>:
 8007ffc:	b508      	push	{r3, lr}
 8007ffe:	2006      	movs	r0, #6
 8008000:	f000 f82c 	bl	800805c <raise>
 8008004:	2001      	movs	r0, #1
 8008006:	f7f9 fcc7 	bl	8001998 <_exit>

0800800a <_raise_r>:
 800800a:	291f      	cmp	r1, #31
 800800c:	b538      	push	{r3, r4, r5, lr}
 800800e:	4605      	mov	r5, r0
 8008010:	460c      	mov	r4, r1
 8008012:	d904      	bls.n	800801e <_raise_r+0x14>
 8008014:	2316      	movs	r3, #22
 8008016:	6003      	str	r3, [r0, #0]
 8008018:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800801c:	bd38      	pop	{r3, r4, r5, pc}
 800801e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008020:	b112      	cbz	r2, 8008028 <_raise_r+0x1e>
 8008022:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008026:	b94b      	cbnz	r3, 800803c <_raise_r+0x32>
 8008028:	4628      	mov	r0, r5
 800802a:	f000 f831 	bl	8008090 <_getpid_r>
 800802e:	4622      	mov	r2, r4
 8008030:	4601      	mov	r1, r0
 8008032:	4628      	mov	r0, r5
 8008034:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008038:	f000 b818 	b.w	800806c <_kill_r>
 800803c:	2b01      	cmp	r3, #1
 800803e:	d00a      	beq.n	8008056 <_raise_r+0x4c>
 8008040:	1c59      	adds	r1, r3, #1
 8008042:	d103      	bne.n	800804c <_raise_r+0x42>
 8008044:	2316      	movs	r3, #22
 8008046:	6003      	str	r3, [r0, #0]
 8008048:	2001      	movs	r0, #1
 800804a:	e7e7      	b.n	800801c <_raise_r+0x12>
 800804c:	2100      	movs	r1, #0
 800804e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008052:	4620      	mov	r0, r4
 8008054:	4798      	blx	r3
 8008056:	2000      	movs	r0, #0
 8008058:	e7e0      	b.n	800801c <_raise_r+0x12>
	...

0800805c <raise>:
 800805c:	4b02      	ldr	r3, [pc, #8]	@ (8008068 <raise+0xc>)
 800805e:	4601      	mov	r1, r0
 8008060:	6818      	ldr	r0, [r3, #0]
 8008062:	f7ff bfd2 	b.w	800800a <_raise_r>
 8008066:	bf00      	nop
 8008068:	20000018 	.word	0x20000018

0800806c <_kill_r>:
 800806c:	b538      	push	{r3, r4, r5, lr}
 800806e:	4d07      	ldr	r5, [pc, #28]	@ (800808c <_kill_r+0x20>)
 8008070:	2300      	movs	r3, #0
 8008072:	4604      	mov	r4, r0
 8008074:	4608      	mov	r0, r1
 8008076:	4611      	mov	r1, r2
 8008078:	602b      	str	r3, [r5, #0]
 800807a:	f7f9 fc7d 	bl	8001978 <_kill>
 800807e:	1c43      	adds	r3, r0, #1
 8008080:	d102      	bne.n	8008088 <_kill_r+0x1c>
 8008082:	682b      	ldr	r3, [r5, #0]
 8008084:	b103      	cbz	r3, 8008088 <_kill_r+0x1c>
 8008086:	6023      	str	r3, [r4, #0]
 8008088:	bd38      	pop	{r3, r4, r5, pc}
 800808a:	bf00      	nop
 800808c:	200004bc 	.word	0x200004bc

08008090 <_getpid_r>:
 8008090:	f7f9 bc6a 	b.w	8001968 <_getpid>

08008094 <_init>:
 8008094:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008096:	bf00      	nop
 8008098:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800809a:	bc08      	pop	{r3}
 800809c:	469e      	mov	lr, r3
 800809e:	4770      	bx	lr

080080a0 <_fini>:
 80080a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080a2:	bf00      	nop
 80080a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80080a6:	bc08      	pop	{r3}
 80080a8:	469e      	mov	lr, r3
 80080aa:	4770      	bx	lr
