
RoboTec.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000003c  00800100  000008e4  00000978  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000008e4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000f  0080013c  0080013c  000009b4  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000009b4  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000130  00000000  00000000  000009e4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000c04  00000000  00000000  00000b14  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000059c  00000000  00000000  00001718  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000006a4  00000000  00000000  00001cb4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000238  00000000  00000000  00002358  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000036b  00000000  00000000  00002590  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000a62  00000000  00000000  000028fb  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000000d0  00000000  00000000  0000335d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 56 01 	jmp	0x2ac	; 0x2ac <__ctors_end>
   4:	0c 94 73 01 	jmp	0x2e6	; 0x2e6 <__bad_interrupt>
   8:	0c 94 73 01 	jmp	0x2e6	; 0x2e6 <__bad_interrupt>
   c:	0c 94 73 01 	jmp	0x2e6	; 0x2e6 <__bad_interrupt>
  10:	0c 94 73 01 	jmp	0x2e6	; 0x2e6 <__bad_interrupt>
  14:	0c 94 73 01 	jmp	0x2e6	; 0x2e6 <__bad_interrupt>
  18:	0c 94 73 01 	jmp	0x2e6	; 0x2e6 <__bad_interrupt>
  1c:	0c 94 73 01 	jmp	0x2e6	; 0x2e6 <__bad_interrupt>
  20:	0c 94 73 01 	jmp	0x2e6	; 0x2e6 <__bad_interrupt>
  24:	0c 94 73 01 	jmp	0x2e6	; 0x2e6 <__bad_interrupt>
  28:	0c 94 73 01 	jmp	0x2e6	; 0x2e6 <__bad_interrupt>
  2c:	0c 94 73 01 	jmp	0x2e6	; 0x2e6 <__bad_interrupt>
  30:	0c 94 73 01 	jmp	0x2e6	; 0x2e6 <__bad_interrupt>
  34:	0c 94 73 01 	jmp	0x2e6	; 0x2e6 <__bad_interrupt>
  38:	0c 94 73 01 	jmp	0x2e6	; 0x2e6 <__bad_interrupt>
  3c:	0c 94 73 01 	jmp	0x2e6	; 0x2e6 <__bad_interrupt>
  40:	0c 94 73 01 	jmp	0x2e6	; 0x2e6 <__bad_interrupt>
  44:	0c 94 73 01 	jmp	0x2e6	; 0x2e6 <__bad_interrupt>
  48:	0c 94 73 01 	jmp	0x2e6	; 0x2e6 <__bad_interrupt>
  4c:	0c 94 73 01 	jmp	0x2e6	; 0x2e6 <__bad_interrupt>
  50:	0c 94 73 01 	jmp	0x2e6	; 0x2e6 <__bad_interrupt>
  54:	0c 94 73 01 	jmp	0x2e6	; 0x2e6 <__bad_interrupt>
  58:	0c 94 73 01 	jmp	0x2e6	; 0x2e6 <__bad_interrupt>
  5c:	0c 94 73 01 	jmp	0x2e6	; 0x2e6 <__bad_interrupt>
  60:	0c 94 73 01 	jmp	0x2e6	; 0x2e6 <__bad_interrupt>
  64:	0c 94 73 01 	jmp	0x2e6	; 0x2e6 <__bad_interrupt>
  68:	0c 94 73 01 	jmp	0x2e6	; 0x2e6 <__bad_interrupt>
  6c:	0c 94 73 01 	jmp	0x2e6	; 0x2e6 <__bad_interrupt>
  70:	0c 94 73 01 	jmp	0x2e6	; 0x2e6 <__bad_interrupt>
  74:	0c 94 12 04 	jmp	0x824	; 0x824 <__vector_29>
  78:	0c 94 73 01 	jmp	0x2e6	; 0x2e6 <__bad_interrupt>
  7c:	0c 94 73 01 	jmp	0x2e6	; 0x2e6 <__bad_interrupt>
  80:	0c 94 73 01 	jmp	0x2e6	; 0x2e6 <__bad_interrupt>
  84:	0c 94 73 01 	jmp	0x2e6	; 0x2e6 <__bad_interrupt>
  88:	0c 94 73 01 	jmp	0x2e6	; 0x2e6 <__bad_interrupt>
  8c:	0c 94 73 01 	jmp	0x2e6	; 0x2e6 <__bad_interrupt>
  90:	0c 94 73 01 	jmp	0x2e6	; 0x2e6 <__bad_interrupt>
  94:	0c 94 73 01 	jmp	0x2e6	; 0x2e6 <__bad_interrupt>
  98:	0c 94 73 01 	jmp	0x2e6	; 0x2e6 <__bad_interrupt>
  9c:	0c 94 73 01 	jmp	0x2e6	; 0x2e6 <__bad_interrupt>
  a0:	0c 94 73 01 	jmp	0x2e6	; 0x2e6 <__bad_interrupt>
  a4:	0c 94 73 01 	jmp	0x2e6	; 0x2e6 <__bad_interrupt>
  a8:	0c 94 73 01 	jmp	0x2e6	; 0x2e6 <__bad_interrupt>
  ac:	f5 01       	movw	r30, r10
  ae:	4e 03       	fmul	r20, r22
  b0:	11 04       	cpc	r1, r1
  b2:	f4 02       	muls	r31, r20
  b4:	11 04       	cpc	r1, r1
  b6:	11 04       	cpc	r1, r1
  b8:	c7 02       	muls	r28, r23
  ba:	8f 03       	fmulsu	r16, r23
  bc:	11 04       	cpc	r1, r1
  be:	11 04       	cpc	r1, r1
  c0:	11 04       	cpc	r1, r1
  c2:	11 04       	cpc	r1, r1
  c4:	9a 02       	muls	r25, r26
  c6:	11 04       	cpc	r1, r1
  c8:	8b 03       	fmulsu	r16, r19
  ca:	ac 03       	fmulsu	r18, r20
  cc:	11 04       	cpc	r1, r1
  ce:	11 04       	cpc	r1, r1
  d0:	11 04       	cpc	r1, r1
  d2:	11 04       	cpc	r1, r1
  d4:	11 04       	cpc	r1, r1
  d6:	11 04       	cpc	r1, r1
  d8:	11 04       	cpc	r1, r1
  da:	11 04       	cpc	r1, r1
  dc:	0c 02       	muls	r16, r28
  de:	9d 03       	fmulsu	r17, r21
  e0:	11 04       	cpc	r1, r1
  e2:	c6 03       	fmuls	r20, r22
  e4:	87 03       	fmuls	r16, r23
  e6:	11 04       	cpc	r1, r1
  e8:	11 04       	cpc	r1, r1
  ea:	d5 03       	fmuls	r21, r21
  ec:	11 04       	cpc	r1, r1
  ee:	11 04       	cpc	r1, r1
  f0:	11 04       	cpc	r1, r1
  f2:	11 04       	cpc	r1, r1
  f4:	11 04       	cpc	r1, r1
  f6:	11 04       	cpc	r1, r1
  f8:	11 04       	cpc	r1, r1
  fa:	11 04       	cpc	r1, r1
  fc:	11 04       	cpc	r1, r1
  fe:	11 04       	cpc	r1, r1
 100:	11 04       	cpc	r1, r1
 102:	11 04       	cpc	r1, r1
 104:	11 04       	cpc	r1, r1
 106:	11 04       	cpc	r1, r1
 108:	11 04       	cpc	r1, r1
 10a:	11 04       	cpc	r1, r1
 10c:	13 02       	muls	r17, r19
 10e:	11 04       	cpc	r1, r1
 110:	11 04       	cpc	r1, r1
 112:	bf 03       	fmulsu	r19, r23
 114:	11 04       	cpc	r1, r1
 116:	11 04       	cpc	r1, r1
 118:	11 04       	cpc	r1, r1
 11a:	11 04       	cpc	r1, r1
 11c:	83 03       	fmuls	r16, r19
 11e:	11 04       	cpc	r1, r1
 120:	11 04       	cpc	r1, r1
 122:	e4 03       	fmuls	r22, r20
 124:	11 04       	cpc	r1, r1
 126:	11 04       	cpc	r1, r1
 128:	11 04       	cpc	r1, r1
 12a:	f3 03       	fmuls	r23, r19
 12c:	11 04       	cpc	r1, r1
 12e:	11 04       	cpc	r1, r1
 130:	11 04       	cpc	r1, r1
 132:	11 04       	cpc	r1, r1
 134:	11 04       	cpc	r1, r1
 136:	11 04       	cpc	r1, r1
 138:	11 04       	cpc	r1, r1
 13a:	11 04       	cpc	r1, r1
 13c:	11 04       	cpc	r1, r1
 13e:	11 04       	cpc	r1, r1
 140:	11 04       	cpc	r1, r1
 142:	11 04       	cpc	r1, r1
 144:	11 04       	cpc	r1, r1
 146:	11 04       	cpc	r1, r1
 148:	11 04       	cpc	r1, r1
 14a:	11 04       	cpc	r1, r1
 14c:	11 04       	cpc	r1, r1
 14e:	11 04       	cpc	r1, r1
 150:	11 04       	cpc	r1, r1
 152:	11 04       	cpc	r1, r1
 154:	11 04       	cpc	r1, r1
 156:	11 04       	cpc	r1, r1
 158:	11 04       	cpc	r1, r1
 15a:	11 04       	cpc	r1, r1
 15c:	11 04       	cpc	r1, r1
 15e:	11 04       	cpc	r1, r1
 160:	11 04       	cpc	r1, r1
 162:	11 04       	cpc	r1, r1
 164:	11 04       	cpc	r1, r1
 166:	11 04       	cpc	r1, r1
 168:	11 04       	cpc	r1, r1
 16a:	11 04       	cpc	r1, r1
 16c:	40 02       	muls	r20, r16
 16e:	11 04       	cpc	r1, r1
 170:	11 04       	cpc	r1, r1
 172:	11 04       	cpc	r1, r1
 174:	11 04       	cpc	r1, r1
 176:	11 04       	cpc	r1, r1
 178:	11 04       	cpc	r1, r1
 17a:	11 04       	cpc	r1, r1
 17c:	11 04       	cpc	r1, r1
 17e:	11 04       	cpc	r1, r1
 180:	11 04       	cpc	r1, r1
 182:	11 04       	cpc	r1, r1
 184:	11 04       	cpc	r1, r1
 186:	11 04       	cpc	r1, r1
 188:	11 04       	cpc	r1, r1
 18a:	11 04       	cpc	r1, r1
 18c:	7f 03       	fmul	r23, r23
 18e:	11 04       	cpc	r1, r1
 190:	11 04       	cpc	r1, r1
 192:	11 04       	cpc	r1, r1
 194:	11 04       	cpc	r1, r1
 196:	11 04       	cpc	r1, r1
 198:	11 04       	cpc	r1, r1
 19a:	11 04       	cpc	r1, r1
 19c:	11 04       	cpc	r1, r1
 19e:	11 04       	cpc	r1, r1
 1a0:	11 04       	cpc	r1, r1
 1a2:	11 04       	cpc	r1, r1
 1a4:	11 04       	cpc	r1, r1
 1a6:	11 04       	cpc	r1, r1
 1a8:	11 04       	cpc	r1, r1
 1aa:	03 04       	cpc	r0, r3
 1ac:	21 03       	mulsu	r18, r17
 1ae:	11 04       	cpc	r1, r1
 1b0:	11 04       	cpc	r1, r1
 1b2:	11 04       	cpc	r1, r1
 1b4:	11 04       	cpc	r1, r1
 1b6:	11 04       	cpc	r1, r1
 1b8:	11 04       	cpc	r1, r1
 1ba:	11 04       	cpc	r1, r1
 1bc:	11 04       	cpc	r1, r1
 1be:	11 04       	cpc	r1, r1
 1c0:	11 04       	cpc	r1, r1
 1c2:	11 04       	cpc	r1, r1
 1c4:	11 04       	cpc	r1, r1
 1c6:	11 04       	cpc	r1, r1
 1c8:	11 04       	cpc	r1, r1
 1ca:	11 04       	cpc	r1, r1
 1cc:	11 04       	cpc	r1, r1
 1ce:	11 04       	cpc	r1, r1
 1d0:	11 04       	cpc	r1, r1
 1d2:	11 04       	cpc	r1, r1
 1d4:	11 04       	cpc	r1, r1
 1d6:	11 04       	cpc	r1, r1
 1d8:	11 04       	cpc	r1, r1
 1da:	11 04       	cpc	r1, r1
 1dc:	96 03       	fmuls	r17, r22
 1de:	11 04       	cpc	r1, r1
 1e0:	11 04       	cpc	r1, r1
 1e2:	11 04       	cpc	r1, r1
 1e4:	11 04       	cpc	r1, r1
 1e6:	11 04       	cpc	r1, r1
 1e8:	11 04       	cpc	r1, r1
 1ea:	11 04       	cpc	r1, r1
 1ec:	11 04       	cpc	r1, r1
 1ee:	11 04       	cpc	r1, r1
 1f0:	11 04       	cpc	r1, r1
 1f2:	11 04       	cpc	r1, r1
 1f4:	11 04       	cpc	r1, r1
 1f6:	11 04       	cpc	r1, r1
 1f8:	11 04       	cpc	r1, r1
 1fa:	11 04       	cpc	r1, r1
 1fc:	11 04       	cpc	r1, r1
 1fe:	11 04       	cpc	r1, r1
 200:	11 04       	cpc	r1, r1
 202:	11 04       	cpc	r1, r1
 204:	11 04       	cpc	r1, r1
 206:	11 04       	cpc	r1, r1
 208:	11 04       	cpc	r1, r1
 20a:	11 04       	cpc	r1, r1
 20c:	11 04       	cpc	r1, r1
 20e:	11 04       	cpc	r1, r1
 210:	11 04       	cpc	r1, r1
 212:	11 04       	cpc	r1, r1
 214:	11 04       	cpc	r1, r1
 216:	11 04       	cpc	r1, r1
 218:	11 04       	cpc	r1, r1
 21a:	11 04       	cpc	r1, r1
 21c:	11 04       	cpc	r1, r1
 21e:	11 04       	cpc	r1, r1
 220:	11 04       	cpc	r1, r1
 222:	11 04       	cpc	r1, r1
 224:	11 04       	cpc	r1, r1
 226:	11 04       	cpc	r1, r1
 228:	11 04       	cpc	r1, r1
 22a:	11 04       	cpc	r1, r1
 22c:	6d 02       	muls	r22, r29
 22e:	11 04       	cpc	r1, r1
 230:	11 04       	cpc	r1, r1
 232:	11 04       	cpc	r1, r1
 234:	11 04       	cpc	r1, r1
 236:	11 04       	cpc	r1, r1
 238:	11 04       	cpc	r1, r1
 23a:	11 04       	cpc	r1, r1
 23c:	11 04       	cpc	r1, r1
 23e:	11 04       	cpc	r1, r1
 240:	11 04       	cpc	r1, r1
 242:	11 04       	cpc	r1, r1
 244:	b4 03       	fmuls	r19, r20
 246:	11 04       	cpc	r1, r1
 248:	11 04       	cpc	r1, r1
 24a:	11 04       	cpc	r1, r1
 24c:	11 04       	cpc	r1, r1
 24e:	11 04       	cpc	r1, r1
 250:	11 04       	cpc	r1, r1
 252:	11 04       	cpc	r1, r1
 254:	11 04       	cpc	r1, r1
 256:	11 04       	cpc	r1, r1
 258:	11 04       	cpc	r1, r1
 25a:	11 04       	cpc	r1, r1
 25c:	b8 03       	fmulsu	r19, r16
 25e:	11 04       	cpc	r1, r1
 260:	11 04       	cpc	r1, r1
 262:	11 04       	cpc	r1, r1
 264:	dd 03       	fmulsu	r21, r21
 266:	11 04       	cpc	r1, r1
 268:	11 04       	cpc	r1, r1
 26a:	11 04       	cpc	r1, r1
 26c:	7b 03       	fmul	r23, r19
 26e:	11 04       	cpc	r1, r1
 270:	11 04       	cpc	r1, r1
 272:	11 04       	cpc	r1, r1
 274:	11 04       	cpc	r1, r1
 276:	11 04       	cpc	r1, r1
 278:	11 04       	cpc	r1, r1
 27a:	11 04       	cpc	r1, r1
 27c:	11 04       	cpc	r1, r1
 27e:	11 04       	cpc	r1, r1
 280:	11 04       	cpc	r1, r1
 282:	11 04       	cpc	r1, r1
 284:	11 04       	cpc	r1, r1
 286:	11 04       	cpc	r1, r1
 288:	11 04       	cpc	r1, r1
 28a:	11 04       	cpc	r1, r1
 28c:	a4 03       	fmuls	r18, r20
 28e:	11 04       	cpc	r1, r1
 290:	11 04       	cpc	r1, r1
 292:	11 04       	cpc	r1, r1
 294:	11 04       	cpc	r1, r1
 296:	11 04       	cpc	r1, r1
 298:	11 04       	cpc	r1, r1
 29a:	11 04       	cpc	r1, r1
 29c:	cd 03       	fmulsu	r20, r21
 29e:	11 04       	cpc	r1, r1
 2a0:	11 04       	cpc	r1, r1
 2a2:	11 04       	cpc	r1, r1
 2a4:	eb 03       	fmulsu	r22, r19
 2a6:	11 04       	cpc	r1, r1
 2a8:	fb 03       	fmulsu	r23, r19
 2aa:	0b 04       	cpc	r0, r11

000002ac <__ctors_end>:
 2ac:	11 24       	eor	r1, r1
 2ae:	1f be       	out	0x3f, r1	; 63
 2b0:	cf ef       	ldi	r28, 0xFF	; 255
 2b2:	da e0       	ldi	r29, 0x0A	; 10
 2b4:	de bf       	out	0x3e, r29	; 62
 2b6:	cd bf       	out	0x3d, r28	; 61

000002b8 <__do_copy_data>:
 2b8:	11 e0       	ldi	r17, 0x01	; 1
 2ba:	a0 e0       	ldi	r26, 0x00	; 0
 2bc:	b1 e0       	ldi	r27, 0x01	; 1
 2be:	e4 ee       	ldi	r30, 0xE4	; 228
 2c0:	f8 e0       	ldi	r31, 0x08	; 8
 2c2:	02 c0       	rjmp	.+4      	; 0x2c8 <__do_copy_data+0x10>
 2c4:	05 90       	lpm	r0, Z+
 2c6:	0d 92       	st	X+, r0
 2c8:	ac 33       	cpi	r26, 0x3C	; 60
 2ca:	b1 07       	cpc	r27, r17
 2cc:	d9 f7       	brne	.-10     	; 0x2c4 <__do_copy_data+0xc>

000002ce <__do_clear_bss>:
 2ce:	21 e0       	ldi	r18, 0x01	; 1
 2d0:	ac e3       	ldi	r26, 0x3C	; 60
 2d2:	b1 e0       	ldi	r27, 0x01	; 1
 2d4:	01 c0       	rjmp	.+2      	; 0x2d8 <.do_clear_bss_start>

000002d6 <.do_clear_bss_loop>:
 2d6:	1d 92       	st	X+, r1

000002d8 <.do_clear_bss_start>:
 2d8:	ab 34       	cpi	r26, 0x4B	; 75
 2da:	b2 07       	cpc	r27, r18
 2dc:	e1 f7       	brne	.-8      	; 0x2d6 <.do_clear_bss_loop>
 2de:	0e 94 28 04 	call	0x850	; 0x850 <main>
 2e2:	0c 94 70 04 	jmp	0x8e0	; 0x8e0 <_exit>

000002e6 <__bad_interrupt>:
 2e6:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000002ea <pwm_init>:
#include "/RoboTec/RoboTec/RoboTec/Driver/Headers/USART.h"

void pwm_init()
{
	//Set the direction pins as output for the motor driver.
	DDRB |= (1 << DDB4) | (1 << DDB7);
 2ea:	84 b1       	in	r24, 0x04	; 4
 2ec:	80 69       	ori	r24, 0x90	; 144
 2ee:	84 b9       	out	0x04, r24	; 4
	DDRC |= (1 << DDC7);
 2f0:	3f 9a       	sbi	0x07, 7	; 7
	DDRF |= (1 << DDF7);
 2f2:	87 9a       	sbi	0x10, 7	; 16
	DDRB |= (1 << DDB5)|(1 << DDB6);//PWM pins
 2f4:	84 b1       	in	r24, 0x04	; 4
 2f6:	80 66       	ori	r24, 0x60	; 96
 2f8:	84 b9       	out	0x04, r24	; 4
	
	TCCR1A |= (1 << COM1A1) | (1 << COM1B1);
 2fa:	e0 e8       	ldi	r30, 0x80	; 128
 2fc:	f0 e0       	ldi	r31, 0x00	; 0
 2fe:	80 81       	ld	r24, Z
 300:	80 6a       	ori	r24, 0xA0	; 160
 302:	80 83       	st	Z, r24
	TCCR1A |= (1 << WGM11);
 304:	80 81       	ld	r24, Z
 306:	82 60       	ori	r24, 0x02	; 2
 308:	80 83       	st	Z, r24
	TCCR1B |= (1 << WGM13) | (1 <<WGM12);
 30a:	e1 e8       	ldi	r30, 0x81	; 129
 30c:	f0 e0       	ldi	r31, 0x00	; 0
 30e:	80 81       	ld	r24, Z
 310:	88 61       	ori	r24, 0x18	; 24
 312:	80 83       	st	Z, r24
	TCCR1B |= (1 << CS10);
 314:	80 81       	ld	r24, Z
 316:	81 60       	ori	r24, 0x01	; 1
 318:	80 83       	st	Z, r24
	ICR1=0xFF;
 31a:	8f ef       	ldi	r24, 0xFF	; 255
 31c:	90 e0       	ldi	r25, 0x00	; 0
 31e:	90 93 87 00 	sts	0x0087, r25
 322:	80 93 86 00 	sts	0x0086, r24
	uart_print("PWM initialization finished!\r\n");
 326:	84 e0       	ldi	r24, 0x04	; 4
 328:	91 e0       	ldi	r25, 0x01	; 1
 32a:	0e 94 a0 01 	call	0x340	; 0x340 <uart_print>
 32e:	08 95       	ret

00000330 <uart_transmit>:

// transmit a char to uart
void uart_transmit( unsigned char data )
{
	// wait for empty transmit buffer
	while ( ! ( UCSR1A & ( 1 << UDRE1 ) ) )
 330:	e8 ec       	ldi	r30, 0xC8	; 200
 332:	f0 e0       	ldi	r31, 0x00	; 0
 334:	90 81       	ld	r25, Z
 336:	95 ff       	sbrs	r25, 5
 338:	fd cf       	rjmp	.-6      	; 0x334 <uart_transmit+0x4>
	;
	
	// put data into buffer, sends data
	UDR1 = data;
 33a:	80 93 ce 00 	sts	0x00CE, r24
 33e:	08 95       	ret

00000340 <uart_print>:
}
// write a string to the uart
void uart_print( char data[] )
{
 340:	0f 93       	push	r16
 342:	1f 93       	push	r17
 344:	cf 93       	push	r28
 346:	df 93       	push	r29
	//cli();
	uint8_t count = 0;
	uint8_t length = strlen(data);
 348:	fc 01       	movw	r30, r24
 34a:	01 90       	ld	r0, Z+
 34c:	00 20       	and	r0, r0
 34e:	e9 f7       	brne	.-6      	; 0x34a <uart_print+0xa>
 350:	31 97       	sbiw	r30, 0x01	; 1
 352:	1e 2f       	mov	r17, r30
 354:	18 1b       	sub	r17, r24
	
	for ( count = 0; count < length; count++ )
 356:	51 f0       	breq	.+20     	; 0x36c <uart_print+0x2c>
 358:	08 2f       	mov	r16, r24
 35a:	c0 2f       	mov	r28, r16
 35c:	d9 2f       	mov	r29, r25
	uart_transmit(data[count]);
 35e:	89 91       	ld	r24, Y+
 360:	0e 94 98 01 	call	0x330	; 0x330 <uart_transmit>
 364:	8c 2f       	mov	r24, r28
 366:	80 1b       	sub	r24, r16
{
	//cli();
	uint8_t count = 0;
	uint8_t length = strlen(data);
	
	for ( count = 0; count < length; count++ )
 368:	81 17       	cp	r24, r17
 36a:	c8 f3       	brcs	.-14     	; 0x35e <uart_print+0x1e>
	uart_transmit(data[count]);
	
	uart_transmit('\r');
 36c:	8d e0       	ldi	r24, 0x0D	; 13
 36e:	0e 94 98 01 	call	0x330	; 0x330 <uart_transmit>
	uart_transmit('\n');
 372:	8a e0       	ldi	r24, 0x0A	; 10
 374:	0e 94 98 01 	call	0x330	; 0x330 <uart_transmit>
	//sei();
}
 378:	df 91       	pop	r29
 37a:	cf 91       	pop	r28
 37c:	1f 91       	pop	r17
 37e:	0f 91       	pop	r16
 380:	08 95       	ret

00000382 <uart_init>:
void uart_init(void)
{
	// set baud rate
	unsigned int baud = 16u;//BAUD_PRESCALE;
	
	UBRR1H = (unsigned char) (baud >> 8 );
 382:	10 92 cd 00 	sts	0x00CD, r1
	UBRR1L = (unsigned char)baud;
 386:	80 e1       	ldi	r24, 0x10	; 16
 388:	80 93 cc 00 	sts	0x00CC, r24
	UCSR1A |= (1 << U2X1);
 38c:	e8 ec       	ldi	r30, 0xC8	; 200
 38e:	f0 e0       	ldi	r31, 0x00	; 0
 390:	80 81       	ld	r24, Z
 392:	82 60       	ori	r24, 0x02	; 2
 394:	80 83       	st	Z, r24
	
	// enable received and transmitter
	UCSR1B = ( 1 << RXEN1 ) | ( 1 << TXEN1 );
 396:	88 e1       	ldi	r24, 0x18	; 24
 398:	80 93 c9 00 	sts	0x00C9, r24
	
	// set frame format ( 8data, 1stop )
	UCSR1C = (1 << UCSZ10) | (1 << UCSZ11);
 39c:	86 e0       	ldi	r24, 0x06	; 6
 39e:	80 93 ca 00 	sts	0x00CA, r24
 3a2:	08 95       	ret

000003a4 <CheckSensor>:

uint8_t CheckSensor()
{
	uint8_t state;
	
	state = (((0x0F & PINB)) | ((0x70 & PINF)) | (0x80 & PIND));
 3a4:	83 b1       	in	r24, 0x03	; 3
 3a6:	2f b1       	in	r18, 0x0f	; 15
 3a8:	99 b1       	in	r25, 0x09	; 9
 3aa:	20 77       	andi	r18, 0x70	; 112
 3ac:	8f 70       	andi	r24, 0x0F	; 15
 3ae:	82 2b       	or	r24, r18
 3b0:	90 78       	andi	r25, 0x80	; 128
	
 	return state;
}
 3b2:	89 2b       	or	r24, r25
 3b4:	08 95       	ret

000003b6 <ProcessLineState>:

void ProcessLineState(uint8_t mask)
{
	left_speed = 0;
 3b6:	10 92 44 01 	sts	0x0144, r1
	right_speed = 0;
 3ba:	10 92 43 01 	sts	0x0143, r1
	radius = 0; 
 3be:	10 92 00 01 	sts	0x0100, r1
 3c2:	10 92 01 01 	sts	0x0101, r1
 3c6:	10 92 02 01 	sts	0x0102, r1
 3ca:	10 92 03 01 	sts	0x0103, r1
	omega = 0;
 3ce:	10 92 3d 01 	sts	0x013D, r1
 3d2:	10 92 3e 01 	sts	0x013E, r1
 3d6:	10 92 3f 01 	sts	0x013F, r1
 3da:	10 92 40 01 	sts	0x0140, r1
	
	switch(mask)
 3de:	90 e0       	ldi	r25, 0x00	; 0
 3e0:	fc 01       	movw	r30, r24
 3e2:	ea 5a       	subi	r30, 0xAA	; 170
 3e4:	ff 4f       	sbci	r31, 0xFF	; 255
 3e6:	0c 94 6a 04 	jmp	0x8d4	; 0x8d4 <__tablejump2__>
	{
		case 0b00000000:
		{
			//forward(speed(0));
			//Do nothing
			switch(angleFlag)
 3ea:	80 91 42 01 	lds	r24, 0x0142
 3ee:	81 30       	cpi	r24, 0x01	; 1
 3f0:	19 f0       	breq	.+6      	; 0x3f8 <ProcessLineState+0x42>
 3f2:	82 30       	cpi	r24, 0x02	; 2
 3f4:	41 f0       	breq	.+16     	; 0x406 <ProcessLineState+0x50>
 3f6:	0d c0       	rjmp	.+26     	; 0x412 <ProcessLineState+0x5c>
			{
				case ACUTE_ANGLE_LEFT:
				{
					steer(SPEED+50,0);
 3f8:	60 e0       	ldi	r22, 0x00	; 0
 3fa:	86 e9       	ldi	r24, 0x96	; 150
 3fc:	0e 94 5b 04 	call	0x8b6	; 0x8b6 <steer>
					angleFlag = PREVIOUS_COMAND;
 400:	10 92 42 01 	sts	0x0142, r1
				}
				break;
 404:	06 c0       	rjmp	.+12     	; 0x412 <ProcessLineState+0x5c>
				case ACUTE_ANGLE_RIGHT:
				{
					steer(SPEED+50,0);
 406:	60 e0       	ldi	r22, 0x00	; 0
 408:	86 e9       	ldi	r24, 0x96	; 150
 40a:	0e 94 5b 04 	call	0x8b6	; 0x8b6 <steer>
					angleFlag = PREVIOUS_COMAND;
 40e:	10 92 42 01 	sts	0x0142, r1
				default:
				{
					
				}
			}
			prevState = mask;
 412:	10 92 41 01 	sts	0x0141, r1
		}
		break;
 416:	08 95       	ret
		
		case 0b00011000:
		{
			//Go forward 
			//alfa = 0
			forward(SPEED);
 418:	84 e6       	ldi	r24, 0x64	; 100
 41a:	0e 94 4c 04 	call	0x898	; 0x898 <forward>

			prevState = mask;
 41e:	88 e1       	ldi	r24, 0x18	; 24
 420:	80 93 41 01 	sts	0x0141, r24
		}
		break;
 424:	08 95       	ret
		case 0b00110000:
		{
			//turn left
			//alfa = 4
			
			if(prevState != mask)
 426:	80 91 41 01 	lds	r24, 0x0141
 42a:	80 33       	cpi	r24, 0x30	; 48
 42c:	19 f0       	breq	.+6      	; 0x434 <ProcessLineState+0x7e>
			{
				c=10;
 42e:	8a e0       	ldi	r24, 0x0A	; 10
 430:	80 93 3c 01 	sts	0x013C, r24
			}
			
			if(count == 2000)
 434:	80 91 45 01 	lds	r24, 0x0145
 438:	90 91 46 01 	lds	r25, 0x0146
 43c:	80 3d       	cpi	r24, 0xD0	; 208
 43e:	97 40       	sbci	r25, 0x07	; 7
 440:	51 f4       	brne	.+20     	; 0x456 <ProcessLineState+0xa0>
			{
				c+=3;
 442:	80 91 3c 01 	lds	r24, 0x013C
 446:	8d 5f       	subi	r24, 0xFD	; 253
 448:	80 93 3c 01 	sts	0x013C, r24
				count=0;
 44c:	10 92 46 01 	sts	0x0146, r1
 450:	10 92 45 01 	sts	0x0145, r1
 454:	09 c0       	rjmp	.+18     	; 0x468 <ProcessLineState+0xb2>
			}
			else
			{
				count++;
 456:	80 91 45 01 	lds	r24, 0x0145
 45a:	90 91 46 01 	lds	r25, 0x0146
 45e:	01 96       	adiw	r24, 0x01	; 1
 460:	90 93 46 01 	sts	0x0146, r25
 464:	80 93 45 01 	sts	0x0145, r24
			}
			
			right_speed = SPEED + c;
 468:	60 91 3c 01 	lds	r22, 0x013C
 46c:	6c 59       	subi	r22, 0x9C	; 156
 46e:	60 93 43 01 	sts	0x0143, r22
			steer(SPEED, right_speed);
 472:	84 e6       	ldi	r24, 0x64	; 100
 474:	0e 94 5b 04 	call	0x8b6	; 0x8b6 <steer>
			
			prevState = mask;
 478:	80 e3       	ldi	r24, 0x30	; 48
 47a:	80 93 41 01 	sts	0x0141, r24
		}
		break;
 47e:	08 95       	ret
		
		case 0b01100000:
		{
			//turn left
			//alfa = 8
			if(prevState != mask)
 480:	80 91 41 01 	lds	r24, 0x0141
 484:	80 36       	cpi	r24, 0x60	; 96
 486:	19 f0       	breq	.+6      	; 0x48e <ProcessLineState+0xd8>
			{
				c=30;
 488:	8e e1       	ldi	r24, 0x1E	; 30
 48a:	80 93 3c 01 	sts	0x013C, r24
			}
			
			if(count == 2500)
 48e:	80 91 45 01 	lds	r24, 0x0145
 492:	90 91 46 01 	lds	r25, 0x0146
 496:	84 3c       	cpi	r24, 0xC4	; 196
 498:	99 40       	sbci	r25, 0x09	; 9
 49a:	51 f4       	brne	.+20     	; 0x4b0 <ProcessLineState+0xfa>
			{
				c+=15;
 49c:	80 91 3c 01 	lds	r24, 0x013C
 4a0:	81 5f       	subi	r24, 0xF1	; 241
 4a2:	80 93 3c 01 	sts	0x013C, r24
				count=0;
 4a6:	10 92 46 01 	sts	0x0146, r1
 4aa:	10 92 45 01 	sts	0x0145, r1
 4ae:	09 c0       	rjmp	.+18     	; 0x4c2 <ProcessLineState+0x10c>
			}
			else
			{
				count++;
 4b0:	80 91 45 01 	lds	r24, 0x0145
 4b4:	90 91 46 01 	lds	r25, 0x0146
 4b8:	01 96       	adiw	r24, 0x01	; 1
 4ba:	90 93 46 01 	sts	0x0146, r25
 4be:	80 93 45 01 	sts	0x0145, r24
			}
			

			right_speed = SPEED + c;
 4c2:	60 91 3c 01 	lds	r22, 0x013C
 4c6:	6c 59       	subi	r22, 0x9C	; 156
 4c8:	60 93 43 01 	sts	0x0143, r22
			steer(SPEED, right_speed);
 4cc:	84 e6       	ldi	r24, 0x64	; 100
 4ce:	0e 94 5b 04 	call	0x8b6	; 0x8b6 <steer>
			
			prevState = mask;
 4d2:	80 e6       	ldi	r24, 0x60	; 96
 4d4:	80 93 41 01 	sts	0x0141, r24
		}
		break;
 4d8:	08 95       	ret
		case 0b11000000:
		{
			//turn left
			//alfa = 12
			
			if(prevState != mask)
 4da:	80 91 41 01 	lds	r24, 0x0141
 4de:	80 3c       	cpi	r24, 0xC0	; 192
 4e0:	19 f0       	breq	.+6      	; 0x4e8 <ProcessLineState+0x132>
			{
				c=45;
 4e2:	8d e2       	ldi	r24, 0x2D	; 45
 4e4:	80 93 3c 01 	sts	0x013C, r24
			}
			
			if(count == 2500)
 4e8:	80 91 45 01 	lds	r24, 0x0145
 4ec:	90 91 46 01 	lds	r25, 0x0146
 4f0:	84 3c       	cpi	r24, 0xC4	; 196
 4f2:	99 40       	sbci	r25, 0x09	; 9
 4f4:	51 f4       	brne	.+20     	; 0x50a <ProcessLineState+0x154>
			{
				c+=20;
 4f6:	80 91 3c 01 	lds	r24, 0x013C
 4fa:	8c 5e       	subi	r24, 0xEC	; 236
 4fc:	80 93 3c 01 	sts	0x013C, r24
				count=0;
 500:	10 92 46 01 	sts	0x0146, r1
 504:	10 92 45 01 	sts	0x0145, r1
 508:	09 c0       	rjmp	.+18     	; 0x51c <ProcessLineState+0x166>
			}
			else
			{
				count++;
 50a:	80 91 45 01 	lds	r24, 0x0145
 50e:	90 91 46 01 	lds	r25, 0x0146
 512:	01 96       	adiw	r24, 0x01	; 1
 514:	90 93 46 01 	sts	0x0146, r25
 518:	80 93 45 01 	sts	0x0145, r24
			}
			
			
			right_speed = SPEED + c;
 51c:	60 91 3c 01 	lds	r22, 0x013C
 520:	6c 59       	subi	r22, 0x9C	; 156
 522:	60 93 43 01 	sts	0x0143, r22
			steer(SPEED-50, right_speed);
 526:	82 e3       	ldi	r24, 0x32	; 50
 528:	0e 94 5b 04 	call	0x8b6	; 0x8b6 <steer>
			
			prevState = mask;
 52c:	80 ec       	ldi	r24, 0xC0	; 192
 52e:	80 93 41 01 	sts	0x0141, r24
		}
		break;
 532:	08 95       	ret
		case 0b00001100:
		{
			//turn right
			//alfa = 4
			
			if(prevState != mask)
 534:	80 91 41 01 	lds	r24, 0x0141
 538:	8c 30       	cpi	r24, 0x0C	; 12
 53a:	19 f0       	breq	.+6      	; 0x542 <ProcessLineState+0x18c>
			{
				c=10;
 53c:	8a e0       	ldi	r24, 0x0A	; 10
 53e:	80 93 3c 01 	sts	0x013C, r24
			}
			
			if(count == 2000)
 542:	80 91 45 01 	lds	r24, 0x0145
 546:	90 91 46 01 	lds	r25, 0x0146
 54a:	80 3d       	cpi	r24, 0xD0	; 208
 54c:	97 40       	sbci	r25, 0x07	; 7
 54e:	51 f4       	brne	.+20     	; 0x564 <ProcessLineState+0x1ae>
			{
				c+=3;
 550:	80 91 3c 01 	lds	r24, 0x013C
 554:	8d 5f       	subi	r24, 0xFD	; 253
 556:	80 93 3c 01 	sts	0x013C, r24
				count=0;
 55a:	10 92 46 01 	sts	0x0146, r1
 55e:	10 92 45 01 	sts	0x0145, r1
 562:	09 c0       	rjmp	.+18     	; 0x576 <ProcessLineState+0x1c0>
			}
			else
			{
				count++;
 564:	80 91 45 01 	lds	r24, 0x0145
 568:	90 91 46 01 	lds	r25, 0x0146
 56c:	01 96       	adiw	r24, 0x01	; 1
 56e:	90 93 46 01 	sts	0x0146, r25
 572:	80 93 45 01 	sts	0x0145, r24
			}
			

			left_speed = SPEED + c;
 576:	80 91 3c 01 	lds	r24, 0x013C
 57a:	8c 59       	subi	r24, 0x9C	; 156
 57c:	80 93 44 01 	sts	0x0144, r24
			
			steer(left_speed, SPEED);
 580:	64 e6       	ldi	r22, 0x64	; 100
 582:	0e 94 5b 04 	call	0x8b6	; 0x8b6 <steer>
			
			prevState = mask;
 586:	8c e0       	ldi	r24, 0x0C	; 12
 588:	80 93 41 01 	sts	0x0141, r24
		}
		break;		
 58c:	08 95       	ret
		case 0b00000110:
		{
			//turn right
			//alfa = 8
			
			if(prevState != mask)
 58e:	80 91 41 01 	lds	r24, 0x0141
 592:	86 30       	cpi	r24, 0x06	; 6
 594:	19 f0       	breq	.+6      	; 0x59c <ProcessLineState+0x1e6>
			{
				c=30;
 596:	8e e1       	ldi	r24, 0x1E	; 30
 598:	80 93 3c 01 	sts	0x013C, r24
			}
			
			if(count == 2500)
 59c:	80 91 45 01 	lds	r24, 0x0145
 5a0:	90 91 46 01 	lds	r25, 0x0146
 5a4:	84 3c       	cpi	r24, 0xC4	; 196
 5a6:	99 40       	sbci	r25, 0x09	; 9
 5a8:	51 f4       	brne	.+20     	; 0x5be <ProcessLineState+0x208>
			{
				c+=15;
 5aa:	80 91 3c 01 	lds	r24, 0x013C
 5ae:	81 5f       	subi	r24, 0xF1	; 241
 5b0:	80 93 3c 01 	sts	0x013C, r24
				count=0;
 5b4:	10 92 46 01 	sts	0x0146, r1
 5b8:	10 92 45 01 	sts	0x0145, r1
 5bc:	09 c0       	rjmp	.+18     	; 0x5d0 <ProcessLineState+0x21a>
			}
			else
			{
				count++;
 5be:	80 91 45 01 	lds	r24, 0x0145
 5c2:	90 91 46 01 	lds	r25, 0x0146
 5c6:	01 96       	adiw	r24, 0x01	; 1
 5c8:	90 93 46 01 	sts	0x0146, r25
 5cc:	80 93 45 01 	sts	0x0145, r24
			}
			

			left_speed = SPEED + c;
 5d0:	80 91 3c 01 	lds	r24, 0x013C
 5d4:	8c 59       	subi	r24, 0x9C	; 156
 5d6:	80 93 44 01 	sts	0x0144, r24
			
			steer(left_speed, SPEED);
 5da:	64 e6       	ldi	r22, 0x64	; 100
 5dc:	0e 94 5b 04 	call	0x8b6	; 0x8b6 <steer>
			prevState = mask;
 5e0:	86 e0       	ldi	r24, 0x06	; 6
 5e2:	80 93 41 01 	sts	0x0141, r24
		}
		break;
 5e6:	08 95       	ret
		
		case 0b00000011:
		{
			//turn right
			//alfa = 12
			if(prevState != mask)
 5e8:	80 91 41 01 	lds	r24, 0x0141
 5ec:	83 30       	cpi	r24, 0x03	; 3
 5ee:	19 f0       	breq	.+6      	; 0x5f6 <ProcessLineState+0x240>
			{
				c=45;
 5f0:	8d e2       	ldi	r24, 0x2D	; 45
 5f2:	80 93 3c 01 	sts	0x013C, r24
			}
			
			if(count == 2500)
 5f6:	80 91 45 01 	lds	r24, 0x0145
 5fa:	90 91 46 01 	lds	r25, 0x0146
 5fe:	84 3c       	cpi	r24, 0xC4	; 196
 600:	99 40       	sbci	r25, 0x09	; 9
 602:	51 f4       	brne	.+20     	; 0x618 <ProcessLineState+0x262>
			{
				c+=20;
 604:	80 91 3c 01 	lds	r24, 0x013C
 608:	8c 5e       	subi	r24, 0xEC	; 236
 60a:	80 93 3c 01 	sts	0x013C, r24
				count=0;
 60e:	10 92 46 01 	sts	0x0146, r1
 612:	10 92 45 01 	sts	0x0145, r1
 616:	09 c0       	rjmp	.+18     	; 0x62a <ProcessLineState+0x274>
			}
			else
			{
				count++;
 618:	80 91 45 01 	lds	r24, 0x0145
 61c:	90 91 46 01 	lds	r25, 0x0146
 620:	01 96       	adiw	r24, 0x01	; 1
 622:	90 93 46 01 	sts	0x0146, r25
 626:	80 93 45 01 	sts	0x0145, r24
			}
			

			left_speed = SPEED + c;
 62a:	80 91 3c 01 	lds	r24, 0x013C
 62e:	8c 59       	subi	r24, 0x9C	; 156
 630:	80 93 44 01 	sts	0x0144, r24
			
			steer(left_speed, SPEED-50);
 634:	62 e3       	ldi	r22, 0x32	; 50
 636:	0e 94 5b 04 	call	0x8b6	; 0x8b6 <steer>
			prevState = mask;
 63a:	83 e0       	ldi	r24, 0x03	; 3
 63c:	80 93 41 01 	sts	0x0141, r24
				
			prevState = mask;
		}
		break;
 640:	08 95       	ret
		case 0b10000000:
		{
			//turn sharply to the left
			//alfa = 16
			if(prevState != mask)
 642:	80 91 41 01 	lds	r24, 0x0141
 646:	80 38       	cpi	r24, 0x80	; 128
 648:	19 f0       	breq	.+6      	; 0x650 <ProcessLineState+0x29a>
			{
				c=75;
 64a:	8b e4       	ldi	r24, 0x4B	; 75
 64c:	80 93 3c 01 	sts	0x013C, r24
			}
			
			if(count == 2500)
 650:	80 91 45 01 	lds	r24, 0x0145
 654:	90 91 46 01 	lds	r25, 0x0146
 658:	84 3c       	cpi	r24, 0xC4	; 196
 65a:	99 40       	sbci	r25, 0x09	; 9
 65c:	51 f4       	brne	.+20     	; 0x672 <ProcessLineState+0x2bc>
			{
				c+=25;
 65e:	80 91 3c 01 	lds	r24, 0x013C
 662:	87 5e       	subi	r24, 0xE7	; 231
 664:	80 93 3c 01 	sts	0x013C, r24
				count=0;
 668:	10 92 46 01 	sts	0x0146, r1
 66c:	10 92 45 01 	sts	0x0145, r1
 670:	09 c0       	rjmp	.+18     	; 0x684 <ProcessLineState+0x2ce>
			}
			else
			{
				count++;
 672:	80 91 45 01 	lds	r24, 0x0145
 676:	90 91 46 01 	lds	r25, 0x0146
 67a:	01 96       	adiw	r24, 0x01	; 1
 67c:	90 93 46 01 	sts	0x0146, r25
 680:	80 93 45 01 	sts	0x0145, r24
			}
			

			right_speed = SPEED + c;
 684:	60 91 3c 01 	lds	r22, 0x013C
 688:	6c 59       	subi	r22, 0x9C	; 156
 68a:	60 93 43 01 	sts	0x0143, r22
			
			steer(SPEED-70, right_speed);
 68e:	8e e1       	ldi	r24, 0x1E	; 30
 690:	0e 94 5b 04 	call	0x8b6	; 0x8b6 <steer>
			//steer(left_speed, right_speed);
			prevState = mask;
 694:	80 e8       	ldi	r24, 0x80	; 128
 696:	80 93 41 01 	sts	0x0141, r24
			prevState = mask;
		}
		break;
 69a:	08 95       	ret
		case 0b00000001:
		{
			//turn sharply to the right
			//alfa = 16
			if(prevState != mask)
 69c:	80 91 41 01 	lds	r24, 0x0141
 6a0:	81 30       	cpi	r24, 0x01	; 1
 6a2:	19 f0       	breq	.+6      	; 0x6aa <ProcessLineState+0x2f4>
			{
				c=75;
 6a4:	8b e4       	ldi	r24, 0x4B	; 75
 6a6:	80 93 3c 01 	sts	0x013C, r24
			}
						
			if(count == 2500)
 6aa:	80 91 45 01 	lds	r24, 0x0145
 6ae:	90 91 46 01 	lds	r25, 0x0146
 6b2:	84 3c       	cpi	r24, 0xC4	; 196
 6b4:	99 40       	sbci	r25, 0x09	; 9
 6b6:	51 f4       	brne	.+20     	; 0x6cc <ProcessLineState+0x316>
			{
				c+=25;
 6b8:	80 91 3c 01 	lds	r24, 0x013C
 6bc:	87 5e       	subi	r24, 0xE7	; 231
 6be:	80 93 3c 01 	sts	0x013C, r24
				count=0;
 6c2:	10 92 46 01 	sts	0x0146, r1
 6c6:	10 92 45 01 	sts	0x0145, r1
 6ca:	09 c0       	rjmp	.+18     	; 0x6de <ProcessLineState+0x328>
			}
			else
			{
				count++;
 6cc:	80 91 45 01 	lds	r24, 0x0145
 6d0:	90 91 46 01 	lds	r25, 0x0146
 6d4:	01 96       	adiw	r24, 0x01	; 1
 6d6:	90 93 46 01 	sts	0x0146, r25
 6da:	80 93 45 01 	sts	0x0145, r24
			}
						

			left_speed = SPEED + c;
 6de:	80 91 3c 01 	lds	r24, 0x013C
 6e2:	8c 59       	subi	r24, 0x9C	; 156
 6e4:	80 93 44 01 	sts	0x0144, r24
						
			steer(left_speed, SPEED-70);
 6e8:	6e e1       	ldi	r22, 0x1E	; 30
 6ea:	0e 94 5b 04 	call	0x8b6	; 0x8b6 <steer>
			//steer(left_speed, right_speed);
			prevState = mask;
 6ee:	81 e0       	ldi	r24, 0x01	; 1
 6f0:	80 93 41 01 	sts	0x0141, r24
			
		}
		break;
 6f4:	08 95       	ret
		case 0b11100000:
		{
			prevState = mask;
 6f6:	80 ee       	ldi	r24, 0xE0	; 224
 6f8:	80 93 41 01 	sts	0x0141, r24
		}
		//turn left
		break;
 6fc:	08 95       	ret
		
		case 0b01110000:
		//turn left
		{
			prevState = mask;
 6fe:	80 e7       	ldi	r24, 0x70	; 112
 700:	80 93 41 01 	sts	0x0141, r24
		}
		break;
 704:	08 95       	ret
		
		case 0b00111000:
		//turn left
		{
			prevState = mask;
 706:	88 e3       	ldi	r24, 0x38	; 56
 708:	80 93 41 01 	sts	0x0141, r24
		}
		break;
 70c:	08 95       	ret
		
		case 0b00011100:
		//turn right
		{
			prevState = mask;
 70e:	8c e1       	ldi	r24, 0x1C	; 28
 710:	80 93 41 01 	sts	0x0141, r24
		}
		break;
 714:	08 95       	ret
		
		case 0b00001110:
		//turn right
		{
			prevState = mask;
 716:	8e e0       	ldi	r24, 0x0E	; 14
 718:	80 93 41 01 	sts	0x0141, r24
		}
		break;
 71c:	08 95       	ret
		
		case 0b00000111:
		//turn right
		{
			angleFlag = ACUTE_ANGLE_RIGHT;
 71e:	82 e0       	ldi	r24, 0x02	; 2
 720:	80 93 42 01 	sts	0x0142, r24
			prevState = mask;
 724:	87 e0       	ldi	r24, 0x07	; 7
 726:	80 93 41 01 	sts	0x0141, r24
		}
		break;
 72a:	08 95       	ret
		
		case 0b10011000:
		//acute angle turn towards left
		{
		
			angleFlag = ACUTE_ANGLE_LEFT;
 72c:	81 e0       	ldi	r24, 0x01	; 1
 72e:	80 93 42 01 	sts	0x0142, r24
			prevState = mask;
 732:	88 e9       	ldi	r24, 0x98	; 152
 734:	80 93 41 01 	sts	0x0141, r24
		}
		break;
 738:	08 95       	ret
		
		case 0b00011001:
		//acute angle turn towards right
		{
			angleFlag = ACUTE_ANGLE_RIGHT;
 73a:	82 e0       	ldi	r24, 0x02	; 2
 73c:	80 93 42 01 	sts	0x0142, r24
			prevState = mask;
 740:	89 e1       	ldi	r24, 0x19	; 25
 742:	80 93 41 01 	sts	0x0141, r24
		}
		break;
 746:	08 95       	ret
		case 0b11110000:
		//90 degree turn towards left
		{
			left_speed = 0;
			steer(left_speed, SPEED/2);
 748:	62 e3       	ldi	r22, 0x32	; 50
 74a:	80 e0       	ldi	r24, 0x00	; 0
 74c:	0e 94 5b 04 	call	0x8b6	; 0x8b6 <steer>
			prevState = mask;
 750:	80 ef       	ldi	r24, 0xF0	; 240
 752:	80 93 41 01 	sts	0x0141, r24
		}
		break;
 756:	08 95       	ret
		
		case 0b00001111:
		//90 degree turn towards right
		{
			right_speed = 0;
			steer(SPEED/2, right_speed);
 758:	60 e0       	ldi	r22, 0x00	; 0
 75a:	82 e3       	ldi	r24, 0x32	; 50
 75c:	0e 94 5b 04 	call	0x8b6	; 0x8b6 <steer>
			prevState = mask;
 760:	8f e0       	ldi	r24, 0x0F	; 15
 762:	80 93 41 01 	sts	0x0141, r24
		}
		break;
 766:	08 95       	ret
		
		case 0b11001100:
		// acute angle turn towards left
		{
			prevState = mask;
 768:	8c ec       	ldi	r24, 0xCC	; 204
 76a:	80 93 41 01 	sts	0x0141, r24
		}
		break;
 76e:	08 95       	ret
		
		case 0b11011000 :
		// acute angle turn towards left
		{
			angleFlag = ACUTE_ANGLE_LEFT;
 770:	81 e0       	ldi	r24, 0x01	; 1
 772:	80 93 42 01 	sts	0x0142, r24
			prevState = mask;
 776:	88 ed       	ldi	r24, 0xD8	; 216
 778:	80 93 41 01 	sts	0x0141, r24
		}
		break;
 77c:	08 95       	ret
		
		case 0b00110011:
		// acute angle turn towards right
		{
			angleFlag = ACUTE_ANGLE_RIGHT;
 77e:	82 e0       	ldi	r24, 0x02	; 2
 780:	80 93 42 01 	sts	0x0142, r24
			prevState = mask;
 784:	83 e3       	ldi	r24, 0x33	; 51
 786:	80 93 41 01 	sts	0x0141, r24
		}
		break;
 78a:	08 95       	ret
		
		case 0b00011011:
		// acute angle turn towards right
		{
			angleFlag = ACUTE_ANGLE_RIGHT;
 78c:	82 e0       	ldi	r24, 0x02	; 2
 78e:	80 93 42 01 	sts	0x0142, r24
			prevState = mask;
 792:	8b e1       	ldi	r24, 0x1B	; 27
 794:	80 93 41 01 	sts	0x0141, r24
		}
		break;
 798:	08 95       	ret
		
		case 0b11111000:
		//90 degree turn towards left
		{
			left_speed = 0;
			steer(left_speed, SPEED/2);
 79a:	62 e3       	ldi	r22, 0x32	; 50
 79c:	80 e0       	ldi	r24, 0x00	; 0
 79e:	0e 94 5b 04 	call	0x8b6	; 0x8b6 <steer>
			prevState = mask;
 7a2:	88 ef       	ldi	r24, 0xF8	; 248
 7a4:	80 93 41 01 	sts	0x0141, r24
		}
		break;
 7a8:	08 95       	ret
		
		case 0b00011111:
		//90 degree turn towards right
		{
			right_speed = 0;
			steer(SPEED/2, right_speed);
 7aa:	60 e0       	ldi	r22, 0x00	; 0
 7ac:	82 e3       	ldi	r24, 0x32	; 50
 7ae:	0e 94 5b 04 	call	0x8b6	; 0x8b6 <steer>
			prevState = mask;
 7b2:	8f e1       	ldi	r24, 0x1F	; 31
 7b4:	80 93 41 01 	sts	0x0141, r24
		}
		break;
 7b8:	08 95       	ret
		
		case 0b11011100:
		//acute angle turn towards left
		{
			angleFlag = ACUTE_ANGLE_LEFT;
 7ba:	81 e0       	ldi	r24, 0x01	; 1
 7bc:	80 93 42 01 	sts	0x0142, r24
			prevState = mask;
 7c0:	8c ed       	ldi	r24, 0xDC	; 220
 7c2:	80 93 41 01 	sts	0x0141, r24
		}
		break;
 7c6:	08 95       	ret
		
		case 0b00111011:
		//acute angle turn towards right
		{
			angleFlag = ACUTE_ANGLE_RIGHT;
 7c8:	82 e0       	ldi	r24, 0x02	; 2
 7ca:	80 93 42 01 	sts	0x0142, r24
			prevState = mask;
 7ce:	8b e3       	ldi	r24, 0x3B	; 59
 7d0:	80 93 41 01 	sts	0x0141, r24
		}
		break;
 7d4:	08 95       	ret
		
		case 0b11111100:
		//90 degree turn towards left
		{
			left_speed = 0;
			steer(left_speed, SPEED/2);
 7d6:	62 e3       	ldi	r22, 0x32	; 50
 7d8:	80 e0       	ldi	r24, 0x00	; 0
 7da:	0e 94 5b 04 	call	0x8b6	; 0x8b6 <steer>
			prevState = mask;
 7de:	8c ef       	ldi	r24, 0xFC	; 252
 7e0:	80 93 41 01 	sts	0x0141, r24
		}
		break;
 7e4:	08 95       	ret
		
		case 0b00111111:
		//90 degree turn towards right
		{
			left_speed = 0;
			steer(left_speed, SPEED/2);
 7e6:	62 e3       	ldi	r22, 0x32	; 50
 7e8:	80 e0       	ldi	r24, 0x00	; 0
 7ea:	0e 94 5b 04 	call	0x8b6	; 0x8b6 <steer>
			prevState = mask;
 7ee:	8f e3       	ldi	r24, 0x3F	; 63
 7f0:	80 93 41 01 	sts	0x0141, r24
		}
		break;
 7f4:	08 95       	ret
		
		case 0b11111110:
		//turn to left
		{
			right_speed = 0;
			steer(SPEED/2, right_speed);
 7f6:	60 e0       	ldi	r22, 0x00	; 0
 7f8:	82 e3       	ldi	r24, 0x32	; 50
 7fa:	0e 94 5b 04 	call	0x8b6	; 0x8b6 <steer>
			prevState = mask;
 7fe:	8e ef       	ldi	r24, 0xFE	; 254
 800:	80 93 41 01 	sts	0x0141, r24
		}
		break;
 804:	08 95       	ret
		
		case 0b01111111:
		//turn to right
		{
			left_speed = 0;
			steer(left_speed, SPEED/2);
 806:	62 e3       	ldi	r22, 0x32	; 50
 808:	80 e0       	ldi	r24, 0x00	; 0
 80a:	0e 94 5b 04 	call	0x8b6	; 0x8b6 <steer>
			prevState = mask;
 80e:	8f e7       	ldi	r24, 0x7F	; 127
 810:	80 93 41 01 	sts	0x0141, r24
		}
		break;
 814:	08 95       	ret
		
		case 0b11111111:
		//do nothing
		{
			forward(SPEED);
 816:	84 e6       	ldi	r24, 0x64	; 100
 818:	0e 94 4c 04 	call	0x898	; 0x898 <forward>
			prevState = mask;
 81c:	8f ef       	ldi	r24, 0xFF	; 255
 81e:	80 93 41 01 	sts	0x0141, r24
 822:	08 95       	ret

00000824 <__vector_29>:
#include "/RoboTec/RoboTec/RoboTec/Driver/Headers/USART.h"
#include <avr/interrupt.h>


ISR (ADC_vect)
{
 824:	1f 92       	push	r1
 826:	0f 92       	push	r0
 828:	0f b6       	in	r0, 0x3f	; 63
 82a:	0f 92       	push	r0
 82c:	11 24       	eor	r1, r1
 82e:	8f 93       	push	r24
 830:	9f 93       	push	r25
	adc_value = ADC;
 832:	80 91 78 00 	lds	r24, 0x0078
 836:	90 91 79 00 	lds	r25, 0x0079
 83a:	90 93 48 01 	sts	0x0148, r25
 83e:	80 93 47 01 	sts	0x0147, r24
}
 842:	9f 91       	pop	r25
 844:	8f 91       	pop	r24
 846:	0f 90       	pop	r0
 848:	0f be       	out	0x3f, r0	; 63
 84a:	0f 90       	pop	r0
 84c:	1f 90       	pop	r1
 84e:	18 95       	reti

00000850 <main>:
	
	
	//DIDR0 |= (1 << ADC0D) | (1 << ADC1D) | (1 << ADC4D) | (1 << ADC5D) | (1 << ADC6D);
	//DIDR2 |= (1 << ADC8D) | (1 << ADC9D) | (1 << ADC10D); 
	
	DDRB |=  (1<<DDB5) | (1<<DDB6) | (1 << DDB7) | (1 << DDB4);         //OCR1A and OCR1B...
 850:	84 b1       	in	r24, 0x04	; 4
 852:	80 6f       	ori	r24, 0xF0	; 240
 854:	84 b9       	out	0x04, r24	; 4
	DDRC |= (1 << DDC7);
 856:	3f 9a       	sbi	0x07, 7	; 7
	
	DDRD &= ~(1 << DDD7);
 858:	57 98       	cbi	0x0a, 7	; 10
	
	DDRB &= ~(1 << DDB0) & ~(1 << DDB1) & ~(1 << DDB2) & ~(1 << DDB3);
 85a:	84 b1       	in	r24, 0x04	; 4
 85c:	80 7f       	andi	r24, 0xF0	; 240
 85e:	84 b9       	out	0x04, r24	; 4
	DDRF &= ~(1 << DDF6) & ~(1 << DDF5) & ~(1 << DDF4);
 860:	80 b3       	in	r24, 0x10	; 16
 862:	8f 78       	andi	r24, 0x8F	; 143
 864:	80 bb       	out	0x10, r24	; 16
	
	
	PORTB &= ~(1 << PORTB0) & ~(1 << PORTB1) & ~(1 << PORTB2) & ~(1 << PORTB3);
 866:	85 b1       	in	r24, 0x05	; 5
 868:	80 7f       	andi	r24, 0xF0	; 240
 86a:	85 b9       	out	0x05, r24	; 5
	PORTF &= ~(1 << PORTF4) & ~(1 << PORTF5) & ~(1 << PORTF6) ;
 86c:	81 b3       	in	r24, 0x11	; 17
 86e:	8f 78       	andi	r24, 0x8F	; 143
 870:	81 bb       	out	0x11, r24	; 17
	PORTD &= ~(1 << PORTD7);
 872:	5f 98       	cbi	0x0b, 7	; 11
	
	DDRD |= (1 << DDD0);
 874:	50 9a       	sbi	0x0a, 0	; 10
	
	uart_init();                           //USART init
 876:	0e 94 c1 01 	call	0x382	; 0x382 <uart_init>
	//ADC_interuptInit();					   //ADC init
	pwm_init();                            //PWM init
 87a:	0e 94 75 01 	call	0x2ea	; 0x2ea <pwm_init>
	
	//
	uart_print("Initialisation finished.");
 87e:	83 e2       	ldi	r24, 0x23	; 35
 880:	91 e0       	ldi	r25, 0x01	; 1
 882:	0e 94 a0 01 	call	0x340	; 0x340 <uart_print>
	//sei();
	//forward(speed(30));
	
    while(1)
    {
		lineState = CheckSensor();
 886:	0e 94 d2 01 	call	0x3a4	; 0x3a4 <CheckSensor>
 88a:	80 93 49 01 	sts	0x0149, r24
	//	PORTD ^= 0x01; //DD0
		//_delay_ms(300);
		//uart_print_bits(lineState);
		ProcessLineState(lineState);
 88e:	80 91 49 01 	lds	r24, 0x0149
 892:	0e 94 db 01 	call	0x3b6	; 0x3b6 <ProcessLineState>
 896:	f7 cf       	rjmp	.-18     	; 0x886 <main+0x36>

00000898 <forward>:
void forward(uint8_t value)
{
	uint8_t tempSpeed = 0;
	int16_t count = 0;
	
	PORTC &= ~(1 << PORTC7);
 898:	47 98       	cbi	0x08, 7	; 8
	PORTB &= ~(1 << PORTB7);
 89a:	2f 98       	cbi	0x05, 7	; 5
	PORTF |= (1 << PORTF7);
 89c:	8f 9a       	sbi	0x11, 7	; 17
	PORTB |= (1 << PORTB4);
 89e:	2c 9a       	sbi	0x05, 4	; 5
	OCR1A = value;
 8a0:	90 e0       	ldi	r25, 0x00	; 0
 8a2:	90 93 89 00 	sts	0x0089, r25
 8a6:	80 93 88 00 	sts	0x0088, r24
	OCR1B = value + 5;	
 8aa:	05 96       	adiw	r24, 0x05	; 5
 8ac:	90 93 8b 00 	sts	0x008B, r25
 8b0:	80 93 8a 00 	sts	0x008A, r24
 8b4:	08 95       	ret

000008b6 <steer>:
}
void steer(uint8_t value_left, uint8_t value_right)
{
	OCR1A = value_left;
 8b6:	90 e0       	ldi	r25, 0x00	; 0
 8b8:	90 93 89 00 	sts	0x0089, r25
 8bc:	80 93 88 00 	sts	0x0088, r24
	OCR1B = value_right;
 8c0:	70 e0       	ldi	r23, 0x00	; 0
 8c2:	70 93 8b 00 	sts	0x008B, r23
 8c6:	60 93 8a 00 	sts	0x008A, r22
	
	PORTC &= ~(1 << PORTC7);
 8ca:	47 98       	cbi	0x08, 7	; 8
	PORTB &= ~(1 << PORTB7);
 8cc:	2f 98       	cbi	0x05, 7	; 5
	PORTF |= (1 << PORTF7);
 8ce:	8f 9a       	sbi	0x11, 7	; 17
	PORTB |= (1 << PORTB4);
 8d0:	2c 9a       	sbi	0x05, 4	; 5
 8d2:	08 95       	ret

000008d4 <__tablejump2__>:
 8d4:	ee 0f       	add	r30, r30
 8d6:	ff 1f       	adc	r31, r31

000008d8 <__tablejump__>:
 8d8:	05 90       	lpm	r0, Z+
 8da:	f4 91       	lpm	r31, Z
 8dc:	e0 2d       	mov	r30, r0
 8de:	09 94       	ijmp

000008e0 <_exit>:
 8e0:	f8 94       	cli

000008e2 <__stop_program>:
 8e2:	ff cf       	rjmp	.-2      	; 0x8e2 <__stop_program>
