+======================================================+
|     1-BIT COMPUTER ARCHITECTURE (Full System)        |
+======================================================+
|
| ----------------- 1. CONTROL UNIT (CU) ----------------
|
+------------------------------------------+
|  CONTROL UNIT (CU) - Timing & Control    |
|  (Instruction Decoder, State Counter)    |
+----------------------+-------------------+
                       |
                       | Control Signals (Load_A, ALU_Sel, Mem_W/R, JMP_Enable, etc.)
                       |
+----------------------+---------------------------------+

| ----------------- 2. CPU CORE (Data Path & Registers) ----------------
|
|              INTERNAL BUS (1-bit Data Path)           |
|                                                       |
+-----------------+---------------+---------------------+
| ACCUMULATOR (A) | ARITHMETIC    | INSTRUCTION         |
| (1-bit Register)| LOGIC UNIT    | REGISTER (IR)       |
| (1 D-Flip-Flop) | (ALU)         | (4-bit Opcode)      |
+----+------------+----+----------+---------------------+
     | ALU Input:      | Instruction Code (To CU)
     | (From A & Bus)  |
     |                 |
+----+-----------------+--------------------------+
| ADDRESS REGISTER (AR)| PROGRAM COUNTER (PC)     |
| (4-bit Address)      | (4-bit Counter)          |
+----------------------+--------------------------+
                       |
                       | ADDRESS BUS (4-bit Output)
                       |
+----------------------+---------------------------------+

| ----------------- 3. MEMORY & BOOT SYSTEM (RAM/ROM) ----------------
|
|  ADDRESS BUS (4-bit Input from PC/AR)    |
|                                          |
+-------------------+----------------------+
|                   |
| +-----------------+-----------------+
| |  RANDOM ACCESS MEMORY (RAM)     |
| |  (16 Locations x 4 Bits)        |
| +-----------------+-----------------+
|                   |
| +-------------------------------------+
| |  PSI/O BOOT ROM (Initialisation Code) |
| |  (Mapped to low addresses 0000-0003)  |
| +-------------------------------------+
|                   |
|                   | Data Bus (1-bit Data Path)
|                   |
+-------------------+--------------------------------+
|  I/O HANDLER LOGIC (Address Decoding)            |
|  +-------------------------------------+         |
|  | DECODER: Selects Input/Output Ports |         |
|  +-------------------------------------+         |
+--------------------------------------------------+
|                                                  |
|  I/O UNIT (Switches for Input, LEDs for Output)  |
|                                                  |
+--------------------------------------------------+

