Info: Starting: Create simulation model
Info: qsys-generate C:\arc\repo\sdram\cores\signal_tap\ocd.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\arc\repo\sdram\cores\signal_tap\ocd\simulation --family="Cyclone 10 LP" --part=10CL016YU256C8G
Progress: Loading signal_tap/ocd.qsys
Progress: Reading input file
Progress: Adding signaltap_ii_logic_analyzer_0 [altera_signaltap_ii_logic_analyzer 18.1]
Progress: Parameterizing module signaltap_ii_logic_analyzer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ocd: Generating ocd "ocd" for SIM_VERILOG
Info: signaltap_ii_logic_analyzer_0: "ocd" instantiated altera_signaltap_ii_logic_analyzer "signaltap_ii_logic_analyzer_0"
Info: ocd: Done "ocd" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\arc\repo\sdram\cores\signal_tap\ocd\ocd.spd --output-directory=C:/arc/repo/sdram/cores/signal_tap/ocd/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\arc\repo\sdram\cores\signal_tap\ocd\ocd.spd --output-directory=C:/arc/repo/sdram/cores/signal_tap/ocd/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/arc/repo/sdram/cores/signal_tap/ocd/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/arc/repo/sdram/cores/signal_tap/ocd/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/arc/repo/sdram/cores/signal_tap/ocd/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/arc/repo/sdram/cores/signal_tap/ocd/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/arc/repo/sdram/cores/signal_tap/ocd/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/arc/repo/sdram/cores/signal_tap/ocd/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\arc\repo\sdram\cores\signal_tap\ocd.qsys --block-symbol-file --output-directory=C:\arc\repo\sdram\cores\signal_tap\ocd --family="Cyclone 10 LP" --part=10CL016YU256C8G
Progress: Loading signal_tap/ocd.qsys
Progress: Reading input file
Progress: Adding signaltap_ii_logic_analyzer_0 [altera_signaltap_ii_logic_analyzer 18.1]
Progress: Parameterizing module signaltap_ii_logic_analyzer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\arc\repo\sdram\cores\signal_tap\ocd.qsys --synthesis=VERILOG --output-directory=C:\arc\repo\sdram\cores\signal_tap\ocd\synthesis --family="Cyclone 10 LP" --part=10CL016YU256C8G
Progress: Loading signal_tap/ocd.qsys
Progress: Reading input file
Progress: Adding signaltap_ii_logic_analyzer_0 [altera_signaltap_ii_logic_analyzer 18.1]
Progress: Parameterizing module signaltap_ii_logic_analyzer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ocd: Generating ocd "ocd" for QUARTUS_SYNTH
Info: signaltap_ii_logic_analyzer_0: "ocd" instantiated altera_signaltap_ii_logic_analyzer "signaltap_ii_logic_analyzer_0"
Info: ocd: Done "ocd" with 2 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
