# 02-connect-phase - UVM è¿æ¥é˜¶æ®µ

## ğŸ“š çŸ¥è¯†ç‚¹

- **connect_phase** æ‰§è¡Œé¡ºåºï¼ˆè‡ªé¡¶å‘ä¸‹ï¼‰
- **TLM ç«¯å£è¿æ¥** (`connect()`)
- **Driver-Sequencer è¿æ¥**
- **Analysis ç«¯å£è¿æ¥**

## ğŸ“– èƒŒæ™¯çŸ¥è¯†

### ä¸ build_phase çš„åŒºåˆ«

| ç‰¹æ€§ | build_phase | connect_phase |
|------|-------------|---------------|
| é¡ºåº | è‡ªåº•å‘ä¸Š | è‡ªé¡¶å‘ä¸‹ |
| æ—¶æœº | æ‰€æœ‰ç»„ä»¶åˆ›å»ºå | æ‰€æœ‰ç»„ä»¶è¿æ¥å‰ |
| ä»»åŠ¡ | åˆ›å»ºç»„ä»¶ | å»ºç«‹è¿æ¥ |

## ğŸ“‚ æ–‡ä»¶ç»“æ„

```
02-connect-phase/
â”œâ”€â”€ README.md
â”œâ”€â”€ Makefile
â””â”€â”€ examples/
    â””â”€â”€ 01_connect_phase.sv
```

## ğŸš€ å¿«é€Ÿå¼€å§‹

```bash
cd 02-uvm-phases/02-connect-phase
make
```

## ğŸ“ å…³é”®ä»£ç 

```systemverilog
virtual function void connect_phase(uvm_phase phase);
    super.connect_phase(phase);
    
    // Driver-Sequencer è¿æ¥
    driver.seq_item_port.connect(sequencer.seq_item_export);
    
    // Monitor-Scoreboard è¿æ¥
    monitor.ap.connect(scoreboard.analysis_export);
endfunction
```

---

**å¿«é€Ÿå¯¼èˆª**: [è¿”å›æ ¹ç›®å½•](../../README.md) | [ä¸Šä¸€ç« èŠ‚](../01-build-phase) | [ä¸‹ä¸€ç« èŠ‚](../03-end_of_elaboration)
