{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 26 10:19:21 2015 " "Info: Processing started: Mon Oct 26 10:19:21 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Info: Found entity 1: UART" {  } { { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Info: Found entity 1: UART_TX" {  } { { "UART_TX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_TX.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Info: Found entity 1: divider" {  } { { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/divider.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Info: Found entity 1: UART_RX" {  } { { "UART_RX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_RX.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "data packed UART.v(17) " "Warning (10227): Verilog HDL Port Declaration warning at UART.v(17): data type declaration for \"data\" declares packed dimensions but the port declaration declaration does not" {  } { { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 17 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "data UART.v(5) " "Info (10499): HDL info at UART.v(5): see declaration for object \"data\"" {  } { { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "data packed UART_TX.v(13) " "Warning (10227): Verilog HDL Port Declaration warning at UART_TX.v(13): data type declaration for \"data\" declares packed dimensions but the port declaration declaration does not" {  } { { "UART_TX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_TX.v" 13 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "data UART_TX.v(3) " "Info (10499): HDL info at UART_TX.v(3): see declaration for object \"data\"" {  } { { "UART_TX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_TX.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "data packed UART_RX.v(11) " "Warning (10227): Verilog HDL Port Declaration warning at UART_RX.v(11): data type declaration for \"data\" declares packed dimensions but the port declaration declaration does not" {  } { { "UART_RX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_RX.v" 11 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "data UART_RX.v(3) " "Info (10499): HDL info at UART_RX.v(3): see declaration for object \"data\"" {  } { { "UART_RX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_RX.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART " "Info: Elaborating entity \"UART\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "error UART.v(9) " "Warning (10034): Output port \"error\" at UART.v(9) has no driver" {  } { { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rdc UART.v(11) " "Warning (10034): Output port \"rdc\" at UART.v(11) has no driver" {  } { { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rdf UART.v(13) " "Warning (10034): Output port \"rdf\" at UART.v(13) has no driver" {  } { { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART_TX:U2 " "Info: Elaborating entity \"UART_TX\" for hierarchy \"UART_TX:U2\"" {  } { { "UART.v" "U2" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_TX.v(64) " "Warning (10230): Verilog HDL assignment warning at UART_TX.v(64): truncated value with size 32 to match size of target (4)" {  } { { "UART_TX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_TX.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider UART_TX:U2\|divider:U1 " "Info: Elaborating entity \"divider\" for hierarchy \"UART_TX:U2\|divider:U1\"" {  } { { "UART_TX.v" "U1" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_TX.v" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 divider.v(8) " "Warning (10230): Verilog HDL assignment warning at divider.v(8): truncated value with size 32 to match size of target (5)" {  } { { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/divider.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 divider.v(26) " "Warning (10230): Verilog HDL assignment warning at divider.v(26): truncated value with size 32 to match size of target (5)" {  } { { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/divider.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 9 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 26 10:19:22 2015 " "Info: Processing ended: Mon Oct 26 10:19:22 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
