0.6
2018.3
Dec  7 2018
00:33:28
E:/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim/glbl.v,1544155482,verilog,,,,glbl,,,,,,,,
E:/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sim_1/new/cpuclk_sim.v,1721015842,verilog,,,,cpuclk_sim,,,../../../../proj_single_cycle.srcs/sources_1/ip/cpuclk;../../../../proj_single_cycle.srcs/sources_1/new,,,,,
E:/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sim_1/new/miniRV_sim.v,1721377872,verilog,,,,miniRV_sim,,,../../../../proj_single_cycle.srcs/sources_1/ip/cpuclk;../../../../proj_single_cycle.srcs/sources_1/new,,,,,
E:/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/DRAM/sim/DRAM.v,1721016928,verilog,,E:/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/IROM/sim/IROM.v,,DRAM,,,../../../../proj_single_cycle.srcs/sources_1/ip/cpuclk;../../../../proj_single_cycle.srcs/sources_1/new,,,,,
E:/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/IROM/sim/IROM.v,1721372294,verilog,,E:/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v,,IROM,,,../../../../proj_single_cycle.srcs/sources_1/ip/cpuclk;../../../../proj_single_cycle.srcs/sources_1/new,,,,,
E:/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.v,1721015800,verilog,,E:/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/ALU.v,,cpuclk,,,../../../../proj_single_cycle.srcs/sources_1/ip/cpuclk;../../../../proj_single_cycle.srcs/sources_1/new,,,,,
E:/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v,1721015800,verilog,,E:/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.v,,cpuclk_clk_wiz,,,../../../../proj_single_cycle.srcs/sources_1/ip/cpuclk;../../../../proj_single_cycle.srcs/sources_1/new,,,,,
E:/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/ALU.v,1721270804,verilog,,E:/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Bridge.v,E:/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/defines.vh,ALU,,,../../../../proj_single_cycle.srcs/sources_1/ip/cpuclk;../../../../proj_single_cycle.srcs/sources_1/new,,,,,
E:/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Bridge.v,1721270804,verilog,,E:/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Ctrl.v,E:/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/defines.vh,Bridge,,,../../../../proj_single_cycle.srcs/sources_1/ip/cpuclk;../../../../proj_single_cycle.srcs/sources_1/new,,,,,
E:/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Ctrl.v,1721270804,verilog,,E:/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/NPC.v,E:/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/defines.vh,Ctrl,,,../../../../proj_single_cycle.srcs/sources_1/ip/cpuclk;../../../../proj_single_cycle.srcs/sources_1/new,,,,,
E:/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/NPC.v,1721270804,verilog,,E:/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/PC.v,,NPC,,,../../../../proj_single_cycle.srcs/sources_1/ip/cpuclk;../../../../proj_single_cycle.srcs/sources_1/new,,,,,
E:/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/PC.v,1721270804,verilog,,E:/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/RF.v,,PC,,,../../../../proj_single_cycle.srcs/sources_1/ip/cpuclk;../../../../proj_single_cycle.srcs/sources_1/new,,,,,
E:/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/RF.v,1721270804,verilog,,E:/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/SEXT.v,,RF,,,../../../../proj_single_cycle.srcs/sources_1/ip/cpuclk;../../../../proj_single_cycle.srcs/sources_1/new,,,,,
E:/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/SEXT.v,1721270804,verilog,,E:/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/button.v,E:/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/defines.vh,SEXT,,,../../../../proj_single_cycle.srcs/sources_1/ip/cpuclk;../../../../proj_single_cycle.srcs/sources_1/new,,,,,
E:/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/button.v,1721371200,verilog,,E:/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/counter.v,,button,,,../../../../proj_single_cycle.srcs/sources_1/ip/cpuclk;../../../../proj_single_cycle.srcs/sources_1/new,,,,,
E:/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/counter.v,1721373930,verilog,,E:/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/dig.v,,counter,,,../../../../proj_single_cycle.srcs/sources_1/ip/cpuclk;../../../../proj_single_cycle.srcs/sources_1/new,,,,,
E:/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/defines.vh,1721273646,verilog,,,,,,,,,,,,
E:/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/dig.v,1721381138,verilog,,E:/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/led.v,E:/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/defines.vh,dig,,,../../../../proj_single_cycle.srcs/sources_1/ip/cpuclk;../../../../proj_single_cycle.srcs/sources_1/new,,,,,
E:/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/led.v,1721302978,verilog,,E:/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v,E:/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/defines.vh,led,,,../../../../proj_single_cycle.srcs/sources_1/ip/cpuclk;../../../../proj_single_cycle.srcs/sources_1/new,,,,,
E:/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v,1721374392,verilog,,E:/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/myCPU.v,E:/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/defines.vh,miniRV_SoC,,,../../../../proj_single_cycle.srcs/sources_1/ip/cpuclk;../../../../proj_single_cycle.srcs/sources_1/new,,,,,
E:/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/myCPU.v,1721377686,verilog,,E:/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/switch.v,E:/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/defines.vh,myCPU,,,../../../../proj_single_cycle.srcs/sources_1/ip/cpuclk;../../../../proj_single_cycle.srcs/sources_1/new,,,,,
E:/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/switch.v,1721371264,verilog,,E:/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sim_1/new/miniRV_sim.v,,switch,,,../../../../proj_single_cycle.srcs/sources_1/ip/cpuclk;../../../../proj_single_cycle.srcs/sources_1/new,,,,,
