#! /c/iverilog/bin/vvp
:ivl_version "0.9.4 " "(v0_9_4)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00661088 .scope module, "Exemplo0043" "Exemplo0043" 2 60;
 .timescale 0 0;
v00624B28_0 .net "clock", 0 0, v00624A68_0; 1 drivers
v00623658_0 .net "p1", 0 0, v0062D8A0_0; 1 drivers
v006236B0_0 .net "p2", 0 0, v0062D7F0_0; 1 drivers
v00623708_0 .net "p3", 0 0, v0062E4A8_0; 1 drivers
v00622C58_0 .net "p4", 0 0, v0062AA28_0; 1 drivers
S_00661330 .scope module, "clk" "clock" 2 62, 3 1, S_00661088;
 .timescale 0 0;
v00624A68_0 .var "clk", 0 0;
S_006612A8 .scope module, "pls1" "pulse1" 2 64, 2 9, S_00661088;
 .timescale 0 0;
v0062D848_0 .alias "clock", 0 0, v00624B28_0;
v0062D8A0_0 .var "signal", 0 0;
S_00661220 .scope module, "pls2" "pulse2" 2 65, 2 24, S_00661088;
 .timescale 0 0;
v0062E500_0 .alias "clock", 0 0, v00624B28_0;
v0062D7F0_0 .var "signal", 0 0;
E_006299D8 .event posedge, v0062A878_0;
S_00661198 .scope module, "pls3" "pulse3" 2 66, 2 35, S_00661088;
 .timescale 0 0;
v0062E450_0 .alias "clock", 0 0, v00624B28_0;
v0062E4A8_0 .var "signal", 0 0;
S_00661110 .scope module, "pls4" "pulse4" 2 67, 2 47, S_00661088;
 .timescale 0 0;
v0062A878_0 .alias "clock", 0 0, v00624B28_0;
v0062AA28_0 .var "signal", 0 0;
E_00629618 .event negedge, v0062A878_0;
    .scope S_00661330;
T_0 ;
    %set/v v00624A68_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00661330;
T_1 ;
    %delay 12, 0;
    %load/v 8, v00624A68_0, 1;
    %inv 8, 1;
    %set/v v00624A68_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_006612A8;
T_2 ;
    %wait E_006299D8;
    %set/v v0062D8A0_0, 1, 1;
    %delay 4, 0;
    %set/v v0062D8A0_0, 0, 1;
    %delay 4, 0;
    %set/v v0062D8A0_0, 1, 1;
    %delay 4, 0;
    %set/v v0062D8A0_0, 0, 1;
    %delay 4, 0;
    %set/v v0062D8A0_0, 1, 1;
    %delay 4, 0;
    %set/v v0062D8A0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_00661220;
T_3 ;
    %wait E_006299D8;
    %set/v v0062D7F0_0, 1, 1;
    %delay 5, 0;
    %set/v v0062D7F0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00661198;
T_4 ;
    %wait E_00629618;
    %set/v v0062E4A8_0, 1, 1;
    %delay 15, 0;
    %set/v v0062E4A8_0, 0, 1;
    %delay 15, 0;
    %set/v v0062E4A8_0, 1, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_00661110;
T_5 ;
    %wait E_00629618;
    %set/v v0062AA28_0, 1, 1;
    %delay 20, 0;
    %set/v v0062AA28_0, 0, 1;
    %delay 20, 0;
    %set/v v0062AA28_0, 1, 1;
    %delay 20, 0;
    %set/v v0062AA28_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_00661088;
T_6 ;
    %vpi_call 2 69 "$dumpfile", "Exemplo0043.vcd";
    %vpi_call 2 70 "$dumpvars", 2'sb01, v00624B28_0, v00623658_0, v006236B0_0, v00623708_0, v00622C58_0;
    %delay 480, 0;
    %vpi_call 2 71 "$finish";
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "C:\Users\Brock\pedLoc\Aulas\puccdc2\terrorVerilog\Guia06\Exemplo0043.v";
    "./clock.v";
