Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Aug  9 11:23:37 2023
| Host         : DESKTOP-LROIF6R running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file spi_one_ch_control_sets_placed.rpt
| Design       : spi_one_ch
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               6 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              91 |           25 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|   Clock Signal   |                            Enable Signal                            | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+---------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_i_IBUF_BUFG | mod_spi/mod_spiw/mod_fsm_w/FSM_sequential_present_state_reg[1]_0[0] | rst_i_IBUF       |                2 |              5 |         2.50 |
|  clk_i_IBUF_BUFG |                                                                     | rst_i_IBUF       |                3 |              6 |         2.00 |
|  clk_i_IBUF_BUFG | mod_spi/mod_spir/mod_fsm/FSM_onehot_present_state_reg[3]_1[0]       | rst_i_IBUF       |                1 |              6 |         6.00 |
|  clk_i_IBUF_BUFG | mod_spi/mod_spiw/mod_fsm_w/FSM_sequential_present_state_reg[2]_0[0] | rst_i_IBUF       |                2 |              6 |         3.00 |
|  clk_i_IBUF_BUFG | mod_spi/mod_spir/mod_fsm/FSM_onehot_present_state[7]_i_1_n_0        | rst_i_IBUF       |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | mod_spi/mod_spiw/mod_fsm_w/E[0]                                     | rst_i_IBUF       |                2 |              9 |         4.50 |
|  clk_i_IBUF_BUFG | mod_spi/mod_spir/mod_fsm/Q[2]                                       | rst_i_IBUF       |                4 |             12 |         3.00 |
|  clk_i_IBUF_BUFG | mod_spi/mod_spir/mod_fsm/E[0]                                       | rst_i_IBUF       |                4 |             16 |         4.00 |
|  clk_i_IBUF_BUFG | mod_tick/mod_timer/reg_q[0]_i_1__2_n_0                              | rst_i_IBUF       |                8 |             29 |         3.62 |
+------------------+---------------------------------------------------------------------+------------------+------------------+----------------+--------------+


