Running: C:\Xilinx_ISE_Design_Suite\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Rosswell/Documents/ISA_440/ALU_32-Bit/ALU32_TestBench_isim_beh.exe -prj C:/Users/Rosswell/Documents/ISA_440/ALU_32-Bit/ALU32_TestBench_beh.prj work.ALU32_TestBench work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Rosswell/Documents/ISA_440/ALU_32-Bit/MPY_32.v" into library work
Analyzing Verilog file "C:/Users/Rosswell/Documents/ISA_440/ALU_32-Bit/MIPS_32.v" into library work
WARNING:HDLCompiler:327 - "C:/Users/Rosswell/Documents/ISA_440/ALU_32-Bit/MIPS_32.v" Line 24: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "C:/Users/Rosswell/Documents/ISA_440/ALU_32-Bit/MIPS_32.v" Line 25: Concatenation with unsized literal; will interpret as 32 bits
Analyzing Verilog file "C:/Users/Rosswell/Documents/ISA_440/ALU_32-Bit/DIV_32.v" into library work
Analyzing Verilog file "C:/Users/Rosswell/Documents/ISA_440/ALU_32-Bit/ALU_32.v" into library work
Analyzing Verilog file "C:/Users/Rosswell/Documents/ISA_440/ALU_32-Bit/MIPS_ALU32_TB.v" into library work
Analyzing Verilog file "C:/Xilinx_ISE_Design_Suite/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:327 - "C:/Users/Rosswell/Documents/ISA_440/ALU_32-Bit/MIPS_32.v" Line 24: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "C:/Users/Rosswell/Documents/ISA_440/ALU_32-Bit/MIPS_32.v" Line 25: Concatenation with unsized literal; will interpret as 32 bits
Completed static elaboration
Fuse Memory Usage: 160368 KB
Fuse CPU Usage: 515 ms
Compiling module MIPS_32
WARNING:HDLCompiler:1007 - "C:/Users/Rosswell/Documents/ISA_440/ALU_32-Bit/MPY_32.v" Line 17: Element index 63 into Y_hi is out of bounds
Compiling module MPY_32
Compiling module DIV_32
Compiling module ALU_32
Compiling module ALU32_TestBench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable C:/Users/Rosswell/Documents/ISA_440/ALU_32-Bit/ALU32_TestBench_isim_beh.exe
Fuse Memory Usage: 165844 KB
Fuse CPU Usage: 639 ms
