{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1672373420106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672373420106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 30 12:10:20 2022 " "Processing started: Fri Dec 30 12:10:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672373420106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672373420106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final -c final " "Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672373420106 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1672373420580 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1672373420580 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Checkkeypad.v(12) " "Verilog HDL information at Checkkeypad.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "Checkkeypad.v" "" { Text "C:/intelFPGA_lite/guess_number/Checkkeypad.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1672373428842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checkkeypad.v 1 1 " "Found 1 design units, including 1 entities, in source file checkkeypad.v" { { "Info" "ISGN_ENTITY_NAME" "1 Checkkeypad " "Found entity 1: Checkkeypad" {  } { { "Checkkeypad.v" "" { Text "C:/intelFPGA_lite/guess_number/Checkkeypad.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672373428842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672373428842 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Mode.v " "Can't analyze file -- file Mode.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1672373428859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencydivider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencydivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrequencyDivider " "Found entity 1: FrequencyDivider" {  } { { "FrequencyDivider.v" "" { Text "C:/intelFPGA_lite/guess_number/FrequencyDivider.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672373428859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672373428859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "match.v 1 1 " "Found 1 design units, including 1 entities, in source file match.v" { { "Info" "ISGN_ENTITY_NAME" "1 Match " "Found entity 1: Match" {  } { { "Match.v" "" { Text "C:/intelFPGA_lite/guess_number/Match.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672373428859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672373428859 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SevenDisplay.v(12) " "Verilog HDL information at SevenDisplay.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "SevenDisplay.v" "" { Text "C:/intelFPGA_lite/guess_number/SevenDisplay.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1672373428859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevendisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file sevendisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenDisplay " "Found entity 1: SevenDisplay" {  } { { "SevenDisplay.v" "" { Text "C:/intelFPGA_lite/guess_number/SevenDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672373428859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672373428859 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "final final.v(1) " "Verilog HDL Declaration warning at final.v(1): \"final\" is SystemVerilog-2005 keyword" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/guess_number/final.v" 1 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1672373428871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.v 1 1 " "Found 1 design units, including 1 entities, in source file final.v" { { "Info" "ISGN_ENTITY_NAME" "1 final " "Found entity 1: final" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/guess_number/final.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672373428872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672373428872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dotmatrix.v 1 1 " "Found 1 design units, including 1 entities, in source file dotmatrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 DotMatrix " "Found entity 1: DotMatrix" {  } { { "DotMatrix.v" "" { Text "C:/intelFPGA_lite/guess_number/DotMatrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672373428872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672373428872 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "TimeExpire FrequencyDivider.v 2 FrequencyDivider2.v(2) " "Verilog HDL macro warning at FrequencyDivider2.v(2): overriding existing definition for macro \"TimeExpire\", which was defined in \"FrequencyDivider.v\", line 2" {  } { { "FrequencyDivider2.v" "" { Text "C:/intelFPGA_lite/guess_number/FrequencyDivider2.v" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1672373428872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencydivider2.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencydivider2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrequencyDivider2 " "Found entity 1: FrequencyDivider2" {  } { { "FrequencyDivider2.v" "" { Text "C:/intelFPGA_lite/guess_number/FrequencyDivider2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672373428872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672373428872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clear.v 1 1 " "Found 1 design units, including 1 entities, in source file clear.v" { { "Info" "ISGN_ENTITY_NAME" "1 clear " "Found entity 1: clear" {  } { { "clear.v" "" { Text "C:/intelFPGA_lite/guess_number/clear.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672373428872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672373428872 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "final.v(20) " "Verilog HDL Instantiation warning at final.v(20): instance has no name" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/guess_number/final.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1672373428872 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final " "Elaborating entity \"final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1672373428904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrequencyDivider FrequencyDivider:fd " "Elaborating entity \"FrequencyDivider\" for hierarchy \"FrequencyDivider:fd\"" {  } { { "final.v" "fd" { Text "C:/intelFPGA_lite/guess_number/final.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672373428904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrequencyDivider2 FrequencyDivider2:fd2 " "Elaborating entity \"FrequencyDivider2\" for hierarchy \"FrequencyDivider2:fd2\"" {  } { { "final.v" "fd2" { Text "C:/intelFPGA_lite/guess_number/final.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672373428904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Checkkeypad Checkkeypad:cp " "Elaborating entity \"Checkkeypad\" for hierarchy \"Checkkeypad:cp\"" {  } { { "final.v" "cp" { Text "C:/intelFPGA_lite/guess_number/final.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672373428904 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "keypadDelay Checkkeypad.v(10) " "Verilog HDL or VHDL warning at Checkkeypad.v(10): object \"keypadDelay\" assigned a value but never read" {  } { { "Checkkeypad.v" "" { Text "C:/intelFPGA_lite/guess_number/Checkkeypad.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1672373428904 "|final|Checkkeypad:cp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clear clear:comb_3 " "Elaborating entity \"clear\" for hierarchy \"clear:comb_3\"" {  } { { "final.v" "comb_3" { Text "C:/intelFPGA_lite/guess_number/final.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672373428904 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "clear.v(15) " "Verilog HDL warning at clear.v(15): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "clear.v" "" { Text "C:/intelFPGA_lite/guess_number/clear.v" 15 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1672373428904 "|final|clear:comb_3"}
{ "Warning" "WSGN_SEARCH_FILE" "controller.v 1 1 " "Using design file controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672373428932 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:md " "Elaborating entity \"Controller\" for hierarchy \"Controller:md\"" {  } { { "final.v" "md" { Text "C:/intelFPGA_lite/guess_number/final.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 controller.v(31) " "Verilog HDL assignment warning at controller.v(31): truncated value with size 32 to match size of target (2)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 controller.v(33) " "Verilog HDL assignment warning at controller.v(33): truncated value with size 32 to match size of target (2)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 controller.v(35) " "Verilog HDL assignment warning at controller.v(35): truncated value with size 32 to match size of target (2)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 controller.v(37) " "Verilog HDL assignment warning at controller.v(37): truncated value with size 32 to match size of target (2)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit_state controller.v(39) " "Verilog HDL Always Construct warning at controller.v(39): variable \"digit_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 controller.v(39) " "Verilog HDL assignment warning at controller.v(39): truncated value with size 4 to match size of target (2)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state controller.v(45) " "Verilog HDL Always Construct warning at controller.v(45): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit_state controller.v(47) " "Verilog HDL Always Construct warning at controller.v(47): variable \"digit_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controller.v(47) " "Verilog HDL Case Statement warning at controller.v(47): incomplete case statement has no default case item" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 47 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit_state controller.v(56) " "Verilog HDL Always Construct warning at controller.v(56): variable \"digit_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controller.v(56) " "Verilog HDL Case Statement warning at controller.v(56): incomplete case statement has no default case item" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 56 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q4 controller.v(43) " "Verilog HDL Always Construct warning at controller.v(43): inferring latch(es) for variable \"q4\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q3 controller.v(43) " "Verilog HDL Always Construct warning at controller.v(43): inferring latch(es) for variable \"q3\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q2 controller.v(43) " "Verilog HDL Always Construct warning at controller.v(43): inferring latch(es) for variable \"q2\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q1 controller.v(43) " "Verilog HDL Always Construct warning at controller.v(43): inferring latch(es) for variable \"q1\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a4 controller.v(43) " "Verilog HDL Always Construct warning at controller.v(43): inferring latch(es) for variable \"a4\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a3 controller.v(43) " "Verilog HDL Always Construct warning at controller.v(43): inferring latch(es) for variable \"a3\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a2 controller.v(43) " "Verilog HDL Always Construct warning at controller.v(43): inferring latch(es) for variable \"a2\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a1 controller.v(43) " "Verilog HDL Always Construct warning at controller.v(43): inferring latch(es) for variable \"a1\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[0\] controller.v(56) " "Inferred latch for \"a1\[0\]\" at controller.v(56)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[1\] controller.v(56) " "Inferred latch for \"a1\[1\]\" at controller.v(56)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[2\] controller.v(56) " "Inferred latch for \"a1\[2\]\" at controller.v(56)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[3\] controller.v(56) " "Inferred latch for \"a1\[3\]\" at controller.v(56)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a2\[0\] controller.v(56) " "Inferred latch for \"a2\[0\]\" at controller.v(56)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a2\[1\] controller.v(56) " "Inferred latch for \"a2\[1\]\" at controller.v(56)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a2\[2\] controller.v(56) " "Inferred latch for \"a2\[2\]\" at controller.v(56)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a2\[3\] controller.v(56) " "Inferred latch for \"a2\[3\]\" at controller.v(56)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a3\[0\] controller.v(56) " "Inferred latch for \"a3\[0\]\" at controller.v(56)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a3\[1\] controller.v(56) " "Inferred latch for \"a3\[1\]\" at controller.v(56)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a3\[2\] controller.v(56) " "Inferred latch for \"a3\[2\]\" at controller.v(56)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a3\[3\] controller.v(56) " "Inferred latch for \"a3\[3\]\" at controller.v(56)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a4\[0\] controller.v(56) " "Inferred latch for \"a4\[0\]\" at controller.v(56)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a4\[1\] controller.v(56) " "Inferred latch for \"a4\[1\]\" at controller.v(56)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a4\[2\] controller.v(56) " "Inferred latch for \"a4\[2\]\" at controller.v(56)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a4\[3\] controller.v(56) " "Inferred latch for \"a4\[3\]\" at controller.v(56)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q1\[0\] controller.v(56) " "Inferred latch for \"q1\[0\]\" at controller.v(56)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q1\[1\] controller.v(56) " "Inferred latch for \"q1\[1\]\" at controller.v(56)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q1\[2\] controller.v(56) " "Inferred latch for \"q1\[2\]\" at controller.v(56)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q1\[3\] controller.v(56) " "Inferred latch for \"q1\[3\]\" at controller.v(56)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q2\[0\] controller.v(56) " "Inferred latch for \"q2\[0\]\" at controller.v(56)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q2\[1\] controller.v(56) " "Inferred latch for \"q2\[1\]\" at controller.v(56)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q2\[2\] controller.v(56) " "Inferred latch for \"q2\[2\]\" at controller.v(56)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q2\[3\] controller.v(56) " "Inferred latch for \"q2\[3\]\" at controller.v(56)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q3\[0\] controller.v(56) " "Inferred latch for \"q3\[0\]\" at controller.v(56)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q3\[1\] controller.v(56) " "Inferred latch for \"q3\[1\]\" at controller.v(56)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q3\[2\] controller.v(56) " "Inferred latch for \"q3\[2\]\" at controller.v(56)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q3\[3\] controller.v(56) " "Inferred latch for \"q3\[3\]\" at controller.v(56)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q4\[0\] controller.v(56) " "Inferred latch for \"q4\[0\]\" at controller.v(56)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q4\[1\] controller.v(56) " "Inferred latch for \"q4\[1\]\" at controller.v(56)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q4\[2\] controller.v(56) " "Inferred latch for \"q4\[2\]\" at controller.v(56)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q4\[3\] controller.v(56) " "Inferred latch for \"q4\[3\]\" at controller.v(56)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/guess_number/controller.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|Controller:md"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Match Match:mt " "Elaborating entity \"Match\" for hierarchy \"Match:mt\"" {  } { { "final.v" "mt" { Text "C:/intelFPGA_lite/guess_number/final.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenDisplay SevenDisplay:sd " "Elaborating entity \"SevenDisplay\" for hierarchy \"SevenDisplay:sd\"" {  } { { "final.v" "sd" { Text "C:/intelFPGA_lite/guess_number/final.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DotMatrix DotMatrix:dm " "Elaborating entity \"DotMatrix\" for hierarchy \"DotMatrix:dm\"" {  } { { "final.v" "dm" { Text "C:/intelFPGA_lite/guess_number/final.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 DotMatrix.v(19) " "Verilog HDL assignment warning at DotMatrix.v(19): truncated value with size 32 to match size of target (3)" {  } { { "DotMatrix.v" "" { Text "C:/intelFPGA_lite/guess_number/DotMatrix.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672373428932 "|final|DotMatrix:dm"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1672373429259 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o1\[0\] VCC " "Pin \"o1\[0\]\" is stuck at VCC" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/guess_number/final.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672373429497 "|final|o1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o1\[1\] VCC " "Pin \"o1\[1\]\" is stuck at VCC" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/guess_number/final.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672373429497 "|final|o1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o1\[2\] GND " "Pin \"o1\[2\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/guess_number/final.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672373429497 "|final|o1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o1\[3\] GND " "Pin \"o1\[3\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/guess_number/final.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672373429497 "|final|o1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o1\[4\] GND " "Pin \"o1\[4\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/guess_number/final.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672373429497 "|final|o1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o1\[5\] GND " "Pin \"o1\[5\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/guess_number/final.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672373429497 "|final|o1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o1\[6\] GND " "Pin \"o1\[6\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/guess_number/final.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672373429497 "|final|o1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o2\[1\] GND " "Pin \"o2\[1\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/guess_number/final.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672373429497 "|final|o2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o3\[0\] GND " "Pin \"o3\[0\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/guess_number/final.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672373429497 "|final|o3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o3\[1\] GND " "Pin \"o3\[1\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/guess_number/final.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672373429497 "|final|o3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o3\[2\] GND " "Pin \"o3\[2\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/guess_number/final.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672373429497 "|final|o3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o3\[3\] VCC " "Pin \"o3\[3\]\" is stuck at VCC" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/guess_number/final.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672373429497 "|final|o3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o3\[4\] GND " "Pin \"o3\[4\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/guess_number/final.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672373429497 "|final|o3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o3\[5\] GND " "Pin \"o3\[5\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/guess_number/final.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672373429497 "|final|o3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o3\[6\] GND " "Pin \"o3\[6\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/guess_number/final.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672373429497 "|final|o3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o4\[1\] GND " "Pin \"o4\[1\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/guess_number/final.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672373429497 "|final|o4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot_col1\[0\] GND " "Pin \"dot_col1\[0\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/guess_number/final.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672373429497 "|final|dot_col1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot_col1\[7\] GND " "Pin \"dot_col1\[7\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/guess_number/final.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672373429497 "|final|dot_col1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot_col2\[0\] GND " "Pin \"dot_col2\[0\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/guess_number/final.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672373429497 "|final|dot_col2[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1672373429497 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1672373429551 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/guess_number/output_files/final.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/guess_number/output_files/final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672373429764 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1672373429850 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672373429850 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "digit\[0\] " "No output dependent on input pin \"digit\[0\]\"" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/guess_number/final.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672373429896 "|final|digit[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "digit\[1\] " "No output dependent on input pin \"digit\[1\]\"" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/guess_number/final.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672373429896 "|final|digit[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "digit\[2\] " "No output dependent on input pin \"digit\[2\]\"" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/guess_number/final.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672373429896 "|final|digit[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "digit\[3\] " "No output dependent on input pin \"digit\[3\]\"" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/guess_number/final.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672373429896 "|final|digit[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1672373429896 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "307 " "Implemented 307 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1672373429896 ""} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1672373429896 ""} { "Info" "ICUT_CUT_TM_LCELLS" "227 " "Implemented 227 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1672373429896 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1672373429896 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672373429912 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 30 12:10:29 2022 " "Processing ended: Fri Dec 30 12:10:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672373429912 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672373429912 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672373429912 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1672373429912 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1672373431105 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672373431124 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 30 12:10:30 2022 " "Processing started: Fri Dec 30 12:10:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672373431124 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1672373431124 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off final -c final " "Command: quartus_fit --read_settings_files=off --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1672373431124 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1672373431238 ""}
{ "Info" "0" "" "Project  = final" {  } {  } 0 0 "Project  = final" 0 0 "Fitter" 0 0 1672373431238 ""}
{ "Info" "0" "" "Revision = final" {  } {  } 0 0 "Revision = final" 0 0 "Fitter" 0 0 1672373431238 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1672373431357 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1672373431357 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "final 5CEFA4F23C7 " "Selected device 5CEFA4F23C7 for design \"final\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1672373431373 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1672373431405 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1672373431405 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1672373431593 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1672373431609 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1672373431802 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1672373434501 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 64 global CLKCTRL_G6 " "clk~inputCLKENA0 with 64 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1672373434583 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1672373434583 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672373434583 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1672373434590 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1672373434590 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1672373434590 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1672373434590 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1672373434590 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1672373434590 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1672373435105 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final.sdc " "Synopsys Design Constraints File file not found: 'final.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1672373435105 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1672373435105 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1672373435105 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1672373435105 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1672373435105 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1672373435122 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1672373435122 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1672373435122 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672373435186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1672373436646 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1672373436859 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672373437358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1672373437709 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1672373438318 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672373438318 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1672373439232 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/guess_number/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1672373441219 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1672373441219 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1672373443737 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1672373443737 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672373443737 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.48 " "Total time spent on timing analysis during the Fitter is 0.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1672373444875 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1672373444875 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1672373445285 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1672373445285 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1672373446193 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672373449499 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/guess_number/output_files/final.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/guess_number/output_files/final.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1672373449660 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6261 " "Peak virtual memory: 6261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672373450166 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 30 12:10:50 2022 " "Processing ended: Fri Dec 30 12:10:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672373450166 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672373450166 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672373450166 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1672373450166 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1672373451259 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672373451273 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 30 12:10:51 2022 " "Processing started: Fri Dec 30 12:10:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672373451273 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1672373451273 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off final -c final " "Command: quartus_asm --read_settings_files=off --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1672373451273 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1672373451872 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1672373453639 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4814 " "Peak virtual memory: 4814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672373453821 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 30 12:10:53 2022 " "Processing ended: Fri Dec 30 12:10:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672373453821 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672373453821 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672373453821 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1672373453821 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1672373454476 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1672373454975 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672373454994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 30 12:10:54 2022 " "Processing started: Fri Dec 30 12:10:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672373454994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1672373454994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta final -c final " "Command: quartus_sta final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1672373454994 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1672373455123 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1672373455677 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1672373455677 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672373455710 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672373455710 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1672373455966 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final.sdc " "Synopsys Design Constraints File file not found: 'final.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1672373455982 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1672373455982 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state state " "create_clock -period 1.000 -name state state" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1672373455982 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FrequencyDivider:fd\|clk_div FrequencyDivider:fd\|clk_div " "create_clock -period 1.000 -name FrequencyDivider:fd\|clk_div FrequencyDivider:fd\|clk_div" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1672373455982 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1672373455982 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FrequencyDivider2:fd2\|clk_div FrequencyDivider2:fd2\|clk_div " "create_clock -period 1.000 -name FrequencyDivider2:fd2\|clk_div FrequencyDivider2:fd2\|clk_div" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1672373455982 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1672373455982 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1672373455982 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1672373455998 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1672373455998 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1672373456009 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1672373456026 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1672373456026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.127 " "Worst-case setup slack is -7.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373456026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373456026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.127             -76.780 FrequencyDivider2:fd2\|clk_div  " "   -7.127             -76.780 FrequencyDivider2:fd2\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373456026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.861            -265.396 clk  " "   -5.861            -265.396 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373456026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.838            -140.437 state  " "   -4.838            -140.437 state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373456026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.040             -19.226 FrequencyDivider:fd\|clk_div  " "   -2.040             -19.226 FrequencyDivider:fd\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373456026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672373456026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.439 " "Worst-case hold slack is 0.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373456026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373456026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 clk  " "    0.439               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373456026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.550               0.000 FrequencyDivider2:fd2\|clk_div  " "    0.550               0.000 FrequencyDivider2:fd2\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373456026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.708               0.000 state  " "    0.708               0.000 state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373456026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.892               0.000 FrequencyDivider:fd\|clk_div  " "    0.892               0.000 FrequencyDivider:fd\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373456026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672373456026 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672373456026 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672373456026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373456026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373456026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -65.886 clk  " "   -0.538             -65.886 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373456026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -19.284 FrequencyDivider2:fd2\|clk_div  " "   -0.538             -19.284 FrequencyDivider2:fd2\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373456026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -10.139 FrequencyDivider:fd\|clk_div  " "   -0.538             -10.139 FrequencyDivider:fd\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373456026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.062              -0.133 state  " "   -0.062              -0.133 state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373456026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672373456026 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1672373456043 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1672373456075 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1672373457367 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1672373457478 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1672373457493 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1672373457493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.106 " "Worst-case setup slack is -7.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373457493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373457493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.106             -76.304 FrequencyDivider2:fd2\|clk_div  " "   -7.106             -76.304 FrequencyDivider2:fd2\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373457493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.948            -265.597 clk  " "   -5.948            -265.597 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373457493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.597            -132.558 state  " "   -4.597            -132.558 state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373457493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.047             -18.909 FrequencyDivider:fd\|clk_div  " "   -2.047             -18.909 FrequencyDivider:fd\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373457493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672373457493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.390 " "Worst-case hold slack is 0.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373457493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373457493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 state  " "    0.390               0.000 state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373457493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 clk  " "    0.447               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373457493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.563               0.000 FrequencyDivider2:fd2\|clk_div  " "    0.563               0.000 FrequencyDivider2:fd2\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373457493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.900               0.000 FrequencyDivider:fd\|clk_div  " "    0.900               0.000 FrequencyDivider:fd\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373457493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672373457493 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672373457493 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672373457493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373457493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373457493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -68.436 clk  " "   -0.538             -68.436 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373457493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -19.054 FrequencyDivider2:fd2\|clk_div  " "   -0.538             -19.054 FrequencyDivider2:fd2\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373457493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -9.985 FrequencyDivider:fd\|clk_div  " "   -0.538              -9.985 FrequencyDivider:fd\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373457493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.048              -0.135 state  " "   -0.048              -0.135 state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373457493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672373457493 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1672373457512 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1672373457706 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1672373458316 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1672373458375 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1672373458375 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1672373458375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.852 " "Worst-case setup slack is -3.852" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373458385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373458385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.852             -36.229 FrequencyDivider2:fd2\|clk_div  " "   -3.852             -36.229 FrequencyDivider2:fd2\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373458385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.172             -94.059 clk  " "   -3.172             -94.059 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373458385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.090             -82.693 state  " "   -3.090             -82.693 state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373458385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.741              -6.757 FrequencyDivider:fd\|clk_div  " "   -0.741              -6.757 FrequencyDivider:fd\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373458385 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672373458385 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.027 " "Worst-case hold slack is 0.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373458390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373458390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.027               0.000 FrequencyDivider2:fd2\|clk_div  " "    0.027               0.000 FrequencyDivider2:fd2\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373458390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 clk  " "    0.198               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373458390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 FrequencyDivider:fd\|clk_div  " "    0.311               0.000 FrequencyDivider:fd\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373458390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 state  " "    0.385               0.000 state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373458390 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672373458390 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672373458392 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672373458394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.489 " "Worst-case minimum pulse width slack is -0.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373458394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373458394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.489              -8.860 clk  " "   -0.489              -8.860 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373458394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -7.493 state  " "   -0.250              -7.493 state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373458394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.013               0.000 FrequencyDivider:fd\|clk_div  " "    0.013               0.000 FrequencyDivider:fd\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373458394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086               0.000 FrequencyDivider2:fd2\|clk_div  " "    0.086               0.000 FrequencyDivider2:fd2\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373458394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672373458394 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1672373458403 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1672373458553 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1672373458569 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1672373458569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.565 " "Worst-case setup slack is -3.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373458569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373458569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.565             -32.636 FrequencyDivider2:fd2\|clk_div  " "   -3.565             -32.636 FrequencyDivider2:fd2\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373458569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.861             -81.577 clk  " "   -2.861             -81.577 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373458569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.457             -66.267 state  " "   -2.457             -66.267 state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373458569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.642              -5.718 FrequencyDivider:fd\|clk_div  " "   -0.642              -5.718 FrequencyDivider:fd\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373458569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672373458569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.004 " "Worst-case hold slack is -0.004" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373458569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373458569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.004              -0.005 FrequencyDivider2:fd2\|clk_div  " "   -0.004              -0.005 FrequencyDivider2:fd2\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373458569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 clk  " "    0.188               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373458569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 state  " "    0.190               0.000 state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373458569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 FrequencyDivider:fd\|clk_div  " "    0.287               0.000 FrequencyDivider:fd\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373458569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672373458569 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672373458569 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672373458569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.469 " "Worst-case minimum pulse width slack is -0.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373458569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373458569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.469              -8.873 clk  " "   -0.469              -8.873 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373458569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.222              -6.883 state  " "   -0.222              -6.883 state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373458569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.046               0.000 FrequencyDivider:fd\|clk_div  " "    0.046               0.000 FrequencyDivider:fd\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373458569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105               0.000 FrequencyDivider2:fd2\|clk_div  " "    0.105               0.000 FrequencyDivider2:fd2\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672373458569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672373458569 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1672373459974 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1672373459974 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5103 " "Peak virtual memory: 5103 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672373460031 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 30 12:11:00 2022 " "Processing ended: Fri Dec 30 12:11:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672373460031 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672373460031 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672373460031 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1672373460031 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1672373461040 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672373461057 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 30 12:11:00 2022 " "Processing started: Fri Dec 30 12:11:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672373461057 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1672373461057 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off final -c final " "Command: quartus_eda --read_settings_files=off --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1672373461057 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1672373461904 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1672373461927 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final.vo C:/intelFPGA_lite/guess_number/simulation/modelsim/ simulation " "Generated file final.vo in folder \"C:/intelFPGA_lite/guess_number/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1672373462082 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672373462114 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 30 12:11:02 2022 " "Processing ended: Fri Dec 30 12:11:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672373462114 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672373462114 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672373462114 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1672373462114 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 69 s " "Quartus Prime Full Compilation was successful. 0 errors, 69 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1672373462743 ""}
