Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Sep 29 21:53:30 2024
| Host         : LAPTOP-3H8SLDVQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cpu_control_sets_placed.rpt
| Design       : cpu
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|     12 |            1 |
|    16+ |           11 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            3 |
| No           | No                    | Yes                    |              76 |           13 |
| No           | Yes                   | No                     |              42 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             140 |           24 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------+------------------+------------------+----------------+
|  Clock Signal  |       Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | cu/__2/i__n_0             | reset_IBUF       |                1 |             12 |
|  clk_IBUF_BUFG | cu/E[0]                   | reset_IBUF       |                3 |             16 |
|  clk_IBUF_BUFG | cu/registers_reg[1][7][0] | reset_IBUF       |                4 |             16 |
|  clk_IBUF_BUFG | cu/registers_reg[2][7][0] | reset_IBUF       |                4 |             16 |
|  clk_IBUF_BUFG | cu/registers_reg[3][7][0] | reset_IBUF       |                3 |             16 |
|  clk_IBUF_BUFG | cu/registers_reg[4][7][0] | reset_IBUF       |                2 |             16 |
|  clk_IBUF_BUFG | cu/registers_reg[5][7][0] | reset_IBUF       |                2 |             16 |
|  clk_IBUF_BUFG | cu/registers_reg[6][7][0] | reset_IBUF       |                4 |             16 |
|  clk_IBUF_BUFG | cu/registers_reg[7][7][0] | reset_IBUF       |                1 |             16 |
|  clk_IBUF_BUFG |                           |                  |                3 |             20 |
|  clk_IBUF_BUFG |                           | cu/out[3]        |                9 |             42 |
|  clk_IBUF_BUFG |                           | reset_IBUF       |               13 |             76 |
+----------------+---------------------------+------------------+------------------+----------------+


