#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Jun 11 19:05:02 2024
# Process ID: 22312
# Current directory: /nfs/home/a/ac_pate/COEN313/Basic-FPGA-Projects/test
# Command line: vivado
# Log file: /nfs/home/a/ac_pate/COEN313/Basic-FPGA-Projects/test/vivado.log
# Journal file: /nfs/home/a/ac_pate/COEN313/Basic-FPGA-Projects/test/vivado.jou
#-----------------------------------------------------------
start_gui
create_project test /nfs/home/a/ac_pate/COEN313/Basic-FPGA-Projects/test/test -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/CMC/tools/xilinx/Vivado_2018.2/Vivado/2018.2/data/ip'.
set_property target_language VHDL [current_project]
add_files -norecurse /nfs/home/a/ac_pate/COEN313/Basic-FPGA-Projects/test/test.vhd
import_files -force -norecurse
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
import_files -fileset constrs_1 -force -norecurse /nfs/home/a/ac_pate/COEN313/Basic-FPGA-Projects/test/test.xdc
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
[Tue Jun 11 19:06:22 2024] Launched synth_1...
Run output will be captured here: /nfs/home/a/ac_pate/COEN313/Basic-FPGA-Projects/test/test/test.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Tue Jun 11 19:07:38 2024] Launched impl_1...
Run output will be captured here: /nfs/home/a/ac_pate/COEN313/Basic-FPGA-Projects/test/test/test.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Jun 11 19:09:07 2024] Launched synth_1...
Run output will be captured here: /nfs/home/a/ac_pate/COEN313/Basic-FPGA-Projects/test/test/test.runs/synth_1/runme.log
reset_run synth_1
update_files -from_files /nfs/home/a/ac_pate/COEN313/Basic-FPGA-Projects/test/test.xdc -to_files /nfs/home/a/ac_pate/COEN313/Basic-FPGA-Projects/test/test/test.srcs/constrs_1/imports/test/test.xdc -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file '/nfs/home/a/ac_pate/COEN313/Basic-FPGA-Projects/test/test/test.srcs/constrs_1/imports/test/test.xdc' with file '/nfs/home/a/ac_pate/COEN313/Basic-FPGA-Projects/test/test.xdc'.
INFO: [filemgmt 20-1080] Importing file from '/nfs/home/a/ac_pate/COEN313/Basic-FPGA-Projects/test/test.xdc' to '/nfs/home/a/ac_pate/COEN313/Basic-FPGA-Projects/test/test/test.srcs/constrs_1/imports/test/test.xdc'.
launch_runs synth_1 -jobs 2
[Tue Jun 11 19:09:58 2024] Launched synth_1...
Run output will be captured here: /nfs/home/a/ac_pate/COEN313/Basic-FPGA-Projects/test/test/test.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 2
[Tue Jun 11 19:11:43 2024] Launched synth_1...
Run output will be captured here: /nfs/home/a/ac_pate/COEN313/Basic-FPGA-Projects/test/test/test.runs/synth_1/runme.log
[Tue Jun 11 19:11:43 2024] Launched impl_1...
Run output will be captured here: /nfs/home/a/ac_pate/COEN313/Basic-FPGA-Projects/test/test/test.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Jun 11 19:14:51 2024] Launched impl_1...
Run output will be captured here: /nfs/home/a/ac_pate/COEN313/Basic-FPGA-Projects/test/test/test.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/nfs/home/a/ac_pate/COEN313/Basic-FPGA-Projects/test/test/test.srcs/constrs_1/imports/test/test.xdc]
Finished Parsing XDC File [/nfs/home/a/ac_pate/COEN313/Basic-FPGA-Projects/test/test/test.srcs/constrs_1/imports/test/test.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 6747.953 ; gain = 403.301 ; free physical = 6640 ; free virtual = 18979
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF554A
set_property PROGRAM.FILE {/nfs/home/a/ac_pate/COEN313/Basic-FPGA-Projects/test/test/test.runs/impl_1/reg_swap_load.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/nfs/home/a/ac_pate/COEN313/Basic-FPGA-Projects/test/test/test.runs/impl_1/reg_swap_load.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 11 20:20:52 2024...
