module InstructionFetchStage (
	input clk,
	input reset,
	output reg [2:0] pc,
	output reg [7:0] instruction
);
	reg [2:0] pc_reg
	wire [7:0] fetched_instruction
	
	InstructionMemory instruction_memory (
		.pc(pc)
		.instruction(fetched_instruction)
	)
	
	always @(posedge clk or posedge reset) begin
		if (reset) begin
			pc <= 0
		and else begin
			pc <= pc + 1
	end
	
	instruction <= fetched_instruction
	pc <= pc_reg
	
endmodule
	
	