[
  {
    "id": "cs102-quiz-5",
    "subjectId": "cs102",
    "topicId": "cs102-5",
    "title": "Computer Architecture Fundamentals",
    "questions": [
      {
        "id": "cs102-q5-1",
        "type": "multiple_choice",
        "prompt": "The \"brain\" of the computer is:",
        "options": [
          "RAM",
          "CPU",
          "HDD",
          "PSU"
        ],
        "correctAnswer": 1,
        "explanation": "CPU executes instructions."
      },
      {
        "id": "cs102-q5-2",
        "type": "multiple_choice",
        "prompt": "ALU stands for:",
        "options": [
          "Algorithmic Logic Unit",
          "Arithmetic Logic Unit",
          "Access Load Utility",
          "Arithmetic Linear Unit"
        ],
        "correctAnswer": 1,
        "explanation": "It performs math and logic."
      },
      {
        "id": "cs102-q5-3",
        "type": "true_false",
        "prompt": "Registers are faster than RAM.",
        "correctAnswer": true,
        "explanation": "Registers are on-die and fastest."
      },
      {
        "id": "cs102-q5-4",
        "type": "multiple_choice",
        "prompt": "The PC register holds:",
        "options": [
          "Previous Command",
          "Program Counter",
          "Peripheral Control",
          "Process Context"
        ],
        "correctAnswer": 1,
        "explanation": "Address of next instruction."
      },
      {
        "id": "cs102-q5-5",
        "type": "multiple_choice",
        "prompt": "Fetch-Decode-Execute is:",
        "options": [
          "The instruction cycle",
          "The boot process",
          "Memory management",
          "Compiling"
        ],
        "correctAnswer": 0,
        "explanation": "Standard CPU cycle."
      }
    ]
  },
  {
    "id": "cs102-quiz-5-b",
    "subjectId": "cs102",
    "topicId": "cs102-5",
    "title": "Architecture Application",
    "questions": [
      {
        "id": "cs102-q5-b-1",
        "type": "multiple_choice",
        "prompt": "Which bus carries the memory address to fetch?",
        "options": [
          "Data Bus",
          "Address Bus",
          "Control Bus",
          "System Bus"
        ],
        "correctAnswer": 1,
        "explanation": "Address bus carries the location."
      },
      {
        "id": "cs102-q5-b-2",
        "type": "true_false",
        "prompt": "A 32-bit CPU generally has 32-bit wide registers.",
        "correctAnswer": true,
        "explanation": "The \"bitness\" usually refers to register/word size."
      },
      {
        "id": "cs102-q5-b-3",
        "type": "multiple_choice",
        "prompt": "Von Neumann architecture feature:",
        "options": [
          "Separate data/code memory",
          "Shared data/code memory",
          "No memory",
          "Analog processing"
        ],
        "correctAnswer": 1,
        "explanation": "Von Neumann stores program and data in the same memory (unlike Harvard)."
      },
      {
        "id": "cs102-q5-b-4",
        "type": "multiple_choice",
        "prompt": "What happens if a Cache Miss occurs?",
        "options": [
          "CPU stops",
          "Fetch from RAM (slower)",
          "Error thrown",
          "Blue screen"
        ],
        "correctAnswer": 1,
        "explanation": "The system fetches from the next level of hierarchy."
      },
      {
        "id": "cs102-q5-b-5",
        "type": "fill_blank",
        "prompt": "RISC stands for ________ Instruction Set Computer.",
        "correctAnswer": "Reduced",
        "explanation": "Reduced."
      }
    ]
  },
  {
    "id": "cs102-quiz-5-c",
    "subjectId": "cs102",
    "topicId": "cs102-5",
    "title": "Architecture Advanced",
    "questions": [
      {
        "id": "cs102-q5-c-1",
        "type": "multiple_choice",
        "prompt": "Pipelining improves performance by:",
        "options": [
          "Increasing clock speed",
          "Overlapping instruction phases",
          "Adding more RAM",
          "Reducing heat"
        ],
        "correctAnswer": 1,
        "explanation": "Multiple instructions are processed simultaneously in different stages."
      },
      {
        "id": "cs102-q5-c-2",
        "type": "multiple_choice",
        "prompt": "A \"Hazard\" in pipelining refers to:",
        "options": [
          "A dangerous voltage",
          "A dependency causing a stall",
          "A virus",
          "A broken pin"
        ],
        "correctAnswer": 1,
        "explanation": "Data, structural, or control hazards prevent the next instruction from executing."
      },
      {
        "id": "cs102-q5-c-3",
        "type": "true_false",
        "prompt": "CISC architectures usually have variable length instructions.",
        "correctAnswer": true,
        "explanation": "x86 is CISC and has instructions from 1 to 15 bytes."
      },
      {
        "id": "cs102-q5-c-4",
        "type": "multiple_choice",
        "prompt": "Which is NOT a type of cache mapping?",
        "options": [
          "Direct Mapped",
          "Fully Associative",
          "Set Associative",
          "Random Mapped"
        ],
        "correctAnswer": 3,
        "explanation": "Random mapped is not a standard term."
      },
      {
        "id": "cs102-q5-c-5",
        "type": "multiple_choice",
        "prompt": "Superscalar processors can:",
        "options": [
          "Execute >1 instruction per cycle",
          "Run without a clock",
          "Use 128-bit logic",
          "Never stall"
        ],
        "correctAnswer": 0,
        "explanation": "They have multiple execution units (ALUs) to parallelize instruction completion."
      }
    ]
  }
]
