--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Games\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml topModule.twx topModule.ncd -o topModule.twr topModule.pcf
-ucf vgaUcf.ucf

Design file:              topModule.ncd
Physical constraint file: topModule.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 24460 paths analyzed, 966 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.139ns.
--------------------------------------------------------------------------------

Paths for end point check (SLICE_X63Y78.CE), 4963 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mm/Mram_RAM6 (RAM)
  Destination:          check (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.035ns (Levels of Logic = 5)
  Clock Path Skew:      -0.069ns (0.158 - 0.227)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mm/Mram_RAM6 to check
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y16.DOBDO8  Trcko_DOB             2.454   mm/Mram_RAM6
                                                       mm/Mram_RAM6
    SLICE_X58Y81.A3      net (fanout=3)        1.461   ramDataOCheck<31>
    SLICE_X58Y81.BMUX    Topab                 0.621   Mmux_newp1POSX[11]_X_6_o_Mux_46_o_11_f8
                                                       Mmux_newp1POSX[11]_X_6_o_Mux_46_o_132
                                                       Mmux_newp1POSX[11]_X_6_o_Mux_46_o_12_f7_0
                                                       Mmux_newp1POSX[11]_X_6_o_Mux_46_o_11_f8
    SLICE_X61Y78.A1      net (fanout=2)        1.108   Mmux_newp1POSX[11]_X_6_o_Mux_46_o_11_f8
    SLICE_X61Y78.A       Tilo                  0.124   N72
                                                       Mmux_newp1POSX[11]_X_6_o_Mux_46_o_10_f8_SW0
    SLICE_X64Y79.C1      net (fanout=2)        1.066   N69
    SLICE_X64Y79.C       Tilo                  0.124   N79
                                                       n0453<11>6_SW1
    SLICE_X62Y79.A1      net (fanout=1)        0.831   N94
    SLICE_X62Y79.A       Tilo                  0.124   colCounter1<1>
                                                       n0453<11>7
    SLICE_X62Y78.B4      net (fanout=2)        0.603   newp1POSX[11]_X_6_o_Mux_46_o
    SLICE_X62Y78.B       Tilo                  0.124   N96
                                                       _n0842_inv1
    SLICE_X63Y78.CE      net (fanout=1)        0.190   _n0842_inv
    SLICE_X63Y78.CLK     Tceck                 0.205   check
                                                       check
    -------------------------------------------------  ---------------------------
    Total                                      9.035ns (3.776ns logic, 5.259ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mm/Mram_RAM6 (RAM)
  Destination:          check (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.035ns (Levels of Logic = 5)
  Clock Path Skew:      -0.069ns (0.158 - 0.227)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mm/Mram_RAM6 to check
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y16.DOBDO8  Trcko_DOB             2.454   mm/Mram_RAM6
                                                       mm/Mram_RAM6
    SLICE_X58Y81.A3      net (fanout=3)        1.461   ramDataOCheck<31>
    SLICE_X58Y81.BMUX    Topab                 0.621   Mmux_newp1POSX[11]_X_6_o_Mux_46_o_11_f8
                                                       Mmux_newp1POSX[11]_X_6_o_Mux_46_o_132
                                                       Mmux_newp1POSX[11]_X_6_o_Mux_46_o_12_f7_0
                                                       Mmux_newp1POSX[11]_X_6_o_Mux_46_o_11_f8
    SLICE_X61Y78.A1      net (fanout=2)        1.108   Mmux_newp1POSX[11]_X_6_o_Mux_46_o_11_f8
    SLICE_X61Y78.A       Tilo                  0.124   N72
                                                       Mmux_newp1POSX[11]_X_6_o_Mux_46_o_10_f8_SW0
    SLICE_X64Y79.C1      net (fanout=2)        1.066   N69
    SLICE_X64Y79.C       Tilo                  0.124   N79
                                                       n0453<11>6_SW1
    SLICE_X62Y79.A1      net (fanout=1)        0.831   N94
    SLICE_X62Y79.A       Tilo                  0.124   colCounter1<1>
                                                       n0453<11>7
    SLICE_X62Y78.B4      net (fanout=2)        0.603   newp1POSX[11]_X_6_o_Mux_46_o
    SLICE_X62Y78.B       Tilo                  0.124   N96
                                                       _n0842_inv1
    SLICE_X63Y78.CE      net (fanout=1)        0.190   _n0842_inv
    SLICE_X63Y78.CLK     Tceck                 0.205   check
                                                       check
    -------------------------------------------------  ---------------------------
    Total                                      9.035ns (3.776ns logic, 5.259ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mm/Mram_RAM6 (RAM)
  Destination:          check (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.021ns (Levels of Logic = 5)
  Clock Path Skew:      -0.069ns (0.158 - 0.227)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mm/Mram_RAM6 to check
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y16.DOBDO18 Trcko_DOB             2.454   mm/Mram_RAM6
                                                       mm/Mram_RAM6
    SLICE_X58Y81.C1      net (fanout=3)        1.404   ramDataOCheck<21>
    SLICE_X58Y81.BMUX    Topcb                 0.664   Mmux_newp1POSX[11]_X_6_o_Mux_46_o_11_f8
                                                       Mmux_newp1POSX[11]_X_6_o_Mux_46_o_142
                                                       Mmux_newp1POSX[11]_X_6_o_Mux_46_o_13_f7
                                                       Mmux_newp1POSX[11]_X_6_o_Mux_46_o_11_f8
    SLICE_X61Y78.A1      net (fanout=2)        1.108   Mmux_newp1POSX[11]_X_6_o_Mux_46_o_11_f8
    SLICE_X61Y78.A       Tilo                  0.124   N72
                                                       Mmux_newp1POSX[11]_X_6_o_Mux_46_o_10_f8_SW0
    SLICE_X64Y79.C1      net (fanout=2)        1.066   N69
    SLICE_X64Y79.C       Tilo                  0.124   N79
                                                       n0453<11>6_SW1
    SLICE_X62Y79.A1      net (fanout=1)        0.831   N94
    SLICE_X62Y79.A       Tilo                  0.124   colCounter1<1>
                                                       n0453<11>7
    SLICE_X62Y78.B4      net (fanout=2)        0.603   newp1POSX[11]_X_6_o_Mux_46_o
    SLICE_X62Y78.B       Tilo                  0.124   N96
                                                       _n0842_inv1
    SLICE_X63Y78.CE      net (fanout=1)        0.190   _n0842_inv
    SLICE_X63Y78.CLK     Tceck                 0.205   check
                                                       check
    -------------------------------------------------  ---------------------------
    Total                                      9.021ns (3.819ns logic, 5.202ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Paths for end point checkP2 (SLICE_X64Y78.CE), 4315 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mm/Mram_RAM6 (RAM)
  Destination:          checkP2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.844ns (Levels of Logic = 5)
  Clock Path Skew:      -0.088ns (0.776 - 0.864)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mm/Mram_RAM6 to checkP2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y16.DOADO7  Trcko_DOA             2.454   mm/Mram_RAM6
                                                       mm/Mram_RAM6
    SLICE_X58Y78.D4      net (fanout=3)        1.624   ramDataOCheckP2<32>
    SLICE_X58Y78.BMUX    Topdb                 0.658   Mmux_newp2POSX[11]_X_6_o_Mux_73_o_11_f81
                                                       Mmux_newp2POSX[11]_X_6_o_Mux_73_o_151
                                                       Mmux_newp2POSX[11]_X_6_o_Mux_73_o_13_f7_0
                                                       Mmux_newp2POSX[11]_X_6_o_Mux_73_o_11_f8_0
    SLICE_X62Y77.A1      net (fanout=2)        1.068   Mmux_newp2POSX[11]_X_6_o_Mux_73_o_11_f81
    SLICE_X62Y77.A       Tilo                  0.124   n0453<10>
                                                       Mmux_newp2POSX[11]_X_6_o_Mux_73_o_10_f8_SW1
    SLICE_X66Y78.C1      net (fanout=2)        0.976   N76
    SLICE_X66Y78.C       Tilo                  0.124   n0469<11>5
                                                       n0469<11>6_SW0
    SLICE_X65Y78.C5      net (fanout=1)        0.396   N99
    SLICE_X65Y78.C       Tilo                  0.124   _n0861_inv
                                                       n0469<11>7
    SLICE_X65Y78.D4      net (fanout=2)        0.446   newp2POSX[11]_X_6_o_Mux_73_o
    SLICE_X65Y78.D       Tilo                  0.124   _n0861_inv
                                                       _n0861_inv1
    SLICE_X64Y78.CE      net (fanout=1)        0.521   _n0861_inv
    SLICE_X64Y78.CLK     Tceck                 0.205   checkP2
                                                       checkP2
    -------------------------------------------------  ---------------------------
    Total                                      8.844ns (3.813ns logic, 5.031ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mm/Mram_RAM6 (RAM)
  Destination:          checkP2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.818ns (Levels of Logic = 5)
  Clock Path Skew:      -0.088ns (0.776 - 0.864)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mm/Mram_RAM6 to checkP2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y16.DOADO7  Trcko_DOA             2.454   mm/Mram_RAM6
                                                       mm/Mram_RAM6
    SLICE_X58Y78.D4      net (fanout=3)        1.624   ramDataOCheckP2<32>
    SLICE_X58Y78.BMUX    Topdb                 0.658   Mmux_newp2POSX[11]_X_6_o_Mux_73_o_11_f81
                                                       Mmux_newp2POSX[11]_X_6_o_Mux_73_o_151
                                                       Mmux_newp2POSX[11]_X_6_o_Mux_73_o_13_f7_0
                                                       Mmux_newp2POSX[11]_X_6_o_Mux_73_o_11_f8_0
    SLICE_X63Y77.A1      net (fanout=2)        1.053   Mmux_newp2POSX[11]_X_6_o_Mux_73_o_11_f81
    SLICE_X63Y77.A       Tilo                  0.124   n0454<10>
                                                       Mmux_newp2POSX[11]_X_6_o_Mux_73_o_10_f8_SW0
    SLICE_X66Y78.C4      net (fanout=2)        0.965   N75
    SLICE_X66Y78.C       Tilo                  0.124   n0469<11>5
                                                       n0469<11>6_SW0
    SLICE_X65Y78.C5      net (fanout=1)        0.396   N99
    SLICE_X65Y78.C       Tilo                  0.124   _n0861_inv
                                                       n0469<11>7
    SLICE_X65Y78.D4      net (fanout=2)        0.446   newp2POSX[11]_X_6_o_Mux_73_o
    SLICE_X65Y78.D       Tilo                  0.124   _n0861_inv
                                                       _n0861_inv1
    SLICE_X64Y78.CE      net (fanout=1)        0.521   _n0861_inv
    SLICE_X64Y78.CLK     Tceck                 0.205   checkP2
                                                       checkP2
    -------------------------------------------------  ---------------------------
    Total                                      8.818ns (3.813ns logic, 5.005ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mm/Mram_RAM6 (RAM)
  Destination:          checkP2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.817ns (Levels of Logic = 5)
  Clock Path Skew:      -0.088ns (0.776 - 0.864)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mm/Mram_RAM6 to checkP2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y16.DOADO7  Trcko_DOA             2.454   mm/Mram_RAM6
                                                       mm/Mram_RAM6
    SLICE_X58Y78.D4      net (fanout=3)        1.624   ramDataOCheckP2<32>
    SLICE_X58Y78.BMUX    Topdb                 0.658   Mmux_newp2POSX[11]_X_6_o_Mux_73_o_11_f81
                                                       Mmux_newp2POSX[11]_X_6_o_Mux_73_o_151
                                                       Mmux_newp2POSX[11]_X_6_o_Mux_73_o_13_f7_0
                                                       Mmux_newp2POSX[11]_X_6_o_Mux_73_o_11_f8_0
    SLICE_X62Y77.A1      net (fanout=2)        1.068   Mmux_newp2POSX[11]_X_6_o_Mux_73_o_11_f81
    SLICE_X62Y77.A       Tilo                  0.124   n0453<10>
                                                       Mmux_newp2POSX[11]_X_6_o_Mux_73_o_10_f8_SW1
    SLICE_X64Y78.D1      net (fanout=2)        0.845   N76
    SLICE_X64Y78.D       Tilo                  0.124   checkP2
                                                       n0469<11>6_SW1
    SLICE_X65Y78.C3      net (fanout=1)        0.500   N100
    SLICE_X65Y78.C       Tilo                  0.124   _n0861_inv
                                                       n0469<11>7
    SLICE_X65Y78.D4      net (fanout=2)        0.446   newp2POSX[11]_X_6_o_Mux_73_o
    SLICE_X65Y78.D       Tilo                  0.124   _n0861_inv
                                                       _n0861_inv1
    SLICE_X64Y78.CE      net (fanout=1)        0.521   _n0861_inv
    SLICE_X64Y78.CLK     Tceck                 0.205   checkP2
                                                       checkP2
    -------------------------------------------------  ---------------------------
    Total                                      8.817ns (3.813ns logic, 5.004ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Paths for end point colCounter1_1 (SLICE_X62Y79.C1), 209 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mm/Mram_RAM3 (RAM)
  Destination:          colCounter1_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.200ns (Levels of Logic = 4)
  Clock Path Skew:      -0.174ns (0.776 - 0.950)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mm/Mram_RAM3 to colCounter1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y17.DOBDO26 Trcko_DOB             2.454   mm/Mram_RAM3
                                                       mm/Mram_RAM3
    SLICE_X71Y87.B2      net (fanout=3)        1.598   ramDataOCheck<121>
    SLICE_X71Y87.BMUX    Topbb                 0.622   Mmux_newp1POSX[11]_X_6_o_Mux_55_o_13_f8
                                                       Mmux_newp1POSX[11]_X_6_o_Mux_55_o_163
                                                       Mmux_newp1POSX[11]_X_6_o_Mux_55_o_14_f7_2
                                                       Mmux_newp1POSX[11]_X_6_o_Mux_55_o_13_f8
    SLICE_X64Y76.B1      net (fanout=1)        1.220   Mmux_newp1POSX[11]_X_6_o_Mux_55_o_13_f8
    SLICE_X64Y76.B       Tilo                  0.124   newp1POSX<11>2
                                                       newp1POSX<11>3
    SLICE_X63Y78.D2      net (fanout=2)        0.965   newp1POSX<11>2
    SLICE_X63Y78.DMUX    Tilo                  0.358   check
                                                       newp1POSX<11>7_SW1
    SLICE_X62Y79.C1      net (fanout=1)        0.814   N61
    SLICE_X62Y79.CLK     Tas                   0.045   colCounter1<1>
                                                       Mmux__n071521
                                                       colCounter1_1
    -------------------------------------------------  ---------------------------
    Total                                      8.200ns (3.603ns logic, 4.597ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mm/Mram_RAM3 (RAM)
  Destination:          colCounter1_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.200ns (Levels of Logic = 4)
  Clock Path Skew:      -0.174ns (0.776 - 0.950)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mm/Mram_RAM3 to colCounter1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y17.DOBDO26 Trcko_DOB             2.454   mm/Mram_RAM3
                                                       mm/Mram_RAM3
    SLICE_X71Y87.B2      net (fanout=3)        1.598   ramDataOCheck<121>
    SLICE_X71Y87.BMUX    Topbb                 0.622   Mmux_newp1POSX[11]_X_6_o_Mux_55_o_13_f8
                                                       Mmux_newp1POSX[11]_X_6_o_Mux_55_o_163
                                                       Mmux_newp1POSX[11]_X_6_o_Mux_55_o_14_f7_2
                                                       Mmux_newp1POSX[11]_X_6_o_Mux_55_o_13_f8
    SLICE_X64Y76.B1      net (fanout=1)        1.220   Mmux_newp1POSX[11]_X_6_o_Mux_55_o_13_f8
    SLICE_X64Y76.B       Tilo                  0.124   newp1POSX<11>2
                                                       newp1POSX<11>3
    SLICE_X63Y78.D2      net (fanout=2)        0.965   newp1POSX<11>2
    SLICE_X63Y78.DMUX    Tilo                  0.358   check
                                                       newp1POSX<11>7_SW1
    SLICE_X62Y79.C1      net (fanout=1)        0.814   N61
    SLICE_X62Y79.CLK     Tas                   0.045   colCounter1<1>
                                                       Mmux__n071521
                                                       colCounter1_1
    -------------------------------------------------  ---------------------------
    Total                                      8.200ns (3.603ns logic, 4.597ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mm/Mram_RAM3 (RAM)
  Destination:          colCounter1_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.188ns (Levels of Logic = 4)
  Clock Path Skew:      -0.174ns (0.776 - 0.950)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mm/Mram_RAM3 to colCounter1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y17.DOBDO31 Trcko_DOB             2.454   mm/Mram_RAM3
                                                       mm/Mram_RAM3
    SLICE_X71Y87.C2      net (fanout=3)        1.543   ramDataOCheck<116>
    SLICE_X71Y87.BMUX    Topcb                 0.665   Mmux_newp1POSX[11]_X_6_o_Mux_55_o_13_f8
                                                       Mmux_newp1POSX[11]_X_6_o_Mux_55_o_164
                                                       Mmux_newp1POSX[11]_X_6_o_Mux_55_o_15_f7
                                                       Mmux_newp1POSX[11]_X_6_o_Mux_55_o_13_f8
    SLICE_X64Y76.B1      net (fanout=1)        1.220   Mmux_newp1POSX[11]_X_6_o_Mux_55_o_13_f8
    SLICE_X64Y76.B       Tilo                  0.124   newp1POSX<11>2
                                                       newp1POSX<11>3
    SLICE_X63Y78.D2      net (fanout=2)        0.965   newp1POSX<11>2
    SLICE_X63Y78.DMUX    Tilo                  0.358   check
                                                       newp1POSX<11>7_SW1
    SLICE_X62Y79.C1      net (fanout=1)        0.814   N61
    SLICE_X62Y79.CLK     Tas                   0.045   colCounter1<1>
                                                       Mmux__n071521
                                                       colCounter1_1
    -------------------------------------------------  ---------------------------
    Total                                      8.188ns (3.646ns logic, 4.542ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point hs/enable (SLICE_X58Y105.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.215ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_1s_0 (FF)
  Destination:          hs/enable (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.231ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.087 - 0.071)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cnt_1s_0 to hs/enable
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y104.AQ     Tcko                  0.141   cnt_1s<3>
                                                       cnt_1s_0
    SLICE_X58Y105.A5     net (fanout=3)        0.165   cnt_1s<0>
    SLICE_X58Y105.CLK    Tah         (-Th)     0.075   hs/enable
                                                       hs/GND_7_o_GND_7_o_equal_2_o<1>1
                                                       hs/enable
    -------------------------------------------------  ---------------------------
    Total                                      0.231ns (0.066ns logic, 0.165ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Paths for end point newoffsetP1X_1 (SLICE_X60Y99.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.229ns (requirement - (clock path skew + uncertainty - data path))
  Source:               enableRead (FF)
  Destination:          newoffsetP1X_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.507ns (Levels of Logic = 1)
  Clock Path Skew:      0.278ns (0.837 - 0.559)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: enableRead to newoffsetP1X_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y106.AQ     Tcko                  0.164   enableRead
                                                       enableRead
    SLICE_X60Y99.B5      net (fanout=105)      0.366   enableRead
    SLICE_X60Y99.CLK     Tah         (-Th)     0.023   newoffsetP1X<3>
                                                       Maddsub_newoffsetP1X[11]_offsetP1X[11]_mux_11_OUT_lut<1>
                                                       Maddsub_newoffsetP1X[11]_offsetP1X[11]_mux_11_OUT_cy<3>
                                                       newoffsetP1X_1
    -------------------------------------------------  ---------------------------
    Total                                      0.507ns (0.141ns logic, 0.366ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point newoffsetP1Y_2 (SLICE_X60Y93.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.261ns (requirement - (clock path skew + uncertainty - data path))
  Source:               enableRead (FF)
  Destination:          newoffsetP1Y_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.538ns (Levels of Logic = 1)
  Clock Path Skew:      0.277ns (0.836 - 0.559)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: enableRead to newoffsetP1Y_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y106.AQ     Tcko                  0.164   enableRead
                                                       enableRead
    SLICE_X60Y93.C6      net (fanout=105)      0.398   enableRead
    SLICE_X60Y93.CLK     Tah         (-Th)     0.024   newoffsetP1Y<3>
                                                       Maddsub_newoffsetP1Y[11]_GND_6_o_mux_19_OUT_lut<2>
                                                       Maddsub_newoffsetP1Y[11]_GND_6_o_mux_19_OUT_cy<3>
                                                       newoffsetP1Y_2
    -------------------------------------------------  ---------------------------
    Total                                      0.538ns (0.140ns logic, 0.398ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: mm/Mram_RAM1/CLKARDCLKL
  Logical resource: mm/Mram_RAM1/CLKARDCLKL
  Location pin: RAMB36_X2Y15.CLKARDCLKL
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: mm/Mram_RAM1/CLKARDCLKU
  Logical resource: mm/Mram_RAM1/CLKARDCLKU
  Location pin: RAMB36_X2Y15.CLKARDCLKU
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKB)
  Physical resource: mm/Mram_RAM1/CLKBWRCLKL
  Logical resource: mm/Mram_RAM1/CLKBWRCLKL
  Location pin: RAMB36_X2Y15.CLKBWRCLKL
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.139|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 24460 paths, 0 nets, and 3502 connections

Design statistics:
   Minimum period:   9.139ns{1}   (Maximum frequency: 109.421MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 24 12:25:38 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 686 MB



