================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2014.2
  Build 932637 on Wed Jun 11 12:38:34 PM 2014
  Copyright (C) 2014 Xilinx Inc. All rights reserved.
================================================================
@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Running '/opt/xilinx/Vivado_HLS/2014.2/bin/unwrapped/lnx64.o/vivado_hls'
            for user 'vff6' on host 'amdpool-04' (Linux_x86_64 version 2.6.18-371.8.1.el5) on Sun Dec 14 15:44:19 EST 2014
            in directory '/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design'
@I [HLS-10] Creating and opening project '/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj'.
@I [HLS-10] Adding design file 'BlackScholesWrapper.cpp' to the project
@I [HLS-10] Adding design file 'BlackScholes.cpp' to the project
@I [HLS-10] Adding design file 'CND.cpp' to the project
@I [HLS-10] Adding design file 'mt19937ar.cpp' to the project
@I [HLS-10] Adding design file 'BlackScholes_dut.cpp' to the project
@I [HLS-10] Creating and opening solution '/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1'.
@I [HLS-10] Cleaning up the solution database.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Analyzing design file 'BlackScholes_dut.cpp' ... 
@I [HLS-10] Analyzing design file 'mt19937ar.cpp' ... 
@I [HLS-10] Analyzing design file 'CND.cpp' ... 
@I [HLS-10] Analyzing design file 'BlackScholes.cpp' ... 
@I [HLS-10] Analyzing design file 'BlackScholesWrapper.cpp' ... 
BlackScholesWrapper.cpp:22:10: warning: address of stack memory associated with local variable 'a' returned [-Wreturn-stack-address]
                return a;
                       ^
1 warning generated.
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [XFORM-603] Inlining function 'ap_fixed_base<168, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'hls::cast_IEEE754<long, double>' (/proj/buildscratch/builds/2014.2/continuous/20140611121610/src/products/hls/hls_lib/src/hls/hls_round.h:371).
@I [XFORM-603] Inlining function 'ap_fixed_base<1, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<116, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
@I [HLS-10] Checking synthesizability ...
@E [SYNCHK-75] BlackScholesWrapper.cpp:11: function 'BlackScholesWrapper' returns a pointer value; please inline this function or change return to an argument.
@I [SYNCHK-10] 1 error(s), 0 warning(s).
@E [HLS-70] Synthesizability check failed.
@I [HLS-111] Elapsed time: 10.73 seconds; current memory usage: 254 MB.

    while executing
"csynth_design"
    (file "run.tcl" line 35)
@I [HLS-112] Total elapsed time: 103.911 seconds; peak memory usage: 254 MB.
@I [LIC-101] Checked in feature [HLS]
