==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part virtex7 
INFO: [HLS 200-1611] Setting target device to 'xc7v585t-ffg1761-2'
INFO: [HLS 200-1510] Running: create_clock -period 50MHz 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.27 seconds. CPU system time: 0.58 seconds. Elapsed time: 4.59 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 770.465 MB.
INFO: [HLS 200-10] Analyzing design file 'atax_no_taffo.c' ... 
WARNING: [HLS 207-5292] unused parameter 'argc' (atax_no_taffo.c:68:14)
WARNING: [HLS 207-5292] unused parameter 'argv' (atax_no_taffo.c:68:27)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.71 seconds. CPU system time: 0.51 seconds. Elapsed time: 1.22 seconds; current allocated memory: 772.281 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_2' is marked as complete unroll implied by the pipeline pragma (atax_no_taffo.c:53:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_58_3' is marked as complete unroll implied by the pipeline pragma (atax_no_taffo.c:58:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_2' (atax_no_taffo.c:53:24) in function 'atax' completely with a factor of 16 (atax_no_taffo.c:24:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_53_2' (atax_no_taffo.c:53:24) in function 'atax' has been removed because the loop is unrolled completely (atax_no_taffo.c:24:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_58_3' (atax_no_taffo.c:58:24) in function 'atax' completely with a factor of 16 (atax_no_taffo.c:24:0)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (atax_no_taffo.c:60:7)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_48_1'(atax_no_taffo.c:48:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (atax_no_taffo.c:48:22)
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (atax_no_taffo.c:64:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.25 seconds. CPU system time: 0.55 seconds. Elapsed time: 4.81 seconds; current allocated memory: 773.121 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 773.121 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 774.008 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 774.047 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 795.727 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 796.289 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'atax' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atax_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1'.
WARNING: [HLS 200-880] The II Violation in module 'atax_Pipeline_VITIS_LOOP_48_1' (loop 'VITIS_LOOP_48_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_15', atax_no_taffo.c:55) on port 'gmem' (atax_no_taffo.c:55) and bus read operation ('gmem_addr_read', atax_no_taffo.c:55) on port 'gmem' (atax_no_taffo.c:55).
WARNING: [HLS 200-880] The II Violation in module 'atax_Pipeline_VITIS_LOOP_48_1' (loop 'VITIS_LOOP_48_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_15', atax_no_taffo.c:55) on port 'gmem' (atax_no_taffo.c:55) and bus read operation ('gmem_addr_read', atax_no_taffo.c:55) on port 'gmem' (atax_no_taffo.c:55).
WARNING: [HLS 200-880] The II Violation in module 'atax_Pipeline_VITIS_LOOP_48_1' (loop 'VITIS_LOOP_48_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_15', atax_no_taffo.c:55) on port 'gmem' (atax_no_taffo.c:55) and bus read operation ('gmem_addr_read', atax_no_taffo.c:55) on port 'gmem' (atax_no_taffo.c:55).
WARNING: [HLS 200-880] The II Violation in module 'atax_Pipeline_VITIS_LOOP_48_1' (loop 'VITIS_LOOP_48_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_15', atax_no_taffo.c:55) on port 'gmem' (atax_no_taffo.c:55) and bus read operation ('gmem_addr_read', atax_no_taffo.c:55) on port 'gmem' (atax_no_taffo.c:55).
WARNING: [HLS 200-880] The II Violation in module 'atax_Pipeline_VITIS_LOOP_48_1' (loop 'VITIS_LOOP_48_1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_15', atax_no_taffo.c:55) on port 'gmem' (atax_no_taffo.c:55) and bus read operation ('gmem_addr_read', atax_no_taffo.c:55) on port 'gmem' (atax_no_taffo.c:55).
WARNING: [HLS 200-880] The II Violation in module 'atax_Pipeline_VITIS_LOOP_48_1' (loop 'VITIS_LOOP_48_1'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_15', atax_no_taffo.c:55) on port 'gmem' (atax_no_taffo.c:55) and bus read operation ('gmem_addr_read', atax_no_taffo.c:55) on port 'gmem' (atax_no_taffo.c:55).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 55, loop 'VITIS_LOOP_48_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.99 seconds; current allocated memory: 799.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 799.801 MB.
