// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module fwd_fft_stream_2_buf17 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        c_ifmap_col_op_st_dout,
        c_ifmap_col_op_st_empty_n,
        c_ifmap_col_op_st_read,
        input_buffer_address0,
        input_buffer_ce0,
        input_buffer_we0,
        input_buffer_d0,
        ctrl1_reg_dout,
        ctrl1_reg_empty_n,
        ctrl1_reg_read,
        ctrl1_reg_c191_din,
        ctrl1_reg_c191_full_n,
        ctrl1_reg_c191_write,
        ap_return
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] c_ifmap_col_op_st_dout;
input   c_ifmap_col_op_st_empty_n;
output   c_ifmap_col_op_st_read;
output  [5:0] input_buffer_address0;
output   input_buffer_ce0;
output   input_buffer_we0;
output  [31:0] input_buffer_d0;
input  [31:0] ctrl1_reg_dout;
input   ctrl1_reg_empty_n;
output   ctrl1_reg_read;
output  [31:0] ctrl1_reg_c191_din;
input   ctrl1_reg_c191_full_n;
output   ctrl1_reg_c191_write;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg c_ifmap_col_op_st_read;
reg ctrl1_reg_read;
reg ctrl1_reg_c191_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ctrl1_reg_blk_n;
reg    ctrl1_reg_c191_blk_n;
reg   [31:0] ctrl1_reg_read_reg_69;
wire   [7:0] empty_fu_65_p1;
reg   [7:0] empty_reg_73;
wire    grp_stream_2_buf17_Pipeline_VITIS_LOOP_52_1_fu_56_ap_start;
wire    grp_stream_2_buf17_Pipeline_VITIS_LOOP_52_1_fu_56_ap_done;
wire    grp_stream_2_buf17_Pipeline_VITIS_LOOP_52_1_fu_56_ap_idle;
wire    grp_stream_2_buf17_Pipeline_VITIS_LOOP_52_1_fu_56_ap_ready;
wire    grp_stream_2_buf17_Pipeline_VITIS_LOOP_52_1_fu_56_c_ifmap_col_op_st_read;
wire   [5:0] grp_stream_2_buf17_Pipeline_VITIS_LOOP_52_1_fu_56_input_buffer_address0;
wire    grp_stream_2_buf17_Pipeline_VITIS_LOOP_52_1_fu_56_input_buffer_ce0;
wire    grp_stream_2_buf17_Pipeline_VITIS_LOOP_52_1_fu_56_input_buffer_we0;
wire   [31:0] grp_stream_2_buf17_Pipeline_VITIS_LOOP_52_1_fu_56_input_buffer_d0;
reg    grp_stream_2_buf17_Pipeline_VITIS_LOOP_52_1_fu_56_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    ap_block_state1;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 grp_stream_2_buf17_Pipeline_VITIS_LOOP_52_1_fu_56_ap_start_reg = 1'b0;
end

fwd_fft_stream_2_buf17_Pipeline_VITIS_LOOP_52_1 grp_stream_2_buf17_Pipeline_VITIS_LOOP_52_1_fu_56(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_stream_2_buf17_Pipeline_VITIS_LOOP_52_1_fu_56_ap_start),
    .ap_done(grp_stream_2_buf17_Pipeline_VITIS_LOOP_52_1_fu_56_ap_done),
    .ap_idle(grp_stream_2_buf17_Pipeline_VITIS_LOOP_52_1_fu_56_ap_idle),
    .ap_ready(grp_stream_2_buf17_Pipeline_VITIS_LOOP_52_1_fu_56_ap_ready),
    .c_ifmap_col_op_st_dout(c_ifmap_col_op_st_dout),
    .c_ifmap_col_op_st_empty_n(c_ifmap_col_op_st_empty_n),
    .c_ifmap_col_op_st_read(grp_stream_2_buf17_Pipeline_VITIS_LOOP_52_1_fu_56_c_ifmap_col_op_st_read),
    .ctrl1_reg_load_cast(empty_reg_73),
    .input_buffer_address0(grp_stream_2_buf17_Pipeline_VITIS_LOOP_52_1_fu_56_input_buffer_address0),
    .input_buffer_ce0(grp_stream_2_buf17_Pipeline_VITIS_LOOP_52_1_fu_56_input_buffer_ce0),
    .input_buffer_we0(grp_stream_2_buf17_Pipeline_VITIS_LOOP_52_1_fu_56_input_buffer_we0),
    .input_buffer_d0(grp_stream_2_buf17_Pipeline_VITIS_LOOP_52_1_fu_56_input_buffer_d0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((grp_stream_2_buf17_Pipeline_VITIS_LOOP_52_1_fu_56_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_stream_2_buf17_Pipeline_VITIS_LOOP_52_1_fu_56_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_stream_2_buf17_Pipeline_VITIS_LOOP_52_1_fu_56_ap_start_reg <= 1'b1;
        end else if ((grp_stream_2_buf17_Pipeline_VITIS_LOOP_52_1_fu_56_ap_ready == 1'b1)) begin
            grp_stream_2_buf17_Pipeline_VITIS_LOOP_52_1_fu_56_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        ctrl1_reg_read_reg_69 <= ctrl1_reg_dout;
        empty_reg_73 <= empty_fu_65_p1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) | (ctrl1_reg_c191_full_n == 1'b0) | (ctrl1_reg_empty_n == 1'b0) | (ap_done_reg == 1'b1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_stream_2_buf17_Pipeline_VITIS_LOOP_52_1_fu_56_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_stream_2_buf17_Pipeline_VITIS_LOOP_52_1_fu_56_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_stream_2_buf17_Pipeline_VITIS_LOOP_52_1_fu_56_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        c_ifmap_col_op_st_read = grp_stream_2_buf17_Pipeline_VITIS_LOOP_52_1_fu_56_c_ifmap_col_op_st_read;
    end else begin
        c_ifmap_col_op_st_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ctrl1_reg_blk_n = ctrl1_reg_empty_n;
    end else begin
        ctrl1_reg_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ctrl1_reg_c191_blk_n = ctrl1_reg_c191_full_n;
    end else begin
        ctrl1_reg_c191_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ctrl1_reg_c191_full_n == 1'b0) | (ctrl1_reg_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ctrl1_reg_c191_write = 1'b1;
    end else begin
        ctrl1_reg_c191_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ctrl1_reg_c191_full_n == 1'b0) | (ctrl1_reg_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ctrl1_reg_read = 1'b1;
    end else begin
        ctrl1_reg_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ctrl1_reg_c191_full_n == 1'b0) | (ctrl1_reg_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_stream_2_buf17_Pipeline_VITIS_LOOP_52_1_fu_56_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ctrl1_reg_c191_full_n == 1'b0) | (ctrl1_reg_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_return = ctrl1_reg_read_reg_69;

assign ctrl1_reg_c191_din = ctrl1_reg_dout;

assign empty_fu_65_p1 = ctrl1_reg_dout[7:0];

assign grp_stream_2_buf17_Pipeline_VITIS_LOOP_52_1_fu_56_ap_start = grp_stream_2_buf17_Pipeline_VITIS_LOOP_52_1_fu_56_ap_start_reg;

assign input_buffer_address0 = grp_stream_2_buf17_Pipeline_VITIS_LOOP_52_1_fu_56_input_buffer_address0;

assign input_buffer_ce0 = grp_stream_2_buf17_Pipeline_VITIS_LOOP_52_1_fu_56_input_buffer_ce0;

assign input_buffer_d0 = grp_stream_2_buf17_Pipeline_VITIS_LOOP_52_1_fu_56_input_buffer_d0;

assign input_buffer_we0 = grp_stream_2_buf17_Pipeline_VITIS_LOOP_52_1_fu_56_input_buffer_we0;

endmodule //fwd_fft_stream_2_buf17
