// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="maddv_maddv,hls_ip_2022_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu5p-flva2104-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.736000,HLS_SYN_LAT=2050,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=350,HLS_SYN_LUT=1095,HLS_VERSION=2022_1}" *)

module maddv (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        C_address0,
        C_ce0,
        C_we0,
        C_d0,
        C_address1,
        C_ce1,
        C_we1,
        C_d1,
        A_address0,
        A_ce0,
        A_q0,
        A_address1,
        A_ce1,
        A_q1,
        B_address0,
        B_ce0,
        B_q0,
        B_address1,
        B_ce1,
        B_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 16'd1;
parameter    ap_ST_fsm_pp0_stage1 = 16'd2;
parameter    ap_ST_fsm_pp0_stage2 = 16'd4;
parameter    ap_ST_fsm_pp0_stage3 = 16'd8;
parameter    ap_ST_fsm_pp0_stage4 = 16'd16;
parameter    ap_ST_fsm_pp0_stage5 = 16'd32;
parameter    ap_ST_fsm_pp0_stage6 = 16'd64;
parameter    ap_ST_fsm_pp0_stage7 = 16'd128;
parameter    ap_ST_fsm_pp0_stage8 = 16'd256;
parameter    ap_ST_fsm_pp0_stage9 = 16'd512;
parameter    ap_ST_fsm_pp0_stage10 = 16'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 16'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 16'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 16'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 16'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 16'd32768;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] C_address0;
output   C_ce0;
output   C_we0;
output  [31:0] C_d0;
output  [11:0] C_address1;
output   C_ce1;
output   C_we1;
output  [31:0] C_d1;
output  [11:0] A_address0;
output   A_ce0;
input  [31:0] A_q0;
output  [11:0] A_address1;
output   A_ce1;
input  [31:0] A_q1;
output  [11:0] B_address0;
output   B_ce0;
input  [31:0] B_q0;
output  [11:0] B_address1;
output   B_ce1;
input  [31:0] B_q1;

reg ap_idle;
reg[11:0] C_address0;
reg C_ce0;
reg C_we0;
reg[11:0] C_address1;
reg C_ce1;
reg C_we1;
reg[11:0] A_address0;
reg A_ce0;
reg[11:0] A_address1;
reg A_ce1;
reg[11:0] B_address0;
reg B_ce0;
reg[11:0] B_address1;
reg B_ce1;

(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state17_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] tmp_fu_929_p3;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state16_pp0_stage15_iter0;
wire    ap_block_pp0_stage15_subdone;
reg   [0:0] tmp_reg_1307;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] i_cast2_fu_937_p1;
reg   [63:0] i_cast2_reg_1311;
wire   [11:0] trunc_ln13_fu_943_p1;
reg   [11:0] trunc_ln13_reg_1326;
wire   [63:0] zext_ln13_fu_953_p1;
reg   [63:0] zext_ln13_reg_1360;
wire   [63:0] zext_ln13_1_fu_975_p1;
reg   [63:0] zext_ln13_1_reg_1375;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_pp0_stage1_11001;
wire   [63:0] zext_ln13_2_fu_986_p1;
reg   [63:0] zext_ln13_2_reg_1390;
wire   [63:0] zext_ln13_3_fu_997_p1;
reg   [63:0] zext_ln13_3_reg_1405;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_pp0_stage2_11001;
wire   [63:0] zext_ln13_4_fu_1008_p1;
reg   [63:0] zext_ln13_4_reg_1420;
wire   [63:0] zext_ln13_5_fu_1019_p1;
reg   [63:0] zext_ln13_5_reg_1435;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_pp0_stage3_11001;
wire   [63:0] zext_ln13_6_fu_1030_p1;
reg   [63:0] zext_ln13_6_reg_1450;
wire   [63:0] zext_ln13_7_fu_1041_p1;
reg   [63:0] zext_ln13_7_reg_1465;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_pp0_stage4_11001;
wire   [63:0] zext_ln13_8_fu_1052_p1;
reg   [63:0] zext_ln13_8_reg_1480;
wire   [63:0] zext_ln13_9_fu_1063_p1;
reg   [63:0] zext_ln13_9_reg_1495;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_pp0_stage5_11001;
wire   [63:0] zext_ln13_10_fu_1074_p1;
reg   [63:0] zext_ln13_10_reg_1510;
wire   [63:0] zext_ln13_11_fu_1085_p1;
reg   [63:0] zext_ln13_11_reg_1525;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_11001;
wire   [63:0] zext_ln13_12_fu_1096_p1;
reg   [63:0] zext_ln13_12_reg_1540;
wire   [63:0] zext_ln13_13_fu_1107_p1;
reg   [63:0] zext_ln13_13_reg_1555;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_11001;
wire   [63:0] zext_ln13_14_fu_1118_p1;
reg   [63:0] zext_ln13_14_reg_1570;
wire   [63:0] zext_ln13_15_fu_1129_p1;
reg   [63:0] zext_ln13_15_reg_1585;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_pp0_stage8_11001;
wire   [63:0] zext_ln13_16_fu_1140_p1;
reg   [63:0] zext_ln13_16_reg_1600;
wire   [63:0] zext_ln13_17_fu_1151_p1;
reg   [63:0] zext_ln13_17_reg_1615;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_pp0_stage9_11001;
wire   [63:0] zext_ln13_18_fu_1162_p1;
reg   [63:0] zext_ln13_18_reg_1630;
wire   [63:0] zext_ln13_19_fu_1173_p1;
reg   [63:0] zext_ln13_19_reg_1645;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_pp0_stage10_11001;
wire   [63:0] zext_ln13_20_fu_1184_p1;
reg   [63:0] zext_ln13_20_reg_1660;
wire   [63:0] zext_ln13_21_fu_1195_p1;
reg   [63:0] zext_ln13_21_reg_1675;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_pp0_stage11_11001;
wire   [63:0] zext_ln13_22_fu_1206_p1;
reg   [63:0] zext_ln13_22_reg_1690;
wire   [63:0] zext_ln13_23_fu_1217_p1;
reg   [63:0] zext_ln13_23_reg_1705;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_11001;
wire   [63:0] zext_ln13_24_fu_1228_p1;
reg   [63:0] zext_ln13_24_reg_1720;
wire   [63:0] zext_ln13_25_fu_1239_p1;
reg   [63:0] zext_ln13_25_reg_1735;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_pp0_stage13_11001;
wire   [63:0] zext_ln13_26_fu_1250_p1;
reg   [63:0] zext_ln13_26_reg_1750;
wire   [63:0] zext_ln13_27_fu_1261_p1;
reg   [63:0] zext_ln13_27_reg_1765;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_pp0_stage14_11001;
wire   [63:0] zext_ln13_28_fu_1272_p1;
reg   [63:0] zext_ln13_28_reg_1780;
wire   [63:0] zext_ln13_29_fu_1283_p1;
reg   [63:0] zext_ln13_29_reg_1795;
wire    ap_block_pp0_stage15_11001;
wire   [63:0] zext_ln13_30_fu_1294_p1;
reg   [63:0] zext_ln13_30_reg_1810;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage0;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage5;
wire    ap_block_pp0_stage6;
wire    ap_block_pp0_stage7;
wire    ap_block_pp0_stage8;
wire    ap_block_pp0_stage9;
wire    ap_block_pp0_stage10;
wire    ap_block_pp0_stage11;
wire    ap_block_pp0_stage12;
wire    ap_block_pp0_stage13;
wire    ap_block_pp0_stage14;
wire    ap_block_pp0_stage15;
reg   [12:0] i_fu_108;
wire   [12:0] add_ln11_fu_959_p2;
wire    ap_loop_init;
reg   [12:0] ap_sig_allocacmp_i_1;
wire   [11:0] or_ln13_fu_947_p2;
wire   [11:0] or_ln13_1_fu_970_p2;
wire   [11:0] or_ln13_2_fu_981_p2;
wire   [11:0] or_ln13_3_fu_992_p2;
wire   [11:0] or_ln13_4_fu_1003_p2;
wire   [11:0] or_ln13_5_fu_1014_p2;
wire   [11:0] or_ln13_6_fu_1025_p2;
wire   [11:0] or_ln13_7_fu_1036_p2;
wire   [11:0] or_ln13_8_fu_1047_p2;
wire   [11:0] or_ln13_9_fu_1058_p2;
wire   [11:0] or_ln13_10_fu_1069_p2;
wire   [11:0] or_ln13_11_fu_1080_p2;
wire   [11:0] or_ln13_12_fu_1091_p2;
wire   [11:0] or_ln13_13_fu_1102_p2;
wire   [11:0] or_ln13_14_fu_1113_p2;
wire   [11:0] or_ln13_15_fu_1124_p2;
wire   [11:0] or_ln13_16_fu_1135_p2;
wire   [11:0] or_ln13_17_fu_1146_p2;
wire   [11:0] or_ln13_18_fu_1157_p2;
wire   [11:0] or_ln13_19_fu_1168_p2;
wire   [11:0] or_ln13_20_fu_1179_p2;
wire   [11:0] or_ln13_21_fu_1190_p2;
wire   [11:0] or_ln13_22_fu_1201_p2;
wire   [11:0] or_ln13_23_fu_1212_p2;
wire   [11:0] or_ln13_24_fu_1223_p2;
wire   [11:0] or_ln13_25_fu_1234_p2;
wire   [11:0] or_ln13_26_fu_1245_p2;
wire   [11:0] or_ln13_27_fu_1256_p2;
wire   [11:0] or_ln13_28_fu_1267_p2;
wire   [11:0] or_ln13_29_fu_1278_p2;
wire   [11:0] or_ln13_30_fu_1289_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [15:0] ap_NS_fsm;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_603;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 16'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

maddv_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(1'b1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((tmp_fu_929_p3 == 1'd0)) begin
            i_fu_108 <= add_ln11_fu_959_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_108 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_929_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_cast2_reg_1311[12 : 0] <= i_cast2_fu_937_p1[12 : 0];
        trunc_ln13_reg_1326 <= trunc_ln13_fu_943_p1;
        zext_ln13_reg_1360[11 : 1] <= zext_ln13_fu_953_p1[11 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_reg_1307 <= ap_sig_allocacmp_i_1[32'd12];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_1307 == 1'd0))) begin
        zext_ln13_10_reg_1510[2] <= zext_ln13_10_fu_1074_p1[2];
zext_ln13_10_reg_1510[11 : 4] <= zext_ln13_10_fu_1074_p1[11 : 4];
        zext_ln13_9_reg_1495[0] <= zext_ln13_9_fu_1063_p1[0];
zext_ln13_9_reg_1495[2] <= zext_ln13_9_fu_1063_p1[2];
zext_ln13_9_reg_1495[11 : 4] <= zext_ln13_9_fu_1063_p1[11 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_1307 == 1'd0))) begin
        zext_ln13_11_reg_1525[1 : 0] <= zext_ln13_11_fu_1085_p1[1 : 0];
zext_ln13_11_reg_1525[11 : 4] <= zext_ln13_11_fu_1085_p1[11 : 4];
        zext_ln13_12_reg_1540[1] <= zext_ln13_12_fu_1096_p1[1];
zext_ln13_12_reg_1540[11 : 4] <= zext_ln13_12_fu_1096_p1[11 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_1307 == 1'd0))) begin
        zext_ln13_13_reg_1555[0] <= zext_ln13_13_fu_1107_p1[0];
zext_ln13_13_reg_1555[11 : 4] <= zext_ln13_13_fu_1107_p1[11 : 4];
        zext_ln13_14_reg_1570[11 : 4] <= zext_ln13_14_fu_1118_p1[11 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_1307 == 1'd0))) begin
        zext_ln13_15_reg_1585[3 : 0] <= zext_ln13_15_fu_1129_p1[3 : 0];
zext_ln13_15_reg_1585[11 : 5] <= zext_ln13_15_fu_1129_p1[11 : 5];
        zext_ln13_16_reg_1600[3 : 1] <= zext_ln13_16_fu_1140_p1[3 : 1];
zext_ln13_16_reg_1600[11 : 5] <= zext_ln13_16_fu_1140_p1[11 : 5];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_1307 == 1'd0))) begin
        zext_ln13_17_reg_1615[0] <= zext_ln13_17_fu_1151_p1[0];
zext_ln13_17_reg_1615[3 : 2] <= zext_ln13_17_fu_1151_p1[3 : 2];
zext_ln13_17_reg_1615[11 : 5] <= zext_ln13_17_fu_1151_p1[11 : 5];
        zext_ln13_18_reg_1630[3 : 2] <= zext_ln13_18_fu_1162_p1[3 : 2];
zext_ln13_18_reg_1630[11 : 5] <= zext_ln13_18_fu_1162_p1[11 : 5];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_1307 == 1'd0))) begin
        zext_ln13_19_reg_1645[1 : 0] <= zext_ln13_19_fu_1173_p1[1 : 0];
zext_ln13_19_reg_1645[3] <= zext_ln13_19_fu_1173_p1[3];
zext_ln13_19_reg_1645[11 : 5] <= zext_ln13_19_fu_1173_p1[11 : 5];
        zext_ln13_20_reg_1660[1] <= zext_ln13_20_fu_1184_p1[1];
zext_ln13_20_reg_1660[3] <= zext_ln13_20_fu_1184_p1[3];
zext_ln13_20_reg_1660[11 : 5] <= zext_ln13_20_fu_1184_p1[11 : 5];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_1307 == 1'd0))) begin
        zext_ln13_1_reg_1375[0] <= zext_ln13_1_fu_975_p1[0];
zext_ln13_1_reg_1375[11 : 2] <= zext_ln13_1_fu_975_p1[11 : 2];
        zext_ln13_2_reg_1390[11 : 2] <= zext_ln13_2_fu_986_p1[11 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_1307 == 1'd0))) begin
        zext_ln13_21_reg_1675[0] <= zext_ln13_21_fu_1195_p1[0];
zext_ln13_21_reg_1675[3] <= zext_ln13_21_fu_1195_p1[3];
zext_ln13_21_reg_1675[11 : 5] <= zext_ln13_21_fu_1195_p1[11 : 5];
        zext_ln13_22_reg_1690[3] <= zext_ln13_22_fu_1206_p1[3];
zext_ln13_22_reg_1690[11 : 5] <= zext_ln13_22_fu_1206_p1[11 : 5];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_1307 == 1'd0))) begin
        zext_ln13_23_reg_1705[2 : 0] <= zext_ln13_23_fu_1217_p1[2 : 0];
zext_ln13_23_reg_1705[11 : 5] <= zext_ln13_23_fu_1217_p1[11 : 5];
        zext_ln13_24_reg_1720[2 : 1] <= zext_ln13_24_fu_1228_p1[2 : 1];
zext_ln13_24_reg_1720[11 : 5] <= zext_ln13_24_fu_1228_p1[11 : 5];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_1307 == 1'd0))) begin
        zext_ln13_25_reg_1735[0] <= zext_ln13_25_fu_1239_p1[0];
zext_ln13_25_reg_1735[2] <= zext_ln13_25_fu_1239_p1[2];
zext_ln13_25_reg_1735[11 : 5] <= zext_ln13_25_fu_1239_p1[11 : 5];
        zext_ln13_26_reg_1750[2] <= zext_ln13_26_fu_1250_p1[2];
zext_ln13_26_reg_1750[11 : 5] <= zext_ln13_26_fu_1250_p1[11 : 5];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_1307 == 1'd0))) begin
        zext_ln13_27_reg_1765[1 : 0] <= zext_ln13_27_fu_1261_p1[1 : 0];
zext_ln13_27_reg_1765[11 : 5] <= zext_ln13_27_fu_1261_p1[11 : 5];
        zext_ln13_28_reg_1780[1] <= zext_ln13_28_fu_1272_p1[1];
zext_ln13_28_reg_1780[11 : 5] <= zext_ln13_28_fu_1272_p1[11 : 5];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_1307 == 1'd0))) begin
        zext_ln13_29_reg_1795[0] <= zext_ln13_29_fu_1283_p1[0];
zext_ln13_29_reg_1795[11 : 5] <= zext_ln13_29_fu_1283_p1[11 : 5];
        zext_ln13_30_reg_1810[11 : 5] <= zext_ln13_30_fu_1294_p1[11 : 5];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_1307 == 1'd0))) begin
        zext_ln13_3_reg_1405[1 : 0] <= zext_ln13_3_fu_997_p1[1 : 0];
zext_ln13_3_reg_1405[11 : 3] <= zext_ln13_3_fu_997_p1[11 : 3];
        zext_ln13_4_reg_1420[1] <= zext_ln13_4_fu_1008_p1[1];
zext_ln13_4_reg_1420[11 : 3] <= zext_ln13_4_fu_1008_p1[11 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_1307 == 1'd0))) begin
        zext_ln13_5_reg_1435[0] <= zext_ln13_5_fu_1019_p1[0];
zext_ln13_5_reg_1435[11 : 3] <= zext_ln13_5_fu_1019_p1[11 : 3];
        zext_ln13_6_reg_1450[11 : 3] <= zext_ln13_6_fu_1030_p1[11 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_1307 == 1'd0))) begin
        zext_ln13_7_reg_1465[2 : 0] <= zext_ln13_7_fu_1041_p1[2 : 0];
zext_ln13_7_reg_1465[11 : 4] <= zext_ln13_7_fu_1041_p1[11 : 4];
        zext_ln13_8_reg_1480[2 : 1] <= zext_ln13_8_fu_1052_p1[2 : 1];
zext_ln13_8_reg_1480[11 : 4] <= zext_ln13_8_fu_1052_p1[11 : 4];
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            A_address0 = zext_ln13_30_fu_1294_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            A_address0 = zext_ln13_28_fu_1272_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            A_address0 = zext_ln13_26_fu_1250_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            A_address0 = zext_ln13_24_fu_1228_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            A_address0 = zext_ln13_22_fu_1206_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            A_address0 = zext_ln13_20_fu_1184_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            A_address0 = zext_ln13_18_fu_1162_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            A_address0 = zext_ln13_16_fu_1140_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            A_address0 = zext_ln13_14_fu_1118_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            A_address0 = zext_ln13_12_fu_1096_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            A_address0 = zext_ln13_10_fu_1074_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            A_address0 = zext_ln13_8_fu_1052_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            A_address0 = zext_ln13_6_fu_1030_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            A_address0 = zext_ln13_4_fu_1008_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            A_address0 = zext_ln13_2_fu_986_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            A_address0 = zext_ln13_fu_953_p1;
        end else begin
            A_address0 = 'bx;
        end
    end else begin
        A_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            A_address1 = zext_ln13_29_fu_1283_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            A_address1 = zext_ln13_27_fu_1261_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            A_address1 = zext_ln13_25_fu_1239_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            A_address1 = zext_ln13_23_fu_1217_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            A_address1 = zext_ln13_21_fu_1195_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            A_address1 = zext_ln13_19_fu_1173_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            A_address1 = zext_ln13_17_fu_1151_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            A_address1 = zext_ln13_15_fu_1129_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            A_address1 = zext_ln13_13_fu_1107_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            A_address1 = zext_ln13_11_fu_1085_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            A_address1 = zext_ln13_9_fu_1063_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            A_address1 = zext_ln13_7_fu_1041_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            A_address1 = zext_ln13_5_fu_1019_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            A_address1 = zext_ln13_3_fu_997_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            A_address1 = zext_ln13_1_fu_975_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            A_address1 = i_cast2_fu_937_p1;
        end else begin
            A_address1 = 'bx;
        end
    end else begin
        A_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        A_ce0 = 1'b1;
    end else begin
        A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        A_ce1 = 1'b1;
    end else begin
        A_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            B_address0 = zext_ln13_30_fu_1294_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            B_address0 = zext_ln13_28_fu_1272_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            B_address0 = zext_ln13_26_fu_1250_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            B_address0 = zext_ln13_24_fu_1228_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            B_address0 = zext_ln13_22_fu_1206_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            B_address0 = zext_ln13_20_fu_1184_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            B_address0 = zext_ln13_18_fu_1162_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            B_address0 = zext_ln13_16_fu_1140_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            B_address0 = zext_ln13_14_fu_1118_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            B_address0 = zext_ln13_12_fu_1096_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            B_address0 = zext_ln13_10_fu_1074_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            B_address0 = zext_ln13_8_fu_1052_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            B_address0 = zext_ln13_6_fu_1030_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            B_address0 = zext_ln13_4_fu_1008_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            B_address0 = zext_ln13_2_fu_986_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            B_address0 = zext_ln13_fu_953_p1;
        end else begin
            B_address0 = 'bx;
        end
    end else begin
        B_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            B_address1 = zext_ln13_29_fu_1283_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            B_address1 = zext_ln13_27_fu_1261_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            B_address1 = zext_ln13_25_fu_1239_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            B_address1 = zext_ln13_23_fu_1217_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            B_address1 = zext_ln13_21_fu_1195_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            B_address1 = zext_ln13_19_fu_1173_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            B_address1 = zext_ln13_17_fu_1151_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            B_address1 = zext_ln13_15_fu_1129_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            B_address1 = zext_ln13_13_fu_1107_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            B_address1 = zext_ln13_11_fu_1085_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            B_address1 = zext_ln13_9_fu_1063_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            B_address1 = zext_ln13_7_fu_1041_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            B_address1 = zext_ln13_5_fu_1019_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            B_address1 = zext_ln13_3_fu_997_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            B_address1 = zext_ln13_1_fu_975_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            B_address1 = i_cast2_fu_937_p1;
        end else begin
            B_address1 = 'bx;
        end
    end else begin
        B_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        B_ce0 = 1'b1;
    end else begin
        B_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        B_ce1 = 1'b1;
    end else begin
        B_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_address0 = zext_ln13_30_reg_1810;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        C_address0 = zext_ln13_28_reg_1780;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        C_address0 = zext_ln13_26_reg_1750;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        C_address0 = zext_ln13_24_reg_1720;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        C_address0 = zext_ln13_22_reg_1690;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        C_address0 = zext_ln13_20_reg_1660;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        C_address0 = zext_ln13_18_reg_1630;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        C_address0 = zext_ln13_16_reg_1600;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        C_address0 = zext_ln13_14_reg_1570;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        C_address0 = zext_ln13_12_reg_1540;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        C_address0 = zext_ln13_10_reg_1510;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        C_address0 = zext_ln13_8_reg_1480;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        C_address0 = zext_ln13_6_reg_1450;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        C_address0 = zext_ln13_4_reg_1420;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        C_address0 = zext_ln13_2_reg_1390;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        C_address0 = zext_ln13_reg_1360;
    end else begin
        C_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_address1 = zext_ln13_29_reg_1795;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        C_address1 = zext_ln13_27_reg_1765;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        C_address1 = zext_ln13_25_reg_1735;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        C_address1 = zext_ln13_23_reg_1705;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        C_address1 = zext_ln13_21_reg_1675;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        C_address1 = zext_ln13_19_reg_1645;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        C_address1 = zext_ln13_17_reg_1615;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        C_address1 = zext_ln13_15_reg_1585;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        C_address1 = zext_ln13_13_reg_1555;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        C_address1 = zext_ln13_11_reg_1525;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        C_address1 = zext_ln13_9_reg_1495;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        C_address1 = zext_ln13_7_reg_1465;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        C_address1 = zext_ln13_5_reg_1435;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        C_address1 = zext_ln13_3_reg_1405;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        C_address1 = zext_ln13_1_reg_1375;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        C_address1 = i_cast2_reg_1311;
    end else begin
        C_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_ce0 = 1'b1;
    end else begin
        C_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_ce1 = 1'b1;
    end else begin
        C_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_1307 == 1'd0)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_1307 == 1'd0)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_1307 == 1'd0)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_1307 == 1'd0)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_1307 == 1'd0)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_1307 == 1'd0)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_1307 == 1'd0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_1307 == 1'd0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_1307 == 1'd0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_1307 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_1307 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_1307 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_1307 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_1307 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_1307 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_we0 = 1'b1;
    end else begin
        C_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_1307 == 1'd0)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_1307 == 1'd0)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_1307 == 1'd0)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_1307 == 1'd0)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_1307 == 1'd0)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_1307 == 1'd0)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_1307 == 1'd0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_1307 == 1'd0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_1307 == 1'd0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_1307 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_1307 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_1307 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_1307 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_1307 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_1307 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_we1 = 1'b1;
    end else begin
        C_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_929_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage15_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_1 = 13'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_108;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((ap_idle_pp0_1to1 == 1'b1) & (ap_start_int == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign C_d0 = (B_q0 + A_q0);

assign C_d1 = (B_q1 + A_q1);

assign add_ln11_fu_959_p2 = (ap_sig_allocacmp_i_1 + 13'd32);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_603 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign i_cast2_fu_937_p1 = ap_sig_allocacmp_i_1;

assign or_ln13_10_fu_1069_p2 = (trunc_ln13_reg_1326 | 12'd11);

assign or_ln13_11_fu_1080_p2 = (trunc_ln13_reg_1326 | 12'd12);

assign or_ln13_12_fu_1091_p2 = (trunc_ln13_reg_1326 | 12'd13);

assign or_ln13_13_fu_1102_p2 = (trunc_ln13_reg_1326 | 12'd14);

assign or_ln13_14_fu_1113_p2 = (trunc_ln13_reg_1326 | 12'd15);

assign or_ln13_15_fu_1124_p2 = (trunc_ln13_reg_1326 | 12'd16);

assign or_ln13_16_fu_1135_p2 = (trunc_ln13_reg_1326 | 12'd17);

assign or_ln13_17_fu_1146_p2 = (trunc_ln13_reg_1326 | 12'd18);

assign or_ln13_18_fu_1157_p2 = (trunc_ln13_reg_1326 | 12'd19);

assign or_ln13_19_fu_1168_p2 = (trunc_ln13_reg_1326 | 12'd20);

assign or_ln13_1_fu_970_p2 = (trunc_ln13_reg_1326 | 12'd2);

assign or_ln13_20_fu_1179_p2 = (trunc_ln13_reg_1326 | 12'd21);

assign or_ln13_21_fu_1190_p2 = (trunc_ln13_reg_1326 | 12'd22);

assign or_ln13_22_fu_1201_p2 = (trunc_ln13_reg_1326 | 12'd23);

assign or_ln13_23_fu_1212_p2 = (trunc_ln13_reg_1326 | 12'd24);

assign or_ln13_24_fu_1223_p2 = (trunc_ln13_reg_1326 | 12'd25);

assign or_ln13_25_fu_1234_p2 = (trunc_ln13_reg_1326 | 12'd26);

assign or_ln13_26_fu_1245_p2 = (trunc_ln13_reg_1326 | 12'd27);

assign or_ln13_27_fu_1256_p2 = (trunc_ln13_reg_1326 | 12'd28);

assign or_ln13_28_fu_1267_p2 = (trunc_ln13_reg_1326 | 12'd29);

assign or_ln13_29_fu_1278_p2 = (trunc_ln13_reg_1326 | 12'd30);

assign or_ln13_2_fu_981_p2 = (trunc_ln13_reg_1326 | 12'd3);

assign or_ln13_30_fu_1289_p2 = (trunc_ln13_reg_1326 | 12'd31);

assign or_ln13_3_fu_992_p2 = (trunc_ln13_reg_1326 | 12'd4);

assign or_ln13_4_fu_1003_p2 = (trunc_ln13_reg_1326 | 12'd5);

assign or_ln13_5_fu_1014_p2 = (trunc_ln13_reg_1326 | 12'd6);

assign or_ln13_6_fu_1025_p2 = (trunc_ln13_reg_1326 | 12'd7);

assign or_ln13_7_fu_1036_p2 = (trunc_ln13_reg_1326 | 12'd8);

assign or_ln13_8_fu_1047_p2 = (trunc_ln13_reg_1326 | 12'd9);

assign or_ln13_9_fu_1058_p2 = (trunc_ln13_reg_1326 | 12'd10);

assign or_ln13_fu_947_p2 = (trunc_ln13_fu_943_p1 | 12'd1);

assign tmp_fu_929_p3 = ap_sig_allocacmp_i_1[32'd12];

assign trunc_ln13_fu_943_p1 = ap_sig_allocacmp_i_1[11:0];

assign zext_ln13_10_fu_1074_p1 = or_ln13_10_fu_1069_p2;

assign zext_ln13_11_fu_1085_p1 = or_ln13_11_fu_1080_p2;

assign zext_ln13_12_fu_1096_p1 = or_ln13_12_fu_1091_p2;

assign zext_ln13_13_fu_1107_p1 = or_ln13_13_fu_1102_p2;

assign zext_ln13_14_fu_1118_p1 = or_ln13_14_fu_1113_p2;

assign zext_ln13_15_fu_1129_p1 = or_ln13_15_fu_1124_p2;

assign zext_ln13_16_fu_1140_p1 = or_ln13_16_fu_1135_p2;

assign zext_ln13_17_fu_1151_p1 = or_ln13_17_fu_1146_p2;

assign zext_ln13_18_fu_1162_p1 = or_ln13_18_fu_1157_p2;

assign zext_ln13_19_fu_1173_p1 = or_ln13_19_fu_1168_p2;

assign zext_ln13_1_fu_975_p1 = or_ln13_1_fu_970_p2;

assign zext_ln13_20_fu_1184_p1 = or_ln13_20_fu_1179_p2;

assign zext_ln13_21_fu_1195_p1 = or_ln13_21_fu_1190_p2;

assign zext_ln13_22_fu_1206_p1 = or_ln13_22_fu_1201_p2;

assign zext_ln13_23_fu_1217_p1 = or_ln13_23_fu_1212_p2;

assign zext_ln13_24_fu_1228_p1 = or_ln13_24_fu_1223_p2;

assign zext_ln13_25_fu_1239_p1 = or_ln13_25_fu_1234_p2;

assign zext_ln13_26_fu_1250_p1 = or_ln13_26_fu_1245_p2;

assign zext_ln13_27_fu_1261_p1 = or_ln13_27_fu_1256_p2;

assign zext_ln13_28_fu_1272_p1 = or_ln13_28_fu_1267_p2;

assign zext_ln13_29_fu_1283_p1 = or_ln13_29_fu_1278_p2;

assign zext_ln13_2_fu_986_p1 = or_ln13_2_fu_981_p2;

assign zext_ln13_30_fu_1294_p1 = or_ln13_30_fu_1289_p2;

assign zext_ln13_3_fu_997_p1 = or_ln13_3_fu_992_p2;

assign zext_ln13_4_fu_1008_p1 = or_ln13_4_fu_1003_p2;

assign zext_ln13_5_fu_1019_p1 = or_ln13_5_fu_1014_p2;

assign zext_ln13_6_fu_1030_p1 = or_ln13_6_fu_1025_p2;

assign zext_ln13_7_fu_1041_p1 = or_ln13_7_fu_1036_p2;

assign zext_ln13_8_fu_1052_p1 = or_ln13_8_fu_1047_p2;

assign zext_ln13_9_fu_1063_p1 = or_ln13_9_fu_1058_p2;

assign zext_ln13_fu_953_p1 = or_ln13_fu_947_p2;

always @ (posedge ap_clk) begin
    i_cast2_reg_1311[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
    zext_ln13_reg_1360[0] <= 1'b1;
    zext_ln13_reg_1360[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln13_1_reg_1375[1] <= 1'b1;
    zext_ln13_1_reg_1375[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln13_2_reg_1390[1:0] <= 2'b11;
    zext_ln13_2_reg_1390[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln13_3_reg_1405[2] <= 1'b1;
    zext_ln13_3_reg_1405[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln13_4_reg_1420[0] <= 1'b1;
    zext_ln13_4_reg_1420[2:2] <= 1'b1;
    zext_ln13_4_reg_1420[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln13_5_reg_1435[2:1] <= 2'b11;
    zext_ln13_5_reg_1435[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln13_6_reg_1450[2:0] <= 3'b111;
    zext_ln13_6_reg_1450[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln13_7_reg_1465[3] <= 1'b1;
    zext_ln13_7_reg_1465[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln13_8_reg_1480[0] <= 1'b1;
    zext_ln13_8_reg_1480[3:3] <= 1'b1;
    zext_ln13_8_reg_1480[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln13_9_reg_1495[1] <= 1'b1;
    zext_ln13_9_reg_1495[3:3] <= 1'b1;
    zext_ln13_9_reg_1495[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln13_10_reg_1510[1:0] <= 2'b11;
    zext_ln13_10_reg_1510[3:3] <= 1'b1;
    zext_ln13_10_reg_1510[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln13_11_reg_1525[3:2] <= 2'b11;
    zext_ln13_11_reg_1525[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln13_12_reg_1540[0] <= 1'b1;
    zext_ln13_12_reg_1540[3:2] <= 2'b11;
    zext_ln13_12_reg_1540[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln13_13_reg_1555[3:1] <= 3'b111;
    zext_ln13_13_reg_1555[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln13_14_reg_1570[3:0] <= 4'b1111;
    zext_ln13_14_reg_1570[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln13_15_reg_1585[4] <= 1'b1;
    zext_ln13_15_reg_1585[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln13_16_reg_1600[0] <= 1'b1;
    zext_ln13_16_reg_1600[4:4] <= 1'b1;
    zext_ln13_16_reg_1600[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln13_17_reg_1615[1] <= 1'b1;
    zext_ln13_17_reg_1615[4:4] <= 1'b1;
    zext_ln13_17_reg_1615[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln13_18_reg_1630[1:0] <= 2'b11;
    zext_ln13_18_reg_1630[4:4] <= 1'b1;
    zext_ln13_18_reg_1630[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln13_19_reg_1645[2] <= 1'b1;
    zext_ln13_19_reg_1645[4:4] <= 1'b1;
    zext_ln13_19_reg_1645[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln13_20_reg_1660[0] <= 1'b1;
    zext_ln13_20_reg_1660[2:2] <= 1'b1;
    zext_ln13_20_reg_1660[4:4] <= 1'b1;
    zext_ln13_20_reg_1660[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln13_21_reg_1675[2:1] <= 2'b11;
    zext_ln13_21_reg_1675[4:4] <= 1'b1;
    zext_ln13_21_reg_1675[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln13_22_reg_1690[2:0] <= 3'b111;
    zext_ln13_22_reg_1690[4:4] <= 1'b1;
    zext_ln13_22_reg_1690[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln13_23_reg_1705[4:3] <= 2'b11;
    zext_ln13_23_reg_1705[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln13_24_reg_1720[0] <= 1'b1;
    zext_ln13_24_reg_1720[4:3] <= 2'b11;
    zext_ln13_24_reg_1720[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln13_25_reg_1735[1] <= 1'b1;
    zext_ln13_25_reg_1735[4:3] <= 2'b11;
    zext_ln13_25_reg_1735[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln13_26_reg_1750[1:0] <= 2'b11;
    zext_ln13_26_reg_1750[4:3] <= 2'b11;
    zext_ln13_26_reg_1750[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln13_27_reg_1765[4:2] <= 3'b111;
    zext_ln13_27_reg_1765[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln13_28_reg_1780[0] <= 1'b1;
    zext_ln13_28_reg_1780[4:2] <= 3'b111;
    zext_ln13_28_reg_1780[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln13_29_reg_1795[4:1] <= 4'b1111;
    zext_ln13_29_reg_1795[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln13_30_reg_1810[4:0] <= 5'b11111;
    zext_ln13_30_reg_1810[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
end

endmodule //maddv
