

================================================================
== Vitis HLS Report for 'lab4_z1'
================================================================
* Date:           Tue Nov  8 10:00:58 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab4_z1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  3.602 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       93|       93|  0.930 us|  0.930 us|   94|   94|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L2      |       92|       92|        23|          -|          -|     4|        no|
        | + L1     |       20|       20|         5|          -|          -|     4|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 2 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 10 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %firstVector_arr, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %firstVector_arr"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %secondVector_arr, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %secondVector_arr"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %resultVecror_arr, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %resultVecror_arr"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.61ns)   --->   "%store_ln9 = store i3 0, i3 %i" [./source/lab4_z1.c:9]   --->   Operation 17 'store' 'store_ln9' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln9 = br void" [./source/lab4_z1.c:9]   --->   Operation 18 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [./source/lab4_z1.c:9]   --->   Operation 19 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i3 %i_1" [./source/lab4_z1.c:9]   --->   Operation 20 'zext' 'zext_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.18ns)   --->   "%icmp_ln9 = icmp_eq  i3 %i_1, i3 4" [./source/lab4_z1.c:9]   --->   Operation 21 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.18> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.68ns)   --->   "%add_ln9 = add i3 %i_1, i3 1" [./source/lab4_z1.c:9]   --->   Operation 23 'add' 'add_ln9' <Predicate = true> <Delay = 1.68> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %.split2, void" [./source/lab4_z1.c:9]   --->   Operation 24 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%secondVector_arr_addr = getelementptr i16 %secondVector_arr, i64 0, i64 %zext_ln9" [./source/lab4_z1.c:9]   --->   Operation 25 'getelementptr' 'secondVector_arr_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (2.15ns)   --->   "%secondVector_arr_load = load i2 %secondVector_arr_addr" [./source/lab4_z1.c:9]   --->   Operation 26 'load' 'secondVector_arr_load' <Predicate = (!icmp_ln9)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%resultVecror_arr_addr = getelementptr i32 %resultVecror_arr, i64 0, i64 %zext_ln9" [./source/lab4_z1.c:14]   --->   Operation 27 'getelementptr' 'resultVecror_arr_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (2.15ns)   --->   "%resultVecror_arr_load = load i2 %resultVecror_arr_addr" [./source/lab4_z1.c:14]   --->   Operation 28 'load' 'resultVecror_arr_load' <Predicate = (!icmp_ln9)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln17 = ret" [./source/lab4_z1.c:17]   --->   Operation 29 'ret' 'ret_ln17' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [./source/lab4_z1.c:6]   --->   Operation 30 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/2] (2.15ns)   --->   "%secondVector_arr_load = load i2 %secondVector_arr_addr" [./source/lab4_z1.c:9]   --->   Operation 31 'load' 'secondVector_arr_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%conv4 = sext i16 %secondVector_arr_load" [./source/lab4_z1.c:9]   --->   Operation 32 'sext' 'conv4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/2] (2.15ns)   --->   "%resultVecror_arr_load = load i2 %resultVecror_arr_addr" [./source/lab4_z1.c:14]   --->   Operation 33 'load' 'resultVecror_arr_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 34 [1/1] (1.61ns)   --->   "%br_ln12 = br void" [./source/lab4_z1.c:12]   --->   Operation 34 'br' 'br_ln12' <Predicate = true> <Delay = 1.61>

State 4 <SV = 3> <Delay = 3.34>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%j = phi i3 %add_ln12, void %.split, i3 0, void %.split2" [./source/lab4_z1.c:12]   --->   Operation 35 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%add3 = phi i32 %add_ln14, void %.split, i32 %resultVecror_arr_load, void %.split2" [./source/lab4_z1.c:14]   --->   Operation 36 'phi' 'add3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i3 %j" [./source/lab4_z1.c:12]   --->   Operation 37 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.18ns)   --->   "%icmp_ln12 = icmp_eq  i3 %j, i3 4" [./source/lab4_z1.c:12]   --->   Operation 38 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.18> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%empty_7 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 39 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.68ns)   --->   "%add_ln12 = add i3 %j, i3 1" [./source/lab4_z1.c:12]   --->   Operation 40 'add' 'add_ln12' <Predicate = true> <Delay = 1.68> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %.split, void" [./source/lab4_z1.c:12]   --->   Operation 41 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%firstVector_arr_addr = getelementptr i16 %firstVector_arr, i64 0, i64 %zext_ln12" [./source/lab4_z1.c:14]   --->   Operation 42 'getelementptr' 'firstVector_arr_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 43 [2/2] (2.15ns)   --->   "%firstVector_arr_load = load i2 %firstVector_arr_addr" [./source/lab4_z1.c:14]   --->   Operation 43 'load' 'firstVector_arr_load' <Predicate = (!icmp_ln12)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 44 [1/1] (2.15ns)   --->   "%store_ln14 = store i32 %add3, i2 %resultVecror_arr_addr" [./source/lab4_z1.c:14]   --->   Operation 44 'store' 'store_ln14' <Predicate = (icmp_ln12)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 45 [1/1] (1.61ns)   --->   "%store_ln9 = store i3 %add_ln9, i3 %i" [./source/lab4_z1.c:9]   --->   Operation 45 'store' 'store_ln9' <Predicate = (icmp_ln12)> <Delay = 1.61>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 46 'br' 'br_ln0' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.60>
ST_5 : Operation 47 [1/2] (2.15ns)   --->   "%firstVector_arr_load = load i2 %firstVector_arr_addr" [./source/lab4_z1.c:14]   --->   Operation 47 'load' 'firstVector_arr_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i16 %firstVector_arr_load" [./source/lab4_z1.c:14]   --->   Operation 48 'sext' 'sext_ln14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [3/3] (1.45ns) (grouped into DSP with root node add_ln14)   --->   "%mul_ln14 = mul i32 %sext_ln14, i32 %conv4" [./source/lab4_z1.c:14]   --->   Operation 49 'mul' 'mul_ln14' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.45>
ST_6 : Operation 50 [2/3] (1.45ns) (grouped into DSP with root node add_ln14)   --->   "%mul_ln14 = mul i32 %sext_ln14, i32 %conv4" [./source/lab4_z1.c:14]   --->   Operation 50 'mul' 'mul_ln14' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.10>
ST_7 : Operation 51 [1/3] (0.00ns) (grouped into DSP with root node add_ln14)   --->   "%mul_ln14 = mul i32 %sext_ln14, i32 %conv4" [./source/lab4_z1.c:14]   --->   Operation 51 'mul' 'mul_ln14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 52 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln14 = add i32 %mul_ln14, i32 %add3" [./source/lab4_z1.c:14]   --->   Operation 52 'add' 'add_ln14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.10>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./source/lab4_z1.c:6]   --->   Operation 53 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln14 = add i32 %mul_ln14, i32 %add3" [./source/lab4_z1.c:14]   --->   Operation 54 'add' 'add_ln14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 55 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ firstVector_arr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ secondVector_arr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ resultVecror_arr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 011111111]
spectopmodule_ln0     (spectopmodule    ) [ 000000000]
specinterface_ln0     (specinterface    ) [ 000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000]
specinterface_ln0     (specinterface    ) [ 000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000]
specinterface_ln0     (specinterface    ) [ 000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000]
store_ln9             (store            ) [ 000000000]
br_ln9                (br               ) [ 000000000]
i_1                   (load             ) [ 000000000]
zext_ln9              (zext             ) [ 000000000]
icmp_ln9              (icmp             ) [ 001111111]
empty                 (speclooptripcount) [ 000000000]
add_ln9               (add              ) [ 000111111]
br_ln9                (br               ) [ 000000000]
secondVector_arr_addr (getelementptr    ) [ 000100000]
resultVecror_arr_addr (getelementptr    ) [ 000111111]
ret_ln17              (ret              ) [ 000000000]
specloopname_ln6      (specloopname     ) [ 000000000]
secondVector_arr_load (load             ) [ 000000000]
conv4                 (sext             ) [ 000011111]
resultVecror_arr_load (load             ) [ 001111111]
br_ln12               (br               ) [ 001111111]
j                     (phi              ) [ 000010000]
add3                  (phi              ) [ 000011111]
zext_ln12             (zext             ) [ 000000000]
icmp_ln12             (icmp             ) [ 001111111]
empty_7               (speclooptripcount) [ 000000000]
add_ln12              (add              ) [ 001111111]
br_ln12               (br               ) [ 000000000]
firstVector_arr_addr  (getelementptr    ) [ 000001000]
store_ln14            (store            ) [ 000000000]
store_ln9             (store            ) [ 000000000]
br_ln0                (br               ) [ 000000000]
firstVector_arr_load  (load             ) [ 000000000]
sext_ln14             (sext             ) [ 000000110]
mul_ln14              (mul              ) [ 000000001]
specloopname_ln6      (specloopname     ) [ 000000000]
add_ln14              (add              ) [ 001111111]
br_ln0                (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="firstVector_arr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstVector_arr"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="secondVector_arr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secondVector_arr"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="resultVecror_arr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="resultVecror_arr"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="i_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="secondVector_arr_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="16" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="3" slack="0"/>
<pin id="50" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="secondVector_arr_addr/2 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="2" slack="0"/>
<pin id="55" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="56" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="secondVector_arr_load/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="resultVecror_arr_addr_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="32" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="3" slack="0"/>
<pin id="63" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="resultVecror_arr_addr/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="2" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="resultVecror_arr_load/2 store_ln14/4 "/>
</bind>
</comp>

<comp id="72" class="1004" name="firstVector_arr_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="3" slack="0"/>
<pin id="76" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="firstVector_arr_addr/4 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="2" slack="0"/>
<pin id="81" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="firstVector_arr_load/4 "/>
</bind>
</comp>

<comp id="85" class="1005" name="j_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="3" slack="1"/>
<pin id="87" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="89" class="1004" name="j_phi_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="3" slack="0"/>
<pin id="91" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="1" slack="1"/>
<pin id="93" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="96" class="1005" name="add3_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="3"/>
<pin id="98" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add3 (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="add3_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="1"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="32" slack="1"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add3/4 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln9_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="3" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="i_1_load_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="3" slack="1"/>
<pin id="114" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="zext_ln9_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="3" slack="0"/>
<pin id="117" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="icmp_ln9_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="3" slack="0"/>
<pin id="123" dir="0" index="1" bw="3" slack="0"/>
<pin id="124" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="add_ln9_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="3" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="1" index="2" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="conv4_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="16" slack="0"/>
<pin id="135" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv4/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="zext_ln12_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="3" slack="0"/>
<pin id="139" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="icmp_ln12_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="3" slack="0"/>
<pin id="144" dir="0" index="1" bw="3" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="add_ln12_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="3" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln9_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="3" slack="2"/>
<pin id="156" dir="0" index="1" bw="3" slack="3"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="sext_ln14_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14/5 "/>
</bind>
</comp>

<comp id="162" class="1007" name="grp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="0" index="1" bw="16" slack="2"/>
<pin id="165" dir="0" index="2" bw="32" slack="3"/>
<pin id="166" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln14/5 add_ln14/7 "/>
</bind>
</comp>

<comp id="169" class="1005" name="i_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="3" slack="0"/>
<pin id="171" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="179" class="1005" name="add_ln9_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="3" slack="2"/>
<pin id="181" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="add_ln9 "/>
</bind>
</comp>

<comp id="184" class="1005" name="secondVector_arr_addr_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="2" slack="1"/>
<pin id="186" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="secondVector_arr_addr "/>
</bind>
</comp>

<comp id="189" class="1005" name="resultVecror_arr_addr_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="2" slack="1"/>
<pin id="191" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="resultVecror_arr_addr "/>
</bind>
</comp>

<comp id="194" class="1005" name="conv4_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="2"/>
<pin id="196" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv4 "/>
</bind>
</comp>

<comp id="199" class="1005" name="resultVecror_arr_load_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="resultVecror_arr_load "/>
</bind>
</comp>

<comp id="207" class="1005" name="add_ln12_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="3" slack="0"/>
<pin id="209" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln12 "/>
</bind>
</comp>

<comp id="212" class="1005" name="firstVector_arr_addr_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="2" slack="1"/>
<pin id="214" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="firstVector_arr_addr "/>
</bind>
</comp>

<comp id="217" class="1005" name="sext_ln14_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln14 "/>
</bind>
</comp>

<comp id="222" class="1005" name="add_ln14_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="1"/>
<pin id="224" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="34" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="46" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="34" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="59" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="34" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="88"><net_src comp="24" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="85" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="105"><net_src comp="99" pin="4"/><net_sink comp="66" pin=1"/></net>

<net id="106"><net_src comp="99" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="111"><net_src comp="24" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="112" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="120"><net_src comp="115" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="125"><net_src comp="112" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="26" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="112" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="32" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="136"><net_src comp="53" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="89" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="146"><net_src comp="89" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="26" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="89" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="32" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="161"><net_src comp="79" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="96" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="172"><net_src comp="42" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="174"><net_src comp="169" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="175"><net_src comp="169" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="182"><net_src comp="127" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="187"><net_src comp="46" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="192"><net_src comp="59" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="197"><net_src comp="133" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="202"><net_src comp="66" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="210"><net_src comp="148" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="215"><net_src comp="72" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="220"><net_src comp="158" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="225"><net_src comp="162" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="99" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: resultVecror_arr | {4 }
 - Input state : 
	Port: lab4_z1 : firstVector_arr | {4 5 }
	Port: lab4_z1 : secondVector_arr | {2 3 }
	Port: lab4_z1 : resultVecror_arr | {2 3 }
  - Chain level:
	State 1
		store_ln9 : 1
	State 2
		zext_ln9 : 1
		icmp_ln9 : 1
		add_ln9 : 1
		br_ln9 : 2
		secondVector_arr_addr : 2
		secondVector_arr_load : 3
		resultVecror_arr_addr : 2
		resultVecror_arr_load : 3
	State 3
		conv4 : 1
	State 4
		zext_ln12 : 1
		icmp_ln12 : 1
		add_ln12 : 1
		br_ln12 : 2
		firstVector_arr_addr : 2
		firstVector_arr_load : 3
		store_ln14 : 1
	State 5
		sext_ln14 : 1
		mul_ln14 : 2
	State 6
	State 7
		add_ln14 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|---------|
| Operation|  Functional Unit |   DSP   |    FF   |   LUT   |
|----------|------------------|---------|---------|---------|
|    add   |  add_ln9_fu_127  |    0    |    0    |    11   |
|          |  add_ln12_fu_148 |    0    |    0    |    11   |
|----------|------------------|---------|---------|---------|
|   icmp   |  icmp_ln9_fu_121 |    0    |    0    |    8    |
|          | icmp_ln12_fu_142 |    0    |    0    |    8    |
|----------|------------------|---------|---------|---------|
|  muladd  |    grp_fu_162    |    1    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   zext   |  zext_ln9_fu_115 |    0    |    0    |    0    |
|          | zext_ln12_fu_137 |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   sext   |   conv4_fu_133   |    0    |    0    |    0    |
|          | sext_ln14_fu_158 |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   Total  |                  |    1    |    0    |    38   |
|----------|------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|         add3_reg_96         |   32   |
|       add_ln12_reg_207      |    3   |
|       add_ln14_reg_222      |   32   |
|       add_ln9_reg_179       |    3   |
|        conv4_reg_194        |   32   |
| firstVector_arr_addr_reg_212|    2   |
|          i_reg_169          |    3   |
|           j_reg_85          |    3   |
|resultVecror_arr_addr_reg_189|    2   |
|resultVecror_arr_load_reg_199|   32   |
|secondVector_arr_addr_reg_184|    2   |
|      sext_ln14_reg_217      |   32   |
+-----------------------------+--------+
|            Total            |   178  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_53 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_66 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_79 |  p0  |   2  |   2  |    4   ||    9    |
|    grp_fu_162    |  p0  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   44   ||   6.44  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   38   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |   178  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    6   |   178  |   74   |
+-----------+--------+--------+--------+--------+
