$date
	Sat Oct 22 19:57:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#613798
b1101 &
b1101 %
1$
b1101 !
1"
#613799
0"
#613802
b101000 &
b101000 %
#613806
b10100 &
b10100 %
#613810
b1010 &
b1010 %
#613814
b101 &
b101 %
#613818
b10000 &
b10000 %
#613822
b1000 &
b1000 %
#613826
b100 &
b100 %
#613830
b10 &
b10 %
#613834
b1 &
b1 %
1#
#613838
b0 &
0#
b0 %
0$
#1648676
b10000 !
1"
#1648678
b10000 &
b10000 %
1$
#1648679
0"
#1648682
b1000 &
b1000 %
#1648686
b100 &
b100 %
#1648690
b10 &
b10 %
#1648694
b1 &
1#
b1 %
#1648698
b0 &
b0 %
0#
0$
#2654383
b10111 !
1"
#2654386
b10111 &
b10111 %
1$
#2654387
0"
#2654390
b1000110 &
b1000110 %
#2654394
b100011 &
b100011 %
#2654398
b1101010 &
b1101010 %
#2654402
b110101 &
b110101 %
#2654406
b10100000 &
b10100000 %
#2654410
b1010000 &
b1010000 %
#2654414
b101000 &
b101000 %
#2654418
b10100 &
b10100 %
#2654422
b1010 &
b1010 %
#2654426
b101 &
b101 %
#2654430
b10000 &
b10000 %
#2654434
b1000 &
b1000 %
#2654438
b100 &
b100 %
#2654442
b10 &
b10 %
#2654446
b1 &
1#
b1 %
#2654450
b0 &
b0 %
0#
0$
#4500012
