
rc-car-control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003404  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000204  08003510  08003510  00013510  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003714  08003714  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  08003714  08003714  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003714  08003714  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003714  08003714  00013714  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003718  08003718  00013718  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  0800371c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000384  20000068  08003784  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003ec  08003784  000203ec  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .debug_line   000085b4  00000000  00000000  00020091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_info   00007dc6  00000000  00000000  00028645  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001faf  00000000  00000000  0003040b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000980  00000000  00000000  000323c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0007f0a2  00000000  00000000  00032d40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00000868  00000000  00000000  000b1de8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00017c4c  00000000  00000000  000b2650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000ca29c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000028b8  00000000  00000000  000ca2f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	080034f8 	.word	0x080034f8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	080034f8 	.word	0x080034f8

0800014c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800014c:	480c      	ldr	r0, [pc, #48]	; (8000180 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800014e:	490d      	ldr	r1, [pc, #52]	; (8000184 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000150:	4a0d      	ldr	r2, [pc, #52]	; (8000188 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000152:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000154:	e002      	b.n	800015c <LoopCopyDataInit>

08000156 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000156:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000158:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800015a:	3304      	adds	r3, #4

0800015c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800015c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800015e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000160:	d3f9      	bcc.n	8000156 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000162:	4a0a      	ldr	r2, [pc, #40]	; (800018c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000164:	4c0a      	ldr	r4, [pc, #40]	; (8000190 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000166:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000168:	e001      	b.n	800016e <LoopFillZerobss>

0800016a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800016a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800016c:	3204      	adds	r2, #4

0800016e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800016e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000170:	d3fb      	bcc.n	800016a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000172:	f001 fe75 	bl	8001e60 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000176:	f002 fd59 	bl	8002c2c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800017a:	f001 f821 	bl	80011c0 <main>
  bx lr
 800017e:	4770      	bx	lr
  ldr r0, =_sdata
 8000180:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000184:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000188:	0800371c 	.word	0x0800371c
  ldr r2, =_sbss
 800018c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000190:	200003ec 	.word	0x200003ec

08000194 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000194:	e7fe      	b.n	8000194 <ADC1_2_IRQHandler>
	...

08000198 <EE_Init>:
  * @param  None.
  * @retval - Flash error code: on write Flash error
  *         - FLASH_COMPLETE: on success
  */
uint16_t EE_Init(uint16_t *all_virt_addr_table, uint16_t all_virt_addr_size)
{
 8000198:	b580      	push	{r7, lr}
 800019a:	b086      	sub	sp, #24
 800019c:	af00      	add	r7, sp, #0
 800019e:	6078      	str	r0, [r7, #4]
 80001a0:	460b      	mov	r3, r1
 80001a2:	807b      	strh	r3, [r7, #2]
	VirtAddVarTab = all_virt_addr_table;
 80001a4:	4a9f      	ldr	r2, [pc, #636]	; (8000424 <EE_Init+0x28c>)
 80001a6:	687b      	ldr	r3, [r7, #4]
 80001a8:	6013      	str	r3, [r2, #0]
	EepromTotalDataSize = all_virt_addr_size;
 80001aa:	4a9f      	ldr	r2, [pc, #636]	; (8000428 <EE_Init+0x290>)
 80001ac:	887b      	ldrh	r3, [r7, #2]
 80001ae:	8013      	strh	r3, [r2, #0]

  uint16_t PageStatus0 = 6, PageStatus1 = 6;
 80001b0:	2306      	movs	r3, #6
 80001b2:	827b      	strh	r3, [r7, #18]
 80001b4:	2306      	movs	r3, #6
 80001b6:	823b      	strh	r3, [r7, #16]
  uint16_t VarIdx = 0;
 80001b8:	2300      	movs	r3, #0
 80001ba:	82fb      	strh	r3, [r7, #22]
  uint16_t EepromStatus = 0, ReadStatus = 0;
 80001bc:	2300      	movs	r3, #0
 80001be:	81fb      	strh	r3, [r7, #14]
 80001c0:	2300      	movs	r3, #0
 80001c2:	81bb      	strh	r3, [r7, #12]
  int16_t x = -1;
 80001c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80001c8:	82bb      	strh	r3, [r7, #20]
  uint16_t  FlashStatus;

  /* Get Page0 status */
  PageStatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 80001ca:	4b98      	ldr	r3, [pc, #608]	; (800042c <EE_Init+0x294>)
 80001cc:	881b      	ldrh	r3, [r3, #0]
 80001ce:	827b      	strh	r3, [r7, #18]
  /* Get Page1 status */
  PageStatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 80001d0:	4b97      	ldr	r3, [pc, #604]	; (8000430 <EE_Init+0x298>)
 80001d2:	881b      	ldrh	r3, [r3, #0]
 80001d4:	823b      	strh	r3, [r7, #16]

  /* Check for invalid header states and repair if necessary */
  switch (PageStatus0)
 80001d6:	8a7b      	ldrh	r3, [r7, #18]
 80001d8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80001dc:	4293      	cmp	r3, r2
 80001de:	d00b      	beq.n	80001f8 <EE_Init+0x60>
 80001e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80001e4:	f280 8136 	bge.w	8000454 <EE_Init+0x2bc>
 80001e8:	2b00      	cmp	r3, #0
 80001ea:	f000 80b5 	beq.w	8000358 <EE_Init+0x1c0>
 80001ee:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 80001f2:	4293      	cmp	r3, r2
 80001f4:	d033      	beq.n	800025e <EE_Init+0xc6>
 80001f6:	e12d      	b.n	8000454 <EE_Init+0x2bc>
  {
    case ERASED:
      if (PageStatus1 == VALID_PAGE) /* Page0 erased, Page1 valid */
 80001f8:	8a3b      	ldrh	r3, [r7, #16]
 80001fa:	2b00      	cmp	r3, #0
 80001fc:	d10a      	bne.n	8000214 <EE_Init+0x7c>
      {
        /* Erase Page0 */
        FlashStatus = FLASH_ErasePage(PAGE0_BASE_ADDRESS);
 80001fe:	488b      	ldr	r0, [pc, #556]	; (800042c <EE_Init+0x294>)
 8000200:	f001 fe46 	bl	8001e90 <FLASH_ErasePage>
 8000204:	4603      	mov	r3, r0
 8000206:	817b      	strh	r3, [r7, #10]
        /* If erase operation was failed, a Flash error code is returned */
        if (FlashStatus != FLASH_COMPLETE)
 8000208:	897b      	ldrh	r3, [r7, #10]
 800020a:	2b04      	cmp	r3, #4
 800020c:	f000 812b 	beq.w	8000466 <EE_Init+0x2ce>
        {
          return FlashStatus;
 8000210:	897b      	ldrh	r3, [r7, #10]
 8000212:	e130      	b.n	8000476 <EE_Init+0x2de>
        }
      }
      else if (PageStatus1 == RECEIVE_DATA) /* Page0 erased, Page1 receive */
 8000214:	8a3b      	ldrh	r3, [r7, #16]
 8000216:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 800021a:	4293      	cmp	r3, r2
 800021c:	d115      	bne.n	800024a <EE_Init+0xb2>
      {
        /* Erase Page0 */
        FlashStatus = FLASH_ErasePage(PAGE0_BASE_ADDRESS);
 800021e:	4883      	ldr	r0, [pc, #524]	; (800042c <EE_Init+0x294>)
 8000220:	f001 fe36 	bl	8001e90 <FLASH_ErasePage>
 8000224:	4603      	mov	r3, r0
 8000226:	817b      	strh	r3, [r7, #10]
        /* If erase operation was failed, a Flash error code is returned */
        if (FlashStatus != FLASH_COMPLETE)
 8000228:	897b      	ldrh	r3, [r7, #10]
 800022a:	2b04      	cmp	r3, #4
 800022c:	d001      	beq.n	8000232 <EE_Init+0x9a>
        {
          return FlashStatus;
 800022e:	897b      	ldrh	r3, [r7, #10]
 8000230:	e121      	b.n	8000476 <EE_Init+0x2de>
        }
        /* Mark Page1 as valid */
        FlashStatus = FLASH_ProgramHalfWord(PAGE1_BASE_ADDRESS, VALID_PAGE);
 8000232:	2100      	movs	r1, #0
 8000234:	487e      	ldr	r0, [pc, #504]	; (8000430 <EE_Init+0x298>)
 8000236:	f001 fe5d 	bl	8001ef4 <FLASH_ProgramHalfWord>
 800023a:	4603      	mov	r3, r0
 800023c:	817b      	strh	r3, [r7, #10]
        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != FLASH_COMPLETE)
 800023e:	897b      	ldrh	r3, [r7, #10]
 8000240:	2b04      	cmp	r3, #4
 8000242:	f000 8110 	beq.w	8000466 <EE_Init+0x2ce>
        {
          return FlashStatus;
 8000246:	897b      	ldrh	r3, [r7, #10]
 8000248:	e115      	b.n	8000476 <EE_Init+0x2de>
        }
      }
      else /* First EEPROM access (Page0&1 are erased) or invalid state -> format EEPROM */
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        FlashStatus = EE_Format();
 800024a:	f000 f9bb 	bl	80005c4 <EE_Format>
 800024e:	4603      	mov	r3, r0
 8000250:	817b      	strh	r3, [r7, #10]
        /* If erase/program operation was failed, a Flash error code is returned */
        if (FlashStatus != FLASH_COMPLETE)
 8000252:	897b      	ldrh	r3, [r7, #10]
 8000254:	2b04      	cmp	r3, #4
 8000256:	f000 8106 	beq.w	8000466 <EE_Init+0x2ce>
        {
          return FlashStatus;
 800025a:	897b      	ldrh	r3, [r7, #10]
 800025c:	e10b      	b.n	8000476 <EE_Init+0x2de>
        }
      }
      break;

    case RECEIVE_DATA:
      if (PageStatus1 == VALID_PAGE) /* Page0 receive, Page1 valid */
 800025e:	8a3b      	ldrh	r3, [r7, #16]
 8000260:	2b00      	cmp	r3, #0
 8000262:	d154      	bne.n	800030e <EE_Init+0x176>
      {
        /* Transfer data from Page1 to Page0 */
        for (VarIdx = 0; VarIdx < EepromTotalDataSize; VarIdx++)
 8000264:	2300      	movs	r3, #0
 8000266:	82fb      	strh	r3, [r7, #22]
 8000268:	e036      	b.n	80002d8 <EE_Init+0x140>
        {
          if (( *(__IO uint16_t*)(PAGE0_BASE_ADDRESS + 6)) == VirtAddVarTab[VarIdx])
 800026a:	4b72      	ldr	r3, [pc, #456]	; (8000434 <EE_Init+0x29c>)
 800026c:	881b      	ldrh	r3, [r3, #0]
 800026e:	b29a      	uxth	r2, r3
 8000270:	4b6c      	ldr	r3, [pc, #432]	; (8000424 <EE_Init+0x28c>)
 8000272:	6819      	ldr	r1, [r3, #0]
 8000274:	8afb      	ldrh	r3, [r7, #22]
 8000276:	005b      	lsls	r3, r3, #1
 8000278:	440b      	add	r3, r1
 800027a:	881b      	ldrh	r3, [r3, #0]
 800027c:	429a      	cmp	r2, r3
 800027e:	d101      	bne.n	8000284 <EE_Init+0xec>
          {
            x = VarIdx;
 8000280:	8afb      	ldrh	r3, [r7, #22]
 8000282:	82bb      	strh	r3, [r7, #20]
          }
          if (VarIdx != x)
 8000284:	8afa      	ldrh	r2, [r7, #22]
 8000286:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800028a:	429a      	cmp	r2, r3
 800028c:	d021      	beq.n	80002d2 <EE_Init+0x13a>
          {
            /* Read the last variables' updates */
            ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
 800028e:	4b65      	ldr	r3, [pc, #404]	; (8000424 <EE_Init+0x28c>)
 8000290:	681a      	ldr	r2, [r3, #0]
 8000292:	8afb      	ldrh	r3, [r7, #22]
 8000294:	005b      	lsls	r3, r3, #1
 8000296:	4413      	add	r3, r2
 8000298:	881b      	ldrh	r3, [r3, #0]
 800029a:	4967      	ldr	r1, [pc, #412]	; (8000438 <EE_Init+0x2a0>)
 800029c:	4618      	mov	r0, r3
 800029e:	f000 f8f1 	bl	8000484 <EE_ReadVariable>
 80002a2:	4603      	mov	r3, r0
 80002a4:	81bb      	strh	r3, [r7, #12]
            /* In case variable corresponding to the virtual address was found */
            if (ReadStatus != 0x1)
 80002a6:	89bb      	ldrh	r3, [r7, #12]
 80002a8:	2b01      	cmp	r3, #1
 80002aa:	d012      	beq.n	80002d2 <EE_Init+0x13a>
            {
              /* Transfer the variable to the Page0 */
              EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[VarIdx], DataVar);
 80002ac:	4b5d      	ldr	r3, [pc, #372]	; (8000424 <EE_Init+0x28c>)
 80002ae:	681a      	ldr	r2, [r3, #0]
 80002b0:	8afb      	ldrh	r3, [r7, #22]
 80002b2:	005b      	lsls	r3, r3, #1
 80002b4:	4413      	add	r3, r2
 80002b6:	881b      	ldrh	r3, [r3, #0]
 80002b8:	4a5f      	ldr	r2, [pc, #380]	; (8000438 <EE_Init+0x2a0>)
 80002ba:	8812      	ldrh	r2, [r2, #0]
 80002bc:	4611      	mov	r1, r2
 80002be:	4618      	mov	r0, r3
 80002c0:	f000 f9ec 	bl	800069c <EE_VerifyPageFullWriteVariable>
 80002c4:	4603      	mov	r3, r0
 80002c6:	81fb      	strh	r3, [r7, #14]
              /* If program operation was failed, a Flash error code is returned */
              if (EepromStatus != FLASH_COMPLETE)
 80002c8:	89fb      	ldrh	r3, [r7, #14]
 80002ca:	2b04      	cmp	r3, #4
 80002cc:	d001      	beq.n	80002d2 <EE_Init+0x13a>
              {
                return EepromStatus;
 80002ce:	89fb      	ldrh	r3, [r7, #14]
 80002d0:	e0d1      	b.n	8000476 <EE_Init+0x2de>
        for (VarIdx = 0; VarIdx < EepromTotalDataSize; VarIdx++)
 80002d2:	8afb      	ldrh	r3, [r7, #22]
 80002d4:	3301      	adds	r3, #1
 80002d6:	82fb      	strh	r3, [r7, #22]
 80002d8:	4b53      	ldr	r3, [pc, #332]	; (8000428 <EE_Init+0x290>)
 80002da:	881b      	ldrh	r3, [r3, #0]
 80002dc:	8afa      	ldrh	r2, [r7, #22]
 80002de:	429a      	cmp	r2, r3
 80002e0:	d3c3      	bcc.n	800026a <EE_Init+0xd2>
              }
            }
          }
        }
        /* Mark Page0 as valid */
        FlashStatus = FLASH_ProgramHalfWord(PAGE0_BASE_ADDRESS, VALID_PAGE);
 80002e2:	2100      	movs	r1, #0
 80002e4:	4851      	ldr	r0, [pc, #324]	; (800042c <EE_Init+0x294>)
 80002e6:	f001 fe05 	bl	8001ef4 <FLASH_ProgramHalfWord>
 80002ea:	4603      	mov	r3, r0
 80002ec:	817b      	strh	r3, [r7, #10]
        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != FLASH_COMPLETE)
 80002ee:	897b      	ldrh	r3, [r7, #10]
 80002f0:	2b04      	cmp	r3, #4
 80002f2:	d001      	beq.n	80002f8 <EE_Init+0x160>
        {
          return FlashStatus;
 80002f4:	897b      	ldrh	r3, [r7, #10]
 80002f6:	e0be      	b.n	8000476 <EE_Init+0x2de>
        }
        /* Erase Page1 */
        FlashStatus = FLASH_ErasePage(PAGE1_BASE_ADDRESS);
 80002f8:	484d      	ldr	r0, [pc, #308]	; (8000430 <EE_Init+0x298>)
 80002fa:	f001 fdc9 	bl	8001e90 <FLASH_ErasePage>
 80002fe:	4603      	mov	r3, r0
 8000300:	817b      	strh	r3, [r7, #10]
        /* If erase operation was failed, a Flash error code is returned */
        if (FlashStatus != FLASH_COMPLETE)
 8000302:	897b      	ldrh	r3, [r7, #10]
 8000304:	2b04      	cmp	r3, #4
 8000306:	f000 80b0 	beq.w	800046a <EE_Init+0x2d2>
        {
          return FlashStatus;
 800030a:	897b      	ldrh	r3, [r7, #10]
 800030c:	e0b3      	b.n	8000476 <EE_Init+0x2de>
        }
      }
      else if (PageStatus1 == ERASED) /* Page0 receive, Page1 erased */
 800030e:	8a3b      	ldrh	r3, [r7, #16]
 8000310:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000314:	4293      	cmp	r3, r2
 8000316:	d115      	bne.n	8000344 <EE_Init+0x1ac>
      {
        /* Erase Page1 */
        FlashStatus = FLASH_ErasePage(PAGE1_BASE_ADDRESS);
 8000318:	4845      	ldr	r0, [pc, #276]	; (8000430 <EE_Init+0x298>)
 800031a:	f001 fdb9 	bl	8001e90 <FLASH_ErasePage>
 800031e:	4603      	mov	r3, r0
 8000320:	817b      	strh	r3, [r7, #10]
        /* If erase operation was failed, a Flash error code is returned */
        if (FlashStatus != FLASH_COMPLETE)
 8000322:	897b      	ldrh	r3, [r7, #10]
 8000324:	2b04      	cmp	r3, #4
 8000326:	d001      	beq.n	800032c <EE_Init+0x194>
        {
          return FlashStatus;
 8000328:	897b      	ldrh	r3, [r7, #10]
 800032a:	e0a4      	b.n	8000476 <EE_Init+0x2de>
        }
        /* Mark Page0 as valid */
        FlashStatus = FLASH_ProgramHalfWord(PAGE0_BASE_ADDRESS, VALID_PAGE);
 800032c:	2100      	movs	r1, #0
 800032e:	483f      	ldr	r0, [pc, #252]	; (800042c <EE_Init+0x294>)
 8000330:	f001 fde0 	bl	8001ef4 <FLASH_ProgramHalfWord>
 8000334:	4603      	mov	r3, r0
 8000336:	817b      	strh	r3, [r7, #10]
        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != FLASH_COMPLETE)
 8000338:	897b      	ldrh	r3, [r7, #10]
 800033a:	2b04      	cmp	r3, #4
 800033c:	f000 8095 	beq.w	800046a <EE_Init+0x2d2>
        {
          return FlashStatus;
 8000340:	897b      	ldrh	r3, [r7, #10]
 8000342:	e098      	b.n	8000476 <EE_Init+0x2de>
        }
      }
      else /* Invalid state -> format eeprom */
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        FlashStatus = EE_Format();
 8000344:	f000 f93e 	bl	80005c4 <EE_Format>
 8000348:	4603      	mov	r3, r0
 800034a:	817b      	strh	r3, [r7, #10]
        /* If erase/program operation was failed, a Flash error code is returned */
        if (FlashStatus != FLASH_COMPLETE)
 800034c:	897b      	ldrh	r3, [r7, #10]
 800034e:	2b04      	cmp	r3, #4
 8000350:	f000 808b 	beq.w	800046a <EE_Init+0x2d2>
        {
          return FlashStatus;
 8000354:	897b      	ldrh	r3, [r7, #10]
 8000356:	e08e      	b.n	8000476 <EE_Init+0x2de>
        }
      }
      break;

    case VALID_PAGE:
      if (PageStatus1 == VALID_PAGE) /* Invalid state -> format eeprom */
 8000358:	8a3b      	ldrh	r3, [r7, #16]
 800035a:	2b00      	cmp	r3, #0
 800035c:	d109      	bne.n	8000372 <EE_Init+0x1da>
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        FlashStatus = EE_Format();
 800035e:	f000 f931 	bl	80005c4 <EE_Format>
 8000362:	4603      	mov	r3, r0
 8000364:	817b      	strh	r3, [r7, #10]
        /* If erase/program operation was failed, a Flash error code is returned */
        if (FlashStatus != FLASH_COMPLETE)
 8000366:	897b      	ldrh	r3, [r7, #10]
 8000368:	2b04      	cmp	r3, #4
 800036a:	f000 8080 	beq.w	800046e <EE_Init+0x2d6>
        {
          return FlashStatus;
 800036e:	897b      	ldrh	r3, [r7, #10]
 8000370:	e081      	b.n	8000476 <EE_Init+0x2de>
        }
      }
      else if (PageStatus1 == ERASED) /* Page0 valid, Page1 erased */
 8000372:	8a3b      	ldrh	r3, [r7, #16]
 8000374:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000378:	4293      	cmp	r3, r2
 800037a:	d109      	bne.n	8000390 <EE_Init+0x1f8>
      {
        /* Erase Page1 */
        FlashStatus = FLASH_ErasePage(PAGE1_BASE_ADDRESS);
 800037c:	482c      	ldr	r0, [pc, #176]	; (8000430 <EE_Init+0x298>)
 800037e:	f001 fd87 	bl	8001e90 <FLASH_ErasePage>
 8000382:	4603      	mov	r3, r0
 8000384:	817b      	strh	r3, [r7, #10]
        /* If erase operation was failed, a Flash error code is returned */
        if (FlashStatus != FLASH_COMPLETE)
 8000386:	897b      	ldrh	r3, [r7, #10]
 8000388:	2b04      	cmp	r3, #4
 800038a:	d070      	beq.n	800046e <EE_Init+0x2d6>
        {
          return FlashStatus;
 800038c:	897b      	ldrh	r3, [r7, #10]
 800038e:	e072      	b.n	8000476 <EE_Init+0x2de>
        }
      }
      else /* Page0 valid, Page1 receive */
      {
        /* Transfer data from Page0 to Page1 */
        for (VarIdx = 0; VarIdx < EepromTotalDataSize; VarIdx++)
 8000390:	2300      	movs	r3, #0
 8000392:	82fb      	strh	r3, [r7, #22]
 8000394:	e036      	b.n	8000404 <EE_Init+0x26c>
        {
          if ((*(__IO uint16_t*)(PAGE1_BASE_ADDRESS + 6)) == VirtAddVarTab[VarIdx])
 8000396:	4b29      	ldr	r3, [pc, #164]	; (800043c <EE_Init+0x2a4>)
 8000398:	881b      	ldrh	r3, [r3, #0]
 800039a:	b29a      	uxth	r2, r3
 800039c:	4b21      	ldr	r3, [pc, #132]	; (8000424 <EE_Init+0x28c>)
 800039e:	6819      	ldr	r1, [r3, #0]
 80003a0:	8afb      	ldrh	r3, [r7, #22]
 80003a2:	005b      	lsls	r3, r3, #1
 80003a4:	440b      	add	r3, r1
 80003a6:	881b      	ldrh	r3, [r3, #0]
 80003a8:	429a      	cmp	r2, r3
 80003aa:	d101      	bne.n	80003b0 <EE_Init+0x218>
          {
            x = VarIdx;
 80003ac:	8afb      	ldrh	r3, [r7, #22]
 80003ae:	82bb      	strh	r3, [r7, #20]
          }
          if (VarIdx != x)
 80003b0:	8afa      	ldrh	r2, [r7, #22]
 80003b2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80003b6:	429a      	cmp	r2, r3
 80003b8:	d021      	beq.n	80003fe <EE_Init+0x266>
          {
            /* Read the last variables' updates */
            ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
 80003ba:	4b1a      	ldr	r3, [pc, #104]	; (8000424 <EE_Init+0x28c>)
 80003bc:	681a      	ldr	r2, [r3, #0]
 80003be:	8afb      	ldrh	r3, [r7, #22]
 80003c0:	005b      	lsls	r3, r3, #1
 80003c2:	4413      	add	r3, r2
 80003c4:	881b      	ldrh	r3, [r3, #0]
 80003c6:	491c      	ldr	r1, [pc, #112]	; (8000438 <EE_Init+0x2a0>)
 80003c8:	4618      	mov	r0, r3
 80003ca:	f000 f85b 	bl	8000484 <EE_ReadVariable>
 80003ce:	4603      	mov	r3, r0
 80003d0:	81bb      	strh	r3, [r7, #12]
            /* In case variable corresponding to the virtual address was found */
            if (ReadStatus != 0x1)
 80003d2:	89bb      	ldrh	r3, [r7, #12]
 80003d4:	2b01      	cmp	r3, #1
 80003d6:	d012      	beq.n	80003fe <EE_Init+0x266>
            {
              /* Transfer the variable to the Page1 */
              EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[VarIdx], DataVar);
 80003d8:	4b12      	ldr	r3, [pc, #72]	; (8000424 <EE_Init+0x28c>)
 80003da:	681a      	ldr	r2, [r3, #0]
 80003dc:	8afb      	ldrh	r3, [r7, #22]
 80003de:	005b      	lsls	r3, r3, #1
 80003e0:	4413      	add	r3, r2
 80003e2:	881b      	ldrh	r3, [r3, #0]
 80003e4:	4a14      	ldr	r2, [pc, #80]	; (8000438 <EE_Init+0x2a0>)
 80003e6:	8812      	ldrh	r2, [r2, #0]
 80003e8:	4611      	mov	r1, r2
 80003ea:	4618      	mov	r0, r3
 80003ec:	f000 f956 	bl	800069c <EE_VerifyPageFullWriteVariable>
 80003f0:	4603      	mov	r3, r0
 80003f2:	81fb      	strh	r3, [r7, #14]
              /* If program operation was failed, a Flash error code is returned */
              if (EepromStatus != FLASH_COMPLETE)
 80003f4:	89fb      	ldrh	r3, [r7, #14]
 80003f6:	2b04      	cmp	r3, #4
 80003f8:	d001      	beq.n	80003fe <EE_Init+0x266>
              {
                return EepromStatus;
 80003fa:	89fb      	ldrh	r3, [r7, #14]
 80003fc:	e03b      	b.n	8000476 <EE_Init+0x2de>
        for (VarIdx = 0; VarIdx < EepromTotalDataSize; VarIdx++)
 80003fe:	8afb      	ldrh	r3, [r7, #22]
 8000400:	3301      	adds	r3, #1
 8000402:	82fb      	strh	r3, [r7, #22]
 8000404:	4b08      	ldr	r3, [pc, #32]	; (8000428 <EE_Init+0x290>)
 8000406:	881b      	ldrh	r3, [r3, #0]
 8000408:	8afa      	ldrh	r2, [r7, #22]
 800040a:	429a      	cmp	r2, r3
 800040c:	d3c3      	bcc.n	8000396 <EE_Init+0x1fe>
              }
            }
          }
        }
        /* Mark Page1 as valid */
        FlashStatus = FLASH_ProgramHalfWord(PAGE1_BASE_ADDRESS, VALID_PAGE);
 800040e:	2100      	movs	r1, #0
 8000410:	4807      	ldr	r0, [pc, #28]	; (8000430 <EE_Init+0x298>)
 8000412:	f001 fd6f 	bl	8001ef4 <FLASH_ProgramHalfWord>
 8000416:	4603      	mov	r3, r0
 8000418:	817b      	strh	r3, [r7, #10]
        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != FLASH_COMPLETE)
 800041a:	897b      	ldrh	r3, [r7, #10]
 800041c:	2b04      	cmp	r3, #4
 800041e:	d00f      	beq.n	8000440 <EE_Init+0x2a8>
        {
          return FlashStatus;
 8000420:	897b      	ldrh	r3, [r7, #10]
 8000422:	e028      	b.n	8000476 <EE_Init+0x2de>
 8000424:	20000084 	.word	0x20000084
 8000428:	20000088 	.word	0x20000088
 800042c:	0800f800 	.word	0x0800f800
 8000430:	0800fc00 	.word	0x0800fc00
 8000434:	0800f806 	.word	0x0800f806
 8000438:	2000008a 	.word	0x2000008a
 800043c:	0800fc06 	.word	0x0800fc06
        }
        /* Erase Page0 */
        FlashStatus = FLASH_ErasePage(PAGE0_BASE_ADDRESS);
 8000440:	480f      	ldr	r0, [pc, #60]	; (8000480 <EE_Init+0x2e8>)
 8000442:	f001 fd25 	bl	8001e90 <FLASH_ErasePage>
 8000446:	4603      	mov	r3, r0
 8000448:	817b      	strh	r3, [r7, #10]
        /* If erase operation was failed, a Flash error code is returned */
        if (FlashStatus != FLASH_COMPLETE)
 800044a:	897b      	ldrh	r3, [r7, #10]
 800044c:	2b04      	cmp	r3, #4
 800044e:	d00e      	beq.n	800046e <EE_Init+0x2d6>
        {
          return FlashStatus;
 8000450:	897b      	ldrh	r3, [r7, #10]
 8000452:	e010      	b.n	8000476 <EE_Init+0x2de>
      }
      break;

    default:  /* Any other state -> format eeprom */
      /* Erase both Page0 and Page1 and set Page0 as valid page */
      FlashStatus = EE_Format();
 8000454:	f000 f8b6 	bl	80005c4 <EE_Format>
 8000458:	4603      	mov	r3, r0
 800045a:	817b      	strh	r3, [r7, #10]
      /* If erase/program operation was failed, a Flash error code is returned */
      if (FlashStatus != FLASH_COMPLETE)
 800045c:	897b      	ldrh	r3, [r7, #10]
 800045e:	2b04      	cmp	r3, #4
 8000460:	d007      	beq.n	8000472 <EE_Init+0x2da>
      {
        return FlashStatus;
 8000462:	897b      	ldrh	r3, [r7, #10]
 8000464:	e007      	b.n	8000476 <EE_Init+0x2de>
      break;
 8000466:	bf00      	nop
 8000468:	e004      	b.n	8000474 <EE_Init+0x2dc>
      break;
 800046a:	bf00      	nop
 800046c:	e002      	b.n	8000474 <EE_Init+0x2dc>
      break;
 800046e:	bf00      	nop
 8000470:	e000      	b.n	8000474 <EE_Init+0x2dc>
      }
      break;
 8000472:	bf00      	nop
  }

  return FLASH_COMPLETE;
 8000474:	2304      	movs	r3, #4
}
 8000476:	4618      	mov	r0, r3
 8000478:	3718      	adds	r7, #24
 800047a:	46bd      	mov	sp, r7
 800047c:	bd80      	pop	{r7, pc}
 800047e:	bf00      	nop
 8000480:	0800f800 	.word	0x0800f800

08000484 <EE_ReadVariable>:
  *           - EE_VAR_FOUND: if variable was found
  *           - EE_VAR_NOT_FOUND: if the variable was not found
  *           - NO_VALID_PAGE: if no valid page was found.
  */
uint16_t EE_ReadVariable(uint16_t VirtAddress, uint16_t* Data)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	b088      	sub	sp, #32
 8000488:	af00      	add	r7, sp, #0
 800048a:	4603      	mov	r3, r0
 800048c:	6039      	str	r1, [r7, #0]
 800048e:	80fb      	strh	r3, [r7, #6]
  uint16_t ValidPage;
  uint16_t AddressValue;
  uint16_t ReadStatus = EE_VAR_NOT_FOUND;
 8000490:	2301      	movs	r3, #1
 8000492:	83fb      	strh	r3, [r7, #30]
  uint32_t Address;
  uint32_t PageStartAddress;
  FLASH_Status f_stat;

  if ((EepromTotalDataSize == 0) || (VirtAddVarTab == 0)) {
 8000494:	4b27      	ldr	r3, [pc, #156]	; (8000534 <EE_ReadVariable+0xb0>)
 8000496:	881b      	ldrh	r3, [r3, #0]
 8000498:	2b00      	cmp	r3, #0
 800049a:	d003      	beq.n	80004a4 <EE_ReadVariable+0x20>
 800049c:	4b26      	ldr	r3, [pc, #152]	; (8000538 <EE_ReadVariable+0xb4>)
 800049e:	681b      	ldr	r3, [r3, #0]
 80004a0:	2b00      	cmp	r3, #0
 80004a2:	d10c      	bne.n	80004be <EE_ReadVariable+0x3a>
	  return EE_NOT_INITIALIZED;
 80004a4:	23aa      	movs	r3, #170	; 0xaa
 80004a6:	e041      	b.n	800052c <EE_ReadVariable+0xa8>
  }

  while((f_stat = FLASH_GetStatus()) != FLASH_COMPLETE) {
	  switch(f_stat) {
 80004a8:	7dfb      	ldrb	r3, [r7, #23]
 80004aa:	2b03      	cmp	r3, #3
 80004ac:	dc02      	bgt.n	80004b4 <EE_ReadVariable+0x30>
 80004ae:	2b02      	cmp	r3, #2
 80004b0:	da02      	bge.n	80004b8 <EE_ReadVariable+0x34>
 80004b2:	e004      	b.n	80004be <EE_ReadVariable+0x3a>
 80004b4:	2b05      	cmp	r3, #5
 80004b6:	d102      	bne.n	80004be <EE_ReadVariable+0x3a>
	  case FLASH_ERROR_PG:
	  case FLASH_ERROR_WRP:
	  case FLASH_TIMEOUT:
		  return f_stat;
 80004b8:	7dfb      	ldrb	r3, [r7, #23]
 80004ba:	b29b      	uxth	r3, r3
 80004bc:	e036      	b.n	800052c <EE_ReadVariable+0xa8>
  while((f_stat = FLASH_GetStatus()) != FLASH_COMPLETE) {
 80004be:	f001 fd47 	bl	8001f50 <FLASH_GetStatus>
 80004c2:	4603      	mov	r3, r0
 80004c4:	75fb      	strb	r3, [r7, #23]
 80004c6:	7dfb      	ldrb	r3, [r7, #23]
 80004c8:	2b04      	cmp	r3, #4
 80004ca:	d1ed      	bne.n	80004a8 <EE_ReadVariable+0x24>
	  }
  }


  /* Get active Page for read operation */
  ValidPage = EE_FindValidPage(READ_FROM_VALID_PAGE);
 80004cc:	2000      	movs	r0, #0
 80004ce:	f000 f8a1 	bl	8000614 <EE_FindValidPage>
 80004d2:	4603      	mov	r3, r0
 80004d4:	82bb      	strh	r3, [r7, #20]

  /* Check if there is no valid page */
  if (ValidPage == NO_VALID_PAGE)
 80004d6:	8abb      	ldrh	r3, [r7, #20]
 80004d8:	2bab      	cmp	r3, #171	; 0xab
 80004da:	d101      	bne.n	80004e0 <EE_ReadVariable+0x5c>
  {
    return  NO_VALID_PAGE;
 80004dc:	23ab      	movs	r3, #171	; 0xab
 80004de:	e025      	b.n	800052c <EE_ReadVariable+0xa8>
  }

  /* Get the valid Page start Address */
  PageStartAddress = (uint32_t)(EEPROM_START_ADDRESS + (uint32_t)(ValidPage * PAGE_SIZE));
 80004e0:	8abb      	ldrh	r3, [r7, #20]
 80004e2:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 80004e6:	333e      	adds	r3, #62	; 0x3e
 80004e8:	029b      	lsls	r3, r3, #10
 80004ea:	613b      	str	r3, [r7, #16]

  /* Get the valid Page end Address */
  Address = (uint32_t)((EEPROM_START_ADDRESS - 2) + (uint32_t)((1 + ValidPage) * PAGE_SIZE));
 80004ec:	8abb      	ldrh	r3, [r7, #20]
 80004ee:	3301      	adds	r3, #1
 80004f0:	029a      	lsls	r2, r3, #10
 80004f2:	4b12      	ldr	r3, [pc, #72]	; (800053c <EE_ReadVariable+0xb8>)
 80004f4:	4413      	add	r3, r2
 80004f6:	61bb      	str	r3, [r7, #24]

  /* Check each active page address starting from end */
  while (Address > (PageStartAddress + 2))
 80004f8:	e012      	b.n	8000520 <EE_ReadVariable+0x9c>
  {
    /* Get the current location content to be compared with virtual address */
    AddressValue = (*(__IO uint16_t*)Address);
 80004fa:	69bb      	ldr	r3, [r7, #24]
 80004fc:	881b      	ldrh	r3, [r3, #0]
 80004fe:	81fb      	strh	r3, [r7, #14]

    /* Compare the read address with the virtual address */
    if (AddressValue == VirtAddress)
 8000500:	89fa      	ldrh	r2, [r7, #14]
 8000502:	88fb      	ldrh	r3, [r7, #6]
 8000504:	429a      	cmp	r2, r3
 8000506:	d108      	bne.n	800051a <EE_ReadVariable+0x96>
    {
      /* Get content of Address-2 which is variable value */
      *Data = (*(__IO uint16_t*)(Address - 2));
 8000508:	69bb      	ldr	r3, [r7, #24]
 800050a:	3b02      	subs	r3, #2
 800050c:	881b      	ldrh	r3, [r3, #0]
 800050e:	b29a      	uxth	r2, r3
 8000510:	683b      	ldr	r3, [r7, #0]
 8000512:	801a      	strh	r2, [r3, #0]

      /* In case variable value is read, reset ReadStatus flag */
      ReadStatus = EE_VAR_FOUND;
 8000514:	2300      	movs	r3, #0
 8000516:	83fb      	strh	r3, [r7, #30]

      break;
 8000518:	e007      	b.n	800052a <EE_ReadVariable+0xa6>
    }
    else
    {
      /* Next address location */
      Address = Address - 4;
 800051a:	69bb      	ldr	r3, [r7, #24]
 800051c:	3b04      	subs	r3, #4
 800051e:	61bb      	str	r3, [r7, #24]
  while (Address > (PageStartAddress + 2))
 8000520:	693b      	ldr	r3, [r7, #16]
 8000522:	3302      	adds	r3, #2
 8000524:	69ba      	ldr	r2, [r7, #24]
 8000526:	429a      	cmp	r2, r3
 8000528:	d8e7      	bhi.n	80004fa <EE_ReadVariable+0x76>
    }
  }

  /* Return ReadStatus value: (0: variable exist, 1: variable doesn't exist) */
  return ReadStatus;
 800052a:	8bfb      	ldrh	r3, [r7, #30]
}
 800052c:	4618      	mov	r0, r3
 800052e:	3720      	adds	r7, #32
 8000530:	46bd      	mov	sp, r7
 8000532:	bd80      	pop	{r7, pc}
 8000534:	20000088 	.word	0x20000088
 8000538:	20000084 	.word	0x20000084
 800053c:	0800f7fe 	.word	0x0800f7fe

08000540 <EE_WriteVariable>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
uint16_t EE_WriteVariable(uint16_t VirtAddress, uint16_t Data)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b084      	sub	sp, #16
 8000544:	af00      	add	r7, sp, #0
 8000546:	4603      	mov	r3, r0
 8000548:	460a      	mov	r2, r1
 800054a:	80fb      	strh	r3, [r7, #6]
 800054c:	4613      	mov	r3, r2
 800054e:	80bb      	strh	r3, [r7, #4]
  uint16_t Status = 0;
 8000550:	2300      	movs	r3, #0
 8000552:	81fb      	strh	r3, [r7, #14]
  FLASH_Status f_stat;

  if ((EepromTotalDataSize == 0) || (VirtAddVarTab == 0)) {
 8000554:	4b19      	ldr	r3, [pc, #100]	; (80005bc <EE_WriteVariable+0x7c>)
 8000556:	881b      	ldrh	r3, [r3, #0]
 8000558:	2b00      	cmp	r3, #0
 800055a:	d003      	beq.n	8000564 <EE_WriteVariable+0x24>
 800055c:	4b18      	ldr	r3, [pc, #96]	; (80005c0 <EE_WriteVariable+0x80>)
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	2b00      	cmp	r3, #0
 8000562:	d10c      	bne.n	800057e <EE_WriteVariable+0x3e>
	  return EE_NOT_INITIALIZED;
 8000564:	23aa      	movs	r3, #170	; 0xaa
 8000566:	e025      	b.n	80005b4 <EE_WriteVariable+0x74>
  }

  while((f_stat = FLASH_GetStatus()) != FLASH_COMPLETE) {
	  switch(f_stat) {
 8000568:	7b7b      	ldrb	r3, [r7, #13]
 800056a:	2b03      	cmp	r3, #3
 800056c:	dc02      	bgt.n	8000574 <EE_WriteVariable+0x34>
 800056e:	2b02      	cmp	r3, #2
 8000570:	da02      	bge.n	8000578 <EE_WriteVariable+0x38>
 8000572:	e004      	b.n	800057e <EE_WriteVariable+0x3e>
 8000574:	2b05      	cmp	r3, #5
 8000576:	d102      	bne.n	800057e <EE_WriteVariable+0x3e>
	  case FLASH_ERROR_PG:
	  case FLASH_ERROR_WRP:
  	  case FLASH_TIMEOUT:
  		  return f_stat;
 8000578:	7b7b      	ldrb	r3, [r7, #13]
 800057a:	b29b      	uxth	r3, r3
 800057c:	e01a      	b.n	80005b4 <EE_WriteVariable+0x74>
  while((f_stat = FLASH_GetStatus()) != FLASH_COMPLETE) {
 800057e:	f001 fce7 	bl	8001f50 <FLASH_GetStatus>
 8000582:	4603      	mov	r3, r0
 8000584:	737b      	strb	r3, [r7, #13]
 8000586:	7b7b      	ldrb	r3, [r7, #13]
 8000588:	2b04      	cmp	r3, #4
 800058a:	d1ed      	bne.n	8000568 <EE_WriteVariable+0x28>
	  }
  }

  /* Write the variable virtual address and value in the EEPROM */
  Status = EE_VerifyPageFullWriteVariable(VirtAddress, Data);
 800058c:	88ba      	ldrh	r2, [r7, #4]
 800058e:	88fb      	ldrh	r3, [r7, #6]
 8000590:	4611      	mov	r1, r2
 8000592:	4618      	mov	r0, r3
 8000594:	f000 f882 	bl	800069c <EE_VerifyPageFullWriteVariable>
 8000598:	4603      	mov	r3, r0
 800059a:	81fb      	strh	r3, [r7, #14]

  /* In case the EEPROM active page is full */
  if (Status == PAGE_FULL)
 800059c:	89fb      	ldrh	r3, [r7, #14]
 800059e:	2b80      	cmp	r3, #128	; 0x80
 80005a0:	d107      	bne.n	80005b2 <EE_WriteVariable+0x72>
  {
    /* Perform Page transfer */
    Status = EE_PageTransfer(VirtAddress, Data);
 80005a2:	88ba      	ldrh	r2, [r7, #4]
 80005a4:	88fb      	ldrh	r3, [r7, #6]
 80005a6:	4611      	mov	r1, r2
 80005a8:	4618      	mov	r0, r3
 80005aa:	f000 f8cf 	bl	800074c <EE_PageTransfer>
 80005ae:	4603      	mov	r3, r0
 80005b0:	81fb      	strh	r3, [r7, #14]
  }

  /* Return last operation status */
  return Status;
 80005b2:	89fb      	ldrh	r3, [r7, #14]
}
 80005b4:	4618      	mov	r0, r3
 80005b6:	3710      	adds	r7, #16
 80005b8:	46bd      	mov	sp, r7
 80005ba:	bd80      	pop	{r7, pc}
 80005bc:	20000088 	.word	0x20000088
 80005c0:	20000084 	.word	0x20000084

080005c4 <EE_Format>:
  * @param  None
  * @retval Status of the last operation (Flash write or erase) done during
  *         EEPROM formating
  */
static FLASH_Status EE_Format(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b082      	sub	sp, #8
 80005c8:	af00      	add	r7, sp, #0
  FLASH_Status FlashStatus = FLASH_COMPLETE;
 80005ca:	2304      	movs	r3, #4
 80005cc:	71fb      	strb	r3, [r7, #7]

  /* Erase Page0 */
  FlashStatus = FLASH_ErasePage(PAGE0_BASE_ADDRESS);
 80005ce:	480f      	ldr	r0, [pc, #60]	; (800060c <EE_Format+0x48>)
 80005d0:	f001 fc5e 	bl	8001e90 <FLASH_ErasePage>
 80005d4:	4603      	mov	r3, r0
 80005d6:	71fb      	strb	r3, [r7, #7]

  /* If erase operation was failed, a Flash error code is returned */
  if (FlashStatus != FLASH_COMPLETE)
 80005d8:	79fb      	ldrb	r3, [r7, #7]
 80005da:	2b04      	cmp	r3, #4
 80005dc:	d001      	beq.n	80005e2 <EE_Format+0x1e>
  {
    return FlashStatus;
 80005de:	79fb      	ldrb	r3, [r7, #7]
 80005e0:	e010      	b.n	8000604 <EE_Format+0x40>
  }

  /* Set Page0 as valid page: Write VALID_PAGE at Page0 base address */
  FlashStatus = FLASH_ProgramHalfWord(PAGE0_BASE_ADDRESS, VALID_PAGE);
 80005e2:	2100      	movs	r1, #0
 80005e4:	4809      	ldr	r0, [pc, #36]	; (800060c <EE_Format+0x48>)
 80005e6:	f001 fc85 	bl	8001ef4 <FLASH_ProgramHalfWord>
 80005ea:	4603      	mov	r3, r0
 80005ec:	71fb      	strb	r3, [r7, #7]

  /* If program operation was failed, a Flash error code is returned */
  if (FlashStatus != FLASH_COMPLETE)
 80005ee:	79fb      	ldrb	r3, [r7, #7]
 80005f0:	2b04      	cmp	r3, #4
 80005f2:	d001      	beq.n	80005f8 <EE_Format+0x34>
  {
    return FlashStatus;
 80005f4:	79fb      	ldrb	r3, [r7, #7]
 80005f6:	e005      	b.n	8000604 <EE_Format+0x40>
  }

  /* Erase Page1 */
  FlashStatus = FLASH_ErasePage(PAGE1_BASE_ADDRESS);
 80005f8:	4805      	ldr	r0, [pc, #20]	; (8000610 <EE_Format+0x4c>)
 80005fa:	f001 fc49 	bl	8001e90 <FLASH_ErasePage>
 80005fe:	4603      	mov	r3, r0
 8000600:	71fb      	strb	r3, [r7, #7]

  /* Return Page1 erase operation status */
  return FlashStatus;
 8000602:	79fb      	ldrb	r3, [r7, #7]
}
 8000604:	4618      	mov	r0, r3
 8000606:	3708      	adds	r7, #8
 8000608:	46bd      	mov	sp, r7
 800060a:	bd80      	pop	{r7, pc}
 800060c:	0800f800 	.word	0x0800f800
 8000610:	0800fc00 	.word	0x0800fc00

08000614 <EE_FindValidPage>:
  *     @arg WRITE_IN_VALID_PAGE: write operation from valid page
  * @retval Valid page number (PAGE0 or PAGE1) or NO_VALID_PAGE in case
  *   of no valid page was found
  */
static uint16_t EE_FindValidPage(uint8_t Operation)
{
 8000614:	b480      	push	{r7}
 8000616:	b085      	sub	sp, #20
 8000618:	af00      	add	r7, sp, #0
 800061a:	4603      	mov	r3, r0
 800061c:	71fb      	strb	r3, [r7, #7]
  uint16_t PageStatus0 = 6, PageStatus1 = 6;
 800061e:	2306      	movs	r3, #6
 8000620:	81fb      	strh	r3, [r7, #14]
 8000622:	2306      	movs	r3, #6
 8000624:	81bb      	strh	r3, [r7, #12]

  /* Get Page0 actual status */
  PageStatus0 = *(__IO uint16_t*)PAGE0_BASE_ADDRESS;
 8000626:	4b1b      	ldr	r3, [pc, #108]	; (8000694 <EE_FindValidPage+0x80>)
 8000628:	881b      	ldrh	r3, [r3, #0]
 800062a:	81fb      	strh	r3, [r7, #14]

  /* Get Page1 actual status */
  PageStatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 800062c:	4b1a      	ldr	r3, [pc, #104]	; (8000698 <EE_FindValidPage+0x84>)
 800062e:	881b      	ldrh	r3, [r3, #0]
 8000630:	81bb      	strh	r3, [r7, #12]

  /* Write or read operation */
  switch (Operation)
 8000632:	79fb      	ldrb	r3, [r7, #7]
 8000634:	2b00      	cmp	r3, #0
 8000636:	d01b      	beq.n	8000670 <EE_FindValidPage+0x5c>
 8000638:	2b01      	cmp	r3, #1
 800063a:	d125      	bne.n	8000688 <EE_FindValidPage+0x74>
  {
    case WRITE_IN_VALID_PAGE:   /* ---- Write operation ---- */
      if (PageStatus1 == VALID_PAGE)
 800063c:	89bb      	ldrh	r3, [r7, #12]
 800063e:	2b00      	cmp	r3, #0
 8000640:	d108      	bne.n	8000654 <EE_FindValidPage+0x40>
      {
        /* Page0 receiving data */
        if (PageStatus0 == RECEIVE_DATA)
 8000642:	89fb      	ldrh	r3, [r7, #14]
 8000644:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8000648:	4293      	cmp	r3, r2
 800064a:	d101      	bne.n	8000650 <EE_FindValidPage+0x3c>
        {
          return PAGE0;         /* Page0 valid */
 800064c:	2300      	movs	r3, #0
 800064e:	e01c      	b.n	800068a <EE_FindValidPage+0x76>
        }
        else
        {
          return PAGE1;         /* Page1 valid */
 8000650:	2301      	movs	r3, #1
 8000652:	e01a      	b.n	800068a <EE_FindValidPage+0x76>
        }
      }
      else if (PageStatus0 == VALID_PAGE)
 8000654:	89fb      	ldrh	r3, [r7, #14]
 8000656:	2b00      	cmp	r3, #0
 8000658:	d108      	bne.n	800066c <EE_FindValidPage+0x58>
      {
        /* Page1 receiving data */
        if (PageStatus1 == RECEIVE_DATA)
 800065a:	89bb      	ldrh	r3, [r7, #12]
 800065c:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8000660:	4293      	cmp	r3, r2
 8000662:	d101      	bne.n	8000668 <EE_FindValidPage+0x54>
        {
          return PAGE1;         /* Page1 valid */
 8000664:	2301      	movs	r3, #1
 8000666:	e010      	b.n	800068a <EE_FindValidPage+0x76>
        }
        else
        {
          return PAGE0;         /* Page0 valid */
 8000668:	2300      	movs	r3, #0
 800066a:	e00e      	b.n	800068a <EE_FindValidPage+0x76>
        }
      }
      else
      {
        return NO_VALID_PAGE;   /* No valid Page */
 800066c:	23ab      	movs	r3, #171	; 0xab
 800066e:	e00c      	b.n	800068a <EE_FindValidPage+0x76>
      }

    case READ_FROM_VALID_PAGE:  /* ---- Read operation ---- */
      if (PageStatus0 == VALID_PAGE)
 8000670:	89fb      	ldrh	r3, [r7, #14]
 8000672:	2b00      	cmp	r3, #0
 8000674:	d101      	bne.n	800067a <EE_FindValidPage+0x66>
      {
        return PAGE0;           /* Page0 valid */
 8000676:	2300      	movs	r3, #0
 8000678:	e007      	b.n	800068a <EE_FindValidPage+0x76>
      }
      else if (PageStatus1 == VALID_PAGE)
 800067a:	89bb      	ldrh	r3, [r7, #12]
 800067c:	2b00      	cmp	r3, #0
 800067e:	d101      	bne.n	8000684 <EE_FindValidPage+0x70>
      {
        return PAGE1;           /* Page1 valid */
 8000680:	2301      	movs	r3, #1
 8000682:	e002      	b.n	800068a <EE_FindValidPage+0x76>
      }
      else
      {
        return NO_VALID_PAGE ;  /* No valid Page */
 8000684:	23ab      	movs	r3, #171	; 0xab
 8000686:	e000      	b.n	800068a <EE_FindValidPage+0x76>
      }

    default:
      return PAGE0;             /* Page0 valid */
 8000688:	2300      	movs	r3, #0
  }
}
 800068a:	4618      	mov	r0, r3
 800068c:	3714      	adds	r7, #20
 800068e:	46bd      	mov	sp, r7
 8000690:	bc80      	pop	{r7}
 8000692:	4770      	bx	lr
 8000694:	0800f800 	.word	0x0800f800
 8000698:	0800fc00 	.word	0x0800fc00

0800069c <EE_VerifyPageFullWriteVariable>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
static uint16_t EE_VerifyPageFullWriteVariable(uint16_t VirtAddress, uint16_t Data)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b086      	sub	sp, #24
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	4603      	mov	r3, r0
 80006a4:	460a      	mov	r2, r1
 80006a6:	80fb      	strh	r3, [r7, #6]
 80006a8:	4613      	mov	r3, r2
 80006aa:	80bb      	strh	r3, [r7, #4]
  FLASH_Status FlashStatus = FLASH_COMPLETE;
 80006ac:	2304      	movs	r3, #4
 80006ae:	74fb      	strb	r3, [r7, #19]
  uint16_t ValidPage = PAGE0;
 80006b0:	2300      	movs	r3, #0
 80006b2:	823b      	strh	r3, [r7, #16]
  uint32_t Address = 0x08010000, PageEndAddress = 0x080107FF;
 80006b4:	4b22      	ldr	r3, [pc, #136]	; (8000740 <EE_VerifyPageFullWriteVariable+0xa4>)
 80006b6:	617b      	str	r3, [r7, #20]
 80006b8:	4b22      	ldr	r3, [pc, #136]	; (8000744 <EE_VerifyPageFullWriteVariable+0xa8>)
 80006ba:	60fb      	str	r3, [r7, #12]

  /* Get valid Page for write operation */
  ValidPage = EE_FindValidPage(WRITE_IN_VALID_PAGE);
 80006bc:	2001      	movs	r0, #1
 80006be:	f7ff ffa9 	bl	8000614 <EE_FindValidPage>
 80006c2:	4603      	mov	r3, r0
 80006c4:	823b      	strh	r3, [r7, #16]

  /* Check if there is no valid page */
  if (ValidPage == NO_VALID_PAGE)
 80006c6:	8a3b      	ldrh	r3, [r7, #16]
 80006c8:	2bab      	cmp	r3, #171	; 0xab
 80006ca:	d101      	bne.n	80006d0 <EE_VerifyPageFullWriteVariable+0x34>
  {
    return  NO_VALID_PAGE;
 80006cc:	23ab      	movs	r3, #171	; 0xab
 80006ce:	e032      	b.n	8000736 <EE_VerifyPageFullWriteVariable+0x9a>
  }

  /* Get the valid Page start Address */
  Address = (uint32_t)(EEPROM_START_ADDRESS + (uint32_t)(ValidPage * PAGE_SIZE));
 80006d0:	8a3b      	ldrh	r3, [r7, #16]
 80006d2:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 80006d6:	333e      	adds	r3, #62	; 0x3e
 80006d8:	029b      	lsls	r3, r3, #10
 80006da:	617b      	str	r3, [r7, #20]

  /* Get the valid Page end Address */
  PageEndAddress = (uint32_t)((EEPROM_START_ADDRESS - 2) + (uint32_t)((1 + ValidPage) * PAGE_SIZE));
 80006dc:	8a3b      	ldrh	r3, [r7, #16]
 80006de:	3301      	adds	r3, #1
 80006e0:	029a      	lsls	r2, r3, #10
 80006e2:	4b19      	ldr	r3, [pc, #100]	; (8000748 <EE_VerifyPageFullWriteVariable+0xac>)
 80006e4:	4413      	add	r3, r2
 80006e6:	60fb      	str	r3, [r7, #12]

  /* Check each active page address starting from begining */
  while (Address < PageEndAddress)
 80006e8:	e020      	b.n	800072c <EE_VerifyPageFullWriteVariable+0x90>
  {
    /* Verify if Address and Address+2 contents are 0xFFFFFFFF */
    if ((*(__IO uint32_t*)Address) == 0xFFFFFFFF)
 80006ea:	697b      	ldr	r3, [r7, #20]
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80006f2:	d118      	bne.n	8000726 <EE_VerifyPageFullWriteVariable+0x8a>
    {
      /* Set variable data */
      FlashStatus = FLASH_ProgramHalfWord(Address, Data);
 80006f4:	88bb      	ldrh	r3, [r7, #4]
 80006f6:	4619      	mov	r1, r3
 80006f8:	6978      	ldr	r0, [r7, #20]
 80006fa:	f001 fbfb 	bl	8001ef4 <FLASH_ProgramHalfWord>
 80006fe:	4603      	mov	r3, r0
 8000700:	74fb      	strb	r3, [r7, #19]
      /* If program operation was failed, a Flash error code is returned */
      if (FlashStatus != FLASH_COMPLETE)
 8000702:	7cfb      	ldrb	r3, [r7, #19]
 8000704:	2b04      	cmp	r3, #4
 8000706:	d002      	beq.n	800070e <EE_VerifyPageFullWriteVariable+0x72>
      {
        return FlashStatus;
 8000708:	7cfb      	ldrb	r3, [r7, #19]
 800070a:	b29b      	uxth	r3, r3
 800070c:	e013      	b.n	8000736 <EE_VerifyPageFullWriteVariable+0x9a>
      }
      /* Set variable virtual address */
      FlashStatus = FLASH_ProgramHalfWord(Address + 2, VirtAddress);
 800070e:	697b      	ldr	r3, [r7, #20]
 8000710:	3302      	adds	r3, #2
 8000712:	88fa      	ldrh	r2, [r7, #6]
 8000714:	4611      	mov	r1, r2
 8000716:	4618      	mov	r0, r3
 8000718:	f001 fbec 	bl	8001ef4 <FLASH_ProgramHalfWord>
 800071c:	4603      	mov	r3, r0
 800071e:	74fb      	strb	r3, [r7, #19]
      /* Return program operation status */
      return FlashStatus;
 8000720:	7cfb      	ldrb	r3, [r7, #19]
 8000722:	b29b      	uxth	r3, r3
 8000724:	e007      	b.n	8000736 <EE_VerifyPageFullWriteVariable+0x9a>
    }
    else
    {
      /* Next address location */
      Address = Address + 4;
 8000726:	697b      	ldr	r3, [r7, #20]
 8000728:	3304      	adds	r3, #4
 800072a:	617b      	str	r3, [r7, #20]
  while (Address < PageEndAddress)
 800072c:	697a      	ldr	r2, [r7, #20]
 800072e:	68fb      	ldr	r3, [r7, #12]
 8000730:	429a      	cmp	r2, r3
 8000732:	d3da      	bcc.n	80006ea <EE_VerifyPageFullWriteVariable+0x4e>
    }
  }

  /* Return PAGE_FULL in case the valid page is full */
  return PAGE_FULL;
 8000734:	2380      	movs	r3, #128	; 0x80
}
 8000736:	4618      	mov	r0, r3
 8000738:	3718      	adds	r7, #24
 800073a:	46bd      	mov	sp, r7
 800073c:	bd80      	pop	{r7, pc}
 800073e:	bf00      	nop
 8000740:	08010000 	.word	0x08010000
 8000744:	080107ff 	.word	0x080107ff
 8000748:	0800f7fe 	.word	0x0800f7fe

0800074c <EE_PageTransfer>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
static uint16_t EE_PageTransfer(uint16_t VirtAddress, uint16_t Data)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b088      	sub	sp, #32
 8000750:	af00      	add	r7, sp, #0
 8000752:	4603      	mov	r3, r0
 8000754:	460a      	mov	r2, r1
 8000756:	80fb      	strh	r3, [r7, #6]
 8000758:	4613      	mov	r3, r2
 800075a:	80bb      	strh	r3, [r7, #4]
  FLASH_Status FlashStatus = FLASH_COMPLETE;
 800075c:	2304      	movs	r3, #4
 800075e:	757b      	strb	r3, [r7, #21]
  uint32_t NewPageAddress = 0x080103FF, OldPageAddress = 0x08010000;
 8000760:	4b47      	ldr	r3, [pc, #284]	; (8000880 <EE_PageTransfer+0x134>)
 8000762:	61fb      	str	r3, [r7, #28]
 8000764:	4b47      	ldr	r3, [pc, #284]	; (8000884 <EE_PageTransfer+0x138>)
 8000766:	61bb      	str	r3, [r7, #24]
  uint16_t ValidPage = PAGE0, VarIdx = 0;
 8000768:	2300      	movs	r3, #0
 800076a:	827b      	strh	r3, [r7, #18]
 800076c:	2300      	movs	r3, #0
 800076e:	82fb      	strh	r3, [r7, #22]
  uint16_t EepromStatus = 0, ReadStatus = 0;
 8000770:	2300      	movs	r3, #0
 8000772:	823b      	strh	r3, [r7, #16]
 8000774:	2300      	movs	r3, #0
 8000776:	81fb      	strh	r3, [r7, #14]

  /* Get active Page for read operation */
  ValidPage = EE_FindValidPage(READ_FROM_VALID_PAGE);
 8000778:	2000      	movs	r0, #0
 800077a:	f7ff ff4b 	bl	8000614 <EE_FindValidPage>
 800077e:	4603      	mov	r3, r0
 8000780:	827b      	strh	r3, [r7, #18]

  if (ValidPage == PAGE1)       /* Page1 valid */
 8000782:	8a7b      	ldrh	r3, [r7, #18]
 8000784:	2b01      	cmp	r3, #1
 8000786:	d104      	bne.n	8000792 <EE_PageTransfer+0x46>
  {
    /* New page address where variable will be moved to */
    NewPageAddress = PAGE0_BASE_ADDRESS;
 8000788:	4b3f      	ldr	r3, [pc, #252]	; (8000888 <EE_PageTransfer+0x13c>)
 800078a:	61fb      	str	r3, [r7, #28]

    /* Old page address where variable will be taken from */
    OldPageAddress = PAGE1_BASE_ADDRESS;
 800078c:	4b3f      	ldr	r3, [pc, #252]	; (800088c <EE_PageTransfer+0x140>)
 800078e:	61bb      	str	r3, [r7, #24]
 8000790:	e009      	b.n	80007a6 <EE_PageTransfer+0x5a>
  }
  else if (ValidPage == PAGE0)  /* Page0 valid */
 8000792:	8a7b      	ldrh	r3, [r7, #18]
 8000794:	2b00      	cmp	r3, #0
 8000796:	d104      	bne.n	80007a2 <EE_PageTransfer+0x56>
  {
    /* New page address where variable will be moved to */
    NewPageAddress = PAGE1_BASE_ADDRESS;
 8000798:	4b3c      	ldr	r3, [pc, #240]	; (800088c <EE_PageTransfer+0x140>)
 800079a:	61fb      	str	r3, [r7, #28]

    /* Old page address where variable will be taken from */
    OldPageAddress = PAGE0_BASE_ADDRESS;
 800079c:	4b3a      	ldr	r3, [pc, #232]	; (8000888 <EE_PageTransfer+0x13c>)
 800079e:	61bb      	str	r3, [r7, #24]
 80007a0:	e001      	b.n	80007a6 <EE_PageTransfer+0x5a>
  }
  else
  {
    return NO_VALID_PAGE;       /* No valid Page */
 80007a2:	23ab      	movs	r3, #171	; 0xab
 80007a4:	e068      	b.n	8000878 <EE_PageTransfer+0x12c>
  }

  /* Set the new Page status to RECEIVE_DATA status */
  FlashStatus = FLASH_ProgramHalfWord(NewPageAddress, RECEIVE_DATA);
 80007a6:	f64e 61ee 	movw	r1, #61166	; 0xeeee
 80007aa:	69f8      	ldr	r0, [r7, #28]
 80007ac:	f001 fba2 	bl	8001ef4 <FLASH_ProgramHalfWord>
 80007b0:	4603      	mov	r3, r0
 80007b2:	757b      	strb	r3, [r7, #21]
  /* If program operation was failed, a Flash error code is returned */
  if (FlashStatus != FLASH_COMPLETE)
 80007b4:	7d7b      	ldrb	r3, [r7, #21]
 80007b6:	2b04      	cmp	r3, #4
 80007b8:	d002      	beq.n	80007c0 <EE_PageTransfer+0x74>
  {
    return FlashStatus;
 80007ba:	7d7b      	ldrb	r3, [r7, #21]
 80007bc:	b29b      	uxth	r3, r3
 80007be:	e05b      	b.n	8000878 <EE_PageTransfer+0x12c>
  }

  /* Write the variable passed as parameter in the new active page */
  EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddress, Data);
 80007c0:	88ba      	ldrh	r2, [r7, #4]
 80007c2:	88fb      	ldrh	r3, [r7, #6]
 80007c4:	4611      	mov	r1, r2
 80007c6:	4618      	mov	r0, r3
 80007c8:	f7ff ff68 	bl	800069c <EE_VerifyPageFullWriteVariable>
 80007cc:	4603      	mov	r3, r0
 80007ce:	823b      	strh	r3, [r7, #16]
  /* If program operation was failed, a Flash error code is returned */
  if (EepromStatus != FLASH_COMPLETE)
 80007d0:	8a3b      	ldrh	r3, [r7, #16]
 80007d2:	2b04      	cmp	r3, #4
 80007d4:	d001      	beq.n	80007da <EE_PageTransfer+0x8e>
  {
    return EepromStatus;
 80007d6:	8a3b      	ldrh	r3, [r7, #16]
 80007d8:	e04e      	b.n	8000878 <EE_PageTransfer+0x12c>
  }

  /* Transfer process: transfer variables from old to the new active page */
  for (VarIdx = 0; VarIdx < EepromTotalDataSize; VarIdx++)
 80007da:	2300      	movs	r3, #0
 80007dc:	82fb      	strh	r3, [r7, #22]
 80007de:	e02d      	b.n	800083c <EE_PageTransfer+0xf0>
  {
    if (VirtAddVarTab[VarIdx] != VirtAddress)  /* Check each variable except the one passed as parameter */
 80007e0:	4b2b      	ldr	r3, [pc, #172]	; (8000890 <EE_PageTransfer+0x144>)
 80007e2:	681a      	ldr	r2, [r3, #0]
 80007e4:	8afb      	ldrh	r3, [r7, #22]
 80007e6:	005b      	lsls	r3, r3, #1
 80007e8:	4413      	add	r3, r2
 80007ea:	881b      	ldrh	r3, [r3, #0]
 80007ec:	88fa      	ldrh	r2, [r7, #6]
 80007ee:	429a      	cmp	r2, r3
 80007f0:	d021      	beq.n	8000836 <EE_PageTransfer+0xea>
    {
      /* Read the other last variable updates */
      ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
 80007f2:	4b27      	ldr	r3, [pc, #156]	; (8000890 <EE_PageTransfer+0x144>)
 80007f4:	681a      	ldr	r2, [r3, #0]
 80007f6:	8afb      	ldrh	r3, [r7, #22]
 80007f8:	005b      	lsls	r3, r3, #1
 80007fa:	4413      	add	r3, r2
 80007fc:	881b      	ldrh	r3, [r3, #0]
 80007fe:	4925      	ldr	r1, [pc, #148]	; (8000894 <EE_PageTransfer+0x148>)
 8000800:	4618      	mov	r0, r3
 8000802:	f7ff fe3f 	bl	8000484 <EE_ReadVariable>
 8000806:	4603      	mov	r3, r0
 8000808:	81fb      	strh	r3, [r7, #14]
      /* In case variable corresponding to the virtual address was found */
      if (ReadStatus != 0x1)
 800080a:	89fb      	ldrh	r3, [r7, #14]
 800080c:	2b01      	cmp	r3, #1
 800080e:	d012      	beq.n	8000836 <EE_PageTransfer+0xea>
      {
        /* Transfer the variable to the new active page */
        EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[VarIdx], DataVar);
 8000810:	4b1f      	ldr	r3, [pc, #124]	; (8000890 <EE_PageTransfer+0x144>)
 8000812:	681a      	ldr	r2, [r3, #0]
 8000814:	8afb      	ldrh	r3, [r7, #22]
 8000816:	005b      	lsls	r3, r3, #1
 8000818:	4413      	add	r3, r2
 800081a:	881b      	ldrh	r3, [r3, #0]
 800081c:	4a1d      	ldr	r2, [pc, #116]	; (8000894 <EE_PageTransfer+0x148>)
 800081e:	8812      	ldrh	r2, [r2, #0]
 8000820:	4611      	mov	r1, r2
 8000822:	4618      	mov	r0, r3
 8000824:	f7ff ff3a 	bl	800069c <EE_VerifyPageFullWriteVariable>
 8000828:	4603      	mov	r3, r0
 800082a:	823b      	strh	r3, [r7, #16]
        /* If program operation was failed, a Flash error code is returned */
        if (EepromStatus != FLASH_COMPLETE)
 800082c:	8a3b      	ldrh	r3, [r7, #16]
 800082e:	2b04      	cmp	r3, #4
 8000830:	d001      	beq.n	8000836 <EE_PageTransfer+0xea>
        {
          return EepromStatus;
 8000832:	8a3b      	ldrh	r3, [r7, #16]
 8000834:	e020      	b.n	8000878 <EE_PageTransfer+0x12c>
  for (VarIdx = 0; VarIdx < EepromTotalDataSize; VarIdx++)
 8000836:	8afb      	ldrh	r3, [r7, #22]
 8000838:	3301      	adds	r3, #1
 800083a:	82fb      	strh	r3, [r7, #22]
 800083c:	4b16      	ldr	r3, [pc, #88]	; (8000898 <EE_PageTransfer+0x14c>)
 800083e:	881b      	ldrh	r3, [r3, #0]
 8000840:	8afa      	ldrh	r2, [r7, #22]
 8000842:	429a      	cmp	r2, r3
 8000844:	d3cc      	bcc.n	80007e0 <EE_PageTransfer+0x94>
      }
    }
  }

  /* Erase the old Page: Set old Page status to ERASED status */
  FlashStatus = FLASH_ErasePage(OldPageAddress);
 8000846:	69b8      	ldr	r0, [r7, #24]
 8000848:	f001 fb22 	bl	8001e90 <FLASH_ErasePage>
 800084c:	4603      	mov	r3, r0
 800084e:	757b      	strb	r3, [r7, #21]
  /* If erase operation was failed, a Flash error code is returned */
  if (FlashStatus != FLASH_COMPLETE)
 8000850:	7d7b      	ldrb	r3, [r7, #21]
 8000852:	2b04      	cmp	r3, #4
 8000854:	d002      	beq.n	800085c <EE_PageTransfer+0x110>
  {
    return FlashStatus;
 8000856:	7d7b      	ldrb	r3, [r7, #21]
 8000858:	b29b      	uxth	r3, r3
 800085a:	e00d      	b.n	8000878 <EE_PageTransfer+0x12c>
  }

  /* Set new Page status to VALID_PAGE status */
  FlashStatus = FLASH_ProgramHalfWord(NewPageAddress, VALID_PAGE);
 800085c:	2100      	movs	r1, #0
 800085e:	69f8      	ldr	r0, [r7, #28]
 8000860:	f001 fb48 	bl	8001ef4 <FLASH_ProgramHalfWord>
 8000864:	4603      	mov	r3, r0
 8000866:	757b      	strb	r3, [r7, #21]
  /* If program operation was failed, a Flash error code is returned */
  if (FlashStatus != FLASH_COMPLETE)
 8000868:	7d7b      	ldrb	r3, [r7, #21]
 800086a:	2b04      	cmp	r3, #4
 800086c:	d002      	beq.n	8000874 <EE_PageTransfer+0x128>
  {
    return FlashStatus;
 800086e:	7d7b      	ldrb	r3, [r7, #21]
 8000870:	b29b      	uxth	r3, r3
 8000872:	e001      	b.n	8000878 <EE_PageTransfer+0x12c>
  }

  /* Return last operation flash status */
  return FlashStatus;
 8000874:	7d7b      	ldrb	r3, [r7, #21]
 8000876:	b29b      	uxth	r3, r3
}
 8000878:	4618      	mov	r0, r3
 800087a:	3720      	adds	r7, #32
 800087c:	46bd      	mov	sp, r7
 800087e:	bd80      	pop	{r7, pc}
 8000880:	080103ff 	.word	0x080103ff
 8000884:	08010000 	.word	0x08010000
 8000888:	0800f800 	.word	0x0800f800
 800088c:	0800fc00 	.word	0x0800fc00
 8000890:	20000084 	.word	0x20000084
 8000894:	2000008a 	.word	0x2000008a
 8000898:	20000088 	.word	0x20000088

0800089c <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 800089c:	b480      	push	{r7}
 800089e:	b085      	sub	sp, #20
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80008a4:	4b08      	ldr	r3, [pc, #32]	; (80008c8 <LL_APB2_GRP1_EnableClock+0x2c>)
 80008a6:	699a      	ldr	r2, [r3, #24]
 80008a8:	4907      	ldr	r1, [pc, #28]	; (80008c8 <LL_APB2_GRP1_EnableClock+0x2c>)
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	4313      	orrs	r3, r2
 80008ae:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80008b0:	4b05      	ldr	r3, [pc, #20]	; (80008c8 <LL_APB2_GRP1_EnableClock+0x2c>)
 80008b2:	699a      	ldr	r2, [r3, #24]
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	4013      	ands	r3, r2
 80008b8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80008ba:	68fb      	ldr	r3, [r7, #12]
}
 80008bc:	bf00      	nop
 80008be:	3714      	adds	r7, #20
 80008c0:	46bd      	mov	sp, r7
 80008c2:	bc80      	pop	{r7}
 80008c4:	4770      	bx	lr
 80008c6:	bf00      	nop
 80008c8:	40021000 	.word	0x40021000

080008cc <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80008cc:	b480      	push	{r7}
 80008ce:	b083      	sub	sp, #12
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]
 80008d4:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 80008d6:	683b      	ldr	r3, [r7, #0]
 80008d8:	0a1b      	lsrs	r3, r3, #8
 80008da:	b29a      	uxth	r2, r3
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	611a      	str	r2, [r3, #16]
}
 80008e0:	bf00      	nop
 80008e2:	370c      	adds	r7, #12
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bc80      	pop	{r7}
 80008e8:	4770      	bx	lr

080008ea <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80008ea:	b480      	push	{r7}
 80008ec:	b083      	sub	sp, #12
 80008ee:	af00      	add	r7, sp, #0
 80008f0:	6078      	str	r0, [r7, #4]
 80008f2:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 80008f4:	683b      	ldr	r3, [r7, #0]
 80008f6:	0a1b      	lsrs	r3, r3, #8
 80008f8:	b29a      	uxth	r2, r3
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	615a      	str	r2, [r3, #20]
}
 80008fe:	bf00      	nop
 8000900:	370c      	adds	r7, #12
 8000902:	46bd      	mov	sp, r7
 8000904:	bc80      	pop	{r7}
 8000906:	4770      	bx	lr

08000908 <MX_GPIO_Init>:
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
     PA8   ------> RCC_MCO
*/
void MX_GPIO_Init(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b086      	sub	sp, #24
 800090c:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800090e:	1d3b      	adds	r3, r7, #4
 8000910:	2200      	movs	r2, #0
 8000912:	601a      	str	r2, [r3, #0]
 8000914:	605a      	str	r2, [r3, #4]
 8000916:	609a      	str	r2, [r3, #8]
 8000918:	60da      	str	r2, [r3, #12]
 800091a:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOC);
 800091c:	2010      	movs	r0, #16
 800091e:	f7ff ffbd 	bl	800089c <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOD);
 8000922:	2020      	movs	r0, #32
 8000924:	f7ff ffba 	bl	800089c <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 8000928:	2004      	movs	r0, #4
 800092a:	f7ff ffb7 	bl	800089c <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOB);
 800092e:	2008      	movs	r0, #8
 8000930:	f7ff ffb4 	bl	800089c <LL_APB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(Board_LED_GPIO_Port, Board_LED_Pin);
 8000934:	492b      	ldr	r1, [pc, #172]	; (80009e4 <MX_GPIO_Init+0xdc>)
 8000936:	482c      	ldr	r0, [pc, #176]	; (80009e8 <MX_GPIO_Init+0xe0>)
 8000938:	f7ff ffd7 	bl	80008ea <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(F_R_GPIO_Port, F_R_Pin);
 800093c:	f242 0120 	movw	r1, #8224	; 0x2020
 8000940:	482a      	ldr	r0, [pc, #168]	; (80009ec <MX_GPIO_Init+0xe4>)
 8000942:	f7ff ffd2 	bl	80008ea <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(OUT1_GPIO_Port, OUT1_Pin);
 8000946:	4927      	ldr	r1, [pc, #156]	; (80009e4 <MX_GPIO_Init+0xdc>)
 8000948:	4829      	ldr	r0, [pc, #164]	; (80009f0 <MX_GPIO_Init+0xe8>)
 800094a:	f7ff ffce 	bl	80008ea <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = Board_LED_Pin;
 800094e:	4b25      	ldr	r3, [pc, #148]	; (80009e4 <MX_GPIO_Init+0xdc>)
 8000950:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000952:	2301      	movs	r3, #1
 8000954:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_MEDIUM;
 8000956:	2301      	movs	r3, #1
 8000958:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800095a:	2300      	movs	r3, #0
 800095c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(Board_LED_GPIO_Port, &GPIO_InitStruct);
 800095e:	1d3b      	adds	r3, r7, #4
 8000960:	4619      	mov	r1, r3
 8000962:	4821      	ldr	r0, [pc, #132]	; (80009e8 <MX_GPIO_Init+0xe0>)
 8000964:	f001 fc22 	bl	80021ac <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_4|LL_GPIO_PIN_11
 8000968:	4b22      	ldr	r3, [pc, #136]	; (80009f4 <MX_GPIO_Init+0xec>)
 800096a:	607b      	str	r3, [r7, #4]
                          |LL_GPIO_PIN_12|LL_GPIO_PIN_15;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 800096c:	2300      	movs	r3, #0
 800096e:	60bb      	str	r3, [r7, #8]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000970:	1d3b      	adds	r3, r7, #4
 8000972:	4619      	mov	r1, r3
 8000974:	481d      	ldr	r0, [pc, #116]	; (80009ec <MX_GPIO_Init+0xe4>)
 8000976:	f001 fc19 	bl	80021ac <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = F_R_Pin;
 800097a:	f242 0320 	movw	r3, #8224	; 0x2020
 800097e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000980:	2301      	movs	r3, #1
 8000982:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8000984:	2303      	movs	r3, #3
 8000986:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000988:	2300      	movs	r3, #0
 800098a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(F_R_GPIO_Port, &GPIO_InitStruct);
 800098c:	1d3b      	adds	r3, r7, #4
 800098e:	4619      	mov	r1, r3
 8000990:	4816      	ldr	r0, [pc, #88]	; (80009ec <MX_GPIO_Init+0xe4>)
 8000992:	f001 fc0b 	bl	80021ac <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_10|LL_GPIO_PIN_11|LL_GPIO_PIN_12
 8000996:	4b18      	ldr	r3, [pc, #96]	; (80009f8 <MX_GPIO_Init+0xf0>)
 8000998:	607b      	str	r3, [r7, #4]
                          |LL_GPIO_PIN_14|LL_GPIO_PIN_15|LL_GPIO_PIN_3|LL_GPIO_PIN_4
                          |LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7|LL_GPIO_PIN_8
                          |LL_GPIO_PIN_9;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 800099a:	2300      	movs	r3, #0
 800099c:	60bb      	str	r3, [r7, #8]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800099e:	1d3b      	adds	r3, r7, #4
 80009a0:	4619      	mov	r1, r3
 80009a2:	4813      	ldr	r0, [pc, #76]	; (80009f0 <MX_GPIO_Init+0xe8>)
 80009a4:	f001 fc02 	bl	80021ac <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = OUT1_Pin;
 80009a8:	4b0e      	ldr	r3, [pc, #56]	; (80009e4 <MX_GPIO_Init+0xdc>)
 80009aa:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80009ac:	2301      	movs	r3, #1
 80009ae:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80009b0:	2302      	movs	r3, #2
 80009b2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80009b4:	2300      	movs	r3, #0
 80009b6:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(OUT1_GPIO_Port, &GPIO_InitStruct);
 80009b8:	1d3b      	adds	r3, r7, #4
 80009ba:	4619      	mov	r1, r3
 80009bc:	480c      	ldr	r0, [pc, #48]	; (80009f0 <MX_GPIO_Init+0xe8>)
 80009be:	f001 fbf5 	bl	80021ac <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CLK_24MHZ_OUT_Pin;
 80009c2:	4b0e      	ldr	r3, [pc, #56]	; (80009fc <MX_GPIO_Init+0xf4>)
 80009c4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80009c6:	2309      	movs	r3, #9
 80009c8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80009ca:	2302      	movs	r3, #2
 80009cc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80009ce:	2300      	movs	r3, #0
 80009d0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(CLK_24MHZ_OUT_GPIO_Port, &GPIO_InitStruct);
 80009d2:	1d3b      	adds	r3, r7, #4
 80009d4:	4619      	mov	r1, r3
 80009d6:	4805      	ldr	r0, [pc, #20]	; (80009ec <MX_GPIO_Init+0xe4>)
 80009d8:	f001 fbe8 	bl	80021ac <LL_GPIO_Init>

}
 80009dc:	bf00      	nop
 80009de:	3718      	adds	r7, #24
 80009e0:	46bd      	mov	sp, r7
 80009e2:	bd80      	pop	{r7, pc}
 80009e4:	04200020 	.word	0x04200020
 80009e8:	40011000 	.word	0x40011000
 80009ec:	40010800 	.word	0x40010800
 80009f0:	40010c00 	.word	0x40010c00
 80009f4:	0498139b 	.word	0x0498139b
 80009f8:	04dffcff 	.word	0x04dffcff
 80009fc:	04010001 	.word	0x04010001

08000a00 <GPIO_BOARD_Led_ON>:

/* USER CODE BEGIN 2 */
void GPIO_BOARD_Led_ON(void)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(Board_LED_GPIO_Port, Board_LED_Pin);
 8000a04:	4902      	ldr	r1, [pc, #8]	; (8000a10 <GPIO_BOARD_Led_ON+0x10>)
 8000a06:	4803      	ldr	r0, [pc, #12]	; (8000a14 <GPIO_BOARD_Led_ON+0x14>)
 8000a08:	f7ff ff6f 	bl	80008ea <LL_GPIO_ResetOutputPin>
}
 8000a0c:	bf00      	nop
 8000a0e:	bd80      	pop	{r7, pc}
 8000a10:	04200020 	.word	0x04200020
 8000a14:	40011000 	.word	0x40011000

08000a18 <GPIO_BOARD_Led_OFF>:

void GPIO_BOARD_Led_OFF(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	af00      	add	r7, sp, #0
	LL_GPIO_SetOutputPin(Board_LED_GPIO_Port, Board_LED_Pin);
 8000a1c:	4902      	ldr	r1, [pc, #8]	; (8000a28 <GPIO_BOARD_Led_OFF+0x10>)
 8000a1e:	4803      	ldr	r0, [pc, #12]	; (8000a2c <GPIO_BOARD_Led_OFF+0x14>)
 8000a20:	f7ff ff54 	bl	80008cc <LL_GPIO_SetOutputPin>
}
 8000a24:	bf00      	nop
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	04200020 	.word	0x04200020
 8000a2c:	40011000 	.word	0x40011000

08000a30 <LL_IWDG_Enable>:
  * @rmtoll KR           KEY           LL_IWDG_Enable
  * @param  IWDGx IWDG Instance
  * @retval None
  */
__STATIC_INLINE void LL_IWDG_Enable(IWDG_TypeDef *IWDGx)
{
 8000a30:	b480      	push	{r7}
 8000a32:	b083      	sub	sp, #12
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
  WRITE_REG(IWDGx->KR, LL_IWDG_KEY_ENABLE);
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8000a3e:	601a      	str	r2, [r3, #0]
}
 8000a40:	bf00      	nop
 8000a42:	370c      	adds	r7, #12
 8000a44:	46bd      	mov	sp, r7
 8000a46:	bc80      	pop	{r7}
 8000a48:	4770      	bx	lr

08000a4a <LL_IWDG_ReloadCounter>:
  * @rmtoll KR           KEY           LL_IWDG_ReloadCounter
  * @param  IWDGx IWDG Instance
  * @retval None
  */
__STATIC_INLINE void LL_IWDG_ReloadCounter(IWDG_TypeDef *IWDGx)
{
 8000a4a:	b480      	push	{r7}
 8000a4c:	b083      	sub	sp, #12
 8000a4e:	af00      	add	r7, sp, #0
 8000a50:	6078      	str	r0, [r7, #4]
  WRITE_REG(IWDGx->KR, LL_IWDG_KEY_RELOAD);
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8000a58:	601a      	str	r2, [r3, #0]
}
 8000a5a:	bf00      	nop
 8000a5c:	370c      	adds	r7, #12
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bc80      	pop	{r7}
 8000a62:	4770      	bx	lr

08000a64 <LL_IWDG_EnableWriteAccess>:
  * @rmtoll KR           KEY           LL_IWDG_EnableWriteAccess
  * @param  IWDGx IWDG Instance
  * @retval None
  */
__STATIC_INLINE void LL_IWDG_EnableWriteAccess(IWDG_TypeDef *IWDGx)
{
 8000a64:	b480      	push	{r7}
 8000a66:	b083      	sub	sp, #12
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
  WRITE_REG(IWDGx->KR, LL_IWDG_KEY_WR_ACCESS_ENABLE);
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	f245 5255 	movw	r2, #21845	; 0x5555
 8000a72:	601a      	str	r2, [r3, #0]
}
 8000a74:	bf00      	nop
 8000a76:	370c      	adds	r7, #12
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	bc80      	pop	{r7}
 8000a7c:	4770      	bx	lr

08000a7e <LL_IWDG_SetPrescaler>:
  *         @arg @ref LL_IWDG_PRESCALER_128
  *         @arg @ref LL_IWDG_PRESCALER_256
  * @retval None
  */
__STATIC_INLINE void LL_IWDG_SetPrescaler(IWDG_TypeDef *IWDGx, uint32_t Prescaler)
{
 8000a7e:	b480      	push	{r7}
 8000a80:	b083      	sub	sp, #12
 8000a82:	af00      	add	r7, sp, #0
 8000a84:	6078      	str	r0, [r7, #4]
 8000a86:	6039      	str	r1, [r7, #0]
  WRITE_REG(IWDGx->PR, IWDG_PR_PR & Prescaler);
 8000a88:	683b      	ldr	r3, [r7, #0]
 8000a8a:	f003 0207 	and.w	r2, r3, #7
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	605a      	str	r2, [r3, #4]
}
 8000a92:	bf00      	nop
 8000a94:	370c      	adds	r7, #12
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bc80      	pop	{r7}
 8000a9a:	4770      	bx	lr

08000a9c <LL_IWDG_SetReloadCounter>:
  * @param  IWDGx IWDG Instance
  * @param  Counter Value between Min_Data=0 and Max_Data=0x0FFF
  * @retval None
  */
__STATIC_INLINE void LL_IWDG_SetReloadCounter(IWDG_TypeDef *IWDGx, uint32_t Counter)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	b083      	sub	sp, #12
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	6078      	str	r0, [r7, #4]
 8000aa4:	6039      	str	r1, [r7, #0]
  WRITE_REG(IWDGx->RLR, IWDG_RLR_RL & Counter);
 8000aa6:	683b      	ldr	r3, [r7, #0]
 8000aa8:	f3c3 020b 	ubfx	r2, r3, #0, #12
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	609a      	str	r2, [r3, #8]
}
 8000ab0:	bf00      	nop
 8000ab2:	370c      	adds	r7, #12
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bc80      	pop	{r7}
 8000ab8:	4770      	bx	lr

08000aba <LL_IWDG_IsReady>:
  *         SR           RVU           LL_IWDG_IsReady
  * @param  IWDGx IWDG Instance
  * @retval State of bits (1 or 0).
  */
__STATIC_INLINE uint32_t LL_IWDG_IsReady(IWDG_TypeDef *IWDGx)
{
 8000aba:	b480      	push	{r7}
 8000abc:	b083      	sub	sp, #12
 8000abe:	af00      	add	r7, sp, #0
 8000ac0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(IWDGx->SR, IWDG_SR_PVU | IWDG_SR_RVU) == 0U) ? 1UL : 0UL);
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	68db      	ldr	r3, [r3, #12]
 8000ac6:	f003 0303 	and.w	r3, r3, #3
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d101      	bne.n	8000ad2 <LL_IWDG_IsReady+0x18>
 8000ace:	2301      	movs	r3, #1
 8000ad0:	e000      	b.n	8000ad4 <LL_IWDG_IsReady+0x1a>
 8000ad2:	2300      	movs	r3, #0
}
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	370c      	adds	r7, #12
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bc80      	pop	{r7}
 8000adc:	4770      	bx	lr
	...

08000ae0 <MX_IWDG_Init>:

/* USER CODE END 0 */

/* IWDG init function */
void MX_IWDG_Init(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  LL_IWDG_Enable(IWDG);
 8000ae4:	480d      	ldr	r0, [pc, #52]	; (8000b1c <MX_IWDG_Init+0x3c>)
 8000ae6:	f7ff ffa3 	bl	8000a30 <LL_IWDG_Enable>
  LL_IWDG_EnableWriteAccess(IWDG);
 8000aea:	480c      	ldr	r0, [pc, #48]	; (8000b1c <MX_IWDG_Init+0x3c>)
 8000aec:	f7ff ffba 	bl	8000a64 <LL_IWDG_EnableWriteAccess>
  LL_IWDG_SetPrescaler(IWDG, LL_IWDG_PRESCALER_64);
 8000af0:	2104      	movs	r1, #4
 8000af2:	480a      	ldr	r0, [pc, #40]	; (8000b1c <MX_IWDG_Init+0x3c>)
 8000af4:	f7ff ffc3 	bl	8000a7e <LL_IWDG_SetPrescaler>
  LL_IWDG_SetReloadCounter(IWDG, 1000);
 8000af8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000afc:	4807      	ldr	r0, [pc, #28]	; (8000b1c <MX_IWDG_Init+0x3c>)
 8000afe:	f7ff ffcd 	bl	8000a9c <LL_IWDG_SetReloadCounter>
  while (LL_IWDG_IsReady(IWDG) != 1)
 8000b02:	bf00      	nop
 8000b04:	4805      	ldr	r0, [pc, #20]	; (8000b1c <MX_IWDG_Init+0x3c>)
 8000b06:	f7ff ffd8 	bl	8000aba <LL_IWDG_IsReady>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	2b01      	cmp	r3, #1
 8000b0e:	d1f9      	bne.n	8000b04 <MX_IWDG_Init+0x24>
  {
  }

  LL_IWDG_ReloadCounter(IWDG);
 8000b10:	4802      	ldr	r0, [pc, #8]	; (8000b1c <MX_IWDG_Init+0x3c>)
 8000b12:	f7ff ff9a 	bl	8000a4a <LL_IWDG_ReloadCounter>
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8000b16:	bf00      	nop
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	40003000 	.word	0x40003000

08000b20 <MX_IWDG_Reset>:

/* USER CODE BEGIN 1 */
void MX_IWDG_Reset(void) {
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0
	LL_IWDG_ReloadCounter(IWDG);
 8000b24:	4802      	ldr	r0, [pc, #8]	; (8000b30 <MX_IWDG_Reset+0x10>)
 8000b26:	f7ff ff90 	bl	8000a4a <LL_IWDG_ReloadCounter>
}
 8000b2a:	bf00      	nop
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	40003000 	.word	0x40003000

08000b34 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
{
 8000b34:	b480      	push	{r7}
 8000b36:	b083      	sub	sp, #12
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b44:	2b80      	cmp	r3, #128	; 0x80
 8000b46:	bf0c      	ite	eq
 8000b48:	2301      	moveq	r3, #1
 8000b4a:	2300      	movne	r3, #0
 8000b4c:	b2db      	uxtb	r3, r3
}
 8000b4e:	4618      	mov	r0, r3
 8000b50:	370c      	adds	r7, #12
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bc80      	pop	{r7}
 8000b56:	4770      	bx	lr

08000b58 <LL_USART_EnableIT_TXE>:
  * @rmtoll CR1          TXEIE         LL_USART_EnableIT_TXE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_TXE(USART_TypeDef *USARTx)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	b083      	sub	sp, #12
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_TXEIE);
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	68db      	ldr	r3, [r3, #12]
 8000b64:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	60da      	str	r2, [r3, #12]
}
 8000b6c:	bf00      	nop
 8000b6e:	370c      	adds	r7, #12
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bc80      	pop	{r7}
 8000b74:	4770      	bx	lr

08000b76 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8000b76:	b480      	push	{r7}
 8000b78:	b083      	sub	sp, #12
 8000b7a:	af00      	add	r7, sp, #0
 8000b7c:	6078      	str	r0, [r7, #4]
 8000b7e:	460b      	mov	r3, r1
 8000b80:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8000b82:	78fa      	ldrb	r2, [r7, #3]
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	605a      	str	r2, [r3, #4]
}
 8000b88:	bf00      	nop
 8000b8a:	370c      	adds	r7, #12
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bc80      	pop	{r7}
 8000b90:	4770      	bx	lr
	...

08000b94 <LOG_ResetLogger>:
static uint16_t log_tx_next_byte_index;
static uint32_t log_tx_time_finished;


void LOG_ResetLogger(USART_TypeDef *usart)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b082      	sub	sp, #8
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
	usart_log = usart;
 8000b9c:	4a09      	ldr	r2, [pc, #36]	; (8000bc4 <LOG_ResetLogger+0x30>)
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	6013      	str	r3, [r2, #0]
	log_tx_data_len = 0;
 8000ba2:	4b09      	ldr	r3, [pc, #36]	; (8000bc8 <LOG_ResetLogger+0x34>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	801a      	strh	r2, [r3, #0]
	log_tx_next_byte_index = 0;
 8000ba8:	4b08      	ldr	r3, [pc, #32]	; (8000bcc <LOG_ResetLogger+0x38>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	801a      	strh	r2, [r3, #0]
	log_tx_time_finished = SYS_GetTick() + 1;
 8000bae:	f000 fdb5 	bl	800171c <SYS_GetTick>
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	3301      	adds	r3, #1
 8000bb6:	4a06      	ldr	r2, [pc, #24]	; (8000bd0 <LOG_ResetLogger+0x3c>)
 8000bb8:	6013      	str	r3, [r2, #0]
}
 8000bba:	bf00      	nop
 8000bbc:	3708      	adds	r7, #8
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bd80      	pop	{r7, pc}
 8000bc2:	bf00      	nop
 8000bc4:	2000008c 	.word	0x2000008c
 8000bc8:	200001ee 	.word	0x200001ee
 8000bcc:	200001f0 	.word	0x200001f0
 8000bd0:	200001f4 	.word	0x200001f4

08000bd4 <LOG_IsInProgress>:

uint8_t LOG_IsInProgress(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0
	return (log_tx_data_len > 0);
 8000bd8:	4b05      	ldr	r3, [pc, #20]	; (8000bf0 <LOG_IsInProgress+0x1c>)
 8000bda:	881b      	ldrh	r3, [r3, #0]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	bf14      	ite	ne
 8000be0:	2301      	movne	r3, #1
 8000be2:	2300      	moveq	r3, #0
 8000be4:	b2db      	uxtb	r3, r3
}
 8000be6:	4618      	mov	r0, r3
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bc80      	pop	{r7}
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop
 8000bf0:	200001ee 	.word	0x200001ee

08000bf4 <LOG_SendLog>:
	return log_tx_time_finished;
}


void LOG_SendLog(uint8_t *data, uint16_t offset, uint16_t n_bytes)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b084      	sub	sp, #16
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
 8000bfc:	460b      	mov	r3, r1
 8000bfe:	807b      	strh	r3, [r7, #2]
 8000c00:	4613      	mov	r3, r2
 8000c02:	803b      	strh	r3, [r7, #0]
	uint16_t index = 0;
 8000c04:	2300      	movs	r3, #0
 8000c06:	81fb      	strh	r3, [r7, #14]
	uint16_t length = (n_bytes < MAX_LOG_MESSAGE_LENGTH) ? n_bytes : MAX_LOG_MESSAGE_LENGTH;
 8000c08:	883b      	ldrh	r3, [r7, #0]
 8000c0a:	f5b3 7faf 	cmp.w	r3, #350	; 0x15e
 8000c0e:	bf28      	it	cs
 8000c10:	f44f 73af 	movcs.w	r3, #350	; 0x15e
 8000c14:	81bb      	strh	r3, [r7, #12]

	if (!usart_log) return;
 8000c16:	4b15      	ldr	r3, [pc, #84]	; (8000c6c <LOG_SendLog+0x78>)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d021      	beq.n	8000c62 <LOG_SendLog+0x6e>

	log_tx_data_len = length;
 8000c1e:	4a14      	ldr	r2, [pc, #80]	; (8000c70 <LOG_SendLog+0x7c>)
 8000c20:	89bb      	ldrh	r3, [r7, #12]
 8000c22:	8013      	strh	r3, [r2, #0]
	log_tx_next_byte_index = 0;
 8000c24:	4b13      	ldr	r3, [pc, #76]	; (8000c74 <LOG_SendLog+0x80>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	801a      	strh	r2, [r3, #0]
	if (length > 0) {
 8000c2a:	89bb      	ldrh	r3, [r7, #12]
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d019      	beq.n	8000c64 <LOG_SendLog+0x70>
		do {
			log_tx_buffer[index ++] = data[offset ++];
 8000c30:	887b      	ldrh	r3, [r7, #2]
 8000c32:	1c5a      	adds	r2, r3, #1
 8000c34:	807a      	strh	r2, [r7, #2]
 8000c36:	461a      	mov	r2, r3
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	441a      	add	r2, r3
 8000c3c:	89fb      	ldrh	r3, [r7, #14]
 8000c3e:	1c59      	adds	r1, r3, #1
 8000c40:	81f9      	strh	r1, [r7, #14]
 8000c42:	4619      	mov	r1, r3
 8000c44:	7812      	ldrb	r2, [r2, #0]
 8000c46:	4b0c      	ldr	r3, [pc, #48]	; (8000c78 <LOG_SendLog+0x84>)
 8000c48:	545a      	strb	r2, [r3, r1]
		} while (index < length);
 8000c4a:	89fa      	ldrh	r2, [r7, #14]
 8000c4c:	89bb      	ldrh	r3, [r7, #12]
 8000c4e:	429a      	cmp	r2, r3
 8000c50:	d3ee      	bcc.n	8000c30 <LOG_SendLog+0x3c>
		LOG_EvaluateDataSend();
 8000c52:	f000 f813 	bl	8000c7c <LOG_EvaluateDataSend>
		LL_USART_EnableIT_TXE(usart_log);
 8000c56:	4b05      	ldr	r3, [pc, #20]	; (8000c6c <LOG_SendLog+0x78>)
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	f7ff ff7c 	bl	8000b58 <LL_USART_EnableIT_TXE>
 8000c60:	e000      	b.n	8000c64 <LOG_SendLog+0x70>
	if (!usart_log) return;
 8000c62:	bf00      	nop
	}

}
 8000c64:	3710      	adds	r7, #16
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	2000008c 	.word	0x2000008c
 8000c70:	200001ee 	.word	0x200001ee
 8000c74:	200001f0 	.word	0x200001f0
 8000c78:	20000090 	.word	0x20000090

08000c7c <LOG_EvaluateDataSend>:


uint8_t LOG_EvaluateDataSend(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b082      	sub	sp, #8
 8000c80:	af00      	add	r7, sp, #0
	uint8_t ret = 0;
 8000c82:	2300      	movs	r3, #0
 8000c84:	71fb      	strb	r3, [r7, #7]
	if (!usart_log)
 8000c86:	4b20      	ldr	r3, [pc, #128]	; (8000d08 <LOG_EvaluateDataSend+0x8c>)
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d101      	bne.n	8000c92 <LOG_EvaluateDataSend+0x16>
	{
		return ret;
 8000c8e:	79fb      	ldrb	r3, [r7, #7]
 8000c90:	e035      	b.n	8000cfe <LOG_EvaluateDataSend+0x82>
	}
	else if (log_tx_data_len == 0)
 8000c92:	4b1e      	ldr	r3, [pc, #120]	; (8000d0c <LOG_EvaluateDataSend+0x90>)
 8000c94:	881b      	ldrh	r3, [r3, #0]
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d101      	bne.n	8000c9e <LOG_EvaluateDataSend+0x22>
	{
		return ret;
 8000c9a:	79fb      	ldrb	r3, [r7, #7]
 8000c9c:	e02f      	b.n	8000cfe <LOG_EvaluateDataSend+0x82>
	}
	else if (!LL_USART_IsActiveFlag_TXE(usart_log))
 8000c9e:	4b1a      	ldr	r3, [pc, #104]	; (8000d08 <LOG_EvaluateDataSend+0x8c>)
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f7ff ff46 	bl	8000b34 <LL_USART_IsActiveFlag_TXE>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d101      	bne.n	8000cb2 <LOG_EvaluateDataSend+0x36>
	{
		return ret;
 8000cae:	79fb      	ldrb	r3, [r7, #7]
 8000cb0:	e025      	b.n	8000cfe <LOG_EvaluateDataSend+0x82>
	}

	if (log_tx_next_byte_index < log_tx_data_len)
 8000cb2:	4b17      	ldr	r3, [pc, #92]	; (8000d10 <LOG_EvaluateDataSend+0x94>)
 8000cb4:	881a      	ldrh	r2, [r3, #0]
 8000cb6:	4b15      	ldr	r3, [pc, #84]	; (8000d0c <LOG_EvaluateDataSend+0x90>)
 8000cb8:	881b      	ldrh	r3, [r3, #0]
 8000cba:	429a      	cmp	r2, r3
 8000cbc:	d211      	bcs.n	8000ce2 <LOG_EvaluateDataSend+0x66>
	{
		LL_USART_TransmitData8(usart_log, log_tx_buffer[log_tx_next_byte_index]);
 8000cbe:	4b12      	ldr	r3, [pc, #72]	; (8000d08 <LOG_EvaluateDataSend+0x8c>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	4a13      	ldr	r2, [pc, #76]	; (8000d10 <LOG_EvaluateDataSend+0x94>)
 8000cc4:	8812      	ldrh	r2, [r2, #0]
 8000cc6:	4611      	mov	r1, r2
 8000cc8:	4a12      	ldr	r2, [pc, #72]	; (8000d14 <LOG_EvaluateDataSend+0x98>)
 8000cca:	5c52      	ldrb	r2, [r2, r1]
 8000ccc:	4611      	mov	r1, r2
 8000cce:	4618      	mov	r0, r3
 8000cd0:	f7ff ff51 	bl	8000b76 <LL_USART_TransmitData8>
		log_tx_next_byte_index ++;
 8000cd4:	4b0e      	ldr	r3, [pc, #56]	; (8000d10 <LOG_EvaluateDataSend+0x94>)
 8000cd6:	881b      	ldrh	r3, [r3, #0]
 8000cd8:	3301      	adds	r3, #1
 8000cda:	b29a      	uxth	r2, r3
 8000cdc:	4b0c      	ldr	r3, [pc, #48]	; (8000d10 <LOG_EvaluateDataSend+0x94>)
 8000cde:	801a      	strh	r2, [r3, #0]
 8000ce0:	e00c      	b.n	8000cfc <LOG_EvaluateDataSend+0x80>
	}
	else
	{
		log_tx_data_len = 0;
 8000ce2:	4b0a      	ldr	r3, [pc, #40]	; (8000d0c <LOG_EvaluateDataSend+0x90>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	801a      	strh	r2, [r3, #0]
		log_tx_next_byte_index = 0;
 8000ce8:	4b09      	ldr	r3, [pc, #36]	; (8000d10 <LOG_EvaluateDataSend+0x94>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	801a      	strh	r2, [r3, #0]
		log_tx_time_finished = SYS_GetTick();
 8000cee:	f000 fd15 	bl	800171c <SYS_GetTick>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	4a08      	ldr	r2, [pc, #32]	; (8000d18 <LOG_EvaluateDataSend+0x9c>)
 8000cf6:	6013      	str	r3, [r2, #0]
		ret = 1;
 8000cf8:	2301      	movs	r3, #1
 8000cfa:	71fb      	strb	r3, [r7, #7]
	}
	return ret;
 8000cfc:	79fb      	ldrb	r3, [r7, #7]
}
 8000cfe:	4618      	mov	r0, r3
 8000d00:	3708      	adds	r7, #8
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}
 8000d06:	bf00      	nop
 8000d08:	2000008c 	.word	0x2000008c
 8000d0c:	200001ee 	.word	0x200001ee
 8000d10:	200001f0 	.word	0x200001f0
 8000d14:	20000090 	.word	0x20000090
 8000d18:	200001f4 	.word	0x200001f4

08000d1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	b085      	sub	sp, #20
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	f003 0307 	and.w	r3, r3, #7
 8000d2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d2c:	4b0c      	ldr	r3, [pc, #48]	; (8000d60 <__NVIC_SetPriorityGrouping+0x44>)
 8000d2e:	68db      	ldr	r3, [r3, #12]
 8000d30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d32:	68ba      	ldr	r2, [r7, #8]
 8000d34:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d38:	4013      	ands	r3, r2
 8000d3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000d3c:	68fb      	ldr	r3, [r7, #12]
 8000d3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d40:	68bb      	ldr	r3, [r7, #8]
 8000d42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d44:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d4e:	4a04      	ldr	r2, [pc, #16]	; (8000d60 <__NVIC_SetPriorityGrouping+0x44>)
 8000d50:	68bb      	ldr	r3, [r7, #8]
 8000d52:	60d3      	str	r3, [r2, #12]
}
 8000d54:	bf00      	nop
 8000d56:	3714      	adds	r7, #20
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bc80      	pop	{r7}
 8000d5c:	4770      	bx	lr
 8000d5e:	bf00      	nop
 8000d60:	e000ed00 	.word	0xe000ed00

08000d64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d64:	b480      	push	{r7}
 8000d66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d68:	4b04      	ldr	r3, [pc, #16]	; (8000d7c <__NVIC_GetPriorityGrouping+0x18>)
 8000d6a:	68db      	ldr	r3, [r3, #12]
 8000d6c:	0a1b      	lsrs	r3, r3, #8
 8000d6e:	f003 0307 	and.w	r3, r3, #7
}
 8000d72:	4618      	mov	r0, r3
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bc80      	pop	{r7}
 8000d78:	4770      	bx	lr
 8000d7a:	bf00      	nop
 8000d7c:	e000ed00 	.word	0xe000ed00

08000d80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d80:	b480      	push	{r7}
 8000d82:	b083      	sub	sp, #12
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	4603      	mov	r3, r0
 8000d88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	db0b      	blt.n	8000daa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d92:	79fb      	ldrb	r3, [r7, #7]
 8000d94:	f003 021f 	and.w	r2, r3, #31
 8000d98:	4906      	ldr	r1, [pc, #24]	; (8000db4 <__NVIC_EnableIRQ+0x34>)
 8000d9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d9e:	095b      	lsrs	r3, r3, #5
 8000da0:	2001      	movs	r0, #1
 8000da2:	fa00 f202 	lsl.w	r2, r0, r2
 8000da6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000daa:	bf00      	nop
 8000dac:	370c      	adds	r7, #12
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bc80      	pop	{r7}
 8000db2:	4770      	bx	lr
 8000db4:	e000e100 	.word	0xe000e100

08000db8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000db8:	b480      	push	{r7}
 8000dba:	b083      	sub	sp, #12
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	6039      	str	r1, [r7, #0]
 8000dc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	db0a      	blt.n	8000de2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dcc:	683b      	ldr	r3, [r7, #0]
 8000dce:	b2da      	uxtb	r2, r3
 8000dd0:	490c      	ldr	r1, [pc, #48]	; (8000e04 <__NVIC_SetPriority+0x4c>)
 8000dd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dd6:	0112      	lsls	r2, r2, #4
 8000dd8:	b2d2      	uxtb	r2, r2
 8000dda:	440b      	add	r3, r1
 8000ddc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000de0:	e00a      	b.n	8000df8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000de2:	683b      	ldr	r3, [r7, #0]
 8000de4:	b2da      	uxtb	r2, r3
 8000de6:	4908      	ldr	r1, [pc, #32]	; (8000e08 <__NVIC_SetPriority+0x50>)
 8000de8:	79fb      	ldrb	r3, [r7, #7]
 8000dea:	f003 030f 	and.w	r3, r3, #15
 8000dee:	3b04      	subs	r3, #4
 8000df0:	0112      	lsls	r2, r2, #4
 8000df2:	b2d2      	uxtb	r2, r2
 8000df4:	440b      	add	r3, r1
 8000df6:	761a      	strb	r2, [r3, #24]
}
 8000df8:	bf00      	nop
 8000dfa:	370c      	adds	r7, #12
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bc80      	pop	{r7}
 8000e00:	4770      	bx	lr
 8000e02:	bf00      	nop
 8000e04:	e000e100 	.word	0xe000e100
 8000e08:	e000ed00 	.word	0xe000ed00

08000e0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	b089      	sub	sp, #36	; 0x24
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	60f8      	str	r0, [r7, #12]
 8000e14:	60b9      	str	r1, [r7, #8]
 8000e16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	f003 0307 	and.w	r3, r3, #7
 8000e1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e20:	69fb      	ldr	r3, [r7, #28]
 8000e22:	f1c3 0307 	rsb	r3, r3, #7
 8000e26:	2b04      	cmp	r3, #4
 8000e28:	bf28      	it	cs
 8000e2a:	2304      	movcs	r3, #4
 8000e2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e2e:	69fb      	ldr	r3, [r7, #28]
 8000e30:	3304      	adds	r3, #4
 8000e32:	2b06      	cmp	r3, #6
 8000e34:	d902      	bls.n	8000e3c <NVIC_EncodePriority+0x30>
 8000e36:	69fb      	ldr	r3, [r7, #28]
 8000e38:	3b03      	subs	r3, #3
 8000e3a:	e000      	b.n	8000e3e <NVIC_EncodePriority+0x32>
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e40:	f04f 32ff 	mov.w	r2, #4294967295
 8000e44:	69bb      	ldr	r3, [r7, #24]
 8000e46:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4a:	43da      	mvns	r2, r3
 8000e4c:	68bb      	ldr	r3, [r7, #8]
 8000e4e:	401a      	ands	r2, r3
 8000e50:	697b      	ldr	r3, [r7, #20]
 8000e52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e54:	f04f 31ff 	mov.w	r1, #4294967295
 8000e58:	697b      	ldr	r3, [r7, #20]
 8000e5a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e5e:	43d9      	mvns	r1, r3
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e64:	4313      	orrs	r3, r2
         );
}
 8000e66:	4618      	mov	r0, r3
 8000e68:	3724      	adds	r7, #36	; 0x24
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bc80      	pop	{r7}
 8000e6e:	4770      	bx	lr

08000e70 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8000e74:	4b04      	ldr	r3, [pc, #16]	; (8000e88 <LL_RCC_HSE_Enable+0x18>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	4a03      	ldr	r2, [pc, #12]	; (8000e88 <LL_RCC_HSE_Enable+0x18>)
 8000e7a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e7e:	6013      	str	r3, [r2, #0]
}
 8000e80:	bf00      	nop
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bc80      	pop	{r7}
 8000e86:	4770      	bx	lr
 8000e88:	40021000 	.word	0x40021000

08000e8c <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 8000e90:	4b06      	ldr	r3, [pc, #24]	; (8000eac <LL_RCC_HSE_IsReady+0x20>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e98:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8000e9c:	bf0c      	ite	eq
 8000e9e:	2301      	moveq	r3, #1
 8000ea0:	2300      	movne	r3, #0
 8000ea2:	b2db      	uxtb	r3, r3
}
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bc80      	pop	{r7}
 8000eaa:	4770      	bx	lr
 8000eac:	40021000 	.word	0x40021000

08000eb0 <LL_RCC_LSI_Enable>:
  * @brief  Enable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Enable(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8000eb4:	4b04      	ldr	r3, [pc, #16]	; (8000ec8 <LL_RCC_LSI_Enable+0x18>)
 8000eb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000eb8:	4a03      	ldr	r2, [pc, #12]	; (8000ec8 <LL_RCC_LSI_Enable+0x18>)
 8000eba:	f043 0301 	orr.w	r3, r3, #1
 8000ebe:	6253      	str	r3, [r2, #36]	; 0x24
}
 8000ec0:	bf00      	nop
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bc80      	pop	{r7}
 8000ec6:	4770      	bx	lr
 8000ec8:	40021000 	.word	0x40021000

08000ecc <LL_RCC_LSI_IsReady>:
  * @brief  Check if LSI is Ready
  * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY));
 8000ed0:	4b06      	ldr	r3, [pc, #24]	; (8000eec <LL_RCC_LSI_IsReady+0x20>)
 8000ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ed4:	f003 0302 	and.w	r3, r3, #2
 8000ed8:	2b02      	cmp	r3, #2
 8000eda:	bf0c      	ite	eq
 8000edc:	2301      	moveq	r3, #1
 8000ede:	2300      	movne	r3, #0
 8000ee0:	b2db      	uxtb	r3, r3
}
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bc80      	pop	{r7}
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop
 8000eec:	40021000 	.word	0x40021000

08000ef0 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	b083      	sub	sp, #12
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000ef8:	4b06      	ldr	r3, [pc, #24]	; (8000f14 <LL_RCC_SetSysClkSource+0x24>)
 8000efa:	685b      	ldr	r3, [r3, #4]
 8000efc:	f023 0203 	bic.w	r2, r3, #3
 8000f00:	4904      	ldr	r1, [pc, #16]	; (8000f14 <LL_RCC_SetSysClkSource+0x24>)
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	4313      	orrs	r3, r2
 8000f06:	604b      	str	r3, [r1, #4]
}
 8000f08:	bf00      	nop
 8000f0a:	370c      	adds	r7, #12
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bc80      	pop	{r7}
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop
 8000f14:	40021000 	.word	0x40021000

08000f18 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000f1c:	4b03      	ldr	r3, [pc, #12]	; (8000f2c <LL_RCC_GetSysClkSource+0x14>)
 8000f1e:	685b      	ldr	r3, [r3, #4]
 8000f20:	f003 030c 	and.w	r3, r3, #12
}
 8000f24:	4618      	mov	r0, r3
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bc80      	pop	{r7}
 8000f2a:	4770      	bx	lr
 8000f2c:	40021000 	.word	0x40021000

08000f30 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8000f30:	b480      	push	{r7}
 8000f32:	b083      	sub	sp, #12
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000f38:	4b06      	ldr	r3, [pc, #24]	; (8000f54 <LL_RCC_SetAHBPrescaler+0x24>)
 8000f3a:	685b      	ldr	r3, [r3, #4]
 8000f3c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000f40:	4904      	ldr	r1, [pc, #16]	; (8000f54 <LL_RCC_SetAHBPrescaler+0x24>)
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	4313      	orrs	r3, r2
 8000f46:	604b      	str	r3, [r1, #4]
}
 8000f48:	bf00      	nop
 8000f4a:	370c      	adds	r7, #12
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bc80      	pop	{r7}
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop
 8000f54:	40021000 	.word	0x40021000

08000f58 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	b083      	sub	sp, #12
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8000f60:	4b06      	ldr	r3, [pc, #24]	; (8000f7c <LL_RCC_SetAPB1Prescaler+0x24>)
 8000f62:	685b      	ldr	r3, [r3, #4]
 8000f64:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000f68:	4904      	ldr	r1, [pc, #16]	; (8000f7c <LL_RCC_SetAPB1Prescaler+0x24>)
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	4313      	orrs	r3, r2
 8000f6e:	604b      	str	r3, [r1, #4]
}
 8000f70:	bf00      	nop
 8000f72:	370c      	adds	r7, #12
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bc80      	pop	{r7}
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop
 8000f7c:	40021000 	.word	0x40021000

08000f80 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8000f80:	b480      	push	{r7}
 8000f82:	b083      	sub	sp, #12
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8000f88:	4b06      	ldr	r3, [pc, #24]	; (8000fa4 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000f8a:	685b      	ldr	r3, [r3, #4]
 8000f8c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8000f90:	4904      	ldr	r1, [pc, #16]	; (8000fa4 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	4313      	orrs	r3, r2
 8000f96:	604b      	str	r3, [r1, #4]
}
 8000f98:	bf00      	nop
 8000f9a:	370c      	adds	r7, #12
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bc80      	pop	{r7}
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop
 8000fa4:	40021000 	.word	0x40021000

08000fa8 <LL_RCC_ConfigMCO>:
  *
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_RCC_ConfigMCO(uint32_t MCOxSource)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	b083      	sub	sp, #12
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL, MCOxSource);
 8000fb0:	4b06      	ldr	r3, [pc, #24]	; (8000fcc <LL_RCC_ConfigMCO+0x24>)
 8000fb2:	685b      	ldr	r3, [r3, #4]
 8000fb4:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8000fb8:	4904      	ldr	r1, [pc, #16]	; (8000fcc <LL_RCC_ConfigMCO+0x24>)
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	4313      	orrs	r3, r2
 8000fbe:	604b      	str	r3, [r1, #4]
}
 8000fc0:	bf00      	nop
 8000fc2:	370c      	adds	r7, #12
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bc80      	pop	{r7}
 8000fc8:	4770      	bx	lr
 8000fca:	bf00      	nop
 8000fcc:	40021000 	.word	0x40021000

08000fd0 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8000fd4:	4b04      	ldr	r3, [pc, #16]	; (8000fe8 <LL_RCC_PLL_Enable+0x18>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	4a03      	ldr	r2, [pc, #12]	; (8000fe8 <LL_RCC_PLL_Enable+0x18>)
 8000fda:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000fde:	6013      	str	r3, [r2, #0]
}
 8000fe0:	bf00      	nop
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bc80      	pop	{r7}
 8000fe6:	4770      	bx	lr
 8000fe8:	40021000 	.word	0x40021000

08000fec <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8000ff0:	4b06      	ldr	r3, [pc, #24]	; (800100c <LL_RCC_PLL_IsReady+0x20>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ff8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8000ffc:	bf0c      	ite	eq
 8000ffe:	2301      	moveq	r3, #1
 8001000:	2300      	movne	r3, #0
 8001002:	b2db      	uxtb	r3, r3
}
 8001004:	4618      	mov	r0, r3
 8001006:	46bd      	mov	sp, r7
 8001008:	bc80      	pop	{r7}
 800100a:	4770      	bx	lr
 800100c:	40021000 	.word	0x40021000

08001010 <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul)
{
 8001010:	b480      	push	{r7}
 8001012:	b083      	sub	sp, #12
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
 8001018:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL,
 800101a:	4b08      	ldr	r3, [pc, #32]	; (800103c <LL_RCC_PLL_ConfigDomain_SYS+0x2c>)
 800101c:	685b      	ldr	r3, [r3, #4]
 800101e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	430b      	orrs	r3, r1
 800102c:	4903      	ldr	r1, [pc, #12]	; (800103c <LL_RCC_PLL_ConfigDomain_SYS+0x2c>)
 800102e:	4313      	orrs	r3, r2
 8001030:	604b      	str	r3, [r1, #4]
             (Source & RCC_CFGR2_PREDIV1) | ((Source & (RCC_CFGR2_PREDIV1SRC << 4U)) >> 4U));
#else
  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV1, (Source & RCC_CFGR2_PREDIV1));
#endif /*RCC_CFGR2_PREDIV1SRC*/
#endif /*RCC_CFGR2_PREDIV1*/
}
 8001032:	bf00      	nop
 8001034:	370c      	adds	r7, #12
 8001036:	46bd      	mov	sp, r7
 8001038:	bc80      	pop	{r7}
 800103a:	4770      	bx	lr
 800103c:	40021000 	.word	0x40021000

08001040 <LL_APB1_GRP1_EnableClock>:
{
 8001040:	b480      	push	{r7}
 8001042:	b085      	sub	sp, #20
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8001048:	4b08      	ldr	r3, [pc, #32]	; (800106c <LL_APB1_GRP1_EnableClock+0x2c>)
 800104a:	69da      	ldr	r2, [r3, #28]
 800104c:	4907      	ldr	r1, [pc, #28]	; (800106c <LL_APB1_GRP1_EnableClock+0x2c>)
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	4313      	orrs	r3, r2
 8001052:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001054:	4b05      	ldr	r3, [pc, #20]	; (800106c <LL_APB1_GRP1_EnableClock+0x2c>)
 8001056:	69da      	ldr	r2, [r3, #28]
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	4013      	ands	r3, r2
 800105c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800105e:	68fb      	ldr	r3, [r7, #12]
}
 8001060:	bf00      	nop
 8001062:	3714      	adds	r7, #20
 8001064:	46bd      	mov	sp, r7
 8001066:	bc80      	pop	{r7}
 8001068:	4770      	bx	lr
 800106a:	bf00      	nop
 800106c:	40021000 	.word	0x40021000

08001070 <LL_APB2_GRP1_EnableClock>:
{
 8001070:	b480      	push	{r7}
 8001072:	b085      	sub	sp, #20
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8001078:	4b08      	ldr	r3, [pc, #32]	; (800109c <LL_APB2_GRP1_EnableClock+0x2c>)
 800107a:	699a      	ldr	r2, [r3, #24]
 800107c:	4907      	ldr	r1, [pc, #28]	; (800109c <LL_APB2_GRP1_EnableClock+0x2c>)
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	4313      	orrs	r3, r2
 8001082:	618b      	str	r3, [r1, #24]
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001084:	4b05      	ldr	r3, [pc, #20]	; (800109c <LL_APB2_GRP1_EnableClock+0x2c>)
 8001086:	699a      	ldr	r2, [r3, #24]
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	4013      	ands	r3, r2
 800108c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800108e:	68fb      	ldr	r3, [r7, #12]
}
 8001090:	bf00      	nop
 8001092:	3714      	adds	r7, #20
 8001094:	46bd      	mov	sp, r7
 8001096:	bc80      	pop	{r7}
 8001098:	4770      	bx	lr
 800109a:	bf00      	nop
 800109c:	40021000 	.word	0x40021000

080010a0 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80010a0:	b480      	push	{r7}
 80010a2:	b083      	sub	sp, #12
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80010a8:	4b06      	ldr	r3, [pc, #24]	; (80010c4 <LL_FLASH_SetLatency+0x24>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	f023 0207 	bic.w	r2, r3, #7
 80010b0:	4904      	ldr	r1, [pc, #16]	; (80010c4 <LL_FLASH_SetLatency+0x24>)
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	4313      	orrs	r3, r2
 80010b6:	600b      	str	r3, [r1, #0]
}
 80010b8:	bf00      	nop
 80010ba:	370c      	adds	r7, #12
 80010bc:	46bd      	mov	sp, r7
 80010be:	bc80      	pop	{r7}
 80010c0:	4770      	bx	lr
 80010c2:	bf00      	nop
 80010c4:	40022000 	.word	0x40022000

080010c8 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80010cc:	4b03      	ldr	r3, [pc, #12]	; (80010dc <LL_FLASH_GetLatency+0x14>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f003 0307 	and.w	r3, r3, #7
}
 80010d4:	4618      	mov	r0, r3
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bc80      	pop	{r7}
 80010da:	4770      	bx	lr
 80010dc:	40022000 	.word	0x40022000

080010e0 <LL_USART_DisableIT_TXE>:
{
 80010e0:	b480      	push	{r7}
 80010e2:	b083      	sub	sp, #12
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE);
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	68db      	ldr	r3, [r3, #12]
 80010ec:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	60da      	str	r2, [r3, #12]
}
 80010f4:	bf00      	nop
 80010f6:	370c      	adds	r7, #12
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bc80      	pop	{r7}
 80010fc:	4770      	bx	lr
	...

08001100 <LL_GPIO_AF_Remap_SWJ_NOJTAG>:
  * @rmtoll MAPR          SWJ_CFG           LL_GPIO_AF_Remap_SWJ_NOJTAG
  * @note  NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_AF_Remap_SWJ_NOJTAG(void)
{
 8001100:	b480      	push	{r7}
 8001102:	af00      	add	r7, sp, #0
  CLEAR_BIT(AFIO->MAPR,AFIO_MAPR_SWJ_CFG);
 8001104:	4b07      	ldr	r3, [pc, #28]	; (8001124 <LL_GPIO_AF_Remap_SWJ_NOJTAG+0x24>)
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	4a06      	ldr	r2, [pc, #24]	; (8001124 <LL_GPIO_AF_Remap_SWJ_NOJTAG+0x24>)
 800110a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800110e:	6053      	str	r3, [r2, #4]
  SET_BIT(AFIO->MAPR, AFIO_MAPR_SWJ_CFG_JTAGDISABLE);
 8001110:	4b04      	ldr	r3, [pc, #16]	; (8001124 <LL_GPIO_AF_Remap_SWJ_NOJTAG+0x24>)
 8001112:	685b      	ldr	r3, [r3, #4]
 8001114:	4a03      	ldr	r2, [pc, #12]	; (8001124 <LL_GPIO_AF_Remap_SWJ_NOJTAG+0x24>)
 8001116:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800111a:	6053      	str	r3, [r2, #4]
}
 800111c:	bf00      	nop
 800111e:	46bd      	mov	sp, r7
 8001120:	bc80      	pop	{r7}
 8001122:	4770      	bx	lr
 8001124:	40010000 	.word	0x40010000

08001128 <VerifyDataArray>:
void WriteDataArray(void);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint8_t VerifyDataArray(void) {
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
	uint16_t ee_result_code;
	uint16_t index;
	uint16_t data;

	for (index = 0; index < DEMO_EEPROM_DATA_LENGTH; index++) {
 800112e:	2300      	movs	r3, #0
 8001130:	80fb      	strh	r3, [r7, #6]
 8001132:	e01b      	b.n	800116c <VerifyDataArray+0x44>
		ee_result_code = EE_ReadVariable(DEMO_DATA_ADDRESS(index), &data);
 8001134:	88fb      	ldrh	r3, [r7, #6]
 8001136:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800113a:	b29b      	uxth	r3, r3
 800113c:	1cba      	adds	r2, r7, #2
 800113e:	4611      	mov	r1, r2
 8001140:	4618      	mov	r0, r3
 8001142:	f7ff f99f 	bl	8000484 <EE_ReadVariable>
 8001146:	4603      	mov	r3, r0
 8001148:	80bb      	strh	r3, [r7, #4]
		if (ee_result_code != EE_VAR_FOUND) {
 800114a:	88bb      	ldrh	r3, [r7, #4]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d001      	beq.n	8001154 <VerifyDataArray+0x2c>
			return 0;
 8001150:	2300      	movs	r3, #0
 8001152:	e00f      	b.n	8001174 <VerifyDataArray+0x4c>
		} else if (data != DemoDataTable[index]) {
 8001154:	88fb      	ldrh	r3, [r7, #6]
 8001156:	4a09      	ldr	r2, [pc, #36]	; (800117c <VerifyDataArray+0x54>)
 8001158:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800115c:	887b      	ldrh	r3, [r7, #2]
 800115e:	429a      	cmp	r2, r3
 8001160:	d001      	beq.n	8001166 <VerifyDataArray+0x3e>
			return 0;
 8001162:	2300      	movs	r3, #0
 8001164:	e006      	b.n	8001174 <VerifyDataArray+0x4c>
	for (index = 0; index < DEMO_EEPROM_DATA_LENGTH; index++) {
 8001166:	88fb      	ldrh	r3, [r7, #6]
 8001168:	3301      	adds	r3, #1
 800116a:	80fb      	strh	r3, [r7, #6]
 800116c:	88fb      	ldrh	r3, [r7, #6]
 800116e:	2b3f      	cmp	r3, #63	; 0x3f
 8001170:	d9e0      	bls.n	8001134 <VerifyDataArray+0xc>
		}
	}
	return 1;
 8001172:	2301      	movs	r3, #1
}
 8001174:	4618      	mov	r0, r3
 8001176:	3708      	adds	r7, #8
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}
 800117c:	08003638 	.word	0x08003638

08001180 <WriteDataArray>:

void WriteDataArray(void) {
 8001180:	b580      	push	{r7, lr}
 8001182:	b082      	sub	sp, #8
 8001184:	af00      	add	r7, sp, #0
	uint16_t index;
	for (index = 0; index < DEMO_EEPROM_DATA_LENGTH; index++) {
 8001186:	2300      	movs	r3, #0
 8001188:	80fb      	strh	r3, [r7, #6]
 800118a:	e00e      	b.n	80011aa <WriteDataArray+0x2a>
		EE_WriteVariable(DEMO_DATA_ADDRESS(index), DemoDataTable[index]);
 800118c:	88fb      	ldrh	r3, [r7, #6]
 800118e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001192:	b29a      	uxth	r2, r3
 8001194:	88fb      	ldrh	r3, [r7, #6]
 8001196:	4909      	ldr	r1, [pc, #36]	; (80011bc <WriteDataArray+0x3c>)
 8001198:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800119c:	4619      	mov	r1, r3
 800119e:	4610      	mov	r0, r2
 80011a0:	f7ff f9ce 	bl	8000540 <EE_WriteVariable>
	for (index = 0; index < DEMO_EEPROM_DATA_LENGTH; index++) {
 80011a4:	88fb      	ldrh	r3, [r7, #6]
 80011a6:	3301      	adds	r3, #1
 80011a8:	80fb      	strh	r3, [r7, #6]
 80011aa:	88fb      	ldrh	r3, [r7, #6]
 80011ac:	2b3f      	cmp	r3, #63	; 0x3f
 80011ae:	d9ed      	bls.n	800118c <WriteDataArray+0xc>
	}
}
 80011b0:	bf00      	nop
 80011b2:	bf00      	nop
 80011b4:	3708      	adds	r7, #8
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	08003638 	.word	0x08003638

080011c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	//Initialize EEPROM Virtual Address table
		EepromAllVirtAddrTable[0] = COUNTER_ADDRESS;
 80011c6:	4b6b      	ldr	r3, [pc, #428]	; (8001374 <main+0x1b4>)
 80011c8:	f245 5255 	movw	r2, #21845	; 0x5555
 80011cc:	801a      	strh	r2, [r3, #0]
		for (uint8_t index=0; index < DEMO_EEPROM_DATA_LENGTH; index++) {
 80011ce:	2300      	movs	r3, #0
 80011d0:	71fb      	strb	r3, [r7, #7]
 80011d2:	e00c      	b.n	80011ee <main+0x2e>
			EepromAllVirtAddrTable[1+index] = DEMO_DATA_ADDRESS(index);
 80011d4:	79fb      	ldrb	r3, [r7, #7]
 80011d6:	b29a      	uxth	r2, r3
 80011d8:	79fb      	ldrb	r3, [r7, #7]
 80011da:	3301      	adds	r3, #1
 80011dc:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80011e0:	b291      	uxth	r1, r2
 80011e2:	4a64      	ldr	r2, [pc, #400]	; (8001374 <main+0x1b4>)
 80011e4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (uint8_t index=0; index < DEMO_EEPROM_DATA_LENGTH; index++) {
 80011e8:	79fb      	ldrb	r3, [r7, #7]
 80011ea:	3301      	adds	r3, #1
 80011ec:	71fb      	strb	r3, [r7, #7]
 80011ee:	79fb      	ldrb	r3, [r7, #7]
 80011f0:	2b3f      	cmp	r3, #63	; 0x3f
 80011f2:	d9ef      	bls.n	80011d4 <main+0x14>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_AFIO);
 80011f4:	2001      	movs	r0, #1
 80011f6:	f7ff ff3b 	bl	8001070 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 80011fa:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80011fe:	f7ff ff1f 	bl	8001040 <LL_APB1_GRP1_EnableClock>

  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001202:	2003      	movs	r0, #3
 8001204:	f7ff fd8a 	bl	8000d1c <__NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* SysTick_IRQn interrupt configuration */
  NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
 8001208:	f7ff fdac 	bl	8000d64 <__NVIC_GetPriorityGrouping>
 800120c:	4603      	mov	r3, r0
 800120e:	2200      	movs	r2, #0
 8001210:	210f      	movs	r1, #15
 8001212:	4618      	mov	r0, r3
 8001214:	f7ff fdfa 	bl	8000e0c <NVIC_EncodePriority>
 8001218:	4603      	mov	r3, r0
 800121a:	4619      	mov	r1, r3
 800121c:	f04f 30ff 	mov.w	r0, #4294967295
 8001220:	f7ff fdca 	bl	8000db8 <__NVIC_SetPriority>

  /* Peripheral interrupt init*/
  /* RCC_IRQn interrupt configuration */
  NVIC_SetPriority(RCC_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001224:	f7ff fd9e 	bl	8000d64 <__NVIC_GetPriorityGrouping>
 8001228:	4603      	mov	r3, r0
 800122a:	2200      	movs	r2, #0
 800122c:	2100      	movs	r1, #0
 800122e:	4618      	mov	r0, r3
 8001230:	f7ff fdec 	bl	8000e0c <NVIC_EncodePriority>
 8001234:	4603      	mov	r3, r0
 8001236:	4619      	mov	r1, r3
 8001238:	2005      	movs	r0, #5
 800123a:	f7ff fdbd 	bl	8000db8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(RCC_IRQn);
 800123e:	2005      	movs	r0, #5
 8001240:	f7ff fd9e 	bl	8000d80 <__NVIC_EnableIRQ>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  LL_GPIO_AF_Remap_SWJ_NOJTAG();
 8001244:	f7ff ff5c 	bl	8001100 <LL_GPIO_AF_Remap_SWJ_NOJTAG>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001248:	f000 f8a6 	bl	8001398 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  SysTick->CTRL  &= ~SysTick_CTRL_CLKSOURCE_Msk;
 800124c:	4b4a      	ldr	r3, [pc, #296]	; (8001378 <main+0x1b8>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4a49      	ldr	r2, [pc, #292]	; (8001378 <main+0x1b8>)
 8001252:	f023 0304 	bic.w	r3, r3, #4
 8001256:	6013      	str	r3, [r2, #0]
  SYS_ClearTick();
 8001258:	f000 fa46 	bl	80016e8 <SYS_ClearTick>
  SYS_IncTick();
 800125c:	f000 fa50 	bl	8001700 <SYS_IncTick>
  SYS_IncTick();
 8001260:	f000 fa4e 	bl	8001700 <SYS_IncTick>
  SYS_ResumeTick();
 8001264:	f000 fa64 	bl	8001730 <SYS_ResumeTick>

  /* Unlock the Flash Program Erase controller */
    FLASH_Unlock();
 8001268:	f000 fe00 	bl	8001e6c <FLASH_Unlock>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800126c:	f7ff fb4c 	bl	8000908 <MX_GPIO_Init>
  MX_TIM3_Init();
 8001270:	f000 fb86 	bl	8001980 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8001274:	f000 fd14 	bl	8001ca0 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001278:	f000 fd80 	bl	8001d7c <MX_USART2_UART_Init>
  MX_IWDG_Init();
 800127c:	f7ff fc30 	bl	8000ae0 <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */

  EE_Init(EepromAllVirtAddrTable, TOTAL_EEPROM_DATA_SIZE);		// EEPROM Init
 8001280:	2141      	movs	r1, #65	; 0x41
 8001282:	483c      	ldr	r0, [pc, #240]	; (8001374 <main+0x1b4>)
 8001284:	f7fe ff88 	bl	8000198 <EE_Init>
    LOG_ResetLogger(USART_LOG);											// Logger Init
 8001288:	483c      	ldr	r0, [pc, #240]	; (800137c <main+0x1bc>)
 800128a:	f7ff fc83 	bl	8000b94 <LOG_ResetLogger>
    GPIO_BOARD_Led_OFF();
 800128e:	f7ff fbc3 	bl	8000a18 <GPIO_BOARD_Led_OFF>

    uint16_t counter = 0;
 8001292:	2300      	movs	r3, #0
 8001294:	803b      	strh	r3, [r7, #0]
    uint16_t n_bytes;
    uint16_t ee_result_code;

    ee_result_code = EE_ReadVariable(COUNTER_ADDRESS, &counter);
 8001296:	463b      	mov	r3, r7
 8001298:	4619      	mov	r1, r3
 800129a:	f245 5055 	movw	r0, #21845	; 0x5555
 800129e:	f7ff f8f1 	bl	8000484 <EE_ReadVariable>
 80012a2:	4603      	mov	r3, r0
 80012a4:	807b      	strh	r3, [r7, #2]
    if (ee_result_code == EE_VAR_FOUND) { // Not First time start
 80012a6:	887b      	ldrh	r3, [r7, #2]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d118      	bne.n	80012de <main+0x11e>
  	  if (VerifyDataArray()) {
 80012ac:	f7ff ff3c 	bl	8001128 <VerifyDataArray>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d008      	beq.n	80012c8 <main+0x108>
  		  n_bytes = sprintf((char *)log_buffer, "\r\n\n---> Reset - NOT first time. Counter = %d. Demo data array has been verified.\r\n", counter);
 80012b6:	883b      	ldrh	r3, [r7, #0]
 80012b8:	461a      	mov	r2, r3
 80012ba:	4931      	ldr	r1, [pc, #196]	; (8001380 <main+0x1c0>)
 80012bc:	4831      	ldr	r0, [pc, #196]	; (8001384 <main+0x1c4>)
 80012be:	f001 fce1 	bl	8002c84 <siprintf>
 80012c2:	4603      	mov	r3, r0
 80012c4:	80bb      	strh	r3, [r7, #4]
 80012c6:	e020      	b.n	800130a <main+0x14a>
  	  } else {
  		  n_bytes = sprintf((char *)log_buffer, "\r\n\n---> Reset - NOT first time. Counter = %d. Demo data array verification ERROR (try write it again).\r\n", counter);
 80012c8:	883b      	ldrh	r3, [r7, #0]
 80012ca:	461a      	mov	r2, r3
 80012cc:	492e      	ldr	r1, [pc, #184]	; (8001388 <main+0x1c8>)
 80012ce:	482d      	ldr	r0, [pc, #180]	; (8001384 <main+0x1c4>)
 80012d0:	f001 fcd8 	bl	8002c84 <siprintf>
 80012d4:	4603      	mov	r3, r0
 80012d6:	80bb      	strh	r3, [r7, #4]
  		  WriteDataArray();
 80012d8:	f7ff ff52 	bl	8001180 <WriteDataArray>
 80012dc:	e015      	b.n	800130a <main+0x14a>
  	  }

    } else if (ee_result_code == EE_VAR_NOT_FOUND) { // First time start
 80012de:	887b      	ldrh	r3, [r7, #2]
 80012e0:	2b01      	cmp	r3, #1
 80012e2:	d10a      	bne.n	80012fa <main+0x13a>
  	  n_bytes = sprintf((char *)log_buffer, "\r\n\n---> Reset - FIRST time\r\n");
 80012e4:	4929      	ldr	r1, [pc, #164]	; (800138c <main+0x1cc>)
 80012e6:	4827      	ldr	r0, [pc, #156]	; (8001384 <main+0x1c4>)
 80012e8:	f001 fccc 	bl	8002c84 <siprintf>
 80012ec:	4603      	mov	r3, r0
 80012ee:	80bb      	strh	r3, [r7, #4]
  	  counter = 0;
 80012f0:	2300      	movs	r3, #0
 80012f2:	803b      	strh	r3, [r7, #0]
  	  WriteDataArray();
 80012f4:	f7ff ff44 	bl	8001180 <WriteDataArray>
 80012f8:	e007      	b.n	800130a <main+0x14a>

    } else {	// Error
  	  n_bytes = sprintf((char *)log_buffer, "\r\n\n---> Reset - EEPROM error - %d\r\n", ee_result_code);
 80012fa:	887b      	ldrh	r3, [r7, #2]
 80012fc:	461a      	mov	r2, r3
 80012fe:	4924      	ldr	r1, [pc, #144]	; (8001390 <main+0x1d0>)
 8001300:	4820      	ldr	r0, [pc, #128]	; (8001384 <main+0x1c4>)
 8001302:	f001 fcbf 	bl	8002c84 <siprintf>
 8001306:	4603      	mov	r3, r0
 8001308:	80bb      	strh	r3, [r7, #4]

    }

    LOG_SendLog(log_buffer, 0, n_bytes);
 800130a:	88bb      	ldrh	r3, [r7, #4]
 800130c:	461a      	mov	r2, r3
 800130e:	2100      	movs	r1, #0
 8001310:	481c      	ldr	r0, [pc, #112]	; (8001384 <main+0x1c4>)
 8001312:	f7ff fc6f 	bl	8000bf4 <LOG_SendLog>
    SYS_Delay(250);
 8001316:	20fa      	movs	r0, #250	; 0xfa
 8001318:	f000 fa18 	bl	800174c <SYS_Delay>
    MX_IWDG_Reset();
 800131c:	f7ff fc00 	bl	8000b20 <MX_IWDG_Reset>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  counter ++;
 8001320:	883b      	ldrh	r3, [r7, #0]
 8001322:	3301      	adds	r3, #1
 8001324:	b29b      	uxth	r3, r3
 8001326:	803b      	strh	r3, [r7, #0]
	  ee_result_code = EE_WriteVariable(COUNTER_ADDRESS, counter);
 8001328:	883b      	ldrh	r3, [r7, #0]
 800132a:	4619      	mov	r1, r3
 800132c:	f245 5055 	movw	r0, #21845	; 0x5555
 8001330:	f7ff f906 	bl	8000540 <EE_WriteVariable>
 8001334:	4603      	mov	r3, r0
 8001336:	807b      	strh	r3, [r7, #2]

	  n_bytes = sprintf((char *)log_buffer, "\r\nCounter = %d, write status = %d", counter, ee_result_code);
 8001338:	883b      	ldrh	r3, [r7, #0]
 800133a:	461a      	mov	r2, r3
 800133c:	887b      	ldrh	r3, [r7, #2]
 800133e:	4915      	ldr	r1, [pc, #84]	; (8001394 <main+0x1d4>)
 8001340:	4810      	ldr	r0, [pc, #64]	; (8001384 <main+0x1c4>)
 8001342:	f001 fc9f 	bl	8002c84 <siprintf>
 8001346:	4603      	mov	r3, r0
 8001348:	80bb      	strh	r3, [r7, #4]
	  LOG_SendLog(log_buffer, 0, n_bytes);
 800134a:	88bb      	ldrh	r3, [r7, #4]
 800134c:	461a      	mov	r2, r3
 800134e:	2100      	movs	r1, #0
 8001350:	480c      	ldr	r0, [pc, #48]	; (8001384 <main+0x1c4>)
 8001352:	f7ff fc4f 	bl	8000bf4 <LOG_SendLog>

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  	GPIO_BOARD_Led_ON();
 8001356:	f7ff fb53 	bl	8000a00 <GPIO_BOARD_Led_ON>
	  		  SYS_Delay(100);
 800135a:	2064      	movs	r0, #100	; 0x64
 800135c:	f000 f9f6 	bl	800174c <SYS_Delay>
	  		  GPIO_BOARD_Led_OFF();
 8001360:	f7ff fb5a 	bl	8000a18 <GPIO_BOARD_Led_OFF>
	  		  SYS_Delay(900);
 8001364:	f44f 7061 	mov.w	r0, #900	; 0x384
 8001368:	f000 f9f0 	bl	800174c <SYS_Delay>
	  		  MX_IWDG_Reset();
 800136c:	f7ff fbd8 	bl	8000b20 <MX_IWDG_Reset>
	  counter ++;
 8001370:	e7d6      	b.n	8001320 <main+0x160>
 8001372:	bf00      	nop
 8001374:	20000354 	.word	0x20000354
 8001378:	e000e010 	.word	0xe000e010
 800137c:	40004400 	.word	0x40004400
 8001380:	08003510 	.word	0x08003510
 8001384:	200001f8 	.word	0x200001f8
 8001388:	08003564 	.word	0x08003564
 800138c:	080035d0 	.word	0x080035d0
 8001390:	080035f0 	.word	0x080035f0
 8001394:	08003614 	.word	0x08003614

08001398 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_1);
 800139c:	2001      	movs	r0, #1
 800139e:	f7ff fe7f 	bl	80010a0 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_1)
 80013a2:	bf00      	nop
 80013a4:	f7ff fe90 	bl	80010c8 <LL_FLASH_GetLatency>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b01      	cmp	r3, #1
 80013ac:	d1fa      	bne.n	80013a4 <SystemClock_Config+0xc>
  {
  }
  LL_RCC_HSE_Enable();
 80013ae:	f7ff fd5f 	bl	8000e70 <LL_RCC_HSE_Enable>

   /* Wait till HSE is ready */
  while(LL_RCC_HSE_IsReady() != 1)
 80013b2:	bf00      	nop
 80013b4:	f7ff fd6a 	bl	8000e8c <LL_RCC_HSE_IsReady>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b01      	cmp	r3, #1
 80013bc:	d1fa      	bne.n	80013b4 <SystemClock_Config+0x1c>
  {

  }
  LL_RCC_LSI_Enable();
 80013be:	f7ff fd77 	bl	8000eb0 <LL_RCC_LSI_Enable>

   /* Wait till LSI is ready */
  while(LL_RCC_LSI_IsReady() != 1)
 80013c2:	bf00      	nop
 80013c4:	f7ff fd82 	bl	8000ecc <LL_RCC_LSI_IsReady>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b01      	cmp	r3, #1
 80013cc:	d1fa      	bne.n	80013c4 <SystemClock_Config+0x2c>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE_DIV_1, LL_RCC_PLL_MUL_6);
 80013ce:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
 80013d2:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80013d6:	f7ff fe1b 	bl	8001010 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 80013da:	f7ff fdf9 	bl	8000fd0 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 80013de:	bf00      	nop
 80013e0:	f7ff fe04 	bl	8000fec <LL_RCC_PLL_IsReady>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b01      	cmp	r3, #1
 80013e8:	d1fa      	bne.n	80013e0 <SystemClock_Config+0x48>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 80013ea:	2000      	movs	r0, #0
 80013ec:	f7ff fda0 	bl	8000f30 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_4);
 80013f0:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 80013f4:	f7ff fdb0 	bl	8000f58 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_4);
 80013f8:	f44f 5020 	mov.w	r0, #10240	; 0x2800
 80013fc:	f7ff fdc0 	bl	8000f80 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8001400:	2002      	movs	r0, #2
 8001402:	f7ff fd75 	bl	8000ef0 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8001406:	bf00      	nop
 8001408:	f7ff fd86 	bl	8000f18 <LL_RCC_GetSysClkSource>
 800140c:	4603      	mov	r3, r0
 800140e:	2b08      	cmp	r3, #8
 8001410:	d1fa      	bne.n	8001408 <SystemClock_Config+0x70>
  {

  }
  LL_Init1msTick(6000000);
 8001412:	4806      	ldr	r0, [pc, #24]	; (800142c <SystemClock_Config+0x94>)
 8001414:	f001 fbe8 	bl	8002be8 <LL_Init1msTick>
  LL_SetSystemCoreClock(48000000);
 8001418:	4805      	ldr	r0, [pc, #20]	; (8001430 <SystemClock_Config+0x98>)
 800141a:	f001 fbf3 	bl	8002c04 <LL_SetSystemCoreClock>
  LL_RCC_ConfigMCO(LL_RCC_MCO1SOURCE_PLLCLK_DIV_2);
 800141e:	f04f 60e0 	mov.w	r0, #117440512	; 0x7000000
 8001422:	f7ff fdc1 	bl	8000fa8 <LL_RCC_ConfigMCO>
}
 8001426:	bf00      	nop
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	005b8d80 	.word	0x005b8d80
 8001430:	02dc6c00 	.word	0x02dc6c00

08001434 <USART1_RX_Callback>:

/* USER CODE BEGIN 4 */
void USART1_RX_Callback(void)
{
 8001434:	b480      	push	{r7}
 8001436:	af00      	add	r7, sp, #0
	//uint8_t data = LL_USART_ReceiveData8(USART1);
	//TODO Process this data !!!!!!!!!!!!!!!!!!!!!!!!
}
 8001438:	bf00      	nop
 800143a:	46bd      	mov	sp, r7
 800143c:	bc80      	pop	{r7}
 800143e:	4770      	bx	lr

08001440 <USART2_TX_Callback>:

void USART2_TX_Callback(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0
	LOG_EvaluateDataSend();
 8001444:	f7ff fc1a 	bl	8000c7c <LOG_EvaluateDataSend>
	if(!LOG_IsInProgress()) {
 8001448:	f7ff fbc4 	bl	8000bd4 <LOG_IsInProgress>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d102      	bne.n	8001458 <USART2_TX_Callback+0x18>
		LL_USART_DisableIT_TXE(USART_LOG);
 8001452:	4802      	ldr	r0, [pc, #8]	; (800145c <USART2_TX_Callback+0x1c>)
 8001454:	f7ff fe44 	bl	80010e0 <LL_USART_DisableIT_TXE>
	}
}
 8001458:	bf00      	nop
 800145a:	bd80      	pop	{r7, pc}
 800145c:	40004400 	.word	0x40004400

08001460 <LL_USART_IsActiveFlag_FE>:
{
 8001460:	b480      	push	{r7}
 8001462:	b083      	sub	sp, #12
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_FE) == (USART_SR_FE));
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	f003 0302 	and.w	r3, r3, #2
 8001470:	2b02      	cmp	r3, #2
 8001472:	bf0c      	ite	eq
 8001474:	2301      	moveq	r3, #1
 8001476:	2300      	movne	r3, #0
 8001478:	b2db      	uxtb	r3, r3
}
 800147a:	4618      	mov	r0, r3
 800147c:	370c      	adds	r7, #12
 800147e:	46bd      	mov	sp, r7
 8001480:	bc80      	pop	{r7}
 8001482:	4770      	bx	lr

08001484 <LL_USART_IsActiveFlag_NE>:
{
 8001484:	b480      	push	{r7}
 8001486:	b083      	sub	sp, #12
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_NE) == (USART_SR_NE));
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f003 0304 	and.w	r3, r3, #4
 8001494:	2b04      	cmp	r3, #4
 8001496:	bf0c      	ite	eq
 8001498:	2301      	moveq	r3, #1
 800149a:	2300      	movne	r3, #0
 800149c:	b2db      	uxtb	r3, r3
}
 800149e:	4618      	mov	r0, r3
 80014a0:	370c      	adds	r7, #12
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bc80      	pop	{r7}
 80014a6:	4770      	bx	lr

080014a8 <LL_USART_IsActiveFlag_ORE>:
{
 80014a8:	b480      	push	{r7}
 80014aa:	b083      	sub	sp, #12
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_ORE) == (USART_SR_ORE));
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	f003 0308 	and.w	r3, r3, #8
 80014b8:	2b08      	cmp	r3, #8
 80014ba:	bf0c      	ite	eq
 80014bc:	2301      	moveq	r3, #1
 80014be:	2300      	movne	r3, #0
 80014c0:	b2db      	uxtb	r3, r3
}
 80014c2:	4618      	mov	r0, r3
 80014c4:	370c      	adds	r7, #12
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bc80      	pop	{r7}
 80014ca:	4770      	bx	lr

080014cc <LL_USART_IsActiveFlag_RXNE>:
{
 80014cc:	b480      	push	{r7}
 80014ce:	b083      	sub	sp, #12
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	f003 0320 	and.w	r3, r3, #32
 80014dc:	2b20      	cmp	r3, #32
 80014de:	bf0c      	ite	eq
 80014e0:	2301      	moveq	r3, #1
 80014e2:	2300      	movne	r3, #0
 80014e4:	b2db      	uxtb	r3, r3
}
 80014e6:	4618      	mov	r0, r3
 80014e8:	370c      	adds	r7, #12
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bc80      	pop	{r7}
 80014ee:	4770      	bx	lr

080014f0 <LL_USART_IsActiveFlag_TXE>:
{
 80014f0:	b480      	push	{r7}
 80014f2:	b083      	sub	sp, #12
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001500:	2b80      	cmp	r3, #128	; 0x80
 8001502:	bf0c      	ite	eq
 8001504:	2301      	moveq	r3, #1
 8001506:	2300      	movne	r3, #0
 8001508:	b2db      	uxtb	r3, r3
}
 800150a:	4618      	mov	r0, r3
 800150c:	370c      	adds	r7, #12
 800150e:	46bd      	mov	sp, r7
 8001510:	bc80      	pop	{r7}
 8001512:	4770      	bx	lr

08001514 <LL_USART_IsEnabledIT_RXNE>:
{
 8001514:	b480      	push	{r7}
 8001516:	b083      	sub	sp, #12
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_RXNEIE) == (USART_CR1_RXNEIE));
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	68db      	ldr	r3, [r3, #12]
 8001520:	f003 0320 	and.w	r3, r3, #32
 8001524:	2b20      	cmp	r3, #32
 8001526:	bf0c      	ite	eq
 8001528:	2301      	moveq	r3, #1
 800152a:	2300      	movne	r3, #0
 800152c:	b2db      	uxtb	r3, r3
}
 800152e:	4618      	mov	r0, r3
 8001530:	370c      	adds	r7, #12
 8001532:	46bd      	mov	sp, r7
 8001534:	bc80      	pop	{r7}
 8001536:	4770      	bx	lr

08001538 <LL_USART_IsEnabledIT_TXE>:
{
 8001538:	b480      	push	{r7}
 800153a:	b083      	sub	sp, #12
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_TXEIE) == (USART_CR1_TXEIE));
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	68db      	ldr	r3, [r3, #12]
 8001544:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001548:	2b80      	cmp	r3, #128	; 0x80
 800154a:	bf0c      	ite	eq
 800154c:	2301      	moveq	r3, #1
 800154e:	2300      	movne	r3, #0
 8001550:	b2db      	uxtb	r3, r3
}
 8001552:	4618      	mov	r0, r3
 8001554:	370c      	adds	r7, #12
 8001556:	46bd      	mov	sp, r7
 8001558:	bc80      	pop	{r7}
 800155a:	4770      	bx	lr

0800155c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800155c:	b480      	push	{r7}
 800155e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001560:	e7fe      	b.n	8001560 <NMI_Handler+0x4>

08001562 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001562:	b480      	push	{r7}
 8001564:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001566:	e7fe      	b.n	8001566 <HardFault_Handler+0x4>

08001568 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800156c:	e7fe      	b.n	800156c <MemManage_Handler+0x4>

0800156e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800156e:	b480      	push	{r7}
 8001570:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001572:	e7fe      	b.n	8001572 <BusFault_Handler+0x4>

08001574 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001574:	b480      	push	{r7}
 8001576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001578:	e7fe      	b.n	8001578 <UsageFault_Handler+0x4>

0800157a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800157a:	b480      	push	{r7}
 800157c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800157e:	bf00      	nop
 8001580:	46bd      	mov	sp, r7
 8001582:	bc80      	pop	{r7}
 8001584:	4770      	bx	lr

08001586 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001586:	b480      	push	{r7}
 8001588:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800158a:	bf00      	nop
 800158c:	46bd      	mov	sp, r7
 800158e:	bc80      	pop	{r7}
 8001590:	4770      	bx	lr

08001592 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001592:	b480      	push	{r7}
 8001594:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001596:	bf00      	nop
 8001598:	46bd      	mov	sp, r7
 800159a:	bc80      	pop	{r7}
 800159c:	4770      	bx	lr

0800159e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800159e:	b580      	push	{r7, lr}
 80015a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

	SYS_IncTick();
 80015a2:	f000 f8ad 	bl	8001700 <SYS_IncTick>
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015a6:	bf00      	nop
 80015a8:	bd80      	pop	{r7, pc}

080015aa <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 80015aa:	b480      	push	{r7}
 80015ac:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 80015ae:	bf00      	nop
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bc80      	pop	{r7}
 80015b4:	4770      	bx	lr
	...

080015b8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	if(LL_USART_IsActiveFlag_RXNE(USART1) && LL_USART_IsEnabledIT_RXNE(USART1))
 80015bc:	4812      	ldr	r0, [pc, #72]	; (8001608 <USART1_IRQHandler+0x50>)
 80015be:	f7ff ff85 	bl	80014cc <LL_USART_IsActiveFlag_RXNE>
 80015c2:	4603      	mov	r3, r0
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d008      	beq.n	80015da <USART1_IRQHandler+0x22>
 80015c8:	480f      	ldr	r0, [pc, #60]	; (8001608 <USART1_IRQHandler+0x50>)
 80015ca:	f7ff ffa3 	bl	8001514 <LL_USART_IsEnabledIT_RXNE>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d002      	beq.n	80015da <USART1_IRQHandler+0x22>
	{
		USART1_RX_Callback();
 80015d4:	f7ff ff2e 	bl	8001434 <USART1_RX_Callback>
	}
  /* USER CODE END USART1_IRQn 0 */
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80015d8:	e013      	b.n	8001602 <USART1_IRQHandler+0x4a>
	else if(LL_USART_IsActiveFlag_ORE(USART1) || LL_USART_IsActiveFlag_FE(USART1) || LL_USART_IsActiveFlag_NE(USART1))
 80015da:	480b      	ldr	r0, [pc, #44]	; (8001608 <USART1_IRQHandler+0x50>)
 80015dc:	f7ff ff64 	bl	80014a8 <LL_USART_IsActiveFlag_ORE>
 80015e0:	4603      	mov	r3, r0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d10b      	bne.n	80015fe <USART1_IRQHandler+0x46>
 80015e6:	4808      	ldr	r0, [pc, #32]	; (8001608 <USART1_IRQHandler+0x50>)
 80015e8:	f7ff ff3a 	bl	8001460 <LL_USART_IsActiveFlag_FE>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d105      	bne.n	80015fe <USART1_IRQHandler+0x46>
 80015f2:	4805      	ldr	r0, [pc, #20]	; (8001608 <USART1_IRQHandler+0x50>)
 80015f4:	f7ff ff46 	bl	8001484 <LL_USART_IsActiveFlag_NE>
 80015f8:	4603      	mov	r3, r0
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d001      	beq.n	8001602 <USART1_IRQHandler+0x4a>
		(void) USART1->DR;
 80015fe:	4b02      	ldr	r3, [pc, #8]	; (8001608 <USART1_IRQHandler+0x50>)
 8001600:	685b      	ldr	r3, [r3, #4]
}
 8001602:	bf00      	nop
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	40013800 	.word	0x40013800

0800160c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	if(LL_USART_IsActiveFlag_ORE(USART2) || LL_USART_IsActiveFlag_FE(USART2) || LL_USART_IsActiveFlag_NE(USART2))
 8001610:	4819      	ldr	r0, [pc, #100]	; (8001678 <USART2_IRQHandler+0x6c>)
 8001612:	f7ff ff49 	bl	80014a8 <LL_USART_IsActiveFlag_ORE>
 8001616:	4603      	mov	r3, r0
 8001618:	2b00      	cmp	r3, #0
 800161a:	d10b      	bne.n	8001634 <USART2_IRQHandler+0x28>
 800161c:	4816      	ldr	r0, [pc, #88]	; (8001678 <USART2_IRQHandler+0x6c>)
 800161e:	f7ff ff1f 	bl	8001460 <LL_USART_IsActiveFlag_FE>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	d105      	bne.n	8001634 <USART2_IRQHandler+0x28>
 8001628:	4813      	ldr	r0, [pc, #76]	; (8001678 <USART2_IRQHandler+0x6c>)
 800162a:	f7ff ff2b 	bl	8001484 <LL_USART_IsActiveFlag_NE>
 800162e:	4603      	mov	r3, r0
 8001630:	2b00      	cmp	r3, #0
 8001632:	d002      	beq.n	800163a <USART2_IRQHandler+0x2e>
	{
		(void) USART2->DR;
 8001634:	4b10      	ldr	r3, [pc, #64]	; (8001678 <USART2_IRQHandler+0x6c>)
 8001636:	685b      	ldr	r3, [r3, #4]
	}
  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001638:	e01b      	b.n	8001672 <USART2_IRQHandler+0x66>
		if(LL_USART_IsActiveFlag_RXNE(USART2) && LL_USART_IsEnabledIT_RXNE(USART2))
 800163a:	480f      	ldr	r0, [pc, #60]	; (8001678 <USART2_IRQHandler+0x6c>)
 800163c:	f7ff ff46 	bl	80014cc <LL_USART_IsActiveFlag_RXNE>
 8001640:	4603      	mov	r3, r0
 8001642:	2b00      	cmp	r3, #0
 8001644:	d007      	beq.n	8001656 <USART2_IRQHandler+0x4a>
 8001646:	480c      	ldr	r0, [pc, #48]	; (8001678 <USART2_IRQHandler+0x6c>)
 8001648:	f7ff ff64 	bl	8001514 <LL_USART_IsEnabledIT_RXNE>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d001      	beq.n	8001656 <USART2_IRQHandler+0x4a>
			USART2_RX_Callback();
 8001652:	f000 fbff 	bl	8001e54 <USART2_RX_Callback>
		if (LL_USART_IsActiveFlag_TXE(USART2) && LL_USART_IsEnabledIT_TXE(USART2))
 8001656:	4808      	ldr	r0, [pc, #32]	; (8001678 <USART2_IRQHandler+0x6c>)
 8001658:	f7ff ff4a 	bl	80014f0 <LL_USART_IsActiveFlag_TXE>
 800165c:	4603      	mov	r3, r0
 800165e:	2b00      	cmp	r3, #0
 8001660:	d007      	beq.n	8001672 <USART2_IRQHandler+0x66>
 8001662:	4805      	ldr	r0, [pc, #20]	; (8001678 <USART2_IRQHandler+0x6c>)
 8001664:	f7ff ff68 	bl	8001538 <LL_USART_IsEnabledIT_TXE>
 8001668:	4603      	mov	r3, r0
 800166a:	2b00      	cmp	r3, #0
 800166c:	d001      	beq.n	8001672 <USART2_IRQHandler+0x66>
			USART2_TX_Callback();
 800166e:	f7ff fee7 	bl	8001440 <USART2_TX_Callback>
}
 8001672:	bf00      	nop
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	40004400 	.word	0x40004400

0800167c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b086      	sub	sp, #24
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001684:	4a14      	ldr	r2, [pc, #80]	; (80016d8 <_sbrk+0x5c>)
 8001686:	4b15      	ldr	r3, [pc, #84]	; (80016dc <_sbrk+0x60>)
 8001688:	1ad3      	subs	r3, r2, r3
 800168a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001690:	4b13      	ldr	r3, [pc, #76]	; (80016e0 <_sbrk+0x64>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d102      	bne.n	800169e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001698:	4b11      	ldr	r3, [pc, #68]	; (80016e0 <_sbrk+0x64>)
 800169a:	4a12      	ldr	r2, [pc, #72]	; (80016e4 <_sbrk+0x68>)
 800169c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800169e:	4b10      	ldr	r3, [pc, #64]	; (80016e0 <_sbrk+0x64>)
 80016a0:	681a      	ldr	r2, [r3, #0]
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	4413      	add	r3, r2
 80016a6:	693a      	ldr	r2, [r7, #16]
 80016a8:	429a      	cmp	r2, r3
 80016aa:	d207      	bcs.n	80016bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016ac:	f001 fab8 	bl	8002c20 <__errno>
 80016b0:	4603      	mov	r3, r0
 80016b2:	220c      	movs	r2, #12
 80016b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016b6:	f04f 33ff 	mov.w	r3, #4294967295
 80016ba:	e009      	b.n	80016d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016bc:	4b08      	ldr	r3, [pc, #32]	; (80016e0 <_sbrk+0x64>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016c2:	4b07      	ldr	r3, [pc, #28]	; (80016e0 <_sbrk+0x64>)
 80016c4:	681a      	ldr	r2, [r3, #0]
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	4413      	add	r3, r2
 80016ca:	4a05      	ldr	r2, [pc, #20]	; (80016e0 <_sbrk+0x64>)
 80016cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016ce:	68fb      	ldr	r3, [r7, #12]
}
 80016d0:	4618      	mov	r0, r3
 80016d2:	3718      	adds	r7, #24
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	20005000 	.word	0x20005000
 80016dc:	00000400 	.word	0x00000400
 80016e0:	20000348 	.word	0x20000348
 80016e4:	200003f0 	.word	0x200003f0

080016e8 <SYS_ClearTick>:
 */
#include "systick.h"

volatile uint32_t uwTick;

void SYS_ClearTick(void) {
 80016e8:	b480      	push	{r7}
 80016ea:	af00      	add	r7, sp, #0
	uwTick = 0;
 80016ec:	4b03      	ldr	r3, [pc, #12]	; (80016fc <SYS_ClearTick+0x14>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	601a      	str	r2, [r3, #0]
}
 80016f2:	bf00      	nop
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bc80      	pop	{r7}
 80016f8:	4770      	bx	lr
 80016fa:	bf00      	nop
 80016fc:	200003d8 	.word	0x200003d8

08001700 <SYS_IncTick>:

void SYS_IncTick(void)
{
 8001700:	b480      	push	{r7}
 8001702:	af00      	add	r7, sp, #0
	uwTick ++;
 8001704:	4b04      	ldr	r3, [pc, #16]	; (8001718 <SYS_IncTick+0x18>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	3301      	adds	r3, #1
 800170a:	4a03      	ldr	r2, [pc, #12]	; (8001718 <SYS_IncTick+0x18>)
 800170c:	6013      	str	r3, [r2, #0]
}
 800170e:	bf00      	nop
 8001710:	46bd      	mov	sp, r7
 8001712:	bc80      	pop	{r7}
 8001714:	4770      	bx	lr
 8001716:	bf00      	nop
 8001718:	200003d8 	.word	0x200003d8

0800171c <SYS_GetTick>:

uint32_t SYS_GetTick(void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0
	return uwTick;
 8001720:	4b02      	ldr	r3, [pc, #8]	; (800172c <SYS_GetTick+0x10>)
 8001722:	681b      	ldr	r3, [r3, #0]
}
 8001724:	4618      	mov	r0, r3
 8001726:	46bd      	mov	sp, r7
 8001728:	bc80      	pop	{r7}
 800172a:	4770      	bx	lr
 800172c:	200003d8 	.word	0x200003d8

08001730 <SYS_ResumeTick>:
	/* Disable SysTick Interrupt */
	SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
}

void SYS_ResumeTick(void)
{
 8001730:	b480      	push	{r7}
 8001732:	af00      	add	r7, sp, #0
	/* Enable SysTick Interrupt */
	SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8001734:	4b04      	ldr	r3, [pc, #16]	; (8001748 <SYS_ResumeTick+0x18>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4a03      	ldr	r2, [pc, #12]	; (8001748 <SYS_ResumeTick+0x18>)
 800173a:	f043 0302 	orr.w	r3, r3, #2
 800173e:	6013      	str	r3, [r2, #0]
}
 8001740:	bf00      	nop
 8001742:	46bd      	mov	sp, r7
 8001744:	bc80      	pop	{r7}
 8001746:	4770      	bx	lr
 8001748:	e000e010 	.word	0xe000e010

0800174c <SYS_Delay>:

void SYS_Delay(__IO uint32_t delay)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b084      	sub	sp, #16
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
	uint32_t tickstart = SYS_GetTick();
 8001754:	f7ff ffe2 	bl	800171c <SYS_GetTick>
 8001758:	60f8      	str	r0, [r7, #12]

	/* Add a period to guaranty minimum wait */
	if (delay == 0)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	2b00      	cmp	r3, #0
 800175e:	d104      	bne.n	800176a <SYS_Delay+0x1e>
    {
		delay ++;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	3301      	adds	r3, #1
 8001764:	607b      	str	r3, [r7, #4]
    }

	while((SYS_GetTick() - tickstart) < delay)
 8001766:	e000      	b.n	800176a <SYS_Delay+0x1e>
	{
		__WFI();
 8001768:	bf30      	wfi
	while((SYS_GetTick() - tickstart) < delay)
 800176a:	f7ff ffd7 	bl	800171c <SYS_GetTick>
 800176e:	4602      	mov	r2, r0
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	1ad2      	subs	r2, r2, r3
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	429a      	cmp	r2, r3
 8001778:	d3f6      	bcc.n	8001768 <SYS_Delay+0x1c>
	}
}
 800177a:	bf00      	nop
 800177c:	bf00      	nop
 800177e:	3710      	adds	r7, #16
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}

08001784 <LL_APB1_GRP1_EnableClock>:
{
 8001784:	b480      	push	{r7}
 8001786:	b085      	sub	sp, #20
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 800178c:	4b08      	ldr	r3, [pc, #32]	; (80017b0 <LL_APB1_GRP1_EnableClock+0x2c>)
 800178e:	69da      	ldr	r2, [r3, #28]
 8001790:	4907      	ldr	r1, [pc, #28]	; (80017b0 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	4313      	orrs	r3, r2
 8001796:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001798:	4b05      	ldr	r3, [pc, #20]	; (80017b0 <LL_APB1_GRP1_EnableClock+0x2c>)
 800179a:	69da      	ldr	r2, [r3, #28]
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	4013      	ands	r3, r2
 80017a0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80017a2:	68fb      	ldr	r3, [r7, #12]
}
 80017a4:	bf00      	nop
 80017a6:	3714      	adds	r7, #20
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bc80      	pop	{r7}
 80017ac:	4770      	bx	lr
 80017ae:	bf00      	nop
 80017b0:	40021000 	.word	0x40021000

080017b4 <LL_APB2_GRP1_EnableClock>:
{
 80017b4:	b480      	push	{r7}
 80017b6:	b085      	sub	sp, #20
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80017bc:	4b08      	ldr	r3, [pc, #32]	; (80017e0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80017be:	699a      	ldr	r2, [r3, #24]
 80017c0:	4907      	ldr	r1, [pc, #28]	; (80017e0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	4313      	orrs	r3, r2
 80017c6:	618b      	str	r3, [r1, #24]
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80017c8:	4b05      	ldr	r3, [pc, #20]	; (80017e0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80017ca:	699a      	ldr	r2, [r3, #24]
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	4013      	ands	r3, r2
 80017d0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80017d2:	68fb      	ldr	r3, [r7, #12]
}
 80017d4:	bf00      	nop
 80017d6:	3714      	adds	r7, #20
 80017d8:	46bd      	mov	sp, r7
 80017da:	bc80      	pop	{r7}
 80017dc:	4770      	bx	lr
 80017de:	bf00      	nop
 80017e0:	40021000 	.word	0x40021000

080017e4 <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 80017e4:	b480      	push	{r7}
 80017e6:	b083      	sub	sp, #12
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	601a      	str	r2, [r3, #0]
}
 80017f8:	bf00      	nop
 80017fa:	370c      	adds	r7, #12
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bc80      	pop	{r7}
 8001800:	4770      	bx	lr
	...

08001804 <LL_TIM_OC_DisableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8001804:	b480      	push	{r7}
 8001806:	b085      	sub	sp, #20
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
 800180c:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	2b01      	cmp	r3, #1
 8001812:	d01c      	beq.n	800184e <LL_TIM_OC_DisableFast+0x4a>
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	2b04      	cmp	r3, #4
 8001818:	d017      	beq.n	800184a <LL_TIM_OC_DisableFast+0x46>
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	2b10      	cmp	r3, #16
 800181e:	d012      	beq.n	8001846 <LL_TIM_OC_DisableFast+0x42>
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	2b40      	cmp	r3, #64	; 0x40
 8001824:	d00d      	beq.n	8001842 <LL_TIM_OC_DisableFast+0x3e>
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800182c:	d007      	beq.n	800183e <LL_TIM_OC_DisableFast+0x3a>
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001834:	d101      	bne.n	800183a <LL_TIM_OC_DisableFast+0x36>
 8001836:	2305      	movs	r3, #5
 8001838:	e00a      	b.n	8001850 <LL_TIM_OC_DisableFast+0x4c>
 800183a:	2306      	movs	r3, #6
 800183c:	e008      	b.n	8001850 <LL_TIM_OC_DisableFast+0x4c>
 800183e:	2304      	movs	r3, #4
 8001840:	e006      	b.n	8001850 <LL_TIM_OC_DisableFast+0x4c>
 8001842:	2303      	movs	r3, #3
 8001844:	e004      	b.n	8001850 <LL_TIM_OC_DisableFast+0x4c>
 8001846:	2302      	movs	r3, #2
 8001848:	e002      	b.n	8001850 <LL_TIM_OC_DisableFast+0x4c>
 800184a:	2301      	movs	r3, #1
 800184c:	e000      	b.n	8001850 <LL_TIM_OC_DisableFast+0x4c>
 800184e:	2300      	movs	r3, #0
 8001850:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	3318      	adds	r3, #24
 8001856:	4619      	mov	r1, r3
 8001858:	7bfb      	ldrb	r3, [r7, #15]
 800185a:	4a0a      	ldr	r2, [pc, #40]	; (8001884 <LL_TIM_OC_DisableFast+0x80>)
 800185c:	5cd3      	ldrb	r3, [r2, r3]
 800185e:	440b      	add	r3, r1
 8001860:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8001862:	68bb      	ldr	r3, [r7, #8]
 8001864:	681a      	ldr	r2, [r3, #0]
 8001866:	7bfb      	ldrb	r3, [r7, #15]
 8001868:	4907      	ldr	r1, [pc, #28]	; (8001888 <LL_TIM_OC_DisableFast+0x84>)
 800186a:	5ccb      	ldrb	r3, [r1, r3]
 800186c:	4619      	mov	r1, r3
 800186e:	2304      	movs	r3, #4
 8001870:	408b      	lsls	r3, r1
 8001872:	43db      	mvns	r3, r3
 8001874:	401a      	ands	r2, r3
 8001876:	68bb      	ldr	r3, [r7, #8]
 8001878:	601a      	str	r2, [r3, #0]

}
 800187a:	bf00      	nop
 800187c:	3714      	adds	r7, #20
 800187e:	46bd      	mov	sp, r7
 8001880:	bc80      	pop	{r7}
 8001882:	4770      	bx	lr
 8001884:	080036b8 	.word	0x080036b8
 8001888:	080036c0 	.word	0x080036c0

0800188c <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 800188c:	b480      	push	{r7}
 800188e:	b085      	sub	sp, #20
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
 8001894:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	2b01      	cmp	r3, #1
 800189a:	d01c      	beq.n	80018d6 <LL_TIM_OC_EnablePreload+0x4a>
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	2b04      	cmp	r3, #4
 80018a0:	d017      	beq.n	80018d2 <LL_TIM_OC_EnablePreload+0x46>
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	2b10      	cmp	r3, #16
 80018a6:	d012      	beq.n	80018ce <LL_TIM_OC_EnablePreload+0x42>
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	2b40      	cmp	r3, #64	; 0x40
 80018ac:	d00d      	beq.n	80018ca <LL_TIM_OC_EnablePreload+0x3e>
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80018b4:	d007      	beq.n	80018c6 <LL_TIM_OC_EnablePreload+0x3a>
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80018bc:	d101      	bne.n	80018c2 <LL_TIM_OC_EnablePreload+0x36>
 80018be:	2305      	movs	r3, #5
 80018c0:	e00a      	b.n	80018d8 <LL_TIM_OC_EnablePreload+0x4c>
 80018c2:	2306      	movs	r3, #6
 80018c4:	e008      	b.n	80018d8 <LL_TIM_OC_EnablePreload+0x4c>
 80018c6:	2304      	movs	r3, #4
 80018c8:	e006      	b.n	80018d8 <LL_TIM_OC_EnablePreload+0x4c>
 80018ca:	2303      	movs	r3, #3
 80018cc:	e004      	b.n	80018d8 <LL_TIM_OC_EnablePreload+0x4c>
 80018ce:	2302      	movs	r3, #2
 80018d0:	e002      	b.n	80018d8 <LL_TIM_OC_EnablePreload+0x4c>
 80018d2:	2301      	movs	r3, #1
 80018d4:	e000      	b.n	80018d8 <LL_TIM_OC_EnablePreload+0x4c>
 80018d6:	2300      	movs	r3, #0
 80018d8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	3318      	adds	r3, #24
 80018de:	4619      	mov	r1, r3
 80018e0:	7bfb      	ldrb	r3, [r7, #15]
 80018e2:	4a0a      	ldr	r2, [pc, #40]	; (800190c <LL_TIM_OC_EnablePreload+0x80>)
 80018e4:	5cd3      	ldrb	r3, [r2, r3]
 80018e6:	440b      	add	r3, r1
 80018e8:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 80018ea:	68bb      	ldr	r3, [r7, #8]
 80018ec:	681a      	ldr	r2, [r3, #0]
 80018ee:	7bfb      	ldrb	r3, [r7, #15]
 80018f0:	4907      	ldr	r1, [pc, #28]	; (8001910 <LL_TIM_OC_EnablePreload+0x84>)
 80018f2:	5ccb      	ldrb	r3, [r1, r3]
 80018f4:	4619      	mov	r1, r3
 80018f6:	2308      	movs	r3, #8
 80018f8:	408b      	lsls	r3, r1
 80018fa:	431a      	orrs	r2, r3
 80018fc:	68bb      	ldr	r3, [r7, #8]
 80018fe:	601a      	str	r2, [r3, #0]
}
 8001900:	bf00      	nop
 8001902:	3714      	adds	r7, #20
 8001904:	46bd      	mov	sp, r7
 8001906:	bc80      	pop	{r7}
 8001908:	4770      	bx	lr
 800190a:	bf00      	nop
 800190c:	080036b8 	.word	0x080036b8
 8001910:	080036c0 	.word	0x080036c0

08001914 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8001914:	b480      	push	{r7}
 8001916:	b083      	sub	sp, #12
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
 800191c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	689b      	ldr	r3, [r3, #8]
 8001922:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001926:	f023 0307 	bic.w	r3, r3, #7
 800192a:	683a      	ldr	r2, [r7, #0]
 800192c:	431a      	orrs	r2, r3
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	609a      	str	r2, [r3, #8]
}
 8001932:	bf00      	nop
 8001934:	370c      	adds	r7, #12
 8001936:	46bd      	mov	sp, r7
 8001938:	bc80      	pop	{r7}
 800193a:	4770      	bx	lr

0800193c <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 800193c:	b480      	push	{r7}
 800193e:	b083      	sub	sp, #12
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
 8001944:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	685b      	ldr	r3, [r3, #4]
 800194a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	431a      	orrs	r2, r3
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	605a      	str	r2, [r3, #4]
}
 8001956:	bf00      	nop
 8001958:	370c      	adds	r7, #12
 800195a:	46bd      	mov	sp, r7
 800195c:	bc80      	pop	{r7}
 800195e:	4770      	bx	lr

08001960 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8001960:	b480      	push	{r7}
 8001962:	b083      	sub	sp, #12
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	689b      	ldr	r3, [r3, #8]
 800196c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	609a      	str	r2, [r3, #8]
}
 8001974:	bf00      	nop
 8001976:	370c      	adds	r7, #12
 8001978:	46bd      	mov	sp, r7
 800197a:	bc80      	pop	{r7}
 800197c:	4770      	bx	lr
	...

08001980 <MX_TIM3_Init>:

/* USER CODE END 0 */

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b092      	sub	sp, #72	; 0x48
 8001984:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001986:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800198a:	2200      	movs	r2, #0
 800198c:	601a      	str	r2, [r3, #0]
 800198e:	605a      	str	r2, [r3, #4]
 8001990:	609a      	str	r2, [r3, #8]
 8001992:	60da      	str	r2, [r3, #12]
 8001994:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8001996:	f107 0314 	add.w	r3, r7, #20
 800199a:	2220      	movs	r2, #32
 800199c:	2100      	movs	r1, #0
 800199e:	4618      	mov	r0, r3
 80019a0:	f001 f968 	bl	8002c74 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a4:	463b      	mov	r3, r7
 80019a6:	2200      	movs	r2, #0
 80019a8:	601a      	str	r2, [r3, #0]
 80019aa:	605a      	str	r2, [r3, #4]
 80019ac:	609a      	str	r2, [r3, #8]
 80019ae:	60da      	str	r2, [r3, #12]
 80019b0:	611a      	str	r2, [r3, #16]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 80019b2:	2002      	movs	r0, #2
 80019b4:	f7ff fee6 	bl	8001784 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  TIM_InitStruct.Prescaler = 114;
 80019b8:	2372      	movs	r3, #114	; 0x72
 80019ba:	86bb      	strh	r3, [r7, #52]	; 0x34
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80019bc:	2300      	movs	r3, #0
 80019be:	63bb      	str	r3, [r7, #56]	; 0x38
  TIM_InitStruct.Autoreload = 2004;
 80019c0:	f240 73d4 	movw	r3, #2004	; 0x7d4
 80019c4:	63fb      	str	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80019c6:	2300      	movs	r3, #0
 80019c8:	643b      	str	r3, [r7, #64]	; 0x40
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 80019ca:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80019ce:	4619      	mov	r1, r3
 80019d0:	4843      	ldr	r0, [pc, #268]	; (8001ae0 <MX_TIM3_Init+0x160>)
 80019d2:	f000 fdcd 	bl	8002570 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM3);
 80019d6:	4842      	ldr	r0, [pc, #264]	; (8001ae0 <MX_TIM3_Init+0x160>)
 80019d8:	f7ff ff04 	bl	80017e4 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 80019dc:	2100      	movs	r1, #0
 80019de:	4840      	ldr	r0, [pc, #256]	; (8001ae0 <MX_TIM3_Init+0x160>)
 80019e0:	f7ff ff98 	bl	8001914 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH1);
 80019e4:	2101      	movs	r1, #1
 80019e6:	483e      	ldr	r0, [pc, #248]	; (8001ae0 <MX_TIM3_Init+0x160>)
 80019e8:	f7ff ff50 	bl	800188c <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80019ec:	2360      	movs	r3, #96	; 0x60
 80019ee:	617b      	str	r3, [r7, #20]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80019f0:	2300      	movs	r3, #0
 80019f2:	61bb      	str	r3, [r7, #24]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80019f4:	2300      	movs	r3, #0
 80019f6:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.CompareValue = 990;
 80019f8:	f240 33de 	movw	r3, #990	; 0x3de
 80019fc:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80019fe:	2300      	movs	r3, #0
 8001a00:	627b      	str	r3, [r7, #36]	; 0x24
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8001a02:	f107 0314 	add.w	r3, r7, #20
 8001a06:	461a      	mov	r2, r3
 8001a08:	2101      	movs	r1, #1
 8001a0a:	4835      	ldr	r0, [pc, #212]	; (8001ae0 <MX_TIM3_Init+0x160>)
 8001a0c:	f000 fe0e 	bl	800262c <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH1);
 8001a10:	2101      	movs	r1, #1
 8001a12:	4833      	ldr	r0, [pc, #204]	; (8001ae0 <MX_TIM3_Init+0x160>)
 8001a14:	f7ff fef6 	bl	8001804 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH2);
 8001a18:	2110      	movs	r1, #16
 8001a1a:	4831      	ldr	r0, [pc, #196]	; (8001ae0 <MX_TIM3_Init+0x160>)
 8001a1c:	f7ff ff36 	bl	800188c <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.CompareValue = 1001;
 8001a20:	f240 33e9 	movw	r3, #1001	; 0x3e9
 8001a24:	623b      	str	r3, [r7, #32]
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 8001a26:	f107 0314 	add.w	r3, r7, #20
 8001a2a:	461a      	mov	r2, r3
 8001a2c:	2110      	movs	r1, #16
 8001a2e:	482c      	ldr	r0, [pc, #176]	; (8001ae0 <MX_TIM3_Init+0x160>)
 8001a30:	f000 fdfc 	bl	800262c <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH2);
 8001a34:	2110      	movs	r1, #16
 8001a36:	482a      	ldr	r0, [pc, #168]	; (8001ae0 <MX_TIM3_Init+0x160>)
 8001a38:	f7ff fee4 	bl	8001804 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH3);
 8001a3c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a40:	4827      	ldr	r0, [pc, #156]	; (8001ae0 <MX_TIM3_Init+0x160>)
 8001a42:	f7ff ff23 	bl	800188c <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 8001a46:	f107 0314 	add.w	r3, r7, #20
 8001a4a:	461a      	mov	r2, r3
 8001a4c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a50:	4823      	ldr	r0, [pc, #140]	; (8001ae0 <MX_TIM3_Init+0x160>)
 8001a52:	f000 fdeb 	bl	800262c <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH3);
 8001a56:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a5a:	4821      	ldr	r0, [pc, #132]	; (8001ae0 <MX_TIM3_Init+0x160>)
 8001a5c:	f7ff fed2 	bl	8001804 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH4);
 8001a60:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a64:	481e      	ldr	r0, [pc, #120]	; (8001ae0 <MX_TIM3_Init+0x160>)
 8001a66:	f7ff ff11 	bl	800188c <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 8001a6a:	f107 0314 	add.w	r3, r7, #20
 8001a6e:	461a      	mov	r2, r3
 8001a70:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a74:	481a      	ldr	r0, [pc, #104]	; (8001ae0 <MX_TIM3_Init+0x160>)
 8001a76:	f000 fdd9 	bl	800262c <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH4);
 8001a7a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a7e:	4818      	ldr	r0, [pc, #96]	; (8001ae0 <MX_TIM3_Init+0x160>)
 8001a80:	f7ff fec0 	bl	8001804 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8001a84:	2100      	movs	r1, #0
 8001a86:	4816      	ldr	r0, [pc, #88]	; (8001ae0 <MX_TIM3_Init+0x160>)
 8001a88:	f7ff ff58 	bl	800193c <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 8001a8c:	4814      	ldr	r0, [pc, #80]	; (8001ae0 <MX_TIM3_Init+0x160>)
 8001a8e:	f7ff ff67 	bl	8001960 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 8001a92:	2004      	movs	r0, #4
 8001a94:	f7ff fe8e 	bl	80017b4 <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOB);
 8001a98:	2008      	movs	r0, #8
 8001a9a:	f7ff fe8b 	bl	80017b4 <LL_APB2_GRP1_EnableClock>
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
  GPIO_InitStruct.Pin = PWM_SPEED_Pin|PWM_RUDE_Pin;
 8001a9e:	f24c 03c0 	movw	r3, #49344	; 0xc0c0
 8001aa2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001aa4:	2309      	movs	r3, #9
 8001aa6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001aa8:	2302      	movs	r3, #2
 8001aaa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001aac:	2300      	movs	r3, #0
 8001aae:	60fb      	str	r3, [r7, #12]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ab0:	463b      	mov	r3, r7
 8001ab2:	4619      	mov	r1, r3
 8001ab4:	480b      	ldr	r0, [pc, #44]	; (8001ae4 <MX_TIM3_Init+0x164>)
 8001ab6:	f000 fb79 	bl	80021ac <LL_GPIO_Init>

  GPIO_InitStruct.Pin = PWM_CAM_YAW_Pin|PWM_CAM_PITCH_Pin;
 8001aba:	f240 3303 	movw	r3, #771	; 0x303
 8001abe:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001ac0:	2309      	movs	r3, #9
 8001ac2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001ac4:	2302      	movs	r3, #2
 8001ac6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	60fb      	str	r3, [r7, #12]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001acc:	463b      	mov	r3, r7
 8001ace:	4619      	mov	r1, r3
 8001ad0:	4805      	ldr	r0, [pc, #20]	; (8001ae8 <MX_TIM3_Init+0x168>)
 8001ad2:	f000 fb6b 	bl	80021ac <LL_GPIO_Init>

}
 8001ad6:	bf00      	nop
 8001ad8:	3748      	adds	r7, #72	; 0x48
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	40000400 	.word	0x40000400
 8001ae4:	40010800 	.word	0x40010800
 8001ae8:	40010c00 	.word	0x40010c00

08001aec <__NVIC_GetPriorityGrouping>:
{
 8001aec:	b480      	push	{r7}
 8001aee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001af0:	4b04      	ldr	r3, [pc, #16]	; (8001b04 <__NVIC_GetPriorityGrouping+0x18>)
 8001af2:	68db      	ldr	r3, [r3, #12]
 8001af4:	0a1b      	lsrs	r3, r3, #8
 8001af6:	f003 0307 	and.w	r3, r3, #7
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bc80      	pop	{r7}
 8001b00:	4770      	bx	lr
 8001b02:	bf00      	nop
 8001b04:	e000ed00 	.word	0xe000ed00

08001b08 <__NVIC_EnableIRQ>:
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b083      	sub	sp, #12
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	4603      	mov	r3, r0
 8001b10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	db0b      	blt.n	8001b32 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b1a:	79fb      	ldrb	r3, [r7, #7]
 8001b1c:	f003 021f 	and.w	r2, r3, #31
 8001b20:	4906      	ldr	r1, [pc, #24]	; (8001b3c <__NVIC_EnableIRQ+0x34>)
 8001b22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b26:	095b      	lsrs	r3, r3, #5
 8001b28:	2001      	movs	r0, #1
 8001b2a:	fa00 f202 	lsl.w	r2, r0, r2
 8001b2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001b32:	bf00      	nop
 8001b34:	370c      	adds	r7, #12
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bc80      	pop	{r7}
 8001b3a:	4770      	bx	lr
 8001b3c:	e000e100 	.word	0xe000e100

08001b40 <__NVIC_SetPriority>:
{
 8001b40:	b480      	push	{r7}
 8001b42:	b083      	sub	sp, #12
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	4603      	mov	r3, r0
 8001b48:	6039      	str	r1, [r7, #0]
 8001b4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	db0a      	blt.n	8001b6a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	b2da      	uxtb	r2, r3
 8001b58:	490c      	ldr	r1, [pc, #48]	; (8001b8c <__NVIC_SetPriority+0x4c>)
 8001b5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b5e:	0112      	lsls	r2, r2, #4
 8001b60:	b2d2      	uxtb	r2, r2
 8001b62:	440b      	add	r3, r1
 8001b64:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001b68:	e00a      	b.n	8001b80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	b2da      	uxtb	r2, r3
 8001b6e:	4908      	ldr	r1, [pc, #32]	; (8001b90 <__NVIC_SetPriority+0x50>)
 8001b70:	79fb      	ldrb	r3, [r7, #7]
 8001b72:	f003 030f 	and.w	r3, r3, #15
 8001b76:	3b04      	subs	r3, #4
 8001b78:	0112      	lsls	r2, r2, #4
 8001b7a:	b2d2      	uxtb	r2, r2
 8001b7c:	440b      	add	r3, r1
 8001b7e:	761a      	strb	r2, [r3, #24]
}
 8001b80:	bf00      	nop
 8001b82:	370c      	adds	r7, #12
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bc80      	pop	{r7}
 8001b88:	4770      	bx	lr
 8001b8a:	bf00      	nop
 8001b8c:	e000e100 	.word	0xe000e100
 8001b90:	e000ed00 	.word	0xe000ed00

08001b94 <NVIC_EncodePriority>:
{
 8001b94:	b480      	push	{r7}
 8001b96:	b089      	sub	sp, #36	; 0x24
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	60f8      	str	r0, [r7, #12]
 8001b9c:	60b9      	str	r1, [r7, #8]
 8001b9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	f003 0307 	and.w	r3, r3, #7
 8001ba6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ba8:	69fb      	ldr	r3, [r7, #28]
 8001baa:	f1c3 0307 	rsb	r3, r3, #7
 8001bae:	2b04      	cmp	r3, #4
 8001bb0:	bf28      	it	cs
 8001bb2:	2304      	movcs	r3, #4
 8001bb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bb6:	69fb      	ldr	r3, [r7, #28]
 8001bb8:	3304      	adds	r3, #4
 8001bba:	2b06      	cmp	r3, #6
 8001bbc:	d902      	bls.n	8001bc4 <NVIC_EncodePriority+0x30>
 8001bbe:	69fb      	ldr	r3, [r7, #28]
 8001bc0:	3b03      	subs	r3, #3
 8001bc2:	e000      	b.n	8001bc6 <NVIC_EncodePriority+0x32>
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bc8:	f04f 32ff 	mov.w	r2, #4294967295
 8001bcc:	69bb      	ldr	r3, [r7, #24]
 8001bce:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd2:	43da      	mvns	r2, r3
 8001bd4:	68bb      	ldr	r3, [r7, #8]
 8001bd6:	401a      	ands	r2, r3
 8001bd8:	697b      	ldr	r3, [r7, #20]
 8001bda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bdc:	f04f 31ff 	mov.w	r1, #4294967295
 8001be0:	697b      	ldr	r3, [r7, #20]
 8001be2:	fa01 f303 	lsl.w	r3, r1, r3
 8001be6:	43d9      	mvns	r1, r3
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bec:	4313      	orrs	r3, r2
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	3724      	adds	r7, #36	; 0x24
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bc80      	pop	{r7}
 8001bf6:	4770      	bx	lr

08001bf8 <LL_APB1_GRP1_EnableClock>:
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	b085      	sub	sp, #20
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8001c00:	4b08      	ldr	r3, [pc, #32]	; (8001c24 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001c02:	69da      	ldr	r2, [r3, #28]
 8001c04:	4907      	ldr	r1, [pc, #28]	; (8001c24 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	4313      	orrs	r3, r2
 8001c0a:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001c0c:	4b05      	ldr	r3, [pc, #20]	; (8001c24 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001c0e:	69da      	ldr	r2, [r3, #28]
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	4013      	ands	r3, r2
 8001c14:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001c16:	68fb      	ldr	r3, [r7, #12]
}
 8001c18:	bf00      	nop
 8001c1a:	3714      	adds	r7, #20
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bc80      	pop	{r7}
 8001c20:	4770      	bx	lr
 8001c22:	bf00      	nop
 8001c24:	40021000 	.word	0x40021000

08001c28 <LL_APB2_GRP1_EnableClock>:
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b085      	sub	sp, #20
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8001c30:	4b08      	ldr	r3, [pc, #32]	; (8001c54 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001c32:	699a      	ldr	r2, [r3, #24]
 8001c34:	4907      	ldr	r1, [pc, #28]	; (8001c54 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	4313      	orrs	r3, r2
 8001c3a:	618b      	str	r3, [r1, #24]
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001c3c:	4b05      	ldr	r3, [pc, #20]	; (8001c54 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001c3e:	699a      	ldr	r2, [r3, #24]
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	4013      	ands	r3, r2
 8001c44:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001c46:	68fb      	ldr	r3, [r7, #12]
}
 8001c48:	bf00      	nop
 8001c4a:	3714      	adds	r7, #20
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bc80      	pop	{r7}
 8001c50:	4770      	bx	lr
 8001c52:	bf00      	nop
 8001c54:	40021000 	.word	0x40021000

08001c58 <LL_USART_Enable>:
{
 8001c58:	b480      	push	{r7}
 8001c5a:	b083      	sub	sp, #12
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	68db      	ldr	r3, [r3, #12]
 8001c64:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	60da      	str	r2, [r3, #12]
}
 8001c6c:	bf00      	nop
 8001c6e:	370c      	adds	r7, #12
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bc80      	pop	{r7}
 8001c74:	4770      	bx	lr

08001c76 <LL_USART_ConfigAsyncMode>:
{
 8001c76:	b480      	push	{r7}
 8001c78:	b083      	sub	sp, #12
 8001c7a:	af00      	add	r7, sp, #0
 8001c7c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	691b      	ldr	r3, [r3, #16]
 8001c82:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	695b      	ldr	r3, [r3, #20]
 8001c8e:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	615a      	str	r2, [r3, #20]
}
 8001c96:	bf00      	nop
 8001c98:	370c      	adds	r7, #12
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bc80      	pop	{r7}
 8001c9e:	4770      	bx	lr

08001ca0 <MX_USART1_UART_Init>:
/* USER CODE END 0 */

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b08c      	sub	sp, #48	; 0x30
 8001ca4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART1_Init 0 */

  /* USER CODE END USART1_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8001ca6:	f107 0314 	add.w	r3, r7, #20
 8001caa:	2200      	movs	r2, #0
 8001cac:	601a      	str	r2, [r3, #0]
 8001cae:	605a      	str	r2, [r3, #4]
 8001cb0:	609a      	str	r2, [r3, #8]
 8001cb2:	60da      	str	r2, [r3, #12]
 8001cb4:	611a      	str	r2, [r3, #16]
 8001cb6:	615a      	str	r2, [r3, #20]
 8001cb8:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cba:	463b      	mov	r3, r7
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	601a      	str	r2, [r3, #0]
 8001cc0:	605a      	str	r2, [r3, #4]
 8001cc2:	609a      	str	r2, [r3, #8]
 8001cc4:	60da      	str	r2, [r3, #12]
 8001cc6:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 8001cc8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001ccc:	f7ff ffac 	bl	8001c28 <LL_APB2_GRP1_EnableClock>

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 8001cd0:	2004      	movs	r0, #4
 8001cd2:	f7ff ffa9 	bl	8001c28 <LL_APB2_GRP1_EnableClock>
  /**USART1 GPIO Configuration
  PA9   ------> USART1_TX
  PA10   ------> USART1_RX
  */
  GPIO_InitStruct.Pin = U1TX_Pin;
 8001cd6:	4b24      	ldr	r3, [pc, #144]	; (8001d68 <MX_USART1_UART_Init+0xc8>)
 8001cd8:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001cda:	2309      	movs	r3, #9
 8001cdc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8001cde:	2303      	movs	r3, #3
 8001ce0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	60fb      	str	r3, [r7, #12]
  LL_GPIO_Init(U1TX_GPIO_Port, &GPIO_InitStruct);
 8001ce6:	463b      	mov	r3, r7
 8001ce8:	4619      	mov	r1, r3
 8001cea:	4820      	ldr	r0, [pc, #128]	; (8001d6c <MX_USART1_UART_Init+0xcc>)
 8001cec:	f000 fa5e 	bl	80021ac <LL_GPIO_Init>

  GPIO_InitStruct.Pin = sBUS_Pin;
 8001cf0:	4b1f      	ldr	r3, [pc, #124]	; (8001d70 <MX_USART1_UART_Init+0xd0>)
 8001cf2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001cf4:	2308      	movs	r3, #8
 8001cf6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(sBUS_GPIO_Port, &GPIO_InitStruct);
 8001cfc:	463b      	mov	r3, r7
 8001cfe:	4619      	mov	r1, r3
 8001d00:	481a      	ldr	r0, [pc, #104]	; (8001d6c <MX_USART1_UART_Init+0xcc>)
 8001d02:	f000 fa53 	bl	80021ac <LL_GPIO_Init>

  /* USART1 interrupt Init */
  NVIC_SetPriority(USART1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001d06:	f7ff fef1 	bl	8001aec <__NVIC_GetPriorityGrouping>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	2100      	movs	r1, #0
 8001d10:	4618      	mov	r0, r3
 8001d12:	f7ff ff3f 	bl	8001b94 <NVIC_EncodePriority>
 8001d16:	4603      	mov	r3, r0
 8001d18:	4619      	mov	r1, r3
 8001d1a:	2025      	movs	r0, #37	; 0x25
 8001d1c:	f7ff ff10 	bl	8001b40 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART1_IRQn);
 8001d20:	2025      	movs	r0, #37	; 0x25
 8001d22:	f7ff fef1 	bl	8001b08 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  USART_InitStruct.BaudRate = 100000;
 8001d26:	4b13      	ldr	r3, [pc, #76]	; (8001d74 <MX_USART1_UART_Init+0xd4>)
 8001d28:	617b      	str	r3, [r7, #20]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_9B;
 8001d2a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d2e:	61bb      	str	r3, [r7, #24]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_2;
 8001d30:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d34:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.Parity = LL_USART_PARITY_EVEN;
 8001d36:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d3a:	623b      	str	r3, [r7, #32]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_RX;
 8001d3c:	2304      	movs	r3, #4
 8001d3e:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8001d40:	2300      	movs	r3, #0
 8001d42:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8001d44:	2300      	movs	r3, #0
 8001d46:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_USART_Init(USART1, &USART_InitStruct);
 8001d48:	f107 0314 	add.w	r3, r7, #20
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	480a      	ldr	r0, [pc, #40]	; (8001d78 <MX_USART1_UART_Init+0xd8>)
 8001d50:	f000 fed0 	bl	8002af4 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART1);
 8001d54:	4808      	ldr	r0, [pc, #32]	; (8001d78 <MX_USART1_UART_Init+0xd8>)
 8001d56:	f7ff ff8e 	bl	8001c76 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART1);
 8001d5a:	4807      	ldr	r0, [pc, #28]	; (8001d78 <MX_USART1_UART_Init+0xd8>)
 8001d5c:	f7ff ff7c 	bl	8001c58 <LL_USART_Enable>
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001d60:	bf00      	nop
 8001d62:	3730      	adds	r7, #48	; 0x30
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	04020002 	.word	0x04020002
 8001d6c:	40010800 	.word	0x40010800
 8001d70:	04040004 	.word	0x04040004
 8001d74:	000186a0 	.word	0x000186a0
 8001d78:	40013800 	.word	0x40013800

08001d7c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b08c      	sub	sp, #48	; 0x30
 8001d80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8001d82:	f107 0314 	add.w	r3, r7, #20
 8001d86:	2200      	movs	r2, #0
 8001d88:	601a      	str	r2, [r3, #0]
 8001d8a:	605a      	str	r2, [r3, #4]
 8001d8c:	609a      	str	r2, [r3, #8]
 8001d8e:	60da      	str	r2, [r3, #12]
 8001d90:	611a      	str	r2, [r3, #16]
 8001d92:	615a      	str	r2, [r3, #20]
 8001d94:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d96:	463b      	mov	r3, r7
 8001d98:	2200      	movs	r2, #0
 8001d9a:	601a      	str	r2, [r3, #0]
 8001d9c:	605a      	str	r2, [r3, #4]
 8001d9e:	609a      	str	r2, [r3, #8]
 8001da0:	60da      	str	r2, [r3, #12]
 8001da2:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8001da4:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001da8:	f7ff ff26 	bl	8001bf8 <LL_APB1_GRP1_EnableClock>

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 8001dac:	2004      	movs	r0, #4
 8001dae:	f7ff ff3b 	bl	8001c28 <LL_APB2_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LOG_OUT_Pin;
 8001db2:	f240 4304 	movw	r3, #1028	; 0x404
 8001db6:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001db8:	2309      	movs	r3, #9
 8001dba:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8001dbc:	2303      	movs	r3, #3
 8001dbe:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	60fb      	str	r3, [r7, #12]
  LL_GPIO_Init(LOG_OUT_GPIO_Port, &GPIO_InitStruct);
 8001dc4:	463b      	mov	r3, r7
 8001dc6:	4619      	mov	r1, r3
 8001dc8:	4820      	ldr	r0, [pc, #128]	; (8001e4c <MX_USART2_UART_Init+0xd0>)
 8001dca:	f000 f9ef 	bl	80021ac <LL_GPIO_Init>

  GPIO_InitStruct.Pin = U2RX_Pin;
 8001dce:	f640 0308 	movw	r3, #2056	; 0x808
 8001dd2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001dd4:	2308      	movs	r3, #8
 8001dd6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001dd8:	2301      	movs	r3, #1
 8001dda:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(U2RX_GPIO_Port, &GPIO_InitStruct);
 8001ddc:	463b      	mov	r3, r7
 8001dde:	4619      	mov	r1, r3
 8001de0:	481a      	ldr	r0, [pc, #104]	; (8001e4c <MX_USART2_UART_Init+0xd0>)
 8001de2:	f000 f9e3 	bl	80021ac <LL_GPIO_Init>

  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001de6:	f7ff fe81 	bl	8001aec <__NVIC_GetPriorityGrouping>
 8001dea:	4603      	mov	r3, r0
 8001dec:	2200      	movs	r2, #0
 8001dee:	2100      	movs	r1, #0
 8001df0:	4618      	mov	r0, r3
 8001df2:	f7ff fecf 	bl	8001b94 <NVIC_EncodePriority>
 8001df6:	4603      	mov	r3, r0
 8001df8:	4619      	mov	r1, r3
 8001dfa:	2026      	movs	r0, #38	; 0x26
 8001dfc:	f7ff fea0 	bl	8001b40 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 8001e00:	2026      	movs	r0, #38	; 0x26
 8001e02:	f7ff fe81 	bl	8001b08 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8001e06:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001e0a:	617b      	str	r3, [r7, #20]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_9B;
 8001e0c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e10:	61bb      	str	r3, [r7, #24]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_2;
 8001e12:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001e16:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.Parity = LL_USART_PARITY_EVEN;
 8001e18:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e1c:	623b      	str	r3, [r7, #32]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8001e1e:	230c      	movs	r3, #12
 8001e20:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8001e22:	2300      	movs	r3, #0
 8001e24:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8001e26:	2300      	movs	r3, #0
 8001e28:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_USART_Init(USART2, &USART_InitStruct);
 8001e2a:	f107 0314 	add.w	r3, r7, #20
 8001e2e:	4619      	mov	r1, r3
 8001e30:	4807      	ldr	r0, [pc, #28]	; (8001e50 <MX_USART2_UART_Init+0xd4>)
 8001e32:	f000 fe5f 	bl	8002af4 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 8001e36:	4806      	ldr	r0, [pc, #24]	; (8001e50 <MX_USART2_UART_Init+0xd4>)
 8001e38:	f7ff ff1d 	bl	8001c76 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 8001e3c:	4804      	ldr	r0, [pc, #16]	; (8001e50 <MX_USART2_UART_Init+0xd4>)
 8001e3e:	f7ff ff0b 	bl	8001c58 <LL_USART_Enable>
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001e42:	bf00      	nop
 8001e44:	3730      	adds	r7, #48	; 0x30
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	40010800 	.word	0x40010800
 8001e50:	40004400 	.word	0x40004400

08001e54 <USART2_RX_Callback>:
{
	// Override this
}

__weak void USART2_RX_Callback(void)
{
 8001e54:	b480      	push	{r7}
 8001e56:	af00      	add	r7, sp, #0
	// Override this
}
 8001e58:	bf00      	nop
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bc80      	pop	{r7}
 8001e5e:	4770      	bx	lr

08001e60 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001e60:	b480      	push	{r7}
 8001e62:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e64:	bf00      	nop
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bc80      	pop	{r7}
 8001e6a:	4770      	bx	lr

08001e6c <FLASH_Unlock>:
  *           to FLASH_UnlockBank1 function.. 
  * @param  None
  * @retval None
  */
void FLASH_Unlock(void)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	af00      	add	r7, sp, #0
  /* Authorize the FPEC of Bank1 Access */
  FLASH->KEYR = FLASH_KEY1;
 8001e70:	4b04      	ldr	r3, [pc, #16]	; (8001e84 <FLASH_Unlock+0x18>)
 8001e72:	4a05      	ldr	r2, [pc, #20]	; (8001e88 <FLASH_Unlock+0x1c>)
 8001e74:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 8001e76:	4b03      	ldr	r3, [pc, #12]	; (8001e84 <FLASH_Unlock+0x18>)
 8001e78:	4a04      	ldr	r2, [pc, #16]	; (8001e8c <FLASH_Unlock+0x20>)
 8001e7a:	605a      	str	r2, [r3, #4]
#ifdef STM32F10X_XL
  /* Authorize the FPEC of Bank2 Access */
  FLASH->KEYR2 = FLASH_KEY1;
  FLASH->KEYR2 = FLASH_KEY2;
#endif /* STM32F10X_XL */
}
 8001e7c:	bf00      	nop
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bc80      	pop	{r7}
 8001e82:	4770      	bx	lr
 8001e84:	40022000 	.word	0x40022000
 8001e88:	45670123 	.word	0x45670123
 8001e8c:	cdef89ab 	.word	0xcdef89ab

08001e90 <FLASH_ErasePage>:
  * @param  Page_Address: The page address to be erased.
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_ErasePage(uint32_t Page_Address)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b084      	sub	sp, #16
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
  FLASH_Status status = FLASH_COMPLETE;
 8001e98:	2304      	movs	r3, #4
 8001e9a:	73fb      	strb	r3, [r7, #15]
      FLASH->CR2 &= CR_PER_Reset;
    }
  }
#else
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8001e9c:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 8001ea0:	f000 f8aa 	bl	8001ff8 <FLASH_WaitForLastOperation>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	73fb      	strb	r3, [r7, #15]
  
  if(status == FLASH_COMPLETE)
 8001ea8:	7bfb      	ldrb	r3, [r7, #15]
 8001eaa:	2b04      	cmp	r3, #4
 8001eac:	d11b      	bne.n	8001ee6 <FLASH_ErasePage+0x56>
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8001eae:	4b10      	ldr	r3, [pc, #64]	; (8001ef0 <FLASH_ErasePage+0x60>)
 8001eb0:	691b      	ldr	r3, [r3, #16]
 8001eb2:	4a0f      	ldr	r2, [pc, #60]	; (8001ef0 <FLASH_ErasePage+0x60>)
 8001eb4:	f043 0302 	orr.w	r3, r3, #2
 8001eb8:	6113      	str	r3, [r2, #16]
    FLASH->AR = Page_Address; 
 8001eba:	4a0d      	ldr	r2, [pc, #52]	; (8001ef0 <FLASH_ErasePage+0x60>)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6153      	str	r3, [r2, #20]
    FLASH->CR|= CR_STRT_Set;
 8001ec0:	4b0b      	ldr	r3, [pc, #44]	; (8001ef0 <FLASH_ErasePage+0x60>)
 8001ec2:	691b      	ldr	r3, [r3, #16]
 8001ec4:	4a0a      	ldr	r2, [pc, #40]	; (8001ef0 <FLASH_ErasePage+0x60>)
 8001ec6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001eca:	6113      	str	r3, [r2, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8001ecc:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 8001ed0:	f000 f892 	bl	8001ff8 <FLASH_WaitForLastOperation>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	73fb      	strb	r3, [r7, #15]
    
    /* Disable the PER Bit */
    FLASH->CR &= CR_PER_Reset;
 8001ed8:	4b05      	ldr	r3, [pc, #20]	; (8001ef0 <FLASH_ErasePage+0x60>)
 8001eda:	691a      	ldr	r2, [r3, #16]
 8001edc:	4904      	ldr	r1, [pc, #16]	; (8001ef0 <FLASH_ErasePage+0x60>)
 8001ede:	f641 73fd 	movw	r3, #8189	; 0x1ffd
 8001ee2:	4013      	ands	r3, r2
 8001ee4:	610b      	str	r3, [r1, #16]
  }
#endif /* STM32F10X_XL */

  /* Return the Erase Status */
  return status;
 8001ee6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ee8:	4618      	mov	r0, r3
 8001eea:	3710      	adds	r7, #16
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd80      	pop	{r7, pc}
 8001ef0:	40022000 	.word	0x40022000

08001ef4 <FLASH_ProgramHalfWord>:
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b084      	sub	sp, #16
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
 8001efc:	460b      	mov	r3, r1
 8001efe:	807b      	strh	r3, [r7, #2]
  FLASH_Status status = FLASH_COMPLETE;
 8001f00:	2304      	movs	r3, #4
 8001f02:	73fb      	strb	r3, [r7, #15]
      FLASH->CR2 &= CR_PG_Reset;
    }
  }
#else
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001f04:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001f08:	f000 f876 	bl	8001ff8 <FLASH_WaitForLastOperation>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	73fb      	strb	r3, [r7, #15]
  
  if(status == FLASH_COMPLETE)
 8001f10:	7bfb      	ldrb	r3, [r7, #15]
 8001f12:	2b04      	cmp	r3, #4
 8001f14:	d115      	bne.n	8001f42 <FLASH_ProgramHalfWord+0x4e>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 8001f16:	4b0d      	ldr	r3, [pc, #52]	; (8001f4c <FLASH_ProgramHalfWord+0x58>)
 8001f18:	691b      	ldr	r3, [r3, #16]
 8001f1a:	4a0c      	ldr	r2, [pc, #48]	; (8001f4c <FLASH_ProgramHalfWord+0x58>)
 8001f1c:	f043 0301 	orr.w	r3, r3, #1
 8001f20:	6113      	str	r3, [r2, #16]
  
    *(__IO uint16_t*)Address = Data;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	887a      	ldrh	r2, [r7, #2]
 8001f26:	801a      	strh	r2, [r3, #0]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001f28:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001f2c:	f000 f864 	bl	8001ff8 <FLASH_WaitForLastOperation>
 8001f30:	4603      	mov	r3, r0
 8001f32:	73fb      	strb	r3, [r7, #15]
    
    /* Disable the PG Bit */
    FLASH->CR &= CR_PG_Reset;
 8001f34:	4b05      	ldr	r3, [pc, #20]	; (8001f4c <FLASH_ProgramHalfWord+0x58>)
 8001f36:	691a      	ldr	r2, [r3, #16]
 8001f38:	4904      	ldr	r1, [pc, #16]	; (8001f4c <FLASH_ProgramHalfWord+0x58>)
 8001f3a:	f641 73fe 	movw	r3, #8190	; 0x1ffe
 8001f3e:	4013      	ands	r3, r2
 8001f40:	610b      	str	r3, [r1, #16]
  } 
#endif  /* STM32F10X_XL */
  
  /* Return the Program Status */
  return status;
 8001f42:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f44:	4618      	mov	r0, r3
 8001f46:	3710      	adds	r7, #16
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	bd80      	pop	{r7, pc}
 8001f4c:	40022000 	.word	0x40022000

08001f50 <FLASH_GetStatus>:
  * @param  None
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP or FLASH_COMPLETE
  */
FLASH_Status FLASH_GetStatus(void)
{
 8001f50:	b480      	push	{r7}
 8001f52:	b083      	sub	sp, #12
 8001f54:	af00      	add	r7, sp, #0
  FLASH_Status flashstatus = FLASH_COMPLETE;
 8001f56:	2304      	movs	r3, #4
 8001f58:	71fb      	strb	r3, [r7, #7]
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8001f5a:	4b11      	ldr	r3, [pc, #68]	; (8001fa0 <FLASH_GetStatus+0x50>)
 8001f5c:	68db      	ldr	r3, [r3, #12]
 8001f5e:	f003 0301 	and.w	r3, r3, #1
 8001f62:	2b01      	cmp	r3, #1
 8001f64:	d102      	bne.n	8001f6c <FLASH_GetStatus+0x1c>
  {
    flashstatus = FLASH_BUSY;
 8001f66:	2301      	movs	r3, #1
 8001f68:	71fb      	strb	r3, [r7, #7]
 8001f6a:	e013      	b.n	8001f94 <FLASH_GetStatus+0x44>
  }
  else 
  {  
    if((FLASH->SR & FLASH_FLAG_PGERR) != 0)
 8001f6c:	4b0c      	ldr	r3, [pc, #48]	; (8001fa0 <FLASH_GetStatus+0x50>)
 8001f6e:	68db      	ldr	r3, [r3, #12]
 8001f70:	f003 0304 	and.w	r3, r3, #4
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d002      	beq.n	8001f7e <FLASH_GetStatus+0x2e>
    { 
      flashstatus = FLASH_ERROR_PG;
 8001f78:	2302      	movs	r3, #2
 8001f7a:	71fb      	strb	r3, [r7, #7]
 8001f7c:	e00a      	b.n	8001f94 <FLASH_GetStatus+0x44>
    }
    else 
    {
      if((FLASH->SR & FLASH_FLAG_WRPRTERR) != 0 )
 8001f7e:	4b08      	ldr	r3, [pc, #32]	; (8001fa0 <FLASH_GetStatus+0x50>)
 8001f80:	68db      	ldr	r3, [r3, #12]
 8001f82:	f003 0310 	and.w	r3, r3, #16
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d002      	beq.n	8001f90 <FLASH_GetStatus+0x40>
      {
        flashstatus = FLASH_ERROR_WRP;
 8001f8a:	2303      	movs	r3, #3
 8001f8c:	71fb      	strb	r3, [r7, #7]
 8001f8e:	e001      	b.n	8001f94 <FLASH_GetStatus+0x44>
      }
      else
      {
        flashstatus = FLASH_COMPLETE;
 8001f90:	2304      	movs	r3, #4
 8001f92:	71fb      	strb	r3, [r7, #7]
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
 8001f94:	79fb      	ldrb	r3, [r7, #7]
}
 8001f96:	4618      	mov	r0, r3
 8001f98:	370c      	adds	r7, #12
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bc80      	pop	{r7}
 8001f9e:	4770      	bx	lr
 8001fa0:	40022000 	.word	0x40022000

08001fa4 <FLASH_GetBank1Status>:
  * @param  None
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP or FLASH_COMPLETE
  */
FLASH_Status FLASH_GetBank1Status(void)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	b083      	sub	sp, #12
 8001fa8:	af00      	add	r7, sp, #0
  FLASH_Status flashstatus = FLASH_COMPLETE;
 8001faa:	2304      	movs	r3, #4
 8001fac:	71fb      	strb	r3, [r7, #7]
  
  if((FLASH->SR & FLASH_FLAG_BANK1_BSY) == FLASH_FLAG_BSY) 
 8001fae:	4b11      	ldr	r3, [pc, #68]	; (8001ff4 <FLASH_GetBank1Status+0x50>)
 8001fb0:	68db      	ldr	r3, [r3, #12]
 8001fb2:	f003 0301 	and.w	r3, r3, #1
 8001fb6:	2b01      	cmp	r3, #1
 8001fb8:	d102      	bne.n	8001fc0 <FLASH_GetBank1Status+0x1c>
  {
    flashstatus = FLASH_BUSY;
 8001fba:	2301      	movs	r3, #1
 8001fbc:	71fb      	strb	r3, [r7, #7]
 8001fbe:	e013      	b.n	8001fe8 <FLASH_GetBank1Status+0x44>
  }
  else 
  {  
    if((FLASH->SR & FLASH_FLAG_BANK1_PGERR) != 0)
 8001fc0:	4b0c      	ldr	r3, [pc, #48]	; (8001ff4 <FLASH_GetBank1Status+0x50>)
 8001fc2:	68db      	ldr	r3, [r3, #12]
 8001fc4:	f003 0304 	and.w	r3, r3, #4
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d002      	beq.n	8001fd2 <FLASH_GetBank1Status+0x2e>
    { 
      flashstatus = FLASH_ERROR_PG;
 8001fcc:	2302      	movs	r3, #2
 8001fce:	71fb      	strb	r3, [r7, #7]
 8001fd0:	e00a      	b.n	8001fe8 <FLASH_GetBank1Status+0x44>
    }
    else 
    {
      if((FLASH->SR & FLASH_FLAG_BANK1_WRPRTERR) != 0 )
 8001fd2:	4b08      	ldr	r3, [pc, #32]	; (8001ff4 <FLASH_GetBank1Status+0x50>)
 8001fd4:	68db      	ldr	r3, [r3, #12]
 8001fd6:	f003 0310 	and.w	r3, r3, #16
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d002      	beq.n	8001fe4 <FLASH_GetBank1Status+0x40>
      {
        flashstatus = FLASH_ERROR_WRP;
 8001fde:	2303      	movs	r3, #3
 8001fe0:	71fb      	strb	r3, [r7, #7]
 8001fe2:	e001      	b.n	8001fe8 <FLASH_GetBank1Status+0x44>
      }
      else
      {
        flashstatus = FLASH_COMPLETE;
 8001fe4:	2304      	movs	r3, #4
 8001fe6:	71fb      	strb	r3, [r7, #7]
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
 8001fe8:	79fb      	ldrb	r3, [r7, #7]
}
 8001fea:	4618      	mov	r0, r3
 8001fec:	370c      	adds	r7, #12
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bc80      	pop	{r7}
 8001ff2:	4770      	bx	lr
 8001ff4:	40022000 	.word	0x40022000

08001ff8 <FLASH_WaitForLastOperation>:
  * @param  Timeout: FLASH programming Timeout
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b084      	sub	sp, #16
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  FLASH_Status status = FLASH_COMPLETE;
 8002000:	2304      	movs	r3, #4
 8002002:	73fb      	strb	r3, [r7, #15]
   
  /* Check for the Flash Status */
  status = FLASH_GetBank1Status();
 8002004:	f7ff ffce 	bl	8001fa4 <FLASH_GetBank1Status>
 8002008:	4603      	mov	r3, r0
 800200a:	73fb      	strb	r3, [r7, #15]
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 800200c:	e006      	b.n	800201c <FLASH_WaitForLastOperation+0x24>
  {
    status = FLASH_GetBank1Status();
 800200e:	f7ff ffc9 	bl	8001fa4 <FLASH_GetBank1Status>
 8002012:	4603      	mov	r3, r0
 8002014:	73fb      	strb	r3, [r7, #15]
    Timeout--;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	3b01      	subs	r3, #1
 800201a:	607b      	str	r3, [r7, #4]
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 800201c:	7bfb      	ldrb	r3, [r7, #15]
 800201e:	2b01      	cmp	r3, #1
 8002020:	d102      	bne.n	8002028 <FLASH_WaitForLastOperation+0x30>
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d1f2      	bne.n	800200e <FLASH_WaitForLastOperation+0x16>
  }
  if(Timeout == 0x00 )
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d101      	bne.n	8002032 <FLASH_WaitForLastOperation+0x3a>
  {
    status = FLASH_TIMEOUT;
 800202e:	2305      	movs	r3, #5
 8002030:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the operation status */
  return status;
 8002032:	7bfb      	ldrb	r3, [r7, #15]
}
 8002034:	4618      	mov	r0, r3
 8002036:	3710      	adds	r7, #16
 8002038:	46bd      	mov	sp, r7
 800203a:	bd80      	pop	{r7, pc}

0800203c <LL_GPIO_SetPinMode>:
{
 800203c:	b490      	push	{r4, r7}
 800203e:	b088      	sub	sp, #32
 8002040:	af00      	add	r7, sp, #0
 8002042:	60f8      	str	r0, [r7, #12]
 8002044:	60b9      	str	r1, [r7, #8]
 8002046:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	461a      	mov	r2, r3
 800204c:	68bb      	ldr	r3, [r7, #8]
 800204e:	0e1b      	lsrs	r3, r3, #24
 8002050:	4413      	add	r3, r2
 8002052:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 8002054:	6822      	ldr	r2, [r4, #0]
 8002056:	68bb      	ldr	r3, [r7, #8]
 8002058:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800205a:	697b      	ldr	r3, [r7, #20]
 800205c:	fa93 f3a3 	rbit	r3, r3
 8002060:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002062:	693b      	ldr	r3, [r7, #16]
 8002064:	fab3 f383 	clz	r3, r3
 8002068:	b2db      	uxtb	r3, r3
 800206a:	009b      	lsls	r3, r3, #2
 800206c:	210f      	movs	r1, #15
 800206e:	fa01 f303 	lsl.w	r3, r1, r3
 8002072:	43db      	mvns	r3, r3
 8002074:	401a      	ands	r2, r3
 8002076:	68bb      	ldr	r3, [r7, #8]
 8002078:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800207a:	69fb      	ldr	r3, [r7, #28]
 800207c:	fa93 f3a3 	rbit	r3, r3
 8002080:	61bb      	str	r3, [r7, #24]
  return result;
 8002082:	69bb      	ldr	r3, [r7, #24]
 8002084:	fab3 f383 	clz	r3, r3
 8002088:	b2db      	uxtb	r3, r3
 800208a:	009b      	lsls	r3, r3, #2
 800208c:	6879      	ldr	r1, [r7, #4]
 800208e:	fa01 f303 	lsl.w	r3, r1, r3
 8002092:	4313      	orrs	r3, r2
 8002094:	6023      	str	r3, [r4, #0]
}
 8002096:	bf00      	nop
 8002098:	3720      	adds	r7, #32
 800209a:	46bd      	mov	sp, r7
 800209c:	bc90      	pop	{r4, r7}
 800209e:	4770      	bx	lr

080020a0 <LL_GPIO_SetPinSpeed>:
{
 80020a0:	b490      	push	{r4, r7}
 80020a2:	b088      	sub	sp, #32
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	60f8      	str	r0, [r7, #12]
 80020a8:	60b9      	str	r1, [r7, #8]
 80020aa:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	461a      	mov	r2, r3
 80020b0:	68bb      	ldr	r3, [r7, #8]
 80020b2:	0e1b      	lsrs	r3, r3, #24
 80020b4:	4413      	add	r3, r2
 80020b6:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_MODE0 << (POSITION_VAL(Pin) * 4U)),
 80020b8:	6822      	ldr	r2, [r4, #0]
 80020ba:	68bb      	ldr	r3, [r7, #8]
 80020bc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020be:	697b      	ldr	r3, [r7, #20]
 80020c0:	fa93 f3a3 	rbit	r3, r3
 80020c4:	613b      	str	r3, [r7, #16]
  return result;
 80020c6:	693b      	ldr	r3, [r7, #16]
 80020c8:	fab3 f383 	clz	r3, r3
 80020cc:	b2db      	uxtb	r3, r3
 80020ce:	009b      	lsls	r3, r3, #2
 80020d0:	2103      	movs	r1, #3
 80020d2:	fa01 f303 	lsl.w	r3, r1, r3
 80020d6:	43db      	mvns	r3, r3
 80020d8:	401a      	ands	r2, r3
 80020da:	68bb      	ldr	r3, [r7, #8]
 80020dc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020de:	69fb      	ldr	r3, [r7, #28]
 80020e0:	fa93 f3a3 	rbit	r3, r3
 80020e4:	61bb      	str	r3, [r7, #24]
  return result;
 80020e6:	69bb      	ldr	r3, [r7, #24]
 80020e8:	fab3 f383 	clz	r3, r3
 80020ec:	b2db      	uxtb	r3, r3
 80020ee:	009b      	lsls	r3, r3, #2
 80020f0:	6879      	ldr	r1, [r7, #4]
 80020f2:	fa01 f303 	lsl.w	r3, r1, r3
 80020f6:	4313      	orrs	r3, r2
 80020f8:	6023      	str	r3, [r4, #0]
}
 80020fa:	bf00      	nop
 80020fc:	3720      	adds	r7, #32
 80020fe:	46bd      	mov	sp, r7
 8002100:	bc90      	pop	{r4, r7}
 8002102:	4770      	bx	lr

08002104 <LL_GPIO_SetPinOutputType>:
{
 8002104:	b490      	push	{r4, r7}
 8002106:	b088      	sub	sp, #32
 8002108:	af00      	add	r7, sp, #0
 800210a:	60f8      	str	r0, [r7, #12]
 800210c:	60b9      	str	r1, [r7, #8]
 800210e:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	461a      	mov	r2, r3
 8002114:	68bb      	ldr	r3, [r7, #8]
 8002116:	0e1b      	lsrs	r3, r3, #24
 8002118:	4413      	add	r3, r2
 800211a:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_CNF0_0 << (POSITION_VAL(Pin) * 4U)),
 800211c:	6822      	ldr	r2, [r4, #0]
 800211e:	68bb      	ldr	r3, [r7, #8]
 8002120:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002122:	697b      	ldr	r3, [r7, #20]
 8002124:	fa93 f3a3 	rbit	r3, r3
 8002128:	613b      	str	r3, [r7, #16]
  return result;
 800212a:	693b      	ldr	r3, [r7, #16]
 800212c:	fab3 f383 	clz	r3, r3
 8002130:	b2db      	uxtb	r3, r3
 8002132:	009b      	lsls	r3, r3, #2
 8002134:	2104      	movs	r1, #4
 8002136:	fa01 f303 	lsl.w	r3, r1, r3
 800213a:	43db      	mvns	r3, r3
 800213c:	401a      	ands	r2, r3
 800213e:	68bb      	ldr	r3, [r7, #8]
 8002140:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002142:	69fb      	ldr	r3, [r7, #28]
 8002144:	fa93 f3a3 	rbit	r3, r3
 8002148:	61bb      	str	r3, [r7, #24]
  return result;
 800214a:	69bb      	ldr	r3, [r7, #24]
 800214c:	fab3 f383 	clz	r3, r3
 8002150:	b2db      	uxtb	r3, r3
 8002152:	009b      	lsls	r3, r3, #2
 8002154:	6879      	ldr	r1, [r7, #4]
 8002156:	fa01 f303 	lsl.w	r3, r1, r3
 800215a:	4313      	orrs	r3, r2
 800215c:	6023      	str	r3, [r4, #0]
}
 800215e:	bf00      	nop
 8002160:	3720      	adds	r7, #32
 8002162:	46bd      	mov	sp, r7
 8002164:	bc90      	pop	{r4, r7}
 8002166:	4770      	bx	lr

08002168 <LL_GPIO_SetPinPull>:
{
 8002168:	b480      	push	{r7}
 800216a:	b087      	sub	sp, #28
 800216c:	af00      	add	r7, sp, #0
 800216e:	60f8      	str	r0, [r7, #12]
 8002170:	60b9      	str	r1, [r7, #8]
 8002172:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->ODR, (Pin >> GPIO_PIN_MASK_POS), Pull << (POSITION_VAL(Pin >> GPIO_PIN_MASK_POS)));
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	68da      	ldr	r2, [r3, #12]
 8002178:	68bb      	ldr	r3, [r7, #8]
 800217a:	0a1b      	lsrs	r3, r3, #8
 800217c:	43db      	mvns	r3, r3
 800217e:	401a      	ands	r2, r3
 8002180:	68bb      	ldr	r3, [r7, #8]
 8002182:	0a1b      	lsrs	r3, r3, #8
 8002184:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002186:	697b      	ldr	r3, [r7, #20]
 8002188:	fa93 f3a3 	rbit	r3, r3
 800218c:	613b      	str	r3, [r7, #16]
  return result;
 800218e:	693b      	ldr	r3, [r7, #16]
 8002190:	fab3 f383 	clz	r3, r3
 8002194:	b2db      	uxtb	r3, r3
 8002196:	4619      	mov	r1, r3
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	408b      	lsls	r3, r1
 800219c:	431a      	orrs	r2, r3
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	60da      	str	r2, [r3, #12]
}
 80021a2:	bf00      	nop
 80021a4:	371c      	adds	r7, #28
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bc80      	pop	{r7}
 80021aa:	4770      	bx	lr

080021ac <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b088      	sub	sp, #32
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
 80021b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_PIN(GPIO_InitStruct->Pin));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */

  pinmask = ((GPIO_InitStruct->Pin) << GPIO_PIN_MASK_POS) >> GPIO_PIN_NB;
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	021b      	lsls	r3, r3, #8
 80021bc:	0c1b      	lsrs	r3, r3, #16
 80021be:	617b      	str	r3, [r7, #20]
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021c4:	693b      	ldr	r3, [r7, #16]
 80021c6:	fa93 f3a3 	rbit	r3, r3
 80021ca:	60fb      	str	r3, [r7, #12]
  return result;
 80021cc:	68fb      	ldr	r3, [r7, #12]
  pinpos = POSITION_VAL(pinmask);
 80021ce:	fab3 f383 	clz	r3, r3
 80021d2:	b2db      	uxtb	r3, r3
 80021d4:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while ((pinmask  >> pinpos) != 0u)
 80021d6:	e044      	b.n	8002262 <LL_GPIO_Init+0xb6>
  {
    /* skip if bit is not set */
    if ((pinmask & (1u << pinpos)) != 0u)
 80021d8:	2201      	movs	r2, #1
 80021da:	69fb      	ldr	r3, [r7, #28]
 80021dc:	409a      	lsls	r2, r3
 80021de:	697b      	ldr	r3, [r7, #20]
 80021e0:	4013      	ands	r3, r2
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d03a      	beq.n	800225c <LL_GPIO_Init+0xb0>
    {
      /* Get current io position */
      if (pinpos < GPIO_PIN_MASK_POS)
 80021e6:	69fb      	ldr	r3, [r7, #28]
 80021e8:	2b07      	cmp	r3, #7
 80021ea:	d806      	bhi.n	80021fa <LL_GPIO_Init+0x4e>
      {
        currentpin = (0x00000101uL << pinpos);
 80021ec:	f240 1201 	movw	r2, #257	; 0x101
 80021f0:	69fb      	ldr	r3, [r7, #28]
 80021f2:	fa02 f303 	lsl.w	r3, r2, r3
 80021f6:	61bb      	str	r3, [r7, #24]
 80021f8:	e008      	b.n	800220c <LL_GPIO_Init+0x60>
      }
      else
      {
        currentpin = ((0x00010001u << (pinpos - GPIO_PIN_MASK_POS)) | 0x04000000u);
 80021fa:	69fb      	ldr	r3, [r7, #28]
 80021fc:	3b08      	subs	r3, #8
 80021fe:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 8002202:	fa02 f303 	lsl.w	r3, r2, r3
 8002206:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800220a:	61bb      	str	r3, [r7, #24]
      }

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_INPUT)
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	685b      	ldr	r3, [r3, #4]
 8002210:	2b08      	cmp	r3, #8
 8002212:	d106      	bne.n	8002222 <LL_GPIO_Init+0x76>
      {
        /* Check The Pull parameter */
        assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

        /* Pull-up Pull-down resistor configuration*/
        LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	691b      	ldr	r3, [r3, #16]
 8002218:	461a      	mov	r2, r3
 800221a:	69b9      	ldr	r1, [r7, #24]
 800221c:	6878      	ldr	r0, [r7, #4]
 800221e:	f7ff ffa3 	bl	8002168 <LL_GPIO_SetPinPull>
      
      /* Check Pin Mode parameters */
      assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	461a      	mov	r2, r3
 8002228:	69b9      	ldr	r1, [r7, #24]
 800222a:	6878      	ldr	r0, [r7, #4]
 800222c:	f7ff ff06 	bl	800203c <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	2b01      	cmp	r3, #1
 8002236:	d003      	beq.n	8002240 <LL_GPIO_Init+0x94>
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	2b09      	cmp	r3, #9
 800223e:	d10d      	bne.n	800225c <LL_GPIO_Init+0xb0>
        /* Check speed and Output mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	689b      	ldr	r3, [r3, #8]
 8002244:	461a      	mov	r2, r3
 8002246:	69b9      	ldr	r1, [r7, #24]
 8002248:	6878      	ldr	r0, [r7, #4]
 800224a:	f7ff ff29 	bl	80020a0 <LL_GPIO_SetPinSpeed>

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	68db      	ldr	r3, [r3, #12]
 8002252:	461a      	mov	r2, r3
 8002254:	69b9      	ldr	r1, [r7, #24]
 8002256:	6878      	ldr	r0, [r7, #4]
 8002258:	f7ff ff54 	bl	8002104 <LL_GPIO_SetPinOutputType>
      }
    }
    pinpos++;
 800225c:	69fb      	ldr	r3, [r7, #28]
 800225e:	3301      	adds	r3, #1
 8002260:	61fb      	str	r3, [r7, #28]
  while ((pinmask  >> pinpos) != 0u)
 8002262:	697a      	ldr	r2, [r7, #20]
 8002264:	69fb      	ldr	r3, [r7, #28]
 8002266:	fa22 f303 	lsr.w	r3, r2, r3
 800226a:	2b00      	cmp	r3, #0
 800226c:	d1b4      	bne.n	80021d8 <LL_GPIO_Init+0x2c>
  }
  return (SUCCESS);
 800226e:	2300      	movs	r3, #0
}
 8002270:	4618      	mov	r0, r3
 8002272:	3720      	adds	r7, #32
 8002274:	46bd      	mov	sp, r7
 8002276:	bd80      	pop	{r7, pc}

08002278 <LL_RCC_GetSysClkSource>:
{
 8002278:	b480      	push	{r7}
 800227a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800227c:	4b03      	ldr	r3, [pc, #12]	; (800228c <LL_RCC_GetSysClkSource+0x14>)
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	f003 030c 	and.w	r3, r3, #12
}
 8002284:	4618      	mov	r0, r3
 8002286:	46bd      	mov	sp, r7
 8002288:	bc80      	pop	{r7}
 800228a:	4770      	bx	lr
 800228c:	40021000 	.word	0x40021000

08002290 <LL_RCC_GetAHBPrescaler>:
{
 8002290:	b480      	push	{r7}
 8002292:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002294:	4b03      	ldr	r3, [pc, #12]	; (80022a4 <LL_RCC_GetAHBPrescaler+0x14>)
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800229c:	4618      	mov	r0, r3
 800229e:	46bd      	mov	sp, r7
 80022a0:	bc80      	pop	{r7}
 80022a2:	4770      	bx	lr
 80022a4:	40021000 	.word	0x40021000

080022a8 <LL_RCC_GetAPB1Prescaler>:
{
 80022a8:	b480      	push	{r7}
 80022aa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80022ac:	4b03      	ldr	r3, [pc, #12]	; (80022bc <LL_RCC_GetAPB1Prescaler+0x14>)
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 80022b4:	4618      	mov	r0, r3
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bc80      	pop	{r7}
 80022ba:	4770      	bx	lr
 80022bc:	40021000 	.word	0x40021000

080022c0 <LL_RCC_GetAPB2Prescaler>:
{
 80022c0:	b480      	push	{r7}
 80022c2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80022c4:	4b03      	ldr	r3, [pc, #12]	; (80022d4 <LL_RCC_GetAPB2Prescaler+0x14>)
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 80022cc:	4618      	mov	r0, r3
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bc80      	pop	{r7}
 80022d2:	4770      	bx	lr
 80022d4:	40021000 	.word	0x40021000

080022d8 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_PLL2 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80022d8:	b480      	push	{r7}
 80022da:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t pllsrc = READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC);
  uint32_t predivsrc = (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC) << 4U);
  return (uint32_t)(pllsrc | predivsrc);
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 80022dc:	4b03      	ldr	r3, [pc, #12]	; (80022ec <LL_RCC_PLL_GetMainSource+0x14>)
 80022de:	685b      	ldr	r3, [r3, #4]
 80022e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
#endif /*RCC_CFGR2_PREDIV1SRC*/
}
 80022e4:	4618      	mov	r0, r3
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bc80      	pop	{r7}
 80022ea:	4770      	bx	lr
 80022ec:	40021000 	.word	0x40021000

080022f0 <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_16 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 80022f0:	b480      	push	{r7}
 80022f2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMULL));
 80022f4:	4b03      	ldr	r3, [pc, #12]	; (8002304 <LL_RCC_PLL_GetMultiplicator+0x14>)
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
}
 80022fc:	4618      	mov	r0, r3
 80022fe:	46bd      	mov	sp, r7
 8002300:	bc80      	pop	{r7}
 8002302:	4770      	bx	lr
 8002304:	40021000 	.word	0x40021000

08002308 <LL_RCC_PLL_GetPrediv>:
  *         @arg @ref LL_RCC_PREDIV_DIV_16 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
 8002308:	b480      	push	{r7}
 800230a:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1)
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1));
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos);
 800230c:	4b04      	ldr	r3, [pc, #16]	; (8002320 <LL_RCC_PLL_GetPrediv+0x18>)
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	0c5b      	lsrs	r3, r3, #17
 8002312:	f003 0301 	and.w	r3, r3, #1
#endif /*RCC_CFGR2_PREDIV1*/
}
 8002316:	4618      	mov	r0, r3
 8002318:	46bd      	mov	sp, r7
 800231a:	bc80      	pop	{r7}
 800231c:	4770      	bx	lr
 800231e:	bf00      	nop
 8002320:	40021000 	.word	0x40021000

08002324 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b082      	sub	sp, #8
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 800232c:	f000 f820 	bl	8002370 <RCC_GetSystemClockFreq>
 8002330:	4602      	mov	r2, r0
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4618      	mov	r0, r3
 800233c:	f000 f83e 	bl	80023bc <RCC_GetHCLKClockFreq>
 8002340:	4602      	mov	r2, r0
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	685b      	ldr	r3, [r3, #4]
 800234a:	4618      	mov	r0, r3
 800234c:	f000 f84c 	bl	80023e8 <RCC_GetPCLK1ClockFreq>
 8002350:	4602      	mov	r2, r0
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	4618      	mov	r0, r3
 800235c:	f000 f858 	bl	8002410 <RCC_GetPCLK2ClockFreq>
 8002360:	4602      	mov	r2, r0
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	60da      	str	r2, [r3, #12]
}
 8002366:	bf00      	nop
 8002368:	3708      	adds	r7, #8
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}
	...

08002370 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b082      	sub	sp, #8
 8002374:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8002376:	2300      	movs	r3, #0
 8002378:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800237a:	f7ff ff7d 	bl	8002278 <LL_RCC_GetSysClkSource>
 800237e:	4603      	mov	r3, r0
 8002380:	2b08      	cmp	r3, #8
 8002382:	d00c      	beq.n	800239e <RCC_GetSystemClockFreq+0x2e>
 8002384:	2b08      	cmp	r3, #8
 8002386:	d80e      	bhi.n	80023a6 <RCC_GetSystemClockFreq+0x36>
 8002388:	2b00      	cmp	r3, #0
 800238a:	d002      	beq.n	8002392 <RCC_GetSystemClockFreq+0x22>
 800238c:	2b04      	cmp	r3, #4
 800238e:	d003      	beq.n	8002398 <RCC_GetSystemClockFreq+0x28>
 8002390:	e009      	b.n	80023a6 <RCC_GetSystemClockFreq+0x36>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8002392:	4b09      	ldr	r3, [pc, #36]	; (80023b8 <RCC_GetSystemClockFreq+0x48>)
 8002394:	607b      	str	r3, [r7, #4]
      break;
 8002396:	e009      	b.n	80023ac <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8002398:	4b07      	ldr	r3, [pc, #28]	; (80023b8 <RCC_GetSystemClockFreq+0x48>)
 800239a:	607b      	str	r3, [r7, #4]
      break;
 800239c:	e006      	b.n	80023ac <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 800239e:	f000 f84b 	bl	8002438 <RCC_PLL_GetFreqDomain_SYS>
 80023a2:	6078      	str	r0, [r7, #4]
      break;
 80023a4:	e002      	b.n	80023ac <RCC_GetSystemClockFreq+0x3c>

    default:
      frequency = HSI_VALUE;
 80023a6:	4b04      	ldr	r3, [pc, #16]	; (80023b8 <RCC_GetSystemClockFreq+0x48>)
 80023a8:	607b      	str	r3, [r7, #4]
      break;
 80023aa:	bf00      	nop
  }

  return frequency;
 80023ac:	687b      	ldr	r3, [r7, #4]
}
 80023ae:	4618      	mov	r0, r3
 80023b0:	3708      	adds	r7, #8
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	bf00      	nop
 80023b8:	007a1200 	.word	0x007a1200

080023bc <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b082      	sub	sp, #8
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80023c4:	f7ff ff64 	bl	8002290 <LL_RCC_GetAHBPrescaler>
 80023c8:	4603      	mov	r3, r0
 80023ca:	091b      	lsrs	r3, r3, #4
 80023cc:	f003 030f 	and.w	r3, r3, #15
 80023d0:	4a04      	ldr	r2, [pc, #16]	; (80023e4 <RCC_GetHCLKClockFreq+0x28>)
 80023d2:	5cd3      	ldrb	r3, [r2, r3]
 80023d4:	461a      	mov	r2, r3
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	40d3      	lsrs	r3, r2
}
 80023da:	4618      	mov	r0, r3
 80023dc:	3708      	adds	r7, #8
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}
 80023e2:	bf00      	nop
 80023e4:	080036c8 	.word	0x080036c8

080023e8 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b082      	sub	sp, #8
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80023f0:	f7ff ff5a 	bl	80022a8 <LL_RCC_GetAPB1Prescaler>
 80023f4:	4603      	mov	r3, r0
 80023f6:	0a1b      	lsrs	r3, r3, #8
 80023f8:	4a04      	ldr	r2, [pc, #16]	; (800240c <RCC_GetPCLK1ClockFreq+0x24>)
 80023fa:	5cd3      	ldrb	r3, [r2, r3]
 80023fc:	461a      	mov	r2, r3
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	40d3      	lsrs	r3, r2
}
 8002402:	4618      	mov	r0, r3
 8002404:	3708      	adds	r7, #8
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}
 800240a:	bf00      	nop
 800240c:	080036d8 	.word	0x080036d8

08002410 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b082      	sub	sp, #8
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8002418:	f7ff ff52 	bl	80022c0 <LL_RCC_GetAPB2Prescaler>
 800241c:	4603      	mov	r3, r0
 800241e:	0adb      	lsrs	r3, r3, #11
 8002420:	4a04      	ldr	r2, [pc, #16]	; (8002434 <RCC_GetPCLK2ClockFreq+0x24>)
 8002422:	5cd3      	ldrb	r3, [r2, r3]
 8002424:	461a      	mov	r2, r3
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	40d3      	lsrs	r3, r2
}
 800242a:	4618      	mov	r0, r3
 800242c:	3708      	adds	r7, #8
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	080036d8 	.word	0x080036d8

08002438 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b082      	sub	sp, #8
 800243c:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 800243e:	2300      	movs	r3, #0
 8002440:	607b      	str	r3, [r7, #4]
 8002442:	2300      	movs	r3, #0
 8002444:	603b      	str	r3, [r7, #0]

  /* PLL_VCO = (HSE_VALUE, HSI_VALUE or PLL2 / PLL Predivider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 8002446:	f7ff ff47 	bl	80022d8 <LL_RCC_PLL_GetMainSource>
 800244a:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d004      	beq.n	800245c <RCC_PLL_GetFreqDomain_SYS+0x24>
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002458:	d003      	beq.n	8002462 <RCC_PLL_GetFreqDomain_SYS+0x2a>
 800245a:	e00b      	b.n	8002474 <RCC_PLL_GetFreqDomain_SYS+0x3c>
  {
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
 800245c:	4b0d      	ldr	r3, [pc, #52]	; (8002494 <RCC_PLL_GetFreqDomain_SYS+0x5c>)
 800245e:	607b      	str	r3, [r7, #4]
      break;
 8002460:	e00b      	b.n	800247a <RCC_PLL_GetFreqDomain_SYS+0x42>

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE / (LL_RCC_PLL_GetPrediv() + 1U);
 8002462:	f7ff ff51 	bl	8002308 <LL_RCC_PLL_GetPrediv>
 8002466:	4603      	mov	r3, r0
 8002468:	3301      	adds	r3, #1
 800246a:	4a0b      	ldr	r2, [pc, #44]	; (8002498 <RCC_PLL_GetFreqDomain_SYS+0x60>)
 800246c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002470:	607b      	str	r3, [r7, #4]
      break;
 8002472:	e002      	b.n	800247a <RCC_PLL_GetFreqDomain_SYS+0x42>
      pllinputfreq = RCC_PLL2_GetFreqClockFreq() / (LL_RCC_PLL_GetPrediv() + 1U);
      break;
#endif /* RCC_PLL2_SUPPORT */

    default:
      pllinputfreq = HSI_VALUE / 2U;
 8002474:	4b07      	ldr	r3, [pc, #28]	; (8002494 <RCC_PLL_GetFreqDomain_SYS+0x5c>)
 8002476:	607b      	str	r3, [r7, #4]
      break;
 8002478:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator());
 800247a:	f7ff ff39 	bl	80022f0 <LL_RCC_PLL_GetMultiplicator>
 800247e:	4603      	mov	r3, r0
 8002480:	0c9b      	lsrs	r3, r3, #18
 8002482:	3302      	adds	r3, #2
 8002484:	687a      	ldr	r2, [r7, #4]
 8002486:	fb02 f303 	mul.w	r3, r2, r3
}
 800248a:	4618      	mov	r0, r3
 800248c:	3708      	adds	r7, #8
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}
 8002492:	bf00      	nop
 8002494:	003d0900 	.word	0x003d0900
 8002498:	007a1200 	.word	0x007a1200

0800249c <LL_TIM_SetPrescaler>:
{
 800249c:	b480      	push	{r7}
 800249e:	b083      	sub	sp, #12
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
 80024a4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	683a      	ldr	r2, [r7, #0]
 80024aa:	629a      	str	r2, [r3, #40]	; 0x28
}
 80024ac:	bf00      	nop
 80024ae:	370c      	adds	r7, #12
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bc80      	pop	{r7}
 80024b4:	4770      	bx	lr

080024b6 <LL_TIM_SetAutoReload>:
{
 80024b6:	b480      	push	{r7}
 80024b8:	b083      	sub	sp, #12
 80024ba:	af00      	add	r7, sp, #0
 80024bc:	6078      	str	r0, [r7, #4]
 80024be:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	683a      	ldr	r2, [r7, #0]
 80024c4:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80024c6:	bf00      	nop
 80024c8:	370c      	adds	r7, #12
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bc80      	pop	{r7}
 80024ce:	4770      	bx	lr

080024d0 <LL_TIM_SetRepetitionCounter>:
{
 80024d0:	b480      	push	{r7}
 80024d2:	b083      	sub	sp, #12
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
 80024d8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	683a      	ldr	r2, [r7, #0]
 80024de:	631a      	str	r2, [r3, #48]	; 0x30
}
 80024e0:	bf00      	nop
 80024e2:	370c      	adds	r7, #12
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bc80      	pop	{r7}
 80024e8:	4770      	bx	lr

080024ea <LL_TIM_OC_SetCompareCH1>:
{
 80024ea:	b480      	push	{r7}
 80024ec:	b083      	sub	sp, #12
 80024ee:	af00      	add	r7, sp, #0
 80024f0:	6078      	str	r0, [r7, #4]
 80024f2:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	683a      	ldr	r2, [r7, #0]
 80024f8:	635a      	str	r2, [r3, #52]	; 0x34
}
 80024fa:	bf00      	nop
 80024fc:	370c      	adds	r7, #12
 80024fe:	46bd      	mov	sp, r7
 8002500:	bc80      	pop	{r7}
 8002502:	4770      	bx	lr

08002504 <LL_TIM_OC_SetCompareCH2>:
{
 8002504:	b480      	push	{r7}
 8002506:	b083      	sub	sp, #12
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
 800250c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	683a      	ldr	r2, [r7, #0]
 8002512:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002514:	bf00      	nop
 8002516:	370c      	adds	r7, #12
 8002518:	46bd      	mov	sp, r7
 800251a:	bc80      	pop	{r7}
 800251c:	4770      	bx	lr

0800251e <LL_TIM_OC_SetCompareCH3>:
{
 800251e:	b480      	push	{r7}
 8002520:	b083      	sub	sp, #12
 8002522:	af00      	add	r7, sp, #0
 8002524:	6078      	str	r0, [r7, #4]
 8002526:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	683a      	ldr	r2, [r7, #0]
 800252c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800252e:	bf00      	nop
 8002530:	370c      	adds	r7, #12
 8002532:	46bd      	mov	sp, r7
 8002534:	bc80      	pop	{r7}
 8002536:	4770      	bx	lr

08002538 <LL_TIM_OC_SetCompareCH4>:
{
 8002538:	b480      	push	{r7}
 800253a:	b083      	sub	sp, #12
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
 8002540:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	683a      	ldr	r2, [r7, #0]
 8002546:	641a      	str	r2, [r3, #64]	; 0x40
}
 8002548:	bf00      	nop
 800254a:	370c      	adds	r7, #12
 800254c:	46bd      	mov	sp, r7
 800254e:	bc80      	pop	{r7}
 8002550:	4770      	bx	lr

08002552 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8002552:	b480      	push	{r7}
 8002554:	b083      	sub	sp, #12
 8002556:	af00      	add	r7, sp, #0
 8002558:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	695b      	ldr	r3, [r3, #20]
 800255e:	f043 0201 	orr.w	r2, r3, #1
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	615a      	str	r2, [r3, #20]
}
 8002566:	bf00      	nop
 8002568:	370c      	adds	r7, #12
 800256a:	46bd      	mov	sp, r7
 800256c:	bc80      	pop	{r7}
 800256e:	4770      	bx	lr

08002570 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b084      	sub	sp, #16
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
 8002578:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	4a27      	ldr	r2, [pc, #156]	; (8002620 <LL_TIM_Init+0xb0>)
 8002584:	4293      	cmp	r3, r2
 8002586:	d00b      	beq.n	80025a0 <LL_TIM_Init+0x30>
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800258e:	d007      	beq.n	80025a0 <LL_TIM_Init+0x30>
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	4a24      	ldr	r2, [pc, #144]	; (8002624 <LL_TIM_Init+0xb4>)
 8002594:	4293      	cmp	r3, r2
 8002596:	d003      	beq.n	80025a0 <LL_TIM_Init+0x30>
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	4a23      	ldr	r2, [pc, #140]	; (8002628 <LL_TIM_Init+0xb8>)
 800259c:	4293      	cmp	r3, r2
 800259e:	d106      	bne.n	80025ae <LL_TIM_Init+0x3e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	4313      	orrs	r3, r2
 80025ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	4a1b      	ldr	r2, [pc, #108]	; (8002620 <LL_TIM_Init+0xb0>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d00b      	beq.n	80025ce <LL_TIM_Init+0x5e>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025bc:	d007      	beq.n	80025ce <LL_TIM_Init+0x5e>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	4a18      	ldr	r2, [pc, #96]	; (8002624 <LL_TIM_Init+0xb4>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d003      	beq.n	80025ce <LL_TIM_Init+0x5e>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	4a17      	ldr	r2, [pc, #92]	; (8002628 <LL_TIM_Init+0xb8>)
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d106      	bne.n	80025dc <LL_TIM_Init+0x6c>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	68db      	ldr	r3, [r3, #12]
 80025d8:	4313      	orrs	r3, r2
 80025da:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	68fa      	ldr	r2, [r7, #12]
 80025e0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	689b      	ldr	r3, [r3, #8]
 80025e6:	4619      	mov	r1, r3
 80025e8:	6878      	ldr	r0, [r7, #4]
 80025ea:	f7ff ff64 	bl	80024b6 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	881b      	ldrh	r3, [r3, #0]
 80025f2:	4619      	mov	r1, r3
 80025f4:	6878      	ldr	r0, [r7, #4]
 80025f6:	f7ff ff51 	bl	800249c <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	4a08      	ldr	r2, [pc, #32]	; (8002620 <LL_TIM_Init+0xb0>)
 80025fe:	4293      	cmp	r3, r2
 8002600:	d105      	bne.n	800260e <LL_TIM_Init+0x9e>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	691b      	ldr	r3, [r3, #16]
 8002606:	4619      	mov	r1, r3
 8002608:	6878      	ldr	r0, [r7, #4]
 800260a:	f7ff ff61 	bl	80024d0 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 800260e:	6878      	ldr	r0, [r7, #4]
 8002610:	f7ff ff9f 	bl	8002552 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8002614:	2300      	movs	r3, #0
}
 8002616:	4618      	mov	r0, r3
 8002618:	3710      	adds	r7, #16
 800261a:	46bd      	mov	sp, r7
 800261c:	bd80      	pop	{r7, pc}
 800261e:	bf00      	nop
 8002620:	40012c00 	.word	0x40012c00
 8002624:	40000400 	.word	0x40000400
 8002628:	40000800 	.word	0x40000800

0800262c <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b086      	sub	sp, #24
 8002630:	af00      	add	r7, sp, #0
 8002632:	60f8      	str	r0, [r7, #12]
 8002634:	60b9      	str	r1, [r7, #8]
 8002636:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8002638:	2301      	movs	r3, #1
 800263a:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 800263c:	68bb      	ldr	r3, [r7, #8]
 800263e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002642:	d027      	beq.n	8002694 <LL_TIM_OC_Init+0x68>
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800264a:	d82a      	bhi.n	80026a2 <LL_TIM_OC_Init+0x76>
 800264c:	68bb      	ldr	r3, [r7, #8]
 800264e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002652:	d018      	beq.n	8002686 <LL_TIM_OC_Init+0x5a>
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800265a:	d822      	bhi.n	80026a2 <LL_TIM_OC_Init+0x76>
 800265c:	68bb      	ldr	r3, [r7, #8]
 800265e:	2b01      	cmp	r3, #1
 8002660:	d003      	beq.n	800266a <LL_TIM_OC_Init+0x3e>
 8002662:	68bb      	ldr	r3, [r7, #8]
 8002664:	2b10      	cmp	r3, #16
 8002666:	d007      	beq.n	8002678 <LL_TIM_OC_Init+0x4c>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8002668:	e01b      	b.n	80026a2 <LL_TIM_OC_Init+0x76>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 800266a:	6879      	ldr	r1, [r7, #4]
 800266c:	68f8      	ldr	r0, [r7, #12]
 800266e:	f000 f81f 	bl	80026b0 <OC1Config>
 8002672:	4603      	mov	r3, r0
 8002674:	75fb      	strb	r3, [r7, #23]
      break;
 8002676:	e015      	b.n	80026a4 <LL_TIM_OC_Init+0x78>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8002678:	6879      	ldr	r1, [r7, #4]
 800267a:	68f8      	ldr	r0, [r7, #12]
 800267c:	f000 f87e 	bl	800277c <OC2Config>
 8002680:	4603      	mov	r3, r0
 8002682:	75fb      	strb	r3, [r7, #23]
      break;
 8002684:	e00e      	b.n	80026a4 <LL_TIM_OC_Init+0x78>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8002686:	6879      	ldr	r1, [r7, #4]
 8002688:	68f8      	ldr	r0, [r7, #12]
 800268a:	f000 f8e1 	bl	8002850 <OC3Config>
 800268e:	4603      	mov	r3, r0
 8002690:	75fb      	strb	r3, [r7, #23]
      break;
 8002692:	e007      	b.n	80026a4 <LL_TIM_OC_Init+0x78>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8002694:	6879      	ldr	r1, [r7, #4]
 8002696:	68f8      	ldr	r0, [r7, #12]
 8002698:	f000 f944 	bl	8002924 <OC4Config>
 800269c:	4603      	mov	r3, r0
 800269e:	75fb      	strb	r3, [r7, #23]
      break;
 80026a0:	e000      	b.n	80026a4 <LL_TIM_OC_Init+0x78>
      break;
 80026a2:	bf00      	nop
  }

  return result;
 80026a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	3718      	adds	r7, #24
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}
	...

080026b0 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b086      	sub	sp, #24
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
 80026b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6a1b      	ldr	r3, [r3, #32]
 80026be:	f023 0201 	bic.w	r2, r3, #1
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6a1b      	ldr	r3, [r3, #32]
 80026ca:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	699b      	ldr	r3, [r3, #24]
 80026d6:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	f023 0303 	bic.w	r3, r3, #3
 80026de:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4313      	orrs	r3, r2
 80026ec:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 80026ee:	697b      	ldr	r3, [r7, #20]
 80026f0:	f023 0202 	bic.w	r2, r3, #2
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	691b      	ldr	r3, [r3, #16]
 80026f8:	4313      	orrs	r3, r2
 80026fa:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 80026fc:	697b      	ldr	r3, [r7, #20]
 80026fe:	f023 0201 	bic.w	r2, r3, #1
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	685b      	ldr	r3, [r3, #4]
 8002706:	4313      	orrs	r3, r2
 8002708:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	4a1a      	ldr	r2, [pc, #104]	; (8002778 <OC1Config+0xc8>)
 800270e:	4293      	cmp	r3, r2
 8002710:	d11e      	bne.n	8002750 <OC1Config+0xa0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8002712:	697b      	ldr	r3, [r7, #20]
 8002714:	f023 0208 	bic.w	r2, r3, #8
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	695b      	ldr	r3, [r3, #20]
 800271c:	009b      	lsls	r3, r3, #2
 800271e:	4313      	orrs	r3, r2
 8002720:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8002722:	697b      	ldr	r3, [r7, #20]
 8002724:	f023 0204 	bic.w	r2, r3, #4
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	689b      	ldr	r3, [r3, #8]
 800272c:	009b      	lsls	r3, r3, #2
 800272e:	4313      	orrs	r3, r2
 8002730:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8002732:	693b      	ldr	r3, [r7, #16]
 8002734:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	699b      	ldr	r3, [r3, #24]
 800273c:	4313      	orrs	r3, r2
 800273e:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8002740:	693b      	ldr	r3, [r7, #16]
 8002742:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	69db      	ldr	r3, [r3, #28]
 800274a:	005b      	lsls	r3, r3, #1
 800274c:	4313      	orrs	r3, r2
 800274e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	693a      	ldr	r2, [r7, #16]
 8002754:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	68fa      	ldr	r2, [r7, #12]
 800275a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	68db      	ldr	r3, [r3, #12]
 8002760:	4619      	mov	r1, r3
 8002762:	6878      	ldr	r0, [r7, #4]
 8002764:	f7ff fec1 	bl	80024ea <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	697a      	ldr	r2, [r7, #20]
 800276c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800276e:	2300      	movs	r3, #0
}
 8002770:	4618      	mov	r0, r3
 8002772:	3718      	adds	r7, #24
 8002774:	46bd      	mov	sp, r7
 8002776:	bd80      	pop	{r7, pc}
 8002778:	40012c00 	.word	0x40012c00

0800277c <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b086      	sub	sp, #24
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
 8002784:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6a1b      	ldr	r3, [r3, #32]
 800278a:	f023 0210 	bic.w	r2, r3, #16
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6a1b      	ldr	r3, [r3, #32]
 8002796:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	699b      	ldr	r3, [r3, #24]
 80027a2:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80027aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	021b      	lsls	r3, r3, #8
 80027b8:	4313      	orrs	r3, r2
 80027ba:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 80027bc:	697b      	ldr	r3, [r7, #20]
 80027be:	f023 0220 	bic.w	r2, r3, #32
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	691b      	ldr	r3, [r3, #16]
 80027c6:	011b      	lsls	r3, r3, #4
 80027c8:	4313      	orrs	r3, r2
 80027ca:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 80027cc:	697b      	ldr	r3, [r7, #20]
 80027ce:	f023 0210 	bic.w	r2, r3, #16
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	011b      	lsls	r3, r3, #4
 80027d8:	4313      	orrs	r3, r2
 80027da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	4a1b      	ldr	r2, [pc, #108]	; (800284c <OC2Config+0xd0>)
 80027e0:	4293      	cmp	r3, r2
 80027e2:	d11f      	bne.n	8002824 <OC2Config+0xa8>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 80027e4:	697b      	ldr	r3, [r7, #20]
 80027e6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	695b      	ldr	r3, [r3, #20]
 80027ee:	019b      	lsls	r3, r3, #6
 80027f0:	4313      	orrs	r3, r2
 80027f2:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 80027f4:	697b      	ldr	r3, [r7, #20]
 80027f6:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	689b      	ldr	r3, [r3, #8]
 80027fe:	019b      	lsls	r3, r3, #6
 8002800:	4313      	orrs	r3, r2
 8002802:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8002804:	693b      	ldr	r3, [r7, #16]
 8002806:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	699b      	ldr	r3, [r3, #24]
 800280e:	009b      	lsls	r3, r3, #2
 8002810:	4313      	orrs	r3, r2
 8002812:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8002814:	693b      	ldr	r3, [r7, #16]
 8002816:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	69db      	ldr	r3, [r3, #28]
 800281e:	00db      	lsls	r3, r3, #3
 8002820:	4313      	orrs	r3, r2
 8002822:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	693a      	ldr	r2, [r7, #16]
 8002828:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	68fa      	ldr	r2, [r7, #12]
 800282e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	68db      	ldr	r3, [r3, #12]
 8002834:	4619      	mov	r1, r3
 8002836:	6878      	ldr	r0, [r7, #4]
 8002838:	f7ff fe64 	bl	8002504 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	697a      	ldr	r2, [r7, #20]
 8002840:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8002842:	2300      	movs	r3, #0
}
 8002844:	4618      	mov	r0, r3
 8002846:	3718      	adds	r7, #24
 8002848:	46bd      	mov	sp, r7
 800284a:	bd80      	pop	{r7, pc}
 800284c:	40012c00 	.word	0x40012c00

08002850 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b086      	sub	sp, #24
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
 8002858:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6a1b      	ldr	r3, [r3, #32]
 800285e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6a1b      	ldr	r3, [r3, #32]
 800286a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	69db      	ldr	r3, [r3, #28]
 8002876:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	f023 0303 	bic.w	r3, r3, #3
 800287e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4313      	orrs	r3, r2
 800288c:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 800288e:	697b      	ldr	r3, [r7, #20]
 8002890:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	691b      	ldr	r3, [r3, #16]
 8002898:	021b      	lsls	r3, r3, #8
 800289a:	4313      	orrs	r3, r2
 800289c:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 800289e:	697b      	ldr	r3, [r7, #20]
 80028a0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	021b      	lsls	r3, r3, #8
 80028aa:	4313      	orrs	r3, r2
 80028ac:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	4a1b      	ldr	r2, [pc, #108]	; (8002920 <OC3Config+0xd0>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d11f      	bne.n	80028f6 <OC3Config+0xa6>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 80028b6:	697b      	ldr	r3, [r7, #20]
 80028b8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	695b      	ldr	r3, [r3, #20]
 80028c0:	029b      	lsls	r3, r3, #10
 80028c2:	4313      	orrs	r3, r2
 80028c4:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 80028c6:	697b      	ldr	r3, [r7, #20]
 80028c8:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	689b      	ldr	r3, [r3, #8]
 80028d0:	029b      	lsls	r3, r3, #10
 80028d2:	4313      	orrs	r3, r2
 80028d4:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 80028d6:	693b      	ldr	r3, [r7, #16]
 80028d8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	699b      	ldr	r3, [r3, #24]
 80028e0:	011b      	lsls	r3, r3, #4
 80028e2:	4313      	orrs	r3, r2
 80028e4:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 80028e6:	693b      	ldr	r3, [r7, #16]
 80028e8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	69db      	ldr	r3, [r3, #28]
 80028f0:	015b      	lsls	r3, r3, #5
 80028f2:	4313      	orrs	r3, r2
 80028f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	693a      	ldr	r2, [r7, #16]
 80028fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	68fa      	ldr	r2, [r7, #12]
 8002900:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	68db      	ldr	r3, [r3, #12]
 8002906:	4619      	mov	r1, r3
 8002908:	6878      	ldr	r0, [r7, #4]
 800290a:	f7ff fe08 	bl	800251e <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	697a      	ldr	r2, [r7, #20]
 8002912:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8002914:	2300      	movs	r3, #0
}
 8002916:	4618      	mov	r0, r3
 8002918:	3718      	adds	r7, #24
 800291a:	46bd      	mov	sp, r7
 800291c:	bd80      	pop	{r7, pc}
 800291e:	bf00      	nop
 8002920:	40012c00 	.word	0x40012c00

08002924 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b086      	sub	sp, #24
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
 800292c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6a1b      	ldr	r3, [r3, #32]
 8002932:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6a1b      	ldr	r3, [r3, #32]
 800293e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	69db      	ldr	r3, [r3, #28]
 800294a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002952:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	021b      	lsls	r3, r3, #8
 8002960:	4313      	orrs	r3, r2
 8002962:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8002964:	693b      	ldr	r3, [r7, #16]
 8002966:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	691b      	ldr	r3, [r3, #16]
 800296e:	031b      	lsls	r3, r3, #12
 8002970:	4313      	orrs	r3, r2
 8002972:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8002974:	693b      	ldr	r3, [r7, #16]
 8002976:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	685b      	ldr	r3, [r3, #4]
 800297e:	031b      	lsls	r3, r3, #12
 8002980:	4313      	orrs	r3, r2
 8002982:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	4a0f      	ldr	r2, [pc, #60]	; (80029c4 <OC4Config+0xa0>)
 8002988:	4293      	cmp	r3, r2
 800298a:	d107      	bne.n	800299c <OC4Config+0x78>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 800298c:	697b      	ldr	r3, [r7, #20]
 800298e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	699b      	ldr	r3, [r3, #24]
 8002996:	019b      	lsls	r3, r3, #6
 8002998:	4313      	orrs	r3, r2
 800299a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	697a      	ldr	r2, [r7, #20]
 80029a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	68fa      	ldr	r2, [r7, #12]
 80029a6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	68db      	ldr	r3, [r3, #12]
 80029ac:	4619      	mov	r1, r3
 80029ae:	6878      	ldr	r0, [r7, #4]
 80029b0:	f7ff fdc2 	bl	8002538 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	693a      	ldr	r2, [r7, #16]
 80029b8:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80029ba:	2300      	movs	r3, #0
}
 80029bc:	4618      	mov	r0, r3
 80029be:	3718      	adds	r7, #24
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bd80      	pop	{r7, pc}
 80029c4:	40012c00 	.word	0x40012c00

080029c8 <LL_USART_IsEnabled>:
{
 80029c8:	b480      	push	{r7}
 80029ca:	b083      	sub	sp, #12
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	68db      	ldr	r3, [r3, #12]
 80029d4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80029d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80029dc:	bf0c      	ite	eq
 80029de:	2301      	moveq	r3, #1
 80029e0:	2300      	movne	r3, #0
 80029e2:	b2db      	uxtb	r3, r3
}
 80029e4:	4618      	mov	r0, r3
 80029e6:	370c      	adds	r7, #12
 80029e8:	46bd      	mov	sp, r7
 80029ea:	bc80      	pop	{r7}
 80029ec:	4770      	bx	lr

080029ee <LL_USART_SetStopBitsLength>:
{
 80029ee:	b480      	push	{r7}
 80029f0:	b083      	sub	sp, #12
 80029f2:	af00      	add	r7, sp, #0
 80029f4:	6078      	str	r0, [r7, #4]
 80029f6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	691b      	ldr	r3, [r3, #16]
 80029fc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	431a      	orrs	r2, r3
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	611a      	str	r2, [r3, #16]
}
 8002a08:	bf00      	nop
 8002a0a:	370c      	adds	r7, #12
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bc80      	pop	{r7}
 8002a10:	4770      	bx	lr

08002a12 <LL_USART_SetHWFlowCtrl>:
{
 8002a12:	b480      	push	{r7}
 8002a14:	b083      	sub	sp, #12
 8002a16:	af00      	add	r7, sp, #0
 8002a18:	6078      	str	r0, [r7, #4]
 8002a1a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	695b      	ldr	r3, [r3, #20]
 8002a20:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	431a      	orrs	r2, r3
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	615a      	str	r2, [r3, #20]
}
 8002a2c:	bf00      	nop
 8002a2e:	370c      	adds	r7, #12
 8002a30:	46bd      	mov	sp, r7
 8002a32:	bc80      	pop	{r7}
 8002a34:	4770      	bx	lr
	...

08002a38 <LL_USART_SetBaudRate>:
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b085      	sub	sp, #20
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	60f8      	str	r0, [r7, #12]
 8002a40:	60b9      	str	r1, [r7, #8]
 8002a42:	607a      	str	r2, [r7, #4]
  USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8002a44:	68ba      	ldr	r2, [r7, #8]
 8002a46:	4613      	mov	r3, r2
 8002a48:	009b      	lsls	r3, r3, #2
 8002a4a:	4413      	add	r3, r2
 8002a4c:	009a      	lsls	r2, r3, #2
 8002a4e:	441a      	add	r2, r3
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	009b      	lsls	r3, r3, #2
 8002a54:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a58:	4a25      	ldr	r2, [pc, #148]	; (8002af0 <LL_USART_SetBaudRate+0xb8>)
 8002a5a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a5e:	095b      	lsrs	r3, r3, #5
 8002a60:	b29b      	uxth	r3, r3
 8002a62:	011b      	lsls	r3, r3, #4
 8002a64:	b299      	uxth	r1, r3
 8002a66:	68ba      	ldr	r2, [r7, #8]
 8002a68:	4613      	mov	r3, r2
 8002a6a:	009b      	lsls	r3, r3, #2
 8002a6c:	4413      	add	r3, r2
 8002a6e:	009a      	lsls	r2, r3, #2
 8002a70:	441a      	add	r2, r3
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	009b      	lsls	r3, r3, #2
 8002a76:	fbb2 f2f3 	udiv	r2, r2, r3
 8002a7a:	4b1d      	ldr	r3, [pc, #116]	; (8002af0 <LL_USART_SetBaudRate+0xb8>)
 8002a7c:	fba3 0302 	umull	r0, r3, r3, r2
 8002a80:	095b      	lsrs	r3, r3, #5
 8002a82:	2064      	movs	r0, #100	; 0x64
 8002a84:	fb00 f303 	mul.w	r3, r0, r3
 8002a88:	1ad3      	subs	r3, r2, r3
 8002a8a:	011b      	lsls	r3, r3, #4
 8002a8c:	3332      	adds	r3, #50	; 0x32
 8002a8e:	4a18      	ldr	r2, [pc, #96]	; (8002af0 <LL_USART_SetBaudRate+0xb8>)
 8002a90:	fba2 2303 	umull	r2, r3, r2, r3
 8002a94:	095b      	lsrs	r3, r3, #5
 8002a96:	b29b      	uxth	r3, r3
 8002a98:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a9c:	b29b      	uxth	r3, r3
 8002a9e:	440b      	add	r3, r1
 8002aa0:	b299      	uxth	r1, r3
 8002aa2:	68ba      	ldr	r2, [r7, #8]
 8002aa4:	4613      	mov	r3, r2
 8002aa6:	009b      	lsls	r3, r3, #2
 8002aa8:	4413      	add	r3, r2
 8002aaa:	009a      	lsls	r2, r3, #2
 8002aac:	441a      	add	r2, r3
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	009b      	lsls	r3, r3, #2
 8002ab2:	fbb2 f2f3 	udiv	r2, r2, r3
 8002ab6:	4b0e      	ldr	r3, [pc, #56]	; (8002af0 <LL_USART_SetBaudRate+0xb8>)
 8002ab8:	fba3 0302 	umull	r0, r3, r3, r2
 8002abc:	095b      	lsrs	r3, r3, #5
 8002abe:	2064      	movs	r0, #100	; 0x64
 8002ac0:	fb00 f303 	mul.w	r3, r0, r3
 8002ac4:	1ad3      	subs	r3, r2, r3
 8002ac6:	011b      	lsls	r3, r3, #4
 8002ac8:	3332      	adds	r3, #50	; 0x32
 8002aca:	4a09      	ldr	r2, [pc, #36]	; (8002af0 <LL_USART_SetBaudRate+0xb8>)
 8002acc:	fba2 2303 	umull	r2, r3, r2, r3
 8002ad0:	095b      	lsrs	r3, r3, #5
 8002ad2:	b29b      	uxth	r3, r3
 8002ad4:	f003 030f 	and.w	r3, r3, #15
 8002ad8:	b29b      	uxth	r3, r3
 8002ada:	440b      	add	r3, r1
 8002adc:	b29b      	uxth	r3, r3
 8002ade:	461a      	mov	r2, r3
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	609a      	str	r2, [r3, #8]
}
 8002ae4:	bf00      	nop
 8002ae6:	3714      	adds	r7, #20
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bc80      	pop	{r7}
 8002aec:	4770      	bx	lr
 8002aee:	bf00      	nop
 8002af0:	51eb851f 	.word	0x51eb851f

08002af4 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b088      	sub	sp, #32
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
 8002afc:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8002afe:	2301      	movs	r3, #1
 8002b00:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8002b02:	2300      	movs	r3, #0
 8002b04:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));
#endif /* USART_OverSampling_Feature */

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8002b06:	6878      	ldr	r0, [r7, #4]
 8002b08:	f7ff ff5e 	bl	80029c8 <LL_USART_IsEnabled>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d145      	bne.n	8002b9e <LL_USART_Init+0xaa>
               (USART_CR1_M | USART_CR1_PCE | USART_CR1_PS |
                USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
               (USART_InitStruct->DataWidth | USART_InitStruct->Parity |
                USART_InitStruct->TransferDirection | USART_InitStruct->OverSampling));
#else
    MODIFY_REG(USARTx->CR1,
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	68db      	ldr	r3, [r3, #12]
 8002b16:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002b1a:	f023 030c 	bic.w	r3, r3, #12
 8002b1e:	683a      	ldr	r2, [r7, #0]
 8002b20:	6851      	ldr	r1, [r2, #4]
 8002b22:	683a      	ldr	r2, [r7, #0]
 8002b24:	68d2      	ldr	r2, [r2, #12]
 8002b26:	4311      	orrs	r1, r2
 8002b28:	683a      	ldr	r2, [r7, #0]
 8002b2a:	6912      	ldr	r2, [r2, #16]
 8002b2c:	430a      	orrs	r2, r1
 8002b2e:	431a      	orrs	r2, r3
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	689b      	ldr	r3, [r3, #8]
 8002b38:	4619      	mov	r1, r3
 8002b3a:	6878      	ldr	r0, [r7, #4]
 8002b3c:	f7ff ff57 	bl	80029ee <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	695b      	ldr	r3, [r3, #20]
 8002b44:	4619      	mov	r1, r3
 8002b46:	6878      	ldr	r0, [r7, #4]
 8002b48:	f7ff ff63 	bl	8002a12 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8002b4c:	f107 0308 	add.w	r3, r7, #8
 8002b50:	4618      	mov	r0, r3
 8002b52:	f7ff fbe7 	bl	8002324 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	4a13      	ldr	r2, [pc, #76]	; (8002ba8 <LL_USART_Init+0xb4>)
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d102      	bne.n	8002b64 <LL_USART_Init+0x70>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8002b5e:	697b      	ldr	r3, [r7, #20]
 8002b60:	61bb      	str	r3, [r7, #24]
 8002b62:	e00c      	b.n	8002b7e <LL_USART_Init+0x8a>
    }
    else if (USARTx == USART2)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	4a11      	ldr	r2, [pc, #68]	; (8002bac <LL_USART_Init+0xb8>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d102      	bne.n	8002b72 <LL_USART_Init+0x7e>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8002b6c:	693b      	ldr	r3, [r7, #16]
 8002b6e:	61bb      	str	r3, [r7, #24]
 8002b70:	e005      	b.n	8002b7e <LL_USART_Init+0x8a>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	4a0e      	ldr	r2, [pc, #56]	; (8002bb0 <LL_USART_Init+0xbc>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d101      	bne.n	8002b7e <LL_USART_Init+0x8a>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8002b7a:	693b      	ldr	r3, [r7, #16]
 8002b7c:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8002b7e:	69bb      	ldr	r3, [r7, #24]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d00c      	beq.n	8002b9e <LL_USART_Init+0xaa>
        && (USART_InitStruct->BaudRate != 0U))
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d008      	beq.n	8002b9e <LL_USART_Init+0xaa>
    {
      status = SUCCESS;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
                           USART_InitStruct->BaudRate);
#else
      LL_USART_SetBaudRate(USARTx,
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	461a      	mov	r2, r3
 8002b96:	69b9      	ldr	r1, [r7, #24]
 8002b98:	6878      	ldr	r0, [r7, #4]
 8002b9a:	f7ff ff4d 	bl	8002a38 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8002b9e:	7ffb      	ldrb	r3, [r7, #31]
}
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	3720      	adds	r7, #32
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bd80      	pop	{r7, pc}
 8002ba8:	40013800 	.word	0x40013800
 8002bac:	40004400 	.word	0x40004400
 8002bb0:	40004800 	.word	0x40004800

08002bb4 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	b083      	sub	sp, #12
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
 8002bbc:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8002bbe:	687a      	ldr	r2, [r7, #4]
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bc6:	4a07      	ldr	r2, [pc, #28]	; (8002be4 <LL_InitTick+0x30>)
 8002bc8:	3b01      	subs	r3, #1
 8002bca:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8002bcc:	4b05      	ldr	r3, [pc, #20]	; (8002be4 <LL_InitTick+0x30>)
 8002bce:	2200      	movs	r2, #0
 8002bd0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002bd2:	4b04      	ldr	r3, [pc, #16]	; (8002be4 <LL_InitTick+0x30>)
 8002bd4:	2205      	movs	r2, #5
 8002bd6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8002bd8:	bf00      	nop
 8002bda:	370c      	adds	r7, #12
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bc80      	pop	{r7}
 8002be0:	4770      	bx	lr
 8002be2:	bf00      	nop
 8002be4:	e000e010 	.word	0xe000e010

08002be8 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b082      	sub	sp, #8
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8002bf0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002bf4:	6878      	ldr	r0, [r7, #4]
 8002bf6:	f7ff ffdd 	bl	8002bb4 <LL_InitTick>
}
 8002bfa:	bf00      	nop
 8002bfc:	3708      	adds	r7, #8
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}
	...

08002c04 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8002c04:	b480      	push	{r7}
 8002c06:	b083      	sub	sp, #12
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8002c0c:	4a03      	ldr	r2, [pc, #12]	; (8002c1c <LL_SetSystemCoreClock+0x18>)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6013      	str	r3, [r2, #0]
}
 8002c12:	bf00      	nop
 8002c14:	370c      	adds	r7, #12
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bc80      	pop	{r7}
 8002c1a:	4770      	bx	lr
 8002c1c:	20000000 	.word	0x20000000

08002c20 <__errno>:
 8002c20:	4b01      	ldr	r3, [pc, #4]	; (8002c28 <__errno+0x8>)
 8002c22:	6818      	ldr	r0, [r3, #0]
 8002c24:	4770      	bx	lr
 8002c26:	bf00      	nop
 8002c28:	20000004 	.word	0x20000004

08002c2c <__libc_init_array>:
 8002c2c:	b570      	push	{r4, r5, r6, lr}
 8002c2e:	2600      	movs	r6, #0
 8002c30:	4d0c      	ldr	r5, [pc, #48]	; (8002c64 <__libc_init_array+0x38>)
 8002c32:	4c0d      	ldr	r4, [pc, #52]	; (8002c68 <__libc_init_array+0x3c>)
 8002c34:	1b64      	subs	r4, r4, r5
 8002c36:	10a4      	asrs	r4, r4, #2
 8002c38:	42a6      	cmp	r6, r4
 8002c3a:	d109      	bne.n	8002c50 <__libc_init_array+0x24>
 8002c3c:	f000 fc5c 	bl	80034f8 <_init>
 8002c40:	2600      	movs	r6, #0
 8002c42:	4d0a      	ldr	r5, [pc, #40]	; (8002c6c <__libc_init_array+0x40>)
 8002c44:	4c0a      	ldr	r4, [pc, #40]	; (8002c70 <__libc_init_array+0x44>)
 8002c46:	1b64      	subs	r4, r4, r5
 8002c48:	10a4      	asrs	r4, r4, #2
 8002c4a:	42a6      	cmp	r6, r4
 8002c4c:	d105      	bne.n	8002c5a <__libc_init_array+0x2e>
 8002c4e:	bd70      	pop	{r4, r5, r6, pc}
 8002c50:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c54:	4798      	blx	r3
 8002c56:	3601      	adds	r6, #1
 8002c58:	e7ee      	b.n	8002c38 <__libc_init_array+0xc>
 8002c5a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c5e:	4798      	blx	r3
 8002c60:	3601      	adds	r6, #1
 8002c62:	e7f2      	b.n	8002c4a <__libc_init_array+0x1e>
 8002c64:	08003714 	.word	0x08003714
 8002c68:	08003714 	.word	0x08003714
 8002c6c:	08003714 	.word	0x08003714
 8002c70:	08003718 	.word	0x08003718

08002c74 <memset>:
 8002c74:	4603      	mov	r3, r0
 8002c76:	4402      	add	r2, r0
 8002c78:	4293      	cmp	r3, r2
 8002c7a:	d100      	bne.n	8002c7e <memset+0xa>
 8002c7c:	4770      	bx	lr
 8002c7e:	f803 1b01 	strb.w	r1, [r3], #1
 8002c82:	e7f9      	b.n	8002c78 <memset+0x4>

08002c84 <siprintf>:
 8002c84:	b40e      	push	{r1, r2, r3}
 8002c86:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002c8a:	b500      	push	{lr}
 8002c8c:	b09c      	sub	sp, #112	; 0x70
 8002c8e:	ab1d      	add	r3, sp, #116	; 0x74
 8002c90:	9002      	str	r0, [sp, #8]
 8002c92:	9006      	str	r0, [sp, #24]
 8002c94:	9107      	str	r1, [sp, #28]
 8002c96:	9104      	str	r1, [sp, #16]
 8002c98:	4808      	ldr	r0, [pc, #32]	; (8002cbc <siprintf+0x38>)
 8002c9a:	4909      	ldr	r1, [pc, #36]	; (8002cc0 <siprintf+0x3c>)
 8002c9c:	f853 2b04 	ldr.w	r2, [r3], #4
 8002ca0:	9105      	str	r1, [sp, #20]
 8002ca2:	6800      	ldr	r0, [r0, #0]
 8002ca4:	a902      	add	r1, sp, #8
 8002ca6:	9301      	str	r3, [sp, #4]
 8002ca8:	f000 f868 	bl	8002d7c <_svfiprintf_r>
 8002cac:	2200      	movs	r2, #0
 8002cae:	9b02      	ldr	r3, [sp, #8]
 8002cb0:	701a      	strb	r2, [r3, #0]
 8002cb2:	b01c      	add	sp, #112	; 0x70
 8002cb4:	f85d eb04 	ldr.w	lr, [sp], #4
 8002cb8:	b003      	add	sp, #12
 8002cba:	4770      	bx	lr
 8002cbc:	20000004 	.word	0x20000004
 8002cc0:	ffff0208 	.word	0xffff0208

08002cc4 <__ssputs_r>:
 8002cc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002cc8:	688e      	ldr	r6, [r1, #8]
 8002cca:	4682      	mov	sl, r0
 8002ccc:	429e      	cmp	r6, r3
 8002cce:	460c      	mov	r4, r1
 8002cd0:	4690      	mov	r8, r2
 8002cd2:	461f      	mov	r7, r3
 8002cd4:	d838      	bhi.n	8002d48 <__ssputs_r+0x84>
 8002cd6:	898a      	ldrh	r2, [r1, #12]
 8002cd8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002cdc:	d032      	beq.n	8002d44 <__ssputs_r+0x80>
 8002cde:	6825      	ldr	r5, [r4, #0]
 8002ce0:	6909      	ldr	r1, [r1, #16]
 8002ce2:	3301      	adds	r3, #1
 8002ce4:	eba5 0901 	sub.w	r9, r5, r1
 8002ce8:	6965      	ldr	r5, [r4, #20]
 8002cea:	444b      	add	r3, r9
 8002cec:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002cf0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002cf4:	106d      	asrs	r5, r5, #1
 8002cf6:	429d      	cmp	r5, r3
 8002cf8:	bf38      	it	cc
 8002cfa:	461d      	movcc	r5, r3
 8002cfc:	0553      	lsls	r3, r2, #21
 8002cfe:	d531      	bpl.n	8002d64 <__ssputs_r+0xa0>
 8002d00:	4629      	mov	r1, r5
 8002d02:	f000 fb53 	bl	80033ac <_malloc_r>
 8002d06:	4606      	mov	r6, r0
 8002d08:	b950      	cbnz	r0, 8002d20 <__ssputs_r+0x5c>
 8002d0a:	230c      	movs	r3, #12
 8002d0c:	f04f 30ff 	mov.w	r0, #4294967295
 8002d10:	f8ca 3000 	str.w	r3, [sl]
 8002d14:	89a3      	ldrh	r3, [r4, #12]
 8002d16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002d1a:	81a3      	strh	r3, [r4, #12]
 8002d1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d20:	464a      	mov	r2, r9
 8002d22:	6921      	ldr	r1, [r4, #16]
 8002d24:	f000 face 	bl	80032c4 <memcpy>
 8002d28:	89a3      	ldrh	r3, [r4, #12]
 8002d2a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002d2e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d32:	81a3      	strh	r3, [r4, #12]
 8002d34:	6126      	str	r6, [r4, #16]
 8002d36:	444e      	add	r6, r9
 8002d38:	6026      	str	r6, [r4, #0]
 8002d3a:	463e      	mov	r6, r7
 8002d3c:	6165      	str	r5, [r4, #20]
 8002d3e:	eba5 0509 	sub.w	r5, r5, r9
 8002d42:	60a5      	str	r5, [r4, #8]
 8002d44:	42be      	cmp	r6, r7
 8002d46:	d900      	bls.n	8002d4a <__ssputs_r+0x86>
 8002d48:	463e      	mov	r6, r7
 8002d4a:	4632      	mov	r2, r6
 8002d4c:	4641      	mov	r1, r8
 8002d4e:	6820      	ldr	r0, [r4, #0]
 8002d50:	f000 fac6 	bl	80032e0 <memmove>
 8002d54:	68a3      	ldr	r3, [r4, #8]
 8002d56:	6822      	ldr	r2, [r4, #0]
 8002d58:	1b9b      	subs	r3, r3, r6
 8002d5a:	4432      	add	r2, r6
 8002d5c:	2000      	movs	r0, #0
 8002d5e:	60a3      	str	r3, [r4, #8]
 8002d60:	6022      	str	r2, [r4, #0]
 8002d62:	e7db      	b.n	8002d1c <__ssputs_r+0x58>
 8002d64:	462a      	mov	r2, r5
 8002d66:	f000 fb7b 	bl	8003460 <_realloc_r>
 8002d6a:	4606      	mov	r6, r0
 8002d6c:	2800      	cmp	r0, #0
 8002d6e:	d1e1      	bne.n	8002d34 <__ssputs_r+0x70>
 8002d70:	4650      	mov	r0, sl
 8002d72:	6921      	ldr	r1, [r4, #16]
 8002d74:	f000 face 	bl	8003314 <_free_r>
 8002d78:	e7c7      	b.n	8002d0a <__ssputs_r+0x46>
	...

08002d7c <_svfiprintf_r>:
 8002d7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d80:	4698      	mov	r8, r3
 8002d82:	898b      	ldrh	r3, [r1, #12]
 8002d84:	4607      	mov	r7, r0
 8002d86:	061b      	lsls	r3, r3, #24
 8002d88:	460d      	mov	r5, r1
 8002d8a:	4614      	mov	r4, r2
 8002d8c:	b09d      	sub	sp, #116	; 0x74
 8002d8e:	d50e      	bpl.n	8002dae <_svfiprintf_r+0x32>
 8002d90:	690b      	ldr	r3, [r1, #16]
 8002d92:	b963      	cbnz	r3, 8002dae <_svfiprintf_r+0x32>
 8002d94:	2140      	movs	r1, #64	; 0x40
 8002d96:	f000 fb09 	bl	80033ac <_malloc_r>
 8002d9a:	6028      	str	r0, [r5, #0]
 8002d9c:	6128      	str	r0, [r5, #16]
 8002d9e:	b920      	cbnz	r0, 8002daa <_svfiprintf_r+0x2e>
 8002da0:	230c      	movs	r3, #12
 8002da2:	603b      	str	r3, [r7, #0]
 8002da4:	f04f 30ff 	mov.w	r0, #4294967295
 8002da8:	e0d1      	b.n	8002f4e <_svfiprintf_r+0x1d2>
 8002daa:	2340      	movs	r3, #64	; 0x40
 8002dac:	616b      	str	r3, [r5, #20]
 8002dae:	2300      	movs	r3, #0
 8002db0:	9309      	str	r3, [sp, #36]	; 0x24
 8002db2:	2320      	movs	r3, #32
 8002db4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002db8:	2330      	movs	r3, #48	; 0x30
 8002dba:	f04f 0901 	mov.w	r9, #1
 8002dbe:	f8cd 800c 	str.w	r8, [sp, #12]
 8002dc2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8002f68 <_svfiprintf_r+0x1ec>
 8002dc6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002dca:	4623      	mov	r3, r4
 8002dcc:	469a      	mov	sl, r3
 8002dce:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002dd2:	b10a      	cbz	r2, 8002dd8 <_svfiprintf_r+0x5c>
 8002dd4:	2a25      	cmp	r2, #37	; 0x25
 8002dd6:	d1f9      	bne.n	8002dcc <_svfiprintf_r+0x50>
 8002dd8:	ebba 0b04 	subs.w	fp, sl, r4
 8002ddc:	d00b      	beq.n	8002df6 <_svfiprintf_r+0x7a>
 8002dde:	465b      	mov	r3, fp
 8002de0:	4622      	mov	r2, r4
 8002de2:	4629      	mov	r1, r5
 8002de4:	4638      	mov	r0, r7
 8002de6:	f7ff ff6d 	bl	8002cc4 <__ssputs_r>
 8002dea:	3001      	adds	r0, #1
 8002dec:	f000 80aa 	beq.w	8002f44 <_svfiprintf_r+0x1c8>
 8002df0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002df2:	445a      	add	r2, fp
 8002df4:	9209      	str	r2, [sp, #36]	; 0x24
 8002df6:	f89a 3000 	ldrb.w	r3, [sl]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	f000 80a2 	beq.w	8002f44 <_svfiprintf_r+0x1c8>
 8002e00:	2300      	movs	r3, #0
 8002e02:	f04f 32ff 	mov.w	r2, #4294967295
 8002e06:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002e0a:	f10a 0a01 	add.w	sl, sl, #1
 8002e0e:	9304      	str	r3, [sp, #16]
 8002e10:	9307      	str	r3, [sp, #28]
 8002e12:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002e16:	931a      	str	r3, [sp, #104]	; 0x68
 8002e18:	4654      	mov	r4, sl
 8002e1a:	2205      	movs	r2, #5
 8002e1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002e20:	4851      	ldr	r0, [pc, #324]	; (8002f68 <_svfiprintf_r+0x1ec>)
 8002e22:	f000 fa41 	bl	80032a8 <memchr>
 8002e26:	9a04      	ldr	r2, [sp, #16]
 8002e28:	b9d8      	cbnz	r0, 8002e62 <_svfiprintf_r+0xe6>
 8002e2a:	06d0      	lsls	r0, r2, #27
 8002e2c:	bf44      	itt	mi
 8002e2e:	2320      	movmi	r3, #32
 8002e30:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002e34:	0711      	lsls	r1, r2, #28
 8002e36:	bf44      	itt	mi
 8002e38:	232b      	movmi	r3, #43	; 0x2b
 8002e3a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002e3e:	f89a 3000 	ldrb.w	r3, [sl]
 8002e42:	2b2a      	cmp	r3, #42	; 0x2a
 8002e44:	d015      	beq.n	8002e72 <_svfiprintf_r+0xf6>
 8002e46:	4654      	mov	r4, sl
 8002e48:	2000      	movs	r0, #0
 8002e4a:	f04f 0c0a 	mov.w	ip, #10
 8002e4e:	9a07      	ldr	r2, [sp, #28]
 8002e50:	4621      	mov	r1, r4
 8002e52:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002e56:	3b30      	subs	r3, #48	; 0x30
 8002e58:	2b09      	cmp	r3, #9
 8002e5a:	d94e      	bls.n	8002efa <_svfiprintf_r+0x17e>
 8002e5c:	b1b0      	cbz	r0, 8002e8c <_svfiprintf_r+0x110>
 8002e5e:	9207      	str	r2, [sp, #28]
 8002e60:	e014      	b.n	8002e8c <_svfiprintf_r+0x110>
 8002e62:	eba0 0308 	sub.w	r3, r0, r8
 8002e66:	fa09 f303 	lsl.w	r3, r9, r3
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	46a2      	mov	sl, r4
 8002e6e:	9304      	str	r3, [sp, #16]
 8002e70:	e7d2      	b.n	8002e18 <_svfiprintf_r+0x9c>
 8002e72:	9b03      	ldr	r3, [sp, #12]
 8002e74:	1d19      	adds	r1, r3, #4
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	9103      	str	r1, [sp, #12]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	bfbb      	ittet	lt
 8002e7e:	425b      	neglt	r3, r3
 8002e80:	f042 0202 	orrlt.w	r2, r2, #2
 8002e84:	9307      	strge	r3, [sp, #28]
 8002e86:	9307      	strlt	r3, [sp, #28]
 8002e88:	bfb8      	it	lt
 8002e8a:	9204      	strlt	r2, [sp, #16]
 8002e8c:	7823      	ldrb	r3, [r4, #0]
 8002e8e:	2b2e      	cmp	r3, #46	; 0x2e
 8002e90:	d10c      	bne.n	8002eac <_svfiprintf_r+0x130>
 8002e92:	7863      	ldrb	r3, [r4, #1]
 8002e94:	2b2a      	cmp	r3, #42	; 0x2a
 8002e96:	d135      	bne.n	8002f04 <_svfiprintf_r+0x188>
 8002e98:	9b03      	ldr	r3, [sp, #12]
 8002e9a:	3402      	adds	r4, #2
 8002e9c:	1d1a      	adds	r2, r3, #4
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	9203      	str	r2, [sp, #12]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	bfb8      	it	lt
 8002ea6:	f04f 33ff 	movlt.w	r3, #4294967295
 8002eaa:	9305      	str	r3, [sp, #20]
 8002eac:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8002f78 <_svfiprintf_r+0x1fc>
 8002eb0:	2203      	movs	r2, #3
 8002eb2:	4650      	mov	r0, sl
 8002eb4:	7821      	ldrb	r1, [r4, #0]
 8002eb6:	f000 f9f7 	bl	80032a8 <memchr>
 8002eba:	b140      	cbz	r0, 8002ece <_svfiprintf_r+0x152>
 8002ebc:	2340      	movs	r3, #64	; 0x40
 8002ebe:	eba0 000a 	sub.w	r0, r0, sl
 8002ec2:	fa03 f000 	lsl.w	r0, r3, r0
 8002ec6:	9b04      	ldr	r3, [sp, #16]
 8002ec8:	3401      	adds	r4, #1
 8002eca:	4303      	orrs	r3, r0
 8002ecc:	9304      	str	r3, [sp, #16]
 8002ece:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002ed2:	2206      	movs	r2, #6
 8002ed4:	4825      	ldr	r0, [pc, #148]	; (8002f6c <_svfiprintf_r+0x1f0>)
 8002ed6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002eda:	f000 f9e5 	bl	80032a8 <memchr>
 8002ede:	2800      	cmp	r0, #0
 8002ee0:	d038      	beq.n	8002f54 <_svfiprintf_r+0x1d8>
 8002ee2:	4b23      	ldr	r3, [pc, #140]	; (8002f70 <_svfiprintf_r+0x1f4>)
 8002ee4:	bb1b      	cbnz	r3, 8002f2e <_svfiprintf_r+0x1b2>
 8002ee6:	9b03      	ldr	r3, [sp, #12]
 8002ee8:	3307      	adds	r3, #7
 8002eea:	f023 0307 	bic.w	r3, r3, #7
 8002eee:	3308      	adds	r3, #8
 8002ef0:	9303      	str	r3, [sp, #12]
 8002ef2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002ef4:	4433      	add	r3, r6
 8002ef6:	9309      	str	r3, [sp, #36]	; 0x24
 8002ef8:	e767      	b.n	8002dca <_svfiprintf_r+0x4e>
 8002efa:	460c      	mov	r4, r1
 8002efc:	2001      	movs	r0, #1
 8002efe:	fb0c 3202 	mla	r2, ip, r2, r3
 8002f02:	e7a5      	b.n	8002e50 <_svfiprintf_r+0xd4>
 8002f04:	2300      	movs	r3, #0
 8002f06:	f04f 0c0a 	mov.w	ip, #10
 8002f0a:	4619      	mov	r1, r3
 8002f0c:	3401      	adds	r4, #1
 8002f0e:	9305      	str	r3, [sp, #20]
 8002f10:	4620      	mov	r0, r4
 8002f12:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002f16:	3a30      	subs	r2, #48	; 0x30
 8002f18:	2a09      	cmp	r2, #9
 8002f1a:	d903      	bls.n	8002f24 <_svfiprintf_r+0x1a8>
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d0c5      	beq.n	8002eac <_svfiprintf_r+0x130>
 8002f20:	9105      	str	r1, [sp, #20]
 8002f22:	e7c3      	b.n	8002eac <_svfiprintf_r+0x130>
 8002f24:	4604      	mov	r4, r0
 8002f26:	2301      	movs	r3, #1
 8002f28:	fb0c 2101 	mla	r1, ip, r1, r2
 8002f2c:	e7f0      	b.n	8002f10 <_svfiprintf_r+0x194>
 8002f2e:	ab03      	add	r3, sp, #12
 8002f30:	9300      	str	r3, [sp, #0]
 8002f32:	462a      	mov	r2, r5
 8002f34:	4638      	mov	r0, r7
 8002f36:	4b0f      	ldr	r3, [pc, #60]	; (8002f74 <_svfiprintf_r+0x1f8>)
 8002f38:	a904      	add	r1, sp, #16
 8002f3a:	f3af 8000 	nop.w
 8002f3e:	1c42      	adds	r2, r0, #1
 8002f40:	4606      	mov	r6, r0
 8002f42:	d1d6      	bne.n	8002ef2 <_svfiprintf_r+0x176>
 8002f44:	89ab      	ldrh	r3, [r5, #12]
 8002f46:	065b      	lsls	r3, r3, #25
 8002f48:	f53f af2c 	bmi.w	8002da4 <_svfiprintf_r+0x28>
 8002f4c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002f4e:	b01d      	add	sp, #116	; 0x74
 8002f50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002f54:	ab03      	add	r3, sp, #12
 8002f56:	9300      	str	r3, [sp, #0]
 8002f58:	462a      	mov	r2, r5
 8002f5a:	4638      	mov	r0, r7
 8002f5c:	4b05      	ldr	r3, [pc, #20]	; (8002f74 <_svfiprintf_r+0x1f8>)
 8002f5e:	a904      	add	r1, sp, #16
 8002f60:	f000 f87c 	bl	800305c <_printf_i>
 8002f64:	e7eb      	b.n	8002f3e <_svfiprintf_r+0x1c2>
 8002f66:	bf00      	nop
 8002f68:	080036e0 	.word	0x080036e0
 8002f6c:	080036ea 	.word	0x080036ea
 8002f70:	00000000 	.word	0x00000000
 8002f74:	08002cc5 	.word	0x08002cc5
 8002f78:	080036e6 	.word	0x080036e6

08002f7c <_printf_common>:
 8002f7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002f80:	4616      	mov	r6, r2
 8002f82:	4699      	mov	r9, r3
 8002f84:	688a      	ldr	r2, [r1, #8]
 8002f86:	690b      	ldr	r3, [r1, #16]
 8002f88:	4607      	mov	r7, r0
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	bfb8      	it	lt
 8002f8e:	4613      	movlt	r3, r2
 8002f90:	6033      	str	r3, [r6, #0]
 8002f92:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002f96:	460c      	mov	r4, r1
 8002f98:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002f9c:	b10a      	cbz	r2, 8002fa2 <_printf_common+0x26>
 8002f9e:	3301      	adds	r3, #1
 8002fa0:	6033      	str	r3, [r6, #0]
 8002fa2:	6823      	ldr	r3, [r4, #0]
 8002fa4:	0699      	lsls	r1, r3, #26
 8002fa6:	bf42      	ittt	mi
 8002fa8:	6833      	ldrmi	r3, [r6, #0]
 8002faa:	3302      	addmi	r3, #2
 8002fac:	6033      	strmi	r3, [r6, #0]
 8002fae:	6825      	ldr	r5, [r4, #0]
 8002fb0:	f015 0506 	ands.w	r5, r5, #6
 8002fb4:	d106      	bne.n	8002fc4 <_printf_common+0x48>
 8002fb6:	f104 0a19 	add.w	sl, r4, #25
 8002fba:	68e3      	ldr	r3, [r4, #12]
 8002fbc:	6832      	ldr	r2, [r6, #0]
 8002fbe:	1a9b      	subs	r3, r3, r2
 8002fc0:	42ab      	cmp	r3, r5
 8002fc2:	dc28      	bgt.n	8003016 <_printf_common+0x9a>
 8002fc4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002fc8:	1e13      	subs	r3, r2, #0
 8002fca:	6822      	ldr	r2, [r4, #0]
 8002fcc:	bf18      	it	ne
 8002fce:	2301      	movne	r3, #1
 8002fd0:	0692      	lsls	r2, r2, #26
 8002fd2:	d42d      	bmi.n	8003030 <_printf_common+0xb4>
 8002fd4:	4649      	mov	r1, r9
 8002fd6:	4638      	mov	r0, r7
 8002fd8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002fdc:	47c0      	blx	r8
 8002fde:	3001      	adds	r0, #1
 8002fe0:	d020      	beq.n	8003024 <_printf_common+0xa8>
 8002fe2:	6823      	ldr	r3, [r4, #0]
 8002fe4:	68e5      	ldr	r5, [r4, #12]
 8002fe6:	f003 0306 	and.w	r3, r3, #6
 8002fea:	2b04      	cmp	r3, #4
 8002fec:	bf18      	it	ne
 8002fee:	2500      	movne	r5, #0
 8002ff0:	6832      	ldr	r2, [r6, #0]
 8002ff2:	f04f 0600 	mov.w	r6, #0
 8002ff6:	68a3      	ldr	r3, [r4, #8]
 8002ff8:	bf08      	it	eq
 8002ffa:	1aad      	subeq	r5, r5, r2
 8002ffc:	6922      	ldr	r2, [r4, #16]
 8002ffe:	bf08      	it	eq
 8003000:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003004:	4293      	cmp	r3, r2
 8003006:	bfc4      	itt	gt
 8003008:	1a9b      	subgt	r3, r3, r2
 800300a:	18ed      	addgt	r5, r5, r3
 800300c:	341a      	adds	r4, #26
 800300e:	42b5      	cmp	r5, r6
 8003010:	d11a      	bne.n	8003048 <_printf_common+0xcc>
 8003012:	2000      	movs	r0, #0
 8003014:	e008      	b.n	8003028 <_printf_common+0xac>
 8003016:	2301      	movs	r3, #1
 8003018:	4652      	mov	r2, sl
 800301a:	4649      	mov	r1, r9
 800301c:	4638      	mov	r0, r7
 800301e:	47c0      	blx	r8
 8003020:	3001      	adds	r0, #1
 8003022:	d103      	bne.n	800302c <_printf_common+0xb0>
 8003024:	f04f 30ff 	mov.w	r0, #4294967295
 8003028:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800302c:	3501      	adds	r5, #1
 800302e:	e7c4      	b.n	8002fba <_printf_common+0x3e>
 8003030:	2030      	movs	r0, #48	; 0x30
 8003032:	18e1      	adds	r1, r4, r3
 8003034:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003038:	1c5a      	adds	r2, r3, #1
 800303a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800303e:	4422      	add	r2, r4
 8003040:	3302      	adds	r3, #2
 8003042:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003046:	e7c5      	b.n	8002fd4 <_printf_common+0x58>
 8003048:	2301      	movs	r3, #1
 800304a:	4622      	mov	r2, r4
 800304c:	4649      	mov	r1, r9
 800304e:	4638      	mov	r0, r7
 8003050:	47c0      	blx	r8
 8003052:	3001      	adds	r0, #1
 8003054:	d0e6      	beq.n	8003024 <_printf_common+0xa8>
 8003056:	3601      	adds	r6, #1
 8003058:	e7d9      	b.n	800300e <_printf_common+0x92>
	...

0800305c <_printf_i>:
 800305c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003060:	460c      	mov	r4, r1
 8003062:	7e27      	ldrb	r7, [r4, #24]
 8003064:	4691      	mov	r9, r2
 8003066:	2f78      	cmp	r7, #120	; 0x78
 8003068:	4680      	mov	r8, r0
 800306a:	469a      	mov	sl, r3
 800306c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800306e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003072:	d807      	bhi.n	8003084 <_printf_i+0x28>
 8003074:	2f62      	cmp	r7, #98	; 0x62
 8003076:	d80a      	bhi.n	800308e <_printf_i+0x32>
 8003078:	2f00      	cmp	r7, #0
 800307a:	f000 80d9 	beq.w	8003230 <_printf_i+0x1d4>
 800307e:	2f58      	cmp	r7, #88	; 0x58
 8003080:	f000 80a4 	beq.w	80031cc <_printf_i+0x170>
 8003084:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003088:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800308c:	e03a      	b.n	8003104 <_printf_i+0xa8>
 800308e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003092:	2b15      	cmp	r3, #21
 8003094:	d8f6      	bhi.n	8003084 <_printf_i+0x28>
 8003096:	a001      	add	r0, pc, #4	; (adr r0, 800309c <_printf_i+0x40>)
 8003098:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800309c:	080030f5 	.word	0x080030f5
 80030a0:	08003109 	.word	0x08003109
 80030a4:	08003085 	.word	0x08003085
 80030a8:	08003085 	.word	0x08003085
 80030ac:	08003085 	.word	0x08003085
 80030b0:	08003085 	.word	0x08003085
 80030b4:	08003109 	.word	0x08003109
 80030b8:	08003085 	.word	0x08003085
 80030bc:	08003085 	.word	0x08003085
 80030c0:	08003085 	.word	0x08003085
 80030c4:	08003085 	.word	0x08003085
 80030c8:	08003217 	.word	0x08003217
 80030cc:	08003139 	.word	0x08003139
 80030d0:	080031f9 	.word	0x080031f9
 80030d4:	08003085 	.word	0x08003085
 80030d8:	08003085 	.word	0x08003085
 80030dc:	08003239 	.word	0x08003239
 80030e0:	08003085 	.word	0x08003085
 80030e4:	08003139 	.word	0x08003139
 80030e8:	08003085 	.word	0x08003085
 80030ec:	08003085 	.word	0x08003085
 80030f0:	08003201 	.word	0x08003201
 80030f4:	680b      	ldr	r3, [r1, #0]
 80030f6:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80030fa:	1d1a      	adds	r2, r3, #4
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	600a      	str	r2, [r1, #0]
 8003100:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003104:	2301      	movs	r3, #1
 8003106:	e0a4      	b.n	8003252 <_printf_i+0x1f6>
 8003108:	6825      	ldr	r5, [r4, #0]
 800310a:	6808      	ldr	r0, [r1, #0]
 800310c:	062e      	lsls	r6, r5, #24
 800310e:	f100 0304 	add.w	r3, r0, #4
 8003112:	d50a      	bpl.n	800312a <_printf_i+0xce>
 8003114:	6805      	ldr	r5, [r0, #0]
 8003116:	600b      	str	r3, [r1, #0]
 8003118:	2d00      	cmp	r5, #0
 800311a:	da03      	bge.n	8003124 <_printf_i+0xc8>
 800311c:	232d      	movs	r3, #45	; 0x2d
 800311e:	426d      	negs	r5, r5
 8003120:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003124:	230a      	movs	r3, #10
 8003126:	485e      	ldr	r0, [pc, #376]	; (80032a0 <_printf_i+0x244>)
 8003128:	e019      	b.n	800315e <_printf_i+0x102>
 800312a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800312e:	6805      	ldr	r5, [r0, #0]
 8003130:	600b      	str	r3, [r1, #0]
 8003132:	bf18      	it	ne
 8003134:	b22d      	sxthne	r5, r5
 8003136:	e7ef      	b.n	8003118 <_printf_i+0xbc>
 8003138:	680b      	ldr	r3, [r1, #0]
 800313a:	6825      	ldr	r5, [r4, #0]
 800313c:	1d18      	adds	r0, r3, #4
 800313e:	6008      	str	r0, [r1, #0]
 8003140:	0628      	lsls	r0, r5, #24
 8003142:	d501      	bpl.n	8003148 <_printf_i+0xec>
 8003144:	681d      	ldr	r5, [r3, #0]
 8003146:	e002      	b.n	800314e <_printf_i+0xf2>
 8003148:	0669      	lsls	r1, r5, #25
 800314a:	d5fb      	bpl.n	8003144 <_printf_i+0xe8>
 800314c:	881d      	ldrh	r5, [r3, #0]
 800314e:	2f6f      	cmp	r7, #111	; 0x6f
 8003150:	bf0c      	ite	eq
 8003152:	2308      	moveq	r3, #8
 8003154:	230a      	movne	r3, #10
 8003156:	4852      	ldr	r0, [pc, #328]	; (80032a0 <_printf_i+0x244>)
 8003158:	2100      	movs	r1, #0
 800315a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800315e:	6866      	ldr	r6, [r4, #4]
 8003160:	2e00      	cmp	r6, #0
 8003162:	bfa8      	it	ge
 8003164:	6821      	ldrge	r1, [r4, #0]
 8003166:	60a6      	str	r6, [r4, #8]
 8003168:	bfa4      	itt	ge
 800316a:	f021 0104 	bicge.w	r1, r1, #4
 800316e:	6021      	strge	r1, [r4, #0]
 8003170:	b90d      	cbnz	r5, 8003176 <_printf_i+0x11a>
 8003172:	2e00      	cmp	r6, #0
 8003174:	d04d      	beq.n	8003212 <_printf_i+0x1b6>
 8003176:	4616      	mov	r6, r2
 8003178:	fbb5 f1f3 	udiv	r1, r5, r3
 800317c:	fb03 5711 	mls	r7, r3, r1, r5
 8003180:	5dc7      	ldrb	r7, [r0, r7]
 8003182:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003186:	462f      	mov	r7, r5
 8003188:	42bb      	cmp	r3, r7
 800318a:	460d      	mov	r5, r1
 800318c:	d9f4      	bls.n	8003178 <_printf_i+0x11c>
 800318e:	2b08      	cmp	r3, #8
 8003190:	d10b      	bne.n	80031aa <_printf_i+0x14e>
 8003192:	6823      	ldr	r3, [r4, #0]
 8003194:	07df      	lsls	r7, r3, #31
 8003196:	d508      	bpl.n	80031aa <_printf_i+0x14e>
 8003198:	6923      	ldr	r3, [r4, #16]
 800319a:	6861      	ldr	r1, [r4, #4]
 800319c:	4299      	cmp	r1, r3
 800319e:	bfde      	ittt	le
 80031a0:	2330      	movle	r3, #48	; 0x30
 80031a2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80031a6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80031aa:	1b92      	subs	r2, r2, r6
 80031ac:	6122      	str	r2, [r4, #16]
 80031ae:	464b      	mov	r3, r9
 80031b0:	4621      	mov	r1, r4
 80031b2:	4640      	mov	r0, r8
 80031b4:	f8cd a000 	str.w	sl, [sp]
 80031b8:	aa03      	add	r2, sp, #12
 80031ba:	f7ff fedf 	bl	8002f7c <_printf_common>
 80031be:	3001      	adds	r0, #1
 80031c0:	d14c      	bne.n	800325c <_printf_i+0x200>
 80031c2:	f04f 30ff 	mov.w	r0, #4294967295
 80031c6:	b004      	add	sp, #16
 80031c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80031cc:	4834      	ldr	r0, [pc, #208]	; (80032a0 <_printf_i+0x244>)
 80031ce:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80031d2:	680e      	ldr	r6, [r1, #0]
 80031d4:	6823      	ldr	r3, [r4, #0]
 80031d6:	f856 5b04 	ldr.w	r5, [r6], #4
 80031da:	061f      	lsls	r7, r3, #24
 80031dc:	600e      	str	r6, [r1, #0]
 80031de:	d514      	bpl.n	800320a <_printf_i+0x1ae>
 80031e0:	07d9      	lsls	r1, r3, #31
 80031e2:	bf44      	itt	mi
 80031e4:	f043 0320 	orrmi.w	r3, r3, #32
 80031e8:	6023      	strmi	r3, [r4, #0]
 80031ea:	b91d      	cbnz	r5, 80031f4 <_printf_i+0x198>
 80031ec:	6823      	ldr	r3, [r4, #0]
 80031ee:	f023 0320 	bic.w	r3, r3, #32
 80031f2:	6023      	str	r3, [r4, #0]
 80031f4:	2310      	movs	r3, #16
 80031f6:	e7af      	b.n	8003158 <_printf_i+0xfc>
 80031f8:	6823      	ldr	r3, [r4, #0]
 80031fa:	f043 0320 	orr.w	r3, r3, #32
 80031fe:	6023      	str	r3, [r4, #0]
 8003200:	2378      	movs	r3, #120	; 0x78
 8003202:	4828      	ldr	r0, [pc, #160]	; (80032a4 <_printf_i+0x248>)
 8003204:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003208:	e7e3      	b.n	80031d2 <_printf_i+0x176>
 800320a:	065e      	lsls	r6, r3, #25
 800320c:	bf48      	it	mi
 800320e:	b2ad      	uxthmi	r5, r5
 8003210:	e7e6      	b.n	80031e0 <_printf_i+0x184>
 8003212:	4616      	mov	r6, r2
 8003214:	e7bb      	b.n	800318e <_printf_i+0x132>
 8003216:	680b      	ldr	r3, [r1, #0]
 8003218:	6826      	ldr	r6, [r4, #0]
 800321a:	1d1d      	adds	r5, r3, #4
 800321c:	6960      	ldr	r0, [r4, #20]
 800321e:	600d      	str	r5, [r1, #0]
 8003220:	0635      	lsls	r5, r6, #24
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	d501      	bpl.n	800322a <_printf_i+0x1ce>
 8003226:	6018      	str	r0, [r3, #0]
 8003228:	e002      	b.n	8003230 <_printf_i+0x1d4>
 800322a:	0671      	lsls	r1, r6, #25
 800322c:	d5fb      	bpl.n	8003226 <_printf_i+0x1ca>
 800322e:	8018      	strh	r0, [r3, #0]
 8003230:	2300      	movs	r3, #0
 8003232:	4616      	mov	r6, r2
 8003234:	6123      	str	r3, [r4, #16]
 8003236:	e7ba      	b.n	80031ae <_printf_i+0x152>
 8003238:	680b      	ldr	r3, [r1, #0]
 800323a:	1d1a      	adds	r2, r3, #4
 800323c:	600a      	str	r2, [r1, #0]
 800323e:	681e      	ldr	r6, [r3, #0]
 8003240:	2100      	movs	r1, #0
 8003242:	4630      	mov	r0, r6
 8003244:	6862      	ldr	r2, [r4, #4]
 8003246:	f000 f82f 	bl	80032a8 <memchr>
 800324a:	b108      	cbz	r0, 8003250 <_printf_i+0x1f4>
 800324c:	1b80      	subs	r0, r0, r6
 800324e:	6060      	str	r0, [r4, #4]
 8003250:	6863      	ldr	r3, [r4, #4]
 8003252:	6123      	str	r3, [r4, #16]
 8003254:	2300      	movs	r3, #0
 8003256:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800325a:	e7a8      	b.n	80031ae <_printf_i+0x152>
 800325c:	4632      	mov	r2, r6
 800325e:	4649      	mov	r1, r9
 8003260:	4640      	mov	r0, r8
 8003262:	6923      	ldr	r3, [r4, #16]
 8003264:	47d0      	blx	sl
 8003266:	3001      	adds	r0, #1
 8003268:	d0ab      	beq.n	80031c2 <_printf_i+0x166>
 800326a:	6823      	ldr	r3, [r4, #0]
 800326c:	079b      	lsls	r3, r3, #30
 800326e:	d413      	bmi.n	8003298 <_printf_i+0x23c>
 8003270:	68e0      	ldr	r0, [r4, #12]
 8003272:	9b03      	ldr	r3, [sp, #12]
 8003274:	4298      	cmp	r0, r3
 8003276:	bfb8      	it	lt
 8003278:	4618      	movlt	r0, r3
 800327a:	e7a4      	b.n	80031c6 <_printf_i+0x16a>
 800327c:	2301      	movs	r3, #1
 800327e:	4632      	mov	r2, r6
 8003280:	4649      	mov	r1, r9
 8003282:	4640      	mov	r0, r8
 8003284:	47d0      	blx	sl
 8003286:	3001      	adds	r0, #1
 8003288:	d09b      	beq.n	80031c2 <_printf_i+0x166>
 800328a:	3501      	adds	r5, #1
 800328c:	68e3      	ldr	r3, [r4, #12]
 800328e:	9903      	ldr	r1, [sp, #12]
 8003290:	1a5b      	subs	r3, r3, r1
 8003292:	42ab      	cmp	r3, r5
 8003294:	dcf2      	bgt.n	800327c <_printf_i+0x220>
 8003296:	e7eb      	b.n	8003270 <_printf_i+0x214>
 8003298:	2500      	movs	r5, #0
 800329a:	f104 0619 	add.w	r6, r4, #25
 800329e:	e7f5      	b.n	800328c <_printf_i+0x230>
 80032a0:	080036f1 	.word	0x080036f1
 80032a4:	08003702 	.word	0x08003702

080032a8 <memchr>:
 80032a8:	4603      	mov	r3, r0
 80032aa:	b510      	push	{r4, lr}
 80032ac:	b2c9      	uxtb	r1, r1
 80032ae:	4402      	add	r2, r0
 80032b0:	4293      	cmp	r3, r2
 80032b2:	4618      	mov	r0, r3
 80032b4:	d101      	bne.n	80032ba <memchr+0x12>
 80032b6:	2000      	movs	r0, #0
 80032b8:	e003      	b.n	80032c2 <memchr+0x1a>
 80032ba:	7804      	ldrb	r4, [r0, #0]
 80032bc:	3301      	adds	r3, #1
 80032be:	428c      	cmp	r4, r1
 80032c0:	d1f6      	bne.n	80032b0 <memchr+0x8>
 80032c2:	bd10      	pop	{r4, pc}

080032c4 <memcpy>:
 80032c4:	440a      	add	r2, r1
 80032c6:	4291      	cmp	r1, r2
 80032c8:	f100 33ff 	add.w	r3, r0, #4294967295
 80032cc:	d100      	bne.n	80032d0 <memcpy+0xc>
 80032ce:	4770      	bx	lr
 80032d0:	b510      	push	{r4, lr}
 80032d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80032d6:	4291      	cmp	r1, r2
 80032d8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80032dc:	d1f9      	bne.n	80032d2 <memcpy+0xe>
 80032de:	bd10      	pop	{r4, pc}

080032e0 <memmove>:
 80032e0:	4288      	cmp	r0, r1
 80032e2:	b510      	push	{r4, lr}
 80032e4:	eb01 0402 	add.w	r4, r1, r2
 80032e8:	d902      	bls.n	80032f0 <memmove+0x10>
 80032ea:	4284      	cmp	r4, r0
 80032ec:	4623      	mov	r3, r4
 80032ee:	d807      	bhi.n	8003300 <memmove+0x20>
 80032f0:	1e43      	subs	r3, r0, #1
 80032f2:	42a1      	cmp	r1, r4
 80032f4:	d008      	beq.n	8003308 <memmove+0x28>
 80032f6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80032fa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80032fe:	e7f8      	b.n	80032f2 <memmove+0x12>
 8003300:	4601      	mov	r1, r0
 8003302:	4402      	add	r2, r0
 8003304:	428a      	cmp	r2, r1
 8003306:	d100      	bne.n	800330a <memmove+0x2a>
 8003308:	bd10      	pop	{r4, pc}
 800330a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800330e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003312:	e7f7      	b.n	8003304 <memmove+0x24>

08003314 <_free_r>:
 8003314:	b538      	push	{r3, r4, r5, lr}
 8003316:	4605      	mov	r5, r0
 8003318:	2900      	cmp	r1, #0
 800331a:	d043      	beq.n	80033a4 <_free_r+0x90>
 800331c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003320:	1f0c      	subs	r4, r1, #4
 8003322:	2b00      	cmp	r3, #0
 8003324:	bfb8      	it	lt
 8003326:	18e4      	addlt	r4, r4, r3
 8003328:	f000 f8d0 	bl	80034cc <__malloc_lock>
 800332c:	4a1e      	ldr	r2, [pc, #120]	; (80033a8 <_free_r+0x94>)
 800332e:	6813      	ldr	r3, [r2, #0]
 8003330:	4610      	mov	r0, r2
 8003332:	b933      	cbnz	r3, 8003342 <_free_r+0x2e>
 8003334:	6063      	str	r3, [r4, #4]
 8003336:	6014      	str	r4, [r2, #0]
 8003338:	4628      	mov	r0, r5
 800333a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800333e:	f000 b8cb 	b.w	80034d8 <__malloc_unlock>
 8003342:	42a3      	cmp	r3, r4
 8003344:	d90a      	bls.n	800335c <_free_r+0x48>
 8003346:	6821      	ldr	r1, [r4, #0]
 8003348:	1862      	adds	r2, r4, r1
 800334a:	4293      	cmp	r3, r2
 800334c:	bf01      	itttt	eq
 800334e:	681a      	ldreq	r2, [r3, #0]
 8003350:	685b      	ldreq	r3, [r3, #4]
 8003352:	1852      	addeq	r2, r2, r1
 8003354:	6022      	streq	r2, [r4, #0]
 8003356:	6063      	str	r3, [r4, #4]
 8003358:	6004      	str	r4, [r0, #0]
 800335a:	e7ed      	b.n	8003338 <_free_r+0x24>
 800335c:	461a      	mov	r2, r3
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	b10b      	cbz	r3, 8003366 <_free_r+0x52>
 8003362:	42a3      	cmp	r3, r4
 8003364:	d9fa      	bls.n	800335c <_free_r+0x48>
 8003366:	6811      	ldr	r1, [r2, #0]
 8003368:	1850      	adds	r0, r2, r1
 800336a:	42a0      	cmp	r0, r4
 800336c:	d10b      	bne.n	8003386 <_free_r+0x72>
 800336e:	6820      	ldr	r0, [r4, #0]
 8003370:	4401      	add	r1, r0
 8003372:	1850      	adds	r0, r2, r1
 8003374:	4283      	cmp	r3, r0
 8003376:	6011      	str	r1, [r2, #0]
 8003378:	d1de      	bne.n	8003338 <_free_r+0x24>
 800337a:	6818      	ldr	r0, [r3, #0]
 800337c:	685b      	ldr	r3, [r3, #4]
 800337e:	4401      	add	r1, r0
 8003380:	6011      	str	r1, [r2, #0]
 8003382:	6053      	str	r3, [r2, #4]
 8003384:	e7d8      	b.n	8003338 <_free_r+0x24>
 8003386:	d902      	bls.n	800338e <_free_r+0x7a>
 8003388:	230c      	movs	r3, #12
 800338a:	602b      	str	r3, [r5, #0]
 800338c:	e7d4      	b.n	8003338 <_free_r+0x24>
 800338e:	6820      	ldr	r0, [r4, #0]
 8003390:	1821      	adds	r1, r4, r0
 8003392:	428b      	cmp	r3, r1
 8003394:	bf01      	itttt	eq
 8003396:	6819      	ldreq	r1, [r3, #0]
 8003398:	685b      	ldreq	r3, [r3, #4]
 800339a:	1809      	addeq	r1, r1, r0
 800339c:	6021      	streq	r1, [r4, #0]
 800339e:	6063      	str	r3, [r4, #4]
 80033a0:	6054      	str	r4, [r2, #4]
 80033a2:	e7c9      	b.n	8003338 <_free_r+0x24>
 80033a4:	bd38      	pop	{r3, r4, r5, pc}
 80033a6:	bf00      	nop
 80033a8:	2000034c 	.word	0x2000034c

080033ac <_malloc_r>:
 80033ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033ae:	1ccd      	adds	r5, r1, #3
 80033b0:	f025 0503 	bic.w	r5, r5, #3
 80033b4:	3508      	adds	r5, #8
 80033b6:	2d0c      	cmp	r5, #12
 80033b8:	bf38      	it	cc
 80033ba:	250c      	movcc	r5, #12
 80033bc:	2d00      	cmp	r5, #0
 80033be:	4606      	mov	r6, r0
 80033c0:	db01      	blt.n	80033c6 <_malloc_r+0x1a>
 80033c2:	42a9      	cmp	r1, r5
 80033c4:	d903      	bls.n	80033ce <_malloc_r+0x22>
 80033c6:	230c      	movs	r3, #12
 80033c8:	6033      	str	r3, [r6, #0]
 80033ca:	2000      	movs	r0, #0
 80033cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80033ce:	f000 f87d 	bl	80034cc <__malloc_lock>
 80033d2:	4921      	ldr	r1, [pc, #132]	; (8003458 <_malloc_r+0xac>)
 80033d4:	680a      	ldr	r2, [r1, #0]
 80033d6:	4614      	mov	r4, r2
 80033d8:	b99c      	cbnz	r4, 8003402 <_malloc_r+0x56>
 80033da:	4f20      	ldr	r7, [pc, #128]	; (800345c <_malloc_r+0xb0>)
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	b923      	cbnz	r3, 80033ea <_malloc_r+0x3e>
 80033e0:	4621      	mov	r1, r4
 80033e2:	4630      	mov	r0, r6
 80033e4:	f000 f862 	bl	80034ac <_sbrk_r>
 80033e8:	6038      	str	r0, [r7, #0]
 80033ea:	4629      	mov	r1, r5
 80033ec:	4630      	mov	r0, r6
 80033ee:	f000 f85d 	bl	80034ac <_sbrk_r>
 80033f2:	1c43      	adds	r3, r0, #1
 80033f4:	d123      	bne.n	800343e <_malloc_r+0x92>
 80033f6:	230c      	movs	r3, #12
 80033f8:	4630      	mov	r0, r6
 80033fa:	6033      	str	r3, [r6, #0]
 80033fc:	f000 f86c 	bl	80034d8 <__malloc_unlock>
 8003400:	e7e3      	b.n	80033ca <_malloc_r+0x1e>
 8003402:	6823      	ldr	r3, [r4, #0]
 8003404:	1b5b      	subs	r3, r3, r5
 8003406:	d417      	bmi.n	8003438 <_malloc_r+0x8c>
 8003408:	2b0b      	cmp	r3, #11
 800340a:	d903      	bls.n	8003414 <_malloc_r+0x68>
 800340c:	6023      	str	r3, [r4, #0]
 800340e:	441c      	add	r4, r3
 8003410:	6025      	str	r5, [r4, #0]
 8003412:	e004      	b.n	800341e <_malloc_r+0x72>
 8003414:	6863      	ldr	r3, [r4, #4]
 8003416:	42a2      	cmp	r2, r4
 8003418:	bf0c      	ite	eq
 800341a:	600b      	streq	r3, [r1, #0]
 800341c:	6053      	strne	r3, [r2, #4]
 800341e:	4630      	mov	r0, r6
 8003420:	f000 f85a 	bl	80034d8 <__malloc_unlock>
 8003424:	f104 000b 	add.w	r0, r4, #11
 8003428:	1d23      	adds	r3, r4, #4
 800342a:	f020 0007 	bic.w	r0, r0, #7
 800342e:	1ac2      	subs	r2, r0, r3
 8003430:	d0cc      	beq.n	80033cc <_malloc_r+0x20>
 8003432:	1a1b      	subs	r3, r3, r0
 8003434:	50a3      	str	r3, [r4, r2]
 8003436:	e7c9      	b.n	80033cc <_malloc_r+0x20>
 8003438:	4622      	mov	r2, r4
 800343a:	6864      	ldr	r4, [r4, #4]
 800343c:	e7cc      	b.n	80033d8 <_malloc_r+0x2c>
 800343e:	1cc4      	adds	r4, r0, #3
 8003440:	f024 0403 	bic.w	r4, r4, #3
 8003444:	42a0      	cmp	r0, r4
 8003446:	d0e3      	beq.n	8003410 <_malloc_r+0x64>
 8003448:	1a21      	subs	r1, r4, r0
 800344a:	4630      	mov	r0, r6
 800344c:	f000 f82e 	bl	80034ac <_sbrk_r>
 8003450:	3001      	adds	r0, #1
 8003452:	d1dd      	bne.n	8003410 <_malloc_r+0x64>
 8003454:	e7cf      	b.n	80033f6 <_malloc_r+0x4a>
 8003456:	bf00      	nop
 8003458:	2000034c 	.word	0x2000034c
 800345c:	20000350 	.word	0x20000350

08003460 <_realloc_r>:
 8003460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003462:	4607      	mov	r7, r0
 8003464:	4614      	mov	r4, r2
 8003466:	460e      	mov	r6, r1
 8003468:	b921      	cbnz	r1, 8003474 <_realloc_r+0x14>
 800346a:	4611      	mov	r1, r2
 800346c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003470:	f7ff bf9c 	b.w	80033ac <_malloc_r>
 8003474:	b922      	cbnz	r2, 8003480 <_realloc_r+0x20>
 8003476:	f7ff ff4d 	bl	8003314 <_free_r>
 800347a:	4625      	mov	r5, r4
 800347c:	4628      	mov	r0, r5
 800347e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003480:	f000 f830 	bl	80034e4 <_malloc_usable_size_r>
 8003484:	42a0      	cmp	r0, r4
 8003486:	d20f      	bcs.n	80034a8 <_realloc_r+0x48>
 8003488:	4621      	mov	r1, r4
 800348a:	4638      	mov	r0, r7
 800348c:	f7ff ff8e 	bl	80033ac <_malloc_r>
 8003490:	4605      	mov	r5, r0
 8003492:	2800      	cmp	r0, #0
 8003494:	d0f2      	beq.n	800347c <_realloc_r+0x1c>
 8003496:	4631      	mov	r1, r6
 8003498:	4622      	mov	r2, r4
 800349a:	f7ff ff13 	bl	80032c4 <memcpy>
 800349e:	4631      	mov	r1, r6
 80034a0:	4638      	mov	r0, r7
 80034a2:	f7ff ff37 	bl	8003314 <_free_r>
 80034a6:	e7e9      	b.n	800347c <_realloc_r+0x1c>
 80034a8:	4635      	mov	r5, r6
 80034aa:	e7e7      	b.n	800347c <_realloc_r+0x1c>

080034ac <_sbrk_r>:
 80034ac:	b538      	push	{r3, r4, r5, lr}
 80034ae:	2300      	movs	r3, #0
 80034b0:	4d05      	ldr	r5, [pc, #20]	; (80034c8 <_sbrk_r+0x1c>)
 80034b2:	4604      	mov	r4, r0
 80034b4:	4608      	mov	r0, r1
 80034b6:	602b      	str	r3, [r5, #0]
 80034b8:	f7fe f8e0 	bl	800167c <_sbrk>
 80034bc:	1c43      	adds	r3, r0, #1
 80034be:	d102      	bne.n	80034c6 <_sbrk_r+0x1a>
 80034c0:	682b      	ldr	r3, [r5, #0]
 80034c2:	b103      	cbz	r3, 80034c6 <_sbrk_r+0x1a>
 80034c4:	6023      	str	r3, [r4, #0]
 80034c6:	bd38      	pop	{r3, r4, r5, pc}
 80034c8:	200003dc 	.word	0x200003dc

080034cc <__malloc_lock>:
 80034cc:	4801      	ldr	r0, [pc, #4]	; (80034d4 <__malloc_lock+0x8>)
 80034ce:	f000 b811 	b.w	80034f4 <__retarget_lock_acquire_recursive>
 80034d2:	bf00      	nop
 80034d4:	200003e4 	.word	0x200003e4

080034d8 <__malloc_unlock>:
 80034d8:	4801      	ldr	r0, [pc, #4]	; (80034e0 <__malloc_unlock+0x8>)
 80034da:	f000 b80c 	b.w	80034f6 <__retarget_lock_release_recursive>
 80034de:	bf00      	nop
 80034e0:	200003e4 	.word	0x200003e4

080034e4 <_malloc_usable_size_r>:
 80034e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80034e8:	1f18      	subs	r0, r3, #4
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	bfbc      	itt	lt
 80034ee:	580b      	ldrlt	r3, [r1, r0]
 80034f0:	18c0      	addlt	r0, r0, r3
 80034f2:	4770      	bx	lr

080034f4 <__retarget_lock_acquire_recursive>:
 80034f4:	4770      	bx	lr

080034f6 <__retarget_lock_release_recursive>:
 80034f6:	4770      	bx	lr

080034f8 <_init>:
 80034f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034fa:	bf00      	nop
 80034fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80034fe:	bc08      	pop	{r3}
 8003500:	469e      	mov	lr, r3
 8003502:	4770      	bx	lr

08003504 <_fini>:
 8003504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003506:	bf00      	nop
 8003508:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800350a:	bc08      	pop	{r3}
 800350c:	469e      	mov	lr, r3
 800350e:	4770      	bx	lr
