Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu May 30 19:22:43 2019
| Host         : GyxPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: CLK500HZ/Q_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CLK50KHZ/Q_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: CLK5HZ/Q_reg/Q (HIGH)

 There are 113 register/latch pins with no clock driven by root clock pin: CLK9600HZ/Q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: LD/U2/k_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: LD/U2/k_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: LD/U2/k_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: LD/U2/k_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: LD/U2/k_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: LD/U2/k_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 469 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     99.170        0.000                      0                39908        0.104        0.000                      0                39908        0.000        0.000                       0                  5742  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_in                {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 100.000}      200.000         5.000           
  clk_out2_clk_wiz_0  {0.000 52.071}       104.142         9.602           
  clkfbout_clk_wiz_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      165.418        0.000                      0                39859        0.104        0.000                      0                39859       13.360        0.000                       0                  5712  
  clk_out2_clk_wiz_0       99.170        0.000                      0                   47        0.263        0.000                      0                   47       51.571        0.000                       0                    26  
  clkfbout_clk_wiz_0                                                                                                                                                    0.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0      192.012        0.000                      0                    2        2.022        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK5MHZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLK5MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK5MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK5MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK5MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK5MHZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      165.418ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             165.418ns  (required time - arrival time)
  Source:                 LD/U1/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SD/U1/number_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.889ns  (logic 2.503ns (7.386%)  route 31.386ns (92.614%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.174ns = ( 201.174 - 200.000 ) 
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.864ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.930ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          2.122    -0.418    clk_5mhz
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.294 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.273    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.369 r  cpu_clock_BUFG_inst/O
                         net (fo=5637, routed)        1.612     1.981    LD/U1/cpu_clock_BUFG
    SLICE_X47Y116        FDCE                                         r  LD/U1/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDCE (Prop_fdce_C_Q)         0.456     2.437 r  LD/U1/cnt_reg[8]/Q
                         net (fo=5, routed)           0.983     3.420    LD/U1/cnt[8]
    SLICE_X47Y117        LUT4 (Prop_lut4_I3_O)        0.124     3.544 r  LD/U1/L0[12]_i_8/O
                         net (fo=1, routed)           0.667     4.211    LD/U1/L0[12]_i_8_n_0
    SLICE_X47Y117        LUT5 (Prop_lut5_I4_O)        0.124     4.335 r  LD/U1/L0[12]_i_6/O
                         net (fo=1, routed)           0.798     5.133    LD/U1/L0[12]_i_6_n_0
    SLICE_X47Y116        LUT6 (Prop_lut6_I1_O)        0.124     5.257 f  LD/U1/L0[12]_i_3/O
                         net (fo=24, routed)          1.134     6.391    LD/U1/L1_reg[0]_0
    SLICE_X39Y115        LUT6 (Prop_lut6_I0_O)        0.124     6.515 r  LD/U1/L0[12]_i_5/O
                         net (fo=69, routed)          3.419     9.935    SD/U1/cnt_reg[3]_0
    SLICE_X4Y105         LUT5 (Prop_lut5_I2_O)        0.124    10.059 r  SD/U1/Mem_i_75/O
                         net (fo=4, routed)           0.741    10.800    SD/U1/Mem_i_75_n_0
    SLICE_X5Y104         LUT5 (Prop_lut5_I3_O)        0.124    10.924 r  SD/U1/Mem_i_51/O
                         net (fo=2048, routed)       17.147    28.070    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_14_14/DPRA5
    SLICE_X56Y66         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.124    28.194 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_14_14/DP.HIGH/O
                         net (fo=1, routed)           0.000    28.194    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_14_14/DPO1
    SLICE_X56Y66         MUXF7 (Prop_muxf7_I1_O)      0.214    28.408 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_14_14/F7.DP/O
                         net (fo=1, routed)           1.000    29.408    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_14_14_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I3_O)        0.297    29.705 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[14]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    29.705    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[14]_INST_0_i_6_n_0
    SLICE_X51Y65         MUXF7 (Prop_muxf7_I1_O)      0.217    29.922 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[14]_INST_0_i_1/O
                         net (fo=1, routed)           1.329    31.252    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[14]_INST_0_i_1_n_0
    SLICE_X51Y59         LUT6 (Prop_lut6_I0_O)        0.299    31.551 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[14]_INST_0/O
                         net (fo=3, routed)           3.545    35.096    LD/U1/dpo[14]
    SLICE_X4Y106         LUT3 (Prop_lut3_I2_O)        0.152    35.248 r  LD/U1/number[14]_i_1/O
                         net (fo=1, routed)           0.623    35.870    SD/U1/data_in[14]
    SLICE_X5Y106         FDCE                                         r  SD/U1/number_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          1.904   198.884    clk_5mhz
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.100   198.984 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.509   199.493    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.584 r  cpu_clock_BUFG_inst/O
                         net (fo=5637, routed)        1.590   201.174    SD/U1/cpu_clock_BUFG
    SLICE_X5Y106         FDCE                                         r  SD/U1/number_reg[14]/C
                         clock pessimism              0.864   202.037    
                         clock uncertainty           -0.466   201.571    
    SLICE_X5Y106         FDCE (Setup_fdce_C_D)       -0.283   201.288    SD/U1/number_reg[14]
  -------------------------------------------------------------------
                         required time                        201.288    
                         arrival time                         -35.870    
  -------------------------------------------------------------------
                         slack                                165.418    

Slack (MET) :             165.457ns  (required time - arrival time)
  Source:                 LD/U1/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SD/U1/number_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.863ns  (logic 2.469ns (7.291%)  route 31.394ns (92.709%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.173ns = ( 201.173 - 200.000 ) 
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.864ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.930ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          2.122    -0.418    clk_5mhz
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.294 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.273    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.369 r  cpu_clock_BUFG_inst/O
                         net (fo=5637, routed)        1.612     1.981    LD/U1/cpu_clock_BUFG
    SLICE_X47Y116        FDCE                                         r  LD/U1/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDCE (Prop_fdce_C_Q)         0.456     2.437 r  LD/U1/cnt_reg[8]/Q
                         net (fo=5, routed)           0.983     3.420    LD/U1/cnt[8]
    SLICE_X47Y117        LUT4 (Prop_lut4_I3_O)        0.124     3.544 r  LD/U1/L0[12]_i_8/O
                         net (fo=1, routed)           0.667     4.211    LD/U1/L0[12]_i_8_n_0
    SLICE_X47Y117        LUT5 (Prop_lut5_I4_O)        0.124     4.335 r  LD/U1/L0[12]_i_6/O
                         net (fo=1, routed)           0.798     5.133    LD/U1/L0[12]_i_6_n_0
    SLICE_X47Y116        LUT6 (Prop_lut6_I1_O)        0.124     5.257 f  LD/U1/L0[12]_i_3/O
                         net (fo=24, routed)          1.134     6.391    LD/U1/L1_reg[0]_0
    SLICE_X39Y115        LUT6 (Prop_lut6_I0_O)        0.124     6.515 r  LD/U1/L0[12]_i_5/O
                         net (fo=69, routed)          3.419     9.935    SD/U1/cnt_reg[3]_0
    SLICE_X4Y105         LUT5 (Prop_lut5_I2_O)        0.124    10.059 r  SD/U1/Mem_i_75/O
                         net (fo=4, routed)           0.741    10.800    SD/U1/Mem_i_75_n_0
    SLICE_X5Y104         LUT5 (Prop_lut5_I3_O)        0.124    10.924 r  SD/U1/Mem_i_51/O
                         net (fo=2048, routed)       19.411    30.335    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_10_10/DPRA5
    SLICE_X60Y79         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.124    30.459 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_10_10/DP.HIGH/O
                         net (fo=1, routed)           0.000    30.459    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_10_10/DPO1
    SLICE_X60Y79         MUXF7 (Prop_muxf7_I1_O)      0.214    30.673 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_10_10/F7.DP/O
                         net (fo=1, routed)           0.961    31.634    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_10_10_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I1_O)        0.297    31.931 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[10]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    31.931    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[10]_INST_0_i_10_n_0
    SLICE_X57Y79         MUXF7 (Prop_muxf7_I1_O)      0.217    32.148 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[10]_INST_0_i_3/O
                         net (fo=1, routed)           0.582    32.730    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[10]_INST_0_i_3_n_0
    SLICE_X52Y79         LUT6 (Prop_lut6_I3_O)        0.299    33.029 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[10]_INST_0/O
                         net (fo=3, routed)           2.221    35.250    LD/U1/dpo[10]
    SLICE_X7Y107         LUT3 (Prop_lut3_I2_O)        0.118    35.368 r  LD/U1/number[10]_i_1/O
                         net (fo=1, routed)           0.476    35.844    SD/U1/data_in[10]
    SLICE_X5Y107         FDCE                                         r  SD/U1/number_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          1.904   198.884    clk_5mhz
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.100   198.984 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.509   199.493    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.584 r  cpu_clock_BUFG_inst/O
                         net (fo=5637, routed)        1.589   201.173    SD/U1/cpu_clock_BUFG
    SLICE_X5Y107         FDCE                                         r  SD/U1/number_reg[10]/C
                         clock pessimism              0.864   202.036    
                         clock uncertainty           -0.466   201.570    
    SLICE_X5Y107         FDCE (Setup_fdce_C_D)       -0.269   201.301    SD/U1/number_reg[10]
  -------------------------------------------------------------------
                         required time                        201.301    
                         arrival time                         -35.844    
  -------------------------------------------------------------------
                         slack                                165.457    

Slack (MET) :             166.024ns  (required time - arrival time)
  Source:                 LD/U1/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            LD/U1/L7_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.418ns  (logic 2.470ns (7.391%)  route 30.948ns (92.609%))
  Logic Levels:           12  (LUT4=2 LUT5=3 LUT6=4 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.067ns = ( 201.067 - 200.000 ) 
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.881ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.930ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          2.122    -0.418    clk_5mhz
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.294 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.273    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.369 r  cpu_clock_BUFG_inst/O
                         net (fo=5637, routed)        1.612     1.981    LD/U1/cpu_clock_BUFG
    SLICE_X47Y116        FDCE                                         r  LD/U1/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDCE (Prop_fdce_C_Q)         0.456     2.437 r  LD/U1/cnt_reg[8]/Q
                         net (fo=5, routed)           0.983     3.420    LD/U1/cnt[8]
    SLICE_X47Y117        LUT4 (Prop_lut4_I3_O)        0.124     3.544 r  LD/U1/L0[12]_i_8/O
                         net (fo=1, routed)           0.667     4.211    LD/U1/L0[12]_i_8_n_0
    SLICE_X47Y117        LUT5 (Prop_lut5_I4_O)        0.124     4.335 r  LD/U1/L0[12]_i_6/O
                         net (fo=1, routed)           0.798     5.133    LD/U1/L0[12]_i_6_n_0
    SLICE_X47Y116        LUT6 (Prop_lut6_I1_O)        0.124     5.257 f  LD/U1/L0[12]_i_3/O
                         net (fo=24, routed)          1.134     6.391    LD/U1/L1_reg[0]_0
    SLICE_X39Y115        LUT6 (Prop_lut6_I0_O)        0.124     6.515 r  LD/U1/L0[12]_i_5/O
                         net (fo=69, routed)          3.419     9.935    SD/U1/cnt_reg[3]_0
    SLICE_X4Y105         LUT5 (Prop_lut5_I2_O)        0.124    10.059 r  SD/U1/Mem_i_75/O
                         net (fo=4, routed)           0.741    10.800    SD/U1/Mem_i_75_n_0
    SLICE_X5Y104         LUT5 (Prop_lut5_I3_O)        0.124    10.924 r  SD/U1/Mem_i_51/O
                         net (fo=2048, routed)       16.727    27.651    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2048_2175_2_2/DPRA5
    SLICE_X6Y53          RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.124    27.775 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2048_2175_2_2/DP.HIGH/O
                         net (fo=1, routed)           0.000    27.775    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2048_2175_2_2/DPO1
    SLICE_X6Y53          MUXF7 (Prop_muxf7_I1_O)      0.214    27.989 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2048_2175_2_2/F7.DP/O
                         net (fo=1, routed)           0.627    28.616    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2048_2175_2_2_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I5_O)        0.297    28.913 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[2]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    28.913    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[2]_INST_0_i_7_n_0
    SLICE_X7Y57          MUXF7 (Prop_muxf7_I0_O)      0.212    29.125 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.887    30.012    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[2]_INST_0_i_2_n_0
    SLICE_X9Y57          LUT6 (Prop_lut6_I1_O)        0.299    30.311 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[2]_INST_0/O
                         net (fo=4, routed)           3.536    33.846    LD/U1/dpo[2]
    SLICE_X32Y114        LUT4 (Prop_lut4_I3_O)        0.124    33.970 r  LD/U1/L0[8]_i_1/O
                         net (fo=16, routed)          1.429    35.399    LD/U1/led_data[2]
    SLICE_X47Y124        FDPE                                         r  LD/U1/L7_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          1.904   198.884    clk_5mhz
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.100   198.984 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.509   199.493    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.584 r  cpu_clock_BUFG_inst/O
                         net (fo=5637, routed)        1.483   201.067    LD/U1/cpu_clock_BUFG
    SLICE_X47Y124        FDPE                                         r  LD/U1/L7_reg[8]/C
                         clock pessimism              0.881   201.947    
                         clock uncertainty           -0.466   201.481    
    SLICE_X47Y124        FDPE (Setup_fdpe_C_D)       -0.058   201.423    LD/U1/L7_reg[8]
  -------------------------------------------------------------------
                         required time                        201.423    
                         arrival time                         -35.399    
  -------------------------------------------------------------------
                         slack                                166.024    

Slack (MET) :             166.070ns  (required time - arrival time)
  Source:                 LD/U1/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            LD/U1/Lc_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.357ns  (logic 2.470ns (7.405%)  route 30.887ns (92.595%))
  Logic Levels:           12  (LUT4=2 LUT5=3 LUT6=4 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.069ns = ( 201.069 - 200.000 ) 
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.864ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.930ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          2.122    -0.418    clk_5mhz
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.294 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.273    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.369 r  cpu_clock_BUFG_inst/O
                         net (fo=5637, routed)        1.612     1.981    LD/U1/cpu_clock_BUFG
    SLICE_X47Y116        FDCE                                         r  LD/U1/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDCE (Prop_fdce_C_Q)         0.456     2.437 r  LD/U1/cnt_reg[8]/Q
                         net (fo=5, routed)           0.983     3.420    LD/U1/cnt[8]
    SLICE_X47Y117        LUT4 (Prop_lut4_I3_O)        0.124     3.544 r  LD/U1/L0[12]_i_8/O
                         net (fo=1, routed)           0.667     4.211    LD/U1/L0[12]_i_8_n_0
    SLICE_X47Y117        LUT5 (Prop_lut5_I4_O)        0.124     4.335 r  LD/U1/L0[12]_i_6/O
                         net (fo=1, routed)           0.798     5.133    LD/U1/L0[12]_i_6_n_0
    SLICE_X47Y116        LUT6 (Prop_lut6_I1_O)        0.124     5.257 f  LD/U1/L0[12]_i_3/O
                         net (fo=24, routed)          1.134     6.391    LD/U1/L1_reg[0]_0
    SLICE_X39Y115        LUT6 (Prop_lut6_I0_O)        0.124     6.515 r  LD/U1/L0[12]_i_5/O
                         net (fo=69, routed)          3.419     9.935    SD/U1/cnt_reg[3]_0
    SLICE_X4Y105         LUT5 (Prop_lut5_I2_O)        0.124    10.059 r  SD/U1/Mem_i_75/O
                         net (fo=4, routed)           0.741    10.800    SD/U1/Mem_i_75_n_0
    SLICE_X5Y104         LUT5 (Prop_lut5_I3_O)        0.124    10.924 r  SD/U1/Mem_i_51/O
                         net (fo=2048, routed)       16.727    27.651    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2048_2175_2_2/DPRA5
    SLICE_X6Y53          RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.124    27.775 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2048_2175_2_2/DP.HIGH/O
                         net (fo=1, routed)           0.000    27.775    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2048_2175_2_2/DPO1
    SLICE_X6Y53          MUXF7 (Prop_muxf7_I1_O)      0.214    27.989 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2048_2175_2_2/F7.DP/O
                         net (fo=1, routed)           0.627    28.616    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2048_2175_2_2_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I5_O)        0.297    28.913 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[2]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    28.913    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[2]_INST_0_i_7_n_0
    SLICE_X7Y57          MUXF7 (Prop_muxf7_I0_O)      0.212    29.125 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.887    30.012    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[2]_INST_0_i_2_n_0
    SLICE_X9Y57          LUT6 (Prop_lut6_I1_O)        0.299    30.311 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[2]_INST_0/O
                         net (fo=4, routed)           3.536    33.846    LD/U1/dpo[2]
    SLICE_X32Y114        LUT4 (Prop_lut4_I3_O)        0.124    33.970 r  LD/U1/L0[8]_i_1/O
                         net (fo=16, routed)          1.368    35.339    LD/U1/led_data[2]
    SLICE_X43Y124        FDPE                                         r  LD/U1/Lc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          1.904   198.884    clk_5mhz
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.100   198.984 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.509   199.493    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.584 r  cpu_clock_BUFG_inst/O
                         net (fo=5637, routed)        1.485   201.069    LD/U1/cpu_clock_BUFG
    SLICE_X43Y124        FDPE                                         r  LD/U1/Lc_reg[8]/C
                         clock pessimism              0.864   201.932    
                         clock uncertainty           -0.466   201.466    
    SLICE_X43Y124        FDPE (Setup_fdpe_C_D)       -0.058   201.408    LD/U1/Lc_reg[8]
  -------------------------------------------------------------------
                         required time                        201.408    
                         arrival time                         -35.339    
  -------------------------------------------------------------------
                         slack                                166.070    

Slack (MET) :             166.106ns  (required time - arrival time)
  Source:                 LD/U1/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SD/U1/number_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.223ns  (logic 2.501ns (7.528%)  route 30.722ns (92.472%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.173ns = ( 201.173 - 200.000 ) 
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.864ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.930ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          2.122    -0.418    clk_5mhz
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.294 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.273    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.369 r  cpu_clock_BUFG_inst/O
                         net (fo=5637, routed)        1.612     1.981    LD/U1/cpu_clock_BUFG
    SLICE_X47Y116        FDCE                                         r  LD/U1/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDCE (Prop_fdce_C_Q)         0.456     2.437 r  LD/U1/cnt_reg[8]/Q
                         net (fo=5, routed)           0.983     3.420    LD/U1/cnt[8]
    SLICE_X47Y117        LUT4 (Prop_lut4_I3_O)        0.124     3.544 r  LD/U1/L0[12]_i_8/O
                         net (fo=1, routed)           0.667     4.211    LD/U1/L0[12]_i_8_n_0
    SLICE_X47Y117        LUT5 (Prop_lut5_I4_O)        0.124     4.335 r  LD/U1/L0[12]_i_6/O
                         net (fo=1, routed)           0.798     5.133    LD/U1/L0[12]_i_6_n_0
    SLICE_X47Y116        LUT6 (Prop_lut6_I1_O)        0.124     5.257 f  LD/U1/L0[12]_i_3/O
                         net (fo=24, routed)          1.134     6.391    LD/U1/L1_reg[0]_0
    SLICE_X39Y115        LUT6 (Prop_lut6_I0_O)        0.124     6.515 r  LD/U1/L0[12]_i_5/O
                         net (fo=69, routed)          3.419     9.935    SD/U1/cnt_reg[3]_0
    SLICE_X4Y105         LUT5 (Prop_lut5_I2_O)        0.124    10.059 r  SD/U1/Mem_i_75/O
                         net (fo=4, routed)           0.741    10.800    SD/U1/Mem_i_75_n_0
    SLICE_X5Y104         LUT5 (Prop_lut5_I3_O)        0.124    10.924 r  SD/U1/Mem_i_51/O
                         net (fo=2048, routed)       17.321    28.244    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2560_2687_7_7/DPRA5
    SLICE_X60Y63         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.124    28.368 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2560_2687_7_7/DP.HIGH/O
                         net (fo=1, routed)           0.000    28.368    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2560_2687_7_7/DPO1
    SLICE_X60Y63         MUXF7 (Prop_muxf7_I1_O)      0.214    28.582 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2560_2687_7_7/F7.DP/O
                         net (fo=1, routed)           0.989    29.571    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2560_2687_7_7_n_0
    SLICE_X55Y63         LUT6 (Prop_lut6_I5_O)        0.297    29.868 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    29.868    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[7]_INST_0_i_8_n_0
    SLICE_X55Y63         MUXF7 (Prop_muxf7_I1_O)      0.217    30.085 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.958    31.043    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[7]_INST_0_i_2_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I1_O)        0.299    31.342 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[7]_INST_0/O
                         net (fo=3, routed)           3.087    34.429    LD/U1/dpo[7]
    SLICE_X4Y107         LUT3 (Prop_lut3_I2_O)        0.150    34.579 r  LD/U1/number[7]_i_1/O
                         net (fo=1, routed)           0.626    35.205    SD/U1/data_in[7]
    SLICE_X5Y107         FDCE                                         r  SD/U1/number_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          1.904   198.884    clk_5mhz
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.100   198.984 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.509   199.493    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.584 r  cpu_clock_BUFG_inst/O
                         net (fo=5637, routed)        1.589   201.173    SD/U1/cpu_clock_BUFG
    SLICE_X5Y107         FDCE                                         r  SD/U1/number_reg[7]/C
                         clock pessimism              0.864   202.036    
                         clock uncertainty           -0.466   201.570    
    SLICE_X5Y107         FDCE (Setup_fdce_C_D)       -0.260   201.310    SD/U1/number_reg[7]
  -------------------------------------------------------------------
                         required time                        201.310    
                         arrival time                         -35.205    
  -------------------------------------------------------------------
                         slack                                166.106    

Slack (MET) :             166.170ns  (required time - arrival time)
  Source:                 LD/U1/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            LD/U1/L2_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.012ns  (logic 2.503ns (7.582%)  route 30.509ns (92.418%))
  Logic Levels:           12  (LUT4=2 LUT5=3 LUT6=4 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.071ns = ( 201.071 - 200.000 ) 
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.864ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.930ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          2.122    -0.418    clk_5mhz
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.294 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.273    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.369 r  cpu_clock_BUFG_inst/O
                         net (fo=5637, routed)        1.612     1.981    LD/U1/cpu_clock_BUFG
    SLICE_X47Y116        FDCE                                         r  LD/U1/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDCE (Prop_fdce_C_Q)         0.456     2.437 r  LD/U1/cnt_reg[8]/Q
                         net (fo=5, routed)           0.983     3.420    LD/U1/cnt[8]
    SLICE_X47Y117        LUT4 (Prop_lut4_I3_O)        0.124     3.544 r  LD/U1/L0[12]_i_8/O
                         net (fo=1, routed)           0.667     4.211    LD/U1/L0[12]_i_8_n_0
    SLICE_X47Y117        LUT5 (Prop_lut5_I4_O)        0.124     4.335 r  LD/U1/L0[12]_i_6/O
                         net (fo=1, routed)           0.798     5.133    LD/U1/L0[12]_i_6_n_0
    SLICE_X47Y116        LUT6 (Prop_lut6_I1_O)        0.124     5.257 f  LD/U1/L0[12]_i_3/O
                         net (fo=24, routed)          1.134     6.391    LD/U1/L1_reg[0]_0
    SLICE_X39Y115        LUT6 (Prop_lut6_I0_O)        0.124     6.515 r  LD/U1/L0[12]_i_5/O
                         net (fo=69, routed)          3.419     9.935    SD/U1/cnt_reg[3]_0
    SLICE_X4Y105         LUT5 (Prop_lut5_I2_O)        0.124    10.059 r  SD/U1/Mem_i_75/O
                         net (fo=4, routed)           0.741    10.800    SD/U1/Mem_i_75_n_0
    SLICE_X5Y104         LUT5 (Prop_lut5_I3_O)        0.124    10.924 r  SD/U1/Mem_i_51/O
                         net (fo=2048, routed)       16.377    27.301    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2944_3071_1_1/DPRA5
    SLICE_X6Y54          RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.124    27.425 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2944_3071_1_1/DP.HIGH/O
                         net (fo=1, routed)           0.000    27.425    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2944_3071_1_1/DPO1
    SLICE_X6Y54          MUXF7 (Prop_muxf7_I1_O)      0.214    27.639 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2944_3071_1_1/F7.DP/O
                         net (fo=1, routed)           1.306    28.945    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2944_3071_1_1_n_0
    SLICE_X7Y48          LUT6 (Prop_lut6_I0_O)        0.297    29.242 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[1]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    29.242    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[1]_INST_0_i_8_n_0
    SLICE_X7Y48          MUXF7 (Prop_muxf7_I1_O)      0.217    29.459 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.741    30.199    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[1]_INST_0_i_2_n_0
    SLICE_X7Y52          LUT6 (Prop_lut6_I1_O)        0.299    30.498 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[1]_INST_0/O
                         net (fo=4, routed)           2.975    33.474    LD/U1/dpo[1]
    SLICE_X32Y114        LUT4 (Prop_lut4_I3_O)        0.152    33.626 r  LD/U1/L0[4]_i_1/O
                         net (fo=16, routed)          1.367    34.993    LD/U1/led_data[1]
    SLICE_X44Y123        FDPE                                         r  LD/U1/L2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          1.904   198.884    clk_5mhz
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.100   198.984 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.509   199.493    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.584 r  cpu_clock_BUFG_inst/O
                         net (fo=5637, routed)        1.487   201.071    LD/U1/cpu_clock_BUFG
    SLICE_X44Y123        FDPE                                         r  LD/U1/L2_reg[4]/C
                         clock pessimism              0.864   201.934    
                         clock uncertainty           -0.466   201.468    
    SLICE_X44Y123        FDPE (Setup_fdpe_C_D)       -0.305   201.163    LD/U1/L2_reg[4]
  -------------------------------------------------------------------
                         required time                        201.163    
                         arrival time                         -34.993    
  -------------------------------------------------------------------
                         slack                                166.170    

Slack (MET) :             166.178ns  (required time - arrival time)
  Source:                 LD/U1/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            LD/U1/L5_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.034ns  (logic 2.503ns (7.577%)  route 30.531ns (92.423%))
  Logic Levels:           12  (LUT4=2 LUT5=3 LUT6=4 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.069ns = ( 201.069 - 200.000 ) 
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.864ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.930ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          2.122    -0.418    clk_5mhz
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.294 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.273    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.369 r  cpu_clock_BUFG_inst/O
                         net (fo=5637, routed)        1.612     1.981    LD/U1/cpu_clock_BUFG
    SLICE_X47Y116        FDCE                                         r  LD/U1/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDCE (Prop_fdce_C_Q)         0.456     2.437 r  LD/U1/cnt_reg[8]/Q
                         net (fo=5, routed)           0.983     3.420    LD/U1/cnt[8]
    SLICE_X47Y117        LUT4 (Prop_lut4_I3_O)        0.124     3.544 r  LD/U1/L0[12]_i_8/O
                         net (fo=1, routed)           0.667     4.211    LD/U1/L0[12]_i_8_n_0
    SLICE_X47Y117        LUT5 (Prop_lut5_I4_O)        0.124     4.335 r  LD/U1/L0[12]_i_6/O
                         net (fo=1, routed)           0.798     5.133    LD/U1/L0[12]_i_6_n_0
    SLICE_X47Y116        LUT6 (Prop_lut6_I1_O)        0.124     5.257 f  LD/U1/L0[12]_i_3/O
                         net (fo=24, routed)          1.134     6.391    LD/U1/L1_reg[0]_0
    SLICE_X39Y115        LUT6 (Prop_lut6_I0_O)        0.124     6.515 r  LD/U1/L0[12]_i_5/O
                         net (fo=69, routed)          3.419     9.935    SD/U1/cnt_reg[3]_0
    SLICE_X4Y105         LUT5 (Prop_lut5_I2_O)        0.124    10.059 r  SD/U1/Mem_i_75/O
                         net (fo=4, routed)           0.741    10.800    SD/U1/Mem_i_75_n_0
    SLICE_X5Y104         LUT5 (Prop_lut5_I3_O)        0.124    10.924 r  SD/U1/Mem_i_51/O
                         net (fo=2048, routed)       16.377    27.301    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2944_3071_1_1/DPRA5
    SLICE_X6Y54          RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.124    27.425 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2944_3071_1_1/DP.HIGH/O
                         net (fo=1, routed)           0.000    27.425    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2944_3071_1_1/DPO1
    SLICE_X6Y54          MUXF7 (Prop_muxf7_I1_O)      0.214    27.639 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2944_3071_1_1/F7.DP/O
                         net (fo=1, routed)           1.306    28.945    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2944_3071_1_1_n_0
    SLICE_X7Y48          LUT6 (Prop_lut6_I0_O)        0.297    29.242 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[1]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    29.242    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[1]_INST_0_i_8_n_0
    SLICE_X7Y48          MUXF7 (Prop_muxf7_I1_O)      0.217    29.459 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.741    30.199    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[1]_INST_0_i_2_n_0
    SLICE_X7Y52          LUT6 (Prop_lut6_I1_O)        0.299    30.498 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[1]_INST_0/O
                         net (fo=4, routed)           2.975    33.474    LD/U1/dpo[1]
    SLICE_X32Y114        LUT4 (Prop_lut4_I3_O)        0.152    33.626 r  LD/U1/L0[4]_i_1/O
                         net (fo=16, routed)          1.390    35.015    LD/U1/led_data[1]
    SLICE_X44Y125        FDPE                                         r  LD/U1/L5_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          1.904   198.884    clk_5mhz
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.100   198.984 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.509   199.493    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.584 r  cpu_clock_BUFG_inst/O
                         net (fo=5637, routed)        1.485   201.069    LD/U1/cpu_clock_BUFG
    SLICE_X44Y125        FDPE                                         r  LD/U1/L5_reg[4]/C
                         clock pessimism              0.864   201.932    
                         clock uncertainty           -0.466   201.466    
    SLICE_X44Y125        FDPE (Setup_fdpe_C_D)       -0.273   201.193    LD/U1/L5_reg[4]
  -------------------------------------------------------------------
                         required time                        201.193    
                         arrival time                         -35.015    
  -------------------------------------------------------------------
                         slack                                166.178    

Slack (MET) :             166.188ns  (required time - arrival time)
  Source:                 LD/U1/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SD/U1/number_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.071ns  (logic 2.501ns (7.563%)  route 30.570ns (92.437%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.092ns = ( 201.092 - 200.000 ) 
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.864ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.930ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          2.122    -0.418    clk_5mhz
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.294 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.273    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.369 r  cpu_clock_BUFG_inst/O
                         net (fo=5637, routed)        1.612     1.981    LD/U1/cpu_clock_BUFG
    SLICE_X47Y116        FDCE                                         r  LD/U1/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDCE (Prop_fdce_C_Q)         0.456     2.437 r  LD/U1/cnt_reg[8]/Q
                         net (fo=5, routed)           0.983     3.420    LD/U1/cnt[8]
    SLICE_X47Y117        LUT4 (Prop_lut4_I3_O)        0.124     3.544 r  LD/U1/L0[12]_i_8/O
                         net (fo=1, routed)           0.667     4.211    LD/U1/L0[12]_i_8_n_0
    SLICE_X47Y117        LUT5 (Prop_lut5_I4_O)        0.124     4.335 r  LD/U1/L0[12]_i_6/O
                         net (fo=1, routed)           0.798     5.133    LD/U1/L0[12]_i_6_n_0
    SLICE_X47Y116        LUT6 (Prop_lut6_I1_O)        0.124     5.257 f  LD/U1/L0[12]_i_3/O
                         net (fo=24, routed)          1.134     6.391    LD/U1/L1_reg[0]_0
    SLICE_X39Y115        LUT6 (Prop_lut6_I0_O)        0.124     6.515 r  LD/U1/L0[12]_i_5/O
                         net (fo=69, routed)          3.419     9.935    SD/U1/cnt_reg[3]_0
    SLICE_X4Y105         LUT5 (Prop_lut5_I2_O)        0.124    10.059 r  SD/U1/Mem_i_75/O
                         net (fo=4, routed)           0.741    10.800    SD/U1/Mem_i_75_n_0
    SLICE_X5Y104         LUT5 (Prop_lut5_I3_O)        0.124    10.924 r  SD/U1/Mem_i_51/O
                         net (fo=2048, routed)       17.812    28.736    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_8_8/DPRA5
    SLICE_X60Y67         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.124    28.860 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_8_8/DP.HIGH/O
                         net (fo=1, routed)           0.000    28.860    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_8_8/DPO1
    SLICE_X60Y67         MUXF7 (Prop_muxf7_I1_O)      0.214    29.074 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_8_8/F7.DP/O
                         net (fo=1, routed)           0.962    30.036    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_8_8_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I0_O)        0.297    30.333 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[8]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    30.333    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[8]_INST_0_i_12_n_0
    SLICE_X55Y67         MUXF7 (Prop_muxf7_I1_O)      0.217    30.550 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[8]_INST_0_i_4/O
                         net (fo=1, routed)           1.076    31.626    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[8]_INST_0_i_4_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I5_O)        0.299    31.925 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[8]_INST_0/O
                         net (fo=3, routed)           2.448    34.372    LD/U1/dpo[8]
    SLICE_X28Y106        LUT3 (Prop_lut3_I2_O)        0.150    34.522 r  LD/U1/number[8]_i_1/O
                         net (fo=1, routed)           0.530    35.052    SD/U1/data_in[8]
    SLICE_X28Y105        FDCE                                         r  SD/U1/number_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          1.904   198.884    clk_5mhz
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.100   198.984 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.509   199.493    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.584 r  cpu_clock_BUFG_inst/O
                         net (fo=5637, routed)        1.508   201.092    SD/U1/cpu_clock_BUFG
    SLICE_X28Y105        FDCE                                         r  SD/U1/number_reg[8]/C
                         clock pessimism              0.864   201.955    
                         clock uncertainty           -0.466   201.489    
    SLICE_X28Y105        FDCE (Setup_fdce_C_D)       -0.249   201.240    SD/U1/number_reg[8]
  -------------------------------------------------------------------
                         required time                        201.240    
                         arrival time                         -35.052    
  -------------------------------------------------------------------
                         slack                                166.188    

Slack (MET) :             166.225ns  (required time - arrival time)
  Source:                 LD/U1/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            BLD/data_buffer_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.393ns  (logic 2.475ns (7.412%)  route 30.918ns (92.588%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.173ns = ( 201.173 - 200.000 ) 
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.864ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.930ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          2.122    -0.418    clk_5mhz
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.294 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.273    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.369 r  cpu_clock_BUFG_inst/O
                         net (fo=5637, routed)        1.612     1.981    LD/U1/cpu_clock_BUFG
    SLICE_X47Y116        FDCE                                         r  LD/U1/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDCE (Prop_fdce_C_Q)         0.456     2.437 r  LD/U1/cnt_reg[8]/Q
                         net (fo=5, routed)           0.983     3.420    LD/U1/cnt[8]
    SLICE_X47Y117        LUT4 (Prop_lut4_I3_O)        0.124     3.544 r  LD/U1/L0[12]_i_8/O
                         net (fo=1, routed)           0.667     4.211    LD/U1/L0[12]_i_8_n_0
    SLICE_X47Y117        LUT5 (Prop_lut5_I4_O)        0.124     4.335 r  LD/U1/L0[12]_i_6/O
                         net (fo=1, routed)           0.798     5.133    LD/U1/L0[12]_i_6_n_0
    SLICE_X47Y116        LUT6 (Prop_lut6_I1_O)        0.124     5.257 f  LD/U1/L0[12]_i_3/O
                         net (fo=24, routed)          1.134     6.391    LD/U1/L1_reg[0]_0
    SLICE_X39Y115        LUT6 (Prop_lut6_I0_O)        0.124     6.515 r  LD/U1/L0[12]_i_5/O
                         net (fo=69, routed)          3.419     9.935    SD/U1/cnt_reg[3]_0
    SLICE_X4Y105         LUT5 (Prop_lut5_I2_O)        0.124    10.059 r  SD/U1/Mem_i_75/O
                         net (fo=4, routed)           0.741    10.800    SD/U1/Mem_i_75_n_0
    SLICE_X5Y104         LUT5 (Prop_lut5_I3_O)        0.124    10.924 r  SD/U1/Mem_i_51/O
                         net (fo=2048, routed)       19.411    30.335    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_10_10/DPRA5
    SLICE_X60Y79         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.124    30.459 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_10_10/DP.HIGH/O
                         net (fo=1, routed)           0.000    30.459    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_10_10/DPO1
    SLICE_X60Y79         MUXF7 (Prop_muxf7_I1_O)      0.214    30.673 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_10_10/F7.DP/O
                         net (fo=1, routed)           0.961    31.634    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_10_10_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I1_O)        0.297    31.931 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[10]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    31.931    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[10]_INST_0_i_10_n_0
    SLICE_X57Y79         MUXF7 (Prop_muxf7_I1_O)      0.217    32.148 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[10]_INST_0_i_3/O
                         net (fo=1, routed)           0.582    32.730    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[10]_INST_0_i_3_n_0
    SLICE_X52Y79         LUT6 (Prop_lut6_I3_O)        0.299    33.029 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[10]_INST_0/O
                         net (fo=3, routed)           2.221    35.250    LD/U1/dpo[10]
    SLICE_X7Y107         LUT3 (Prop_lut3_I2_O)        0.124    35.374 r  LD/U1/data_buffer[10]_i_1__0/O
                         net (fo=1, routed)           0.000    35.374    BLD/bluetooth_rdata[10]
    SLICE_X7Y107         FDCE                                         r  BLD/data_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          1.904   198.884    clk_5mhz
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.100   198.984 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.509   199.493    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.584 r  cpu_clock_BUFG_inst/O
                         net (fo=5637, routed)        1.589   201.173    BLD/cpu_clock_BUFG
    SLICE_X7Y107         FDCE                                         r  BLD/data_buffer_reg[10]/C
                         clock pessimism              0.864   202.036    
                         clock uncertainty           -0.466   201.570    
    SLICE_X7Y107         FDCE (Setup_fdce_C_D)        0.029   201.599    BLD/data_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                        201.599    
                         arrival time                         -35.374    
  -------------------------------------------------------------------
                         slack                                166.225    

Slack (MET) :             166.242ns  (required time - arrival time)
  Source:                 LD/U1/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            LD/U1/La_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.217ns  (logic 2.470ns (7.436%)  route 30.747ns (92.564%))
  Logic Levels:           12  (LUT4=2 LUT5=3 LUT6=4 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.071ns = ( 201.071 - 200.000 ) 
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.864ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.930ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          2.122    -0.418    clk_5mhz
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.294 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.273    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.369 r  cpu_clock_BUFG_inst/O
                         net (fo=5637, routed)        1.612     1.981    LD/U1/cpu_clock_BUFG
    SLICE_X47Y116        FDCE                                         r  LD/U1/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDCE (Prop_fdce_C_Q)         0.456     2.437 r  LD/U1/cnt_reg[8]/Q
                         net (fo=5, routed)           0.983     3.420    LD/U1/cnt[8]
    SLICE_X47Y117        LUT4 (Prop_lut4_I3_O)        0.124     3.544 r  LD/U1/L0[12]_i_8/O
                         net (fo=1, routed)           0.667     4.211    LD/U1/L0[12]_i_8_n_0
    SLICE_X47Y117        LUT5 (Prop_lut5_I4_O)        0.124     4.335 r  LD/U1/L0[12]_i_6/O
                         net (fo=1, routed)           0.798     5.133    LD/U1/L0[12]_i_6_n_0
    SLICE_X47Y116        LUT6 (Prop_lut6_I1_O)        0.124     5.257 f  LD/U1/L0[12]_i_3/O
                         net (fo=24, routed)          1.134     6.391    LD/U1/L1_reg[0]_0
    SLICE_X39Y115        LUT6 (Prop_lut6_I0_O)        0.124     6.515 r  LD/U1/L0[12]_i_5/O
                         net (fo=69, routed)          3.419     9.935    SD/U1/cnt_reg[3]_0
    SLICE_X4Y105         LUT5 (Prop_lut5_I2_O)        0.124    10.059 r  SD/U1/Mem_i_75/O
                         net (fo=4, routed)           0.741    10.800    SD/U1/Mem_i_75_n_0
    SLICE_X5Y104         LUT5 (Prop_lut5_I3_O)        0.124    10.924 r  SD/U1/Mem_i_51/O
                         net (fo=2048, routed)       16.727    27.651    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2048_2175_2_2/DPRA5
    SLICE_X6Y53          RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.124    27.775 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2048_2175_2_2/DP.HIGH/O
                         net (fo=1, routed)           0.000    27.775    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2048_2175_2_2/DPO1
    SLICE_X6Y53          MUXF7 (Prop_muxf7_I1_O)      0.214    27.989 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2048_2175_2_2/F7.DP/O
                         net (fo=1, routed)           0.627    28.616    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2048_2175_2_2_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I5_O)        0.297    28.913 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[2]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    28.913    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[2]_INST_0_i_7_n_0
    SLICE_X7Y57          MUXF7 (Prop_muxf7_I0_O)      0.212    29.125 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.887    30.012    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[2]_INST_0_i_2_n_0
    SLICE_X9Y57          LUT6 (Prop_lut6_I1_O)        0.299    30.311 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[2]_INST_0/O
                         net (fo=4, routed)           3.536    33.846    LD/U1/dpo[2]
    SLICE_X32Y114        LUT4 (Prop_lut4_I3_O)        0.124    33.970 r  LD/U1/L0[8]_i_1/O
                         net (fo=16, routed)          1.228    35.199    LD/U1/led_data[2]
    SLICE_X42Y123        FDPE                                         r  LD/U1/La_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          1.904   198.884    clk_5mhz
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.100   198.984 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.509   199.493    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.584 r  cpu_clock_BUFG_inst/O
                         net (fo=5637, routed)        1.487   201.071    LD/U1/cpu_clock_BUFG
    SLICE_X42Y123        FDPE                                         r  LD/U1/La_reg[8]/C
                         clock pessimism              0.864   201.934    
                         clock uncertainty           -0.466   201.468    
    SLICE_X42Y123        FDPE (Setup_fdpe_C_D)       -0.028   201.440    LD/U1/La_reg[8]
  -------------------------------------------------------------------
                         required time                        201.440    
                         arrival time                         -35.199    
  -------------------------------------------------------------------
                         slack                                166.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 CLK5HZ/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5HZ/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          0.565    -0.599    CLK5HZ/clk_out1
    SLICE_X53Y99         FDRE                                         r  CLK5HZ/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  CLK5HZ/cnt_reg[15]/Q
                         net (fo=2, routed)           0.117    -0.341    CLK5HZ/cnt_reg[15]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.181 r  CLK5HZ/cnt_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.180    CLK5HZ/cnt_reg[12]_i_1__1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.126 r  CLK5HZ/cnt_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.126    CLK5HZ/cnt_reg[16]_i_1__1_n_7
    SLICE_X53Y100        FDRE                                         r  CLK5HZ/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          0.828    -0.844    CLK5HZ/clk_out1
    SLICE_X53Y100        FDRE                                         r  CLK5HZ/cnt_reg[16]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105    -0.230    CLK5HZ/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 LD/U1/L4_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            LD/U1/L41_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.484ns
    Source Clock Delay      (SCD):    0.383ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          0.723    -0.440    clk_5mhz
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.045    -0.395 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.202    -0.193    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  cpu_clock_BUFG_inst/O
                         net (fo=5637, routed)        0.550     0.383    LD/U1/cpu_clock_BUFG
    SLICE_X47Y123        FDPE                                         r  LD/U1/L4_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y123        FDPE (Prop_fdpe_C_Q)         0.141     0.524 r  LD/U1/L4_reg[4]/Q
                         net (fo=1, routed)           0.054     0.578    LD/U1/L4[4]
    SLICE_X46Y123        FDPE                                         r  LD/U1/L41_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          1.028    -0.645    clk_5mhz
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.589 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.226    -0.362    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.333 r  cpu_clock_BUFG_inst/O
                         net (fo=5637, routed)        0.817     0.484    LD/U1/cpu_clock_BUFG
    SLICE_X46Y123        FDPE                                         r  LD/U1/L41_reg[4]/C
                         clock pessimism             -0.089     0.396    
    SLICE_X46Y123        FDPE (Hold_fdpe_C_D)         0.076     0.472    LD/U1/L41_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.472    
                         arrival time                           0.578    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 CLK5HZ/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5HZ/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          0.565    -0.599    CLK5HZ/clk_out1
    SLICE_X53Y99         FDRE                                         r  CLK5HZ/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  CLK5HZ/cnt_reg[15]/Q
                         net (fo=2, routed)           0.117    -0.341    CLK5HZ/cnt_reg[15]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.181 r  CLK5HZ/cnt_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.180    CLK5HZ/cnt_reg[12]_i_1__1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.115 r  CLK5HZ/cnt_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    -0.115    CLK5HZ/cnt_reg[16]_i_1__1_n_5
    SLICE_X53Y100        FDRE                                         r  CLK5HZ/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          0.828    -0.844    CLK5HZ/clk_out1
    SLICE_X53Y100        FDRE                                         r  CLK5HZ/cnt_reg[18]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105    -0.230    CLK5HZ/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 CLK5HZ/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5HZ/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          0.565    -0.599    CLK5HZ/clk_out1
    SLICE_X53Y99         FDRE                                         r  CLK5HZ/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  CLK5HZ/cnt_reg[15]/Q
                         net (fo=2, routed)           0.117    -0.341    CLK5HZ/cnt_reg[15]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.181 r  CLK5HZ/cnt_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.180    CLK5HZ/cnt_reg[12]_i_1__1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.090 r  CLK5HZ/cnt_reg[16]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    -0.090    CLK5HZ/cnt_reg[16]_i_1__1_n_6
    SLICE_X53Y100        FDRE                                         r  CLK5HZ/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          0.828    -0.844    CLK5HZ/clk_out1
    SLICE_X53Y100        FDRE                                         r  CLK5HZ/cnt_reg[17]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105    -0.230    CLK5HZ/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 CLK5HZ/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5HZ/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          0.565    -0.599    CLK5HZ/clk_out1
    SLICE_X53Y99         FDRE                                         r  CLK5HZ/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  CLK5HZ/cnt_reg[15]/Q
                         net (fo=2, routed)           0.117    -0.341    CLK5HZ/cnt_reg[15]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.181 r  CLK5HZ/cnt_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.180    CLK5HZ/cnt_reg[12]_i_1__1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.090 r  CLK5HZ/cnt_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.090    CLK5HZ/cnt_reg[16]_i_1__1_n_4
    SLICE_X53Y100        FDRE                                         r  CLK5HZ/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          0.828    -0.844    CLK5HZ/clk_out1
    SLICE_X53Y100        FDRE                                         r  CLK5HZ/cnt_reg[19]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105    -0.230    CLK5HZ/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 CLK5HZ/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5HZ/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.394ns (76.968%)  route 0.118ns (23.032%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          0.565    -0.599    CLK5HZ/clk_out1
    SLICE_X53Y99         FDRE                                         r  CLK5HZ/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  CLK5HZ/cnt_reg[15]/Q
                         net (fo=2, routed)           0.117    -0.341    CLK5HZ/cnt_reg[15]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.181 r  CLK5HZ/cnt_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.180    CLK5HZ/cnt_reg[12]_i_1__1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.141 r  CLK5HZ/cnt_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.141    CLK5HZ/cnt_reg[16]_i_1__1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.087 r  CLK5HZ/cnt_reg[20]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.087    CLK5HZ/cnt_reg[20]_i_1__1_n_7
    SLICE_X53Y101        FDRE                                         r  CLK5HZ/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          0.828    -0.844    CLK5HZ/clk_out1
    SLICE_X53Y101        FDRE                                         r  CLK5HZ/cnt_reg[20]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X53Y101        FDRE (Hold_fdre_C_D)         0.105    -0.230    CLK5HZ/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 LD/U1/L6_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            LD/U1/L61_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.201%)  route 0.097ns (40.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.484ns
    Source Clock Delay      (SCD):    0.383ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          0.723    -0.440    clk_5mhz
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.045    -0.395 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.202    -0.193    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  cpu_clock_BUFG_inst/O
                         net (fo=5637, routed)        0.550     0.383    LD/U1/cpu_clock_BUFG
    SLICE_X49Y123        FDPE                                         r  LD/U1/L6_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y123        FDPE (Prop_fdpe_C_Q)         0.141     0.524 r  LD/U1/L6_reg[8]/Q
                         net (fo=1, routed)           0.097     0.621    LD/U1/L6[8]
    SLICE_X46Y123        FDPE                                         r  LD/U1/L61_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          1.028    -0.645    clk_5mhz
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.589 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.226    -0.362    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.333 r  cpu_clock_BUFG_inst/O
                         net (fo=5637, routed)        0.817     0.484    LD/U1/cpu_clock_BUFG
    SLICE_X46Y123        FDPE                                         r  LD/U1/L61_reg[8]/C
                         clock pessimism             -0.089     0.396    
    SLICE_X46Y123        FDPE (Hold_fdpe_C_D)         0.076     0.472    LD/U1/L61_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.472    
                         arrival time                           0.621    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 IPD/U0/flag2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            IPD/U0/Interrupt_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.525ns
    Source Clock Delay      (SCD):    0.423ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          0.723    -0.440    clk_5mhz
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.045    -0.395 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.202    -0.193    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  cpu_clock_BUFG_inst/O
                         net (fo=5637, routed)        0.590     0.423    IPD/U0/cpu_clock_BUFG
    SLICE_X7Y129         FDCE                                         r  IPD/U0/flag2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y129         FDCE (Prop_fdce_C_Q)         0.141     0.564 f  IPD/U0/flag2_reg/Q
                         net (fo=2, routed)           0.098     0.662    IPD/U0/flag2
    SLICE_X6Y129         LUT2 (Prop_lut2_I1_O)        0.045     0.707 r  IPD/U0/Interrupt_i_1/O
                         net (fo=1, routed)           0.000     0.707    IPD/U0/Interrupt_i_1_n_0
    SLICE_X6Y129         FDCE                                         r  IPD/U0/Interrupt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          1.028    -0.645    clk_5mhz
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.589 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.226    -0.362    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.333 r  cpu_clock_BUFG_inst/O
                         net (fo=5637, routed)        0.858     0.525    IPD/U0/cpu_clock_BUFG
    SLICE_X6Y129         FDCE                                         r  IPD/U0/Interrupt_reg/C
                         clock pessimism             -0.090     0.436    
    SLICE_X6Y129         FDCE (Hold_fdce_C_D)         0.120     0.556    IPD/U0/Interrupt_reg
  -------------------------------------------------------------------
                         required time                         -0.556    
                         arrival time                           0.707    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 cpu/ALUOut/out_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/PC/out_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.740%)  route 0.101ns (35.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.499ns
    Source Clock Delay      (SCD):    0.397ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          0.723    -0.440    clk_5mhz
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.045    -0.395 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.202    -0.193    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  cpu_clock_BUFG_inst/O
                         net (fo=5637, routed)        0.564     0.397    cpu/ALUOut/cpu_clock_BUFG
    SLICE_X9Y118         FDCE                                         r  cpu/ALUOut/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDCE (Prop_fdce_C_Q)         0.141     0.538 r  cpu/ALUOut/out_reg[31]/Q
                         net (fo=2, routed)           0.101     0.639    cpu/SM/out_reg[31]_1[31]
    SLICE_X8Y118         LUT5 (Prop_lut5_I2_O)        0.045     0.684 r  cpu/SM/out[31]_i_2__0/O
                         net (fo=1, routed)           0.000     0.684    cpu/PC/D[31]
    SLICE_X8Y118         FDCE                                         r  cpu/PC/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          1.028    -0.645    clk_5mhz
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.589 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.226    -0.362    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.333 r  cpu_clock_BUFG_inst/O
                         net (fo=5637, routed)        0.833     0.499    cpu/PC/cpu_clock_BUFG
    SLICE_X8Y118         FDCE                                         r  cpu/PC/out_reg[31]/C
                         clock pessimism             -0.090     0.410    
    SLICE_X8Y118         FDCE (Hold_fdce_C_D)         0.121     0.531    cpu/PC/out_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.531    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 LD/U1/L2_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            LD/U1/L21_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.065%)  route 0.102ns (41.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.487ns
    Source Clock Delay      (SCD):    0.385ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          0.723    -0.440    clk_5mhz
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.045    -0.395 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.202    -0.193    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  cpu_clock_BUFG_inst/O
                         net (fo=5637, routed)        0.552     0.385    LD/U1/cpu_clock_BUFG
    SLICE_X48Y121        FDPE                                         r  LD/U1/L2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y121        FDPE (Prop_fdpe_C_Q)         0.141     0.526 r  LD/U1/L2_reg[8]/Q
                         net (fo=1, routed)           0.102     0.627    LD/U1/L2[8]
    SLICE_X47Y121        FDPE                                         r  LD/U1/L21_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          1.028    -0.645    clk_5mhz
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.589 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.226    -0.362    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.333 r  cpu_clock_BUFG_inst/O
                         net (fo=5637, routed)        0.821     0.487    LD/U1/cpu_clock_BUFG
    SLICE_X47Y121        FDPE                                         r  LD/U1/L21_reg[8]/C
                         clock pessimism             -0.089     0.399    
    SLICE_X47Y121        FDPE (Hold_fdpe_C_D)         0.075     0.474    LD/U1/L21_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.474    
                         arrival time                           0.627    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   CLK5MHZ/inst/clkout1_buf/I
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    cpu_clock_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X29Y112    cpu/IRD/R/out_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X9Y111     cpu/IRD/R/out_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X29Y115    cpu/IRD/R/out_reg[16]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X11Y112    cpu/IRD/R/out_reg[17]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X31Y108    cpu/IRD/R/out_reg[18]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X28Y108    cpu/IRD/R/out_reg[19]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X7Y113     cpu/IRD/R/out_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X10Y58     Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2816_2943_9_9/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X10Y58     Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2816_2943_9_9/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X10Y58     Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2816_2943_9_9/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X54Y82     Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_20_20/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X54Y82     Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_20_20/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X8Y112     Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3584_3711_17_17/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X8Y112     Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3584_3711_17_17/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X8Y112     Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3584_3711_17_17/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X8Y112     Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3584_3711_17_17/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X42Y55     Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3840_3967_7_7/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X50Y85     Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1152_1279_20_20/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X50Y85     Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1152_1279_20_20/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X50Y68     Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_8_8/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X50Y68     Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_8_8/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X38Y113    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_26_26/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X38Y113    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_26_26/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X38Y113    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_26_26/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X38Y113    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_26_26/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X14Y75     Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2048_2175_15_15/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X14Y75     Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2048_2175_15_15/DP.LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       99.170ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       51.571ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             99.170ns  (required time - arrival time)
  Source:                 CLK9600HZ/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Destination:            CLK9600HZ/cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104.142ns  (clk_out2_clk_wiz_0 rise@104.142ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 0.890ns (22.262%)  route 3.108ns (77.738%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 102.627 - 104.142 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.847ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          1.626    -0.914    CLK9600HZ/clk_out2
    SLICE_X54Y97         FDRE                                         r  CLK9600HZ/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  CLK9600HZ/cnt_reg[14]/Q
                         net (fo=2, routed)           0.857     0.461    CLK9600HZ/cnt_reg[14]
    SLICE_X55Y97         LUT4 (Prop_lut4_I2_O)        0.124     0.585 f  CLK9600HZ/cnt[0]_i_6/O
                         net (fo=1, routed)           0.638     1.223    CLK9600HZ/cnt[0]_i_6_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I0_O)        0.124     1.347 f  CLK9600HZ/cnt[0]_i_4/O
                         net (fo=1, routed)           0.445     1.792    CLK9600HZ/cnt[0]_i_4_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I5_O)        0.124     1.916 r  CLK9600HZ/cnt[0]_i_1/O
                         net (fo=24, routed)          1.168     3.084    CLK9600HZ/cnt[0]_i_1_n_0
    SLICE_X54Y99         FDRE                                         r  CLK9600HZ/cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    104.142   104.142 r  
    E3                                                0.000   104.142 r  clk_in (IN)
                         net (fo=0)                   0.000   104.142    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   105.553 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   106.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    99.391 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   101.030    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.121 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          1.505   102.627    CLK9600HZ/clk_out2
    SLICE_X54Y99         FDRE                                         r  CLK9600HZ/cnt_reg[20]/C
                         clock pessimism              0.576   103.203    
                         clock uncertainty           -0.425   102.778    
    SLICE_X54Y99         FDRE (Setup_fdre_C_R)       -0.524   102.254    CLK9600HZ/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                        102.254    
                         arrival time                          -3.084    
  -------------------------------------------------------------------
                         slack                                 99.170    

Slack (MET) :             99.170ns  (required time - arrival time)
  Source:                 CLK9600HZ/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Destination:            CLK9600HZ/cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104.142ns  (clk_out2_clk_wiz_0 rise@104.142ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 0.890ns (22.262%)  route 3.108ns (77.738%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 102.627 - 104.142 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.847ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          1.626    -0.914    CLK9600HZ/clk_out2
    SLICE_X54Y97         FDRE                                         r  CLK9600HZ/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  CLK9600HZ/cnt_reg[14]/Q
                         net (fo=2, routed)           0.857     0.461    CLK9600HZ/cnt_reg[14]
    SLICE_X55Y97         LUT4 (Prop_lut4_I2_O)        0.124     0.585 f  CLK9600HZ/cnt[0]_i_6/O
                         net (fo=1, routed)           0.638     1.223    CLK9600HZ/cnt[0]_i_6_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I0_O)        0.124     1.347 f  CLK9600HZ/cnt[0]_i_4/O
                         net (fo=1, routed)           0.445     1.792    CLK9600HZ/cnt[0]_i_4_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I5_O)        0.124     1.916 r  CLK9600HZ/cnt[0]_i_1/O
                         net (fo=24, routed)          1.168     3.084    CLK9600HZ/cnt[0]_i_1_n_0
    SLICE_X54Y99         FDRE                                         r  CLK9600HZ/cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    104.142   104.142 r  
    E3                                                0.000   104.142 r  clk_in (IN)
                         net (fo=0)                   0.000   104.142    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   105.553 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   106.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    99.391 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   101.030    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.121 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          1.505   102.627    CLK9600HZ/clk_out2
    SLICE_X54Y99         FDRE                                         r  CLK9600HZ/cnt_reg[21]/C
                         clock pessimism              0.576   103.203    
                         clock uncertainty           -0.425   102.778    
    SLICE_X54Y99         FDRE (Setup_fdre_C_R)       -0.524   102.254    CLK9600HZ/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                        102.254    
                         arrival time                          -3.084    
  -------------------------------------------------------------------
                         slack                                 99.170    

Slack (MET) :             99.170ns  (required time - arrival time)
  Source:                 CLK9600HZ/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Destination:            CLK9600HZ/cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104.142ns  (clk_out2_clk_wiz_0 rise@104.142ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 0.890ns (22.262%)  route 3.108ns (77.738%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 102.627 - 104.142 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.847ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          1.626    -0.914    CLK9600HZ/clk_out2
    SLICE_X54Y97         FDRE                                         r  CLK9600HZ/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  CLK9600HZ/cnt_reg[14]/Q
                         net (fo=2, routed)           0.857     0.461    CLK9600HZ/cnt_reg[14]
    SLICE_X55Y97         LUT4 (Prop_lut4_I2_O)        0.124     0.585 f  CLK9600HZ/cnt[0]_i_6/O
                         net (fo=1, routed)           0.638     1.223    CLK9600HZ/cnt[0]_i_6_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I0_O)        0.124     1.347 f  CLK9600HZ/cnt[0]_i_4/O
                         net (fo=1, routed)           0.445     1.792    CLK9600HZ/cnt[0]_i_4_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I5_O)        0.124     1.916 r  CLK9600HZ/cnt[0]_i_1/O
                         net (fo=24, routed)          1.168     3.084    CLK9600HZ/cnt[0]_i_1_n_0
    SLICE_X54Y99         FDRE                                         r  CLK9600HZ/cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    104.142   104.142 r  
    E3                                                0.000   104.142 r  clk_in (IN)
                         net (fo=0)                   0.000   104.142    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   105.553 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   106.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    99.391 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   101.030    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.121 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          1.505   102.627    CLK9600HZ/clk_out2
    SLICE_X54Y99         FDRE                                         r  CLK9600HZ/cnt_reg[22]/C
                         clock pessimism              0.576   103.203    
                         clock uncertainty           -0.425   102.778    
    SLICE_X54Y99         FDRE (Setup_fdre_C_R)       -0.524   102.254    CLK9600HZ/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                        102.254    
                         arrival time                          -3.084    
  -------------------------------------------------------------------
                         slack                                 99.170    

Slack (MET) :             99.308ns  (required time - arrival time)
  Source:                 CLK9600HZ/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Destination:            CLK9600HZ/cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104.142ns  (clk_out2_clk_wiz_0 rise@104.142ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 0.890ns (23.060%)  route 2.970ns (76.940%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 102.627 - 104.142 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.847ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          1.626    -0.914    CLK9600HZ/clk_out2
    SLICE_X54Y97         FDRE                                         r  CLK9600HZ/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  CLK9600HZ/cnt_reg[14]/Q
                         net (fo=2, routed)           0.857     0.461    CLK9600HZ/cnt_reg[14]
    SLICE_X55Y97         LUT4 (Prop_lut4_I2_O)        0.124     0.585 f  CLK9600HZ/cnt[0]_i_6/O
                         net (fo=1, routed)           0.638     1.223    CLK9600HZ/cnt[0]_i_6_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I0_O)        0.124     1.347 f  CLK9600HZ/cnt[0]_i_4/O
                         net (fo=1, routed)           0.445     1.792    CLK9600HZ/cnt[0]_i_4_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I5_O)        0.124     1.916 r  CLK9600HZ/cnt[0]_i_1/O
                         net (fo=24, routed)          1.029     2.946    CLK9600HZ/cnt[0]_i_1_n_0
    SLICE_X54Y98         FDRE                                         r  CLK9600HZ/cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    104.142   104.142 r  
    E3                                                0.000   104.142 r  clk_in (IN)
                         net (fo=0)                   0.000   104.142    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   105.553 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   106.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    99.391 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   101.030    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.121 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          1.505   102.627    CLK9600HZ/clk_out2
    SLICE_X54Y98         FDRE                                         r  CLK9600HZ/cnt_reg[16]/C
                         clock pessimism              0.576   103.203    
                         clock uncertainty           -0.425   102.778    
    SLICE_X54Y98         FDRE (Setup_fdre_C_R)       -0.524   102.254    CLK9600HZ/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        102.254    
                         arrival time                          -2.946    
  -------------------------------------------------------------------
                         slack                                 99.308    

Slack (MET) :             99.308ns  (required time - arrival time)
  Source:                 CLK9600HZ/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Destination:            CLK9600HZ/cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104.142ns  (clk_out2_clk_wiz_0 rise@104.142ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 0.890ns (23.060%)  route 2.970ns (76.940%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 102.627 - 104.142 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.847ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          1.626    -0.914    CLK9600HZ/clk_out2
    SLICE_X54Y97         FDRE                                         r  CLK9600HZ/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  CLK9600HZ/cnt_reg[14]/Q
                         net (fo=2, routed)           0.857     0.461    CLK9600HZ/cnt_reg[14]
    SLICE_X55Y97         LUT4 (Prop_lut4_I2_O)        0.124     0.585 f  CLK9600HZ/cnt[0]_i_6/O
                         net (fo=1, routed)           0.638     1.223    CLK9600HZ/cnt[0]_i_6_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I0_O)        0.124     1.347 f  CLK9600HZ/cnt[0]_i_4/O
                         net (fo=1, routed)           0.445     1.792    CLK9600HZ/cnt[0]_i_4_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I5_O)        0.124     1.916 r  CLK9600HZ/cnt[0]_i_1/O
                         net (fo=24, routed)          1.029     2.946    CLK9600HZ/cnt[0]_i_1_n_0
    SLICE_X54Y98         FDRE                                         r  CLK9600HZ/cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    104.142   104.142 r  
    E3                                                0.000   104.142 r  clk_in (IN)
                         net (fo=0)                   0.000   104.142    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   105.553 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   106.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    99.391 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   101.030    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.121 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          1.505   102.627    CLK9600HZ/clk_out2
    SLICE_X54Y98         FDRE                                         r  CLK9600HZ/cnt_reg[17]/C
                         clock pessimism              0.576   103.203    
                         clock uncertainty           -0.425   102.778    
    SLICE_X54Y98         FDRE (Setup_fdre_C_R)       -0.524   102.254    CLK9600HZ/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        102.254    
                         arrival time                          -2.946    
  -------------------------------------------------------------------
                         slack                                 99.308    

Slack (MET) :             99.308ns  (required time - arrival time)
  Source:                 CLK9600HZ/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Destination:            CLK9600HZ/cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104.142ns  (clk_out2_clk_wiz_0 rise@104.142ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 0.890ns (23.060%)  route 2.970ns (76.940%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 102.627 - 104.142 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.847ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          1.626    -0.914    CLK9600HZ/clk_out2
    SLICE_X54Y97         FDRE                                         r  CLK9600HZ/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  CLK9600HZ/cnt_reg[14]/Q
                         net (fo=2, routed)           0.857     0.461    CLK9600HZ/cnt_reg[14]
    SLICE_X55Y97         LUT4 (Prop_lut4_I2_O)        0.124     0.585 f  CLK9600HZ/cnt[0]_i_6/O
                         net (fo=1, routed)           0.638     1.223    CLK9600HZ/cnt[0]_i_6_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I0_O)        0.124     1.347 f  CLK9600HZ/cnt[0]_i_4/O
                         net (fo=1, routed)           0.445     1.792    CLK9600HZ/cnt[0]_i_4_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I5_O)        0.124     1.916 r  CLK9600HZ/cnt[0]_i_1/O
                         net (fo=24, routed)          1.029     2.946    CLK9600HZ/cnt[0]_i_1_n_0
    SLICE_X54Y98         FDRE                                         r  CLK9600HZ/cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    104.142   104.142 r  
    E3                                                0.000   104.142 r  clk_in (IN)
                         net (fo=0)                   0.000   104.142    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   105.553 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   106.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    99.391 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   101.030    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.121 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          1.505   102.627    CLK9600HZ/clk_out2
    SLICE_X54Y98         FDRE                                         r  CLK9600HZ/cnt_reg[18]/C
                         clock pessimism              0.576   103.203    
                         clock uncertainty           -0.425   102.778    
    SLICE_X54Y98         FDRE (Setup_fdre_C_R)       -0.524   102.254    CLK9600HZ/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        102.254    
                         arrival time                          -2.946    
  -------------------------------------------------------------------
                         slack                                 99.308    

Slack (MET) :             99.308ns  (required time - arrival time)
  Source:                 CLK9600HZ/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Destination:            CLK9600HZ/cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104.142ns  (clk_out2_clk_wiz_0 rise@104.142ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 0.890ns (23.060%)  route 2.970ns (76.940%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 102.627 - 104.142 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.847ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          1.626    -0.914    CLK9600HZ/clk_out2
    SLICE_X54Y97         FDRE                                         r  CLK9600HZ/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  CLK9600HZ/cnt_reg[14]/Q
                         net (fo=2, routed)           0.857     0.461    CLK9600HZ/cnt_reg[14]
    SLICE_X55Y97         LUT4 (Prop_lut4_I2_O)        0.124     0.585 f  CLK9600HZ/cnt[0]_i_6/O
                         net (fo=1, routed)           0.638     1.223    CLK9600HZ/cnt[0]_i_6_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I0_O)        0.124     1.347 f  CLK9600HZ/cnt[0]_i_4/O
                         net (fo=1, routed)           0.445     1.792    CLK9600HZ/cnt[0]_i_4_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I5_O)        0.124     1.916 r  CLK9600HZ/cnt[0]_i_1/O
                         net (fo=24, routed)          1.029     2.946    CLK9600HZ/cnt[0]_i_1_n_0
    SLICE_X54Y98         FDRE                                         r  CLK9600HZ/cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    104.142   104.142 r  
    E3                                                0.000   104.142 r  clk_in (IN)
                         net (fo=0)                   0.000   104.142    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   105.553 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   106.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    99.391 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   101.030    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.121 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          1.505   102.627    CLK9600HZ/clk_out2
    SLICE_X54Y98         FDRE                                         r  CLK9600HZ/cnt_reg[19]/C
                         clock pessimism              0.576   103.203    
                         clock uncertainty           -0.425   102.778    
    SLICE_X54Y98         FDRE (Setup_fdre_C_R)       -0.524   102.254    CLK9600HZ/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                        102.254    
                         arrival time                          -2.946    
  -------------------------------------------------------------------
                         slack                                 99.308    

Slack (MET) :             99.482ns  (required time - arrival time)
  Source:                 CLK9600HZ/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Destination:            CLK9600HZ/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104.142ns  (clk_out2_clk_wiz_0 rise@104.142ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.890ns (23.981%)  route 2.821ns (76.019%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 102.627 - 104.142 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.847ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          1.626    -0.914    CLK9600HZ/clk_out2
    SLICE_X54Y97         FDRE                                         r  CLK9600HZ/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  CLK9600HZ/cnt_reg[14]/Q
                         net (fo=2, routed)           0.857     0.461    CLK9600HZ/cnt_reg[14]
    SLICE_X55Y97         LUT4 (Prop_lut4_I2_O)        0.124     0.585 f  CLK9600HZ/cnt[0]_i_6/O
                         net (fo=1, routed)           0.638     1.223    CLK9600HZ/cnt[0]_i_6_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I0_O)        0.124     1.347 f  CLK9600HZ/cnt[0]_i_4/O
                         net (fo=1, routed)           0.445     1.792    CLK9600HZ/cnt[0]_i_4_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I5_O)        0.124     1.916 r  CLK9600HZ/cnt[0]_i_1/O
                         net (fo=24, routed)          0.881     2.798    CLK9600HZ/cnt[0]_i_1_n_0
    SLICE_X54Y97         FDRE                                         r  CLK9600HZ/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    104.142   104.142 r  
    E3                                                0.000   104.142 r  clk_in (IN)
                         net (fo=0)                   0.000   104.142    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   105.553 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   106.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    99.391 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   101.030    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.121 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          1.505   102.627    CLK9600HZ/clk_out2
    SLICE_X54Y97         FDRE                                         r  CLK9600HZ/cnt_reg[12]/C
                         clock pessimism              0.601   103.228    
                         clock uncertainty           -0.425   102.803    
    SLICE_X54Y97         FDRE (Setup_fdre_C_R)       -0.524   102.279    CLK9600HZ/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                        102.279    
                         arrival time                          -2.798    
  -------------------------------------------------------------------
                         slack                                 99.482    

Slack (MET) :             99.482ns  (required time - arrival time)
  Source:                 CLK9600HZ/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Destination:            CLK9600HZ/cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104.142ns  (clk_out2_clk_wiz_0 rise@104.142ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.890ns (23.981%)  route 2.821ns (76.019%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 102.627 - 104.142 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.847ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          1.626    -0.914    CLK9600HZ/clk_out2
    SLICE_X54Y97         FDRE                                         r  CLK9600HZ/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  CLK9600HZ/cnt_reg[14]/Q
                         net (fo=2, routed)           0.857     0.461    CLK9600HZ/cnt_reg[14]
    SLICE_X55Y97         LUT4 (Prop_lut4_I2_O)        0.124     0.585 f  CLK9600HZ/cnt[0]_i_6/O
                         net (fo=1, routed)           0.638     1.223    CLK9600HZ/cnt[0]_i_6_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I0_O)        0.124     1.347 f  CLK9600HZ/cnt[0]_i_4/O
                         net (fo=1, routed)           0.445     1.792    CLK9600HZ/cnt[0]_i_4_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I5_O)        0.124     1.916 r  CLK9600HZ/cnt[0]_i_1/O
                         net (fo=24, routed)          0.881     2.798    CLK9600HZ/cnt[0]_i_1_n_0
    SLICE_X54Y97         FDRE                                         r  CLK9600HZ/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    104.142   104.142 r  
    E3                                                0.000   104.142 r  clk_in (IN)
                         net (fo=0)                   0.000   104.142    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   105.553 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   106.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    99.391 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   101.030    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.121 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          1.505   102.627    CLK9600HZ/clk_out2
    SLICE_X54Y97         FDRE                                         r  CLK9600HZ/cnt_reg[13]/C
                         clock pessimism              0.601   103.228    
                         clock uncertainty           -0.425   102.803    
    SLICE_X54Y97         FDRE (Setup_fdre_C_R)       -0.524   102.279    CLK9600HZ/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        102.279    
                         arrival time                          -2.798    
  -------------------------------------------------------------------
                         slack                                 99.482    

Slack (MET) :             99.482ns  (required time - arrival time)
  Source:                 CLK9600HZ/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Destination:            CLK9600HZ/cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104.142ns  (clk_out2_clk_wiz_0 rise@104.142ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.890ns (23.981%)  route 2.821ns (76.019%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 102.627 - 104.142 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.847ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          1.626    -0.914    CLK9600HZ/clk_out2
    SLICE_X54Y97         FDRE                                         r  CLK9600HZ/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  CLK9600HZ/cnt_reg[14]/Q
                         net (fo=2, routed)           0.857     0.461    CLK9600HZ/cnt_reg[14]
    SLICE_X55Y97         LUT4 (Prop_lut4_I2_O)        0.124     0.585 f  CLK9600HZ/cnt[0]_i_6/O
                         net (fo=1, routed)           0.638     1.223    CLK9600HZ/cnt[0]_i_6_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I0_O)        0.124     1.347 f  CLK9600HZ/cnt[0]_i_4/O
                         net (fo=1, routed)           0.445     1.792    CLK9600HZ/cnt[0]_i_4_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I5_O)        0.124     1.916 r  CLK9600HZ/cnt[0]_i_1/O
                         net (fo=24, routed)          0.881     2.798    CLK9600HZ/cnt[0]_i_1_n_0
    SLICE_X54Y97         FDRE                                         r  CLK9600HZ/cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    104.142   104.142 r  
    E3                                                0.000   104.142 r  clk_in (IN)
                         net (fo=0)                   0.000   104.142    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   105.553 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   106.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    99.391 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   101.030    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.121 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          1.505   102.627    CLK9600HZ/clk_out2
    SLICE_X54Y97         FDRE                                         r  CLK9600HZ/cnt_reg[14]/C
                         clock pessimism              0.601   103.228    
                         clock uncertainty           -0.425   102.803    
    SLICE_X54Y97         FDRE (Setup_fdre_C_R)       -0.524   102.279    CLK9600HZ/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                        102.279    
                         arrival time                          -2.798    
  -------------------------------------------------------------------
                         slack                                 99.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CLK9600HZ/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Destination:            CLK9600HZ/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          0.564    -0.600    CLK9600HZ/clk_out2
    SLICE_X55Y96         FDRE                                         r  CLK9600HZ/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  CLK9600HZ/Q_reg/Q
                         net (fo=2, routed)           0.168    -0.291    CLK9600HZ/clk_9600hz
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.246 r  CLK9600HZ/Q_i_1/O
                         net (fo=1, routed)           0.000    -0.246    CLK9600HZ/Q_i_1_n_0
    SLICE_X55Y96         FDRE                                         r  CLK9600HZ/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          0.834    -0.839    CLK9600HZ/clk_out2
    SLICE_X55Y96         FDRE                                         r  CLK9600HZ/Q_reg/C
                         clock pessimism              0.239    -0.600    
    SLICE_X55Y96         FDRE (Hold_fdre_C_D)         0.091    -0.509    CLK9600HZ/Q_reg
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 CLK9600HZ/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Destination:            CLK9600HZ/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          0.564    -0.600    CLK9600HZ/clk_out2
    SLICE_X54Y96         FDRE                                         r  CLK9600HZ/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  CLK9600HZ/cnt_reg[10]/Q
                         net (fo=2, routed)           0.125    -0.311    CLK9600HZ/cnt_reg[10]
    SLICE_X54Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.201 r  CLK9600HZ/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.201    CLK9600HZ/cnt_reg[8]_i_1_n_5
    SLICE_X54Y96         FDRE                                         r  CLK9600HZ/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          0.834    -0.839    CLK9600HZ/clk_out2
    SLICE_X54Y96         FDRE                                         r  CLK9600HZ/cnt_reg[10]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X54Y96         FDRE (Hold_fdre_C_D)         0.134    -0.466    CLK9600HZ/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 CLK9600HZ/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Destination:            CLK9600HZ/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          0.565    -0.599    CLK9600HZ/clk_out2
    SLICE_X54Y97         FDRE                                         r  CLK9600HZ/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  CLK9600HZ/cnt_reg[14]/Q
                         net (fo=2, routed)           0.126    -0.309    CLK9600HZ/cnt_reg[14]
    SLICE_X54Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.199 r  CLK9600HZ/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.199    CLK9600HZ/cnt_reg[12]_i_1_n_5
    SLICE_X54Y97         FDRE                                         r  CLK9600HZ/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.838    CLK9600HZ/clk_out2
    SLICE_X54Y97         FDRE                                         r  CLK9600HZ/cnt_reg[14]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X54Y97         FDRE (Hold_fdre_C_D)         0.134    -0.465    CLK9600HZ/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 CLK9600HZ/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Destination:            CLK9600HZ/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          0.565    -0.599    CLK9600HZ/clk_out2
    SLICE_X54Y98         FDRE                                         r  CLK9600HZ/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  CLK9600HZ/cnt_reg[18]/Q
                         net (fo=2, routed)           0.126    -0.309    CLK9600HZ/cnt_reg[18]
    SLICE_X54Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.199 r  CLK9600HZ/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.199    CLK9600HZ/cnt_reg[16]_i_1_n_5
    SLICE_X54Y98         FDRE                                         r  CLK9600HZ/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.838    CLK9600HZ/clk_out2
    SLICE_X54Y98         FDRE                                         r  CLK9600HZ/cnt_reg[18]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X54Y98         FDRE (Hold_fdre_C_D)         0.134    -0.465    CLK9600HZ/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 CLK9600HZ/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Destination:            CLK9600HZ/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          0.564    -0.600    CLK9600HZ/clk_out2
    SLICE_X54Y94         FDRE                                         r  CLK9600HZ/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  CLK9600HZ/cnt_reg[2]/Q
                         net (fo=2, routed)           0.126    -0.310    CLK9600HZ/cnt_reg[2]
    SLICE_X54Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.200 r  CLK9600HZ/cnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.200    CLK9600HZ/cnt_reg[0]_i_2_n_5
    SLICE_X54Y94         FDRE                                         r  CLK9600HZ/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          0.834    -0.839    CLK9600HZ/clk_out2
    SLICE_X54Y94         FDRE                                         r  CLK9600HZ/cnt_reg[2]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X54Y94         FDRE (Hold_fdre_C_D)         0.134    -0.466    CLK9600HZ/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 CLK9600HZ/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Destination:            CLK9600HZ/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          0.564    -0.600    CLK9600HZ/clk_out2
    SLICE_X54Y95         FDRE                                         r  CLK9600HZ/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  CLK9600HZ/cnt_reg[6]/Q
                         net (fo=2, routed)           0.126    -0.310    CLK9600HZ/cnt_reg[6]
    SLICE_X54Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.200 r  CLK9600HZ/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.200    CLK9600HZ/cnt_reg[4]_i_1_n_5
    SLICE_X54Y95         FDRE                                         r  CLK9600HZ/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          0.834    -0.839    CLK9600HZ/clk_out2
    SLICE_X54Y95         FDRE                                         r  CLK9600HZ/cnt_reg[6]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X54Y95         FDRE (Hold_fdre_C_D)         0.134    -0.466    CLK9600HZ/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLK9600HZ/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Destination:            CLK9600HZ/cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          0.565    -0.599    CLK9600HZ/clk_out2
    SLICE_X54Y99         FDRE                                         r  CLK9600HZ/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  CLK9600HZ/cnt_reg[22]/Q
                         net (fo=2, routed)           0.127    -0.309    CLK9600HZ/cnt_reg[22]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.199 r  CLK9600HZ/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.199    CLK9600HZ/cnt_reg[20]_i_1_n_5
    SLICE_X54Y99         FDRE                                         r  CLK9600HZ/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.838    CLK9600HZ/clk_out2
    SLICE_X54Y99         FDRE                                         r  CLK9600HZ/cnt_reg[22]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X54Y99         FDRE (Hold_fdre_C_D)         0.134    -0.465    CLK9600HZ/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 CLK9600HZ/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Destination:            CLK9600HZ/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          0.564    -0.600    CLK9600HZ/clk_out2
    SLICE_X54Y96         FDRE                                         r  CLK9600HZ/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  CLK9600HZ/cnt_reg[10]/Q
                         net (fo=2, routed)           0.125    -0.311    CLK9600HZ/cnt_reg[10]
    SLICE_X54Y96         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.165 r  CLK9600HZ/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.165    CLK9600HZ/cnt_reg[8]_i_1_n_4
    SLICE_X54Y96         FDRE                                         r  CLK9600HZ/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          0.834    -0.839    CLK9600HZ/clk_out2
    SLICE_X54Y96         FDRE                                         r  CLK9600HZ/cnt_reg[11]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X54Y96         FDRE (Hold_fdre_C_D)         0.134    -0.466    CLK9600HZ/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 CLK9600HZ/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Destination:            CLK9600HZ/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          0.565    -0.599    CLK9600HZ/clk_out2
    SLICE_X54Y97         FDRE                                         r  CLK9600HZ/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  CLK9600HZ/cnt_reg[14]/Q
                         net (fo=2, routed)           0.126    -0.309    CLK9600HZ/cnt_reg[14]
    SLICE_X54Y97         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.163 r  CLK9600HZ/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.163    CLK9600HZ/cnt_reg[12]_i_1_n_4
    SLICE_X54Y97         FDRE                                         r  CLK9600HZ/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.838    CLK9600HZ/clk_out2
    SLICE_X54Y97         FDRE                                         r  CLK9600HZ/cnt_reg[15]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X54Y97         FDRE (Hold_fdre_C_D)         0.134    -0.465    CLK9600HZ/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 CLK9600HZ/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Destination:            CLK9600HZ/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          0.565    -0.599    CLK9600HZ/clk_out2
    SLICE_X54Y98         FDRE                                         r  CLK9600HZ/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  CLK9600HZ/cnt_reg[18]/Q
                         net (fo=2, routed)           0.126    -0.309    CLK9600HZ/cnt_reg[18]
    SLICE_X54Y98         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.163 r  CLK9600HZ/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.163    CLK9600HZ/cnt_reg[16]_i_1_n_4
    SLICE_X54Y98         FDRE                                         r  CLK9600HZ/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.838    CLK9600HZ/clk_out2
    SLICE_X54Y98         FDRE                                         r  CLK9600HZ/cnt_reg[19]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X54Y98         FDRE (Hold_fdre_C_D)         0.134    -0.465    CLK9600HZ/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 52.071 }
Period(ns):         104.142
Sources:            { CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         104.142     101.987    BUFGCTRL_X0Y17   CLK5MHZ/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         104.142     102.893    MMCME2_ADV_X1Y2  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         104.142     103.142    SLICE_X55Y96     CLK9600HZ/Q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         104.142     103.142    SLICE_X54Y94     CLK9600HZ/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         104.142     103.142    SLICE_X54Y96     CLK9600HZ/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         104.142     103.142    SLICE_X54Y96     CLK9600HZ/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         104.142     103.142    SLICE_X54Y97     CLK9600HZ/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         104.142     103.142    SLICE_X54Y97     CLK9600HZ/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         104.142     103.142    SLICE_X54Y97     CLK9600HZ/cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         104.142     103.142    SLICE_X54Y97     CLK9600HZ/cnt_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       104.142     109.218    MMCME2_ADV_X1Y2  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         52.071      51.571     SLICE_X55Y96     CLK9600HZ/Q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         52.071      51.571     SLICE_X54Y94     CLK9600HZ/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         52.071      51.571     SLICE_X54Y96     CLK9600HZ/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         52.071      51.571     SLICE_X54Y96     CLK9600HZ/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         52.071      51.571     SLICE_X54Y97     CLK9600HZ/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         52.071      51.571     SLICE_X54Y97     CLK9600HZ/cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         52.071      51.571     SLICE_X54Y97     CLK9600HZ/cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         52.071      51.571     SLICE_X54Y97     CLK9600HZ/cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         52.071      51.571     SLICE_X54Y98     CLK9600HZ/cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         52.071      51.571     SLICE_X54Y98     CLK9600HZ/cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         52.071      51.571     SLICE_X55Y96     CLK9600HZ/Q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         52.071      51.571     SLICE_X54Y94     CLK9600HZ/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         52.071      51.571     SLICE_X54Y96     CLK9600HZ/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         52.071      51.571     SLICE_X54Y96     CLK9600HZ/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         52.071      51.571     SLICE_X54Y94     CLK9600HZ/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         52.071      51.571     SLICE_X54Y94     CLK9600HZ/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         52.071      51.571     SLICE_X54Y94     CLK9600HZ/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         52.071      51.571     SLICE_X54Y95     CLK9600HZ/cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         52.071      51.571     SLICE_X54Y95     CLK9600HZ/cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         52.071      51.571     SLICE_X54Y95     CLK9600HZ/cnt_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK5MHZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         100.000     97.845     BUFGCTRL_X0Y18   CLK5MHZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  CLK5MHZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  CLK5MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       100.000     0.000      MMCME2_ADV_X1Y2  CLK5MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  CLK5MHZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      192.012ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             192.012ns  (required time - arrival time)
  Source:                 cpu/SM/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/IRF/Q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.075ns  (logic 0.842ns (11.900%)  route 6.233ns (88.100%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.087ns = ( 201.087 - 200.000 ) 
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.864ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.930ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          2.122    -0.418    clk_5mhz
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.294 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.273    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.369 r  cpu_clock_BUFG_inst/O
                         net (fo=5637, routed)        1.622     1.991    cpu/SM/cpu_clock_BUFG
    SLICE_X37Y112        FDCE                                         r  cpu/SM/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y112        FDCE (Prop_fdce_C_Q)         0.419     2.410 f  cpu/SM/state_reg[1]/Q
                         net (fo=186, routed)         3.797     6.207    cpu/SM/Q[1]
    SLICE_X9Y116         LUT4 (Prop_lut4_I0_O)        0.299     6.506 f  cpu/SM/Q_i_3/O
                         net (fo=25, routed)          1.909     8.415    cpu/SM/ret
    SLICE_X15Y132        LUT2 (Prop_lut2_I1_O)        0.124     8.539 f  cpu/SM/Q_i_2/O
                         net (fo=2, routed)           0.528     9.067    cpu/IRF/rst_IRF
    SLICE_X15Y132        FDCE                                         f  cpu/IRF/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          1.904   198.884    clk_5mhz
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.100   198.984 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.509   199.493    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.584 r  cpu_clock_BUFG_inst/O
                         net (fo=5637, routed)        1.503   201.087    cpu/IRF/cpu_clock_BUFG
    SLICE_X15Y132        FDCE                                         r  cpu/IRF/Q_reg/C
                         clock pessimism              0.864   201.950    
                         clock uncertainty           -0.466   201.484    
    SLICE_X15Y132        FDCE (Recov_fdce_C_CLR)     -0.405   201.079    cpu/IRF/Q_reg
  -------------------------------------------------------------------
                         required time                        201.079    
                         arrival time                          -9.067    
  -------------------------------------------------------------------
                         slack                                192.012    

Slack (MET) :             192.012ns  (required time - arrival time)
  Source:                 cpu/SM/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/IRF/flag_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.075ns  (logic 0.842ns (11.900%)  route 6.233ns (88.100%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.087ns = ( 201.087 - 200.000 ) 
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.864ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.930ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          2.122    -0.418    clk_5mhz
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.294 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.273    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.369 r  cpu_clock_BUFG_inst/O
                         net (fo=5637, routed)        1.622     1.991    cpu/SM/cpu_clock_BUFG
    SLICE_X37Y112        FDCE                                         r  cpu/SM/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y112        FDCE (Prop_fdce_C_Q)         0.419     2.410 f  cpu/SM/state_reg[1]/Q
                         net (fo=186, routed)         3.797     6.207    cpu/SM/Q[1]
    SLICE_X9Y116         LUT4 (Prop_lut4_I0_O)        0.299     6.506 f  cpu/SM/Q_i_3/O
                         net (fo=25, routed)          1.909     8.415    cpu/SM/ret
    SLICE_X15Y132        LUT2 (Prop_lut2_I1_O)        0.124     8.539 f  cpu/SM/Q_i_2/O
                         net (fo=2, routed)           0.528     9.067    cpu/IRF/rst_IRF
    SLICE_X15Y132        FDCE                                         f  cpu/IRF/flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          1.904   198.884    clk_5mhz
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.100   198.984 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.509   199.493    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.584 r  cpu_clock_BUFG_inst/O
                         net (fo=5637, routed)        1.503   201.087    cpu/IRF/cpu_clock_BUFG
    SLICE_X15Y132        FDCE                                         r  cpu/IRF/flag_reg/C
                         clock pessimism              0.864   201.950    
                         clock uncertainty           -0.466   201.484    
    SLICE_X15Y132        FDCE (Recov_fdce_C_CLR)     -0.405   201.079    cpu/IRF/flag_reg
  -------------------------------------------------------------------
                         required time                        201.079    
                         arrival time                          -9.067    
  -------------------------------------------------------------------
                         slack                                192.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.022ns  (arrival time - required time)
  Source:                 cpu/SM/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/IRF/Q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.254ns (12.901%)  route 1.715ns (87.099%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.500ns
    Source Clock Delay      (SCD):    0.394ns
    Clock Pessimism Removal (CPR):    0.068ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          0.723    -0.440    clk_5mhz
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.045    -0.395 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.202    -0.193    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  cpu_clock_BUFG_inst/O
                         net (fo=5637, routed)        0.561     0.394    cpu/SM/cpu_clock_BUFG
    SLICE_X14Y122        FDCE                                         r  cpu/SM/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDCE (Prop_fdce_C_Q)         0.164     0.558 r  cpu/SM/state_reg[0]/Q
                         net (fo=123, routed)         0.764     1.322    cpu/SM/Q[0]
    SLICE_X9Y116         LUT4 (Prop_lut4_I2_O)        0.045     1.367 f  cpu/SM/Q_i_3/O
                         net (fo=25, routed)          0.778     2.145    cpu/SM/ret
    SLICE_X15Y132        LUT2 (Prop_lut2_I1_O)        0.045     2.190 f  cpu/SM/Q_i_2/O
                         net (fo=2, routed)           0.173     2.362    cpu/IRF/rst_IRF
    SLICE_X15Y132        FDCE                                         f  cpu/IRF/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          1.028    -0.645    clk_5mhz
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.589 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.226    -0.362    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.333 r  cpu_clock_BUFG_inst/O
                         net (fo=5637, routed)        0.833     0.500    cpu/IRF/cpu_clock_BUFG
    SLICE_X15Y132        FDCE                                         r  cpu/IRF/Q_reg/C
                         clock pessimism             -0.068     0.433    
    SLICE_X15Y132        FDCE (Remov_fdce_C_CLR)     -0.092     0.341    cpu/IRF/Q_reg
  -------------------------------------------------------------------
                         required time                         -0.341    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  2.022    

Slack (MET) :             2.022ns  (arrival time - required time)
  Source:                 cpu/SM/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/IRF/flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.254ns (12.901%)  route 1.715ns (87.099%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.500ns
    Source Clock Delay      (SCD):    0.394ns
    Clock Pessimism Removal (CPR):    0.068ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          0.723    -0.440    clk_5mhz
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.045    -0.395 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.202    -0.193    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  cpu_clock_BUFG_inst/O
                         net (fo=5637, routed)        0.561     0.394    cpu/SM/cpu_clock_BUFG
    SLICE_X14Y122        FDCE                                         r  cpu/SM/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDCE (Prop_fdce_C_Q)         0.164     0.558 r  cpu/SM/state_reg[0]/Q
                         net (fo=123, routed)         0.764     1.322    cpu/SM/Q[0]
    SLICE_X9Y116         LUT4 (Prop_lut4_I2_O)        0.045     1.367 f  cpu/SM/Q_i_3/O
                         net (fo=25, routed)          0.778     2.145    cpu/SM/ret
    SLICE_X15Y132        LUT2 (Prop_lut2_I1_O)        0.045     2.190 f  cpu/SM/Q_i_2/O
                         net (fo=2, routed)           0.173     2.362    cpu/IRF/rst_IRF
    SLICE_X15Y132        FDCE                                         f  cpu/IRF/flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          1.028    -0.645    clk_5mhz
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.589 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.226    -0.362    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.333 r  cpu_clock_BUFG_inst/O
                         net (fo=5637, routed)        0.833     0.500    cpu/IRF/cpu_clock_BUFG
    SLICE_X15Y132        FDCE                                         r  cpu/IRF/flag_reg/C
                         clock pessimism             -0.068     0.433    
    SLICE_X15Y132        FDCE (Remov_fdce_C_CLR)     -0.092     0.341    cpu/IRF/flag_reg
  -------------------------------------------------------------------
                         required time                         -0.341    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  2.022    





