{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1430360496351 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430360496352 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 04:21:36 2015 " "Processing started: Thu Apr 30 04:21:36 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430360496352 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1430360496352 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SDRAM -c SDRAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off SDRAM -c SDRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1430360496352 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1430360497210 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "RAMSYS.qsys " "Elaborating Qsys system entity \"RAMSYS.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430360497384 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.04.30.04:21:40 Progress: Loading SDRAM/RAMSYS.qsys " "2015.04.30.04:21:40 Progress: Loading SDRAM/RAMSYS.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1430360500589 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.04.30.04:21:42 Progress: Reading input file " "2015.04.30.04:21:42 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1430360502174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.04.30.04:21:42 Progress: Adding clk_0 \[clock_source 14.0\] " "2015.04.30.04:21:42 Progress: Adding clk_0 \[clock_source 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1430360502350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.04.30.04:21:42 Progress: Parameterizing module clk_0 " "2015.04.30.04:21:42 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1430360502782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.04.30.04:21:42 Progress: Adding new_sdram_controller_0 \[altera_avalon_new_sdram_controller 14.0\] " "2015.04.30.04:21:42 Progress: Adding new_sdram_controller_0 \[altera_avalon_new_sdram_controller 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1430360502786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.04.30.04:21:43 Progress: Parameterizing module new_sdram_controller_0 " "2015.04.30.04:21:43 Progress: Parameterizing module new_sdram_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1430360503035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.04.30.04:21:43 Progress: Adding pll_0 \[altera_pll 14.0\] " "2015.04.30.04:21:43 Progress: Adding pll_0 \[altera_pll 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1430360503041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.04.30.04:21:46 Progress: Parameterizing module pll_0 " "2015.04.30.04:21:46 Progress: Parameterizing module pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1430360506095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.04.30.04:21:46 Progress: Building connections " "2015.04.30.04:21:46 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1430360506146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.04.30.04:21:46 Progress: Parameterizing connections " "2015.04.30.04:21:46 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1430360506401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.04.30.04:21:46 Progress: Validating " "2015.04.30.04:21:46 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1430360506404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.04.30.04:21:50 Progress: Done reading input file " "2015.04.30.04:21:50 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1430360510236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAMSYS.RAMSYS: There are recommended upgrades for: pll_0 " "RAMSYS.RAMSYS: There are recommended upgrades for: pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1430360510779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAMSYS.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz " "RAMSYS.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1430360510852 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "RAMSYS.pll_0: Able to implement PLL - Actual settings differ from Requested settings " "RAMSYS.pll_0: Able to implement PLL - Actual settings differ from Requested settings" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1430360510853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAMSYS: Generating RAMSYS \"RAMSYS\" for QUARTUS_SYNTH " "RAMSYS: Generating RAMSYS \"RAMSYS\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1430360514178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0: Starting RTL generation for module 'RAMSYS_new_sdram_controller_0' " "New_sdram_controller_0: Starting RTL generation for module 'RAMSYS_new_sdram_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1430360515803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0:   Generation command is \[exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=RAMSYS_new_sdram_controller_0 --dir=C:/Users/Antonio/AppData/Local/Temp/alt6555_1692769475221326205.dir/0001_new_sdram_controller_0_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/Antonio/AppData/Local/Temp/alt6555_1692769475221326205.dir/0001_new_sdram_controller_0_gen//RAMSYS_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  \] " "New_sdram_controller_0:   Generation command is \[exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=RAMSYS_new_sdram_controller_0 --dir=C:/Users/Antonio/AppData/Local/Temp/alt6555_1692769475221326205.dir/0001_new_sdram_controller_0_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/Antonio/AppData/Local/Temp/alt6555_1692769475221326205.dir/0001_new_sdram_controller_0_gen//RAMSYS_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1430360515803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0: Done RTL generation for module 'RAMSYS_new_sdram_controller_0' " "New_sdram_controller_0: Done RTL generation for module 'RAMSYS_new_sdram_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1430360516690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0: \"RAMSYS\" instantiated altera_avalon_new_sdram_controller \"new_sdram_controller_0\" " "New_sdram_controller_0: \"RAMSYS\" instantiated altera_avalon_new_sdram_controller \"new_sdram_controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1430360516735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll_0: \"RAMSYS\" instantiated altera_pll \"pll_0\" " "Pll_0: \"RAMSYS\" instantiated altera_pll \"pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1430360516833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"RAMSYS\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"RAMSYS\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1430360516843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAMSYS: Done \"RAMSYS\" with 4 modules, 7 files " "RAMSYS: Done \"RAMSYS\" with 4 modules, 7 files" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1430360516851 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "RAMSYS.qsys " "Finished elaborating Qsys system entity \"RAMSYS.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430360518588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-main " "Found design unit 1: vga-main" {  } { { "vga.vhd" "" { Text "C:/Users/Antonio/Desktop/FPGA-SOC/SDRAM/vga.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430360519369 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.vhd" "" { Text "C:/Users/Antonio/Desktop/FPGA-SOC/SDRAM/vga.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430360519369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430360519369 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"THEN\";  expecting \")\", or \",\" sdram.vhd(232) " "VHDL syntax error at sdram.vhd(232) near text \"THEN\";  expecting \")\", or \",\"" {  } { { "sdram.vhd" "" { Text "C:/Users/Antonio/Desktop/FPGA-SOC/SDRAM/sdram.vhd" 232 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1430360519375 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"then\" sdram.vhd(238) " "VHDL syntax error at sdram.vhd(238) near text \";\";  expecting \"then\"" {  } { { "sdram.vhd" "" { Text "C:/Users/Antonio/Desktop/FPGA-SOC/SDRAM/sdram.vhd" 238 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1430360519375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram.vhd 0 0 " "Found 0 design units, including 0 entities, in source file sdram.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430360519376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 true_dual_port_ram_dual_clock-rtl " "Found design unit 1: true_dual_port_ram_dual_clock-rtl" {  } { { "RAM.vhd" "" { Text "C:/Users/Antonio/Desktop/FPGA-SOC/SDRAM/RAM.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430360519381 ""} { "Info" "ISGN_ENTITY_NAME" "1 true_dual_port_ram_dual_clock " "Found entity 1: true_dual_port_ram_dual_clock" {  } { { "RAM.vhd" "" { Text "C:/Users/Antonio/Desktop/FPGA-SOC/SDRAM/RAM.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430360519381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430360519381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my.vhd 2 0 " "Found 2 design units, including 0 entities, in source file my.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcg " "Found design unit 1: pcg" {  } { { "my.vhd" "" { Text "C:/Users/Antonio/Desktop/FPGA-SOC/SDRAM/my.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430360519386 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pcg-body " "Found design unit 2: pcg-body" {  } { { "my.vhd" "" { Text "C:/Users/Antonio/Desktop/FPGA-SOC/SDRAM/my.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430360519386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430360519386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ramsys/ramsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ramsys/ramsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAMSYS " "Found entity 1: RAMSYS" {  } { { "db/ip/ramsys/ramsys.v" "" { Text "C:/Users/Antonio/Desktop/FPGA-SOC/SDRAM/db/ip/ramsys/ramsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430360519397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430360519397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ramsys/submodules/ramsys_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ramsys/submodules/ramsys_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAMSYS_new_sdram_controller_0_input_efifo_module " "Found entity 1: RAMSYS_new_sdram_controller_0_input_efifo_module" {  } { { "db/ip/ramsys/submodules/ramsys_new_sdram_controller_0.v" "" { Text "C:/Users/Antonio/Desktop/FPGA-SOC/SDRAM/db/ip/ramsys/submodules/ramsys_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430360519406 ""} { "Info" "ISGN_ENTITY_NAME" "2 RAMSYS_new_sdram_controller_0 " "Found entity 2: RAMSYS_new_sdram_controller_0" {  } { { "db/ip/ramsys/submodules/ramsys_new_sdram_controller_0.v" "" { Text "C:/Users/Antonio/Desktop/FPGA-SOC/SDRAM/db/ip/ramsys/submodules/ramsys_new_sdram_controller_0.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430360519406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430360519406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ramsys/submodules/ramsys_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ramsys/submodules/ramsys_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAMSYS_pll_0 " "Found entity 1: RAMSYS_pll_0" {  } { { "db/ip/ramsys/submodules/ramsys_pll_0.v" "" { Text "C:/Users/Antonio/Desktop/FPGA-SOC/SDRAM/db/ip/ramsys/submodules/ramsys_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430360519413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430360519413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ramsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ramsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/ramsys/submodules/altera_reset_controller.v" "" { Text "C:/Users/Antonio/Desktop/FPGA-SOC/SDRAM/db/ip/ramsys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430360519423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430360519423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ramsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ramsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/ramsys/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Antonio/Desktop/FPGA-SOC/SDRAM/db/ip/ramsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430360519428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430360519428 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "620 " "Peak virtual memory: 620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430360519686 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 30 04:21:59 2015 " "Processing ended: Thu Apr 30 04:21:59 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430360519686 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430360519686 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430360519686 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1430360519686 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1430360520601 ""}
