Analysis & Synthesis report for top
Mon Sep  1 18:55:02 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for VexRiscv:VexRiscv
 18. Source assignments for VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache
 19. Source assignments for VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated
 20. Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated
 21. Source assignments for VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated
 22. Source assignments for altsyncram:sram_grain0_rtl_0|altsyncram_t481:auto_generated
 23. Source assignments for altsyncram:main_ram_grain0_rtl_0|altsyncram_7581:auto_generated
 24. Source assignments for altsyncram:sram_grain1_rtl_0|altsyncram_u481:auto_generated
 25. Source assignments for altsyncram:main_ram_grain1_rtl_0|altsyncram_f681:auto_generated
 26. Source assignments for altsyncram:sram_grain2_rtl_0|altsyncram_v481:auto_generated
 27. Source assignments for altsyncram:main_ram_grain2_rtl_0|altsyncram_g681:auto_generated
 28. Source assignments for altsyncram:sram_grain3_rtl_0|altsyncram_0581:auto_generated
 29. Source assignments for altsyncram:main_ram_grain3_rtl_0|altsyncram_h681:auto_generated
 30. Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_6vd1:auto_generated
 31. Source assignments for altsyncram:rom_grain0_rtl_0|altsyncram_d161:auto_generated
 32. Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0|altsyncram_6vd1:auto_generated
 33. Source assignments for altsyncram:rom_grain1_rtl_0|altsyncram_e161:auto_generated
 34. Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0|altsyncram_6vd1:auto_generated
 35. Source assignments for altsyncram:rom_grain2_rtl_0|altsyncram_f161:auto_generated
 36. Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0|altsyncram_6vd1:auto_generated
 37. Source assignments for altsyncram:rom_grain3_rtl_0|altsyncram_g161:auto_generated
 38. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0
 39. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0
 40. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0
 41. Parameter Settings for Inferred Entity Instance: altsyncram:sram_grain0_rtl_0
 42. Parameter Settings for Inferred Entity Instance: altsyncram:main_ram_grain0_rtl_0
 43. Parameter Settings for Inferred Entity Instance: altsyncram:sram_grain1_rtl_0
 44. Parameter Settings for Inferred Entity Instance: altsyncram:main_ram_grain1_rtl_0
 45. Parameter Settings for Inferred Entity Instance: altsyncram:sram_grain2_rtl_0
 46. Parameter Settings for Inferred Entity Instance: altsyncram:main_ram_grain2_rtl_0
 47. Parameter Settings for Inferred Entity Instance: altsyncram:sram_grain3_rtl_0
 48. Parameter Settings for Inferred Entity Instance: altsyncram:main_ram_grain3_rtl_0
 49. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0
 50. Parameter Settings for Inferred Entity Instance: altsyncram:rom_grain0_rtl_0
 51. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0
 52. Parameter Settings for Inferred Entity Instance: altsyncram:rom_grain1_rtl_0
 53. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0
 54. Parameter Settings for Inferred Entity Instance: altsyncram:rom_grain2_rtl_0
 55. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0
 56. Parameter Settings for Inferred Entity Instance: altsyncram:rom_grain3_rtl_0
 57. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|lpm_mult:Mult3
 58. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|lpm_mult:Mult1
 59. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|lpm_mult:Mult0
 60. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|lpm_mult:Mult2
 61. altsyncram Parameter Settings by Entity Instance
 62. lpm_mult Parameter Settings by Entity Instance
 63. Port Connectivity Checks: "VexRiscv:VexRiscv|DataCache:dataCache_1"
 64. Port Connectivity Checks: "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache"
 65. Port Connectivity Checks: "VexRiscv:VexRiscv"
 66. Post-Synthesis Netlist Statistics for Top Partition
 67. Elapsed Time Per Partition
 68. Analysis & Synthesis Messages
 69. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Sep  1 18:55:02 2025           ;
; Quartus Prime Version              ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                      ; top                                             ;
; Top-level Entity Name              ; top                                             ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 6,965                                           ;
;     Total combinational functions  ; 4,950                                           ;
;     Dedicated logic registers      ; 3,270                                           ;
; Total registers                    ; 3270                                            ;
; Total pins                         ; 16                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 463,520                                         ;
; Embedded Multiplier 9-bit elements ; 8                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; top                ; top                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processors 9-12        ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                               ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                         ; Library ;
+--------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------+
; ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v ; yes             ; User SystemVerilog HDL File                           ; /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v     ; work    ;
; top.v                                                                          ; yes             ; User SystemVerilog HDL File                           ; /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v                                 ; work    ;
; top_main_ram_grain2.init                                                       ; yes             ; Auto-Found Unspecified File                           ; /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top_main_ram_grain2.init              ;         ;
; top_sram_grain0.init                                                           ; yes             ; Auto-Found Unspecified File                           ; /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top_sram_grain0.init                  ;         ;
; top_main_ram_grain0.init                                                       ; yes             ; Auto-Found Unspecified File                           ; /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top_main_ram_grain0.init              ;         ;
; top_sram_grain1.init                                                           ; yes             ; Auto-Found Unspecified File                           ; /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top_sram_grain1.init                  ;         ;
; top_main_ram_grain3.init                                                       ; yes             ; Auto-Found Unspecified File                           ; /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top_main_ram_grain3.init              ;         ;
; top_mem.init                                                                   ; yes             ; Auto-Found Unspecified File                           ; /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top_mem.init                          ;         ;
; top_rom_grain2.init                                                            ; yes             ; Auto-Found Unspecified File                           ; /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top_rom_grain2.init                   ;         ;
; top_rom_grain3.init                                                            ; yes             ; Auto-Found Unspecified File                           ; /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top_rom_grain3.init                   ;         ;
; top_rom_grain1.init                                                            ; yes             ; Auto-Found Unspecified File                           ; /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top_rom_grain1.init                   ;         ;
; top_sram_grain2.init                                                           ; yes             ; Auto-Found Unspecified File                           ; /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top_sram_grain2.init                  ;         ;
; top_main_ram_grain1.init                                                       ; yes             ; Auto-Found Unspecified File                           ; /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top_main_ram_grain1.init              ;         ;
; top_sram_grain3.init                                                           ; yes             ; Auto-Found Unspecified File                           ; /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top_sram_grain3.init                  ;         ;
; top_rom_grain0.init                                                            ; yes             ; Auto-Found Unspecified File                           ; /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top_rom_grain0.init                   ;         ;
; altsyncram.tdf                                                                 ; yes             ; Megafunction                                          ; /home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                                                          ; yes             ; Megafunction                                          ; /home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                                                    ; yes             ; Megafunction                                          ; /home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                                                                 ; yes             ; Megafunction                                          ; /home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal241.inc                                                                 ; yes             ; Megafunction                                          ; /home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/aglobal241.inc        ;         ;
; a_rdenreg.inc                                                                  ; yes             ; Megafunction                                          ; /home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                                                     ; yes             ; Megafunction                                          ; /home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                                                     ; yes             ; Megafunction                                          ; /home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                                                                   ; yes             ; Megafunction                                          ; /home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_gsd1.tdf                                                         ; yes             ; Auto-Generated Megafunction                           ; /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/altsyncram_gsd1.tdf                ;         ;
; db/altsyncram_02e1.tdf                                                         ; yes             ; Auto-Generated Megafunction                           ; /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/altsyncram_02e1.tdf                ;         ;
; db/altsyncram_t481.tdf                                                         ; yes             ; Auto-Generated Megafunction                           ; /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/altsyncram_t481.tdf                ;         ;
; db/top.ram5_top_1fc36.hdl.mif                                                  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/top.ram5_top_1fc36.hdl.mif         ;         ;
; db/altsyncram_7581.tdf                                                         ; yes             ; Auto-Generated Megafunction                           ; /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/altsyncram_7581.tdf                ;         ;
; db/top.ram9_top_1fc36.hdl.mif                                                  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/top.ram9_top_1fc36.hdl.mif         ;         ;
; db/altsyncram_u481.tdf                                                         ; yes             ; Auto-Generated Megafunction                           ; /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/altsyncram_u481.tdf                ;         ;
; db/top.ram6_top_1fc36.hdl.mif                                                  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/top.ram6_top_1fc36.hdl.mif         ;         ;
; db/altsyncram_f681.tdf                                                         ; yes             ; Auto-Generated Megafunction                           ; /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/altsyncram_f681.tdf                ;         ;
; db/top.ram10_top_1fc36.hdl.mif                                                 ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/top.ram10_top_1fc36.hdl.mif        ;         ;
; db/altsyncram_v481.tdf                                                         ; yes             ; Auto-Generated Megafunction                           ; /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/altsyncram_v481.tdf                ;         ;
; db/top.ram7_top_1fc36.hdl.mif                                                  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/top.ram7_top_1fc36.hdl.mif         ;         ;
; db/altsyncram_g681.tdf                                                         ; yes             ; Auto-Generated Megafunction                           ; /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/altsyncram_g681.tdf                ;         ;
; db/top.ram11_top_1fc36.hdl.mif                                                 ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/top.ram11_top_1fc36.hdl.mif        ;         ;
; db/altsyncram_0581.tdf                                                         ; yes             ; Auto-Generated Megafunction                           ; /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/altsyncram_0581.tdf                ;         ;
; db/top.ram8_top_1fc36.hdl.mif                                                  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/top.ram8_top_1fc36.hdl.mif         ;         ;
; db/altsyncram_h681.tdf                                                         ; yes             ; Auto-Generated Megafunction                           ; /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/altsyncram_h681.tdf                ;         ;
; db/top.ram12_top_1fc36.hdl.mif                                                 ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/top.ram12_top_1fc36.hdl.mif        ;         ;
; db/altsyncram_6vd1.tdf                                                         ; yes             ; Auto-Generated Megafunction                           ; /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/altsyncram_6vd1.tdf                ;         ;
; db/altsyncram_d161.tdf                                                         ; yes             ; Auto-Generated Megafunction                           ; /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/altsyncram_d161.tdf                ;         ;
; db/top.ram1_top_1fc36.hdl.mif                                                  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/top.ram1_top_1fc36.hdl.mif         ;         ;
; db/altsyncram_e161.tdf                                                         ; yes             ; Auto-Generated Megafunction                           ; /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/altsyncram_e161.tdf                ;         ;
; db/top.ram2_top_1fc36.hdl.mif                                                  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/top.ram2_top_1fc36.hdl.mif         ;         ;
; db/altsyncram_f161.tdf                                                         ; yes             ; Auto-Generated Megafunction                           ; /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/altsyncram_f161.tdf                ;         ;
; db/top.ram3_top_1fc36.hdl.mif                                                  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/top.ram3_top_1fc36.hdl.mif         ;         ;
; db/altsyncram_g161.tdf                                                         ; yes             ; Auto-Generated Megafunction                           ; /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/altsyncram_g161.tdf                ;         ;
; db/top.ram4_top_1fc36.hdl.mif                                                  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/top.ram4_top_1fc36.hdl.mif         ;         ;
; lpm_mult.tdf                                                                   ; yes             ; Megafunction                                          ; /home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                                                                ; yes             ; Megafunction                                          ; /home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                                                                   ; yes             ; Megafunction                                          ; /home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                                                                   ; yes             ; Megafunction                                          ; /home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                                                                   ; yes             ; Megafunction                                          ; /home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_7dt.tdf                                                                ; yes             ; Auto-Generated Megafunction                           ; /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/mult_7dt.tdf                       ;         ;
; db/mult_76t.tdf                                                                ; yes             ; Auto-Generated Megafunction                           ; /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/mult_76t.tdf                       ;         ;
+--------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 6,965       ;
;                                             ;             ;
; Total combinational functions               ; 4950        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 3194        ;
;     -- 3 input functions                    ; 1037        ;
;     -- <=2 input functions                  ; 719         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 4436        ;
;     -- arithmetic mode                      ; 514         ;
;                                             ;             ;
; Total registers                             ; 3270        ;
;     -- Dedicated logic registers            ; 3270        ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 16          ;
; Total memory bits                           ; 463520      ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 8           ;
;                                             ;             ;
; Maximum fan-out node                        ; clk50~input ;
; Maximum fan-out                             ; 3472        ;
; Total fan-out                               ; 30952       ;
; Average fan-out                             ; 3.66        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                        ; Entity Name      ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; |top                                            ; 4950 (1075)         ; 3270 (741)                ; 463520      ; 8            ; 0       ; 4         ; 16   ; 0            ; |top                                                                                                                       ; top              ; work         ;
;    |VexRiscv:VexRiscv|                          ; 3875 (3679)         ; 2529 (2364)               ; 70912       ; 8            ; 0       ; 4         ; 0    ; 0            ; |top|VexRiscv:VexRiscv                                                                                                     ; VexRiscv         ; work         ;
;       |DataCache:dataCache_1|                   ; 148 (148)           ; 90 (90)                   ; 35456       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|DataCache:dataCache_1                                                                               ; DataCache        ; work         ;
;          |altsyncram:ways_0_data_symbol0_rtl_0| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0                                          ; altsyncram       ; work         ;
;             |altsyncram_6vd1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_6vd1:auto_generated           ; altsyncram_6vd1  ; work         ;
;          |altsyncram:ways_0_data_symbol1_rtl_0| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0                                          ; altsyncram       ; work         ;
;             |altsyncram_6vd1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0|altsyncram_6vd1:auto_generated           ; altsyncram_6vd1  ; work         ;
;          |altsyncram:ways_0_data_symbol2_rtl_0| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0                                          ; altsyncram       ; work         ;
;             |altsyncram_6vd1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0|altsyncram_6vd1:auto_generated           ; altsyncram_6vd1  ; work         ;
;          |altsyncram:ways_0_data_symbol3_rtl_0| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0                                          ; altsyncram       ; work         ;
;             |altsyncram_6vd1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0|altsyncram_6vd1:auto_generated           ; altsyncram_6vd1  ; work         ;
;          |altsyncram:ways_0_tags_rtl_0|         ; 0 (0)               ; 0 (0)                     ; 2688        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0                                                  ; altsyncram       ; work         ;
;             |altsyncram_gsd1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 2688        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated                   ; altsyncram_gsd1  ; work         ;
;       |InstructionCache:IBusCachedPlugin_cache| ; 48 (48)             ; 75 (75)                   ; 35456       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache                                                             ; InstructionCache ; work         ;
;          |altsyncram:banks_0_rtl_0|             ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0                                    ; altsyncram       ; work         ;
;             |altsyncram_02e1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated     ; altsyncram_02e1  ; work         ;
;          |altsyncram:ways_0_tags_rtl_0|         ; 0 (0)               ; 0 (0)                     ; 2688        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0                                ; altsyncram       ; work         ;
;             |altsyncram_gsd1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 2688        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated ; altsyncram_gsd1  ; work         ;
;       |lpm_mult:Mult0|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|lpm_mult:Mult0                                                                                      ; lpm_mult         ; work         ;
;          |mult_76t:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|lpm_mult:Mult0|mult_76t:auto_generated                                                              ; mult_76t         ; work         ;
;       |lpm_mult:Mult1|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|lpm_mult:Mult1                                                                                      ; lpm_mult         ; work         ;
;          |mult_76t:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|lpm_mult:Mult1|mult_76t:auto_generated                                                              ; mult_76t         ; work         ;
;       |lpm_mult:Mult2|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|lpm_mult:Mult2                                                                                      ; lpm_mult         ; work         ;
;          |mult_76t:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|lpm_mult:Mult2|mult_76t:auto_generated                                                              ; mult_76t         ; work         ;
;       |lpm_mult:Mult3|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|lpm_mult:Mult3                                                                                      ; lpm_mult         ; work         ;
;          |mult_7dt:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|lpm_mult:Mult3|mult_7dt:auto_generated                                                              ; mult_7dt         ; work         ;
;    |altsyncram:main_ram_grain0_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altsyncram:main_ram_grain0_rtl_0                                                                                      ; altsyncram       ; work         ;
;       |altsyncram_7581:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altsyncram:main_ram_grain0_rtl_0|altsyncram_7581:auto_generated                                                       ; altsyncram_7581  ; work         ;
;    |altsyncram:main_ram_grain1_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altsyncram:main_ram_grain1_rtl_0                                                                                      ; altsyncram       ; work         ;
;       |altsyncram_f681:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altsyncram:main_ram_grain1_rtl_0|altsyncram_f681:auto_generated                                                       ; altsyncram_f681  ; work         ;
;    |altsyncram:main_ram_grain2_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altsyncram:main_ram_grain2_rtl_0                                                                                      ; altsyncram       ; work         ;
;       |altsyncram_g681:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altsyncram:main_ram_grain2_rtl_0|altsyncram_g681:auto_generated                                                       ; altsyncram_g681  ; work         ;
;    |altsyncram:main_ram_grain3_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altsyncram:main_ram_grain3_rtl_0                                                                                      ; altsyncram       ; work         ;
;       |altsyncram_h681:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altsyncram:main_ram_grain3_rtl_0|altsyncram_h681:auto_generated                                                       ; altsyncram_h681  ; work         ;
;    |altsyncram:rom_grain0_rtl_0|                ; 0 (0)               ; 0 (0)                     ; 49000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altsyncram:rom_grain0_rtl_0                                                                                           ; altsyncram       ; work         ;
;       |altsyncram_d161:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 49000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altsyncram:rom_grain0_rtl_0|altsyncram_d161:auto_generated                                                            ; altsyncram_d161  ; work         ;
;    |altsyncram:rom_grain1_rtl_0|                ; 0 (0)               ; 0 (0)                     ; 49000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altsyncram:rom_grain1_rtl_0                                                                                           ; altsyncram       ; work         ;
;       |altsyncram_e161:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 49000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altsyncram:rom_grain1_rtl_0|altsyncram_e161:auto_generated                                                            ; altsyncram_e161  ; work         ;
;    |altsyncram:rom_grain2_rtl_0|                ; 0 (0)               ; 0 (0)                     ; 49000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altsyncram:rom_grain2_rtl_0                                                                                           ; altsyncram       ; work         ;
;       |altsyncram_f161:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 49000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altsyncram:rom_grain2_rtl_0|altsyncram_f161:auto_generated                                                            ; altsyncram_f161  ; work         ;
;    |altsyncram:rom_grain3_rtl_0|                ; 0 (0)               ; 0 (0)                     ; 49000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altsyncram:rom_grain3_rtl_0                                                                                           ; altsyncram       ; work         ;
;       |altsyncram_g161:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 49000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altsyncram:rom_grain3_rtl_0|altsyncram_g161:auto_generated                                                            ; altsyncram_g161  ; work         ;
;    |altsyncram:sram_grain0_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altsyncram:sram_grain0_rtl_0                                                                                          ; altsyncram       ; work         ;
;       |altsyncram_t481:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altsyncram:sram_grain0_rtl_0|altsyncram_t481:auto_generated                                                           ; altsyncram_t481  ; work         ;
;    |altsyncram:sram_grain1_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altsyncram:sram_grain1_rtl_0                                                                                          ; altsyncram       ; work         ;
;       |altsyncram_u481:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altsyncram:sram_grain1_rtl_0|altsyncram_u481:auto_generated                                                           ; altsyncram_u481  ; work         ;
;    |altsyncram:sram_grain2_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altsyncram:sram_grain2_rtl_0                                                                                          ; altsyncram       ; work         ;
;       |altsyncram_v481:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altsyncram:sram_grain2_rtl_0|altsyncram_v481:auto_generated                                                           ; altsyncram_v481  ; work         ;
;    |altsyncram:sram_grain3_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altsyncram:sram_grain3_rtl_0                                                                                          ; altsyncram       ; work         ;
;       |altsyncram_0581:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altsyncram:sram_grain3_rtl_0|altsyncram_0581:auto_generated                                                           ; altsyncram_0581  ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------+
; Name                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                            ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------+
; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_6vd1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None                           ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0|altsyncram_6vd1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None                           ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0|altsyncram_6vd1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None                           ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0|altsyncram_6vd1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None                           ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ALTSYNCRAM                   ; AUTO ; Simple Dual Port ; 128          ; 21           ; 128          ; 21           ; 2688  ; None                           ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None                           ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 21           ; 128          ; 21           ; 2688  ; None                           ;
; altsyncram:main_ram_grain0_rtl_0|altsyncram_7581:auto_generated|ALTSYNCRAM                                                       ; AUTO ; Single Port      ; 4096         ; 8            ; --           ; --           ; 32768 ; db/top.ram9_top_1fc36.hdl.mif  ;
; altsyncram:main_ram_grain1_rtl_0|altsyncram_f681:auto_generated|ALTSYNCRAM                                                       ; AUTO ; Single Port      ; 4096         ; 8            ; --           ; --           ; 32768 ; db/top.ram10_top_1fc36.hdl.mif ;
; altsyncram:main_ram_grain2_rtl_0|altsyncram_g681:auto_generated|ALTSYNCRAM                                                       ; AUTO ; Single Port      ; 4096         ; 8            ; --           ; --           ; 32768 ; db/top.ram11_top_1fc36.hdl.mif ;
; altsyncram:main_ram_grain3_rtl_0|altsyncram_h681:auto_generated|ALTSYNCRAM                                                       ; AUTO ; Single Port      ; 4096         ; 8            ; --           ; --           ; 32768 ; db/top.ram12_top_1fc36.hdl.mif ;
; altsyncram:rom_grain0_rtl_0|altsyncram_d161:auto_generated|ALTSYNCRAM                                                            ; AUTO ; ROM              ; 6125         ; 8            ; --           ; --           ; 49000 ; db/top.ram1_top_1fc36.hdl.mif  ;
; altsyncram:rom_grain1_rtl_0|altsyncram_e161:auto_generated|ALTSYNCRAM                                                            ; AUTO ; ROM              ; 6125         ; 8            ; --           ; --           ; 49000 ; db/top.ram2_top_1fc36.hdl.mif  ;
; altsyncram:rom_grain2_rtl_0|altsyncram_f161:auto_generated|ALTSYNCRAM                                                            ; AUTO ; ROM              ; 6125         ; 8            ; --           ; --           ; 49000 ; db/top.ram3_top_1fc36.hdl.mif  ;
; altsyncram:rom_grain3_rtl_0|altsyncram_g161:auto_generated|ALTSYNCRAM                                                            ; AUTO ; ROM              ; 6125         ; 8            ; --           ; --           ; 49000 ; db/top.ram4_top_1fc36.hdl.mif  ;
; altsyncram:sram_grain0_rtl_0|altsyncram_t481:auto_generated|ALTSYNCRAM                                                           ; AUTO ; Single Port      ; 2048         ; 8            ; --           ; --           ; 16384 ; db/top.ram5_top_1fc36.hdl.mif  ;
; altsyncram:sram_grain1_rtl_0|altsyncram_u481:auto_generated|ALTSYNCRAM                                                           ; AUTO ; Single Port      ; 2048         ; 8            ; --           ; --           ; 16384 ; db/top.ram6_top_1fc36.hdl.mif  ;
; altsyncram:sram_grain2_rtl_0|altsyncram_v481:auto_generated|ALTSYNCRAM                                                           ; AUTO ; Single Port      ; 2048         ; 8            ; --           ; --           ; 16384 ; db/top.ram7_top_1fc36.hdl.mif  ;
; altsyncram:sram_grain3_rtl_0|altsyncram_0581:auto_generated|ALTSYNCRAM                                                           ; AUTO ; Single Port      ; 2048         ; 8            ; --           ; --           ; 16384 ; db/top.ram8_top_1fc36.hdl.mif  ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 3           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                     ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[9]   ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[24]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[31]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[30]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[29]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[28]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[27]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[26]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[25]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[16]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[23]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[22]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[21]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[20]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[19]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[18]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[17]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[5]   ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[6]   ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[7]   ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[8]   ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[10]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[15]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[14]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[13]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[12]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[11]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[0] ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[1] ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[2] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 30                                         ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+
; Register name                                                                                    ; Reason for Removal                                                                             ;
+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+
; csr_bankarray_interface4_bank_bus_dat_r[8..31]                                                   ; Stuck at GND due to stuck port data_in                                                         ;
; csr_bankarray_interface2_bank_bus_dat_r[4..31]                                                   ; Stuck at GND due to stuck port data_in                                                         ;
; csr_bankarray_interface1_bank_bus_dat_r[8..31]                                                   ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|IBusCachedPlugin_s1_tightlyCoupledHit                                          ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|IBusCachedPlugin_s2_tightlyCoupledHit                                          ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|CsrPlugin_mip_MTIP                                                             ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|externalInterruptArray_regNext[2..31]                                          ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|execute_to_memory_BRANCH_CALC[0]                                               ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|loader_waysAllocator[0]                                  ; Stuck at VCC due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_refilling                                  ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_exception                                  ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_allowWrite                                 ; Stuck at VCC due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_allowRead                                  ; Stuck at VCC due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_isPaging                                   ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageA_wayInvalidate[0]                                  ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_isPaging            ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_allowExecute        ; Stuck at VCC due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_exception           ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_refilling           ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_wayInvalidate[0]                                  ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|memory_to_writeBack_MUL_HH[33]                                                 ; Lost fanout                                                                                    ;
; VexRiscv:VexRiscv|execute_to_memory_MUL_HH[33]                                                   ; Lost fanout                                                                                    ;
; VexRiscv:VexRiscv|memory_to_writeBack_MUL_HH[32]                                                 ; Lost fanout                                                                                    ;
; VexRiscv:VexRiscv|execute_to_memory_MUL_HH[32]                                                   ; Lost fanout                                                                                    ;
; sram_grain3_adr0[10]                                                                             ; Merged with sram_grain0_adr0[10]                                                               ;
; sram_grain2_adr0[10]                                                                             ; Merged with sram_grain0_adr0[10]                                                               ;
; sram_grain1_adr0[10]                                                                             ; Merged with sram_grain0_adr0[10]                                                               ;
; main_ram_grain3_adr0[10]                                                                         ; Merged with sram_grain0_adr0[10]                                                               ;
; main_ram_grain2_adr0[10]                                                                         ; Merged with sram_grain0_adr0[10]                                                               ;
; main_ram_grain1_adr0[10]                                                                         ; Merged with sram_grain0_adr0[10]                                                               ;
; main_ram_grain0_adr0[10]                                                                         ; Merged with sram_grain0_adr0[10]                                                               ;
; sram_grain3_adr0[9]                                                                              ; Merged with sram_grain0_adr0[9]                                                                ;
; sram_grain2_adr0[9]                                                                              ; Merged with sram_grain0_adr0[9]                                                                ;
; sram_grain1_adr0[9]                                                                              ; Merged with sram_grain0_adr0[9]                                                                ;
; main_ram_grain3_adr0[9]                                                                          ; Merged with sram_grain0_adr0[9]                                                                ;
; main_ram_grain2_adr0[9]                                                                          ; Merged with sram_grain0_adr0[9]                                                                ;
; main_ram_grain1_adr0[9]                                                                          ; Merged with sram_grain0_adr0[9]                                                                ;
; main_ram_grain0_adr0[9]                                                                          ; Merged with sram_grain0_adr0[9]                                                                ;
; sram_grain3_adr0[8]                                                                              ; Merged with sram_grain0_adr0[8]                                                                ;
; sram_grain2_adr0[8]                                                                              ; Merged with sram_grain0_adr0[8]                                                                ;
; sram_grain1_adr0[8]                                                                              ; Merged with sram_grain0_adr0[8]                                                                ;
; main_ram_grain3_adr0[8]                                                                          ; Merged with sram_grain0_adr0[8]                                                                ;
; main_ram_grain2_adr0[8]                                                                          ; Merged with sram_grain0_adr0[8]                                                                ;
; main_ram_grain1_adr0[8]                                                                          ; Merged with sram_grain0_adr0[8]                                                                ;
; main_ram_grain0_adr0[8]                                                                          ; Merged with sram_grain0_adr0[8]                                                                ;
; sram_grain3_adr0[7]                                                                              ; Merged with sram_grain0_adr0[7]                                                                ;
; sram_grain2_adr0[7]                                                                              ; Merged with sram_grain0_adr0[7]                                                                ;
; sram_grain1_adr0[7]                                                                              ; Merged with sram_grain0_adr0[7]                                                                ;
; main_ram_grain3_adr0[7]                                                                          ; Merged with sram_grain0_adr0[7]                                                                ;
; main_ram_grain2_adr0[7]                                                                          ; Merged with sram_grain0_adr0[7]                                                                ;
; main_ram_grain1_adr0[7]                                                                          ; Merged with sram_grain0_adr0[7]                                                                ;
; main_ram_grain0_adr0[7]                                                                          ; Merged with sram_grain0_adr0[7]                                                                ;
; sram_grain3_adr0[6]                                                                              ; Merged with sram_grain0_adr0[6]                                                                ;
; sram_grain2_adr0[6]                                                                              ; Merged with sram_grain0_adr0[6]                                                                ;
; sram_grain1_adr0[6]                                                                              ; Merged with sram_grain0_adr0[6]                                                                ;
; main_ram_grain3_adr0[6]                                                                          ; Merged with sram_grain0_adr0[6]                                                                ;
; main_ram_grain2_adr0[6]                                                                          ; Merged with sram_grain0_adr0[6]                                                                ;
; main_ram_grain1_adr0[6]                                                                          ; Merged with sram_grain0_adr0[6]                                                                ;
; main_ram_grain0_adr0[6]                                                                          ; Merged with sram_grain0_adr0[6]                                                                ;
; sram_grain3_adr0[5]                                                                              ; Merged with sram_grain0_adr0[5]                                                                ;
; sram_grain2_adr0[5]                                                                              ; Merged with sram_grain0_adr0[5]                                                                ;
; sram_grain1_adr0[5]                                                                              ; Merged with sram_grain0_adr0[5]                                                                ;
; main_ram_grain3_adr0[5]                                                                          ; Merged with sram_grain0_adr0[5]                                                                ;
; main_ram_grain2_adr0[5]                                                                          ; Merged with sram_grain0_adr0[5]                                                                ;
; main_ram_grain1_adr0[5]                                                                          ; Merged with sram_grain0_adr0[5]                                                                ;
; main_ram_grain0_adr0[5]                                                                          ; Merged with sram_grain0_adr0[5]                                                                ;
; sram_grain3_adr0[4]                                                                              ; Merged with sram_grain0_adr0[4]                                                                ;
; sram_grain2_adr0[4]                                                                              ; Merged with sram_grain0_adr0[4]                                                                ;
; sram_grain1_adr0[4]                                                                              ; Merged with sram_grain0_adr0[4]                                                                ;
; main_ram_grain3_adr0[4]                                                                          ; Merged with sram_grain0_adr0[4]                                                                ;
; main_ram_grain2_adr0[4]                                                                          ; Merged with sram_grain0_adr0[4]                                                                ;
; main_ram_grain1_adr0[4]                                                                          ; Merged with sram_grain0_adr0[4]                                                                ;
; main_ram_grain0_adr0[4]                                                                          ; Merged with sram_grain0_adr0[4]                                                                ;
; sram_grain3_adr0[3]                                                                              ; Merged with sram_grain0_adr0[3]                                                                ;
; sram_grain2_adr0[3]                                                                              ; Merged with sram_grain0_adr0[3]                                                                ;
; sram_grain1_adr0[3]                                                                              ; Merged with sram_grain0_adr0[3]                                                                ;
; main_ram_grain3_adr0[3]                                                                          ; Merged with sram_grain0_adr0[3]                                                                ;
; main_ram_grain2_adr0[3]                                                                          ; Merged with sram_grain0_adr0[3]                                                                ;
; main_ram_grain1_adr0[3]                                                                          ; Merged with sram_grain0_adr0[3]                                                                ;
; main_ram_grain0_adr0[3]                                                                          ; Merged with sram_grain0_adr0[3]                                                                ;
; sram_grain3_adr0[2]                                                                              ; Merged with sram_grain0_adr0[2]                                                                ;
; sram_grain2_adr0[2]                                                                              ; Merged with sram_grain0_adr0[2]                                                                ;
; sram_grain1_adr0[2]                                                                              ; Merged with sram_grain0_adr0[2]                                                                ;
; main_ram_grain3_adr0[2]                                                                          ; Merged with sram_grain0_adr0[2]                                                                ;
; main_ram_grain2_adr0[2]                                                                          ; Merged with sram_grain0_adr0[2]                                                                ;
; main_ram_grain1_adr0[2]                                                                          ; Merged with sram_grain0_adr0[2]                                                                ;
; main_ram_grain0_adr0[2]                                                                          ; Merged with sram_grain0_adr0[2]                                                                ;
; sram_grain3_adr0[1]                                                                              ; Merged with sram_grain0_adr0[1]                                                                ;
; sram_grain2_adr0[1]                                                                              ; Merged with sram_grain0_adr0[1]                                                                ;
; sram_grain1_adr0[1]                                                                              ; Merged with sram_grain0_adr0[1]                                                                ;
; main_ram_grain3_adr0[1]                                                                          ; Merged with sram_grain0_adr0[1]                                                                ;
; main_ram_grain2_adr0[1]                                                                          ; Merged with sram_grain0_adr0[1]                                                                ;
; main_ram_grain1_adr0[1]                                                                          ; Merged with sram_grain0_adr0[1]                                                                ;
; main_ram_grain0_adr0[1]                                                                          ; Merged with sram_grain0_adr0[1]                                                                ;
; main_ram_grain3_adr0[11]                                                                         ; Merged with main_ram_grain0_adr0[11]                                                           ;
; main_ram_grain2_adr0[11]                                                                         ; Merged with main_ram_grain0_adr0[11]                                                           ;
; main_ram_grain1_adr0[11]                                                                         ; Merged with main_ram_grain0_adr0[11]                                                           ;
; sram_grain3_adr0[0]                                                                              ; Merged with main_ram_grain3_adr0[0]                                                            ;
; sram_grain2_adr0[0]                                                                              ; Merged with main_ram_grain3_adr0[0]                                                            ;
; sram_grain1_adr0[0]                                                                              ; Merged with main_ram_grain3_adr0[0]                                                            ;
; sram_grain0_adr0[0]                                                                              ; Merged with main_ram_grain3_adr0[0]                                                            ;
; main_ram_grain2_adr0[0]                                                                          ; Merged with main_ram_grain3_adr0[0]                                                            ;
; main_ram_grain1_adr0[0]                                                                          ; Merged with main_ram_grain3_adr0[0]                                                            ;
; main_ram_grain0_adr0[0]                                                                          ; Merged with main_ram_grain3_adr0[0]                                                            ;
; VexRiscv:VexRiscv|_zz_10                                                                         ; Merged with VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_booted                                  ;
; VexRiscv:VexRiscv|CsrPlugin_mstatus_MPP[0]                                                       ; Merged with VexRiscv:VexRiscv|CsrPlugin_mstatus_MPP[1]                                         ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[31] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[30] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[30] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[29] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[29] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[28] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[28] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[27] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[27] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[26] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[26] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[25] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[25] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[24] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[24] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[23] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[23] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[22] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[22] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[21] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[21] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[20] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[20] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[19] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[19] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[18] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[18] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[17] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[17] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[16] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[16] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[15] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[15] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[14] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[14] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[13] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[13] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[12] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[12] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[11] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[11] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[10] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[10] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[9]  ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[9]  ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[8]  ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[8]  ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[7]  ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[7]  ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[6]  ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[6]  ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[5]  ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[5]  ;
; VexRiscv:VexRiscv|CsrPlugin_interrupt_code[0]                                                    ; Merged with VexRiscv:VexRiscv|CsrPlugin_interrupt_code[1]                                      ;
; VexRiscv:VexRiscv|CsrPlugin_interrupt_targetPrivilege[0,1]                                       ; Merged with VexRiscv:VexRiscv|CsrPlugin_interrupt_code[1]                                      ;
; VexRiscv:VexRiscv|decode_to_execute_IS_RS1_SIGNED                                                ; Merged with VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[12]                                ;
; VexRiscv:VexRiscv|decode_to_execute_IS_RS2_SIGNED                                                ; Merged with VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[12]                                ;
; VexRiscv:VexRiscv|decode_to_execute_MEMORY_WR                                                    ; Merged with VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[5]                                 ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageA_request_size[1]                                   ; Merged with VexRiscv:VexRiscv|execute_to_memory_INSTRUCTION[13]                                ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageA_request_size[0]                                   ; Merged with VexRiscv:VexRiscv|execute_to_memory_INSTRUCTION[12]                                ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_size[1]                                   ; Merged with VexRiscv:VexRiscv|memory_to_writeBack_INSTRUCTION[13]                              ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_size[0]                                   ; Merged with VexRiscv:VexRiscv|memory_to_writeBack_INSTRUCTION[12]                              ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageA_request_wr                                        ; Merged with VexRiscv:VexRiscv|execute_to_memory_MEMORY_WR                                      ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_wr                                        ; Merged with VexRiscv:VexRiscv|memory_to_writeBack_MEMORY_WR                                    ;
; VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[2]                                               ; Merged with VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[2]                                 ;
; VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[1]                                               ; Merged with VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[1]                                 ;
; VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[0]                                               ; Merged with VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[0]                                 ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[31]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[31]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[30]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[30]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[29]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[29]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[28]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[28]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[27]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[27]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[26]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[26]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[25]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[25]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[24]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[24]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[23]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[23]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[22]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[22]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[21]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[21]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[20]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[20]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[19]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[19]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[18]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[18]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[17]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[17]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[16]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[16]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[15]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[15]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[14]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[14]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[13]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[13]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[12]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[12]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[11]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[11]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[10]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[10]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[9]                                               ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[9]                                 ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[8]                                               ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[8]                                 ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[7]                                               ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[7]                                 ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[6]                                               ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[6]                                 ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[5]                                               ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[5]                                 ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[4]                                               ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[4]                                 ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[3]                                               ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[3]                                 ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[31]                        ; Merged with VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_isIoAccess                   ;
; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[0]                                              ; Merged with VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[1]                                ;
; VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[0]                ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[1]  ;
; VexRiscv:VexRiscv|decode_to_execute_PC[0]                                                        ; Merged with VexRiscv:VexRiscv|decode_to_execute_PC[1]                                          ;
; VexRiscv:VexRiscv|execute_to_memory_PC[0]                                                        ; Merged with VexRiscv:VexRiscv|execute_to_memory_PC[1]                                          ;
; VexRiscv:VexRiscv|memory_to_writeBack_PC[0]                                                      ; Merged with VexRiscv:VexRiscv|memory_to_writeBack_PC[1]                                        ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|loader_killReg                                           ; Merged with VexRiscv:VexRiscv|DataCache:dataCache_1|loader_error                               ;
; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[1]                                              ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[1]                ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|CsrPlugin_interrupt_code[2]                                                    ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|decode_to_execute_PC[1]                                                        ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|execute_to_memory_PC[1]                                                        ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|memory_to_writeBack_PC[1]                                                      ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|loader_error                                             ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_hadError                    ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|_zz_ways_0_tags_port0[1]                                 ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|_zz_ways_0_tags_port1[1]               ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_tagsReadRsp_0_error                               ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_hit_error                  ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|decode_to_execute_ALU_BITWISE_CTRL[1]                                          ; Merged with VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[12]                                ;
; VexRiscv:VexRiscv|IBusCachedPlugin_injector_nextPcCalc_valids_0                                  ; Lost fanout                                                                                    ;
; VexRiscv:VexRiscv|IBusCachedPlugin_injector_nextPcCalc_valids_1                                  ; Lost fanout                                                                                    ;
; VexRiscv:VexRiscv|CsrPlugin_interrupt_code[1]                                                    ; Stuck at VCC due to stuck port data_in                                                         ;
; storage~8                                                                                        ; Lost fanout                                                                                    ;
; storage~9                                                                                        ; Lost fanout                                                                                    ;
; storage~18                                                                                       ; Lost fanout                                                                                    ;
; storage~19                                                                                       ; Lost fanout                                                                                    ;
; storage~28                                                                                       ; Lost fanout                                                                                    ;
; storage~29                                                                                       ; Lost fanout                                                                                    ;
; storage~38                                                                                       ; Lost fanout                                                                                    ;
; storage~39                                                                                       ; Lost fanout                                                                                    ;
; storage~48                                                                                       ; Lost fanout                                                                                    ;
; storage~49                                                                                       ; Lost fanout                                                                                    ;
; storage~58                                                                                       ; Lost fanout                                                                                    ;
; storage~59                                                                                       ; Lost fanout                                                                                    ;
; storage~68                                                                                       ; Lost fanout                                                                                    ;
; storage~69                                                                                       ; Lost fanout                                                                                    ;
; storage~78                                                                                       ; Lost fanout                                                                                    ;
; storage~79                                                                                       ; Lost fanout                                                                                    ;
; storage~88                                                                                       ; Lost fanout                                                                                    ;
; storage~89                                                                                       ; Lost fanout                                                                                    ;
; storage~98                                                                                       ; Lost fanout                                                                                    ;
; storage~99                                                                                       ; Lost fanout                                                                                    ;
; storage~108                                                                                      ; Lost fanout                                                                                    ;
; storage~109                                                                                      ; Lost fanout                                                                                    ;
; storage~118                                                                                      ; Lost fanout                                                                                    ;
; storage~119                                                                                      ; Lost fanout                                                                                    ;
; storage~128                                                                                      ; Lost fanout                                                                                    ;
; storage~129                                                                                      ; Lost fanout                                                                                    ;
; storage~138                                                                                      ; Lost fanout                                                                                    ;
; storage~139                                                                                      ; Lost fanout                                                                                    ;
; storage~148                                                                                      ; Lost fanout                                                                                    ;
; storage~149                                                                                      ; Lost fanout                                                                                    ;
; storage~158                                                                                      ; Lost fanout                                                                                    ;
; storage~159                                                                                      ; Lost fanout                                                                                    ;
; storage_1~8                                                                                      ; Lost fanout                                                                                    ;
; storage_1~9                                                                                      ; Lost fanout                                                                                    ;
; storage_1~18                                                                                     ; Lost fanout                                                                                    ;
; storage_1~19                                                                                     ; Lost fanout                                                                                    ;
; storage_1~28                                                                                     ; Lost fanout                                                                                    ;
; storage_1~29                                                                                     ; Lost fanout                                                                                    ;
; storage_1~38                                                                                     ; Lost fanout                                                                                    ;
; storage_1~39                                                                                     ; Lost fanout                                                                                    ;
; storage_1~48                                                                                     ; Lost fanout                                                                                    ;
; storage_1~49                                                                                     ; Lost fanout                                                                                    ;
; storage_1~58                                                                                     ; Lost fanout                                                                                    ;
; storage_1~59                                                                                     ; Lost fanout                                                                                    ;
; storage_1~68                                                                                     ; Lost fanout                                                                                    ;
; storage_1~69                                                                                     ; Lost fanout                                                                                    ;
; storage_1~78                                                                                     ; Lost fanout                                                                                    ;
; storage_1~79                                                                                     ; Lost fanout                                                                                    ;
; storage_1~88                                                                                     ; Lost fanout                                                                                    ;
; storage_1~89                                                                                     ; Lost fanout                                                                                    ;
; storage_1~98                                                                                     ; Lost fanout                                                                                    ;
; storage_1~99                                                                                     ; Lost fanout                                                                                    ;
; storage_1~108                                                                                    ; Lost fanout                                                                                    ;
; storage_1~109                                                                                    ; Lost fanout                                                                                    ;
; storage_1~118                                                                                    ; Lost fanout                                                                                    ;
; storage_1~119                                                                                    ; Lost fanout                                                                                    ;
; storage_1~128                                                                                    ; Lost fanout                                                                                    ;
; storage_1~129                                                                                    ; Lost fanout                                                                                    ;
; storage_1~138                                                                                    ; Lost fanout                                                                                    ;
; storage_1~139                                                                                    ; Lost fanout                                                                                    ;
; storage_1~148                                                                                    ; Lost fanout                                                                                    ;
; storage_1~149                                                                                    ; Lost fanout                                                                                    ;
; storage_1~158                                                                                    ; Lost fanout                                                                                    ;
; storage_1~159                                                                                    ; Lost fanout                                                                                    ;
; Total Number of Removed Registers = 366                                                          ;                                                                                                ;
+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                    ;
+-------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------+
; Register name                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                             ;
+-------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------+
; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[1]                           ; Stuck at GND              ; VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[1], ;
;                                                                               ; due to stuck port data_in ; VexRiscv:VexRiscv|decode_to_execute_PC[1],                                         ;
;                                                                               ;                           ; VexRiscv:VexRiscv|execute_to_memory_PC[1]                                          ;
; VexRiscv:VexRiscv|CsrPlugin_mip_MTIP                                          ; Stuck at GND              ; VexRiscv:VexRiscv|CsrPlugin_interrupt_code[2],                                     ;
;                                                                               ; due to stuck port data_in ; VexRiscv:VexRiscv|CsrPlugin_interrupt_code[1]                                      ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|loader_waysAllocator[0]               ; Stuck at VCC              ; VexRiscv:VexRiscv|DataCache:dataCache_1|_zz_ways_0_tags_port0[1],                  ;
;                                                                               ; due to stuck port data_in ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_tagsReadRsp_0_error                 ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_refilling               ; Stuck at GND              ; VexRiscv:VexRiscv|memory_to_writeBack_PC[1]                                        ;
;                                                                               ; due to stuck port data_in ;                                                                                    ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageA_wayInvalidate[0]               ; Stuck at GND              ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_wayInvalidate[0]                    ;
;                                                                               ; due to stuck port data_in ;                                                                                    ;
; VexRiscv:VexRiscv|memory_to_writeBack_MUL_HH[33]                              ; Lost Fanouts              ; VexRiscv:VexRiscv|execute_to_memory_MUL_HH[33]                                     ;
; VexRiscv:VexRiscv|memory_to_writeBack_MUL_HH[32]                              ; Lost Fanouts              ; VexRiscv:VexRiscv|execute_to_memory_MUL_HH[32]                                     ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_hadError ; Stuck at GND              ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|_zz_ways_0_tags_port1[1] ;
;                                                                               ; due to stuck port data_in ;                                                                                    ;
+-------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3270  ;
; Number of registers using Synchronous Clear  ; 218   ;
; Number of registers using Synchronous Load   ; 196   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2765  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; int_rst                                 ; 213     ;
; count[16]                               ; 2       ;
; count[17]                               ; 2       ;
; count[18]                               ; 2       ;
; count[19]                               ; 2       ;
; count[6]                                ; 2       ;
; count[9]                                ; 2       ;
; count[14]                               ; 2       ;
; scratch_storage[5]                      ; 1       ;
; scratch_storage[21]                     ; 1       ;
; scratch_storage[20]                     ; 1       ;
; scratch_storage[4]                      ; 1       ;
; scratch_storage[6]                      ; 1       ;
; scratch_storage[14]                     ; 1       ;
; scratch_storage[3]                      ; 1       ;
; scratch_storage[12]                     ; 1       ;
; scratch_storage[18]                     ; 1       ;
; scratch_storage[9]                      ; 1       ;
; scratch_storage[10]                     ; 1       ;
; scratch_storage[25]                     ; 1       ;
; scratch_storage[28]                     ; 1       ;
; Total number of inverted registers = 21 ;         ;
+-----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                  ;
+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+------+
; Register Name                                                                            ; Megafunction                                                                ; Type ;
+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+------+
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|_zz_ways_0_tags_port1[0,2..21] ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0 ; RAM  ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|_zz_ways_0_tags_port0[0,2..21]                   ; VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_tags_rtl_0                   ; RAM  ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|_zz_banks_0_port1[0..31]       ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|banks_0_rtl_0     ; RAM  ;
; main_ram_grain0_adr0[11]                                                                 ; main_ram_grain3_rtl_0                                                       ; RAM  ;
; sram_grain0_adr0[1..10]                                                                  ; main_ram_grain3_rtl_0                                                       ; RAM  ;
; main_ram_grain3_adr0[0]                                                                  ; main_ram_grain3_rtl_0                                                       ; RAM  ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|_zz_ways_0_datasymbol_read[0..7]                 ; VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_data_symbol0_rtl_0           ; RAM  ;
; rom_grain0_dat0[0..7]                                                                    ; rom_grain0_rtl_0                                                            ; RAM  ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|_zz_ways_0_datasymbol_read_1[0..7]               ; VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_data_symbol1_rtl_0           ; RAM  ;
; rom_grain1_dat0[0..7]                                                                    ; rom_grain1_rtl_0                                                            ; RAM  ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|_zz_ways_0_datasymbol_read_2[0..7]               ; VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_data_symbol2_rtl_0           ; RAM  ;
; rom_grain2_dat0[0..7]                                                                    ; rom_grain2_rtl_0                                                            ; RAM  ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|_zz_ways_0_datasymbol_read_3[0..7]               ; VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_data_symbol3_rtl_0           ; RAM  ;
; rom_grain3_dat0[0..7]                                                                    ; rom_grain3_rtl_0                                                            ; RAM  ;
+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|tx_count[3]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|csr_bankarray_interface1_bank_bus_dat_r[4]                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|csr_bankarray_interface4_bank_bus_dat_r[2]                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|csr_bankarray_interface2_bank_bus_dat_r[1]                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|leds_storage[5]                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|uart_tx_fifo_produce[1]                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|uart_tx_fifo_consume[0]                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|uart_tx_fifo_level0[4]                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|reset_storage[0]                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|_zz_iBusWishbone_ADR[1]                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|execute_to_memory_SHIFT_RIGHT[15]                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|CsrPlugin_interrupt_code[1]                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[8]                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|CsrPlugin_mie_MSIE                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|CsrPlugin_mepc[0]                                                  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |top|VexRiscv:VexRiscv|CsrPlugin_mepc[16]                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|VexRiscv:VexRiscv|_zz_CsrPlugin_csrMapping_readDataInit[9]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|uart_enable_storage[1]                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|uart_pending_r[1]                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|VexRiscv:VexRiscv|memory_DivPlugin_rs1[19]                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|timer_reload_storage[16]                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|timer_load_storage[19]                                                               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top|rx_data[6]                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|uart_rx_fifo_produce[1]                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|uart_rx_fifo_consume[0]                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|uart_rx_fifo_level0[2]                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|timer_value_status[10]                                                               ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |top|scratch_storage[7]                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|bus_errors[8]                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_flushCounter[0] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top|tx_data[3]                                                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|_zz_dBusWishbone_ADR[2]                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|execute_to_memory_SHIFT_RIGHT[5]                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|execute_to_memory_MEMORY_STORE_DATA_RF[30]                         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|memory_DivPlugin_div_counter_value[4]                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|timer_value[14]                                                                      ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |top|count[2]                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|memory_DivPlugin_accumulator[9]                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]               ;
; 5:1                ; 31 bits   ; 93 LEs        ; 62 LEs               ; 31 LEs                 ; Yes        ; |top|VexRiscv:VexRiscv|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|execute_to_memory_SHIFT_RIGHT[3]                                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|decode_to_execute_RS2[8]                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|decode_to_execute_RS1[12]                                          ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_flusher_counter[3]                    ;
; 9:1                ; 20 bits   ; 120 LEs       ; 100 LEs              ; 20 LEs                 ; Yes        ; |top|VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[22]                                 ;
; 513:1              ; 30 bits   ; 10260 LEs     ; 60 LEs               ; 10200 LEs              ; Yes        ; |top|csr_bankarray_interface0_bank_bus_dat_r[21]                                          ;
; 513:1              ; 2 bits    ; 684 LEs       ; 6 LEs                ; 678 LEs                ; Yes        ; |top|csr_bankarray_interface0_bank_bus_dat_r[0]                                           ;
; 513:1              ; 31 bits   ; 10602 LEs     ; 62 LEs               ; 10540 LEs              ; Yes        ; |top|csr_bankarray_interface3_bank_bus_dat_r[15]                                          ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |top|scratch_storage[28]                                                                  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top|count[14]                                                                            ;
; 1:1                ; 32 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |top|sram1_dat_w[8]                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top|interface0_sel[1]                                                                    ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |top|csr_bankarray_interface4_bank_bus_adr[7]                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|rom_grain3.raddr_a[0]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|VexRiscv:VexRiscv|Mux30                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[4]         ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |top|VexRiscv:VexRiscv|Mux109                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|VexRiscv:VexRiscv|Mux126                                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|VexRiscv:VexRiscv|Mux123                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|VexRiscv:VexRiscv|Mux93                                                              ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top|VexRiscv:VexRiscv|Mux79                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|VexRiscv:VexRiscv|_zz_CsrPlugin_csrMapping_writeDataSignal[19]                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|VexRiscv:VexRiscv|_zz_memory_DivPlugin_div_result_3                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|VexRiscv:VexRiscv|execute_BranchPlugin_branch_src2[16]                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|VexRiscv:VexRiscv|execute_BranchPlugin_branch_src2[4]                                ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |top|rx_source_payload_data[1]                                                            ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |top|VexRiscv:VexRiscv|Selector46                                                         ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; No         ; |top|VexRiscv:VexRiscv|_zz_decode_RS2_1[13]                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top|VexRiscv:VexRiscv|HazardSimplePlugin_writeBackWrites_payload_data[12]                ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top|VexRiscv:VexRiscv|IBusCachedPlugin_iBusRsp_stages_0_input_payload[10]                ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |top|VexRiscv:VexRiscv|HazardSimplePlugin_writeBackWrites_payload_data[5]                 ;
; 6:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|VexRiscv:VexRiscv|HazardSimplePlugin_writeBackWrites_payload_data[28]                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv                                                           ;
+------------------------------+-------+------+------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                   ;
+------------------------------+-------+------+------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[31]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[31]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[30]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[30]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[29]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[29]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[28]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[28]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[27]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[27]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[26]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[26]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[25]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[25]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[24]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[24]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[23]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[23]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[22]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[22]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[21]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[21]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[20]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[20]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[19]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[19]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[18]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[18]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[17]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[17]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[16]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[16]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[15]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[15]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[14]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[14]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[13]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[13]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[12]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[12]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[11]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[11]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[10]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[10]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[9]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[9]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[8]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[8]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[7]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[7]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[6]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[6]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[5]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[5]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[4]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[4]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[3]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[3]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[2]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[2]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[1]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[1]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[0]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[0]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[31]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[31]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[30]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[30]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[29]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[29]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[28]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[28]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[27]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[27]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[26]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[26]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[25]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[25]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[24]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[24]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[23]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[23]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[22]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[22]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[21]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[21]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[20]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[20]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[19]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[19]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[18]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[18]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[17]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[17]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[16]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[16]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[15]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[15]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[14]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[14]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[13]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[13]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[12]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[12]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[11]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[11]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[10]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[10]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[9]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[9]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[8]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[8]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[7]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[7]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[6]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[6]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[5]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[5]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[4]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[4]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[3]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[3]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[2]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[2]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[1]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[1]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[0]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[0]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[31] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[31] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[30] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[30] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[29] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[29] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[28] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[28] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[27] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[27] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[26] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[26] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[25] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[25] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[24] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[24] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[23] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[23] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[22] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[22] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[21] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[21] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[20] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[20] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[19] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[19] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[18] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[18] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[17] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[17] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[16] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[16] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[15] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[15] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[14] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[14] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[13] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[13] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[12] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[12] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[11] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[11] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[10] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[10] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[9]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[9]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[8]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[8]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[2]  ;
+------------------------------+-------+------+------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache ;
+-------------------+-------+------+-----------------------------------------------+
; Assignment        ; Value ; From ; To                                            ;
+-------------------+-------+------+-----------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[31]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[30]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[29]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[28]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[27]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[26]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[25]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[24]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[23]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[22]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[21]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[20]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[19]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[18]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[17]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[16]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[15]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[14]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[13]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[12]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[11]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[10]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[9]                         ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[8]                         ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[7]                         ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[6]                         ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[5]                         ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_wordIndex[2]                       ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_wordIndex[1]                       ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_wordIndex[0]                       ;
+-------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for altsyncram:sram_grain0_rtl_0|altsyncram_t481:auto_generated ;
+---------------------------------+--------------------+------+----------------------+
; Assignment                      ; Value              ; From ; To                   ;
+---------------------------------+--------------------+------+----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                    ;
+---------------------------------+--------------------+------+----------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for altsyncram:main_ram_grain0_rtl_0|altsyncram_7581:auto_generated ;
+---------------------------------+--------------------+------+--------------------------+
; Assignment                      ; Value              ; From ; To                       ;
+---------------------------------+--------------------+------+--------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                        ;
+---------------------------------+--------------------+------+--------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for altsyncram:sram_grain1_rtl_0|altsyncram_u481:auto_generated ;
+---------------------------------+--------------------+------+----------------------+
; Assignment                      ; Value              ; From ; To                   ;
+---------------------------------+--------------------+------+----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                    ;
+---------------------------------+--------------------+------+----------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for altsyncram:main_ram_grain1_rtl_0|altsyncram_f681:auto_generated ;
+---------------------------------+--------------------+------+--------------------------+
; Assignment                      ; Value              ; From ; To                       ;
+---------------------------------+--------------------+------+--------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                        ;
+---------------------------------+--------------------+------+--------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for altsyncram:sram_grain2_rtl_0|altsyncram_v481:auto_generated ;
+---------------------------------+--------------------+------+----------------------+
; Assignment                      ; Value              ; From ; To                   ;
+---------------------------------+--------------------+------+----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                    ;
+---------------------------------+--------------------+------+----------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for altsyncram:main_ram_grain2_rtl_0|altsyncram_g681:auto_generated ;
+---------------------------------+--------------------+------+--------------------------+
; Assignment                      ; Value              ; From ; To                       ;
+---------------------------------+--------------------+------+--------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                        ;
+---------------------------------+--------------------+------+--------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for altsyncram:sram_grain3_rtl_0|altsyncram_0581:auto_generated ;
+---------------------------------+--------------------+------+----------------------+
; Assignment                      ; Value              ; From ; To                   ;
+---------------------------------+--------------------+------+----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                    ;
+---------------------------------+--------------------+------+----------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for altsyncram:main_ram_grain3_rtl_0|altsyncram_h681:auto_generated ;
+---------------------------------+--------------------+------+--------------------------+
; Assignment                      ; Value              ; From ; To                       ;
+---------------------------------+--------------------+------+--------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                        ;
+---------------------------------+--------------------+------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_6vd1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for altsyncram:rom_grain0_rtl_0|altsyncram_d161:auto_generated ;
+---------------------------------+--------------------+------+---------------------+
; Assignment                      ; Value              ; From ; To                  ;
+---------------------------------+--------------------+------+---------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                   ;
+---------------------------------+--------------------+------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0|altsyncram_6vd1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for altsyncram:rom_grain1_rtl_0|altsyncram_e161:auto_generated ;
+---------------------------------+--------------------+------+---------------------+
; Assignment                      ; Value              ; From ; To                  ;
+---------------------------------+--------------------+------+---------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                   ;
+---------------------------------+--------------------+------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0|altsyncram_6vd1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for altsyncram:rom_grain2_rtl_0|altsyncram_f161:auto_generated ;
+---------------------------------+--------------------+------+---------------------+
; Assignment                      ; Value              ; From ; To                  ;
+---------------------------------+--------------------+------+---------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                   ;
+---------------------------------+--------------------+------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0|altsyncram_6vd1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for altsyncram:rom_grain3_rtl_0|altsyncram_g161:auto_generated ;
+---------------------------------+--------------------+------+---------------------+
; Assignment                      ; Value              ; From ; To                  ;
+---------------------------------+--------------------+------+---------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                   ;
+---------------------------------+--------------------+------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                     ;
; WIDTH_A                            ; 21                   ; Untyped                                                                     ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                     ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 21                   ; Untyped                                                                     ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                     ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_gsd1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                   ;
; WIDTH_A                            ; 21                   ; Untyped                                                   ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                   ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WIDTH_B                            ; 21                   ; Untyped                                                   ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                   ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_gsd1      ; Untyped                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                 ;
; WIDTH_A                            ; 32                   ; Untyped                                                                 ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                 ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 32                   ; Untyped                                                                 ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                 ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_02e1      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:sram_grain0_rtl_0       ;
+------------------------------------+-------------------------------+----------------+
; Parameter Name                     ; Value                         ; Type           ;
+------------------------------------+-------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                   ; Untyped        ;
; WIDTH_A                            ; 8                             ; Untyped        ;
; WIDTHAD_A                          ; 11                            ; Untyped        ;
; NUMWORDS_A                         ; 2048                          ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped        ;
; WIDTH_B                            ; 1                             ; Untyped        ;
; WIDTHAD_B                          ; 1                             ; Untyped        ;
; NUMWORDS_B                         ; 1                             ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                             ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped        ;
; BYTE_SIZE                          ; 8                             ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped        ;
; INIT_FILE                          ; db/top.ram5_top_1fc36.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped        ;
; ENABLE_ECC                         ; FALSE                         ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_t481               ; Untyped        ;
+------------------------------------+-------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:main_ram_grain0_rtl_0   ;
+------------------------------------+-------------------------------+----------------+
; Parameter Name                     ; Value                         ; Type           ;
+------------------------------------+-------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                   ; Untyped        ;
; WIDTH_A                            ; 8                             ; Untyped        ;
; WIDTHAD_A                          ; 12                            ; Untyped        ;
; NUMWORDS_A                         ; 4096                          ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped        ;
; WIDTH_B                            ; 1                             ; Untyped        ;
; WIDTHAD_B                          ; 1                             ; Untyped        ;
; NUMWORDS_B                         ; 1                             ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                             ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped        ;
; BYTE_SIZE                          ; 8                             ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped        ;
; INIT_FILE                          ; db/top.ram9_top_1fc36.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped        ;
; ENABLE_ECC                         ; FALSE                         ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_7581               ; Untyped        ;
+------------------------------------+-------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:sram_grain1_rtl_0       ;
+------------------------------------+-------------------------------+----------------+
; Parameter Name                     ; Value                         ; Type           ;
+------------------------------------+-------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                   ; Untyped        ;
; WIDTH_A                            ; 8                             ; Untyped        ;
; WIDTHAD_A                          ; 11                            ; Untyped        ;
; NUMWORDS_A                         ; 2048                          ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped        ;
; WIDTH_B                            ; 1                             ; Untyped        ;
; WIDTHAD_B                          ; 1                             ; Untyped        ;
; NUMWORDS_B                         ; 1                             ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                             ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped        ;
; BYTE_SIZE                          ; 8                             ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped        ;
; INIT_FILE                          ; db/top.ram6_top_1fc36.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped        ;
; ENABLE_ECC                         ; FALSE                         ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_u481               ; Untyped        ;
+------------------------------------+-------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:main_ram_grain1_rtl_0    ;
+------------------------------------+--------------------------------+----------------+
; Parameter Name                     ; Value                          ; Type           ;
+------------------------------------+--------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                    ; Untyped        ;
; WIDTH_A                            ; 8                              ; Untyped        ;
; WIDTHAD_A                          ; 12                             ; Untyped        ;
; NUMWORDS_A                         ; 4096                           ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped        ;
; WIDTH_B                            ; 1                              ; Untyped        ;
; WIDTHAD_B                          ; 1                              ; Untyped        ;
; NUMWORDS_B                         ; 1                              ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                              ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped        ;
; BYTE_SIZE                          ; 8                              ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped        ;
; INIT_FILE                          ; db/top.ram10_top_1fc36.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                         ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped        ;
; ENABLE_ECC                         ; FALSE                          ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                   ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_f681                ; Untyped        ;
+------------------------------------+--------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:sram_grain2_rtl_0       ;
+------------------------------------+-------------------------------+----------------+
; Parameter Name                     ; Value                         ; Type           ;
+------------------------------------+-------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                   ; Untyped        ;
; WIDTH_A                            ; 8                             ; Untyped        ;
; WIDTHAD_A                          ; 11                            ; Untyped        ;
; NUMWORDS_A                         ; 2048                          ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped        ;
; WIDTH_B                            ; 1                             ; Untyped        ;
; WIDTHAD_B                          ; 1                             ; Untyped        ;
; NUMWORDS_B                         ; 1                             ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                             ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped        ;
; BYTE_SIZE                          ; 8                             ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped        ;
; INIT_FILE                          ; db/top.ram7_top_1fc36.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped        ;
; ENABLE_ECC                         ; FALSE                         ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_v481               ; Untyped        ;
+------------------------------------+-------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:main_ram_grain2_rtl_0    ;
+------------------------------------+--------------------------------+----------------+
; Parameter Name                     ; Value                          ; Type           ;
+------------------------------------+--------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                    ; Untyped        ;
; WIDTH_A                            ; 8                              ; Untyped        ;
; WIDTHAD_A                          ; 12                             ; Untyped        ;
; NUMWORDS_A                         ; 4096                           ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped        ;
; WIDTH_B                            ; 1                              ; Untyped        ;
; WIDTHAD_B                          ; 1                              ; Untyped        ;
; NUMWORDS_B                         ; 1                              ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                              ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped        ;
; BYTE_SIZE                          ; 8                              ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped        ;
; INIT_FILE                          ; db/top.ram11_top_1fc36.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                         ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped        ;
; ENABLE_ECC                         ; FALSE                          ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                   ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_g681                ; Untyped        ;
+------------------------------------+--------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:sram_grain3_rtl_0       ;
+------------------------------------+-------------------------------+----------------+
; Parameter Name                     ; Value                         ; Type           ;
+------------------------------------+-------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                   ; Untyped        ;
; WIDTH_A                            ; 8                             ; Untyped        ;
; WIDTHAD_A                          ; 11                            ; Untyped        ;
; NUMWORDS_A                         ; 2048                          ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped        ;
; WIDTH_B                            ; 1                             ; Untyped        ;
; WIDTHAD_B                          ; 1                             ; Untyped        ;
; NUMWORDS_B                         ; 1                             ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                             ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped        ;
; BYTE_SIZE                          ; 8                             ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped        ;
; INIT_FILE                          ; db/top.ram8_top_1fc36.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped        ;
; ENABLE_ECC                         ; FALSE                         ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_0581               ; Untyped        ;
+------------------------------------+-------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:main_ram_grain3_rtl_0    ;
+------------------------------------+--------------------------------+----------------+
; Parameter Name                     ; Value                          ; Type           ;
+------------------------------------+--------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                    ; Untyped        ;
; WIDTH_A                            ; 8                              ; Untyped        ;
; WIDTHAD_A                          ; 12                             ; Untyped        ;
; NUMWORDS_A                         ; 4096                           ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped        ;
; WIDTH_B                            ; 1                              ; Untyped        ;
; WIDTHAD_B                          ; 1                              ; Untyped        ;
; NUMWORDS_B                         ; 1                              ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                              ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped        ;
; BYTE_SIZE                          ; 8                              ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped        ;
; INIT_FILE                          ; db/top.ram12_top_1fc36.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                         ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped        ;
; ENABLE_ECC                         ; FALSE                          ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                   ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_h681                ; Untyped        ;
+------------------------------------+--------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Untyped                                                           ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                           ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 8                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                           ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_6vd1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:rom_grain0_rtl_0        ;
+------------------------------------+-------------------------------+----------------+
; Parameter Name                     ; Value                         ; Type           ;
+------------------------------------+-------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped        ;
; OPERATION_MODE                     ; ROM                           ; Untyped        ;
; WIDTH_A                            ; 8                             ; Untyped        ;
; WIDTHAD_A                          ; 13                            ; Untyped        ;
; NUMWORDS_A                         ; 6125                          ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped        ;
; WIDTH_B                            ; 1                             ; Untyped        ;
; WIDTHAD_B                          ; 1                             ; Untyped        ;
; NUMWORDS_B                         ; 1                             ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                             ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped        ;
; BYTE_SIZE                          ; 8                             ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped        ;
; INIT_FILE                          ; db/top.ram1_top_1fc36.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped        ;
; ENABLE_ECC                         ; FALSE                         ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_d161               ; Untyped        ;
+------------------------------------+-------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Untyped                                                           ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                           ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 8                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                           ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_6vd1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:rom_grain1_rtl_0        ;
+------------------------------------+-------------------------------+----------------+
; Parameter Name                     ; Value                         ; Type           ;
+------------------------------------+-------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped        ;
; OPERATION_MODE                     ; ROM                           ; Untyped        ;
; WIDTH_A                            ; 8                             ; Untyped        ;
; WIDTHAD_A                          ; 13                            ; Untyped        ;
; NUMWORDS_A                         ; 6125                          ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped        ;
; WIDTH_B                            ; 1                             ; Untyped        ;
; WIDTHAD_B                          ; 1                             ; Untyped        ;
; NUMWORDS_B                         ; 1                             ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                             ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped        ;
; BYTE_SIZE                          ; 8                             ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped        ;
; INIT_FILE                          ; db/top.ram2_top_1fc36.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped        ;
; ENABLE_ECC                         ; FALSE                         ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_e161               ; Untyped        ;
+------------------------------------+-------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Untyped                                                           ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                           ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 8                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                           ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_6vd1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:rom_grain2_rtl_0        ;
+------------------------------------+-------------------------------+----------------+
; Parameter Name                     ; Value                         ; Type           ;
+------------------------------------+-------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped        ;
; OPERATION_MODE                     ; ROM                           ; Untyped        ;
; WIDTH_A                            ; 8                             ; Untyped        ;
; WIDTHAD_A                          ; 13                            ; Untyped        ;
; NUMWORDS_A                         ; 6125                          ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped        ;
; WIDTH_B                            ; 1                             ; Untyped        ;
; WIDTHAD_B                          ; 1                             ; Untyped        ;
; NUMWORDS_B                         ; 1                             ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                             ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped        ;
; BYTE_SIZE                          ; 8                             ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped        ;
; INIT_FILE                          ; db/top.ram3_top_1fc36.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped        ;
; ENABLE_ECC                         ; FALSE                         ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_f161               ; Untyped        ;
+------------------------------------+-------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Untyped                                                           ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                           ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 8                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                           ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_6vd1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:rom_grain3_rtl_0        ;
+------------------------------------+-------------------------------+----------------+
; Parameter Name                     ; Value                         ; Type           ;
+------------------------------------+-------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped        ;
; OPERATION_MODE                     ; ROM                           ; Untyped        ;
; WIDTH_A                            ; 8                             ; Untyped        ;
; WIDTHAD_A                          ; 13                            ; Untyped        ;
; NUMWORDS_A                         ; 6125                          ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped        ;
; WIDTH_B                            ; 1                             ; Untyped        ;
; WIDTHAD_B                          ; 1                             ; Untyped        ;
; NUMWORDS_B                         ; 1                             ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                             ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped        ;
; BYTE_SIZE                          ; 8                             ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped        ;
; INIT_FILE                          ; db/top.ram4_top_1fc36.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped        ;
; ENABLE_ECC                         ; FALSE                         ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_g161               ; Untyped        ;
+------------------------------------+-------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|lpm_mult:Mult3   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|lpm_mult:Mult1   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 17           ; Untyped             ;
; LPM_WIDTHB                                     ; 17           ; Untyped             ;
; LPM_WIDTHP                                     ; 34           ; Untyped             ;
; LPM_WIDTHR                                     ; 34           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_76t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|lpm_mult:Mult0   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 17           ; Untyped             ;
; LPM_WIDTHB                                     ; 17           ; Untyped             ;
; LPM_WIDTHP                                     ; 34           ; Untyped             ;
; LPM_WIDTHR                                     ; 34           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_76t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|lpm_mult:Mult2   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 17           ; Untyped             ;
; LPM_WIDTHB                                     ; 17           ; Untyped             ;
; LPM_WIDTHP                                     ; 34           ; Untyped             ;
; LPM_WIDTHR                                     ; 34           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_76t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                   ;
+-------------------------------------------+----------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------------------+
; Number of entity instances                ; 19                                                                                     ;
; Entity Instance                           ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 21                                                                                     ;
;     -- NUMWORDS_A                         ; 128                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 21                                                                                     ;
;     -- NUMWORDS_B                         ; 128                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 21                                                                                     ;
;     -- NUMWORDS_A                         ; 128                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 21                                                                                     ;
;     -- NUMWORDS_B                         ; 128                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                     ;
;     -- NUMWORDS_B                         ; 1024                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; altsyncram:sram_grain0_rtl_0                                                           ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; altsyncram:main_ram_grain0_rtl_0                                                       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; altsyncram:sram_grain1_rtl_0                                                           ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; altsyncram:main_ram_grain1_rtl_0                                                       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; altsyncram:sram_grain2_rtl_0                                                           ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; altsyncram:main_ram_grain2_rtl_0                                                       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; altsyncram:sram_grain3_rtl_0                                                           ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; altsyncram:main_ram_grain3_rtl_0                                                       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 1024                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 1024                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; altsyncram:rom_grain0_rtl_0                                                            ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 6125                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 1024                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 1024                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; altsyncram:rom_grain1_rtl_0                                                            ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 6125                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 1024                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 1024                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; altsyncram:rom_grain2_rtl_0                                                            ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 6125                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 1024                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 1024                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; altsyncram:rom_grain3_rtl_0                                                            ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 6125                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                           ;
+---------------------------------------+----------------------------------+
; Name                                  ; Value                            ;
+---------------------------------------+----------------------------------+
; Number of entity instances            ; 4                                ;
; Entity Instance                       ; VexRiscv:VexRiscv|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 16                               ;
;     -- LPM_WIDTHB                     ; 16                               ;
;     -- LPM_WIDTHP                     ; 32                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; VexRiscv:VexRiscv|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 17                               ;
;     -- LPM_WIDTHB                     ; 17                               ;
;     -- LPM_WIDTHP                     ; 34                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; VexRiscv:VexRiscv|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 17                               ;
;     -- LPM_WIDTHB                     ; 17                               ;
;     -- LPM_WIDTHP                     ; 34                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; VexRiscv:VexRiscv|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 17                               ;
;     -- LPM_WIDTHB                     ; 17                               ;
;     -- LPM_WIDTHP                     ; 34                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
+---------------------------------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VexRiscv:VexRiscv|DataCache:dataCache_1"                                                                         ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_cpu_memory_isWrite             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_memory_mmuRsp_isPaging     ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_memory_mmuRsp_allowRead    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_cpu_memory_mmuRsp_allowWrite   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_cpu_memory_mmuRsp_allowExecute ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_cpu_memory_mmuRsp_exception    ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_memory_mmuRsp_refilling    ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_writeBack_isUser           ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_writeBack_isWrite          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_writeBack_keepMemRspData   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_writeBack_exclusiveOk      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_writesPending              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_mem_cmd_payload_uncached       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_mem_cmd_payload_address[1..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_mem_cmd_payload_last           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_mem_rsp_payload_error          ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache"                                                      ;
+----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                             ; Type   ; Severity ; Details                                                                             ;
+----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_cpu_prefetch_pc[1..0]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_fetch_data[31..25]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_fetch_data[14..0]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_fetch_mmuRsp_isPaging     ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_fetch_mmuRsp_allowRead    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_cpu_fetch_mmuRsp_allowWrite   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_cpu_fetch_mmuRsp_allowExecute ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_cpu_fetch_mmuRsp_exception    ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_fetch_mmuRsp_refilling    ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_fetch_physicalAddress     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_decode_isUser             ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_mem_cmd_payload_address[4..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_mem_cmd_payload_size          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_mem_rsp_payload_error         ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VexRiscv:VexRiscv"                                                                                           ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                             ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; dBusWishbone_ERR              ; Input  ; Info     ; Stuck at GND                                                                        ;
; externalInterruptArray[31..2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; externalResetVector           ; Input  ; Info     ; Stuck at GND                                                                        ;
; iBusWishbone_ERR              ; Input  ; Info     ; Stuck at GND                                                                        ;
; softwareInterrupt             ; Input  ; Info     ; Stuck at GND                                                                        ;
; timerInterrupt                ; Input  ; Info     ; Stuck at GND                                                                        ;
; dBusWishbone_BTE              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dBusWishbone_CTI              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; iBusWishbone_BTE              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; iBusWishbone_CTI              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 16                          ;
; cycloneiii_ff         ; 3270                        ;
;     ENA               ; 2534                        ;
;     ENA SCLR          ; 106                         ;
;     ENA SLD           ; 125                         ;
;     SCLR              ; 46                          ;
;     SCLR SLD          ; 66                          ;
;     SLD               ; 5                           ;
;     plain             ; 388                         ;
; cycloneiii_lcell_comb ; 4950                        ;
;     arith             ; 514                         ;
;         2 data inputs ; 238                         ;
;         3 data inputs ; 276                         ;
;     normal            ; 4436                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 106                         ;
;         2 data inputs ; 372                         ;
;         3 data inputs ; 761                         ;
;         4 data inputs ; 3194                        ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_ram_block  ; 202                         ;
;                       ;                             ;
; Max LUT depth         ; 11.90                       ;
; Average LUT depth     ; 5.53                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Copyright (C) 2025  Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Altera and sold by Altera or its authorized distributors.  Please
    Info: refer to the Altera Software License Subscription Agreements 
    Info: on the Quartus Prime software download page.
    Info: Processing started: Mon Sep  1 18:53:56 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Warning (10890): Verilog HDL Attribute warning at VexRiscv.v(509): overriding existing value for attribute "syn_keep" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 509
Warning (10890): Verilog HDL Attribute warning at VexRiscv.v(511): overriding existing value for attribute "syn_keep" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 511
Warning (10890): Verilog HDL Attribute warning at VexRiscv.v(582): overriding existing value for attribute "syn_keep" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 582
Warning (10335): Unrecognized synthesis attribute "no_rw_check" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(1323) File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1323
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(1323) File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1323
Warning (10335): Unrecognized synthesis attribute "no_rw_check" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5381) File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5381
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5381) File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5381
Warning (10335): Unrecognized synthesis attribute "no_rw_check" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5382) File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5382
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5382) File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5382
Warning (10335): Unrecognized synthesis attribute "no_rw_check" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5383) File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5383
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5383) File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5383
Warning (10335): Unrecognized synthesis attribute "no_rw_check" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5384) File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5384
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5384) File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5384
Warning (10335): Unrecognized synthesis attribute "no_rw_check" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5385) File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5385
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5385) File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5385
Warning (10890): Verilog HDL Attribute warning at VexRiscv.v(6071): overriding existing value for attribute "syn_keep" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 6071
Warning (10890): Verilog HDL Attribute warning at VexRiscv.v(6086): overriding existing value for attribute "syn_keep" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 6086
Warning (10335): Unrecognized synthesis attribute "no_rw_check" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(6127) File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 6127
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(6127) File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 6127
Warning (10335): Unrecognized synthesis attribute "no_rw_check" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(6128) File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 6128
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(6128) File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 6128
Info (12021): Found 3 design units, including 3 entities, in source file /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v
    Info (12023): Found entity 1: VexRiscv File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 7
    Info (12023): Found entity 2: DataCache File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5167
    Info (12023): Found entity 3: InstructionCache File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 6021
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 21
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top.v(128): object "bus_errors_re" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 128
Warning (10036): Verilog HDL or VHDL warning at top.v(130): object "bus_errors_we" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 130
Warning (10036): Verilog HDL or VHDL warning at top.v(134): object "csr_bankarray_csrbank0_bus_errors_r" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 134
Warning (10036): Verilog HDL or VHDL warning at top.v(141): object "csr_bankarray_csrbank0_reset0_we" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 141
Warning (10036): Verilog HDL or VHDL warning at top.v(145): object "csr_bankarray_csrbank0_scratch0_we" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 145
Warning (10036): Verilog HDL or VHDL warning at top.v(150): object "csr_bankarray_csrbank1_out0_we" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 150
Warning (10036): Verilog HDL or VHDL warning at top.v(152): object "csr_bankarray_csrbank2_in_r" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 152
Warning (10036): Verilog HDL or VHDL warning at top.v(160): object "csr_bankarray_csrbank3_en0_we" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 160
Warning (10036): Verilog HDL or VHDL warning at top.v(164): object "csr_bankarray_csrbank3_ev_enable0_we" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 164
Warning (10036): Verilog HDL or VHDL warning at top.v(169): object "csr_bankarray_csrbank3_ev_status_r" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 169
Warning (10036): Verilog HDL or VHDL warning at top.v(176): object "csr_bankarray_csrbank3_load0_we" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 176
Warning (10036): Verilog HDL or VHDL warning at top.v(180): object "csr_bankarray_csrbank3_reload0_we" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 180
Warning (10036): Verilog HDL or VHDL warning at top.v(185): object "csr_bankarray_csrbank3_update_value0_we" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 185
Warning (10036): Verilog HDL or VHDL warning at top.v(186): object "csr_bankarray_csrbank3_value_r" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 186
Warning (10036): Verilog HDL or VHDL warning at top.v(193): object "csr_bankarray_csrbank4_ev_enable0_we" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 193
Warning (10036): Verilog HDL or VHDL warning at top.v(198): object "csr_bankarray_csrbank4_ev_status_r" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 198
Warning (10036): Verilog HDL or VHDL warning at top.v(202): object "csr_bankarray_csrbank4_rxempty_r" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 202
Warning (10036): Verilog HDL or VHDL warning at top.v(206): object "csr_bankarray_csrbank4_rxfull_r" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 206
Warning (10036): Verilog HDL or VHDL warning at top.v(211): object "csr_bankarray_csrbank4_txempty_r" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 211
Warning (10036): Verilog HDL or VHDL warning at top.v(215): object "csr_bankarray_csrbank4_txfull_r" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 215
Warning (10036): Verilog HDL or VHDL warning at top.v(249): object "csr_bankarray_sram_bus_dat_w" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 249
Warning (10036): Verilog HDL or VHDL warning at top.v(250): object "csr_bankarray_sram_bus_re" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 250
Warning (10036): Verilog HDL or VHDL warning at top.v(251): object "csr_bankarray_sram_bus_we" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 251
Warning (10036): Verilog HDL or VHDL warning at top.v(286): object "interface0_bte" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 286
Warning (10036): Verilog HDL or VHDL warning at top.v(287): object "interface0_cti" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 287
Warning (10036): Verilog HDL or VHDL warning at top.v(294): object "interface0_ram_bus_bte" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 294
Warning (10036): Verilog HDL or VHDL warning at top.v(295): object "interface0_ram_bus_cti" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 295
Warning (10036): Verilog HDL or VHDL warning at top.v(311): object "interface1_ram_bus_bte" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 311
Warning (10036): Verilog HDL or VHDL warning at top.v(312): object "interface1_ram_bus_cti" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 312
Warning (10036): Verilog HDL or VHDL warning at top.v(323): object "leds_re" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 323
Warning (10036): Verilog HDL or VHDL warning at top.v(333): object "ram_bus_bte" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 333
Warning (10036): Verilog HDL or VHDL warning at top.v(334): object "ram_bus_cti" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 334
Warning (10036): Verilog HDL or VHDL warning at top.v(337): object "ram_bus_dat_w" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 337
Warning (10036): Verilog HDL or VHDL warning at top.v(339): object "ram_bus_sel" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 339
Warning (10036): Verilog HDL or VHDL warning at top.v(341): object "ram_bus_we" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 341
Warning (10036): Verilog HDL or VHDL warning at top.v(363): object "rx_source_ready" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 363
Warning (10036): Verilog HDL or VHDL warning at top.v(366): object "scratch_re" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 366
Warning (10036): Verilog HDL or VHDL warning at top.v(403): object "switches_re" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 403
Warning (10036): Verilog HDL or VHDL warning at top.v(405): object "switches_we" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 405
Warning (10036): Verilog HDL or VHDL warning at top.v(408): object "timer_en_re" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 408
Warning (10036): Verilog HDL or VHDL warning at top.v(410): object "timer_enable_re" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 410
Warning (10036): Verilog HDL or VHDL warning at top.v(413): object "timer_load_re" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 413
Warning (10036): Verilog HDL or VHDL warning at top.v(418): object "timer_pending_we" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 418
Warning (10036): Verilog HDL or VHDL warning at top.v(419): object "timer_reload_re" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 419
Warning (10036): Verilog HDL or VHDL warning at top.v(421): object "timer_status_re" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 421
Warning (10036): Verilog HDL or VHDL warning at top.v(423): object "timer_status_we" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 423
Warning (10036): Verilog HDL or VHDL warning at top.v(427): object "timer_value_re" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 427
Warning (10036): Verilog HDL or VHDL warning at top.v(429): object "timer_value_we" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 429
Warning (10036): Verilog HDL or VHDL warning at top.v(432): object "timer_zero2" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 432
Warning (10036): Verilog HDL or VHDL warning at top.v(446): object "tx_sink_first" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 446
Warning (10036): Verilog HDL or VHDL warning at top.v(447): object "tx_sink_last" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 447
Warning (10036): Verilog HDL or VHDL warning at top.v(452): object "uart_enable_re" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 452
Warning (10036): Verilog HDL or VHDL warning at top.v(458): object "uart_pending_we" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 458
Warning (10036): Verilog HDL or VHDL warning at top.v(461): object "uart_rx2" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 461
Warning (10036): Verilog HDL or VHDL warning at top.v(472): object "uart_rx_fifo_level1" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 472
Warning (10036): Verilog HDL or VHDL warning at top.v(485): object "uart_rx_fifo_source_first" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 485
Warning (10036): Verilog HDL or VHDL warning at top.v(486): object "uart_rx_fifo_source_last" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 486
Warning (10036): Verilog HDL or VHDL warning at top.v(497): object "uart_rx_fifo_wrport_dat_r" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 497
Warning (10036): Verilog HDL or VHDL warning at top.v(504): object "uart_rxempty_re" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 504
Warning (10036): Verilog HDL or VHDL warning at top.v(506): object "uart_rxempty_we" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 506
Warning (10036): Verilog HDL or VHDL warning at top.v(507): object "uart_rxfull_re" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 507
Warning (10036): Verilog HDL or VHDL warning at top.v(509): object "uart_rxfull_we" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 509
Warning (10036): Verilog HDL or VHDL warning at top.v(514): object "uart_status_re" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 514
Warning (10036): Verilog HDL or VHDL warning at top.v(516): object "uart_status_we" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 516
Warning (10036): Verilog HDL or VHDL warning at top.v(519): object "uart_tx2" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 519
Warning (10036): Verilog HDL or VHDL warning at top.v(530): object "uart_tx_fifo_level1" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 530
Warning (10036): Verilog HDL or VHDL warning at top.v(555): object "uart_tx_fifo_wrport_dat_r" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 555
Warning (10036): Verilog HDL or VHDL warning at top.v(562): object "uart_txempty_re" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 562
Warning (10036): Verilog HDL or VHDL warning at top.v(564): object "uart_txempty_we" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 564
Warning (10036): Verilog HDL or VHDL warning at top.v(565): object "uart_txfull_re" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 565
Warning (10036): Verilog HDL or VHDL warning at top.v(567): object "uart_txfull_we" assigned a value but never read File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 567
Warning (10230): Verilog HDL assignment warning at top.v(902): truncated value with size 30 to match size of target (14) File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 902
Warning (10850): Verilog HDL warning at top.v(1818): number of words (0) in memory file does not match the number of elements in the address range [0:2047] File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 1818
Warning (10850): Verilog HDL warning at top.v(1835): number of words (0) in memory file does not match the number of elements in the address range [0:2047] File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 1835
Warning (10850): Verilog HDL warning at top.v(1852): number of words (0) in memory file does not match the number of elements in the address range [0:2047] File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 1852
Warning (10850): Verilog HDL warning at top.v(1869): number of words (0) in memory file does not match the number of elements in the address range [0:2047] File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 1869
Warning (10850): Verilog HDL warning at top.v(1886): number of words (0) in memory file does not match the number of elements in the address range [0:4095] File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 1886
Warning (10850): Verilog HDL warning at top.v(1903): number of words (0) in memory file does not match the number of elements in the address range [0:4095] File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 1903
Warning (10850): Verilog HDL warning at top.v(1920): number of words (0) in memory file does not match the number of elements in the address range [0:4095] File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 1920
Warning (10850): Verilog HDL warning at top.v(1937): number of words (0) in memory file does not match the number of elements in the address range [0:4095] File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 1937
Warning (10030): Net "mem.data_a" at top.v(1662) has no driver or initial value, using a default initial value '0' File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 1662
Warning (10030): Net "mem.waddr_a" at top.v(1662) has no driver or initial value, using a default initial value '0' File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 1662
Warning (10030): Net "rom_grain0.data_a" at top.v(1756) has no driver or initial value, using a default initial value '0' File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 1756
Warning (10030): Net "rom_grain0.waddr_a" at top.v(1756) has no driver or initial value, using a default initial value '0' File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 1756
Warning (10030): Net "rom_grain1.data_a" at top.v(1771) has no driver or initial value, using a default initial value '0' File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 1771
Warning (10030): Net "rom_grain1.waddr_a" at top.v(1771) has no driver or initial value, using a default initial value '0' File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 1771
Warning (10030): Net "rom_grain2.data_a" at top.v(1786) has no driver or initial value, using a default initial value '0' File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 1786
Warning (10030): Net "rom_grain2.waddr_a" at top.v(1786) has no driver or initial value, using a default initial value '0' File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 1786
Warning (10030): Net "rom_grain3.data_a" at top.v(1801) has no driver or initial value, using a default initial value '0' File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 1801
Warning (10030): Net "rom_grain3.waddr_a" at top.v(1801) has no driver or initial value, using a default initial value '0' File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 1801
Warning (10030): Net "mem.we_a" at top.v(1662) has no driver or initial value, using a default initial value '0' File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 1662
Warning (10030): Net "rom_grain0.we_a" at top.v(1756) has no driver or initial value, using a default initial value '0' File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 1756
Warning (10030): Net "rom_grain1.we_a" at top.v(1771) has no driver or initial value, using a default initial value '0' File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 1771
Warning (10030): Net "rom_grain2.we_a" at top.v(1786) has no driver or initial value, using a default initial value '0' File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 1786
Warning (10030): Net "rom_grain3.we_a" at top.v(1801) has no driver or initial value, using a default initial value '0' File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 1801
Info (12128): Elaborating entity "VexRiscv" for hierarchy "VexRiscv:VexRiscv" File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 1750
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(422): object "writeBack_FORMAL_PC_NEXT" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 422
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(539): object "decode_arbitration_isMoving" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 539
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(540): object "decode_arbitration_isFiring" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 540
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(550): object "execute_arbitration_isMoving" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 550
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(551): object "execute_arbitration_isFiring" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 551
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(561): object "memory_arbitration_isMoving" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 561
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(562): object "memory_arbitration_isFiring" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 562
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(572): object "writeBack_arbitration_isMoving" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 572
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(574): object "lastStageInstruction" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 574
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(575): object "lastStagePc" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 575
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(576): object "lastStageIsValid" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 576
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(577): object "lastStageIsFiring" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 577
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(580): object "IBusCachedPlugin_incomingInstruction" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 580
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(584): object "IBusCachedPlugin_decodePrediction_rsp_wasWrong" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 584
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(586): object "IBusCachedPlugin_pcValids_1" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 586
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(587): object "IBusCachedPlugin_pcValids_2" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 587
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(588): object "IBusCachedPlugin_pcValids_3" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 588
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(592): object "IBusCachedPlugin_mmuBus_cmd_0_isValid" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 592
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(593): object "IBusCachedPlugin_mmuBus_cmd_0_isStuck" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 593
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(595): object "IBusCachedPlugin_mmuBus_cmd_0_bypassTranslation" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 595
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(605): object "IBusCachedPlugin_mmuBus_end" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 605
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(610): object "dBus_cmd_payload_uncached" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 610
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(615): object "dBus_cmd_payload_last" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 615
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(620): object "DBusCachedPlugin_mmuBus_cmd_0_isValid" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 620
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(621): object "DBusCachedPlugin_mmuBus_cmd_0_isStuck" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 621
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(623): object "DBusCachedPlugin_mmuBus_cmd_0_bypassTranslation" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 623
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(633): object "DBusCachedPlugin_mmuBus_end" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 633
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(648): object "BranchPlugin_inDebugNoFetchFlag" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 648
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(653): object "CsrPlugin_csrMapping_hazardFree" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 653
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(655): object "CsrPlugin_inWfi" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 655
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(659): object "CsrPlugin_exceptionPendings_0" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 659
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(660): object "CsrPlugin_exceptionPendings_1" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 660
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(661): object "CsrPlugin_exceptionPendings_2" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 661
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(662): object "CsrPlugin_exceptionPendings_3" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 662
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(664): object "contextSwitching" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 664
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(672): object "CsrPlugin_allowEbreakException" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 672
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(673): object "CsrPlugin_xretAwayFromMachine" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 673
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(689): object "IBusCachedPlugin_fetchPc_corrected" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 689
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(706): object "IBusCachedPlugin_iBusRsp_stages_0_output_payload" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 706
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(767): object "iBus_cmd_payload_size" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 767
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(928): object "CsrPlugin_misa_base" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 928
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(929): object "CsrPlugin_misa_extensions" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 929
Warning (10858): Verilog HDL warning at VexRiscv.v(930): object CsrPlugin_mtvec_mode used but never assigned File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 930
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(977): object "CsrPlugin_lastStageWasWfi" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 977
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(992): object "CsrPlugin_trapCauseEbreakDebug" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 992
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(993): object "CsrPlugin_xtvec_mode" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 993
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1000): object "execute_CsrPlugin_wfiWake" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1000
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1003): object "execute_CsrPlugin_illegalAccess" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1003
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1004): object "execute_CsrPlugin_illegalInstruction" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1004
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1011): object "execute_CsrPlugin_readEnable" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1011
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1243): object "_zz_memory_to_writeBack_ENV_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1243
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1244): object "_zz_memory_to_writeBack_ENV_CTRL_1_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1244
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1245): object "_zz_execute_to_memory_ENV_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1245
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1246): object "_zz_execute_to_memory_ENV_CTRL_1_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1246
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1247): object "decode_ENV_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1247
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1248): object "_zz_decode_ENV_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1248
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1249): object "_zz_decode_to_execute_ENV_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1249
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1250): object "_zz_decode_to_execute_ENV_CTRL_1_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1250
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1251): object "_zz_decode_to_execute_BRANCH_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1251
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1252): object "_zz_decode_to_execute_BRANCH_CTRL_1_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1252
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1253): object "_zz_execute_to_memory_SHIFT_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1253
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1254): object "_zz_execute_to_memory_SHIFT_CTRL_1_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1254
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1255): object "decode_SHIFT_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1255
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1256): object "_zz_decode_SHIFT_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1256
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1257): object "_zz_decode_to_execute_SHIFT_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1257
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1258): object "_zz_decode_to_execute_SHIFT_CTRL_1_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1258
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1259): object "decode_ALU_BITWISE_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1259
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1260): object "_zz_decode_ALU_BITWISE_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1260
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1261): object "_zz_decode_to_execute_ALU_BITWISE_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1261
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1262): object "_zz_decode_to_execute_ALU_BITWISE_CTRL_1_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1262
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1263): object "decode_SRC2_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1263
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1264): object "_zz_decode_SRC2_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1264
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1265): object "_zz_decode_to_execute_SRC2_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1265
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1266): object "_zz_decode_to_execute_SRC2_CTRL_1_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1266
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1267): object "decode_ALU_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1267
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1268): object "_zz_decode_ALU_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1268
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1269): object "_zz_decode_to_execute_ALU_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1269
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1270): object "_zz_decode_to_execute_ALU_CTRL_1_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1270
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1271): object "decode_SRC1_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1271
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1272): object "_zz_decode_SRC1_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1272
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1273): object "_zz_decode_to_execute_SRC1_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1273
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1274): object "_zz_decode_to_execute_SRC1_CTRL_1_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1274
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1275): object "memory_ENV_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1275
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1276): object "_zz_memory_ENV_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1276
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1277): object "execute_ENV_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1277
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1278): object "_zz_execute_ENV_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1278
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1279): object "writeBack_ENV_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1279
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1280): object "_zz_writeBack_ENV_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1280
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1281): object "execute_BRANCH_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1281
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1282): object "_zz_execute_BRANCH_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1282
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1283): object "memory_SHIFT_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1283
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1284): object "_zz_memory_SHIFT_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1284
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1285): object "execute_SHIFT_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1285
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1286): object "_zz_execute_SHIFT_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1286
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1287): object "execute_SRC2_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1287
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1288): object "_zz_execute_SRC2_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1288
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1289): object "execute_SRC1_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1289
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1290): object "_zz_execute_SRC1_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1290
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1291): object "execute_ALU_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1291
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1292): object "_zz_execute_ALU_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1292
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1293): object "execute_ALU_BITWISE_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1293
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1294): object "_zz_execute_ALU_BITWISE_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1294
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1295): object "_zz_decode_ENV_CTRL_1_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1295
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1296): object "_zz_decode_BRANCH_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1296
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1297): object "_zz_decode_SHIFT_CTRL_1_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1297
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1298): object "_zz_decode_ALU_BITWISE_CTRL_1_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1298
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1299): object "_zz_decode_SRC2_CTRL_1_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1299
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1300): object "_zz_decode_ALU_CTRL_1_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1300
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1301): object "_zz_decode_SRC1_CTRL_1_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1301
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1302): object "decode_BRANCH_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1302
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1303): object "_zz_decode_BRANCH_CTRL_1_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1303
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1304): object "_zz_decode_SRC1_CTRL_2_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1304
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1305): object "_zz_decode_ALU_CTRL_2_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1305
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1306): object "_zz_decode_SRC2_CTRL_2_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1306
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1307): object "_zz_decode_ALU_BITWISE_CTRL_2_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1307
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1308): object "_zz_decode_SHIFT_CTRL_2_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1308
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1309): object "_zz_decode_BRANCH_CTRL_2_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1309
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1310): object "_zz_decode_ENV_CTRL_2_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1310
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1311): object "decode_to_execute_SRC1_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1311
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1312): object "decode_to_execute_ALU_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1312
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1313): object "decode_to_execute_SRC2_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1313
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1314): object "decode_to_execute_ALU_BITWISE_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1314
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1315): object "decode_to_execute_SHIFT_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1315
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1316): object "execute_to_memory_SHIFT_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1316
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1317): object "decode_to_execute_BRANCH_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1317
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1318): object "decode_to_execute_ENV_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1318
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1319): object "execute_to_memory_ENV_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1319
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1320): object "memory_to_writeBack_ENV_CTRL_string" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1320
Warning (10230): Verilog HDL assignment warning at VexRiscv.v(1349): truncated value with size 32 to match size of target (27) File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1349
Warning (10230): Verilog HDL assignment warning at VexRiscv.v(1390): truncated value with size 32 to match size of target (27) File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1390
Info (10264): Verilog HDL Case Statement information at VexRiscv.v(3473): all case item expressions in this case statement are onehot File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 3473
Info (10264): Verilog HDL Case Statement information at VexRiscv.v(3487): all case item expressions in this case statement are onehot File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 3487
Info (10264): Verilog HDL Case Statement information at VexRiscv.v(4210): all case item expressions in this case statement are onehot File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 4210
Info (10264): Verilog HDL Case Statement information at VexRiscv.v(4224): all case item expressions in this case statement are onehot File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 4224
Warning (10230): Verilog HDL assignment warning at VexRiscv.v(4538): truncated value with size 32 to match size of target (30) File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 4538
Info (12128): Elaborating entity "InstructionCache" for hierarchy "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1609
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(6083): object "lineLoader_wayToAllocate_willClear" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 6083
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(6085): object "lineLoader_wayToAllocate_willOverflow" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 6085
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(6115): object "decodeStage_mmuRsp_isIoAccess" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 6115
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(6117): object "decodeStage_mmuRsp_allowRead" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 6117
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(6118): object "decodeStage_mmuRsp_allowWrite" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 6118
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(6122): object "decodeStage_mmuRsp_bypassTranslation" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 6122
Info (12128): Elaborating entity "DataCache" for hierarchy "VexRiscv:VexRiscv|DataCache:dataCache_1" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1675
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(5243): object "haltCpu" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5243
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(5252): object "tagsWriteLastCmd_valid" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5252
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(5253): object "tagsWriteLastCmd_payload_way" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5253
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(5254): object "tagsWriteLastCmd_payload_address" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5254
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(5255): object "tagsWriteLastCmd_payload_data_valid" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5255
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(5256): object "tagsWriteLastCmd_payload_data_error" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5256
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(5257): object "tagsWriteLastCmd_payload_data_address" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5257
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(5285): object "stage0_isAmo" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5285
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(5292): object "stageA_isAmo" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5292
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(5293): object "stageA_isLrsc" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5293
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(5304): object "stageB_request_totalyConsistent" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5304
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(5312): object "stageB_mmuRsp_allowExecute" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5312
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(5315): object "stageB_mmuRsp_bypassTranslation" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5315
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(5317): object "stageB_tagsReadRsp_0_valid" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5317
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(5319): object "stageB_tagsReadRsp_0_address" assigned a value but never read File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5319
Warning (10034): Output port "io_cpu_writeBack_exclusiveOk" at VexRiscv.v(5210) has no driver File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5210
Warning (10034): Output port "io_cpu_writesPending" at VexRiscv.v(5216) has no driver File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5216
Warning (276027): Inferred dual-clock RAM node "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_tags_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|banks_0_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/top.ram5_top_1fc36.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/top.ram9_top_1fc36.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/top.ram6_top_1fc36.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/top.ram10_top_1fc36.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/top.ram7_top_1fc36.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/top.ram11_top_1fc36.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/top.ram8_top_1fc36.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/top.ram12_top_1fc36.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276027): Inferred dual-clock RAM node "VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_data_symbol0_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_data_symbol1_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_data_symbol2_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_data_symbol3_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 3 instances of uninferred RAM logic
    Info (276007): RAM logic "storage" is uninferred due to asynchronous read logic File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 1678
    Info (276004): RAM logic "mem" is uninferred due to inappropriate RAM size File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 1662
    Info (276007): RAM logic "storage_1" is uninferred due to asynchronous read logic File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v Line: 1699
Critical Warning (127005): Memory depth (64) in the design file differs from memory depth (39) in the Memory Initialization File "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/top.ram0_top_1fc36.hdl.mif" -- setting initial value for remaining addresses to 0
Info (19000): Inferred 19 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 21
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 21
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_tags_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 21
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 21
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|banks_0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "sram_grain0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram5_top_1fc36.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "main_ram_grain0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram9_top_1fc36.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "sram_grain1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram6_top_1fc36.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "main_ram_grain1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram10_top_1fc36.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "sram_grain2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram7_top_1fc36.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "main_ram_grain2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram11_top_1fc36.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "sram_grain3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram8_top_1fc36.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "main_ram_grain3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram12_top_1fc36.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_data_symbol0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "rom_grain0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 6125
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram1_top_1fc36.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_data_symbol1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "rom_grain1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 6125
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram2_top_1fc36.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_data_symbol2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "rom_grain2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 6125
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram3_top_1fc36.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_data_symbol3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "rom_grain3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 6125
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram4_top_1fc36.hdl.mif
Info (278001): Inferred 4 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "VexRiscv:VexRiscv|Mult3" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2374
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "VexRiscv:VexRiscv|Mult1" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2372
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "VexRiscv:VexRiscv|Mult0" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2371
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "VexRiscv:VexRiscv|Mult2" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2373
Info (12130): Elaborated megafunction instantiation "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0"
Info (12133): Instantiated megafunction "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "21"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "21"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gsd1.tdf
    Info (12023): Found entity 1: altsyncram_gsd1 File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/altsyncram_gsd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0"
Info (12133): Instantiated megafunction "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_02e1.tdf
    Info (12023): Found entity 1: altsyncram_02e1 File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/altsyncram_02e1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "altsyncram:sram_grain0_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:sram_grain0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top.ram5_top_1fc36.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t481.tdf
    Info (12023): Found entity 1: altsyncram_t481 File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/altsyncram_t481.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "altsyncram:main_ram_grain0_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:main_ram_grain0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top.ram9_top_1fc36.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7581.tdf
    Info (12023): Found entity 1: altsyncram_7581 File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/altsyncram_7581.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "altsyncram:sram_grain1_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:sram_grain1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top.ram6_top_1fc36.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u481.tdf
    Info (12023): Found entity 1: altsyncram_u481 File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/altsyncram_u481.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "altsyncram:main_ram_grain1_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:main_ram_grain1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top.ram10_top_1fc36.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f681.tdf
    Info (12023): Found entity 1: altsyncram_f681 File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/altsyncram_f681.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "altsyncram:sram_grain2_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:sram_grain2_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top.ram7_top_1fc36.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v481.tdf
    Info (12023): Found entity 1: altsyncram_v481 File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/altsyncram_v481.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "altsyncram:main_ram_grain2_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:main_ram_grain2_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top.ram11_top_1fc36.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g681.tdf
    Info (12023): Found entity 1: altsyncram_g681 File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/altsyncram_g681.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "altsyncram:sram_grain3_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:sram_grain3_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top.ram8_top_1fc36.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0581.tdf
    Info (12023): Found entity 1: altsyncram_0581 File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/altsyncram_0581.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "altsyncram:main_ram_grain3_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:main_ram_grain3_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top.ram12_top_1fc36.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h681.tdf
    Info (12023): Found entity 1: altsyncram_h681 File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/altsyncram_h681.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0"
Info (12133): Instantiated megafunction "VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6vd1.tdf
    Info (12023): Found entity 1: altsyncram_6vd1 File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/altsyncram_6vd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "altsyncram:rom_grain0_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:rom_grain0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "6125"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top.ram1_top_1fc36.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d161.tdf
    Info (12023): Found entity 1: altsyncram_d161 File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/altsyncram_d161.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "altsyncram:rom_grain1_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:rom_grain1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "6125"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top.ram2_top_1fc36.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e161.tdf
    Info (12023): Found entity 1: altsyncram_e161 File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/altsyncram_e161.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "altsyncram:rom_grain2_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:rom_grain2_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "6125"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top.ram3_top_1fc36.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f161.tdf
    Info (12023): Found entity 1: altsyncram_f161 File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/altsyncram_f161.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "altsyncram:rom_grain3_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:rom_grain3_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "6125"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top.ram4_top_1fc36.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g161.tdf
    Info (12023): Found entity 1: altsyncram_g161 File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/altsyncram_g161.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "VexRiscv:VexRiscv|lpm_mult:Mult3" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2374
Info (12133): Instantiated megafunction "VexRiscv:VexRiscv|lpm_mult:Mult3" with the following parameter: File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2374
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/mult_7dt.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "VexRiscv:VexRiscv|lpm_mult:Mult1" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2372
Info (12133): Instantiated megafunction "VexRiscv:VexRiscv|lpm_mult:Mult1" with the following parameter: File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2372
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_76t.tdf
    Info (12023): Found entity 1: mult_76t File: /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/mult_76t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "VexRiscv:VexRiscv|lpm_mult:Mult0" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2371
Info (12133): Instantiated megafunction "VexRiscv:VexRiscv|lpm_mult:Mult0" with the following parameter: File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2371
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "VexRiscv:VexRiscv|lpm_mult:Mult2" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2373
Info (12133): Instantiated megafunction "VexRiscv:VexRiscv|lpm_mult:Mult2" with the following parameter: File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2373
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (286030): Timing-Driven Synthesis is running
Info (17049): 70 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[0]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 511
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[9]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 509
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[9]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 511
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[8]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 509
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[8]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 511
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[7]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 509
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[7]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 511
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[6]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 509
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[6]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 511
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[5]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 509
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[5]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 511
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[4]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 509
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[4]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 511
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[3]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 509
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[3]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 511
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[2]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 509
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[2]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 511
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[1]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 509
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[1]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 511
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[0]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 509
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[9]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 582
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[31]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 511
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[31]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 509
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[10]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 509
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[10]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 511
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[11]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 509
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[12]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 509
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[12]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 511
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[11]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 511
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[13]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 509
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[14]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 509
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[14]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 511
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[13]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 511
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[15]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 509
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[16]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 509
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[16]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 511
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[15]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 511
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[17]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 509
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[18]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 509
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[18]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 511
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[17]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 511
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[19]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 509
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[20]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 509
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[20]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 511
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[19]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 511
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[21]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 509
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[22]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 509
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[22]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 511
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[21]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 511
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[23]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 509
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[24]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 509
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[24]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 511
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[23]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 511
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[25]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 509
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[26]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 509
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[26]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 511
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[25]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 511
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[27]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 509
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[28]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 509
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[28]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 511
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[27]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 511
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[30]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 509
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[30]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 511
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[29]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 509
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[29]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 511
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[12]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 582
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[13]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 582
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[5]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 582
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[6]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 582
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[7]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 582
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[8]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 582
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[10]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 582
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[11]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 582
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[14]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 582
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[15]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 582
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[16]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 582
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[17]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 582
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[18]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 582
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[19]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 582
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[20]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 582
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[21]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 582
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[22]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 582
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[23]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 582
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[24]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 582
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[25]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 582
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[26]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 582
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[27]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 582
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[28]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 582
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[29]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 582
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[30]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 582
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[31]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 582
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[4]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 582
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[3]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 582
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[2]" File: /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 582
Info (144001): Generated suppressed messages file /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 7504 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 9 output pins
    Info (21061): Implemented 7278 logic cells
    Info (21064): Implemented 202 RAM segments
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 287 warnings
    Info: Peak virtual memory: 526 megabytes
    Info: Processing ended: Mon Sep  1 18:55:02 2025
    Info: Elapsed time: 00:01:06
    Info: Total CPU time (on all processors): 00:00:27


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.map.smsg.


