/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [7:0] _02_;
  wire [7:0] _03_;
  wire celloutsig_0_0z;
  wire [12:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~(in_data[136] | celloutsig_1_2z);
  assign celloutsig_1_11z = ~(celloutsig_1_8z | celloutsig_1_0z);
  assign celloutsig_0_0z = in_data[18] | ~(in_data[34]);
  assign celloutsig_0_17z = celloutsig_0_5z | ~(_00_);
  assign celloutsig_0_2z = in_data[56] | ~(celloutsig_0_1z);
  assign celloutsig_1_8z = celloutsig_1_3z | ~(celloutsig_1_3z);
  assign celloutsig_1_19z = ~(celloutsig_1_4z ^ celloutsig_1_0z);
  assign celloutsig_0_7z = ~(_01_ ^ in_data[3]);
  reg [15:0] _12_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _12_ <= 16'h0000;
    else _12_ <= { celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_9z, _02_, celloutsig_1_7z, celloutsig_1_5z };
  assign out_data[143:128] = _12_;
  reg [7:0] _13_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _13_ <= 8'h00;
    else _13_ <= { in_data[90:88], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z };
  assign { _03_[7:4], _00_, _03_[2:1], _01_ } = _13_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 8'h00;
    else _02_ <= { celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_11z };
  assign celloutsig_0_1z = in_data[55:9] == { in_data[74:30], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_4z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z } <= { in_data[155:150], celloutsig_1_2z };
  assign celloutsig_1_9z = { in_data[172:170], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z } <= { celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_1_1z = ! in_data[154:152];
  assign celloutsig_1_2z = in_data[165:162] < { in_data[100:98], celloutsig_1_0z };
  assign celloutsig_1_5z = { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z } < { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_5z = & { _03_[6:5], celloutsig_0_1z };
  assign celloutsig_1_6z = & { celloutsig_1_4z, in_data[159:139] };
  assign celloutsig_1_0z = | in_data[158:156];
  assign celloutsig_0_3z = | { celloutsig_0_1z, in_data[23:15] };
  assign celloutsig_1_12z = | in_data[171:145];
  assign celloutsig_0_11z = in_data[79:67] ~^ { in_data[62:60], celloutsig_0_3z, celloutsig_0_0z, _03_[7:4], _00_, _03_[2:1], _01_ };
  assign celloutsig_0_16z = { celloutsig_0_11z[9:5], celloutsig_0_7z } ~^ in_data[34:29];
  assign celloutsig_1_3z = ~((in_data[188] & in_data[107]) | (celloutsig_1_1z & celloutsig_1_2z));
  assign { _03_[3], _03_[0] } = { _00_, _01_ };
  assign { out_data[96], out_data[37:32], out_data[0] } = { celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
