Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Aug 11 14:35:51 2025
| Host         : DESKTOP-G8KFEG6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    69 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |           13 |
| Yes          | No                    | No                     |              26 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              64 |           24 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+------------------------------------+--------------------------+------------------+----------------+--------------+
|   Clock Signal   |            Enable Signal           |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+------------------------------------+--------------------------+------------------+----------------+--------------+
|  clock_IBUF_BUFG | OC/SC/state_reg[3]_0               | reset_IBUF               |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG | OC/oled_dc_n_i_1_n_0               | reset_IBUF               |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG | OC/oled_vbat_i_1_n_0               | reset_IBUF               |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG | OC/oled_vdd_i_1_n_0                | reset_IBUF               |                1 |              1 |         1.00 |
| ~OC/SC/clock_10  | OC/SC/FSM_onehot_state_reg_n_0_[1] | reset_IBUF               |                1 |              1 |         1.00 |
| ~OC/SC/clock_10  |                                    |                          |                1 |              2 |         2.00 |
|  clock_IBUF_BUFG | OC/SC/byteCounter_reg[0][0]        |                          |                3 |              4 |         1.33 |
|  clock_IBUF_BUFG | OC/SC/E[0]                         | reset_IBUF               |                1 |              5 |         5.00 |
|  clock_IBUF_BUFG | OC/SC/state_reg[1][0]              | reset_IBUF               |                2 |              5 |         2.50 |
| ~OC/SC/clock_10  |                                    | reset_IBUF               |                2 |              6 |         3.00 |
|  clock_IBUF_BUFG |                                    | reset_IBUF               |                6 |              7 |         1.17 |
|  clock_IBUF_BUFG | OC/E[0]                            |                          |                5 |              7 |         1.40 |
|  clock_IBUF_BUFG | OC/SC/state_reg[3]                 |                          |                3 |              7 |         2.33 |
|  clock_IBUF_BUFG |                                    |                          |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | OC/SC/state_reg[2][0]              | reset_IBUF               |                3 |              8 |         2.67 |
| ~OC/SC/clock_10  | OC/SC/shiftReg[7]_i_1_n_0          |                          |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG | OC/g0_b0_n_0                       | reset_IBUF               |                5 |              9 |         1.80 |
|  clock_IBUF_BUFG |                                    | OC/DG/counter[0]_i_1_n_0 |                5 |             18 |         3.60 |
|  clock_IBUF_BUFG | OC/state_reg[1]_0                  | reset_IBUF               |                8 |             32 |         4.00 |
+------------------+------------------------------------+--------------------------+------------------+----------------+--------------+


