<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>STM32LIB: STM32LIB::reg::USART1::ISR Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32LIB
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b.html">STM32LIB</a></li><li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b_1_1reg.html">reg</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1.html">USART1</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html">ISR</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">STM32LIB::reg::USART1::ISR Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Interrupt &amp; status register.  
 <a href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:ab940aeeacf8083d026fd75f76e7bd88d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html#ab940aeeacf8083d026fd75f76e7bd88d">REACK</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X4001381C, 22, 1 &gt;</td></tr>
<tr class="memdesc:ab940aeeacf8083d026fd75f76e7bd88d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive enable acknowledge flag.  <a href="#ab940aeeacf8083d026fd75f76e7bd88d">More...</a><br /></td></tr>
<tr class="separator:ab940aeeacf8083d026fd75f76e7bd88d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fc8794d7344cbc91035f1a249a79715"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html#a9fc8794d7344cbc91035f1a249a79715">TEACK</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X4001381C, 21, 1 &gt;</td></tr>
<tr class="memdesc:a9fc8794d7344cbc91035f1a249a79715"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit enable acknowledge flag.  <a href="#a9fc8794d7344cbc91035f1a249a79715">More...</a><br /></td></tr>
<tr class="separator:a9fc8794d7344cbc91035f1a249a79715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade1802b71d047c2fcff6d17b543e5c75"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html#ade1802b71d047c2fcff6d17b543e5c75">WUF</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X4001381C, 20, 1 &gt;</td></tr>
<tr class="memdesc:ade1802b71d047c2fcff6d17b543e5c75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wakeup from Stop mode flag.  <a href="#ade1802b71d047c2fcff6d17b543e5c75">More...</a><br /></td></tr>
<tr class="separator:ade1802b71d047c2fcff6d17b543e5c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9945ed8d4316563e6febea46504f2896"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html#a9945ed8d4316563e6febea46504f2896">RWU</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X4001381C, 19, 1 &gt;</td></tr>
<tr class="memdesc:a9945ed8d4316563e6febea46504f2896"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver wakeup from Mute mode.  <a href="#a9945ed8d4316563e6febea46504f2896">More...</a><br /></td></tr>
<tr class="separator:a9945ed8d4316563e6febea46504f2896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20a2193f1f7e5f96dd233ff791819336"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html#a20a2193f1f7e5f96dd233ff791819336">SBKF</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X4001381C, 18, 1 &gt;</td></tr>
<tr class="memdesc:a20a2193f1f7e5f96dd233ff791819336"><td class="mdescLeft">&#160;</td><td class="mdescRight">Send break flag.  <a href="#a20a2193f1f7e5f96dd233ff791819336">More...</a><br /></td></tr>
<tr class="separator:a20a2193f1f7e5f96dd233ff791819336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdbc125e94dd9f13aeead582fe0f2e33"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html#acdbc125e94dd9f13aeead582fe0f2e33">CMF</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X4001381C, 17, 1 &gt;</td></tr>
<tr class="memdesc:acdbc125e94dd9f13aeead582fe0f2e33"><td class="mdescLeft">&#160;</td><td class="mdescRight">character match flag  <a href="#acdbc125e94dd9f13aeead582fe0f2e33">More...</a><br /></td></tr>
<tr class="separator:acdbc125e94dd9f13aeead582fe0f2e33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f852a3ed2992d25c6e0972339d8b9cb"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html#a0f852a3ed2992d25c6e0972339d8b9cb">BUSY</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X4001381C, 16, 1 &gt;</td></tr>
<tr class="memdesc:a0f852a3ed2992d25c6e0972339d8b9cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Busy flag.  <a href="#a0f852a3ed2992d25c6e0972339d8b9cb">More...</a><br /></td></tr>
<tr class="separator:a0f852a3ed2992d25c6e0972339d8b9cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdb3b62daec771e8187d468105d93e4d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html#abdb3b62daec771e8187d468105d93e4d">ABRF</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X4001381C, 15, 1 &gt;</td></tr>
<tr class="memdesc:abdb3b62daec771e8187d468105d93e4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto baud rate flag.  <a href="#abdb3b62daec771e8187d468105d93e4d">More...</a><br /></td></tr>
<tr class="separator:abdb3b62daec771e8187d468105d93e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7d30d7f8c19036f6c7670ecdc246da2"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html#af7d30d7f8c19036f6c7670ecdc246da2">ABRE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X4001381C, 14, 1 &gt;</td></tr>
<tr class="memdesc:af7d30d7f8c19036f6c7670ecdc246da2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto baud rate error.  <a href="#af7d30d7f8c19036f6c7670ecdc246da2">More...</a><br /></td></tr>
<tr class="separator:af7d30d7f8c19036f6c7670ecdc246da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafc4d5dbcb5f8b01bde2b391cd056c04"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html#aafc4d5dbcb5f8b01bde2b391cd056c04">EOBF</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X4001381C, 12, 1 &gt;</td></tr>
<tr class="memdesc:aafc4d5dbcb5f8b01bde2b391cd056c04"><td class="mdescLeft">&#160;</td><td class="mdescRight">End of block flag.  <a href="#aafc4d5dbcb5f8b01bde2b391cd056c04">More...</a><br /></td></tr>
<tr class="separator:aafc4d5dbcb5f8b01bde2b391cd056c04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdf8c01df9aef666513c29b35abc0144"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html#abdf8c01df9aef666513c29b35abc0144">RTOF</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X4001381C, 11, 1 &gt;</td></tr>
<tr class="memdesc:abdf8c01df9aef666513c29b35abc0144"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver timeout.  <a href="#abdf8c01df9aef666513c29b35abc0144">More...</a><br /></td></tr>
<tr class="separator:abdf8c01df9aef666513c29b35abc0144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08f62ae99bd3f36cc8b7fceb0116386a"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html#a08f62ae99bd3f36cc8b7fceb0116386a">CTS</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X4001381C, 10, 1 &gt;</td></tr>
<tr class="memdesc:a08f62ae99bd3f36cc8b7fceb0116386a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CTS flag.  <a href="#a08f62ae99bd3f36cc8b7fceb0116386a">More...</a><br /></td></tr>
<tr class="separator:a08f62ae99bd3f36cc8b7fceb0116386a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fff8bb32db24c431ecb573aa4fafb20"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html#a9fff8bb32db24c431ecb573aa4fafb20">CTSIF</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X4001381C, 9, 1 &gt;</td></tr>
<tr class="memdesc:a9fff8bb32db24c431ecb573aa4fafb20"><td class="mdescLeft">&#160;</td><td class="mdescRight">CTS interrupt flag.  <a href="#a9fff8bb32db24c431ecb573aa4fafb20">More...</a><br /></td></tr>
<tr class="separator:a9fff8bb32db24c431ecb573aa4fafb20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dd60d58998a0c014cc89fede8245fbb"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html#a7dd60d58998a0c014cc89fede8245fbb">LBDF</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X4001381C, 8, 1 &gt;</td></tr>
<tr class="memdesc:a7dd60d58998a0c014cc89fede8245fbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN break detection flag.  <a href="#a7dd60d58998a0c014cc89fede8245fbb">More...</a><br /></td></tr>
<tr class="separator:a7dd60d58998a0c014cc89fede8245fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29aac3537a2c68591333b3337c9b3aca"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html#a29aac3537a2c68591333b3337c9b3aca">TXE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X4001381C, 7, 1 &gt;</td></tr>
<tr class="memdesc:a29aac3537a2c68591333b3337c9b3aca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit data register empty.  <a href="#a29aac3537a2c68591333b3337c9b3aca">More...</a><br /></td></tr>
<tr class="separator:a29aac3537a2c68591333b3337c9b3aca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54ab6d21d91677b9d03179fbe9bc64be"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html#a54ab6d21d91677b9d03179fbe9bc64be">TC</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X4001381C, 6, 1 &gt;</td></tr>
<tr class="memdesc:a54ab6d21d91677b9d03179fbe9bc64be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmission complete.  <a href="#a54ab6d21d91677b9d03179fbe9bc64be">More...</a><br /></td></tr>
<tr class="separator:a54ab6d21d91677b9d03179fbe9bc64be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a102951095e800b457c83bca9194803fa"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html#a102951095e800b457c83bca9194803fa">RXNE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X4001381C, 5, 1 &gt;</td></tr>
<tr class="memdesc:a102951095e800b457c83bca9194803fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read data register not empty.  <a href="#a102951095e800b457c83bca9194803fa">More...</a><br /></td></tr>
<tr class="separator:a102951095e800b457c83bca9194803fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ad2f1d1ff1e81287335cc8b163259e7"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html#a5ad2f1d1ff1e81287335cc8b163259e7">IDLE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X4001381C, 4, 1 &gt;</td></tr>
<tr class="memdesc:a5ad2f1d1ff1e81287335cc8b163259e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Idle line detected.  <a href="#a5ad2f1d1ff1e81287335cc8b163259e7">More...</a><br /></td></tr>
<tr class="separator:a5ad2f1d1ff1e81287335cc8b163259e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af850aab1fe669d0d9e7585687f84c252"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html#af850aab1fe669d0d9e7585687f84c252">ORE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X4001381C, 3, 1 &gt;</td></tr>
<tr class="memdesc:af850aab1fe669d0d9e7585687f84c252"><td class="mdescLeft">&#160;</td><td class="mdescRight">Overrun error.  <a href="#af850aab1fe669d0d9e7585687f84c252">More...</a><br /></td></tr>
<tr class="separator:af850aab1fe669d0d9e7585687f84c252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a207f303481416705619ed3d3f242bca0"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html#a207f303481416705619ed3d3f242bca0">NF</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X4001381C, 2, 1 &gt;</td></tr>
<tr class="memdesc:a207f303481416705619ed3d3f242bca0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Noise detected flag.  <a href="#a207f303481416705619ed3d3f242bca0">More...</a><br /></td></tr>
<tr class="separator:a207f303481416705619ed3d3f242bca0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98f8040b27cf4a6c66d596cdbfff3840"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html#a98f8040b27cf4a6c66d596cdbfff3840">FE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X4001381C, 1, 1 &gt;</td></tr>
<tr class="memdesc:a98f8040b27cf4a6c66d596cdbfff3840"><td class="mdescLeft">&#160;</td><td class="mdescRight">Framing error.  <a href="#a98f8040b27cf4a6c66d596cdbfff3840">More...</a><br /></td></tr>
<tr class="separator:a98f8040b27cf4a6c66d596cdbfff3840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad847acb80c66426333dcc6d9ffc4c199"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html#ad847acb80c66426333dcc6d9ffc4c199">PE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X4001381C, 0, 1 &gt;</td></tr>
<tr class="memdesc:ad847acb80c66426333dcc6d9ffc4c199"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity error.  <a href="#ad847acb80c66426333dcc6d9ffc4c199">More...</a><br /></td></tr>
<tr class="separator:ad847acb80c66426333dcc6d9ffc4c199"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Interrupt &amp; status register. </p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="ab940aeeacf8083d026fd75f76e7bd88d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html#ab940aeeacf8083d026fd75f76e7bd88d">STM32LIB::reg::USART1::ISR::REACK</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X4001381C, 22, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive enable acknowledge flag. </p>

</div>
</div>
<a class="anchor" id="a9fc8794d7344cbc91035f1a249a79715"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html#a9fc8794d7344cbc91035f1a249a79715">STM32LIB::reg::USART1::ISR::TEACK</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X4001381C, 21, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit enable acknowledge flag. </p>

</div>
</div>
<a class="anchor" id="ade1802b71d047c2fcff6d17b543e5c75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html#ade1802b71d047c2fcff6d17b543e5c75">STM32LIB::reg::USART1::ISR::WUF</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X4001381C, 20, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wakeup from Stop mode flag. </p>

</div>
</div>
<a class="anchor" id="a9945ed8d4316563e6febea46504f2896"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html#a9945ed8d4316563e6febea46504f2896">STM32LIB::reg::USART1::ISR::RWU</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X4001381C, 19, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver wakeup from Mute mode. </p>

</div>
</div>
<a class="anchor" id="a20a2193f1f7e5f96dd233ff791819336"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html#a20a2193f1f7e5f96dd233ff791819336">STM32LIB::reg::USART1::ISR::SBKF</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X4001381C, 18, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Send break flag. </p>

</div>
</div>
<a class="anchor" id="acdbc125e94dd9f13aeead582fe0f2e33"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html#acdbc125e94dd9f13aeead582fe0f2e33">STM32LIB::reg::USART1::ISR::CMF</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X4001381C, 17, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>character match flag </p>

</div>
</div>
<a class="anchor" id="a0f852a3ed2992d25c6e0972339d8b9cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html#a0f852a3ed2992d25c6e0972339d8b9cb">STM32LIB::reg::USART1::ISR::BUSY</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X4001381C, 16, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Busy flag. </p>

</div>
</div>
<a class="anchor" id="abdb3b62daec771e8187d468105d93e4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html#abdb3b62daec771e8187d468105d93e4d">STM32LIB::reg::USART1::ISR::ABRF</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X4001381C, 15, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto baud rate flag. </p>

</div>
</div>
<a class="anchor" id="af7d30d7f8c19036f6c7670ecdc246da2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html#af7d30d7f8c19036f6c7670ecdc246da2">STM32LIB::reg::USART1::ISR::ABRE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X4001381C, 14, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto baud rate error. </p>

</div>
</div>
<a class="anchor" id="aafc4d5dbcb5f8b01bde2b391cd056c04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html#aafc4d5dbcb5f8b01bde2b391cd056c04">STM32LIB::reg::USART1::ISR::EOBF</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X4001381C, 12, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>End of block flag. </p>

</div>
</div>
<a class="anchor" id="abdf8c01df9aef666513c29b35abc0144"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html#abdf8c01df9aef666513c29b35abc0144">STM32LIB::reg::USART1::ISR::RTOF</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X4001381C, 11, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver timeout. </p>

</div>
</div>
<a class="anchor" id="a08f62ae99bd3f36cc8b7fceb0116386a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html#a08f62ae99bd3f36cc8b7fceb0116386a">STM32LIB::reg::USART1::ISR::CTS</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X4001381C, 10, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CTS flag. </p>

</div>
</div>
<a class="anchor" id="a9fff8bb32db24c431ecb573aa4fafb20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html#a9fff8bb32db24c431ecb573aa4fafb20">STM32LIB::reg::USART1::ISR::CTSIF</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X4001381C, 9, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CTS interrupt flag. </p>

</div>
</div>
<a class="anchor" id="a7dd60d58998a0c014cc89fede8245fbb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html#a7dd60d58998a0c014cc89fede8245fbb">STM32LIB::reg::USART1::ISR::LBDF</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X4001381C, 8, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LIN break detection flag. </p>

</div>
</div>
<a class="anchor" id="a29aac3537a2c68591333b3337c9b3aca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html#a29aac3537a2c68591333b3337c9b3aca">STM32LIB::reg::USART1::ISR::TXE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X4001381C, 7, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit data register empty. </p>

</div>
</div>
<a class="anchor" id="a54ab6d21d91677b9d03179fbe9bc64be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html#a54ab6d21d91677b9d03179fbe9bc64be">STM32LIB::reg::USART1::ISR::TC</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X4001381C, 6, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmission complete. </p>

</div>
</div>
<a class="anchor" id="a102951095e800b457c83bca9194803fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html#a102951095e800b457c83bca9194803fa">STM32LIB::reg::USART1::ISR::RXNE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X4001381C, 5, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read data register not empty. </p>

</div>
</div>
<a class="anchor" id="a5ad2f1d1ff1e81287335cc8b163259e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html#a5ad2f1d1ff1e81287335cc8b163259e7">STM32LIB::reg::USART1::ISR::IDLE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X4001381C, 4, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Idle line detected. </p>

</div>
</div>
<a class="anchor" id="af850aab1fe669d0d9e7585687f84c252"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html#af850aab1fe669d0d9e7585687f84c252">STM32LIB::reg::USART1::ISR::ORE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X4001381C, 3, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Overrun error. </p>

</div>
</div>
<a class="anchor" id="a207f303481416705619ed3d3f242bca0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html#a207f303481416705619ed3d3f242bca0">STM32LIB::reg::USART1::ISR::NF</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X4001381C, 2, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Noise detected flag. </p>

</div>
</div>
<a class="anchor" id="a98f8040b27cf4a6c66d596cdbfff3840"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html#a98f8040b27cf4a6c66d596cdbfff3840">STM32LIB::reg::USART1::ISR::FE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X4001381C, 1, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Framing error. </p>

</div>
</div>
<a class="anchor" id="ad847acb80c66426333dcc6d9ffc4c199"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html#ad847acb80c66426333dcc6d9ffc4c199">STM32LIB::reg::USART1::ISR::PE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X4001381C, 0, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parity error. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>stm32Lib/HAL/RegisterAccess/MCU/hpp/<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 13 2015 17:24:17 for STM32LIB by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
