<!DOCTYPE html>
<html lang="zh-CN">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=2">
<meta name="theme-color" content="#222">
<meta name="generator" content="Hexo 5.4.0">
  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">


<link rel="stylesheet" href="/lib/font-awesome/css/all.min.css">

<script id="hexo-configurations">
    var NexT = window.NexT || {};
    var CONFIG = {"hostname":"example.com","root":"/","scheme":"Pisces","version":"7.8.0","exturl":false,"sidebar":{"position":"left","display":"post","padding":18,"offset":12,"onmobile":true},"copycode":{"enable":false,"show_result":false,"style":null},"back2top":{"enable":true,"sidebar":true,"scrollpercent":true},"bookmark":{"enable":false,"color":"#222","save":"auto"},"fancybox":false,"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"algolia":{"hits":{"per_page":10},"labels":{"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}},"localsearch":{"enable":true,"trigger":"auto","top_n_per_article":1,"unescape":false,"preload":false},"motion":{"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"slideDownIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideUpIn"}},"path":"search.xml"};
  </script>

  <meta name="description" content="基于mips的 singlecycle CPU设计及实现中控制单元。">
<meta property="og:type" content="article">
<meta property="og:title" content="singlecycle设计及实现3(control unit控制单元)">
<meta property="og:url" content="http://example.com/2020/03/24/singlecycle-control/index.html">
<meta property="og:site_name" content="Woodwind">
<meta property="og:description" content="基于mips的 singlecycle CPU设计及实现中控制单元。">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://res.cloudinary.com/djyodckal/image/upload/v1584759605/datapath_jchv0c.png">
<meta property="og:image" content="https://res.cloudinary.com/djyodckal/image/upload/v1585026711/image001_mtevmx.jpg">
<meta property="og:image" content="https://res.cloudinary.com/djyodckal/image/upload/v1585027156/%E5%9B%BE%E7%89%87243_vc15c2.png">
<meta property="article:published_time" content="2020-03-23T17:06:04.000Z">
<meta property="article:modified_time" content="2021-06-13T13:30:35.254Z">
<meta property="article:author" content="Woodwind">
<meta property="article:tag" content="MIPS">
<meta property="article:tag" content="FPGA">
<meta property="article:tag" content="verilog">
<meta property="article:tag" content="CPU">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://res.cloudinary.com/djyodckal/image/upload/v1584759605/datapath_jchv0c.png">

<link rel="canonical" href="http://example.com/2020/03/24/singlecycle-control/">


<script id="page-configurations">
  // https://hexo.io/docs/variables.html
  CONFIG.page = {
    sidebar: "",
    isHome : false,
    isPost : true,
    lang   : 'zh-CN'
  };
</script>

  <title>singlecycle设计及实现3(control unit控制单元) | Woodwind</title>
  






  <noscript>
  <style>
  .use-motion .brand,
  .use-motion .menu-item,
  .sidebar-inner,
  .use-motion .post-block,
  .use-motion .pagination,
  .use-motion .comments,
  .use-motion .post-header,
  .use-motion .post-body,
  .use-motion .collection-header { opacity: initial; }

  .use-motion .site-title,
  .use-motion .site-subtitle {
    opacity: initial;
    top: initial;
  }

  .use-motion .logo-line-before i { left: initial; }
  .use-motion .logo-line-after i { right: initial; }
  </style>
</noscript>

</head>

<body itemscope itemtype="http://schema.org/WebPage">
  <div class="container use-motion">
    <div class="headband"></div>

    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="切换导航栏">
      <span class="toggle-line toggle-line-first"></span>
      <span class="toggle-line toggle-line-middle"></span>
      <span class="toggle-line toggle-line-last"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <span class="logo-line-before"><i></i></span>
      <h1 class="site-title">Woodwind</h1>
      <span class="logo-line-after"><i></i></span>
    </a>
      <p class="site-subtitle" itemprop="description">little by little</p>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
        <i class="fa fa-search fa-fw fa-lg"></i>
    </div>
  </div>
</div>




<nav class="site-nav">
  <ul id="menu" class="main-menu menu">
        <li class="menu-item menu-item-home">

    <a href="/" rel="section"><i class="fa fa-home fa-fw"></i>首页</a>

  </li>
        <li class="menu-item menu-item-tags">

    <a href="/tags/" rel="section"><i class="fa fa-tags fa-fw"></i>标签</a>

  </li>
        <li class="menu-item menu-item-categories">

    <a href="/categories/" rel="section"><i class="fa fa-th fa-fw"></i>分类</a>

  </li>
        <li class="menu-item menu-item-archives">

    <a href="/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>归档</a>

  </li>
      <li class="menu-item menu-item-search">
        <a role="button" class="popup-trigger"><i class="fa fa-search fa-fw"></i>搜索
        </a>
      </li>
  </ul>
</nav>



  <div class="search-pop-overlay">
    <div class="popup search-popup">
        <div class="search-header">
  <span class="search-icon">
    <i class="fa fa-search"></i>
  </span>
  <div class="search-input-container">
    <input autocomplete="off" autocapitalize="off"
           placeholder="搜索..." spellcheck="false"
           type="search" class="search-input">
  </div>
  <span class="popup-btn-close">
    <i class="fa fa-times-circle"></i>
  </span>
</div>
<div id="search-result">
  <div id="no-result">
    <i class="fa fa-spinner fa-pulse fa-5x fa-fw"></i>
  </div>
</div>

    </div>
  </div>

</div>
    </header>

    


    <main class="main">
      <div class="main-inner">
        <div class="content-wrap">
          

          <div class="content post posts-expand">
            

    
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="http://example.com/2020/03/24/singlecycle-control/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.gif">
      <meta itemprop="name" content="Woodwind">
      <meta itemprop="description" content="">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="Woodwind">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          singlecycle设计及实现3(control unit控制单元)
        </h1>

        <div class="post-meta">
          
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-calendar"></i>
              </span>
              <span class="post-meta-item-text">发表于</span>

              <time title="创建时间：2020-03-24 01:06:04" itemprop="dateCreated datePublished" datetime="2020-03-24T01:06:04+08:00">2020-03-24</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="far fa-calendar-check"></i>
                </span>
                <span class="post-meta-item-text">更新于</span>
                <time title="修改时间：2021-06-13 21:30:35" itemprop="dateModified" datetime="2021-06-13T21:30:35+08:00">2021-06-13</time>
              </span>
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-folder"></i>
              </span>
              <span class="post-meta-item-text">分类于</span>
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/MIPS-CPU-design/" itemprop="url" rel="index"><span itemprop="name">MIPS CPU design</span></a>
                </span>
            </span>

          
  
  <span class="post-meta-item">
    
      <span class="post-meta-item-icon">
        <i class="far fa-comment"></i>
      </span>
      <span class="post-meta-item-text">Valine：</span>
    
    <a title="valine" href="/2020/03/24/singlecycle-control/#valine-comments" itemprop="discussionUrl">
      <span class="post-comments-count valine-comment-count" data-xid="/2020/03/24/singlecycle-control/" itemprop="commentCount"></span>
    </a>
  </span>
  
  <br>
            <span class="post-meta-item" title="本文字数">
              <span class="post-meta-item-icon">
                <i class="far fa-file-word"></i>
              </span>
                <span class="post-meta-item-text">本文字数：</span>
              <span>13k</span>
            </span>
            <span class="post-meta-item" title="阅读时长">
              <span class="post-meta-item-icon">
                <i class="far fa-clock"></i>
              </span>
                <span class="post-meta-item-text">阅读时长 &asymp;</span>
              <span>12 分钟</span>
            </span>
            <div class="post-description">基于mips的 singlecycle CPU设计及实现中控制单元。</div>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
        <h3 id="简介"><a href="#简介" class="headerlink" title="简介"></a>简介</h3><p>这篇博文主要介绍的是基于mips的 singlecycle CPU设计及实现的第三个单元control_unit算术逻辑单元。</p>
<span id="more"></span>
<h3 id="RTL-图像"><a href="#RTL-图像" class="headerlink" title="RTL 图像"></a>RTL 图像</h3><p><img src="https://res.cloudinary.com/djyodckal/image/upload/v1584759605/datapath_jchv0c.png"><br>接着上次博客对alu的介绍，本次本应该讲述memory储存的。涉及到储存，缓存就是性能提升的一个重要的步骤，但是由于缓存的内容比较多，所以打算单独放出来单独讨论。这次将讲解control_unit控制单元。</p>
<h3 id="控制单元详解"><a href="#控制单元详解" class="headerlink" title="控制单元详解"></a>控制单元详解</h3><p><img src="https://res.cloudinary.com/djyodckal/image/upload/v1585026711/image001_mtevmx.jpg"><br>依照上图，控制单元代表的是当完整的指令被解码的时候，具体要用哪些模块就会马上知道，所以控制这些模块的信号也会马上释放。</p>
<h4 id="举例"><a href="#举例" class="headerlink" title="举例"></a>举例</h4><p><img src="https://res.cloudinary.com/djyodckal/image/upload/v1585027156/%E5%9B%BE%E7%89%87243_vc15c2.png"><br>例如我们解码的指令是ld rt，imm16(rs)<br>含义：取rs+imm16储存地址上的值，并把它赋给rt。<br>首先需要通过alu把实际地址算出来，然从储存读值，最后把值储存到寄存器中特定的地址。</p>
<ol>
<li>数据输入alu逻辑算术单元，busA不变，busB为带符号的立即执行，所以选择{16*最高位,原来16位数字}。ALUsrc = signExT</li>
<li>加法计算实际地址，ALUop = add</li>
<li>从memory储存中读取，不是写。MemWr = 0，DataIn 无所谓</li>
<li>选取memory输出的值。MemtoReg = 1，选储存出来的值</li>
<li>对寄存器进行写入。RegWr = 1</li>
<li>写入目标地址为rt。RegDst= rt<br>所以以上就是解码这个指令得到的所有的控制信号。所以如果要正确的处理所有的信号，需要理解所有信号的作用及自己构建的CPU的功能。</li>
</ol>
<p>以下的是这个CPU所有需要包括的指令。</p>
<pre><code class="c">MIPS Instruction Set Architecture

---------------------&lt;reserved registers&gt;------------------------
$0                   zero
$1                   assembler temporary
$29                  stack pointer
$31                  return address
---------------------&lt;R-type Instructions&gt;-----------------------
ADDU   $rd,$rs,$rt   R[rd] &lt;= R[rs] + R[rt] (unchecked overflow)
ADD    $rd,$rs,$rt   R[rd] &lt;= R[rs] + R[rt]
AND    $rd,$rs,$rt   R[rd] &lt;= R[rs] AND R[rt]
JR     $rs           PC &lt;= R[rs]
NOR    $rd,$rs,$rt   R[rd] &lt;= ~(R[rs] OR R[rt])
OR     $rd,$rs,$rt   R[rd] &lt;= R[rs] OR R[rt]
SLT    $rd,$rs,$rt   R[rd] &lt;= (R[rs] &lt; R[rt]) ? 1 : 0
SLTU   $rd,$rs,$rt   R[rd] &lt;= (R[rs] &lt; R[rt]) ? 1 : 0
SLLV   $rd,$rs,$rt   R[rd] &lt;= R[rt] &lt;&lt; [0:4] R[rs]
SRLV   $rd,$rs,$rt   R[rd] &lt;= R[rt] &gt;&gt; [0:4] R[rs]
SUBU   $rd,$rs,$rt   R[rd] &lt;= R[rs] - R[rt] (unchecked overflow)
SUB    $rd,$rs,$rt   R[rd] &lt;= R[rs] - R[rt]
XOR    $rd,$rs,$rt   R[rd] &lt;= R[rs] XOR R[rt]
---------------------&lt;I-type Instructions&gt;-----------------------
ADDIU  $rt,$rs,imm   R[rt] &lt;= R[rs] + SignExtImm (unchecked overflow)
ADDI   $rt,$rs,imm   R[rt] &lt;= R[rs] + SignExtImm
ANDI   $rt,$rs,imm   R[rt] &lt;= R[rs] &amp; ZeroExtImm
BEQ    $rs,$rt,label PC &lt;= (R[rs] == R[rt]) ? npc+BranchAddr : npc
BNE    $rs,$rt,label PC &lt;= (R[rs] != R[rt]) ? npc+BranchAddr : npc
LUI    $rt,imm       R[rt] &lt;= &#123;imm,16b&#39;0&#125;
LW     $rt,imm($rs)  R[rt] &lt;= M[R[rs] + SignExtImm]
ORI    $rt,$rs,imm   R[rt] &lt;= R[rs] OR ZeroExtImm
SLTI   $rt,$rs,imm   R[rt] &lt;= (R[rs] &lt; SignExtImm) ? 1 : 0
SLTIU  $rt,$rs,imm   R[rt] &lt;= (R[rs] &lt; SignExtImm) ? 1 : 0
SW     $rt,imm($rs)  M[R[rs] + SignExtImm] &lt;= R[rt]
LL     $rt,imm($rs)  R[rt] &lt;= M[R[rs] + SignExtImm]; rmwstate &lt;= addr
SC     $rt,imm($rs)  if (rmw) M[R[rs] + SignExtImm] &lt;= R[rt], R[rt] &lt;= 1 else R[rt] &lt;= 0
XORI   $rt,$rs,imm   R[rt] &lt;= R[rs] XOR ZeroExtImm
---------------------&lt;J-type Instructions&gt;-----------------------
J      label         PC &lt;= JumpAddr
JAL    label         R[31] &lt;= npc; PC &lt;= JumpAddr
---------------------&lt;Other Instructions&gt;------------------------
HALT
---------------------&lt;Pseudo Instructions&gt;-----------------------
PUSH   $rs           $29 &lt;= $29 - 4; Mem[$29+0] &lt;= R[rs] (sub+sw)
POP    $rt           R[rt] &lt;= Mem[$29+0]; $29 &lt;= $29 + 4 (add+lw)
NOP                  Nop
-----------------------------------------------------------------
-----------------------------------------------------------------
org  Addr         Set the base address for the code to follow 
chw  #            Assign value to half word memory
cfw  #            Assign value to word of memory
</code></pre>
<p>所以根据以上的指令集进行了归类，主要注意的是ALUsrc需要哪些input，做出了以下的表格进行整理。</p>
<pre><code class="c">/*
    |    Var    |    00     |    01     |    10     |    11    |

    |  ALUSrc   |    rs     |  unsign   |    sll    |   sign   |

    |  RegDst   |    rt     |    rd     |    31     |   zero   |

    |  PCSrc    |    no     |  Branch   |    JR     |  J/JAL   |

    |  DAtaSrc  |  portout  | dmemload  |    lui    |   PC+4   |
*/
</code></pre>
<p>`所以看了一下，数据线B总共有datab，没符号立即数，有符号立即数以及SLL这种只取寄存器其中的五位。<br>JAL这个指令需要跳转，同时把跳转回来的程序地址储存到31号寄存器中。</p>
<h5 id="主代码control-unit-sv"><a href="#主代码control-unit-sv" class="headerlink" title="主代码control_unit.sv"></a>主代码control_unit.sv</h5><pre><code class="verilog">`include &quot;cpu_types_pkg.vh&quot;


`include &quot;control_unit_if.vh&quot;

module control_unit(
    control_unit_if.ctr cuif
);

/*
    |    Var    |    00     |    01     |    10     |    11    |

    |  ALUSrc   |    rs     |  unsign   |    slt    |   sign   |

    |  RegDst   |    rt     |    rd     |    31     |   zero   |

    |  PCSrc    |    no     |  Branch   |    JR     |  J/JAL   |

    |  DAtaSrc  |  portout  | dmemload  |    lui    |   PC+4   |
*/

import cpu_types_pkg::*;
logic equFlag;
always_comb begin
    equFlag = 0;//beq bne flag

    cuif.PCSrc = 0;//pc mux
    cuif.DataSrc = 0;//memory to register mux
    cuif.ALUSrc = 0;//data bus 2 mux
    cuif.RegDest = 0;//destination register mux
    
    cuif.memREN = 0;
    cuif.memWEN = 0;
    cuif.RegWEN = 0;
    cuif.halt = 0;
    cuif.branch = 0;

    cuif.ALUOP = ALU_ADD;
    case(cuif.opcode)
        RTYPE: begin
            case(cuif.funct)
                SLLV: begin
                    cuif.ALUOP = ALU_SLL;
                    cuif.RegWEN = 1;
                    cuif.RegDest = 1;
                    cuif.ALUSrc = 2&#39;b10;
                end
                SRLV: begin
                    cuif.ALUOP = ALU_SRL;
                    cuif.RegWEN = 1;
                    cuif.RegDest = 1;
                    cuif.ALUSrc = 2&#39;b10;
                end
                JR:  begin
                    cuif.PCSrc = 2&#39;b10;
                end
                ADD: begin
                    cuif.ALUOP = ALU_ADD;
                    cuif.RegWEN = 1;
                    cuif.RegDest = 1;
                end
                ADDU: begin
                    cuif.ALUOP = ALU_ADD;
                    cuif.RegWEN = 1;
                    cuif.RegDest = 1;
                end
                SUB: begin
                    cuif.ALUOP = ALU_SUB;
                    cuif.RegWEN = 1;
                    cuif.RegDest = 1;
                end
                SUBU: begin
                    cuif.ALUOP = ALU_SUB;
                    cuif.RegWEN = 1;
                    cuif.RegDest = 1;
                end
                AND: begin
                    cuif.ALUOP = ALU_AND;
                    cuif.RegWEN = 1;
                    cuif.RegDest = 1;
                end
                OR: begin
                    cuif.ALUOP = ALU_OR;
                    cuif.RegWEN = 1;
                    cuif.RegDest = 1;
                end
                XOR: begin
                    cuif.ALUOP = ALU_XOR;
                    cuif.RegWEN = 1;
                    cuif.RegDest = 1;
                end
                NOR: begin
                    cuif.ALUOP = ALU_NOR;
                    cuif.RegWEN = 1;
                    cuif.RegDest = 1;
                end
                SLT: begin
                    cuif.ALUOP = ALU_SLT;
                    cuif.RegWEN = 1;
                    cuif.RegDest = 1;
                end
                SLTU: begin
                    cuif.ALUOP = ALU_SLTU;
                    cuif.RegWEN = 1;
                    cuif.RegDest = 1;
                end
        endcase
        end
    //j type    
    J: begin
        cuif.PCSrc = 2&#39;b11;
    end
    JAL: begin
        cuif.PCSrc = 2&#39;b11;
        cuif.RegDest = 2&#39;b10;
        cuif.RegWEN = 1;    
        cuif.DataSrc = 2&#39;b11;
    end

    //itype
    BEQ: begin
        equFlag = 1;
        cuif.ALUOP = ALU_SUB;
        cuif.PCSrc = 1;
        cuif.branch=cuif.zerFlag &amp; equFlag;
    end
    BNE: begin
        equFlag = 1;
        cuif.ALUOP = ALU_SUB;
        cuif.PCSrc = 1;
        cuif.branch=cuif.zerFlag ^ equFlag;
    end        
    ADDI: begin
        cuif.RegWEN=1&#39;b1;
        cuif.ALUSrc=2&#39;b11;
        cuif.ALUOP=ALU_ADD;    
    end
    ADDIU: begin
        cuif.RegWEN=1&#39;b1;
        cuif.ALUSrc=2&#39;b11;
        cuif.ALUOP=ALU_ADD;    
    end            
    ORI: begin
        cuif.RegWEN=1&#39;b1;
        cuif.ALUSrc=2&#39;b1;
        cuif.ALUOP=ALU_OR;    
    end
    XORI: begin
         cuif.RegWEN=1&#39;b1;
        cuif.ALUSrc=2&#39;b1;
        cuif.ALUOP=ALU_XOR;    
    end    
    LUI: begin
        cuif.RegWEN=1&#39;b1;
        cuif.DataSrc=2&#39;b10;
    end
    LW: begin
        cuif.ALUSrc=2&#39;b11;
        cuif.memREN=1&#39;b1;
        cuif.DataSrc=2&#39;b1;
        cuif.ALUOP=ALU_ADD;
        cuif.RegWEN=1&#39;b1;
    end            
    SLTI: begin
        cuif.RegWEN=1&#39;b1;
        cuif.ALUSrc=2&#39;b1;
        cuif.ALUOP=ALU_SLT;    
    end
    SLTIU: begin
        cuif.RegWEN=1&#39;b1;
        cuif.ALUSrc=2&#39;b1;
        cuif.ALUOP=ALU_SLTU;
    end        
    ANDI: begin
        cuif.RegWEN=1&#39;b1;
        cuif.ALUSrc=2&#39;b11;
        cuif.ALUOP=ALU_AND;    
    
    end
    SW: begin
        cuif.ALUSrc=2&#39;b11;
        cuif.memWEN=1&#39;b1;
        cuif.DataSrc=2&#39;b1;
        cuif.ALUOP=ALU_ADD;
        cuif.RegWEN=1&#39;b0;
    end                        
    HALT: begin
        cuif.halt=1&#39;b1;
    end
endcase
end
endmodule            
</code></pre>
<p>`</p>
<h5 id="接口代码control-unit-if-vh"><a href="#接口代码control-unit-if-vh" class="headerlink" title="接口代码control_unit_if.vh"></a>接口代码control_unit_if.vh</h5><p>这次输入输出信号非常的多，所以写了接口代码。</p>
<pre><code class="verilog">
`ifndef CONTROL_UNIT_IF_VH
`define CONTROL_UNIT_IF_VH

// typedefs
`include &quot;cpu_types_pkg.vh&quot;

interface control_unit_if;
  // import types
  import cpu_types_pkg::*;
    
    opcode_t opcode;
    funct_t  funct;
    logic [1:0] PCSrc,DataSrc,ALUSrc,RegDest;
    logic memREN, memWEN, RegWEN, halt, zerFlag, branch, dhit, ihit;    
    logic [3:0] ALUOP;

modport ctr (
    input opcode, funct, zerFlag,dhit,ihit,
    output PCSrc,DataSrc,ALUSrc, memREN, memWEN, RegWEN, ALUOP, RegDest, halt, branch    
);

modport tb (
    input PCSrc,DataSrc,ALUSrc, memREN, memWEN, RegWEN, ALUOP, RegDest, halt, branch,
    output opcode, funct, zerFlag, dhit
);

endinterface
`endif

</code></pre>
<h5 id="接口代码control-unit-tb-sv"><a href="#接口代码control-unit-tb-sv" class="headerlink" title="接口代码control_unit_tb.sv"></a>接口代码control_unit_tb.sv</h5><p>这次测试代码按照规范一个个写了assert来验证，但是很奇怪有些的assert就是对不上。</p>
<pre><code class="verilog">
`include &quot;control_unit_if.vh&quot;
`include &quot;cpu_types_pkg.vh&quot;
`timescale 1 ns / 1 ns
import cpu_types_pkg::*;
module control_unit_tb;
  
    parameter PERIOD = 10;
  
    logic CLK = 0, nRST;
  
    // clock
    always #(PERIOD/2) CLK++;

    //interface
    control_unit_if cuif();
    test21 prog(CLK,nRst,cuif); 
    //test program
    //test PROG (CLK, nRST, cuif);
`ifndef MAPPED
    control_unit DUT(cuif);
`endif
endmodule

program test21 (input logic CLK, 
          output logic nRST,
          control_unit_if.tb cuif);
int testcase =0;
initial begin
    cuif.opcode=RTYPE;
    cuif.funct=SLLV;
    cuif.zerFlag=1&#39;b0;
    //test reset
    @(posedge CLK)
    testcase++;//test J type
    cuif.opcode=J;//J
    //cuif.funct=SLLV;
    cuif.zerFlag=1&#39;b0;    
    @(posedge CLK)
    assert (cuif.PCSrc == 2&#39;b11)else  $display(&quot;It&#39;s gone wrong addtime %00g ns&quot;,$time);
    @(posedge CLK)
    testcase++;//test JAL type    
    cuif.opcode=JAL;//JAL
    //cuif.funct=&#39;0;
    cuif.zerFlag=1&#39;b0;
    @(posedge CLK)
    assert (cuif.PCSrc == 2&#39;b11 &amp;&amp; cuif.RegDest == 2&#39;b10 &amp;&amp; cuif.RegWEN == 1 &amp;&amp; cuif.DataSrc == 2&#39;b11) else $display(&quot;It&#39;s gone wrong addtime %00g ns&quot;,$time);
    @(posedge CLK)
    testcase++;//test itype    
    cuif.opcode=BEQ;//BEQ
    //cuif.funct=&#39;0;
    cuif.zerFlag=1&#39;b0;
    @(posedge CLK)
    assert ( cuif.PCSrc == 1 &amp;&amp; cuif.branch == 0) else $display(&quot;It&#39;s gone wrong addtime %00g ns&quot;,$time);
    @(posedge CLK)
    testcase++;//test itype    
    cuif.opcode=BNE;//BNE
    //cuif.funct=&#39;0;
    cuif.zerFlag=1&#39;b0;
    @(posedge CLK)
    assert ( cuif.PCSrc == 1 &amp;&amp; cuif.branch==1) else $display(&quot;It&#39;s gone wrong addtime %00g ns&quot;,$time);
    @(posedge CLK)
    testcase++;//test itype    
    cuif.opcode=ADDI;//ADDI
    //cuif.funct=&#39;0;
    cuif.zerFlag=1&#39;b0;
    @(posedge CLK)
    assert (cuif.RegWEN==1&#39;b1 &amp;&amp; cuif.ALUSrc==2&#39;b1) else $display(&quot;It&#39;s gone wrong addtime %00g ns&quot;,$time);
    @(posedge CLK)
    testcase++;//test itype    
    cuif.opcode=ANDI;//ANDI
    //cuif.funct=&#39;0;
    cuif.zerFlag=1&#39;b0;
    @(posedge CLK)
    assert ( cuif.RegWEN==1&#39;b1 &amp;&amp; cuif.ALUSrc==2&#39;b11) else $display(&quot;It&#39;s gone wrong addtime %00g ns&quot;,$time);
    @(posedge CLK)
    testcase++;//test itype    
    cuif.opcode=ORI;//ORI
    //cuif.funct=&#39;0;
    cuif.zerFlag=1&#39;b0;
    @(posedge CLK)
    assert ( cuif.RegWEN==1&#39;b1 &amp;&amp; cuif.ALUSrc==2&#39;b11)else $display(&quot;It&#39;s gone wrong addtime %00g ns&quot;,$time);
    @(posedge CLK)        
    testcase++;//test itype    
    cuif.opcode=LUI;//LUI
    //cuif.funct=&#39;0;
    cuif.zerFlag=1&#39;b0;
    @(posedge CLK)
    assert (cuif.RegWEN==1&#39;b1 &amp;&amp; cuif.DataSrc==2&#39;b10) else $display(&quot;It&#39;s gone wrong addtime %00g ns&quot;,$time);
    @(posedge CLK)
    testcase++;//test itype    
    cuif.opcode=HALT;//HALT
    //cuif.funct=&#39;0;
    cuif.zerFlag=1&#39;b0;
    @(posedge CLK)
    assert (cuif.halt==1&#39;b1)  else $display(&quot;It&#39;s gone wrong addtime %00g ns&quot;,$time);    
    @(posedge CLK)
    testcase++;//test Rtype    
    cuif.funct=SLLV;//SLL
    cuif.opcode=RTYPE;
    cuif.zerFlag=1&#39;b0;
    @(posedge CLK)
    assert ( cuif.RegWEN == 1 &amp;&amp; cuif.RegDest == 1 &amp;&amp; cuif.ALUSrc == 2&#39;b10)else $display(&quot;It&#39;s gone wrong addtime %00g ns&quot;,$time);    
    @(posedge CLK)
    testcase++;//test Rtype    
    cuif.funct=SRLV;//SLL
    cuif.opcode=RTYPE;
    cuif.zerFlag=1&#39;b0;
    @(posedge CLK)
    assert ( cuif.RegWEN ==1 &amp;&amp; cuif.RegDest == 1)else $display(&quot;It&#39;s gone wrong addtime %00g ns&quot;,$time);    
    @(posedge CLK)
    testcase++;//test Rtype    
    cuif.funct=ADD;//SLL
    cuif.opcode=RTYPE;
    cuif.zerFlag=1&#39;b0;
    @(posedge CLK)
    assert ( cuif.RegWEN == 1 &amp;&amp; cuif.RegDest == 1 )else $display(&quot;It&#39;s gone wrong addtime %00g ns&quot;,$time);    
    @(posedge CLK)
    testcase++;//test Rtype    
    cuif.funct=ADDU;//SLL
    cuif.opcode=RTYPE;
    cuif.zerFlag=1&#39;b0;
    @(posedge CLK)
    assert ( cuif.RegWEN == 1 &amp;&amp; cuif.RegDest == 1 )else $display(&quot;It&#39;s gone wrong addtime %00g ns&quot;,$time);    
    @(posedge CLK)
    testcase++;//test Rtype    
    cuif.funct=SUBU;//SLL
    cuif.opcode=RTYPE;
    cuif.zerFlag=1&#39;b0;
    @(posedge CLK)
    assert ( cuif.RegWEN == 1 )else $display(&quot;It&#39;s gone wrong addtime %00g ns&quot;,$time);    
    @(posedge CLK)
    testcase++;//test Rtype    
    cuif.funct=SUB;//SLL
    cuif.opcode=RTYPE;
    cuif.zerFlag=1&#39;b0;

    @(posedge CLK)
    assert ( cuif.RegWEN == 1 )else $display(&quot;It&#39;s gone wrong addtime %00g ns&quot;,$time);    
    @(posedge CLK)
    testcase++;//test Rtype    
    cuif.funct=AND;//SLL
    cuif.opcode=RTYPE;
    cuif.zerFlag=1&#39;b0;
    @(posedge CLK)
    assert ( cuif.RegWEN == 1 )else $display(&quot;It&#39;s gone wrong addtime %00g ns&quot;,$time);    
    @(posedge CLK)
    testcase++;//test Rtype    
    cuif.funct=OR;//SLL
    cuif.opcode=RTYPE;
    cuif.zerFlag=1&#39;b0;

    @(posedge CLK)
    assert ( cuif.RegWEN == 1 &amp;&amp; cuif.RegDest == 1 )else $display(&quot;It&#39;s gone wrong addtime %00g ns&quot;,$time);    
    @(posedge CLK)
    testcase++;//test Rtype    
    cuif.funct=XOR;//SLL
    cuif.opcode=RTYPE;
    cuif.zerFlag=1&#39;b0;

    @(posedge CLK)
    assert ( cuif.RegWEN == 1 &amp;&amp; cuif.RegDest == 1 )  $display(&quot;It&#39;s gone wrong addtime %00g ns&quot;,$time);    
    @(posedge CLK)
    testcase++;//test Rtype    
    cuif.funct=NOR;//SLL
    cuif.opcode=RTYPE;
    cuif.zerFlag=1&#39;b0;

    @(posedge CLK)
    assert ( cuif.RegWEN == 1 &amp;&amp; cuif.RegDest == 1 ) else $display(&quot;It&#39;s gone wrong addtime %00g ns&quot;,$time);    
    @(posedge CLK)
    testcase++;//test Rtype    
    cuif.funct=SLT;//SLL
    cuif.opcode=RTYPE;
    cuif.zerFlag=1&#39;b0;

    @(posedge CLK)
    assert ( cuif.RegWEN == 1 &amp;&amp; cuif.RegDest == 1 ) else $display(&quot;It&#39;s gone wrong addtime %00g ns&quot;,$time);    
    @(posedge CLK)
    testcase++;//test Rtype    
    cuif.funct=SLTU;//SLL
    cuif.opcode=RTYPE;
    cuif.zerFlag=1&#39;b0;

    @(posedge CLK)
    if ( ~(cuif.RegWEN == 1 &amp;&amp; cuif.RegDest == 1 &amp;&amp; cuif.ALUSrc == 2&#39;b10))  $display(&quot;It&#39;s gone wrong addtime %00g ns&quot;,$time);    
    @(posedge CLK)
    testcase++;//test Rtype    
    cuif.funct=JR;//JR
    cuif.opcode=RTYPE;
    cuif.zerFlag=1&#39;b0;
    @(posedge CLK)
    assert (cuif.PCSrc == 2&#39;b10)   $display(&quot;It&#39;s gone wrong addtime %00g ns&quot;,$time);    
    @(posedge CLK)
    testcase++;//test Rtype    
    cuif.funct=SUB;//SUB
    cuif.opcode=RTYPE;
    cuif.zerFlag=1&#39;b0;
    @(posedge CLK)
    assert (cuif.PCSrc == 2&#39;b1 &amp;&amp; cuif.RegWEN == 1 ) else $display(&quot;It&#39;s gone wrong addtime %00g ns&quot;,$time);    
    @(posedge CLK)
    testcase++;//test Rtype    
    cuif.funct=SUB;//SUB
    cuif.opcode=ADDIU;
    cuif.zerFlag=1&#39;b0;
    @(posedge CLK)
    assert (cuif.PCSrc == 2&#39;b1)  $display(&quot;It&#39;s gone wrong addtime %00g ns&quot;,$time);    

    @(posedge CLK)
    testcase++;//test Rtype    
    cuif.funct=SUB;//SUB
    cuif.opcode=SLTI;
    cuif.zerFlag=1&#39;b0;
    @(posedge CLK)
    assert (cuif.PCSrc == 2&#39;b1)  $display(&quot;It&#39;s gone wrong addtime %00g ns&quot;,$time);    
    @(posedge CLK)    
    @(posedge CLK)
    testcase++;//test Rtype    
    cuif.funct=SUB;//SUB
    cuif.opcode=SLTIU;
    cuif.zerFlag=1&#39;b0;
    @(posedge CLK)
    assert (cuif.PCSrc == 2&#39;b1) else $display(&quot;It&#39;s gone wrong addtime %00g ns&quot;,$time);    
    @(posedge CLK)    
    @(posedge CLK)
    testcase++;//test Rtype    
    cuif.funct=SUB;//SUB
    cuif.opcode=XORI;
    cuif.zerFlag=1&#39;b0;
    @(posedge CLK)
    assert (cuif.ALUSrc == 2&#39;b11)  $display(&quot;It&#39;s gone wrong addtime %00g ns&quot;,$time);    
    @(posedge CLK)    
    @(posedge CLK)
    testcase++;//test Rtype    
    cuif.funct=SUB;//SUB
    cuif.opcode=LW;
    cuif.zerFlag=1&#39;b0;
    @(posedge CLK)
    assert (cuif.ALUSrc == 2&#39;b11 &amp;&amp;  cuif.DataSrc == 1 )  $display(&quot;It&#39;s gone wrong addtime %00g ns&quot;,$time);    
    @(posedge CLK)
    @(posedge CLK)
    testcase++;//test Rtype    
    cuif.funct=SUB;//SUB
    cuif.opcode=SW;
    cuif.zerFlag=1&#39;b0;
    @(posedge CLK)
    assert (cuif.ALUSrc == 2&#39;b11 &amp;&amp;  cuif.DataSrc == 1)  $display(&quot;It&#39;s gone wrong addtime %00g ns&quot;,$time);    

    @(posedge CLK)
    cuif.zerFlag=1&#39;b1;
    @(posedge CLK)
    cuif.zerFlag=1&#39;b0;    
    @(posedge CLK)
    cuif.ihit=1&#39;b0;    
    cuif.dhit=1&#39;b0;    
    @(posedge CLK)
    cuif.ihit=1&#39;b1;    
    cuif.dhit=1&#39;b1;
    @(posedge CLK)
$finish;                   
end
endprogram
</code></pre>
<p>以上就是控制单元的代码，接下来就会是一个总的单元用于处理所有小的模块和前面写过的模块。</p>

    </div>

    
    
    

      <footer class="post-footer">
          <div class="post-tags">
              <a href="/tags/MIPS/" rel="tag"># MIPS</a>
              <a href="/tags/FPGA/" rel="tag"># FPGA</a>
              <a href="/tags/verilog/" rel="tag"># verilog</a>
              <a href="/tags/CPU/" rel="tag"># CPU</a>
          </div>

        


        
    <div class="post-nav">
      <div class="post-nav-item">
    <a href="/2020/03/21/singlecycle-alu/" rel="prev" title="singlecycle设计及实现2 (ALU算术逻辑单元)">
      <i class="fa fa-chevron-left"></i> singlecycle设计及实现2 (ALU算术逻辑单元)
    </a></div>
      <div class="post-nav-item">
    <a href="/2020/05/23/senior-design/" rel="next" title="毕业设计">
      毕业设计 <i class="fa fa-chevron-right"></i>
    </a></div>
    </div>
      </footer>
    
  </article>
  
  
  



          </div>
          
    <div class="comments" id="valine-comments"></div>

<script>
  window.addEventListener('tabs:register', () => {
    let { activeClass } = CONFIG.comments;
    if (CONFIG.comments.storage) {
      activeClass = localStorage.getItem('comments_active') || activeClass;
    }
    if (activeClass) {
      let activeTab = document.querySelector(`a[href="#comment-${activeClass}"]`);
      if (activeTab) {
        activeTab.click();
      }
    }
  });
  if (CONFIG.comments.storage) {
    window.addEventListener('tabs:click', event => {
      if (!event.target.matches('.tabs-comment .tab-content .tab-pane')) return;
      let commentClass = event.target.classList[1];
      localStorage.setItem('comments_active', commentClass);
    });
  }
</script>

        </div>
          
  
  <div class="toggle sidebar-toggle">
    <span class="toggle-line toggle-line-first"></span>
    <span class="toggle-line toggle-line-middle"></span>
    <span class="toggle-line toggle-line-last"></span>
  </div>

  <aside class="sidebar">
    <div class="sidebar-inner">

      <ul class="sidebar-nav motion-element">
        <li class="sidebar-nav-toc">
          文章目录
        </li>
        <li class="sidebar-nav-overview">
          站点概览
        </li>
      </ul>

      <!--noindex-->
      <div class="post-toc-wrap sidebar-panel">
          <div class="post-toc motion-element"><ol class="nav"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E7%AE%80%E4%BB%8B"><span class="nav-number">1.</span> <span class="nav-text">简介</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#RTL-%E5%9B%BE%E5%83%8F"><span class="nav-number">2.</span> <span class="nav-text">RTL 图像</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E6%8E%A7%E5%88%B6%E5%8D%95%E5%85%83%E8%AF%A6%E8%A7%A3"><span class="nav-number">3.</span> <span class="nav-text">控制单元详解</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#%E4%B8%BE%E4%BE%8B"><span class="nav-number">3.1.</span> <span class="nav-text">举例</span></a><ol class="nav-child"><li class="nav-item nav-level-5"><a class="nav-link" href="#%E4%B8%BB%E4%BB%A3%E7%A0%81control-unit-sv"><span class="nav-number">3.1.1.</span> <span class="nav-text">主代码control_unit.sv</span></a></li><li class="nav-item nav-level-5"><a class="nav-link" href="#%E6%8E%A5%E5%8F%A3%E4%BB%A3%E7%A0%81control-unit-if-vh"><span class="nav-number">3.1.2.</span> <span class="nav-text">接口代码control_unit_if.vh</span></a></li><li class="nav-item nav-level-5"><a class="nav-link" href="#%E6%8E%A5%E5%8F%A3%E4%BB%A3%E7%A0%81control-unit-tb-sv"><span class="nav-number">3.1.3.</span> <span class="nav-text">接口代码control_unit_tb.sv</span></a></li></ol></li></ol></li></ol></div>
      </div>
      <!--/noindex-->

      <div class="site-overview-wrap sidebar-panel">
        <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
  <p class="site-author-name" itemprop="name">Woodwind</p>
  <div class="site-description" itemprop="description"></div>
</div>
<div class="site-state-wrap motion-element">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
          <a href="/archives/">
        
          <span class="site-state-item-count">20</span>
          <span class="site-state-item-name">日志</span>
        </a>
      </div>
      <div class="site-state-item site-state-categories">
            <a href="/categories/">
          
        <span class="site-state-item-count">13</span>
        <span class="site-state-item-name">分类</span></a>
      </div>
      <div class="site-state-item site-state-tags">
            <a href="/tags/">
          
        <span class="site-state-item-count">30</span>
        <span class="site-state-item-name">标签</span></a>
      </div>
  </nav>
</div>
  <div class="links-of-author motion-element">
      <span class="links-of-author-item">
        <a href="https://github.com/Zhang-Rick" title="GitHub → https:&#x2F;&#x2F;github.com&#x2F;Zhang-Rick" rel="noopener" target="_blank"><i class="fab fa-github fa-fw"></i>GitHub</a>
      </span>
      <span class="links-of-author-item">
        <a href="mailto:908520243@qq.com" title="E-Mail → mailto:908520243@qq.com" rel="noopener" target="_blank"><i class="fa fa-envelope fa-fw"></i>E-Mail</a>
      </span>
  </div>



      </div>
        <div class="back-to-top motion-element">
          <i class="fa fa-arrow-up"></i>
          <span>0%</span>
        </div>

    </div>
  </aside>
  <div id="sidebar-dimmer"></div>


      </div>
    </main>

    <footer class="footer">
      <div class="footer-inner">
        

        

<div class="copyright">
  
  &copy; 2018 – 
  <span itemprop="copyrightYear">2022</span>
  <span class="with-love">
    <i class="fa fa-heart"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">Woodwind</span>
    <span class="post-meta-divider">|</span>
    <span class="post-meta-item-icon">
      <i class="fa fa-chart-area"></i>
    </span>
      <span class="post-meta-item-text">站点总字数：</span>
    <span title="站点总字数">55k</span>
    <span class="post-meta-divider">|</span>
    <span class="post-meta-item-icon">
      <i class="fa fa-coffee"></i>
    </span>
      <span class="post-meta-item-text">站点阅读时长 &asymp;</span>
    <span title="站点阅读时长">50 分钟</span>
</div>
  <div class="powered-by">由 <a href="https://hexo.io/" class="theme-link" rel="noopener" target="_blank">Hexo</a> & <a href="https://pisces.theme-next.org/" class="theme-link" rel="noopener" target="_blank">NexT.Pisces</a> 强力驱动
  </div>

        








      </div>
    </footer>
  </div>

  
  <script src="/lib/anime.min.js"></script>
  <script src="/lib/velocity/velocity.min.js"></script>
  <script src="/lib/velocity/velocity.ui.min.js"></script>

<script src="/js/utils.js"></script>

<script src="/js/motion.js"></script>


<script src="/js/schemes/pisces.js"></script>


<script src="/js/next-boot.js"></script>




  




  
<script src="/js/local-search.js"></script>













  

  


<script>
NexT.utils.loadComments(document.querySelector('#valine-comments'), () => {
  NexT.utils.getScript('//unpkg.com/valine/dist/Valine.min.js', () => {
    var GUEST = ['nick', 'mail', 'link'];
    var guest = 'nick,mail,link';
    guest = guest.split(',').filter(item => {
      return GUEST.includes(item);
    });
    new Valine({
      el         : '#valine-comments',
      verify     : false,
      notify     : false,
      appId      : 'gAGUE1DViS6p6zDE599p9vjv-9Nh9j0Va',
      appKey     : 'tw6pBX2N8kP9tuRJpsjV9zaG',
      placeholder: "Just go go",
      avatar     : 'mm',
      meta       : guest,
      pageSize   : '10' || 10,
      visitor    : false,
      lang       : '' || 'zh-cn',
      path       : location.pathname,
      recordIP   : false,
      serverURLs : ''
    });
  }, window.Valine);
});
</script>

</body>
</html>
