ncvlog -work worklib -cdslib /home/student/Vatsal_58_VLSI/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /home/student/Vatsal_58_VLSI/and1.v /home/student/Vatsal_58_VLSI/and1_tb.v 
ncvlog -work worklib -cdslib /home/student/Vatsal_58_VLSI/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /home/student/Vatsal_58_VLSI/and1_tb.v 
ncvlog -work worklib -cdslib /home/student/Vatsal_58_VLSI/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /home/student/Vatsal_58_VLSI/and1.v /home/student/Vatsal_58_VLSI/and1_tb.v 
ncvlog -work worklib -cdslib /home/student/Vatsal_58_VLSI/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /home/student/Vatsal_58_VLSI/and1.v /home/student/Vatsal_58_VLSI/and1_tb.v 
ncvlog -work worklib -cdslib /home/student/Vatsal_58_VLSI/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /home/student/Vatsal_58_VLSI/and1.v /home/student/Vatsal_58_VLSI/and1_tb.v 
ncvlog -work worklib -cdslib /home/student/Vatsal_58_VLSI/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /home/student/Vatsal_58_VLSI/and1.v /home/student/Vatsal_58_VLSI/and1_tb.v 
ncvlog -work worklib -cdslib /home/student/Vatsal_58_VLSI/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /home/student/Vatsal_58_VLSI/and1.v /home/student/Vatsal_58_VLSI/and1_tb.v 
ncvlog -work worklib -cdslib /home/student/Vatsal_58_VLSI/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /home/student/Vatsal_58_VLSI/and1.v /home/student/Vatsal_58_VLSI/and1_tb.v 
ncvlog -work worklib -cdslib /home/student/Vatsal_58_VLSI/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /home/student/Vatsal_58_VLSI/and1.v /home/student/Vatsal_58_VLSI/and1_tb.v 
ncvlog -work worklib -cdslib /home/student/Vatsal_58_VLSI/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /home/student/Vatsal_58_VLSI/and1.v /home/student/Vatsal_58_VLSI/and1_tb.v 
ncvlog -work worklib -cdslib /home/student/Vatsal_58_VLSI/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /home/student/Vatsal_58_VLSI/and1.v /home/student/Vatsal_58_VLSI/and1_tb.v 
ncvlog -work worklib -cdslib /home/student/Vatsal_58_VLSI/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /home/student/Vatsal_58_VLSI/and1.v /home/student/Vatsal_58_VLSI/and1_tb.v 
ncvlog -work worklib -cdslib /home/student/Vatsal_58_VLSI/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /home/student/Vatsal_58_VLSI/and1.v /home/student/Vatsal_58_VLSI/and1_tb.v 
ncvlog -work worklib -cdslib /home/student/Vatsal_58_VLSI/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /home/student/Vatsal_58_VLSI/and1.v /home/student/Vatsal_58_VLSI/and1_tb.v 
ncvlog -work worklib -cdslib /home/student/Vatsal_58_VLSI/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /home/student/Vatsal_58_VLSI/and1.v /home/student/Vatsal_58_VLSI/and1_tb.v 
ncvlog -work worklib -cdslib /home/student/Vatsal_58_VLSI/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /home/student/Vatsal_58_VLSI/and1.v /home/student/Vatsal_58_VLSI/and1_tb.v 
ncvlog -work worklib -cdslib /home/student/Vatsal_58_VLSI/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /home/student/Vatsal_58_VLSI/and1.v /home/student/Vatsal_58_VLSI/and1_tb.v 
ncvlog -work worklib -cdslib /home/student/Vatsal_58_VLSI/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /home/student/Vatsal_58_VLSI/and1.v /home/student/Vatsal_58_VLSI/and1_tb.v 
ncvlog -work worklib -cdslib /home/student/Vatsal_58_VLSI/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /home/student/Vatsal_58_VLSI/and1.v /home/student/Vatsal_58_VLSI/and1_tb.v 
ncvlog -work worklib -cdslib /home/student/Vatsal_58_VLSI/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /home/student/Vatsal_58_VLSI/and1.v /home/student/Vatsal_58_VLSI/and1_tb.v 
ncvlog -work worklib -cdslib /home/student/Vatsal_58_VLSI/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /home/student/Vatsal_58_VLSI/and1_tb.v /home/student/Vatsal_58_VLSI/and1.v 
ncvlog -work worklib -cdslib /home/student/Vatsal_58_VLSI/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /home/student/Vatsal_58_VLSI/and1.v 
ncvlog -work worklib -cdslib /home/student/Vatsal_58_VLSI/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /home/student/Vatsal_58_VLSI/and1.v 
ncvlog -work worklib -cdslib /home/student/Vatsal_58_VLSI/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /home/student/Vatsal_58_VLSI/and1.v /home/student/Vatsal_58_VLSI/and1_tb.v 
ncvlog -work worklib -cdslib /home/student/Vatsal_58_VLSI/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /home/student/Vatsal_58_VLSI/and1.v /home/student/Vatsal_58_VLSI/and1_tb.v 
ncelab -work worklib -cdslib /home/student/Vatsal_58_VLSI/cds.lib -logfile ncelab.log -errormax 15 -access +wc -status worklib.and_tb 
ncelab -work worklib -cdslib /home/student/Vatsal_58_VLSI/cds.lib -logfile ncelab.log -errormax 15 -access +wc -status worklib.and1 
ncsim -gui -cdslib /home/student/Vatsal_58_VLSI/cds.lib -logfile ncsim.log -errormax 15 -status worklib.and_tb:module 
