{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570586554986 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570586554987 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  8 23:02:34 2019 " "Processing started: Tue Oct  8 23:02:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570586554987 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586554987 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586554987 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1570586555139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoRegistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoRegistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/bancoRegistradores.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570586564560 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/bancoRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570586564560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogio-arch " "Found design unit 1: relogio-arch" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570586564561 ""} { "Info" "ISGN_ENTITY_NAME" "1 relogio " "Found entity 1: relogio" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570586564561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/registradorGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570586564561 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/registradorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570586564561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MUX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2-comportamento " "Found design unit 1: MUX2-comportamento" {  } { { "MUX.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/MUX.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570586564561 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Found entity 1: MUX2" {  } { { "MUX.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/MUX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570586564561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romMif.vhd 2 1 " "Found 2 design units, including 1 entities, in source file romMif.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romMif-initFileROM " "Found design unit 1: romMif-initFileROM" {  } { { "romMif.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/romMif.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570586564562 ""} { "Info" "ISGN_ENTITY_NAME" "1 romMif " "Found entity 1: romMif" {  } { { "romMif.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/romMif.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570586564562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADDER.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ADDER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDER-behv " "Found design unit 1: ADDER-behv" {  } { { "ADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/ADDER.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570586564562 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDER " "Found entity 1: ADDER" {  } { { "ADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/ADDER.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570586564562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO_T.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IO_T.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO_T-behv " "Found design unit 1: IO_T-behv" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570586564563 ""} { "Info" "ISGN_ENTITY_NAME" "1 IO_T " "Found entity 1: IO_T" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570586564563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SUBADDER.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SUBADDER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUBADDER-behv " "Found design unit 1: SUBADDER-behv" {  } { { "SUBADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/SUBADDER.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570586564563 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUBADDER " "Found entity 1: SUBADDER" {  } { { "SUBADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/SUBADDER.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570586564563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divInteiro " "Found design unit 1: divisorGenerico-divInteiro" {  } { { "divisorGenerico.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/divisorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570586564564 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/divisorGenerico.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570586564564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-assincrona " "Found design unit 1: memoria-assincrona" {  } { { "memoria.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/memoria.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570586564564 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/memoria.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570586564564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/conversorHex7Seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/conversorHex7Seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "output_files/conversorHex7Seg.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/output_files/conversorHex7Seg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570586564564 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "output_files/conversorHex7Seg.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/output_files/conversorHex7Seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570586564564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564564 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "relogio " "Elaborating entity \"relogio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570586564610 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fpga_led_pio relogio.vhd(20) " "VHDL Signal Declaration warning at relogio.vhd(20): used implicit default value for signal \"fpga_led_pio\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570586564612 "|relogio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led relogio.vhd(21) " "VHDL Signal Declaration warning at relogio.vhd(21): used implicit default value for signal \"led\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570586564612 "|relogio"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "HEX7 relogio.vhd(33) " "VHDL Signal Declaration warning at relogio.vhd(33): used explicit default value for signal \"HEX7\" because signal was never assigned a value" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1570586564612 "|relogio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_bank7 relogio.vhd(43) " "VHDL Signal Declaration warning at relogio.vhd(43): used implicit default value for signal \"out_bank7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570586564612 "|relogio"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_io relogio.vhd(58) " "Verilog HDL or VHDL warning at relogio.vhd(58): object \"in_io\" assigned a value but never read" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570586564612 "|relogio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_reg relogio.vhd(61) " "VHDL Signal Declaration warning at relogio.vhd(61): used implicit default value for signal \"reset_reg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570586564612 "|relogio"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry relogio.vhd(61) " "Verilog HDL or VHDL warning at relogio.vhd(61): object \"carry\" assigned a value but never read" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570586564612 "|relogio"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "display_7seg relogio.vhd(64) " "Verilog HDL or VHDL warning at relogio.vhd(64): object \"display_7seg\" assigned a value but never read" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570586564612 "|relogio"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "\"0001X\" relogio.vhd(147) " "VHDL Choice warning at relogio.vhd(147): ignored choice containing meta-value \"\"0001X\"\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 147 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570586564612 "|relogio"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "\"001X1\" relogio.vhd(148) " "VHDL Choice warning at relogio.vhd(148): ignored choice containing meta-value \"\"001X1\"\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 148 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570586564612 "|relogio"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "\"100XX\" relogio.vhd(149) " "VHDL Choice warning at relogio.vhd(149): ignored choice containing meta-value \"\"100XX\"\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 149 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570586564612 "|relogio"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "\"011XX\" relogio.vhd(150) " "VHDL Choice warning at relogio.vhd(150): ignored choice containing meta-value \"\"011XX\"\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 150 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570586564612 "|relogio"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[7..3\] relogio.vhd(31) " "Using initial value X (don't care) for net \"LEDG\[7..3\]\" at relogio.vhd(31)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 31 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564612 "|relogio"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[1\] relogio.vhd(31) " "Using initial value X (don't care) for net \"LEDG\[1\]\" at relogio.vhd(31)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 31 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564612 "|relogio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_T IO_T:IO " "Elaborating entity \"IO_T\" for hierarchy \"IO_T:IO\"" {  } { { "relogio.vhd" "IO" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570586564613 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5 IO_T.vhd(25) " "VHDL Signal Declaration warning at IO_T.vhd(25): used implicit default value for signal \"HEX5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hr IO_T.vhd(34) " "VHDL Signal Declaration warning at IO_T.vhd(34): used implicit default value for signal \"hr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "min IO_T.vhd(35) " "VHDL Signal Declaration warning at IO_T.vhd(35): used implicit default value for signal \"min\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "min_dec IO_T.vhd(35) " "VHDL Signal Declaration warning at IO_T.vhd(35): used implicit default value for signal \"min_dec\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida_clk7 IO_T.vhd(36) " "Verilog HDL or VHDL warning at IO_T.vhd(36): object \"saida_clk7\" assigned a value but never read" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[0\] IO_T.vhd(149) " "Inferred latch for \"HEX7\[0\]\" at IO_T.vhd(149)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[1\] IO_T.vhd(149) " "Inferred latch for \"HEX7\[1\]\" at IO_T.vhd(149)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[2\] IO_T.vhd(149) " "Inferred latch for \"HEX7\[2\]\" at IO_T.vhd(149)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[3\] IO_T.vhd(149) " "Inferred latch for \"HEX7\[3\]\" at IO_T.vhd(149)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[4\] IO_T.vhd(149) " "Inferred latch for \"HEX7\[4\]\" at IO_T.vhd(149)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[5\] IO_T.vhd(149) " "Inferred latch for \"HEX7\[5\]\" at IO_T.vhd(149)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[6\] IO_T.vhd(149) " "Inferred latch for \"HEX7\[6\]\" at IO_T.vhd(149)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX44\[0\] IO_T.vhd(88) " "Inferred latch for \"HEX44\[0\]\" at IO_T.vhd(88)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX44\[1\] IO_T.vhd(88) " "Inferred latch for \"HEX44\[1\]\" at IO_T.vhd(88)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX44\[2\] IO_T.vhd(88) " "Inferred latch for \"HEX44\[2\]\" at IO_T.vhd(88)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX44\[3\] IO_T.vhd(88) " "Inferred latch for \"HEX44\[3\]\" at IO_T.vhd(88)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX44\[4\] IO_T.vhd(88) " "Inferred latch for \"HEX44\[4\]\" at IO_T.vhd(88)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX44\[5\] IO_T.vhd(88) " "Inferred latch for \"HEX44\[5\]\" at IO_T.vhd(88)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX44\[6\] IO_T.vhd(88) " "Inferred latch for \"HEX44\[6\]\" at IO_T.vhd(88)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] IO_T.vhd(85) " "Inferred latch for \"result\[0\]\" at IO_T.vhd(85)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] IO_T.vhd(85) " "Inferred latch for \"result\[1\]\" at IO_T.vhd(85)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] IO_T.vhd(85) " "Inferred latch for \"result\[2\]\" at IO_T.vhd(85)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] IO_T.vhd(85) " "Inferred latch for \"result\[3\]\" at IO_T.vhd(85)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] IO_T.vhd(85) " "Inferred latch for \"result\[4\]\" at IO_T.vhd(85)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] IO_T.vhd(85) " "Inferred latch for \"result\[5\]\" at IO_T.vhd(85)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] IO_T.vhd(85) " "Inferred latch for \"result\[6\]\" at IO_T.vhd(85)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] IO_T.vhd(85) " "Inferred latch for \"result\[7\]\" at IO_T.vhd(85)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] IO_T.vhd(85) " "Inferred latch for \"result\[8\]\" at IO_T.vhd(85)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX33\[0\] IO_T.vhd(83) " "Inferred latch for \"HEX33\[0\]\" at IO_T.vhd(83)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX33\[1\] IO_T.vhd(83) " "Inferred latch for \"HEX33\[1\]\" at IO_T.vhd(83)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX33\[2\] IO_T.vhd(83) " "Inferred latch for \"HEX33\[2\]\" at IO_T.vhd(83)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX33\[3\] IO_T.vhd(83) " "Inferred latch for \"HEX33\[3\]\" at IO_T.vhd(83)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX33\[4\] IO_T.vhd(83) " "Inferred latch for \"HEX33\[4\]\" at IO_T.vhd(83)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX33\[5\] IO_T.vhd(83) " "Inferred latch for \"HEX33\[5\]\" at IO_T.vhd(83)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX33\[6\] IO_T.vhd(83) " "Inferred latch for \"HEX33\[6\]\" at IO_T.vhd(83)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX22\[0\] IO_T.vhd(82) " "Inferred latch for \"HEX22\[0\]\" at IO_T.vhd(82)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX22\[1\] IO_T.vhd(82) " "Inferred latch for \"HEX22\[1\]\" at IO_T.vhd(82)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX22\[2\] IO_T.vhd(82) " "Inferred latch for \"HEX22\[2\]\" at IO_T.vhd(82)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX22\[3\] IO_T.vhd(82) " "Inferred latch for \"HEX22\[3\]\" at IO_T.vhd(82)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX22\[4\] IO_T.vhd(82) " "Inferred latch for \"HEX22\[4\]\" at IO_T.vhd(82)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX22\[5\] IO_T.vhd(82) " "Inferred latch for \"HEX22\[5\]\" at IO_T.vhd(82)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX22\[6\] IO_T.vhd(82) " "Inferred latch for \"HEX22\[6\]\" at IO_T.vhd(82)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX11\[0\] IO_T.vhd(81) " "Inferred latch for \"HEX11\[0\]\" at IO_T.vhd(81)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX11\[1\] IO_T.vhd(81) " "Inferred latch for \"HEX11\[1\]\" at IO_T.vhd(81)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX11\[2\] IO_T.vhd(81) " "Inferred latch for \"HEX11\[2\]\" at IO_T.vhd(81)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX11\[3\] IO_T.vhd(81) " "Inferred latch for \"HEX11\[3\]\" at IO_T.vhd(81)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX11\[4\] IO_T.vhd(81) " "Inferred latch for \"HEX11\[4\]\" at IO_T.vhd(81)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX11\[5\] IO_T.vhd(81) " "Inferred latch for \"HEX11\[5\]\" at IO_T.vhd(81)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX11\[6\] IO_T.vhd(81) " "Inferred latch for \"HEX11\[6\]\" at IO_T.vhd(81)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX00\[0\] IO_T.vhd(80) " "Inferred latch for \"HEX00\[0\]\" at IO_T.vhd(80)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX00\[1\] IO_T.vhd(80) " "Inferred latch for \"HEX00\[1\]\" at IO_T.vhd(80)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX00\[2\] IO_T.vhd(80) " "Inferred latch for \"HEX00\[2\]\" at IO_T.vhd(80)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX00\[3\] IO_T.vhd(80) " "Inferred latch for \"HEX00\[3\]\" at IO_T.vhd(80)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX00\[4\] IO_T.vhd(80) " "Inferred latch for \"HEX00\[4\]\" at IO_T.vhd(80)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX00\[5\] IO_T.vhd(80) " "Inferred latch for \"HEX00\[5\]\" at IO_T.vhd(80)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX00\[6\] IO_T.vhd(80) " "Inferred latch for \"HEX00\[6\]\" at IO_T.vhd(80)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564614 "|relogio|IO_T:IO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico IO_T:IO\|divisorGenerico:TEMPO_SEG3 " "Elaborating entity \"divisorGenerico\" for hierarchy \"IO_T:IO\|divisorGenerico:TEMPO_SEG3\"" {  } { { "IO_T.vhd" "TEMPO_SEG3" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570586564615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico IO_T:IO\|divisorGenerico:TEMPO_SEG2 " "Elaborating entity \"divisorGenerico\" for hierarchy \"IO_T:IO\|divisorGenerico:TEMPO_SEG2\"" {  } { { "IO_T.vhd" "TEMPO_SEG2" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570586564616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico IO_T:IO\|divisorGenerico:TEMPO_SEG1 " "Elaborating entity \"divisorGenerico\" for hierarchy \"IO_T:IO\|divisorGenerico:TEMPO_SEG1\"" {  } { { "IO_T.vhd" "TEMPO_SEG1" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570586564616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico IO_T:IO\|divisorGenerico:TEMPO_SEG " "Elaborating entity \"divisorGenerico\" for hierarchy \"IO_T:IO\|divisorGenerico:TEMPO_SEG\"" {  } { { "IO_T.vhd" "TEMPO_SEG" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570586564617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico IO_T:IO\|divisorGenerico:TEMPO_SEG4 " "Elaborating entity \"divisorGenerico\" for hierarchy \"IO_T:IO\|divisorGenerico:TEMPO_SEG4\"" {  } { { "IO_T.vhd" "TEMPO_SEG4" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570586564617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico IO_T:IO\|divisorGenerico:TEMPO_SEG5 " "Elaborating entity \"divisorGenerico\" for hierarchy \"IO_T:IO\|divisorGenerico:TEMPO_SEG5\"" {  } { { "IO_T.vhd" "TEMPO_SEG5" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570586564618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico IO_T:IO\|divisorGenerico:TEMPO_SEG6 " "Elaborating entity \"divisorGenerico\" for hierarchy \"IO_T:IO\|divisorGenerico:TEMPO_SEG6\"" {  } { { "IO_T.vhd" "TEMPO_SEG6" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570586564619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico IO_T:IO\|divisorGenerico:TEMPO_SEG7 " "Elaborating entity \"divisorGenerico\" for hierarchy \"IO_T:IO\|divisorGenerico:TEMPO_SEG7\"" {  } { { "IO_T.vhd" "TEMPO_SEG7" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570586564619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divisorGenerico IO_T:IO\|divisorGenerico:TEMPO_SEG_TICK_BAGULHO A:divinteiro " "Elaborating entity \"divisorGenerico\" using architecture \"A:divinteiro\" for hierarchy \"IO_T:IO\|divisorGenerico:TEMPO_SEG_TICK_BAGULHO\"" {  } { { "IO_T.vhd" "TEMPO_SEG_TICK_BAGULHO" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 57 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570586564620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg IO_T:IO\|conversorHex7Seg:HEX_0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"IO_T:IO\|conversorHex7Seg:HEX_0\"" {  } { { "IO_T.vhd" "HEX_0" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570586564621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:ROM " "Elaborating entity \"memoria\" for hierarchy \"memoria:ROM\"" {  } { { "relogio.vhd" "ROM" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570586564623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2 MUX2:MUX_PC " "Elaborating entity \"MUX2\" for hierarchy \"MUX2:MUX_PC\"" {  } { { "relogio.vhd" "MUX_PC" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570586564623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER ADDER:ADDER " "Elaborating entity \"ADDER\" for hierarchy \"ADDER:ADDER\"" {  } { { "relogio.vhd" "ADDER" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570586564624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUBADDER SUBADDER:SUBADDER " "Elaborating entity \"SUBADDER\" for hierarchy \"SUBADDER:SUBADDER\"" {  } { { "relogio.vhd" "SUBADDER" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570586564625 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sum SUBADDER.vhd(16) " "VHDL Signal Declaration warning at SUBADDER.vhd(16): used implicit default value for signal \"sum\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SUBADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/SUBADDER.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570586564625 "|relogio|SUBADDER:SUBADDER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zf SUBADDER.vhd(34) " "Inferred latch for \"zf\" at SUBADDER.vhd(34)" {  } { { "SUBADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/SUBADDER.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586564625 "|relogio|SUBADDER:SUBADDER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:REG_SEG " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:REG_SEG\"" {  } { { "relogio.vhd" "REG_SEG" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570586564625 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CLK " "Found clock multiplexer CLK" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 65 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1570586564975 "|relogio|CLK"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1570586564975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "IO_T:IO\|HEX6\[0\] " "LATCH primitive \"IO_T:IO\|HEX6\[0\]\" is permanently enabled" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570586565047 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_led_pio\[0\] GND " "Pin \"fpga_led_pio\[0\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|fpga_led_pio[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_led_pio\[1\] GND " "Pin \"fpga_led_pio\[1\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|fpga_led_pio[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_led_pio\[2\] GND " "Pin \"fpga_led_pio\[2\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|fpga_led_pio[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_led_pio\[3\] GND " "Pin \"fpga_led_pio\[3\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|fpga_led_pio[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_led_pio\[4\] GND " "Pin \"fpga_led_pio\[4\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|fpga_led_pio[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_led_pio\[5\] GND " "Pin \"fpga_led_pio\[5\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|fpga_led_pio[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_led_pio\[6\] GND " "Pin \"fpga_led_pio\[6\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|fpga_led_pio[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led GND " "Pin \"led\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|led"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Pin \"HEX6\[1\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] VCC " "Pin \"HEX6\[2\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Pin \"HEX6\[5\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570586565345 "|relogio|HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1570586565345 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1570586565433 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570586565919 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570586565919 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "23 " "Design contains 23 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570586565971 "|relogio|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_controll\[1\] " "No output dependent on input pin \"sw_controll\[1\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570586565971 "|relogio|sw_controll[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_controll\[2\] " "No output dependent on input pin \"sw_controll\[2\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570586565971 "|relogio|sw_controll[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_controll\[3\] " "No output dependent on input pin \"sw_controll\[3\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570586565971 "|relogio|sw_controll[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_controll\[4\] " "No output dependent on input pin \"sw_controll\[4\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570586565971 "|relogio|sw_controll[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_controll\[5\] " "No output dependent on input pin \"sw_controll\[5\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570586565971 "|relogio|sw_controll[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570586565971 "|relogio|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570586565971 "|relogio|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570586565971 "|relogio|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570586565971 "|relogio|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570586565971 "|relogio|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570586565971 "|relogio|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570586565971 "|relogio|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570586565971 "|relogio|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570586565971 "|relogio|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570586565971 "|relogio|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570586565971 "|relogio|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570586565971 "|relogio|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570586565971 "|relogio|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570586565971 "|relogio|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570586565971 "|relogio|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570586565971 "|relogio|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_controll\[0\] " "No output dependent on input pin \"sw_controll\[0\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570586565971 "|relogio|sw_controll[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1570586565971 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "434 " "Implemented 434 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Implemented 30 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570586565971 ""} { "Info" "ICUT_CUT_TM_OPINS" "90 " "Implemented 90 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570586565971 ""} { "Info" "ICUT_CUT_TM_LCELLS" "314 " "Implemented 314 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570586565971 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570586565971 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 128 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 128 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "994 " "Peak virtual memory: 994 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570586565980 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct  8 23:02:45 2019 " "Processing ended: Tue Oct  8 23:02:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570586565980 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570586565980 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570586565980 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570586565980 ""}
