# Benchmark "control_merge" written by ABC on Sun Jul 13 14:40:29 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins_valid[0] ins_valid[1] ins_valid[2] ins_valid[3] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] outs[0] \
 outs[1] outs_valid index[0] index[1] index[2] index_valid

.latch        n56 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n61 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n66 control.tehb.dataReg[0]  0
.latch        n71 control.tehb.dataReg[1]  0
.latch        n76 control.tehb.dataReg[2]  0
.latch        n81 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n47
01 1
.names control.tehb.control.fullReg new_n47 ins_ready[1]
01 1
.names ins_valid[0] new_n47 new_n49
00 1
.names ins_valid[2] new_n49 new_n50
11 1
.names control.tehb.control.fullReg new_n50 ins_ready[2]
01 1
.names ins_valid[3] new_n49 new_n52
11 1
.names new_n50 new_n52 new_n53
01 1
.names control.tehb.control.fullReg new_n53 ins_ready[3]
01 1
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n55
11 1
.names new_n47 new_n53 new_n56_1
00 1
.names control.tehb.control.fullReg new_n56_1 new_n57
00 1
.names new_n55 new_n57 index[0]
00 0
.names ins[0] index[0] new_n59
10 1
.names ins[2] index[0] new_n60
11 1
.names new_n59 new_n60 new_n61_1
00 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg new_n62
11 1
.names new_n50 new_n53 new_n63
00 1
.names control.tehb.control.fullReg new_n63 new_n64
00 1
.names new_n62 new_n64 index[1]
00 0
.names new_n61_1 index[1] new_n66_1
00 1
.names ins[4] index[0] new_n67
10 1
.names ins[6] index[0] new_n68
11 1
.names new_n67 new_n68 new_n69
00 1
.names index[1] new_n69 new_n70
10 1
.names new_n66_1 new_n70 new_n71_1
00 1
.names control.tehb.dataReg[2] control.tehb.control.fullReg index[2]
11 1
.names new_n71_1 index[2] outs[0]
00 1
.names ins[1] index[0] new_n74
10 1
.names ins[3] index[0] new_n75
11 1
.names new_n74 new_n75 new_n76_1
00 1
.names index[1] new_n76_1 new_n77
00 1
.names ins[5] index[0] new_n78
10 1
.names ins[7] index[0] new_n79
11 1
.names new_n78 new_n79 new_n80
00 1
.names index[1] new_n80 new_n81_1
10 1
.names new_n77 new_n81_1 new_n82
00 1
.names index[2] new_n82 outs[1]
00 1
.names new_n49 new_n63 new_n84
11 1
.names control.tehb.control.fullReg new_n84 new_n85
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n85 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n85 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n88
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n89
01 1
.names new_n88 new_n89 new_n90
00 1
.names rst new_n90 new_n91
00 1
.names new_n85 new_n91 n81
01 1
.names new_n88 n81 n56
01 0
.names new_n89 n81 n61
01 0
.names control.tehb.control.fullReg new_n90 new_n95
00 1
.names new_n84 new_n95 new_n96
01 1
.names control.tehb.dataReg[0] new_n96 new_n97
10 1
.names new_n56_1 new_n96 new_n98
01 1
.names new_n97 new_n98 new_n99
00 1
.names rst new_n99 n66
00 1
.names control.tehb.dataReg[1] new_n96 new_n101
10 1
.names new_n63 new_n96 new_n102
01 1
.names new_n101 new_n102 new_n103
00 1
.names rst new_n103 n71
00 1
.names rst control.tehb.dataReg[2] new_n105
01 1
.names new_n96 new_n105 n76
01 1
.end
