// Generated by CIRCT firtool-1.61.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module Frontend(
  input         clock,
                reset,
                auto_icache_master_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_icache_master_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_icache_master_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_icache_master_out_a_bits_user_amba_prot_readalloc,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_icache_master_out_a_bits_user_amba_prot_writealloc,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_icache_master_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_icache_master_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_icache_master_out_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_icache_master_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_icache_master_out_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_icache_master_out_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_icache_master_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_icache_master_out_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                io_cpu_might_request,	// src/main/scala/rocket/Frontend.scala:81:14
                io_cpu_req_valid,	// src/main/scala/rocket/Frontend.scala:81:14
  input  [31:0] io_cpu_req_bits_pc,	// src/main/scala/rocket/Frontend.scala:81:14
  input         io_cpu_req_bits_speculative,	// src/main/scala/rocket/Frontend.scala:81:14
                io_cpu_sfence_valid,	// src/main/scala/rocket/Frontend.scala:81:14
                io_cpu_resp_ready,	// src/main/scala/rocket/Frontend.scala:81:14
  output        io_cpu_resp_valid,	// src/main/scala/rocket/Frontend.scala:81:14
  output [1:0]  io_cpu_resp_bits_btb_cfiType,	// src/main/scala/rocket/Frontend.scala:81:14
  output        io_cpu_resp_bits_btb_taken,	// src/main/scala/rocket/Frontend.scala:81:14
  output [1:0]  io_cpu_resp_bits_btb_mask,	// src/main/scala/rocket/Frontend.scala:81:14
  output        io_cpu_resp_bits_btb_bridx,	// src/main/scala/rocket/Frontend.scala:81:14
  output [31:0] io_cpu_resp_bits_btb_target,	// src/main/scala/rocket/Frontend.scala:81:14
  output        io_cpu_resp_bits_btb_entry,	// src/main/scala/rocket/Frontend.scala:81:14
  output [7:0]  io_cpu_resp_bits_btb_bht_history,	// src/main/scala/rocket/Frontend.scala:81:14
  output        io_cpu_resp_bits_btb_bht_value,	// src/main/scala/rocket/Frontend.scala:81:14
  output [31:0] io_cpu_resp_bits_pc,	// src/main/scala/rocket/Frontend.scala:81:14
                io_cpu_resp_bits_data,	// src/main/scala/rocket/Frontend.scala:81:14
  output [1:0]  io_cpu_resp_bits_mask,	// src/main/scala/rocket/Frontend.scala:81:14
  output        io_cpu_resp_bits_xcpt_pf_inst,	// src/main/scala/rocket/Frontend.scala:81:14
                io_cpu_resp_bits_xcpt_gf_inst,	// src/main/scala/rocket/Frontend.scala:81:14
                io_cpu_resp_bits_xcpt_ae_inst,	// src/main/scala/rocket/Frontend.scala:81:14
                io_cpu_resp_bits_replay,	// src/main/scala/rocket/Frontend.scala:81:14
                io_cpu_gpa_valid,	// src/main/scala/rocket/Frontend.scala:81:14
  output [31:0] io_cpu_gpa_bits,	// src/main/scala/rocket/Frontend.scala:81:14
  input         io_cpu_btb_update_valid,	// src/main/scala/rocket/Frontend.scala:81:14
                io_cpu_bht_update_valid,	// src/main/scala/rocket/Frontend.scala:81:14
                io_cpu_flush_icache,	// src/main/scala/rocket/Frontend.scala:81:14
                io_cpu_progress,	// src/main/scala/rocket/Frontend.scala:81:14
  output        io_ptw_req_bits_valid,	// src/main/scala/rocket/Frontend.scala:81:14
  output [19:0] io_ptw_req_bits_bits_addr,	// src/main/scala/rocket/Frontend.scala:81:14
  output        io_ptw_req_bits_bits_need_gpa,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_req_bits_bits_vstage1,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_req_bits_bits_stage2,	// src/main/scala/rocket/Frontend.scala:81:14
  input         io_ptw_resp_bits_ae_ptw,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_resp_bits_ae_final,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_resp_bits_pf,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_resp_bits_gf,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_resp_bits_hr,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_resp_bits_hw,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_resp_bits_hx,	// src/main/scala/rocket/Frontend.scala:81:14
  input  [43:0] io_ptw_resp_bits_pte_ppn,	// src/main/scala/rocket/Frontend.scala:81:14
  input         io_ptw_resp_bits_pte_d,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_resp_bits_pte_a,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_resp_bits_pte_g,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_resp_bits_pte_u,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_resp_bits_pte_x,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_resp_bits_pte_w,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_resp_bits_pte_r,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_resp_bits_pte_v,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_resp_bits_gpa_is_pte,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_status_debug,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_0_cfg_l,	// src/main/scala/rocket/Frontend.scala:81:14
  input  [1:0]  io_ptw_pmp_0_cfg_a,	// src/main/scala/rocket/Frontend.scala:81:14
  input         io_ptw_pmp_0_cfg_x,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_0_cfg_w,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_0_cfg_r,	// src/main/scala/rocket/Frontend.scala:81:14
  input  [29:0] io_ptw_pmp_0_addr,	// src/main/scala/rocket/Frontend.scala:81:14
  input  [31:0] io_ptw_pmp_0_mask,	// src/main/scala/rocket/Frontend.scala:81:14
  input         io_ptw_pmp_1_cfg_l,	// src/main/scala/rocket/Frontend.scala:81:14
  input  [1:0]  io_ptw_pmp_1_cfg_a,	// src/main/scala/rocket/Frontend.scala:81:14
  input         io_ptw_pmp_1_cfg_x,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_1_cfg_w,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_1_cfg_r,	// src/main/scala/rocket/Frontend.scala:81:14
  input  [29:0] io_ptw_pmp_1_addr,	// src/main/scala/rocket/Frontend.scala:81:14
  input  [31:0] io_ptw_pmp_1_mask,	// src/main/scala/rocket/Frontend.scala:81:14
  input         io_ptw_pmp_2_cfg_l,	// src/main/scala/rocket/Frontend.scala:81:14
  input  [1:0]  io_ptw_pmp_2_cfg_a,	// src/main/scala/rocket/Frontend.scala:81:14
  input         io_ptw_pmp_2_cfg_x,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_2_cfg_w,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_2_cfg_r,	// src/main/scala/rocket/Frontend.scala:81:14
  input  [29:0] io_ptw_pmp_2_addr,	// src/main/scala/rocket/Frontend.scala:81:14
  input  [31:0] io_ptw_pmp_2_mask,	// src/main/scala/rocket/Frontend.scala:81:14
  input         io_ptw_pmp_3_cfg_l,	// src/main/scala/rocket/Frontend.scala:81:14
  input  [1:0]  io_ptw_pmp_3_cfg_a,	// src/main/scala/rocket/Frontend.scala:81:14
  input         io_ptw_pmp_3_cfg_x,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_3_cfg_w,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_3_cfg_r,	// src/main/scala/rocket/Frontend.scala:81:14
  input  [29:0] io_ptw_pmp_3_addr,	// src/main/scala/rocket/Frontend.scala:81:14
  input  [31:0] io_ptw_pmp_3_mask,	// src/main/scala/rocket/Frontend.scala:81:14
  input         io_ptw_pmp_4_cfg_l,	// src/main/scala/rocket/Frontend.scala:81:14
  input  [1:0]  io_ptw_pmp_4_cfg_a,	// src/main/scala/rocket/Frontend.scala:81:14
  input         io_ptw_pmp_4_cfg_x,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_4_cfg_w,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_4_cfg_r,	// src/main/scala/rocket/Frontend.scala:81:14
  input  [29:0] io_ptw_pmp_4_addr,	// src/main/scala/rocket/Frontend.scala:81:14
  input  [31:0] io_ptw_pmp_4_mask,	// src/main/scala/rocket/Frontend.scala:81:14
  input         io_ptw_pmp_5_cfg_l,	// src/main/scala/rocket/Frontend.scala:81:14
  input  [1:0]  io_ptw_pmp_5_cfg_a,	// src/main/scala/rocket/Frontend.scala:81:14
  input         io_ptw_pmp_5_cfg_x,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_5_cfg_w,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_5_cfg_r,	// src/main/scala/rocket/Frontend.scala:81:14
  input  [29:0] io_ptw_pmp_5_addr,	// src/main/scala/rocket/Frontend.scala:81:14
  input  [31:0] io_ptw_pmp_5_mask,	// src/main/scala/rocket/Frontend.scala:81:14
  input         io_ptw_pmp_6_cfg_l,	// src/main/scala/rocket/Frontend.scala:81:14
  input  [1:0]  io_ptw_pmp_6_cfg_a,	// src/main/scala/rocket/Frontend.scala:81:14
  input         io_ptw_pmp_6_cfg_x,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_6_cfg_w,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_6_cfg_r,	// src/main/scala/rocket/Frontend.scala:81:14
  input  [29:0] io_ptw_pmp_6_addr,	// src/main/scala/rocket/Frontend.scala:81:14
  input  [31:0] io_ptw_pmp_6_mask,	// src/main/scala/rocket/Frontend.scala:81:14
  input         io_ptw_pmp_7_cfg_l,	// src/main/scala/rocket/Frontend.scala:81:14
  input  [1:0]  io_ptw_pmp_7_cfg_a,	// src/main/scala/rocket/Frontend.scala:81:14
  input         io_ptw_pmp_7_cfg_x,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_7_cfg_w,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_7_cfg_r,	// src/main/scala/rocket/Frontend.scala:81:14
  input  [29:0] io_ptw_pmp_7_addr,	// src/main/scala/rocket/Frontend.scala:81:14
  input  [31:0] io_ptw_pmp_7_mask,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_customCSRs_csrs_0_value	// src/main/scala/rocket/Frontend.scala:81:14
);

  wire        _fq_io_enq_valid_T_6;	// src/main/scala/rocket/Frontend.scala:180:52
  wire [31:0] _tlb_io_resp_paddr;	// src/main/scala/rocket/Frontend.scala:101:19
  wire [31:0] _tlb_io_resp_gpa;	// src/main/scala/rocket/Frontend.scala:101:19
  wire        _tlb_io_resp_pf_ld;	// src/main/scala/rocket/Frontend.scala:101:19
  wire        _tlb_io_resp_pf_inst;	// src/main/scala/rocket/Frontend.scala:101:19
  wire        _tlb_io_resp_ae_ld;	// src/main/scala/rocket/Frontend.scala:101:19
  wire        _tlb_io_resp_ae_inst;	// src/main/scala/rocket/Frontend.scala:101:19
  wire        _tlb_io_resp_ma_ld;	// src/main/scala/rocket/Frontend.scala:101:19
  wire        _tlb_io_resp_cacheable;	// src/main/scala/rocket/Frontend.scala:101:19
  wire        _tlb_io_resp_prefetchable;	// src/main/scala/rocket/Frontend.scala:101:19
  wire        _fq_io_enq_ready;	// src/main/scala/rocket/Frontend.scala:87:64
  wire [4:0]  _fq_io_mask;	// src/main/scala/rocket/Frontend.scala:87:64
  wire        _icache_io_resp_valid;	// src/main/scala/rocket/Frontend.scala:66:26
  wire [31:0] _icache_io_resp_bits_data;	// src/main/scala/rocket/Frontend.scala:66:26
  wire        _icache_io_resp_bits_ae;	// src/main/scala/rocket/Frontend.scala:66:26
  wire        s2_redirect = io_cpu_req_valid;	// src/main/scala/rocket/Frontend.scala:141:32
  wire        s2_btb_taken = 1'h0;	// src/main/scala/rocket/Frontend.scala:66:26, :81:14, :87:64, :101:19, :116:40, :127:36, :153:24, :180:112, :350:16, :351:{24,48}, :352:23, :353:11
  wire        predicted_taken = 1'h0;	// src/main/scala/rocket/Frontend.scala:66:26, :81:14, :87:64, :101:19, :116:40, :127:36, :153:24, :180:112, :350:16, :351:{24,48}, :352:23, :353:11
  wire        clock_en = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/Frontend.scala:66:26, :90:31, :180:137
  wire [31:0] resetVectorSinkNodeIn = 32'h10040;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/rocket/Frontend.scala:377:27
  reg         s1_valid;	// src/main/scala/rocket/Frontend.scala:103:21
  reg         s2_valid;	// src/main/scala/rocket/Frontend.scala:104:25
  wire        s0_fq_has_space =
    ~(_fq_io_mask[2]) | ~(_fq_io_mask[3]) & (~s1_valid | ~s2_valid) | ~(_fq_io_mask[4])
    & ~s1_valid & ~s2_valid;	// src/main/scala/rocket/Frontend.scala:87:64, :103:21, :104:25, :106:{5,16}, :107:{6,17,41,45,55,58,70}, :108:{6,17,41}
  wire        s0_valid = io_cpu_req_valid | s0_fq_has_space;	// src/main/scala/rocket/Frontend.scala:107:70, :109:35
  reg  [31:0] s1_pc;	// src/main/scala/rocket/Frontend.scala:111:18
  reg         s1_speculative;	// src/main/scala/rocket/Frontend.scala:112:27
  reg  [31:0] s2_pc;	// src/main/scala/rocket/Frontend.scala:113:22
  reg  [31:0] s2_tlb_resp_paddr;	// src/main/scala/rocket/Frontend.scala:117:24
  reg  [31:0] s2_tlb_resp_gpa;	// src/main/scala/rocket/Frontend.scala:117:24
  reg         s2_tlb_resp_pf_ld;	// src/main/scala/rocket/Frontend.scala:117:24
  reg         s2_tlb_resp_pf_inst;	// src/main/scala/rocket/Frontend.scala:117:24
  reg         s2_tlb_resp_ae_ld;	// src/main/scala/rocket/Frontend.scala:117:24
  reg         s2_tlb_resp_ae_inst;	// src/main/scala/rocket/Frontend.scala:117:24
  reg         s2_tlb_resp_ma_ld;	// src/main/scala/rocket/Frontend.scala:117:24
  reg         s2_tlb_resp_cacheable;	// src/main/scala/rocket/Frontend.scala:117:24
  reg         s2_tlb_resp_prefetchable;	// src/main/scala/rocket/Frontend.scala:117:24
  wire        s2_xcpt = s2_tlb_resp_ae_inst | s2_tlb_resp_pf_inst;	// src/main/scala/rocket/Frontend.scala:117:24, :118:{37,60}
  reg         s2_speculative;	// src/main/scala/rocket/Frontend.scala:119:31
  wire [31:0] s1_base_pc = {s1_pc[31:2], 2'h0};	// src/main/scala/rocket/Frontend.scala:111:18, :115:29, :124:{20,29}
  wire [31:0] ntpc = s1_base_pc + 32'h4;	// src/main/scala/rocket/Frontend.scala:124:20, :125:25
  wire [31:0] predicted_npc = ntpc;	// src/main/scala/rocket/Frontend.scala:125:25, :126:34
  reg         s2_replay_REG;	// src/main/scala/rocket/Frontend.scala:130:56
  wire        s2_replay =
    s2_valid & ~(_fq_io_enq_ready & _fq_io_enq_valid_T_6) | s2_replay_REG;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/Frontend.scala:87:64, :104:25, :129:23, :130:{26,29,46,56}, :180:52
  wire [31:0] npc = s2_replay ? s2_pc : predicted_npc;	// src/main/scala/rocket/Frontend.scala:113:22, :126:34, :129:23, :131:16
  wire        s0_speculative = s1_speculative | s2_valid & ~s2_speculative;	// src/main/scala/rocket/Frontend.scala:104:25, :112:27, :119:31, :137:{41,53,56,72}
  reg  [1:0]  recent_progress_counter;	// src/main/scala/rocket/Frontend.scala:151:40
  wire        recent_progress = |recent_progress_counter;	// src/main/scala/rocket/Frontend.scala:151:40, :152:49
  wire        s2_kill_speculative_tlb_refill = s2_speculative & ~recent_progress;	// src/main/scala/rocket/Frontend.scala:119:31, :152:49, :156:{55,58}
  wire        s2_can_speculatively_refill =
    s2_tlb_resp_cacheable & ~(io_ptw_customCSRs_csrs_0_value[3]);	// src/main/scala/rocket/Frontend.scala:117:24, :175:{59,62}, src/main/scala/tile/CustomCSRs.scala:46:69
  wire        _icache_io_s2_kill_T_2 =
    s2_speculative & ~s2_can_speculatively_refill | s2_xcpt;	// src/main/scala/rocket/Frontend.scala:118:60, :119:31, :175:59, :176:{39,42,71}
  reg         fq_io_enq_valid_REG;	// src/main/scala/rocket/Frontend.scala:180:29
  assign _fq_io_enq_valid_T_6 =
    fq_io_enq_valid_REG & s2_valid & (_icache_io_resp_valid | _icache_io_s2_kill_T_2);	// src/main/scala/rocket/Frontend.scala:66:26, :104:25, :176:71, :180:{29,52,133}
  wire [31:0] _io_cpu_npc_T_3 =
    {io_cpu_req_valid ? io_cpu_req_bits_pc[31:1] : npc[31:1], 1'h0};	// src/main/scala/rocket/Frontend.scala:66:26, :81:14, :87:64, :101:19, :116:40, :127:36, :131:16, :153:24, :180:112, :182:28, :350:16, :351:{24,48}, :352:23, :353:11, :377:33
  wire [2:0]  _fq_io_enq_bits_mask_T_1 = 3'h3 << s2_pc[1];	// src/main/scala/rocket/Frontend.scala:113:22, :185:50, src/main/scala/util/package.scala:163:13
  `ifndef SYNTHESIS	// src/main/scala/rocket/Frontend.scala:92:9
    always @(posedge clock) begin	// src/main/scala/rocket/Frontend.scala:92:9
      if (~reset
          & ~(~(io_cpu_req_valid | io_cpu_sfence_valid | io_cpu_flush_icache
                | io_cpu_bht_update_valid | io_cpu_btb_update_valid)
              | io_cpu_might_request)) begin	// src/main/scala/rocket/Frontend.scala:92:{9,10,102,130}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/rocket/Frontend.scala:92:9
          $error("Assertion failed\n    at Frontend.scala:92 assert(!(io.cpu.req.valid || io.cpu.sfence.valid || io.cpu.flush_icache || io.cpu.bht_update.valid || io.cpu.btb_update.valid) || io.cpu.might_request)\n");	// src/main/scala/rocket/Frontend.scala:92:9
        if (`STOP_COND_)	// src/main/scala/rocket/Frontend.scala:92:9
          $fatal;	// src/main/scala/rocket/Frontend.scala:92:9
      end
      if (~reset & s2_speculative & io_ptw_customCSRs_csrs_0_value[3]
          & ~_icache_io_s2_kill_T_2) begin	// src/main/scala/rocket/Frontend.scala:92:9, :119:31, :176:71, :190:{9,113}, src/main/scala/tile/CustomCSRs.scala:46:69
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/rocket/Frontend.scala:190:9
          $error("Assertion failed\n    at Frontend.scala:190 assert(!(s2_speculative && io.ptw.customCSRs.asInstanceOf[RocketCustomCSRs].disableSpeculativeICacheRefill && !icache.io.s2_kill))\n");	// src/main/scala/rocket/Frontend.scala:190:9
        if (`STOP_COND_)	// src/main/scala/rocket/Frontend.scala:190:9
          $fatal;	// src/main/scala/rocket/Frontend.scala:190:9
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  reg         gpa_valid;	// src/main/scala/rocket/Frontend.scala:349:22
  reg  [31:0] gpa;	// src/main/scala/rocket/Frontend.scala:350:16
  always @(posedge clock) begin
    s1_valid <= s0_valid;	// src/main/scala/rocket/Frontend.scala:103:21, :109:35
    s1_pc <= _io_cpu_npc_T_3;	// src/main/scala/rocket/Frontend.scala:111:18, :377:33
    if (io_cpu_req_valid)	// src/main/scala/rocket/Frontend.scala:81:14
      s1_speculative <= io_cpu_req_bits_speculative;	// src/main/scala/rocket/Frontend.scala:112:27
    else if (s2_replay)	// src/main/scala/rocket/Frontend.scala:129:23
      s1_speculative <= s2_speculative;	// src/main/scala/rocket/Frontend.scala:112:27, :119:31
    else	// src/main/scala/rocket/Frontend.scala:129:23
      s1_speculative <= s0_speculative;	// src/main/scala/rocket/Frontend.scala:112:27, :137:72
    if (s2_replay) begin	// src/main/scala/rocket/Frontend.scala:129:23
    end
    else begin	// src/main/scala/rocket/Frontend.scala:129:23
      s2_tlb_resp_paddr <= _tlb_io_resp_paddr;	// src/main/scala/rocket/Frontend.scala:101:19, :117:24
      s2_tlb_resp_gpa <= _tlb_io_resp_gpa;	// src/main/scala/rocket/Frontend.scala:101:19, :117:24
      s2_tlb_resp_pf_ld <= _tlb_io_resp_pf_ld;	// src/main/scala/rocket/Frontend.scala:101:19, :117:24
      s2_tlb_resp_pf_inst <= _tlb_io_resp_pf_inst;	// src/main/scala/rocket/Frontend.scala:101:19, :117:24
      s2_tlb_resp_ae_ld <= _tlb_io_resp_ae_ld;	// src/main/scala/rocket/Frontend.scala:101:19, :117:24
      s2_tlb_resp_ae_inst <= _tlb_io_resp_ae_inst;	// src/main/scala/rocket/Frontend.scala:101:19, :117:24
      s2_tlb_resp_ma_ld <= _tlb_io_resp_ma_ld;	// src/main/scala/rocket/Frontend.scala:101:19, :117:24
      s2_tlb_resp_cacheable <= _tlb_io_resp_cacheable;	// src/main/scala/rocket/Frontend.scala:101:19, :117:24
      s2_tlb_resp_prefetchable <= _tlb_io_resp_prefetchable;	// src/main/scala/rocket/Frontend.scala:101:19, :117:24
    end
    fq_io_enq_valid_REG <= s1_valid;	// src/main/scala/rocket/Frontend.scala:103:21, :180:29
    if (reset) begin
      s2_valid <= 1'h0;	// src/main/scala/rocket/Frontend.scala:66:26, :81:14, :87:64, :101:19, :104:25, :116:40, :127:36, :153:24, :180:112, :350:16, :351:{24,48}, :352:23, :353:11
      s2_pc <= 32'h10040;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/rocket/Frontend.scala:113:22, :377:27
      s2_speculative <= 1'h0;	// src/main/scala/rocket/Frontend.scala:66:26, :81:14, :87:64, :101:19, :116:40, :119:31, :127:36, :153:24, :180:112, :350:16, :351:{24,48}, :352:23, :353:11
      s2_replay_REG <= 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/Frontend.scala:66:26, :90:31, :130:56, :180:137
      recent_progress_counter <= 2'h3;	// src/main/scala/rocket/Frontend.scala:124:29, :151:40
    end
    else begin
      s2_valid <= ~s2_replay & ~s2_redirect;	// src/main/scala/rocket/Frontend.scala:104:25, :129:23, :141:32, :142:12, :143:{9,21}, :144:{14,17}
      if (s2_replay) begin	// src/main/scala/rocket/Frontend.scala:129:23
      end
      else begin	// src/main/scala/rocket/Frontend.scala:129:23
        s2_pc <= s1_pc;	// src/main/scala/rocket/Frontend.scala:111:18, :113:22
        s2_speculative <= s1_speculative;	// src/main/scala/rocket/Frontend.scala:112:27, :119:31
      end
      s2_replay_REG <= s2_replay & ~s0_valid;	// src/main/scala/rocket/Frontend.scala:109:35, :129:23, :130:{56,67,70}
      if (io_cpu_progress)	// src/main/scala/rocket/Frontend.scala:81:14
        recent_progress_counter <= 2'h3;	// src/main/scala/rocket/Frontend.scala:124:29, :151:40
    end
    if (io_cpu_req_valid)
      gpa_valid <= 1'h0;	// src/main/scala/rocket/Frontend.scala:66:26, :81:14, :87:64, :101:19, :116:40, :127:36, :153:24, :180:112, :349:22, :350:16, :351:{24,48}, :352:23, :353:11
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:7];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [3:0] i = 4'h0; i < 4'h8; i += 4'h1) begin
          _RANDOM[i[2:0]] = `RANDOM;
        end
        s1_valid = _RANDOM[3'h0][1];	// src/main/scala/rocket/Frontend.scala:103:21
        s2_valid = _RANDOM[3'h0][2];	// src/main/scala/rocket/Frontend.scala:103:21, :104:25
        s1_pc = {_RANDOM[3'h0][31:3], _RANDOM[3'h1][2:0]};	// src/main/scala/rocket/Frontend.scala:103:21, :111:18
        s1_speculative = _RANDOM[3'h1][3];	// src/main/scala/rocket/Frontend.scala:111:18, :112:27
        s2_pc = {_RANDOM[3'h1][31:4], _RANDOM[3'h2][3:0]};	// src/main/scala/rocket/Frontend.scala:111:18, :113:22
        s2_tlb_resp_paddr = {_RANDOM[3'h3][31:21], _RANDOM[3'h4][20:0]};	// src/main/scala/rocket/Frontend.scala:117:24
        s2_tlb_resp_gpa = {_RANDOM[3'h4][31:21], _RANDOM[3'h5][20:0]};	// src/main/scala/rocket/Frontend.scala:117:24
        s2_tlb_resp_pf_ld = _RANDOM[3'h5][22];	// src/main/scala/rocket/Frontend.scala:117:24
        s2_tlb_resp_pf_inst = _RANDOM[3'h5][24];	// src/main/scala/rocket/Frontend.scala:117:24
        s2_tlb_resp_ae_ld = _RANDOM[3'h5][28];	// src/main/scala/rocket/Frontend.scala:117:24
        s2_tlb_resp_ae_inst = _RANDOM[3'h5][30];	// src/main/scala/rocket/Frontend.scala:117:24
        s2_tlb_resp_ma_ld = _RANDOM[3'h5][31];	// src/main/scala/rocket/Frontend.scala:117:24
        s2_tlb_resp_cacheable = _RANDOM[3'h6][2];	// src/main/scala/rocket/Frontend.scala:117:24
        s2_tlb_resp_prefetchable = _RANDOM[3'h6][4];	// src/main/scala/rocket/Frontend.scala:117:24
        s2_speculative = _RANDOM[3'h6][5];	// src/main/scala/rocket/Frontend.scala:117:24, :119:31
        s2_replay_REG = _RANDOM[3'h6][24];	// src/main/scala/rocket/Frontend.scala:117:24, :130:56
        recent_progress_counter = _RANDOM[3'h6][26:25];	// src/main/scala/rocket/Frontend.scala:117:24, :151:40
        fq_io_enq_valid_REG = _RANDOM[3'h6][27];	// src/main/scala/rocket/Frontend.scala:117:24, :180:29
        gpa_valid = _RANDOM[3'h6][28];	// src/main/scala/rocket/Frontend.scala:117:24, :349:22
        gpa = {_RANDOM[3'h6][31:29], _RANDOM[3'h7][28:0]};	// src/main/scala/rocket/Frontend.scala:117:24, :350:16
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ICache icache (	// src/main/scala/rocket/Frontend.scala:66:26
    .clock                                            (clock),
    .reset                                            (reset),
    .auto_master_out_a_ready                          (auto_icache_master_out_a_ready),
    .auto_master_out_a_valid                          (auto_icache_master_out_a_valid),
    .auto_master_out_a_bits_address
      (auto_icache_master_out_a_bits_address),
    .auto_master_out_a_bits_user_amba_prot_readalloc
      (auto_icache_master_out_a_bits_user_amba_prot_readalloc),
    .auto_master_out_a_bits_user_amba_prot_writealloc
      (auto_icache_master_out_a_bits_user_amba_prot_writealloc),
    .auto_master_out_d_valid                          (auto_icache_master_out_d_valid),
    .auto_master_out_d_bits_opcode
      (auto_icache_master_out_d_bits_opcode),
    .auto_master_out_d_bits_param
      (auto_icache_master_out_d_bits_param),
    .auto_master_out_d_bits_size
      (auto_icache_master_out_d_bits_size),
    .auto_master_out_d_bits_sink
      (auto_icache_master_out_d_bits_sink),
    .auto_master_out_d_bits_denied
      (auto_icache_master_out_d_bits_denied),
    .auto_master_out_d_bits_data
      (auto_icache_master_out_d_bits_data),
    .auto_master_out_d_bits_corrupt
      (auto_icache_master_out_d_bits_corrupt),
    .io_req_valid                                     (s0_valid),	// src/main/scala/rocket/Frontend.scala:109:35
    .io_req_bits_addr                                 (_io_cpu_npc_T_3),	// src/main/scala/rocket/Frontend.scala:377:33
    .io_s1_paddr                                      (_tlb_io_resp_paddr),	// src/main/scala/rocket/Frontend.scala:101:19
    .io_s2_vaddr                                      (s2_pc),	// src/main/scala/rocket/Frontend.scala:113:22
    .io_s1_kill                                       (s2_redirect | s2_replay),	// src/main/scala/rocket/Frontend.scala:129:23, :141:32, :174:56
    .io_s2_kill                                       (_icache_io_s2_kill_T_2),	// src/main/scala/rocket/Frontend.scala:176:71
    .io_s2_cacheable                                  (s2_tlb_resp_cacheable),	// src/main/scala/rocket/Frontend.scala:117:24
    .io_resp_valid                                    (_icache_io_resp_valid),
    .io_resp_bits_data                                (_icache_io_resp_bits_data),
    .io_resp_bits_ae                                  (_icache_io_resp_bits_ae),
    .io_invalidate                                    (io_cpu_flush_icache)
  );
  ShiftQueue fq (	// src/main/scala/rocket/Frontend.scala:87:64
    .clock                       (clock),
    .reset                       (reset | io_cpu_req_valid),	// src/main/scala/rocket/Frontend.scala:87:35
    .io_enq_ready                (_fq_io_enq_ready),
    .io_enq_valid                (_fq_io_enq_valid_T_6),	// src/main/scala/rocket/Frontend.scala:180:52
    .io_enq_bits_btb_cfiType     (2'h0),	// src/main/scala/rocket/Frontend.scala:115:29
    .io_enq_bits_btb_mask        (2'h0),	// src/main/scala/rocket/Frontend.scala:115:29
    .io_enq_bits_btb_bridx       (1'h0),	// src/main/scala/rocket/Frontend.scala:66:26, :81:14, :87:64, :101:19, :116:40, :127:36, :153:24, :180:112, :350:16, :351:{24,48}, :352:23, :353:11
    .io_enq_bits_btb_target      (32'h0),	// src/main/scala/rocket/Frontend.scala:115:29
    .io_enq_bits_btb_entry       (1'h0),	// src/main/scala/rocket/Frontend.scala:66:26, :81:14, :87:64, :101:19, :116:40, :127:36, :153:24, :180:112, :350:16, :351:{24,48}, :352:23, :353:11
    .io_enq_bits_btb_bht_history (8'h0),	// src/main/scala/rocket/Frontend.scala:115:29
    .io_enq_bits_btb_bht_value   (1'h0),	// src/main/scala/rocket/Frontend.scala:66:26, :81:14, :87:64, :101:19, :116:40, :127:36, :153:24, :180:112, :350:16, :351:{24,48}, :352:23, :353:11
    .io_enq_bits_pc              (s2_pc),	// src/main/scala/rocket/Frontend.scala:113:22
    .io_enq_bits_data            (_icache_io_resp_bits_data),	// src/main/scala/rocket/Frontend.scala:66:26
    .io_enq_bits_mask            (_fq_io_enq_bits_mask_T_1[1:0]),	// src/main/scala/rocket/Frontend.scala:185:{23,50}
    .io_enq_bits_xcpt_pf_inst    (s2_tlb_resp_pf_inst),	// src/main/scala/rocket/Frontend.scala:117:24
    .io_enq_bits_xcpt_ae_inst
      (_icache_io_resp_valid & _icache_io_resp_bits_ae | s2_tlb_resp_ae_inst),	// src/main/scala/rocket/Frontend.scala:66:26, :117:24, :189:23, :191:{30,57,87}
    .io_enq_bits_replay
      (_icache_io_s2_kill_T_2 & ~_icache_io_resp_valid & ~s2_xcpt),	// src/main/scala/rocket/Frontend.scala:66:26, :118:60, :176:71, :186:{80,102,105}
    .io_deq_ready                (io_cpu_resp_ready),
    .io_deq_valid                (io_cpu_resp_valid),
    .io_deq_bits_btb_cfiType     (io_cpu_resp_bits_btb_cfiType),
    .io_deq_bits_btb_taken       (io_cpu_resp_bits_btb_taken),
    .io_deq_bits_btb_mask        (io_cpu_resp_bits_btb_mask),
    .io_deq_bits_btb_bridx       (io_cpu_resp_bits_btb_bridx),
    .io_deq_bits_btb_target      (io_cpu_resp_bits_btb_target),
    .io_deq_bits_btb_entry       (io_cpu_resp_bits_btb_entry),
    .io_deq_bits_btb_bht_history (io_cpu_resp_bits_btb_bht_history),
    .io_deq_bits_btb_bht_value   (io_cpu_resp_bits_btb_bht_value),
    .io_deq_bits_pc              (io_cpu_resp_bits_pc),
    .io_deq_bits_data            (io_cpu_resp_bits_data),
    .io_deq_bits_mask            (io_cpu_resp_bits_mask),
    .io_deq_bits_xcpt_pf_inst    (io_cpu_resp_bits_xcpt_pf_inst),
    .io_deq_bits_xcpt_gf_inst    (io_cpu_resp_bits_xcpt_gf_inst),
    .io_deq_bits_xcpt_ae_inst    (io_cpu_resp_bits_xcpt_ae_inst),
    .io_deq_bits_replay          (io_cpu_resp_bits_replay),
    .io_mask                     (_fq_io_mask)
  );
  TLB_1 tlb (	// src/main/scala/rocket/Frontend.scala:101:19
    .io_req_bits_vaddr             (s1_pc),	// src/main/scala/rocket/Frontend.scala:111:18
    .io_resp_paddr                 (_tlb_io_resp_paddr),
    .io_resp_gpa                   (_tlb_io_resp_gpa),
    .io_resp_pf_ld                 (_tlb_io_resp_pf_ld),
    .io_resp_pf_inst               (_tlb_io_resp_pf_inst),
    .io_resp_ae_ld                 (_tlb_io_resp_ae_ld),
    .io_resp_ae_inst               (_tlb_io_resp_ae_inst),
    .io_resp_ma_ld                 (_tlb_io_resp_ma_ld),
    .io_resp_cacheable             (_tlb_io_resp_cacheable),
    .io_resp_prefetchable          (_tlb_io_resp_prefetchable),
    .io_sfence_valid               (io_cpu_sfence_valid),
    .io_ptw_req_bits_valid         (io_ptw_req_bits_valid),
    .io_ptw_req_bits_bits_addr     (io_ptw_req_bits_bits_addr),
    .io_ptw_req_bits_bits_need_gpa (io_ptw_req_bits_bits_need_gpa),
    .io_ptw_req_bits_bits_vstage1  (io_ptw_req_bits_bits_vstage1),
    .io_ptw_req_bits_bits_stage2   (io_ptw_req_bits_bits_stage2),
    .io_ptw_resp_bits_ae_ptw       (io_ptw_resp_bits_ae_ptw),
    .io_ptw_resp_bits_ae_final     (io_ptw_resp_bits_ae_final),
    .io_ptw_resp_bits_pf           (io_ptw_resp_bits_pf),
    .io_ptw_resp_bits_gf           (io_ptw_resp_bits_gf),
    .io_ptw_resp_bits_hr           (io_ptw_resp_bits_hr),
    .io_ptw_resp_bits_hw           (io_ptw_resp_bits_hw),
    .io_ptw_resp_bits_hx           (io_ptw_resp_bits_hx),
    .io_ptw_resp_bits_pte_ppn      (io_ptw_resp_bits_pte_ppn),
    .io_ptw_resp_bits_pte_d        (io_ptw_resp_bits_pte_d),
    .io_ptw_resp_bits_pte_a        (io_ptw_resp_bits_pte_a),
    .io_ptw_resp_bits_pte_g        (io_ptw_resp_bits_pte_g),
    .io_ptw_resp_bits_pte_u        (io_ptw_resp_bits_pte_u),
    .io_ptw_resp_bits_pte_x        (io_ptw_resp_bits_pte_x),
    .io_ptw_resp_bits_pte_w        (io_ptw_resp_bits_pte_w),
    .io_ptw_resp_bits_pte_r        (io_ptw_resp_bits_pte_r),
    .io_ptw_resp_bits_pte_v        (io_ptw_resp_bits_pte_v),
    .io_ptw_resp_bits_gpa_is_pte   (io_ptw_resp_bits_gpa_is_pte),
    .io_ptw_status_debug           (io_ptw_status_debug),
    .io_ptw_pmp_0_cfg_l            (io_ptw_pmp_0_cfg_l),
    .io_ptw_pmp_0_cfg_a            (io_ptw_pmp_0_cfg_a),
    .io_ptw_pmp_0_cfg_x            (io_ptw_pmp_0_cfg_x),
    .io_ptw_pmp_0_cfg_w            (io_ptw_pmp_0_cfg_w),
    .io_ptw_pmp_0_cfg_r            (io_ptw_pmp_0_cfg_r),
    .io_ptw_pmp_0_addr             (io_ptw_pmp_0_addr),
    .io_ptw_pmp_0_mask             (io_ptw_pmp_0_mask),
    .io_ptw_pmp_1_cfg_l            (io_ptw_pmp_1_cfg_l),
    .io_ptw_pmp_1_cfg_a            (io_ptw_pmp_1_cfg_a),
    .io_ptw_pmp_1_cfg_x            (io_ptw_pmp_1_cfg_x),
    .io_ptw_pmp_1_cfg_w            (io_ptw_pmp_1_cfg_w),
    .io_ptw_pmp_1_cfg_r            (io_ptw_pmp_1_cfg_r),
    .io_ptw_pmp_1_addr             (io_ptw_pmp_1_addr),
    .io_ptw_pmp_1_mask             (io_ptw_pmp_1_mask),
    .io_ptw_pmp_2_cfg_l            (io_ptw_pmp_2_cfg_l),
    .io_ptw_pmp_2_cfg_a            (io_ptw_pmp_2_cfg_a),
    .io_ptw_pmp_2_cfg_x            (io_ptw_pmp_2_cfg_x),
    .io_ptw_pmp_2_cfg_w            (io_ptw_pmp_2_cfg_w),
    .io_ptw_pmp_2_cfg_r            (io_ptw_pmp_2_cfg_r),
    .io_ptw_pmp_2_addr             (io_ptw_pmp_2_addr),
    .io_ptw_pmp_2_mask             (io_ptw_pmp_2_mask),
    .io_ptw_pmp_3_cfg_l            (io_ptw_pmp_3_cfg_l),
    .io_ptw_pmp_3_cfg_a            (io_ptw_pmp_3_cfg_a),
    .io_ptw_pmp_3_cfg_x            (io_ptw_pmp_3_cfg_x),
    .io_ptw_pmp_3_cfg_w            (io_ptw_pmp_3_cfg_w),
    .io_ptw_pmp_3_cfg_r            (io_ptw_pmp_3_cfg_r),
    .io_ptw_pmp_3_addr             (io_ptw_pmp_3_addr),
    .io_ptw_pmp_3_mask             (io_ptw_pmp_3_mask),
    .io_ptw_pmp_4_cfg_l            (io_ptw_pmp_4_cfg_l),
    .io_ptw_pmp_4_cfg_a            (io_ptw_pmp_4_cfg_a),
    .io_ptw_pmp_4_cfg_x            (io_ptw_pmp_4_cfg_x),
    .io_ptw_pmp_4_cfg_w            (io_ptw_pmp_4_cfg_w),
    .io_ptw_pmp_4_cfg_r            (io_ptw_pmp_4_cfg_r),
    .io_ptw_pmp_4_addr             (io_ptw_pmp_4_addr),
    .io_ptw_pmp_4_mask             (io_ptw_pmp_4_mask),
    .io_ptw_pmp_5_cfg_l            (io_ptw_pmp_5_cfg_l),
    .io_ptw_pmp_5_cfg_a            (io_ptw_pmp_5_cfg_a),
    .io_ptw_pmp_5_cfg_x            (io_ptw_pmp_5_cfg_x),
    .io_ptw_pmp_5_cfg_w            (io_ptw_pmp_5_cfg_w),
    .io_ptw_pmp_5_cfg_r            (io_ptw_pmp_5_cfg_r),
    .io_ptw_pmp_5_addr             (io_ptw_pmp_5_addr),
    .io_ptw_pmp_5_mask             (io_ptw_pmp_5_mask),
    .io_ptw_pmp_6_cfg_l            (io_ptw_pmp_6_cfg_l),
    .io_ptw_pmp_6_cfg_a            (io_ptw_pmp_6_cfg_a),
    .io_ptw_pmp_6_cfg_x            (io_ptw_pmp_6_cfg_x),
    .io_ptw_pmp_6_cfg_w            (io_ptw_pmp_6_cfg_w),
    .io_ptw_pmp_6_cfg_r            (io_ptw_pmp_6_cfg_r),
    .io_ptw_pmp_6_addr             (io_ptw_pmp_6_addr),
    .io_ptw_pmp_6_mask             (io_ptw_pmp_6_mask),
    .io_ptw_pmp_7_cfg_l            (io_ptw_pmp_7_cfg_l),
    .io_ptw_pmp_7_cfg_a            (io_ptw_pmp_7_cfg_a),
    .io_ptw_pmp_7_cfg_x            (io_ptw_pmp_7_cfg_x),
    .io_ptw_pmp_7_cfg_w            (io_ptw_pmp_7_cfg_w),
    .io_ptw_pmp_7_cfg_r            (io_ptw_pmp_7_cfg_r),
    .io_ptw_pmp_7_addr             (io_ptw_pmp_7_addr),
    .io_ptw_pmp_7_mask             (io_ptw_pmp_7_mask),
    .io_kill                       (~s2_valid | s2_kill_speculative_tlb_refill)	// src/main/scala/rocket/Frontend.scala:104:25, :107:58, :156:55, :167:28
  );
  assign io_cpu_gpa_valid = gpa_valid;	// src/main/scala/rocket/Frontend.scala:349:22
  assign io_cpu_gpa_bits = gpa;	// src/main/scala/rocket/Frontend.scala:350:16
endmodule

