============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.10-p002_1
  Generated on:           Jul 05 2024  11:38:26 am
  Module:                 sdrc_bank_fsm
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Timing
--------

Clock  Period 
--------------
clk   10000.0 


  Cost    Critical         Violating 
 Group   Path Slack  TNS     Paths   
-------------------------------------
clk          6720.6   0.0          0 
default    No paths   0.0            
-------------------------------------
Total                 0.0          0 

Instance Count
--------------
Leaf Instance Count             320 
Physical Instance count           0 
Sequential Instance Count        80 
Combinational Instance Count    240 
Hierarchical Instance Count       0 

Area
----
Cell Area                          843.372
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    843.372
Net Area                           0.000
Total Area (Cell+Physical+Net)     843.372

Max Fanout                         80 (clk)
Min Fanout                         0 (timer0_tc_r[1])
Average Fanout                     2.3
Terms to net ratio                 2.9740
Terms to instance ratio            3.5781
Runtime                            33.774273 seconds
Elapsed Runtime                    46 seconds
Genus peak memory usage            1247.10 
Innovus peak memory usage          no_value 
Hostname                           vlsicadclient09
