Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue Dec  5 19:18:27 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.214ns  (required time - arrival time)
  Source:                 rast/y_iter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rast/z_buffer0/BRAM_reg_0_11/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.375ns  (logic 3.906ns (52.965%)  route 3.469ns (47.035%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 11.405 - 13.468 ) 
    Source Clock Delay      (SCD):    -1.388ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.024    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.083 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.284    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.188 r  mhdmicw/clkout1_buf/O
                         net (fo=223, unplaced)       0.800    -1.388    rast/clk_pixel
                         FDRE                                         r  rast/y_iter_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.932 r  rast/y_iter_reg[1]/Q
                         net (fo=10, unplaced)        0.709    -0.223    rast/z_buffer1/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     0.604 r  rast/z_buffer1/write_addr_reg[10]_i_5/CO[3]
                         net (fo=1, unplaced)         0.009     0.613    rast/z_buffer1/write_addr_reg[10]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     0.961 r  rast/z_buffer1/write_addr_reg[14]_i_3/O[1]
                         net (fo=2, unplaced)         0.323     1.284    rast/z_buffer1_n_25
                         LUT2 (Prop_lut2_I0_O)        0.306     1.590 r  rast/write_addr[10]_i_6/O
                         net (fo=1, unplaced)         0.000     1.590    rast/z_buffer1/write_addr_reg[10][3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.991 r  rast/z_buffer1/write_addr_reg[10]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     2.000    rast/z_buffer1/write_addr_reg[10]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     2.235 r  rast/z_buffer1/write_addr_reg[14]_i_2/O[0]
                         net (fo=1, unplaced)         0.983     3.218    rast/z_buffer1/write_addr1[10]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.697     3.915 r  rast/z_buffer1/write_addr_reg[10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.915    rast/z_buffer1/write_addr_reg[10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     4.244 r  rast/z_buffer1/write_addr_reg[14]_i_1/O[3]
                         net (fo=3, unplaced)         0.636     4.880    rast/z_buffer0/write_addr0[11]
                         LUT3 (Prop_lut3_I0_O)        0.307     5.187 r  rast/z_buffer0/BRAM_reg_0_9_i_4/O
                         net (fo=8, unplaced)         0.800     5.987    rast/z_buffer0/read_addr0[14]
                         RAMB36E1                                     r  rast/z_buffer0/BRAM_reg_0_11/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    15.277    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     9.899 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    10.659    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    10.750 r  mhdmicw/clkout1_buf/O
                         net (fo=223, unplaced)       0.655    11.405    rast/z_buffer0/clk_pixel
                         RAMB36E1                                     r  rast/z_buffer0/BRAM_reg_0_11/CLKBWRCLK
                         clock pessimism              0.530    11.935    
                         clock uncertainty           -0.168    11.767    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    11.201    rast/z_buffer0/BRAM_reg_0_11
  -------------------------------------------------------------------
                         required time                         11.201    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                  5.214    




