// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1777\sampleModel1777_3_sub\Mysubsystem_38.v
// Created: 2024-06-10 13:12:53
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_38
// Source Path: sampleModel1777_3_sub/Subsystem/Mysubsystem_38
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_38
          (In2,
           In4,
           Out1);


  input   [7:0] In2;  // uint8
  input   [7:0] In4;  // uint8
  output  [15:0] Out1;  // uint16


  wire [15:0] cfblk64_out1;  // uint16


  DotProduct u_cfblk64_inst (.in1(In2),  // uint8
                             .in2(In4),  // uint8
                             .out1(cfblk64_out1)  // uint16
                             );

  assign Out1 = cfblk64_out1;

endmodule  // Mysubsystem_38

