Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 15 12:12:44 2020
| Host         : Gordoncrew-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file calc_lab10_timing_summary_routed.rpt -pb calc_lab10_timing_summary_routed.pb -rpx calc_lab10_timing_summary_routed.rpx -warn_on_violation
| Design       : calc_lab10
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.454        0.000                      0                   16        0.513        0.000                      0                   16        4.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.454        0.000                      0                   16        0.513        0.000                      0                   16        4.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.513ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.454ns  (required time - arrival time)
  Source:                 calc_unit/r1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.412ns  (logic 2.632ns (41.050%)  route 3.780ns (58.950%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.633     5.154    calc_unit/r1/CLK
    SLICE_X1Y13          FDCE                                         r  calc_unit/r1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  calc_unit/r1/Q_reg[1]/Q
                         net (fo=18, routed)          1.092     6.703    calc_unit/r1/Q[1]
    SLICE_X0Y13          LUT6 (Prop_lut6_I1_O)        0.124     6.827 r  calc_unit/r1/i___0_carry__0_i_2/O
                         net (fo=2, routed)           0.482     7.309    calc_unit/r1/Q_reg[2]_0[1]
    SLICE_X1Y14          LUT6 (Prop_lut6_I0_O)        0.124     7.433 r  calc_unit/r1/i___0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.433    calc_unit/nolabel_line27/out0_inferred__1/i___35_carry_1[1]
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.013 r  calc_unit/nolabel_line27/out0_inferred__1/i___0_carry__0/O[2]
                         net (fo=3, routed)           0.700     8.713    calc_unit/nolabel_line27/out0_inferred__1/i___0_carry__0_n_5
    SLICE_X1Y16          LUT4 (Prop_lut4_I1_O)        0.302     9.015 r  calc_unit/nolabel_line27/i___35_carry_i_2/O
                         net (fo=1, routed)           0.000     9.015    calc_unit/nolabel_line27/i___35_carry_i_2_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.416 r  calc_unit/nolabel_line27/out0_inferred__1/i___35_carry/CO[3]
                         net (fo=1, routed)           0.000     9.416    calc_unit/nolabel_line27/out0_inferred__1/i___35_carry_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.638 r  calc_unit/nolabel_line27/out0_inferred__1/i___35_carry__0/O[0]
                         net (fo=1, routed)           0.444    10.082    calc_unit/nolabel_line27/out0_inferred__1/i___35_carry__0_n_7
    SLICE_X3Y15          LUT6 (Prop_lut6_I1_O)        0.299    10.381 r  calc_unit/nolabel_line27/Q[7]_i_2/O
                         net (fo=1, routed)           0.433    10.814    calc_unit/nolabel_line27/Q[7]_i_2_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I0_O)        0.124    10.938 r  calc_unit/nolabel_line27/Q[7]_i_1/O
                         net (fo=2, routed)           0.628    11.566    calc_unit/r2/D[7]
    SLICE_X5Y14          FDCE                                         r  calc_unit/r2/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.512    14.853    calc_unit/r2/CLK
    SLICE_X5Y14          FDCE                                         r  calc_unit/r2/Q_reg[7]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X5Y14          FDCE (Setup_fdce_C_D)       -0.058    15.020    calc_unit/r2/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -11.566    
  -------------------------------------------------------------------
                         slack                                  3.454    

Slack (MET) :             3.709ns  (required time - arrival time)
  Source:                 calc_unit/r1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.133ns  (logic 2.632ns (42.917%)  route 3.501ns (57.083%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.633     5.154    calc_unit/r1/CLK
    SLICE_X1Y13          FDCE                                         r  calc_unit/r1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  calc_unit/r1/Q_reg[1]/Q
                         net (fo=18, routed)          1.092     6.703    calc_unit/r1/Q[1]
    SLICE_X0Y13          LUT6 (Prop_lut6_I1_O)        0.124     6.827 r  calc_unit/r1/i___0_carry__0_i_2/O
                         net (fo=2, routed)           0.482     7.309    calc_unit/r1/Q_reg[2]_0[1]
    SLICE_X1Y14          LUT6 (Prop_lut6_I0_O)        0.124     7.433 r  calc_unit/r1/i___0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.433    calc_unit/nolabel_line27/out0_inferred__1/i___35_carry_1[1]
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.013 r  calc_unit/nolabel_line27/out0_inferred__1/i___0_carry__0/O[2]
                         net (fo=3, routed)           0.700     8.713    calc_unit/nolabel_line27/out0_inferred__1/i___0_carry__0_n_5
    SLICE_X1Y16          LUT4 (Prop_lut4_I1_O)        0.302     9.015 r  calc_unit/nolabel_line27/i___35_carry_i_2/O
                         net (fo=1, routed)           0.000     9.015    calc_unit/nolabel_line27/i___35_carry_i_2_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.416 r  calc_unit/nolabel_line27/out0_inferred__1/i___35_carry/CO[3]
                         net (fo=1, routed)           0.000     9.416    calc_unit/nolabel_line27/out0_inferred__1/i___35_carry_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.638 r  calc_unit/nolabel_line27/out0_inferred__1/i___35_carry__0/O[0]
                         net (fo=1, routed)           0.444    10.082    calc_unit/nolabel_line27/out0_inferred__1/i___35_carry__0_n_7
    SLICE_X3Y15          LUT6 (Prop_lut6_I1_O)        0.299    10.381 r  calc_unit/nolabel_line27/Q[7]_i_2/O
                         net (fo=1, routed)           0.433    10.814    calc_unit/nolabel_line27/Q[7]_i_2_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I0_O)        0.124    10.938 r  calc_unit/nolabel_line27/Q[7]_i_1/O
                         net (fo=2, routed)           0.349    11.287    calc_unit/r2/D[7]
    SLICE_X5Y15          FDCE                                         r  calc_unit/r2/Q_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.511    14.852    calc_unit/r2/CLK
    SLICE_X5Y15          FDCE                                         r  calc_unit/r2/Q_reg[7]_lopt_replica/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X5Y15          FDCE (Setup_fdce_C_D)       -0.081    14.996    calc_unit/r2/Q_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                         -11.287    
  -------------------------------------------------------------------
                         slack                                  3.709    

Slack (MET) :             3.779ns  (required time - arrival time)
  Source:                 calc_unit/r1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.040ns  (logic 2.175ns (36.010%)  route 3.865ns (63.990%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.633     5.154    calc_unit/r1/CLK
    SLICE_X1Y13          FDCE                                         r  calc_unit/r1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  calc_unit/r1/Q_reg[1]/Q
                         net (fo=18, routed)          0.651     6.262    calc_unit/r1/Q[1]
    SLICE_X2Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.386 r  calc_unit/r1/i___0_carry_i_2/O
                         net (fo=1, routed)           0.514     6.899    calc_unit/nolabel_line27/DI[1]
    SLICE_X1Y13          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     7.337 r  calc_unit/nolabel_line27/out0_inferred__1/i___0_carry/O[3]
                         net (fo=3, routed)           0.746     8.084    calc_unit/nolabel_line27/out0_inferred__1/i___0_carry_n_4
    SLICE_X1Y16          LUT2 (Prop_lut2_I0_O)        0.306     8.390 r  calc_unit/nolabel_line27/i___35_carry_i_5/O
                         net (fo=1, routed)           0.000     8.390    calc_unit/nolabel_line27/i___35_carry_i_5_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.814 r  calc_unit/nolabel_line27/out0_inferred__1/i___35_carry/O[1]
                         net (fo=1, routed)           0.460     9.274    calc_unit/nolabel_line27/out0_inferred__1/i___35_carry_n_6
    SLICE_X4Y15          LUT6 (Prop_lut6_I3_O)        0.303     9.577 r  calc_unit/nolabel_line27/Q[4]_i_2/O
                         net (fo=1, routed)           0.669    10.246    calc_unit/r1/Q_reg[4]_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I5_O)        0.124    10.370 r  calc_unit/r1/Q[4]_i_1/O
                         net (fo=2, routed)           0.825    11.194    calc_unit/r2/D[4]
    SLICE_X4Y14          FDCE                                         r  calc_unit/r2/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.512    14.853    calc_unit/r2/CLK
    SLICE_X4Y14          FDCE                                         r  calc_unit/r2/Q_reg[4]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y14          FDCE (Setup_fdce_C_D)       -0.105    14.973    calc_unit/r2/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                         -11.194    
  -------------------------------------------------------------------
                         slack                                  3.779    

Slack (MET) :             3.842ns  (required time - arrival time)
  Source:                 calc_unit/r1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.000ns  (logic 2.264ns (37.732%)  route 3.736ns (62.268%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.633     5.154    calc_unit/r1/CLK
    SLICE_X1Y13          FDCE                                         r  calc_unit/r1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  calc_unit/r1/Q_reg[1]/Q
                         net (fo=18, routed)          1.092     6.703    calc_unit/r1/Q[1]
    SLICE_X0Y13          LUT6 (Prop_lut6_I1_O)        0.124     6.827 r  calc_unit/r1/i___0_carry__0_i_2/O
                         net (fo=2, routed)           0.482     7.309    calc_unit/r1/Q_reg[2]_0[1]
    SLICE_X1Y14          LUT6 (Prop_lut6_I0_O)        0.124     7.433 r  calc_unit/r1/i___0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.433    calc_unit/nolabel_line27/out0_inferred__1/i___35_carry_1[1]
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.013 r  calc_unit/nolabel_line27/out0_inferred__1/i___0_carry__0/O[2]
                         net (fo=3, routed)           0.700     8.713    calc_unit/nolabel_line27/out0_inferred__1/i___0_carry__0_n_5
    SLICE_X1Y16          LUT4 (Prop_lut4_I1_O)        0.302     9.015 r  calc_unit/nolabel_line27/i___35_carry_i_2/O
                         net (fo=1, routed)           0.000     9.015    calc_unit/nolabel_line27/i___35_carry_i_2_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     9.263 r  calc_unit/nolabel_line27/out0_inferred__1/i___35_carry/O[3]
                         net (fo=1, routed)           0.728     9.991    calc_unit/nolabel_line27/out0_inferred__1/i___35_carry_n_4
    SLICE_X5Y14          LUT6 (Prop_lut6_I3_O)        0.306    10.297 r  calc_unit/nolabel_line27/Q[6]_i_2/O
                         net (fo=1, routed)           0.154    10.451    calc_unit/r1/Q_reg[6]_1
    SLICE_X5Y14          LUT6 (Prop_lut6_I5_O)        0.124    10.575 r  calc_unit/r1/Q[6]_i_1/O
                         net (fo=2, routed)           0.580    11.154    calc_unit/r2/D[6]
    SLICE_X5Y14          FDCE                                         r  calc_unit/r2/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.512    14.853    calc_unit/r2/CLK
    SLICE_X5Y14          FDCE                                         r  calc_unit/r2/Q_reg[6]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X5Y14          FDCE (Setup_fdce_C_D)       -0.081    14.997    calc_unit/r2/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -11.154    
  -------------------------------------------------------------------
                         slack                                  3.842    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 calc_unit/r1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.811ns  (logic 2.264ns (38.961%)  route 3.547ns (61.039%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.633     5.154    calc_unit/r1/CLK
    SLICE_X1Y13          FDCE                                         r  calc_unit/r1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  calc_unit/r1/Q_reg[1]/Q
                         net (fo=18, routed)          1.092     6.703    calc_unit/r1/Q[1]
    SLICE_X0Y13          LUT6 (Prop_lut6_I1_O)        0.124     6.827 r  calc_unit/r1/i___0_carry__0_i_2/O
                         net (fo=2, routed)           0.482     7.309    calc_unit/r1/Q_reg[2]_0[1]
    SLICE_X1Y14          LUT6 (Prop_lut6_I0_O)        0.124     7.433 r  calc_unit/r1/i___0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.433    calc_unit/nolabel_line27/out0_inferred__1/i___35_carry_1[1]
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.013 r  calc_unit/nolabel_line27/out0_inferred__1/i___0_carry__0/O[2]
                         net (fo=3, routed)           0.700     8.713    calc_unit/nolabel_line27/out0_inferred__1/i___0_carry__0_n_5
    SLICE_X1Y16          LUT4 (Prop_lut4_I1_O)        0.302     9.015 r  calc_unit/nolabel_line27/i___35_carry_i_2/O
                         net (fo=1, routed)           0.000     9.015    calc_unit/nolabel_line27/i___35_carry_i_2_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     9.263 r  calc_unit/nolabel_line27/out0_inferred__1/i___35_carry/O[3]
                         net (fo=1, routed)           0.728     9.991    calc_unit/nolabel_line27/out0_inferred__1/i___35_carry_n_4
    SLICE_X5Y14          LUT6 (Prop_lut6_I3_O)        0.306    10.297 r  calc_unit/nolabel_line27/Q[6]_i_2/O
                         net (fo=1, routed)           0.154    10.451    calc_unit/r1/Q_reg[6]_1
    SLICE_X5Y14          LUT6 (Prop_lut6_I5_O)        0.124    10.575 r  calc_unit/r1/Q[6]_i_1/O
                         net (fo=2, routed)           0.390    10.965    calc_unit/r2/D[6]
    SLICE_X5Y14          FDCE                                         r  calc_unit/r2/Q_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.512    14.853    calc_unit/r2/CLK
    SLICE_X5Y14          FDCE                                         r  calc_unit/r2/Q_reg[6]_lopt_replica/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X5Y14          FDCE (Setup_fdce_C_D)       -0.061    15.017    calc_unit/r2/Q_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -10.965    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.095ns  (required time - arrival time)
  Source:                 calc_unit/r1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 2.175ns (37.694%)  route 3.595ns (62.306%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.633     5.154    calc_unit/r1/CLK
    SLICE_X1Y13          FDCE                                         r  calc_unit/r1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  calc_unit/r1/Q_reg[1]/Q
                         net (fo=18, routed)          0.651     6.262    calc_unit/r1/Q[1]
    SLICE_X2Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.386 r  calc_unit/r1/i___0_carry_i_2/O
                         net (fo=1, routed)           0.514     6.899    calc_unit/nolabel_line27/DI[1]
    SLICE_X1Y13          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     7.337 r  calc_unit/nolabel_line27/out0_inferred__1/i___0_carry/O[3]
                         net (fo=3, routed)           0.746     8.084    calc_unit/nolabel_line27/out0_inferred__1/i___0_carry_n_4
    SLICE_X1Y16          LUT2 (Prop_lut2_I0_O)        0.306     8.390 r  calc_unit/nolabel_line27/i___35_carry_i_5/O
                         net (fo=1, routed)           0.000     8.390    calc_unit/nolabel_line27/i___35_carry_i_5_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.814 r  calc_unit/nolabel_line27/out0_inferred__1/i___35_carry/O[1]
                         net (fo=1, routed)           0.460     9.274    calc_unit/nolabel_line27/out0_inferred__1/i___35_carry_n_6
    SLICE_X4Y15          LUT6 (Prop_lut6_I3_O)        0.303     9.577 r  calc_unit/nolabel_line27/Q[4]_i_2/O
                         net (fo=1, routed)           0.669    10.246    calc_unit/r1/Q_reg[4]_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I5_O)        0.124    10.370 r  calc_unit/r1/Q[4]_i_1/O
                         net (fo=2, routed)           0.555    10.924    calc_unit/r2/D[4]
    SLICE_X4Y15          FDCE                                         r  calc_unit/r2/Q_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.511    14.852    calc_unit/r2/CLK
    SLICE_X4Y15          FDCE                                         r  calc_unit/r2/Q_reg[4]_lopt_replica/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X4Y15          FDCE (Setup_fdce_C_D)       -0.058    15.019    calc_unit/r2/Q_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -10.924    
  -------------------------------------------------------------------
                         slack                                  4.095    

Slack (MET) :             4.261ns  (required time - arrival time)
  Source:                 calc_unit/r1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 2.297ns (41.052%)  route 3.298ns (58.948%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.633     5.154    calc_unit/r1/CLK
    SLICE_X1Y13          FDCE                                         r  calc_unit/r1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  calc_unit/r1/Q_reg[1]/Q
                         net (fo=18, routed)          0.651     6.262    calc_unit/r1/Q[1]
    SLICE_X2Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.386 r  calc_unit/r1/i___0_carry_i_2/O
                         net (fo=1, routed)           0.514     6.899    calc_unit/nolabel_line27/DI[1]
    SLICE_X1Y13          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     7.337 r  calc_unit/nolabel_line27/out0_inferred__1/i___0_carry/O[3]
                         net (fo=3, routed)           0.746     8.084    calc_unit/nolabel_line27/out0_inferred__1/i___0_carry_n_4
    SLICE_X1Y16          LUT2 (Prop_lut2_I0_O)        0.306     8.390 r  calc_unit/nolabel_line27/i___35_carry_i_5/O
                         net (fo=1, routed)           0.000     8.390    calc_unit/nolabel_line27/i___35_carry_i_5_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.937 r  calc_unit/nolabel_line27/out0_inferred__1/i___35_carry/O[2]
                         net (fo=1, routed)           0.573     9.510    calc_unit/nolabel_line27/out0_inferred__1/i___35_carry_n_5
    SLICE_X4Y15          LUT6 (Prop_lut6_I3_O)        0.302     9.812 r  calc_unit/nolabel_line27/Q[5]_i_2/O
                         net (fo=1, routed)           0.161     9.973    calc_unit/r1/Q_reg[5]_2
    SLICE_X4Y15          LUT6 (Prop_lut6_I5_O)        0.124    10.097 r  calc_unit/r1/Q[5]_i_1/O
                         net (fo=2, routed)           0.652    10.750    calc_unit/r2/D[5]
    SLICE_X5Y14          FDCE                                         r  calc_unit/r2/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.512    14.853    calc_unit/r2/CLK
    SLICE_X5Y14          FDCE                                         r  calc_unit/r2/Q_reg[5]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X5Y14          FDCE (Setup_fdce_C_D)       -0.067    15.011    calc_unit/r2/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                         -10.750    
  -------------------------------------------------------------------
                         slack                                  4.261    

Slack (MET) :             4.400ns  (required time - arrival time)
  Source:                 calc_unit/r1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.456ns  (logic 2.297ns (42.104%)  route 3.159ns (57.896%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.633     5.154    calc_unit/r1/CLK
    SLICE_X1Y13          FDCE                                         r  calc_unit/r1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  calc_unit/r1/Q_reg[1]/Q
                         net (fo=18, routed)          0.651     6.262    calc_unit/r1/Q[1]
    SLICE_X2Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.386 r  calc_unit/r1/i___0_carry_i_2/O
                         net (fo=1, routed)           0.514     6.899    calc_unit/nolabel_line27/DI[1]
    SLICE_X1Y13          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     7.337 r  calc_unit/nolabel_line27/out0_inferred__1/i___0_carry/O[3]
                         net (fo=3, routed)           0.746     8.084    calc_unit/nolabel_line27/out0_inferred__1/i___0_carry_n_4
    SLICE_X1Y16          LUT2 (Prop_lut2_I0_O)        0.306     8.390 r  calc_unit/nolabel_line27/i___35_carry_i_5/O
                         net (fo=1, routed)           0.000     8.390    calc_unit/nolabel_line27/i___35_carry_i_5_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.937 r  calc_unit/nolabel_line27/out0_inferred__1/i___35_carry/O[2]
                         net (fo=1, routed)           0.573     9.510    calc_unit/nolabel_line27/out0_inferred__1/i___35_carry_n_5
    SLICE_X4Y15          LUT6 (Prop_lut6_I3_O)        0.302     9.812 r  calc_unit/nolabel_line27/Q[5]_i_2/O
                         net (fo=1, routed)           0.161     9.973    calc_unit/r1/Q_reg[5]_2
    SLICE_X4Y15          LUT6 (Prop_lut6_I5_O)        0.124    10.097 r  calc_unit/r1/Q[5]_i_1/O
                         net (fo=2, routed)           0.512    10.610    calc_unit/r2/D[5]
    SLICE_X5Y15          FDCE                                         r  calc_unit/r2/Q_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.511    14.852    calc_unit/r2/CLK
    SLICE_X5Y15          FDCE                                         r  calc_unit/r2/Q_reg[5]_lopt_replica/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X5Y15          FDCE (Setup_fdce_C_D)       -0.067    15.010    calc_unit/r2/Q_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                         -10.610    
  -------------------------------------------------------------------
                         slack                                  4.400    

Slack (MET) :             5.199ns  (required time - arrival time)
  Source:                 calc_unit/r1/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.656ns  (logic 1.586ns (34.065%)  route 3.070ns (65.935%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.633     5.154    calc_unit/r1/CLK
    SLICE_X0Y14          FDCE                                         r  calc_unit/r1/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  calc_unit/r1/Q_reg[0]/Q
                         net (fo=17, routed)          0.894     6.505    calc_unit/r1/Q[0]
    SLICE_X1Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.629 r  calc_unit/r1/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.629    calc_unit/nolabel_line27/Q[0]_i_3_0[1]
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.209 r  calc_unit/nolabel_line27/out0_inferred__1/i___0_carry/O[2]
                         net (fo=1, routed)           0.956     8.164    calc_unit/nolabel_line27/out0_inferred__1/i___0_carry_n_5
    SLICE_X3Y14          LUT6 (Prop_lut6_I3_O)        0.302     8.466 r  calc_unit/nolabel_line27/Q[2]_i_2/O
                         net (fo=1, routed)           0.544     9.010    calc_unit/r1/Q_reg[2]_2
    SLICE_X3Y15          LUT6 (Prop_lut6_I5_O)        0.124     9.134 r  calc_unit/r1/Q[2]_i_1/O
                         net (fo=2, routed)           0.676     9.810    calc_unit/r2/D[2]
    SLICE_X4Y16          FDCE                                         r  calc_unit/r2/Q_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.510    14.851    calc_unit/r2/CLK
    SLICE_X4Y16          FDCE                                         r  calc_unit/r2/Q_reg[2]_lopt_replica/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X4Y16          FDCE (Setup_fdce_C_D)       -0.067    15.009    calc_unit/r2/Q_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                  5.199    

Slack (MET) :             5.236ns  (required time - arrival time)
  Source:                 calc_unit/r1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.606ns  (logic 1.448ns (31.440%)  route 3.158ns (68.560%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.633     5.154    calc_unit/r1/CLK
    SLICE_X1Y13          FDCE                                         r  calc_unit/r1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  calc_unit/r1/Q_reg[1]/Q
                         net (fo=18, routed)          0.651     6.262    calc_unit/r1/Q[1]
    SLICE_X2Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.386 r  calc_unit/r1/i___0_carry_i_2/O
                         net (fo=1, routed)           0.514     6.899    calc_unit/nolabel_line27/DI[1]
    SLICE_X1Y13          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     7.337 r  calc_unit/nolabel_line27/out0_inferred__1/i___0_carry/O[3]
                         net (fo=3, routed)           0.948     8.285    calc_unit/nolabel_line27/out0_inferred__1/i___0_carry_n_4
    SLICE_X3Y14          LUT6 (Prop_lut6_I2_O)        0.306     8.591 r  calc_unit/nolabel_line27/Q[3]_i_2/O
                         net (fo=1, routed)           0.294     8.886    calc_unit/r1/Q_reg[3]_3
    SLICE_X3Y15          LUT6 (Prop_lut6_I5_O)        0.124     9.010 r  calc_unit/r1/Q[3]_i_1/O
                         net (fo=2, routed)           0.750     9.760    calc_unit/r2/D[3]
    SLICE_X4Y15          FDCE                                         r  calc_unit/r2/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.511    14.852    calc_unit/r2/CLK
    SLICE_X4Y15          FDCE                                         r  calc_unit/r2/Q_reg[3]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X4Y15          FDCE (Setup_fdce_C_D)       -0.081    14.996    calc_unit/r2/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                          -9.760    
  -------------------------------------------------------------------
                         slack                                  5.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 calc_unit/r1/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.186ns (30.378%)  route 0.426ns (69.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    calc_unit/r1/CLK
    SLICE_X1Y13          FDCE                                         r  calc_unit/r1/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  calc_unit/r1/Q_reg[7]/Q
                         net (fo=5, routed)           0.299     1.914    calc_unit/nolabel_line27/Q[5]
    SLICE_X3Y15          LUT6 (Prop_lut6_I3_O)        0.045     1.959 r  calc_unit/nolabel_line27/Q[7]_i_1/O
                         net (fo=2, routed)           0.127     2.086    calc_unit/r2/D[7]
    SLICE_X5Y15          FDCE                                         r  calc_unit/r2/Q_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.858     1.985    calc_unit/r2/CLK
    SLICE_X5Y15          FDCE                                         r  calc_unit/r2/Q_reg[7]_lopt_replica/C
                         clock pessimism             -0.478     1.507    
    SLICE_X5Y15          FDCE (Hold_fdce_C_D)         0.066     1.573    calc_unit/r2/Q_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 calc_unit/r1/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.186ns (30.165%)  route 0.431ns (69.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    calc_unit/r1/CLK
    SLICE_X0Y14          FDCE                                         r  calc_unit/r1/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  calc_unit/r1/Q_reg[2]/Q
                         net (fo=16, routed)          0.301     1.916    calc_unit/r1/Q[2]
    SLICE_X3Y15          LUT6 (Prop_lut6_I3_O)        0.045     1.961 r  calc_unit/r1/Q[2]_i_1/O
                         net (fo=2, routed)           0.129     2.091    calc_unit/r2/D[2]
    SLICE_X4Y15          FDCE                                         r  calc_unit/r2/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.858     1.985    calc_unit/r2/CLK
    SLICE_X4Y15          FDCE                                         r  calc_unit/r2/Q_reg[2]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X4Y15          FDCE (Hold_fdce_C_D)         0.070     1.577    calc_unit/r2/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 calc_unit/r1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.186ns (27.312%)  route 0.495ns (72.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    calc_unit/r1/CLK
    SLICE_X1Y13          FDCE                                         r  calc_unit/r1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  calc_unit/r1/Q_reg[1]/Q
                         net (fo=18, routed)          0.379     1.994    calc_unit/r1/Q[1]
    SLICE_X5Y14          LUT6 (Prop_lut6_I3_O)        0.045     2.039 r  calc_unit/r1/Q[1]_i_1/O
                         net (fo=2, routed)           0.116     2.155    calc_unit/r2/D[1]
    SLICE_X5Y16          FDCE                                         r  calc_unit/r2/Q_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.857     1.984    calc_unit/r2/CLK
    SLICE_X5Y16          FDCE                                         r  calc_unit/r2/Q_reg[1]_lopt_replica/C
                         clock pessimism             -0.478     1.506    
    SLICE_X5Y16          FDCE (Hold_fdce_C_D)         0.066     1.572    calc_unit/r2/Q_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 calc_unit/r1/Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.186ns (26.955%)  route 0.504ns (73.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    calc_unit/r1/CLK
    SLICE_X0Y15          FDCE                                         r  calc_unit/r1/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  calc_unit/r1/Q_reg[6]/Q
                         net (fo=6, routed)           0.377     1.992    calc_unit/r1/Q[6]
    SLICE_X5Y14          LUT6 (Prop_lut6_I3_O)        0.045     2.037 r  calc_unit/r1/Q[6]_i_1/O
                         net (fo=2, routed)           0.127     2.164    calc_unit/r2/D[6]
    SLICE_X5Y14          FDCE                                         r  calc_unit/r2/Q_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.859     1.986    calc_unit/r2/CLK
    SLICE_X5Y14          FDCE                                         r  calc_unit/r2/Q_reg[6]_lopt_replica/C
                         clock pessimism             -0.478     1.508    
    SLICE_X5Y14          FDCE (Hold_fdce_C_D)         0.070     1.578    calc_unit/r2/Q_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 calc_unit/r1/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.186ns (25.896%)  route 0.532ns (74.104%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    calc_unit/r1/CLK
    SLICE_X1Y13          FDCE                                         r  calc_unit/r1/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  calc_unit/r1/Q_reg[7]/Q
                         net (fo=5, routed)           0.299     1.914    calc_unit/nolabel_line27/Q[5]
    SLICE_X3Y15          LUT6 (Prop_lut6_I3_O)        0.045     1.959 r  calc_unit/nolabel_line27/Q[7]_i_1/O
                         net (fo=2, routed)           0.233     2.192    calc_unit/r2/D[7]
    SLICE_X5Y14          FDCE                                         r  calc_unit/r2/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.859     1.986    calc_unit/r2/CLK
    SLICE_X5Y14          FDCE                                         r  calc_unit/r2/Q_reg[7]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X5Y14          FDCE (Hold_fdce_C_D)         0.072     1.580    calc_unit/r2/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 calc_unit/r1/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.488%)  route 0.544ns (74.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    calc_unit/r1/CLK
    SLICE_X1Y14          FDCE                                         r  calc_unit/r1/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  calc_unit/r1/Q_reg[3]/Q
                         net (fo=10, routed)          0.339     1.954    calc_unit/r1/Q[3]
    SLICE_X3Y15          LUT6 (Prop_lut6_I3_O)        0.045     1.999 r  calc_unit/r1/Q[3]_i_1/O
                         net (fo=2, routed)           0.205     2.204    calc_unit/r2/D[3]
    SLICE_X4Y15          FDCE                                         r  calc_unit/r2/Q_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.858     1.985    calc_unit/r2/CLK
    SLICE_X4Y15          FDCE                                         r  calc_unit/r2/Q_reg[3]_lopt_replica/C
                         clock pessimism             -0.478     1.507    
    SLICE_X4Y15          FDCE (Hold_fdce_C_D)         0.070     1.577    calc_unit/r2/Q_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 calc_unit/r1/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.037%)  route 0.557ns (74.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    calc_unit/r1/CLK
    SLICE_X0Y14          FDCE                                         r  calc_unit/r1/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  calc_unit/r1/Q_reg[2]/Q
                         net (fo=16, routed)          0.301     1.916    calc_unit/r1/Q[2]
    SLICE_X3Y15          LUT6 (Prop_lut6_I3_O)        0.045     1.961 r  calc_unit/r1/Q[2]_i_1/O
                         net (fo=2, routed)           0.256     2.217    calc_unit/r2/D[2]
    SLICE_X4Y16          FDCE                                         r  calc_unit/r2/Q_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.857     1.984    calc_unit/r2/CLK
    SLICE_X4Y16          FDCE                                         r  calc_unit/r2/Q_reg[2]_lopt_replica/C
                         clock pessimism             -0.478     1.506    
    SLICE_X4Y16          FDCE (Hold_fdce_C_D)         0.070     1.576    calc_unit/r2/Q_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 calc_unit/r1/Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.790%)  route 0.564ns (75.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    calc_unit/r1/CLK
    SLICE_X0Y15          FDCE                                         r  calc_unit/r1/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  calc_unit/r1/Q_reg[6]/Q
                         net (fo=6, routed)           0.377     1.992    calc_unit/r1/Q[6]
    SLICE_X5Y14          LUT6 (Prop_lut6_I3_O)        0.045     2.037 r  calc_unit/r1/Q[6]_i_1/O
                         net (fo=2, routed)           0.188     2.224    calc_unit/r2/D[6]
    SLICE_X5Y14          FDCE                                         r  calc_unit/r2/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.859     1.986    calc_unit/r2/CLK
    SLICE_X5Y14          FDCE                                         r  calc_unit/r2/Q_reg[6]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X5Y14          FDCE (Hold_fdce_C_D)         0.066     1.574    calc_unit/r2/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 calc_unit/r1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.186ns (24.294%)  route 0.580ns (75.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    calc_unit/r1/CLK
    SLICE_X1Y13          FDCE                                         r  calc_unit/r1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  calc_unit/r1/Q_reg[1]/Q
                         net (fo=18, routed)          0.379     1.994    calc_unit/r1/Q[1]
    SLICE_X5Y14          LUT6 (Prop_lut6_I3_O)        0.045     2.039 r  calc_unit/r1/Q[1]_i_1/O
                         net (fo=2, routed)           0.201     2.240    calc_unit/r2/D[1]
    SLICE_X5Y16          FDCE                                         r  calc_unit/r2/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.857     1.984    calc_unit/r2/CLK
    SLICE_X5Y16          FDCE                                         r  calc_unit/r2/Q_reg[1]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X5Y16          FDCE (Hold_fdce_C_D)         0.070     1.576    calc_unit/r2/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 calc_unit/r1/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.186ns (23.544%)  route 0.604ns (76.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    calc_unit/r1/CLK
    SLICE_X1Y14          FDCE                                         r  calc_unit/r1/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  calc_unit/r1/Q_reg[3]/Q
                         net (fo=10, routed)          0.339     1.954    calc_unit/r1/Q[3]
    SLICE_X3Y15          LUT6 (Prop_lut6_I3_O)        0.045     1.999 r  calc_unit/r1/Q[3]_i_1/O
                         net (fo=2, routed)           0.265     2.264    calc_unit/r2/D[3]
    SLICE_X4Y15          FDCE                                         r  calc_unit/r2/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.858     1.985    calc_unit/r2/CLK
    SLICE_X4Y15          FDCE                                         r  calc_unit/r2/Q_reg[3]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X4Y15          FDCE (Hold_fdce_C_D)         0.066     1.573    calc_unit/r2/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.691    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    calc_unit/r1/Q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y13    calc_unit/r1/Q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    calc_unit/r1/Q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y14    calc_unit/r1/Q_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    calc_unit/r1/Q_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    calc_unit/r1/Q_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    calc_unit/r1/Q_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y13    calc_unit/r1/Q_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y16    calc_unit/r2/Q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    calc_unit/r1/Q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y13    calc_unit/r1/Q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    calc_unit/r1/Q_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    calc_unit/r1/Q_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    calc_unit/r1/Q_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    calc_unit/r1/Q_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    calc_unit/r1/Q_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y13    calc_unit/r1/Q_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    calc_unit/r2/Q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    calc_unit/r2/Q_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    calc_unit/r1/Q_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    calc_unit/r1/Q_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    calc_unit/r1/Q_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    calc_unit/r2/Q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    calc_unit/r2/Q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    calc_unit/r2/Q_reg[0]_lopt_replica/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y15    calc_unit/r2/Q_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y15    calc_unit/r2/Q_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y15    calc_unit/r2/Q_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    calc_unit/r2/Q_reg[4]/C



