patent_id,patent_date,patent_title,patent_num_times_cited_by_us_patents,cpc_subclass_ids
12431359,2025-09-30,Semiconductor package electrical contacts and related methods,0,H01L
12424522,2025-09-23,"Leadless semiconductor packages, leadframes therefor, and methods of making",0,H01L
12422455,2025-09-23,Temperature resistant contact unit holder receptacle assembly and related methods,0,G01R|H01L
12417999,2025-09-16,Semiconductor packages using package in package systems and related methods,0,H01L
12417957,2025-09-16,Structure and method related to a power module using a hybrid spacer,0,H01L|H05K
12414238,2025-09-09,Substrate structures and methods of manufacture,0,C04B|H01L|H05K
12411534,2025-09-09,Diagnosing power rail over-voltage and under-voltage conditions,0,G01R|G06F
12407954,2025-09-02,Image sensors having high dynamic range pixels,0,H04N
12407948,2025-09-02,Imaging circuitry with high frame rate edge detection,0,H04N
12402264,2025-08-26,Stacked power terminals in a power electronics module,0,H01L|H02M|H05K
12400933,2025-08-26,Jet impingement heatsink for high power semiconductor devices,0,H01L
12399483,2025-08-26,Systems and methods for system optimization and/or failure detection,0,G05B|G06N
12396280,2025-08-19,Anti-flare semiconductor packages and related methods,0,H01L|H10F
12394745,2025-08-19,Semiconductor device including bonding covers,0,H01L
12394692,2025-08-19,Power circuit module,0,H01L|H01R
12393260,2025-08-19,Adaptive voltage scaling with body biasing,0,G06F
12389137,2025-08-12,Image sensors with multiple column output lines per column,0,H04N
12386406,2025-08-12,Power supply system for detecting a rail violation in a multi-rail sequence,0,G06F
12382737,2025-08-05,Metal-oxide-semiconductor capacitor based passive amplifier,0,H03M|H04N|H10F
12381159,2025-08-05,Method and system for fabricating fiducials for processing of semiconductor devices,0,G03F|H01L|H10D
12376333,2025-07-29,Configurable low ohmic power circuits,0,H01L|H10D
12376318,2025-07-29,Semiconductor devices and methods of manufacturing semiconductor devices,0,H01L|H10D
12375829,2025-07-29,Blooming artifact elimination in high dynamic range imaging,0,H04N
12374555,2025-07-29,Die sidewall coatings and related methods,0,H01L
12374554,2025-07-29,Semiconductor packages with die including cavities and related methods,0,H01L
12368670,2025-07-22,Locally unique mac address resolution,0,H04L
12368088,2025-07-22,Jet impingement cooling for high power semiconductor devices,0,H01L
12368085,2025-07-22,Integration of semiconductor device assemblies with thermal dissipation mechanisms,0,H01L
12362266,2025-07-15,Low stress asymmetric dual side module,0,H01L
12355009,2025-07-08,Low stress asymmetric dual side module,0,H01L
12354930,2025-07-08,Module with substrate recess for conductive-bonding component,0,H01L
12354917,2025-07-08,Singulation systems and related methods,0,H01L
12347813,2025-07-01,Semiconductor package and related methods,0,H01L
12347812,2025-07-01,Low stress asymmetric dual side module,0,H01L
12347755,2025-07-01,Low stress asymmetric dual side module,0,H01L
12342090,2025-06-24,Image sensor with hybrid binning,0,H04N
12342088,2025-06-24,Circuitry and methods for mitigating gradient effects in image sensors,0,H04N
12341069,2025-06-24,Backside metal patterning die singulation system and related methods,0,H01L
12341014,2025-06-24,Multi-faced molded semiconductor package and related methods,0,H01L
12334352,2025-06-17,Method and system for etch depth control in III-V semiconductor devices,0,H01L|H10D
12322632,2025-06-03,Substrate alignment systems and related methods,0,H01L
12316990,2025-05-27,Imaging system with time-of-flight sensing,0,G01S|H04N
12316105,2025-05-27,Interference filter and electrostatic discharge / electrical surge protection circuit and device,0,H01L|H02H|H03H|H10D
12315826,2025-05-27,Semiconductor device package assemblies with direct leadframe attachment,0,H01L
12315765,2025-05-27,Backside metal patterning die singulation systems and related methods,0,H01L
12308364,2025-05-20,Power module package for direct cooling multiple power modules,0,H01L|H02M
12308297,2025-05-20,Semiconductor package system and related methods,0,H01L
12300689,2025-05-13,Dual cool power module with stress buffer layer,0,H01L
12300583,2025-05-13,Concealed gate terminal semiconductor packages and related methods,0,H01L
12300558,2025-05-13,Substrates and related methods,0,B32B|H01L
12300548,2025-05-13,Moat coverage with dielectric film for device passivation and singulation,0,H01L|H10D
12294790,2025-05-06,Imaging devices with image transform circuitry for improved motion detection,0,G06T|H04N
12293955,2025-05-06,High power module package structures,0,H01L|H10D
12289556,2025-04-29,Pixel array readout circuitry,0,H04N
12288152,2025-04-29,Neural network weight encoding,0,G06N|G11C
12287747,2025-04-29,Fast device reinitialization on DSI3 bus,0,G06F
12283562,2025-04-22,Clip design and method of controlling clip position,0,H01L
12279061,2025-04-15,"MIPI C-PHY and D-PHY interface with shared driver, equalization, and data path circuitry",0,G06F|H04L|H04N
12278169,2025-04-15,Electronic device packaging with galvanic isolation,0,H01L
12278158,2025-04-15,Leadframe spacer for double-sided power module,1,H01L|H05K
12272747,2025-04-08,Electronic device including a transistor structure,0,H01L|H10D
12272654,2025-04-08,Method and system for fabricating fiducials using selective area growth,0,H01L|H10D
12272615,2025-04-08,Thermal mismatch reduction in semiconductor device modules,0,C04B|H01L
12272572,2025-04-08,Non-planar semiconductor packaging systems and related methods,0,B21D|H01L
12272566,2025-04-08,Defect reduction of semiconductor layers and semiconductor devices by anneal and related methods,0,H01L|H10D
12266590,2025-04-01,Dual side direct cooling semiconductor package,0,H01L|H05K
12262557,2025-03-25,Methods and systems to improve uniformity in power FET arrays,0,H01L|H10D
12261084,2025-03-25,Fan-out wafer level packaging of semiconductor devices,0,H01L
12256162,2025-03-18,Reference pixel column readout,0,H04N|H10F
12255167,2025-03-18,Semiconductor packages with an intermetallic layer,0,H01L
12255124,2025-03-18,Jet impingement cooling with bypass fluid portion for high power semiconductor devices,0,H01L
12243810,2025-03-04,Semiconductor package with wettable flank and related methods,0,H01L
12243778,2025-03-04,Self-aligned semiconductor device contacts having widths less than minimum lithography limits,0,H01L|H10D
12231852,2025-02-18,Low-latency communication protocol for binaural applications,0,H04B|H04R|H04W
12230606,2025-02-18,Semiconductor package and related methods,0,H01L
12230601,2025-02-18,High power module package structures,0,H01L
12230559,2025-02-18,Semiconductor device and method of forming micro interconnect structures,0,H01L|H02M|H10D|H10F
12230551,2025-02-18,Immersion direct cooling modules,0,H01L|H05K
12230543,2025-02-18,Die cleaning systems and related methods,0,B23K|H01L
12230502,2025-02-18,Semiconductor package stress balance structures and related methods,0,H01L
12225304,2025-02-11,Expanded image sensor pixel array,0,H04N|H10F
12224344,2025-02-11,Method and system for control of sidewall orientation in vertical gallium nitride field effect transistors,0,H01L|H10D
12224208,2025-02-11,Method of separating electronic devices having a back layer and apparatus,0,B26F|H01L
12211920,2025-01-28,Backside ohmic contacts for semiconductor devices,0,H01L|H10D
12211865,2025-01-28,Edge seals for semiconductor packages,0,H01L|H10F
12211784,2025-01-28,SOI substrate and related methods,0,H01L|H10D
12211775,2025-01-28,Multiple substrate package systems and related methods,0,H01L
12211771,2025-01-28,Power module and related methods,0,H01L
12207009,2025-01-21,Image sensors having data converters with low noise comparators,0,H03M|H04N
12205918,2025-01-21,Submodule semiconductor package,0,H01L
12199198,2025-01-14,"Semiconductor devices with single-photon avalanche diodes, light scattering structures, and multiple isolation structures",0,G02B|H04N|H10F
12199041,2025-01-14,Thinned semiconductor package and related methods,0,H01L
12192662,2025-01-07,Image sensor amplifiers with reduced inter-circulation currents,0,H03F|H04N
12191264,2025-01-07,Thermal performance improvement and stress reduction in semiconductor device modules,0,H01L|H05K
12183785,2024-12-31,Monolithic semiconductor device assemblies,0,H01L|H10D
12176272,2024-12-24,Semiconductor package with wettable flank,0,H01L
12170239,2024-12-17,Direct bonded copper substrates fabricated using silver sintering,0,B22F|C04B|H01L|H05K
12169670,2024-12-17,Systems and methods for designing a module semiconductor product,0,G06F|G06N
12160060,2024-12-03,Bonding module pins to an electronic substrate,0,H01L|H01R
12155923,2024-11-26,Communications channel with multi-level signal transmission,0,H03K|H03M|H04L|H04M|H04N
12154877,2024-11-26,Semiconductor wafer and method of ball drop on thin wafer with edge support ring,0,B23K|H01L
12154844,2024-11-26,Dual-side cooling semiconductor packages and related methods,0,H01L
12154783,2024-11-26,Semiconductor wafer and method of wafer thinning,0,B24B|H01L
12148665,2024-11-19,Jet ablation die singulation systems and related methods,0,H01L
12147587,2024-11-19,Secure serial bus with automotive applications,0,G06F|H04L
12142551,2024-11-12,Package including multiple semiconductor devices,0,H01L|H10D
12136645,2024-11-05,Coupled guard rings for edge termination,0,H01L|H10D
12132086,2024-10-29,Semiconductor devices with dissimlar materials and methods,0,H01L|H10D
12132008,2024-10-29,Multidie supports and related methods,0,H01L
12132005,2024-10-29,Supports for thinned semiconductor substrates and related methods,0,H01L
12131981,2024-10-29,Power module package baseplate with step recess design,0,H01L
12126919,2024-10-22,Methods for mitigating lag in image sensor devices,0,H03M|H04N
12125923,2024-10-22,High voltage diode on SOI substrate with trench-modified current path,0,H01L|H10D
12123952,2024-10-22,Imaging system with time-of-flight sensing,0,G01S|H04N
12119576,2024-10-15,Press-fit power module and related methods,0,H01L|H01R|H05K
12119294,2024-10-15,Through-substrate via structure and method of manufacture,0,H01L|H02M|H10D|H10F
12113138,2024-10-08,Semiconductor devices with single-photon avalanche diodes and light scattering structures,0,G02B|H04N|H10F
12113101,2024-10-08,Method and system of junction termination extension in high voltage semiconductor devices,0,H01L|H10D
12107173,2024-10-01,Schottky rectifier with surge-current ruggedness,0,H01L|H10D
12107102,2024-10-01,Anti-flare semiconductor packages and related methods,0,H01L|H10F
12100622,2024-09-24,Method of reducing residual contamination in singulated semiconductor die,0,H01L
12094967,2024-09-17,Structures and methods for source-down vertical semiconductor device,0,H01L|H10D
12094750,2024-09-17,Tape heating methods,0,H01L
12088947,2024-09-10,Methods and apparatus for a track and hold amplifier,0,G11C|H03F|H03G|H03K|H03M|H04N
12088411,2024-09-10,Cyclic redundancy check (CRC) generation,0,H03M|H04L
12087677,2024-09-10,Molded packaging for wide band gap semiconductor devices,0,H01L
12087016,2024-09-10,Circuitry and methods for mitigating imbalance in image sensors with multiple readout paths,0,G06T|H04N
12080757,2024-09-03,Method of fabricating super-junction based vertical gallium nitride JFET and MOSFET power devices,0,H01L|H10D
12074160,2024-08-27,Isolated 3D semiconductor device package with transistors attached to opposing sides of leadframe sharing leads,0,H01L|H10D
12067696,2024-08-20,Image sensors with variable resolution image format,0,G06T|H04N|H10F
12062549,2024-08-13,Semiconductor packages and related methods,0,H01L
12056078,2024-08-06,Addressing multiphase power stage modules for power state and thermal management,0,G06F|H02M
12052100,2024-07-30,DSI3 bus with enhanced robustness,0,H04J|H04L
12051711,2024-07-30,Anti-flare semiconductor packages and related methods,2,H01L|H10F
12051661,2024-07-30,Oxidation and corrosion prevention in semiconductor devices and semiconductor device assemblies,0,H01L
12051635,2024-07-30,Semiconductor device package with clip interconnect and dual side cooling,0,H01L
12047697,2024-07-23,Pixel circuitry with voltage-domain sampling,0,H04N|H10F
12040310,2024-07-16,Methods of forming semiconductor packages with back side metal,0,H01L
12040295,2024-07-16,Semiconductor device with backmetal and related methods,0,H01L|H10D
12040192,2024-07-16,Die sidewall coatings and related methods,0,H01L
12034028,2024-07-09,Semiconductor package and related methods,0,H01L|H10F
12033904,2024-07-09,Semiconductor package system and related methods,0,H01L
12027633,2024-07-02,Scattering structures for single-photon avalanche diodes,0,G02B|H04N|H10F
12020972,2024-06-25,Curved semiconductor die systems and related methods,0,H01L|H10F
12002822,2024-06-04,Metal-oxide-semiconductor capacitor based passive amplifier,0,H03M|H04N|H10F
12002736,2024-06-04,Jet impingement cooling for high power semiconductor devices,0,H01L
11996407,2024-05-28,Self-aligned isolation for self-aligned contacts for vertical FETS,0,H01L|H10D
11991447,2024-05-21,Methods and apparatus for optical image stabilization,1,G02B|G03B|H04N
11990515,2024-05-21,Up-diffusion suppression in a power MOSFET,0,H01L|H10D
11985441,2024-05-14,Methods and apparatus for an image sensor,0,H04N
11985431,2024-05-14,Imaging system with an electronic shutter,0,G02F|H04N
11985219,2024-05-14,Digital communications bus suitable for automotive applications,0,G06F|H04L
11984519,2024-05-14,Semiconductor devices with single-photon avalanche diodes and hybrid isolation structures,0,G02B|H04N|H10F
11984424,2024-05-14,Semiconductor packages using package in package systems and related methods,1,H01L
11984388,2024-05-14,Semiconductor package structures and methods of manufacture,0,H01L
11978671,2024-05-07,Process of forming an electronic device including a polymer support layer,0,H01L|H10D
11973006,2024-04-30,Self-aligned contact openings for backside through substrate vias,0,H01L|H10F
11972980,2024-04-30,Singulation systems and related methods,0,H01L
11971767,2024-04-30,Battery management system for gauging with low power,0,G01R|G06F|H02J|Y02D
11967540,2024-04-23,Integrated circuit direct cooling systems having substrates in contact with a cooling medium,0,H01L
11961859,2024-04-16,Edge seals for semiconductor packages,0,H01L|H10F
11961782,2024-04-16,Integration of semiconductor device assemblies with thermal dissipation mechanisms,0,H01L
11955412,2024-04-09,Low stress asymmetric dual side module,4,H01L
11948880,2024-04-02,SOI substrate and related methods,0,H01L|H10D
11948870,2024-04-02,Low stress asymmetric dual side module,4,H01L
11946972,2024-04-02,Monitoring of interconnect lines,0,B60R|G01R|G06F|H04B
11943553,2024-03-26,Imaging systems with distributed and delay-locked control,0,H03K|H04N
11943542,2024-03-26,Imaging devices with single-photon avalanche diodes having sub-exposures for high dynamic range,0,G01S|G06T|H04N
11943477,2024-03-26,Methods and apparatus for successive intra block prediction,0,H04N
11942498,2024-03-26,Microlenses for semiconductor device with single-photon avalanche diode pixels,0,H04N|H10F
11942369,2024-03-26,Thin semiconductor package for notched semiconductor die,0,H01L|H10D
11942366,2024-03-26,Backside metal patterning die singulation systems and related methods,1,H01L
11942327,2024-03-26,Singulation of silicon carbide semiconductor wafers,0,H01L|H10D
11942326,2024-03-26,Process of forming an electronic device including a doped gate electrode,0,H01L|H10D
11940864,2024-03-26,Power supply driver with power saving circuitry,0,G06F|H02M|Y02B|Y02D
11936385,2024-03-19,Apparatus and methods for producing stable clock signals based on a varying frequency source clock,0,G06F|H03K
11935817,2024-03-19,Power device module with dummy pad die layout,0,H01L
11929285,2024-03-12,Backside metal patterning die singulation system and related methods,1,H01L
11917272,2024-02-27,Imaging systems for multi-spectral imaging,1,G02B|H04N
11908840,2024-02-20,Low stress asymmetric dual side module,4,H01L
11908826,2024-02-20,Flexible clip with aligner structure,0,H01L
11908699,2024-02-20,Semiconductor packages with die including cavities,0,H01L
11901309,2024-02-13,Semiconductor device package assemblies with direct leadframe attachment,1,H01L
11901184,2024-02-13,Backmetal removal methods,0,B32B|H01L|H10D|Y10T
11894347,2024-02-06,Low stress asymmetric dual side module,4,H01L
11894292,2024-02-06,Power module,0,H01L
11894245,2024-02-06,Non-planar semiconductor packaging systems and related methods,0,B21D|H01L
11894234,2024-02-06,Semiconductor packages with die support structure for thin die,0,H01L
11886368,2024-01-30,Crossover point correction of differential signal,0,G06F|H03K
11882406,2024-01-23,Low-latency communication protocol for binaural applications,0,H04B|H04R|H04W
11881492,2024-01-23,Transistor structures,0,H04N|H10F
11881398,2024-01-23,Semiconductor device and method for supporting ultra-thin semiconductor die,0,H01L|H10D
11880642,2024-01-23,Systems and methods for designing a discrete device product,0,G06F|G06N
11877077,2024-01-16,Image sensor with black level correction,0,H04N
11876954,2024-01-16,Stitched integrated circuit dies,0,H04N|H10F
11876018,2024-01-16,Self-aligned trench MOSFET contacts having widths less than minimum lithography limits,0,H01L|H10D
11869868,2024-01-09,Multi-segment wire-bond,0,H01L
11867730,2024-01-09,Adjustable low current in a sensor network,0,G01R|G06F|H03K|H04L|Y02D
11854995,2023-12-26,Supports for thinned semiconductor substrates and related methods,0,H01L
11854889,2023-12-26,Die cleaning systems and related methods,0,B23K|H01L
11853243,2023-12-26,Capacitively-coupled multi-domain distributed driver,0,B60R|G06F|H04L
11848320,2023-12-19,Power module package for direct cooling multiple power modules,0,H01L|H02M
11843889,2023-12-12,Image sensors with hybrid analog-to-digital converter architecture,0,H04N
11842942,2023-12-12,Structure and method related to a power module using a hybrid spacer,0,H01L|H05K
11837670,2023-12-05,"Semiconductor devices with single-photon avalanche diodes, light scattering structures, and multiple deep trench isolation structures",1,G02B|H04N|H10F|Y02E
11832006,2023-11-28,Image sensor with active capacitance cancellation circuitry to reduce pixel output settling time,1,H04N
11830903,2023-11-28,Electrical interconnection of image sensor package,0,H01L|H10F
11830856,2023-11-28,Semiconductor package and related methods,4,H01L
11830784,2023-11-28,Leadframe spacer for double-sided power module,1,H01L|H05K
11830771,2023-11-28,Semiconductor substrate production systems and related methods,0,B23K|C30B|H01L
11830756,2023-11-28,Temporary die support structures and related methods,0,B32B|H01L
11823965,2023-11-21,Substrate processing carrier,0,G01R|H01L
11823953,2023-11-21,Semiconductor substrate processing methods,0,H01L|H10D
11818478,2023-11-14,Image pixels with coupled-gates structures,0,H04N
11816405,2023-11-14,Systems and methods for designing a module semiconductor product,0,G06F|G06N
11812168,2023-11-07,Imaging devices with image transform circuitry for improved motion detection,1,G06T|H04N
11811564,2023-11-07,Methods and systems of differential-signal receivers,0,H04L
11810976,2023-11-07,Semiconductor device,0,H01L|H10D
11810954,2023-11-07,Semiconductor devices with dissimlar materials and methods,0,H01L|H10D
11810775,2023-11-07,High power module package structures,0,H01L|H10D
11805331,2023-10-31,Image sensors having high dynamic range imaging pixels,0,H04N|H10F
11804421,2023-10-31,Connecting clip design for pressure sintering,0,H01L
11791297,2023-10-17,Molded semiconductor package and related methods,0,H01L
11791288,2023-10-17,Reinforced semiconductor die and related methods,0,H01L
11791247,2023-10-17,Concealed gate terminal semiconductor packages and related methods,1,H01L
11784093,2023-10-10,Method of reducing residual contamination in singulated semiconductor die,1,H01L
11782715,2023-10-10,Methods and apparatus for reordering signals,0,G06F|H03K|Y02D
11778343,2023-10-03,Methods and circuitry for improving global shutter efficiency in backside illuminated high dynamic range image sensor pixels,0,H04N|H10F
11776871,2023-10-03,Module with substrate recess for conductive-bonding component,0,H01L
11776870,2023-10-03,Direct bonded copper substrates fabricated using silver sintering,0,B22F|C04B|H01L|H05K
11769987,2023-09-26,Methods and systems of driving arrays of diodes,0,G01S|H01L|H01S|H05B|Y10S
11764783,2023-09-19,Driver for mitigating high-voltage surges at host and sink interface devices,0,G06F|H02M|H03K|H04B
11764314,2023-09-19,Scattering structures for single-photon avalanche diodes,2,G02B|H04N|H10F|Y02E
11764110,2023-09-19,Moat coverage with dielectric film for device passivation and singulation,0,H01L|H10D
11757170,2023-09-12,Semiconductor device and package,0,H01L|H01Q
11756977,2023-09-12,Backside illumination image sensors,0,H01L|H10F
11756973,2023-09-12,Anti-flare semiconductor packages and related methods,4,H01L|H10F
11756830,2023-09-12,Jet ablation die singulation systems and related methods,1,H01L
11743952,2023-08-29,Client steering for a wireless local area network,0,H04W
11743616,2023-08-29,Imaging system with time-of-flight sensing,1,G01S|H04N
11742653,2023-08-29,"Integrated circuit module for circuit breakers, relays and contactors",0,G06F|H02H
11742420,2023-08-29,Semiconductor device and structure therefor,0,H01L|H10D
11742381,2023-08-29,Monolithic semiconductor device assemblies,0,H01L|H10D
11735508,2023-08-22,Vertical and horizontal circuit assemblies,0,H01L
11735504,2023-08-22,Power module package baseplate with step recess design,0,H01L
11735497,2023-08-22,Integrated passive device and fabrication method using a last through-substrate via,0,H01L|H10D
11728424,2023-08-15,Isolation in a semiconductor device,0,H01L|H10D
11722802,2023-08-08,Imaging systems with adjustable amplifier circuitry,0,H04N|H10F
11722794,2023-08-08,Image sensor with multi-gain readout,1,H04N
11721736,2023-08-08,Electronic device including a gate structure and a process of forming the same,0,H01L|H10D
11721654,2023-08-08,Ultra-thin multichip power devices,1,H01L
11715804,2023-08-01,Schottky rectifier with surge-current ruggedness,0,H01L|H10D
11710691,2023-07-25,Semiconductor device and method of forming micro interconnect structures,1,H01L|H02M|H10D|H10F
11710687,2023-07-25,Semiconductor package with guide pin,1,H01L|H05K
11710686,2023-07-25,Semiconductor package structures and methods of manufacture,0,H01L
11694937,2023-07-04,Semiconductor wafer and method of probe testing,0,G01R|H01L
11687759,2023-06-27,Neural network accelerator,0,G06N
11683588,2023-06-20,Methods and apparatus for optical image stabilization,2,G03B|H02K|H04N
11678084,2023-06-13,Image sensors with adaptive filtering for row noise mitigation,0,G06T|H04N
11676863,2023-06-13,Structures for aligning a semiconductor wafer for singulation,0,H01L
11672087,2023-06-06,Semiconductor package,0,H01L|H05K
11671724,2023-06-06,Systems and methods for mitigating global event power surge in image sensors,0,H04N|H10F
11670693,2023-06-06,Trench gate field-effect transistors with drain runner,0,H01L|H10D
11670655,2023-06-06,Edge seals for semiconductor packages,0,H01L|H10F
11658776,2023-05-23,Feedback and retransmission format of HARQ protocol,1,H04B|H04L
11658171,2023-05-23,Dual cool power module with stress buffer layer,0,H01L
11656847,2023-05-23,Methods and systems of power management for an integrated circuit,0,G06F|G06N|H02M|H04R
11653244,2023-05-16,Uplink error rate,0,H04L|H04W
11652176,2023-05-16,Semiconductor devices with single-photon avalanche diodes and light scattering structures with different densities,1,G02B|H04N|H10F|Y02E
11652166,2023-05-16,Power device having super junction and Schottky diode,0,H01L|H10D
11652030,2023-05-16,Power module and related methods,0,H01L
11652027,2023-05-16,Vertical transistors with gate connection grid,0,H01L|H10D
11652010,2023-05-16,Semiconductor substrate crack mitigation systems and related methods,0,H01L
11651998,2023-05-16,Plasma die singulation systems and related methods,0,H01L
11647444,2023-05-09,Spatial reuse in wireless communication,1,H04B|H04L|H04W
11647313,2023-05-09,Image sensor amplifiers with reduced inter-circulation currents,0,H03F|H04N
11647312,2023-05-09,Methods and apparatus for a track and hold amplifier,0,G11C|H03F|H03G|H03K|H03M|H04N
11647311,2023-05-09,Image sensor with delta sigma modulators and shared filters,0,H03M|H04N
11647304,2023-05-09,Image sensors having dielectric relaxation correction circuitry,0,H04N
11646267,2023-05-09,Thinned semiconductor package and related methods,1,H01L
11646249,2023-05-09,Dual-side cooling semiconductor packages and related methods,1,H01L
11632509,2023-04-18,Image sensor with reduced column fixed pattern noise,0,H04N
11627546,2023-04-11,Delaying rendering time for audio computing systems,0,G06F|H04R|H04W
11626677,2023-04-11,Bonding module pins to an electronic substrate,0,H01L|H01R
11621801,2023-04-04,Hybrid distributed retry mechanism,0,H04L
11621331,2023-04-04,Electronic device including a charge storage component,0,H01L|H10D
11621234,2023-04-04,Chip tampering detector,0,H01L|H05K|H10D
11621203,2023-04-04,SiC MOSFET semiconductor packages and related methods,0,H01L|H10D
11616152,2023-03-28,Semiconductor devices with single-photon avalanche diodes and hybrid isolation structures,1,G02B|H04N|H10F|Y02E
11616008,2023-03-28,Through-substrate via structure and method of manufacture,0,H01L|H02M|H10D|H10F
11616006,2023-03-28,Semiconductor package with heatsink,0,H01L
11615967,2023-03-28,Power module package and method of manufacturing the same,1,H01L|H05K|Y10T
11610832,2023-03-21,Heat transfer for power modules,0,H01L
11606521,2023-03-14,Image sensors with reduced peak power,0,H04N
11605732,2023-03-14,Power device with graded channel,0,H01L|H10D
11605576,2023-03-14,Via for semiconductor devices and related methods,1,H01L
11605561,2023-03-14,Backside metal removal die singulation systems and related methods,0,H01L
11600550,2023-03-07,Jet impingement cooling for high power semiconductor devices,1,H01L
11595607,2023-02-28,Image sensors with variable read out circuitry,0,H04N
11595605,2023-02-28,Imaging systems with improved circuitry to provide boosted control signals,0,H04N
11595442,2023-02-28,Multi-link wireless communications connections,2,H04L|H04W
11594510,2023-02-28,Assembly processes for semiconductor device assemblies including spacer with embedded semiconductor die,0,H01L
11588983,2023-02-21,High dynamic range imaging pixels with multiple photodiodes,0,H04N|H10F
11588016,2023-02-21,Semiconductor device having a super junction structure and method of manufacturing the same,0,H01L|H10D
11586303,2023-02-21,Software framework and development platform for Wi-Fi chipsets,0,G06F|H04W
11582772,2023-02-14,Advanced dual band virtual concurrent for WiFi,1,H04B|H04W
11581223,2023-02-14,Backside metal patterning die singulation system and related methods,2,H01L
11569140,2023-01-31,Semiconductor package with elastic coupler and related methods,0,H01L|H01R
11563091,2023-01-24,Semiconductor devices with dissimlar materials and methods,2,H01L|H10D
11562981,2023-01-24,Methods of forming semiconductor packages with back side metal,1,H01L
11562938,2023-01-24,Spacer with pattern layout for dual side cooling power module,0,H01L
11557530,2023-01-17,Semiconductor devices and methods of making the same,0,H01L
11552828,2023-01-10,Beamformer solicited sounding,1,H04B|H04L
11552017,2023-01-10,Trench gate transistors with low-resistance shield and gate interconnects,0,H01L|H10D
11549971,2023-01-10,Managing power disruptions in a sensor network,1,G01R|G06F|H03K|H04L|Y02D
11545421,2023-01-03,Package including multiple semiconductor devices,0,H01L|H10D
11532539,2022-12-20,Semiconductor package with wettable flank,1,H01L
11527618,2022-12-13,Up-diffusion suppression in a power MOSFET,0,H01L|H10D
11521928,2022-12-06,Reducing stress cracks in substrates,0,H01L
11521921,2022-12-06,Semiconductor device package assemblies and methods of manufacture,0,H01L
11520654,2022-12-06,System watchdog timer for a data processing system,0,G06F
11519943,2022-12-06,Multi wire bonding with current sensing method,0,G01R|H01L
11515284,2022-11-29,Multi-segment wire-bond,0,H01L
11509844,2022-11-22,Image sensor with active capacitance cancellation circuitry to reduce pixel output settling time,1,H04N
11509843,2022-11-22,Low power shared image pixel architecture,0,H04N|H10F
11508776,2022-11-22,Image sensor semiconductor packages and related methods,0,H01L|H04N|H10F
11508766,2022-11-22,Molded image sensor chip scale packages and related methods,0,H01L|H10F
11508679,2022-11-22,Polymer resin and compression mold chip scale package,0,H01L
11508579,2022-11-22,Backside metal photolithographic patterning die singulation systems and related methods,0,H01L
11503416,2022-11-15,Low-latency communication protocol for binaural applications,0,H04B|H04R|H04W
11495529,2022-11-08,SOI substrate and related methods,2,H01L|H10D
11495493,2022-11-08,Backside metal patterning die singulation systems and related methods,2,H01L
11489946,2022-11-01,Wireless preamble design,0,H04L|H04W|Y02D
11482468,2022-10-25,Power module package casing with protrusion supports,0,H01L
11481533,2022-10-25,Systems and methods for designing a module semiconductor product,1,G06F|G06N
11481532,2022-10-25,Systems and methods for designing a discrete device product,1,G06F|G06N
11476292,2022-10-18,Multi-chip packaging structure for an image sensor,0,H01L|H10F
11469312,2022-10-11,Remote contacts for a trench semiconductor device and methods of manufacturing semiconductor devices,0,H01L|H10D
11469163,2022-10-11,Low stress asymmetric dual side module,4,H01L
11468037,2022-10-11,Memory device and data verification method,0,G06F
11464023,2022-10-04,Termination of wireless transmission of a data frame,0,H04W
11463019,2022-10-04,Power supply system for optimizing a performance metric using artificial intelligence,0,G05B|G06F|G06N|H02J|H02M|Y02B
11462580,2022-10-04,Image sensor packages and related methods,1,H01L|H10F
11462515,2022-10-04,Low stress asymmetric dual side module,4,H01L
11457166,2022-09-27,Methods and apparatus for an image sensor,1,H04N
11445140,2022-09-13,Imaging systems with adjustable amplifier circuitry,1,H04N|H10F
11445137,2022-09-13,Systems and methods for reference settling,0,H03M|H04N
11444090,2022-09-13,Semiconductor device having a programming element,0,H01L|H10B|H10D
11438574,2022-09-06,Stitched integrated circuit dies,0,H04N|H10F
11438573,2022-09-06,Verification circuitry for row driver fault detection,0,H04N
11437507,2022-09-06,Semiconductor devices with low resistance gate and shield electrodes and methods,0,H01L|H10D
11437426,2022-09-06,Image sensor chip scale packages and related methods,0,H01L|H10F
11437304,2022-09-06,Substrate structures and methods of manufacture,0,C04B|H01L
11437291,2022-09-06,Multichip module supports and related methods,0,H01L
11431926,2022-08-30,Image sensors having high dynamic range imaging pixels,2,H04N|H10F
11430821,2022-08-30,Image sensor with active clamp to suppress transfer gate feedthrough,0,H04N|H10F
11430777,2022-08-30,Power module package for direct cooling multiple power modules,1,H01L|H02M
11430746,2022-08-30,Multidie supports for reducing die warpage,0,H01L
11428581,2022-08-30,Methods and apparatus for predictive modeling in an imaging system,0,G01K|H04N
11419217,2022-08-16,Substrate structures and methods of manufacture,0,C04B|H01L|H05K
11418976,2022-08-16,Wireless adaptation based on multidimensional input,0,H04L|H04W
11417598,2022-08-16,Semiconductor package and related methods,0,H01L
11412144,2022-08-09,Methods and apparatus for optical image stabilization,0,G03B|H02K|H04N
11404277,2022-08-02,Die sidewall coatings and related methods,0,H01L
11404276,2022-08-02,Semiconductor packages with thin die and related methods,0,H01L
11398437,2022-07-26,Power device including metal layer,0,H01L|H10D
11397418,2022-07-26,Methods and apparatus for an encoder,0,G05B|G06F|H02K
11393692,2022-07-19,Semiconductor package electrical contact structures and related methods,0,H01L
11387959,2022-07-12,WiFi antenna selection with beamforming,0,H04B|H04L|H04W
11387145,2022-07-12,Jet ablation die singulation systems and related methods,0,H01L
11387130,2022-07-12,Substrate alignment systems and related methods,0,H01L
11380805,2022-07-05,Termination structure for insulated gate semiconductor device and method,0,H01L|H10D
11380788,2022-07-05,Structures and methods for source-down vertical semiconductor device,0,H01L|H10D
11380321,2022-07-05,Methods and apparatus for a voice detector,0,G06F|G10L|H04J|Y02D
11373939,2022-06-28,Quad leadframe packages and related methods,0,H01L
11373859,2022-06-28,Semiconductor substrate singulation systems and related methods,1,B28D|C30B|H01L
11368896,2022-06-21,Flexible distributed antenna array,1,H04B|H04L|H04W
11367657,2022-06-21,Process of forming an electronic device including a polymer support layer,0,H01L|H10D
11367619,2022-06-21,Semiconductor package electrical contacts and related methods,0,H01L
11363227,2022-06-14,Image sensors with hybrid analog-to-digital converter architecture,2,H04N
11362776,2022-06-14,Early link detection based adaptive selection of receive parameters,1,H04B|H04L|H04W
11361970,2022-06-14,Silicon-on-insulator die support structures and related methods,0,H01L
11355580,2022-06-07,Lateral DMOS device with step-profiled RESURF and drift structures,0,H01L|H10D|H10K
11355433,2022-06-07,Semiconductor fuse structure and method of manufacturing a semiconductor fuse structure,0,G11C|H01L
11355341,2022-06-07,Semiconductor device and method for supporting ultra-thin semiconductor die,0,H01L|H10D
11348878,2022-05-31,Reinforced semiconductor die and related methods,1,H01L
11348796,2022-05-31,Backmetal removal methods,0,B32B|H01L|H10D|Y10T
11343454,2022-05-24,Imaging systems and methods for performing pixel binning and variable integration for analog domain regional feature extraction,0,H04N|H10F
11343439,2022-05-24,High dynamic range imaging pixels with multiple photodiodes,5,H04N|H10F
11342443,2022-05-24,Process of forming an electronic device including a transistor structure,0,H01L|H10D
11342375,2022-05-24,Semiconductor package and related methods,1,H01L|H10F
11342237,2022-05-24,Semiconductor package system and related methods,1,H01L
11342189,2022-05-24,Semiconductor packages with die including cavities and related methods,0,H01L
11336848,2022-05-17,Image sensors having dielectric relaxation correction circuitry,0,H04N
11336349,2022-05-17,Steering matrix derivation,0,H04B|H04L
11336340,2022-05-17,Beamforming performance optimization,0,H04B|H04L
11334139,2022-05-17,Power state control for multi-channel interfaces,1,G06F|H04L|Y02D
11328930,2022-05-10,Multi-faced molded semiconductor package and related methods,0,H01L
11323644,2022-05-03,Image pixels with coupled-gates structures,1,H04N
11317083,2022-04-26,Pixel control signal verification in a stacked image sensor,0,H04N|H10F
11316705,2022-04-26,Image sensors with a physical unclonable function,0,H04L|H04N
11315859,2022-04-26,Power module,4,H01L
11315856,2022-04-26,Leadframe with sockets for solderless pins,0,H01L|H01R
11310267,2022-04-19,Secure channel state information with adaptive obfuscation,0,G06F|H04B|H04L|H04W
11309188,2022-04-19,Singulation of silicon carbide semiconductor wafers,0,H01L|H10D
11296069,2022-04-05,Substrate interposer on a leaderframe,0,H01L
11294823,2022-04-05,Systems and methods for replacing data retrieved from memory,0,G06F|G06T
11294760,2022-04-05,Methods and apparatus for a temporal synchronization unit,0,G06F|G06N
11290577,2022-03-29,Wireless data transmission,0,H04L|H04W
11290387,2022-03-29,Out of order packet scheduler,0,H04L|H04W
11289613,2022-03-29,Electronic device including a junction field-effect transistor,0,H01L|H10D
11289570,2022-03-29,Semiconductor device having optimized drain termination and method therefor,0,H01L|H10D
11289524,2022-03-29,Microlenses for semiconductor device with single-photon avalanche diode pixels,8,H04N|H10F
11289381,2022-03-29,Methods of aligning a semiconductor wafer for singulation,0,H01L
11289380,2022-03-29,Backside metal patterning die singulation systems and related methods,0,H01L
11289358,2022-03-29,Wafer thinning systems and related methods,0,B24B|H01L
11282764,2022-03-22,Structure and method related to a power module using a hybrid spacer,0,H01L|H05K
11281314,2022-03-22,Methods and apparatus for variable capacitance detection,0,G01L|G06F
11276910,2022-03-15,Substrate integrated waveguide and method for manufacturing the same,0,H01L|H01P|H05K
11276724,2022-03-15,Electrical interconnection of image sensor package,1,H01L|H10F
11272625,2022-03-08,Method for forming a semiconductor package,1,H01L|H05K
11271780,2022-03-08,Received signal equalization of wireless transmissions,0,H04L
11265888,2022-03-01,Coexistence management in wireless communications,0,H04W|Y02D
11264311,2022-03-01,Clips for semiconductor package and related methods,0,H01L
11264264,2022-03-01,Solder bump formation using wafer with ring,0,H01L|H10D
11258374,2022-02-22,Power supply system for optimizing standby power using artificial intelligence,0,G05B|G06F|G06N|H02J|H02M|Y02B
11257916,2022-02-22,Electronic device having multi-thickness gate insulator,0,H01L|H10B|H10D
11257759,2022-02-22,Isolation in a semiconductor device,1,H01L
11257724,2022-02-22,Semiconductor wafer and method of probe testing,1,G01R|H01L
11251263,2022-02-15,Electronic device including a semiconductor body or an isolation structure within a trench,0,H01L|H10D
11244918,2022-02-08,Molded semiconductor package and related methods,0,H01L
11239856,2022-02-01,Metal-oxide-semiconductor capacitor based charge sharing successive approximation register data converter,2,H03M|H04N
11233013,2022-01-25,Process variation as die level traceability,0,H01L|H10D
11223767,2022-01-11,Methods and apparatus for optical image stabilization,0,G03B|H02K|H04N
11222840,2022-01-11,Silicon-on-insulator (SOI) substrate and related methods,0,H01L|H10D
11222832,2022-01-11,Power semiconductor device package,1,H01L
11218653,2022-01-04,Methods and circuitry for improving global shutter efficiency in backside illuminated high dynamic range image sensor pixels,6,H04N|H10F
11217689,2022-01-04,Method of forming a semiconductor device and structure therefor,0,H01L|H10D
11217515,2022-01-04,Semiconductor package structures and methods of manufacture,0,H01L
11217506,2022-01-04,Semiconductor device assemblies including low-stress spacer,0,H01L
11211359,2021-12-28,Semiconductor device and method of forming modular 3D semiconductor package with horizontal and vertical oriented substrates,0,H01L|H10D
11202358,2021-12-14,Discharge method and circuit for USB connector,0,G06F|H01R|H05F
11202243,2021-12-14,Reconfigurable multi-radio bridge,1,H04W
11201188,2021-12-14,Image sensors with high dynamic range and flicker mitigation,3,H04N|H10F
11201105,2021-12-14,Semiconductor package having a spacer with a junction cooling pipe,0,H01L
11190945,2021-11-30,Adaptive spatial reuse,1,H04W
11171248,2021-11-09,Schottky rectifier with surge-current ruggedness,2,H01L|H10D
11165977,2021-11-02,Imaging systems and methods for generating high dynamic range images,0,H04N
11165456,2021-11-02,Methods and apparatus for a continuous time linear equalizer,0,H04B|H04L
11164835,2021-11-02,Semiconductor wafer and method of ball drop on thin wafer with edge support ring,1,B23K|H01L
11164279,2021-11-02,Systems and methods for authenticating image data,0,G06F|G06T|H04L|H04N
11159738,2021-10-26,Imaging devices with single-photon avalanche diodes having sub-exposures for high dynamic range,2,G01S|G06T|H04N
11153885,2021-10-19,Medium-based transmission parameter adaptation,0,H04W
11152236,2021-10-19,System for and method of manufacture using multimodal analysis,0,G05B|H01L|Y02P
11152211,2021-10-19,Semiconductor wafer thinning systems and related methods,0,B24B|H01L|H10D
11145644,2021-10-12,Power device with carrier lifetime zone,0,H01L|H10D
11145581,2021-10-12,Methods of forming leadless semiconductor packages with plated leadframes and wettable flanks,0,H01L
11145571,2021-10-12,Heat transfer for power modules,1,H01L|H05K
11144106,2021-10-12,Battery management system for gauging with low power,1,G01R|G06F|H02J|Y02D
11140350,2021-10-05,Imaging system with shot-noise-matched and floating-point ramp analog-to-digital converters,0,H03M|H04N
11140344,2021-10-05,Imaging systems with improved circuitry to provide boosted control signals,0,H04N
11140343,2021-10-05,Image sensors having an adjustable current source for column settling speedup,2,H04N
11139552,2021-10-05,Method of forming a semiconductor device,1,H01L|H01Q
11138144,2021-10-05,Methods and system for an integrated circuit,0,G06F|G11C
11133379,2021-09-28,Semiconductor device having a super junction structure and method of manufacturing the same,0,H01L|H10D
11133346,2021-09-28,Stacked-die image sensors with shielding,0,H01L|H10F
11128796,2021-09-21,High dynamic range image sensor with a neutral density filter,0,H04N|H10F
11128544,2021-09-21,Remote wireless sniffer management,0,G06F|H04B|H04J|H04L|H04N|H04W
11127651,2021-09-21,High power module semiconductor package with multiple submodules,0,H01L|H02M
11127634,2021-09-21,Backside metal removal die singulation systems and related methods,1,H01L
11121644,2021-09-14,Power supply system for optimizing overall efficiency using artificial intelligence,0,G05B|G06F|G06N|H02J|H02M|Y02B
11121055,2021-09-14,Leadframe spacer for double-sided power module,2,H01L|H05K
11121035,2021-09-14,Semiconductor substrate processing methods,0,H01L|H10D
11114493,2021-09-07,Image sensors with vertically stacked photodiodes and vertical transfer gates,0,H04N|H10D|H10F
11114402,2021-09-07,Semiconductor device with backmetal and related methods,0,H01L|H10D
11114343,2021-09-07,Partial backside metal removal singulation system and related methods,0,H01L
11114329,2021-09-07,Methods for loading or unloading substrate with evaporator planet,0,H01L
11109017,2021-08-31,Systems and methods for fault detection in image sensor processors,1,G06F|G06T|H04N
11109016,2021-08-31,Methods and apparatus for error detection in an imaging system,1,H04N
11108980,2021-08-31,Semiconductor devices with single-photon avalanche diode pixels,2,H04N|H10F
11107753,2021-08-31,Packaging structure for gallium nitride devices,0,H01L|H10D
11101922,2021-08-24,Stream-based power allocation in multi-stream transmissions,0,H04L|H04W
11101198,2021-08-24,Semiconductor die package including a one-body clip,0,H01L
11101197,2021-08-24,Leadframe systems and related methods,0,H01L
11101139,2021-08-24,Etched nickel plated substrate and related methods,0,H01L|H05K
11093825,2021-08-17,Method of forming a semiconductor device,0,G06N|H01L|H10D
11088072,2021-08-10,Semiconductor device including a fuse and a transistor coupled to the fuse,1,G11C|H01L|H10B
11088046,2021-08-10,Semiconductor device package with clip interconnect and dual side cooling,2,H01L
11081554,2021-08-03,Insulated gate semiconductor device having trench termination structure and method,1,H01L|H10D
11075306,2021-07-27,Filled through silicon vias for semiconductor packages and related methods,0,H01L|H10F
11075148,2021-07-27,Stacked transistor assembly with dual middle mounting clips,0,H01L
11075137,2021-07-27,High power module package structures,4,H01L|H10D
11075129,2021-07-27,Substrate processing carrier,0,G01R|H01L
11075118,2021-07-27,Semiconductor die singulation methods,0,H01L
11075103,2021-07-27,Backside wafer alignment methods,0,H01L
11075090,2021-07-27,Semiconductor packages and related methods,0,H01L
11069599,2021-07-20,Recessed lead leadframe packages,0,H01L
11069585,2021-07-20,Semiconductor substrate crack mitigation systems and related methods,0,H01L
11064141,2021-07-13,Imaging systems and methods for reducing dark signal non-uniformity across pixels,0,H04N
11063078,2021-07-13,Anti-flare semiconductor packages and related methods,5,H01L|H10F
11056480,2021-07-06,Method of forming a TVS semiconductor device,0,H01L|H10D
11049843,2021-06-29,Semiconductor packages,0,H01L
11049833,2021-06-29,Semiconductor packages with an intermetallic layer,1,H01L
11049792,2021-06-29,Package structure for semiconductor devices,0,H01L
11043422,2021-06-22,Jet ablation die singulation systems and related methods,2,H01L
11043420,2021-06-22,Fan-out wafer level packaging of semiconductor devices,0,H01L
11037977,2021-06-15,Stacked image sensor capable of simultaneous integration of electrons and holes,0,H04N|H10F
11037907,2021-06-15,Semiconductor package and related methods,1,H01L
11037903,2021-06-15,Plasma etch singulated semiconductor packages and related methods,0,H01L
11037647,2021-06-15,Systems and methods for updating memory circuitry,0,G06F|G11C
11036067,2021-06-15,Image sensor packages with tunable polarization layers,3,G01J|G02B|G02F|G03B|H04N|H10F
11031379,2021-06-08,Stray inductance reduction in packaged semiconductor devices,0,H01L
11031349,2021-06-08,Method of forming a semiconductor device and current sensing circuit therefor,0,H01L|H10D
11019392,2021-05-25,Methods and apparatus for an output buffer,0,G09G|H04N
11018174,2021-05-25,Apparatus and method related to sensor die ESD protection,0,H01L|H10D|H10F
11018092,2021-05-25,Thinned semiconductor wafer,0,H01L
11018030,2021-05-25,Fan-out wafer level chip-scale packages and methods of manufacture,0,H01L
11018023,2021-05-25,Defect reduction of semiconductor layers and semiconductor devices by anneal and related methods,0,H01L|H10D
11005536,2021-05-11,Coordinated beamforming with active synchronization,0,H04B|H04L|H04W
11005263,2021-05-11,Electro-static discharge (ESD) protection clamp technology,0,H01L|H02H|H10D
11004777,2021-05-11,Semiconductor device assemblies,0,H01L
11004698,2021-05-11,Power module package,1,H01L|H05K|Y10T
10998182,2021-05-04,Semiconductor wafer and method of wafer thinning,0,B24B|H01L
10991670,2021-04-27,Semiconductor device assemblies including spacer with embedded semiconductor die,1,H01L
10985874,2021-04-20,HARQ framing and retransmission with two-tier feedback,1,H04L|H04W
10979048,2021-04-13,Clock switching circuit and method,0,G06F|H03K
10978581,2021-04-13,Guard rings for cascode gallium nitride devices,0,H01L|H10D
10978415,2021-04-13,Semiconductor package having magnetic interconnects and related methods,0,H01L
10972695,2021-04-06,Image sensors with reduced signal sampling kickback,0,H04N|H10F
10972323,2021-04-06,Circuits and methods for bi-directional data communication over isolation channels,1,G06F|H04B|H04L
10971632,2021-04-06,High voltage diode on SOI substrate with trench-modified current path,0,H01L|H10D
10971429,2021-04-06,Method for forming a semiconductor package,0,H01L
10971428,2021-04-06,Semiconductor baseplates,0,H01L
10969845,2021-04-06,Control circuit for programmable power supply,2,G05B|G06F|H02M
10964733,2021-03-30,Opto-electronic HEMT,1,H01L|H10D|H10F
10964596,2021-03-30,Backside metal patterning die singulation system and related methods,3,H01L
10963662,2021-03-30,Touch sensor with masked layout pattern,0,G06F|G06V
10963033,2021-03-30,Variable-frequency sampling of battery voltage to determine fuel gauge power mode,0,G06F|H02J|Y02D
10958861,2021-03-23,Image sensors with in-pixel amplification circuitry,0,H04N
10957597,2021-03-23,Semiconductor substrate die sawing singulation systems and methods,0,H01L
10951411,2021-03-16,Methods and apparatus for a password-protected integrated circuit,0,B60R|G06F|H04L
10950534,2021-03-16,Through-substrate via structure and method of manufacture,0,H01L|H02M|H10D|H10F
10950503,2021-03-16,Method of separating electronic devices having a back layer and apparatus,0,B26F|H01L
10949375,2021-03-16,Methods and apparatus for an interface,1,G06F|H03K
10945081,2021-03-09,Low-latency streaming for CROS and BiCROS,1,H04L|H04N|H04R|H04W
10943886,2021-03-09,Methods of forming semiconductor packages with back side metal,2,H01L
10943855,2021-03-09,Electronic device packaging with galvanic isolation,0,H01L
10937763,2021-03-02,Semiconductor leadframes and packages with solder dams and related methods,0,H01L
10935999,2021-03-02,Load line circuit for voltage regulators,0,G05F|G06F|H03F
10931902,2021-02-23,Image sensors with non-rectilinear image pixel arrays,0,G02B|G06T|H04N|H10F
10930604,2021-02-23,Ultra-thin multichip power devices,1,H01L
10930524,2021-02-23,Semiconductor component and method of manufacture,0,H01L|H10D
10923604,2021-02-16,Termination structure for insulated gate semiconductor device and method,0,H01L|H10D
10917588,2021-02-09,Imaging sensors with per-pixel control,0,H04N
10916485,2021-02-09,Molded wafer level packaging,0,H01L
10916474,2021-02-09,Method of reducing residual contamination in singulated semiconductor die,4,H01L
10911094,2021-02-02,Chirp sequence synthesis in a dynamic distribution network,0,G01S|H04B|H04L
10910421,2021-02-02,Molded image sensor chip scale packages and related methods,1,H01L|H10F
10910297,2021-02-02,Package including multiple semiconductor devices,0,H01L|H10D
10908669,2021-02-02,Methods and apparatus for power management of a memory cell,0,G06F|G11C|Y02D
