0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/Warre/lab_6.2/lab_6.2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1729740660,verilog,,,,clk_wiz_0,,uvm,../../../../lab_6.2.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Warre/lab_6.2/lab_6.2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1729740659,verilog,,C:/Users/Warre/lab_6.2/lab_6.2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,uvm,../../../../lab_6.2.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Warre/lab_6.2/lab_6.2.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v,1729740460,verilog,,C:/Users/Warre/lab_6.2/lab_6.2.gen/sources_1/ip/hdmi_tx_0/hdl/serdes_10_to_1.v,,encode,,uvm,../../../../lab_6.2.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Warre/lab_6.2/lab_6.2.gen/sources_1/ip/hdmi_tx_0/hdl/hdmi_tx_v1_0.v,1729740460,verilog,,C:/Users/Warre/lab_6.2/lab_6.2.gen/sources_1/ip/hdmi_tx_0/sim/hdmi_tx_0.v,,hdmi_tx_v1_0,,uvm,../../../../lab_6.2.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Warre/lab_6.2/lab_6.2.gen/sources_1/ip/hdmi_tx_0/hdl/serdes_10_to_1.v,1729740460,verilog,,C:/Users/Warre/lab_6.2/lab_6.2.gen/sources_1/ip/hdmi_tx_0/hdl/srldelay.v,,serdes_10_to_1,,uvm,../../../../lab_6.2.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Warre/lab_6.2/lab_6.2.gen/sources_1/ip/hdmi_tx_0/hdl/srldelay.v,1729740460,verilog,,C:/Users/Warre/lab_6.2/lab_6.2.gen/sources_1/ip/hdmi_tx_0/hdl/hdmi_tx_v1_0.v,,srldelay,,uvm,../../../../lab_6.2.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Warre/lab_6.2/lab_6.2.gen/sources_1/ip/hdmi_tx_0/sim/hdmi_tx_0.v,1729740460,verilog,,C:/Users/Warre/lab_6.2/lab_6.2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,,hdmi_tx_0,,uvm,../../../../lab_6.2.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Warre/lab_6.2/lab_6.2.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
C:/Users/Warre/lab_6.2/lab_6.2.srcs/sources_1/imports/design_source/Color_Mapper.sv,1729735856,systemVerilog,,C:/Users/Warre/lab_6.2/lab_6.2.srcs/sources_1/imports/design_source/VGA_controller.sv,,color_mapper,,uvm,../../../../lab_6.2.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Warre/lab_6.2/lab_6.2.srcs/sources_1/imports/design_source/VGA_controller.sv,1729735856,systemVerilog,,C:/Users/Warre/lab_6.2/lab_6.2.srcs/sources_1/imports/design_source/ball.sv,,vga_controller,,uvm,../../../../lab_6.2.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Warre/lab_6.2/lab_6.2.srcs/sources_1/imports/design_source/ball.sv,1729735856,systemVerilog,,C:/Users/Warre/lab_6.2/lab_6.2.srcs/sources_1/imports/design_source/hex_driver.sv,,ball,,uvm,../../../../lab_6.2.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Warre/lab_6.2/lab_6.2.srcs/sources_1/imports/design_source/hex_driver.sv,1729735856,systemVerilog,,C:/Users/Warre/lab_6.2/lab_6.2.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv,,hex_driver,,uvm,../../../../lab_6.2.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Warre/lab_6.2/lab_6.2.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv,1729735856,systemVerilog,,,,mb_usb_hdmi_top,,uvm,../../../../lab_6.2.gen/sources_1/ip/clk_wiz_0,,,,,
