===== Simulator configuration =====
BLOCKSIZE:		 32
L1_SIZE:		 1024
L1_ASSOC:		 4
L2_SIZE:		 4096
L2_ASSOC:		 8
REPLACEMENT POLICY:	 LRU
INCLUSION PROPERTY:	 inclusive
trace_file:		 ./traces/gcc_trace.txt
===== L1 contents =====
Set 	0:		400314    40051a D  7b0339 D  400013    
Set 	1:		400013    4002a6 D  40051a D  400382 D  
Set 	2:		400446 D  400013    400482    40051a D  
Set 	3:		400357    400358 D  400314    400013    
Set 	4:		4002f4 D  40031f D  4001f2    40031e D  
Set 	5:		4001f4    400314    400012    4002f4    
Set 	6:		400012    4001f2    400275    40051a    
Set 	7:		400012    400358    4003f1 D  400519 D  
===== L2 contents =====
Set 	0:		2001d1 D  20018a    2001ab    20028e D  2001cf    200198 D  20017a D  20028d D  
Set 	1:		2001c1    200198 D  2000fb    20028e D  200153 D  20028d D  20013b    2001d1 D  
Set 	2:		200241    200149    2001c1    200223 D  20018a    20028d D  20013b    200198 D  
Set 	3:		2001b0 D  20028c D  20028d D  20028e D  2001bd D  2001c1 D  2001ac    20018a    
Set 	4:		20028e D  20023f    20018a    20028d D  200149    20018f D  20017a D  2000f9    
Set 	5:		2000fa    2001b2 D  20028d D  20018a    20023f    200009    20017a    20028e D  
Set 	6:		200009    2001b2 D  2000f9    2001ac D  20023f    20018a    20028d D  2001ad D  
Set 	7:		20023f    200009    2001b2 D  2001f6 D  2001ac    200149    20028d D  2000fa    
Set 	8:		20023f    2000f9    200149    3d819c D  2001b2 D  20017b D  2000fa    200009    
Set 	9:		3d819c D  2001b2 D  2001aa    20028d D  200009    2000f9    20023f    2000fa    
Set 	10:		2001aa    20023f    200009    2001ab D  200214 D  20028d D  2001fc D  2000fa    
Set 	11:		20013a    20028c D  2001aa    200009    20023f    2001ab    20028d D  200214 D  
Set 	12:		20028d D  2001f2    20018a D  20023f    20018f    2001aa    2001ab    20013a    
Set 	13:		2001fe D  2001b2 D  2001ab D  20028d D  20013a    2001b3 D  20018d D  20028c D  
Set 	14:		20028d D  2001a7 D  2001fd D  20018d D  20028c D  2001b2 D  20013a    2001ad D  
Set 	15:		20028c    20018d D  2001a9 D  200197 D  20028d D  200222 D  20013a    2001f8 D  
===== Simulation results (raw) =====
a. number of L1 reads:          63640
b. number of L1 read misses:    8481
c. number of L1 writes:         36360
d. number of L1 write misses:   5828
e. L1 miss rate:                0.143090
f. number of L1 writebacks:     6687
g. number of L2 reads:          14309
h. number of L2 read misses:    5408
i. number of L2 writes:         6687
j. number of L2 write misses:   0
k. L2 miss rate:                0.377944
l. number of L2 writebacks:     3021
m. total memory traffic:        8453
