library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity alu_4bits is

	port
	( a : in std_logic_vector(3 downto 0);
	  b : in std_logic_vector(3 downto 0);
	  sel : in std_logic_vector(1 downto 0);
	  y   : out std_logic_vector(3 downto 0)

	);

end entity;
