
---------- Begin Simulation Statistics ----------
final_tick                               516810674500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  78965                       # Simulator instruction rate (inst/s)
host_mem_usage                                 671200                       # Number of bytes of host memory used
host_op_rate                                   145937                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1266.38                       # Real time elapsed on the host
host_tick_rate                              408099914                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     184812628                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.516811                       # Number of seconds simulated
sim_ticks                                516810674500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     184812628                       # Number of ops (including micro ops) committed
system.cpu.cpi                              10.336213                       # CPI: cycles per instruction
system.cpu.discardedOps                          3820                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       811407432                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.096747                       # IPC: instructions per cycle
system.cpu.numCycles                       1033621349                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                98417144     53.25%     53.25% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114667      0.06%     53.31% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       5      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                2      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::MemRead                1305605      0.71%     54.02% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84975205     45.98%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184812628                       # Class of committed instruction
system.cpu.tickCycles                       222213917                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5267523                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10568455                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           25                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5299318                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          700                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10600303                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            700                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10731418                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10723550                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1282                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10724101                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10722944                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.989211                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2620                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             124                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  5                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              119                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           82                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     75599567                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         75599567                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     75599595                       # number of overall hits
system.cpu.dcache.overall_hits::total        75599595                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10597862                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10597862                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10597880                       # number of overall misses
system.cpu.dcache.overall_misses::total      10597880                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 882759252500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 882759252500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 882759252500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 882759252500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86197429                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86197429                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86197475                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86197475                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.122949                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.122949                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.122949                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.122949                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 83295.975405                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 83295.975405                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 83295.833931                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 83295.833931                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5299072                       # number of writebacks
system.cpu.dcache.writebacks::total           5299072                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      5297609                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5297609                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      5297609                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5297609                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      5300253                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5300253                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      5300267                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5300267                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 434870619500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 434870619500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 434871770500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 434871770500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.061490                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.061490                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.061490                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.061490                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 82047.143693                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82047.143693                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 82047.144134                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82047.144134                       # average overall mshr miss latency
system.cpu.dcache.replacements                5299245                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1266403                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1266403                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          216                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           216                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     16992500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     16992500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1266619                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1266619                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000171                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000171                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78668.981481                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78668.981481                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          205                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          205                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     15905500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     15905500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000162                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000162                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77587.804878                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77587.804878                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     74333164                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       74333164                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     10597646                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10597646                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 882742260000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 882742260000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84930810                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84930810                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.124780                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124780                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83296.069712                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83296.069712                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      5297598                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5297598                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      5300048                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5300048                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 434854714000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 434854714000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062404                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062404                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82047.316175                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82047.316175                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           28                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            28                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           18                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           18                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           46                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           46                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.391304                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.391304                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           14                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           14                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1151000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1151000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.304348                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.304348                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 82214.285714                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 82214.285714                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           48                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           48                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       200000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       200000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           50                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           50                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.040000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.040000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       100000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       100000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       198000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       198000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.040000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.040000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        99000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        99000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           50                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           50                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 516810674500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.504052                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            80899962                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5300269                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.263369                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            195500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.504052                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999516                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999516                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          920                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         177695419                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        177695419                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 516810674500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 516810674500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 516810674500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45696489                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            1306963                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            169202                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     32462462                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32462462                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32462462                       # number of overall hits
system.cpu.icache.overall_hits::total        32462462                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          716                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            716                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          716                       # number of overall misses
system.cpu.icache.overall_misses::total           716                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     58399500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     58399500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     58399500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     58399500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32463178                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32463178                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32463178                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32463178                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000022                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000022                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000022                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000022                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 81563.547486                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81563.547486                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 81563.547486                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81563.547486                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           73                       # number of writebacks
system.cpu.icache.writebacks::total                73                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          716                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          716                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          716                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          716                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     57683500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     57683500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     57683500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     57683500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80563.547486                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80563.547486                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80563.547486                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80563.547486                       # average overall mshr miss latency
system.cpu.icache.replacements                     73                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32462462                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32462462                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          716                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           716                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     58399500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     58399500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32463178                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32463178                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 81563.547486                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81563.547486                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          716                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          716                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     57683500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     57683500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80563.547486                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80563.547486                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 516810674500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           543.424479                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32463178                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               716                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          45339.634078                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   543.424479                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.530688                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.530688                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          643                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          643                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.627930                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         129853428                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        129853428                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 516810674500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 516810674500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 516810674500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 516810674500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  184812628                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    6                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   43                       # number of demand (read+write) hits
system.l2.demand_hits::total                       49                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   6                       # number of overall hits
system.l2.overall_hits::.cpu.data                  43                       # number of overall hits
system.l2.overall_hits::total                      49                       # number of overall hits
system.l2.demand_misses::.cpu.inst                710                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            5300226                       # number of demand (read+write) misses
system.l2.demand_misses::total                5300936                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               710                       # number of overall misses
system.l2.overall_misses::.cpu.data           5300226                       # number of overall misses
system.l2.overall_misses::total               5300936                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     56541500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 426921089000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     426977630500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     56541500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 426921089000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    426977630500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              716                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          5300269                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5300985                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             716                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         5300269                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5300985                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.991620                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999992                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999991                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.991620                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999992                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999991                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79635.915493                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80547.714192                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80547.592067                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79635.915493                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80547.714192                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80547.592067                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5267302                       # number of writebacks
system.l2.writebacks::total                   5267302                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           710                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       5300224                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5300934                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          710                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      5300224                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5300934                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     49441500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 373918714500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 373968156000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     49441500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 373918714500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 373968156000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.991620                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999992                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999990                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.991620                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999992                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999990                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69635.915493                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70547.719210                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70547.597084                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69635.915493                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70547.719210                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70547.597084                       # average overall mshr miss latency
system.l2.replacements                        5268221                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5299072                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5299072                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5299072                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5299072                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           71                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               71                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           71                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           71                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    12                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         5300036                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5300036                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 426904514000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  426904514000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       5300048                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5300048                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80547.474395                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80547.474395                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      5300036                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5300036                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 373904154000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 373904154000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70547.474395                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70547.474395                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              6                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  6                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          710                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              710                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     56541500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     56541500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          716                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            716                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.991620                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.991620                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79635.915493                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79635.915493                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          710                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          710                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     49441500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     49441500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.991620                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.991620                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69635.915493                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69635.915493                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            31                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                31                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          190                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             190                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     16575000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     16575000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          221                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           221                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.859729                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.859729                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87236.842105                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87236.842105                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          188                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          188                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     14560500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     14560500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.850679                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.850679                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77449.468085                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77449.468085                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 516810674500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32543.850126                       # Cycle average of tags in use
system.l2.tags.total_refs                    10600276                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5300989                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999679                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.302679                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         5.415312                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32538.132134                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000165                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.992985                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993159                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          926                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         9269                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        22469                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  90103213                       # Number of tag accesses
system.l2.tags.data_accesses                 90103213                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 516810674500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5267302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       710.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5300224.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000554900500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       329158                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       329158                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15661881                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4947906                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5300934                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5267302                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5300934                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5267302                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.86                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5300934                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5267302                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5300090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 326808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 329159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 329161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 329160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 329160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 329160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 329170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 329164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 331724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 329160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 329158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 329162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 329160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 329158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 329163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 329158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       329158                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.104503                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.005511                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     50.311045                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       329156    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-29695            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        329158                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       329158                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.002276                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.002087                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.082407                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           328906     99.92%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.00%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                3      0.00%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              247      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        329158                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               339259776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            337107328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    656.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    652.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  516810658000                       # Total gap between requests
system.mem_ctrls.avgGap                      48902.26                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        45440                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    339214336                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    337105728                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 87923.880527355490                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 656360932.034115791321                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 652280892.468292117119                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          710                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5300224                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5267302                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     20363750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 157859723750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 12650443295000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28681.34                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29783.59                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2401693.18                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        45440                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    339214336                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     339259776                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        45440                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        45440                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    337107328                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    337107328                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          710                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      5300224                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        5300934                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      5267302                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       5267302                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        87924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    656360932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        656448856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        87924                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        87924                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    652283988                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       652283988                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    652283988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        87924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    656360932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1308732844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5300934                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5267277                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       331298                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       331363                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       331154                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       331272                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       331429                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       331547                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       331405                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       331336                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       331379                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       331357                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       331213                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       331263                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       331191                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       331161                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       331271                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       331295                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       329206                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       329198                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       329070                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       329161                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       329332                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       329420                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       329322                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       329264                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       329274                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       329261                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       329124                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       329088                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       329088                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       329089                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       329166                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       329214                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             58487575000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26504670000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       157880087500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11033.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29783.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4868284                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4892269                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.84                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.88                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       807656                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   837.441921                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   714.059173                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   311.006341                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        32391      4.01%      4.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        43334      5.37%      9.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        30012      3.72%     13.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        31381      3.89%     16.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        40751      5.05%     22.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        27394      3.39%     25.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        25573      3.17%     28.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        50232      6.22%     34.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       526588     65.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       807656                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             339259776                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          337105728                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              656.448856                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              652.280892                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   10.22                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               5.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 516810674500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      2883867420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1532804295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18926740560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13749339060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 40796115360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 123912754290                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  94107716640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  295909337625                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   572.568161                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 240818520500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  17257240000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 258734914000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      2882810700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      1532250225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18921928200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13745846880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 40796115360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 123908158950                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  94111586400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  295898696715                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   572.547572                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 240828503500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  17257240000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 258724931000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 516810674500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                898                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5267302                       # Transaction distribution
system.membus.trans_dist::CleanEvict              219                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5300036                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5300036                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           898                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     15869389                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               15869389                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    676367104                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               676367104                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5300934                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5300934    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5300934                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 516810674500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         31660514500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        27881995750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               937                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10566374                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           73                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1092                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5300048                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5300048                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           716                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          221                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1505                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     15899783                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              15901288                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        50496                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    678357824                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              678408320                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         5268221                       # Total snoops (count)
system.tol2bus.snoopTraffic                 337107328                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10569206                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000069                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008282                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10568481     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    725      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10569206                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 516810674500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        10599296500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1074000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7950404498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
