

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_layer_loop_1'
================================================================
* Date:           Sun Sep 28 11:43:50 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2315|     2315|  23.150 us|  23.150 us|  2315|  2315|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- layer_loop_1  |     2313|     2313|        13|          3|          1|   768|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 3, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.33>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%var = alloca i32 1"   --->   Operation 16 'alloca' 'var' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 17 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mean_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mean"   --->   Operation 19 'read' 'mean_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %i"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %var"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc9.i"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_7 = load i10 %i" [activation_accelerator.cpp:271]   --->   Operation 23 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.91ns)   --->   "%icmp_ln271 = icmp_eq  i10 %i_7, i10 768" [activation_accelerator.cpp:271]   --->   Operation 24 'icmp' 'icmp_ln271' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.78ns)   --->   "%add_ln271 = add i10 %i_7, i10 1" [activation_accelerator.cpp:271]   --->   Operation 26 'add' 'add_ln271' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln271 = br i1 %icmp_ln271, void %for.inc9.i.split, void %for.end11.i.exitStub" [activation_accelerator.cpp:271]   --->   Operation 27 'br' 'br_ln271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln271 = zext i10 %i_7" [activation_accelerator.cpp:271]   --->   Operation 28 'zext' 'zext_ln271' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%xt_addr = getelementptr i32 %xt, i64 0, i64 %zext_ln271" [activation_accelerator.cpp:273]   --->   Operation 29 'getelementptr' 'xt_addr' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.23ns)   --->   "%xt_load = load i10 %xt_addr" [activation_accelerator.cpp:273]   --->   Operation 30 'load' 'xt_load' <Predicate = (!icmp_ln271)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln271 = store i10 %add_ln271, i10 %i" [activation_accelerator.cpp:271]   --->   Operation 31 'store' 'store_ln271' <Predicate = (!icmp_ln271)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 32 [1/2] (1.23ns)   --->   "%xt_load = load i10 %xt_addr" [activation_accelerator.cpp:273]   --->   Operation 32 'load' 'xt_load' <Predicate = (!icmp_ln271)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 33 [4/4] (6.43ns)   --->   "%diff = fsub i32 %xt_load, i32 %mean_read" [activation_accelerator.cpp:273]   --->   Operation 33 'fsub' 'diff' <Predicate = (!icmp_ln271)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 34 [3/4] (6.43ns)   --->   "%diff = fsub i32 %xt_load, i32 %mean_read" [activation_accelerator.cpp:273]   --->   Operation 34 'fsub' 'diff' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 35 [2/4] (6.43ns)   --->   "%diff = fsub i32 %xt_load, i32 %mean_read" [activation_accelerator.cpp:273]   --->   Operation 35 'fsub' 'diff' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 36 [1/4] (6.43ns)   --->   "%diff = fsub i32 %xt_load, i32 %mean_read" [activation_accelerator.cpp:273]   --->   Operation 36 'fsub' 'diff' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 37 [3/3] (7.01ns)   --->   "%mul_i = fmul i32 %diff, i32 %diff" [activation_accelerator.cpp:274]   --->   Operation 37 'fmul' 'mul_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 38 [2/3] (7.01ns)   --->   "%mul_i = fmul i32 %diff, i32 %diff" [activation_accelerator.cpp:274]   --->   Operation 38 'fmul' 'mul_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 39 [1/3] (7.01ns)   --->   "%mul_i = fmul i32 %diff, i32 %diff" [activation_accelerator.cpp:274]   --->   Operation 39 'fmul' 'mul_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.89>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%var_load_1 = load i32 %var" [activation_accelerator.cpp:274]   --->   Operation 40 'load' 'var_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 41 [4/4] (4.89ns)   --->   "%var_1 = fadd i32 %var_load_1, i32 %mul_i" [activation_accelerator.cpp:274]   --->   Operation 41 'fadd' 'var_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%var_load = load i32 %var"   --->   Operation 49 'load' 'var_load' <Predicate = (icmp_ln271)> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %var_1_out, i32 %var_load"   --->   Operation 50 'write' 'write_ln0' <Predicate = (icmp_ln271)> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln271)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 4.89>
ST_11 : Operation 42 [3/4] (4.89ns)   --->   "%var_1 = fadd i32 %var_load_1, i32 %mul_i" [activation_accelerator.cpp:274]   --->   Operation 42 'fadd' 'var_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.89>
ST_12 : Operation 43 [2/4] (4.89ns)   --->   "%var_1 = fadd i32 %var_load_1, i32 %mul_i" [activation_accelerator.cpp:274]   --->   Operation 43 'fadd' 'var_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.32>
ST_13 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln272 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_26" [activation_accelerator.cpp:272]   --->   Operation 44 'specpipeline' 'specpipeline_ln272' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln269 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [activation_accelerator.cpp:269]   --->   Operation 45 'specloopname' 'specloopname_ln269' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 46 [1/4] (4.89ns)   --->   "%var_1 = fadd i32 %var_load_1, i32 %mul_i" [activation_accelerator.cpp:274]   --->   Operation 46 'fadd' 'var_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln271 = store i32 %var_1, i32 %var" [activation_accelerator.cpp:271]   --->   Operation 47 'store' 'store_ln271' <Predicate = true> <Delay = 0.42>
ST_13 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln271 = br void %for.inc9.i" [activation_accelerator.cpp:271]   --->   Operation 48 'br' 'br_ln271' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.34ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:271) on local variable 'i' [12]  (0 ns)
	'getelementptr' operation ('xt_addr', activation_accelerator.cpp:273) [22]  (0 ns)
	'load' operation ('xt_load', activation_accelerator.cpp:273) on array 'xt' [23]  (1.24 ns)
	blocking operation 0.102 ns on control path)

 <State 2>: 1.24ns
The critical path consists of the following:
	'load' operation ('xt_load', activation_accelerator.cpp:273) on array 'xt' [23]  (1.24 ns)

 <State 3>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('diff', activation_accelerator.cpp:273) [24]  (6.44 ns)

 <State 4>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('diff', activation_accelerator.cpp:273) [24]  (6.44 ns)

 <State 5>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('diff', activation_accelerator.cpp:273) [24]  (6.44 ns)

 <State 6>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('diff', activation_accelerator.cpp:273) [24]  (6.44 ns)

 <State 7>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i', activation_accelerator.cpp:274) [25]  (7.02 ns)

 <State 8>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i', activation_accelerator.cpp:274) [25]  (7.02 ns)

 <State 9>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i', activation_accelerator.cpp:274) [25]  (7.02 ns)

 <State 10>: 4.89ns
The critical path consists of the following:
	'load' operation ('var_load_1', activation_accelerator.cpp:274) on local variable 'var' [18]  (0 ns)
	'fadd' operation ('var', activation_accelerator.cpp:274) [26]  (4.89 ns)

 <State 11>: 4.89ns
The critical path consists of the following:
	'fadd' operation ('var', activation_accelerator.cpp:274) [26]  (4.89 ns)

 <State 12>: 4.89ns
The critical path consists of the following:
	'fadd' operation ('var', activation_accelerator.cpp:274) [26]  (4.89 ns)

 <State 13>: 5.32ns
The critical path consists of the following:
	'fadd' operation ('var', activation_accelerator.cpp:274) [26]  (4.89 ns)
	'store' operation ('store_ln271', activation_accelerator.cpp:271) of variable 'var', activation_accelerator.cpp:274 on local variable 'var' [28]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
