[INF:CM0023] Creating log file ../../build/regression/Selects/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<138> s<137> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<4> s<3> l<1:1> el<1:7>
n<t> u<3> t<StringConst> p<4> l<1:8> el<1:9>
n<> u<4> t<Module_ansi_header> p<132> c<2> s<23> l<1:1> el<1:10>
n<> u<5> t<Struct_keyword> p<6> l<3:11> el<3:17>
n<> u<6> t<Struct_union> p<15> c<5> s<7> l<3:11> el<3:17>
n<> u<7> t<Packed_keyword> p<15> s<14> l<3:18> el<3:24>
n<> u<8> t<IntVec_TypeLogic> p<9> l<4:5> el<4:10>
n<> u<9> t<Data_type> p<10> c<8> l<4:5> el<4:10>
n<> u<10> t<Data_type_or_void> p<14> c<9> s<13> l<4:5> el<4:10>
n<q> u<11> t<StringConst> p<12> l<4:18> el<4:19>
n<> u<12> t<Variable_decl_assignment> p<13> c<11> l<4:18> el<4:19>
n<> u<13> t<List_of_variable_decl_assignments> p<14> c<12> l<4:18> el<4:19>
n<> u<14> t<Struct_union_member> p<15> c<10> l<4:5> el<4:20>
n<> u<15> t<Data_type> p<17> c<6> s<16> l<3:11> el<5:4>
n<rstmgr_reg2hw_sw_rst_ctrl_n_mreg_t> u<16> t<StringConst> p<17> l<5:5> el<5:39>
n<> u<17> t<Type_declaration> p<18> c<15> l<3:3> el<5:40>
n<> u<18> t<Data_declaration> p<19> c<17> l<3:3> el<5:40>
n<> u<19> t<Package_or_generate_item_declaration> p<20> c<18> l<3:3> el<5:40>
n<> u<20> t<Module_or_generate_item_declaration> p<21> c<19> l<3:3> el<5:40>
n<> u<21> t<Module_common_item> p<22> c<20> l<3:3> el<5:40>
n<> u<22> t<Module_or_generate_item> p<23> c<21> l<3:3> el<5:40>
n<> u<23> t<Non_port_module_item> p<132> c<22> s<52> l<3:3> el<5:40>
n<> u<24> t<Struct_keyword> p<25> l<7:11> el<7:17>
n<> u<25> t<Struct_union> p<44> c<24> s<26> l<7:11> el<7:17>
n<> u<26> t<Packed_keyword> p<44> s<43> l<7:18> el<7:24>
n<rstmgr_reg2hw_sw_rst_ctrl_n_mreg_t> u<27> t<StringConst> p<38> s<37> l<8:5> el<8:39>
n<0> u<28> t<IntConst> p<29> l<8:41> el<8:42>
n<> u<29> t<Primary_literal> p<30> c<28> l<8:41> el<8:42>
n<> u<30> t<Constant_primary> p<31> c<29> l<8:41> el<8:42>
n<> u<31> t<Constant_expression> p<36> c<30> s<35> l<8:41> el<8:42>
n<0> u<32> t<IntConst> p<33> l<8:43> el<8:44>
n<> u<33> t<Primary_literal> p<34> c<32> l<8:43> el<8:44>
n<> u<34> t<Constant_primary> p<35> c<33> l<8:43> el<8:44>
n<> u<35> t<Constant_expression> p<36> c<34> l<8:43> el<8:44>
n<> u<36> t<Constant_range> p<37> c<31> l<8:41> el<8:44>
n<> u<37> t<Packed_dimension> p<38> c<36> l<8:40> el<8:45>
n<> u<38> t<Data_type> p<39> c<27> l<8:5> el<8:45>
n<> u<39> t<Data_type_or_void> p<43> c<38> s<42> l<8:5> el<8:45>
n<sw_rst_ctrl_n> u<40> t<StringConst> p<41> l<8:46> el<8:59>
n<> u<41> t<Variable_decl_assignment> p<42> c<40> l<8:46> el<8:59>
n<> u<42> t<List_of_variable_decl_assignments> p<43> c<41> l<8:46> el<8:59>
n<> u<43> t<Struct_union_member> p<44> c<39> l<8:5> el<8:60>
n<> u<44> t<Data_type> p<46> c<25> s<45> l<7:11> el<9:4>
n<rstmgr_reg2hw_t> u<45> t<StringConst> p<46> l<9:5> el<9:20>
n<> u<46> t<Type_declaration> p<47> c<44> l<7:3> el<9:21>
n<> u<47> t<Data_declaration> p<48> c<46> l<7:3> el<9:21>
n<> u<48> t<Package_or_generate_item_declaration> p<49> c<47> l<7:3> el<9:21>
n<> u<49> t<Module_or_generate_item_declaration> p<50> c<48> l<7:3> el<9:21>
n<> u<50> t<Module_common_item> p<51> c<49> l<7:3> el<9:21>
n<> u<51> t<Module_or_generate_item> p<52> c<50> l<7:3> el<9:21>
n<> u<52> t<Non_port_module_item> p<132> c<51> s<62> l<7:3> el<9:21>
n<rstmgr_reg2hw_t> u<53> t<StringConst> p<57> s<56> l<11:3> el<11:18>
n<reg2hw> u<54> t<StringConst> p<55> l<11:19> el<11:25>
n<> u<55> t<Net_decl_assignment> p<56> c<54> l<11:19> el<11:25>
n<> u<56> t<List_of_net_decl_assignments> p<57> c<55> l<11:19> el<11:25>
n<> u<57> t<Net_declaration> p<58> c<53> l<11:3> el<11:26>
n<> u<58> t<Package_or_generate_item_declaration> p<59> c<57> l<11:3> el<11:26>
n<> u<59> t<Module_or_generate_item_declaration> p<60> c<58> l<11:3> el<11:26>
n<> u<60> t<Module_common_item> p<61> c<59> l<11:3> el<11:26>
n<> u<61> t<Module_or_generate_item> p<62> c<60> l<11:3> el<11:26>
n<> u<62> t<Non_port_module_item> p<132> c<61> s<84> l<11:3> el<11:26>
n<rstmgr_reg2hw_sw_rst_ctrl_n_mreg_t> u<63> t<StringConst> p<74> s<73> l<12:3> el<12:37>
n<0> u<64> t<IntConst> p<65> l<12:39> el<12:40>
n<> u<65> t<Primary_literal> p<66> c<64> l<12:39> el<12:40>
n<> u<66> t<Constant_primary> p<67> c<65> l<12:39> el<12:40>
n<> u<67> t<Constant_expression> p<72> c<66> s<71> l<12:39> el<12:40>
n<0> u<68> t<IntConst> p<69> l<12:41> el<12:42>
n<> u<69> t<Primary_literal> p<70> c<68> l<12:41> el<12:42>
n<> u<70> t<Constant_primary> p<71> c<69> l<12:41> el<12:42>
n<> u<71> t<Constant_expression> p<72> c<70> l<12:41> el<12:42>
n<> u<72> t<Constant_range> p<73> c<67> l<12:39> el<12:42>
n<> u<73> t<Packed_dimension> p<74> c<72> l<12:38> el<12:43>
n<> u<74> t<Data_type> p<78> c<63> s<77> l<12:3> el<12:43>
n<sw_rst_ctrl_n> u<75> t<StringConst> p<76> l<12:44> el<12:57>
n<> u<76> t<Variable_decl_assignment> p<77> c<75> l<12:44> el<12:57>
n<> u<77> t<List_of_variable_decl_assignments> p<78> c<76> l<12:44> el<12:57>
n<> u<78> t<Variable_declaration> p<79> c<74> l<12:3> el<12:58>
n<> u<79> t<Data_declaration> p<80> c<78> l<12:3> el<12:58>
n<> u<80> t<Package_or_generate_item_declaration> p<81> c<79> l<12:3> el<12:58>
n<> u<81> t<Module_or_generate_item_declaration> p<82> c<80> l<12:3> el<12:58>
n<> u<82> t<Module_common_item> p<83> c<81> l<12:3> el<12:58>
n<> u<83> t<Module_or_generate_item> p<84> c<82> l<12:3> el<12:58>
n<> u<84> t<Non_port_module_item> p<132> c<83> s<108> l<12:3> el<12:58>
n<> u<85> t<IntVec_TypeLogic> p<86> l<14:3> el<14:8>
n<> u<86> t<Data_type> p<102> c<85> s<101> l<14:3> el<14:8>
n<X> u<87> t<StringConst> p<100> s<99> l<14:9> el<14:10>
n<reg2hw> u<88> t<StringConst> p<97> s<89> l<14:13> el<14:19>
n<sw_rst_ctrl_n> u<89> t<StringConst> p<97> s<93> l<14:20> el<14:33>
n<0> u<90> t<IntConst> p<91> l<14:34> el<14:35>
n<> u<91> t<Primary_literal> p<92> c<90> l<14:34> el<14:35>
n<> u<92> t<Constant_primary> p<93> c<91> l<14:34> el<14:35>
n<> u<93> t<Constant_expression> p<97> c<92> s<94> l<14:34> el<14:35>
n<q> u<94> t<StringConst> p<97> s<96> l<14:37> el<14:38>
n<> u<95> t<Bit_select> p<96> l<14:38> el<14:38>
n<> u<96> t<Select> p<97> c<95> l<14:38> el<14:38>
n<> u<97> t<Complex_func_call> p<98> c<88> l<14:13> el<14:38>
n<> u<98> t<Primary> p<99> c<97> l<14:13> el<14:38>
n<> u<99> t<Expression> p<100> c<98> l<14:13> el<14:38>
n<> u<100> t<Variable_decl_assignment> p<101> c<87> l<14:9> el<14:38>
n<> u<101> t<List_of_variable_decl_assignments> p<102> c<100> l<14:9> el<14:38>
n<> u<102> t<Variable_declaration> p<103> c<86> l<14:3> el<14:39>
n<> u<103> t<Data_declaration> p<104> c<102> l<14:3> el<14:39>
n<> u<104> t<Package_or_generate_item_declaration> p<105> c<103> l<14:3> el<14:39>
n<> u<105> t<Module_or_generate_item_declaration> p<106> c<104> l<14:3> el<14:39>
n<> u<106> t<Module_common_item> p<107> c<105> l<14:3> el<14:39>
n<> u<107> t<Module_or_generate_item> p<108> c<106> l<14:3> el<14:39>
n<> u<108> t<Non_port_module_item> p<132> c<107> s<131> l<14:3> el<14:39>
n<> u<109> t<IntVec_TypeLogic> p<110> l<15:3> el<15:8>
n<> u<110> t<Data_type> p<125> c<109> s<124> l<15:3> el<15:8>
n<Y> u<111> t<StringConst> p<123> s<122> l<15:9> el<15:10>
n<sw_rst_ctrl_n> u<112> t<StringConst> p<120> s<116> l<15:13> el<15:26>
n<0> u<113> t<IntConst> p<114> l<15:27> el<15:28>
n<> u<114> t<Primary_literal> p<115> c<113> l<15:27> el<15:28>
n<> u<115> t<Constant_primary> p<116> c<114> l<15:27> el<15:28>
n<> u<116> t<Constant_expression> p<120> c<115> s<117> l<15:27> el<15:28>
n<q> u<117> t<StringConst> p<120> s<119> l<15:30> el<15:31>
n<> u<118> t<Bit_select> p<119> l<15:31> el<15:31>
n<> u<119> t<Select> p<120> c<118> l<15:31> el<15:31>
n<> u<120> t<Complex_func_call> p<121> c<112> l<15:13> el<15:31>
n<> u<121> t<Primary> p<122> c<120> l<15:13> el<15:31>
n<> u<122> t<Expression> p<123> c<121> l<15:13> el<15:31>
n<> u<123> t<Variable_decl_assignment> p<124> c<111> l<15:9> el<15:31>
n<> u<124> t<List_of_variable_decl_assignments> p<125> c<123> l<15:9> el<15:31>
n<> u<125> t<Variable_declaration> p<126> c<110> l<15:3> el<15:32>
n<> u<126> t<Data_declaration> p<127> c<125> l<15:3> el<15:32>
n<> u<127> t<Package_or_generate_item_declaration> p<128> c<126> l<15:3> el<15:32>
n<> u<128> t<Module_or_generate_item_declaration> p<129> c<127> l<15:3> el<15:32>
n<> u<129> t<Module_common_item> p<130> c<128> l<15:3> el<15:32>
n<> u<130> t<Module_or_generate_item> p<131> c<129> l<15:3> el<15:32>
n<> u<131> t<Non_port_module_item> p<132> c<130> l<15:3> el<15:32>
n<> u<132> t<Module_declaration> p<133> c<4> l<1:1> el<16:10>
n<> u<133> t<Description> p<137> c<132> s<136> l<1:1> el<16:10>
n<> u<134> t<Package_or_generate_item_declaration> p<135> l<16:10> el<16:11>
n<> u<135> t<Package_item> p<136> c<134> l<16:10> el<16:11>
n<> u<136> t<Description> p<137> c<135> l<16:10> el<16:11>
n<> u<137> t<Source_text> p<138> c<133> l<1:1> el<16:11>
n<> u<138> t<Top_level_rule> c<1> l<1:1> el<17:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "t".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@t".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@t".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/Selects/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/Selects/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/Selects/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@t)
|vpiElaborated:1
|vpiName:work@t
|uhdmallModules:
\_module: work@t (work@t), file:dut.sv, line:1:1, endln:16:10
  |vpiParent:
  \_design: (work@t)
  |vpiFullName:work@t
  |vpiTypedef:
  \_struct_typespec: (rstmgr_reg2hw_sw_rst_ctrl_n_mreg_t), line:3:11, endln:3:17
    |vpiParent:
    \_module: work@t (work@t), file:dut.sv, line:1:1, endln:16:10
    |vpiName:rstmgr_reg2hw_sw_rst_ctrl_n_mreg_t
    |vpiInstance:
    \_module: work@t (work@t), file:dut.sv, line:1:1, endln:16:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (q), line:4:18, endln:4:19
      |vpiParent:
      \_struct_typespec: (rstmgr_reg2hw_sw_rst_ctrl_n_mreg_t), line:3:11, endln:3:17
      |vpiName:q
      |vpiTypespec:
      \_logic_typespec: , line:4:5, endln:4:10
        |vpiParent:
        \_typespec_member: (q), line:4:18, endln:4:19
      |vpiRefFile:dut.sv
      |vpiRefLineNo:4
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:4
      |vpiRefEndColumnNo:10
  |vpiTypedef:
  \_struct_typespec: (rstmgr_reg2hw_t), line:7:11, endln:7:17
    |vpiParent:
    \_module: work@t (work@t), file:dut.sv, line:1:1, endln:16:10
    |vpiName:rstmgr_reg2hw_t
    |vpiInstance:
    \_module: work@t (work@t), file:dut.sv, line:1:1, endln:16:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (sw_rst_ctrl_n), line:8:46, endln:8:59
      |vpiParent:
      \_struct_typespec: (rstmgr_reg2hw_t), line:7:11, endln:7:17
      |vpiName:sw_rst_ctrl_n
      |vpiTypespec:
      \_packed_array_typespec: , line:8:5, endln:8:39
        |vpiParent:
        \_typespec_member: (sw_rst_ctrl_n), line:8:46, endln:8:59
        |vpiRange:
        \_range: , line:8:40, endln:8:45
          |vpiParent:
          \_struct_typespec: (rstmgr_reg2hw_t), line:7:11, endln:7:17
          |vpiLeftRange:
          \_constant: , line:8:41, endln:8:42
            |vpiParent:
            \_range: , line:8:40, endln:8:45
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:8:43, endln:8:44
            |vpiParent:
            \_range: , line:8:40, endln:8:45
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiElemTypespec:
        \_struct_typespec: (rstmgr_reg2hw_sw_rst_ctrl_n_mreg_t), line:3:11, endln:3:17
      |vpiRefFile:dut.sv
      |vpiRefLineNo:8
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:8
      |vpiRefEndColumnNo:45
  |vpiDefName:work@t
  |vpiNet:
  \_logic_net: (work@t.reg2hw), line:11:19, endln:11:25
    |vpiParent:
    \_module: work@t (work@t), file:dut.sv, line:1:1, endln:16:10
    |vpiName:reg2hw
    |vpiFullName:work@t.reg2hw
  |vpiNet:
  \_logic_net: (work@t.sw_rst_ctrl_n), line:12:44, endln:12:57
    |vpiParent:
    \_module: work@t (work@t), file:dut.sv, line:1:1, endln:16:10
    |vpiName:sw_rst_ctrl_n
    |vpiFullName:work@t.sw_rst_ctrl_n
  |vpiNet:
  \_logic_net: (work@t.X), line:14:9, endln:14:10
    |vpiParent:
    \_module: work@t (work@t), file:dut.sv, line:1:1, endln:16:10
    |vpiName:X
    |vpiFullName:work@t.X
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@t.Y), line:15:9, endln:15:10
    |vpiParent:
    \_module: work@t (work@t), file:dut.sv, line:1:1, endln:16:10
    |vpiName:Y
    |vpiFullName:work@t.Y
    |vpiNetType:36
|uhdmtopModules:
\_module: work@t (work@t), file:dut.sv, line:1:1, endln:16:10
  |vpiName:work@t
  |vpiVariables:
  \_struct_var: (work@t.reg2hw), line:11:19, endln:11:25
    |vpiParent:
    \_module: work@t (work@t), file:dut.sv, line:1:1, endln:16:10
    |vpiTypespec:
    \_struct_typespec: (rstmgr_reg2hw_t), line:7:11, endln:7:17
    |vpiName:reg2hw
    |vpiFullName:work@t.reg2hw
    |vpiVisibility:1
  |vpiVariables:
  \_packed_array_var: (work@t.sw_rst_ctrl_n), line:12:44, endln:12:57
    |vpiParent:
    \_module: work@t (work@t), file:dut.sv, line:1:1, endln:16:10
    |vpiName:sw_rst_ctrl_n
    |vpiFullName:work@t.sw_rst_ctrl_n
    |vpiVisibility:1
    |vpiRange:
    \_range: , line:12:38, endln:12:43
      |vpiLeftRange:
      \_constant: , line:12:39, endln:12:40
        |vpiParent:
        \_range: , line:12:38, endln:12:43
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:12:41, endln:12:42
        |vpiParent:
        \_range: , line:12:38, endln:12:43
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElement:
    \_struct_var: (work@t.sw_rst_ctrl_n)
      |vpiParent:
      \_packed_array_var: (work@t.sw_rst_ctrl_n), line:12:44, endln:12:57
      |vpiTypespec:
      \_struct_typespec: (rstmgr_reg2hw_sw_rst_ctrl_n_mreg_t), line:3:11, endln:3:17
      |vpiFullName:work@t.sw_rst_ctrl_n
  |vpiVariables:
  \_logic_var: (work@t.X), line:14:9, endln:14:38
    |vpiParent:
    \_module: work@t (work@t), file:dut.sv, line:1:1, endln:16:10
    |vpiTypespec:
    \_logic_typespec: , line:14:3, endln:14:8
    |vpiName:X
    |vpiFullName:work@t.X
    |vpiVisibility:1
    |vpiExpr:
    \_hier_path: (reg2hw.sw_rst_ctrl_n[0].q), line:14:13, endln:14:38
      |vpiName:reg2hw.sw_rst_ctrl_n[0].q
      |vpiActual:
      \_ref_obj: (reg2hw), line:14:13, endln:14:19
        |vpiParent:
        \_hier_path: (reg2hw.sw_rst_ctrl_n[0].q), line:14:13, endln:14:38
        |vpiName:reg2hw
        |vpiActual:
        \_struct_var: (work@t.reg2hw), line:11:19, endln:11:25
      |vpiActual:
      \_bit_select: (sw_rst_ctrl_n), line:14:20, endln:14:33
        |vpiParent:
        \_hier_path: (reg2hw.sw_rst_ctrl_n[0].q), line:14:13, endln:14:38
        |vpiName:sw_rst_ctrl_n
        |vpiIndex:
        \_constant: , line:14:34, endln:14:35
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiActual:
      \_ref_obj: (q), line:14:37, endln:14:38
        |vpiName:q
  |vpiVariables:
  \_logic_var: (work@t.Y), line:15:9, endln:15:31
    |vpiParent:
    \_module: work@t (work@t), file:dut.sv, line:1:1, endln:16:10
    |vpiTypespec:
    \_logic_typespec: , line:15:3, endln:15:8
    |vpiName:Y
    |vpiFullName:work@t.Y
    |vpiVisibility:1
    |vpiExpr:
    \_hier_path: (sw_rst_ctrl_n[0].q), line:15:13, endln:15:31
      |vpiName:sw_rst_ctrl_n[0].q
      |vpiActual:
      \_bit_select: (sw_rst_ctrl_n), line:15:13, endln:15:26
        |vpiParent:
        \_hier_path: (sw_rst_ctrl_n[0].q), line:15:13, endln:15:31
        |vpiName:sw_rst_ctrl_n
        |vpiIndex:
        \_constant: , line:15:27, endln:15:28
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiActual:
      \_ref_obj: (q), line:15:30, endln:15:31
        |vpiName:q
  |vpiTypedef:
  \_struct_typespec: (rstmgr_reg2hw_sw_rst_ctrl_n_mreg_t), line:3:11, endln:3:17
  |vpiTypedef:
  \_struct_typespec: (rstmgr_reg2hw_t), line:7:11, endln:7:17
  |vpiDefName:work@t
  |vpiTop:1
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/Selects/dut.sv | ${SURELOG_DIR}/build/regression/Selects/roundtrip/dut_000.sv | 4 | 16 | 

