<!DOCTYPE html>
<html>
  <meta http-equiv="content-type" content="text/html; charset=UTF-8"/>
  <head>
<!-- INTEL CONFIDENTIAL
 -->
<!-- 
 -->
<!-- Copyright 2024 Intel Corporation All Rights Reserved.
 -->
<!-- 
 -->
<!-- The source code contained or described herein and all documents related
 -->
<!-- to the source code ("Material") are owned by Intel Corporation or its
 -->
<!-- suppliers or licensors. Title to the Material remains with Intel
 -->
<!-- Corporation or its suppliers and licensors. The Material contains trade
 -->
<!-- secrets and proprietary and confidential information of Intel or its
 -->
<!-- suppliers and licensors. The Material is protected by worldwide copyright
 -->
<!-- and trade secret laws and treaty provisions. No part of the Material may
 -->
<!-- be used, copied, reproduced, modified, published, uploaded, posted,
 -->
<!-- transmitted, distributed, or disclosed in any way without Intel's prior
 -->
<!-- express written permission.
 -->
<!-- 
 -->
<!-- No license under any patent, copyright, trade secret or other intellectual
 -->
<!-- property right is granted to or conferred upon you by disclosure or
 -->
<!-- delivery of the Materials, either expressly, by implication, inducement,
 -->
<!-- estoppel or otherwise. Any license under such intellectual property rights
 -->
<!-- must be express and approved by Intel in writing. -->
<!--  -->
    <title>Registers in AddressMap abc_soc_top/dlnk/jesdabc2/pipe_phy_1x4lane_map/pipe_phy_VERSA/versa_PMA0/PMA_TXPLLCFGLOADER_Q1/PMA_TXPLLCFGLOADER_regs</title>

    <!-- Default style sheet -->
    <style type="text/css">
      body        { font-family:Verdana,Helvetica,sans-serif; }
      th          { background:#E0C0C0; }
      td          { padding:0px 8px; border-width:1px; border-style:solid; border-color:black; }
      td.unboxed  { border-style:none; }
      ul          { list-style-type:disc; }
      code        { white-space:pre;font-family:monospace;display:block;font-size:1.3em; }
      code.tree   { display:inline;font-size:medium; }
      .namsp       { font-weight:bold; }
      .namprim     { font-style:italic; }
      .signature   { white-space:pre;font-family:monospace;display:left;font-size:1.1em; }
      .msgerror   { color:#FF0000; }
      .msgwarng   { color:#CC8800; }
      .boxed      { border-width:1px; border-style:solid; }
      .unboxed    { border-width:1px; }
      .tblcoll    { border-collapse:collapse; }
      .regname    { font-size:larger; font-weight:bold; }
      .regunalloc { background:#EEEEEE; }
      .sdescmap   { font-style:italic; }
      .sdescdet   { font-style:italic; font-weight:bold; }
      .ldescdet   { font-size:smaller; }
      .addr       { font-family:monospace; font-size:larger; }
      .agent      { font-size:smaller; }
      .fldview    { font-size:larger; }
      .flddesc    { background:#FFF0B0; }
      .tabrh      { background:#E0C0C0; }
      .tabry      { background:#FFF2CC; }
      .tabryd     { background:#EFD2AC; }
      .tabrb      { background:#DEEAFA; }
      .tabrbd     { background:#BECAEA; }
      .tabrt      { background:#ADD9FF; }
      .tabrtd     { background:#8DB9EF; }
      .tabrg      { background:#C6F8CC; }
      .tabrgl     { background:#D6FFDC; }
      .tabrv      { background:#E0E4FE; }
      .tabrs      { background:#DDDDDD; }
      .fldpos     { background:#E0E0E0; text-align:center; font-weight:bold; }
      .fldnorm    { background:#C0C0F0; text-align:center; font-weight:bold; }
      .fldrsvd    { background:#C080F0; text-align:center; font-weight:bold; }
      .fldgap     { text-align:center; font-weight:bold; }
      .fldrst     { background:#FFFFE0; text-align:center; }
      .fldrstuaf  { color:#DC143C; }
      .accga      { text-align:center; }
      .accno      { background:#E0E0F8; text-align:center; }
      .accro      { background:#F8E0E0; text-align:center; }
      .accwo      { background:#E0F8E0; text-align:center; }
      .accrw      { background:#F8F8E0; text-align:center; }
    </style>
  </head>
  <body>
    <hr/>
    <h1 id="TOPOFDOC">Registers in AddressMap abc_soc_top/dlnk/jesdabc2/pipe_phy_1x4lane_map/pipe_phy_VERSA/versa_PMA0/PMA_TXPLLCFGLOADER_Q1/PMA_TXPLLCFGLOADER_regs</h1>
    <h2><a href="abc_soc_regs.html">Back to main file</a></h2>
    <p><i>
INTEL CONFIDENTIAL
<br/>

<br/>
Copyright 2024 Intel Corporation All Rights Reserved.
<br/>

<br/>
The source code contained or described herein and all documents related
<br/>
to the source code ("Material") are owned by Intel Corporation or its
<br/>
suppliers or licensors. Title to the Material remains with Intel
<br/>
Corporation or its suppliers and licensors. The Material contains trade
<br/>
secrets and proprietary and confidential information of Intel or its
<br/>
suppliers and licensors. The Material is protected by worldwide copyright
<br/>
and trade secret laws and treaty provisions. No part of the Material may
<br/>
be used, copied, reproduced, modified, published, uploaded, posted,
<br/>
transmitted, distributed, or disclosed in any way without Intel's prior
<br/>
express written permission.
<br/>

<br/>
No license under any patent, copyright, trade secret or other intellectual
<br/>
property right is granted to or conferred upon you by disclosure or
<br/>
delivery of the Materials, either expressly, by implication, inducement,
<br/>
estoppel or otherwise. Any license under such intellectual property rights
<br/>
must be express and approved by Intel in writing.<br/>
<br/>
<br/>
This file was automatically generated by OneSource.
<br/>
Do not edit this file manually!<br/>
<br/>
<br/>
</i></p>

    <h3 class="sdescdet"></h3>
    <p class="ldescdet"></p>
    <hr/>
    <h2 id="G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">AddressMap abc_soc_top/dlnk/jesdabc2/pipe_phy_1x4lane_map/pipe_phy_VERSA/versa_PMA0/PMA_TXPLLCFGLOADER_Q1/PMA_TXPLLCFGLOADER_regs</h2>

    <!-- Registers for AddressMap abc_soc_top/dlnk/jesdabc2/pipe_phy_1x4lane_map/pipe_phy_VERSA/versa_PMA0/PMA_TXPLLCFGLOADER_Q1/PMA_TXPLLCFGLOADER_regs -->
      <p>AddressUnit: 8</p>
      <p><b>Accessible over:</b><br/>
        &emsp;<b><a href="abc_soc_regs.html#G_GR_NOC_rcs__axi_eaacf73c">Group NOC.rcs__axi</a></b> Mem with fixed address<br/>
      </p>
    <table>
      <tr>
        <th>Address</th>
        <th>EndAddress</th>
        <th>Name</th>
        <th>Description</th>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000000</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7FCAADA55CADE62A">txpllcfgloader_cfg</a>  </b></td>
        <td class="unboxed sdescmap">PLL Config Loader config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000004</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_94210C88F8A8E31A">txpllcfgloader_status</a>  </b></td>
        <td class="unboxed sdescmap">PLL Config Loader status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000008</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6D83E602B6DAF3DD">txpllcfgloader_dwmask_amode_0</a>  </b></td>
        <td class="unboxed sdescmap">Write Mask - One bit per register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000000c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D72905B7C03560F1">txpllcfgloader_dwmask_amode_1</a>  </b></td>
        <td class="unboxed sdescmap">Write Mask - One bit per register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000010</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C1FE307D47F33365">txpllcfgloader_dwmask_bmode_0</a>  </b></td>
        <td class="unboxed sdescmap">Write Mask - One bit per register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000014</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_69556E60D21877E0">txpllcfgloader_dwmask_bmode_1</a>  </b></td>
        <td class="unboxed sdescmap">Write Mask - One bit per register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000018</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9F70F636BEB709B6">txpllcfgloader_dwmask_cmode_0</a>  </b></td>
        <td class="unboxed sdescmap">Write Mask - One bit per register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000001c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0238976A7BD7D177">txpllcfgloader_dwmask_cmode_1</a>  </b></td>
        <td class="unboxed sdescmap">Write Mask - One bit per register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000020</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_33152D71A398E4F2">txpllcfgloader_dwmask_dmode_0</a>  </b></td>
        <td class="unboxed sdescmap">Write Mask - One bit per register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000024</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4414B42D95482704">txpllcfgloader_dwmask_dmode_1</a>  </b></td>
        <td class="unboxed sdescmap">Write Mask - One bit per register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000028</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F108C3FF5898FFA6">txpllcfgloader_dwmask_emode_0</a>  </b></td>
        <td class="unboxed sdescmap">Write Mask - One bit per register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000002c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5703D7E950D08A9B">txpllcfgloader_dwmask_emode_1</a>  </b></td>
        <td class="unboxed sdescmap">Write Mask - One bit per register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000030</td>
        <td class="unboxed addr">0x0000009f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0681723E355D6F1C">txpllcfgloader_div0_amode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_DIV0 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B1A8C7655D622498">txpllcfgloader_div1_amode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_DIV1 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0861C52403419C6B">txpllcfgloader_adl0_amode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::ADL0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A194394BA99B53DA">txpllcfgloader_adl1_amode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::ADL1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_96AF7DC08D3BAE59">txpllcfgloader_frac_lock0_amode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_FRAC_LOCK Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DB5D2F18C934ACFA">txpllcfgloader_frac_lock1_amode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::FRAC_LOCK1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_33AADCFFDDE64B4D">txpllcfgloader_tdc0_amode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_TDC0 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4DD31B0A19030DD5">txpllcfgloader_tdc1_amode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::TDC1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F9FE8278EE2C80B6">txpllcfgloader_tdc2_amode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::TDC2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A05E45C2F0B9CEBF">txpllcfgloader_tdc3_amode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::TDC3</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FCF4DC11B8F46CDD">txpllcfgloader_tap_ovrd_amode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_TAP_OVRD Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_117D2D6F78A1CFE4">txpllcfgloader_dfx_dco_amode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_DFX_DCO Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EFF9E1811208FF49">txpllcfgloader_dfx_tdc_cro_amode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_DFX_TDC_CRO Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6B1D8B90ED78BB65">txpllcfgloader_visa_ctrl_amode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_VISA_CTRL Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A4A5FEB0BEC85668">txpllcfgloader_visa_lane0_sel_amode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_DFX_VISA_LANE0 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7113370E5A57629D">txpllcfgloader_visa_lane1_sel_amode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_DFX_VISA_LANE1 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0A971830EC94D69B">txpllcfgloader_cntr_bist_settings_amode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_CNTR_BIST_SETTINGS Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_ABEAF203331D4EF8">txpllcfgloader_calib0_amode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_CALIB0 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5F73E14553DF4B18">txpllcfgloader_calib1_amode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::CALIB1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A4AFBBBCAC134284">txpllcfgloader_calib2_amode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::CALIB2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8E4B844BFF863567">txpllcfgloader_pll_fsm_control_amode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C7F816AD829AB038">txpllcfgloader_temp_tracking_amode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::TEMP_TRACKING</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1EDA7DDD022A015E">txpllcfgloader_ana_control1_amode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_ANA_CONTROL Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C4229E63017DEA23">txpllcfgloader_ana_control2_amode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::ANA_CONTROL2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000100</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_714269AC4FA709F4">txpllcfgloader_ana_control3_amode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::ANA_CONTROL3</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000104</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_84F0576085BF22A2">txpllcfgloader_dfx0_amode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::DFX0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000108</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AD4C9CA87FF6D020">txpllcfgloader_dfx1_amode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::DFX1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000010c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C5E7DB739578327E">txpllcfgloader_ldo0_amode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::LDO0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000110</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_97CFDC764A5CB04E">txpllcfgloader_ldo1_amode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::LDO1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000114</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3176DFFFFBF41637">txpllcfgloader_kvcc0_amode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::KVCC0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000118</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CFEC7026681EEECD">txpllcfgloader_kvcc1_amode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::KVCC1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000011c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_95F9F8C42A8031C6">txpllcfgloader_kvcc2_amode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::KVCC2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000120</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D672644C3069EB4D">txpllcfgloader_spare0_amode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::SPARE0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000124</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A812B890ADF762F3">txpllcfgloader_spare1_amode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::SPARE1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000128</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_63F2962C072AEBB3">txpllcfgloader_dco_swing0_amode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::DCO_SWING0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000012c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_464DB0CD250F167B">txpllcfgloader_dco_swing1_amode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::DCO_SWING1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000130</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7C2F8E9FE9751813">txpllcfgloader_tdc4_amode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::TDC4</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000134</td>
        <td class="unboxed addr">0x0000013f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000140</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E5838373DBCA0C8B">txpllcfgloader_div0_bmode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_DIV0 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000144</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E376F2B5BF824296">txpllcfgloader_div1_bmode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_DIV1 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000148</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B29420E5A2BDF2FB">txpllcfgloader_adl0_bmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::ADL0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000014c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1602F7CB824F66C6">txpllcfgloader_adl1_bmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::ADL1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000150</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0366CA1C4A075806">txpllcfgloader_frac_lock0_bmode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_FRAC_LOCK Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000154</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2295290851291B9A">txpllcfgloader_frac_lock1_bmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::FRAC_LOCK1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000158</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DCAD33E974E9E7ED">txpllcfgloader_tdc0_bmode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_TDC0 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000015c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_82C78B66D6A6D15C">txpllcfgloader_tdc1_bmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::TDC1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000160</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DCEF9A3011DBBF54">txpllcfgloader_tdc2_bmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::TDC2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000164</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B16B84A99C3DF7B9">txpllcfgloader_tdc3_bmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::TDC3</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000168</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B75A61DC58F7DFC6">txpllcfgloader_tap_ovrd_bmode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_TAP_OVRD Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000016c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_755BD902D5E3FC74">txpllcfgloader_dfx_dco_bmode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_DFX_DCO Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000170</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E47779056B13277D">txpllcfgloader_dfx_tdc_cro_bmode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_DFX_TDC_CRO Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000174</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F3BD329F310ABC97">txpllcfgloader_visa_ctrl_bmode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_VISA_CTRL Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000178</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BE31CEB033118BB2">txpllcfgloader_visa_lane0_sel_bmode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_DFX_VISA_LANE0 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000017c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_903596508F1D3CCD">txpllcfgloader_visa_lane1_sel_bmode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_DFX_VISA_LANE1 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000180</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CD1077A59DBFCB71">txpllcfgloader_cntr_bist_settings_bmode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_CNTR_BIST_SETTINGS Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000184</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_89D3DE8A858C69F3">txpllcfgloader_calib0_bmode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_CALIB0 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000188</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_63B53271CA93FFE3">txpllcfgloader_calib1_bmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::CALIB1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000018c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D0540A8380A1F258">txpllcfgloader_calib2_bmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::CALIB2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000190</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9398C5ABD30680A6">txpllcfgloader_pll_fsm_control_bmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000194</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8F5B7DFC23BCDB44">txpllcfgloader_temp_tracking_bmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::TEMP_TRACKING</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000198</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FB5D4DADFD7E071D">txpllcfgloader_ana_control1_bmode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_ANA_CONTROL Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000019c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F43E64CCB3F801F1">txpllcfgloader_ana_control2_bmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::ANA_CONTROL2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_231043EFEDC8D605">txpllcfgloader_ana_control3_bmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::ANA_CONTROL3</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_30F6546077D94C7B">txpllcfgloader_dfx0_bmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::DFX0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7F81D01C9E739251">txpllcfgloader_dfx1_bmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::DFX1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7E900FD2B828E16B">txpllcfgloader_ldo0_bmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::LDO0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2CDEC82F4132A859">txpllcfgloader_ldo1_bmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::LDO1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E2520271551474F8">txpllcfgloader_kvcc0_bmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::KVCC0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_50F40A837287EA80">txpllcfgloader_kvcc1_bmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::KVCC1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A9949609F02A95EB">txpllcfgloader_kvcc2_bmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::KVCC2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_36F4573CC956DF09">txpllcfgloader_spare0_bmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::SPARE0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8B2E934593245E63">txpllcfgloader_spare1_bmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::SPARE1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_18A608C2F5C823DC">txpllcfgloader_dco_swing0_bmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::DCO_SWING0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A79543D2CC606208">txpllcfgloader_dco_swing1_bmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::DCO_SWING1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_61113D161D952155">txpllcfgloader_tdc4_bmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::TDC4</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x000001d4</td>
        <td class="unboxed addr">0x000001df</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7C83605FCED8F118">txpllcfgloader_div0_cmode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_DIV0 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0550C778DEB54308">txpllcfgloader_div1_cmode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_DIV1 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E9D9A99CBD2F1E29">txpllcfgloader_adl0_cmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::ADL0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_48716CB08EF9BA4B">txpllcfgloader_adl1_cmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::ADL1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_36714628CC65C9B5">txpllcfgloader_frac_lock0_cmode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_FRAC_LOCK Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_04F8B4A168288057">txpllcfgloader_frac_lock1_cmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::FRAC_LOCK1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E7E11B5C168FAD15">txpllcfgloader_tdc0_cmode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_TDC0 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F45C7AE6CB7D4F7B">txpllcfgloader_tdc1_cmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::TDC1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000200</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_16A8100F6D6A4ECE">txpllcfgloader_tdc2_cmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::TDC2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000204</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B71319B4E17B9DF4">txpllcfgloader_tdc3_cmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::TDC3</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000208</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8174ED4850E73B25">txpllcfgloader_tap_ovrd_cmode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_TAP_OVRD Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000020c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_92EA92CC70F231EA">txpllcfgloader_dfx_dco_cmode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_DFX_DCO Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000210</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C7958221BEAA10D7">txpllcfgloader_dfx_tdc_cro_cmode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_DFX_TDC_CRO Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000214</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C535BCDF0E4C976A">txpllcfgloader_visa_ctrl_cmode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_VISA_CTRL Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000218</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_088560044889F2D6">txpllcfgloader_visa_lane0_sel_cmode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_DFX_VISA_LANE0 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000021c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0B30EEACFD1FE81D">txpllcfgloader_visa_lane1_sel_cmode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_DFX_VISA_LANE1 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000220</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CC481DEA784183C0">txpllcfgloader_cntr_bist_settings_cmode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_CNTR_BIST_SETTINGS Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000224</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D19C00FC8190036D">txpllcfgloader_calib0_cmode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_CALIB0 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000228</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2E2BF84413221495">txpllcfgloader_calib1_cmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::CALIB1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000022c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C6F93556DF479A26">txpllcfgloader_calib2_cmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::CALIB2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000230</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0C9ACFABE329C53B">txpllcfgloader_pll_fsm_control_cmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000234</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3E5DF3EDEDDE8F9F">txpllcfgloader_temp_tracking_cmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::TEMP_TRACKING</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000238</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_182DE91D6812FB4D">txpllcfgloader_ana_control1_cmode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_ANA_CONTROL Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000023c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_78A4C35754FE7F13">txpllcfgloader_ana_control2_cmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::ANA_CONTROL2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000240</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_59FF588CA9B11859">txpllcfgloader_ana_control3_cmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::ANA_CONTROL3</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000244</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F296CC74A490A017">txpllcfgloader_dfx0_cmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::DFX0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000248</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AEE26A83E752B425">txpllcfgloader_dfx1_cmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::DFX1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000024c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9D748F0C30F42893">txpllcfgloader_ldo0_cmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::LDO0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000250</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FE321D50B3048D10">txpllcfgloader_ldo1_cmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::LDO1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000254</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DFAF7E19324A7BF4">txpllcfgloader_kvcc0_cmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::KVCC0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000258</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F4E707DE0FF06968">txpllcfgloader_kvcc1_cmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::KVCC1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000025c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CB316B47A40EF4F7">txpllcfgloader_kvcc2_cmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::KVCC2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000260</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_63E5BAB0F6982487">txpllcfgloader_spare0_cmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::SPARE0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000264</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5CF4841401589992">txpllcfgloader_spare1_cmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::SPARE1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000268</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1439CC91B60A1516">txpllcfgloader_dco_swing0_cmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::DCO_SWING0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000026c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7B33EC0DB6549447">txpllcfgloader_dco_swing1_cmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::DCO_SWING1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000270</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_18EF990C057DBA4B">txpllcfgloader_tdc4_cmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::TDC4</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000274</td>
        <td class="unboxed addr">0x0000027f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000280</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EA29E2D0472C491F">txpllcfgloader_div0_dmode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_DIV0 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000284</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4F6638BFF1B1256D">txpllcfgloader_div1_dmode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_DIV1 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000288</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AB8A8A93F948ADE8">txpllcfgloader_adl0_dmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::ADL0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000028c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D6BD00A8924619F3">txpllcfgloader_adl1_dmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::ADL1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000290</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2570C64AD1453EB1">txpllcfgloader_frac_lock0_dmode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_FRAC_LOCK Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000294</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8D623BFD9C961A14">txpllcfgloader_frac_lock1_dmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::FRAC_LOCK1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000298</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_36235007A24CC86D">txpllcfgloader_tdc0_dmode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_TDC0 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000029c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_24B65AD1D7942131">txpllcfgloader_tdc1_dmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::TDC1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E98E96F222326C23">txpllcfgloader_tdc2_dmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::TDC2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0B60AE098C2D3323">txpllcfgloader_tdc3_dmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::TDC3</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_26BEFC46D5BF0525">txpllcfgloader_tap_ovrd_dmode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_TAP_OVRD Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_47D8A7A0DC5FAFD0">txpllcfgloader_dfx_dco_dmode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_DFX_DCO Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F7CB5A5C44402BFF">txpllcfgloader_dfx_tdc_cro_dmode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_DFX_TDC_CRO Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CCFC1FFA05A2B607">txpllcfgloader_visa_ctrl_dmode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_VISA_CTRL Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3FB2E67A8ED9145F">txpllcfgloader_visa_lane0_sel_dmode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_DFX_VISA_LANE0 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E8CC3F5B6D02B1BE">txpllcfgloader_visa_lane1_sel_dmode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_DFX_VISA_LANE1 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A8F7DC54602BDD91">txpllcfgloader_cntr_bist_settings_dmode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_CNTR_BIST_SETTINGS Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_95908F2D1BE72D3B">txpllcfgloader_calib0_dmode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_CALIB0 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_71311894A936D7FC">txpllcfgloader_calib1_dmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::CALIB1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8696258BFFE9D6AE">txpllcfgloader_calib2_dmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::CALIB2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_21F593864F5EE9F7">txpllcfgloader_pll_fsm_control_dmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7A5397F0DD72A600">txpllcfgloader_temp_tracking_dmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::TEMP_TRACKING</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_12BE1AA04EC8EB6E">txpllcfgloader_ana_control1_dmode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_ANA_CONTROL Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C87A7FDD755D237C">txpllcfgloader_ana_control2_dmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::ANA_CONTROL2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1EB732EC088B95C6">txpllcfgloader_ana_control3_dmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::ANA_CONTROL3</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9B737ECFB05E0D7F">txpllcfgloader_dfx0_dmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::DFX0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_54092D23C49EACC1">txpllcfgloader_dfx1_dmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::DFX1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AE7BBD4FBB3BA447">txpllcfgloader_ldo0_dmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::LDO0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EF4D3121C0D641B1">txpllcfgloader_ldo1_dmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::LDO1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EA6DABDBAD17C016">txpllcfgloader_kvcc0_dmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::KVCC0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_95E50581ADDA129E">txpllcfgloader_kvcc1_dmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::KVCC1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_89917BE5C4FD4A7D">txpllcfgloader_kvcc2_dmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::KVCC2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000300</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0BDD3D2B721EA0A9">txpllcfgloader_spare0_dmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::SPARE0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000304</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_043442D14295C816">txpllcfgloader_spare1_dmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::SPARE1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000308</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1D0C760DD11858EA">txpllcfgloader_dco_swing0_dmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::DCO_SWING0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000030c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B2F9C9E3351C67D7">txpllcfgloader_dco_swing1_dmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::DCO_SWING1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000310</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6C5D175BB14F0F9C">txpllcfgloader_tdc4_dmode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::TDC4</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000314</td>
        <td class="unboxed addr">0x0000031f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000320</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_19D01AE86DDE50E9">txpllcfgloader_div0_emode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_DIV0 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000324</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E122A554A3361CE4">txpllcfgloader_div1_emode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_DIV1 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000328</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_568B0FC256346DB8">txpllcfgloader_adl0_emode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::ADL0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000032c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B28FFE4BE3D1B5AE">txpllcfgloader_adl1_emode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::ADL1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000330</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E674184E7EC9323F">txpllcfgloader_frac_lock0_emode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_FRAC_LOCK Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000334</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2195A5C446487E53">txpllcfgloader_frac_lock1_emode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::FRAC_LOCK1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000338</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A1ADB0D30D2B985A">txpllcfgloader_tdc0_emode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_TDC0 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000033c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5533211043E8711A">txpllcfgloader_tdc1_emode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::TDC1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000340</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7D451C5E8BA4A985">txpllcfgloader_tdc2_emode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::TDC2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000344</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4B9B766B73C5F755">txpllcfgloader_tdc3_emode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::TDC3</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000348</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9825889CCAAD7BFF">txpllcfgloader_tap_ovrd_emode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_TAP_OVRD Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000034c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CB5DD953B781230C">txpllcfgloader_dfx_dco_emode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_DFX_DCO Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000350</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B41043E25CA40974">txpllcfgloader_dfx_tdc_cro_emode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_DFX_TDC_CRO Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000354</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_78EA00A073455217">txpllcfgloader_visa_ctrl_emode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_VISA_CTRL Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000358</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F4134748C634B1C3">txpllcfgloader_visa_lane0_sel_emode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_DFX_VISA_LANE0 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000035c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6361E5C3B5DC92FA">txpllcfgloader_visa_lane1_sel_emode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_DFX_VISA_LANE1 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000360</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D9E04F0E92AC8749">txpllcfgloader_cntr_bist_settings_emode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_CNTR_BIST_SETTINGS Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000364</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FDDB13A261FB67B8">txpllcfgloader_calib0_emode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_CALIB0 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000368</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9DC6AE61EB6E581A">txpllcfgloader_calib1_emode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::CALIB1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000036c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FE3A7258C62A068D">txpllcfgloader_calib2_emode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::CALIB2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000370</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_281C68F3A9D307EF">txpllcfgloader_pll_fsm_control_emode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000374</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_94C3641B591388C6">txpllcfgloader_temp_tracking_emode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::TEMP_TRACKING</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000378</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0BD71C84A91EDFA0">txpllcfgloader_ana_control1_emode</a>  </b></td>
        <td class="unboxed sdescmap">LCPLL_ANA_CONTROL Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000037c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_458853A75BE5C1D1">txpllcfgloader_ana_control2_emode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::ANA_CONTROL2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000380</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7CB443B350F45F21">txpllcfgloader_ana_control3_emode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::ANA_CONTROL3</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000384</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_152E4D7FB51B7E07">txpllcfgloader_dfx0_emode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::DFX0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000388</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_471C495C10E8281F">txpllcfgloader_dfx1_emode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::DFX1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000038c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5B9E44AFE37037FB">txpllcfgloader_ldo0_emode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::LDO0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000390</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9E21959B38FB4A7D">txpllcfgloader_ldo1_emode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::LDO1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000394</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D994321E1097CD27">txpllcfgloader_kvcc0_emode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::KVCC0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000398</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D0DFB968DC44572E">txpllcfgloader_kvcc1_emode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::KVCC1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000039c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CD7EE893336E05A9">txpllcfgloader_kvcc2_emode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::KVCC2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3F096436AD83E6BD">txpllcfgloader_spare0_emode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::SPARE0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D739201ECD791DDD">txpllcfgloader_spare1_emode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::SPARE1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E23E398B7C2B8036">txpllcfgloader_dco_swing0_emode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::DCO_SWING0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5F381DD1F1E229A2">txpllcfgloader_dco_swing1_emode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::DCO_SWING1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8CE22D355CF65D0C">txpllcfgloader_tdc4_emode</a>  </b></td>
        <td class="unboxed sdescmap">SERDES_LANE_ANA_PLL::TDC4</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x000003b4</td>
        <td class="unboxed addr">0x000003e7</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6BE18EA33E31278E">txpllcfgloader_rw_spare_0</a>  </b></td>
        <td class="unboxed sdescmap">Spare RW register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E49D5E1438D09FB4">txpllcfgloader_rw_spare_1</a>  </b></td>
        <td class="unboxed sdescmap">Spare RW register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B76C37006FAA8254">txpllcfgloader_rw_spare_2</a>  </b></td>
        <td class="unboxed sdescmap">Spare RW register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_64CEF31ABE8BF1CA">txpllcfgloader_rw_spare_3</a>  </b></td>
        <td class="unboxed sdescmap">Spare RW register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CBD71EAB44F9E4DA">txpllcfgloader_ro_spare_0</a>  </b></td>
        <td class="unboxed sdescmap">Spare RO register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_56D071AEE46E2840">txpllcfgloader_ro_spare_1</a>  </b></td>
        <td class="unboxed sdescmap">Spare RO register</td>
      </tr>
    </table>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <hr/>

    <!-- Registers details / bit fields -->
    <h2 id="G_BITFIELDS">Register Details for AddressMap abc_soc_top/dlnk/jesdabc2/pipe_phy_1x4lane_map/pipe_phy_VERSA/versa_PMA0/PMA_TXPLLCFGLOADER_Q1/PMA_TXPLLCFGLOADER_regs</h2>
    <p><b>Note:</b> AddressOffsets before register name are offsets inside AddressMap (that is what the "+" means)</p>
    <p id="R_7FCAADA55CADE62A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000000</span> Register(32 bit) txpllcfgloader_cfg</span><br/>
      <span class="sdescdet">PLL Config Loader config</span><br/>
      <span class="ldescdet">PLL Config Loader config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d800</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000030</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="fldnorm" colspan="2">pllcfgloader_apb_wdt_period_sel</td>
        <td class="fldnorm" colspan="1">pllcfgloader_apb_wdt_disable</td>
        <td class="fldnorm" colspan="3">pllcfgloader_done_pwr2_delay</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[05:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pllcfgloader_apb_wdt_period_sel</span><br/>
          <span class="sdescdet">pllcfgloader_apb_wdt_period_sel[5:4]</span><br/>
          <span class="ldescdet">APB watch dog timer period.  0 = 79 clk; 1 = 143 clk; 207 clk; 255 clk</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pllcfgloader_apb_wdt_disable</span><br/>
          <span class="sdescdet">pllcfgloader_apb_wdt_disable[3:3]</span><br/>
          <span class="ldescdet">Disable ABP watch dog timer</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pllcfgloader_done_pwr2_delay</span><br/>
          <span class="sdescdet">pllcfgloader_done_pwr2_delay[2:0]</span><br/>
          <span class="ldescdet">Delay to assert PLL enable when finish PLL register loading.  Delay time = power of 2</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_94210C88F8A8E31A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000004</span> Register(32 bit) txpllcfgloader_status</span><br/>
      <span class="sdescdet">PLL Config Loader status</span><br/>
      <span class="ldescdet">PLL Config Loader status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d804</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="fldnorm" colspan="1">pllcfgloader_busy</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pllcfgloader_busy</span><br/>
          <span class="sdescdet">pllcfgloader_busy[0:0]</span><br/>
          <span class="ldescdet">PLL Config Loader FSM busy</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6D83E602B6DAF3DD" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000008</span> Register(32 bit) txpllcfgloader_dwmask_amode_0</span><br/>
      <span class="sdescdet">Write Mask - One bit per register</span><br/>
      <span class="ldescdet">Write Mask - One bit per register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d808</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000001</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">pllcfgloader_pll_apb_dwmask_amode_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pllcfgloader_pll_apb_dwmask_amode_0</span><br/>
          <span class="sdescdet">pllcfgloader_pll_apb_dwmask_amode_0[31:0]</span><br/>
          <span class="ldescdet">PLL config loader - PLL address mask for Mode A to allow corresponding PLL address content loaded into PLL</span></p>
          <p><b>Reset: </b>hex:0x00000001;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D72905B7C03560F1" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000000c</span> Register(32 bit) txpllcfgloader_dwmask_amode_1</span><br/>
      <span class="sdescdet">Write Mask - One bit per register</span><br/>
      <span class="ldescdet">Write Mask - One bit per register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d80c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffe0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffe0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="27">-</td>
        <td class="fldnorm" colspan="5">pllcfgloader_pll_apb_dwmask_amode_1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="27">-</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pllcfgloader_pll_apb_dwmask_amode_1</span><br/>
          <span class="sdescdet">pllcfgloader_pll_apb_dwmask_amode_1[4:0]</span><br/>
          <span class="ldescdet">PLL config loader - PLL address mask for Mode A to allow corresponding PLL address content loaded into PLL</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C1FE307D47F33365" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000010</span> Register(32 bit) txpllcfgloader_dwmask_bmode_0</span><br/>
      <span class="sdescdet">Write Mask - One bit per register</span><br/>
      <span class="ldescdet">Write Mask - One bit per register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d810</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000001</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">pllcfgloader_pll_apb_dwmask_bmode_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pllcfgloader_pll_apb_dwmask_bmode_0</span><br/>
          <span class="sdescdet">pllcfgloader_pll_apb_dwmask_bmode_0[31:0]</span><br/>
          <span class="ldescdet">PLL config loader - PLL address mask for Mode B to allow corresponding PLL address content loaded into PLL</span></p>
          <p><b>Reset: </b>hex:0x00000001;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_69556E60D21877E0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000014</span> Register(32 bit) txpllcfgloader_dwmask_bmode_1</span><br/>
      <span class="sdescdet">Write Mask - One bit per register</span><br/>
      <span class="ldescdet">Write Mask - One bit per register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d814</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffe0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffe0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="27">-</td>
        <td class="fldnorm" colspan="5">pllcfgloader_pll_apb_dwmask_bmode_1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="27">-</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pllcfgloader_pll_apb_dwmask_bmode_1</span><br/>
          <span class="sdescdet">pllcfgloader_pll_apb_dwmask_bmode_1[4:0]</span><br/>
          <span class="ldescdet">PLL config loader - PLL address mask for Mode B to allow corresponding PLL address content loaded into PLL</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9F70F636BEB709B6" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000018</span> Register(32 bit) txpllcfgloader_dwmask_cmode_0</span><br/>
      <span class="sdescdet">Write Mask - One bit per register</span><br/>
      <span class="ldescdet">Write Mask - One bit per register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d818</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000001</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">pllcfgloader_pll_apb_dwmask_cmode_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pllcfgloader_pll_apb_dwmask_cmode_0</span><br/>
          <span class="sdescdet">pllcfgloader_pll_apb_dwmask_cmode_0[31:0]</span><br/>
          <span class="ldescdet">PLL config loader - PLL address mask for Mode C to allow corresponding PLL address content loaded into PLL</span></p>
          <p><b>Reset: </b>hex:0x00000001;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0238976A7BD7D177" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000001c</span> Register(32 bit) txpllcfgloader_dwmask_cmode_1</span><br/>
      <span class="sdescdet">Write Mask - One bit per register</span><br/>
      <span class="ldescdet">Write Mask - One bit per register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d81c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffe0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffe0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="27">-</td>
        <td class="fldnorm" colspan="5">pllcfgloader_pll_apb_dwmask_cmode_1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="27">-</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pllcfgloader_pll_apb_dwmask_cmode_1</span><br/>
          <span class="sdescdet">pllcfgloader_pll_apb_dwmask_cmode_1[4:0]</span><br/>
          <span class="ldescdet">PLL config loader - PLL address mask for Mode C to allow corresponding PLL address content loaded into PLL</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_33152D71A398E4F2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000020</span> Register(32 bit) txpllcfgloader_dwmask_dmode_0</span><br/>
      <span class="sdescdet">Write Mask - One bit per register</span><br/>
      <span class="ldescdet">Write Mask - One bit per register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d820</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000001</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">pllcfgloader_pll_apb_dwmask_dmode_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pllcfgloader_pll_apb_dwmask_dmode_0</span><br/>
          <span class="sdescdet">pllcfgloader_pll_apb_dwmask_dmode_0[31:0]</span><br/>
          <span class="ldescdet">PLL config loader - PLL address mask for Mode D to allow corresponding PLL address content loaded into PLL</span></p>
          <p><b>Reset: </b>hex:0x00000001;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4414B42D95482704" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000024</span> Register(32 bit) txpllcfgloader_dwmask_dmode_1</span><br/>
      <span class="sdescdet">Write Mask - One bit per register</span><br/>
      <span class="ldescdet">Write Mask - One bit per register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d824</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffe0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffe0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="27">-</td>
        <td class="fldnorm" colspan="5">pllcfgloader_pll_apb_dwmask_dmode_1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="27">-</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pllcfgloader_pll_apb_dwmask_dmode_1</span><br/>
          <span class="sdescdet">pllcfgloader_pll_apb_dwmask_dmode_1[4:0]</span><br/>
          <span class="ldescdet">PLL config loader - PLL address mask for Mode D to allow corresponding PLL address content loaded into PLL</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F108C3FF5898FFA6" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000028</span> Register(32 bit) txpllcfgloader_dwmask_emode_0</span><br/>
      <span class="sdescdet">Write Mask - One bit per register</span><br/>
      <span class="ldescdet">Write Mask - One bit per register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d828</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000001</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">pllcfgloader_pll_apb_dwmask_emode_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pllcfgloader_pll_apb_dwmask_emode_0</span><br/>
          <span class="sdescdet">pllcfgloader_pll_apb_dwmask_emode_0[31:0]</span><br/>
          <span class="ldescdet">PLL config loader - PLL address mask for Mode E to allow corresponding PLL address content loaded into PLL</span></p>
          <p><b>Reset: </b>hex:0x00000001;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5703D7E950D08A9B" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000002c</span> Register(32 bit) txpllcfgloader_dwmask_emode_1</span><br/>
      <span class="sdescdet">Write Mask - One bit per register</span><br/>
      <span class="ldescdet">Write Mask - One bit per register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d82c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffe0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffe0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="27">-</td>
        <td class="fldnorm" colspan="5">pllcfgloader_pll_apb_dwmask_emode_1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="27">-</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pllcfgloader_pll_apb_dwmask_emode_1</span><br/>
          <span class="sdescdet">pllcfgloader_pll_apb_dwmask_emode_1[4:0]</span><br/>
          <span class="ldescdet">PLL config loader - PLL address mask for Mode E to allow corresponding PLL address content loaded into PLL</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0681723E355D6F1C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000a0</span> Register(32 bit) txpllcfgloader_div0_amode</span><br/>
      <span class="sdescdet">LCPLL_DIV0 Register</span><br/>
      <span class="ldescdet">LCPLL_DIV0 Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d8a0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">o_fbdiv_frac_amode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_fbdiv_frac_amode</span><br/>
          <span class="sdescdet">o_fbdiv_frac_amode[31:0]</span><br/>
          <span class="ldescdet">Feedback divider fractional ratio.                          Total ratio is:                         If cfg_dcodiv2_to_fbdiv_bypass=1 : (integer+fractional/2^32)                         otherwise : (integer+fractional/2^32) x 2                         </span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B1A8C7655D622498" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000a4</span> Register(32 bit) txpllcfgloader_div1_amode</span><br/>
      <span class="sdescdet">LCPLL_DIV1 Register</span><br/>
      <span class="ldescdet">LCPLL_DIV1 Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d8a4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00003050</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff800000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff800000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="fldnorm" colspan="1">cfg_lf_band_sel_amode</td>
        <td class="fldnorm" colspan="1">cfg_lf_band_inuse_amode</td>
        <td class="fldnorm" colspan="6">cfg_fracn_sd_step_amode</td>
        <td class="fldnorm" colspan="1">cfg_fracn_sd_step_en_amode</td>
        <td class="fldnorm" colspan="3">cfg_refclk_cnt_limit_amode</td>
        <td class="fldnorm" colspan="1">o_fracnen_h_amode</td>
        <td class="fldnorm" colspan="10">o_fbdiv_intgr_amode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="10">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_lf_band_sel_amode</span><br/>
          <span class="sdescdet">cfg_lf_band_sel_amode[22:22]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DIV1::cfg_lf_band_sel</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_lf_band_inuse_amode</span><br/>
          <span class="sdescdet">cfg_lf_band_inuse_amode[21:21]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DIV1::cfg_lf_band_inuse</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fracn_sd_step_amode</span><br/>
          <span class="sdescdet">cfg_fracn_sd_step_amode[20:15]</span><br/>
          <span class="ldescdet">Sets magnitude of step in fracN SD accumulator, which is added to the MSB of the SD bus.                         Each LSB here would shift PLL phase by 2xTdco/2^6                         </span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fracn_sd_step_en_amode</span><br/>
          <span class="sdescdet">cfg_fracn_sd_step_en_amode[14:14]</span><br/>
          <span class="ldescdet">Injects an impulse into fracN SD accumulator.                         This inject a step in the feed-forward offset and as a result would create a step on the PLL phase.                         This feature can be useful in case of coupling between PLLs that run at exact same frequency (both at fracN)                          </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_refclk_cnt_limit_amode</span><br/>
          <span class="sdescdet">cfg_refclk_cnt_limit_amode[13:11]</span><br/>
          <span class="ldescdet">Defines number of refclk cycles in frequency measurement during AFC calibration.                         Number of cycles = 2^reg                         For 156MHz clock and 12.5GHz DCO clock, HS counter (@Fdco/2) samples 40 cycles per refclk (=fbdiv_intgr).                         DTR step size is 20MHz, so to achieve accuracy of 5MHz, HS counter should reach 12.5G/5M=2500.                         Therefore refclk cycles = 2500/40=62.5, so 2^6 would be appropriate.                                                  use the following formula for other frequencies (Frefclk after prediv):                         cfg_refclk_cnt_limit = round(log2(2*Frefclk/5MHz))                         </span></p>
          <p><b>Reset: </b>hex:0x6;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_fracnen_h_amode</span><br/>
          <span class="sdescdet">o_fracnen_h_amode[10:10]</span><br/>
          <span class="ldescdet">Enables fractional ratio.                         Set this bit to 0 if fractional ratio is 0, else to 1.                         If this bit is 1 while fractional is 0 then fbclk to refclk phase won&amp;#39;t be deterministic.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_fbdiv_intgr_amode</span><br/>
          <span class="sdescdet">o_fbdiv_intgr_amode[9:0]</span><br/>
          <span class="ldescdet">Feedback divider integer ratio                         Total ratio is:                         If cfg_dcodiv2_to_fbdiv_bypass=1 : (integer+fractional/2^32)                         otherwise : (integer+fractional/2^32) x 2                         Default is 80 for main common PLL (refclk 156.25MHz and Fdco 12.5GHz)                         </span></p>
          <p><b>Reset: </b>hex:0x050;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0861C52403419C6B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000a8</span> Register(32 bit) txpllcfgloader_adl0_amode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::ADL0</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::ADL0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d8a8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x01800007</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="9">cfg_adl_cap_ctrl_ovr_val_amode</td>
        <td class="fldnorm" colspan="1">cfg_adl_cap_ctrl_ovr_en_amode</td>
        <td class="fldnorm" colspan="1">cfg_adl_enable_ovr_val_amode</td>
        <td class="fldnorm" colspan="1">cfg_adl_enable_ovr_en_amode</td>
        <td class="fldnorm" colspan="8">cfg_adl_neg_offset_amode</td>
        <td class="fldnorm" colspan="8">cfg_adl_pos_offset_amode</td>
        <td class="fldnorm" colspan="3">cfg_adl_range_amode</td>
        <td class="fldnorm" colspan="1">cfg_adl_enable_amode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_cap_ctrl_ovr_val_amode</span><br/>
          <span class="sdescdet">cfg_adl_cap_ctrl_ovr_val_amode[31:23]</span><br/>
          <span class="ldescdet">Override value for cap_ctrl bus to ADL.</span></p>
          <p><b>Reset: </b>hex:0x003;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_cap_ctrl_ovr_en_amode</span><br/>
          <span class="sdescdet">cfg_adl_cap_ctrl_ovr_en_amode[22:22]</span><br/>
          <span class="ldescdet">Override enable for cfg_adl_cap_ctrl_ovr_val[8:0]</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_enable_ovr_val_amode</span><br/>
          <span class="sdescdet">cfg_adl_enable_ovr_val_amode[21:21]</span><br/>
          <span class="ldescdet">While adl_enable_ovr_en= 1.                         0 - force adl bypass.                         1 - force adl enable.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_enable_ovr_en_amode</span><br/>
          <span class="sdescdet">cfg_adl_enable_ovr_en_amode[20:20]</span><br/>
          <span class="ldescdet">adl bypass/enable force (see adl_enable_ovr_val).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_neg_offset_amode</span><br/>
          <span class="sdescdet">cfg_adl_neg_offset_amode[19:12]</span><br/>
          <span class="ldescdet">Negative ADL INL compensation.                         Each register bit corresponding to each cap_ctrl bus bit.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_pos_offset_amode</span><br/>
          <span class="sdescdet">cfg_adl_pos_offset_amode[11:4]</span><br/>
          <span class="ldescdet">Positive ADL INL compensation.                         Each register bit corresponding to each cap_ctrl bus bit.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_range_amode</span><br/>
          <span class="sdescdet">cfg_adl_range_amode[3:1]</span><br/>
          <span class="ldescdet">Configs ADL range to be used. The formula (prelay results, need to be updated):                         round((138.75 - 1.2e12/Fdco)/13.266) [Fdco in Hz]</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_enable_amode</span><br/>
          <span class="sdescdet">cfg_adl_enable_amode[0:0]</span><br/>
          <span class="ldescdet">Enable adaptive delay line in fracN mode (only when o_fracnen_h=1).                         While &amp;#39;1&amp;#39; it is also disable feed-forward cancellation.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A194394BA99B53DA" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000ac</span> Register(32 bit) txpllcfgloader_adl1_amode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::ADL1</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::ADL1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d8ac</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffc000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffc000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="18">-</td>
        <td class="fldnorm" colspan="5">cfg_adl_monitor_thr_amode</td>
        <td class="fldnorm" colspan="1">cfg_tdc_status_en_amode</td>
        <td class="fldnorm" colspan="8">cfg_adl_monitor_oct_sel_amode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="18">-</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[13:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_monitor_thr_amode</span><br/>
          <span class="sdescdet">cfg_adl_monitor_thr_amode[13:9]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ADL1::cfg_adl_monitor_thr</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_status_en_amode</span><br/>
          <span class="sdescdet">cfg_tdc_status_en_amode[8:8]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ADL1::cfg_tdc_status_en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_monitor_oct_sel_amode</span><br/>
          <span class="sdescdet">cfg_adl_monitor_oct_sel_amode[7:0]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ADL1::cfg_adl_monitor_oct_sel</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_96AF7DC08D3BAE59" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000b0</span> Register(32 bit) txpllcfgloader_frac_lock0_amode</span><br/>
      <span class="sdescdet">LCPLL_FRAC_LOCK Register</span><br/>
      <span class="ldescdet">LCPLL_FRAC_LOCK Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d8b0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00002d0c</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="1">cfg_high_speed_sd_en_amode</td>
        <td class="fldnorm" colspan="1">cfg_sigma_delta2_sel_amode</td>
        <td class="fldnorm" colspan="5">o_dither_value_amode</td>
        <td class="fldnorm" colspan="1">o_fbdiv_strobe_h_amode</td>
        <td class="fldnorm" colspan="3">o_lock_criteria_amode</td>
        <td class="fldnorm" colspan="1">o_dcoditheren_h_amode</td>
        <td class="fldnorm" colspan="1">o_feedfwrdcal_pause_h_amode</td>
        <td class="fldnorm" colspan="1">o_feedfwrdcal_en_h_amode</td>
        <td class="fldnorm" colspan="8">o_feedfwrdgain_amode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_high_speed_sd_en_amode</span><br/>
          <span class="sdescdet">cfg_high_speed_sd_en_amode[21:21]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::FRAC_LOCK0::cfg_high_speed_sd_en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_sigma_delta2_sel_amode</span><br/>
          <span class="sdescdet">cfg_sigma_delta2_sel_amode[20:20]</span><br/>
          <span class="ldescdet">0 - Uses the first order sigma delta modulator for the feed forward cancellation mechanism.                         1 - Uses the second order sigma delta modulator for the feed forward cancellation mechanism. Note that in this mode the adaptive ffgain feature doesn&amp;#39;t work.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_dither_value_amode</span><br/>
          <span class="sdescdet">o_dither_value_amode[19:15]</span><br/>
          <span class="ldescdet">DCO Dither Override Value (in case o_dither_ovrd=1).                         5 MSB of the filter fractional code (rest 4 LSBs are set to 0).                         </span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_fbdiv_strobe_h_amode</span><br/>
          <span class="sdescdet">o_fbdiv_strobe_h_amode[14:14]</span><br/>
          <span class="ldescdet">Enables sampling feedback ratio (integer+fractional) into PLL logic.                         Before changing feedback ratio dynamically (while PLL is running), one should deassert this bit until new ratio is udpated in registers.                         This is to ensure safe and synchronoius update of ratio.                          The feedback ratio will propagate automatically into PLL logic while PLL is off until DCO settle state is done.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_lock_criteria_amode</span><br/>
          <span class="sdescdet">o_lock_criteria_amode[13:11]</span><br/>
          <span class="ldescdet">Phase lock indicator criteria. Asserted high when phase error is less than or equal to the threshold value for:                         000: 16 consecutive cycles                         001: 32 consecutive cycles                         010: 48 consecutive cycles                         011: 64 consecutive cycles                         100: 80 consecutive cycles                         101: 96 consecutive cycles                         110: 112 consecutive cycles                         111: 128 consecutive cycles                                                                                                    </span></p>
          <p><b>Reset: </b>hex:0x5;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_dcoditheren_h_amode</span><br/>
          <span class="sdescdet">o_dcoditheren_h_amode[10:10]</span><br/>
          <span class="ldescdet">DCO fine dithering enable signal.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_feedfwrdcal_pause_h_amode</span><br/>
          <span class="sdescdet">o_feedfwrdcal_pause_h_amode[9:9]</span><br/>
          <span class="ldescdet">This bit is for dynamically turning on and off feed forward gain adaptive mode.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_feedfwrdcal_en_h_amode</span><br/>
          <span class="sdescdet">o_feedfwrdcal_en_h_amode[8:8]</span><br/>
          <span class="ldescdet">Feedfward gain adaptive mode enable                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_feedfwrdgain_amode</span><br/>
          <span class="sdescdet">o_feedfwrdgain_amode[7:0]</span><br/>
          <span class="ldescdet">Feed-forward gain for fractional mode.                         When o_feedfwrdcal_en_h=0, this will determine the gain.                         When o_feedfwrdcal_en_h=1, this will determine initial value of the gain.                          Use the following formula:                         Full rate: o_feedfwrdgain = 1/(Fdco*tdc_fine_step)                         Half rate: o_feedfwrdgain = 2/(Fdco*tdc_fine_step)                         For franN mode, tdc_fine_step is 6.5psec.                                                                           </span></p>
          <p><b>Reset: </b>hex:0x0c;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DB5D2F18C934ACFA" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000b4</span> Register(32 bit) txpllcfgloader_frac_lock1_amode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::FRAC_LOCK1</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::FRAC_LOCK1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d8b4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000045</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="3">cfg_fine_first_boost_repeat_amode</td>
        <td class="fldnorm" colspan="5">cfg_lock_thresh_amode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine_first_boost_repeat_amode</span><br/>
          <span class="sdescdet">cfg_fine_first_boost_repeat_amode[7:5]</span><br/>
          <span class="ldescdet">Determines the number of repetitions of the boost gain counter for the first stage of the fine boost.                         The number of overall repetitions is equal to cfg_fine_first_boost_repeat + 1                         Set this to non-zero when PLL needs to lock on SSC&amp;#39;ed refclk, to allow enough time for the boost to handle fast cap-swap.</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_lock_thresh_amode</span><br/>
          <span class="sdescdet">cfg_lock_thresh_amode[4:0]</span><br/>
          <span class="ldescdet">Phase lock detect threshold.                         The PLL will generate plllockout when the TDC phase error is within lockthresh                         for a number of cycles determined by o_lock_criteria.                         0 is forbidden value.</span></p>
          <p><b>Reset: </b>hex:0x05;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_33AADCFFDDE64B4D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000b8</span> Register(32 bit) txpllcfgloader_tdc0_amode</span><br/>
      <span class="sdescdet">LCPLL_TDC0 Register</span><br/>
      <span class="ldescdet">LCPLL_TDC0 Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d8b8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0f00033f</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="1">cfg_vtdc_offset_range_amode</td>
        <td class="fldnorm" colspan="1">cfg_force_vtdc_osc_amode</td>
        <td class="fldnorm" colspan="4">cfg_stdc_stddev_init_amode</td>
        <td class="fldnorm" colspan="1">cfg_tdc_bb_input_sel_amode</td>
        <td class="fldnorm" colspan="5">cfg_tdcpe_offset_amode</td>
        <td class="fldnorm" colspan="5">cfg_vtdc_fine_offset_ovrd_val_amode</td>
        <td class="fldnorm" colspan="1">cfg_vtdc_fine_offset_ovrd_amode</td>
        <td class="fldnorm" colspan="4">cfg_vtdc_offset_timer_limit_amode</td>
        <td class="fldnorm" colspan="1">cfg_vtdc_fine_offset_chiken_bit_amode</td>
        <td class="fldnorm" colspan="1">cfg_vtdc_plus_stdc_amode</td>
        <td class="fldnorm" colspan="1">cfg_vtdc_offset_calib_en_amode</td>
        <td class="fldnorm" colspan="1">cfg_vtdc_fast_sel_amode</td>
        <td class="fldnorm" colspan="4">cfg_vtdc_refclk_cnt_limit_amode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_offset_range_amode</span><br/>
          <span class="sdescdet">cfg_vtdc_offset_range_amode[29:29]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC0::cfg_vtdc_offset_range</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_force_vtdc_osc_amode</span><br/>
          <span class="sdescdet">cfg_force_vtdc_osc_amode[28:28]</span><br/>
          <span class="ldescdet">Forces VTDC to RO mode</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_stddev_init_amode</span><br/>
          <span class="sdescdet">cfg_stdc_stddev_init_amode[27:24]</span><br/>
          <span class="ldescdet">Initial value for stddev control bus before STDC calibration.</span></p>
          <p><b>Reset: </b>hex:0xf;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_bb_input_sel_amode</span><br/>
          <span class="sdescdet">cfg_tdc_bb_input_sel_amode[23:23]</span><br/>
          <span class="ldescdet">1&amp;#39;b0 - Uses bb TDC signal from analog                         1&amp;#39;b1 - Uses MSB of tdceff signal as bb TDC input signal (TDC sign bit)                                                                           </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdcpe_offset_amode</span><br/>
          <span class="sdescdet">cfg_tdcpe_offset_amode[22:18]</span><br/>
          <span class="ldescdet">Adding offset to 2&amp;#39;s comp tdc value (integer signed)                                                                           </span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_fine_offset_ovrd_val_amode</span><br/>
          <span class="sdescdet">cfg_vtdc_fine_offset_ovrd_val_amode[17:13]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC0::cfg_vtdc_fine_offset_ovrd_val</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_fine_offset_ovrd_amode</span><br/>
          <span class="sdescdet">cfg_vtdc_fine_offset_ovrd_amode[12:12]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC0::cfg_vtdc_fine_offset_ovrd</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_offset_timer_limit_amode</span><br/>
          <span class="sdescdet">cfg_vtdc_offset_timer_limit_amode[11:8]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC0::cfg_vtdc_offset_timer_limit</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_fine_offset_chiken_bit_amode</span><br/>
          <span class="sdescdet">cfg_vtdc_fine_offset_chiken_bit_amode[7:7]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC0::cfg_vtdc_fine_offset_chiken_bit</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_plus_stdc_amode</span><br/>
          <span class="sdescdet">cfg_vtdc_plus_stdc_amode[6:6]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC0::cfg_vtdc_plus_stdc</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_offset_calib_en_amode</span><br/>
          <span class="sdescdet">cfg_vtdc_offset_calib_en_amode[5:5]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC0::cfg_vtdc_offset_calib_en</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_fast_sel_amode</span><br/>
          <span class="sdescdet">cfg_vtdc_fast_sel_amode[4:4]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC0::cfg_vtdc_fast_sel</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_refclk_cnt_limit_amode</span><br/>
          <span class="sdescdet">cfg_vtdc_refclk_cnt_limit_amode[3:0]</span><br/>
          <span class="ldescdet">Number of reference clock cycles used in TDC clock calibration                         </span></p>
          <p><b>Reset: </b>hex:0xf;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4DD31B0A19030DD5" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000bc</span> Register(32 bit) txpllcfgloader_tdc1_amode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::TDC1</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d8bc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x001e80aa</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xe0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xe0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="6">cfg_tdc_histogram_value_amode</td>
        <td class="fldnorm" colspan="1">cfg_tdc_histogram_mode_amode</td>
        <td class="fldnorm" colspan="1">cfg_tdc_status_mode_amode</td>
        <td class="fldnorm" colspan="1">cfg_stdc_samp_bypass_amode</td>
        <td class="fldnorm" colspan="1">cfg_tdc_samp_bypass_amode</td>
        <td class="fldnorm" colspan="1">cfg_stdc_ana_en_amode</td>
        <td class="fldnorm" colspan="1">cfg_vtdc_ana_en_amode</td>
        <td class="fldnorm" colspan="5">cfg_stdc_int_coeff_amode</td>
        <td class="fldnorm" colspan="5">cfg_stdc_prop_coeff_amode</td>
        <td class="fldnorm" colspan="1">cfg_select_stdc_dfx_amode</td>
        <td class="fldnorm" colspan="1">cfg_select_stdc_filter_amode</td>
        <td class="fldnorm" colspan="2">cfg_tdc_ladder_min_amode</td>
        <td class="fldnorm" colspan="2">cfg_tdc_ladder_max_amode</td>
        <td class="fldnorm" colspan="1">cfg_pe_disable_amode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[28:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_histogram_value_amode</span><br/>
          <span class="sdescdet">cfg_tdc_histogram_value_amode[28:23]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC1::cfg_tdc_histogram_value</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_histogram_mode_amode</span><br/>
          <span class="sdescdet">cfg_tdc_histogram_mode_amode[22:22]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC1::cfg_tdc_histogram_mode</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_status_mode_amode</span><br/>
          <span class="sdescdet">cfg_tdc_status_mode_amode[21:21]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC1::cfg_tdc_status_mode</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_samp_bypass_amode</span><br/>
          <span class="sdescdet">cfg_stdc_samp_bypass_amode[20:20]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC1::cfg_stdc_samp_bypass</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_samp_bypass_amode</span><br/>
          <span class="sdescdet">cfg_tdc_samp_bypass_amode[19:19]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC1::cfg_tdc_samp_bypass</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_ana_en_amode</span><br/>
          <span class="sdescdet">cfg_stdc_ana_en_amode[18:18]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC1::cfg_stdc_ana_en</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_ana_en_amode</span><br/>
          <span class="sdescdet">cfg_vtdc_ana_en_amode[17:17]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC1::cfg_vtdc_ana_en</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_int_coeff_amode</span><br/>
          <span class="sdescdet">cfg_stdc_int_coeff_amode[16:12]</span><br/>
          <span class="ldescdet">Fine Ki = 2^(-reg) to be used with STDC                         </span></p>
          <p><b>Reset: </b>hex:0x08;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_prop_coeff_amode</span><br/>
          <span class="sdescdet">cfg_stdc_prop_coeff_amode[11:7]</span><br/>
          <span class="ldescdet">Fine Kp = 2^(-reg) to be used with STDC (signed value) </span></p>
          <p><b>Reset: </b>hex:0x01;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_select_stdc_dfx_amode</span><br/>
          <span class="sdescdet">cfg_select_stdc_dfx_amode[6:6]</span><br/>
          <span class="ldescdet">Select STDC output to DFX path (PE min/max, raw lock, VISA, RO reg)                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_select_stdc_filter_amode</span><br/>
          <span class="sdescdet">cfg_select_stdc_filter_amode[5:5]</span><br/>
          <span class="ldescdet">Select STDC output to filter.                         Will select only after FSM enables.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_ladder_min_amode</span><br/>
          <span class="sdescdet">cfg_tdc_ladder_min_amode[4:3]</span><br/>
          <span class="ldescdet">Min trim ladder code value alowed during lock adquisition.                                                                           </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_ladder_max_amode</span><br/>
          <span class="sdescdet">cfg_tdc_ladder_max_amode[2:1]</span><br/>
          <span class="ldescdet">Max trim ladder code value alowed during lock adquisition.                                                                                                    </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pe_disable_amode</span><br/>
          <span class="sdescdet">cfg_pe_disable_amode[0:0]</span><br/>
          <span class="ldescdet">Force values of 0 on TDC output.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F9FE8278EE2C80B6" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000c0</span> Register(32 bit) txpllcfgloader_tdc2_amode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::TDC2</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d8c0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x002483ef</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="5">cfg_stdcpe_offset_amode</td>
        <td class="fldnorm" colspan="1">cfg_stdc_osc_div4_amode</td>
        <td class="fldnorm" colspan="1">cfg_stdc_stddev_ovrd_en_amode</td>
        <td class="fldnorm" colspan="1">cfg_force_stdc_osc_amode</td>
        <td class="fldnorm" colspan="1">cfg_stdc_bias_en_amode</td>
        <td class="fldnorm" colspan="2">cfg_kpki_compensate_val_amode</td>
        <td class="fldnorm" colspan="2">cfg_tdc_trim_val_amode</td>
        <td class="fldnorm" colspan="1">cfg_tdc_trim_ovrd_amode</td>
        <td class="fldnorm" colspan="6">cfg_tdc_adaptive_max_count_amode</td>
        <td class="fldnorm" colspan="5">cfg_tdc_adaptive_win_out_amode</td>
        <td class="fldnorm" colspan="5">cfg_tdc_adaptive_win_in_amode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdcpe_offset_amode</span><br/>
          <span class="sdescdet">cfg_stdcpe_offset_amode[29:25]</span><br/>
          <span class="ldescdet">Adding offset to 2&amp;#39;s comp stdc value (integer signed)                         </span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_osc_div4_amode</span><br/>
          <span class="sdescdet">cfg_stdc_osc_div4_amode[24:24]</span><br/>
          <span class="ldescdet">Enables internal STDC divider for internal oscilator output.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_stddev_ovrd_en_amode</span><br/>
          <span class="sdescdet">cfg_stdc_stddev_ovrd_en_amode[23:23]</span><br/>
          <span class="ldescdet">Enables override for stddev control bus.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_force_stdc_osc_amode</span><br/>
          <span class="sdescdet">cfg_force_stdc_osc_amode[22:22]</span><br/>
          <span class="ldescdet">Forces internal STDC oscilator to enable.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_bias_en_amode</span><br/>
          <span class="sdescdet">cfg_stdc_bias_en_amode[21:21]</span><br/>
          <span class="ldescdet">Enables internal STDC bias.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kpki_compensate_val_amode</span><br/>
          <span class="sdescdet">cfg_kpki_compensate_val_amode[20:19]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC2::cfg_kpki_compensate_val</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_trim_val_amode</span><br/>
          <span class="sdescdet">cfg_tdc_trim_val_amode[18:17]</span><br/>
          <span class="ldescdet">tdc chain trim ovrd value                                                  </span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_trim_ovrd_amode</span><br/>
          <span class="sdescdet">cfg_tdc_trim_ovrd_amode[16:16]</span><br/>
          <span class="ldescdet">tdc chain trim ovrd enable                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_adaptive_max_count_amode</span><br/>
          <span class="sdescdet">cfg_tdc_adaptive_max_count_amode[15:10]</span><br/>
          <span class="ldescdet">Defines the number of cycles for time window of TDC ladder adaptive switching                         </span></p>
          <p><b>Reset: </b>hex:0x20;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_adaptive_win_out_amode</span><br/>
          <span class="sdescdet">cfg_tdc_adaptive_win_out_amode[9:5]</span><br/>
          <span class="ldescdet">TDC code threshold to switch ladder with lower resolution.                         </span></p>
          <p><b>Reset: </b>hex:0x1f;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_adaptive_win_in_amode</span><br/>
          <span class="sdescdet">cfg_tdc_adaptive_win_in_amode[4:0]</span><br/>
          <span class="ldescdet">TDC code threshold to switch ladder with higher resolution.                         Need to be below that value during cfg_tdc_adaptive_max_count cycle time window                         </span></p>
          <p><b>Reset: </b>hex:0x0f;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A05E45C2F0B9CEBF" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000c4</span> Register(32 bit) txpllcfgloader_tdc3_amode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::TDC3</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC3
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d8c4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000003a3</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffc00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffc00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="fldnorm" colspan="2">cfg_stdc_cnt_limit_amode</td>
        <td class="fldnorm" colspan="8">cfg_stdc_target_cnt_amode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[09:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_cnt_limit_amode</span><br/>
          <span class="sdescdet">cfg_stdc_cnt_limit_amode[9:8]</span><br/>
          <span class="ldescdet">Number of cycles to count STDC oscilator edges during calibration.                         Value = 2^(2 + reg)</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_target_cnt_amode</span><br/>
          <span class="sdescdet">cfg_stdc_target_cnt_amode[7:0]</span><br/>
          <span class="ldescdet">Calibration target for STDC oscilator during calibration.                         The formula: int(2^(2 + cfg_stdc_cnt_limit)*(3e9/Frefclk))</span></p>
          <p><b>Reset: </b>hex:0xa3;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FCF4DC11B8F46CDD" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000c8</span> Register(32 bit) txpllcfgloader_tap_ovrd_amode</span><br/>
      <span class="sdescdet">LCPLL_TAP_OVRD Register</span><br/>
      <span class="ldescdet">LCPLL_TAP_OVRD Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d8c8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="fldnorm" colspan="1">o_dfx_tdc_disable_amode</td>
        <td class="fldnorm" colspan="1">cfg_ldodco_en_ovrd_val_amode</td>
        <td class="fldnorm" colspan="1">cfg_ldodco_en_ovrd_amode</td>
        <td class="fldnorm" colspan="1">cfg_ldoclk_en_ovrd_val_amode</td>
        <td class="fldnorm" colspan="1">cfg_ldoclk_en_ovrd_amode</td>
        <td class="fldnorm" colspan="1">cfg_ldo_bias_en_ovrd_val_amode</td>
        <td class="fldnorm" colspan="1">cfg_ldo_bias_en_ovrd_amode</td>
        <td class="fldnorm" colspan="1">cfg_vrefgen_en_ovrd_val_amode</td>
        <td class="fldnorm" colspan="1">cfg_vrefgen_en_ovrd_amode</td>
        <td class="fldnorm" colspan="1">cfg_ldo_enable_amode</td>
        <td class="fldnorm" colspan="1">cfg_pll_en_mode_ctrl_amode</td>
        <td class="fldnorm" colspan="1">cfg_pll_enable_amode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_dfx_tdc_disable_amode</span><br/>
          <span class="sdescdet">o_dfx_tdc_disable_amode[11:11]</span><br/>
          <span class="ldescdet">Set to turn off TDC. Mainly to study impact of TDC self noise on PLL jitter                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_en_ovrd_val_amode</span><br/>
          <span class="sdescdet">cfg_ldodco_en_ovrd_val_amode[10:10]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TAP_OVRD::cfg_ldodco_en_ovrd_val</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_en_ovrd_amode</span><br/>
          <span class="sdescdet">cfg_ldodco_en_ovrd_amode[9:9]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TAP_OVRD::cfg_ldodco_en_ovrd</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldoclk_en_ovrd_val_amode</span><br/>
          <span class="sdescdet">cfg_ldoclk_en_ovrd_val_amode[8:8]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TAP_OVRD::cfg_ldoclk_en_ovrd_val</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldoclk_en_ovrd_amode</span><br/>
          <span class="sdescdet">cfg_ldoclk_en_ovrd_amode[7:7]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TAP_OVRD::cfg_ldoclk_en_ovrd</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_bias_en_ovrd_val_amode</span><br/>
          <span class="sdescdet">cfg_ldo_bias_en_ovrd_val_amode[6:6]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TAP_OVRD::cfg_ldo_bias_en_ovrd_val</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_bias_en_ovrd_amode</span><br/>
          <span class="sdescdet">cfg_ldo_bias_en_ovrd_amode[5:5]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TAP_OVRD::cfg_ldo_bias_en_ovrd</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vrefgen_en_ovrd_val_amode</span><br/>
          <span class="sdescdet">cfg_vrefgen_en_ovrd_val_amode[4:4]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TAP_OVRD::cfg_vrefgen_en_ovrd_val</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vrefgen_en_ovrd_amode</span><br/>
          <span class="sdescdet">cfg_vrefgen_en_ovrd_amode[3:3]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TAP_OVRD::cfg_vrefgen_en_ovrd</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_enable_amode</span><br/>
          <span class="sdescdet">cfg_ldo_enable_amode[2:2]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TAP_OVRD::cfg_ldo_enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pll_en_mode_ctrl_amode</span><br/>
          <span class="sdescdet">cfg_pll_en_mode_ctrl_amode[1:1]</span><br/>
          <span class="ldescdet">Effective PLL enable:                         0 - Enable signal from PLL interface                         1 - Enable signal from PLL register</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pll_enable_amode</span><br/>
          <span class="sdescdet">cfg_pll_enable_amode[0:0]</span><br/>
          <span class="ldescdet">Replaces direct pin of PLL enable signal (in case cfg_pll_en_mode_ctrl = 1).                                                                                                    </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_117D2D6F78A1CFE4" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000cc</span> Register(32 bit) txpllcfgloader_dfx_dco_amode</span><br/>
      <span class="sdescdet">LCPLL_DFX_DCO Register</span><br/>
      <span class="ldescdet">LCPLL_DFX_DCO Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d8cc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="1">cfg_capture_filter_amode</td>
        <td class="fldnorm" colspan="9">o_dcocoarse_amode</td>
        <td class="fldnorm" colspan="8">o_dcofine_amode</td>
        <td class="fldnorm" colspan="1">o_dcocoarse_ovrd_h_amode</td>
        <td class="fldnorm" colspan="2">o_dcofinedftsel_amode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_capture_filter_amode</span><br/>
          <span class="sdescdet">cfg_capture_filter_amode[20:20]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DFX_DCO::cfg_capture_filter</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_dcocoarse_amode</span><br/>
          <span class="sdescdet">o_dcocoarse_amode[19:11]</span><br/>
          <span class="ldescdet">AFC override value (when o_dcocoarse_ovrd_h=1).                         Valid range 0 to 319.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_dcofine_amode</span><br/>
          <span class="sdescdet">o_dcofine_amode[10:3]</span><br/>
          <span class="ldescdet">Fine override value (when o_dcofinedftsel = 01).                         Valid range 0 to 254.                         </span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_dcocoarse_ovrd_h_amode</span><br/>
          <span class="sdescdet">o_dcocoarse_ovrd_h_amode[2:2]</span><br/>
          <span class="ldescdet">DCO coarse frequency override signal:                         0: DCO coarse tuning is set by AFC state machine                         1: DCO coarse frequency value is set by o_dcocoarse                          </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_dcofinedftsel_amode</span><br/>
          <span class="sdescdet">o_dcofinedftsel_amode[1:0]</span><br/>
          <span class="ldescdet">DCO fine frequency and dco dither override:                         00: DCO fine tuning is set by PLL closed loop .                         01: DCO fine frequency value is set by o_dcofine and DCO dither value is set by o_dither_value.                         10: Internal SAW tooth pattern on fine integer code (while frac=0). Code increments every fbclk cycle.                         11: Reserved.                                                  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EFF9E1811208FF49" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000d0</span> Register(32 bit) txpllcfgloader_dfx_tdc_cro_amode</span><br/>
      <span class="sdescdet">LCPLL_DFX_TDC_CRO Register</span><br/>
      <span class="ldescdet">LCPLL_DFX_TDC_CRO Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d8d0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000001c</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffe0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffe0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="27">-</td>
        <td class="fldnorm" colspan="4">cfg_dft_timer_limit_amode</td>
        <td class="fldnorm" colspan="1">cfg_dft_cnt_restart_amode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="27">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[04:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dft_timer_limit_amode</span><br/>
          <span class="sdescdet">cfg_dft_timer_limit_amode[4:1]</span><br/>
          <span class="ldescdet">While cfg_dfx_disable_dft_timer_ovrd_val=0 define the window time of the dft measurement. (2^6 +reg [ref_clk cycles])</span></p>
          <p><b>Reset: </b>hex:0xe;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dft_cnt_restart_amode</span><br/>
          <span class="sdescdet">cfg_dft_cnt_restart_amode[0:0]</span><br/>
          <span class="ldescdet">Clears min/max measurements and restarts dft counter                                                  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6B1D8B90ED78BB65" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000d4</span> Register(32 bit) txpllcfgloader_visa_ctrl_amode</span><br/>
      <span class="sdescdet">LCPLL_VISA_CTRL Register</span><br/>
      <span class="ldescdet">LCPLL_VISA_CTRL Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d8d4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">cfg_visa_ctrl_amode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_visa_ctrl_amode</span><br/>
          <span class="sdescdet">cfg_visa_ctrl_amode[31:0]</span><br/>
          <span class="ldescdet">VISA control register                         [0] visa enable.                         [3:1] prbs mode (pattern gen)                         </span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A4A5FEB0BEC85668" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000d8</span> Register(32 bit) txpllcfgloader_visa_lane0_sel_amode</span><br/>
      <span class="sdescdet">LCPLL_DFX_VISA_LANE0 Register</span><br/>
      <span class="ldescdet">LCPLL_DFX_VISA_LANE0 Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d8d8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">cfg_visa_lane0_sel_amode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_visa_lane0_sel_amode</span><br/>
          <span class="sdescdet">cfg_visa_lane0_sel_amode[31:0]</span><br/>
          <span class="ldescdet">Parallel VISA control for lane 0                         [7:0] byte select                         [15:8] clock select                         [16] clock bypass                         </span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7113370E5A57629D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000dc</span> Register(32 bit) txpllcfgloader_visa_lane1_sel_amode</span><br/>
      <span class="sdescdet">LCPLL_DFX_VISA_LANE1 Register</span><br/>
      <span class="ldescdet">LCPLL_DFX_VISA_LANE1 Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d8dc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">cfg_visa_lane1_sel_amode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_visa_lane1_sel_amode</span><br/>
          <span class="sdescdet">cfg_visa_lane1_sel_amode[31:0]</span><br/>
          <span class="ldescdet">Parallel VISA control for lane 1                         [7:0] byte select                         [15:8] clock select                         [16] clock bypass                         </span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0A971830EC94D69B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000e0</span> Register(32 bit) txpllcfgloader_cntr_bist_settings_amode</span><br/>
      <span class="sdescdet">LCPLL_CNTR_BIST_SETTINGS Register</span><br/>
      <span class="ldescdet">LCPLL_CNTR_BIST_SETTINGS Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d8e0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00008b10</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="fldnorm" colspan="1">cfg_plllock_state_sel_amode</td>
        <td class="fldnorm" colspan="14">cfg_locktimer_maxcnt_amode</td>
        <td class="fldnorm" colspan="2">o_plllock_sel_amode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="14">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_plllock_state_sel_amode</span><br/>
          <span class="sdescdet">cfg_plllock_state_sel_amode[16:16]</span><br/>
          <span class="ldescdet">Selects when to enter &amp;#38;quot;locked state&amp;#38;quot; (which starts VREG tracking loop, DTR temp tracking, feed-forward gain adaptive loop and min/max capture):                         0: counter based lock                         1: Phase lock sticky high                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_locktimer_maxcnt_amode</span><br/>
          <span class="sdescdet">cfg_locktimer_maxcnt_amode[15:2]</span><br/>
          <span class="ldescdet">Counter target for counter based lock (o_plllock_sel=1,2) in refclk cycles.                         Starts counting after VREG &amp;#38; Kvcc calibration completed.                         Used also to check if raw phase lock asserted in time.                         Default is ~25us for refclk of 156.25MHz.                         </span></p>
          <p><b>Reset: </b>hex:0x22c4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_plllock_sel_amode</span><br/>
          <span class="sdescdet">o_plllock_sel_amode[1:0]</span><br/>
          <span class="ldescdet">Selects mode of lock indicator:                         00: Counter based lock                         01: Phase lock sticky high                         10: Boost done                         11: Counter based lock</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_ABEAF203331D4EF8" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000e4</span> Register(32 bit) txpllcfgloader_calib0_amode</span><br/>
      <span class="sdescdet">LCPLL_CALIB0 Register</span><br/>
      <span class="ldescdet">LCPLL_CALIB0 Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d8e4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x801fdfd1</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="10">cfg_boostgain_maxcnt_amode</td>
        <td class="fldnorm" colspan="8">cfg_dcocoarse_ovrd_amode</td>
        <td class="fldnorm" colspan="1">cfg_dcocoarse_ovrden_amode</td>
        <td class="fldnorm" colspan="5">cfg_coarse_loop_gscale_cnt_max_amode</td>
        <td class="fldnorm" colspan="4">cfg_coarse_loop_gscale_min_amode</td>
        <td class="fldnorm" colspan="4">cfg_coarse_loop_gscale_max_amode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="10">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_boostgain_maxcnt_amode</span><br/>
          <span class="sdescdet">cfg_boostgain_maxcnt_amode[31:22]</span><br/>
          <span class="ldescdet">Duration (in fbclk cycles) of each gain in PLL boost, for both DTR and fine loops.                         </span></p>
          <p><b>Reset: </b>hex:0x200;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dcocoarse_ovrd_amode</span><br/>
          <span class="sdescdet">cfg_dcocoarse_ovrd_amode[21:14]</span><br/>
          <span class="ldescdet">DCO DTR FLL override value when dtr_ovrden=1.                                                  </span></p>
          <p><b>Reset: </b>hex:0x7f;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dcocoarse_ovrden_amode</span><br/>
          <span class="sdescdet">cfg_dcocoarse_ovrden_amode[13:13]</span><br/>
          <span class="ldescdet">DCO DTR FLL override enable. (DTR PLL would still work as usual)                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_coarse_loop_gscale_cnt_max_amode</span><br/>
          <span class="sdescdet">cfg_coarse_loop_gscale_cnt_max_amode[12:8]</span><br/>
          <span class="ldescdet">Duration (in refclk cycles) of each gain in DTR FLL.                         </span></p>
          <p><b>Reset: </b>hex:0x1f;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_coarse_loop_gscale_min_amode</span><br/>
          <span class="sdescdet">cfg_coarse_loop_gscale_min_amode[7:4]</span><br/>
          <span class="ldescdet">Final DTR FLL gain value (2&amp;#39;s complement, 2^gscale).                         </span></p>
          <p><b>Reset: </b>hex:0xd;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_coarse_loop_gscale_max_amode</span><br/>
          <span class="sdescdet">cfg_coarse_loop_gscale_max_amode[3:0]</span><br/>
          <span class="ldescdet">Initial DTR FLL gain value (2&amp;#39;s complement, 2^gscale).                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5F73E14553DF4B18" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000e8</span> Register(32 bit) txpllcfgloader_calib1_amode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::CALIB1</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::CALIB1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d8e8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x310420c7</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="5">cfg_fine_int_coeff_amode</td>
        <td class="fldnorm" colspan="4">cfg_fine_prop_coeff_amode</td>
        <td class="fldnorm" colspan="5">cfg_fine_int_coeff_boost_step_amode</td>
        <td class="fldnorm" colspan="4">cfg_fine_prop_coeff_boost_step_amode</td>
        <td class="fldnorm" colspan="1">cfg_sec_afc_calib_binary_amode</td>
        <td class="fldnorm" colspan="1">cfg_full_range_afc_sel_amode</td>
        <td class="fldnorm" colspan="1">cfg_boost_fine_const_zeta_amode</td>
        <td class="fldnorm" colspan="5">cfg_fine_int_coeff_boost_val_amode</td>
        <td class="fldnorm" colspan="4">cfg_fine_prop_coeff_boost_val_amode</td>
        <td class="fldnorm" colspan="1">cfg_filter_boostfade_fine_en_amode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine_int_coeff_amode</span><br/>
          <span class="sdescdet">cfg_fine_int_coeff_amode[30:26]</span><br/>
          <span class="ldescdet">Fine Ki = 2^(-reg)                         </span></p>
          <p><b>Reset: </b>hex:0x0c;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine_prop_coeff_amode</span><br/>
          <span class="sdescdet">cfg_fine_prop_coeff_amode[25:22]</span><br/>
          <span class="ldescdet">Fine Kp = 2^(-reg)                         </span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine_int_coeff_boost_step_amode</span><br/>
          <span class="sdescdet">cfg_fine_int_coeff_boost_step_amode[21:17]</span><br/>
          <span class="ldescdet">FINE PLL loop integral gain boosting decrement step size during gradual boost.                         </span></p>
          <p><b>Reset: </b>hex:0x02;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine_prop_coeff_boost_step_amode</span><br/>
          <span class="sdescdet">cfg_fine_prop_coeff_boost_step_amode[16:13]</span><br/>
          <span class="ldescdet">FINE PLL loop proportional gain boosting decrement step size during gradual boost.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_sec_afc_calib_binary_amode</span><br/>
          <span class="sdescdet">cfg_sec_afc_calib_binary_amode[12:12]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::CALIB1::cfg_sec_afc_calib_binary</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_full_range_afc_sel_amode</span><br/>
          <span class="sdescdet">cfg_full_range_afc_sel_amode[11:11]</span><br/>
          <span class="ldescdet">Limit AFC code.                         0 - Limit AFC code to max value of 319.                         1 - Full range AFC code (0 - 511).                                                  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_boost_fine_const_zeta_amode</span><br/>
          <span class="sdescdet">cfg_boost_fine_const_zeta_amode[10:10]</span><br/>
          <span class="ldescdet">Not needed. not validated                         If set to 1, FINE Ki boost value will be twice as big as the FINE Kp boost value.                         This will ensure that the zeta (damping factor) will remain constant during the boost phase.                         This mode can only be used in case the Kp boost is no larger than 3.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine_int_coeff_boost_val_amode</span><br/>
          <span class="sdescdet">cfg_fine_int_coeff_boost_val_amode[9:5]</span><br/>
          <span class="ldescdet">Fine PLL Ki boost. Unsigned value                                                  </span></p>
          <p><b>Reset: </b>hex:0x06;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine_prop_coeff_boost_val_amode</span><br/>
          <span class="sdescdet">cfg_fine_prop_coeff_boost_val_amode[4:1]</span><br/>
          <span class="ldescdet">Fine PLL Kp boost. Unsigned value                                                  </span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_filter_boostfade_fine_en_amode</span><br/>
          <span class="sdescdet">cfg_filter_boostfade_fine_en_amode[0:0]</span><br/>
          <span class="ldescdet">When 1, fine PLL boost will gradually lower to zero in steps of 1.                         When 0, fine PLL boost will change from initial boost to zero at once.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A4AFBBBCAC134284" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000ec</span> Register(32 bit) txpllcfgloader_calib2_amode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::CALIB2</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::CALIB2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d8ec</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00013812</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="4">cfg_scovrd_amode</td>
        <td class="fldnorm" colspan="1">cfg_scovrden_amode</td>
        <td class="fldnorm" colspan="8">cfg_refclk_cycles_per_1us_maxcnt_amode</td>
        <td class="fldnorm" colspan="4">cfg_gaincal_update_rate_amode</td>
        <td class="fldnorm" colspan="4">cfg_tdcbbpd_cnt_limit_amode</td>
        <td class="fldnorm" colspan="1">cfg_tdcbbpd_en_amode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_scovrd_amode</span><br/>
          <span class="sdescdet">cfg_scovrd_amode[21:18]</span><br/>
          <span class="ldescdet">Super coarse overwrite value.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_scovrden_amode</span><br/>
          <span class="sdescdet">cfg_scovrden_amode[17:17]</span><br/>
          <span class="ldescdet">Super coarse overwrite enable.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_refclk_cycles_per_1us_maxcnt_amode</span><br/>
          <span class="sdescdet">cfg_refclk_cycles_per_1us_maxcnt_amode[16:9]</span><br/>
          <span class="ldescdet">This signal defines the number of refclk cycles that fit in 1us.                         Used in VREG loop in steady-state, such that whenever DAC code is updated, we wait some time based on this counter before start sensing the comparator.                         Could be used potentially in the future for other timers as well.                         Use the following formula:                         Frefclk x 1usec                         </span></p>
          <p><b>Reset: </b>hex:0x9c;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_gaincal_update_rate_amode</span><br/>
          <span class="sdescdet">cfg_gaincal_update_rate_amode[8:5]</span><br/>
          <span class="ldescdet">This field sets the rate of adaptive feed-forward gain.                          Every time the modulated feedback divider ratio is 0.5 or more away from the target                          ratio (with frac code), the feed-forward gain loop checks the amount of change in                          TDC effective (after feed-forward cancelation) and based on the sign of that change                          it would increment/decrement the feed-forward gain.                          Then this register determines every how many adaptive-ffgain checks the gain will                          actually be updated. This technique could be useful if ratio is around 0.5, to avoid                          too frequent gain updates (which could cause stability problems in the loop).                          The adaptive ffgain loop will react every 2 ^ cfg_gaincal_update_rate gain checks                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdcbbpd_cnt_limit_amode</span><br/>
          <span class="sdescdet">cfg_tdcbbpd_cnt_limit_amode[4:1]</span><br/>
          <span class="ldescdet">Determines the number of refclk cycles from lock timer done until TDC turns into bang-bang mode: 2 ^ cfg_tdcbbpd_cnt_limit.                         </span></p>
          <p><b>Reset: </b>hex:0x9;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdcbbpd_en_amode</span><br/>
          <span class="sdescdet">cfg_tdcbbpd_en_amode[0:0]</span><br/>
          <span class="ldescdet">Switches TDC into bang-bang mode, based on timer (cfg_tdcbbpd_cnt_limit).                         If enabled, cfg_tdc_ladder_min register must be configured to 1 or greater.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8E4B844BFF863567" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000f0</span> Register(32 bit) txpllcfgloader_pll_fsm_control_amode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d8f0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000020e</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="1">cfg_stay_fine_fll_calib_amode</td>
        <td class="fldnorm" colspan="1">cfg_skip_fine_fll_calib_amode</td>
        <td class="fldnorm" colspan="1">cfg_stay_second_afc_calib_amode</td>
        <td class="fldnorm" colspan="1">cfg_skip_second_afc_calib_amode</td>
        <td class="fldnorm" colspan="1">cfg_stay_kvcc_calib_amode</td>
        <td class="fldnorm" colspan="1">cfg_skip_kvcc_calib_amode</td>
        <td class="fldnorm" colspan="1">cfg_stay_dco_swing_calib_amode</td>
        <td class="fldnorm" colspan="1">cfg_skip_dco_swing_calib_amode</td>
        <td class="fldnorm" colspan="1">cfg_stay_first_afc_calib_amode</td>
        <td class="fldnorm" colspan="1">cfg_skip_first_afc_calib_amode</td>
        <td class="fldnorm" colspan="1">cfg_stay_sc_calib_amode</td>
        <td class="fldnorm" colspan="1">cfg_skip_sc_calib_amode</td>
        <td class="fldnorm" colspan="1">cfg_stay_vtdc_calib_amode</td>
        <td class="fldnorm" colspan="1">cfg_skip_vtdc_calib_amode</td>
        <td class="fldnorm" colspan="1">cfg_stay_stdc_calib_amode</td>
        <td class="fldnorm" colspan="1">cfg_skip_stdc_calib_amode</td>
        <td class="fldnorm" colspan="4">cfg_dcosettle_time_amode</td>
        <td class="fldnorm" colspan="1">cfg_dcosettle_mode_amode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stay_fine_fll_calib_amode</span><br/>
          <span class="sdescdet">cfg_stay_fine_fll_calib_amode[20:20]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_stay_fine_fll_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_skip_fine_fll_calib_amode</span><br/>
          <span class="sdescdet">cfg_skip_fine_fll_calib_amode[19:19]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_skip_fine_fll_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stay_second_afc_calib_amode</span><br/>
          <span class="sdescdet">cfg_stay_second_afc_calib_amode[18:18]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_stay_second_afc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_skip_second_afc_calib_amode</span><br/>
          <span class="sdescdet">cfg_skip_second_afc_calib_amode[17:17]</span><br/>
          <span class="ldescdet">If set to 1, the PLL will only run one afc calibration before kvcc calibration                         If set to 0, the PLL will run the AFC calibration for the second time after kvcc calibration ends.                                                  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stay_kvcc_calib_amode</span><br/>
          <span class="sdescdet">cfg_stay_kvcc_calib_amode[16:16]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_stay_kvcc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_skip_kvcc_calib_amode</span><br/>
          <span class="sdescdet">cfg_skip_kvcc_calib_amode[15:15]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_skip_kvcc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stay_dco_swing_calib_amode</span><br/>
          <span class="sdescdet">cfg_stay_dco_swing_calib_amode[14:14]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_stay_dco_swing_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_skip_dco_swing_calib_amode</span><br/>
          <span class="sdescdet">cfg_skip_dco_swing_calib_amode[13:13]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_skip_dco_swing_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stay_first_afc_calib_amode</span><br/>
          <span class="sdescdet">cfg_stay_first_afc_calib_amode[12:12]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_stay_first_afc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_skip_first_afc_calib_amode</span><br/>
          <span class="sdescdet">cfg_skip_first_afc_calib_amode[11:11]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_skip_first_afc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stay_sc_calib_amode</span><br/>
          <span class="sdescdet">cfg_stay_sc_calib_amode[10:10]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_stay_sc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_skip_sc_calib_amode</span><br/>
          <span class="sdescdet">cfg_skip_sc_calib_amode[9:9]</span><br/>
          <span class="ldescdet">Skip the sc calib.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stay_vtdc_calib_amode</span><br/>
          <span class="sdescdet">cfg_stay_vtdc_calib_amode[8:8]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_stay_vtdc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_skip_vtdc_calib_amode</span><br/>
          <span class="sdescdet">cfg_skip_vtdc_calib_amode[7:7]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_skip_vtdc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stay_stdc_calib_amode</span><br/>
          <span class="sdescdet">cfg_stay_stdc_calib_amode[6:6]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_stay_stdc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_skip_stdc_calib_amode</span><br/>
          <span class="sdescdet">cfg_skip_stdc_calib_amode[5:5]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_skip_stdc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dcosettle_time_amode</span><br/>
          <span class="sdescdet">cfg_dcosettle_time_amode[4:1]</span><br/>
          <span class="ldescdet">DCO settling time timer (cfg_dcosettle_mode=0).                         refclk cycles = 2^reg                                                  </span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dcosettle_mode_amode</span><br/>
          <span class="sdescdet">cfg_dcosettle_mode_amode[0:0]</span><br/>
          <span class="ldescdet">Settling time exit mode. VREG calibration and all rest of PLL FSM would start only after DCO has settle                         &amp;#39;1&amp;#39;: fbclk detected                         &amp;#39;0&amp;#39;: timer                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C7F816AD829AB038" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000f4</span> Register(32 bit) txpllcfgloader_temp_tracking_amode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::TEMP_TRACKING</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::TEMP_TRACKING
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d8f4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000027</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">cfg_ssc_track_en_amode</td>
        <td class="fldnorm" colspan="6">cfg_fine2dtr_ratio_amode</td>
        <td class="fldnorm" colspan="1">cfg_temp_track_en_amode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ssc_track_en_amode</span><br/>
          <span class="sdescdet">cfg_ssc_track_en_amode[7:7]</span><br/>
          <span class="ldescdet">Set this to &amp;#39;1&amp;#39; for SSC&amp;#39;ed refclk to enable fast cap-swap during boost mode.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine2dtr_ratio_amode</span><br/>
          <span class="sdescdet">cfg_fine2dtr_ratio_amode[6:1]</span><br/>
          <span class="ldescdet">Sets the ratio between DTR cap and fine cap. Required for DTR temp tracking.                                                  </span></p>
          <p><b>Reset: </b>hex:0x13;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_temp_track_en_amode</span><br/>
          <span class="sdescdet">cfg_temp_track_en_amode[0:0]</span><br/>
          <span class="ldescdet">Enable signal for the FINE and DTR temperature tracking feature.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1EDA7DDD022A015E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000f8</span> Register(32 bit) txpllcfgloader_ana_control1_amode</span><br/>
      <span class="sdescdet">LCPLL_ANA_CONTROL Register</span><br/>
      <span class="ldescdet">LCPLL_ANA_CONTROL Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d8f8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000452</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf800e000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf800e000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="1">cfg_clk2postdiv_div2_sel_amode</td>
        <td class="fldnorm" colspan="1">cfg_hsmon1_40inv_en_amode</td>
        <td class="fldnorm" colspan="4">cfg_hsmon1_sel_amode</td>
        <td class="fldnorm" colspan="1">cfg_hsmon0_40inv_en_amode</td>
        <td class="fldnorm" colspan="4">cfg_hsmon0_sel_amode</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="1">cfg_dcodiv2_en_amode</td>
        <td class="fldnorm" colspan="1">cfg_fbdiv_enb_amode</td>
        <td class="fldnorm" colspan="1">cfg_refclk4lanediv_en_amode</td>
        <td class="fldnorm" colspan="4">cfg_prediv_ratio_amode</td>
        <td class="fldnorm" colspan="1">cfg_sd2f0_clk_sel_amode</td>
        <td class="fldnorm" colspan="3">cfg_sddiv_ratio_amode</td>
        <td class="fldnorm" colspan="1">cfg_sddiv_en_amode</td>
        <td class="fldnorm" colspan="1">cfg_pll_bypass_amode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_clk2postdiv_div2_sel_amode</span><br/>
          <span class="sdescdet">cfg_clk2postdiv_div2_sel_amode[26:26]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL1::cfg_clk2postdiv_div2_sel</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_hsmon1_40inv_en_amode</span><br/>
          <span class="sdescdet">cfg_hsmon1_40inv_en_amode[25:25]</span><br/>
          <span class="ldescdet">When 0, selected signal on hsmon1 is further delayed by 40 inverters.                         This is to analyze thermal noise and supply noise jitter                         Note that lately we found that this mode is set when this reg is set to 0 (rather than 1 as previously thought)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_hsmon1_sel_amode</span><br/>
          <span class="sdescdet">cfg_hsmon1_sel_amode[24:21]</span><br/>
          <span class="ldescdet">Select signal for obsmux1. Same signals as in obsmux0.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_hsmon0_40inv_en_amode</span><br/>
          <span class="sdescdet">cfg_hsmon0_40inv_en_amode[20:20]</span><br/>
          <span class="ldescdet">When 0, selected signal on hsmon0 is further delayed by 40 inverters.                         This is to analyze thermal noise and supply noise jitter                         Note that lately we found that this mode is set when this reg is set to 0 (rather than 1 as previously thought)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_hsmon0_sel_amode</span><br/>
          <span class="sdescdet">cfg_hsmon0_sel_amode[19:16]</span><br/>
          <span class="ldescdet">Select signal for obsmux0:                         0: vss                         1: iclk_int_refclk                         2: o_fbclk2obs_clk                         3: iclk_dco_divby2                         4: iclk_dco_divby5                         5: a2f_lv_0p9_2obs                         6: vss                         7: cbdiv56_lanediv32_clk                         8: clk_to_pcs40_clk                         9: clk_to_pcs33_34_clk                         A: o_sd_dtr_clk                         B: o_sd_fine_clk                         C: ock_a2f_lv_ldo                         D: otdc_calib_clk                         E: i_plllock                         F: i_visa8to1_2obs                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dcodiv2_en_amode</span><br/>
          <span class="sdescdet">cfg_dcodiv2_en_amode[12:12]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL1::cfg_dcodiv2_en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fbdiv_enb_amode</span><br/>
          <span class="sdescdet">cfg_fbdiv_enb_amode[11:11]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL1::cfg_fbdiv_enb</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_refclk4lanediv_en_amode</span><br/>
          <span class="sdescdet">cfg_refclk4lanediv_en_amode[10:10]</span><br/>
          <span class="ldescdet">Ungates dco/2 clock that goes into refclk156div post divider.                         1 - common PLL                         0 - lane PLL                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_prediv_ratio_amode</span><br/>
          <span class="sdescdet">cfg_prediv_ratio_amode[9:6]</span><br/>
          <span class="ldescdet">Refclk pre-divider ratio, from 1 to 5, relevant only to lane PLL where refclksel pin is tied to 0.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_sd2f0_clk_sel_amode</span><br/>
          <span class="sdescdet">cfg_sd2f0_clk_sel_amode[5:5]</span><br/>
          <span class="ldescdet">Sets DTR SD clock division ratio:                         0 - fine SD clock                         1 - fine SD clock further divided by 2                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_sddiv_ratio_amode</span><br/>
          <span class="sdescdet">cfg_sddiv_ratio_amode[4:2]</span><br/>
          <span class="ldescdet">Sets Fine and DTR SD clock division ratio, from 1 to 5. Input clock is dco/2 so possible ratios are 2,4,6,8,10.                         </span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_sddiv_en_amode</span><br/>
          <span class="sdescdet">cfg_sddiv_en_amode[1:1]</span><br/>
          <span class="ldescdet">Ungates dco/2 clock that goes into filter&amp;#39;s SD post divider.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pll_bypass_amode</span><br/>
          <span class="sdescdet">cfg_pll_bypass_amode[0:0]</span><br/>
          <span class="ldescdet">When 1, the following output clocks will drive out the input refclk (after prediv). Relevant to common PLL only.                         100MHz refclk                         156.25MHz refclk                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C4229E63017DEA23" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000fc</span> Register(32 bit) txpllcfgloader_ana_control2_amode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL2</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d8fc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000080a0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="1">cfg_pll_refclk_hsmode_sel_amode</td>
        <td class="fldnorm" colspan="3">cfg_hscntr_hsclk_sel_ovr_val_amode</td>
        <td class="fldnorm" colspan="1">cfg_hscntr_hsclk_sel_ovr_amode</td>
        <td class="fldnorm" colspan="1">cfg_dco_acbuf2tx_en_amode</td>
        <td class="fldnorm" colspan="1">cfg_bti_en_amode</td>
        <td class="fldnorm" colspan="1">cfg_a2f_ldo_dco_en_amode</td>
        <td class="fldnorm" colspan="1">cfg_a2f_clkunreg_en_amode</td>
        <td class="fldnorm" colspan="1">cfg_a2f_clkreg_en_amode</td>
        <td class="fldnorm" colspan="10">cfg_refclk4lane_divratio_amode</td>
        <td class="fldnorm" colspan="1">cfg_refclk_sel_amode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="10">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pll_refclk_hsmode_sel_amode</span><br/>
          <span class="sdescdet">cfg_pll_refclk_hsmode_sel_amode[20:20]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL2::cfg_pll_refclk_hsmode_sel</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_hscntr_hsclk_sel_ovr_val_amode</span><br/>
          <span class="sdescdet">cfg_hscntr_hsclk_sel_ovr_val_amode[19:17]</span><br/>
          <span class="ldescdet">High speed counter (hscnter) input.                         &amp;#39;0&amp;#39; - input from DCO/4 (default)                         &amp;#39;1&amp;#39; - A2F_ldo clock is routed to high speed counter, allowing measurement of A2F frequency in HVM (like in IDV)                         &amp;#39;2&amp;#39; - A2F_lv clock is routed to high speed counter, allowing measurement of A2F frequency in HVM (like in IDV)                         &amp;#39;3&amp;#39; - vss</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_hscntr_hsclk_sel_ovr_amode</span><br/>
          <span class="sdescdet">cfg_hscntr_hsclk_sel_ovr_amode[16:16]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL2::cfg_hscntr_hsclk_sel_ovr</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dco_acbuf2tx_en_amode</span><br/>
          <span class="sdescdet">cfg_dco_acbuf2tx_en_amode[15:15]</span><br/>
          <span class="ldescdet">Used as LDO enable.                         Gated by pll enable.                                                  </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_bti_en_amode</span><br/>
          <span class="sdescdet">cfg_bti_en_amode[14:14]</span><br/>
          <span class="ldescdet">BTI clock gate signal. By default, whenever PLL is off, BTI clock drives DCO clock distribution to prevent assymetric Aging. Setting this register to &amp;#39;1&amp;#39; will gate BTI clock.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_a2f_ldo_dco_en_amode</span><br/>
          <span class="sdescdet">cfg_a2f_ldo_dco_en_amode[13:13]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL2::cfg_a2f_ldo_dco_en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_a2f_clkunreg_en_amode</span><br/>
          <span class="sdescdet">cfg_a2f_clkunreg_en_amode[12:12]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL2::cfg_a2f_clkunreg_en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_a2f_clkreg_en_amode</span><br/>
          <span class="sdescdet">cfg_a2f_clkreg_en_amode[11:11]</span><br/>
          <span class="ldescdet">Enables A2F.                         A2F are used to measure internal supply noise.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_refclk4lane_divratio_amode</span><br/>
          <span class="sdescdet">cfg_refclk4lane_divratio_amode[10:1]</span><br/>
          <span class="ldescdet">Division ratio for refclk156 post divider (input clock is dco).                                                  </span></p>
          <p><b>Reset: </b>hex:0x050;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_refclk_sel_amode</span><br/>
          <span class="sdescdet">cfg_refclk_sel_amode[0:0]</span><br/>
          <span class="ldescdet">Relevant only if id_pll_refclksel[2:0] (on PLL interface) is set to 3&amp;#39;b0.                         Selects the refclk source for the PLL:                         3&amp;#39;h0 : vss                         3&amp;#39;h1 : ref_clk_1                         3&amp;#39;h2 : ref_clk_2                         3&amp;#39;h3 : ref_clk_3                         3&amp;#39;h4 : ref_clk_4                         3&amp;#39;h5 : ref_clk_5                         3&amp;#39;h6 : vss                         3&amp;#39;h7 : vss                                                                                                    </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_714269AC4FA709F4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000100</span> Register(32 bit) txpllcfgloader_ana_control3_amode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d900</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00a00001</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="1">cfg_pksen_res_bypb_amode</td>
        <td class="fldnorm" colspan="1">cfg_ldo_pksen_byp_amode</td>
        <td class="fldnorm" colspan="6">cfg_pksen_vref_sel_amode</td>
        <td class="fldnorm" colspan="6">cfg_pksen_comp_vref_val_amode</td>
        <td class="fldnorm" colspan="2">cfg_pksen_comp_inp_sel_amode</td>
        <td class="fldnorm" colspan="2">cfg_pksen_comp_inn_sel_amode</td>
        <td class="fldnorm" colspan="1">cfg_pksen_comp_en_amode</td>
        <td class="fldnorm" colspan="4">cfg_pksen_comp_amode</td>
        <td class="fldnorm" colspan="1">cfg_pksen_en_amode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_res_bypb_amode</span><br/>
          <span class="sdescdet">cfg_pksen_res_bypb_amode[23:23]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3::cfg_pksen_res_bypb</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_pksen_byp_amode</span><br/>
          <span class="sdescdet">cfg_ldo_pksen_byp_amode[22:22]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3::cfg_ldo_pksen_byp</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_vref_sel_amode</span><br/>
          <span class="sdescdet">cfg_pksen_vref_sel_amode[21:16]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3::cfg_pksen_vref_sel</span></p>
          <p><b>Reset: </b>hex:0x20;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_comp_vref_val_amode</span><br/>
          <span class="sdescdet">cfg_pksen_comp_vref_val_amode[15:10]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3::cfg_pksen_comp_vref_val</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_comp_inp_sel_amode</span><br/>
          <span class="sdescdet">cfg_pksen_comp_inp_sel_amode[9:8]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3::cfg_pksen_comp_inp_sel</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_comp_inn_sel_amode</span><br/>
          <span class="sdescdet">cfg_pksen_comp_inn_sel_amode[7:6]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3::cfg_pksen_comp_inn_sel</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_comp_en_amode</span><br/>
          <span class="sdescdet">cfg_pksen_comp_en_amode[5:5]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3::cfg_pksen_comp_en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_comp_amode</span><br/>
          <span class="sdescdet">cfg_pksen_comp_amode[4:1]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3::cfg_pksen_comp</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_en_amode</span><br/>
          <span class="sdescdet">cfg_pksen_en_amode[0:0]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3::cfg_pksen_en</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_84F0576085BF22A2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000104</span> Register(32 bit) txpllcfgloader_dfx0_amode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::DFX0</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::DFX0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d904</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00040000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="fldnorm" colspan="1">cfg_dpso_bypass_mode_amode</td>
        <td class="fldnorm" colspan="1">cfg_dfx_disable_dft_timer_ovrd_en_amode</td>
        <td class="fldnorm" colspan="1">cfg_dfx_disable_dft_timer_ovrd_val_amode</td>
        <td class="fldnorm" colspan="5">cfg_dfx_feedfwrdphase_ovr_val_amode</td>
        <td class="fldnorm" colspan="1">cfg_dfx_feedfwrd_offset_ovr_en_amode</td>
        <td class="fldnorm" colspan="3">cfg_visa8to1_2obs_sel_amode</td>
        <td class="fldnorm" colspan="4">cfg_modulation_toggle_delay_amode</td>
        <td class="fldnorm" colspan="1">cfg_ldo_modulation_en_amode</td>
        <td class="fldnorm" colspan="1">cfg_tdcpe_modulation_en_amode</td>
        <td class="fldnorm" colspan="1">cfg_fine_modulation_sel_amode</td>
        <td class="fldnorm" colspan="1">cfg_fine_modulation_en_amode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dpso_bypass_mode_amode</span><br/>
          <span class="sdescdet">cfg_dpso_bypass_mode_amode[19:19]</span><br/>
          <span class="ldescdet">When 0, DPSO bus is sampled by fbclk falling edge before sent to TX PISO                         When 1, the sample is bypassed. This is needed when monitoring VISA signals that are not of fbclk nor on refclk domain.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_disable_dft_timer_ovrd_en_amode</span><br/>
          <span class="sdescdet">cfg_dfx_disable_dft_timer_ovrd_en_amode[18:18]</span><br/>
          <span class="ldescdet">When 0, DFT measurements would stop when minmax timer overflows.                         When 1, DFT measurements run based on cfg_dfx_disable_dft_timer_ovrd_val.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_disable_dft_timer_ovrd_val_amode</span><br/>
          <span class="sdescdet">cfg_dfx_disable_dft_timer_ovrd_val_amode[17:17]</span><br/>
          <span class="ldescdet">When cfg_dfx_disable_dft_timer_ovrd_en=1, this bit will set DFT timer mode.                          When 0, DFT measurements always run. When 1, DFT measurements always off.                          No need to change this reg. Just keep it at 0. (could have been removed)                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_feedfwrdphase_ovr_val_amode</span><br/>
          <span class="sdescdet">cfg_dfx_feedfwrdphase_ovr_val_amode[16:12]</span><br/>
          <span class="ldescdet">Sets feed forward offset override value. Useful in integer mode to shift fbclk phase.                         The 9 integer bits, 3 fractional bits.                         </span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_feedfwrd_offset_ovr_en_amode</span><br/>
          <span class="sdescdet">cfg_dfx_feedfwrd_offset_ovr_en_amode[11:11]</span><br/>
          <span class="ldescdet">Enables overriding feed forward offset. Useful in integer mode to shift fbclk phase.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_visa8to1_2obs_sel_amode</span><br/>
          <span class="sdescdet">cfg_visa8to1_2obs_sel_amode[10:8]</span><br/>
          <span class="ldescdet">Selects which bit in VISA lane0 would be routed to high speed monitor mux.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_modulation_toggle_delay_amode</span><br/>
          <span class="sdescdet">cfg_modulation_toggle_delay_amode[7:4]</span><br/>
          <span class="ldescdet">Sets modulation frequency.                         Code would toggle every 2^reg refclk cycles.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_modulation_en_amode</span><br/>
          <span class="sdescdet">cfg_ldo_modulation_en_amode[3:3]</span><br/>
          <span class="ldescdet">Modulates LDO by adding an offset that toggles between 0 and 1.                          cfg_modulation_toggle_delay sets modulation frequency.                                                  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdcpe_modulation_en_amode</span><br/>
          <span class="sdescdet">cfg_tdcpe_modulation_en_amode[2:2]</span><br/>
          <span class="ldescdet">Modulates TDC PE by adding an offset that toggles between 0 and 1.                          cfg_modulation_toggle_delay sets modulation frequency.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine_modulation_sel_amode</span><br/>
          <span class="sdescdet">cfg_fine_modulation_sel_amode[1:1]</span><br/>
          <span class="ldescdet">Sets magnitude of fine modulation:                          0 - fine offset toggles between 0 and +1.                         1 - fine offset toggles between 0 and cfg_fine2dtr_ratio.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine_modulation_en_amode</span><br/>
          <span class="sdescdet">cfg_fine_modulation_en_amode[0:0]</span><br/>
          <span class="ldescdet">Modulates fine code by adding an offset that toggles between values defined by cfg_fine_modulation_sel.                          cfg_modulation_toggle_delay sets modulation frequency.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AD4C9CA87FF6D020" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000108</span> Register(32 bit) txpllcfgloader_dfx1_amode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::DFX1</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::DFX1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d908</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0001aaaa</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="5">cfg_tdcpe_modulation_val_amode</td>
        <td class="fldnorm" colspan="16">cfg_dpso_marker_amode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="16">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdcpe_modulation_val_amode</span><br/>
          <span class="sdescdet">cfg_tdcpe_modulation_val_amode[20:16]</span><br/>
          <span class="ldescdet">While cfg_tdcpe_modulation_en=1 define the TDC/STDC amplitude offset (integer) during the tdc/stdc modulation.</span></p>
          <p><b>Reset: </b>hex:0x01;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dpso_marker_amode</span><br/>
          <span class="sdescdet">cfg_dpso_marker_amode[15:0]</span><br/>
          <span class="ldescdet">When serializing VISA 8b bus to TX, additional 16 (upper bits) are set according to this register which could be used as a marker                         </span></p>
          <p><b>Reset: </b>hex:0xaaaa;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C5E7DB739578327E" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000010c</span> Register(32 bit) txpllcfgloader_ldo0_amode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::LDO0</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d90c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x059002e0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">cfg_vrefgen_byp_amode</td>
        <td class="fldnorm" colspan="3">cfg_ldorefgen_beta_amode</td>
        <td class="fldnorm" colspan="6">cfg_ldodco_high_vref_sel_amode</td>
        <td class="fldnorm" colspan="6">cfg_ldodco_vref_sel_amode</td>
        <td class="fldnorm" colspan="2">cfg_ldodco_vref_rc_amode</td>
        <td class="fldnorm" colspan="1">cfg_ldodco_byp_amode</td>
        <td class="fldnorm" colspan="3">cfg_ldodco_beta_amode</td>
        <td class="fldnorm" colspan="6">cfg_ldoclk_vref_sel_amode</td>
        <td class="fldnorm" colspan="1">cfg_ldoclk_byp_amode</td>
        <td class="fldnorm" colspan="3">cfg_ldoclk_beta_amode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vrefgen_byp_amode</span><br/>
          <span class="sdescdet">cfg_vrefgen_byp_amode[31:31]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_vrefgen_byp</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldorefgen_beta_amode</span><br/>
          <span class="sdescdet">cfg_ldorefgen_beta_amode[30:28]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_ldorefgen_beta</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_high_vref_sel_amode</span><br/>
          <span class="sdescdet">cfg_ldodco_high_vref_sel_amode[27:22]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_ldodco_high_vref_sel</span></p>
          <p><b>Reset: </b>hex:0x16;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_vref_sel_amode</span><br/>
          <span class="sdescdet">cfg_ldodco_vref_sel_amode[21:16]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_ldodco_vref_sel</span></p>
          <p><b>Reset: </b>hex:0x10;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_vref_rc_amode</span><br/>
          <span class="sdescdet">cfg_ldodco_vref_rc_amode[15:14]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_ldodco_vref_rc</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_byp_amode</span><br/>
          <span class="sdescdet">cfg_ldodco_byp_amode[13:13]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_ldodco_byp</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_beta_amode</span><br/>
          <span class="sdescdet">cfg_ldodco_beta_amode[12:10]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_ldodco_beta</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldoclk_vref_sel_amode</span><br/>
          <span class="sdescdet">cfg_ldoclk_vref_sel_amode[9:4]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_ldoclk_vref_sel</span></p>
          <p><b>Reset: </b>hex:0x2e;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldoclk_byp_amode</span><br/>
          <span class="sdescdet">cfg_ldoclk_byp_amode[3:3]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_ldoclk_byp</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldoclk_beta_amode</span><br/>
          <span class="sdescdet">cfg_ldoclk_beta_amode[2:0]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_ldoclk_beta</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_97CFDC764A5CB04E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000110</span> Register(32 bit) txpllcfgloader_ldo1_amode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::LDO1</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d910</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000000e0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffc000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffc000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="18">-</td>
        <td class="fldnorm" colspan="1">cfg_dcmon2_en_amode</td>
        <td class="fldnorm" colspan="1">cfg_dcmon1_en_amode</td>
        <td class="fldnorm" colspan="4">cfg_dcmon_sel_amode</td>
        <td class="fldnorm" colspan="1">cfg_ldo_dco_highz_b_amode</td>
        <td class="fldnorm" colspan="1">cfg_ldo_clk_highz_b_amode</td>
        <td class="fldnorm" colspan="1">cfg_ldo_pksen_highz_b_amode</td>
        <td class="fldnorm" colspan="1">cfg_ldo_bias_ext_amode</td>
        <td class="fldnorm" colspan="3">cfg_ldo_bias_sel_amode</td>
        <td class="fldnorm" colspan="1">cfg_inv_vpeak_comb_fb_amode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="18">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dcmon2_en_amode</span><br/>
          <span class="sdescdet">cfg_dcmon2_en_amode[13:13]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO1::cfg_dcmon2_en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dcmon1_en_amode</span><br/>
          <span class="sdescdet">cfg_dcmon1_en_amode[12:12]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO1::cfg_dcmon1_en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dcmon_sel_amode</span><br/>
          <span class="sdescdet">cfg_dcmon_sel_amode[11:8]</span><br/>
          <span class="ldescdet">Selection pins for DFx MUXs</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_dco_highz_b_amode</span><br/>
          <span class="sdescdet">cfg_ldo_dco_highz_b_amode[7:7]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO1::cfg_ldo_dco_highz_b</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_clk_highz_b_amode</span><br/>
          <span class="sdescdet">cfg_ldo_clk_highz_b_amode[6:6]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO1::cfg_ldo_clk_highz_b</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_pksen_highz_b_amode</span><br/>
          <span class="sdescdet">cfg_ldo_pksen_highz_b_amode[5:5]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO1::cfg_ldo_pksen_highz_b</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_bias_ext_amode</span><br/>
          <span class="sdescdet">cfg_ldo_bias_ext_amode[4:4]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO1::cfg_ldo_bias_ext</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_bias_sel_amode</span><br/>
          <span class="sdescdet">cfg_ldo_bias_sel_amode[3:1]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO1::cfg_ldo_bias_sel</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_inv_vpeak_comb_fb_amode</span><br/>
          <span class="sdescdet">cfg_inv_vpeak_comb_fb_amode[0:0]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO1::cfg_inv_vpeak_comb_fb</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3176DFFFFBF41637" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000114</span> Register(32 bit) txpllcfgloader_kvcc0_amode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::KVCC0</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::KVCC0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d914</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x080013c5</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xe000c000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xe000c000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="7">cfg_2f0_fine_ratio_amode</td>
        <td class="fldnorm" colspan="1">cfg_kvcc_inv_polarity_amode</td>
        <td class="fldnorm" colspan="1">cfg_full_range_kvcc_sel_amode</td>
        <td class="fldnorm" colspan="3">cfg_notch_offset_amode</td>
        <td class="fldnorm" colspan="1">cfg_dft_freq_meas_enable_amode</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="3">cfg_kvcccalib_ldo_offset_amode</td>
        <td class="fldnorm" colspan="3">cfg_kvcc_measure_maxcnt_amode</td>
        <td class="fldnorm" colspan="8">cfg_kvcc_settle_maxcnt_amode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="7">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[28:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_2f0_fine_ratio_amode</span><br/>
          <span class="sdescdet">cfg_2f0_fine_ratio_amode[28:22]</span><br/>
          <span class="ldescdet">Fractional ratio. 32 is 1/4 (frac value = reg/2^7).</span></p>
          <p><b>Reset: </b>hex:0x20;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_inv_polarity_amode</span><br/>
          <span class="sdescdet">cfg_kvcc_inv_polarity_amode[21:21]</span><br/>
          <span class="ldescdet">A chicken bit to invert Kvcc polarity.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_full_range_kvcc_sel_amode</span><br/>
          <span class="sdescdet">cfg_full_range_kvcc_sel_amode[20:20]</span><br/>
          <span class="ldescdet">Limit the kvcc full bin code according to thermal control bits in the analog. Leaving it unlimited doesn&amp;#39;t impact functionality but just the read out of the Kvcc calibration. For proper Kvcc debug/characterization, set according to the PLL:                         0 - code is limited to 191d, 11 thermal bits in analog                         1 - (default) Full binary code range                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_notch_offset_amode</span><br/>
          <span class="sdescdet">cfg_notch_offset_amode[19:17]</span><br/>
          <span class="ldescdet">Sets how many thermo bits to turn off from the notch filter                                                  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dft_freq_meas_enable_amode</span><br/>
          <span class="sdescdet">cfg_dft_freq_meas_enable_amode[16:16]</span><br/>
          <span class="ldescdet">DFT frequency measurement is triggered when this signal transitions from 0 to 1.                         Make sure to set cfg_dfx_disable_dft_timer_ovrd_en=1 so that HS counter would remain active and cfg_kvcc_measure_maxcnt to define number of refclk cycles.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcccalib_ldo_offset_amode</span><br/>
          <span class="sdescdet">cfg_kvcccalib_ldo_offset_amode[13:11]</span><br/>
          <span class="ldescdet">Amount of offset to inject into LDO for measuring frequency delta that is needed for calibrating Kvcc. (Need to be ~30mv)                         Common: use &amp;#38;quot;2&amp;#38;quot; as the default register value.                         Lane: used &amp;#38;quot;1&amp;#38;quot; as a default override.</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_measure_maxcnt_amode</span><br/>
          <span class="sdescdet">cfg_kvcc_measure_maxcnt_amode[10:8]</span><br/>
          <span class="ldescdet">Defines number of refclk cycles over which the DCO frequency is measured and averaged with high accuracy.                         It is used for both Kvcc calibration and DFT frequency measurement mode.                         refclk cycles = 2^(reg+6) - 1                         </span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_settle_maxcnt_amode</span><br/>
          <span class="sdescdet">cfg_kvcc_settle_maxcnt_amode[7:0]</span><br/>
          <span class="ldescdet">Defines number of refclk cycles from DAC change to frequency measurement during Kvcc calibration.                         VREG LPF is in bypass mode with constant time is ~1nsec (115ohm*8.3pF).                         Use the following formula:                         Frefclk x 1.26usec                                                  </span></p>
          <p><b>Reset: </b>hex:0xc5;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CFEC7026681EEECD" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000118</span> Register(32 bit) txpllcfgloader_kvcc1_amode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::KVCC1</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::KVCC1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d918</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000ef200</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="9">cfg_kvcc_max_code_limit_amode</td>
        <td class="fldnorm" colspan="1">cfg_kvcc_ldo_offset_en_val_amode</td>
        <td class="fldnorm" colspan="1">cfg_kvcc_ldo_offset_en_ovrd_amode</td>
        <td class="fldnorm" colspan="9">cfg_kvcc_code_val_amode</td>
        <td class="fldnorm" colspan="1">cfg_kvcc_code_ovrd_amode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_max_code_limit_amode</span><br/>
          <span class="sdescdet">cfg_kvcc_max_code_limit_amode[20:12]</span><br/>
          <span class="ldescdet">While cfg_full_range_kvcc_sel = 0, define the max value for 2f0 code.                         Common: 0x7F (127)                         Lane: 0x4F (79)                         </span></p>
          <p><b>Reset: </b>hex:0x0ef;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_ldo_offset_en_val_amode</span><br/>
          <span class="sdescdet">cfg_kvcc_ldo_offset_en_val_amode[11:11]</span><br/>
          <span class="ldescdet">When kvcc_ldo_offset_en_ovrd=1                         0 - doesn&amp;#39;t inject an offset to LDO                         1 - injects an offset to LDO in magnitude as configured by kvcccalib_ldo_offset                                                   </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_ldo_offset_en_ovrd_amode</span><br/>
          <span class="sdescdet">cfg_kvcc_ldo_offset_en_ovrd_amode[10:10]</span><br/>
          <span class="ldescdet">Takes control over internal Kvcc FSM for manually injecting an offset to LDO (for letting FW calibrate Kvcc).                                                  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_code_val_amode</span><br/>
          <span class="sdescdet">cfg_kvcc_code_val_amode[9:1]</span><br/>
          <span class="ldescdet">DCO notch filter override value (binary, before therm decoder).                         </span></p>
          <p><b>Reset: </b>hex:0x100;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_code_ovrd_amode</span><br/>
          <span class="sdescdet">cfg_kvcc_code_ovrd_amode[0:0]</span><br/>
          <span class="ldescdet">DCO notch filter override enable                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_95F9F8C42A8031C6" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000011c</span> Register(32 bit) txpllcfgloader_kvcc2_amode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::KVCC2</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::KVCC2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d91c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000000a9</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="fldnorm" colspan="1">cfg_start_2f0_step_amode</td>
        <td class="fldnorm" colspan="1">cfg_kvcc_adapt_by_fw_amode</td>
        <td class="fldnorm" colspan="1">cfg_kvcc_adapt_chicken_bit_amode</td>
        <td class="fldnorm" colspan="1">cfg_dfx_kvcc_adapt_dir_ovr_amode</td>
        <td class="fldnorm" colspan="9">cfg_dfx_kvcc_adapt_val_ovr_amode</td>
        <td class="fldnorm" colspan="1">cfg_dfx_kvcc_adapt_enable_ovr_amode</td>
        <td class="fldnorm" colspan="1">cfg_dfx_kvcc_adapt_toggle_en_amode</td>
        <td class="fldnorm" colspan="3">cfg_kvcc_adapt_step_amode</td>
        <td class="fldnorm" colspan="3">cfg_kvcc_adapt_ctr_delay_amode</td>
        <td class="fldnorm" colspan="2">cfg_kvcc_adapt_thr_amode</td>
        <td class="fldnorm" colspan="2">cfg_kvcc_adapt_mode_amode</td>
        <td class="fldnorm" colspan="1">cfg_kvcc_adapt_en_amode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_start_2f0_step_amode</span><br/>
          <span class="sdescdet">cfg_start_2f0_step_amode[25:25]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::KVCC2::cfg_start_2f0_step</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_adapt_by_fw_amode</span><br/>
          <span class="sdescdet">cfg_kvcc_adapt_by_fw_amode[24:24]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::KVCC2::cfg_kvcc_adapt_by_fw</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_adapt_chicken_bit_amode</span><br/>
          <span class="sdescdet">cfg_kvcc_adapt_chicken_bit_amode[23:23]</span><br/>
          <span class="ldescdet">Define the polarity of the kvcc adaptation.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_kvcc_adapt_dir_ovr_amode</span><br/>
          <span class="sdescdet">cfg_dfx_kvcc_adapt_dir_ovr_amode[22:22]</span><br/>
          <span class="ldescdet">In 2f0 dithering DFX modes, this bit does the following:                         toggle mode (cfg_dfx_kvcc_adapt_toggle_en=1):                         0 - 2f0 would ramp down and up repeatedly                         1 - 2f0 would ramp up and down repeatedly                                                  override mode (cfg_dfx_kvcc_adapt_enable_ovr=1):                         0 - 2f0 would dither between current code and current code -1                          1 - 2f0 would dither between current code and current code +1 </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_kvcc_adapt_val_ovr_amode</span><br/>
          <span class="sdescdet">cfg_dfx_kvcc_adapt_val_ovr_amode[21:13]</span><br/>
          <span class="ldescdet">2f0 dithering SD modulator override value (when cfg_dfx_kvcc_adapt_enable_ovr=1)</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_kvcc_adapt_enable_ovr_amode</span><br/>
          <span class="sdescdet">cfg_dfx_kvcc_adapt_enable_ovr_amode[12:12]</span><br/>
          <span class="ldescdet">Enables overriding code to 2f0 dithering SD modulator.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_kvcc_adapt_toggle_en_amode</span><br/>
          <span class="sdescdet">cfg_dfx_kvcc_adapt_toggle_en_amode[11:11]</span><br/>
          <span class="ldescdet">Enables a BIST to check 2f0 mechanism for temp tracking.                         When enabled, 2f0 dithering SD modulator code is ramped up and down continously.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_adapt_step_amode</span><br/>
          <span class="sdescdet">cfg_kvcc_adapt_step_amode[10:8]</span><br/>
          <span class="ldescdet">Sets step size of 2f0 SD modulator (2f0 dithering) ramp code increment.                         step = 2^(reg-9)                         Cycles to complete ramp = 2^(9-adapt_step+adapt_ctr_delay)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_adapt_ctr_delay_amode</span><br/>
          <span class="sdescdet">cfg_kvcc_adapt_ctr_delay_amode[7:5]</span><br/>
          <span class="ldescdet">Sets update rate of 2f0 SD modulator (2f0 dithering) ramp code increment.                         fbclk cycles = 2^reg</span></p>
          <p><b>Reset: </b>hex:0x5;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_adapt_thr_amode</span><br/>
          <span class="sdescdet">cfg_kvcc_adapt_thr_amode[4:3]</span><br/>
          <span class="ldescdet">Threshold for update the notch code.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_adapt_mode_amode</span><br/>
          <span class="sdescdet">cfg_kvcc_adapt_mode_amode[2:1]</span><br/>
          <span class="ldescdet">Defines kvcc adaptation mode.                         0(POR): full (dithering on all 2f0 bus between current and next)                         1: single cap 0 (dithering on dedicated capacitor - 1 lsb)                         2: single cap 1 (dithering on dedicated capacitor - 2 lsb)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_adapt_en_amode</span><br/>
          <span class="sdescdet">cfg_kvcc_adapt_en_amode[0:0]</span><br/>
          <span class="ldescdet">Kvcc on the fly adaptation enable.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D672644C3069EB4D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000120</span> Register(32 bit) txpllcfgloader_spare0_amode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::SPARE0</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::SPARE0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d920</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffff800</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffff800</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="21">-</td>
        <td class="fldnorm" colspan="11">cfg_spare_dig2ana_amode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="21">-</td>
        <td class="accno" colspan="11">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[10:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_spare_dig2ana_amode</span><br/>
          <span class="sdescdet">cfg_spare_dig2ana_amode[10:0]</span><br/>
          <span class="ldescdet">Spare controls to analog block.                         [10:0] unused                                                  </span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A812B890ADF762F3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000124</span> Register(32 bit) txpllcfgloader_spare1_amode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::SPARE1</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::SPARE1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d924</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00001</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00001</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="20">cfg_spare_dig2wrap_amode</td>
        <td class="fldgap" colspan="1">-</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="20">RW</td>
        <td class="fldgap" colspan="1">-</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_spare_dig2wrap_amode</span><br/>
          <span class="sdescdet">cfg_spare_dig2wrap_amode[20:1]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::SPARE1::cfg_spare_dig2wrap</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_63F2962C072AEBB3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000128</span> Register(32 bit) txpllcfgloader_dco_swing0_amode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::DCO_SWING0</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d928</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0022006d</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="2">cfg_ldodco_step_settle_timer_limit_amode</td>
        <td class="fldnorm" colspan="1">cfg_ldodco_vref_ovrd_amode</td>
        <td class="fldnorm" colspan="1">cfg_pksen_vref_ovrd_amode</td>
        <td class="fldnorm" colspan="1">cfg_ldodco_adapt_en_amode</td>
        <td class="fldnorm" colspan="1">cfg_pksen_comp_out_chicken_bit_amode</td>
        <td class="fldnorm" colspan="3">cfg_pksen_settle_timer_limit_amode</td>
        <td class="fldnorm" colspan="1">cfg_ldodco_step_chicken_bit_amode</td>
        <td class="fldnorm" colspan="1">cfg_ldodco_step_dir_amode</td>
        <td class="fldnorm" colspan="1">cfg_start_ldodco_step_amode</td>
        <td class="fldnorm" colspan="1">cfg_start_pksen_read_amode</td>
        <td class="fldnorm" colspan="1">cfg_dco_swing_by_fw_amode</td>
        <td class="fldnorm" colspan="1">cfg_skip_dco_swing_sleep_sel_amode</td>
        <td class="fldnorm" colspan="6">cfg_pksen_vref_target_amode</td>
        <td class="fldnorm" colspan="1">cfg_dco_swing_vpeak_mode_amode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_step_settle_timer_limit_amode</span><br/>
          <span class="sdescdet">cfg_ldodco_step_settle_timer_limit_amode[21:20]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_ldodco_step_settle_timer_limit</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_vref_ovrd_amode</span><br/>
          <span class="sdescdet">cfg_ldodco_vref_ovrd_amode[19:19]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_ldodco_vref_ovrd</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_vref_ovrd_amode</span><br/>
          <span class="sdescdet">cfg_pksen_vref_ovrd_amode[18:18]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_pksen_vref_ovrd</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_adapt_en_amode</span><br/>
          <span class="sdescdet">cfg_ldodco_adapt_en_amode[17:17]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_ldodco_adapt_en</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_comp_out_chicken_bit_amode</span><br/>
          <span class="sdescdet">cfg_pksen_comp_out_chicken_bit_amode[16:16]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_pksen_comp_out_chicken_bit</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_settle_timer_limit_amode</span><br/>
          <span class="sdescdet">cfg_pksen_settle_timer_limit_amode[15:13]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_pksen_settle_timer_limit</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_step_chicken_bit_amode</span><br/>
          <span class="sdescdet">cfg_ldodco_step_chicken_bit_amode[12:12]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_ldodco_step_chicken_bit</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_step_dir_amode</span><br/>
          <span class="sdescdet">cfg_ldodco_step_dir_amode[11:11]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_ldodco_step_dir</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_start_ldodco_step_amode</span><br/>
          <span class="sdescdet">cfg_start_ldodco_step_amode[10:10]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_start_ldodco_step</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_start_pksen_read_amode</span><br/>
          <span class="sdescdet">cfg_start_pksen_read_amode[9:9]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_start_pksen_read</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dco_swing_by_fw_amode</span><br/>
          <span class="sdescdet">cfg_dco_swing_by_fw_amode[8:8]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_dco_swing_by_fw</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_skip_dco_swing_sleep_sel_amode</span><br/>
          <span class="sdescdet">cfg_skip_dco_swing_sleep_sel_amode[7:7]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_skip_dco_swing_sleep_sel</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_vref_target_amode</span><br/>
          <span class="sdescdet">cfg_pksen_vref_target_amode[6:1]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_pksen_vref_target</span></p>
          <p><b>Reset: </b>hex:0x36;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dco_swing_vpeak_mode_amode</span><br/>
          <span class="sdescdet">cfg_dco_swing_vpeak_mode_amode[0:0]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_dco_swing_vpeak_mode</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_464DB0CD250F167B" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000012c</span> Register(32 bit) txpllcfgloader_dco_swing1_amode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::DCO_SWING1</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d92c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000005</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="9">cfg_dfx_ldodco_adapt_val_ovr_amode</td>
        <td class="fldnorm" colspan="1">cfg_dfx_ldodco_adapt_enable_ovr_amode</td>
        <td class="fldnorm" colspan="1">cfg_dfx_ldodco_adapt_dir_ovr_amode</td>
        <td class="fldnorm" colspan="1">cfg_dfx_ldodco_adapt_toggle_en_amode</td>
        <td class="fldnorm" colspan="3">cfg_ldodco_adapt_step_amode</td>
        <td class="fldnorm" colspan="3">cfg_ldodco_adapt_ctr_delay_amode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_ldodco_adapt_val_ovr_amode</span><br/>
          <span class="sdescdet">cfg_dfx_ldodco_adapt_val_ovr_amode[17:9]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING1::cfg_dfx_ldodco_adapt_val_ovr</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_ldodco_adapt_enable_ovr_amode</span><br/>
          <span class="sdescdet">cfg_dfx_ldodco_adapt_enable_ovr_amode[8:8]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING1::cfg_dfx_ldodco_adapt_enable_ovr</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_ldodco_adapt_dir_ovr_amode</span><br/>
          <span class="sdescdet">cfg_dfx_ldodco_adapt_dir_ovr_amode[7:7]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING1::cfg_dfx_ldodco_adapt_dir_ovr</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_ldodco_adapt_toggle_en_amode</span><br/>
          <span class="sdescdet">cfg_dfx_ldodco_adapt_toggle_en_amode[6:6]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING1::cfg_dfx_ldodco_adapt_toggle_en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_adapt_step_amode</span><br/>
          <span class="sdescdet">cfg_ldodco_adapt_step_amode[5:3]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING1::cfg_ldodco_adapt_step</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_adapt_ctr_delay_amode</span><br/>
          <span class="sdescdet">cfg_ldodco_adapt_ctr_delay_amode[2:0]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING1::cfg_ldodco_adapt_ctr_delay</span></p>
          <p><b>Reset: </b>hex:0x5;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7C2F8E9FE9751813" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000130</span> Register(32 bit) txpllcfgloader_tdc4_amode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::TDC4</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC4
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d930</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0xcab6a27c</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">cfg_vtdc_plus2_thresh_amode</td>
        <td class="fldnorm" colspan="8">cfg_vtdc_plus1_thresh_amode</td>
        <td class="fldnorm" colspan="8">cfg_vtdc_minus1_thresh_amode</td>
        <td class="fldnorm" colspan="8">cfg_vtdc_minus2_thresh_amode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_plus2_thresh_amode</span><br/>
          <span class="sdescdet">cfg_vtdc_plus2_thresh_amode[31:24]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC4::cfg_vtdc_plus2_thresh</span></p>
          <p><b>Reset: </b>hex:0xca;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_plus1_thresh_amode</span><br/>
          <span class="sdescdet">cfg_vtdc_plus1_thresh_amode[23:16]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC4::cfg_vtdc_plus1_thresh</span></p>
          <p><b>Reset: </b>hex:0xb6;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_minus1_thresh_amode</span><br/>
          <span class="sdescdet">cfg_vtdc_minus1_thresh_amode[15:8]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC4::cfg_vtdc_minus1_thresh</span></p>
          <p><b>Reset: </b>hex:0xa2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_minus2_thresh_amode</span><br/>
          <span class="sdescdet">cfg_vtdc_minus2_thresh_amode[7:0]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC4::cfg_vtdc_minus2_thresh</span></p>
          <p><b>Reset: </b>hex:0x7c;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E5838373DBCA0C8B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000140</span> Register(32 bit) txpllcfgloader_div0_bmode</span><br/>
      <span class="sdescdet">LCPLL_DIV0 Register</span><br/>
      <span class="ldescdet">LCPLL_DIV0 Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d940</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">o_fbdiv_frac_bmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_fbdiv_frac_bmode</span><br/>
          <span class="sdescdet">o_fbdiv_frac_bmode[31:0]</span><br/>
          <span class="ldescdet">Feedback divider fractional ratio.                          Total ratio is:                         If cfg_dcodiv2_to_fbdiv_bypass=1 : (integer+fractional/2^32)                         otherwise : (integer+fractional/2^32) x 2                         </span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E376F2B5BF824296" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000144</span> Register(32 bit) txpllcfgloader_div1_bmode</span><br/>
      <span class="sdescdet">LCPLL_DIV1 Register</span><br/>
      <span class="ldescdet">LCPLL_DIV1 Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d944</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00003050</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff800000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff800000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="fldnorm" colspan="1">cfg_lf_band_sel_bmode</td>
        <td class="fldnorm" colspan="1">cfg_lf_band_inuse_bmode</td>
        <td class="fldnorm" colspan="6">cfg_fracn_sd_step_bmode</td>
        <td class="fldnorm" colspan="1">cfg_fracn_sd_step_en_bmode</td>
        <td class="fldnorm" colspan="3">cfg_refclk_cnt_limit_bmode</td>
        <td class="fldnorm" colspan="1">o_fracnen_h_bmode</td>
        <td class="fldnorm" colspan="10">o_fbdiv_intgr_bmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="10">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_lf_band_sel_bmode</span><br/>
          <span class="sdescdet">cfg_lf_band_sel_bmode[22:22]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DIV1::cfg_lf_band_sel</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_lf_band_inuse_bmode</span><br/>
          <span class="sdescdet">cfg_lf_band_inuse_bmode[21:21]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DIV1::cfg_lf_band_inuse</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fracn_sd_step_bmode</span><br/>
          <span class="sdescdet">cfg_fracn_sd_step_bmode[20:15]</span><br/>
          <span class="ldescdet">Sets magnitude of step in fracN SD accumulator, which is added to the MSB of the SD bus.                         Each LSB here would shift PLL phase by 2xTdco/2^6                         </span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fracn_sd_step_en_bmode</span><br/>
          <span class="sdescdet">cfg_fracn_sd_step_en_bmode[14:14]</span><br/>
          <span class="ldescdet">Injects an impulse into fracN SD accumulator.                         This inject a step in the feed-forward offset and as a result would create a step on the PLL phase.                         This feature can be useful in case of coupling between PLLs that run at exact same frequency (both at fracN)                          </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_refclk_cnt_limit_bmode</span><br/>
          <span class="sdescdet">cfg_refclk_cnt_limit_bmode[13:11]</span><br/>
          <span class="ldescdet">Defines number of refclk cycles in frequency measurement during AFC calibration.                         Number of cycles = 2^reg                         For 156MHz clock and 12.5GHz DCO clock, HS counter (@Fdco/2) samples 40 cycles per refclk (=fbdiv_intgr).                         DTR step size is 20MHz, so to achieve accuracy of 5MHz, HS counter should reach 12.5G/5M=2500.                         Therefore refclk cycles = 2500/40=62.5, so 2^6 would be appropriate.                                                  use the following formula for other frequencies (Frefclk after prediv):                         cfg_refclk_cnt_limit = round(log2(2*Frefclk/5MHz))                         </span></p>
          <p><b>Reset: </b>hex:0x6;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_fracnen_h_bmode</span><br/>
          <span class="sdescdet">o_fracnen_h_bmode[10:10]</span><br/>
          <span class="ldescdet">Enables fractional ratio.                         Set this bit to 0 if fractional ratio is 0, else to 1.                         If this bit is 1 while fractional is 0 then fbclk to refclk phase won&amp;#39;t be deterministic.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_fbdiv_intgr_bmode</span><br/>
          <span class="sdescdet">o_fbdiv_intgr_bmode[9:0]</span><br/>
          <span class="ldescdet">Feedback divider integer ratio                         Total ratio is:                         If cfg_dcodiv2_to_fbdiv_bypass=1 : (integer+fractional/2^32)                         otherwise : (integer+fractional/2^32) x 2                         Default is 80 for main common PLL (refclk 156.25MHz and Fdco 12.5GHz)                         </span></p>
          <p><b>Reset: </b>hex:0x050;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B29420E5A2BDF2FB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000148</span> Register(32 bit) txpllcfgloader_adl0_bmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::ADL0</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::ADL0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d948</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x01800007</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="9">cfg_adl_cap_ctrl_ovr_val_bmode</td>
        <td class="fldnorm" colspan="1">cfg_adl_cap_ctrl_ovr_en_bmode</td>
        <td class="fldnorm" colspan="1">cfg_adl_enable_ovr_val_bmode</td>
        <td class="fldnorm" colspan="1">cfg_adl_enable_ovr_en_bmode</td>
        <td class="fldnorm" colspan="8">cfg_adl_neg_offset_bmode</td>
        <td class="fldnorm" colspan="8">cfg_adl_pos_offset_bmode</td>
        <td class="fldnorm" colspan="3">cfg_adl_range_bmode</td>
        <td class="fldnorm" colspan="1">cfg_adl_enable_bmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_cap_ctrl_ovr_val_bmode</span><br/>
          <span class="sdescdet">cfg_adl_cap_ctrl_ovr_val_bmode[31:23]</span><br/>
          <span class="ldescdet">Override value for cap_ctrl bus to ADL.</span></p>
          <p><b>Reset: </b>hex:0x003;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_cap_ctrl_ovr_en_bmode</span><br/>
          <span class="sdescdet">cfg_adl_cap_ctrl_ovr_en_bmode[22:22]</span><br/>
          <span class="ldescdet">Override enable for cfg_adl_cap_ctrl_ovr_val[8:0]</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_enable_ovr_val_bmode</span><br/>
          <span class="sdescdet">cfg_adl_enable_ovr_val_bmode[21:21]</span><br/>
          <span class="ldescdet">While adl_enable_ovr_en= 1.                         0 - force adl bypass.                         1 - force adl enable.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_enable_ovr_en_bmode</span><br/>
          <span class="sdescdet">cfg_adl_enable_ovr_en_bmode[20:20]</span><br/>
          <span class="ldescdet">adl bypass/enable force (see adl_enable_ovr_val).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_neg_offset_bmode</span><br/>
          <span class="sdescdet">cfg_adl_neg_offset_bmode[19:12]</span><br/>
          <span class="ldescdet">Negative ADL INL compensation.                         Each register bit corresponding to each cap_ctrl bus bit.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_pos_offset_bmode</span><br/>
          <span class="sdescdet">cfg_adl_pos_offset_bmode[11:4]</span><br/>
          <span class="ldescdet">Positive ADL INL compensation.                         Each register bit corresponding to each cap_ctrl bus bit.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_range_bmode</span><br/>
          <span class="sdescdet">cfg_adl_range_bmode[3:1]</span><br/>
          <span class="ldescdet">Configs ADL range to be used. The formula (prelay results, need to be updated):                         round((138.75 - 1.2e12/Fdco)/13.266) [Fdco in Hz]</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_enable_bmode</span><br/>
          <span class="sdescdet">cfg_adl_enable_bmode[0:0]</span><br/>
          <span class="ldescdet">Enable adaptive delay line in fracN mode (only when o_fracnen_h=1).                         While &amp;#39;1&amp;#39; it is also disable feed-forward cancellation.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1602F7CB824F66C6" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000014c</span> Register(32 bit) txpllcfgloader_adl1_bmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::ADL1</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::ADL1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d94c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffc000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffc000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="18">-</td>
        <td class="fldnorm" colspan="5">cfg_adl_monitor_thr_bmode</td>
        <td class="fldnorm" colspan="1">cfg_tdc_status_en_bmode</td>
        <td class="fldnorm" colspan="8">cfg_adl_monitor_oct_sel_bmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="18">-</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[13:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_monitor_thr_bmode</span><br/>
          <span class="sdescdet">cfg_adl_monitor_thr_bmode[13:9]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ADL1::cfg_adl_monitor_thr</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_status_en_bmode</span><br/>
          <span class="sdescdet">cfg_tdc_status_en_bmode[8:8]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ADL1::cfg_tdc_status_en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_monitor_oct_sel_bmode</span><br/>
          <span class="sdescdet">cfg_adl_monitor_oct_sel_bmode[7:0]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ADL1::cfg_adl_monitor_oct_sel</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0366CA1C4A075806" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000150</span> Register(32 bit) txpllcfgloader_frac_lock0_bmode</span><br/>
      <span class="sdescdet">LCPLL_FRAC_LOCK Register</span><br/>
      <span class="ldescdet">LCPLL_FRAC_LOCK Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d950</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00002d0c</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="1">cfg_high_speed_sd_en_bmode</td>
        <td class="fldnorm" colspan="1">cfg_sigma_delta2_sel_bmode</td>
        <td class="fldnorm" colspan="5">o_dither_value_bmode</td>
        <td class="fldnorm" colspan="1">o_fbdiv_strobe_h_bmode</td>
        <td class="fldnorm" colspan="3">o_lock_criteria_bmode</td>
        <td class="fldnorm" colspan="1">o_dcoditheren_h_bmode</td>
        <td class="fldnorm" colspan="1">o_feedfwrdcal_pause_h_bmode</td>
        <td class="fldnorm" colspan="1">o_feedfwrdcal_en_h_bmode</td>
        <td class="fldnorm" colspan="8">o_feedfwrdgain_bmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_high_speed_sd_en_bmode</span><br/>
          <span class="sdescdet">cfg_high_speed_sd_en_bmode[21:21]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::FRAC_LOCK0::cfg_high_speed_sd_en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_sigma_delta2_sel_bmode</span><br/>
          <span class="sdescdet">cfg_sigma_delta2_sel_bmode[20:20]</span><br/>
          <span class="ldescdet">0 - Uses the first order sigma delta modulator for the feed forward cancellation mechanism.                         1 - Uses the second order sigma delta modulator for the feed forward cancellation mechanism. Note that in this mode the adaptive ffgain feature doesn&amp;#39;t work.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_dither_value_bmode</span><br/>
          <span class="sdescdet">o_dither_value_bmode[19:15]</span><br/>
          <span class="ldescdet">DCO Dither Override Value (in case o_dither_ovrd=1).                         5 MSB of the filter fractional code (rest 4 LSBs are set to 0).                         </span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_fbdiv_strobe_h_bmode</span><br/>
          <span class="sdescdet">o_fbdiv_strobe_h_bmode[14:14]</span><br/>
          <span class="ldescdet">Enables sampling feedback ratio (integer+fractional) into PLL logic.                         Before changing feedback ratio dynamically (while PLL is running), one should deassert this bit until new ratio is udpated in registers.                         This is to ensure safe and synchronoius update of ratio.                          The feedback ratio will propagate automatically into PLL logic while PLL is off until DCO settle state is done.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_lock_criteria_bmode</span><br/>
          <span class="sdescdet">o_lock_criteria_bmode[13:11]</span><br/>
          <span class="ldescdet">Phase lock indicator criteria. Asserted high when phase error is less than or equal to the threshold value for:                         000: 16 consecutive cycles                         001: 32 consecutive cycles                         010: 48 consecutive cycles                         011: 64 consecutive cycles                         100: 80 consecutive cycles                         101: 96 consecutive cycles                         110: 112 consecutive cycles                         111: 128 consecutive cycles                                                                                                    </span></p>
          <p><b>Reset: </b>hex:0x5;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_dcoditheren_h_bmode</span><br/>
          <span class="sdescdet">o_dcoditheren_h_bmode[10:10]</span><br/>
          <span class="ldescdet">DCO fine dithering enable signal.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_feedfwrdcal_pause_h_bmode</span><br/>
          <span class="sdescdet">o_feedfwrdcal_pause_h_bmode[9:9]</span><br/>
          <span class="ldescdet">This bit is for dynamically turning on and off feed forward gain adaptive mode.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_feedfwrdcal_en_h_bmode</span><br/>
          <span class="sdescdet">o_feedfwrdcal_en_h_bmode[8:8]</span><br/>
          <span class="ldescdet">Feedfward gain adaptive mode enable                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_feedfwrdgain_bmode</span><br/>
          <span class="sdescdet">o_feedfwrdgain_bmode[7:0]</span><br/>
          <span class="ldescdet">Feed-forward gain for fractional mode.                         When o_feedfwrdcal_en_h=0, this will determine the gain.                         When o_feedfwrdcal_en_h=1, this will determine initial value of the gain.                          Use the following formula:                         Full rate: o_feedfwrdgain = 1/(Fdco*tdc_fine_step)                         Half rate: o_feedfwrdgain = 2/(Fdco*tdc_fine_step)                         For franN mode, tdc_fine_step is 6.5psec.                                                                           </span></p>
          <p><b>Reset: </b>hex:0x0c;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2295290851291B9A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000154</span> Register(32 bit) txpllcfgloader_frac_lock1_bmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::FRAC_LOCK1</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::FRAC_LOCK1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d954</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000045</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="3">cfg_fine_first_boost_repeat_bmode</td>
        <td class="fldnorm" colspan="5">cfg_lock_thresh_bmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine_first_boost_repeat_bmode</span><br/>
          <span class="sdescdet">cfg_fine_first_boost_repeat_bmode[7:5]</span><br/>
          <span class="ldescdet">Determines the number of repetitions of the boost gain counter for the first stage of the fine boost.                         The number of overall repetitions is equal to cfg_fine_first_boost_repeat + 1                         Set this to non-zero when PLL needs to lock on SSC&amp;#39;ed refclk, to allow enough time for the boost to handle fast cap-swap.</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_lock_thresh_bmode</span><br/>
          <span class="sdescdet">cfg_lock_thresh_bmode[4:0]</span><br/>
          <span class="ldescdet">Phase lock detect threshold.                         The PLL will generate plllockout when the TDC phase error is within lockthresh                         for a number of cycles determined by o_lock_criteria.                         0 is forbidden value.</span></p>
          <p><b>Reset: </b>hex:0x05;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DCAD33E974E9E7ED" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000158</span> Register(32 bit) txpllcfgloader_tdc0_bmode</span><br/>
      <span class="sdescdet">LCPLL_TDC0 Register</span><br/>
      <span class="ldescdet">LCPLL_TDC0 Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d958</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0f00033f</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="1">cfg_vtdc_offset_range_bmode</td>
        <td class="fldnorm" colspan="1">cfg_force_vtdc_osc_bmode</td>
        <td class="fldnorm" colspan="4">cfg_stdc_stddev_init_bmode</td>
        <td class="fldnorm" colspan="1">cfg_tdc_bb_input_sel_bmode</td>
        <td class="fldnorm" colspan="5">cfg_tdcpe_offset_bmode</td>
        <td class="fldnorm" colspan="5">cfg_vtdc_fine_offset_ovrd_val_bmode</td>
        <td class="fldnorm" colspan="1">cfg_vtdc_fine_offset_ovrd_bmode</td>
        <td class="fldnorm" colspan="4">cfg_vtdc_offset_timer_limit_bmode</td>
        <td class="fldnorm" colspan="1">cfg_vtdc_fine_offset_chiken_bit_bmode</td>
        <td class="fldnorm" colspan="1">cfg_vtdc_plus_stdc_bmode</td>
        <td class="fldnorm" colspan="1">cfg_vtdc_offset_calib_en_bmode</td>
        <td class="fldnorm" colspan="1">cfg_vtdc_fast_sel_bmode</td>
        <td class="fldnorm" colspan="4">cfg_vtdc_refclk_cnt_limit_bmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_offset_range_bmode</span><br/>
          <span class="sdescdet">cfg_vtdc_offset_range_bmode[29:29]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC0::cfg_vtdc_offset_range</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_force_vtdc_osc_bmode</span><br/>
          <span class="sdescdet">cfg_force_vtdc_osc_bmode[28:28]</span><br/>
          <span class="ldescdet">Forces VTDC to RO mode</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_stddev_init_bmode</span><br/>
          <span class="sdescdet">cfg_stdc_stddev_init_bmode[27:24]</span><br/>
          <span class="ldescdet">Initial value for stddev control bus before STDC calibration.</span></p>
          <p><b>Reset: </b>hex:0xf;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_bb_input_sel_bmode</span><br/>
          <span class="sdescdet">cfg_tdc_bb_input_sel_bmode[23:23]</span><br/>
          <span class="ldescdet">1&amp;#39;b0 - Uses bb TDC signal from analog                         1&amp;#39;b1 - Uses MSB of tdceff signal as bb TDC input signal (TDC sign bit)                                                                           </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdcpe_offset_bmode</span><br/>
          <span class="sdescdet">cfg_tdcpe_offset_bmode[22:18]</span><br/>
          <span class="ldescdet">Adding offset to 2&amp;#39;s comp tdc value (integer signed)                                                                           </span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_fine_offset_ovrd_val_bmode</span><br/>
          <span class="sdescdet">cfg_vtdc_fine_offset_ovrd_val_bmode[17:13]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC0::cfg_vtdc_fine_offset_ovrd_val</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_fine_offset_ovrd_bmode</span><br/>
          <span class="sdescdet">cfg_vtdc_fine_offset_ovrd_bmode[12:12]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC0::cfg_vtdc_fine_offset_ovrd</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_offset_timer_limit_bmode</span><br/>
          <span class="sdescdet">cfg_vtdc_offset_timer_limit_bmode[11:8]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC0::cfg_vtdc_offset_timer_limit</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_fine_offset_chiken_bit_bmode</span><br/>
          <span class="sdescdet">cfg_vtdc_fine_offset_chiken_bit_bmode[7:7]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC0::cfg_vtdc_fine_offset_chiken_bit</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_plus_stdc_bmode</span><br/>
          <span class="sdescdet">cfg_vtdc_plus_stdc_bmode[6:6]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC0::cfg_vtdc_plus_stdc</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_offset_calib_en_bmode</span><br/>
          <span class="sdescdet">cfg_vtdc_offset_calib_en_bmode[5:5]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC0::cfg_vtdc_offset_calib_en</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_fast_sel_bmode</span><br/>
          <span class="sdescdet">cfg_vtdc_fast_sel_bmode[4:4]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC0::cfg_vtdc_fast_sel</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_refclk_cnt_limit_bmode</span><br/>
          <span class="sdescdet">cfg_vtdc_refclk_cnt_limit_bmode[3:0]</span><br/>
          <span class="ldescdet">Number of reference clock cycles used in TDC clock calibration                         </span></p>
          <p><b>Reset: </b>hex:0xf;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_82C78B66D6A6D15C" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000015c</span> Register(32 bit) txpllcfgloader_tdc1_bmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::TDC1</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d95c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x001e80aa</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xe0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xe0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="6">cfg_tdc_histogram_value_bmode</td>
        <td class="fldnorm" colspan="1">cfg_tdc_histogram_mode_bmode</td>
        <td class="fldnorm" colspan="1">cfg_tdc_status_mode_bmode</td>
        <td class="fldnorm" colspan="1">cfg_stdc_samp_bypass_bmode</td>
        <td class="fldnorm" colspan="1">cfg_tdc_samp_bypass_bmode</td>
        <td class="fldnorm" colspan="1">cfg_stdc_ana_en_bmode</td>
        <td class="fldnorm" colspan="1">cfg_vtdc_ana_en_bmode</td>
        <td class="fldnorm" colspan="5">cfg_stdc_int_coeff_bmode</td>
        <td class="fldnorm" colspan="5">cfg_stdc_prop_coeff_bmode</td>
        <td class="fldnorm" colspan="1">cfg_select_stdc_dfx_bmode</td>
        <td class="fldnorm" colspan="1">cfg_select_stdc_filter_bmode</td>
        <td class="fldnorm" colspan="2">cfg_tdc_ladder_min_bmode</td>
        <td class="fldnorm" colspan="2">cfg_tdc_ladder_max_bmode</td>
        <td class="fldnorm" colspan="1">cfg_pe_disable_bmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[28:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_histogram_value_bmode</span><br/>
          <span class="sdescdet">cfg_tdc_histogram_value_bmode[28:23]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC1::cfg_tdc_histogram_value</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_histogram_mode_bmode</span><br/>
          <span class="sdescdet">cfg_tdc_histogram_mode_bmode[22:22]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC1::cfg_tdc_histogram_mode</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_status_mode_bmode</span><br/>
          <span class="sdescdet">cfg_tdc_status_mode_bmode[21:21]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC1::cfg_tdc_status_mode</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_samp_bypass_bmode</span><br/>
          <span class="sdescdet">cfg_stdc_samp_bypass_bmode[20:20]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC1::cfg_stdc_samp_bypass</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_samp_bypass_bmode</span><br/>
          <span class="sdescdet">cfg_tdc_samp_bypass_bmode[19:19]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC1::cfg_tdc_samp_bypass</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_ana_en_bmode</span><br/>
          <span class="sdescdet">cfg_stdc_ana_en_bmode[18:18]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC1::cfg_stdc_ana_en</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_ana_en_bmode</span><br/>
          <span class="sdescdet">cfg_vtdc_ana_en_bmode[17:17]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC1::cfg_vtdc_ana_en</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_int_coeff_bmode</span><br/>
          <span class="sdescdet">cfg_stdc_int_coeff_bmode[16:12]</span><br/>
          <span class="ldescdet">Fine Ki = 2^(-reg) to be used with STDC                         </span></p>
          <p><b>Reset: </b>hex:0x08;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_prop_coeff_bmode</span><br/>
          <span class="sdescdet">cfg_stdc_prop_coeff_bmode[11:7]</span><br/>
          <span class="ldescdet">Fine Kp = 2^(-reg) to be used with STDC (signed value) </span></p>
          <p><b>Reset: </b>hex:0x01;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_select_stdc_dfx_bmode</span><br/>
          <span class="sdescdet">cfg_select_stdc_dfx_bmode[6:6]</span><br/>
          <span class="ldescdet">Select STDC output to DFX path (PE min/max, raw lock, VISA, RO reg)                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_select_stdc_filter_bmode</span><br/>
          <span class="sdescdet">cfg_select_stdc_filter_bmode[5:5]</span><br/>
          <span class="ldescdet">Select STDC output to filter.                         Will select only after FSM enables.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_ladder_min_bmode</span><br/>
          <span class="sdescdet">cfg_tdc_ladder_min_bmode[4:3]</span><br/>
          <span class="ldescdet">Min trim ladder code value alowed during lock adquisition.                                                                           </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_ladder_max_bmode</span><br/>
          <span class="sdescdet">cfg_tdc_ladder_max_bmode[2:1]</span><br/>
          <span class="ldescdet">Max trim ladder code value alowed during lock adquisition.                                                                                                    </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pe_disable_bmode</span><br/>
          <span class="sdescdet">cfg_pe_disable_bmode[0:0]</span><br/>
          <span class="ldescdet">Force values of 0 on TDC output.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DCEF9A3011DBBF54" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000160</span> Register(32 bit) txpllcfgloader_tdc2_bmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::TDC2</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d960</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x002483ef</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="5">cfg_stdcpe_offset_bmode</td>
        <td class="fldnorm" colspan="1">cfg_stdc_osc_div4_bmode</td>
        <td class="fldnorm" colspan="1">cfg_stdc_stddev_ovrd_en_bmode</td>
        <td class="fldnorm" colspan="1">cfg_force_stdc_osc_bmode</td>
        <td class="fldnorm" colspan="1">cfg_stdc_bias_en_bmode</td>
        <td class="fldnorm" colspan="2">cfg_kpki_compensate_val_bmode</td>
        <td class="fldnorm" colspan="2">cfg_tdc_trim_val_bmode</td>
        <td class="fldnorm" colspan="1">cfg_tdc_trim_ovrd_bmode</td>
        <td class="fldnorm" colspan="6">cfg_tdc_adaptive_max_count_bmode</td>
        <td class="fldnorm" colspan="5">cfg_tdc_adaptive_win_out_bmode</td>
        <td class="fldnorm" colspan="5">cfg_tdc_adaptive_win_in_bmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdcpe_offset_bmode</span><br/>
          <span class="sdescdet">cfg_stdcpe_offset_bmode[29:25]</span><br/>
          <span class="ldescdet">Adding offset to 2&amp;#39;s comp stdc value (integer signed)                         </span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_osc_div4_bmode</span><br/>
          <span class="sdescdet">cfg_stdc_osc_div4_bmode[24:24]</span><br/>
          <span class="ldescdet">Enables internal STDC divider for internal oscilator output.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_stddev_ovrd_en_bmode</span><br/>
          <span class="sdescdet">cfg_stdc_stddev_ovrd_en_bmode[23:23]</span><br/>
          <span class="ldescdet">Enables override for stddev control bus.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_force_stdc_osc_bmode</span><br/>
          <span class="sdescdet">cfg_force_stdc_osc_bmode[22:22]</span><br/>
          <span class="ldescdet">Forces internal STDC oscilator to enable.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_bias_en_bmode</span><br/>
          <span class="sdescdet">cfg_stdc_bias_en_bmode[21:21]</span><br/>
          <span class="ldescdet">Enables internal STDC bias.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kpki_compensate_val_bmode</span><br/>
          <span class="sdescdet">cfg_kpki_compensate_val_bmode[20:19]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC2::cfg_kpki_compensate_val</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_trim_val_bmode</span><br/>
          <span class="sdescdet">cfg_tdc_trim_val_bmode[18:17]</span><br/>
          <span class="ldescdet">tdc chain trim ovrd value                                                  </span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_trim_ovrd_bmode</span><br/>
          <span class="sdescdet">cfg_tdc_trim_ovrd_bmode[16:16]</span><br/>
          <span class="ldescdet">tdc chain trim ovrd enable                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_adaptive_max_count_bmode</span><br/>
          <span class="sdescdet">cfg_tdc_adaptive_max_count_bmode[15:10]</span><br/>
          <span class="ldescdet">Defines the number of cycles for time window of TDC ladder adaptive switching                         </span></p>
          <p><b>Reset: </b>hex:0x20;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_adaptive_win_out_bmode</span><br/>
          <span class="sdescdet">cfg_tdc_adaptive_win_out_bmode[9:5]</span><br/>
          <span class="ldescdet">TDC code threshold to switch ladder with lower resolution.                         </span></p>
          <p><b>Reset: </b>hex:0x1f;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_adaptive_win_in_bmode</span><br/>
          <span class="sdescdet">cfg_tdc_adaptive_win_in_bmode[4:0]</span><br/>
          <span class="ldescdet">TDC code threshold to switch ladder with higher resolution.                         Need to be below that value during cfg_tdc_adaptive_max_count cycle time window                         </span></p>
          <p><b>Reset: </b>hex:0x0f;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B16B84A99C3DF7B9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000164</span> Register(32 bit) txpllcfgloader_tdc3_bmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::TDC3</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC3
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d964</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000003a3</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffc00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffc00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="fldnorm" colspan="2">cfg_stdc_cnt_limit_bmode</td>
        <td class="fldnorm" colspan="8">cfg_stdc_target_cnt_bmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[09:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_cnt_limit_bmode</span><br/>
          <span class="sdescdet">cfg_stdc_cnt_limit_bmode[9:8]</span><br/>
          <span class="ldescdet">Number of cycles to count STDC oscilator edges during calibration.                         Value = 2^(2 + reg)</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_target_cnt_bmode</span><br/>
          <span class="sdescdet">cfg_stdc_target_cnt_bmode[7:0]</span><br/>
          <span class="ldescdet">Calibration target for STDC oscilator during calibration.                         The formula: int(2^(2 + cfg_stdc_cnt_limit)*(3e9/Frefclk))</span></p>
          <p><b>Reset: </b>hex:0xa3;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B75A61DC58F7DFC6" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000168</span> Register(32 bit) txpllcfgloader_tap_ovrd_bmode</span><br/>
      <span class="sdescdet">LCPLL_TAP_OVRD Register</span><br/>
      <span class="ldescdet">LCPLL_TAP_OVRD Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d968</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="fldnorm" colspan="1">o_dfx_tdc_disable_bmode</td>
        <td class="fldnorm" colspan="1">cfg_ldodco_en_ovrd_val_bmode</td>
        <td class="fldnorm" colspan="1">cfg_ldodco_en_ovrd_bmode</td>
        <td class="fldnorm" colspan="1">cfg_ldoclk_en_ovrd_val_bmode</td>
        <td class="fldnorm" colspan="1">cfg_ldoclk_en_ovrd_bmode</td>
        <td class="fldnorm" colspan="1">cfg_ldo_bias_en_ovrd_val_bmode</td>
        <td class="fldnorm" colspan="1">cfg_ldo_bias_en_ovrd_bmode</td>
        <td class="fldnorm" colspan="1">cfg_vrefgen_en_ovrd_val_bmode</td>
        <td class="fldnorm" colspan="1">cfg_vrefgen_en_ovrd_bmode</td>
        <td class="fldnorm" colspan="1">cfg_ldo_enable_bmode</td>
        <td class="fldnorm" colspan="1">cfg_pll_en_mode_ctrl_bmode</td>
        <td class="fldnorm" colspan="1">cfg_pll_enable_bmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_dfx_tdc_disable_bmode</span><br/>
          <span class="sdescdet">o_dfx_tdc_disable_bmode[11:11]</span><br/>
          <span class="ldescdet">Set to turn off TDC. Mainly to study impact of TDC self noise on PLL jitter                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_en_ovrd_val_bmode</span><br/>
          <span class="sdescdet">cfg_ldodco_en_ovrd_val_bmode[10:10]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TAP_OVRD::cfg_ldodco_en_ovrd_val</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_en_ovrd_bmode</span><br/>
          <span class="sdescdet">cfg_ldodco_en_ovrd_bmode[9:9]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TAP_OVRD::cfg_ldodco_en_ovrd</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldoclk_en_ovrd_val_bmode</span><br/>
          <span class="sdescdet">cfg_ldoclk_en_ovrd_val_bmode[8:8]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TAP_OVRD::cfg_ldoclk_en_ovrd_val</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldoclk_en_ovrd_bmode</span><br/>
          <span class="sdescdet">cfg_ldoclk_en_ovrd_bmode[7:7]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TAP_OVRD::cfg_ldoclk_en_ovrd</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_bias_en_ovrd_val_bmode</span><br/>
          <span class="sdescdet">cfg_ldo_bias_en_ovrd_val_bmode[6:6]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TAP_OVRD::cfg_ldo_bias_en_ovrd_val</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_bias_en_ovrd_bmode</span><br/>
          <span class="sdescdet">cfg_ldo_bias_en_ovrd_bmode[5:5]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TAP_OVRD::cfg_ldo_bias_en_ovrd</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vrefgen_en_ovrd_val_bmode</span><br/>
          <span class="sdescdet">cfg_vrefgen_en_ovrd_val_bmode[4:4]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TAP_OVRD::cfg_vrefgen_en_ovrd_val</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vrefgen_en_ovrd_bmode</span><br/>
          <span class="sdescdet">cfg_vrefgen_en_ovrd_bmode[3:3]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TAP_OVRD::cfg_vrefgen_en_ovrd</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_enable_bmode</span><br/>
          <span class="sdescdet">cfg_ldo_enable_bmode[2:2]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TAP_OVRD::cfg_ldo_enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pll_en_mode_ctrl_bmode</span><br/>
          <span class="sdescdet">cfg_pll_en_mode_ctrl_bmode[1:1]</span><br/>
          <span class="ldescdet">Effective PLL enable:                         0 - Enable signal from PLL interface                         1 - Enable signal from PLL register</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pll_enable_bmode</span><br/>
          <span class="sdescdet">cfg_pll_enable_bmode[0:0]</span><br/>
          <span class="ldescdet">Replaces direct pin of PLL enable signal (in case cfg_pll_en_mode_ctrl = 1).                                                                                                    </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_755BD902D5E3FC74" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000016c</span> Register(32 bit) txpllcfgloader_dfx_dco_bmode</span><br/>
      <span class="sdescdet">LCPLL_DFX_DCO Register</span><br/>
      <span class="ldescdet">LCPLL_DFX_DCO Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d96c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="1">cfg_capture_filter_bmode</td>
        <td class="fldnorm" colspan="9">o_dcocoarse_bmode</td>
        <td class="fldnorm" colspan="8">o_dcofine_bmode</td>
        <td class="fldnorm" colspan="1">o_dcocoarse_ovrd_h_bmode</td>
        <td class="fldnorm" colspan="2">o_dcofinedftsel_bmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_capture_filter_bmode</span><br/>
          <span class="sdescdet">cfg_capture_filter_bmode[20:20]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DFX_DCO::cfg_capture_filter</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_dcocoarse_bmode</span><br/>
          <span class="sdescdet">o_dcocoarse_bmode[19:11]</span><br/>
          <span class="ldescdet">AFC override value (when o_dcocoarse_ovrd_h=1).                         Valid range 0 to 319.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_dcofine_bmode</span><br/>
          <span class="sdescdet">o_dcofine_bmode[10:3]</span><br/>
          <span class="ldescdet">Fine override value (when o_dcofinedftsel = 01).                         Valid range 0 to 254.                         </span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_dcocoarse_ovrd_h_bmode</span><br/>
          <span class="sdescdet">o_dcocoarse_ovrd_h_bmode[2:2]</span><br/>
          <span class="ldescdet">DCO coarse frequency override signal:                         0: DCO coarse tuning is set by AFC state machine                         1: DCO coarse frequency value is set by o_dcocoarse                          </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_dcofinedftsel_bmode</span><br/>
          <span class="sdescdet">o_dcofinedftsel_bmode[1:0]</span><br/>
          <span class="ldescdet">DCO fine frequency and dco dither override:                         00: DCO fine tuning is set by PLL closed loop .                         01: DCO fine frequency value is set by o_dcofine and DCO dither value is set by o_dither_value.                         10: Internal SAW tooth pattern on fine integer code (while frac=0). Code increments every fbclk cycle.                         11: Reserved.                                                  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E47779056B13277D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000170</span> Register(32 bit) txpllcfgloader_dfx_tdc_cro_bmode</span><br/>
      <span class="sdescdet">LCPLL_DFX_TDC_CRO Register</span><br/>
      <span class="ldescdet">LCPLL_DFX_TDC_CRO Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d970</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000001c</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffe0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffe0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="27">-</td>
        <td class="fldnorm" colspan="4">cfg_dft_timer_limit_bmode</td>
        <td class="fldnorm" colspan="1">cfg_dft_cnt_restart_bmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="27">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[04:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dft_timer_limit_bmode</span><br/>
          <span class="sdescdet">cfg_dft_timer_limit_bmode[4:1]</span><br/>
          <span class="ldescdet">While cfg_dfx_disable_dft_timer_ovrd_val=0 define the window time of the dft measurement. (2^6 +reg [ref_clk cycles])</span></p>
          <p><b>Reset: </b>hex:0xe;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dft_cnt_restart_bmode</span><br/>
          <span class="sdescdet">cfg_dft_cnt_restart_bmode[0:0]</span><br/>
          <span class="ldescdet">Clears min/max measurements and restarts dft counter                                                  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F3BD329F310ABC97" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000174</span> Register(32 bit) txpllcfgloader_visa_ctrl_bmode</span><br/>
      <span class="sdescdet">LCPLL_VISA_CTRL Register</span><br/>
      <span class="ldescdet">LCPLL_VISA_CTRL Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d974</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">cfg_visa_ctrl_bmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_visa_ctrl_bmode</span><br/>
          <span class="sdescdet">cfg_visa_ctrl_bmode[31:0]</span><br/>
          <span class="ldescdet">VISA control register                         [0] visa enable.                         [3:1] prbs mode (pattern gen)                         </span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BE31CEB033118BB2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000178</span> Register(32 bit) txpllcfgloader_visa_lane0_sel_bmode</span><br/>
      <span class="sdescdet">LCPLL_DFX_VISA_LANE0 Register</span><br/>
      <span class="ldescdet">LCPLL_DFX_VISA_LANE0 Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d978</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">cfg_visa_lane0_sel_bmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_visa_lane0_sel_bmode</span><br/>
          <span class="sdescdet">cfg_visa_lane0_sel_bmode[31:0]</span><br/>
          <span class="ldescdet">Parallel VISA control for lane 0                         [7:0] byte select                         [15:8] clock select                         [16] clock bypass                         </span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_903596508F1D3CCD" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000017c</span> Register(32 bit) txpllcfgloader_visa_lane1_sel_bmode</span><br/>
      <span class="sdescdet">LCPLL_DFX_VISA_LANE1 Register</span><br/>
      <span class="ldescdet">LCPLL_DFX_VISA_LANE1 Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d97c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">cfg_visa_lane1_sel_bmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_visa_lane1_sel_bmode</span><br/>
          <span class="sdescdet">cfg_visa_lane1_sel_bmode[31:0]</span><br/>
          <span class="ldescdet">Parallel VISA control for lane 1                         [7:0] byte select                         [15:8] clock select                         [16] clock bypass                         </span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CD1077A59DBFCB71" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000180</span> Register(32 bit) txpllcfgloader_cntr_bist_settings_bmode</span><br/>
      <span class="sdescdet">LCPLL_CNTR_BIST_SETTINGS Register</span><br/>
      <span class="ldescdet">LCPLL_CNTR_BIST_SETTINGS Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d980</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00008b10</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="fldnorm" colspan="1">cfg_plllock_state_sel_bmode</td>
        <td class="fldnorm" colspan="14">cfg_locktimer_maxcnt_bmode</td>
        <td class="fldnorm" colspan="2">o_plllock_sel_bmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="14">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_plllock_state_sel_bmode</span><br/>
          <span class="sdescdet">cfg_plllock_state_sel_bmode[16:16]</span><br/>
          <span class="ldescdet">Selects when to enter &amp;#38;quot;locked state&amp;#38;quot; (which starts VREG tracking loop, DTR temp tracking, feed-forward gain adaptive loop and min/max capture):                         0: counter based lock                         1: Phase lock sticky high                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_locktimer_maxcnt_bmode</span><br/>
          <span class="sdescdet">cfg_locktimer_maxcnt_bmode[15:2]</span><br/>
          <span class="ldescdet">Counter target for counter based lock (o_plllock_sel=1,2) in refclk cycles.                         Starts counting after VREG &amp;#38; Kvcc calibration completed.                         Used also to check if raw phase lock asserted in time.                         Default is ~25us for refclk of 156.25MHz.                         </span></p>
          <p><b>Reset: </b>hex:0x22c4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_plllock_sel_bmode</span><br/>
          <span class="sdescdet">o_plllock_sel_bmode[1:0]</span><br/>
          <span class="ldescdet">Selects mode of lock indicator:                         00: Counter based lock                         01: Phase lock sticky high                         10: Boost done                         11: Counter based lock</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_89D3DE8A858C69F3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000184</span> Register(32 bit) txpllcfgloader_calib0_bmode</span><br/>
      <span class="sdescdet">LCPLL_CALIB0 Register</span><br/>
      <span class="ldescdet">LCPLL_CALIB0 Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d984</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x801fdfd1</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="10">cfg_boostgain_maxcnt_bmode</td>
        <td class="fldnorm" colspan="8">cfg_dcocoarse_ovrd_bmode</td>
        <td class="fldnorm" colspan="1">cfg_dcocoarse_ovrden_bmode</td>
        <td class="fldnorm" colspan="5">cfg_coarse_loop_gscale_cnt_max_bmode</td>
        <td class="fldnorm" colspan="4">cfg_coarse_loop_gscale_min_bmode</td>
        <td class="fldnorm" colspan="4">cfg_coarse_loop_gscale_max_bmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="10">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_boostgain_maxcnt_bmode</span><br/>
          <span class="sdescdet">cfg_boostgain_maxcnt_bmode[31:22]</span><br/>
          <span class="ldescdet">Duration (in fbclk cycles) of each gain in PLL boost, for both DTR and fine loops.                         </span></p>
          <p><b>Reset: </b>hex:0x200;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dcocoarse_ovrd_bmode</span><br/>
          <span class="sdescdet">cfg_dcocoarse_ovrd_bmode[21:14]</span><br/>
          <span class="ldescdet">DCO DTR FLL override value when dtr_ovrden=1.                                                  </span></p>
          <p><b>Reset: </b>hex:0x7f;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dcocoarse_ovrden_bmode</span><br/>
          <span class="sdescdet">cfg_dcocoarse_ovrden_bmode[13:13]</span><br/>
          <span class="ldescdet">DCO DTR FLL override enable. (DTR PLL would still work as usual)                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_coarse_loop_gscale_cnt_max_bmode</span><br/>
          <span class="sdescdet">cfg_coarse_loop_gscale_cnt_max_bmode[12:8]</span><br/>
          <span class="ldescdet">Duration (in refclk cycles) of each gain in DTR FLL.                         </span></p>
          <p><b>Reset: </b>hex:0x1f;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_coarse_loop_gscale_min_bmode</span><br/>
          <span class="sdescdet">cfg_coarse_loop_gscale_min_bmode[7:4]</span><br/>
          <span class="ldescdet">Final DTR FLL gain value (2&amp;#39;s complement, 2^gscale).                         </span></p>
          <p><b>Reset: </b>hex:0xd;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_coarse_loop_gscale_max_bmode</span><br/>
          <span class="sdescdet">cfg_coarse_loop_gscale_max_bmode[3:0]</span><br/>
          <span class="ldescdet">Initial DTR FLL gain value (2&amp;#39;s complement, 2^gscale).                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_63B53271CA93FFE3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000188</span> Register(32 bit) txpllcfgloader_calib1_bmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::CALIB1</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::CALIB1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d988</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x310420c7</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="5">cfg_fine_int_coeff_bmode</td>
        <td class="fldnorm" colspan="4">cfg_fine_prop_coeff_bmode</td>
        <td class="fldnorm" colspan="5">cfg_fine_int_coeff_boost_step_bmode</td>
        <td class="fldnorm" colspan="4">cfg_fine_prop_coeff_boost_step_bmode</td>
        <td class="fldnorm" colspan="1">cfg_sec_afc_calib_binary_bmode</td>
        <td class="fldnorm" colspan="1">cfg_full_range_afc_sel_bmode</td>
        <td class="fldnorm" colspan="1">cfg_boost_fine_const_zeta_bmode</td>
        <td class="fldnorm" colspan="5">cfg_fine_int_coeff_boost_val_bmode</td>
        <td class="fldnorm" colspan="4">cfg_fine_prop_coeff_boost_val_bmode</td>
        <td class="fldnorm" colspan="1">cfg_filter_boostfade_fine_en_bmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine_int_coeff_bmode</span><br/>
          <span class="sdescdet">cfg_fine_int_coeff_bmode[30:26]</span><br/>
          <span class="ldescdet">Fine Ki = 2^(-reg)                         </span></p>
          <p><b>Reset: </b>hex:0x0c;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine_prop_coeff_bmode</span><br/>
          <span class="sdescdet">cfg_fine_prop_coeff_bmode[25:22]</span><br/>
          <span class="ldescdet">Fine Kp = 2^(-reg)                         </span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine_int_coeff_boost_step_bmode</span><br/>
          <span class="sdescdet">cfg_fine_int_coeff_boost_step_bmode[21:17]</span><br/>
          <span class="ldescdet">FINE PLL loop integral gain boosting decrement step size during gradual boost.                         </span></p>
          <p><b>Reset: </b>hex:0x02;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine_prop_coeff_boost_step_bmode</span><br/>
          <span class="sdescdet">cfg_fine_prop_coeff_boost_step_bmode[16:13]</span><br/>
          <span class="ldescdet">FINE PLL loop proportional gain boosting decrement step size during gradual boost.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_sec_afc_calib_binary_bmode</span><br/>
          <span class="sdescdet">cfg_sec_afc_calib_binary_bmode[12:12]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::CALIB1::cfg_sec_afc_calib_binary</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_full_range_afc_sel_bmode</span><br/>
          <span class="sdescdet">cfg_full_range_afc_sel_bmode[11:11]</span><br/>
          <span class="ldescdet">Limit AFC code.                         0 - Limit AFC code to max value of 319.                         1 - Full range AFC code (0 - 511).                                                  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_boost_fine_const_zeta_bmode</span><br/>
          <span class="sdescdet">cfg_boost_fine_const_zeta_bmode[10:10]</span><br/>
          <span class="ldescdet">Not needed. not validated                         If set to 1, FINE Ki boost value will be twice as big as the FINE Kp boost value.                         This will ensure that the zeta (damping factor) will remain constant during the boost phase.                         This mode can only be used in case the Kp boost is no larger than 3.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine_int_coeff_boost_val_bmode</span><br/>
          <span class="sdescdet">cfg_fine_int_coeff_boost_val_bmode[9:5]</span><br/>
          <span class="ldescdet">Fine PLL Ki boost. Unsigned value                                                  </span></p>
          <p><b>Reset: </b>hex:0x06;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine_prop_coeff_boost_val_bmode</span><br/>
          <span class="sdescdet">cfg_fine_prop_coeff_boost_val_bmode[4:1]</span><br/>
          <span class="ldescdet">Fine PLL Kp boost. Unsigned value                                                  </span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_filter_boostfade_fine_en_bmode</span><br/>
          <span class="sdescdet">cfg_filter_boostfade_fine_en_bmode[0:0]</span><br/>
          <span class="ldescdet">When 1, fine PLL boost will gradually lower to zero in steps of 1.                         When 0, fine PLL boost will change from initial boost to zero at once.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D0540A8380A1F258" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000018c</span> Register(32 bit) txpllcfgloader_calib2_bmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::CALIB2</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::CALIB2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d98c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00013812</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="4">cfg_scovrd_bmode</td>
        <td class="fldnorm" colspan="1">cfg_scovrden_bmode</td>
        <td class="fldnorm" colspan="8">cfg_refclk_cycles_per_1us_maxcnt_bmode</td>
        <td class="fldnorm" colspan="4">cfg_gaincal_update_rate_bmode</td>
        <td class="fldnorm" colspan="4">cfg_tdcbbpd_cnt_limit_bmode</td>
        <td class="fldnorm" colspan="1">cfg_tdcbbpd_en_bmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_scovrd_bmode</span><br/>
          <span class="sdescdet">cfg_scovrd_bmode[21:18]</span><br/>
          <span class="ldescdet">Super coarse overwrite value.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_scovrden_bmode</span><br/>
          <span class="sdescdet">cfg_scovrden_bmode[17:17]</span><br/>
          <span class="ldescdet">Super coarse overwrite enable.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_refclk_cycles_per_1us_maxcnt_bmode</span><br/>
          <span class="sdescdet">cfg_refclk_cycles_per_1us_maxcnt_bmode[16:9]</span><br/>
          <span class="ldescdet">This signal defines the number of refclk cycles that fit in 1us.                         Used in VREG loop in steady-state, such that whenever DAC code is updated, we wait some time based on this counter before start sensing the comparator.                         Could be used potentially in the future for other timers as well.                         Use the following formula:                         Frefclk x 1usec                         </span></p>
          <p><b>Reset: </b>hex:0x9c;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_gaincal_update_rate_bmode</span><br/>
          <span class="sdescdet">cfg_gaincal_update_rate_bmode[8:5]</span><br/>
          <span class="ldescdet">This field sets the rate of adaptive feed-forward gain.                          Every time the modulated feedback divider ratio is 0.5 or more away from the target                          ratio (with frac code), the feed-forward gain loop checks the amount of change in                          TDC effective (after feed-forward cancelation) and based on the sign of that change                          it would increment/decrement the feed-forward gain.                          Then this register determines every how many adaptive-ffgain checks the gain will                          actually be updated. This technique could be useful if ratio is around 0.5, to avoid                          too frequent gain updates (which could cause stability problems in the loop).                          The adaptive ffgain loop will react every 2 ^ cfg_gaincal_update_rate gain checks                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdcbbpd_cnt_limit_bmode</span><br/>
          <span class="sdescdet">cfg_tdcbbpd_cnt_limit_bmode[4:1]</span><br/>
          <span class="ldescdet">Determines the number of refclk cycles from lock timer done until TDC turns into bang-bang mode: 2 ^ cfg_tdcbbpd_cnt_limit.                         </span></p>
          <p><b>Reset: </b>hex:0x9;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdcbbpd_en_bmode</span><br/>
          <span class="sdescdet">cfg_tdcbbpd_en_bmode[0:0]</span><br/>
          <span class="ldescdet">Switches TDC into bang-bang mode, based on timer (cfg_tdcbbpd_cnt_limit).                         If enabled, cfg_tdc_ladder_min register must be configured to 1 or greater.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9398C5ABD30680A6" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000190</span> Register(32 bit) txpllcfgloader_pll_fsm_control_bmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d990</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000020e</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="1">cfg_stay_fine_fll_calib_bmode</td>
        <td class="fldnorm" colspan="1">cfg_skip_fine_fll_calib_bmode</td>
        <td class="fldnorm" colspan="1">cfg_stay_second_afc_calib_bmode</td>
        <td class="fldnorm" colspan="1">cfg_skip_second_afc_calib_bmode</td>
        <td class="fldnorm" colspan="1">cfg_stay_kvcc_calib_bmode</td>
        <td class="fldnorm" colspan="1">cfg_skip_kvcc_calib_bmode</td>
        <td class="fldnorm" colspan="1">cfg_stay_dco_swing_calib_bmode</td>
        <td class="fldnorm" colspan="1">cfg_skip_dco_swing_calib_bmode</td>
        <td class="fldnorm" colspan="1">cfg_stay_first_afc_calib_bmode</td>
        <td class="fldnorm" colspan="1">cfg_skip_first_afc_calib_bmode</td>
        <td class="fldnorm" colspan="1">cfg_stay_sc_calib_bmode</td>
        <td class="fldnorm" colspan="1">cfg_skip_sc_calib_bmode</td>
        <td class="fldnorm" colspan="1">cfg_stay_vtdc_calib_bmode</td>
        <td class="fldnorm" colspan="1">cfg_skip_vtdc_calib_bmode</td>
        <td class="fldnorm" colspan="1">cfg_stay_stdc_calib_bmode</td>
        <td class="fldnorm" colspan="1">cfg_skip_stdc_calib_bmode</td>
        <td class="fldnorm" colspan="4">cfg_dcosettle_time_bmode</td>
        <td class="fldnorm" colspan="1">cfg_dcosettle_mode_bmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stay_fine_fll_calib_bmode</span><br/>
          <span class="sdescdet">cfg_stay_fine_fll_calib_bmode[20:20]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_stay_fine_fll_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_skip_fine_fll_calib_bmode</span><br/>
          <span class="sdescdet">cfg_skip_fine_fll_calib_bmode[19:19]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_skip_fine_fll_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stay_second_afc_calib_bmode</span><br/>
          <span class="sdescdet">cfg_stay_second_afc_calib_bmode[18:18]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_stay_second_afc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_skip_second_afc_calib_bmode</span><br/>
          <span class="sdescdet">cfg_skip_second_afc_calib_bmode[17:17]</span><br/>
          <span class="ldescdet">If set to 1, the PLL will only run one afc calibration before kvcc calibration                         If set to 0, the PLL will run the AFC calibration for the second time after kvcc calibration ends.                                                  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stay_kvcc_calib_bmode</span><br/>
          <span class="sdescdet">cfg_stay_kvcc_calib_bmode[16:16]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_stay_kvcc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_skip_kvcc_calib_bmode</span><br/>
          <span class="sdescdet">cfg_skip_kvcc_calib_bmode[15:15]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_skip_kvcc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stay_dco_swing_calib_bmode</span><br/>
          <span class="sdescdet">cfg_stay_dco_swing_calib_bmode[14:14]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_stay_dco_swing_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_skip_dco_swing_calib_bmode</span><br/>
          <span class="sdescdet">cfg_skip_dco_swing_calib_bmode[13:13]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_skip_dco_swing_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stay_first_afc_calib_bmode</span><br/>
          <span class="sdescdet">cfg_stay_first_afc_calib_bmode[12:12]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_stay_first_afc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_skip_first_afc_calib_bmode</span><br/>
          <span class="sdescdet">cfg_skip_first_afc_calib_bmode[11:11]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_skip_first_afc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stay_sc_calib_bmode</span><br/>
          <span class="sdescdet">cfg_stay_sc_calib_bmode[10:10]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_stay_sc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_skip_sc_calib_bmode</span><br/>
          <span class="sdescdet">cfg_skip_sc_calib_bmode[9:9]</span><br/>
          <span class="ldescdet">Skip the sc calib.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stay_vtdc_calib_bmode</span><br/>
          <span class="sdescdet">cfg_stay_vtdc_calib_bmode[8:8]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_stay_vtdc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_skip_vtdc_calib_bmode</span><br/>
          <span class="sdescdet">cfg_skip_vtdc_calib_bmode[7:7]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_skip_vtdc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stay_stdc_calib_bmode</span><br/>
          <span class="sdescdet">cfg_stay_stdc_calib_bmode[6:6]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_stay_stdc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_skip_stdc_calib_bmode</span><br/>
          <span class="sdescdet">cfg_skip_stdc_calib_bmode[5:5]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_skip_stdc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dcosettle_time_bmode</span><br/>
          <span class="sdescdet">cfg_dcosettle_time_bmode[4:1]</span><br/>
          <span class="ldescdet">DCO settling time timer (cfg_dcosettle_mode=0).                         refclk cycles = 2^reg                                                  </span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dcosettle_mode_bmode</span><br/>
          <span class="sdescdet">cfg_dcosettle_mode_bmode[0:0]</span><br/>
          <span class="ldescdet">Settling time exit mode. VREG calibration and all rest of PLL FSM would start only after DCO has settle                         &amp;#39;1&amp;#39;: fbclk detected                         &amp;#39;0&amp;#39;: timer                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8F5B7DFC23BCDB44" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000194</span> Register(32 bit) txpllcfgloader_temp_tracking_bmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::TEMP_TRACKING</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::TEMP_TRACKING
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d994</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000027</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">cfg_ssc_track_en_bmode</td>
        <td class="fldnorm" colspan="6">cfg_fine2dtr_ratio_bmode</td>
        <td class="fldnorm" colspan="1">cfg_temp_track_en_bmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ssc_track_en_bmode</span><br/>
          <span class="sdescdet">cfg_ssc_track_en_bmode[7:7]</span><br/>
          <span class="ldescdet">Set this to &amp;#39;1&amp;#39; for SSC&amp;#39;ed refclk to enable fast cap-swap during boost mode.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine2dtr_ratio_bmode</span><br/>
          <span class="sdescdet">cfg_fine2dtr_ratio_bmode[6:1]</span><br/>
          <span class="ldescdet">Sets the ratio between DTR cap and fine cap. Required for DTR temp tracking.                                                  </span></p>
          <p><b>Reset: </b>hex:0x13;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_temp_track_en_bmode</span><br/>
          <span class="sdescdet">cfg_temp_track_en_bmode[0:0]</span><br/>
          <span class="ldescdet">Enable signal for the FINE and DTR temperature tracking feature.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FB5D4DADFD7E071D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000198</span> Register(32 bit) txpllcfgloader_ana_control1_bmode</span><br/>
      <span class="sdescdet">LCPLL_ANA_CONTROL Register</span><br/>
      <span class="ldescdet">LCPLL_ANA_CONTROL Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d998</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000452</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf800e000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf800e000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="1">cfg_clk2postdiv_div2_sel_bmode</td>
        <td class="fldnorm" colspan="1">cfg_hsmon1_40inv_en_bmode</td>
        <td class="fldnorm" colspan="4">cfg_hsmon1_sel_bmode</td>
        <td class="fldnorm" colspan="1">cfg_hsmon0_40inv_en_bmode</td>
        <td class="fldnorm" colspan="4">cfg_hsmon0_sel_bmode</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="1">cfg_dcodiv2_en_bmode</td>
        <td class="fldnorm" colspan="1">cfg_fbdiv_enb_bmode</td>
        <td class="fldnorm" colspan="1">cfg_refclk4lanediv_en_bmode</td>
        <td class="fldnorm" colspan="4">cfg_prediv_ratio_bmode</td>
        <td class="fldnorm" colspan="1">cfg_sd2f0_clk_sel_bmode</td>
        <td class="fldnorm" colspan="3">cfg_sddiv_ratio_bmode</td>
        <td class="fldnorm" colspan="1">cfg_sddiv_en_bmode</td>
        <td class="fldnorm" colspan="1">cfg_pll_bypass_bmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_clk2postdiv_div2_sel_bmode</span><br/>
          <span class="sdescdet">cfg_clk2postdiv_div2_sel_bmode[26:26]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL1::cfg_clk2postdiv_div2_sel</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_hsmon1_40inv_en_bmode</span><br/>
          <span class="sdescdet">cfg_hsmon1_40inv_en_bmode[25:25]</span><br/>
          <span class="ldescdet">When 0, selected signal on hsmon1 is further delayed by 40 inverters.                         This is to analyze thermal noise and supply noise jitter                         Note that lately we found that this mode is set when this reg is set to 0 (rather than 1 as previously thought)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_hsmon1_sel_bmode</span><br/>
          <span class="sdescdet">cfg_hsmon1_sel_bmode[24:21]</span><br/>
          <span class="ldescdet">Select signal for obsmux1. Same signals as in obsmux0.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_hsmon0_40inv_en_bmode</span><br/>
          <span class="sdescdet">cfg_hsmon0_40inv_en_bmode[20:20]</span><br/>
          <span class="ldescdet">When 0, selected signal on hsmon0 is further delayed by 40 inverters.                         This is to analyze thermal noise and supply noise jitter                         Note that lately we found that this mode is set when this reg is set to 0 (rather than 1 as previously thought)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_hsmon0_sel_bmode</span><br/>
          <span class="sdescdet">cfg_hsmon0_sel_bmode[19:16]</span><br/>
          <span class="ldescdet">Select signal for obsmux0:                         0: vss                         1: iclk_int_refclk                         2: o_fbclk2obs_clk                         3: iclk_dco_divby2                         4: iclk_dco_divby5                         5: a2f_lv_0p9_2obs                         6: vss                         7: cbdiv56_lanediv32_clk                         8: clk_to_pcs40_clk                         9: clk_to_pcs33_34_clk                         A: o_sd_dtr_clk                         B: o_sd_fine_clk                         C: ock_a2f_lv_ldo                         D: otdc_calib_clk                         E: i_plllock                         F: i_visa8to1_2obs                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dcodiv2_en_bmode</span><br/>
          <span class="sdescdet">cfg_dcodiv2_en_bmode[12:12]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL1::cfg_dcodiv2_en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fbdiv_enb_bmode</span><br/>
          <span class="sdescdet">cfg_fbdiv_enb_bmode[11:11]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL1::cfg_fbdiv_enb</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_refclk4lanediv_en_bmode</span><br/>
          <span class="sdescdet">cfg_refclk4lanediv_en_bmode[10:10]</span><br/>
          <span class="ldescdet">Ungates dco/2 clock that goes into refclk156div post divider.                         1 - common PLL                         0 - lane PLL                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_prediv_ratio_bmode</span><br/>
          <span class="sdescdet">cfg_prediv_ratio_bmode[9:6]</span><br/>
          <span class="ldescdet">Refclk pre-divider ratio, from 1 to 5, relevant only to lane PLL where refclksel pin is tied to 0.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_sd2f0_clk_sel_bmode</span><br/>
          <span class="sdescdet">cfg_sd2f0_clk_sel_bmode[5:5]</span><br/>
          <span class="ldescdet">Sets DTR SD clock division ratio:                         0 - fine SD clock                         1 - fine SD clock further divided by 2                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_sddiv_ratio_bmode</span><br/>
          <span class="sdescdet">cfg_sddiv_ratio_bmode[4:2]</span><br/>
          <span class="ldescdet">Sets Fine and DTR SD clock division ratio, from 1 to 5. Input clock is dco/2 so possible ratios are 2,4,6,8,10.                         </span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_sddiv_en_bmode</span><br/>
          <span class="sdescdet">cfg_sddiv_en_bmode[1:1]</span><br/>
          <span class="ldescdet">Ungates dco/2 clock that goes into filter&amp;#39;s SD post divider.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pll_bypass_bmode</span><br/>
          <span class="sdescdet">cfg_pll_bypass_bmode[0:0]</span><br/>
          <span class="ldescdet">When 1, the following output clocks will drive out the input refclk (after prediv). Relevant to common PLL only.                         100MHz refclk                         156.25MHz refclk                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F43E64CCB3F801F1" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000019c</span> Register(32 bit) txpllcfgloader_ana_control2_bmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL2</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d99c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000080a0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="1">cfg_pll_refclk_hsmode_sel_bmode</td>
        <td class="fldnorm" colspan="3">cfg_hscntr_hsclk_sel_ovr_val_bmode</td>
        <td class="fldnorm" colspan="1">cfg_hscntr_hsclk_sel_ovr_bmode</td>
        <td class="fldnorm" colspan="1">cfg_dco_acbuf2tx_en_bmode</td>
        <td class="fldnorm" colspan="1">cfg_bti_en_bmode</td>
        <td class="fldnorm" colspan="1">cfg_a2f_ldo_dco_en_bmode</td>
        <td class="fldnorm" colspan="1">cfg_a2f_clkunreg_en_bmode</td>
        <td class="fldnorm" colspan="1">cfg_a2f_clkreg_en_bmode</td>
        <td class="fldnorm" colspan="10">cfg_refclk4lane_divratio_bmode</td>
        <td class="fldnorm" colspan="1">cfg_refclk_sel_bmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="10">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pll_refclk_hsmode_sel_bmode</span><br/>
          <span class="sdescdet">cfg_pll_refclk_hsmode_sel_bmode[20:20]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL2::cfg_pll_refclk_hsmode_sel</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_hscntr_hsclk_sel_ovr_val_bmode</span><br/>
          <span class="sdescdet">cfg_hscntr_hsclk_sel_ovr_val_bmode[19:17]</span><br/>
          <span class="ldescdet">High speed counter (hscnter) input.                         &amp;#39;0&amp;#39; - input from DCO/4 (default)                         &amp;#39;1&amp;#39; - A2F_ldo clock is routed to high speed counter, allowing measurement of A2F frequency in HVM (like in IDV)                         &amp;#39;2&amp;#39; - A2F_lv clock is routed to high speed counter, allowing measurement of A2F frequency in HVM (like in IDV)                         &amp;#39;3&amp;#39; - vss</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_hscntr_hsclk_sel_ovr_bmode</span><br/>
          <span class="sdescdet">cfg_hscntr_hsclk_sel_ovr_bmode[16:16]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL2::cfg_hscntr_hsclk_sel_ovr</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dco_acbuf2tx_en_bmode</span><br/>
          <span class="sdescdet">cfg_dco_acbuf2tx_en_bmode[15:15]</span><br/>
          <span class="ldescdet">Used as LDO enable.                         Gated by pll enable.                                                  </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_bti_en_bmode</span><br/>
          <span class="sdescdet">cfg_bti_en_bmode[14:14]</span><br/>
          <span class="ldescdet">BTI clock gate signal. By default, whenever PLL is off, BTI clock drives DCO clock distribution to prevent assymetric Aging. Setting this register to &amp;#39;1&amp;#39; will gate BTI clock.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_a2f_ldo_dco_en_bmode</span><br/>
          <span class="sdescdet">cfg_a2f_ldo_dco_en_bmode[13:13]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL2::cfg_a2f_ldo_dco_en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_a2f_clkunreg_en_bmode</span><br/>
          <span class="sdescdet">cfg_a2f_clkunreg_en_bmode[12:12]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL2::cfg_a2f_clkunreg_en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_a2f_clkreg_en_bmode</span><br/>
          <span class="sdescdet">cfg_a2f_clkreg_en_bmode[11:11]</span><br/>
          <span class="ldescdet">Enables A2F.                         A2F are used to measure internal supply noise.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_refclk4lane_divratio_bmode</span><br/>
          <span class="sdescdet">cfg_refclk4lane_divratio_bmode[10:1]</span><br/>
          <span class="ldescdet">Division ratio for refclk156 post divider (input clock is dco).                                                  </span></p>
          <p><b>Reset: </b>hex:0x050;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_refclk_sel_bmode</span><br/>
          <span class="sdescdet">cfg_refclk_sel_bmode[0:0]</span><br/>
          <span class="ldescdet">Relevant only if id_pll_refclksel[2:0] (on PLL interface) is set to 3&amp;#39;b0.                         Selects the refclk source for the PLL:                         3&amp;#39;h0 : vss                         3&amp;#39;h1 : ref_clk_1                         3&amp;#39;h2 : ref_clk_2                         3&amp;#39;h3 : ref_clk_3                         3&amp;#39;h4 : ref_clk_4                         3&amp;#39;h5 : ref_clk_5                         3&amp;#39;h6 : vss                         3&amp;#39;h7 : vss                                                                                                    </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_231043EFEDC8D605" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001a0</span> Register(32 bit) txpllcfgloader_ana_control3_bmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d9a0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00a00001</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="1">cfg_pksen_res_bypb_bmode</td>
        <td class="fldnorm" colspan="1">cfg_ldo_pksen_byp_bmode</td>
        <td class="fldnorm" colspan="6">cfg_pksen_vref_sel_bmode</td>
        <td class="fldnorm" colspan="6">cfg_pksen_comp_vref_val_bmode</td>
        <td class="fldnorm" colspan="2">cfg_pksen_comp_inp_sel_bmode</td>
        <td class="fldnorm" colspan="2">cfg_pksen_comp_inn_sel_bmode</td>
        <td class="fldnorm" colspan="1">cfg_pksen_comp_en_bmode</td>
        <td class="fldnorm" colspan="4">cfg_pksen_comp_bmode</td>
        <td class="fldnorm" colspan="1">cfg_pksen_en_bmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_res_bypb_bmode</span><br/>
          <span class="sdescdet">cfg_pksen_res_bypb_bmode[23:23]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3::cfg_pksen_res_bypb</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_pksen_byp_bmode</span><br/>
          <span class="sdescdet">cfg_ldo_pksen_byp_bmode[22:22]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3::cfg_ldo_pksen_byp</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_vref_sel_bmode</span><br/>
          <span class="sdescdet">cfg_pksen_vref_sel_bmode[21:16]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3::cfg_pksen_vref_sel</span></p>
          <p><b>Reset: </b>hex:0x20;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_comp_vref_val_bmode</span><br/>
          <span class="sdescdet">cfg_pksen_comp_vref_val_bmode[15:10]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3::cfg_pksen_comp_vref_val</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_comp_inp_sel_bmode</span><br/>
          <span class="sdescdet">cfg_pksen_comp_inp_sel_bmode[9:8]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3::cfg_pksen_comp_inp_sel</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_comp_inn_sel_bmode</span><br/>
          <span class="sdescdet">cfg_pksen_comp_inn_sel_bmode[7:6]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3::cfg_pksen_comp_inn_sel</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_comp_en_bmode</span><br/>
          <span class="sdescdet">cfg_pksen_comp_en_bmode[5:5]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3::cfg_pksen_comp_en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_comp_bmode</span><br/>
          <span class="sdescdet">cfg_pksen_comp_bmode[4:1]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3::cfg_pksen_comp</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_en_bmode</span><br/>
          <span class="sdescdet">cfg_pksen_en_bmode[0:0]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3::cfg_pksen_en</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_30F6546077D94C7B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001a4</span> Register(32 bit) txpllcfgloader_dfx0_bmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::DFX0</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::DFX0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d9a4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00040000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="fldnorm" colspan="1">cfg_dpso_bypass_mode_bmode</td>
        <td class="fldnorm" colspan="1">cfg_dfx_disable_dft_timer_ovrd_en_bmode</td>
        <td class="fldnorm" colspan="1">cfg_dfx_disable_dft_timer_ovrd_val_bmode</td>
        <td class="fldnorm" colspan="5">cfg_dfx_feedfwrdphase_ovr_val_bmode</td>
        <td class="fldnorm" colspan="1">cfg_dfx_feedfwrd_offset_ovr_en_bmode</td>
        <td class="fldnorm" colspan="3">cfg_visa8to1_2obs_sel_bmode</td>
        <td class="fldnorm" colspan="4">cfg_modulation_toggle_delay_bmode</td>
        <td class="fldnorm" colspan="1">cfg_ldo_modulation_en_bmode</td>
        <td class="fldnorm" colspan="1">cfg_tdcpe_modulation_en_bmode</td>
        <td class="fldnorm" colspan="1">cfg_fine_modulation_sel_bmode</td>
        <td class="fldnorm" colspan="1">cfg_fine_modulation_en_bmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dpso_bypass_mode_bmode</span><br/>
          <span class="sdescdet">cfg_dpso_bypass_mode_bmode[19:19]</span><br/>
          <span class="ldescdet">When 0, DPSO bus is sampled by fbclk falling edge before sent to TX PISO                         When 1, the sample is bypassed. This is needed when monitoring VISA signals that are not of fbclk nor on refclk domain.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_disable_dft_timer_ovrd_en_bmode</span><br/>
          <span class="sdescdet">cfg_dfx_disable_dft_timer_ovrd_en_bmode[18:18]</span><br/>
          <span class="ldescdet">When 0, DFT measurements would stop when minmax timer overflows.                         When 1, DFT measurements run based on cfg_dfx_disable_dft_timer_ovrd_val.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_disable_dft_timer_ovrd_val_bmode</span><br/>
          <span class="sdescdet">cfg_dfx_disable_dft_timer_ovrd_val_bmode[17:17]</span><br/>
          <span class="ldescdet">When cfg_dfx_disable_dft_timer_ovrd_en=1, this bit will set DFT timer mode.                          When 0, DFT measurements always run. When 1, DFT measurements always off.                          No need to change this reg. Just keep it at 0. (could have been removed)                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_feedfwrdphase_ovr_val_bmode</span><br/>
          <span class="sdescdet">cfg_dfx_feedfwrdphase_ovr_val_bmode[16:12]</span><br/>
          <span class="ldescdet">Sets feed forward offset override value. Useful in integer mode to shift fbclk phase.                         The 9 integer bits, 3 fractional bits.                         </span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_feedfwrd_offset_ovr_en_bmode</span><br/>
          <span class="sdescdet">cfg_dfx_feedfwrd_offset_ovr_en_bmode[11:11]</span><br/>
          <span class="ldescdet">Enables overriding feed forward offset. Useful in integer mode to shift fbclk phase.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_visa8to1_2obs_sel_bmode</span><br/>
          <span class="sdescdet">cfg_visa8to1_2obs_sel_bmode[10:8]</span><br/>
          <span class="ldescdet">Selects which bit in VISA lane0 would be routed to high speed monitor mux.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_modulation_toggle_delay_bmode</span><br/>
          <span class="sdescdet">cfg_modulation_toggle_delay_bmode[7:4]</span><br/>
          <span class="ldescdet">Sets modulation frequency.                         Code would toggle every 2^reg refclk cycles.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_modulation_en_bmode</span><br/>
          <span class="sdescdet">cfg_ldo_modulation_en_bmode[3:3]</span><br/>
          <span class="ldescdet">Modulates LDO by adding an offset that toggles between 0 and 1.                          cfg_modulation_toggle_delay sets modulation frequency.                                                  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdcpe_modulation_en_bmode</span><br/>
          <span class="sdescdet">cfg_tdcpe_modulation_en_bmode[2:2]</span><br/>
          <span class="ldescdet">Modulates TDC PE by adding an offset that toggles between 0 and 1.                          cfg_modulation_toggle_delay sets modulation frequency.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine_modulation_sel_bmode</span><br/>
          <span class="sdescdet">cfg_fine_modulation_sel_bmode[1:1]</span><br/>
          <span class="ldescdet">Sets magnitude of fine modulation:                          0 - fine offset toggles between 0 and +1.                         1 - fine offset toggles between 0 and cfg_fine2dtr_ratio.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine_modulation_en_bmode</span><br/>
          <span class="sdescdet">cfg_fine_modulation_en_bmode[0:0]</span><br/>
          <span class="ldescdet">Modulates fine code by adding an offset that toggles between values defined by cfg_fine_modulation_sel.                          cfg_modulation_toggle_delay sets modulation frequency.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7F81D01C9E739251" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001a8</span> Register(32 bit) txpllcfgloader_dfx1_bmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::DFX1</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::DFX1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d9a8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0001aaaa</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="5">cfg_tdcpe_modulation_val_bmode</td>
        <td class="fldnorm" colspan="16">cfg_dpso_marker_bmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="16">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdcpe_modulation_val_bmode</span><br/>
          <span class="sdescdet">cfg_tdcpe_modulation_val_bmode[20:16]</span><br/>
          <span class="ldescdet">While cfg_tdcpe_modulation_en=1 define the TDC/STDC amplitude offset (integer) during the tdc/stdc modulation.</span></p>
          <p><b>Reset: </b>hex:0x01;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dpso_marker_bmode</span><br/>
          <span class="sdescdet">cfg_dpso_marker_bmode[15:0]</span><br/>
          <span class="ldescdet">When serializing VISA 8b bus to TX, additional 16 (upper bits) are set according to this register which could be used as a marker                         </span></p>
          <p><b>Reset: </b>hex:0xaaaa;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7E900FD2B828E16B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001ac</span> Register(32 bit) txpllcfgloader_ldo0_bmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::LDO0</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d9ac</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x059002e0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">cfg_vrefgen_byp_bmode</td>
        <td class="fldnorm" colspan="3">cfg_ldorefgen_beta_bmode</td>
        <td class="fldnorm" colspan="6">cfg_ldodco_high_vref_sel_bmode</td>
        <td class="fldnorm" colspan="6">cfg_ldodco_vref_sel_bmode</td>
        <td class="fldnorm" colspan="2">cfg_ldodco_vref_rc_bmode</td>
        <td class="fldnorm" colspan="1">cfg_ldodco_byp_bmode</td>
        <td class="fldnorm" colspan="3">cfg_ldodco_beta_bmode</td>
        <td class="fldnorm" colspan="6">cfg_ldoclk_vref_sel_bmode</td>
        <td class="fldnorm" colspan="1">cfg_ldoclk_byp_bmode</td>
        <td class="fldnorm" colspan="3">cfg_ldoclk_beta_bmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vrefgen_byp_bmode</span><br/>
          <span class="sdescdet">cfg_vrefgen_byp_bmode[31:31]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_vrefgen_byp</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldorefgen_beta_bmode</span><br/>
          <span class="sdescdet">cfg_ldorefgen_beta_bmode[30:28]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_ldorefgen_beta</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_high_vref_sel_bmode</span><br/>
          <span class="sdescdet">cfg_ldodco_high_vref_sel_bmode[27:22]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_ldodco_high_vref_sel</span></p>
          <p><b>Reset: </b>hex:0x16;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_vref_sel_bmode</span><br/>
          <span class="sdescdet">cfg_ldodco_vref_sel_bmode[21:16]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_ldodco_vref_sel</span></p>
          <p><b>Reset: </b>hex:0x10;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_vref_rc_bmode</span><br/>
          <span class="sdescdet">cfg_ldodco_vref_rc_bmode[15:14]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_ldodco_vref_rc</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_byp_bmode</span><br/>
          <span class="sdescdet">cfg_ldodco_byp_bmode[13:13]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_ldodco_byp</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_beta_bmode</span><br/>
          <span class="sdescdet">cfg_ldodco_beta_bmode[12:10]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_ldodco_beta</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldoclk_vref_sel_bmode</span><br/>
          <span class="sdescdet">cfg_ldoclk_vref_sel_bmode[9:4]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_ldoclk_vref_sel</span></p>
          <p><b>Reset: </b>hex:0x2e;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldoclk_byp_bmode</span><br/>
          <span class="sdescdet">cfg_ldoclk_byp_bmode[3:3]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_ldoclk_byp</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldoclk_beta_bmode</span><br/>
          <span class="sdescdet">cfg_ldoclk_beta_bmode[2:0]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_ldoclk_beta</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2CDEC82F4132A859" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001b0</span> Register(32 bit) txpllcfgloader_ldo1_bmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::LDO1</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d9b0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000000e0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffc000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffc000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="18">-</td>
        <td class="fldnorm" colspan="1">cfg_dcmon2_en_bmode</td>
        <td class="fldnorm" colspan="1">cfg_dcmon1_en_bmode</td>
        <td class="fldnorm" colspan="4">cfg_dcmon_sel_bmode</td>
        <td class="fldnorm" colspan="1">cfg_ldo_dco_highz_b_bmode</td>
        <td class="fldnorm" colspan="1">cfg_ldo_clk_highz_b_bmode</td>
        <td class="fldnorm" colspan="1">cfg_ldo_pksen_highz_b_bmode</td>
        <td class="fldnorm" colspan="1">cfg_ldo_bias_ext_bmode</td>
        <td class="fldnorm" colspan="3">cfg_ldo_bias_sel_bmode</td>
        <td class="fldnorm" colspan="1">cfg_inv_vpeak_comb_fb_bmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="18">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dcmon2_en_bmode</span><br/>
          <span class="sdescdet">cfg_dcmon2_en_bmode[13:13]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO1::cfg_dcmon2_en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dcmon1_en_bmode</span><br/>
          <span class="sdescdet">cfg_dcmon1_en_bmode[12:12]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO1::cfg_dcmon1_en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dcmon_sel_bmode</span><br/>
          <span class="sdescdet">cfg_dcmon_sel_bmode[11:8]</span><br/>
          <span class="ldescdet">Selection pins for DFx MUXs</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_dco_highz_b_bmode</span><br/>
          <span class="sdescdet">cfg_ldo_dco_highz_b_bmode[7:7]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO1::cfg_ldo_dco_highz_b</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_clk_highz_b_bmode</span><br/>
          <span class="sdescdet">cfg_ldo_clk_highz_b_bmode[6:6]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO1::cfg_ldo_clk_highz_b</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_pksen_highz_b_bmode</span><br/>
          <span class="sdescdet">cfg_ldo_pksen_highz_b_bmode[5:5]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO1::cfg_ldo_pksen_highz_b</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_bias_ext_bmode</span><br/>
          <span class="sdescdet">cfg_ldo_bias_ext_bmode[4:4]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO1::cfg_ldo_bias_ext</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_bias_sel_bmode</span><br/>
          <span class="sdescdet">cfg_ldo_bias_sel_bmode[3:1]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO1::cfg_ldo_bias_sel</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_inv_vpeak_comb_fb_bmode</span><br/>
          <span class="sdescdet">cfg_inv_vpeak_comb_fb_bmode[0:0]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO1::cfg_inv_vpeak_comb_fb</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E2520271551474F8" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001b4</span> Register(32 bit) txpllcfgloader_kvcc0_bmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::KVCC0</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::KVCC0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d9b4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x080013c5</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xe000c000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xe000c000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="7">cfg_2f0_fine_ratio_bmode</td>
        <td class="fldnorm" colspan="1">cfg_kvcc_inv_polarity_bmode</td>
        <td class="fldnorm" colspan="1">cfg_full_range_kvcc_sel_bmode</td>
        <td class="fldnorm" colspan="3">cfg_notch_offset_bmode</td>
        <td class="fldnorm" colspan="1">cfg_dft_freq_meas_enable_bmode</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="3">cfg_kvcccalib_ldo_offset_bmode</td>
        <td class="fldnorm" colspan="3">cfg_kvcc_measure_maxcnt_bmode</td>
        <td class="fldnorm" colspan="8">cfg_kvcc_settle_maxcnt_bmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="7">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[28:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_2f0_fine_ratio_bmode</span><br/>
          <span class="sdescdet">cfg_2f0_fine_ratio_bmode[28:22]</span><br/>
          <span class="ldescdet">Fractional ratio. 32 is 1/4 (frac value = reg/2^7).</span></p>
          <p><b>Reset: </b>hex:0x20;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_inv_polarity_bmode</span><br/>
          <span class="sdescdet">cfg_kvcc_inv_polarity_bmode[21:21]</span><br/>
          <span class="ldescdet">A chicken bit to invert Kvcc polarity.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_full_range_kvcc_sel_bmode</span><br/>
          <span class="sdescdet">cfg_full_range_kvcc_sel_bmode[20:20]</span><br/>
          <span class="ldescdet">Limit the kvcc full bin code according to thermal control bits in the analog. Leaving it unlimited doesn&amp;#39;t impact functionality but just the read out of the Kvcc calibration. For proper Kvcc debug/characterization, set according to the PLL:                         0 - code is limited to 191d, 11 thermal bits in analog                         1 - (default) Full binary code range                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_notch_offset_bmode</span><br/>
          <span class="sdescdet">cfg_notch_offset_bmode[19:17]</span><br/>
          <span class="ldescdet">Sets how many thermo bits to turn off from the notch filter                                                  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dft_freq_meas_enable_bmode</span><br/>
          <span class="sdescdet">cfg_dft_freq_meas_enable_bmode[16:16]</span><br/>
          <span class="ldescdet">DFT frequency measurement is triggered when this signal transitions from 0 to 1.                         Make sure to set cfg_dfx_disable_dft_timer_ovrd_en=1 so that HS counter would remain active and cfg_kvcc_measure_maxcnt to define number of refclk cycles.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcccalib_ldo_offset_bmode</span><br/>
          <span class="sdescdet">cfg_kvcccalib_ldo_offset_bmode[13:11]</span><br/>
          <span class="ldescdet">Amount of offset to inject into LDO for measuring frequency delta that is needed for calibrating Kvcc. (Need to be ~30mv)                         Common: use &amp;#38;quot;2&amp;#38;quot; as the default register value.                         Lane: used &amp;#38;quot;1&amp;#38;quot; as a default override.</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_measure_maxcnt_bmode</span><br/>
          <span class="sdescdet">cfg_kvcc_measure_maxcnt_bmode[10:8]</span><br/>
          <span class="ldescdet">Defines number of refclk cycles over which the DCO frequency is measured and averaged with high accuracy.                         It is used for both Kvcc calibration and DFT frequency measurement mode.                         refclk cycles = 2^(reg+6) - 1                         </span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_settle_maxcnt_bmode</span><br/>
          <span class="sdescdet">cfg_kvcc_settle_maxcnt_bmode[7:0]</span><br/>
          <span class="ldescdet">Defines number of refclk cycles from DAC change to frequency measurement during Kvcc calibration.                         VREG LPF is in bypass mode with constant time is ~1nsec (115ohm*8.3pF).                         Use the following formula:                         Frefclk x 1.26usec                                                  </span></p>
          <p><b>Reset: </b>hex:0xc5;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_50F40A837287EA80" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001b8</span> Register(32 bit) txpllcfgloader_kvcc1_bmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::KVCC1</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::KVCC1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d9b8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000ef200</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="9">cfg_kvcc_max_code_limit_bmode</td>
        <td class="fldnorm" colspan="1">cfg_kvcc_ldo_offset_en_val_bmode</td>
        <td class="fldnorm" colspan="1">cfg_kvcc_ldo_offset_en_ovrd_bmode</td>
        <td class="fldnorm" colspan="9">cfg_kvcc_code_val_bmode</td>
        <td class="fldnorm" colspan="1">cfg_kvcc_code_ovrd_bmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_max_code_limit_bmode</span><br/>
          <span class="sdescdet">cfg_kvcc_max_code_limit_bmode[20:12]</span><br/>
          <span class="ldescdet">While cfg_full_range_kvcc_sel = 0, define the max value for 2f0 code.                         Common: 0x7F (127)                         Lane: 0x4F (79)                         </span></p>
          <p><b>Reset: </b>hex:0x0ef;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_ldo_offset_en_val_bmode</span><br/>
          <span class="sdescdet">cfg_kvcc_ldo_offset_en_val_bmode[11:11]</span><br/>
          <span class="ldescdet">When kvcc_ldo_offset_en_ovrd=1                         0 - doesn&amp;#39;t inject an offset to LDO                         1 - injects an offset to LDO in magnitude as configured by kvcccalib_ldo_offset                                                   </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_ldo_offset_en_ovrd_bmode</span><br/>
          <span class="sdescdet">cfg_kvcc_ldo_offset_en_ovrd_bmode[10:10]</span><br/>
          <span class="ldescdet">Takes control over internal Kvcc FSM for manually injecting an offset to LDO (for letting FW calibrate Kvcc).                                                  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_code_val_bmode</span><br/>
          <span class="sdescdet">cfg_kvcc_code_val_bmode[9:1]</span><br/>
          <span class="ldescdet">DCO notch filter override value (binary, before therm decoder).                         </span></p>
          <p><b>Reset: </b>hex:0x100;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_code_ovrd_bmode</span><br/>
          <span class="sdescdet">cfg_kvcc_code_ovrd_bmode[0:0]</span><br/>
          <span class="ldescdet">DCO notch filter override enable                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A9949609F02A95EB" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001bc</span> Register(32 bit) txpllcfgloader_kvcc2_bmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::KVCC2</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::KVCC2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d9bc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000000a9</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="fldnorm" colspan="1">cfg_start_2f0_step_bmode</td>
        <td class="fldnorm" colspan="1">cfg_kvcc_adapt_by_fw_bmode</td>
        <td class="fldnorm" colspan="1">cfg_kvcc_adapt_chicken_bit_bmode</td>
        <td class="fldnorm" colspan="1">cfg_dfx_kvcc_adapt_dir_ovr_bmode</td>
        <td class="fldnorm" colspan="9">cfg_dfx_kvcc_adapt_val_ovr_bmode</td>
        <td class="fldnorm" colspan="1">cfg_dfx_kvcc_adapt_enable_ovr_bmode</td>
        <td class="fldnorm" colspan="1">cfg_dfx_kvcc_adapt_toggle_en_bmode</td>
        <td class="fldnorm" colspan="3">cfg_kvcc_adapt_step_bmode</td>
        <td class="fldnorm" colspan="3">cfg_kvcc_adapt_ctr_delay_bmode</td>
        <td class="fldnorm" colspan="2">cfg_kvcc_adapt_thr_bmode</td>
        <td class="fldnorm" colspan="2">cfg_kvcc_adapt_mode_bmode</td>
        <td class="fldnorm" colspan="1">cfg_kvcc_adapt_en_bmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_start_2f0_step_bmode</span><br/>
          <span class="sdescdet">cfg_start_2f0_step_bmode[25:25]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::KVCC2::cfg_start_2f0_step</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_adapt_by_fw_bmode</span><br/>
          <span class="sdescdet">cfg_kvcc_adapt_by_fw_bmode[24:24]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::KVCC2::cfg_kvcc_adapt_by_fw</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_adapt_chicken_bit_bmode</span><br/>
          <span class="sdescdet">cfg_kvcc_adapt_chicken_bit_bmode[23:23]</span><br/>
          <span class="ldescdet">Define the polarity of the kvcc adaptation.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_kvcc_adapt_dir_ovr_bmode</span><br/>
          <span class="sdescdet">cfg_dfx_kvcc_adapt_dir_ovr_bmode[22:22]</span><br/>
          <span class="ldescdet">In 2f0 dithering DFX modes, this bit does the following:                         toggle mode (cfg_dfx_kvcc_adapt_toggle_en=1):                         0 - 2f0 would ramp down and up repeatedly                         1 - 2f0 would ramp up and down repeatedly                                                  override mode (cfg_dfx_kvcc_adapt_enable_ovr=1):                         0 - 2f0 would dither between current code and current code -1                          1 - 2f0 would dither between current code and current code +1 </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_kvcc_adapt_val_ovr_bmode</span><br/>
          <span class="sdescdet">cfg_dfx_kvcc_adapt_val_ovr_bmode[21:13]</span><br/>
          <span class="ldescdet">2f0 dithering SD modulator override value (when cfg_dfx_kvcc_adapt_enable_ovr=1)</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_kvcc_adapt_enable_ovr_bmode</span><br/>
          <span class="sdescdet">cfg_dfx_kvcc_adapt_enable_ovr_bmode[12:12]</span><br/>
          <span class="ldescdet">Enables overriding code to 2f0 dithering SD modulator.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_kvcc_adapt_toggle_en_bmode</span><br/>
          <span class="sdescdet">cfg_dfx_kvcc_adapt_toggle_en_bmode[11:11]</span><br/>
          <span class="ldescdet">Enables a BIST to check 2f0 mechanism for temp tracking.                         When enabled, 2f0 dithering SD modulator code is ramped up and down continously.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_adapt_step_bmode</span><br/>
          <span class="sdescdet">cfg_kvcc_adapt_step_bmode[10:8]</span><br/>
          <span class="ldescdet">Sets step size of 2f0 SD modulator (2f0 dithering) ramp code increment.                         step = 2^(reg-9)                         Cycles to complete ramp = 2^(9-adapt_step+adapt_ctr_delay)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_adapt_ctr_delay_bmode</span><br/>
          <span class="sdescdet">cfg_kvcc_adapt_ctr_delay_bmode[7:5]</span><br/>
          <span class="ldescdet">Sets update rate of 2f0 SD modulator (2f0 dithering) ramp code increment.                         fbclk cycles = 2^reg</span></p>
          <p><b>Reset: </b>hex:0x5;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_adapt_thr_bmode</span><br/>
          <span class="sdescdet">cfg_kvcc_adapt_thr_bmode[4:3]</span><br/>
          <span class="ldescdet">Threshold for update the notch code.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_adapt_mode_bmode</span><br/>
          <span class="sdescdet">cfg_kvcc_adapt_mode_bmode[2:1]</span><br/>
          <span class="ldescdet">Defines kvcc adaptation mode.                         0(POR): full (dithering on all 2f0 bus between current and next)                         1: single cap 0 (dithering on dedicated capacitor - 1 lsb)                         2: single cap 1 (dithering on dedicated capacitor - 2 lsb)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_adapt_en_bmode</span><br/>
          <span class="sdescdet">cfg_kvcc_adapt_en_bmode[0:0]</span><br/>
          <span class="ldescdet">Kvcc on the fly adaptation enable.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_36F4573CC956DF09" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001c0</span> Register(32 bit) txpllcfgloader_spare0_bmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::SPARE0</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::SPARE0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d9c0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffff800</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffff800</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="21">-</td>
        <td class="fldnorm" colspan="11">cfg_spare_dig2ana_bmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="21">-</td>
        <td class="accno" colspan="11">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[10:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_spare_dig2ana_bmode</span><br/>
          <span class="sdescdet">cfg_spare_dig2ana_bmode[10:0]</span><br/>
          <span class="ldescdet">Spare controls to analog block.                         [10:0] unused                                                  </span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8B2E934593245E63" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001c4</span> Register(32 bit) txpllcfgloader_spare1_bmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::SPARE1</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::SPARE1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d9c4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00001</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00001</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="20">cfg_spare_dig2wrap_bmode</td>
        <td class="fldgap" colspan="1">-</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="20">RW</td>
        <td class="fldgap" colspan="1">-</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_spare_dig2wrap_bmode</span><br/>
          <span class="sdescdet">cfg_spare_dig2wrap_bmode[20:1]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::SPARE1::cfg_spare_dig2wrap</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_18A608C2F5C823DC" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001c8</span> Register(32 bit) txpllcfgloader_dco_swing0_bmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::DCO_SWING0</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d9c8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0022006d</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="2">cfg_ldodco_step_settle_timer_limit_bmode</td>
        <td class="fldnorm" colspan="1">cfg_ldodco_vref_ovrd_bmode</td>
        <td class="fldnorm" colspan="1">cfg_pksen_vref_ovrd_bmode</td>
        <td class="fldnorm" colspan="1">cfg_ldodco_adapt_en_bmode</td>
        <td class="fldnorm" colspan="1">cfg_pksen_comp_out_chicken_bit_bmode</td>
        <td class="fldnorm" colspan="3">cfg_pksen_settle_timer_limit_bmode</td>
        <td class="fldnorm" colspan="1">cfg_ldodco_step_chicken_bit_bmode</td>
        <td class="fldnorm" colspan="1">cfg_ldodco_step_dir_bmode</td>
        <td class="fldnorm" colspan="1">cfg_start_ldodco_step_bmode</td>
        <td class="fldnorm" colspan="1">cfg_start_pksen_read_bmode</td>
        <td class="fldnorm" colspan="1">cfg_dco_swing_by_fw_bmode</td>
        <td class="fldnorm" colspan="1">cfg_skip_dco_swing_sleep_sel_bmode</td>
        <td class="fldnorm" colspan="6">cfg_pksen_vref_target_bmode</td>
        <td class="fldnorm" colspan="1">cfg_dco_swing_vpeak_mode_bmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_step_settle_timer_limit_bmode</span><br/>
          <span class="sdescdet">cfg_ldodco_step_settle_timer_limit_bmode[21:20]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_ldodco_step_settle_timer_limit</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_vref_ovrd_bmode</span><br/>
          <span class="sdescdet">cfg_ldodco_vref_ovrd_bmode[19:19]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_ldodco_vref_ovrd</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_vref_ovrd_bmode</span><br/>
          <span class="sdescdet">cfg_pksen_vref_ovrd_bmode[18:18]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_pksen_vref_ovrd</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_adapt_en_bmode</span><br/>
          <span class="sdescdet">cfg_ldodco_adapt_en_bmode[17:17]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_ldodco_adapt_en</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_comp_out_chicken_bit_bmode</span><br/>
          <span class="sdescdet">cfg_pksen_comp_out_chicken_bit_bmode[16:16]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_pksen_comp_out_chicken_bit</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_settle_timer_limit_bmode</span><br/>
          <span class="sdescdet">cfg_pksen_settle_timer_limit_bmode[15:13]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_pksen_settle_timer_limit</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_step_chicken_bit_bmode</span><br/>
          <span class="sdescdet">cfg_ldodco_step_chicken_bit_bmode[12:12]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_ldodco_step_chicken_bit</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_step_dir_bmode</span><br/>
          <span class="sdescdet">cfg_ldodco_step_dir_bmode[11:11]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_ldodco_step_dir</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_start_ldodco_step_bmode</span><br/>
          <span class="sdescdet">cfg_start_ldodco_step_bmode[10:10]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_start_ldodco_step</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_start_pksen_read_bmode</span><br/>
          <span class="sdescdet">cfg_start_pksen_read_bmode[9:9]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_start_pksen_read</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dco_swing_by_fw_bmode</span><br/>
          <span class="sdescdet">cfg_dco_swing_by_fw_bmode[8:8]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_dco_swing_by_fw</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_skip_dco_swing_sleep_sel_bmode</span><br/>
          <span class="sdescdet">cfg_skip_dco_swing_sleep_sel_bmode[7:7]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_skip_dco_swing_sleep_sel</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_vref_target_bmode</span><br/>
          <span class="sdescdet">cfg_pksen_vref_target_bmode[6:1]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_pksen_vref_target</span></p>
          <p><b>Reset: </b>hex:0x36;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dco_swing_vpeak_mode_bmode</span><br/>
          <span class="sdescdet">cfg_dco_swing_vpeak_mode_bmode[0:0]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_dco_swing_vpeak_mode</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A79543D2CC606208" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001cc</span> Register(32 bit) txpllcfgloader_dco_swing1_bmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::DCO_SWING1</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d9cc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000005</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="9">cfg_dfx_ldodco_adapt_val_ovr_bmode</td>
        <td class="fldnorm" colspan="1">cfg_dfx_ldodco_adapt_enable_ovr_bmode</td>
        <td class="fldnorm" colspan="1">cfg_dfx_ldodco_adapt_dir_ovr_bmode</td>
        <td class="fldnorm" colspan="1">cfg_dfx_ldodco_adapt_toggle_en_bmode</td>
        <td class="fldnorm" colspan="3">cfg_ldodco_adapt_step_bmode</td>
        <td class="fldnorm" colspan="3">cfg_ldodco_adapt_ctr_delay_bmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_ldodco_adapt_val_ovr_bmode</span><br/>
          <span class="sdescdet">cfg_dfx_ldodco_adapt_val_ovr_bmode[17:9]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING1::cfg_dfx_ldodco_adapt_val_ovr</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_ldodco_adapt_enable_ovr_bmode</span><br/>
          <span class="sdescdet">cfg_dfx_ldodco_adapt_enable_ovr_bmode[8:8]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING1::cfg_dfx_ldodco_adapt_enable_ovr</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_ldodco_adapt_dir_ovr_bmode</span><br/>
          <span class="sdescdet">cfg_dfx_ldodco_adapt_dir_ovr_bmode[7:7]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING1::cfg_dfx_ldodco_adapt_dir_ovr</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_ldodco_adapt_toggle_en_bmode</span><br/>
          <span class="sdescdet">cfg_dfx_ldodco_adapt_toggle_en_bmode[6:6]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING1::cfg_dfx_ldodco_adapt_toggle_en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_adapt_step_bmode</span><br/>
          <span class="sdescdet">cfg_ldodco_adapt_step_bmode[5:3]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING1::cfg_ldodco_adapt_step</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_adapt_ctr_delay_bmode</span><br/>
          <span class="sdescdet">cfg_ldodco_adapt_ctr_delay_bmode[2:0]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING1::cfg_ldodco_adapt_ctr_delay</span></p>
          <p><b>Reset: </b>hex:0x5;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_61113D161D952155" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001d0</span> Register(32 bit) txpllcfgloader_tdc4_bmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::TDC4</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC4
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d9d0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0xcab6a27c</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">cfg_vtdc_plus2_thresh_bmode</td>
        <td class="fldnorm" colspan="8">cfg_vtdc_plus1_thresh_bmode</td>
        <td class="fldnorm" colspan="8">cfg_vtdc_minus1_thresh_bmode</td>
        <td class="fldnorm" colspan="8">cfg_vtdc_minus2_thresh_bmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_plus2_thresh_bmode</span><br/>
          <span class="sdescdet">cfg_vtdc_plus2_thresh_bmode[31:24]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC4::cfg_vtdc_plus2_thresh</span></p>
          <p><b>Reset: </b>hex:0xca;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_plus1_thresh_bmode</span><br/>
          <span class="sdescdet">cfg_vtdc_plus1_thresh_bmode[23:16]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC4::cfg_vtdc_plus1_thresh</span></p>
          <p><b>Reset: </b>hex:0xb6;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_minus1_thresh_bmode</span><br/>
          <span class="sdescdet">cfg_vtdc_minus1_thresh_bmode[15:8]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC4::cfg_vtdc_minus1_thresh</span></p>
          <p><b>Reset: </b>hex:0xa2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_minus2_thresh_bmode</span><br/>
          <span class="sdescdet">cfg_vtdc_minus2_thresh_bmode[7:0]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC4::cfg_vtdc_minus2_thresh</span></p>
          <p><b>Reset: </b>hex:0x7c;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7C83605FCED8F118" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001e0</span> Register(32 bit) txpllcfgloader_div0_cmode</span><br/>
      <span class="sdescdet">LCPLL_DIV0 Register</span><br/>
      <span class="ldescdet">LCPLL_DIV0 Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d9e0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">o_fbdiv_frac_cmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_fbdiv_frac_cmode</span><br/>
          <span class="sdescdet">o_fbdiv_frac_cmode[31:0]</span><br/>
          <span class="ldescdet">Feedback divider fractional ratio.                          Total ratio is:                         If cfg_dcodiv2_to_fbdiv_bypass=1 : (integer+fractional/2^32)                         otherwise : (integer+fractional/2^32) x 2                         </span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0550C778DEB54308" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001e4</span> Register(32 bit) txpllcfgloader_div1_cmode</span><br/>
      <span class="sdescdet">LCPLL_DIV1 Register</span><br/>
      <span class="ldescdet">LCPLL_DIV1 Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d9e4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00003050</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff800000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff800000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="fldnorm" colspan="1">cfg_lf_band_sel_cmode</td>
        <td class="fldnorm" colspan="1">cfg_lf_band_inuse_cmode</td>
        <td class="fldnorm" colspan="6">cfg_fracn_sd_step_cmode</td>
        <td class="fldnorm" colspan="1">cfg_fracn_sd_step_en_cmode</td>
        <td class="fldnorm" colspan="3">cfg_refclk_cnt_limit_cmode</td>
        <td class="fldnorm" colspan="1">o_fracnen_h_cmode</td>
        <td class="fldnorm" colspan="10">o_fbdiv_intgr_cmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="10">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_lf_band_sel_cmode</span><br/>
          <span class="sdescdet">cfg_lf_band_sel_cmode[22:22]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DIV1::cfg_lf_band_sel</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_lf_band_inuse_cmode</span><br/>
          <span class="sdescdet">cfg_lf_band_inuse_cmode[21:21]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DIV1::cfg_lf_band_inuse</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fracn_sd_step_cmode</span><br/>
          <span class="sdescdet">cfg_fracn_sd_step_cmode[20:15]</span><br/>
          <span class="ldescdet">Sets magnitude of step in fracN SD accumulator, which is added to the MSB of the SD bus.                         Each LSB here would shift PLL phase by 2xTdco/2^6                         </span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fracn_sd_step_en_cmode</span><br/>
          <span class="sdescdet">cfg_fracn_sd_step_en_cmode[14:14]</span><br/>
          <span class="ldescdet">Injects an impulse into fracN SD accumulator.                         This inject a step in the feed-forward offset and as a result would create a step on the PLL phase.                         This feature can be useful in case of coupling between PLLs that run at exact same frequency (both at fracN)                          </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_refclk_cnt_limit_cmode</span><br/>
          <span class="sdescdet">cfg_refclk_cnt_limit_cmode[13:11]</span><br/>
          <span class="ldescdet">Defines number of refclk cycles in frequency measurement during AFC calibration.                         Number of cycles = 2^reg                         For 156MHz clock and 12.5GHz DCO clock, HS counter (@Fdco/2) samples 40 cycles per refclk (=fbdiv_intgr).                         DTR step size is 20MHz, so to achieve accuracy of 5MHz, HS counter should reach 12.5G/5M=2500.                         Therefore refclk cycles = 2500/40=62.5, so 2^6 would be appropriate.                                                  use the following formula for other frequencies (Frefclk after prediv):                         cfg_refclk_cnt_limit = round(log2(2*Frefclk/5MHz))                         </span></p>
          <p><b>Reset: </b>hex:0x6;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_fracnen_h_cmode</span><br/>
          <span class="sdescdet">o_fracnen_h_cmode[10:10]</span><br/>
          <span class="ldescdet">Enables fractional ratio.                         Set this bit to 0 if fractional ratio is 0, else to 1.                         If this bit is 1 while fractional is 0 then fbclk to refclk phase won&amp;#39;t be deterministic.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_fbdiv_intgr_cmode</span><br/>
          <span class="sdescdet">o_fbdiv_intgr_cmode[9:0]</span><br/>
          <span class="ldescdet">Feedback divider integer ratio                         Total ratio is:                         If cfg_dcodiv2_to_fbdiv_bypass=1 : (integer+fractional/2^32)                         otherwise : (integer+fractional/2^32) x 2                         Default is 80 for main common PLL (refclk 156.25MHz and Fdco 12.5GHz)                         </span></p>
          <p><b>Reset: </b>hex:0x050;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E9D9A99CBD2F1E29" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001e8</span> Register(32 bit) txpllcfgloader_adl0_cmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::ADL0</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::ADL0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d9e8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x01800007</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="9">cfg_adl_cap_ctrl_ovr_val_cmode</td>
        <td class="fldnorm" colspan="1">cfg_adl_cap_ctrl_ovr_en_cmode</td>
        <td class="fldnorm" colspan="1">cfg_adl_enable_ovr_val_cmode</td>
        <td class="fldnorm" colspan="1">cfg_adl_enable_ovr_en_cmode</td>
        <td class="fldnorm" colspan="8">cfg_adl_neg_offset_cmode</td>
        <td class="fldnorm" colspan="8">cfg_adl_pos_offset_cmode</td>
        <td class="fldnorm" colspan="3">cfg_adl_range_cmode</td>
        <td class="fldnorm" colspan="1">cfg_adl_enable_cmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_cap_ctrl_ovr_val_cmode</span><br/>
          <span class="sdescdet">cfg_adl_cap_ctrl_ovr_val_cmode[31:23]</span><br/>
          <span class="ldescdet">Override value for cap_ctrl bus to ADL.</span></p>
          <p><b>Reset: </b>hex:0x003;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_cap_ctrl_ovr_en_cmode</span><br/>
          <span class="sdescdet">cfg_adl_cap_ctrl_ovr_en_cmode[22:22]</span><br/>
          <span class="ldescdet">Override enable for cfg_adl_cap_ctrl_ovr_val[8:0]</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_enable_ovr_val_cmode</span><br/>
          <span class="sdescdet">cfg_adl_enable_ovr_val_cmode[21:21]</span><br/>
          <span class="ldescdet">While adl_enable_ovr_en= 1.                         0 - force adl bypass.                         1 - force adl enable.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_enable_ovr_en_cmode</span><br/>
          <span class="sdescdet">cfg_adl_enable_ovr_en_cmode[20:20]</span><br/>
          <span class="ldescdet">adl bypass/enable force (see adl_enable_ovr_val).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_neg_offset_cmode</span><br/>
          <span class="sdescdet">cfg_adl_neg_offset_cmode[19:12]</span><br/>
          <span class="ldescdet">Negative ADL INL compensation.                         Each register bit corresponding to each cap_ctrl bus bit.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_pos_offset_cmode</span><br/>
          <span class="sdescdet">cfg_adl_pos_offset_cmode[11:4]</span><br/>
          <span class="ldescdet">Positive ADL INL compensation.                         Each register bit corresponding to each cap_ctrl bus bit.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_range_cmode</span><br/>
          <span class="sdescdet">cfg_adl_range_cmode[3:1]</span><br/>
          <span class="ldescdet">Configs ADL range to be used. The formula (prelay results, need to be updated):                         round((138.75 - 1.2e12/Fdco)/13.266) [Fdco in Hz]</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_enable_cmode</span><br/>
          <span class="sdescdet">cfg_adl_enable_cmode[0:0]</span><br/>
          <span class="ldescdet">Enable adaptive delay line in fracN mode (only when o_fracnen_h=1).                         While &amp;#39;1&amp;#39; it is also disable feed-forward cancellation.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_48716CB08EF9BA4B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001ec</span> Register(32 bit) txpllcfgloader_adl1_cmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::ADL1</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::ADL1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d9ec</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffc000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffc000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="18">-</td>
        <td class="fldnorm" colspan="5">cfg_adl_monitor_thr_cmode</td>
        <td class="fldnorm" colspan="1">cfg_tdc_status_en_cmode</td>
        <td class="fldnorm" colspan="8">cfg_adl_monitor_oct_sel_cmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="18">-</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[13:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_monitor_thr_cmode</span><br/>
          <span class="sdescdet">cfg_adl_monitor_thr_cmode[13:9]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ADL1::cfg_adl_monitor_thr</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_status_en_cmode</span><br/>
          <span class="sdescdet">cfg_tdc_status_en_cmode[8:8]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ADL1::cfg_tdc_status_en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_monitor_oct_sel_cmode</span><br/>
          <span class="sdescdet">cfg_adl_monitor_oct_sel_cmode[7:0]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ADL1::cfg_adl_monitor_oct_sel</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_36714628CC65C9B5" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001f0</span> Register(32 bit) txpllcfgloader_frac_lock0_cmode</span><br/>
      <span class="sdescdet">LCPLL_FRAC_LOCK Register</span><br/>
      <span class="ldescdet">LCPLL_FRAC_LOCK Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d9f0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00002d0c</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="1">cfg_high_speed_sd_en_cmode</td>
        <td class="fldnorm" colspan="1">cfg_sigma_delta2_sel_cmode</td>
        <td class="fldnorm" colspan="5">o_dither_value_cmode</td>
        <td class="fldnorm" colspan="1">o_fbdiv_strobe_h_cmode</td>
        <td class="fldnorm" colspan="3">o_lock_criteria_cmode</td>
        <td class="fldnorm" colspan="1">o_dcoditheren_h_cmode</td>
        <td class="fldnorm" colspan="1">o_feedfwrdcal_pause_h_cmode</td>
        <td class="fldnorm" colspan="1">o_feedfwrdcal_en_h_cmode</td>
        <td class="fldnorm" colspan="8">o_feedfwrdgain_cmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_high_speed_sd_en_cmode</span><br/>
          <span class="sdescdet">cfg_high_speed_sd_en_cmode[21:21]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::FRAC_LOCK0::cfg_high_speed_sd_en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_sigma_delta2_sel_cmode</span><br/>
          <span class="sdescdet">cfg_sigma_delta2_sel_cmode[20:20]</span><br/>
          <span class="ldescdet">0 - Uses the first order sigma delta modulator for the feed forward cancellation mechanism.                         1 - Uses the second order sigma delta modulator for the feed forward cancellation mechanism. Note that in this mode the adaptive ffgain feature doesn&amp;#39;t work.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_dither_value_cmode</span><br/>
          <span class="sdescdet">o_dither_value_cmode[19:15]</span><br/>
          <span class="ldescdet">DCO Dither Override Value (in case o_dither_ovrd=1).                         5 MSB of the filter fractional code (rest 4 LSBs are set to 0).                         </span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_fbdiv_strobe_h_cmode</span><br/>
          <span class="sdescdet">o_fbdiv_strobe_h_cmode[14:14]</span><br/>
          <span class="ldescdet">Enables sampling feedback ratio (integer+fractional) into PLL logic.                         Before changing feedback ratio dynamically (while PLL is running), one should deassert this bit until new ratio is udpated in registers.                         This is to ensure safe and synchronoius update of ratio.                          The feedback ratio will propagate automatically into PLL logic while PLL is off until DCO settle state is done.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_lock_criteria_cmode</span><br/>
          <span class="sdescdet">o_lock_criteria_cmode[13:11]</span><br/>
          <span class="ldescdet">Phase lock indicator criteria. Asserted high when phase error is less than or equal to the threshold value for:                         000: 16 consecutive cycles                         001: 32 consecutive cycles                         010: 48 consecutive cycles                         011: 64 consecutive cycles                         100: 80 consecutive cycles                         101: 96 consecutive cycles                         110: 112 consecutive cycles                         111: 128 consecutive cycles                                                                                                    </span></p>
          <p><b>Reset: </b>hex:0x5;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_dcoditheren_h_cmode</span><br/>
          <span class="sdescdet">o_dcoditheren_h_cmode[10:10]</span><br/>
          <span class="ldescdet">DCO fine dithering enable signal.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_feedfwrdcal_pause_h_cmode</span><br/>
          <span class="sdescdet">o_feedfwrdcal_pause_h_cmode[9:9]</span><br/>
          <span class="ldescdet">This bit is for dynamically turning on and off feed forward gain adaptive mode.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_feedfwrdcal_en_h_cmode</span><br/>
          <span class="sdescdet">o_feedfwrdcal_en_h_cmode[8:8]</span><br/>
          <span class="ldescdet">Feedfward gain adaptive mode enable                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_feedfwrdgain_cmode</span><br/>
          <span class="sdescdet">o_feedfwrdgain_cmode[7:0]</span><br/>
          <span class="ldescdet">Feed-forward gain for fractional mode.                         When o_feedfwrdcal_en_h=0, this will determine the gain.                         When o_feedfwrdcal_en_h=1, this will determine initial value of the gain.                          Use the following formula:                         Full rate: o_feedfwrdgain = 1/(Fdco*tdc_fine_step)                         Half rate: o_feedfwrdgain = 2/(Fdco*tdc_fine_step)                         For franN mode, tdc_fine_step is 6.5psec.                                                                           </span></p>
          <p><b>Reset: </b>hex:0x0c;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_04F8B4A168288057" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001f4</span> Register(32 bit) txpllcfgloader_frac_lock1_cmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::FRAC_LOCK1</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::FRAC_LOCK1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d9f4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000045</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="3">cfg_fine_first_boost_repeat_cmode</td>
        <td class="fldnorm" colspan="5">cfg_lock_thresh_cmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine_first_boost_repeat_cmode</span><br/>
          <span class="sdescdet">cfg_fine_first_boost_repeat_cmode[7:5]</span><br/>
          <span class="ldescdet">Determines the number of repetitions of the boost gain counter for the first stage of the fine boost.                         The number of overall repetitions is equal to cfg_fine_first_boost_repeat + 1                         Set this to non-zero when PLL needs to lock on SSC&amp;#39;ed refclk, to allow enough time for the boost to handle fast cap-swap.</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_lock_thresh_cmode</span><br/>
          <span class="sdescdet">cfg_lock_thresh_cmode[4:0]</span><br/>
          <span class="ldescdet">Phase lock detect threshold.                         The PLL will generate plllockout when the TDC phase error is within lockthresh                         for a number of cycles determined by o_lock_criteria.                         0 is forbidden value.</span></p>
          <p><b>Reset: </b>hex:0x05;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E7E11B5C168FAD15" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001f8</span> Register(32 bit) txpllcfgloader_tdc0_cmode</span><br/>
      <span class="sdescdet">LCPLL_TDC0 Register</span><br/>
      <span class="ldescdet">LCPLL_TDC0 Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d9f8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0f00033f</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="1">cfg_vtdc_offset_range_cmode</td>
        <td class="fldnorm" colspan="1">cfg_force_vtdc_osc_cmode</td>
        <td class="fldnorm" colspan="4">cfg_stdc_stddev_init_cmode</td>
        <td class="fldnorm" colspan="1">cfg_tdc_bb_input_sel_cmode</td>
        <td class="fldnorm" colspan="5">cfg_tdcpe_offset_cmode</td>
        <td class="fldnorm" colspan="5">cfg_vtdc_fine_offset_ovrd_val_cmode</td>
        <td class="fldnorm" colspan="1">cfg_vtdc_fine_offset_ovrd_cmode</td>
        <td class="fldnorm" colspan="4">cfg_vtdc_offset_timer_limit_cmode</td>
        <td class="fldnorm" colspan="1">cfg_vtdc_fine_offset_chiken_bit_cmode</td>
        <td class="fldnorm" colspan="1">cfg_vtdc_plus_stdc_cmode</td>
        <td class="fldnorm" colspan="1">cfg_vtdc_offset_calib_en_cmode</td>
        <td class="fldnorm" colspan="1">cfg_vtdc_fast_sel_cmode</td>
        <td class="fldnorm" colspan="4">cfg_vtdc_refclk_cnt_limit_cmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_offset_range_cmode</span><br/>
          <span class="sdescdet">cfg_vtdc_offset_range_cmode[29:29]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC0::cfg_vtdc_offset_range</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_force_vtdc_osc_cmode</span><br/>
          <span class="sdescdet">cfg_force_vtdc_osc_cmode[28:28]</span><br/>
          <span class="ldescdet">Forces VTDC to RO mode</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_stddev_init_cmode</span><br/>
          <span class="sdescdet">cfg_stdc_stddev_init_cmode[27:24]</span><br/>
          <span class="ldescdet">Initial value for stddev control bus before STDC calibration.</span></p>
          <p><b>Reset: </b>hex:0xf;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_bb_input_sel_cmode</span><br/>
          <span class="sdescdet">cfg_tdc_bb_input_sel_cmode[23:23]</span><br/>
          <span class="ldescdet">1&amp;#39;b0 - Uses bb TDC signal from analog                         1&amp;#39;b1 - Uses MSB of tdceff signal as bb TDC input signal (TDC sign bit)                                                                           </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdcpe_offset_cmode</span><br/>
          <span class="sdescdet">cfg_tdcpe_offset_cmode[22:18]</span><br/>
          <span class="ldescdet">Adding offset to 2&amp;#39;s comp tdc value (integer signed)                                                                           </span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_fine_offset_ovrd_val_cmode</span><br/>
          <span class="sdescdet">cfg_vtdc_fine_offset_ovrd_val_cmode[17:13]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC0::cfg_vtdc_fine_offset_ovrd_val</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_fine_offset_ovrd_cmode</span><br/>
          <span class="sdescdet">cfg_vtdc_fine_offset_ovrd_cmode[12:12]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC0::cfg_vtdc_fine_offset_ovrd</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_offset_timer_limit_cmode</span><br/>
          <span class="sdescdet">cfg_vtdc_offset_timer_limit_cmode[11:8]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC0::cfg_vtdc_offset_timer_limit</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_fine_offset_chiken_bit_cmode</span><br/>
          <span class="sdescdet">cfg_vtdc_fine_offset_chiken_bit_cmode[7:7]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC0::cfg_vtdc_fine_offset_chiken_bit</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_plus_stdc_cmode</span><br/>
          <span class="sdescdet">cfg_vtdc_plus_stdc_cmode[6:6]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC0::cfg_vtdc_plus_stdc</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_offset_calib_en_cmode</span><br/>
          <span class="sdescdet">cfg_vtdc_offset_calib_en_cmode[5:5]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC0::cfg_vtdc_offset_calib_en</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_fast_sel_cmode</span><br/>
          <span class="sdescdet">cfg_vtdc_fast_sel_cmode[4:4]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC0::cfg_vtdc_fast_sel</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_refclk_cnt_limit_cmode</span><br/>
          <span class="sdescdet">cfg_vtdc_refclk_cnt_limit_cmode[3:0]</span><br/>
          <span class="ldescdet">Number of reference clock cycles used in TDC clock calibration                         </span></p>
          <p><b>Reset: </b>hex:0xf;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F45C7AE6CB7D4F7B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001fc</span> Register(32 bit) txpllcfgloader_tdc1_cmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::TDC1</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702d9fc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x001e80aa</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xe0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xe0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="6">cfg_tdc_histogram_value_cmode</td>
        <td class="fldnorm" colspan="1">cfg_tdc_histogram_mode_cmode</td>
        <td class="fldnorm" colspan="1">cfg_tdc_status_mode_cmode</td>
        <td class="fldnorm" colspan="1">cfg_stdc_samp_bypass_cmode</td>
        <td class="fldnorm" colspan="1">cfg_tdc_samp_bypass_cmode</td>
        <td class="fldnorm" colspan="1">cfg_stdc_ana_en_cmode</td>
        <td class="fldnorm" colspan="1">cfg_vtdc_ana_en_cmode</td>
        <td class="fldnorm" colspan="5">cfg_stdc_int_coeff_cmode</td>
        <td class="fldnorm" colspan="5">cfg_stdc_prop_coeff_cmode</td>
        <td class="fldnorm" colspan="1">cfg_select_stdc_dfx_cmode</td>
        <td class="fldnorm" colspan="1">cfg_select_stdc_filter_cmode</td>
        <td class="fldnorm" colspan="2">cfg_tdc_ladder_min_cmode</td>
        <td class="fldnorm" colspan="2">cfg_tdc_ladder_max_cmode</td>
        <td class="fldnorm" colspan="1">cfg_pe_disable_cmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[28:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_histogram_value_cmode</span><br/>
          <span class="sdescdet">cfg_tdc_histogram_value_cmode[28:23]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC1::cfg_tdc_histogram_value</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_histogram_mode_cmode</span><br/>
          <span class="sdescdet">cfg_tdc_histogram_mode_cmode[22:22]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC1::cfg_tdc_histogram_mode</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_status_mode_cmode</span><br/>
          <span class="sdescdet">cfg_tdc_status_mode_cmode[21:21]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC1::cfg_tdc_status_mode</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_samp_bypass_cmode</span><br/>
          <span class="sdescdet">cfg_stdc_samp_bypass_cmode[20:20]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC1::cfg_stdc_samp_bypass</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_samp_bypass_cmode</span><br/>
          <span class="sdescdet">cfg_tdc_samp_bypass_cmode[19:19]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC1::cfg_tdc_samp_bypass</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_ana_en_cmode</span><br/>
          <span class="sdescdet">cfg_stdc_ana_en_cmode[18:18]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC1::cfg_stdc_ana_en</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_ana_en_cmode</span><br/>
          <span class="sdescdet">cfg_vtdc_ana_en_cmode[17:17]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC1::cfg_vtdc_ana_en</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_int_coeff_cmode</span><br/>
          <span class="sdescdet">cfg_stdc_int_coeff_cmode[16:12]</span><br/>
          <span class="ldescdet">Fine Ki = 2^(-reg) to be used with STDC                         </span></p>
          <p><b>Reset: </b>hex:0x08;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_prop_coeff_cmode</span><br/>
          <span class="sdescdet">cfg_stdc_prop_coeff_cmode[11:7]</span><br/>
          <span class="ldescdet">Fine Kp = 2^(-reg) to be used with STDC (signed value) </span></p>
          <p><b>Reset: </b>hex:0x01;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_select_stdc_dfx_cmode</span><br/>
          <span class="sdescdet">cfg_select_stdc_dfx_cmode[6:6]</span><br/>
          <span class="ldescdet">Select STDC output to DFX path (PE min/max, raw lock, VISA, RO reg)                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_select_stdc_filter_cmode</span><br/>
          <span class="sdescdet">cfg_select_stdc_filter_cmode[5:5]</span><br/>
          <span class="ldescdet">Select STDC output to filter.                         Will select only after FSM enables.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_ladder_min_cmode</span><br/>
          <span class="sdescdet">cfg_tdc_ladder_min_cmode[4:3]</span><br/>
          <span class="ldescdet">Min trim ladder code value alowed during lock adquisition.                                                                           </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_ladder_max_cmode</span><br/>
          <span class="sdescdet">cfg_tdc_ladder_max_cmode[2:1]</span><br/>
          <span class="ldescdet">Max trim ladder code value alowed during lock adquisition.                                                                                                    </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pe_disable_cmode</span><br/>
          <span class="sdescdet">cfg_pe_disable_cmode[0:0]</span><br/>
          <span class="ldescdet">Force values of 0 on TDC output.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_16A8100F6D6A4ECE" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000200</span> Register(32 bit) txpllcfgloader_tdc2_cmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::TDC2</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702da00</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x002483ef</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="5">cfg_stdcpe_offset_cmode</td>
        <td class="fldnorm" colspan="1">cfg_stdc_osc_div4_cmode</td>
        <td class="fldnorm" colspan="1">cfg_stdc_stddev_ovrd_en_cmode</td>
        <td class="fldnorm" colspan="1">cfg_force_stdc_osc_cmode</td>
        <td class="fldnorm" colspan="1">cfg_stdc_bias_en_cmode</td>
        <td class="fldnorm" colspan="2">cfg_kpki_compensate_val_cmode</td>
        <td class="fldnorm" colspan="2">cfg_tdc_trim_val_cmode</td>
        <td class="fldnorm" colspan="1">cfg_tdc_trim_ovrd_cmode</td>
        <td class="fldnorm" colspan="6">cfg_tdc_adaptive_max_count_cmode</td>
        <td class="fldnorm" colspan="5">cfg_tdc_adaptive_win_out_cmode</td>
        <td class="fldnorm" colspan="5">cfg_tdc_adaptive_win_in_cmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdcpe_offset_cmode</span><br/>
          <span class="sdescdet">cfg_stdcpe_offset_cmode[29:25]</span><br/>
          <span class="ldescdet">Adding offset to 2&amp;#39;s comp stdc value (integer signed)                         </span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_osc_div4_cmode</span><br/>
          <span class="sdescdet">cfg_stdc_osc_div4_cmode[24:24]</span><br/>
          <span class="ldescdet">Enables internal STDC divider for internal oscilator output.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_stddev_ovrd_en_cmode</span><br/>
          <span class="sdescdet">cfg_stdc_stddev_ovrd_en_cmode[23:23]</span><br/>
          <span class="ldescdet">Enables override for stddev control bus.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_force_stdc_osc_cmode</span><br/>
          <span class="sdescdet">cfg_force_stdc_osc_cmode[22:22]</span><br/>
          <span class="ldescdet">Forces internal STDC oscilator to enable.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_bias_en_cmode</span><br/>
          <span class="sdescdet">cfg_stdc_bias_en_cmode[21:21]</span><br/>
          <span class="ldescdet">Enables internal STDC bias.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kpki_compensate_val_cmode</span><br/>
          <span class="sdescdet">cfg_kpki_compensate_val_cmode[20:19]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC2::cfg_kpki_compensate_val</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_trim_val_cmode</span><br/>
          <span class="sdescdet">cfg_tdc_trim_val_cmode[18:17]</span><br/>
          <span class="ldescdet">tdc chain trim ovrd value                                                  </span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_trim_ovrd_cmode</span><br/>
          <span class="sdescdet">cfg_tdc_trim_ovrd_cmode[16:16]</span><br/>
          <span class="ldescdet">tdc chain trim ovrd enable                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_adaptive_max_count_cmode</span><br/>
          <span class="sdescdet">cfg_tdc_adaptive_max_count_cmode[15:10]</span><br/>
          <span class="ldescdet">Defines the number of cycles for time window of TDC ladder adaptive switching                         </span></p>
          <p><b>Reset: </b>hex:0x20;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_adaptive_win_out_cmode</span><br/>
          <span class="sdescdet">cfg_tdc_adaptive_win_out_cmode[9:5]</span><br/>
          <span class="ldescdet">TDC code threshold to switch ladder with lower resolution.                         </span></p>
          <p><b>Reset: </b>hex:0x1f;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_adaptive_win_in_cmode</span><br/>
          <span class="sdescdet">cfg_tdc_adaptive_win_in_cmode[4:0]</span><br/>
          <span class="ldescdet">TDC code threshold to switch ladder with higher resolution.                         Need to be below that value during cfg_tdc_adaptive_max_count cycle time window                         </span></p>
          <p><b>Reset: </b>hex:0x0f;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B71319B4E17B9DF4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000204</span> Register(32 bit) txpllcfgloader_tdc3_cmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::TDC3</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC3
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702da04</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000003a3</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffc00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffc00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="fldnorm" colspan="2">cfg_stdc_cnt_limit_cmode</td>
        <td class="fldnorm" colspan="8">cfg_stdc_target_cnt_cmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[09:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_cnt_limit_cmode</span><br/>
          <span class="sdescdet">cfg_stdc_cnt_limit_cmode[9:8]</span><br/>
          <span class="ldescdet">Number of cycles to count STDC oscilator edges during calibration.                         Value = 2^(2 + reg)</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_target_cnt_cmode</span><br/>
          <span class="sdescdet">cfg_stdc_target_cnt_cmode[7:0]</span><br/>
          <span class="ldescdet">Calibration target for STDC oscilator during calibration.                         The formula: int(2^(2 + cfg_stdc_cnt_limit)*(3e9/Frefclk))</span></p>
          <p><b>Reset: </b>hex:0xa3;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8174ED4850E73B25" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000208</span> Register(32 bit) txpllcfgloader_tap_ovrd_cmode</span><br/>
      <span class="sdescdet">LCPLL_TAP_OVRD Register</span><br/>
      <span class="ldescdet">LCPLL_TAP_OVRD Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702da08</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="fldnorm" colspan="1">o_dfx_tdc_disable_cmode</td>
        <td class="fldnorm" colspan="1">cfg_ldodco_en_ovrd_val_cmode</td>
        <td class="fldnorm" colspan="1">cfg_ldodco_en_ovrd_cmode</td>
        <td class="fldnorm" colspan="1">cfg_ldoclk_en_ovrd_val_cmode</td>
        <td class="fldnorm" colspan="1">cfg_ldoclk_en_ovrd_cmode</td>
        <td class="fldnorm" colspan="1">cfg_ldo_bias_en_ovrd_val_cmode</td>
        <td class="fldnorm" colspan="1">cfg_ldo_bias_en_ovrd_cmode</td>
        <td class="fldnorm" colspan="1">cfg_vrefgen_en_ovrd_val_cmode</td>
        <td class="fldnorm" colspan="1">cfg_vrefgen_en_ovrd_cmode</td>
        <td class="fldnorm" colspan="1">cfg_ldo_enable_cmode</td>
        <td class="fldnorm" colspan="1">cfg_pll_en_mode_ctrl_cmode</td>
        <td class="fldnorm" colspan="1">cfg_pll_enable_cmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_dfx_tdc_disable_cmode</span><br/>
          <span class="sdescdet">o_dfx_tdc_disable_cmode[11:11]</span><br/>
          <span class="ldescdet">Set to turn off TDC. Mainly to study impact of TDC self noise on PLL jitter                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_en_ovrd_val_cmode</span><br/>
          <span class="sdescdet">cfg_ldodco_en_ovrd_val_cmode[10:10]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TAP_OVRD::cfg_ldodco_en_ovrd_val</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_en_ovrd_cmode</span><br/>
          <span class="sdescdet">cfg_ldodco_en_ovrd_cmode[9:9]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TAP_OVRD::cfg_ldodco_en_ovrd</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldoclk_en_ovrd_val_cmode</span><br/>
          <span class="sdescdet">cfg_ldoclk_en_ovrd_val_cmode[8:8]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TAP_OVRD::cfg_ldoclk_en_ovrd_val</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldoclk_en_ovrd_cmode</span><br/>
          <span class="sdescdet">cfg_ldoclk_en_ovrd_cmode[7:7]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TAP_OVRD::cfg_ldoclk_en_ovrd</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_bias_en_ovrd_val_cmode</span><br/>
          <span class="sdescdet">cfg_ldo_bias_en_ovrd_val_cmode[6:6]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TAP_OVRD::cfg_ldo_bias_en_ovrd_val</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_bias_en_ovrd_cmode</span><br/>
          <span class="sdescdet">cfg_ldo_bias_en_ovrd_cmode[5:5]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TAP_OVRD::cfg_ldo_bias_en_ovrd</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vrefgen_en_ovrd_val_cmode</span><br/>
          <span class="sdescdet">cfg_vrefgen_en_ovrd_val_cmode[4:4]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TAP_OVRD::cfg_vrefgen_en_ovrd_val</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vrefgen_en_ovrd_cmode</span><br/>
          <span class="sdescdet">cfg_vrefgen_en_ovrd_cmode[3:3]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TAP_OVRD::cfg_vrefgen_en_ovrd</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_enable_cmode</span><br/>
          <span class="sdescdet">cfg_ldo_enable_cmode[2:2]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TAP_OVRD::cfg_ldo_enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pll_en_mode_ctrl_cmode</span><br/>
          <span class="sdescdet">cfg_pll_en_mode_ctrl_cmode[1:1]</span><br/>
          <span class="ldescdet">Effective PLL enable:                         0 - Enable signal from PLL interface                         1 - Enable signal from PLL register</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pll_enable_cmode</span><br/>
          <span class="sdescdet">cfg_pll_enable_cmode[0:0]</span><br/>
          <span class="ldescdet">Replaces direct pin of PLL enable signal (in case cfg_pll_en_mode_ctrl = 1).                                                                                                    </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_92EA92CC70F231EA" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000020c</span> Register(32 bit) txpllcfgloader_dfx_dco_cmode</span><br/>
      <span class="sdescdet">LCPLL_DFX_DCO Register</span><br/>
      <span class="ldescdet">LCPLL_DFX_DCO Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702da0c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="1">cfg_capture_filter_cmode</td>
        <td class="fldnorm" colspan="9">o_dcocoarse_cmode</td>
        <td class="fldnorm" colspan="8">o_dcofine_cmode</td>
        <td class="fldnorm" colspan="1">o_dcocoarse_ovrd_h_cmode</td>
        <td class="fldnorm" colspan="2">o_dcofinedftsel_cmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_capture_filter_cmode</span><br/>
          <span class="sdescdet">cfg_capture_filter_cmode[20:20]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DFX_DCO::cfg_capture_filter</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_dcocoarse_cmode</span><br/>
          <span class="sdescdet">o_dcocoarse_cmode[19:11]</span><br/>
          <span class="ldescdet">AFC override value (when o_dcocoarse_ovrd_h=1).                         Valid range 0 to 319.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_dcofine_cmode</span><br/>
          <span class="sdescdet">o_dcofine_cmode[10:3]</span><br/>
          <span class="ldescdet">Fine override value (when o_dcofinedftsel = 01).                         Valid range 0 to 254.                         </span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_dcocoarse_ovrd_h_cmode</span><br/>
          <span class="sdescdet">o_dcocoarse_ovrd_h_cmode[2:2]</span><br/>
          <span class="ldescdet">DCO coarse frequency override signal:                         0: DCO coarse tuning is set by AFC state machine                         1: DCO coarse frequency value is set by o_dcocoarse                          </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_dcofinedftsel_cmode</span><br/>
          <span class="sdescdet">o_dcofinedftsel_cmode[1:0]</span><br/>
          <span class="ldescdet">DCO fine frequency and dco dither override:                         00: DCO fine tuning is set by PLL closed loop .                         01: DCO fine frequency value is set by o_dcofine and DCO dither value is set by o_dither_value.                         10: Internal SAW tooth pattern on fine integer code (while frac=0). Code increments every fbclk cycle.                         11: Reserved.                                                  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C7958221BEAA10D7" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000210</span> Register(32 bit) txpllcfgloader_dfx_tdc_cro_cmode</span><br/>
      <span class="sdescdet">LCPLL_DFX_TDC_CRO Register</span><br/>
      <span class="ldescdet">LCPLL_DFX_TDC_CRO Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702da10</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000001c</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffe0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffe0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="27">-</td>
        <td class="fldnorm" colspan="4">cfg_dft_timer_limit_cmode</td>
        <td class="fldnorm" colspan="1">cfg_dft_cnt_restart_cmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="27">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[04:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dft_timer_limit_cmode</span><br/>
          <span class="sdescdet">cfg_dft_timer_limit_cmode[4:1]</span><br/>
          <span class="ldescdet">While cfg_dfx_disable_dft_timer_ovrd_val=0 define the window time of the dft measurement. (2^6 +reg [ref_clk cycles])</span></p>
          <p><b>Reset: </b>hex:0xe;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dft_cnt_restart_cmode</span><br/>
          <span class="sdescdet">cfg_dft_cnt_restart_cmode[0:0]</span><br/>
          <span class="ldescdet">Clears min/max measurements and restarts dft counter                                                  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C535BCDF0E4C976A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000214</span> Register(32 bit) txpllcfgloader_visa_ctrl_cmode</span><br/>
      <span class="sdescdet">LCPLL_VISA_CTRL Register</span><br/>
      <span class="ldescdet">LCPLL_VISA_CTRL Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702da14</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">cfg_visa_ctrl_cmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_visa_ctrl_cmode</span><br/>
          <span class="sdescdet">cfg_visa_ctrl_cmode[31:0]</span><br/>
          <span class="ldescdet">VISA control register                         [0] visa enable.                         [3:1] prbs mode (pattern gen)                         </span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_088560044889F2D6" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000218</span> Register(32 bit) txpllcfgloader_visa_lane0_sel_cmode</span><br/>
      <span class="sdescdet">LCPLL_DFX_VISA_LANE0 Register</span><br/>
      <span class="ldescdet">LCPLL_DFX_VISA_LANE0 Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702da18</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">cfg_visa_lane0_sel_cmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_visa_lane0_sel_cmode</span><br/>
          <span class="sdescdet">cfg_visa_lane0_sel_cmode[31:0]</span><br/>
          <span class="ldescdet">Parallel VISA control for lane 0                         [7:0] byte select                         [15:8] clock select                         [16] clock bypass                         </span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0B30EEACFD1FE81D" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000021c</span> Register(32 bit) txpllcfgloader_visa_lane1_sel_cmode</span><br/>
      <span class="sdescdet">LCPLL_DFX_VISA_LANE1 Register</span><br/>
      <span class="ldescdet">LCPLL_DFX_VISA_LANE1 Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702da1c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">cfg_visa_lane1_sel_cmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_visa_lane1_sel_cmode</span><br/>
          <span class="sdescdet">cfg_visa_lane1_sel_cmode[31:0]</span><br/>
          <span class="ldescdet">Parallel VISA control for lane 1                         [7:0] byte select                         [15:8] clock select                         [16] clock bypass                         </span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CC481DEA784183C0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000220</span> Register(32 bit) txpllcfgloader_cntr_bist_settings_cmode</span><br/>
      <span class="sdescdet">LCPLL_CNTR_BIST_SETTINGS Register</span><br/>
      <span class="ldescdet">LCPLL_CNTR_BIST_SETTINGS Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702da20</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00008b10</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="fldnorm" colspan="1">cfg_plllock_state_sel_cmode</td>
        <td class="fldnorm" colspan="14">cfg_locktimer_maxcnt_cmode</td>
        <td class="fldnorm" colspan="2">o_plllock_sel_cmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="14">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_plllock_state_sel_cmode</span><br/>
          <span class="sdescdet">cfg_plllock_state_sel_cmode[16:16]</span><br/>
          <span class="ldescdet">Selects when to enter &amp;#38;quot;locked state&amp;#38;quot; (which starts VREG tracking loop, DTR temp tracking, feed-forward gain adaptive loop and min/max capture):                         0: counter based lock                         1: Phase lock sticky high                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_locktimer_maxcnt_cmode</span><br/>
          <span class="sdescdet">cfg_locktimer_maxcnt_cmode[15:2]</span><br/>
          <span class="ldescdet">Counter target for counter based lock (o_plllock_sel=1,2) in refclk cycles.                         Starts counting after VREG &amp;#38; Kvcc calibration completed.                         Used also to check if raw phase lock asserted in time.                         Default is ~25us for refclk of 156.25MHz.                         </span></p>
          <p><b>Reset: </b>hex:0x22c4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_plllock_sel_cmode</span><br/>
          <span class="sdescdet">o_plllock_sel_cmode[1:0]</span><br/>
          <span class="ldescdet">Selects mode of lock indicator:                         00: Counter based lock                         01: Phase lock sticky high                         10: Boost done                         11: Counter based lock</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D19C00FC8190036D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000224</span> Register(32 bit) txpllcfgloader_calib0_cmode</span><br/>
      <span class="sdescdet">LCPLL_CALIB0 Register</span><br/>
      <span class="ldescdet">LCPLL_CALIB0 Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702da24</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x801fdfd1</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="10">cfg_boostgain_maxcnt_cmode</td>
        <td class="fldnorm" colspan="8">cfg_dcocoarse_ovrd_cmode</td>
        <td class="fldnorm" colspan="1">cfg_dcocoarse_ovrden_cmode</td>
        <td class="fldnorm" colspan="5">cfg_coarse_loop_gscale_cnt_max_cmode</td>
        <td class="fldnorm" colspan="4">cfg_coarse_loop_gscale_min_cmode</td>
        <td class="fldnorm" colspan="4">cfg_coarse_loop_gscale_max_cmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="10">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_boostgain_maxcnt_cmode</span><br/>
          <span class="sdescdet">cfg_boostgain_maxcnt_cmode[31:22]</span><br/>
          <span class="ldescdet">Duration (in fbclk cycles) of each gain in PLL boost, for both DTR and fine loops.                         </span></p>
          <p><b>Reset: </b>hex:0x200;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dcocoarse_ovrd_cmode</span><br/>
          <span class="sdescdet">cfg_dcocoarse_ovrd_cmode[21:14]</span><br/>
          <span class="ldescdet">DCO DTR FLL override value when dtr_ovrden=1.                                                  </span></p>
          <p><b>Reset: </b>hex:0x7f;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dcocoarse_ovrden_cmode</span><br/>
          <span class="sdescdet">cfg_dcocoarse_ovrden_cmode[13:13]</span><br/>
          <span class="ldescdet">DCO DTR FLL override enable. (DTR PLL would still work as usual)                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_coarse_loop_gscale_cnt_max_cmode</span><br/>
          <span class="sdescdet">cfg_coarse_loop_gscale_cnt_max_cmode[12:8]</span><br/>
          <span class="ldescdet">Duration (in refclk cycles) of each gain in DTR FLL.                         </span></p>
          <p><b>Reset: </b>hex:0x1f;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_coarse_loop_gscale_min_cmode</span><br/>
          <span class="sdescdet">cfg_coarse_loop_gscale_min_cmode[7:4]</span><br/>
          <span class="ldescdet">Final DTR FLL gain value (2&amp;#39;s complement, 2^gscale).                         </span></p>
          <p><b>Reset: </b>hex:0xd;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_coarse_loop_gscale_max_cmode</span><br/>
          <span class="sdescdet">cfg_coarse_loop_gscale_max_cmode[3:0]</span><br/>
          <span class="ldescdet">Initial DTR FLL gain value (2&amp;#39;s complement, 2^gscale).                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2E2BF84413221495" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000228</span> Register(32 bit) txpllcfgloader_calib1_cmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::CALIB1</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::CALIB1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702da28</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x310420c7</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="5">cfg_fine_int_coeff_cmode</td>
        <td class="fldnorm" colspan="4">cfg_fine_prop_coeff_cmode</td>
        <td class="fldnorm" colspan="5">cfg_fine_int_coeff_boost_step_cmode</td>
        <td class="fldnorm" colspan="4">cfg_fine_prop_coeff_boost_step_cmode</td>
        <td class="fldnorm" colspan="1">cfg_sec_afc_calib_binary_cmode</td>
        <td class="fldnorm" colspan="1">cfg_full_range_afc_sel_cmode</td>
        <td class="fldnorm" colspan="1">cfg_boost_fine_const_zeta_cmode</td>
        <td class="fldnorm" colspan="5">cfg_fine_int_coeff_boost_val_cmode</td>
        <td class="fldnorm" colspan="4">cfg_fine_prop_coeff_boost_val_cmode</td>
        <td class="fldnorm" colspan="1">cfg_filter_boostfade_fine_en_cmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine_int_coeff_cmode</span><br/>
          <span class="sdescdet">cfg_fine_int_coeff_cmode[30:26]</span><br/>
          <span class="ldescdet">Fine Ki = 2^(-reg)                         </span></p>
          <p><b>Reset: </b>hex:0x0c;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine_prop_coeff_cmode</span><br/>
          <span class="sdescdet">cfg_fine_prop_coeff_cmode[25:22]</span><br/>
          <span class="ldescdet">Fine Kp = 2^(-reg)                         </span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine_int_coeff_boost_step_cmode</span><br/>
          <span class="sdescdet">cfg_fine_int_coeff_boost_step_cmode[21:17]</span><br/>
          <span class="ldescdet">FINE PLL loop integral gain boosting decrement step size during gradual boost.                         </span></p>
          <p><b>Reset: </b>hex:0x02;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine_prop_coeff_boost_step_cmode</span><br/>
          <span class="sdescdet">cfg_fine_prop_coeff_boost_step_cmode[16:13]</span><br/>
          <span class="ldescdet">FINE PLL loop proportional gain boosting decrement step size during gradual boost.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_sec_afc_calib_binary_cmode</span><br/>
          <span class="sdescdet">cfg_sec_afc_calib_binary_cmode[12:12]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::CALIB1::cfg_sec_afc_calib_binary</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_full_range_afc_sel_cmode</span><br/>
          <span class="sdescdet">cfg_full_range_afc_sel_cmode[11:11]</span><br/>
          <span class="ldescdet">Limit AFC code.                         0 - Limit AFC code to max value of 319.                         1 - Full range AFC code (0 - 511).                                                  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_boost_fine_const_zeta_cmode</span><br/>
          <span class="sdescdet">cfg_boost_fine_const_zeta_cmode[10:10]</span><br/>
          <span class="ldescdet">Not needed. not validated                         If set to 1, FINE Ki boost value will be twice as big as the FINE Kp boost value.                         This will ensure that the zeta (damping factor) will remain constant during the boost phase.                         This mode can only be used in case the Kp boost is no larger than 3.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine_int_coeff_boost_val_cmode</span><br/>
          <span class="sdescdet">cfg_fine_int_coeff_boost_val_cmode[9:5]</span><br/>
          <span class="ldescdet">Fine PLL Ki boost. Unsigned value                                                  </span></p>
          <p><b>Reset: </b>hex:0x06;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine_prop_coeff_boost_val_cmode</span><br/>
          <span class="sdescdet">cfg_fine_prop_coeff_boost_val_cmode[4:1]</span><br/>
          <span class="ldescdet">Fine PLL Kp boost. Unsigned value                                                  </span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_filter_boostfade_fine_en_cmode</span><br/>
          <span class="sdescdet">cfg_filter_boostfade_fine_en_cmode[0:0]</span><br/>
          <span class="ldescdet">When 1, fine PLL boost will gradually lower to zero in steps of 1.                         When 0, fine PLL boost will change from initial boost to zero at once.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C6F93556DF479A26" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000022c</span> Register(32 bit) txpllcfgloader_calib2_cmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::CALIB2</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::CALIB2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702da2c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00013812</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="4">cfg_scovrd_cmode</td>
        <td class="fldnorm" colspan="1">cfg_scovrden_cmode</td>
        <td class="fldnorm" colspan="8">cfg_refclk_cycles_per_1us_maxcnt_cmode</td>
        <td class="fldnorm" colspan="4">cfg_gaincal_update_rate_cmode</td>
        <td class="fldnorm" colspan="4">cfg_tdcbbpd_cnt_limit_cmode</td>
        <td class="fldnorm" colspan="1">cfg_tdcbbpd_en_cmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_scovrd_cmode</span><br/>
          <span class="sdescdet">cfg_scovrd_cmode[21:18]</span><br/>
          <span class="ldescdet">Super coarse overwrite value.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_scovrden_cmode</span><br/>
          <span class="sdescdet">cfg_scovrden_cmode[17:17]</span><br/>
          <span class="ldescdet">Super coarse overwrite enable.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_refclk_cycles_per_1us_maxcnt_cmode</span><br/>
          <span class="sdescdet">cfg_refclk_cycles_per_1us_maxcnt_cmode[16:9]</span><br/>
          <span class="ldescdet">This signal defines the number of refclk cycles that fit in 1us.                         Used in VREG loop in steady-state, such that whenever DAC code is updated, we wait some time based on this counter before start sensing the comparator.                         Could be used potentially in the future for other timers as well.                         Use the following formula:                         Frefclk x 1usec                         </span></p>
          <p><b>Reset: </b>hex:0x9c;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_gaincal_update_rate_cmode</span><br/>
          <span class="sdescdet">cfg_gaincal_update_rate_cmode[8:5]</span><br/>
          <span class="ldescdet">This field sets the rate of adaptive feed-forward gain.                          Every time the modulated feedback divider ratio is 0.5 or more away from the target                          ratio (with frac code), the feed-forward gain loop checks the amount of change in                          TDC effective (after feed-forward cancelation) and based on the sign of that change                          it would increment/decrement the feed-forward gain.                          Then this register determines every how many adaptive-ffgain checks the gain will                          actually be updated. This technique could be useful if ratio is around 0.5, to avoid                          too frequent gain updates (which could cause stability problems in the loop).                          The adaptive ffgain loop will react every 2 ^ cfg_gaincal_update_rate gain checks                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdcbbpd_cnt_limit_cmode</span><br/>
          <span class="sdescdet">cfg_tdcbbpd_cnt_limit_cmode[4:1]</span><br/>
          <span class="ldescdet">Determines the number of refclk cycles from lock timer done until TDC turns into bang-bang mode: 2 ^ cfg_tdcbbpd_cnt_limit.                         </span></p>
          <p><b>Reset: </b>hex:0x9;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdcbbpd_en_cmode</span><br/>
          <span class="sdescdet">cfg_tdcbbpd_en_cmode[0:0]</span><br/>
          <span class="ldescdet">Switches TDC into bang-bang mode, based on timer (cfg_tdcbbpd_cnt_limit).                         If enabled, cfg_tdc_ladder_min register must be configured to 1 or greater.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0C9ACFABE329C53B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000230</span> Register(32 bit) txpllcfgloader_pll_fsm_control_cmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702da30</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000020e</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="1">cfg_stay_fine_fll_calib_cmode</td>
        <td class="fldnorm" colspan="1">cfg_skip_fine_fll_calib_cmode</td>
        <td class="fldnorm" colspan="1">cfg_stay_second_afc_calib_cmode</td>
        <td class="fldnorm" colspan="1">cfg_skip_second_afc_calib_cmode</td>
        <td class="fldnorm" colspan="1">cfg_stay_kvcc_calib_cmode</td>
        <td class="fldnorm" colspan="1">cfg_skip_kvcc_calib_cmode</td>
        <td class="fldnorm" colspan="1">cfg_stay_dco_swing_calib_cmode</td>
        <td class="fldnorm" colspan="1">cfg_skip_dco_swing_calib_cmode</td>
        <td class="fldnorm" colspan="1">cfg_stay_first_afc_calib_cmode</td>
        <td class="fldnorm" colspan="1">cfg_skip_first_afc_calib_cmode</td>
        <td class="fldnorm" colspan="1">cfg_stay_sc_calib_cmode</td>
        <td class="fldnorm" colspan="1">cfg_skip_sc_calib_cmode</td>
        <td class="fldnorm" colspan="1">cfg_stay_vtdc_calib_cmode</td>
        <td class="fldnorm" colspan="1">cfg_skip_vtdc_calib_cmode</td>
        <td class="fldnorm" colspan="1">cfg_stay_stdc_calib_cmode</td>
        <td class="fldnorm" colspan="1">cfg_skip_stdc_calib_cmode</td>
        <td class="fldnorm" colspan="4">cfg_dcosettle_time_cmode</td>
        <td class="fldnorm" colspan="1">cfg_dcosettle_mode_cmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stay_fine_fll_calib_cmode</span><br/>
          <span class="sdescdet">cfg_stay_fine_fll_calib_cmode[20:20]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_stay_fine_fll_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_skip_fine_fll_calib_cmode</span><br/>
          <span class="sdescdet">cfg_skip_fine_fll_calib_cmode[19:19]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_skip_fine_fll_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stay_second_afc_calib_cmode</span><br/>
          <span class="sdescdet">cfg_stay_second_afc_calib_cmode[18:18]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_stay_second_afc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_skip_second_afc_calib_cmode</span><br/>
          <span class="sdescdet">cfg_skip_second_afc_calib_cmode[17:17]</span><br/>
          <span class="ldescdet">If set to 1, the PLL will only run one afc calibration before kvcc calibration                         If set to 0, the PLL will run the AFC calibration for the second time after kvcc calibration ends.                                                  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stay_kvcc_calib_cmode</span><br/>
          <span class="sdescdet">cfg_stay_kvcc_calib_cmode[16:16]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_stay_kvcc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_skip_kvcc_calib_cmode</span><br/>
          <span class="sdescdet">cfg_skip_kvcc_calib_cmode[15:15]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_skip_kvcc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stay_dco_swing_calib_cmode</span><br/>
          <span class="sdescdet">cfg_stay_dco_swing_calib_cmode[14:14]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_stay_dco_swing_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_skip_dco_swing_calib_cmode</span><br/>
          <span class="sdescdet">cfg_skip_dco_swing_calib_cmode[13:13]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_skip_dco_swing_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stay_first_afc_calib_cmode</span><br/>
          <span class="sdescdet">cfg_stay_first_afc_calib_cmode[12:12]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_stay_first_afc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_skip_first_afc_calib_cmode</span><br/>
          <span class="sdescdet">cfg_skip_first_afc_calib_cmode[11:11]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_skip_first_afc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stay_sc_calib_cmode</span><br/>
          <span class="sdescdet">cfg_stay_sc_calib_cmode[10:10]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_stay_sc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_skip_sc_calib_cmode</span><br/>
          <span class="sdescdet">cfg_skip_sc_calib_cmode[9:9]</span><br/>
          <span class="ldescdet">Skip the sc calib.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stay_vtdc_calib_cmode</span><br/>
          <span class="sdescdet">cfg_stay_vtdc_calib_cmode[8:8]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_stay_vtdc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_skip_vtdc_calib_cmode</span><br/>
          <span class="sdescdet">cfg_skip_vtdc_calib_cmode[7:7]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_skip_vtdc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stay_stdc_calib_cmode</span><br/>
          <span class="sdescdet">cfg_stay_stdc_calib_cmode[6:6]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_stay_stdc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_skip_stdc_calib_cmode</span><br/>
          <span class="sdescdet">cfg_skip_stdc_calib_cmode[5:5]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_skip_stdc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dcosettle_time_cmode</span><br/>
          <span class="sdescdet">cfg_dcosettle_time_cmode[4:1]</span><br/>
          <span class="ldescdet">DCO settling time timer (cfg_dcosettle_mode=0).                         refclk cycles = 2^reg                                                  </span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dcosettle_mode_cmode</span><br/>
          <span class="sdescdet">cfg_dcosettle_mode_cmode[0:0]</span><br/>
          <span class="ldescdet">Settling time exit mode. VREG calibration and all rest of PLL FSM would start only after DCO has settle                         &amp;#39;1&amp;#39;: fbclk detected                         &amp;#39;0&amp;#39;: timer                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3E5DF3EDEDDE8F9F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000234</span> Register(32 bit) txpllcfgloader_temp_tracking_cmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::TEMP_TRACKING</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::TEMP_TRACKING
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702da34</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000027</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">cfg_ssc_track_en_cmode</td>
        <td class="fldnorm" colspan="6">cfg_fine2dtr_ratio_cmode</td>
        <td class="fldnorm" colspan="1">cfg_temp_track_en_cmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ssc_track_en_cmode</span><br/>
          <span class="sdescdet">cfg_ssc_track_en_cmode[7:7]</span><br/>
          <span class="ldescdet">Set this to &amp;#39;1&amp;#39; for SSC&amp;#39;ed refclk to enable fast cap-swap during boost mode.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine2dtr_ratio_cmode</span><br/>
          <span class="sdescdet">cfg_fine2dtr_ratio_cmode[6:1]</span><br/>
          <span class="ldescdet">Sets the ratio between DTR cap and fine cap. Required for DTR temp tracking.                                                  </span></p>
          <p><b>Reset: </b>hex:0x13;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_temp_track_en_cmode</span><br/>
          <span class="sdescdet">cfg_temp_track_en_cmode[0:0]</span><br/>
          <span class="ldescdet">Enable signal for the FINE and DTR temperature tracking feature.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_182DE91D6812FB4D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000238</span> Register(32 bit) txpllcfgloader_ana_control1_cmode</span><br/>
      <span class="sdescdet">LCPLL_ANA_CONTROL Register</span><br/>
      <span class="ldescdet">LCPLL_ANA_CONTROL Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702da38</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000452</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf800e000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf800e000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="1">cfg_clk2postdiv_div2_sel_cmode</td>
        <td class="fldnorm" colspan="1">cfg_hsmon1_40inv_en_cmode</td>
        <td class="fldnorm" colspan="4">cfg_hsmon1_sel_cmode</td>
        <td class="fldnorm" colspan="1">cfg_hsmon0_40inv_en_cmode</td>
        <td class="fldnorm" colspan="4">cfg_hsmon0_sel_cmode</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="1">cfg_dcodiv2_en_cmode</td>
        <td class="fldnorm" colspan="1">cfg_fbdiv_enb_cmode</td>
        <td class="fldnorm" colspan="1">cfg_refclk4lanediv_en_cmode</td>
        <td class="fldnorm" colspan="4">cfg_prediv_ratio_cmode</td>
        <td class="fldnorm" colspan="1">cfg_sd2f0_clk_sel_cmode</td>
        <td class="fldnorm" colspan="3">cfg_sddiv_ratio_cmode</td>
        <td class="fldnorm" colspan="1">cfg_sddiv_en_cmode</td>
        <td class="fldnorm" colspan="1">cfg_pll_bypass_cmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_clk2postdiv_div2_sel_cmode</span><br/>
          <span class="sdescdet">cfg_clk2postdiv_div2_sel_cmode[26:26]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL1::cfg_clk2postdiv_div2_sel</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_hsmon1_40inv_en_cmode</span><br/>
          <span class="sdescdet">cfg_hsmon1_40inv_en_cmode[25:25]</span><br/>
          <span class="ldescdet">When 0, selected signal on hsmon1 is further delayed by 40 inverters.                         This is to analyze thermal noise and supply noise jitter                         Note that lately we found that this mode is set when this reg is set to 0 (rather than 1 as previously thought)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_hsmon1_sel_cmode</span><br/>
          <span class="sdescdet">cfg_hsmon1_sel_cmode[24:21]</span><br/>
          <span class="ldescdet">Select signal for obsmux1. Same signals as in obsmux0.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_hsmon0_40inv_en_cmode</span><br/>
          <span class="sdescdet">cfg_hsmon0_40inv_en_cmode[20:20]</span><br/>
          <span class="ldescdet">When 0, selected signal on hsmon0 is further delayed by 40 inverters.                         This is to analyze thermal noise and supply noise jitter                         Note that lately we found that this mode is set when this reg is set to 0 (rather than 1 as previously thought)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_hsmon0_sel_cmode</span><br/>
          <span class="sdescdet">cfg_hsmon0_sel_cmode[19:16]</span><br/>
          <span class="ldescdet">Select signal for obsmux0:                         0: vss                         1: iclk_int_refclk                         2: o_fbclk2obs_clk                         3: iclk_dco_divby2                         4: iclk_dco_divby5                         5: a2f_lv_0p9_2obs                         6: vss                         7: cbdiv56_lanediv32_clk                         8: clk_to_pcs40_clk                         9: clk_to_pcs33_34_clk                         A: o_sd_dtr_clk                         B: o_sd_fine_clk                         C: ock_a2f_lv_ldo                         D: otdc_calib_clk                         E: i_plllock                         F: i_visa8to1_2obs                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dcodiv2_en_cmode</span><br/>
          <span class="sdescdet">cfg_dcodiv2_en_cmode[12:12]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL1::cfg_dcodiv2_en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fbdiv_enb_cmode</span><br/>
          <span class="sdescdet">cfg_fbdiv_enb_cmode[11:11]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL1::cfg_fbdiv_enb</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_refclk4lanediv_en_cmode</span><br/>
          <span class="sdescdet">cfg_refclk4lanediv_en_cmode[10:10]</span><br/>
          <span class="ldescdet">Ungates dco/2 clock that goes into refclk156div post divider.                         1 - common PLL                         0 - lane PLL                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_prediv_ratio_cmode</span><br/>
          <span class="sdescdet">cfg_prediv_ratio_cmode[9:6]</span><br/>
          <span class="ldescdet">Refclk pre-divider ratio, from 1 to 5, relevant only to lane PLL where refclksel pin is tied to 0.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_sd2f0_clk_sel_cmode</span><br/>
          <span class="sdescdet">cfg_sd2f0_clk_sel_cmode[5:5]</span><br/>
          <span class="ldescdet">Sets DTR SD clock division ratio:                         0 - fine SD clock                         1 - fine SD clock further divided by 2                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_sddiv_ratio_cmode</span><br/>
          <span class="sdescdet">cfg_sddiv_ratio_cmode[4:2]</span><br/>
          <span class="ldescdet">Sets Fine and DTR SD clock division ratio, from 1 to 5. Input clock is dco/2 so possible ratios are 2,4,6,8,10.                         </span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_sddiv_en_cmode</span><br/>
          <span class="sdescdet">cfg_sddiv_en_cmode[1:1]</span><br/>
          <span class="ldescdet">Ungates dco/2 clock that goes into filter&amp;#39;s SD post divider.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pll_bypass_cmode</span><br/>
          <span class="sdescdet">cfg_pll_bypass_cmode[0:0]</span><br/>
          <span class="ldescdet">When 1, the following output clocks will drive out the input refclk (after prediv). Relevant to common PLL only.                         100MHz refclk                         156.25MHz refclk                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_78A4C35754FE7F13" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000023c</span> Register(32 bit) txpllcfgloader_ana_control2_cmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL2</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702da3c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000080a0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="1">cfg_pll_refclk_hsmode_sel_cmode</td>
        <td class="fldnorm" colspan="3">cfg_hscntr_hsclk_sel_ovr_val_cmode</td>
        <td class="fldnorm" colspan="1">cfg_hscntr_hsclk_sel_ovr_cmode</td>
        <td class="fldnorm" colspan="1">cfg_dco_acbuf2tx_en_cmode</td>
        <td class="fldnorm" colspan="1">cfg_bti_en_cmode</td>
        <td class="fldnorm" colspan="1">cfg_a2f_ldo_dco_en_cmode</td>
        <td class="fldnorm" colspan="1">cfg_a2f_clkunreg_en_cmode</td>
        <td class="fldnorm" colspan="1">cfg_a2f_clkreg_en_cmode</td>
        <td class="fldnorm" colspan="10">cfg_refclk4lane_divratio_cmode</td>
        <td class="fldnorm" colspan="1">cfg_refclk_sel_cmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="10">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pll_refclk_hsmode_sel_cmode</span><br/>
          <span class="sdescdet">cfg_pll_refclk_hsmode_sel_cmode[20:20]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL2::cfg_pll_refclk_hsmode_sel</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_hscntr_hsclk_sel_ovr_val_cmode</span><br/>
          <span class="sdescdet">cfg_hscntr_hsclk_sel_ovr_val_cmode[19:17]</span><br/>
          <span class="ldescdet">High speed counter (hscnter) input.                         &amp;#39;0&amp;#39; - input from DCO/4 (default)                         &amp;#39;1&amp;#39; - A2F_ldo clock is routed to high speed counter, allowing measurement of A2F frequency in HVM (like in IDV)                         &amp;#39;2&amp;#39; - A2F_lv clock is routed to high speed counter, allowing measurement of A2F frequency in HVM (like in IDV)                         &amp;#39;3&amp;#39; - vss</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_hscntr_hsclk_sel_ovr_cmode</span><br/>
          <span class="sdescdet">cfg_hscntr_hsclk_sel_ovr_cmode[16:16]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL2::cfg_hscntr_hsclk_sel_ovr</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dco_acbuf2tx_en_cmode</span><br/>
          <span class="sdescdet">cfg_dco_acbuf2tx_en_cmode[15:15]</span><br/>
          <span class="ldescdet">Used as LDO enable.                         Gated by pll enable.                                                  </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_bti_en_cmode</span><br/>
          <span class="sdescdet">cfg_bti_en_cmode[14:14]</span><br/>
          <span class="ldescdet">BTI clock gate signal. By default, whenever PLL is off, BTI clock drives DCO clock distribution to prevent assymetric Aging. Setting this register to &amp;#39;1&amp;#39; will gate BTI clock.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_a2f_ldo_dco_en_cmode</span><br/>
          <span class="sdescdet">cfg_a2f_ldo_dco_en_cmode[13:13]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL2::cfg_a2f_ldo_dco_en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_a2f_clkunreg_en_cmode</span><br/>
          <span class="sdescdet">cfg_a2f_clkunreg_en_cmode[12:12]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL2::cfg_a2f_clkunreg_en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_a2f_clkreg_en_cmode</span><br/>
          <span class="sdescdet">cfg_a2f_clkreg_en_cmode[11:11]</span><br/>
          <span class="ldescdet">Enables A2F.                         A2F are used to measure internal supply noise.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_refclk4lane_divratio_cmode</span><br/>
          <span class="sdescdet">cfg_refclk4lane_divratio_cmode[10:1]</span><br/>
          <span class="ldescdet">Division ratio for refclk156 post divider (input clock is dco).                                                  </span></p>
          <p><b>Reset: </b>hex:0x050;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_refclk_sel_cmode</span><br/>
          <span class="sdescdet">cfg_refclk_sel_cmode[0:0]</span><br/>
          <span class="ldescdet">Relevant only if id_pll_refclksel[2:0] (on PLL interface) is set to 3&amp;#39;b0.                         Selects the refclk source for the PLL:                         3&amp;#39;h0 : vss                         3&amp;#39;h1 : ref_clk_1                         3&amp;#39;h2 : ref_clk_2                         3&amp;#39;h3 : ref_clk_3                         3&amp;#39;h4 : ref_clk_4                         3&amp;#39;h5 : ref_clk_5                         3&amp;#39;h6 : vss                         3&amp;#39;h7 : vss                                                                                                    </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_59FF588CA9B11859" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000240</span> Register(32 bit) txpllcfgloader_ana_control3_cmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702da40</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00a00001</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="1">cfg_pksen_res_bypb_cmode</td>
        <td class="fldnorm" colspan="1">cfg_ldo_pksen_byp_cmode</td>
        <td class="fldnorm" colspan="6">cfg_pksen_vref_sel_cmode</td>
        <td class="fldnorm" colspan="6">cfg_pksen_comp_vref_val_cmode</td>
        <td class="fldnorm" colspan="2">cfg_pksen_comp_inp_sel_cmode</td>
        <td class="fldnorm" colspan="2">cfg_pksen_comp_inn_sel_cmode</td>
        <td class="fldnorm" colspan="1">cfg_pksen_comp_en_cmode</td>
        <td class="fldnorm" colspan="4">cfg_pksen_comp_cmode</td>
        <td class="fldnorm" colspan="1">cfg_pksen_en_cmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_res_bypb_cmode</span><br/>
          <span class="sdescdet">cfg_pksen_res_bypb_cmode[23:23]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3::cfg_pksen_res_bypb</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_pksen_byp_cmode</span><br/>
          <span class="sdescdet">cfg_ldo_pksen_byp_cmode[22:22]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3::cfg_ldo_pksen_byp</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_vref_sel_cmode</span><br/>
          <span class="sdescdet">cfg_pksen_vref_sel_cmode[21:16]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3::cfg_pksen_vref_sel</span></p>
          <p><b>Reset: </b>hex:0x20;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_comp_vref_val_cmode</span><br/>
          <span class="sdescdet">cfg_pksen_comp_vref_val_cmode[15:10]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3::cfg_pksen_comp_vref_val</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_comp_inp_sel_cmode</span><br/>
          <span class="sdescdet">cfg_pksen_comp_inp_sel_cmode[9:8]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3::cfg_pksen_comp_inp_sel</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_comp_inn_sel_cmode</span><br/>
          <span class="sdescdet">cfg_pksen_comp_inn_sel_cmode[7:6]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3::cfg_pksen_comp_inn_sel</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_comp_en_cmode</span><br/>
          <span class="sdescdet">cfg_pksen_comp_en_cmode[5:5]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3::cfg_pksen_comp_en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_comp_cmode</span><br/>
          <span class="sdescdet">cfg_pksen_comp_cmode[4:1]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3::cfg_pksen_comp</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_en_cmode</span><br/>
          <span class="sdescdet">cfg_pksen_en_cmode[0:0]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3::cfg_pksen_en</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F296CC74A490A017" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000244</span> Register(32 bit) txpllcfgloader_dfx0_cmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::DFX0</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::DFX0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702da44</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00040000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="fldnorm" colspan="1">cfg_dpso_bypass_mode_cmode</td>
        <td class="fldnorm" colspan="1">cfg_dfx_disable_dft_timer_ovrd_en_cmode</td>
        <td class="fldnorm" colspan="1">cfg_dfx_disable_dft_timer_ovrd_val_cmode</td>
        <td class="fldnorm" colspan="5">cfg_dfx_feedfwrdphase_ovr_val_cmode</td>
        <td class="fldnorm" colspan="1">cfg_dfx_feedfwrd_offset_ovr_en_cmode</td>
        <td class="fldnorm" colspan="3">cfg_visa8to1_2obs_sel_cmode</td>
        <td class="fldnorm" colspan="4">cfg_modulation_toggle_delay_cmode</td>
        <td class="fldnorm" colspan="1">cfg_ldo_modulation_en_cmode</td>
        <td class="fldnorm" colspan="1">cfg_tdcpe_modulation_en_cmode</td>
        <td class="fldnorm" colspan="1">cfg_fine_modulation_sel_cmode</td>
        <td class="fldnorm" colspan="1">cfg_fine_modulation_en_cmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dpso_bypass_mode_cmode</span><br/>
          <span class="sdescdet">cfg_dpso_bypass_mode_cmode[19:19]</span><br/>
          <span class="ldescdet">When 0, DPSO bus is sampled by fbclk falling edge before sent to TX PISO                         When 1, the sample is bypassed. This is needed when monitoring VISA signals that are not of fbclk nor on refclk domain.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_disable_dft_timer_ovrd_en_cmode</span><br/>
          <span class="sdescdet">cfg_dfx_disable_dft_timer_ovrd_en_cmode[18:18]</span><br/>
          <span class="ldescdet">When 0, DFT measurements would stop when minmax timer overflows.                         When 1, DFT measurements run based on cfg_dfx_disable_dft_timer_ovrd_val.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_disable_dft_timer_ovrd_val_cmode</span><br/>
          <span class="sdescdet">cfg_dfx_disable_dft_timer_ovrd_val_cmode[17:17]</span><br/>
          <span class="ldescdet">When cfg_dfx_disable_dft_timer_ovrd_en=1, this bit will set DFT timer mode.                          When 0, DFT measurements always run. When 1, DFT measurements always off.                          No need to change this reg. Just keep it at 0. (could have been removed)                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_feedfwrdphase_ovr_val_cmode</span><br/>
          <span class="sdescdet">cfg_dfx_feedfwrdphase_ovr_val_cmode[16:12]</span><br/>
          <span class="ldescdet">Sets feed forward offset override value. Useful in integer mode to shift fbclk phase.                         The 9 integer bits, 3 fractional bits.                         </span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_feedfwrd_offset_ovr_en_cmode</span><br/>
          <span class="sdescdet">cfg_dfx_feedfwrd_offset_ovr_en_cmode[11:11]</span><br/>
          <span class="ldescdet">Enables overriding feed forward offset. Useful in integer mode to shift fbclk phase.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_visa8to1_2obs_sel_cmode</span><br/>
          <span class="sdescdet">cfg_visa8to1_2obs_sel_cmode[10:8]</span><br/>
          <span class="ldescdet">Selects which bit in VISA lane0 would be routed to high speed monitor mux.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_modulation_toggle_delay_cmode</span><br/>
          <span class="sdescdet">cfg_modulation_toggle_delay_cmode[7:4]</span><br/>
          <span class="ldescdet">Sets modulation frequency.                         Code would toggle every 2^reg refclk cycles.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_modulation_en_cmode</span><br/>
          <span class="sdescdet">cfg_ldo_modulation_en_cmode[3:3]</span><br/>
          <span class="ldescdet">Modulates LDO by adding an offset that toggles between 0 and 1.                          cfg_modulation_toggle_delay sets modulation frequency.                                                  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdcpe_modulation_en_cmode</span><br/>
          <span class="sdescdet">cfg_tdcpe_modulation_en_cmode[2:2]</span><br/>
          <span class="ldescdet">Modulates TDC PE by adding an offset that toggles between 0 and 1.                          cfg_modulation_toggle_delay sets modulation frequency.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine_modulation_sel_cmode</span><br/>
          <span class="sdescdet">cfg_fine_modulation_sel_cmode[1:1]</span><br/>
          <span class="ldescdet">Sets magnitude of fine modulation:                          0 - fine offset toggles between 0 and +1.                         1 - fine offset toggles between 0 and cfg_fine2dtr_ratio.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine_modulation_en_cmode</span><br/>
          <span class="sdescdet">cfg_fine_modulation_en_cmode[0:0]</span><br/>
          <span class="ldescdet">Modulates fine code by adding an offset that toggles between values defined by cfg_fine_modulation_sel.                          cfg_modulation_toggle_delay sets modulation frequency.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AEE26A83E752B425" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000248</span> Register(32 bit) txpllcfgloader_dfx1_cmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::DFX1</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::DFX1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702da48</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0001aaaa</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="5">cfg_tdcpe_modulation_val_cmode</td>
        <td class="fldnorm" colspan="16">cfg_dpso_marker_cmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="16">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdcpe_modulation_val_cmode</span><br/>
          <span class="sdescdet">cfg_tdcpe_modulation_val_cmode[20:16]</span><br/>
          <span class="ldescdet">While cfg_tdcpe_modulation_en=1 define the TDC/STDC amplitude offset (integer) during the tdc/stdc modulation.</span></p>
          <p><b>Reset: </b>hex:0x01;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dpso_marker_cmode</span><br/>
          <span class="sdescdet">cfg_dpso_marker_cmode[15:0]</span><br/>
          <span class="ldescdet">When serializing VISA 8b bus to TX, additional 16 (upper bits) are set according to this register which could be used as a marker                         </span></p>
          <p><b>Reset: </b>hex:0xaaaa;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9D748F0C30F42893" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000024c</span> Register(32 bit) txpllcfgloader_ldo0_cmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::LDO0</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702da4c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x059002e0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">cfg_vrefgen_byp_cmode</td>
        <td class="fldnorm" colspan="3">cfg_ldorefgen_beta_cmode</td>
        <td class="fldnorm" colspan="6">cfg_ldodco_high_vref_sel_cmode</td>
        <td class="fldnorm" colspan="6">cfg_ldodco_vref_sel_cmode</td>
        <td class="fldnorm" colspan="2">cfg_ldodco_vref_rc_cmode</td>
        <td class="fldnorm" colspan="1">cfg_ldodco_byp_cmode</td>
        <td class="fldnorm" colspan="3">cfg_ldodco_beta_cmode</td>
        <td class="fldnorm" colspan="6">cfg_ldoclk_vref_sel_cmode</td>
        <td class="fldnorm" colspan="1">cfg_ldoclk_byp_cmode</td>
        <td class="fldnorm" colspan="3">cfg_ldoclk_beta_cmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vrefgen_byp_cmode</span><br/>
          <span class="sdescdet">cfg_vrefgen_byp_cmode[31:31]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_vrefgen_byp</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldorefgen_beta_cmode</span><br/>
          <span class="sdescdet">cfg_ldorefgen_beta_cmode[30:28]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_ldorefgen_beta</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_high_vref_sel_cmode</span><br/>
          <span class="sdescdet">cfg_ldodco_high_vref_sel_cmode[27:22]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_ldodco_high_vref_sel</span></p>
          <p><b>Reset: </b>hex:0x16;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_vref_sel_cmode</span><br/>
          <span class="sdescdet">cfg_ldodco_vref_sel_cmode[21:16]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_ldodco_vref_sel</span></p>
          <p><b>Reset: </b>hex:0x10;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_vref_rc_cmode</span><br/>
          <span class="sdescdet">cfg_ldodco_vref_rc_cmode[15:14]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_ldodco_vref_rc</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_byp_cmode</span><br/>
          <span class="sdescdet">cfg_ldodco_byp_cmode[13:13]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_ldodco_byp</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_beta_cmode</span><br/>
          <span class="sdescdet">cfg_ldodco_beta_cmode[12:10]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_ldodco_beta</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldoclk_vref_sel_cmode</span><br/>
          <span class="sdescdet">cfg_ldoclk_vref_sel_cmode[9:4]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_ldoclk_vref_sel</span></p>
          <p><b>Reset: </b>hex:0x2e;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldoclk_byp_cmode</span><br/>
          <span class="sdescdet">cfg_ldoclk_byp_cmode[3:3]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_ldoclk_byp</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldoclk_beta_cmode</span><br/>
          <span class="sdescdet">cfg_ldoclk_beta_cmode[2:0]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_ldoclk_beta</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FE321D50B3048D10" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000250</span> Register(32 bit) txpllcfgloader_ldo1_cmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::LDO1</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702da50</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000000e0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffc000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffc000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="18">-</td>
        <td class="fldnorm" colspan="1">cfg_dcmon2_en_cmode</td>
        <td class="fldnorm" colspan="1">cfg_dcmon1_en_cmode</td>
        <td class="fldnorm" colspan="4">cfg_dcmon_sel_cmode</td>
        <td class="fldnorm" colspan="1">cfg_ldo_dco_highz_b_cmode</td>
        <td class="fldnorm" colspan="1">cfg_ldo_clk_highz_b_cmode</td>
        <td class="fldnorm" colspan="1">cfg_ldo_pksen_highz_b_cmode</td>
        <td class="fldnorm" colspan="1">cfg_ldo_bias_ext_cmode</td>
        <td class="fldnorm" colspan="3">cfg_ldo_bias_sel_cmode</td>
        <td class="fldnorm" colspan="1">cfg_inv_vpeak_comb_fb_cmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="18">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dcmon2_en_cmode</span><br/>
          <span class="sdescdet">cfg_dcmon2_en_cmode[13:13]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO1::cfg_dcmon2_en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dcmon1_en_cmode</span><br/>
          <span class="sdescdet">cfg_dcmon1_en_cmode[12:12]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO1::cfg_dcmon1_en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dcmon_sel_cmode</span><br/>
          <span class="sdescdet">cfg_dcmon_sel_cmode[11:8]</span><br/>
          <span class="ldescdet">Selection pins for DFx MUXs</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_dco_highz_b_cmode</span><br/>
          <span class="sdescdet">cfg_ldo_dco_highz_b_cmode[7:7]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO1::cfg_ldo_dco_highz_b</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_clk_highz_b_cmode</span><br/>
          <span class="sdescdet">cfg_ldo_clk_highz_b_cmode[6:6]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO1::cfg_ldo_clk_highz_b</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_pksen_highz_b_cmode</span><br/>
          <span class="sdescdet">cfg_ldo_pksen_highz_b_cmode[5:5]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO1::cfg_ldo_pksen_highz_b</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_bias_ext_cmode</span><br/>
          <span class="sdescdet">cfg_ldo_bias_ext_cmode[4:4]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO1::cfg_ldo_bias_ext</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_bias_sel_cmode</span><br/>
          <span class="sdescdet">cfg_ldo_bias_sel_cmode[3:1]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO1::cfg_ldo_bias_sel</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_inv_vpeak_comb_fb_cmode</span><br/>
          <span class="sdescdet">cfg_inv_vpeak_comb_fb_cmode[0:0]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO1::cfg_inv_vpeak_comb_fb</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DFAF7E19324A7BF4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000254</span> Register(32 bit) txpllcfgloader_kvcc0_cmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::KVCC0</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::KVCC0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702da54</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x080013c5</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xe000c000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xe000c000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="7">cfg_2f0_fine_ratio_cmode</td>
        <td class="fldnorm" colspan="1">cfg_kvcc_inv_polarity_cmode</td>
        <td class="fldnorm" colspan="1">cfg_full_range_kvcc_sel_cmode</td>
        <td class="fldnorm" colspan="3">cfg_notch_offset_cmode</td>
        <td class="fldnorm" colspan="1">cfg_dft_freq_meas_enable_cmode</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="3">cfg_kvcccalib_ldo_offset_cmode</td>
        <td class="fldnorm" colspan="3">cfg_kvcc_measure_maxcnt_cmode</td>
        <td class="fldnorm" colspan="8">cfg_kvcc_settle_maxcnt_cmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="7">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[28:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_2f0_fine_ratio_cmode</span><br/>
          <span class="sdescdet">cfg_2f0_fine_ratio_cmode[28:22]</span><br/>
          <span class="ldescdet">Fractional ratio. 32 is 1/4 (frac value = reg/2^7).</span></p>
          <p><b>Reset: </b>hex:0x20;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_inv_polarity_cmode</span><br/>
          <span class="sdescdet">cfg_kvcc_inv_polarity_cmode[21:21]</span><br/>
          <span class="ldescdet">A chicken bit to invert Kvcc polarity.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_full_range_kvcc_sel_cmode</span><br/>
          <span class="sdescdet">cfg_full_range_kvcc_sel_cmode[20:20]</span><br/>
          <span class="ldescdet">Limit the kvcc full bin code according to thermal control bits in the analog. Leaving it unlimited doesn&amp;#39;t impact functionality but just the read out of the Kvcc calibration. For proper Kvcc debug/characterization, set according to the PLL:                         0 - code is limited to 191d, 11 thermal bits in analog                         1 - (default) Full binary code range                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_notch_offset_cmode</span><br/>
          <span class="sdescdet">cfg_notch_offset_cmode[19:17]</span><br/>
          <span class="ldescdet">Sets how many thermo bits to turn off from the notch filter                                                  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dft_freq_meas_enable_cmode</span><br/>
          <span class="sdescdet">cfg_dft_freq_meas_enable_cmode[16:16]</span><br/>
          <span class="ldescdet">DFT frequency measurement is triggered when this signal transitions from 0 to 1.                         Make sure to set cfg_dfx_disable_dft_timer_ovrd_en=1 so that HS counter would remain active and cfg_kvcc_measure_maxcnt to define number of refclk cycles.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcccalib_ldo_offset_cmode</span><br/>
          <span class="sdescdet">cfg_kvcccalib_ldo_offset_cmode[13:11]</span><br/>
          <span class="ldescdet">Amount of offset to inject into LDO for measuring frequency delta that is needed for calibrating Kvcc. (Need to be ~30mv)                         Common: use &amp;#38;quot;2&amp;#38;quot; as the default register value.                         Lane: used &amp;#38;quot;1&amp;#38;quot; as a default override.</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_measure_maxcnt_cmode</span><br/>
          <span class="sdescdet">cfg_kvcc_measure_maxcnt_cmode[10:8]</span><br/>
          <span class="ldescdet">Defines number of refclk cycles over which the DCO frequency is measured and averaged with high accuracy.                         It is used for both Kvcc calibration and DFT frequency measurement mode.                         refclk cycles = 2^(reg+6) - 1                         </span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_settle_maxcnt_cmode</span><br/>
          <span class="sdescdet">cfg_kvcc_settle_maxcnt_cmode[7:0]</span><br/>
          <span class="ldescdet">Defines number of refclk cycles from DAC change to frequency measurement during Kvcc calibration.                         VREG LPF is in bypass mode with constant time is ~1nsec (115ohm*8.3pF).                         Use the following formula:                         Frefclk x 1.26usec                                                  </span></p>
          <p><b>Reset: </b>hex:0xc5;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F4E707DE0FF06968" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000258</span> Register(32 bit) txpllcfgloader_kvcc1_cmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::KVCC1</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::KVCC1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702da58</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000ef200</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="9">cfg_kvcc_max_code_limit_cmode</td>
        <td class="fldnorm" colspan="1">cfg_kvcc_ldo_offset_en_val_cmode</td>
        <td class="fldnorm" colspan="1">cfg_kvcc_ldo_offset_en_ovrd_cmode</td>
        <td class="fldnorm" colspan="9">cfg_kvcc_code_val_cmode</td>
        <td class="fldnorm" colspan="1">cfg_kvcc_code_ovrd_cmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_max_code_limit_cmode</span><br/>
          <span class="sdescdet">cfg_kvcc_max_code_limit_cmode[20:12]</span><br/>
          <span class="ldescdet">While cfg_full_range_kvcc_sel = 0, define the max value for 2f0 code.                         Common: 0x7F (127)                         Lane: 0x4F (79)                         </span></p>
          <p><b>Reset: </b>hex:0x0ef;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_ldo_offset_en_val_cmode</span><br/>
          <span class="sdescdet">cfg_kvcc_ldo_offset_en_val_cmode[11:11]</span><br/>
          <span class="ldescdet">When kvcc_ldo_offset_en_ovrd=1                         0 - doesn&amp;#39;t inject an offset to LDO                         1 - injects an offset to LDO in magnitude as configured by kvcccalib_ldo_offset                                                   </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_ldo_offset_en_ovrd_cmode</span><br/>
          <span class="sdescdet">cfg_kvcc_ldo_offset_en_ovrd_cmode[10:10]</span><br/>
          <span class="ldescdet">Takes control over internal Kvcc FSM for manually injecting an offset to LDO (for letting FW calibrate Kvcc).                                                  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_code_val_cmode</span><br/>
          <span class="sdescdet">cfg_kvcc_code_val_cmode[9:1]</span><br/>
          <span class="ldescdet">DCO notch filter override value (binary, before therm decoder).                         </span></p>
          <p><b>Reset: </b>hex:0x100;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_code_ovrd_cmode</span><br/>
          <span class="sdescdet">cfg_kvcc_code_ovrd_cmode[0:0]</span><br/>
          <span class="ldescdet">DCO notch filter override enable                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CB316B47A40EF4F7" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000025c</span> Register(32 bit) txpllcfgloader_kvcc2_cmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::KVCC2</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::KVCC2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702da5c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000000a9</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="fldnorm" colspan="1">cfg_start_2f0_step_cmode</td>
        <td class="fldnorm" colspan="1">cfg_kvcc_adapt_by_fw_cmode</td>
        <td class="fldnorm" colspan="1">cfg_kvcc_adapt_chicken_bit_cmode</td>
        <td class="fldnorm" colspan="1">cfg_dfx_kvcc_adapt_dir_ovr_cmode</td>
        <td class="fldnorm" colspan="9">cfg_dfx_kvcc_adapt_val_ovr_cmode</td>
        <td class="fldnorm" colspan="1">cfg_dfx_kvcc_adapt_enable_ovr_cmode</td>
        <td class="fldnorm" colspan="1">cfg_dfx_kvcc_adapt_toggle_en_cmode</td>
        <td class="fldnorm" colspan="3">cfg_kvcc_adapt_step_cmode</td>
        <td class="fldnorm" colspan="3">cfg_kvcc_adapt_ctr_delay_cmode</td>
        <td class="fldnorm" colspan="2">cfg_kvcc_adapt_thr_cmode</td>
        <td class="fldnorm" colspan="2">cfg_kvcc_adapt_mode_cmode</td>
        <td class="fldnorm" colspan="1">cfg_kvcc_adapt_en_cmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_start_2f0_step_cmode</span><br/>
          <span class="sdescdet">cfg_start_2f0_step_cmode[25:25]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::KVCC2::cfg_start_2f0_step</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_adapt_by_fw_cmode</span><br/>
          <span class="sdescdet">cfg_kvcc_adapt_by_fw_cmode[24:24]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::KVCC2::cfg_kvcc_adapt_by_fw</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_adapt_chicken_bit_cmode</span><br/>
          <span class="sdescdet">cfg_kvcc_adapt_chicken_bit_cmode[23:23]</span><br/>
          <span class="ldescdet">Define the polarity of the kvcc adaptation.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_kvcc_adapt_dir_ovr_cmode</span><br/>
          <span class="sdescdet">cfg_dfx_kvcc_adapt_dir_ovr_cmode[22:22]</span><br/>
          <span class="ldescdet">In 2f0 dithering DFX modes, this bit does the following:                         toggle mode (cfg_dfx_kvcc_adapt_toggle_en=1):                         0 - 2f0 would ramp down and up repeatedly                         1 - 2f0 would ramp up and down repeatedly                                                  override mode (cfg_dfx_kvcc_adapt_enable_ovr=1):                         0 - 2f0 would dither between current code and current code -1                          1 - 2f0 would dither between current code and current code +1 </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_kvcc_adapt_val_ovr_cmode</span><br/>
          <span class="sdescdet">cfg_dfx_kvcc_adapt_val_ovr_cmode[21:13]</span><br/>
          <span class="ldescdet">2f0 dithering SD modulator override value (when cfg_dfx_kvcc_adapt_enable_ovr=1)</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_kvcc_adapt_enable_ovr_cmode</span><br/>
          <span class="sdescdet">cfg_dfx_kvcc_adapt_enable_ovr_cmode[12:12]</span><br/>
          <span class="ldescdet">Enables overriding code to 2f0 dithering SD modulator.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_kvcc_adapt_toggle_en_cmode</span><br/>
          <span class="sdescdet">cfg_dfx_kvcc_adapt_toggle_en_cmode[11:11]</span><br/>
          <span class="ldescdet">Enables a BIST to check 2f0 mechanism for temp tracking.                         When enabled, 2f0 dithering SD modulator code is ramped up and down continously.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_adapt_step_cmode</span><br/>
          <span class="sdescdet">cfg_kvcc_adapt_step_cmode[10:8]</span><br/>
          <span class="ldescdet">Sets step size of 2f0 SD modulator (2f0 dithering) ramp code increment.                         step = 2^(reg-9)                         Cycles to complete ramp = 2^(9-adapt_step+adapt_ctr_delay)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_adapt_ctr_delay_cmode</span><br/>
          <span class="sdescdet">cfg_kvcc_adapt_ctr_delay_cmode[7:5]</span><br/>
          <span class="ldescdet">Sets update rate of 2f0 SD modulator (2f0 dithering) ramp code increment.                         fbclk cycles = 2^reg</span></p>
          <p><b>Reset: </b>hex:0x5;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_adapt_thr_cmode</span><br/>
          <span class="sdescdet">cfg_kvcc_adapt_thr_cmode[4:3]</span><br/>
          <span class="ldescdet">Threshold for update the notch code.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_adapt_mode_cmode</span><br/>
          <span class="sdescdet">cfg_kvcc_adapt_mode_cmode[2:1]</span><br/>
          <span class="ldescdet">Defines kvcc adaptation mode.                         0(POR): full (dithering on all 2f0 bus between current and next)                         1: single cap 0 (dithering on dedicated capacitor - 1 lsb)                         2: single cap 1 (dithering on dedicated capacitor - 2 lsb)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_adapt_en_cmode</span><br/>
          <span class="sdescdet">cfg_kvcc_adapt_en_cmode[0:0]</span><br/>
          <span class="ldescdet">Kvcc on the fly adaptation enable.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_63E5BAB0F6982487" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000260</span> Register(32 bit) txpllcfgloader_spare0_cmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::SPARE0</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::SPARE0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702da60</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffff800</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffff800</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="21">-</td>
        <td class="fldnorm" colspan="11">cfg_spare_dig2ana_cmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="21">-</td>
        <td class="accno" colspan="11">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[10:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_spare_dig2ana_cmode</span><br/>
          <span class="sdescdet">cfg_spare_dig2ana_cmode[10:0]</span><br/>
          <span class="ldescdet">Spare controls to analog block.                         [10:0] unused                                                  </span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5CF4841401589992" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000264</span> Register(32 bit) txpllcfgloader_spare1_cmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::SPARE1</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::SPARE1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702da64</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00001</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00001</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="20">cfg_spare_dig2wrap_cmode</td>
        <td class="fldgap" colspan="1">-</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="20">RW</td>
        <td class="fldgap" colspan="1">-</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_spare_dig2wrap_cmode</span><br/>
          <span class="sdescdet">cfg_spare_dig2wrap_cmode[20:1]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::SPARE1::cfg_spare_dig2wrap</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1439CC91B60A1516" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000268</span> Register(32 bit) txpllcfgloader_dco_swing0_cmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::DCO_SWING0</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702da68</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0022006d</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="2">cfg_ldodco_step_settle_timer_limit_cmode</td>
        <td class="fldnorm" colspan="1">cfg_ldodco_vref_ovrd_cmode</td>
        <td class="fldnorm" colspan="1">cfg_pksen_vref_ovrd_cmode</td>
        <td class="fldnorm" colspan="1">cfg_ldodco_adapt_en_cmode</td>
        <td class="fldnorm" colspan="1">cfg_pksen_comp_out_chicken_bit_cmode</td>
        <td class="fldnorm" colspan="3">cfg_pksen_settle_timer_limit_cmode</td>
        <td class="fldnorm" colspan="1">cfg_ldodco_step_chicken_bit_cmode</td>
        <td class="fldnorm" colspan="1">cfg_ldodco_step_dir_cmode</td>
        <td class="fldnorm" colspan="1">cfg_start_ldodco_step_cmode</td>
        <td class="fldnorm" colspan="1">cfg_start_pksen_read_cmode</td>
        <td class="fldnorm" colspan="1">cfg_dco_swing_by_fw_cmode</td>
        <td class="fldnorm" colspan="1">cfg_skip_dco_swing_sleep_sel_cmode</td>
        <td class="fldnorm" colspan="6">cfg_pksen_vref_target_cmode</td>
        <td class="fldnorm" colspan="1">cfg_dco_swing_vpeak_mode_cmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_step_settle_timer_limit_cmode</span><br/>
          <span class="sdescdet">cfg_ldodco_step_settle_timer_limit_cmode[21:20]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_ldodco_step_settle_timer_limit</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_vref_ovrd_cmode</span><br/>
          <span class="sdescdet">cfg_ldodco_vref_ovrd_cmode[19:19]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_ldodco_vref_ovrd</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_vref_ovrd_cmode</span><br/>
          <span class="sdescdet">cfg_pksen_vref_ovrd_cmode[18:18]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_pksen_vref_ovrd</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_adapt_en_cmode</span><br/>
          <span class="sdescdet">cfg_ldodco_adapt_en_cmode[17:17]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_ldodco_adapt_en</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_comp_out_chicken_bit_cmode</span><br/>
          <span class="sdescdet">cfg_pksen_comp_out_chicken_bit_cmode[16:16]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_pksen_comp_out_chicken_bit</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_settle_timer_limit_cmode</span><br/>
          <span class="sdescdet">cfg_pksen_settle_timer_limit_cmode[15:13]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_pksen_settle_timer_limit</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_step_chicken_bit_cmode</span><br/>
          <span class="sdescdet">cfg_ldodco_step_chicken_bit_cmode[12:12]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_ldodco_step_chicken_bit</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_step_dir_cmode</span><br/>
          <span class="sdescdet">cfg_ldodco_step_dir_cmode[11:11]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_ldodco_step_dir</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_start_ldodco_step_cmode</span><br/>
          <span class="sdescdet">cfg_start_ldodco_step_cmode[10:10]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_start_ldodco_step</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_start_pksen_read_cmode</span><br/>
          <span class="sdescdet">cfg_start_pksen_read_cmode[9:9]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_start_pksen_read</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dco_swing_by_fw_cmode</span><br/>
          <span class="sdescdet">cfg_dco_swing_by_fw_cmode[8:8]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_dco_swing_by_fw</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_skip_dco_swing_sleep_sel_cmode</span><br/>
          <span class="sdescdet">cfg_skip_dco_swing_sleep_sel_cmode[7:7]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_skip_dco_swing_sleep_sel</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_vref_target_cmode</span><br/>
          <span class="sdescdet">cfg_pksen_vref_target_cmode[6:1]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_pksen_vref_target</span></p>
          <p><b>Reset: </b>hex:0x36;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dco_swing_vpeak_mode_cmode</span><br/>
          <span class="sdescdet">cfg_dco_swing_vpeak_mode_cmode[0:0]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_dco_swing_vpeak_mode</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7B33EC0DB6549447" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000026c</span> Register(32 bit) txpllcfgloader_dco_swing1_cmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::DCO_SWING1</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702da6c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000005</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="9">cfg_dfx_ldodco_adapt_val_ovr_cmode</td>
        <td class="fldnorm" colspan="1">cfg_dfx_ldodco_adapt_enable_ovr_cmode</td>
        <td class="fldnorm" colspan="1">cfg_dfx_ldodco_adapt_dir_ovr_cmode</td>
        <td class="fldnorm" colspan="1">cfg_dfx_ldodco_adapt_toggle_en_cmode</td>
        <td class="fldnorm" colspan="3">cfg_ldodco_adapt_step_cmode</td>
        <td class="fldnorm" colspan="3">cfg_ldodco_adapt_ctr_delay_cmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_ldodco_adapt_val_ovr_cmode</span><br/>
          <span class="sdescdet">cfg_dfx_ldodco_adapt_val_ovr_cmode[17:9]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING1::cfg_dfx_ldodco_adapt_val_ovr</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_ldodco_adapt_enable_ovr_cmode</span><br/>
          <span class="sdescdet">cfg_dfx_ldodco_adapt_enable_ovr_cmode[8:8]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING1::cfg_dfx_ldodco_adapt_enable_ovr</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_ldodco_adapt_dir_ovr_cmode</span><br/>
          <span class="sdescdet">cfg_dfx_ldodco_adapt_dir_ovr_cmode[7:7]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING1::cfg_dfx_ldodco_adapt_dir_ovr</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_ldodco_adapt_toggle_en_cmode</span><br/>
          <span class="sdescdet">cfg_dfx_ldodco_adapt_toggle_en_cmode[6:6]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING1::cfg_dfx_ldodco_adapt_toggle_en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_adapt_step_cmode</span><br/>
          <span class="sdescdet">cfg_ldodco_adapt_step_cmode[5:3]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING1::cfg_ldodco_adapt_step</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_adapt_ctr_delay_cmode</span><br/>
          <span class="sdescdet">cfg_ldodco_adapt_ctr_delay_cmode[2:0]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING1::cfg_ldodco_adapt_ctr_delay</span></p>
          <p><b>Reset: </b>hex:0x5;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_18EF990C057DBA4B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000270</span> Register(32 bit) txpllcfgloader_tdc4_cmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::TDC4</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC4
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702da70</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0xcab6a27c</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">cfg_vtdc_plus2_thresh_cmode</td>
        <td class="fldnorm" colspan="8">cfg_vtdc_plus1_thresh_cmode</td>
        <td class="fldnorm" colspan="8">cfg_vtdc_minus1_thresh_cmode</td>
        <td class="fldnorm" colspan="8">cfg_vtdc_minus2_thresh_cmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_plus2_thresh_cmode</span><br/>
          <span class="sdescdet">cfg_vtdc_plus2_thresh_cmode[31:24]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC4::cfg_vtdc_plus2_thresh</span></p>
          <p><b>Reset: </b>hex:0xca;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_plus1_thresh_cmode</span><br/>
          <span class="sdescdet">cfg_vtdc_plus1_thresh_cmode[23:16]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC4::cfg_vtdc_plus1_thresh</span></p>
          <p><b>Reset: </b>hex:0xb6;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_minus1_thresh_cmode</span><br/>
          <span class="sdescdet">cfg_vtdc_minus1_thresh_cmode[15:8]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC4::cfg_vtdc_minus1_thresh</span></p>
          <p><b>Reset: </b>hex:0xa2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_minus2_thresh_cmode</span><br/>
          <span class="sdescdet">cfg_vtdc_minus2_thresh_cmode[7:0]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC4::cfg_vtdc_minus2_thresh</span></p>
          <p><b>Reset: </b>hex:0x7c;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EA29E2D0472C491F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000280</span> Register(32 bit) txpllcfgloader_div0_dmode</span><br/>
      <span class="sdescdet">LCPLL_DIV0 Register</span><br/>
      <span class="ldescdet">LCPLL_DIV0 Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702da80</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">o_fbdiv_frac_dmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_fbdiv_frac_dmode</span><br/>
          <span class="sdescdet">o_fbdiv_frac_dmode[31:0]</span><br/>
          <span class="ldescdet">Feedback divider fractional ratio.                          Total ratio is:                         If cfg_dcodiv2_to_fbdiv_bypass=1 : (integer+fractional/2^32)                         otherwise : (integer+fractional/2^32) x 2                         </span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4F6638BFF1B1256D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000284</span> Register(32 bit) txpllcfgloader_div1_dmode</span><br/>
      <span class="sdescdet">LCPLL_DIV1 Register</span><br/>
      <span class="ldescdet">LCPLL_DIV1 Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702da84</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00003050</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff800000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff800000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="fldnorm" colspan="1">cfg_lf_band_sel_dmode</td>
        <td class="fldnorm" colspan="1">cfg_lf_band_inuse_dmode</td>
        <td class="fldnorm" colspan="6">cfg_fracn_sd_step_dmode</td>
        <td class="fldnorm" colspan="1">cfg_fracn_sd_step_en_dmode</td>
        <td class="fldnorm" colspan="3">cfg_refclk_cnt_limit_dmode</td>
        <td class="fldnorm" colspan="1">o_fracnen_h_dmode</td>
        <td class="fldnorm" colspan="10">o_fbdiv_intgr_dmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="10">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_lf_band_sel_dmode</span><br/>
          <span class="sdescdet">cfg_lf_band_sel_dmode[22:22]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DIV1::cfg_lf_band_sel</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_lf_band_inuse_dmode</span><br/>
          <span class="sdescdet">cfg_lf_band_inuse_dmode[21:21]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DIV1::cfg_lf_band_inuse</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fracn_sd_step_dmode</span><br/>
          <span class="sdescdet">cfg_fracn_sd_step_dmode[20:15]</span><br/>
          <span class="ldescdet">Sets magnitude of step in fracN SD accumulator, which is added to the MSB of the SD bus.                         Each LSB here would shift PLL phase by 2xTdco/2^6                         </span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fracn_sd_step_en_dmode</span><br/>
          <span class="sdescdet">cfg_fracn_sd_step_en_dmode[14:14]</span><br/>
          <span class="ldescdet">Injects an impulse into fracN SD accumulator.                         This inject a step in the feed-forward offset and as a result would create a step on the PLL phase.                         This feature can be useful in case of coupling between PLLs that run at exact same frequency (both at fracN)                          </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_refclk_cnt_limit_dmode</span><br/>
          <span class="sdescdet">cfg_refclk_cnt_limit_dmode[13:11]</span><br/>
          <span class="ldescdet">Defines number of refclk cycles in frequency measurement during AFC calibration.                         Number of cycles = 2^reg                         For 156MHz clock and 12.5GHz DCO clock, HS counter (@Fdco/2) samples 40 cycles per refclk (=fbdiv_intgr).                         DTR step size is 20MHz, so to achieve accuracy of 5MHz, HS counter should reach 12.5G/5M=2500.                         Therefore refclk cycles = 2500/40=62.5, so 2^6 would be appropriate.                                                  use the following formula for other frequencies (Frefclk after prediv):                         cfg_refclk_cnt_limit = round(log2(2*Frefclk/5MHz))                         </span></p>
          <p><b>Reset: </b>hex:0x6;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_fracnen_h_dmode</span><br/>
          <span class="sdescdet">o_fracnen_h_dmode[10:10]</span><br/>
          <span class="ldescdet">Enables fractional ratio.                         Set this bit to 0 if fractional ratio is 0, else to 1.                         If this bit is 1 while fractional is 0 then fbclk to refclk phase won&amp;#39;t be deterministic.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_fbdiv_intgr_dmode</span><br/>
          <span class="sdescdet">o_fbdiv_intgr_dmode[9:0]</span><br/>
          <span class="ldescdet">Feedback divider integer ratio                         Total ratio is:                         If cfg_dcodiv2_to_fbdiv_bypass=1 : (integer+fractional/2^32)                         otherwise : (integer+fractional/2^32) x 2                         Default is 80 for main common PLL (refclk 156.25MHz and Fdco 12.5GHz)                         </span></p>
          <p><b>Reset: </b>hex:0x050;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AB8A8A93F948ADE8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000288</span> Register(32 bit) txpllcfgloader_adl0_dmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::ADL0</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::ADL0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702da88</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x01800007</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="9">cfg_adl_cap_ctrl_ovr_val_dmode</td>
        <td class="fldnorm" colspan="1">cfg_adl_cap_ctrl_ovr_en_dmode</td>
        <td class="fldnorm" colspan="1">cfg_adl_enable_ovr_val_dmode</td>
        <td class="fldnorm" colspan="1">cfg_adl_enable_ovr_en_dmode</td>
        <td class="fldnorm" colspan="8">cfg_adl_neg_offset_dmode</td>
        <td class="fldnorm" colspan="8">cfg_adl_pos_offset_dmode</td>
        <td class="fldnorm" colspan="3">cfg_adl_range_dmode</td>
        <td class="fldnorm" colspan="1">cfg_adl_enable_dmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_cap_ctrl_ovr_val_dmode</span><br/>
          <span class="sdescdet">cfg_adl_cap_ctrl_ovr_val_dmode[31:23]</span><br/>
          <span class="ldescdet">Override value for cap_ctrl bus to ADL.</span></p>
          <p><b>Reset: </b>hex:0x003;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_cap_ctrl_ovr_en_dmode</span><br/>
          <span class="sdescdet">cfg_adl_cap_ctrl_ovr_en_dmode[22:22]</span><br/>
          <span class="ldescdet">Override enable for cfg_adl_cap_ctrl_ovr_val[8:0]</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_enable_ovr_val_dmode</span><br/>
          <span class="sdescdet">cfg_adl_enable_ovr_val_dmode[21:21]</span><br/>
          <span class="ldescdet">While adl_enable_ovr_en= 1.                         0 - force adl bypass.                         1 - force adl enable.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_enable_ovr_en_dmode</span><br/>
          <span class="sdescdet">cfg_adl_enable_ovr_en_dmode[20:20]</span><br/>
          <span class="ldescdet">adl bypass/enable force (see adl_enable_ovr_val).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_neg_offset_dmode</span><br/>
          <span class="sdescdet">cfg_adl_neg_offset_dmode[19:12]</span><br/>
          <span class="ldescdet">Negative ADL INL compensation.                         Each register bit corresponding to each cap_ctrl bus bit.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_pos_offset_dmode</span><br/>
          <span class="sdescdet">cfg_adl_pos_offset_dmode[11:4]</span><br/>
          <span class="ldescdet">Positive ADL INL compensation.                         Each register bit corresponding to each cap_ctrl bus bit.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_range_dmode</span><br/>
          <span class="sdescdet">cfg_adl_range_dmode[3:1]</span><br/>
          <span class="ldescdet">Configs ADL range to be used. The formula (prelay results, need to be updated):                         round((138.75 - 1.2e12/Fdco)/13.266) [Fdco in Hz]</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_enable_dmode</span><br/>
          <span class="sdescdet">cfg_adl_enable_dmode[0:0]</span><br/>
          <span class="ldescdet">Enable adaptive delay line in fracN mode (only when o_fracnen_h=1).                         While &amp;#39;1&amp;#39; it is also disable feed-forward cancellation.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D6BD00A8924619F3" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000028c</span> Register(32 bit) txpllcfgloader_adl1_dmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::ADL1</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::ADL1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702da8c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffc000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffc000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="18">-</td>
        <td class="fldnorm" colspan="5">cfg_adl_monitor_thr_dmode</td>
        <td class="fldnorm" colspan="1">cfg_tdc_status_en_dmode</td>
        <td class="fldnorm" colspan="8">cfg_adl_monitor_oct_sel_dmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="18">-</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[13:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_monitor_thr_dmode</span><br/>
          <span class="sdescdet">cfg_adl_monitor_thr_dmode[13:9]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ADL1::cfg_adl_monitor_thr</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_status_en_dmode</span><br/>
          <span class="sdescdet">cfg_tdc_status_en_dmode[8:8]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ADL1::cfg_tdc_status_en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_monitor_oct_sel_dmode</span><br/>
          <span class="sdescdet">cfg_adl_monitor_oct_sel_dmode[7:0]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ADL1::cfg_adl_monitor_oct_sel</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2570C64AD1453EB1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000290</span> Register(32 bit) txpllcfgloader_frac_lock0_dmode</span><br/>
      <span class="sdescdet">LCPLL_FRAC_LOCK Register</span><br/>
      <span class="ldescdet">LCPLL_FRAC_LOCK Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702da90</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00002d0c</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="1">cfg_high_speed_sd_en_dmode</td>
        <td class="fldnorm" colspan="1">cfg_sigma_delta2_sel_dmode</td>
        <td class="fldnorm" colspan="5">o_dither_value_dmode</td>
        <td class="fldnorm" colspan="1">o_fbdiv_strobe_h_dmode</td>
        <td class="fldnorm" colspan="3">o_lock_criteria_dmode</td>
        <td class="fldnorm" colspan="1">o_dcoditheren_h_dmode</td>
        <td class="fldnorm" colspan="1">o_feedfwrdcal_pause_h_dmode</td>
        <td class="fldnorm" colspan="1">o_feedfwrdcal_en_h_dmode</td>
        <td class="fldnorm" colspan="8">o_feedfwrdgain_dmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_high_speed_sd_en_dmode</span><br/>
          <span class="sdescdet">cfg_high_speed_sd_en_dmode[21:21]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::FRAC_LOCK0::cfg_high_speed_sd_en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_sigma_delta2_sel_dmode</span><br/>
          <span class="sdescdet">cfg_sigma_delta2_sel_dmode[20:20]</span><br/>
          <span class="ldescdet">0 - Uses the first order sigma delta modulator for the feed forward cancellation mechanism.                         1 - Uses the second order sigma delta modulator for the feed forward cancellation mechanism. Note that in this mode the adaptive ffgain feature doesn&amp;#39;t work.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_dither_value_dmode</span><br/>
          <span class="sdescdet">o_dither_value_dmode[19:15]</span><br/>
          <span class="ldescdet">DCO Dither Override Value (in case o_dither_ovrd=1).                         5 MSB of the filter fractional code (rest 4 LSBs are set to 0).                         </span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_fbdiv_strobe_h_dmode</span><br/>
          <span class="sdescdet">o_fbdiv_strobe_h_dmode[14:14]</span><br/>
          <span class="ldescdet">Enables sampling feedback ratio (integer+fractional) into PLL logic.                         Before changing feedback ratio dynamically (while PLL is running), one should deassert this bit until new ratio is udpated in registers.                         This is to ensure safe and synchronoius update of ratio.                          The feedback ratio will propagate automatically into PLL logic while PLL is off until DCO settle state is done.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_lock_criteria_dmode</span><br/>
          <span class="sdescdet">o_lock_criteria_dmode[13:11]</span><br/>
          <span class="ldescdet">Phase lock indicator criteria. Asserted high when phase error is less than or equal to the threshold value for:                         000: 16 consecutive cycles                         001: 32 consecutive cycles                         010: 48 consecutive cycles                         011: 64 consecutive cycles                         100: 80 consecutive cycles                         101: 96 consecutive cycles                         110: 112 consecutive cycles                         111: 128 consecutive cycles                                                                                                    </span></p>
          <p><b>Reset: </b>hex:0x5;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_dcoditheren_h_dmode</span><br/>
          <span class="sdescdet">o_dcoditheren_h_dmode[10:10]</span><br/>
          <span class="ldescdet">DCO fine dithering enable signal.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_feedfwrdcal_pause_h_dmode</span><br/>
          <span class="sdescdet">o_feedfwrdcal_pause_h_dmode[9:9]</span><br/>
          <span class="ldescdet">This bit is for dynamically turning on and off feed forward gain adaptive mode.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_feedfwrdcal_en_h_dmode</span><br/>
          <span class="sdescdet">o_feedfwrdcal_en_h_dmode[8:8]</span><br/>
          <span class="ldescdet">Feedfward gain adaptive mode enable                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_feedfwrdgain_dmode</span><br/>
          <span class="sdescdet">o_feedfwrdgain_dmode[7:0]</span><br/>
          <span class="ldescdet">Feed-forward gain for fractional mode.                         When o_feedfwrdcal_en_h=0, this will determine the gain.                         When o_feedfwrdcal_en_h=1, this will determine initial value of the gain.                          Use the following formula:                         Full rate: o_feedfwrdgain = 1/(Fdco*tdc_fine_step)                         Half rate: o_feedfwrdgain = 2/(Fdco*tdc_fine_step)                         For franN mode, tdc_fine_step is 6.5psec.                                                                           </span></p>
          <p><b>Reset: </b>hex:0x0c;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8D623BFD9C961A14" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000294</span> Register(32 bit) txpllcfgloader_frac_lock1_dmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::FRAC_LOCK1</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::FRAC_LOCK1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702da94</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000045</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="3">cfg_fine_first_boost_repeat_dmode</td>
        <td class="fldnorm" colspan="5">cfg_lock_thresh_dmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine_first_boost_repeat_dmode</span><br/>
          <span class="sdescdet">cfg_fine_first_boost_repeat_dmode[7:5]</span><br/>
          <span class="ldescdet">Determines the number of repetitions of the boost gain counter for the first stage of the fine boost.                         The number of overall repetitions is equal to cfg_fine_first_boost_repeat + 1                         Set this to non-zero when PLL needs to lock on SSC&amp;#39;ed refclk, to allow enough time for the boost to handle fast cap-swap.</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_lock_thresh_dmode</span><br/>
          <span class="sdescdet">cfg_lock_thresh_dmode[4:0]</span><br/>
          <span class="ldescdet">Phase lock detect threshold.                         The PLL will generate plllockout when the TDC phase error is within lockthresh                         for a number of cycles determined by o_lock_criteria.                         0 is forbidden value.</span></p>
          <p><b>Reset: </b>hex:0x05;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_36235007A24CC86D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000298</span> Register(32 bit) txpllcfgloader_tdc0_dmode</span><br/>
      <span class="sdescdet">LCPLL_TDC0 Register</span><br/>
      <span class="ldescdet">LCPLL_TDC0 Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702da98</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0f00033f</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="1">cfg_vtdc_offset_range_dmode</td>
        <td class="fldnorm" colspan="1">cfg_force_vtdc_osc_dmode</td>
        <td class="fldnorm" colspan="4">cfg_stdc_stddev_init_dmode</td>
        <td class="fldnorm" colspan="1">cfg_tdc_bb_input_sel_dmode</td>
        <td class="fldnorm" colspan="5">cfg_tdcpe_offset_dmode</td>
        <td class="fldnorm" colspan="5">cfg_vtdc_fine_offset_ovrd_val_dmode</td>
        <td class="fldnorm" colspan="1">cfg_vtdc_fine_offset_ovrd_dmode</td>
        <td class="fldnorm" colspan="4">cfg_vtdc_offset_timer_limit_dmode</td>
        <td class="fldnorm" colspan="1">cfg_vtdc_fine_offset_chiken_bit_dmode</td>
        <td class="fldnorm" colspan="1">cfg_vtdc_plus_stdc_dmode</td>
        <td class="fldnorm" colspan="1">cfg_vtdc_offset_calib_en_dmode</td>
        <td class="fldnorm" colspan="1">cfg_vtdc_fast_sel_dmode</td>
        <td class="fldnorm" colspan="4">cfg_vtdc_refclk_cnt_limit_dmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_offset_range_dmode</span><br/>
          <span class="sdescdet">cfg_vtdc_offset_range_dmode[29:29]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC0::cfg_vtdc_offset_range</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_force_vtdc_osc_dmode</span><br/>
          <span class="sdescdet">cfg_force_vtdc_osc_dmode[28:28]</span><br/>
          <span class="ldescdet">Forces VTDC to RO mode</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_stddev_init_dmode</span><br/>
          <span class="sdescdet">cfg_stdc_stddev_init_dmode[27:24]</span><br/>
          <span class="ldescdet">Initial value for stddev control bus before STDC calibration.</span></p>
          <p><b>Reset: </b>hex:0xf;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_bb_input_sel_dmode</span><br/>
          <span class="sdescdet">cfg_tdc_bb_input_sel_dmode[23:23]</span><br/>
          <span class="ldescdet">1&amp;#39;b0 - Uses bb TDC signal from analog                         1&amp;#39;b1 - Uses MSB of tdceff signal as bb TDC input signal (TDC sign bit)                                                                           </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdcpe_offset_dmode</span><br/>
          <span class="sdescdet">cfg_tdcpe_offset_dmode[22:18]</span><br/>
          <span class="ldescdet">Adding offset to 2&amp;#39;s comp tdc value (integer signed)                                                                           </span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_fine_offset_ovrd_val_dmode</span><br/>
          <span class="sdescdet">cfg_vtdc_fine_offset_ovrd_val_dmode[17:13]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC0::cfg_vtdc_fine_offset_ovrd_val</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_fine_offset_ovrd_dmode</span><br/>
          <span class="sdescdet">cfg_vtdc_fine_offset_ovrd_dmode[12:12]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC0::cfg_vtdc_fine_offset_ovrd</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_offset_timer_limit_dmode</span><br/>
          <span class="sdescdet">cfg_vtdc_offset_timer_limit_dmode[11:8]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC0::cfg_vtdc_offset_timer_limit</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_fine_offset_chiken_bit_dmode</span><br/>
          <span class="sdescdet">cfg_vtdc_fine_offset_chiken_bit_dmode[7:7]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC0::cfg_vtdc_fine_offset_chiken_bit</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_plus_stdc_dmode</span><br/>
          <span class="sdescdet">cfg_vtdc_plus_stdc_dmode[6:6]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC0::cfg_vtdc_plus_stdc</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_offset_calib_en_dmode</span><br/>
          <span class="sdescdet">cfg_vtdc_offset_calib_en_dmode[5:5]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC0::cfg_vtdc_offset_calib_en</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_fast_sel_dmode</span><br/>
          <span class="sdescdet">cfg_vtdc_fast_sel_dmode[4:4]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC0::cfg_vtdc_fast_sel</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_refclk_cnt_limit_dmode</span><br/>
          <span class="sdescdet">cfg_vtdc_refclk_cnt_limit_dmode[3:0]</span><br/>
          <span class="ldescdet">Number of reference clock cycles used in TDC clock calibration                         </span></p>
          <p><b>Reset: </b>hex:0xf;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_24B65AD1D7942131" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000029c</span> Register(32 bit) txpllcfgloader_tdc1_dmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::TDC1</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702da9c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x001e80aa</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xe0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xe0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="6">cfg_tdc_histogram_value_dmode</td>
        <td class="fldnorm" colspan="1">cfg_tdc_histogram_mode_dmode</td>
        <td class="fldnorm" colspan="1">cfg_tdc_status_mode_dmode</td>
        <td class="fldnorm" colspan="1">cfg_stdc_samp_bypass_dmode</td>
        <td class="fldnorm" colspan="1">cfg_tdc_samp_bypass_dmode</td>
        <td class="fldnorm" colspan="1">cfg_stdc_ana_en_dmode</td>
        <td class="fldnorm" colspan="1">cfg_vtdc_ana_en_dmode</td>
        <td class="fldnorm" colspan="5">cfg_stdc_int_coeff_dmode</td>
        <td class="fldnorm" colspan="5">cfg_stdc_prop_coeff_dmode</td>
        <td class="fldnorm" colspan="1">cfg_select_stdc_dfx_dmode</td>
        <td class="fldnorm" colspan="1">cfg_select_stdc_filter_dmode</td>
        <td class="fldnorm" colspan="2">cfg_tdc_ladder_min_dmode</td>
        <td class="fldnorm" colspan="2">cfg_tdc_ladder_max_dmode</td>
        <td class="fldnorm" colspan="1">cfg_pe_disable_dmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[28:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_histogram_value_dmode</span><br/>
          <span class="sdescdet">cfg_tdc_histogram_value_dmode[28:23]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC1::cfg_tdc_histogram_value</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_histogram_mode_dmode</span><br/>
          <span class="sdescdet">cfg_tdc_histogram_mode_dmode[22:22]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC1::cfg_tdc_histogram_mode</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_status_mode_dmode</span><br/>
          <span class="sdescdet">cfg_tdc_status_mode_dmode[21:21]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC1::cfg_tdc_status_mode</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_samp_bypass_dmode</span><br/>
          <span class="sdescdet">cfg_stdc_samp_bypass_dmode[20:20]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC1::cfg_stdc_samp_bypass</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_samp_bypass_dmode</span><br/>
          <span class="sdescdet">cfg_tdc_samp_bypass_dmode[19:19]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC1::cfg_tdc_samp_bypass</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_ana_en_dmode</span><br/>
          <span class="sdescdet">cfg_stdc_ana_en_dmode[18:18]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC1::cfg_stdc_ana_en</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_ana_en_dmode</span><br/>
          <span class="sdescdet">cfg_vtdc_ana_en_dmode[17:17]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC1::cfg_vtdc_ana_en</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_int_coeff_dmode</span><br/>
          <span class="sdescdet">cfg_stdc_int_coeff_dmode[16:12]</span><br/>
          <span class="ldescdet">Fine Ki = 2^(-reg) to be used with STDC                         </span></p>
          <p><b>Reset: </b>hex:0x08;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_prop_coeff_dmode</span><br/>
          <span class="sdescdet">cfg_stdc_prop_coeff_dmode[11:7]</span><br/>
          <span class="ldescdet">Fine Kp = 2^(-reg) to be used with STDC (signed value) </span></p>
          <p><b>Reset: </b>hex:0x01;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_select_stdc_dfx_dmode</span><br/>
          <span class="sdescdet">cfg_select_stdc_dfx_dmode[6:6]</span><br/>
          <span class="ldescdet">Select STDC output to DFX path (PE min/max, raw lock, VISA, RO reg)                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_select_stdc_filter_dmode</span><br/>
          <span class="sdescdet">cfg_select_stdc_filter_dmode[5:5]</span><br/>
          <span class="ldescdet">Select STDC output to filter.                         Will select only after FSM enables.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_ladder_min_dmode</span><br/>
          <span class="sdescdet">cfg_tdc_ladder_min_dmode[4:3]</span><br/>
          <span class="ldescdet">Min trim ladder code value alowed during lock adquisition.                                                                           </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_ladder_max_dmode</span><br/>
          <span class="sdescdet">cfg_tdc_ladder_max_dmode[2:1]</span><br/>
          <span class="ldescdet">Max trim ladder code value alowed during lock adquisition.                                                                                                    </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pe_disable_dmode</span><br/>
          <span class="sdescdet">cfg_pe_disable_dmode[0:0]</span><br/>
          <span class="ldescdet">Force values of 0 on TDC output.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E98E96F222326C23" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002a0</span> Register(32 bit) txpllcfgloader_tdc2_dmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::TDC2</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702daa0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x002483ef</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="5">cfg_stdcpe_offset_dmode</td>
        <td class="fldnorm" colspan="1">cfg_stdc_osc_div4_dmode</td>
        <td class="fldnorm" colspan="1">cfg_stdc_stddev_ovrd_en_dmode</td>
        <td class="fldnorm" colspan="1">cfg_force_stdc_osc_dmode</td>
        <td class="fldnorm" colspan="1">cfg_stdc_bias_en_dmode</td>
        <td class="fldnorm" colspan="2">cfg_kpki_compensate_val_dmode</td>
        <td class="fldnorm" colspan="2">cfg_tdc_trim_val_dmode</td>
        <td class="fldnorm" colspan="1">cfg_tdc_trim_ovrd_dmode</td>
        <td class="fldnorm" colspan="6">cfg_tdc_adaptive_max_count_dmode</td>
        <td class="fldnorm" colspan="5">cfg_tdc_adaptive_win_out_dmode</td>
        <td class="fldnorm" colspan="5">cfg_tdc_adaptive_win_in_dmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdcpe_offset_dmode</span><br/>
          <span class="sdescdet">cfg_stdcpe_offset_dmode[29:25]</span><br/>
          <span class="ldescdet">Adding offset to 2&amp;#39;s comp stdc value (integer signed)                         </span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_osc_div4_dmode</span><br/>
          <span class="sdescdet">cfg_stdc_osc_div4_dmode[24:24]</span><br/>
          <span class="ldescdet">Enables internal STDC divider for internal oscilator output.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_stddev_ovrd_en_dmode</span><br/>
          <span class="sdescdet">cfg_stdc_stddev_ovrd_en_dmode[23:23]</span><br/>
          <span class="ldescdet">Enables override for stddev control bus.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_force_stdc_osc_dmode</span><br/>
          <span class="sdescdet">cfg_force_stdc_osc_dmode[22:22]</span><br/>
          <span class="ldescdet">Forces internal STDC oscilator to enable.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_bias_en_dmode</span><br/>
          <span class="sdescdet">cfg_stdc_bias_en_dmode[21:21]</span><br/>
          <span class="ldescdet">Enables internal STDC bias.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kpki_compensate_val_dmode</span><br/>
          <span class="sdescdet">cfg_kpki_compensate_val_dmode[20:19]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC2::cfg_kpki_compensate_val</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_trim_val_dmode</span><br/>
          <span class="sdescdet">cfg_tdc_trim_val_dmode[18:17]</span><br/>
          <span class="ldescdet">tdc chain trim ovrd value                                                  </span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_trim_ovrd_dmode</span><br/>
          <span class="sdescdet">cfg_tdc_trim_ovrd_dmode[16:16]</span><br/>
          <span class="ldescdet">tdc chain trim ovrd enable                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_adaptive_max_count_dmode</span><br/>
          <span class="sdescdet">cfg_tdc_adaptive_max_count_dmode[15:10]</span><br/>
          <span class="ldescdet">Defines the number of cycles for time window of TDC ladder adaptive switching                         </span></p>
          <p><b>Reset: </b>hex:0x20;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_adaptive_win_out_dmode</span><br/>
          <span class="sdescdet">cfg_tdc_adaptive_win_out_dmode[9:5]</span><br/>
          <span class="ldescdet">TDC code threshold to switch ladder with lower resolution.                         </span></p>
          <p><b>Reset: </b>hex:0x1f;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_adaptive_win_in_dmode</span><br/>
          <span class="sdescdet">cfg_tdc_adaptive_win_in_dmode[4:0]</span><br/>
          <span class="ldescdet">TDC code threshold to switch ladder with higher resolution.                         Need to be below that value during cfg_tdc_adaptive_max_count cycle time window                         </span></p>
          <p><b>Reset: </b>hex:0x0f;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0B60AE098C2D3323" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002a4</span> Register(32 bit) txpllcfgloader_tdc3_dmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::TDC3</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC3
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702daa4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000003a3</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffc00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffc00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="fldnorm" colspan="2">cfg_stdc_cnt_limit_dmode</td>
        <td class="fldnorm" colspan="8">cfg_stdc_target_cnt_dmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[09:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_cnt_limit_dmode</span><br/>
          <span class="sdescdet">cfg_stdc_cnt_limit_dmode[9:8]</span><br/>
          <span class="ldescdet">Number of cycles to count STDC oscilator edges during calibration.                         Value = 2^(2 + reg)</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_target_cnt_dmode</span><br/>
          <span class="sdescdet">cfg_stdc_target_cnt_dmode[7:0]</span><br/>
          <span class="ldescdet">Calibration target for STDC oscilator during calibration.                         The formula: int(2^(2 + cfg_stdc_cnt_limit)*(3e9/Frefclk))</span></p>
          <p><b>Reset: </b>hex:0xa3;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_26BEFC46D5BF0525" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002a8</span> Register(32 bit) txpllcfgloader_tap_ovrd_dmode</span><br/>
      <span class="sdescdet">LCPLL_TAP_OVRD Register</span><br/>
      <span class="ldescdet">LCPLL_TAP_OVRD Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702daa8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="fldnorm" colspan="1">o_dfx_tdc_disable_dmode</td>
        <td class="fldnorm" colspan="1">cfg_ldodco_en_ovrd_val_dmode</td>
        <td class="fldnorm" colspan="1">cfg_ldodco_en_ovrd_dmode</td>
        <td class="fldnorm" colspan="1">cfg_ldoclk_en_ovrd_val_dmode</td>
        <td class="fldnorm" colspan="1">cfg_ldoclk_en_ovrd_dmode</td>
        <td class="fldnorm" colspan="1">cfg_ldo_bias_en_ovrd_val_dmode</td>
        <td class="fldnorm" colspan="1">cfg_ldo_bias_en_ovrd_dmode</td>
        <td class="fldnorm" colspan="1">cfg_vrefgen_en_ovrd_val_dmode</td>
        <td class="fldnorm" colspan="1">cfg_vrefgen_en_ovrd_dmode</td>
        <td class="fldnorm" colspan="1">cfg_ldo_enable_dmode</td>
        <td class="fldnorm" colspan="1">cfg_pll_en_mode_ctrl_dmode</td>
        <td class="fldnorm" colspan="1">cfg_pll_enable_dmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_dfx_tdc_disable_dmode</span><br/>
          <span class="sdescdet">o_dfx_tdc_disable_dmode[11:11]</span><br/>
          <span class="ldescdet">Set to turn off TDC. Mainly to study impact of TDC self noise on PLL jitter                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_en_ovrd_val_dmode</span><br/>
          <span class="sdescdet">cfg_ldodco_en_ovrd_val_dmode[10:10]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TAP_OVRD::cfg_ldodco_en_ovrd_val</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_en_ovrd_dmode</span><br/>
          <span class="sdescdet">cfg_ldodco_en_ovrd_dmode[9:9]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TAP_OVRD::cfg_ldodco_en_ovrd</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldoclk_en_ovrd_val_dmode</span><br/>
          <span class="sdescdet">cfg_ldoclk_en_ovrd_val_dmode[8:8]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TAP_OVRD::cfg_ldoclk_en_ovrd_val</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldoclk_en_ovrd_dmode</span><br/>
          <span class="sdescdet">cfg_ldoclk_en_ovrd_dmode[7:7]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TAP_OVRD::cfg_ldoclk_en_ovrd</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_bias_en_ovrd_val_dmode</span><br/>
          <span class="sdescdet">cfg_ldo_bias_en_ovrd_val_dmode[6:6]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TAP_OVRD::cfg_ldo_bias_en_ovrd_val</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_bias_en_ovrd_dmode</span><br/>
          <span class="sdescdet">cfg_ldo_bias_en_ovrd_dmode[5:5]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TAP_OVRD::cfg_ldo_bias_en_ovrd</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vrefgen_en_ovrd_val_dmode</span><br/>
          <span class="sdescdet">cfg_vrefgen_en_ovrd_val_dmode[4:4]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TAP_OVRD::cfg_vrefgen_en_ovrd_val</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vrefgen_en_ovrd_dmode</span><br/>
          <span class="sdescdet">cfg_vrefgen_en_ovrd_dmode[3:3]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TAP_OVRD::cfg_vrefgen_en_ovrd</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_enable_dmode</span><br/>
          <span class="sdescdet">cfg_ldo_enable_dmode[2:2]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TAP_OVRD::cfg_ldo_enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pll_en_mode_ctrl_dmode</span><br/>
          <span class="sdescdet">cfg_pll_en_mode_ctrl_dmode[1:1]</span><br/>
          <span class="ldescdet">Effective PLL enable:                         0 - Enable signal from PLL interface                         1 - Enable signal from PLL register</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pll_enable_dmode</span><br/>
          <span class="sdescdet">cfg_pll_enable_dmode[0:0]</span><br/>
          <span class="ldescdet">Replaces direct pin of PLL enable signal (in case cfg_pll_en_mode_ctrl = 1).                                                                                                    </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_47D8A7A0DC5FAFD0" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002ac</span> Register(32 bit) txpllcfgloader_dfx_dco_dmode</span><br/>
      <span class="sdescdet">LCPLL_DFX_DCO Register</span><br/>
      <span class="ldescdet">LCPLL_DFX_DCO Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702daac</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="1">cfg_capture_filter_dmode</td>
        <td class="fldnorm" colspan="9">o_dcocoarse_dmode</td>
        <td class="fldnorm" colspan="8">o_dcofine_dmode</td>
        <td class="fldnorm" colspan="1">o_dcocoarse_ovrd_h_dmode</td>
        <td class="fldnorm" colspan="2">o_dcofinedftsel_dmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_capture_filter_dmode</span><br/>
          <span class="sdescdet">cfg_capture_filter_dmode[20:20]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DFX_DCO::cfg_capture_filter</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_dcocoarse_dmode</span><br/>
          <span class="sdescdet">o_dcocoarse_dmode[19:11]</span><br/>
          <span class="ldescdet">AFC override value (when o_dcocoarse_ovrd_h=1).                         Valid range 0 to 319.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_dcofine_dmode</span><br/>
          <span class="sdescdet">o_dcofine_dmode[10:3]</span><br/>
          <span class="ldescdet">Fine override value (when o_dcofinedftsel = 01).                         Valid range 0 to 254.                         </span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_dcocoarse_ovrd_h_dmode</span><br/>
          <span class="sdescdet">o_dcocoarse_ovrd_h_dmode[2:2]</span><br/>
          <span class="ldescdet">DCO coarse frequency override signal:                         0: DCO coarse tuning is set by AFC state machine                         1: DCO coarse frequency value is set by o_dcocoarse                          </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_dcofinedftsel_dmode</span><br/>
          <span class="sdescdet">o_dcofinedftsel_dmode[1:0]</span><br/>
          <span class="ldescdet">DCO fine frequency and dco dither override:                         00: DCO fine tuning is set by PLL closed loop .                         01: DCO fine frequency value is set by o_dcofine and DCO dither value is set by o_dither_value.                         10: Internal SAW tooth pattern on fine integer code (while frac=0). Code increments every fbclk cycle.                         11: Reserved.                                                  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F7CB5A5C44402BFF" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002b0</span> Register(32 bit) txpllcfgloader_dfx_tdc_cro_dmode</span><br/>
      <span class="sdescdet">LCPLL_DFX_TDC_CRO Register</span><br/>
      <span class="ldescdet">LCPLL_DFX_TDC_CRO Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702dab0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000001c</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffe0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffe0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="27">-</td>
        <td class="fldnorm" colspan="4">cfg_dft_timer_limit_dmode</td>
        <td class="fldnorm" colspan="1">cfg_dft_cnt_restart_dmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="27">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[04:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dft_timer_limit_dmode</span><br/>
          <span class="sdescdet">cfg_dft_timer_limit_dmode[4:1]</span><br/>
          <span class="ldescdet">While cfg_dfx_disable_dft_timer_ovrd_val=0 define the window time of the dft measurement. (2^6 +reg [ref_clk cycles])</span></p>
          <p><b>Reset: </b>hex:0xe;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dft_cnt_restart_dmode</span><br/>
          <span class="sdescdet">cfg_dft_cnt_restart_dmode[0:0]</span><br/>
          <span class="ldescdet">Clears min/max measurements and restarts dft counter                                                  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CCFC1FFA05A2B607" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002b4</span> Register(32 bit) txpllcfgloader_visa_ctrl_dmode</span><br/>
      <span class="sdescdet">LCPLL_VISA_CTRL Register</span><br/>
      <span class="ldescdet">LCPLL_VISA_CTRL Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702dab4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">cfg_visa_ctrl_dmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_visa_ctrl_dmode</span><br/>
          <span class="sdescdet">cfg_visa_ctrl_dmode[31:0]</span><br/>
          <span class="ldescdet">VISA control register                         [0] visa enable.                         [3:1] prbs mode (pattern gen)                         </span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3FB2E67A8ED9145F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002b8</span> Register(32 bit) txpllcfgloader_visa_lane0_sel_dmode</span><br/>
      <span class="sdescdet">LCPLL_DFX_VISA_LANE0 Register</span><br/>
      <span class="ldescdet">LCPLL_DFX_VISA_LANE0 Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702dab8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">cfg_visa_lane0_sel_dmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_visa_lane0_sel_dmode</span><br/>
          <span class="sdescdet">cfg_visa_lane0_sel_dmode[31:0]</span><br/>
          <span class="ldescdet">Parallel VISA control for lane 0                         [7:0] byte select                         [15:8] clock select                         [16] clock bypass                         </span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E8CC3F5B6D02B1BE" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002bc</span> Register(32 bit) txpllcfgloader_visa_lane1_sel_dmode</span><br/>
      <span class="sdescdet">LCPLL_DFX_VISA_LANE1 Register</span><br/>
      <span class="ldescdet">LCPLL_DFX_VISA_LANE1 Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702dabc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">cfg_visa_lane1_sel_dmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_visa_lane1_sel_dmode</span><br/>
          <span class="sdescdet">cfg_visa_lane1_sel_dmode[31:0]</span><br/>
          <span class="ldescdet">Parallel VISA control for lane 1                         [7:0] byte select                         [15:8] clock select                         [16] clock bypass                         </span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A8F7DC54602BDD91" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002c0</span> Register(32 bit) txpllcfgloader_cntr_bist_settings_dmode</span><br/>
      <span class="sdescdet">LCPLL_CNTR_BIST_SETTINGS Register</span><br/>
      <span class="ldescdet">LCPLL_CNTR_BIST_SETTINGS Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702dac0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00008b10</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="fldnorm" colspan="1">cfg_plllock_state_sel_dmode</td>
        <td class="fldnorm" colspan="14">cfg_locktimer_maxcnt_dmode</td>
        <td class="fldnorm" colspan="2">o_plllock_sel_dmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="14">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_plllock_state_sel_dmode</span><br/>
          <span class="sdescdet">cfg_plllock_state_sel_dmode[16:16]</span><br/>
          <span class="ldescdet">Selects when to enter &amp;#38;quot;locked state&amp;#38;quot; (which starts VREG tracking loop, DTR temp tracking, feed-forward gain adaptive loop and min/max capture):                         0: counter based lock                         1: Phase lock sticky high                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_locktimer_maxcnt_dmode</span><br/>
          <span class="sdescdet">cfg_locktimer_maxcnt_dmode[15:2]</span><br/>
          <span class="ldescdet">Counter target for counter based lock (o_plllock_sel=1,2) in refclk cycles.                         Starts counting after VREG &amp;#38; Kvcc calibration completed.                         Used also to check if raw phase lock asserted in time.                         Default is ~25us for refclk of 156.25MHz.                         </span></p>
          <p><b>Reset: </b>hex:0x22c4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_plllock_sel_dmode</span><br/>
          <span class="sdescdet">o_plllock_sel_dmode[1:0]</span><br/>
          <span class="ldescdet">Selects mode of lock indicator:                         00: Counter based lock                         01: Phase lock sticky high                         10: Boost done                         11: Counter based lock</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_95908F2D1BE72D3B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002c4</span> Register(32 bit) txpllcfgloader_calib0_dmode</span><br/>
      <span class="sdescdet">LCPLL_CALIB0 Register</span><br/>
      <span class="ldescdet">LCPLL_CALIB0 Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702dac4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x801fdfd1</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="10">cfg_boostgain_maxcnt_dmode</td>
        <td class="fldnorm" colspan="8">cfg_dcocoarse_ovrd_dmode</td>
        <td class="fldnorm" colspan="1">cfg_dcocoarse_ovrden_dmode</td>
        <td class="fldnorm" colspan="5">cfg_coarse_loop_gscale_cnt_max_dmode</td>
        <td class="fldnorm" colspan="4">cfg_coarse_loop_gscale_min_dmode</td>
        <td class="fldnorm" colspan="4">cfg_coarse_loop_gscale_max_dmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="10">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_boostgain_maxcnt_dmode</span><br/>
          <span class="sdescdet">cfg_boostgain_maxcnt_dmode[31:22]</span><br/>
          <span class="ldescdet">Duration (in fbclk cycles) of each gain in PLL boost, for both DTR and fine loops.                         </span></p>
          <p><b>Reset: </b>hex:0x200;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dcocoarse_ovrd_dmode</span><br/>
          <span class="sdescdet">cfg_dcocoarse_ovrd_dmode[21:14]</span><br/>
          <span class="ldescdet">DCO DTR FLL override value when dtr_ovrden=1.                                                  </span></p>
          <p><b>Reset: </b>hex:0x7f;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dcocoarse_ovrden_dmode</span><br/>
          <span class="sdescdet">cfg_dcocoarse_ovrden_dmode[13:13]</span><br/>
          <span class="ldescdet">DCO DTR FLL override enable. (DTR PLL would still work as usual)                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_coarse_loop_gscale_cnt_max_dmode</span><br/>
          <span class="sdescdet">cfg_coarse_loop_gscale_cnt_max_dmode[12:8]</span><br/>
          <span class="ldescdet">Duration (in refclk cycles) of each gain in DTR FLL.                         </span></p>
          <p><b>Reset: </b>hex:0x1f;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_coarse_loop_gscale_min_dmode</span><br/>
          <span class="sdescdet">cfg_coarse_loop_gscale_min_dmode[7:4]</span><br/>
          <span class="ldescdet">Final DTR FLL gain value (2&amp;#39;s complement, 2^gscale).                         </span></p>
          <p><b>Reset: </b>hex:0xd;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_coarse_loop_gscale_max_dmode</span><br/>
          <span class="sdescdet">cfg_coarse_loop_gscale_max_dmode[3:0]</span><br/>
          <span class="ldescdet">Initial DTR FLL gain value (2&amp;#39;s complement, 2^gscale).                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_71311894A936D7FC" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002c8</span> Register(32 bit) txpllcfgloader_calib1_dmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::CALIB1</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::CALIB1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702dac8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x310420c7</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="5">cfg_fine_int_coeff_dmode</td>
        <td class="fldnorm" colspan="4">cfg_fine_prop_coeff_dmode</td>
        <td class="fldnorm" colspan="5">cfg_fine_int_coeff_boost_step_dmode</td>
        <td class="fldnorm" colspan="4">cfg_fine_prop_coeff_boost_step_dmode</td>
        <td class="fldnorm" colspan="1">cfg_sec_afc_calib_binary_dmode</td>
        <td class="fldnorm" colspan="1">cfg_full_range_afc_sel_dmode</td>
        <td class="fldnorm" colspan="1">cfg_boost_fine_const_zeta_dmode</td>
        <td class="fldnorm" colspan="5">cfg_fine_int_coeff_boost_val_dmode</td>
        <td class="fldnorm" colspan="4">cfg_fine_prop_coeff_boost_val_dmode</td>
        <td class="fldnorm" colspan="1">cfg_filter_boostfade_fine_en_dmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine_int_coeff_dmode</span><br/>
          <span class="sdescdet">cfg_fine_int_coeff_dmode[30:26]</span><br/>
          <span class="ldescdet">Fine Ki = 2^(-reg)                         </span></p>
          <p><b>Reset: </b>hex:0x0c;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine_prop_coeff_dmode</span><br/>
          <span class="sdescdet">cfg_fine_prop_coeff_dmode[25:22]</span><br/>
          <span class="ldescdet">Fine Kp = 2^(-reg)                         </span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine_int_coeff_boost_step_dmode</span><br/>
          <span class="sdescdet">cfg_fine_int_coeff_boost_step_dmode[21:17]</span><br/>
          <span class="ldescdet">FINE PLL loop integral gain boosting decrement step size during gradual boost.                         </span></p>
          <p><b>Reset: </b>hex:0x02;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine_prop_coeff_boost_step_dmode</span><br/>
          <span class="sdescdet">cfg_fine_prop_coeff_boost_step_dmode[16:13]</span><br/>
          <span class="ldescdet">FINE PLL loop proportional gain boosting decrement step size during gradual boost.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_sec_afc_calib_binary_dmode</span><br/>
          <span class="sdescdet">cfg_sec_afc_calib_binary_dmode[12:12]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::CALIB1::cfg_sec_afc_calib_binary</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_full_range_afc_sel_dmode</span><br/>
          <span class="sdescdet">cfg_full_range_afc_sel_dmode[11:11]</span><br/>
          <span class="ldescdet">Limit AFC code.                         0 - Limit AFC code to max value of 319.                         1 - Full range AFC code (0 - 511).                                                  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_boost_fine_const_zeta_dmode</span><br/>
          <span class="sdescdet">cfg_boost_fine_const_zeta_dmode[10:10]</span><br/>
          <span class="ldescdet">Not needed. not validated                         If set to 1, FINE Ki boost value will be twice as big as the FINE Kp boost value.                         This will ensure that the zeta (damping factor) will remain constant during the boost phase.                         This mode can only be used in case the Kp boost is no larger than 3.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine_int_coeff_boost_val_dmode</span><br/>
          <span class="sdescdet">cfg_fine_int_coeff_boost_val_dmode[9:5]</span><br/>
          <span class="ldescdet">Fine PLL Ki boost. Unsigned value                                                  </span></p>
          <p><b>Reset: </b>hex:0x06;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine_prop_coeff_boost_val_dmode</span><br/>
          <span class="sdescdet">cfg_fine_prop_coeff_boost_val_dmode[4:1]</span><br/>
          <span class="ldescdet">Fine PLL Kp boost. Unsigned value                                                  </span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_filter_boostfade_fine_en_dmode</span><br/>
          <span class="sdescdet">cfg_filter_boostfade_fine_en_dmode[0:0]</span><br/>
          <span class="ldescdet">When 1, fine PLL boost will gradually lower to zero in steps of 1.                         When 0, fine PLL boost will change from initial boost to zero at once.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8696258BFFE9D6AE" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002cc</span> Register(32 bit) txpllcfgloader_calib2_dmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::CALIB2</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::CALIB2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702dacc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00013812</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="4">cfg_scovrd_dmode</td>
        <td class="fldnorm" colspan="1">cfg_scovrden_dmode</td>
        <td class="fldnorm" colspan="8">cfg_refclk_cycles_per_1us_maxcnt_dmode</td>
        <td class="fldnorm" colspan="4">cfg_gaincal_update_rate_dmode</td>
        <td class="fldnorm" colspan="4">cfg_tdcbbpd_cnt_limit_dmode</td>
        <td class="fldnorm" colspan="1">cfg_tdcbbpd_en_dmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_scovrd_dmode</span><br/>
          <span class="sdescdet">cfg_scovrd_dmode[21:18]</span><br/>
          <span class="ldescdet">Super coarse overwrite value.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_scovrden_dmode</span><br/>
          <span class="sdescdet">cfg_scovrden_dmode[17:17]</span><br/>
          <span class="ldescdet">Super coarse overwrite enable.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_refclk_cycles_per_1us_maxcnt_dmode</span><br/>
          <span class="sdescdet">cfg_refclk_cycles_per_1us_maxcnt_dmode[16:9]</span><br/>
          <span class="ldescdet">This signal defines the number of refclk cycles that fit in 1us.                         Used in VREG loop in steady-state, such that whenever DAC code is updated, we wait some time based on this counter before start sensing the comparator.                         Could be used potentially in the future for other timers as well.                         Use the following formula:                         Frefclk x 1usec                         </span></p>
          <p><b>Reset: </b>hex:0x9c;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_gaincal_update_rate_dmode</span><br/>
          <span class="sdescdet">cfg_gaincal_update_rate_dmode[8:5]</span><br/>
          <span class="ldescdet">This field sets the rate of adaptive feed-forward gain.                          Every time the modulated feedback divider ratio is 0.5 or more away from the target                          ratio (with frac code), the feed-forward gain loop checks the amount of change in                          TDC effective (after feed-forward cancelation) and based on the sign of that change                          it would increment/decrement the feed-forward gain.                          Then this register determines every how many adaptive-ffgain checks the gain will                          actually be updated. This technique could be useful if ratio is around 0.5, to avoid                          too frequent gain updates (which could cause stability problems in the loop).                          The adaptive ffgain loop will react every 2 ^ cfg_gaincal_update_rate gain checks                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdcbbpd_cnt_limit_dmode</span><br/>
          <span class="sdescdet">cfg_tdcbbpd_cnt_limit_dmode[4:1]</span><br/>
          <span class="ldescdet">Determines the number of refclk cycles from lock timer done until TDC turns into bang-bang mode: 2 ^ cfg_tdcbbpd_cnt_limit.                         </span></p>
          <p><b>Reset: </b>hex:0x9;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdcbbpd_en_dmode</span><br/>
          <span class="sdescdet">cfg_tdcbbpd_en_dmode[0:0]</span><br/>
          <span class="ldescdet">Switches TDC into bang-bang mode, based on timer (cfg_tdcbbpd_cnt_limit).                         If enabled, cfg_tdc_ladder_min register must be configured to 1 or greater.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_21F593864F5EE9F7" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002d0</span> Register(32 bit) txpllcfgloader_pll_fsm_control_dmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702dad0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000020e</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="1">cfg_stay_fine_fll_calib_dmode</td>
        <td class="fldnorm" colspan="1">cfg_skip_fine_fll_calib_dmode</td>
        <td class="fldnorm" colspan="1">cfg_stay_second_afc_calib_dmode</td>
        <td class="fldnorm" colspan="1">cfg_skip_second_afc_calib_dmode</td>
        <td class="fldnorm" colspan="1">cfg_stay_kvcc_calib_dmode</td>
        <td class="fldnorm" colspan="1">cfg_skip_kvcc_calib_dmode</td>
        <td class="fldnorm" colspan="1">cfg_stay_dco_swing_calib_dmode</td>
        <td class="fldnorm" colspan="1">cfg_skip_dco_swing_calib_dmode</td>
        <td class="fldnorm" colspan="1">cfg_stay_first_afc_calib_dmode</td>
        <td class="fldnorm" colspan="1">cfg_skip_first_afc_calib_dmode</td>
        <td class="fldnorm" colspan="1">cfg_stay_sc_calib_dmode</td>
        <td class="fldnorm" colspan="1">cfg_skip_sc_calib_dmode</td>
        <td class="fldnorm" colspan="1">cfg_stay_vtdc_calib_dmode</td>
        <td class="fldnorm" colspan="1">cfg_skip_vtdc_calib_dmode</td>
        <td class="fldnorm" colspan="1">cfg_stay_stdc_calib_dmode</td>
        <td class="fldnorm" colspan="1">cfg_skip_stdc_calib_dmode</td>
        <td class="fldnorm" colspan="4">cfg_dcosettle_time_dmode</td>
        <td class="fldnorm" colspan="1">cfg_dcosettle_mode_dmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stay_fine_fll_calib_dmode</span><br/>
          <span class="sdescdet">cfg_stay_fine_fll_calib_dmode[20:20]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_stay_fine_fll_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_skip_fine_fll_calib_dmode</span><br/>
          <span class="sdescdet">cfg_skip_fine_fll_calib_dmode[19:19]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_skip_fine_fll_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stay_second_afc_calib_dmode</span><br/>
          <span class="sdescdet">cfg_stay_second_afc_calib_dmode[18:18]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_stay_second_afc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_skip_second_afc_calib_dmode</span><br/>
          <span class="sdescdet">cfg_skip_second_afc_calib_dmode[17:17]</span><br/>
          <span class="ldescdet">If set to 1, the PLL will only run one afc calibration before kvcc calibration                         If set to 0, the PLL will run the AFC calibration for the second time after kvcc calibration ends.                                                  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stay_kvcc_calib_dmode</span><br/>
          <span class="sdescdet">cfg_stay_kvcc_calib_dmode[16:16]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_stay_kvcc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_skip_kvcc_calib_dmode</span><br/>
          <span class="sdescdet">cfg_skip_kvcc_calib_dmode[15:15]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_skip_kvcc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stay_dco_swing_calib_dmode</span><br/>
          <span class="sdescdet">cfg_stay_dco_swing_calib_dmode[14:14]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_stay_dco_swing_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_skip_dco_swing_calib_dmode</span><br/>
          <span class="sdescdet">cfg_skip_dco_swing_calib_dmode[13:13]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_skip_dco_swing_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stay_first_afc_calib_dmode</span><br/>
          <span class="sdescdet">cfg_stay_first_afc_calib_dmode[12:12]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_stay_first_afc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_skip_first_afc_calib_dmode</span><br/>
          <span class="sdescdet">cfg_skip_first_afc_calib_dmode[11:11]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_skip_first_afc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stay_sc_calib_dmode</span><br/>
          <span class="sdescdet">cfg_stay_sc_calib_dmode[10:10]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_stay_sc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_skip_sc_calib_dmode</span><br/>
          <span class="sdescdet">cfg_skip_sc_calib_dmode[9:9]</span><br/>
          <span class="ldescdet">Skip the sc calib.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stay_vtdc_calib_dmode</span><br/>
          <span class="sdescdet">cfg_stay_vtdc_calib_dmode[8:8]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_stay_vtdc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_skip_vtdc_calib_dmode</span><br/>
          <span class="sdescdet">cfg_skip_vtdc_calib_dmode[7:7]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_skip_vtdc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stay_stdc_calib_dmode</span><br/>
          <span class="sdescdet">cfg_stay_stdc_calib_dmode[6:6]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_stay_stdc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_skip_stdc_calib_dmode</span><br/>
          <span class="sdescdet">cfg_skip_stdc_calib_dmode[5:5]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_skip_stdc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dcosettle_time_dmode</span><br/>
          <span class="sdescdet">cfg_dcosettle_time_dmode[4:1]</span><br/>
          <span class="ldescdet">DCO settling time timer (cfg_dcosettle_mode=0).                         refclk cycles = 2^reg                                                  </span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dcosettle_mode_dmode</span><br/>
          <span class="sdescdet">cfg_dcosettle_mode_dmode[0:0]</span><br/>
          <span class="ldescdet">Settling time exit mode. VREG calibration and all rest of PLL FSM would start only after DCO has settle                         &amp;#39;1&amp;#39;: fbclk detected                         &amp;#39;0&amp;#39;: timer                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7A5397F0DD72A600" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002d4</span> Register(32 bit) txpllcfgloader_temp_tracking_dmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::TEMP_TRACKING</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::TEMP_TRACKING
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702dad4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000027</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">cfg_ssc_track_en_dmode</td>
        <td class="fldnorm" colspan="6">cfg_fine2dtr_ratio_dmode</td>
        <td class="fldnorm" colspan="1">cfg_temp_track_en_dmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ssc_track_en_dmode</span><br/>
          <span class="sdescdet">cfg_ssc_track_en_dmode[7:7]</span><br/>
          <span class="ldescdet">Set this to &amp;#39;1&amp;#39; for SSC&amp;#39;ed refclk to enable fast cap-swap during boost mode.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine2dtr_ratio_dmode</span><br/>
          <span class="sdescdet">cfg_fine2dtr_ratio_dmode[6:1]</span><br/>
          <span class="ldescdet">Sets the ratio between DTR cap and fine cap. Required for DTR temp tracking.                                                  </span></p>
          <p><b>Reset: </b>hex:0x13;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_temp_track_en_dmode</span><br/>
          <span class="sdescdet">cfg_temp_track_en_dmode[0:0]</span><br/>
          <span class="ldescdet">Enable signal for the FINE and DTR temperature tracking feature.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_12BE1AA04EC8EB6E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002d8</span> Register(32 bit) txpllcfgloader_ana_control1_dmode</span><br/>
      <span class="sdescdet">LCPLL_ANA_CONTROL Register</span><br/>
      <span class="ldescdet">LCPLL_ANA_CONTROL Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702dad8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000452</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf800e000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf800e000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="1">cfg_clk2postdiv_div2_sel_dmode</td>
        <td class="fldnorm" colspan="1">cfg_hsmon1_40inv_en_dmode</td>
        <td class="fldnorm" colspan="4">cfg_hsmon1_sel_dmode</td>
        <td class="fldnorm" colspan="1">cfg_hsmon0_40inv_en_dmode</td>
        <td class="fldnorm" colspan="4">cfg_hsmon0_sel_dmode</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="1">cfg_dcodiv2_en_dmode</td>
        <td class="fldnorm" colspan="1">cfg_fbdiv_enb_dmode</td>
        <td class="fldnorm" colspan="1">cfg_refclk4lanediv_en_dmode</td>
        <td class="fldnorm" colspan="4">cfg_prediv_ratio_dmode</td>
        <td class="fldnorm" colspan="1">cfg_sd2f0_clk_sel_dmode</td>
        <td class="fldnorm" colspan="3">cfg_sddiv_ratio_dmode</td>
        <td class="fldnorm" colspan="1">cfg_sddiv_en_dmode</td>
        <td class="fldnorm" colspan="1">cfg_pll_bypass_dmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_clk2postdiv_div2_sel_dmode</span><br/>
          <span class="sdescdet">cfg_clk2postdiv_div2_sel_dmode[26:26]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL1::cfg_clk2postdiv_div2_sel</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_hsmon1_40inv_en_dmode</span><br/>
          <span class="sdescdet">cfg_hsmon1_40inv_en_dmode[25:25]</span><br/>
          <span class="ldescdet">When 0, selected signal on hsmon1 is further delayed by 40 inverters.                         This is to analyze thermal noise and supply noise jitter                         Note that lately we found that this mode is set when this reg is set to 0 (rather than 1 as previously thought)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_hsmon1_sel_dmode</span><br/>
          <span class="sdescdet">cfg_hsmon1_sel_dmode[24:21]</span><br/>
          <span class="ldescdet">Select signal for obsmux1. Same signals as in obsmux0.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_hsmon0_40inv_en_dmode</span><br/>
          <span class="sdescdet">cfg_hsmon0_40inv_en_dmode[20:20]</span><br/>
          <span class="ldescdet">When 0, selected signal on hsmon0 is further delayed by 40 inverters.                         This is to analyze thermal noise and supply noise jitter                         Note that lately we found that this mode is set when this reg is set to 0 (rather than 1 as previously thought)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_hsmon0_sel_dmode</span><br/>
          <span class="sdescdet">cfg_hsmon0_sel_dmode[19:16]</span><br/>
          <span class="ldescdet">Select signal for obsmux0:                         0: vss                         1: iclk_int_refclk                         2: o_fbclk2obs_clk                         3: iclk_dco_divby2                         4: iclk_dco_divby5                         5: a2f_lv_0p9_2obs                         6: vss                         7: cbdiv56_lanediv32_clk                         8: clk_to_pcs40_clk                         9: clk_to_pcs33_34_clk                         A: o_sd_dtr_clk                         B: o_sd_fine_clk                         C: ock_a2f_lv_ldo                         D: otdc_calib_clk                         E: i_plllock                         F: i_visa8to1_2obs                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dcodiv2_en_dmode</span><br/>
          <span class="sdescdet">cfg_dcodiv2_en_dmode[12:12]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL1::cfg_dcodiv2_en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fbdiv_enb_dmode</span><br/>
          <span class="sdescdet">cfg_fbdiv_enb_dmode[11:11]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL1::cfg_fbdiv_enb</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_refclk4lanediv_en_dmode</span><br/>
          <span class="sdescdet">cfg_refclk4lanediv_en_dmode[10:10]</span><br/>
          <span class="ldescdet">Ungates dco/2 clock that goes into refclk156div post divider.                         1 - common PLL                         0 - lane PLL                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_prediv_ratio_dmode</span><br/>
          <span class="sdescdet">cfg_prediv_ratio_dmode[9:6]</span><br/>
          <span class="ldescdet">Refclk pre-divider ratio, from 1 to 5, relevant only to lane PLL where refclksel pin is tied to 0.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_sd2f0_clk_sel_dmode</span><br/>
          <span class="sdescdet">cfg_sd2f0_clk_sel_dmode[5:5]</span><br/>
          <span class="ldescdet">Sets DTR SD clock division ratio:                         0 - fine SD clock                         1 - fine SD clock further divided by 2                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_sddiv_ratio_dmode</span><br/>
          <span class="sdescdet">cfg_sddiv_ratio_dmode[4:2]</span><br/>
          <span class="ldescdet">Sets Fine and DTR SD clock division ratio, from 1 to 5. Input clock is dco/2 so possible ratios are 2,4,6,8,10.                         </span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_sddiv_en_dmode</span><br/>
          <span class="sdescdet">cfg_sddiv_en_dmode[1:1]</span><br/>
          <span class="ldescdet">Ungates dco/2 clock that goes into filter&amp;#39;s SD post divider.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pll_bypass_dmode</span><br/>
          <span class="sdescdet">cfg_pll_bypass_dmode[0:0]</span><br/>
          <span class="ldescdet">When 1, the following output clocks will drive out the input refclk (after prediv). Relevant to common PLL only.                         100MHz refclk                         156.25MHz refclk                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C87A7FDD755D237C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002dc</span> Register(32 bit) txpllcfgloader_ana_control2_dmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL2</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702dadc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000080a0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="1">cfg_pll_refclk_hsmode_sel_dmode</td>
        <td class="fldnorm" colspan="3">cfg_hscntr_hsclk_sel_ovr_val_dmode</td>
        <td class="fldnorm" colspan="1">cfg_hscntr_hsclk_sel_ovr_dmode</td>
        <td class="fldnorm" colspan="1">cfg_dco_acbuf2tx_en_dmode</td>
        <td class="fldnorm" colspan="1">cfg_bti_en_dmode</td>
        <td class="fldnorm" colspan="1">cfg_a2f_ldo_dco_en_dmode</td>
        <td class="fldnorm" colspan="1">cfg_a2f_clkunreg_en_dmode</td>
        <td class="fldnorm" colspan="1">cfg_a2f_clkreg_en_dmode</td>
        <td class="fldnorm" colspan="10">cfg_refclk4lane_divratio_dmode</td>
        <td class="fldnorm" colspan="1">cfg_refclk_sel_dmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="10">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pll_refclk_hsmode_sel_dmode</span><br/>
          <span class="sdescdet">cfg_pll_refclk_hsmode_sel_dmode[20:20]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL2::cfg_pll_refclk_hsmode_sel</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_hscntr_hsclk_sel_ovr_val_dmode</span><br/>
          <span class="sdescdet">cfg_hscntr_hsclk_sel_ovr_val_dmode[19:17]</span><br/>
          <span class="ldescdet">High speed counter (hscnter) input.                         &amp;#39;0&amp;#39; - input from DCO/4 (default)                         &amp;#39;1&amp;#39; - A2F_ldo clock is routed to high speed counter, allowing measurement of A2F frequency in HVM (like in IDV)                         &amp;#39;2&amp;#39; - A2F_lv clock is routed to high speed counter, allowing measurement of A2F frequency in HVM (like in IDV)                         &amp;#39;3&amp;#39; - vss</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_hscntr_hsclk_sel_ovr_dmode</span><br/>
          <span class="sdescdet">cfg_hscntr_hsclk_sel_ovr_dmode[16:16]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL2::cfg_hscntr_hsclk_sel_ovr</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dco_acbuf2tx_en_dmode</span><br/>
          <span class="sdescdet">cfg_dco_acbuf2tx_en_dmode[15:15]</span><br/>
          <span class="ldescdet">Used as LDO enable.                         Gated by pll enable.                                                  </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_bti_en_dmode</span><br/>
          <span class="sdescdet">cfg_bti_en_dmode[14:14]</span><br/>
          <span class="ldescdet">BTI clock gate signal. By default, whenever PLL is off, BTI clock drives DCO clock distribution to prevent assymetric Aging. Setting this register to &amp;#39;1&amp;#39; will gate BTI clock.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_a2f_ldo_dco_en_dmode</span><br/>
          <span class="sdescdet">cfg_a2f_ldo_dco_en_dmode[13:13]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL2::cfg_a2f_ldo_dco_en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_a2f_clkunreg_en_dmode</span><br/>
          <span class="sdescdet">cfg_a2f_clkunreg_en_dmode[12:12]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL2::cfg_a2f_clkunreg_en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_a2f_clkreg_en_dmode</span><br/>
          <span class="sdescdet">cfg_a2f_clkreg_en_dmode[11:11]</span><br/>
          <span class="ldescdet">Enables A2F.                         A2F are used to measure internal supply noise.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_refclk4lane_divratio_dmode</span><br/>
          <span class="sdescdet">cfg_refclk4lane_divratio_dmode[10:1]</span><br/>
          <span class="ldescdet">Division ratio for refclk156 post divider (input clock is dco).                                                  </span></p>
          <p><b>Reset: </b>hex:0x050;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_refclk_sel_dmode</span><br/>
          <span class="sdescdet">cfg_refclk_sel_dmode[0:0]</span><br/>
          <span class="ldescdet">Relevant only if id_pll_refclksel[2:0] (on PLL interface) is set to 3&amp;#39;b0.                         Selects the refclk source for the PLL:                         3&amp;#39;h0 : vss                         3&amp;#39;h1 : ref_clk_1                         3&amp;#39;h2 : ref_clk_2                         3&amp;#39;h3 : ref_clk_3                         3&amp;#39;h4 : ref_clk_4                         3&amp;#39;h5 : ref_clk_5                         3&amp;#39;h6 : vss                         3&amp;#39;h7 : vss                                                                                                    </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1EB732EC088B95C6" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002e0</span> Register(32 bit) txpllcfgloader_ana_control3_dmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702dae0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00a00001</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="1">cfg_pksen_res_bypb_dmode</td>
        <td class="fldnorm" colspan="1">cfg_ldo_pksen_byp_dmode</td>
        <td class="fldnorm" colspan="6">cfg_pksen_vref_sel_dmode</td>
        <td class="fldnorm" colspan="6">cfg_pksen_comp_vref_val_dmode</td>
        <td class="fldnorm" colspan="2">cfg_pksen_comp_inp_sel_dmode</td>
        <td class="fldnorm" colspan="2">cfg_pksen_comp_inn_sel_dmode</td>
        <td class="fldnorm" colspan="1">cfg_pksen_comp_en_dmode</td>
        <td class="fldnorm" colspan="4">cfg_pksen_comp_dmode</td>
        <td class="fldnorm" colspan="1">cfg_pksen_en_dmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_res_bypb_dmode</span><br/>
          <span class="sdescdet">cfg_pksen_res_bypb_dmode[23:23]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3::cfg_pksen_res_bypb</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_pksen_byp_dmode</span><br/>
          <span class="sdescdet">cfg_ldo_pksen_byp_dmode[22:22]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3::cfg_ldo_pksen_byp</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_vref_sel_dmode</span><br/>
          <span class="sdescdet">cfg_pksen_vref_sel_dmode[21:16]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3::cfg_pksen_vref_sel</span></p>
          <p><b>Reset: </b>hex:0x20;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_comp_vref_val_dmode</span><br/>
          <span class="sdescdet">cfg_pksen_comp_vref_val_dmode[15:10]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3::cfg_pksen_comp_vref_val</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_comp_inp_sel_dmode</span><br/>
          <span class="sdescdet">cfg_pksen_comp_inp_sel_dmode[9:8]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3::cfg_pksen_comp_inp_sel</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_comp_inn_sel_dmode</span><br/>
          <span class="sdescdet">cfg_pksen_comp_inn_sel_dmode[7:6]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3::cfg_pksen_comp_inn_sel</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_comp_en_dmode</span><br/>
          <span class="sdescdet">cfg_pksen_comp_en_dmode[5:5]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3::cfg_pksen_comp_en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_comp_dmode</span><br/>
          <span class="sdescdet">cfg_pksen_comp_dmode[4:1]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3::cfg_pksen_comp</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_en_dmode</span><br/>
          <span class="sdescdet">cfg_pksen_en_dmode[0:0]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3::cfg_pksen_en</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9B737ECFB05E0D7F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002e4</span> Register(32 bit) txpllcfgloader_dfx0_dmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::DFX0</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::DFX0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702dae4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00040000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="fldnorm" colspan="1">cfg_dpso_bypass_mode_dmode</td>
        <td class="fldnorm" colspan="1">cfg_dfx_disable_dft_timer_ovrd_en_dmode</td>
        <td class="fldnorm" colspan="1">cfg_dfx_disable_dft_timer_ovrd_val_dmode</td>
        <td class="fldnorm" colspan="5">cfg_dfx_feedfwrdphase_ovr_val_dmode</td>
        <td class="fldnorm" colspan="1">cfg_dfx_feedfwrd_offset_ovr_en_dmode</td>
        <td class="fldnorm" colspan="3">cfg_visa8to1_2obs_sel_dmode</td>
        <td class="fldnorm" colspan="4">cfg_modulation_toggle_delay_dmode</td>
        <td class="fldnorm" colspan="1">cfg_ldo_modulation_en_dmode</td>
        <td class="fldnorm" colspan="1">cfg_tdcpe_modulation_en_dmode</td>
        <td class="fldnorm" colspan="1">cfg_fine_modulation_sel_dmode</td>
        <td class="fldnorm" colspan="1">cfg_fine_modulation_en_dmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dpso_bypass_mode_dmode</span><br/>
          <span class="sdescdet">cfg_dpso_bypass_mode_dmode[19:19]</span><br/>
          <span class="ldescdet">When 0, DPSO bus is sampled by fbclk falling edge before sent to TX PISO                         When 1, the sample is bypassed. This is needed when monitoring VISA signals that are not of fbclk nor on refclk domain.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_disable_dft_timer_ovrd_en_dmode</span><br/>
          <span class="sdescdet">cfg_dfx_disable_dft_timer_ovrd_en_dmode[18:18]</span><br/>
          <span class="ldescdet">When 0, DFT measurements would stop when minmax timer overflows.                         When 1, DFT measurements run based on cfg_dfx_disable_dft_timer_ovrd_val.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_disable_dft_timer_ovrd_val_dmode</span><br/>
          <span class="sdescdet">cfg_dfx_disable_dft_timer_ovrd_val_dmode[17:17]</span><br/>
          <span class="ldescdet">When cfg_dfx_disable_dft_timer_ovrd_en=1, this bit will set DFT timer mode.                          When 0, DFT measurements always run. When 1, DFT measurements always off.                          No need to change this reg. Just keep it at 0. (could have been removed)                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_feedfwrdphase_ovr_val_dmode</span><br/>
          <span class="sdescdet">cfg_dfx_feedfwrdphase_ovr_val_dmode[16:12]</span><br/>
          <span class="ldescdet">Sets feed forward offset override value. Useful in integer mode to shift fbclk phase.                         The 9 integer bits, 3 fractional bits.                         </span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_feedfwrd_offset_ovr_en_dmode</span><br/>
          <span class="sdescdet">cfg_dfx_feedfwrd_offset_ovr_en_dmode[11:11]</span><br/>
          <span class="ldescdet">Enables overriding feed forward offset. Useful in integer mode to shift fbclk phase.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_visa8to1_2obs_sel_dmode</span><br/>
          <span class="sdescdet">cfg_visa8to1_2obs_sel_dmode[10:8]</span><br/>
          <span class="ldescdet">Selects which bit in VISA lane0 would be routed to high speed monitor mux.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_modulation_toggle_delay_dmode</span><br/>
          <span class="sdescdet">cfg_modulation_toggle_delay_dmode[7:4]</span><br/>
          <span class="ldescdet">Sets modulation frequency.                         Code would toggle every 2^reg refclk cycles.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_modulation_en_dmode</span><br/>
          <span class="sdescdet">cfg_ldo_modulation_en_dmode[3:3]</span><br/>
          <span class="ldescdet">Modulates LDO by adding an offset that toggles between 0 and 1.                          cfg_modulation_toggle_delay sets modulation frequency.                                                  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdcpe_modulation_en_dmode</span><br/>
          <span class="sdescdet">cfg_tdcpe_modulation_en_dmode[2:2]</span><br/>
          <span class="ldescdet">Modulates TDC PE by adding an offset that toggles between 0 and 1.                          cfg_modulation_toggle_delay sets modulation frequency.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine_modulation_sel_dmode</span><br/>
          <span class="sdescdet">cfg_fine_modulation_sel_dmode[1:1]</span><br/>
          <span class="ldescdet">Sets magnitude of fine modulation:                          0 - fine offset toggles between 0 and +1.                         1 - fine offset toggles between 0 and cfg_fine2dtr_ratio.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine_modulation_en_dmode</span><br/>
          <span class="sdescdet">cfg_fine_modulation_en_dmode[0:0]</span><br/>
          <span class="ldescdet">Modulates fine code by adding an offset that toggles between values defined by cfg_fine_modulation_sel.                          cfg_modulation_toggle_delay sets modulation frequency.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_54092D23C49EACC1" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002e8</span> Register(32 bit) txpllcfgloader_dfx1_dmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::DFX1</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::DFX1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702dae8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0001aaaa</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="5">cfg_tdcpe_modulation_val_dmode</td>
        <td class="fldnorm" colspan="16">cfg_dpso_marker_dmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="16">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdcpe_modulation_val_dmode</span><br/>
          <span class="sdescdet">cfg_tdcpe_modulation_val_dmode[20:16]</span><br/>
          <span class="ldescdet">While cfg_tdcpe_modulation_en=1 define the TDC/STDC amplitude offset (integer) during the tdc/stdc modulation.</span></p>
          <p><b>Reset: </b>hex:0x01;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dpso_marker_dmode</span><br/>
          <span class="sdescdet">cfg_dpso_marker_dmode[15:0]</span><br/>
          <span class="ldescdet">When serializing VISA 8b bus to TX, additional 16 (upper bits) are set according to this register which could be used as a marker                         </span></p>
          <p><b>Reset: </b>hex:0xaaaa;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AE7BBD4FBB3BA447" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002ec</span> Register(32 bit) txpllcfgloader_ldo0_dmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::LDO0</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702daec</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x059002e0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">cfg_vrefgen_byp_dmode</td>
        <td class="fldnorm" colspan="3">cfg_ldorefgen_beta_dmode</td>
        <td class="fldnorm" colspan="6">cfg_ldodco_high_vref_sel_dmode</td>
        <td class="fldnorm" colspan="6">cfg_ldodco_vref_sel_dmode</td>
        <td class="fldnorm" colspan="2">cfg_ldodco_vref_rc_dmode</td>
        <td class="fldnorm" colspan="1">cfg_ldodco_byp_dmode</td>
        <td class="fldnorm" colspan="3">cfg_ldodco_beta_dmode</td>
        <td class="fldnorm" colspan="6">cfg_ldoclk_vref_sel_dmode</td>
        <td class="fldnorm" colspan="1">cfg_ldoclk_byp_dmode</td>
        <td class="fldnorm" colspan="3">cfg_ldoclk_beta_dmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vrefgen_byp_dmode</span><br/>
          <span class="sdescdet">cfg_vrefgen_byp_dmode[31:31]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_vrefgen_byp</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldorefgen_beta_dmode</span><br/>
          <span class="sdescdet">cfg_ldorefgen_beta_dmode[30:28]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_ldorefgen_beta</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_high_vref_sel_dmode</span><br/>
          <span class="sdescdet">cfg_ldodco_high_vref_sel_dmode[27:22]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_ldodco_high_vref_sel</span></p>
          <p><b>Reset: </b>hex:0x16;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_vref_sel_dmode</span><br/>
          <span class="sdescdet">cfg_ldodco_vref_sel_dmode[21:16]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_ldodco_vref_sel</span></p>
          <p><b>Reset: </b>hex:0x10;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_vref_rc_dmode</span><br/>
          <span class="sdescdet">cfg_ldodco_vref_rc_dmode[15:14]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_ldodco_vref_rc</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_byp_dmode</span><br/>
          <span class="sdescdet">cfg_ldodco_byp_dmode[13:13]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_ldodco_byp</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_beta_dmode</span><br/>
          <span class="sdescdet">cfg_ldodco_beta_dmode[12:10]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_ldodco_beta</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldoclk_vref_sel_dmode</span><br/>
          <span class="sdescdet">cfg_ldoclk_vref_sel_dmode[9:4]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_ldoclk_vref_sel</span></p>
          <p><b>Reset: </b>hex:0x2e;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldoclk_byp_dmode</span><br/>
          <span class="sdescdet">cfg_ldoclk_byp_dmode[3:3]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_ldoclk_byp</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldoclk_beta_dmode</span><br/>
          <span class="sdescdet">cfg_ldoclk_beta_dmode[2:0]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_ldoclk_beta</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EF4D3121C0D641B1" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002f0</span> Register(32 bit) txpllcfgloader_ldo1_dmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::LDO1</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702daf0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000000e0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffc000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffc000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="18">-</td>
        <td class="fldnorm" colspan="1">cfg_dcmon2_en_dmode</td>
        <td class="fldnorm" colspan="1">cfg_dcmon1_en_dmode</td>
        <td class="fldnorm" colspan="4">cfg_dcmon_sel_dmode</td>
        <td class="fldnorm" colspan="1">cfg_ldo_dco_highz_b_dmode</td>
        <td class="fldnorm" colspan="1">cfg_ldo_clk_highz_b_dmode</td>
        <td class="fldnorm" colspan="1">cfg_ldo_pksen_highz_b_dmode</td>
        <td class="fldnorm" colspan="1">cfg_ldo_bias_ext_dmode</td>
        <td class="fldnorm" colspan="3">cfg_ldo_bias_sel_dmode</td>
        <td class="fldnorm" colspan="1">cfg_inv_vpeak_comb_fb_dmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="18">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dcmon2_en_dmode</span><br/>
          <span class="sdescdet">cfg_dcmon2_en_dmode[13:13]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO1::cfg_dcmon2_en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dcmon1_en_dmode</span><br/>
          <span class="sdescdet">cfg_dcmon1_en_dmode[12:12]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO1::cfg_dcmon1_en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dcmon_sel_dmode</span><br/>
          <span class="sdescdet">cfg_dcmon_sel_dmode[11:8]</span><br/>
          <span class="ldescdet">Selection pins for DFx MUXs</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_dco_highz_b_dmode</span><br/>
          <span class="sdescdet">cfg_ldo_dco_highz_b_dmode[7:7]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO1::cfg_ldo_dco_highz_b</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_clk_highz_b_dmode</span><br/>
          <span class="sdescdet">cfg_ldo_clk_highz_b_dmode[6:6]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO1::cfg_ldo_clk_highz_b</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_pksen_highz_b_dmode</span><br/>
          <span class="sdescdet">cfg_ldo_pksen_highz_b_dmode[5:5]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO1::cfg_ldo_pksen_highz_b</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_bias_ext_dmode</span><br/>
          <span class="sdescdet">cfg_ldo_bias_ext_dmode[4:4]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO1::cfg_ldo_bias_ext</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_bias_sel_dmode</span><br/>
          <span class="sdescdet">cfg_ldo_bias_sel_dmode[3:1]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO1::cfg_ldo_bias_sel</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_inv_vpeak_comb_fb_dmode</span><br/>
          <span class="sdescdet">cfg_inv_vpeak_comb_fb_dmode[0:0]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO1::cfg_inv_vpeak_comb_fb</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EA6DABDBAD17C016" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002f4</span> Register(32 bit) txpllcfgloader_kvcc0_dmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::KVCC0</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::KVCC0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702daf4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x080013c5</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xe000c000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xe000c000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="7">cfg_2f0_fine_ratio_dmode</td>
        <td class="fldnorm" colspan="1">cfg_kvcc_inv_polarity_dmode</td>
        <td class="fldnorm" colspan="1">cfg_full_range_kvcc_sel_dmode</td>
        <td class="fldnorm" colspan="3">cfg_notch_offset_dmode</td>
        <td class="fldnorm" colspan="1">cfg_dft_freq_meas_enable_dmode</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="3">cfg_kvcccalib_ldo_offset_dmode</td>
        <td class="fldnorm" colspan="3">cfg_kvcc_measure_maxcnt_dmode</td>
        <td class="fldnorm" colspan="8">cfg_kvcc_settle_maxcnt_dmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="7">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[28:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_2f0_fine_ratio_dmode</span><br/>
          <span class="sdescdet">cfg_2f0_fine_ratio_dmode[28:22]</span><br/>
          <span class="ldescdet">Fractional ratio. 32 is 1/4 (frac value = reg/2^7).</span></p>
          <p><b>Reset: </b>hex:0x20;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_inv_polarity_dmode</span><br/>
          <span class="sdescdet">cfg_kvcc_inv_polarity_dmode[21:21]</span><br/>
          <span class="ldescdet">A chicken bit to invert Kvcc polarity.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_full_range_kvcc_sel_dmode</span><br/>
          <span class="sdescdet">cfg_full_range_kvcc_sel_dmode[20:20]</span><br/>
          <span class="ldescdet">Limit the kvcc full bin code according to thermal control bits in the analog. Leaving it unlimited doesn&amp;#39;t impact functionality but just the read out of the Kvcc calibration. For proper Kvcc debug/characterization, set according to the PLL:                         0 - code is limited to 191d, 11 thermal bits in analog                         1 - (default) Full binary code range                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_notch_offset_dmode</span><br/>
          <span class="sdescdet">cfg_notch_offset_dmode[19:17]</span><br/>
          <span class="ldescdet">Sets how many thermo bits to turn off from the notch filter                                                  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dft_freq_meas_enable_dmode</span><br/>
          <span class="sdescdet">cfg_dft_freq_meas_enable_dmode[16:16]</span><br/>
          <span class="ldescdet">DFT frequency measurement is triggered when this signal transitions from 0 to 1.                         Make sure to set cfg_dfx_disable_dft_timer_ovrd_en=1 so that HS counter would remain active and cfg_kvcc_measure_maxcnt to define number of refclk cycles.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcccalib_ldo_offset_dmode</span><br/>
          <span class="sdescdet">cfg_kvcccalib_ldo_offset_dmode[13:11]</span><br/>
          <span class="ldescdet">Amount of offset to inject into LDO for measuring frequency delta that is needed for calibrating Kvcc. (Need to be ~30mv)                         Common: use &amp;#38;quot;2&amp;#38;quot; as the default register value.                         Lane: used &amp;#38;quot;1&amp;#38;quot; as a default override.</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_measure_maxcnt_dmode</span><br/>
          <span class="sdescdet">cfg_kvcc_measure_maxcnt_dmode[10:8]</span><br/>
          <span class="ldescdet">Defines number of refclk cycles over which the DCO frequency is measured and averaged with high accuracy.                         It is used for both Kvcc calibration and DFT frequency measurement mode.                         refclk cycles = 2^(reg+6) - 1                         </span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_settle_maxcnt_dmode</span><br/>
          <span class="sdescdet">cfg_kvcc_settle_maxcnt_dmode[7:0]</span><br/>
          <span class="ldescdet">Defines number of refclk cycles from DAC change to frequency measurement during Kvcc calibration.                         VREG LPF is in bypass mode with constant time is ~1nsec (115ohm*8.3pF).                         Use the following formula:                         Frefclk x 1.26usec                                                  </span></p>
          <p><b>Reset: </b>hex:0xc5;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_95E50581ADDA129E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002f8</span> Register(32 bit) txpllcfgloader_kvcc1_dmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::KVCC1</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::KVCC1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702daf8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000ef200</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="9">cfg_kvcc_max_code_limit_dmode</td>
        <td class="fldnorm" colspan="1">cfg_kvcc_ldo_offset_en_val_dmode</td>
        <td class="fldnorm" colspan="1">cfg_kvcc_ldo_offset_en_ovrd_dmode</td>
        <td class="fldnorm" colspan="9">cfg_kvcc_code_val_dmode</td>
        <td class="fldnorm" colspan="1">cfg_kvcc_code_ovrd_dmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_max_code_limit_dmode</span><br/>
          <span class="sdescdet">cfg_kvcc_max_code_limit_dmode[20:12]</span><br/>
          <span class="ldescdet">While cfg_full_range_kvcc_sel = 0, define the max value for 2f0 code.                         Common: 0x7F (127)                         Lane: 0x4F (79)                         </span></p>
          <p><b>Reset: </b>hex:0x0ef;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_ldo_offset_en_val_dmode</span><br/>
          <span class="sdescdet">cfg_kvcc_ldo_offset_en_val_dmode[11:11]</span><br/>
          <span class="ldescdet">When kvcc_ldo_offset_en_ovrd=1                         0 - doesn&amp;#39;t inject an offset to LDO                         1 - injects an offset to LDO in magnitude as configured by kvcccalib_ldo_offset                                                   </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_ldo_offset_en_ovrd_dmode</span><br/>
          <span class="sdescdet">cfg_kvcc_ldo_offset_en_ovrd_dmode[10:10]</span><br/>
          <span class="ldescdet">Takes control over internal Kvcc FSM for manually injecting an offset to LDO (for letting FW calibrate Kvcc).                                                  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_code_val_dmode</span><br/>
          <span class="sdescdet">cfg_kvcc_code_val_dmode[9:1]</span><br/>
          <span class="ldescdet">DCO notch filter override value (binary, before therm decoder).                         </span></p>
          <p><b>Reset: </b>hex:0x100;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_code_ovrd_dmode</span><br/>
          <span class="sdescdet">cfg_kvcc_code_ovrd_dmode[0:0]</span><br/>
          <span class="ldescdet">DCO notch filter override enable                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_89917BE5C4FD4A7D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002fc</span> Register(32 bit) txpllcfgloader_kvcc2_dmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::KVCC2</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::KVCC2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702dafc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000000a9</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="fldnorm" colspan="1">cfg_start_2f0_step_dmode</td>
        <td class="fldnorm" colspan="1">cfg_kvcc_adapt_by_fw_dmode</td>
        <td class="fldnorm" colspan="1">cfg_kvcc_adapt_chicken_bit_dmode</td>
        <td class="fldnorm" colspan="1">cfg_dfx_kvcc_adapt_dir_ovr_dmode</td>
        <td class="fldnorm" colspan="9">cfg_dfx_kvcc_adapt_val_ovr_dmode</td>
        <td class="fldnorm" colspan="1">cfg_dfx_kvcc_adapt_enable_ovr_dmode</td>
        <td class="fldnorm" colspan="1">cfg_dfx_kvcc_adapt_toggle_en_dmode</td>
        <td class="fldnorm" colspan="3">cfg_kvcc_adapt_step_dmode</td>
        <td class="fldnorm" colspan="3">cfg_kvcc_adapt_ctr_delay_dmode</td>
        <td class="fldnorm" colspan="2">cfg_kvcc_adapt_thr_dmode</td>
        <td class="fldnorm" colspan="2">cfg_kvcc_adapt_mode_dmode</td>
        <td class="fldnorm" colspan="1">cfg_kvcc_adapt_en_dmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_start_2f0_step_dmode</span><br/>
          <span class="sdescdet">cfg_start_2f0_step_dmode[25:25]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::KVCC2::cfg_start_2f0_step</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_adapt_by_fw_dmode</span><br/>
          <span class="sdescdet">cfg_kvcc_adapt_by_fw_dmode[24:24]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::KVCC2::cfg_kvcc_adapt_by_fw</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_adapt_chicken_bit_dmode</span><br/>
          <span class="sdescdet">cfg_kvcc_adapt_chicken_bit_dmode[23:23]</span><br/>
          <span class="ldescdet">Define the polarity of the kvcc adaptation.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_kvcc_adapt_dir_ovr_dmode</span><br/>
          <span class="sdescdet">cfg_dfx_kvcc_adapt_dir_ovr_dmode[22:22]</span><br/>
          <span class="ldescdet">In 2f0 dithering DFX modes, this bit does the following:                         toggle mode (cfg_dfx_kvcc_adapt_toggle_en=1):                         0 - 2f0 would ramp down and up repeatedly                         1 - 2f0 would ramp up and down repeatedly                                                  override mode (cfg_dfx_kvcc_adapt_enable_ovr=1):                         0 - 2f0 would dither between current code and current code -1                          1 - 2f0 would dither between current code and current code +1 </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_kvcc_adapt_val_ovr_dmode</span><br/>
          <span class="sdescdet">cfg_dfx_kvcc_adapt_val_ovr_dmode[21:13]</span><br/>
          <span class="ldescdet">2f0 dithering SD modulator override value (when cfg_dfx_kvcc_adapt_enable_ovr=1)</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_kvcc_adapt_enable_ovr_dmode</span><br/>
          <span class="sdescdet">cfg_dfx_kvcc_adapt_enable_ovr_dmode[12:12]</span><br/>
          <span class="ldescdet">Enables overriding code to 2f0 dithering SD modulator.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_kvcc_adapt_toggle_en_dmode</span><br/>
          <span class="sdescdet">cfg_dfx_kvcc_adapt_toggle_en_dmode[11:11]</span><br/>
          <span class="ldescdet">Enables a BIST to check 2f0 mechanism for temp tracking.                         When enabled, 2f0 dithering SD modulator code is ramped up and down continously.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_adapt_step_dmode</span><br/>
          <span class="sdescdet">cfg_kvcc_adapt_step_dmode[10:8]</span><br/>
          <span class="ldescdet">Sets step size of 2f0 SD modulator (2f0 dithering) ramp code increment.                         step = 2^(reg-9)                         Cycles to complete ramp = 2^(9-adapt_step+adapt_ctr_delay)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_adapt_ctr_delay_dmode</span><br/>
          <span class="sdescdet">cfg_kvcc_adapt_ctr_delay_dmode[7:5]</span><br/>
          <span class="ldescdet">Sets update rate of 2f0 SD modulator (2f0 dithering) ramp code increment.                         fbclk cycles = 2^reg</span></p>
          <p><b>Reset: </b>hex:0x5;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_adapt_thr_dmode</span><br/>
          <span class="sdescdet">cfg_kvcc_adapt_thr_dmode[4:3]</span><br/>
          <span class="ldescdet">Threshold for update the notch code.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_adapt_mode_dmode</span><br/>
          <span class="sdescdet">cfg_kvcc_adapt_mode_dmode[2:1]</span><br/>
          <span class="ldescdet">Defines kvcc adaptation mode.                         0(POR): full (dithering on all 2f0 bus between current and next)                         1: single cap 0 (dithering on dedicated capacitor - 1 lsb)                         2: single cap 1 (dithering on dedicated capacitor - 2 lsb)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_adapt_en_dmode</span><br/>
          <span class="sdescdet">cfg_kvcc_adapt_en_dmode[0:0]</span><br/>
          <span class="ldescdet">Kvcc on the fly adaptation enable.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0BDD3D2B721EA0A9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000300</span> Register(32 bit) txpllcfgloader_spare0_dmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::SPARE0</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::SPARE0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702db00</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffff800</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffff800</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="21">-</td>
        <td class="fldnorm" colspan="11">cfg_spare_dig2ana_dmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="21">-</td>
        <td class="accno" colspan="11">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[10:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_spare_dig2ana_dmode</span><br/>
          <span class="sdescdet">cfg_spare_dig2ana_dmode[10:0]</span><br/>
          <span class="ldescdet">Spare controls to analog block.                         [10:0] unused                                                  </span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_043442D14295C816" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000304</span> Register(32 bit) txpllcfgloader_spare1_dmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::SPARE1</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::SPARE1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702db04</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00001</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00001</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="20">cfg_spare_dig2wrap_dmode</td>
        <td class="fldgap" colspan="1">-</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="20">RW</td>
        <td class="fldgap" colspan="1">-</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_spare_dig2wrap_dmode</span><br/>
          <span class="sdescdet">cfg_spare_dig2wrap_dmode[20:1]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::SPARE1::cfg_spare_dig2wrap</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1D0C760DD11858EA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000308</span> Register(32 bit) txpllcfgloader_dco_swing0_dmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::DCO_SWING0</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702db08</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0022006d</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="2">cfg_ldodco_step_settle_timer_limit_dmode</td>
        <td class="fldnorm" colspan="1">cfg_ldodco_vref_ovrd_dmode</td>
        <td class="fldnorm" colspan="1">cfg_pksen_vref_ovrd_dmode</td>
        <td class="fldnorm" colspan="1">cfg_ldodco_adapt_en_dmode</td>
        <td class="fldnorm" colspan="1">cfg_pksen_comp_out_chicken_bit_dmode</td>
        <td class="fldnorm" colspan="3">cfg_pksen_settle_timer_limit_dmode</td>
        <td class="fldnorm" colspan="1">cfg_ldodco_step_chicken_bit_dmode</td>
        <td class="fldnorm" colspan="1">cfg_ldodco_step_dir_dmode</td>
        <td class="fldnorm" colspan="1">cfg_start_ldodco_step_dmode</td>
        <td class="fldnorm" colspan="1">cfg_start_pksen_read_dmode</td>
        <td class="fldnorm" colspan="1">cfg_dco_swing_by_fw_dmode</td>
        <td class="fldnorm" colspan="1">cfg_skip_dco_swing_sleep_sel_dmode</td>
        <td class="fldnorm" colspan="6">cfg_pksen_vref_target_dmode</td>
        <td class="fldnorm" colspan="1">cfg_dco_swing_vpeak_mode_dmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_step_settle_timer_limit_dmode</span><br/>
          <span class="sdescdet">cfg_ldodco_step_settle_timer_limit_dmode[21:20]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_ldodco_step_settle_timer_limit</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_vref_ovrd_dmode</span><br/>
          <span class="sdescdet">cfg_ldodco_vref_ovrd_dmode[19:19]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_ldodco_vref_ovrd</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_vref_ovrd_dmode</span><br/>
          <span class="sdescdet">cfg_pksen_vref_ovrd_dmode[18:18]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_pksen_vref_ovrd</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_adapt_en_dmode</span><br/>
          <span class="sdescdet">cfg_ldodco_adapt_en_dmode[17:17]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_ldodco_adapt_en</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_comp_out_chicken_bit_dmode</span><br/>
          <span class="sdescdet">cfg_pksen_comp_out_chicken_bit_dmode[16:16]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_pksen_comp_out_chicken_bit</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_settle_timer_limit_dmode</span><br/>
          <span class="sdescdet">cfg_pksen_settle_timer_limit_dmode[15:13]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_pksen_settle_timer_limit</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_step_chicken_bit_dmode</span><br/>
          <span class="sdescdet">cfg_ldodco_step_chicken_bit_dmode[12:12]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_ldodco_step_chicken_bit</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_step_dir_dmode</span><br/>
          <span class="sdescdet">cfg_ldodco_step_dir_dmode[11:11]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_ldodco_step_dir</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_start_ldodco_step_dmode</span><br/>
          <span class="sdescdet">cfg_start_ldodco_step_dmode[10:10]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_start_ldodco_step</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_start_pksen_read_dmode</span><br/>
          <span class="sdescdet">cfg_start_pksen_read_dmode[9:9]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_start_pksen_read</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dco_swing_by_fw_dmode</span><br/>
          <span class="sdescdet">cfg_dco_swing_by_fw_dmode[8:8]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_dco_swing_by_fw</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_skip_dco_swing_sleep_sel_dmode</span><br/>
          <span class="sdescdet">cfg_skip_dco_swing_sleep_sel_dmode[7:7]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_skip_dco_swing_sleep_sel</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_vref_target_dmode</span><br/>
          <span class="sdescdet">cfg_pksen_vref_target_dmode[6:1]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_pksen_vref_target</span></p>
          <p><b>Reset: </b>hex:0x36;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dco_swing_vpeak_mode_dmode</span><br/>
          <span class="sdescdet">cfg_dco_swing_vpeak_mode_dmode[0:0]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_dco_swing_vpeak_mode</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B2F9C9E3351C67D7" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000030c</span> Register(32 bit) txpllcfgloader_dco_swing1_dmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::DCO_SWING1</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702db0c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000005</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="9">cfg_dfx_ldodco_adapt_val_ovr_dmode</td>
        <td class="fldnorm" colspan="1">cfg_dfx_ldodco_adapt_enable_ovr_dmode</td>
        <td class="fldnorm" colspan="1">cfg_dfx_ldodco_adapt_dir_ovr_dmode</td>
        <td class="fldnorm" colspan="1">cfg_dfx_ldodco_adapt_toggle_en_dmode</td>
        <td class="fldnorm" colspan="3">cfg_ldodco_adapt_step_dmode</td>
        <td class="fldnorm" colspan="3">cfg_ldodco_adapt_ctr_delay_dmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_ldodco_adapt_val_ovr_dmode</span><br/>
          <span class="sdescdet">cfg_dfx_ldodco_adapt_val_ovr_dmode[17:9]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING1::cfg_dfx_ldodco_adapt_val_ovr</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_ldodco_adapt_enable_ovr_dmode</span><br/>
          <span class="sdescdet">cfg_dfx_ldodco_adapt_enable_ovr_dmode[8:8]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING1::cfg_dfx_ldodco_adapt_enable_ovr</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_ldodco_adapt_dir_ovr_dmode</span><br/>
          <span class="sdescdet">cfg_dfx_ldodco_adapt_dir_ovr_dmode[7:7]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING1::cfg_dfx_ldodco_adapt_dir_ovr</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_ldodco_adapt_toggle_en_dmode</span><br/>
          <span class="sdescdet">cfg_dfx_ldodco_adapt_toggle_en_dmode[6:6]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING1::cfg_dfx_ldodco_adapt_toggle_en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_adapt_step_dmode</span><br/>
          <span class="sdescdet">cfg_ldodco_adapt_step_dmode[5:3]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING1::cfg_ldodco_adapt_step</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_adapt_ctr_delay_dmode</span><br/>
          <span class="sdescdet">cfg_ldodco_adapt_ctr_delay_dmode[2:0]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING1::cfg_ldodco_adapt_ctr_delay</span></p>
          <p><b>Reset: </b>hex:0x5;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6C5D175BB14F0F9C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000310</span> Register(32 bit) txpllcfgloader_tdc4_dmode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::TDC4</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC4
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702db10</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0xcab6a27c</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">cfg_vtdc_plus2_thresh_dmode</td>
        <td class="fldnorm" colspan="8">cfg_vtdc_plus1_thresh_dmode</td>
        <td class="fldnorm" colspan="8">cfg_vtdc_minus1_thresh_dmode</td>
        <td class="fldnorm" colspan="8">cfg_vtdc_minus2_thresh_dmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_plus2_thresh_dmode</span><br/>
          <span class="sdescdet">cfg_vtdc_plus2_thresh_dmode[31:24]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC4::cfg_vtdc_plus2_thresh</span></p>
          <p><b>Reset: </b>hex:0xca;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_plus1_thresh_dmode</span><br/>
          <span class="sdescdet">cfg_vtdc_plus1_thresh_dmode[23:16]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC4::cfg_vtdc_plus1_thresh</span></p>
          <p><b>Reset: </b>hex:0xb6;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_minus1_thresh_dmode</span><br/>
          <span class="sdescdet">cfg_vtdc_minus1_thresh_dmode[15:8]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC4::cfg_vtdc_minus1_thresh</span></p>
          <p><b>Reset: </b>hex:0xa2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_minus2_thresh_dmode</span><br/>
          <span class="sdescdet">cfg_vtdc_minus2_thresh_dmode[7:0]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC4::cfg_vtdc_minus2_thresh</span></p>
          <p><b>Reset: </b>hex:0x7c;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_19D01AE86DDE50E9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000320</span> Register(32 bit) txpllcfgloader_div0_emode</span><br/>
      <span class="sdescdet">LCPLL_DIV0 Register</span><br/>
      <span class="ldescdet">LCPLL_DIV0 Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702db20</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">o_fbdiv_frac_emode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_fbdiv_frac_emode</span><br/>
          <span class="sdescdet">o_fbdiv_frac_emode[31:0]</span><br/>
          <span class="ldescdet">Feedback divider fractional ratio.                          Total ratio is:                         If cfg_dcodiv2_to_fbdiv_bypass=1 : (integer+fractional/2^32)                         otherwise : (integer+fractional/2^32) x 2                         </span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E122A554A3361CE4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000324</span> Register(32 bit) txpllcfgloader_div1_emode</span><br/>
      <span class="sdescdet">LCPLL_DIV1 Register</span><br/>
      <span class="ldescdet">LCPLL_DIV1 Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702db24</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00003050</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff800000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff800000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="fldnorm" colspan="1">cfg_lf_band_sel_emode</td>
        <td class="fldnorm" colspan="1">cfg_lf_band_inuse_emode</td>
        <td class="fldnorm" colspan="6">cfg_fracn_sd_step_emode</td>
        <td class="fldnorm" colspan="1">cfg_fracn_sd_step_en_emode</td>
        <td class="fldnorm" colspan="3">cfg_refclk_cnt_limit_emode</td>
        <td class="fldnorm" colspan="1">o_fracnen_h_emode</td>
        <td class="fldnorm" colspan="10">o_fbdiv_intgr_emode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="10">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_lf_band_sel_emode</span><br/>
          <span class="sdescdet">cfg_lf_band_sel_emode[22:22]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DIV1::cfg_lf_band_sel</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_lf_band_inuse_emode</span><br/>
          <span class="sdescdet">cfg_lf_band_inuse_emode[21:21]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DIV1::cfg_lf_band_inuse</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fracn_sd_step_emode</span><br/>
          <span class="sdescdet">cfg_fracn_sd_step_emode[20:15]</span><br/>
          <span class="ldescdet">Sets magnitude of step in fracN SD accumulator, which is added to the MSB of the SD bus.                         Each LSB here would shift PLL phase by 2xTdco/2^6                         </span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fracn_sd_step_en_emode</span><br/>
          <span class="sdescdet">cfg_fracn_sd_step_en_emode[14:14]</span><br/>
          <span class="ldescdet">Injects an impulse into fracN SD accumulator.                         This inject a step in the feed-forward offset and as a result would create a step on the PLL phase.                         This feature can be useful in case of coupling between PLLs that run at exact same frequency (both at fracN)                          </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_refclk_cnt_limit_emode</span><br/>
          <span class="sdescdet">cfg_refclk_cnt_limit_emode[13:11]</span><br/>
          <span class="ldescdet">Defines number of refclk cycles in frequency measurement during AFC calibration.                         Number of cycles = 2^reg                         For 156MHz clock and 12.5GHz DCO clock, HS counter (@Fdco/2) samples 40 cycles per refclk (=fbdiv_intgr).                         DTR step size is 20MHz, so to achieve accuracy of 5MHz, HS counter should reach 12.5G/5M=2500.                         Therefore refclk cycles = 2500/40=62.5, so 2^6 would be appropriate.                                                  use the following formula for other frequencies (Frefclk after prediv):                         cfg_refclk_cnt_limit = round(log2(2*Frefclk/5MHz))                         </span></p>
          <p><b>Reset: </b>hex:0x6;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_fracnen_h_emode</span><br/>
          <span class="sdescdet">o_fracnen_h_emode[10:10]</span><br/>
          <span class="ldescdet">Enables fractional ratio.                         Set this bit to 0 if fractional ratio is 0, else to 1.                         If this bit is 1 while fractional is 0 then fbclk to refclk phase won&amp;#39;t be deterministic.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_fbdiv_intgr_emode</span><br/>
          <span class="sdescdet">o_fbdiv_intgr_emode[9:0]</span><br/>
          <span class="ldescdet">Feedback divider integer ratio                         Total ratio is:                         If cfg_dcodiv2_to_fbdiv_bypass=1 : (integer+fractional/2^32)                         otherwise : (integer+fractional/2^32) x 2                         Default is 80 for main common PLL (refclk 156.25MHz and Fdco 12.5GHz)                         </span></p>
          <p><b>Reset: </b>hex:0x050;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_568B0FC256346DB8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000328</span> Register(32 bit) txpllcfgloader_adl0_emode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::ADL0</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::ADL0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702db28</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x01800007</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="9">cfg_adl_cap_ctrl_ovr_val_emode</td>
        <td class="fldnorm" colspan="1">cfg_adl_cap_ctrl_ovr_en_emode</td>
        <td class="fldnorm" colspan="1">cfg_adl_enable_ovr_val_emode</td>
        <td class="fldnorm" colspan="1">cfg_adl_enable_ovr_en_emode</td>
        <td class="fldnorm" colspan="8">cfg_adl_neg_offset_emode</td>
        <td class="fldnorm" colspan="8">cfg_adl_pos_offset_emode</td>
        <td class="fldnorm" colspan="3">cfg_adl_range_emode</td>
        <td class="fldnorm" colspan="1">cfg_adl_enable_emode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_cap_ctrl_ovr_val_emode</span><br/>
          <span class="sdescdet">cfg_adl_cap_ctrl_ovr_val_emode[31:23]</span><br/>
          <span class="ldescdet">Override value for cap_ctrl bus to ADL.</span></p>
          <p><b>Reset: </b>hex:0x003;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_cap_ctrl_ovr_en_emode</span><br/>
          <span class="sdescdet">cfg_adl_cap_ctrl_ovr_en_emode[22:22]</span><br/>
          <span class="ldescdet">Override enable for cfg_adl_cap_ctrl_ovr_val[8:0]</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_enable_ovr_val_emode</span><br/>
          <span class="sdescdet">cfg_adl_enable_ovr_val_emode[21:21]</span><br/>
          <span class="ldescdet">While adl_enable_ovr_en= 1.                         0 - force adl bypass.                         1 - force adl enable.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_enable_ovr_en_emode</span><br/>
          <span class="sdescdet">cfg_adl_enable_ovr_en_emode[20:20]</span><br/>
          <span class="ldescdet">adl bypass/enable force (see adl_enable_ovr_val).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_neg_offset_emode</span><br/>
          <span class="sdescdet">cfg_adl_neg_offset_emode[19:12]</span><br/>
          <span class="ldescdet">Negative ADL INL compensation.                         Each register bit corresponding to each cap_ctrl bus bit.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_pos_offset_emode</span><br/>
          <span class="sdescdet">cfg_adl_pos_offset_emode[11:4]</span><br/>
          <span class="ldescdet">Positive ADL INL compensation.                         Each register bit corresponding to each cap_ctrl bus bit.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_range_emode</span><br/>
          <span class="sdescdet">cfg_adl_range_emode[3:1]</span><br/>
          <span class="ldescdet">Configs ADL range to be used. The formula (prelay results, need to be updated):                         round((138.75 - 1.2e12/Fdco)/13.266) [Fdco in Hz]</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_enable_emode</span><br/>
          <span class="sdescdet">cfg_adl_enable_emode[0:0]</span><br/>
          <span class="ldescdet">Enable adaptive delay line in fracN mode (only when o_fracnen_h=1).                         While &amp;#39;1&amp;#39; it is also disable feed-forward cancellation.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B28FFE4BE3D1B5AE" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000032c</span> Register(32 bit) txpllcfgloader_adl1_emode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::ADL1</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::ADL1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702db2c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffc000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffc000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="18">-</td>
        <td class="fldnorm" colspan="5">cfg_adl_monitor_thr_emode</td>
        <td class="fldnorm" colspan="1">cfg_tdc_status_en_emode</td>
        <td class="fldnorm" colspan="8">cfg_adl_monitor_oct_sel_emode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="18">-</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[13:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_monitor_thr_emode</span><br/>
          <span class="sdescdet">cfg_adl_monitor_thr_emode[13:9]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ADL1::cfg_adl_monitor_thr</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_status_en_emode</span><br/>
          <span class="sdescdet">cfg_tdc_status_en_emode[8:8]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ADL1::cfg_tdc_status_en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_adl_monitor_oct_sel_emode</span><br/>
          <span class="sdescdet">cfg_adl_monitor_oct_sel_emode[7:0]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ADL1::cfg_adl_monitor_oct_sel</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E674184E7EC9323F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000330</span> Register(32 bit) txpllcfgloader_frac_lock0_emode</span><br/>
      <span class="sdescdet">LCPLL_FRAC_LOCK Register</span><br/>
      <span class="ldescdet">LCPLL_FRAC_LOCK Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702db30</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00002d0c</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="1">cfg_high_speed_sd_en_emode</td>
        <td class="fldnorm" colspan="1">cfg_sigma_delta2_sel_emode</td>
        <td class="fldnorm" colspan="5">o_dither_value_emode</td>
        <td class="fldnorm" colspan="1">o_fbdiv_strobe_h_emode</td>
        <td class="fldnorm" colspan="3">o_lock_criteria_emode</td>
        <td class="fldnorm" colspan="1">o_dcoditheren_h_emode</td>
        <td class="fldnorm" colspan="1">o_feedfwrdcal_pause_h_emode</td>
        <td class="fldnorm" colspan="1">o_feedfwrdcal_en_h_emode</td>
        <td class="fldnorm" colspan="8">o_feedfwrdgain_emode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_high_speed_sd_en_emode</span><br/>
          <span class="sdescdet">cfg_high_speed_sd_en_emode[21:21]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::FRAC_LOCK0::cfg_high_speed_sd_en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_sigma_delta2_sel_emode</span><br/>
          <span class="sdescdet">cfg_sigma_delta2_sel_emode[20:20]</span><br/>
          <span class="ldescdet">0 - Uses the first order sigma delta modulator for the feed forward cancellation mechanism.                         1 - Uses the second order sigma delta modulator for the feed forward cancellation mechanism. Note that in this mode the adaptive ffgain feature doesn&amp;#39;t work.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_dither_value_emode</span><br/>
          <span class="sdescdet">o_dither_value_emode[19:15]</span><br/>
          <span class="ldescdet">DCO Dither Override Value (in case o_dither_ovrd=1).                         5 MSB of the filter fractional code (rest 4 LSBs are set to 0).                         </span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_fbdiv_strobe_h_emode</span><br/>
          <span class="sdescdet">o_fbdiv_strobe_h_emode[14:14]</span><br/>
          <span class="ldescdet">Enables sampling feedback ratio (integer+fractional) into PLL logic.                         Before changing feedback ratio dynamically (while PLL is running), one should deassert this bit until new ratio is udpated in registers.                         This is to ensure safe and synchronoius update of ratio.                          The feedback ratio will propagate automatically into PLL logic while PLL is off until DCO settle state is done.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_lock_criteria_emode</span><br/>
          <span class="sdescdet">o_lock_criteria_emode[13:11]</span><br/>
          <span class="ldescdet">Phase lock indicator criteria. Asserted high when phase error is less than or equal to the threshold value for:                         000: 16 consecutive cycles                         001: 32 consecutive cycles                         010: 48 consecutive cycles                         011: 64 consecutive cycles                         100: 80 consecutive cycles                         101: 96 consecutive cycles                         110: 112 consecutive cycles                         111: 128 consecutive cycles                                                                                                    </span></p>
          <p><b>Reset: </b>hex:0x5;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_dcoditheren_h_emode</span><br/>
          <span class="sdescdet">o_dcoditheren_h_emode[10:10]</span><br/>
          <span class="ldescdet">DCO fine dithering enable signal.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_feedfwrdcal_pause_h_emode</span><br/>
          <span class="sdescdet">o_feedfwrdcal_pause_h_emode[9:9]</span><br/>
          <span class="ldescdet">This bit is for dynamically turning on and off feed forward gain adaptive mode.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_feedfwrdcal_en_h_emode</span><br/>
          <span class="sdescdet">o_feedfwrdcal_en_h_emode[8:8]</span><br/>
          <span class="ldescdet">Feedfward gain adaptive mode enable                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_feedfwrdgain_emode</span><br/>
          <span class="sdescdet">o_feedfwrdgain_emode[7:0]</span><br/>
          <span class="ldescdet">Feed-forward gain for fractional mode.                         When o_feedfwrdcal_en_h=0, this will determine the gain.                         When o_feedfwrdcal_en_h=1, this will determine initial value of the gain.                          Use the following formula:                         Full rate: o_feedfwrdgain = 1/(Fdco*tdc_fine_step)                         Half rate: o_feedfwrdgain = 2/(Fdco*tdc_fine_step)                         For franN mode, tdc_fine_step is 6.5psec.                                                                           </span></p>
          <p><b>Reset: </b>hex:0x0c;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2195A5C446487E53" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000334</span> Register(32 bit) txpllcfgloader_frac_lock1_emode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::FRAC_LOCK1</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::FRAC_LOCK1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702db34</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000045</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="3">cfg_fine_first_boost_repeat_emode</td>
        <td class="fldnorm" colspan="5">cfg_lock_thresh_emode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine_first_boost_repeat_emode</span><br/>
          <span class="sdescdet">cfg_fine_first_boost_repeat_emode[7:5]</span><br/>
          <span class="ldescdet">Determines the number of repetitions of the boost gain counter for the first stage of the fine boost.                         The number of overall repetitions is equal to cfg_fine_first_boost_repeat + 1                         Set this to non-zero when PLL needs to lock on SSC&amp;#39;ed refclk, to allow enough time for the boost to handle fast cap-swap.</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_lock_thresh_emode</span><br/>
          <span class="sdescdet">cfg_lock_thresh_emode[4:0]</span><br/>
          <span class="ldescdet">Phase lock detect threshold.                         The PLL will generate plllockout when the TDC phase error is within lockthresh                         for a number of cycles determined by o_lock_criteria.                         0 is forbidden value.</span></p>
          <p><b>Reset: </b>hex:0x05;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A1ADB0D30D2B985A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000338</span> Register(32 bit) txpllcfgloader_tdc0_emode</span><br/>
      <span class="sdescdet">LCPLL_TDC0 Register</span><br/>
      <span class="ldescdet">LCPLL_TDC0 Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702db38</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0f00033f</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="1">cfg_vtdc_offset_range_emode</td>
        <td class="fldnorm" colspan="1">cfg_force_vtdc_osc_emode</td>
        <td class="fldnorm" colspan="4">cfg_stdc_stddev_init_emode</td>
        <td class="fldnorm" colspan="1">cfg_tdc_bb_input_sel_emode</td>
        <td class="fldnorm" colspan="5">cfg_tdcpe_offset_emode</td>
        <td class="fldnorm" colspan="5">cfg_vtdc_fine_offset_ovrd_val_emode</td>
        <td class="fldnorm" colspan="1">cfg_vtdc_fine_offset_ovrd_emode</td>
        <td class="fldnorm" colspan="4">cfg_vtdc_offset_timer_limit_emode</td>
        <td class="fldnorm" colspan="1">cfg_vtdc_fine_offset_chiken_bit_emode</td>
        <td class="fldnorm" colspan="1">cfg_vtdc_plus_stdc_emode</td>
        <td class="fldnorm" colspan="1">cfg_vtdc_offset_calib_en_emode</td>
        <td class="fldnorm" colspan="1">cfg_vtdc_fast_sel_emode</td>
        <td class="fldnorm" colspan="4">cfg_vtdc_refclk_cnt_limit_emode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_offset_range_emode</span><br/>
          <span class="sdescdet">cfg_vtdc_offset_range_emode[29:29]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC0::cfg_vtdc_offset_range</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_force_vtdc_osc_emode</span><br/>
          <span class="sdescdet">cfg_force_vtdc_osc_emode[28:28]</span><br/>
          <span class="ldescdet">Forces VTDC to RO mode</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_stddev_init_emode</span><br/>
          <span class="sdescdet">cfg_stdc_stddev_init_emode[27:24]</span><br/>
          <span class="ldescdet">Initial value for stddev control bus before STDC calibration.</span></p>
          <p><b>Reset: </b>hex:0xf;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_bb_input_sel_emode</span><br/>
          <span class="sdescdet">cfg_tdc_bb_input_sel_emode[23:23]</span><br/>
          <span class="ldescdet">1&amp;#39;b0 - Uses bb TDC signal from analog                         1&amp;#39;b1 - Uses MSB of tdceff signal as bb TDC input signal (TDC sign bit)                                                                           </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdcpe_offset_emode</span><br/>
          <span class="sdescdet">cfg_tdcpe_offset_emode[22:18]</span><br/>
          <span class="ldescdet">Adding offset to 2&amp;#39;s comp tdc value (integer signed)                                                                           </span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_fine_offset_ovrd_val_emode</span><br/>
          <span class="sdescdet">cfg_vtdc_fine_offset_ovrd_val_emode[17:13]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC0::cfg_vtdc_fine_offset_ovrd_val</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_fine_offset_ovrd_emode</span><br/>
          <span class="sdescdet">cfg_vtdc_fine_offset_ovrd_emode[12:12]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC0::cfg_vtdc_fine_offset_ovrd</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_offset_timer_limit_emode</span><br/>
          <span class="sdescdet">cfg_vtdc_offset_timer_limit_emode[11:8]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC0::cfg_vtdc_offset_timer_limit</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_fine_offset_chiken_bit_emode</span><br/>
          <span class="sdescdet">cfg_vtdc_fine_offset_chiken_bit_emode[7:7]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC0::cfg_vtdc_fine_offset_chiken_bit</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_plus_stdc_emode</span><br/>
          <span class="sdescdet">cfg_vtdc_plus_stdc_emode[6:6]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC0::cfg_vtdc_plus_stdc</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_offset_calib_en_emode</span><br/>
          <span class="sdescdet">cfg_vtdc_offset_calib_en_emode[5:5]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC0::cfg_vtdc_offset_calib_en</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_fast_sel_emode</span><br/>
          <span class="sdescdet">cfg_vtdc_fast_sel_emode[4:4]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC0::cfg_vtdc_fast_sel</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_refclk_cnt_limit_emode</span><br/>
          <span class="sdescdet">cfg_vtdc_refclk_cnt_limit_emode[3:0]</span><br/>
          <span class="ldescdet">Number of reference clock cycles used in TDC clock calibration                         </span></p>
          <p><b>Reset: </b>hex:0xf;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5533211043E8711A" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000033c</span> Register(32 bit) txpllcfgloader_tdc1_emode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::TDC1</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702db3c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x001e80aa</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xe0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xe0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="6">cfg_tdc_histogram_value_emode</td>
        <td class="fldnorm" colspan="1">cfg_tdc_histogram_mode_emode</td>
        <td class="fldnorm" colspan="1">cfg_tdc_status_mode_emode</td>
        <td class="fldnorm" colspan="1">cfg_stdc_samp_bypass_emode</td>
        <td class="fldnorm" colspan="1">cfg_tdc_samp_bypass_emode</td>
        <td class="fldnorm" colspan="1">cfg_stdc_ana_en_emode</td>
        <td class="fldnorm" colspan="1">cfg_vtdc_ana_en_emode</td>
        <td class="fldnorm" colspan="5">cfg_stdc_int_coeff_emode</td>
        <td class="fldnorm" colspan="5">cfg_stdc_prop_coeff_emode</td>
        <td class="fldnorm" colspan="1">cfg_select_stdc_dfx_emode</td>
        <td class="fldnorm" colspan="1">cfg_select_stdc_filter_emode</td>
        <td class="fldnorm" colspan="2">cfg_tdc_ladder_min_emode</td>
        <td class="fldnorm" colspan="2">cfg_tdc_ladder_max_emode</td>
        <td class="fldnorm" colspan="1">cfg_pe_disable_emode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[28:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_histogram_value_emode</span><br/>
          <span class="sdescdet">cfg_tdc_histogram_value_emode[28:23]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC1::cfg_tdc_histogram_value</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_histogram_mode_emode</span><br/>
          <span class="sdescdet">cfg_tdc_histogram_mode_emode[22:22]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC1::cfg_tdc_histogram_mode</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_status_mode_emode</span><br/>
          <span class="sdescdet">cfg_tdc_status_mode_emode[21:21]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC1::cfg_tdc_status_mode</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_samp_bypass_emode</span><br/>
          <span class="sdescdet">cfg_stdc_samp_bypass_emode[20:20]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC1::cfg_stdc_samp_bypass</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_samp_bypass_emode</span><br/>
          <span class="sdescdet">cfg_tdc_samp_bypass_emode[19:19]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC1::cfg_tdc_samp_bypass</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_ana_en_emode</span><br/>
          <span class="sdescdet">cfg_stdc_ana_en_emode[18:18]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC1::cfg_stdc_ana_en</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_ana_en_emode</span><br/>
          <span class="sdescdet">cfg_vtdc_ana_en_emode[17:17]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC1::cfg_vtdc_ana_en</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_int_coeff_emode</span><br/>
          <span class="sdescdet">cfg_stdc_int_coeff_emode[16:12]</span><br/>
          <span class="ldescdet">Fine Ki = 2^(-reg) to be used with STDC                         </span></p>
          <p><b>Reset: </b>hex:0x08;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_prop_coeff_emode</span><br/>
          <span class="sdescdet">cfg_stdc_prop_coeff_emode[11:7]</span><br/>
          <span class="ldescdet">Fine Kp = 2^(-reg) to be used with STDC (signed value) </span></p>
          <p><b>Reset: </b>hex:0x01;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_select_stdc_dfx_emode</span><br/>
          <span class="sdescdet">cfg_select_stdc_dfx_emode[6:6]</span><br/>
          <span class="ldescdet">Select STDC output to DFX path (PE min/max, raw lock, VISA, RO reg)                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_select_stdc_filter_emode</span><br/>
          <span class="sdescdet">cfg_select_stdc_filter_emode[5:5]</span><br/>
          <span class="ldescdet">Select STDC output to filter.                         Will select only after FSM enables.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_ladder_min_emode</span><br/>
          <span class="sdescdet">cfg_tdc_ladder_min_emode[4:3]</span><br/>
          <span class="ldescdet">Min trim ladder code value alowed during lock adquisition.                                                                           </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_ladder_max_emode</span><br/>
          <span class="sdescdet">cfg_tdc_ladder_max_emode[2:1]</span><br/>
          <span class="ldescdet">Max trim ladder code value alowed during lock adquisition.                                                                                                    </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pe_disable_emode</span><br/>
          <span class="sdescdet">cfg_pe_disable_emode[0:0]</span><br/>
          <span class="ldescdet">Force values of 0 on TDC output.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7D451C5E8BA4A985" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000340</span> Register(32 bit) txpllcfgloader_tdc2_emode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::TDC2</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702db40</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x002483ef</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="5">cfg_stdcpe_offset_emode</td>
        <td class="fldnorm" colspan="1">cfg_stdc_osc_div4_emode</td>
        <td class="fldnorm" colspan="1">cfg_stdc_stddev_ovrd_en_emode</td>
        <td class="fldnorm" colspan="1">cfg_force_stdc_osc_emode</td>
        <td class="fldnorm" colspan="1">cfg_stdc_bias_en_emode</td>
        <td class="fldnorm" colspan="2">cfg_kpki_compensate_val_emode</td>
        <td class="fldnorm" colspan="2">cfg_tdc_trim_val_emode</td>
        <td class="fldnorm" colspan="1">cfg_tdc_trim_ovrd_emode</td>
        <td class="fldnorm" colspan="6">cfg_tdc_adaptive_max_count_emode</td>
        <td class="fldnorm" colspan="5">cfg_tdc_adaptive_win_out_emode</td>
        <td class="fldnorm" colspan="5">cfg_tdc_adaptive_win_in_emode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdcpe_offset_emode</span><br/>
          <span class="sdescdet">cfg_stdcpe_offset_emode[29:25]</span><br/>
          <span class="ldescdet">Adding offset to 2&amp;#39;s comp stdc value (integer signed)                         </span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_osc_div4_emode</span><br/>
          <span class="sdescdet">cfg_stdc_osc_div4_emode[24:24]</span><br/>
          <span class="ldescdet">Enables internal STDC divider for internal oscilator output.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_stddev_ovrd_en_emode</span><br/>
          <span class="sdescdet">cfg_stdc_stddev_ovrd_en_emode[23:23]</span><br/>
          <span class="ldescdet">Enables override for stddev control bus.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_force_stdc_osc_emode</span><br/>
          <span class="sdescdet">cfg_force_stdc_osc_emode[22:22]</span><br/>
          <span class="ldescdet">Forces internal STDC oscilator to enable.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_bias_en_emode</span><br/>
          <span class="sdescdet">cfg_stdc_bias_en_emode[21:21]</span><br/>
          <span class="ldescdet">Enables internal STDC bias.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kpki_compensate_val_emode</span><br/>
          <span class="sdescdet">cfg_kpki_compensate_val_emode[20:19]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC2::cfg_kpki_compensate_val</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_trim_val_emode</span><br/>
          <span class="sdescdet">cfg_tdc_trim_val_emode[18:17]</span><br/>
          <span class="ldescdet">tdc chain trim ovrd value                                                  </span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_trim_ovrd_emode</span><br/>
          <span class="sdescdet">cfg_tdc_trim_ovrd_emode[16:16]</span><br/>
          <span class="ldescdet">tdc chain trim ovrd enable                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_adaptive_max_count_emode</span><br/>
          <span class="sdescdet">cfg_tdc_adaptive_max_count_emode[15:10]</span><br/>
          <span class="ldescdet">Defines the number of cycles for time window of TDC ladder adaptive switching                         </span></p>
          <p><b>Reset: </b>hex:0x20;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_adaptive_win_out_emode</span><br/>
          <span class="sdescdet">cfg_tdc_adaptive_win_out_emode[9:5]</span><br/>
          <span class="ldescdet">TDC code threshold to switch ladder with lower resolution.                         </span></p>
          <p><b>Reset: </b>hex:0x1f;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdc_adaptive_win_in_emode</span><br/>
          <span class="sdescdet">cfg_tdc_adaptive_win_in_emode[4:0]</span><br/>
          <span class="ldescdet">TDC code threshold to switch ladder with higher resolution.                         Need to be below that value during cfg_tdc_adaptive_max_count cycle time window                         </span></p>
          <p><b>Reset: </b>hex:0x0f;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4B9B766B73C5F755" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000344</span> Register(32 bit) txpllcfgloader_tdc3_emode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::TDC3</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC3
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702db44</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000003a3</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffc00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffc00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="fldnorm" colspan="2">cfg_stdc_cnt_limit_emode</td>
        <td class="fldnorm" colspan="8">cfg_stdc_target_cnt_emode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[09:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_cnt_limit_emode</span><br/>
          <span class="sdescdet">cfg_stdc_cnt_limit_emode[9:8]</span><br/>
          <span class="ldescdet">Number of cycles to count STDC oscilator edges during calibration.                         Value = 2^(2 + reg)</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stdc_target_cnt_emode</span><br/>
          <span class="sdescdet">cfg_stdc_target_cnt_emode[7:0]</span><br/>
          <span class="ldescdet">Calibration target for STDC oscilator during calibration.                         The formula: int(2^(2 + cfg_stdc_cnt_limit)*(3e9/Frefclk))</span></p>
          <p><b>Reset: </b>hex:0xa3;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9825889CCAAD7BFF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000348</span> Register(32 bit) txpllcfgloader_tap_ovrd_emode</span><br/>
      <span class="sdescdet">LCPLL_TAP_OVRD Register</span><br/>
      <span class="ldescdet">LCPLL_TAP_OVRD Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702db48</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="fldnorm" colspan="1">o_dfx_tdc_disable_emode</td>
        <td class="fldnorm" colspan="1">cfg_ldodco_en_ovrd_val_emode</td>
        <td class="fldnorm" colspan="1">cfg_ldodco_en_ovrd_emode</td>
        <td class="fldnorm" colspan="1">cfg_ldoclk_en_ovrd_val_emode</td>
        <td class="fldnorm" colspan="1">cfg_ldoclk_en_ovrd_emode</td>
        <td class="fldnorm" colspan="1">cfg_ldo_bias_en_ovrd_val_emode</td>
        <td class="fldnorm" colspan="1">cfg_ldo_bias_en_ovrd_emode</td>
        <td class="fldnorm" colspan="1">cfg_vrefgen_en_ovrd_val_emode</td>
        <td class="fldnorm" colspan="1">cfg_vrefgen_en_ovrd_emode</td>
        <td class="fldnorm" colspan="1">cfg_ldo_enable_emode</td>
        <td class="fldnorm" colspan="1">cfg_pll_en_mode_ctrl_emode</td>
        <td class="fldnorm" colspan="1">cfg_pll_enable_emode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_dfx_tdc_disable_emode</span><br/>
          <span class="sdescdet">o_dfx_tdc_disable_emode[11:11]</span><br/>
          <span class="ldescdet">Set to turn off TDC. Mainly to study impact of TDC self noise on PLL jitter                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_en_ovrd_val_emode</span><br/>
          <span class="sdescdet">cfg_ldodco_en_ovrd_val_emode[10:10]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TAP_OVRD::cfg_ldodco_en_ovrd_val</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_en_ovrd_emode</span><br/>
          <span class="sdescdet">cfg_ldodco_en_ovrd_emode[9:9]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TAP_OVRD::cfg_ldodco_en_ovrd</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldoclk_en_ovrd_val_emode</span><br/>
          <span class="sdescdet">cfg_ldoclk_en_ovrd_val_emode[8:8]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TAP_OVRD::cfg_ldoclk_en_ovrd_val</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldoclk_en_ovrd_emode</span><br/>
          <span class="sdescdet">cfg_ldoclk_en_ovrd_emode[7:7]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TAP_OVRD::cfg_ldoclk_en_ovrd</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_bias_en_ovrd_val_emode</span><br/>
          <span class="sdescdet">cfg_ldo_bias_en_ovrd_val_emode[6:6]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TAP_OVRD::cfg_ldo_bias_en_ovrd_val</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_bias_en_ovrd_emode</span><br/>
          <span class="sdescdet">cfg_ldo_bias_en_ovrd_emode[5:5]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TAP_OVRD::cfg_ldo_bias_en_ovrd</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vrefgen_en_ovrd_val_emode</span><br/>
          <span class="sdescdet">cfg_vrefgen_en_ovrd_val_emode[4:4]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TAP_OVRD::cfg_vrefgen_en_ovrd_val</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vrefgen_en_ovrd_emode</span><br/>
          <span class="sdescdet">cfg_vrefgen_en_ovrd_emode[3:3]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TAP_OVRD::cfg_vrefgen_en_ovrd</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_enable_emode</span><br/>
          <span class="sdescdet">cfg_ldo_enable_emode[2:2]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TAP_OVRD::cfg_ldo_enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pll_en_mode_ctrl_emode</span><br/>
          <span class="sdescdet">cfg_pll_en_mode_ctrl_emode[1:1]</span><br/>
          <span class="ldescdet">Effective PLL enable:                         0 - Enable signal from PLL interface                         1 - Enable signal from PLL register</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pll_enable_emode</span><br/>
          <span class="sdescdet">cfg_pll_enable_emode[0:0]</span><br/>
          <span class="ldescdet">Replaces direct pin of PLL enable signal (in case cfg_pll_en_mode_ctrl = 1).                                                                                                    </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CB5DD953B781230C" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000034c</span> Register(32 bit) txpllcfgloader_dfx_dco_emode</span><br/>
      <span class="sdescdet">LCPLL_DFX_DCO Register</span><br/>
      <span class="ldescdet">LCPLL_DFX_DCO Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702db4c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="1">cfg_capture_filter_emode</td>
        <td class="fldnorm" colspan="9">o_dcocoarse_emode</td>
        <td class="fldnorm" colspan="8">o_dcofine_emode</td>
        <td class="fldnorm" colspan="1">o_dcocoarse_ovrd_h_emode</td>
        <td class="fldnorm" colspan="2">o_dcofinedftsel_emode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_capture_filter_emode</span><br/>
          <span class="sdescdet">cfg_capture_filter_emode[20:20]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DFX_DCO::cfg_capture_filter</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_dcocoarse_emode</span><br/>
          <span class="sdescdet">o_dcocoarse_emode[19:11]</span><br/>
          <span class="ldescdet">AFC override value (when o_dcocoarse_ovrd_h=1).                         Valid range 0 to 319.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_dcofine_emode</span><br/>
          <span class="sdescdet">o_dcofine_emode[10:3]</span><br/>
          <span class="ldescdet">Fine override value (when o_dcofinedftsel = 01).                         Valid range 0 to 254.                         </span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_dcocoarse_ovrd_h_emode</span><br/>
          <span class="sdescdet">o_dcocoarse_ovrd_h_emode[2:2]</span><br/>
          <span class="ldescdet">DCO coarse frequency override signal:                         0: DCO coarse tuning is set by AFC state machine                         1: DCO coarse frequency value is set by o_dcocoarse                          </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_dcofinedftsel_emode</span><br/>
          <span class="sdescdet">o_dcofinedftsel_emode[1:0]</span><br/>
          <span class="ldescdet">DCO fine frequency and dco dither override:                         00: DCO fine tuning is set by PLL closed loop .                         01: DCO fine frequency value is set by o_dcofine and DCO dither value is set by o_dither_value.                         10: Internal SAW tooth pattern on fine integer code (while frac=0). Code increments every fbclk cycle.                         11: Reserved.                                                  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B41043E25CA40974" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000350</span> Register(32 bit) txpllcfgloader_dfx_tdc_cro_emode</span><br/>
      <span class="sdescdet">LCPLL_DFX_TDC_CRO Register</span><br/>
      <span class="ldescdet">LCPLL_DFX_TDC_CRO Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702db50</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000001c</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffe0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffe0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="27">-</td>
        <td class="fldnorm" colspan="4">cfg_dft_timer_limit_emode</td>
        <td class="fldnorm" colspan="1">cfg_dft_cnt_restart_emode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="27">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[04:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dft_timer_limit_emode</span><br/>
          <span class="sdescdet">cfg_dft_timer_limit_emode[4:1]</span><br/>
          <span class="ldescdet">While cfg_dfx_disable_dft_timer_ovrd_val=0 define the window time of the dft measurement. (2^6 +reg [ref_clk cycles])</span></p>
          <p><b>Reset: </b>hex:0xe;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dft_cnt_restart_emode</span><br/>
          <span class="sdescdet">cfg_dft_cnt_restart_emode[0:0]</span><br/>
          <span class="ldescdet">Clears min/max measurements and restarts dft counter                                                  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_78EA00A073455217" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000354</span> Register(32 bit) txpllcfgloader_visa_ctrl_emode</span><br/>
      <span class="sdescdet">LCPLL_VISA_CTRL Register</span><br/>
      <span class="ldescdet">LCPLL_VISA_CTRL Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702db54</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">cfg_visa_ctrl_emode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_visa_ctrl_emode</span><br/>
          <span class="sdescdet">cfg_visa_ctrl_emode[31:0]</span><br/>
          <span class="ldescdet">VISA control register                         [0] visa enable.                         [3:1] prbs mode (pattern gen)                         </span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F4134748C634B1C3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000358</span> Register(32 bit) txpllcfgloader_visa_lane0_sel_emode</span><br/>
      <span class="sdescdet">LCPLL_DFX_VISA_LANE0 Register</span><br/>
      <span class="ldescdet">LCPLL_DFX_VISA_LANE0 Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702db58</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">cfg_visa_lane0_sel_emode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_visa_lane0_sel_emode</span><br/>
          <span class="sdescdet">cfg_visa_lane0_sel_emode[31:0]</span><br/>
          <span class="ldescdet">Parallel VISA control for lane 0                         [7:0] byte select                         [15:8] clock select                         [16] clock bypass                         </span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6361E5C3B5DC92FA" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000035c</span> Register(32 bit) txpllcfgloader_visa_lane1_sel_emode</span><br/>
      <span class="sdescdet">LCPLL_DFX_VISA_LANE1 Register</span><br/>
      <span class="ldescdet">LCPLL_DFX_VISA_LANE1 Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702db5c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">cfg_visa_lane1_sel_emode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_visa_lane1_sel_emode</span><br/>
          <span class="sdescdet">cfg_visa_lane1_sel_emode[31:0]</span><br/>
          <span class="ldescdet">Parallel VISA control for lane 1                         [7:0] byte select                         [15:8] clock select                         [16] clock bypass                         </span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D9E04F0E92AC8749" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000360</span> Register(32 bit) txpllcfgloader_cntr_bist_settings_emode</span><br/>
      <span class="sdescdet">LCPLL_CNTR_BIST_SETTINGS Register</span><br/>
      <span class="ldescdet">LCPLL_CNTR_BIST_SETTINGS Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702db60</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00008b10</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="fldnorm" colspan="1">cfg_plllock_state_sel_emode</td>
        <td class="fldnorm" colspan="14">cfg_locktimer_maxcnt_emode</td>
        <td class="fldnorm" colspan="2">o_plllock_sel_emode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="14">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_plllock_state_sel_emode</span><br/>
          <span class="sdescdet">cfg_plllock_state_sel_emode[16:16]</span><br/>
          <span class="ldescdet">Selects when to enter &amp;#38;quot;locked state&amp;#38;quot; (which starts VREG tracking loop, DTR temp tracking, feed-forward gain adaptive loop and min/max capture):                         0: counter based lock                         1: Phase lock sticky high                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_locktimer_maxcnt_emode</span><br/>
          <span class="sdescdet">cfg_locktimer_maxcnt_emode[15:2]</span><br/>
          <span class="ldescdet">Counter target for counter based lock (o_plllock_sel=1,2) in refclk cycles.                         Starts counting after VREG &amp;#38; Kvcc calibration completed.                         Used also to check if raw phase lock asserted in time.                         Default is ~25us for refclk of 156.25MHz.                         </span></p>
          <p><b>Reset: </b>hex:0x22c4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">o_plllock_sel_emode</span><br/>
          <span class="sdescdet">o_plllock_sel_emode[1:0]</span><br/>
          <span class="ldescdet">Selects mode of lock indicator:                         00: Counter based lock                         01: Phase lock sticky high                         10: Boost done                         11: Counter based lock</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FDDB13A261FB67B8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000364</span> Register(32 bit) txpllcfgloader_calib0_emode</span><br/>
      <span class="sdescdet">LCPLL_CALIB0 Register</span><br/>
      <span class="ldescdet">LCPLL_CALIB0 Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702db64</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x801fdfd1</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="10">cfg_boostgain_maxcnt_emode</td>
        <td class="fldnorm" colspan="8">cfg_dcocoarse_ovrd_emode</td>
        <td class="fldnorm" colspan="1">cfg_dcocoarse_ovrden_emode</td>
        <td class="fldnorm" colspan="5">cfg_coarse_loop_gscale_cnt_max_emode</td>
        <td class="fldnorm" colspan="4">cfg_coarse_loop_gscale_min_emode</td>
        <td class="fldnorm" colspan="4">cfg_coarse_loop_gscale_max_emode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="10">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_boostgain_maxcnt_emode</span><br/>
          <span class="sdescdet">cfg_boostgain_maxcnt_emode[31:22]</span><br/>
          <span class="ldescdet">Duration (in fbclk cycles) of each gain in PLL boost, for both DTR and fine loops.                         </span></p>
          <p><b>Reset: </b>hex:0x200;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dcocoarse_ovrd_emode</span><br/>
          <span class="sdescdet">cfg_dcocoarse_ovrd_emode[21:14]</span><br/>
          <span class="ldescdet">DCO DTR FLL override value when dtr_ovrden=1.                                                  </span></p>
          <p><b>Reset: </b>hex:0x7f;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dcocoarse_ovrden_emode</span><br/>
          <span class="sdescdet">cfg_dcocoarse_ovrden_emode[13:13]</span><br/>
          <span class="ldescdet">DCO DTR FLL override enable. (DTR PLL would still work as usual)                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_coarse_loop_gscale_cnt_max_emode</span><br/>
          <span class="sdescdet">cfg_coarse_loop_gscale_cnt_max_emode[12:8]</span><br/>
          <span class="ldescdet">Duration (in refclk cycles) of each gain in DTR FLL.                         </span></p>
          <p><b>Reset: </b>hex:0x1f;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_coarse_loop_gscale_min_emode</span><br/>
          <span class="sdescdet">cfg_coarse_loop_gscale_min_emode[7:4]</span><br/>
          <span class="ldescdet">Final DTR FLL gain value (2&amp;#39;s complement, 2^gscale).                         </span></p>
          <p><b>Reset: </b>hex:0xd;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_coarse_loop_gscale_max_emode</span><br/>
          <span class="sdescdet">cfg_coarse_loop_gscale_max_emode[3:0]</span><br/>
          <span class="ldescdet">Initial DTR FLL gain value (2&amp;#39;s complement, 2^gscale).                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9DC6AE61EB6E581A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000368</span> Register(32 bit) txpllcfgloader_calib1_emode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::CALIB1</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::CALIB1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702db68</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x310420c7</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="5">cfg_fine_int_coeff_emode</td>
        <td class="fldnorm" colspan="4">cfg_fine_prop_coeff_emode</td>
        <td class="fldnorm" colspan="5">cfg_fine_int_coeff_boost_step_emode</td>
        <td class="fldnorm" colspan="4">cfg_fine_prop_coeff_boost_step_emode</td>
        <td class="fldnorm" colspan="1">cfg_sec_afc_calib_binary_emode</td>
        <td class="fldnorm" colspan="1">cfg_full_range_afc_sel_emode</td>
        <td class="fldnorm" colspan="1">cfg_boost_fine_const_zeta_emode</td>
        <td class="fldnorm" colspan="5">cfg_fine_int_coeff_boost_val_emode</td>
        <td class="fldnorm" colspan="4">cfg_fine_prop_coeff_boost_val_emode</td>
        <td class="fldnorm" colspan="1">cfg_filter_boostfade_fine_en_emode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine_int_coeff_emode</span><br/>
          <span class="sdescdet">cfg_fine_int_coeff_emode[30:26]</span><br/>
          <span class="ldescdet">Fine Ki = 2^(-reg)                         </span></p>
          <p><b>Reset: </b>hex:0x0c;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine_prop_coeff_emode</span><br/>
          <span class="sdescdet">cfg_fine_prop_coeff_emode[25:22]</span><br/>
          <span class="ldescdet">Fine Kp = 2^(-reg)                         </span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine_int_coeff_boost_step_emode</span><br/>
          <span class="sdescdet">cfg_fine_int_coeff_boost_step_emode[21:17]</span><br/>
          <span class="ldescdet">FINE PLL loop integral gain boosting decrement step size during gradual boost.                         </span></p>
          <p><b>Reset: </b>hex:0x02;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine_prop_coeff_boost_step_emode</span><br/>
          <span class="sdescdet">cfg_fine_prop_coeff_boost_step_emode[16:13]</span><br/>
          <span class="ldescdet">FINE PLL loop proportional gain boosting decrement step size during gradual boost.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_sec_afc_calib_binary_emode</span><br/>
          <span class="sdescdet">cfg_sec_afc_calib_binary_emode[12:12]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::CALIB1::cfg_sec_afc_calib_binary</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_full_range_afc_sel_emode</span><br/>
          <span class="sdescdet">cfg_full_range_afc_sel_emode[11:11]</span><br/>
          <span class="ldescdet">Limit AFC code.                         0 - Limit AFC code to max value of 319.                         1 - Full range AFC code (0 - 511).                                                  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_boost_fine_const_zeta_emode</span><br/>
          <span class="sdescdet">cfg_boost_fine_const_zeta_emode[10:10]</span><br/>
          <span class="ldescdet">Not needed. not validated                         If set to 1, FINE Ki boost value will be twice as big as the FINE Kp boost value.                         This will ensure that the zeta (damping factor) will remain constant during the boost phase.                         This mode can only be used in case the Kp boost is no larger than 3.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine_int_coeff_boost_val_emode</span><br/>
          <span class="sdescdet">cfg_fine_int_coeff_boost_val_emode[9:5]</span><br/>
          <span class="ldescdet">Fine PLL Ki boost. Unsigned value                                                  </span></p>
          <p><b>Reset: </b>hex:0x06;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine_prop_coeff_boost_val_emode</span><br/>
          <span class="sdescdet">cfg_fine_prop_coeff_boost_val_emode[4:1]</span><br/>
          <span class="ldescdet">Fine PLL Kp boost. Unsigned value                                                  </span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_filter_boostfade_fine_en_emode</span><br/>
          <span class="sdescdet">cfg_filter_boostfade_fine_en_emode[0:0]</span><br/>
          <span class="ldescdet">When 1, fine PLL boost will gradually lower to zero in steps of 1.                         When 0, fine PLL boost will change from initial boost to zero at once.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FE3A7258C62A068D" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000036c</span> Register(32 bit) txpllcfgloader_calib2_emode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::CALIB2</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::CALIB2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702db6c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00013812</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="4">cfg_scovrd_emode</td>
        <td class="fldnorm" colspan="1">cfg_scovrden_emode</td>
        <td class="fldnorm" colspan="8">cfg_refclk_cycles_per_1us_maxcnt_emode</td>
        <td class="fldnorm" colspan="4">cfg_gaincal_update_rate_emode</td>
        <td class="fldnorm" colspan="4">cfg_tdcbbpd_cnt_limit_emode</td>
        <td class="fldnorm" colspan="1">cfg_tdcbbpd_en_emode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_scovrd_emode</span><br/>
          <span class="sdescdet">cfg_scovrd_emode[21:18]</span><br/>
          <span class="ldescdet">Super coarse overwrite value.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_scovrden_emode</span><br/>
          <span class="sdescdet">cfg_scovrden_emode[17:17]</span><br/>
          <span class="ldescdet">Super coarse overwrite enable.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_refclk_cycles_per_1us_maxcnt_emode</span><br/>
          <span class="sdescdet">cfg_refclk_cycles_per_1us_maxcnt_emode[16:9]</span><br/>
          <span class="ldescdet">This signal defines the number of refclk cycles that fit in 1us.                         Used in VREG loop in steady-state, such that whenever DAC code is updated, we wait some time based on this counter before start sensing the comparator.                         Could be used potentially in the future for other timers as well.                         Use the following formula:                         Frefclk x 1usec                         </span></p>
          <p><b>Reset: </b>hex:0x9c;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_gaincal_update_rate_emode</span><br/>
          <span class="sdescdet">cfg_gaincal_update_rate_emode[8:5]</span><br/>
          <span class="ldescdet">This field sets the rate of adaptive feed-forward gain.                          Every time the modulated feedback divider ratio is 0.5 or more away from the target                          ratio (with frac code), the feed-forward gain loop checks the amount of change in                          TDC effective (after feed-forward cancelation) and based on the sign of that change                          it would increment/decrement the feed-forward gain.                          Then this register determines every how many adaptive-ffgain checks the gain will                          actually be updated. This technique could be useful if ratio is around 0.5, to avoid                          too frequent gain updates (which could cause stability problems in the loop).                          The adaptive ffgain loop will react every 2 ^ cfg_gaincal_update_rate gain checks                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdcbbpd_cnt_limit_emode</span><br/>
          <span class="sdescdet">cfg_tdcbbpd_cnt_limit_emode[4:1]</span><br/>
          <span class="ldescdet">Determines the number of refclk cycles from lock timer done until TDC turns into bang-bang mode: 2 ^ cfg_tdcbbpd_cnt_limit.                         </span></p>
          <p><b>Reset: </b>hex:0x9;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdcbbpd_en_emode</span><br/>
          <span class="sdescdet">cfg_tdcbbpd_en_emode[0:0]</span><br/>
          <span class="ldescdet">Switches TDC into bang-bang mode, based on timer (cfg_tdcbbpd_cnt_limit).                         If enabled, cfg_tdc_ladder_min register must be configured to 1 or greater.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_281C68F3A9D307EF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000370</span> Register(32 bit) txpllcfgloader_pll_fsm_control_emode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702db70</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000020e</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="1">cfg_stay_fine_fll_calib_emode</td>
        <td class="fldnorm" colspan="1">cfg_skip_fine_fll_calib_emode</td>
        <td class="fldnorm" colspan="1">cfg_stay_second_afc_calib_emode</td>
        <td class="fldnorm" colspan="1">cfg_skip_second_afc_calib_emode</td>
        <td class="fldnorm" colspan="1">cfg_stay_kvcc_calib_emode</td>
        <td class="fldnorm" colspan="1">cfg_skip_kvcc_calib_emode</td>
        <td class="fldnorm" colspan="1">cfg_stay_dco_swing_calib_emode</td>
        <td class="fldnorm" colspan="1">cfg_skip_dco_swing_calib_emode</td>
        <td class="fldnorm" colspan="1">cfg_stay_first_afc_calib_emode</td>
        <td class="fldnorm" colspan="1">cfg_skip_first_afc_calib_emode</td>
        <td class="fldnorm" colspan="1">cfg_stay_sc_calib_emode</td>
        <td class="fldnorm" colspan="1">cfg_skip_sc_calib_emode</td>
        <td class="fldnorm" colspan="1">cfg_stay_vtdc_calib_emode</td>
        <td class="fldnorm" colspan="1">cfg_skip_vtdc_calib_emode</td>
        <td class="fldnorm" colspan="1">cfg_stay_stdc_calib_emode</td>
        <td class="fldnorm" colspan="1">cfg_skip_stdc_calib_emode</td>
        <td class="fldnorm" colspan="4">cfg_dcosettle_time_emode</td>
        <td class="fldnorm" colspan="1">cfg_dcosettle_mode_emode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stay_fine_fll_calib_emode</span><br/>
          <span class="sdescdet">cfg_stay_fine_fll_calib_emode[20:20]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_stay_fine_fll_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_skip_fine_fll_calib_emode</span><br/>
          <span class="sdescdet">cfg_skip_fine_fll_calib_emode[19:19]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_skip_fine_fll_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stay_second_afc_calib_emode</span><br/>
          <span class="sdescdet">cfg_stay_second_afc_calib_emode[18:18]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_stay_second_afc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_skip_second_afc_calib_emode</span><br/>
          <span class="sdescdet">cfg_skip_second_afc_calib_emode[17:17]</span><br/>
          <span class="ldescdet">If set to 1, the PLL will only run one afc calibration before kvcc calibration                         If set to 0, the PLL will run the AFC calibration for the second time after kvcc calibration ends.                                                  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stay_kvcc_calib_emode</span><br/>
          <span class="sdescdet">cfg_stay_kvcc_calib_emode[16:16]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_stay_kvcc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_skip_kvcc_calib_emode</span><br/>
          <span class="sdescdet">cfg_skip_kvcc_calib_emode[15:15]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_skip_kvcc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stay_dco_swing_calib_emode</span><br/>
          <span class="sdescdet">cfg_stay_dco_swing_calib_emode[14:14]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_stay_dco_swing_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_skip_dco_swing_calib_emode</span><br/>
          <span class="sdescdet">cfg_skip_dco_swing_calib_emode[13:13]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_skip_dco_swing_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stay_first_afc_calib_emode</span><br/>
          <span class="sdescdet">cfg_stay_first_afc_calib_emode[12:12]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_stay_first_afc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_skip_first_afc_calib_emode</span><br/>
          <span class="sdescdet">cfg_skip_first_afc_calib_emode[11:11]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_skip_first_afc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stay_sc_calib_emode</span><br/>
          <span class="sdescdet">cfg_stay_sc_calib_emode[10:10]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_stay_sc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_skip_sc_calib_emode</span><br/>
          <span class="sdescdet">cfg_skip_sc_calib_emode[9:9]</span><br/>
          <span class="ldescdet">Skip the sc calib.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stay_vtdc_calib_emode</span><br/>
          <span class="sdescdet">cfg_stay_vtdc_calib_emode[8:8]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_stay_vtdc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_skip_vtdc_calib_emode</span><br/>
          <span class="sdescdet">cfg_skip_vtdc_calib_emode[7:7]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_skip_vtdc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_stay_stdc_calib_emode</span><br/>
          <span class="sdescdet">cfg_stay_stdc_calib_emode[6:6]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_stay_stdc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_skip_stdc_calib_emode</span><br/>
          <span class="sdescdet">cfg_skip_stdc_calib_emode[5:5]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::PLL_FSM_CONTROL::cfg_skip_stdc_calib</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dcosettle_time_emode</span><br/>
          <span class="sdescdet">cfg_dcosettle_time_emode[4:1]</span><br/>
          <span class="ldescdet">DCO settling time timer (cfg_dcosettle_mode=0).                         refclk cycles = 2^reg                                                  </span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dcosettle_mode_emode</span><br/>
          <span class="sdescdet">cfg_dcosettle_mode_emode[0:0]</span><br/>
          <span class="ldescdet">Settling time exit mode. VREG calibration and all rest of PLL FSM would start only after DCO has settle                         &amp;#39;1&amp;#39;: fbclk detected                         &amp;#39;0&amp;#39;: timer                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_94C3641B591388C6" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000374</span> Register(32 bit) txpllcfgloader_temp_tracking_emode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::TEMP_TRACKING</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::TEMP_TRACKING
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702db74</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000027</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">cfg_ssc_track_en_emode</td>
        <td class="fldnorm" colspan="6">cfg_fine2dtr_ratio_emode</td>
        <td class="fldnorm" colspan="1">cfg_temp_track_en_emode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ssc_track_en_emode</span><br/>
          <span class="sdescdet">cfg_ssc_track_en_emode[7:7]</span><br/>
          <span class="ldescdet">Set this to &amp;#39;1&amp;#39; for SSC&amp;#39;ed refclk to enable fast cap-swap during boost mode.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine2dtr_ratio_emode</span><br/>
          <span class="sdescdet">cfg_fine2dtr_ratio_emode[6:1]</span><br/>
          <span class="ldescdet">Sets the ratio between DTR cap and fine cap. Required for DTR temp tracking.                                                  </span></p>
          <p><b>Reset: </b>hex:0x13;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_temp_track_en_emode</span><br/>
          <span class="sdescdet">cfg_temp_track_en_emode[0:0]</span><br/>
          <span class="ldescdet">Enable signal for the FINE and DTR temperature tracking feature.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0BD71C84A91EDFA0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000378</span> Register(32 bit) txpllcfgloader_ana_control1_emode</span><br/>
      <span class="sdescdet">LCPLL_ANA_CONTROL Register</span><br/>
      <span class="ldescdet">LCPLL_ANA_CONTROL Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702db78</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000452</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf800e000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf800e000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="1">cfg_clk2postdiv_div2_sel_emode</td>
        <td class="fldnorm" colspan="1">cfg_hsmon1_40inv_en_emode</td>
        <td class="fldnorm" colspan="4">cfg_hsmon1_sel_emode</td>
        <td class="fldnorm" colspan="1">cfg_hsmon0_40inv_en_emode</td>
        <td class="fldnorm" colspan="4">cfg_hsmon0_sel_emode</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="1">cfg_dcodiv2_en_emode</td>
        <td class="fldnorm" colspan="1">cfg_fbdiv_enb_emode</td>
        <td class="fldnorm" colspan="1">cfg_refclk4lanediv_en_emode</td>
        <td class="fldnorm" colspan="4">cfg_prediv_ratio_emode</td>
        <td class="fldnorm" colspan="1">cfg_sd2f0_clk_sel_emode</td>
        <td class="fldnorm" colspan="3">cfg_sddiv_ratio_emode</td>
        <td class="fldnorm" colspan="1">cfg_sddiv_en_emode</td>
        <td class="fldnorm" colspan="1">cfg_pll_bypass_emode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_clk2postdiv_div2_sel_emode</span><br/>
          <span class="sdescdet">cfg_clk2postdiv_div2_sel_emode[26:26]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL1::cfg_clk2postdiv_div2_sel</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_hsmon1_40inv_en_emode</span><br/>
          <span class="sdescdet">cfg_hsmon1_40inv_en_emode[25:25]</span><br/>
          <span class="ldescdet">When 0, selected signal on hsmon1 is further delayed by 40 inverters.                         This is to analyze thermal noise and supply noise jitter                         Note that lately we found that this mode is set when this reg is set to 0 (rather than 1 as previously thought)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_hsmon1_sel_emode</span><br/>
          <span class="sdescdet">cfg_hsmon1_sel_emode[24:21]</span><br/>
          <span class="ldescdet">Select signal for obsmux1. Same signals as in obsmux0.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_hsmon0_40inv_en_emode</span><br/>
          <span class="sdescdet">cfg_hsmon0_40inv_en_emode[20:20]</span><br/>
          <span class="ldescdet">When 0, selected signal on hsmon0 is further delayed by 40 inverters.                         This is to analyze thermal noise and supply noise jitter                         Note that lately we found that this mode is set when this reg is set to 0 (rather than 1 as previously thought)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_hsmon0_sel_emode</span><br/>
          <span class="sdescdet">cfg_hsmon0_sel_emode[19:16]</span><br/>
          <span class="ldescdet">Select signal for obsmux0:                         0: vss                         1: iclk_int_refclk                         2: o_fbclk2obs_clk                         3: iclk_dco_divby2                         4: iclk_dco_divby5                         5: a2f_lv_0p9_2obs                         6: vss                         7: cbdiv56_lanediv32_clk                         8: clk_to_pcs40_clk                         9: clk_to_pcs33_34_clk                         A: o_sd_dtr_clk                         B: o_sd_fine_clk                         C: ock_a2f_lv_ldo                         D: otdc_calib_clk                         E: i_plllock                         F: i_visa8to1_2obs                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dcodiv2_en_emode</span><br/>
          <span class="sdescdet">cfg_dcodiv2_en_emode[12:12]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL1::cfg_dcodiv2_en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fbdiv_enb_emode</span><br/>
          <span class="sdescdet">cfg_fbdiv_enb_emode[11:11]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL1::cfg_fbdiv_enb</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_refclk4lanediv_en_emode</span><br/>
          <span class="sdescdet">cfg_refclk4lanediv_en_emode[10:10]</span><br/>
          <span class="ldescdet">Ungates dco/2 clock that goes into refclk156div post divider.                         1 - common PLL                         0 - lane PLL                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_prediv_ratio_emode</span><br/>
          <span class="sdescdet">cfg_prediv_ratio_emode[9:6]</span><br/>
          <span class="ldescdet">Refclk pre-divider ratio, from 1 to 5, relevant only to lane PLL where refclksel pin is tied to 0.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_sd2f0_clk_sel_emode</span><br/>
          <span class="sdescdet">cfg_sd2f0_clk_sel_emode[5:5]</span><br/>
          <span class="ldescdet">Sets DTR SD clock division ratio:                         0 - fine SD clock                         1 - fine SD clock further divided by 2                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_sddiv_ratio_emode</span><br/>
          <span class="sdescdet">cfg_sddiv_ratio_emode[4:2]</span><br/>
          <span class="ldescdet">Sets Fine and DTR SD clock division ratio, from 1 to 5. Input clock is dco/2 so possible ratios are 2,4,6,8,10.                         </span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_sddiv_en_emode</span><br/>
          <span class="sdescdet">cfg_sddiv_en_emode[1:1]</span><br/>
          <span class="ldescdet">Ungates dco/2 clock that goes into filter&amp;#39;s SD post divider.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pll_bypass_emode</span><br/>
          <span class="sdescdet">cfg_pll_bypass_emode[0:0]</span><br/>
          <span class="ldescdet">When 1, the following output clocks will drive out the input refclk (after prediv). Relevant to common PLL only.                         100MHz refclk                         156.25MHz refclk                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_458853A75BE5C1D1" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000037c</span> Register(32 bit) txpllcfgloader_ana_control2_emode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL2</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702db7c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000080a0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="1">cfg_pll_refclk_hsmode_sel_emode</td>
        <td class="fldnorm" colspan="3">cfg_hscntr_hsclk_sel_ovr_val_emode</td>
        <td class="fldnorm" colspan="1">cfg_hscntr_hsclk_sel_ovr_emode</td>
        <td class="fldnorm" colspan="1">cfg_dco_acbuf2tx_en_emode</td>
        <td class="fldnorm" colspan="1">cfg_bti_en_emode</td>
        <td class="fldnorm" colspan="1">cfg_a2f_ldo_dco_en_emode</td>
        <td class="fldnorm" colspan="1">cfg_a2f_clkunreg_en_emode</td>
        <td class="fldnorm" colspan="1">cfg_a2f_clkreg_en_emode</td>
        <td class="fldnorm" colspan="10">cfg_refclk4lane_divratio_emode</td>
        <td class="fldnorm" colspan="1">cfg_refclk_sel_emode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="10">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pll_refclk_hsmode_sel_emode</span><br/>
          <span class="sdescdet">cfg_pll_refclk_hsmode_sel_emode[20:20]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL2::cfg_pll_refclk_hsmode_sel</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_hscntr_hsclk_sel_ovr_val_emode</span><br/>
          <span class="sdescdet">cfg_hscntr_hsclk_sel_ovr_val_emode[19:17]</span><br/>
          <span class="ldescdet">High speed counter (hscnter) input.                         &amp;#39;0&amp;#39; - input from DCO/4 (default)                         &amp;#39;1&amp;#39; - A2F_ldo clock is routed to high speed counter, allowing measurement of A2F frequency in HVM (like in IDV)                         &amp;#39;2&amp;#39; - A2F_lv clock is routed to high speed counter, allowing measurement of A2F frequency in HVM (like in IDV)                         &amp;#39;3&amp;#39; - vss</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_hscntr_hsclk_sel_ovr_emode</span><br/>
          <span class="sdescdet">cfg_hscntr_hsclk_sel_ovr_emode[16:16]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL2::cfg_hscntr_hsclk_sel_ovr</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dco_acbuf2tx_en_emode</span><br/>
          <span class="sdescdet">cfg_dco_acbuf2tx_en_emode[15:15]</span><br/>
          <span class="ldescdet">Used as LDO enable.                         Gated by pll enable.                                                  </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_bti_en_emode</span><br/>
          <span class="sdescdet">cfg_bti_en_emode[14:14]</span><br/>
          <span class="ldescdet">BTI clock gate signal. By default, whenever PLL is off, BTI clock drives DCO clock distribution to prevent assymetric Aging. Setting this register to &amp;#39;1&amp;#39; will gate BTI clock.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_a2f_ldo_dco_en_emode</span><br/>
          <span class="sdescdet">cfg_a2f_ldo_dco_en_emode[13:13]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL2::cfg_a2f_ldo_dco_en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_a2f_clkunreg_en_emode</span><br/>
          <span class="sdescdet">cfg_a2f_clkunreg_en_emode[12:12]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL2::cfg_a2f_clkunreg_en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_a2f_clkreg_en_emode</span><br/>
          <span class="sdescdet">cfg_a2f_clkreg_en_emode[11:11]</span><br/>
          <span class="ldescdet">Enables A2F.                         A2F are used to measure internal supply noise.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_refclk4lane_divratio_emode</span><br/>
          <span class="sdescdet">cfg_refclk4lane_divratio_emode[10:1]</span><br/>
          <span class="ldescdet">Division ratio for refclk156 post divider (input clock is dco).                                                  </span></p>
          <p><b>Reset: </b>hex:0x050;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_refclk_sel_emode</span><br/>
          <span class="sdescdet">cfg_refclk_sel_emode[0:0]</span><br/>
          <span class="ldescdet">Relevant only if id_pll_refclksel[2:0] (on PLL interface) is set to 3&amp;#39;b0.                         Selects the refclk source for the PLL:                         3&amp;#39;h0 : vss                         3&amp;#39;h1 : ref_clk_1                         3&amp;#39;h2 : ref_clk_2                         3&amp;#39;h3 : ref_clk_3                         3&amp;#39;h4 : ref_clk_4                         3&amp;#39;h5 : ref_clk_5                         3&amp;#39;h6 : vss                         3&amp;#39;h7 : vss                                                                                                    </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7CB443B350F45F21" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000380</span> Register(32 bit) txpllcfgloader_ana_control3_emode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702db80</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00a00001</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="1">cfg_pksen_res_bypb_emode</td>
        <td class="fldnorm" colspan="1">cfg_ldo_pksen_byp_emode</td>
        <td class="fldnorm" colspan="6">cfg_pksen_vref_sel_emode</td>
        <td class="fldnorm" colspan="6">cfg_pksen_comp_vref_val_emode</td>
        <td class="fldnorm" colspan="2">cfg_pksen_comp_inp_sel_emode</td>
        <td class="fldnorm" colspan="2">cfg_pksen_comp_inn_sel_emode</td>
        <td class="fldnorm" colspan="1">cfg_pksen_comp_en_emode</td>
        <td class="fldnorm" colspan="4">cfg_pksen_comp_emode</td>
        <td class="fldnorm" colspan="1">cfg_pksen_en_emode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_res_bypb_emode</span><br/>
          <span class="sdescdet">cfg_pksen_res_bypb_emode[23:23]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3::cfg_pksen_res_bypb</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_pksen_byp_emode</span><br/>
          <span class="sdescdet">cfg_ldo_pksen_byp_emode[22:22]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3::cfg_ldo_pksen_byp</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_vref_sel_emode</span><br/>
          <span class="sdescdet">cfg_pksen_vref_sel_emode[21:16]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3::cfg_pksen_vref_sel</span></p>
          <p><b>Reset: </b>hex:0x20;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_comp_vref_val_emode</span><br/>
          <span class="sdescdet">cfg_pksen_comp_vref_val_emode[15:10]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3::cfg_pksen_comp_vref_val</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_comp_inp_sel_emode</span><br/>
          <span class="sdescdet">cfg_pksen_comp_inp_sel_emode[9:8]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3::cfg_pksen_comp_inp_sel</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_comp_inn_sel_emode</span><br/>
          <span class="sdescdet">cfg_pksen_comp_inn_sel_emode[7:6]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3::cfg_pksen_comp_inn_sel</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_comp_en_emode</span><br/>
          <span class="sdescdet">cfg_pksen_comp_en_emode[5:5]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3::cfg_pksen_comp_en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_comp_emode</span><br/>
          <span class="sdescdet">cfg_pksen_comp_emode[4:1]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3::cfg_pksen_comp</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_en_emode</span><br/>
          <span class="sdescdet">cfg_pksen_en_emode[0:0]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::ANA_CONTROL3::cfg_pksen_en</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_152E4D7FB51B7E07" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000384</span> Register(32 bit) txpllcfgloader_dfx0_emode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::DFX0</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::DFX0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702db84</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00040000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="fldnorm" colspan="1">cfg_dpso_bypass_mode_emode</td>
        <td class="fldnorm" colspan="1">cfg_dfx_disable_dft_timer_ovrd_en_emode</td>
        <td class="fldnorm" colspan="1">cfg_dfx_disable_dft_timer_ovrd_val_emode</td>
        <td class="fldnorm" colspan="5">cfg_dfx_feedfwrdphase_ovr_val_emode</td>
        <td class="fldnorm" colspan="1">cfg_dfx_feedfwrd_offset_ovr_en_emode</td>
        <td class="fldnorm" colspan="3">cfg_visa8to1_2obs_sel_emode</td>
        <td class="fldnorm" colspan="4">cfg_modulation_toggle_delay_emode</td>
        <td class="fldnorm" colspan="1">cfg_ldo_modulation_en_emode</td>
        <td class="fldnorm" colspan="1">cfg_tdcpe_modulation_en_emode</td>
        <td class="fldnorm" colspan="1">cfg_fine_modulation_sel_emode</td>
        <td class="fldnorm" colspan="1">cfg_fine_modulation_en_emode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dpso_bypass_mode_emode</span><br/>
          <span class="sdescdet">cfg_dpso_bypass_mode_emode[19:19]</span><br/>
          <span class="ldescdet">When 0, DPSO bus is sampled by fbclk falling edge before sent to TX PISO                         When 1, the sample is bypassed. This is needed when monitoring VISA signals that are not of fbclk nor on refclk domain.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_disable_dft_timer_ovrd_en_emode</span><br/>
          <span class="sdescdet">cfg_dfx_disable_dft_timer_ovrd_en_emode[18:18]</span><br/>
          <span class="ldescdet">When 0, DFT measurements would stop when minmax timer overflows.                         When 1, DFT measurements run based on cfg_dfx_disable_dft_timer_ovrd_val.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_disable_dft_timer_ovrd_val_emode</span><br/>
          <span class="sdescdet">cfg_dfx_disable_dft_timer_ovrd_val_emode[17:17]</span><br/>
          <span class="ldescdet">When cfg_dfx_disable_dft_timer_ovrd_en=1, this bit will set DFT timer mode.                          When 0, DFT measurements always run. When 1, DFT measurements always off.                          No need to change this reg. Just keep it at 0. (could have been removed)                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_feedfwrdphase_ovr_val_emode</span><br/>
          <span class="sdescdet">cfg_dfx_feedfwrdphase_ovr_val_emode[16:12]</span><br/>
          <span class="ldescdet">Sets feed forward offset override value. Useful in integer mode to shift fbclk phase.                         The 9 integer bits, 3 fractional bits.                         </span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_feedfwrd_offset_ovr_en_emode</span><br/>
          <span class="sdescdet">cfg_dfx_feedfwrd_offset_ovr_en_emode[11:11]</span><br/>
          <span class="ldescdet">Enables overriding feed forward offset. Useful in integer mode to shift fbclk phase.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_visa8to1_2obs_sel_emode</span><br/>
          <span class="sdescdet">cfg_visa8to1_2obs_sel_emode[10:8]</span><br/>
          <span class="ldescdet">Selects which bit in VISA lane0 would be routed to high speed monitor mux.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_modulation_toggle_delay_emode</span><br/>
          <span class="sdescdet">cfg_modulation_toggle_delay_emode[7:4]</span><br/>
          <span class="ldescdet">Sets modulation frequency.                         Code would toggle every 2^reg refclk cycles.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_modulation_en_emode</span><br/>
          <span class="sdescdet">cfg_ldo_modulation_en_emode[3:3]</span><br/>
          <span class="ldescdet">Modulates LDO by adding an offset that toggles between 0 and 1.                          cfg_modulation_toggle_delay sets modulation frequency.                                                  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdcpe_modulation_en_emode</span><br/>
          <span class="sdescdet">cfg_tdcpe_modulation_en_emode[2:2]</span><br/>
          <span class="ldescdet">Modulates TDC PE by adding an offset that toggles between 0 and 1.                          cfg_modulation_toggle_delay sets modulation frequency.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine_modulation_sel_emode</span><br/>
          <span class="sdescdet">cfg_fine_modulation_sel_emode[1:1]</span><br/>
          <span class="ldescdet">Sets magnitude of fine modulation:                          0 - fine offset toggles between 0 and +1.                         1 - fine offset toggles between 0 and cfg_fine2dtr_ratio.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fine_modulation_en_emode</span><br/>
          <span class="sdescdet">cfg_fine_modulation_en_emode[0:0]</span><br/>
          <span class="ldescdet">Modulates fine code by adding an offset that toggles between values defined by cfg_fine_modulation_sel.                          cfg_modulation_toggle_delay sets modulation frequency.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_471C495C10E8281F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000388</span> Register(32 bit) txpllcfgloader_dfx1_emode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::DFX1</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::DFX1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702db88</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0001aaaa</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="5">cfg_tdcpe_modulation_val_emode</td>
        <td class="fldnorm" colspan="16">cfg_dpso_marker_emode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="16">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_tdcpe_modulation_val_emode</span><br/>
          <span class="sdescdet">cfg_tdcpe_modulation_val_emode[20:16]</span><br/>
          <span class="ldescdet">While cfg_tdcpe_modulation_en=1 define the TDC/STDC amplitude offset (integer) during the tdc/stdc modulation.</span></p>
          <p><b>Reset: </b>hex:0x01;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dpso_marker_emode</span><br/>
          <span class="sdescdet">cfg_dpso_marker_emode[15:0]</span><br/>
          <span class="ldescdet">When serializing VISA 8b bus to TX, additional 16 (upper bits) are set according to this register which could be used as a marker                         </span></p>
          <p><b>Reset: </b>hex:0xaaaa;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5B9E44AFE37037FB" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000038c</span> Register(32 bit) txpllcfgloader_ldo0_emode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::LDO0</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702db8c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x059002e0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">cfg_vrefgen_byp_emode</td>
        <td class="fldnorm" colspan="3">cfg_ldorefgen_beta_emode</td>
        <td class="fldnorm" colspan="6">cfg_ldodco_high_vref_sel_emode</td>
        <td class="fldnorm" colspan="6">cfg_ldodco_vref_sel_emode</td>
        <td class="fldnorm" colspan="2">cfg_ldodco_vref_rc_emode</td>
        <td class="fldnorm" colspan="1">cfg_ldodco_byp_emode</td>
        <td class="fldnorm" colspan="3">cfg_ldodco_beta_emode</td>
        <td class="fldnorm" colspan="6">cfg_ldoclk_vref_sel_emode</td>
        <td class="fldnorm" colspan="1">cfg_ldoclk_byp_emode</td>
        <td class="fldnorm" colspan="3">cfg_ldoclk_beta_emode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vrefgen_byp_emode</span><br/>
          <span class="sdescdet">cfg_vrefgen_byp_emode[31:31]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_vrefgen_byp</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldorefgen_beta_emode</span><br/>
          <span class="sdescdet">cfg_ldorefgen_beta_emode[30:28]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_ldorefgen_beta</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_high_vref_sel_emode</span><br/>
          <span class="sdescdet">cfg_ldodco_high_vref_sel_emode[27:22]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_ldodco_high_vref_sel</span></p>
          <p><b>Reset: </b>hex:0x16;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_vref_sel_emode</span><br/>
          <span class="sdescdet">cfg_ldodco_vref_sel_emode[21:16]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_ldodco_vref_sel</span></p>
          <p><b>Reset: </b>hex:0x10;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_vref_rc_emode</span><br/>
          <span class="sdescdet">cfg_ldodco_vref_rc_emode[15:14]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_ldodco_vref_rc</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_byp_emode</span><br/>
          <span class="sdescdet">cfg_ldodco_byp_emode[13:13]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_ldodco_byp</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_beta_emode</span><br/>
          <span class="sdescdet">cfg_ldodco_beta_emode[12:10]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_ldodco_beta</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldoclk_vref_sel_emode</span><br/>
          <span class="sdescdet">cfg_ldoclk_vref_sel_emode[9:4]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_ldoclk_vref_sel</span></p>
          <p><b>Reset: </b>hex:0x2e;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldoclk_byp_emode</span><br/>
          <span class="sdescdet">cfg_ldoclk_byp_emode[3:3]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_ldoclk_byp</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldoclk_beta_emode</span><br/>
          <span class="sdescdet">cfg_ldoclk_beta_emode[2:0]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO0::cfg_ldoclk_beta</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9E21959B38FB4A7D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000390</span> Register(32 bit) txpllcfgloader_ldo1_emode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::LDO1</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702db90</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000000e0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffc000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffc000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="18">-</td>
        <td class="fldnorm" colspan="1">cfg_dcmon2_en_emode</td>
        <td class="fldnorm" colspan="1">cfg_dcmon1_en_emode</td>
        <td class="fldnorm" colspan="4">cfg_dcmon_sel_emode</td>
        <td class="fldnorm" colspan="1">cfg_ldo_dco_highz_b_emode</td>
        <td class="fldnorm" colspan="1">cfg_ldo_clk_highz_b_emode</td>
        <td class="fldnorm" colspan="1">cfg_ldo_pksen_highz_b_emode</td>
        <td class="fldnorm" colspan="1">cfg_ldo_bias_ext_emode</td>
        <td class="fldnorm" colspan="3">cfg_ldo_bias_sel_emode</td>
        <td class="fldnorm" colspan="1">cfg_inv_vpeak_comb_fb_emode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="18">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dcmon2_en_emode</span><br/>
          <span class="sdescdet">cfg_dcmon2_en_emode[13:13]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO1::cfg_dcmon2_en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dcmon1_en_emode</span><br/>
          <span class="sdescdet">cfg_dcmon1_en_emode[12:12]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO1::cfg_dcmon1_en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dcmon_sel_emode</span><br/>
          <span class="sdescdet">cfg_dcmon_sel_emode[11:8]</span><br/>
          <span class="ldescdet">Selection pins for DFx MUXs</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_dco_highz_b_emode</span><br/>
          <span class="sdescdet">cfg_ldo_dco_highz_b_emode[7:7]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO1::cfg_ldo_dco_highz_b</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_clk_highz_b_emode</span><br/>
          <span class="sdescdet">cfg_ldo_clk_highz_b_emode[6:6]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO1::cfg_ldo_clk_highz_b</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_pksen_highz_b_emode</span><br/>
          <span class="sdescdet">cfg_ldo_pksen_highz_b_emode[5:5]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO1::cfg_ldo_pksen_highz_b</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_bias_ext_emode</span><br/>
          <span class="sdescdet">cfg_ldo_bias_ext_emode[4:4]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO1::cfg_ldo_bias_ext</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldo_bias_sel_emode</span><br/>
          <span class="sdescdet">cfg_ldo_bias_sel_emode[3:1]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO1::cfg_ldo_bias_sel</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_inv_vpeak_comb_fb_emode</span><br/>
          <span class="sdescdet">cfg_inv_vpeak_comb_fb_emode[0:0]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::LDO1::cfg_inv_vpeak_comb_fb</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D994321E1097CD27" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000394</span> Register(32 bit) txpllcfgloader_kvcc0_emode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::KVCC0</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::KVCC0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702db94</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x080013c5</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xe000c000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xe000c000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="7">cfg_2f0_fine_ratio_emode</td>
        <td class="fldnorm" colspan="1">cfg_kvcc_inv_polarity_emode</td>
        <td class="fldnorm" colspan="1">cfg_full_range_kvcc_sel_emode</td>
        <td class="fldnorm" colspan="3">cfg_notch_offset_emode</td>
        <td class="fldnorm" colspan="1">cfg_dft_freq_meas_enable_emode</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="3">cfg_kvcccalib_ldo_offset_emode</td>
        <td class="fldnorm" colspan="3">cfg_kvcc_measure_maxcnt_emode</td>
        <td class="fldnorm" colspan="8">cfg_kvcc_settle_maxcnt_emode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="7">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[28:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_2f0_fine_ratio_emode</span><br/>
          <span class="sdescdet">cfg_2f0_fine_ratio_emode[28:22]</span><br/>
          <span class="ldescdet">Fractional ratio. 32 is 1/4 (frac value = reg/2^7).</span></p>
          <p><b>Reset: </b>hex:0x20;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_inv_polarity_emode</span><br/>
          <span class="sdescdet">cfg_kvcc_inv_polarity_emode[21:21]</span><br/>
          <span class="ldescdet">A chicken bit to invert Kvcc polarity.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_full_range_kvcc_sel_emode</span><br/>
          <span class="sdescdet">cfg_full_range_kvcc_sel_emode[20:20]</span><br/>
          <span class="ldescdet">Limit the kvcc full bin code according to thermal control bits in the analog. Leaving it unlimited doesn&amp;#39;t impact functionality but just the read out of the Kvcc calibration. For proper Kvcc debug/characterization, set according to the PLL:                         0 - code is limited to 191d, 11 thermal bits in analog                         1 - (default) Full binary code range                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_notch_offset_emode</span><br/>
          <span class="sdescdet">cfg_notch_offset_emode[19:17]</span><br/>
          <span class="ldescdet">Sets how many thermo bits to turn off from the notch filter                                                  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dft_freq_meas_enable_emode</span><br/>
          <span class="sdescdet">cfg_dft_freq_meas_enable_emode[16:16]</span><br/>
          <span class="ldescdet">DFT frequency measurement is triggered when this signal transitions from 0 to 1.                         Make sure to set cfg_dfx_disable_dft_timer_ovrd_en=1 so that HS counter would remain active and cfg_kvcc_measure_maxcnt to define number of refclk cycles.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcccalib_ldo_offset_emode</span><br/>
          <span class="sdescdet">cfg_kvcccalib_ldo_offset_emode[13:11]</span><br/>
          <span class="ldescdet">Amount of offset to inject into LDO for measuring frequency delta that is needed for calibrating Kvcc. (Need to be ~30mv)                         Common: use &amp;#38;quot;2&amp;#38;quot; as the default register value.                         Lane: used &amp;#38;quot;1&amp;#38;quot; as a default override.</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_measure_maxcnt_emode</span><br/>
          <span class="sdescdet">cfg_kvcc_measure_maxcnt_emode[10:8]</span><br/>
          <span class="ldescdet">Defines number of refclk cycles over which the DCO frequency is measured and averaged with high accuracy.                         It is used for both Kvcc calibration and DFT frequency measurement mode.                         refclk cycles = 2^(reg+6) - 1                         </span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_settle_maxcnt_emode</span><br/>
          <span class="sdescdet">cfg_kvcc_settle_maxcnt_emode[7:0]</span><br/>
          <span class="ldescdet">Defines number of refclk cycles from DAC change to frequency measurement during Kvcc calibration.                         VREG LPF is in bypass mode with constant time is ~1nsec (115ohm*8.3pF).                         Use the following formula:                         Frefclk x 1.26usec                                                  </span></p>
          <p><b>Reset: </b>hex:0xc5;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D0DFB968DC44572E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000398</span> Register(32 bit) txpllcfgloader_kvcc1_emode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::KVCC1</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::KVCC1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702db98</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000ef200</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="9">cfg_kvcc_max_code_limit_emode</td>
        <td class="fldnorm" colspan="1">cfg_kvcc_ldo_offset_en_val_emode</td>
        <td class="fldnorm" colspan="1">cfg_kvcc_ldo_offset_en_ovrd_emode</td>
        <td class="fldnorm" colspan="9">cfg_kvcc_code_val_emode</td>
        <td class="fldnorm" colspan="1">cfg_kvcc_code_ovrd_emode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_max_code_limit_emode</span><br/>
          <span class="sdescdet">cfg_kvcc_max_code_limit_emode[20:12]</span><br/>
          <span class="ldescdet">While cfg_full_range_kvcc_sel = 0, define the max value for 2f0 code.                         Common: 0x7F (127)                         Lane: 0x4F (79)                         </span></p>
          <p><b>Reset: </b>hex:0x0ef;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_ldo_offset_en_val_emode</span><br/>
          <span class="sdescdet">cfg_kvcc_ldo_offset_en_val_emode[11:11]</span><br/>
          <span class="ldescdet">When kvcc_ldo_offset_en_ovrd=1                         0 - doesn&amp;#39;t inject an offset to LDO                         1 - injects an offset to LDO in magnitude as configured by kvcccalib_ldo_offset                                                   </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_ldo_offset_en_ovrd_emode</span><br/>
          <span class="sdescdet">cfg_kvcc_ldo_offset_en_ovrd_emode[10:10]</span><br/>
          <span class="ldescdet">Takes control over internal Kvcc FSM for manually injecting an offset to LDO (for letting FW calibrate Kvcc).                                                  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_code_val_emode</span><br/>
          <span class="sdescdet">cfg_kvcc_code_val_emode[9:1]</span><br/>
          <span class="ldescdet">DCO notch filter override value (binary, before therm decoder).                         </span></p>
          <p><b>Reset: </b>hex:0x100;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_code_ovrd_emode</span><br/>
          <span class="sdescdet">cfg_kvcc_code_ovrd_emode[0:0]</span><br/>
          <span class="ldescdet">DCO notch filter override enable                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CD7EE893336E05A9" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000039c</span> Register(32 bit) txpllcfgloader_kvcc2_emode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::KVCC2</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::KVCC2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702db9c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000000a9</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="fldnorm" colspan="1">cfg_start_2f0_step_emode</td>
        <td class="fldnorm" colspan="1">cfg_kvcc_adapt_by_fw_emode</td>
        <td class="fldnorm" colspan="1">cfg_kvcc_adapt_chicken_bit_emode</td>
        <td class="fldnorm" colspan="1">cfg_dfx_kvcc_adapt_dir_ovr_emode</td>
        <td class="fldnorm" colspan="9">cfg_dfx_kvcc_adapt_val_ovr_emode</td>
        <td class="fldnorm" colspan="1">cfg_dfx_kvcc_adapt_enable_ovr_emode</td>
        <td class="fldnorm" colspan="1">cfg_dfx_kvcc_adapt_toggle_en_emode</td>
        <td class="fldnorm" colspan="3">cfg_kvcc_adapt_step_emode</td>
        <td class="fldnorm" colspan="3">cfg_kvcc_adapt_ctr_delay_emode</td>
        <td class="fldnorm" colspan="2">cfg_kvcc_adapt_thr_emode</td>
        <td class="fldnorm" colspan="2">cfg_kvcc_adapt_mode_emode</td>
        <td class="fldnorm" colspan="1">cfg_kvcc_adapt_en_emode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_start_2f0_step_emode</span><br/>
          <span class="sdescdet">cfg_start_2f0_step_emode[25:25]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::KVCC2::cfg_start_2f0_step</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_adapt_by_fw_emode</span><br/>
          <span class="sdescdet">cfg_kvcc_adapt_by_fw_emode[24:24]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::KVCC2::cfg_kvcc_adapt_by_fw</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_adapt_chicken_bit_emode</span><br/>
          <span class="sdescdet">cfg_kvcc_adapt_chicken_bit_emode[23:23]</span><br/>
          <span class="ldescdet">Define the polarity of the kvcc adaptation.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_kvcc_adapt_dir_ovr_emode</span><br/>
          <span class="sdescdet">cfg_dfx_kvcc_adapt_dir_ovr_emode[22:22]</span><br/>
          <span class="ldescdet">In 2f0 dithering DFX modes, this bit does the following:                         toggle mode (cfg_dfx_kvcc_adapt_toggle_en=1):                         0 - 2f0 would ramp down and up repeatedly                         1 - 2f0 would ramp up and down repeatedly                                                  override mode (cfg_dfx_kvcc_adapt_enable_ovr=1):                         0 - 2f0 would dither between current code and current code -1                          1 - 2f0 would dither between current code and current code +1 </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_kvcc_adapt_val_ovr_emode</span><br/>
          <span class="sdescdet">cfg_dfx_kvcc_adapt_val_ovr_emode[21:13]</span><br/>
          <span class="ldescdet">2f0 dithering SD modulator override value (when cfg_dfx_kvcc_adapt_enable_ovr=1)</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_kvcc_adapt_enable_ovr_emode</span><br/>
          <span class="sdescdet">cfg_dfx_kvcc_adapt_enable_ovr_emode[12:12]</span><br/>
          <span class="ldescdet">Enables overriding code to 2f0 dithering SD modulator.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_kvcc_adapt_toggle_en_emode</span><br/>
          <span class="sdescdet">cfg_dfx_kvcc_adapt_toggle_en_emode[11:11]</span><br/>
          <span class="ldescdet">Enables a BIST to check 2f0 mechanism for temp tracking.                         When enabled, 2f0 dithering SD modulator code is ramped up and down continously.                         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_adapt_step_emode</span><br/>
          <span class="sdescdet">cfg_kvcc_adapt_step_emode[10:8]</span><br/>
          <span class="ldescdet">Sets step size of 2f0 SD modulator (2f0 dithering) ramp code increment.                         step = 2^(reg-9)                         Cycles to complete ramp = 2^(9-adapt_step+adapt_ctr_delay)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_adapt_ctr_delay_emode</span><br/>
          <span class="sdescdet">cfg_kvcc_adapt_ctr_delay_emode[7:5]</span><br/>
          <span class="ldescdet">Sets update rate of 2f0 SD modulator (2f0 dithering) ramp code increment.                         fbclk cycles = 2^reg</span></p>
          <p><b>Reset: </b>hex:0x5;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_adapt_thr_emode</span><br/>
          <span class="sdescdet">cfg_kvcc_adapt_thr_emode[4:3]</span><br/>
          <span class="ldescdet">Threshold for update the notch code.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_adapt_mode_emode</span><br/>
          <span class="sdescdet">cfg_kvcc_adapt_mode_emode[2:1]</span><br/>
          <span class="ldescdet">Defines kvcc adaptation mode.                         0(POR): full (dithering on all 2f0 bus between current and next)                         1: single cap 0 (dithering on dedicated capacitor - 1 lsb)                         2: single cap 1 (dithering on dedicated capacitor - 2 lsb)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_kvcc_adapt_en_emode</span><br/>
          <span class="sdescdet">cfg_kvcc_adapt_en_emode[0:0]</span><br/>
          <span class="ldescdet">Kvcc on the fly adaptation enable.                         </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3F096436AD83E6BD" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003a0</span> Register(32 bit) txpllcfgloader_spare0_emode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::SPARE0</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::SPARE0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702dba0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffff800</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffff800</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="21">-</td>
        <td class="fldnorm" colspan="11">cfg_spare_dig2ana_emode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="21">-</td>
        <td class="accno" colspan="11">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[10:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_spare_dig2ana_emode</span><br/>
          <span class="sdescdet">cfg_spare_dig2ana_emode[10:0]</span><br/>
          <span class="ldescdet">Spare controls to analog block.                         [10:0] unused                                                  </span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D739201ECD791DDD" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003a4</span> Register(32 bit) txpllcfgloader_spare1_emode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::SPARE1</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::SPARE1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702dba4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00001</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00001</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="20">cfg_spare_dig2wrap_emode</td>
        <td class="fldgap" colspan="1">-</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="20">RW</td>
        <td class="fldgap" colspan="1">-</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_spare_dig2wrap_emode</span><br/>
          <span class="sdescdet">cfg_spare_dig2wrap_emode[20:1]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::SPARE1::cfg_spare_dig2wrap</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E23E398B7C2B8036" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003a8</span> Register(32 bit) txpllcfgloader_dco_swing0_emode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::DCO_SWING0</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702dba8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0022006d</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="2">cfg_ldodco_step_settle_timer_limit_emode</td>
        <td class="fldnorm" colspan="1">cfg_ldodco_vref_ovrd_emode</td>
        <td class="fldnorm" colspan="1">cfg_pksen_vref_ovrd_emode</td>
        <td class="fldnorm" colspan="1">cfg_ldodco_adapt_en_emode</td>
        <td class="fldnorm" colspan="1">cfg_pksen_comp_out_chicken_bit_emode</td>
        <td class="fldnorm" colspan="3">cfg_pksen_settle_timer_limit_emode</td>
        <td class="fldnorm" colspan="1">cfg_ldodco_step_chicken_bit_emode</td>
        <td class="fldnorm" colspan="1">cfg_ldodco_step_dir_emode</td>
        <td class="fldnorm" colspan="1">cfg_start_ldodco_step_emode</td>
        <td class="fldnorm" colspan="1">cfg_start_pksen_read_emode</td>
        <td class="fldnorm" colspan="1">cfg_dco_swing_by_fw_emode</td>
        <td class="fldnorm" colspan="1">cfg_skip_dco_swing_sleep_sel_emode</td>
        <td class="fldnorm" colspan="6">cfg_pksen_vref_target_emode</td>
        <td class="fldnorm" colspan="1">cfg_dco_swing_vpeak_mode_emode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_step_settle_timer_limit_emode</span><br/>
          <span class="sdescdet">cfg_ldodco_step_settle_timer_limit_emode[21:20]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_ldodco_step_settle_timer_limit</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_vref_ovrd_emode</span><br/>
          <span class="sdescdet">cfg_ldodco_vref_ovrd_emode[19:19]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_ldodco_vref_ovrd</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_vref_ovrd_emode</span><br/>
          <span class="sdescdet">cfg_pksen_vref_ovrd_emode[18:18]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_pksen_vref_ovrd</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_adapt_en_emode</span><br/>
          <span class="sdescdet">cfg_ldodco_adapt_en_emode[17:17]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_ldodco_adapt_en</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_comp_out_chicken_bit_emode</span><br/>
          <span class="sdescdet">cfg_pksen_comp_out_chicken_bit_emode[16:16]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_pksen_comp_out_chicken_bit</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_settle_timer_limit_emode</span><br/>
          <span class="sdescdet">cfg_pksen_settle_timer_limit_emode[15:13]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_pksen_settle_timer_limit</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_step_chicken_bit_emode</span><br/>
          <span class="sdescdet">cfg_ldodco_step_chicken_bit_emode[12:12]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_ldodco_step_chicken_bit</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_step_dir_emode</span><br/>
          <span class="sdescdet">cfg_ldodco_step_dir_emode[11:11]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_ldodco_step_dir</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_start_ldodco_step_emode</span><br/>
          <span class="sdescdet">cfg_start_ldodco_step_emode[10:10]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_start_ldodco_step</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_start_pksen_read_emode</span><br/>
          <span class="sdescdet">cfg_start_pksen_read_emode[9:9]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_start_pksen_read</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dco_swing_by_fw_emode</span><br/>
          <span class="sdescdet">cfg_dco_swing_by_fw_emode[8:8]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_dco_swing_by_fw</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_skip_dco_swing_sleep_sel_emode</span><br/>
          <span class="sdescdet">cfg_skip_dco_swing_sleep_sel_emode[7:7]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_skip_dco_swing_sleep_sel</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pksen_vref_target_emode</span><br/>
          <span class="sdescdet">cfg_pksen_vref_target_emode[6:1]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_pksen_vref_target</span></p>
          <p><b>Reset: </b>hex:0x36;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dco_swing_vpeak_mode_emode</span><br/>
          <span class="sdescdet">cfg_dco_swing_vpeak_mode_emode[0:0]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING0::cfg_dco_swing_vpeak_mode</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5F381DD1F1E229A2" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003ac</span> Register(32 bit) txpllcfgloader_dco_swing1_emode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::DCO_SWING1</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702dbac</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000005</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="9">cfg_dfx_ldodco_adapt_val_ovr_emode</td>
        <td class="fldnorm" colspan="1">cfg_dfx_ldodco_adapt_enable_ovr_emode</td>
        <td class="fldnorm" colspan="1">cfg_dfx_ldodco_adapt_dir_ovr_emode</td>
        <td class="fldnorm" colspan="1">cfg_dfx_ldodco_adapt_toggle_en_emode</td>
        <td class="fldnorm" colspan="3">cfg_ldodco_adapt_step_emode</td>
        <td class="fldnorm" colspan="3">cfg_ldodco_adapt_ctr_delay_emode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_ldodco_adapt_val_ovr_emode</span><br/>
          <span class="sdescdet">cfg_dfx_ldodco_adapt_val_ovr_emode[17:9]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING1::cfg_dfx_ldodco_adapt_val_ovr</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_ldodco_adapt_enable_ovr_emode</span><br/>
          <span class="sdescdet">cfg_dfx_ldodco_adapt_enable_ovr_emode[8:8]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING1::cfg_dfx_ldodco_adapt_enable_ovr</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_ldodco_adapt_dir_ovr_emode</span><br/>
          <span class="sdescdet">cfg_dfx_ldodco_adapt_dir_ovr_emode[7:7]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING1::cfg_dfx_ldodco_adapt_dir_ovr</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dfx_ldodco_adapt_toggle_en_emode</span><br/>
          <span class="sdescdet">cfg_dfx_ldodco_adapt_toggle_en_emode[6:6]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING1::cfg_dfx_ldodco_adapt_toggle_en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_adapt_step_emode</span><br/>
          <span class="sdescdet">cfg_ldodco_adapt_step_emode[5:3]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING1::cfg_ldodco_adapt_step</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ldodco_adapt_ctr_delay_emode</span><br/>
          <span class="sdescdet">cfg_ldodco_adapt_ctr_delay_emode[2:0]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::DCO_SWING1::cfg_ldodco_adapt_ctr_delay</span></p>
          <p><b>Reset: </b>hex:0x5;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8CE22D355CF65D0C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003b0</span> Register(32 bit) txpllcfgloader_tdc4_emode</span><br/>
      <span class="sdescdet">SERDES_LANE_ANA_PLL::TDC4</span><br/>
      <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC4
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702dbb0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0xcab6a27c</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">cfg_vtdc_plus2_thresh_emode</td>
        <td class="fldnorm" colspan="8">cfg_vtdc_plus1_thresh_emode</td>
        <td class="fldnorm" colspan="8">cfg_vtdc_minus1_thresh_emode</td>
        <td class="fldnorm" colspan="8">cfg_vtdc_minus2_thresh_emode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_plus2_thresh_emode</span><br/>
          <span class="sdescdet">cfg_vtdc_plus2_thresh_emode[31:24]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC4::cfg_vtdc_plus2_thresh</span></p>
          <p><b>Reset: </b>hex:0xca;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_plus1_thresh_emode</span><br/>
          <span class="sdescdet">cfg_vtdc_plus1_thresh_emode[23:16]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC4::cfg_vtdc_plus1_thresh</span></p>
          <p><b>Reset: </b>hex:0xb6;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_minus1_thresh_emode</span><br/>
          <span class="sdescdet">cfg_vtdc_minus1_thresh_emode[15:8]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC4::cfg_vtdc_minus1_thresh</span></p>
          <p><b>Reset: </b>hex:0xa2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_vtdc_minus2_thresh_emode</span><br/>
          <span class="sdescdet">cfg_vtdc_minus2_thresh_emode[7:0]</span><br/>
          <span class="ldescdet">SERDES_LANE_ANA_PLL::TDC4::cfg_vtdc_minus2_thresh</span></p>
          <p><b>Reset: </b>hex:0x7c;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6BE18EA33E31278E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003e8</span> Register(32 bit) txpllcfgloader_rw_spare_0</span><br/>
      <span class="sdescdet">Spare RW register</span><br/>
      <span class="ldescdet">Spare RW register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702dbe8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">pllcfgloader_rw_spare_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pllcfgloader_rw_spare_0</span><br/>
          <span class="sdescdet">pllcfgloader_rw_spare_0[31:0]</span><br/>
          <span class="ldescdet">Spare register.  Reseved for future</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E49D5E1438D09FB4" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003ec</span> Register(32 bit) txpllcfgloader_rw_spare_1</span><br/>
      <span class="sdescdet">Spare RW register</span><br/>
      <span class="ldescdet">Spare RW register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702dbec</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">pllcfgloader_rw_spare_1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pllcfgloader_rw_spare_1</span><br/>
          <span class="sdescdet">pllcfgloader_rw_spare_1[31:0]</span><br/>
          <span class="ldescdet">Spare register.  Reseved for future</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B76C37006FAA8254" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003f0</span> Register(32 bit) txpllcfgloader_rw_spare_2</span><br/>
      <span class="sdescdet">Spare RW register</span><br/>
      <span class="ldescdet">Spare RW register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702dbf0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">pllcfgloader_rw_spare_2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pllcfgloader_rw_spare_2</span><br/>
          <span class="sdescdet">pllcfgloader_rw_spare_2[31:0]</span><br/>
          <span class="ldescdet">Spare register.  Reseved for future</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_64CEF31ABE8BF1CA" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003f4</span> Register(32 bit) txpllcfgloader_rw_spare_3</span><br/>
      <span class="sdescdet">Spare RW register</span><br/>
      <span class="ldescdet">Spare RW register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702dbf4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">pllcfgloader_rw_spare_3</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pllcfgloader_rw_spare_3</span><br/>
          <span class="sdescdet">pllcfgloader_rw_spare_3[31:0]</span><br/>
          <span class="ldescdet">Spare register.  Reseved for future</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CBD71EAB44F9E4DA" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003f8</span> Register(32 bit) txpllcfgloader_ro_spare_0</span><br/>
      <span class="sdescdet">Spare RO register</span><br/>
      <span class="ldescdet">Spare RO register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702dbf8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">pllcfgloader_ro_spare_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pllcfgloader_ro_spare_0</span><br/>
          <span class="sdescdet">pllcfgloader_ro_spare_0[31:0]</span><br/>
          <span class="ldescdet">Spare register.  Reseved for future</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_56D071AEE46E2840" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003fc</span> Register(32 bit) txpllcfgloader_ro_spare_1</span><br/>
      <span class="sdescdet">Spare RO register</span><br/>
      <span class="ldescdet">Spare RO register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0702dbfc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">pllcfgloader_ro_spare_1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pllcfgloader_ro_spare_1</span><br/>
          <span class="sdescdet">pllcfgloader_ro_spare_1[31:0]</span><br/>
          <span class="ldescdet">Spare register.  Reseved for future</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TXPLLCFGLOADER_Q1_PMA_TXPLLCFGLOADER_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
  </body>
</html>
