{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543157534826 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543157534827 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 25 20:22:14 2018 " "Processing started: Sun Nov 25 20:22:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543157534827 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543157534827 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MemAccess -c MemAccess " "Command: quartus_map --read_settings_files=on --write_settings_files=off MemAccess -c MemAccess" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543157534827 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543157535025 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543157535025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-struct " "Found design unit 1: memory-struct" {  } { { "memory.vhd" "" { Text "/home/shivi/Desktop/MICRO/PIPELINE_24nov_ctrl-done/memory.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543157546627 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "/home/shivi/Desktop/MICRO/PIPELINE_24nov_ctrl-done/memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543157546627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543157546627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemAccess.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MemAccess.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemAccess-struct " "Found design unit 1: MemAccess-struct" {  } { { "MemAccess.vhd" "" { Text "/home/shivi/Desktop/MICRO/PIPELINE_24nov_ctrl-done/MemAccess.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543157546628 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemAccess " "Found entity 1: MemAccess" {  } { { "MemAccess.vhd" "" { Text "/home/shivi/Desktop/MICRO/PIPELINE_24nov_ctrl-done/MemAccess.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543157546628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543157546628 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MemAccess " "Elaborating entity \"MemAccess\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543157546691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:data_mem " "Elaborating entity \"memory\" for hierarchy \"memory:data_mem\"" {  } { { "MemAccess.vhd" "data_mem" { Text "/home/shivi/Desktop/MICRO/PIPELINE_24nov_ctrl-done/MemAccess.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543157546698 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_a\[5\] " "No output dependent on input pin \"mem_a\[5\]\"" {  } { { "MemAccess.vhd" "" { Text "/home/shivi/Desktop/MICRO/PIPELINE_24nov_ctrl-done/MemAccess.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543157547370 "|MemAccess|mem_a[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_a\[6\] " "No output dependent on input pin \"mem_a\[6\]\"" {  } { { "MemAccess.vhd" "" { Text "/home/shivi/Desktop/MICRO/PIPELINE_24nov_ctrl-done/MemAccess.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543157547370 "|MemAccess|mem_a[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_a\[7\] " "No output dependent on input pin \"mem_a\[7\]\"" {  } { { "MemAccess.vhd" "" { Text "/home/shivi/Desktop/MICRO/PIPELINE_24nov_ctrl-done/MemAccess.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543157547370 "|MemAccess|mem_a[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_a\[8\] " "No output dependent on input pin \"mem_a\[8\]\"" {  } { { "MemAccess.vhd" "" { Text "/home/shivi/Desktop/MICRO/PIPELINE_24nov_ctrl-done/MemAccess.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543157547370 "|MemAccess|mem_a[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_a\[9\] " "No output dependent on input pin \"mem_a\[9\]\"" {  } { { "MemAccess.vhd" "" { Text "/home/shivi/Desktop/MICRO/PIPELINE_24nov_ctrl-done/MemAccess.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543157547370 "|MemAccess|mem_a[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_a\[10\] " "No output dependent on input pin \"mem_a\[10\]\"" {  } { { "MemAccess.vhd" "" { Text "/home/shivi/Desktop/MICRO/PIPELINE_24nov_ctrl-done/MemAccess.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543157547370 "|MemAccess|mem_a[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_a\[11\] " "No output dependent on input pin \"mem_a\[11\]\"" {  } { { "MemAccess.vhd" "" { Text "/home/shivi/Desktop/MICRO/PIPELINE_24nov_ctrl-done/MemAccess.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543157547370 "|MemAccess|mem_a[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_a\[12\] " "No output dependent on input pin \"mem_a\[12\]\"" {  } { { "MemAccess.vhd" "" { Text "/home/shivi/Desktop/MICRO/PIPELINE_24nov_ctrl-done/MemAccess.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543157547370 "|MemAccess|mem_a[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_a\[13\] " "No output dependent on input pin \"mem_a\[13\]\"" {  } { { "MemAccess.vhd" "" { Text "/home/shivi/Desktop/MICRO/PIPELINE_24nov_ctrl-done/MemAccess.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543157547370 "|MemAccess|mem_a[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_a\[14\] " "No output dependent on input pin \"mem_a\[14\]\"" {  } { { "MemAccess.vhd" "" { Text "/home/shivi/Desktop/MICRO/PIPELINE_24nov_ctrl-done/MemAccess.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543157547370 "|MemAccess|mem_a[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_a\[15\] " "No output dependent on input pin \"mem_a\[15\]\"" {  } { { "MemAccess.vhd" "" { Text "/home/shivi/Desktop/MICRO/PIPELINE_24nov_ctrl-done/MemAccess.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543157547370 "|MemAccess|mem_a[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543157547370 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "939 " "Implemented 939 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543157547371 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543157547371 ""} { "Info" "ICUT_CUT_TM_LCELLS" "888 " "Implemented 888 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543157547371 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543157547371 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1235 " "Peak virtual memory: 1235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543157547457 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 25 20:22:27 2018 " "Processing ended: Sun Nov 25 20:22:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543157547457 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543157547457 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543157547457 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543157547457 ""}
