Pipelined RISC-V Multi Cycle Processor

This project implements a sorting algorithm on a Pipelined RISC-V processor using Verilog HDL.
