#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Mon Apr 11 23:05:47 2016
# Process ID: 8908
# Log file: C:/Users/Bunny/Desktop/verilog Workspace/elock/planAhead_run_1/planAhead.log
# Journal file: C:/Users/Bunny/Desktop/verilog Workspace/elock/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Users/Bunny/Desktop/verilog Workspace/elock/pa.fromHdl.tcl}
# create_project -name elock -dir "C:/Users/Bunny/Desktop/verilog Workspace/elock/planAhead_run_2" -part xc3s700anfgg484-4
create_project: Time (s): elapsed = 00:00:08 . Memory (MB): peak = 420.820 ; gain = 63.191
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "elock_init.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Bunny/Desktop/verilog Workspace/elock/elock_init.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {ecode.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top elock_init $srcset
# add_files [list {elock_init.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s700anfgg484-4
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/Bunny/Desktop/verilog Workspace/elock/ecode.v" into library work
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s700an/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s700an/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s700an/fgg484/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s700an/fgg484/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/spartan3a-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/spartan3a-4.lib.
Parsing UCF File [C:/Users/Bunny/Desktop/verilog Workspace/elock/elock_init.ucf]
Finished Parsing UCF File [C:/Users/Bunny/Desktop/verilog Workspace/elock/elock_init.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: a6bb7423
open_rtl_design: Time (s): elapsed = 00:00:27 . Memory (MB): peak = 554.883 ; gain = 133.582
update_compile_order -fileset sim_1
startgroup
set_property package_pin A2 [get_ports {col[2]}]
endgroup
startgroup
set_property package_pin A3 [get_ports {col[1]}]
endgroup
startgroup
set_property package_pin A4 [get_ports {col[0]}]
endgroup
startgroup
set_property package_pin B1 [get_ports {lights[4]}]
endgroup
startgroup
set_property package_pin B2 [get_ports {lights[3]}]
endgroup
startgroup
set_property package_pin B3 [get_ports {lights[2]}]
endgroup
startgroup
set_property package_pin B4 [get_ports {lights[1]}]
endgroup
startgroup
set_property package_pin A5 [get_ports {lights[0]}]
endgroup
set_property package_pin "" [get_ports [list  {row[0]}]]
startgroup
set_property package_pin C1 [get_ports {row[3]}]
endgroup
startgroup
set_property package_pin C2 [get_ports {row[2]}]
endgroup
startgroup
set_property package_pin E1 [get_ports {row[1]}]
endgroup
startgroup
set_property package_pin E20 [get_ports {row[0]}]
endgroup
startgroup
set_property package_pin F1 [get_ports door]
endgroup
startgroup
set_property package_pin A5 [get_ports {lights[0]}]
endgroup
report_drc -name drc_1
INFO: [Drc 23-27] Running DRC with 2 threads
set_property iostandard LVCMOS33 [get_ports [list {lights[4]} {lights[3]} {lights[2]} {lights[1]} {lights[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {col[2]}]]
set_property iostandard LVCMOS33 [get_ports [list {col[1]}]]
report_drc -name drc_2
INFO: [Drc 23-27] Running DRC with 2 threads
set_property iostandard LVCMOS33 [get_ports [list {col[0]}]]
undo
INFO: [Common 17-17] undo 'set_property iostandard LVCMOS33 [get_ports [list {col[0]}]]'
set_property iostandard LVCMOS33 [get_ports [list {col[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {row[3]} {row[2]} {row[1]} {row[0]}]]
set_property iostandard LVCMOS33 [get_ports [list door]]
report_drc -name drc_3
INFO: [Drc 23-27] Running DRC with 2 threads
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See C:/Users/Bunny/Desktop/verilog Workspace/elock\planAhead_pid8908.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Apr 12 20:08:12 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
