// Seed: 1316590318
module module_0 (
    output tri id_0,
    input supply0 id_1,
    input tri0 id_2
);
  logic [7:0][-1 'b0] id_4;
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    input  wand  id_0,
    input  tri0  id_1,
    output uwire id_2,
    output wor   id_3,
    input  uwire id_4
);
  assign id_2 = 1;
  wire id_6;
  ;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0
  );
endmodule
module module_2 #(
    parameter id_15 = 32'd26,
    parameter id_8  = 32'd59
) (
    input wand id_0,
    output tri1 id_1,
    input wor id_2,
    input wand id_3,
    input tri1 id_4,
    input supply0 id_5,
    output wor id_6,
    input tri0 id_7,
    input tri0 _id_8,
    input wand id_9,
    input wand id_10#(
        .id_13 (1),
        .id_14 (1),
        ._id_15(1)
    ),
    output supply0 id_11
);
  wire [-1 : 1] id_16;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_5
  );
  wire [id_8 : 'h0 +  id_15] id_17, id_18;
endmodule
