$comment
	File created using the following command:
		vcd file alu.msim.vcd -direction
$end
$date
	Wed Mar 21 19:42:55 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module alu_vhd_vec_tst $end
$var wire 1 ! a [3] $end
$var wire 1 " a [2] $end
$var wire 1 # a [1] $end
$var wire 1 $ a [0] $end
$var wire 1 % b [3] $end
$var wire 1 & b [2] $end
$var wire 1 ' b [1] $end
$var wire 1 ( b [0] $end
$var wire 1 ) C $end
$var wire 1 * F [3] $end
$var wire 1 + F [2] $end
$var wire 1 , F [1] $end
$var wire 1 - F [0] $end
$var wire 1 . N $end
$var wire 1 / s0 $end
$var wire 1 0 s1 $end
$var wire 1 1 V $end
$var wire 1 2 Z $end

$scope module i1 $end
$var wire 1 3 gnd $end
$var wire 1 4 vcc $end
$var wire 1 5 unknown $end
$var wire 1 6 devoe $end
$var wire 1 7 devclrn $end
$var wire 1 8 devpor $end
$var wire 1 9 ww_devoe $end
$var wire 1 : ww_devclrn $end
$var wire 1 ; ww_devpor $end
$var wire 1 < ww_a [3] $end
$var wire 1 = ww_a [2] $end
$var wire 1 > ww_a [1] $end
$var wire 1 ? ww_a [0] $end
$var wire 1 @ ww_b [3] $end
$var wire 1 A ww_b [2] $end
$var wire 1 B ww_b [1] $end
$var wire 1 C ww_b [0] $end
$var wire 1 D ww_F [3] $end
$var wire 1 E ww_F [2] $end
$var wire 1 F ww_F [1] $end
$var wire 1 G ww_F [0] $end
$var wire 1 H ww_s0 $end
$var wire 1 I ww_s1 $end
$var wire 1 J ww_Z $end
$var wire 1 K ww_C $end
$var wire 1 L ww_V $end
$var wire 1 M ww_N $end
$var wire 1 N \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 O \s0~input_o\ $end
$var wire 1 P \a[0]~input_o\ $end
$var wire 1 Q \s1~input_o\ $end
$var wire 1 R \b[0]~input_o\ $end
$var wire 1 S \Mux3~0_combout\ $end
$var wire 1 T \a[1]~input_o\ $end
$var wire 1 U \b[1]~input_o\ $end
$var wire 1 V \Mux2~0_combout\ $end
$var wire 1 W \a[2]~input_o\ $end
$var wire 1 X \add|G1:1:adder|cout~0_combout\ $end
$var wire 1 Y \b[2]~input_o\ $end
$var wire 1 Z \sub|G1:2:adder|r~combout\ $end
$var wire 1 [ \Mux1~0_combout\ $end
$var wire 1 \ \a[3]~input_o\ $end
$var wire 1 ] \sub|G1:2:adder|cout~0_combout\ $end
$var wire 1 ^ \b[3]~input_o\ $end
$var wire 1 _ \sub|G1:3:adder|r~0_combout\ $end
$var wire 1 ` \add|G1:2:adder|cout~0_combout\ $end
$var wire 1 a \Mux0~0_combout\ $end
$var wire 1 b \Equal0~0_combout\ $end
$var wire 1 c \add_aux|G1:3:adder|r~combout\ $end
$var wire 1 d \Mux4~0_combout\ $end
$var wire 1 e \Mux5~0_combout\ $end
$var wire 1 f \Mux8~0_combout\ $end
$var wire 1 g \ALT_INV_a[3]~input_o\ $end
$var wire 1 h \ALT_INV_b[3]~input_o\ $end
$var wire 1 i \ALT_INV_a[2]~input_o\ $end
$var wire 1 j \ALT_INV_b[2]~input_o\ $end
$var wire 1 k \ALT_INV_a[1]~input_o\ $end
$var wire 1 l \ALT_INV_b[1]~input_o\ $end
$var wire 1 m \ALT_INV_s0~input_o\ $end
$var wire 1 n \ALT_INV_b[0]~input_o\ $end
$var wire 1 o \ALT_INV_a[0]~input_o\ $end
$var wire 1 p \ALT_INV_s1~input_o\ $end
$var wire 1 q \add_aux|G1:3:adder|ALT_INV_r~combout\ $end
$var wire 1 r \sub|G1:3:adder|ALT_INV_r~0_combout\ $end
$var wire 1 s \sub|G1:2:adder|ALT_INV_cout~0_combout\ $end
$var wire 1 t \add|G1:2:adder|ALT_INV_cout~0_combout\ $end
$var wire 1 u \ALT_INV_Mux1~0_combout\ $end
$var wire 1 v \sub|G1:2:adder|ALT_INV_r~combout\ $end
$var wire 1 w \add|G1:1:adder|ALT_INV_cout~0_combout\ $end
$var wire 1 x \ALT_INV_Mux2~0_combout\ $end
$var wire 1 y \ALT_INV_Mux3~0_combout\ $end
$var wire 1 z \ALT_INV_Mux0~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
1.
0/
00
01
02
03
14
x5
16
17
18
19
1:
1;
0H
0I
0J
0K
0L
1M
xN
0O
0P
0Q
1R
1S
1T
0U
1V
0W
0X
1Y
1Z
1[
1\
0]
0^
0_
0`
1a
0b
1c
0d
0e
1f
0g
1h
1i
0j
0k
1l
1m
0n
1o
1p
0q
1r
1s
1t
0u
0v
1w
0x
0y
0z
1!
0"
1#
0$
0%
1&
0'
1(
1<
0=
1>
0?
0@
1A
0B
1C
1D
1E
1F
1G
1*
1+
1,
1-
$end
#40000
0!
1"
1$
1%
0&
1?
1=
0<
0A
1@
1^
0Y
0\
1W
1P
0o
0i
1g
1j
0h
0c
0S
0V
1X
1]
1`
0t
0s
0w
1x
1y
1q
0[
1d
0a
0f
1u
0F
0G
1z
0-
0,
1b
1K
0E
0M
0D
1)
0+
0.
0*
1J
12
#80000
1!
0"
1&
0(
0=
1<
0C
1A
1Y
0R
1\
0W
1i
0g
1n
0j
1S
1V
0X
1_
1a
1f
0]
0`
1t
1s
0z
0r
1w
0x
0y
1[
0b
0a
1e
0f
0u
1M
1D
1F
1G
1z
1.
1-
1,
1*
0J
1E
0M
1L
0D
02
1+
0.
11
0*
#120000
0!
1"
0&
1(
0$
0?
1=
0<
1C
0A
0Y
1R
0\
1W
0P
1o
0i
1g
0n
1j
0_
1a
0d
0e
1f
1]
0s
0z
1r
1M
0L
0K
1D
1.
01
0)
1*
#160000
0"
0(
0%
0#
0>
0=
0C
0@
0^
0R
0W
0T
1k
1i
1n
1h
0a
0f
0S
0[
0V
0Z
0]
1s
1v
1x
1u
1y
1z
1b
0F
0E
0G
0M
0D
0-
0,
0+
0*
0.
1J
12
#200000
1(
1#
1!
1&
10
1C
1A
1>
1<
1I
1Q
1\
1T
1Y
1R
0n
0j
0k
0g
0p
1Z
1c
0q
0v
#240000
0!
0&
1"
1%
1$
1?
1=
0<
0A
1@
1^
0Y
0\
1W
1P
0o
0i
1g
1j
0h
0c
1S
1X
1]
1`
0t
0s
0w
0y
1q
0b
1G
1-
0J
02
#280000
1!
1&
0"
0(
0=
1<
0C
1A
1Y
0R
1\
0W
1i
0g
1n
0j
0S
0X
1_
1a
0]
0`
1t
1s
0z
0r
1w
1y
1D
0G
0-
1*
#320000
0!
0&
1"
1(
0$
0?
1=
0<
1C
0A
0Y
1R
0\
1W
0P
1o
0i
1g
0n
1j
0_
0a
1]
0s
1z
1r
1b
0D
0*
1J
12
#360000
0"
0(
0%
0#
0>
0=
0C
0@
0^
0R
0W
0T
1k
1i
1n
1h
0Z
0]
1s
1v
#400000
1(
1#
1!
1&
00
1/
1C
1A
1>
1<
0I
1H
1O
0Q
1\
1T
1Y
1R
0n
0j
0k
0g
1p
0m
1S
1Z
1c
0q
0v
0y
0b
1[
1d
1e
0u
1G
1-
1L
1K
1E
0J
11
1)
1+
02
#440000
0!
0&
1"
1%
1$
1?
1=
0<
0A
1@
1^
0Y
0\
1W
1P
0o
0i
1g
1j
0h
0c
0d
0e
0S
1V
1X
1]
1`
0t
0s
0w
0x
1y
1q
1a
1e
1f
0z
1F
0G
0L
0K
0-
1,
01
0)
1M
1L
1D
1.
11
1*
#480000
1!
1&
0"
0(
0=
1<
0C
1A
1Y
0R
1\
0W
1i
0g
1n
0j
1S
0X
1_
1d
0e
0]
0`
1t
1s
0r
1w
0y
0d
0L
1K
1G
01
1)
1-
0K
0)
#520000
0!
0&
1"
1(
0$
0?
1=
0<
1C
0A
0Y
1R
0\
1W
0P
1o
0i
1g
0n
1j
0_
0V
1]
0s
1x
1r
1e
0F
0,
1L
11
#560000
0"
0(
0%
0#
0>
0=
0C
0@
0^
0R
0W
0T
1k
1i
1n
1h
0S
0Z
0]
1s
1v
1y
0[
0a
0e
0f
1z
1u
0G
1b
0-
0M
0L
0D
0E
0.
01
0+
0*
1J
12
#600000
1(
1#
1!
1&
10
1C
1A
1>
1<
1I
1Q
1\
1T
1Y
1R
0n
0j
0k
0g
0p
1a
1[
1S
1V
1Z
1c
0q
0v
0x
0y
0u
0z
0b
1F
1G
1E
1D
1-
1,
1+
1*
0J
02
#640000
0!
0&
1"
1%
1$
1?
1=
0<
0A
1@
1^
0Y
0\
1W
1P
0o
0i
1g
1j
0h
0c
1X
1]
1`
0t
0s
0w
1q
#680000
1!
1&
0"
0(
0=
1<
0C
1A
1Y
0R
1\
0W
1i
0g
1n
0j
0X
1_
0]
0`
1t
1s
0r
1w
#720000
0!
0&
1"
1(
0$
0?
1=
0<
1C
0A
0Y
1R
0\
1W
0P
1o
0i
1g
0n
1j
0_
1]
0s
1r
#760000
0"
0(
0%
0#
0>
0=
0C
0@
0^
0R
0W
0T
1k
1i
1n
1h
0a
0S
0[
0V
0Z
0]
1s
1v
1x
1u
1y
1z
1b
0F
0E
0G
0D
0-
0,
0+
0*
1J
12
#800000
