#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c943c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c94550 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1c852d0 .functor NOT 1, L_0x1cf4730, C4<0>, C4<0>, C4<0>;
L_0x1cf4510 .functor XOR 2, L_0x1cf43d0, L_0x1cf4470, C4<00>, C4<00>;
L_0x1cf4620 .functor XOR 2, L_0x1cf4510, L_0x1cf4580, C4<00>, C4<00>;
v0x1ceb130_0 .net *"_ivl_10", 1 0, L_0x1cf4580;  1 drivers
v0x1ceb230_0 .net *"_ivl_12", 1 0, L_0x1cf4620;  1 drivers
v0x1ceb310_0 .net *"_ivl_2", 1 0, L_0x1cee4f0;  1 drivers
v0x1ceb3d0_0 .net *"_ivl_4", 1 0, L_0x1cf43d0;  1 drivers
v0x1ceb4b0_0 .net *"_ivl_6", 1 0, L_0x1cf4470;  1 drivers
v0x1ceb5e0_0 .net *"_ivl_8", 1 0, L_0x1cf4510;  1 drivers
v0x1ceb6c0_0 .net "a", 0 0, v0x1ce56f0_0;  1 drivers
v0x1ceb760_0 .net "b", 0 0, v0x1ce5790_0;  1 drivers
v0x1ceb800_0 .net "c", 0 0, v0x1ce5830_0;  1 drivers
v0x1ceb8a0_0 .var "clk", 0 0;
v0x1ceb940_0 .net "d", 0 0, v0x1ce5970_0;  1 drivers
v0x1ceb9e0_0 .net "out_pos_dut", 0 0, L_0x1cf4000;  1 drivers
v0x1ceba80_0 .net "out_pos_ref", 0 0, L_0x1cecfb0;  1 drivers
v0x1cebb20_0 .net "out_sop_dut", 0 0, L_0x1cedf10;  1 drivers
v0x1cebbc0_0 .net "out_sop_ref", 0 0, L_0x1cbfea0;  1 drivers
v0x1cebc60_0 .var/2u "stats1", 223 0;
v0x1cebd00_0 .var/2u "strobe", 0 0;
v0x1cebda0_0 .net "tb_match", 0 0, L_0x1cf4730;  1 drivers
v0x1cebe70_0 .net "tb_mismatch", 0 0, L_0x1c852d0;  1 drivers
v0x1cebf10_0 .net "wavedrom_enable", 0 0, v0x1ce5c40_0;  1 drivers
v0x1cebfe0_0 .net "wavedrom_title", 511 0, v0x1ce5ce0_0;  1 drivers
L_0x1cee4f0 .concat [ 1 1 0 0], L_0x1cecfb0, L_0x1cbfea0;
L_0x1cf43d0 .concat [ 1 1 0 0], L_0x1cecfb0, L_0x1cbfea0;
L_0x1cf4470 .concat [ 1 1 0 0], L_0x1cf4000, L_0x1cedf10;
L_0x1cf4580 .concat [ 1 1 0 0], L_0x1cecfb0, L_0x1cbfea0;
L_0x1cf4730 .cmp/eeq 2, L_0x1cee4f0, L_0x1cf4620;
S_0x1c946e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1c94550;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1c856b0 .functor AND 1, v0x1ce5830_0, v0x1ce5970_0, C4<1>, C4<1>;
L_0x1c85a90 .functor NOT 1, v0x1ce56f0_0, C4<0>, C4<0>, C4<0>;
L_0x1c85e70 .functor NOT 1, v0x1ce5790_0, C4<0>, C4<0>, C4<0>;
L_0x1c860f0 .functor AND 1, L_0x1c85a90, L_0x1c85e70, C4<1>, C4<1>;
L_0x1c9efd0 .functor AND 1, L_0x1c860f0, v0x1ce5830_0, C4<1>, C4<1>;
L_0x1cbfea0 .functor OR 1, L_0x1c856b0, L_0x1c9efd0, C4<0>, C4<0>;
L_0x1cec430 .functor NOT 1, v0x1ce5790_0, C4<0>, C4<0>, C4<0>;
L_0x1cec4a0 .functor OR 1, L_0x1cec430, v0x1ce5970_0, C4<0>, C4<0>;
L_0x1cec5b0 .functor AND 1, v0x1ce5830_0, L_0x1cec4a0, C4<1>, C4<1>;
L_0x1cec670 .functor NOT 1, v0x1ce56f0_0, C4<0>, C4<0>, C4<0>;
L_0x1cec740 .functor OR 1, L_0x1cec670, v0x1ce5790_0, C4<0>, C4<0>;
L_0x1cec7b0 .functor AND 1, L_0x1cec5b0, L_0x1cec740, C4<1>, C4<1>;
L_0x1cec930 .functor NOT 1, v0x1ce5790_0, C4<0>, C4<0>, C4<0>;
L_0x1cec9a0 .functor OR 1, L_0x1cec930, v0x1ce5970_0, C4<0>, C4<0>;
L_0x1cec8c0 .functor AND 1, v0x1ce5830_0, L_0x1cec9a0, C4<1>, C4<1>;
L_0x1cecb30 .functor NOT 1, v0x1ce56f0_0, C4<0>, C4<0>, C4<0>;
L_0x1cecc30 .functor OR 1, L_0x1cecb30, v0x1ce5970_0, C4<0>, C4<0>;
L_0x1ceccf0 .functor AND 1, L_0x1cec8c0, L_0x1cecc30, C4<1>, C4<1>;
L_0x1cecea0 .functor XNOR 1, L_0x1cec7b0, L_0x1ceccf0, C4<0>, C4<0>;
v0x1c84c00_0 .net *"_ivl_0", 0 0, L_0x1c856b0;  1 drivers
v0x1c85000_0 .net *"_ivl_12", 0 0, L_0x1cec430;  1 drivers
v0x1c853e0_0 .net *"_ivl_14", 0 0, L_0x1cec4a0;  1 drivers
v0x1c857c0_0 .net *"_ivl_16", 0 0, L_0x1cec5b0;  1 drivers
v0x1c85ba0_0 .net *"_ivl_18", 0 0, L_0x1cec670;  1 drivers
v0x1c85f80_0 .net *"_ivl_2", 0 0, L_0x1c85a90;  1 drivers
v0x1c86200_0 .net *"_ivl_20", 0 0, L_0x1cec740;  1 drivers
v0x1ce3c60_0 .net *"_ivl_24", 0 0, L_0x1cec930;  1 drivers
v0x1ce3d40_0 .net *"_ivl_26", 0 0, L_0x1cec9a0;  1 drivers
v0x1ce3e20_0 .net *"_ivl_28", 0 0, L_0x1cec8c0;  1 drivers
v0x1ce3f00_0 .net *"_ivl_30", 0 0, L_0x1cecb30;  1 drivers
v0x1ce3fe0_0 .net *"_ivl_32", 0 0, L_0x1cecc30;  1 drivers
v0x1ce40c0_0 .net *"_ivl_36", 0 0, L_0x1cecea0;  1 drivers
L_0x7f25f1f6d018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1ce4180_0 .net *"_ivl_38", 0 0, L_0x7f25f1f6d018;  1 drivers
v0x1ce4260_0 .net *"_ivl_4", 0 0, L_0x1c85e70;  1 drivers
v0x1ce4340_0 .net *"_ivl_6", 0 0, L_0x1c860f0;  1 drivers
v0x1ce4420_0 .net *"_ivl_8", 0 0, L_0x1c9efd0;  1 drivers
v0x1ce4500_0 .net "a", 0 0, v0x1ce56f0_0;  alias, 1 drivers
v0x1ce45c0_0 .net "b", 0 0, v0x1ce5790_0;  alias, 1 drivers
v0x1ce4680_0 .net "c", 0 0, v0x1ce5830_0;  alias, 1 drivers
v0x1ce4740_0 .net "d", 0 0, v0x1ce5970_0;  alias, 1 drivers
v0x1ce4800_0 .net "out_pos", 0 0, L_0x1cecfb0;  alias, 1 drivers
v0x1ce48c0_0 .net "out_sop", 0 0, L_0x1cbfea0;  alias, 1 drivers
v0x1ce4980_0 .net "pos0", 0 0, L_0x1cec7b0;  1 drivers
v0x1ce4a40_0 .net "pos1", 0 0, L_0x1ceccf0;  1 drivers
L_0x1cecfb0 .functor MUXZ 1, L_0x7f25f1f6d018, L_0x1cec7b0, L_0x1cecea0, C4<>;
S_0x1ce4bc0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1c94550;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1ce56f0_0 .var "a", 0 0;
v0x1ce5790_0 .var "b", 0 0;
v0x1ce5830_0 .var "c", 0 0;
v0x1ce58d0_0 .net "clk", 0 0, v0x1ceb8a0_0;  1 drivers
v0x1ce5970_0 .var "d", 0 0;
v0x1ce5a60_0 .var/2u "fail", 0 0;
v0x1ce5b00_0 .var/2u "fail1", 0 0;
v0x1ce5ba0_0 .net "tb_match", 0 0, L_0x1cf4730;  alias, 1 drivers
v0x1ce5c40_0 .var "wavedrom_enable", 0 0;
v0x1ce5ce0_0 .var "wavedrom_title", 511 0;
E_0x1c92d30/0 .event negedge, v0x1ce58d0_0;
E_0x1c92d30/1 .event posedge, v0x1ce58d0_0;
E_0x1c92d30 .event/or E_0x1c92d30/0, E_0x1c92d30/1;
S_0x1ce4ef0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1ce4bc0;
 .timescale -12 -12;
v0x1ce5130_0 .var/2s "i", 31 0;
E_0x1c92bd0 .event posedge, v0x1ce58d0_0;
S_0x1ce5230 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1ce4bc0;
 .timescale -12 -12;
v0x1ce5430_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1ce5510 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1ce4bc0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1ce5ec0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1c94550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1ced160 .functor NOT 1, v0x1ce5790_0, C4<0>, C4<0>, C4<0>;
L_0x1ced300 .functor AND 1, v0x1ce56f0_0, L_0x1ced160, C4<1>, C4<1>;
L_0x1ced3e0 .functor NOT 1, v0x1ce5830_0, C4<0>, C4<0>, C4<0>;
L_0x1ced560 .functor AND 1, L_0x1ced300, L_0x1ced3e0, C4<1>, C4<1>;
L_0x1ced6a0 .functor NOT 1, v0x1ce5970_0, C4<0>, C4<0>, C4<0>;
L_0x1ced820 .functor AND 1, L_0x1ced560, L_0x1ced6a0, C4<1>, C4<1>;
L_0x1ced970 .functor NOT 1, v0x1ce56f0_0, C4<0>, C4<0>, C4<0>;
L_0x1cedaf0 .functor AND 1, L_0x1ced970, v0x1ce5790_0, C4<1>, C4<1>;
L_0x1cedc00 .functor AND 1, L_0x1cedaf0, v0x1ce5830_0, C4<1>, C4<1>;
L_0x1cedcc0 .functor AND 1, L_0x1cedc00, v0x1ce5970_0, C4<1>, C4<1>;
L_0x1cedde0 .functor OR 1, L_0x1ced820, L_0x1cedcc0, C4<0>, C4<0>;
L_0x1cedea0 .functor AND 1, v0x1ce56f0_0, v0x1ce5790_0, C4<1>, C4<1>;
L_0x1cedf80 .functor AND 1, L_0x1cedea0, v0x1ce5830_0, C4<1>, C4<1>;
L_0x1cee040 .functor AND 1, L_0x1cedf80, v0x1ce5970_0, C4<1>, C4<1>;
L_0x1cedf10 .functor OR 1, L_0x1cedde0, L_0x1cee040, C4<0>, C4<0>;
L_0x1cee270 .functor NOT 1, v0x1ce56f0_0, C4<0>, C4<0>, C4<0>;
L_0x1cee370 .functor NOT 1, v0x1ce5790_0, C4<0>, C4<0>, C4<0>;
L_0x1cee3e0 .functor OR 1, L_0x1cee270, L_0x1cee370, C4<0>, C4<0>;
L_0x1cee590 .functor NOT 1, v0x1ce5830_0, C4<0>, C4<0>, C4<0>;
L_0x1cee600 .functor OR 1, L_0x1cee3e0, L_0x1cee590, C4<0>, C4<0>;
L_0x1cee7c0 .functor NOT 1, v0x1ce5970_0, C4<0>, C4<0>, C4<0>;
L_0x1cee830 .functor OR 1, L_0x1cee600, L_0x1cee7c0, C4<0>, C4<0>;
L_0x1ceea00 .functor NOT 1, v0x1ce5790_0, C4<0>, C4<0>, C4<0>;
L_0x1ceea70 .functor OR 1, v0x1ce56f0_0, L_0x1ceea00, C4<0>, C4<0>;
L_0x1ceec00 .functor NOT 1, v0x1ce5830_0, C4<0>, C4<0>, C4<0>;
L_0x1ceec70 .functor OR 1, L_0x1ceea70, L_0x1ceec00, C4<0>, C4<0>;
L_0x1ceee60 .functor NOT 1, v0x1ce5970_0, C4<0>, C4<0>, C4<0>;
L_0x1ceeed0 .functor OR 1, L_0x1ceec70, L_0x1ceee60, C4<0>, C4<0>;
L_0x1cef0d0 .functor AND 1, L_0x1cee830, L_0x1ceeed0, C4<1>, C4<1>;
L_0x1cef1e0 .functor OR 1, v0x1ce56f0_0, v0x1ce5790_0, C4<0>, C4<0>;
L_0x1cef350 .functor NOT 1, v0x1ce5830_0, C4<0>, C4<0>, C4<0>;
L_0x1cef3c0 .functor OR 1, L_0x1cef1e0, L_0x1cef350, C4<0>, C4<0>;
L_0x1cef5e0 .functor NOT 1, v0x1ce5970_0, C4<0>, C4<0>, C4<0>;
L_0x1cef650 .functor OR 1, L_0x1cef3c0, L_0x1cef5e0, C4<0>, C4<0>;
L_0x1cef880 .functor AND 1, L_0x1cef0d0, L_0x1cef650, C4<1>, C4<1>;
L_0x1cef990 .functor OR 1, v0x1ce56f0_0, v0x1ce5790_0, C4<0>, C4<0>;
L_0x1cefb30 .functor OR 1, L_0x1cef990, v0x1ce5830_0, C4<0>, C4<0>;
L_0x1cefbf0 .functor NOT 1, v0x1ce5970_0, C4<0>, C4<0>, C4<0>;
L_0x1cefa00 .functor OR 1, L_0x1cefb30, L_0x1cefbf0, C4<0>, C4<0>;
L_0x1cefda0 .functor AND 1, L_0x1cef880, L_0x1cefa00, C4<1>, C4<1>;
L_0x1cf0000 .functor OR 1, v0x1ce56f0_0, v0x1ce5790_0, C4<0>, C4<0>;
L_0x1cf0070 .functor OR 1, L_0x1cf0000, v0x1ce5830_0, C4<0>, C4<0>;
L_0x1cf0290 .functor OR 1, L_0x1cf0070, v0x1ce5970_0, C4<0>, C4<0>;
L_0x1cf0350 .functor AND 1, L_0x1cefda0, L_0x1cf0290, C4<1>, C4<1>;
L_0x1cf05d0 .functor NOT 1, v0x1ce56f0_0, C4<0>, C4<0>, C4<0>;
L_0x1cf0640 .functor NOT 1, v0x1ce5790_0, C4<0>, C4<0>, C4<0>;
L_0x1cf0830 .functor OR 1, L_0x1cf05d0, L_0x1cf0640, C4<0>, C4<0>;
L_0x1cf0940 .functor NOT 1, v0x1ce5830_0, C4<0>, C4<0>, C4<0>;
L_0x1cf0d50 .functor OR 1, L_0x1cf0830, L_0x1cf0940, C4<0>, C4<0>;
L_0x1cf0e60 .functor OR 1, L_0x1cf0d50, v0x1ce5970_0, C4<0>, C4<0>;
L_0x1cf12d0 .functor AND 1, L_0x1cf0350, L_0x1cf0e60, C4<1>, C4<1>;
L_0x1cf13e0 .functor NOT 1, v0x1ce56f0_0, C4<0>, C4<0>, C4<0>;
L_0x1cf1810 .functor NOT 1, v0x1ce5790_0, C4<0>, C4<0>, C4<0>;
L_0x1cf1880 .functor OR 1, L_0x1cf13e0, L_0x1cf1810, C4<0>, C4<0>;
L_0x1cf1b50 .functor OR 1, L_0x1cf1880, v0x1ce5830_0, C4<0>, C4<0>;
L_0x1cf1c10 .functor NOT 1, v0x1ce5970_0, C4<0>, C4<0>, C4<0>;
L_0x1cf1e50 .functor OR 1, L_0x1cf1b50, L_0x1cf1c10, C4<0>, C4<0>;
L_0x1cf1f60 .functor AND 1, L_0x1cf12d0, L_0x1cf1e50, C4<1>, C4<1>;
L_0x1cf2250 .functor NOT 1, v0x1ce56f0_0, C4<0>, C4<0>, C4<0>;
L_0x1cf22c0 .functor OR 1, L_0x1cf2250, v0x1ce5790_0, C4<0>, C4<0>;
L_0x1cf2570 .functor NOT 1, v0x1ce5830_0, C4<0>, C4<0>, C4<0>;
L_0x1cf25e0 .functor OR 1, L_0x1cf22c0, L_0x1cf2570, C4<0>, C4<0>;
L_0x1cf28f0 .functor OR 1, L_0x1cf25e0, v0x1ce5970_0, C4<0>, C4<0>;
L_0x1cf29b0 .functor AND 1, L_0x1cf1f60, L_0x1cf28f0, C4<1>, C4<1>;
L_0x1cf2cd0 .functor NOT 1, v0x1ce56f0_0, C4<0>, C4<0>, C4<0>;
L_0x1cf2d40 .functor OR 1, L_0x1cf2cd0, v0x1ce5790_0, C4<0>, C4<0>;
L_0x1cf3020 .functor OR 1, L_0x1cf2d40, v0x1ce5830_0, C4<0>, C4<0>;
L_0x1cf30e0 .functor NOT 1, v0x1ce5970_0, C4<0>, C4<0>, C4<0>;
L_0x1cf3380 .functor OR 1, L_0x1cf3020, L_0x1cf30e0, C4<0>, C4<0>;
L_0x1cf3490 .functor AND 1, L_0x1cf29b0, L_0x1cf3380, C4<1>, C4<1>;
L_0x1cf37e0 .functor NOT 1, v0x1ce56f0_0, C4<0>, C4<0>, C4<0>;
L_0x1cf3850 .functor NOT 1, v0x1ce5790_0, C4<0>, C4<0>, C4<0>;
L_0x1cf3b10 .functor OR 1, L_0x1cf37e0, L_0x1cf3850, C4<0>, C4<0>;
L_0x1cf3c20 .functor OR 1, L_0x1cf3b10, v0x1ce5830_0, C4<0>, C4<0>;
L_0x1cf3f40 .functor OR 1, L_0x1cf3c20, v0x1ce5970_0, C4<0>, C4<0>;
L_0x1cf4000 .functor AND 1, L_0x1cf3490, L_0x1cf3f40, C4<1>, C4<1>;
v0x1ce6080_0 .net *"_ivl_0", 0 0, L_0x1ced160;  1 drivers
v0x1ce6160_0 .net *"_ivl_10", 0 0, L_0x1ced820;  1 drivers
v0x1ce6240_0 .net *"_ivl_100", 0 0, L_0x1cf12d0;  1 drivers
v0x1ce6330_0 .net *"_ivl_102", 0 0, L_0x1cf13e0;  1 drivers
v0x1ce6410_0 .net *"_ivl_104", 0 0, L_0x1cf1810;  1 drivers
v0x1ce6540_0 .net *"_ivl_106", 0 0, L_0x1cf1880;  1 drivers
v0x1ce6620_0 .net *"_ivl_108", 0 0, L_0x1cf1b50;  1 drivers
v0x1ce6700_0 .net *"_ivl_110", 0 0, L_0x1cf1c10;  1 drivers
v0x1ce67e0_0 .net *"_ivl_112", 0 0, L_0x1cf1e50;  1 drivers
v0x1ce6950_0 .net *"_ivl_114", 0 0, L_0x1cf1f60;  1 drivers
v0x1ce6a30_0 .net *"_ivl_116", 0 0, L_0x1cf2250;  1 drivers
v0x1ce6b10_0 .net *"_ivl_118", 0 0, L_0x1cf22c0;  1 drivers
v0x1ce6bf0_0 .net *"_ivl_12", 0 0, L_0x1ced970;  1 drivers
v0x1ce6cd0_0 .net *"_ivl_120", 0 0, L_0x1cf2570;  1 drivers
v0x1ce6db0_0 .net *"_ivl_122", 0 0, L_0x1cf25e0;  1 drivers
v0x1ce6e90_0 .net *"_ivl_124", 0 0, L_0x1cf28f0;  1 drivers
v0x1ce6f70_0 .net *"_ivl_126", 0 0, L_0x1cf29b0;  1 drivers
v0x1ce7160_0 .net *"_ivl_128", 0 0, L_0x1cf2cd0;  1 drivers
v0x1ce7240_0 .net *"_ivl_130", 0 0, L_0x1cf2d40;  1 drivers
v0x1ce7320_0 .net *"_ivl_132", 0 0, L_0x1cf3020;  1 drivers
v0x1ce7400_0 .net *"_ivl_134", 0 0, L_0x1cf30e0;  1 drivers
v0x1ce74e0_0 .net *"_ivl_136", 0 0, L_0x1cf3380;  1 drivers
v0x1ce75c0_0 .net *"_ivl_138", 0 0, L_0x1cf3490;  1 drivers
v0x1ce76a0_0 .net *"_ivl_14", 0 0, L_0x1cedaf0;  1 drivers
v0x1ce7780_0 .net *"_ivl_140", 0 0, L_0x1cf37e0;  1 drivers
v0x1ce7860_0 .net *"_ivl_142", 0 0, L_0x1cf3850;  1 drivers
v0x1ce7940_0 .net *"_ivl_144", 0 0, L_0x1cf3b10;  1 drivers
v0x1ce7a20_0 .net *"_ivl_146", 0 0, L_0x1cf3c20;  1 drivers
v0x1ce7b00_0 .net *"_ivl_148", 0 0, L_0x1cf3f40;  1 drivers
v0x1ce7be0_0 .net *"_ivl_16", 0 0, L_0x1cedc00;  1 drivers
v0x1ce7cc0_0 .net *"_ivl_18", 0 0, L_0x1cedcc0;  1 drivers
v0x1ce7da0_0 .net *"_ivl_2", 0 0, L_0x1ced300;  1 drivers
v0x1ce7e80_0 .net *"_ivl_20", 0 0, L_0x1cedde0;  1 drivers
v0x1ce8170_0 .net *"_ivl_22", 0 0, L_0x1cedea0;  1 drivers
v0x1ce8250_0 .net *"_ivl_24", 0 0, L_0x1cedf80;  1 drivers
v0x1ce8330_0 .net *"_ivl_26", 0 0, L_0x1cee040;  1 drivers
v0x1ce8410_0 .net *"_ivl_30", 0 0, L_0x1cee270;  1 drivers
v0x1ce84f0_0 .net *"_ivl_32", 0 0, L_0x1cee370;  1 drivers
v0x1ce85d0_0 .net *"_ivl_34", 0 0, L_0x1cee3e0;  1 drivers
v0x1ce86b0_0 .net *"_ivl_36", 0 0, L_0x1cee590;  1 drivers
v0x1ce8790_0 .net *"_ivl_38", 0 0, L_0x1cee600;  1 drivers
v0x1ce8870_0 .net *"_ivl_4", 0 0, L_0x1ced3e0;  1 drivers
v0x1ce8950_0 .net *"_ivl_40", 0 0, L_0x1cee7c0;  1 drivers
v0x1ce8a30_0 .net *"_ivl_42", 0 0, L_0x1cee830;  1 drivers
v0x1ce8b10_0 .net *"_ivl_44", 0 0, L_0x1ceea00;  1 drivers
v0x1ce8bf0_0 .net *"_ivl_46", 0 0, L_0x1ceea70;  1 drivers
v0x1ce8cd0_0 .net *"_ivl_48", 0 0, L_0x1ceec00;  1 drivers
v0x1ce8db0_0 .net *"_ivl_50", 0 0, L_0x1ceec70;  1 drivers
v0x1ce8e90_0 .net *"_ivl_52", 0 0, L_0x1ceee60;  1 drivers
v0x1ce8f70_0 .net *"_ivl_54", 0 0, L_0x1ceeed0;  1 drivers
v0x1ce9050_0 .net *"_ivl_56", 0 0, L_0x1cef0d0;  1 drivers
v0x1ce9130_0 .net *"_ivl_58", 0 0, L_0x1cef1e0;  1 drivers
v0x1ce9210_0 .net *"_ivl_6", 0 0, L_0x1ced560;  1 drivers
v0x1ce92f0_0 .net *"_ivl_60", 0 0, L_0x1cef350;  1 drivers
v0x1ce93d0_0 .net *"_ivl_62", 0 0, L_0x1cef3c0;  1 drivers
v0x1ce94b0_0 .net *"_ivl_64", 0 0, L_0x1cef5e0;  1 drivers
v0x1ce9590_0 .net *"_ivl_66", 0 0, L_0x1cef650;  1 drivers
v0x1ce9670_0 .net *"_ivl_68", 0 0, L_0x1cef880;  1 drivers
v0x1ce9750_0 .net *"_ivl_70", 0 0, L_0x1cef990;  1 drivers
v0x1ce9830_0 .net *"_ivl_72", 0 0, L_0x1cefb30;  1 drivers
v0x1ce9910_0 .net *"_ivl_74", 0 0, L_0x1cefbf0;  1 drivers
v0x1ce99f0_0 .net *"_ivl_76", 0 0, L_0x1cefa00;  1 drivers
v0x1ce9ad0_0 .net *"_ivl_78", 0 0, L_0x1cefda0;  1 drivers
v0x1ce9bb0_0 .net *"_ivl_8", 0 0, L_0x1ced6a0;  1 drivers
v0x1ce9c90_0 .net *"_ivl_80", 0 0, L_0x1cf0000;  1 drivers
v0x1cea180_0 .net *"_ivl_82", 0 0, L_0x1cf0070;  1 drivers
v0x1cea260_0 .net *"_ivl_84", 0 0, L_0x1cf0290;  1 drivers
v0x1cea340_0 .net *"_ivl_86", 0 0, L_0x1cf0350;  1 drivers
v0x1cea420_0 .net *"_ivl_88", 0 0, L_0x1cf05d0;  1 drivers
v0x1cea500_0 .net *"_ivl_90", 0 0, L_0x1cf0640;  1 drivers
v0x1cea5e0_0 .net *"_ivl_92", 0 0, L_0x1cf0830;  1 drivers
v0x1cea6c0_0 .net *"_ivl_94", 0 0, L_0x1cf0940;  1 drivers
v0x1cea7a0_0 .net *"_ivl_96", 0 0, L_0x1cf0d50;  1 drivers
v0x1cea880_0 .net *"_ivl_98", 0 0, L_0x1cf0e60;  1 drivers
v0x1cea960_0 .net "a", 0 0, v0x1ce56f0_0;  alias, 1 drivers
v0x1ceaa00_0 .net "b", 0 0, v0x1ce5790_0;  alias, 1 drivers
v0x1ceaaf0_0 .net "c", 0 0, v0x1ce5830_0;  alias, 1 drivers
v0x1ceabe0_0 .net "d", 0 0, v0x1ce5970_0;  alias, 1 drivers
v0x1ceacd0_0 .net "out_pos", 0 0, L_0x1cf4000;  alias, 1 drivers
v0x1cead90_0 .net "out_sop", 0 0, L_0x1cedf10;  alias, 1 drivers
S_0x1ceaf10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1c94550;
 .timescale -12 -12;
E_0x1c7a9f0 .event anyedge, v0x1cebd00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1cebd00_0;
    %nor/r;
    %assign/vec4 v0x1cebd00_0, 0;
    %wait E_0x1c7a9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1ce4bc0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce5a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce5b00_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1ce4bc0;
T_4 ;
    %wait E_0x1c92d30;
    %load/vec4 v0x1ce5ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ce5a60_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1ce4bc0;
T_5 ;
    %wait E_0x1c92bd0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ce5970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce5830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce5790_0, 0;
    %assign/vec4 v0x1ce56f0_0, 0;
    %wait E_0x1c92bd0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ce5970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce5830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce5790_0, 0;
    %assign/vec4 v0x1ce56f0_0, 0;
    %wait E_0x1c92bd0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ce5970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce5830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce5790_0, 0;
    %assign/vec4 v0x1ce56f0_0, 0;
    %wait E_0x1c92bd0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ce5970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce5830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce5790_0, 0;
    %assign/vec4 v0x1ce56f0_0, 0;
    %wait E_0x1c92bd0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ce5970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce5830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce5790_0, 0;
    %assign/vec4 v0x1ce56f0_0, 0;
    %wait E_0x1c92bd0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ce5970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce5830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce5790_0, 0;
    %assign/vec4 v0x1ce56f0_0, 0;
    %wait E_0x1c92bd0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ce5970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce5830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce5790_0, 0;
    %assign/vec4 v0x1ce56f0_0, 0;
    %wait E_0x1c92bd0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ce5970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce5830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce5790_0, 0;
    %assign/vec4 v0x1ce56f0_0, 0;
    %wait E_0x1c92bd0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ce5970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce5830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce5790_0, 0;
    %assign/vec4 v0x1ce56f0_0, 0;
    %wait E_0x1c92bd0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ce5970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce5830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce5790_0, 0;
    %assign/vec4 v0x1ce56f0_0, 0;
    %wait E_0x1c92bd0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ce5970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce5830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce5790_0, 0;
    %assign/vec4 v0x1ce56f0_0, 0;
    %wait E_0x1c92bd0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ce5970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce5830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce5790_0, 0;
    %assign/vec4 v0x1ce56f0_0, 0;
    %wait E_0x1c92bd0;
    %load/vec4 v0x1ce5a60_0;
    %store/vec4 v0x1ce5b00_0, 0, 1;
    %fork t_1, S_0x1ce4ef0;
    %jmp t_0;
    .scope S_0x1ce4ef0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ce5130_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1ce5130_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1c92bd0;
    %load/vec4 v0x1ce5130_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1ce5970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce5830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce5790_0, 0;
    %assign/vec4 v0x1ce56f0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ce5130_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1ce5130_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1ce4bc0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c92d30;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1ce5970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce5830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce5790_0, 0;
    %assign/vec4 v0x1ce56f0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1ce5a60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1ce5b00_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1c94550;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ceb8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cebd00_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1c94550;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1ceb8a0_0;
    %inv;
    %store/vec4 v0x1ceb8a0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1c94550;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ce58d0_0, v0x1cebe70_0, v0x1ceb6c0_0, v0x1ceb760_0, v0x1ceb800_0, v0x1ceb940_0, v0x1cebbc0_0, v0x1cebb20_0, v0x1ceba80_0, v0x1ceb9e0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1c94550;
T_9 ;
    %load/vec4 v0x1cebc60_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1cebc60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1cebc60_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1cebc60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1cebc60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1cebc60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1cebc60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1cebc60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1cebc60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1cebc60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1c94550;
T_10 ;
    %wait E_0x1c92d30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cebc60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cebc60_0, 4, 32;
    %load/vec4 v0x1cebda0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1cebc60_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cebc60_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cebc60_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cebc60_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1cebbc0_0;
    %load/vec4 v0x1cebbc0_0;
    %load/vec4 v0x1cebb20_0;
    %xor;
    %load/vec4 v0x1cebbc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1cebc60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cebc60_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1cebc60_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cebc60_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1ceba80_0;
    %load/vec4 v0x1ceba80_0;
    %load/vec4 v0x1ceb9e0_0;
    %xor;
    %load/vec4 v0x1ceba80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1cebc60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cebc60_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1cebc60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cebc60_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/ece241_2013_q2/iter9/response3/top_module.sv";
