{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Web Edition " "Info: Version 7.1 Build 156 04/30/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 28 14:41:00 2011 " "Info: Processing started: Mon Feb 28 14:41:00 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Dlatchtest -c Dlatchtest --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Dlatchtest -c Dlatchtest --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst~8 " "Warning: Node \"inst~8\" is a latch" {  } { { "Dlatchtest.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/D latch test/Dlatchtest.bdf" { { 104 520 584 152 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "W " "Info: Assuming node \"W\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Dlatchtest.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/D latch test/Dlatchtest.bdf" { { 168 24 192 184 "W" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "inst~8 D W 0.814 ns register " "Info: tsu for register \"inst~8\" (data pin = \"D\", clock pin = \"W\") is 0.814 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.033 ns + Longest pin register " "Info: + Longest pin to register delay is 2.033 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns D 1 PIN PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; PIN Node = 'D'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "Dlatchtest.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/D latch test/Dlatchtest.bdf" { { 104 24 192 120 "D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.408 ns) 2.033 ns inst~8 2 REG LCCOMB_X31_Y35_N0 1 " "Info: 2: + IC(0.646 ns) + CELL(0.408 ns) = 2.033 ns; Loc. = LCCOMB_X31_Y35_N0; Fanout = 1; REG Node = 'inst~8'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.054 ns" { D inst~8 } "NODE_NAME" } } { "Dlatchtest.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/D latch test/Dlatchtest.bdf" { { 104 520 584 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.387 ns ( 68.22 % ) " "Info: Total cell delay = 1.387 ns ( 68.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.646 ns ( 31.78 % ) " "Info: Total interconnect delay = 0.646 ns ( 31.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.033 ns" { D inst~8 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.033 ns" { D D~combout inst~8 } { 0.000ns 0.000ns 0.646ns } { 0.000ns 0.979ns 0.408ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.668 ns + " "Info: + Micro setup delay of destination is 0.668 ns" {  } { { "Dlatchtest.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/D latch test/Dlatchtest.bdf" { { 104 520 584 152 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "W destination 1.887 ns - Shortest register " "Info: - Shortest clock path from clock \"W\" to destination register is 1.887 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns W 1 CLK PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; CLK Node = 'W'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { W } "NODE_NAME" } } { "Dlatchtest.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/D latch test/Dlatchtest.bdf" { { 168 24 192 184 "W" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.275 ns) 1.887 ns inst~8 2 REG LCCOMB_X31_Y35_N0 1 " "Info: 2: + IC(0.633 ns) + CELL(0.275 ns) = 1.887 ns; Loc. = LCCOMB_X31_Y35_N0; Fanout = 1; REG Node = 'inst~8'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.908 ns" { W inst~8 } "NODE_NAME" } } { "Dlatchtest.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/D latch test/Dlatchtest.bdf" { { 104 520 584 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.254 ns ( 66.45 % ) " "Info: Total cell delay = 1.254 ns ( 66.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.633 ns ( 33.55 % ) " "Info: Total interconnect delay = 0.633 ns ( 33.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.887 ns" { W inst~8 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "1.887 ns" { W W~combout inst~8 } { 0.000ns 0.000ns 0.633ns } { 0.000ns 0.979ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.033 ns" { D inst~8 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.033 ns" { D D~combout inst~8 } { 0.000ns 0.000ns 0.646ns } { 0.000ns 0.979ns 0.408ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.887 ns" { W inst~8 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "1.887 ns" { W W~combout inst~8 } { 0.000ns 0.000ns 0.633ns } { 0.000ns 0.979ns 0.275ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "W Q inst~8 5.251 ns register " "Info: tco from clock \"W\" to destination pin \"Q\" through register \"inst~8\" is 5.251 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "W source 1.887 ns + Longest register " "Info: + Longest clock path from clock \"W\" to source register is 1.887 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns W 1 CLK PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; CLK Node = 'W'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { W } "NODE_NAME" } } { "Dlatchtest.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/D latch test/Dlatchtest.bdf" { { 168 24 192 184 "W" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.275 ns) 1.887 ns inst~8 2 REG LCCOMB_X31_Y35_N0 1 " "Info: 2: + IC(0.633 ns) + CELL(0.275 ns) = 1.887 ns; Loc. = LCCOMB_X31_Y35_N0; Fanout = 1; REG Node = 'inst~8'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.908 ns" { W inst~8 } "NODE_NAME" } } { "Dlatchtest.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/D latch test/Dlatchtest.bdf" { { 104 520 584 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.254 ns ( 66.45 % ) " "Info: Total cell delay = 1.254 ns ( 66.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.633 ns ( 33.55 % ) " "Info: Total interconnect delay = 0.633 ns ( 33.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.887 ns" { W inst~8 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "1.887 ns" { W W~combout inst~8 } { 0.000ns 0.000ns 0.633ns } { 0.000ns 0.979ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Dlatchtest.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/D latch test/Dlatchtest.bdf" { { 104 520 584 152 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.364 ns + Longest register pin " "Info: + Longest register to pin delay is 3.364 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst~8 1 REG LCCOMB_X31_Y35_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y35_N0; Fanout = 1; REG Node = 'inst~8'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst~8 } "NODE_NAME" } } { "Dlatchtest.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/D latch test/Dlatchtest.bdf" { { 104 520 584 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.576 ns) + CELL(2.788 ns) 3.364 ns Q 2 PIN PIN_C12 0 " "Info: 2: + IC(0.576 ns) + CELL(2.788 ns) = 3.364 ns; Loc. = PIN_C12; Fanout = 0; PIN Node = 'Q'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.364 ns" { inst~8 Q } "NODE_NAME" } } { "Dlatchtest.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/D latch test/Dlatchtest.bdf" { { 120 680 856 136 "Q" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.788 ns ( 82.88 % ) " "Info: Total cell delay = 2.788 ns ( 82.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.576 ns ( 17.12 % ) " "Info: Total interconnect delay = 0.576 ns ( 17.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.364 ns" { inst~8 Q } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.364 ns" { inst~8 Q } { 0.000ns 0.576ns } { 0.000ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.887 ns" { W inst~8 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "1.887 ns" { W W~combout inst~8 } { 0.000ns 0.000ns 0.633ns } { 0.000ns 0.979ns 0.275ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.364 ns" { inst~8 Q } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.364 ns" { inst~8 Q } { 0.000ns 0.576ns } { 0.000ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "inst~8 D W -0.146 ns register " "Info: th for register \"inst~8\" (data pin = \"D\", clock pin = \"W\") is -0.146 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "W destination 1.887 ns + Longest register " "Info: + Longest clock path from clock \"W\" to destination register is 1.887 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns W 1 CLK PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; CLK Node = 'W'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { W } "NODE_NAME" } } { "Dlatchtest.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/D latch test/Dlatchtest.bdf" { { 168 24 192 184 "W" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.275 ns) 1.887 ns inst~8 2 REG LCCOMB_X31_Y35_N0 1 " "Info: 2: + IC(0.633 ns) + CELL(0.275 ns) = 1.887 ns; Loc. = LCCOMB_X31_Y35_N0; Fanout = 1; REG Node = 'inst~8'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.908 ns" { W inst~8 } "NODE_NAME" } } { "Dlatchtest.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/D latch test/Dlatchtest.bdf" { { 104 520 584 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.254 ns ( 66.45 % ) " "Info: Total cell delay = 1.254 ns ( 66.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.633 ns ( 33.55 % ) " "Info: Total interconnect delay = 0.633 ns ( 33.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.887 ns" { W inst~8 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "1.887 ns" { W W~combout inst~8 } { 0.000ns 0.000ns 0.633ns } { 0.000ns 0.979ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Dlatchtest.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/D latch test/Dlatchtest.bdf" { { 104 520 584 152 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.033 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.033 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns D 1 PIN PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; PIN Node = 'D'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "Dlatchtest.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/D latch test/Dlatchtest.bdf" { { 104 24 192 120 "D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.408 ns) 2.033 ns inst~8 2 REG LCCOMB_X31_Y35_N0 1 " "Info: 2: + IC(0.646 ns) + CELL(0.408 ns) = 2.033 ns; Loc. = LCCOMB_X31_Y35_N0; Fanout = 1; REG Node = 'inst~8'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.054 ns" { D inst~8 } "NODE_NAME" } } { "Dlatchtest.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/D latch test/Dlatchtest.bdf" { { 104 520 584 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.387 ns ( 68.22 % ) " "Info: Total cell delay = 1.387 ns ( 68.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.646 ns ( 31.78 % ) " "Info: Total interconnect delay = 0.646 ns ( 31.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.033 ns" { D inst~8 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.033 ns" { D D~combout inst~8 } { 0.000ns 0.000ns 0.646ns } { 0.000ns 0.979ns 0.408ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.887 ns" { W inst~8 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "1.887 ns" { W W~combout inst~8 } { 0.000ns 0.000ns 0.633ns } { 0.000ns 0.979ns 0.275ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.033 ns" { D inst~8 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.033 ns" { D D~combout inst~8 } { 0.000ns 0.000ns 0.646ns } { 0.000ns 0.979ns 0.408ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "153 " "Info: Allocated 153 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 28 14:41:03 2011 " "Info: Processing ended: Mon Feb 28 14:41:03 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
