Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Oct 19 22:21:01 2023
| Host         : DESKTOP-2KMLI2C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file D:/soc/Lab3/vivado_3/Lab3/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (159)
6. checking no_output_delay (166)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (159)
--------------------------------
 There are 159 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
rready
sm_tready
ss_tdata[0]
ss_tdata[10]
ss_tdata[11]
ss_tdata[12]
ss_tdata[13]
ss_tdata[14]
ss_tdata[15]
ss_tdata[16]
ss_tdata[17]
ss_tdata[18]
ss_tdata[19]
ss_tdata[1]
ss_tdata[20]
ss_tdata[21]
ss_tdata[22]
ss_tdata[23]
ss_tdata[24]
ss_tdata[25]
ss_tdata[26]
ss_tdata[27]
ss_tdata[28]
ss_tdata[29]
ss_tdata[2]
ss_tdata[30]
ss_tdata[31]
ss_tdata[3]
ss_tdata[4]
ss_tdata[5]
ss_tdata[6]
ss_tdata[7]
ss_tdata[8]
ss_tdata[9]
ss_tvalid
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (166)
---------------------------------
 There are 166 ports with no output delay specified. (HIGH)

arready
awready
data_A[10]
data_A[11]
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_A[6]
data_A[7]
data_A[8]
data_A[9]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_EN
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[0]
tap_A[10]
tap_A[11]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_Di[0]
tap_Di[10]
tap_Di[11]
tap_Di[12]
tap_Di[13]
tap_Di[14]
tap_Di[15]
tap_Di[16]
tap_Di[17]
tap_Di[18]
tap_Di[19]
tap_Di[1]
tap_Di[20]
tap_Di[21]
tap_Di[22]
tap_Di[23]
tap_Di[24]
tap_Di[25]
tap_Di[26]
tap_Di[27]
tap_Di[28]
tap_Di[29]
tap_Di[2]
tap_Di[30]
tap_Di[31]
tap_Di[3]
tap_Di[4]
tap_Di[5]
tap_Di[6]
tap_Di[7]
tap_Di[8]
tap_Di[9]
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.849        0.000                      0                  246        0.142        0.000                      0                  246        6.500        0.000                       0                   163  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 7.000}      14.000          71.429          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.849        0.000                      0                  246        0.142        0.000                      0                  246        6.500        0.000                       0                   163  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 cnt_cal_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            fir_out_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (axis_clk rise@14.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        13.014ns  (logic 8.692ns (66.787%)  route 4.322ns (33.213%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_cal_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  cnt_cal_reg[3]/Q
                         net (fo=85, unplaced)        0.901     3.835    cnt_cal_reg_n_0_[3]
                                                                      r  FSM_sequential_state_current[0]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.130 r  FSM_sequential_state_current[0]_i_2/O
                         net (fo=34, unplaced)        0.522     4.652    FSM_sequential_state_current[0]_i_2_n_0
                                                                      r  fir_out1_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.776 r  fir_out1_i_1/O
                         net (fo=2, unplaced)         0.800     5.576    mult_in[16]
                                                                      r  fir_out1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     9.427 r  fir_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.482    fir_out1__0_n_106
                                                                      r  fir_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.000 r  fir_out1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.800    fir_out1__1_n_105
                                                                      r  fir_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.924 r  fir_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000    11.924    fir_out[19]_i_10_n_0
                                                                      r  fir_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.457 r  fir_out_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    12.466    fir_out_reg[19]_i_7_n_0
                                                                      r  fir_out_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.583 r  fir_out_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    12.583    fir_out_reg[23]_i_7_n_0
                                                                      r  fir_out_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.914 r  fir_out_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    13.532    fir_out_reg[27]_i_7_n_4
                                                                      r  fir_out[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.839 r  fir_out[27]_i_3/O
                         net (fo=1, unplaced)         0.000    13.839    fir_out[27]_i_3_n_0
                                                                      r  fir_out_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.215 r  fir_out_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.215    fir_out_reg[27]_i_2_n_0
                                                                      r  fir_out_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.546 r  fir_out_reg[31]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    15.164    fir_out0[31]
                                                                      r  fir_out[31]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.307    15.471 r  fir_out[31]_i_2/O
                         net (fo=1, unplaced)         0.000    15.471    fir_out[31]_i_2_n_0
                         FDCE                                         r  fir_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     14.000    14.000 r  
                                                      0.000    14.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    14.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.439    16.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_out_reg[31]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.044    16.320    fir_out_reg[31]
  -------------------------------------------------------------------
                         required time                         16.320    
                         arrival time                         -15.471    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.966ns  (required time - arrival time)
  Source:                 cnt_cal_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            fir_out_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (axis_clk rise@14.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.897ns  (logic 8.575ns (66.486%)  route 4.322ns (33.514%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_cal_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  cnt_cal_reg[3]/Q
                         net (fo=85, unplaced)        0.901     3.835    cnt_cal_reg_n_0_[3]
                                                                      r  FSM_sequential_state_current[0]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.130 r  FSM_sequential_state_current[0]_i_2/O
                         net (fo=34, unplaced)        0.522     4.652    FSM_sequential_state_current[0]_i_2_n_0
                                                                      r  fir_out1_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.776 r  fir_out1_i_1/O
                         net (fo=2, unplaced)         0.800     5.576    mult_in[16]
                                                                      r  fir_out1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     9.427 r  fir_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.482    fir_out1__0_n_106
                                                                      r  fir_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.000 r  fir_out1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.800    fir_out1__1_n_105
                                                                      r  fir_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.924 r  fir_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000    11.924    fir_out[19]_i_10_n_0
                                                                      r  fir_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.457 r  fir_out_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    12.466    fir_out_reg[19]_i_7_n_0
                                                                      r  fir_out_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.797 r  fir_out_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    13.415    fir_out_reg[23]_i_7_n_4
                                                                      r  fir_out[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.722 r  fir_out[23]_i_3/O
                         net (fo=1, unplaced)         0.000    13.722    fir_out[23]_i_3_n_0
                                                                      r  fir_out_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.098 r  fir_out_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.098    fir_out_reg[23]_i_2_n_0
                                                                      r  fir_out_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.429 r  fir_out_reg[27]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    15.047    fir_out0[27]
                                                                      r  fir_out[27]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.307    15.354 r  fir_out[27]_i_1/O
                         net (fo=1, unplaced)         0.000    15.354    fir_out[27]_i_1_n_0
                         FDCE                                         r  fir_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     14.000    14.000 r  
                                                      0.000    14.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    14.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.439    16.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_out_reg[27]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.044    16.320    fir_out_reg[27]
  -------------------------------------------------------------------
                         required time                         16.320    
                         arrival time                         -15.354    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             1.096ns  (required time - arrival time)
  Source:                 cnt_cal_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            fir_out_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (axis_clk rise@14.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.767ns  (logic 8.611ns (67.445%)  route 4.156ns (32.555%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_cal_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  cnt_cal_reg[3]/Q
                         net (fo=85, unplaced)        0.901     3.835    cnt_cal_reg_n_0_[3]
                                                                      r  FSM_sequential_state_current[0]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.130 r  FSM_sequential_state_current[0]_i_2/O
                         net (fo=34, unplaced)        0.522     4.652    FSM_sequential_state_current[0]_i_2_n_0
                                                                      r  fir_out1_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.776 r  fir_out1_i_1/O
                         net (fo=2, unplaced)         0.800     5.576    mult_in[16]
                                                                      r  fir_out1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     9.427 r  fir_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.482    fir_out1__0_n_106
                                                                      r  fir_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.000 r  fir_out1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.800    fir_out1__1_n_105
                                                                      r  fir_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.924 r  fir_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000    11.924    fir_out[19]_i_10_n_0
                                                                      r  fir_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.457 r  fir_out_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    12.466    fir_out_reg[19]_i_7_n_0
                                                                      r  fir_out_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.583 r  fir_out_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    12.583    fir_out_reg[23]_i_7_n_0
                                                                      r  fir_out_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.914 r  fir_out_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    13.532    fir_out_reg[27]_i_7_n_4
                                                                      r  fir_out[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.839 r  fir_out[27]_i_3/O
                         net (fo=1, unplaced)         0.000    13.839    fir_out[27]_i_3_n_0
                                                                      r  fir_out_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.215 r  fir_out_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.215    fir_out_reg[27]_i_2_n_0
                                                                      r  fir_out_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.471 r  fir_out_reg[31]_i_3/O[2]
                         net (fo=1, unplaced)         0.452    14.923    fir_out0[30]
                                                                      r  fir_out[30]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.301    15.224 r  fir_out[30]_i_1/O
                         net (fo=1, unplaced)         0.000    15.224    fir_out[30]_i_1_n_0
                         FDCE                                         r  fir_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     14.000    14.000 r  
                                                      0.000    14.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    14.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.439    16.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_out_reg[30]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.044    16.320    fir_out_reg[30]
  -------------------------------------------------------------------
                         required time                         16.320    
                         arrival time                         -15.224    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.150ns  (required time - arrival time)
  Source:                 cnt_cal_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            fir_out_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (axis_clk rise@14.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.713ns  (logic 8.697ns (68.408%)  route 4.016ns (31.592%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_cal_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  cnt_cal_reg[3]/Q
                         net (fo=85, unplaced)        0.901     3.835    cnt_cal_reg_n_0_[3]
                                                                      r  FSM_sequential_state_current[0]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.130 r  FSM_sequential_state_current[0]_i_2/O
                         net (fo=34, unplaced)        0.522     4.652    FSM_sequential_state_current[0]_i_2_n_0
                                                                      r  fir_out1_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.776 r  fir_out1_i_1/O
                         net (fo=2, unplaced)         0.800     5.576    mult_in[16]
                                                                      r  fir_out1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     9.427 r  fir_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.482    fir_out1__0_n_106
                                                                      r  fir_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.000 r  fir_out1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.800    fir_out1__1_n_105
                                                                      r  fir_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.924 r  fir_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000    11.924    fir_out[19]_i_10_n_0
                                                                      r  fir_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.457 r  fir_out_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    12.466    fir_out_reg[19]_i_7_n_0
                                                                      r  fir_out_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.583 r  fir_out_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    12.583    fir_out_reg[23]_i_7_n_0
                                                                      r  fir_out_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.914 r  fir_out_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    13.532    fir_out_reg[27]_i_7_n_4
                                                                      r  fir_out[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.839 r  fir_out[27]_i_3/O
                         net (fo=1, unplaced)         0.000    13.839    fir_out[27]_i_3_n_0
                                                                      r  fir_out_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.215 r  fir_out_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.215    fir_out_reg[27]_i_2_n_0
                                                                      r  fir_out_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    14.552 r  fir_out_reg[31]_i_3/O[1]
                         net (fo=1, unplaced)         0.312    14.864    fir_out0[29]
                                                                      r  fir_out[29]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.306    15.170 r  fir_out[29]_i_1/O
                         net (fo=1, unplaced)         0.000    15.170    fir_out[29]_i_1_n_0
                         FDCE                                         r  fir_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     14.000    14.000 r  
                                                      0.000    14.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    14.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.439    16.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_out_reg[29]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.044    16.320    fir_out_reg[29]
  -------------------------------------------------------------------
                         required time                         16.320    
                         arrival time                         -15.170    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.196ns  (required time - arrival time)
  Source:                 cnt_cal_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            fir_out_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (axis_clk rise@14.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.667ns  (logic 8.354ns (65.949%)  route 4.313ns (34.051%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_cal_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  cnt_cal_reg[3]/Q
                         net (fo=85, unplaced)        0.901     3.835    cnt_cal_reg_n_0_[3]
                                                                      r  FSM_sequential_state_current[0]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.130 r  FSM_sequential_state_current[0]_i_2/O
                         net (fo=34, unplaced)        0.522     4.652    FSM_sequential_state_current[0]_i_2_n_0
                                                                      r  fir_out1_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.776 r  fir_out1_i_1/O
                         net (fo=2, unplaced)         0.800     5.576    mult_in[16]
                                                                      r  fir_out1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     9.427 r  fir_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.482    fir_out1__0_n_106
                                                                      r  fir_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.000 r  fir_out1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.800    fir_out1__1_n_105
                                                                      r  fir_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.924 r  fir_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000    11.924    fir_out[19]_i_10_n_0
                                                                      r  fir_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.567 r  fir_out_reg[19]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    13.185    fir_out_reg[19]_i_7_n_4
                                                                      r  fir_out[19]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.492 r  fir_out[19]_i_3/O
                         net (fo=1, unplaced)         0.000    13.492    fir_out[19]_i_3_n_0
                                                                      r  fir_out_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.868 r  fir_out_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.868    fir_out_reg[19]_i_2_n_0
                                                                      r  fir_out_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.199 r  fir_out_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    14.817    fir_out0[23]
                                                                      r  fir_out[23]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.307    15.124 r  fir_out[23]_i_1/O
                         net (fo=1, unplaced)         0.000    15.124    fir_out[23]_i_1_n_0
                         FDCE                                         r  fir_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     14.000    14.000 r  
                                                      0.000    14.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    14.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.439    16.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_out_reg[23]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.044    16.320    fir_out_reg[23]
  -------------------------------------------------------------------
                         required time                         16.320    
                         arrival time                         -15.124    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.213ns  (required time - arrival time)
  Source:                 cnt_cal_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            fir_out_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (axis_clk rise@14.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.650ns  (logic 8.494ns (67.144%)  route 4.156ns (32.856%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_cal_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  cnt_cal_reg[3]/Q
                         net (fo=85, unplaced)        0.901     3.835    cnt_cal_reg_n_0_[3]
                                                                      r  FSM_sequential_state_current[0]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.130 r  FSM_sequential_state_current[0]_i_2/O
                         net (fo=34, unplaced)        0.522     4.652    FSM_sequential_state_current[0]_i_2_n_0
                                                                      r  fir_out1_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.776 r  fir_out1_i_1/O
                         net (fo=2, unplaced)         0.800     5.576    mult_in[16]
                                                                      r  fir_out1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     9.427 r  fir_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.482    fir_out1__0_n_106
                                                                      r  fir_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.000 r  fir_out1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.800    fir_out1__1_n_105
                                                                      r  fir_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.924 r  fir_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000    11.924    fir_out[19]_i_10_n_0
                                                                      r  fir_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.457 r  fir_out_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    12.466    fir_out_reg[19]_i_7_n_0
                                                                      r  fir_out_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.797 r  fir_out_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    13.415    fir_out_reg[23]_i_7_n_4
                                                                      r  fir_out[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.722 r  fir_out[23]_i_3/O
                         net (fo=1, unplaced)         0.000    13.722    fir_out[23]_i_3_n_0
                                                                      r  fir_out_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.098 r  fir_out_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.098    fir_out_reg[23]_i_2_n_0
                                                                      r  fir_out_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.354 r  fir_out_reg[27]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    14.806    fir_out0[26]
                                                                      r  fir_out[26]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.301    15.107 r  fir_out[26]_i_1/O
                         net (fo=1, unplaced)         0.000    15.107    fir_out[26]_i_1_n_0
                         FDCE                                         r  fir_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     14.000    14.000 r  
                                                      0.000    14.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    14.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.439    16.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_out_reg[26]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.044    16.320    fir_out_reg[26]
  -------------------------------------------------------------------
                         required time                         16.320    
                         arrival time                         -15.107    
  -------------------------------------------------------------------
                         slack                                  1.213    

Slack (MET) :             1.267ns  (required time - arrival time)
  Source:                 cnt_cal_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            fir_out_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (axis_clk rise@14.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.596ns  (logic 8.580ns (68.115%)  route 4.016ns (31.885%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_cal_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  cnt_cal_reg[3]/Q
                         net (fo=85, unplaced)        0.901     3.835    cnt_cal_reg_n_0_[3]
                                                                      r  FSM_sequential_state_current[0]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.130 r  FSM_sequential_state_current[0]_i_2/O
                         net (fo=34, unplaced)        0.522     4.652    FSM_sequential_state_current[0]_i_2_n_0
                                                                      r  fir_out1_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.776 r  fir_out1_i_1/O
                         net (fo=2, unplaced)         0.800     5.576    mult_in[16]
                                                                      r  fir_out1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     9.427 r  fir_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.482    fir_out1__0_n_106
                                                                      r  fir_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.000 r  fir_out1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.800    fir_out1__1_n_105
                                                                      r  fir_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.924 r  fir_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000    11.924    fir_out[19]_i_10_n_0
                                                                      r  fir_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.457 r  fir_out_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    12.466    fir_out_reg[19]_i_7_n_0
                                                                      r  fir_out_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.797 r  fir_out_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    13.415    fir_out_reg[23]_i_7_n_4
                                                                      r  fir_out[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.722 r  fir_out[23]_i_3/O
                         net (fo=1, unplaced)         0.000    13.722    fir_out[23]_i_3_n_0
                                                                      r  fir_out_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.098 r  fir_out_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.098    fir_out_reg[23]_i_2_n_0
                                                                      r  fir_out_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    14.435 r  fir_out_reg[27]_i_2/O[1]
                         net (fo=1, unplaced)         0.312    14.747    fir_out0[25]
                                                                      r  fir_out[25]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.306    15.053 r  fir_out[25]_i_1/O
                         net (fo=1, unplaced)         0.000    15.053    fir_out[25]_i_1_n_0
                         FDCE                                         r  fir_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     14.000    14.000 r  
                                                      0.000    14.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    14.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.439    16.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_out_reg[25]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.044    16.320    fir_out_reg[25]
  -------------------------------------------------------------------
                         required time                         16.320    
                         arrival time                         -15.053    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.267ns  (required time - arrival time)
  Source:                 cnt_cal_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            fir_out_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (axis_clk rise@14.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.596ns  (logic 8.581ns (68.122%)  route 4.015ns (31.878%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_cal_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  cnt_cal_reg[3]/Q
                         net (fo=85, unplaced)        0.901     3.835    cnt_cal_reg_n_0_[3]
                                                                      r  FSM_sequential_state_current[0]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.130 r  FSM_sequential_state_current[0]_i_2/O
                         net (fo=34, unplaced)        0.522     4.652    FSM_sequential_state_current[0]_i_2_n_0
                                                                      r  fir_out1_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.776 r  fir_out1_i_1/O
                         net (fo=2, unplaced)         0.800     5.576    mult_in[16]
                                                                      r  fir_out1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     9.427 r  fir_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.482    fir_out1__0_n_106
                                                                      r  fir_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.000 r  fir_out1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.800    fir_out1__1_n_105
                                                                      r  fir_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.924 r  fir_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000    11.924    fir_out[19]_i_10_n_0
                                                                      r  fir_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.457 r  fir_out_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    12.466    fir_out_reg[19]_i_7_n_0
                                                                      r  fir_out_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.583 r  fir_out_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    12.583    fir_out_reg[23]_i_7_n_0
                                                                      r  fir_out_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.914 r  fir_out_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    13.532    fir_out_reg[27]_i_7_n_4
                                                                      r  fir_out[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.839 r  fir_out[27]_i_3/O
                         net (fo=1, unplaced)         0.000    13.839    fir_out[27]_i_3_n_0
                                                                      r  fir_out_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.215 r  fir_out_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.215    fir_out_reg[27]_i_2_n_0
                                                                      r  fir_out_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    14.447 r  fir_out_reg[31]_i_3/O[0]
                         net (fo=1, unplaced)         0.311    14.758    fir_out0[28]
                                                                      r  fir_out[28]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    15.053 r  fir_out[28]_i_1/O
                         net (fo=1, unplaced)         0.000    15.053    fir_out[28]_i_1_n_0
                         FDCE                                         r  fir_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     14.000    14.000 r  
                                                      0.000    14.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    14.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.439    16.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_out_reg[28]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.044    16.320    fir_out_reg[28]
  -------------------------------------------------------------------
                         required time                         16.320    
                         arrival time                         -15.053    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.384ns  (required time - arrival time)
  Source:                 cnt_cal_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            fir_out_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (axis_clk rise@14.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.479ns  (logic 8.464ns (67.824%)  route 4.015ns (32.176%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_cal_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  cnt_cal_reg[3]/Q
                         net (fo=85, unplaced)        0.901     3.835    cnt_cal_reg_n_0_[3]
                                                                      r  FSM_sequential_state_current[0]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.130 r  FSM_sequential_state_current[0]_i_2/O
                         net (fo=34, unplaced)        0.522     4.652    FSM_sequential_state_current[0]_i_2_n_0
                                                                      r  fir_out1_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.776 r  fir_out1_i_1/O
                         net (fo=2, unplaced)         0.800     5.576    mult_in[16]
                                                                      r  fir_out1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     9.427 r  fir_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.482    fir_out1__0_n_106
                                                                      r  fir_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.000 r  fir_out1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.800    fir_out1__1_n_105
                                                                      r  fir_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.924 r  fir_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000    11.924    fir_out[19]_i_10_n_0
                                                                      r  fir_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.457 r  fir_out_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    12.466    fir_out_reg[19]_i_7_n_0
                                                                      r  fir_out_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.797 r  fir_out_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    13.415    fir_out_reg[23]_i_7_n_4
                                                                      r  fir_out[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.722 r  fir_out[23]_i_3/O
                         net (fo=1, unplaced)         0.000    13.722    fir_out[23]_i_3_n_0
                                                                      r  fir_out_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.098 r  fir_out_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.098    fir_out_reg[23]_i_2_n_0
                                                                      r  fir_out_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    14.330 r  fir_out_reg[27]_i_2/O[0]
                         net (fo=1, unplaced)         0.311    14.641    fir_out0[24]
                                                                      r  fir_out[24]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    14.936 r  fir_out[24]_i_1/O
                         net (fo=1, unplaced)         0.000    14.936    fir_out[24]_i_1_n_0
                         FDCE                                         r  fir_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     14.000    14.000 r  
                                                      0.000    14.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    14.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.439    16.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_out_reg[24]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.044    16.320    fir_out_reg[24]
  -------------------------------------------------------------------
                         required time                         16.320    
                         arrival time                         -14.936    
  -------------------------------------------------------------------
                         slack                                  1.384    

Slack (MET) :             1.443ns  (required time - arrival time)
  Source:                 cnt_cal_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            fir_out_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (axis_clk rise@14.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.420ns  (logic 8.273ns (66.608%)  route 4.147ns (33.392%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_cal_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  cnt_cal_reg[3]/Q
                         net (fo=85, unplaced)        0.901     3.835    cnt_cal_reg_n_0_[3]
                                                                      r  FSM_sequential_state_current[0]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.130 r  FSM_sequential_state_current[0]_i_2/O
                         net (fo=34, unplaced)        0.522     4.652    FSM_sequential_state_current[0]_i_2_n_0
                                                                      r  fir_out1_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.776 r  fir_out1_i_1/O
                         net (fo=2, unplaced)         0.800     5.576    mult_in[16]
                                                                      r  fir_out1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     9.427 r  fir_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.482    fir_out1__0_n_106
                                                                      r  fir_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.000 r  fir_out1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.800    fir_out1__1_n_105
                                                                      r  fir_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.924 r  fir_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000    11.924    fir_out[19]_i_10_n_0
                                                                      r  fir_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.567 r  fir_out_reg[19]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    13.185    fir_out_reg[19]_i_7_n_4
                                                                      r  fir_out[19]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.492 r  fir_out[19]_i_3/O
                         net (fo=1, unplaced)         0.000    13.492    fir_out[19]_i_3_n_0
                                                                      r  fir_out_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.868 r  fir_out_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.868    fir_out_reg[19]_i_2_n_0
                                                                      r  fir_out_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.124 r  fir_out_reg[23]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    14.576    fir_out0[22]
                                                                      r  fir_out[22]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.301    14.877 r  fir_out[22]_i_1/O
                         net (fo=1, unplaced)         0.000    14.877    fir_out[22]_i_1_n_0
                         FDCE                                         r  fir_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     14.000    14.000 r  
                                                      0.000    14.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    14.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.439    16.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_out_reg[22]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.044    16.320    fir_out_reg[22]
  -------------------------------------------------------------------
                         required time                         16.320    
                         arrival time                         -14.877    
  -------------------------------------------------------------------
                         slack                                  1.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 AR_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            AR_handshake_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.245ns (63.437%)  route 0.141ns (36.563%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  AR_ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  AR_ready_reg/Q
                         net (fo=4, unplaced)         0.141     0.966    arready_OBUF
                                                                      r  AR_handshake_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.064 r  AR_handshake_i_1/O
                         net (fo=1, unplaced)         0.000     1.064    AR_handshake_i_1_n_0
                         FDCE                                         r  AR_handshake_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  AR_handshake_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    AR_handshake_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 R_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            R_handshake_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.245ns (63.437%)  route 0.141ns (36.563%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  R_valid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  R_valid_reg/Q
                         net (fo=4, unplaced)         0.141     0.966    rvalid_OBUF
                                                                      r  R_handshake_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.064 r  R_handshake_i_1/O
                         net (fo=1, unplaced)         0.000     1.064    R_handshake_i_1_n_0
                         FDCE                                         r  R_handshake_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  R_handshake_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    R_handshake_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 W_handshake_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            AW_handshake_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  W_handshake_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  W_handshake_reg/Q
                         net (fo=5, unplaced)         0.143     0.967    W_handshake_reg_n_0
                                                                      f  AW_handshake_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.065 r  AW_handshake_i_1/O
                         net (fo=1, unplaced)         0.000     1.065    AW_handshake_i_1_n_0
                         FDCE                                         r  AW_handshake_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  AW_handshake_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    AW_handshake_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 W_handshake_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            W_handshake_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  W_handshake_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  W_handshake_reg/Q
                         net (fo=5, unplaced)         0.143     0.967    W_handshake_reg_n_0
                                                                      r  W_handshake_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.065 r  W_handshake_i_1/O
                         net (fo=1, unplaced)         0.000     1.065    W_handshake_i_1_n_0
                         FDCE                                         r  W_handshake_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  W_handshake_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    W_handshake_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 AW_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            AW_ready_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.248ns (63.719%)  route 0.141ns (36.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  AW_ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  AW_ready_reg/Q
                         net (fo=4, unplaced)         0.141     0.966    awready_OBUF
                                                                      f  AW_ready_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.067 r  AW_ready_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    AW_ready0
                         FDCE                                         r  AW_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  AW_ready_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    AW_ready_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 cnt_fir_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cnt_fir_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_fir_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  cnt_fir_reg[3]/Q
                         net (fo=6, unplaced)         0.145     0.969    cnt_fir__0[3]
                                                                      r  cnt_fir[3]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.067 r  cnt_fir[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    cnt_fir[3]_i_1_n_0
                         FDCE                                         r  cnt_fir_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_fir_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    cnt_fir_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 cnt_fir_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cnt_fir_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.245ns (62.685%)  route 0.146ns (37.315%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_fir_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  cnt_fir_reg[1]/Q
                         net (fo=7, unplaced)         0.146     0.970    cnt_fir__0[1]
                                                                      r  cnt_fir[1]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.068 r  cnt_fir[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    cnt_fir[1]_i_1_n_0
                         FDCE                                         r  cnt_fir_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_fir_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    cnt_fir_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 cnt_fir_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cnt_fir_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.248ns (63.172%)  route 0.145ns (36.828%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_fir_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  cnt_fir_reg[2]/Q
                         net (fo=6, unplaced)         0.145     0.969    cnt_fir__0[2]
                                                                      r  cnt_fir[2]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.101     1.070 r  cnt_fir[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.070    cnt_fir[2]_i_1_n_0
                         FDCE                                         r  cnt_fir_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_fir_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    cnt_fir_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 cnt_reset_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cnt_reset_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.245ns (61.818%)  route 0.151ns (38.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_reset_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  cnt_reset_reg[2]/Q
                         net (fo=12, unplaced)        0.151     0.976    cnt_reset[2]
                                                                      f  cnt_reset[0]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.074 r  cnt_reset[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.074    cnt_reset[0]_i_1_n_0
                         FDCE                                         r  cnt_reset_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_reset_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    cnt_reset_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 cnt_reset_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cnt_reset_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.245ns (61.818%)  route 0.151ns (38.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_reset_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  cnt_reset_reg[2]/Q
                         net (fo=12, unplaced)        0.151     0.976    cnt_reset[2]
                                                                      f  cnt_reset[1]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.074 r  cnt_reset[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.074    cnt_reset[1]_i_1_n_0
                         FDCE                                         r  cnt_reset_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_reset_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    cnt_reset_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 7.000 }
Period(ns):         14.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         14.000      11.845               axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         14.000      13.000               AR_addr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         14.000      13.000               AR_addr_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         14.000      13.000               AR_addr_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         14.000      13.000               AR_addr_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         14.000      13.000               AR_addr_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         14.000      13.000               AR_addr_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         14.000      13.000               AR_addr_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         14.000      13.000               AR_addr_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         14.000      13.000               AR_addr_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.000       6.500                AR_addr_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         7.000       6.500                AR_addr_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.000       6.500                AR_addr_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         7.000       6.500                AR_addr_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.000       6.500                AR_addr_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         7.000       6.500                AR_addr_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.000       6.500                AR_addr_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         7.000       6.500                AR_addr_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.000       6.500                AR_addr_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         7.000       6.500                AR_addr_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.000       6.500                AR_addr_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         7.000       6.500                AR_addr_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.000       6.500                AR_addr_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         7.000       6.500                AR_addr_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.000       6.500                AR_addr_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         7.000       6.500                AR_addr_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.000       6.500                AR_addr_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         7.000       6.500                AR_addr_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.000       6.500                AR_addr_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         7.000       6.500                AR_addr_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           112 Endpoints
Min Delay           112 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 awaddr[10]
                            (input port)
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.009ns  (logic 3.978ns (56.761%)  route 3.030ns (43.239%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[10] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[10]
                                                                      r  awaddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[10]
                                                                      r  tap_WE_OBUF[3]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_WE_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    tap_WE_OBUF[3]_inst_i_4_n_0
                                                                      r  tap_WE_OBUF[3]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 r  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=45, unplaced)        0.982     3.450    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[10]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.574 r  tap_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.374    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.009 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.009    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[10]
                            (input port)
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.009ns  (logic 3.978ns (56.761%)  route 3.030ns (43.239%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[10] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[10]
                                                                      r  awaddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[10]
                                                                      r  tap_WE_OBUF[3]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_WE_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    tap_WE_OBUF[3]_inst_i_4_n_0
                                                                      r  tap_WE_OBUF[3]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 r  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=45, unplaced)        0.982     3.450    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.574 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.374    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.009 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.009    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[10]
                            (input port)
  Destination:            tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.009ns  (logic 3.978ns (56.761%)  route 3.030ns (43.239%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[10] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[10]
                                                                      r  awaddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[10]
                                                                      r  tap_WE_OBUF[3]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_WE_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    tap_WE_OBUF[3]_inst_i_4_n_0
                                                                      r  tap_WE_OBUF[3]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 r  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=45, unplaced)        0.982     3.450    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[2]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.574 r  tap_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.374    tap_A_OBUF[2]
                                                                      r  tap_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.009 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.009    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[10]
                            (input port)
  Destination:            tap_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.009ns  (logic 3.978ns (56.761%)  route 3.030ns (43.239%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[10] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[10]
                                                                      r  awaddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[10]
                                                                      r  tap_WE_OBUF[3]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_WE_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    tap_WE_OBUF[3]_inst_i_4_n_0
                                                                      r  tap_WE_OBUF[3]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 r  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=45, unplaced)        0.982     3.450    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[8]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.574 r  tap_A_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.374    tap_A_OBUF[8]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.009 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.009    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[10]
                            (input port)
  Destination:            tap_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.009ns  (logic 3.978ns (56.761%)  route 3.030ns (43.239%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[10] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[10]
                                                                      r  awaddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[10]
                                                                      r  tap_WE_OBUF[3]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_WE_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    tap_WE_OBUF[3]_inst_i_4_n_0
                                                                      r  tap_WE_OBUF[3]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 r  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=45, unplaced)        0.982     3.450    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[9]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.574 r  tap_A_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.374    tap_A_OBUF[9]
                                                                      r  tap_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.009 r  tap_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.009    tap_A[9]
                                                                      r  tap_A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[8]
                            (input port)
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.977ns  (logic 3.978ns (57.022%)  route 2.998ns (42.978%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[8] (IN)
                         net (fo=0)                   0.000     0.000    araddr[8]
                                                                      r  araddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[8]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    araddr_IBUF[8]
                                                                      r  tap_A_OBUF[11]_inst_i_10/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  tap_A_OBUF[11]_inst_i_10/O
                         net (fo=1, unplaced)         0.449     2.344    tap_A_OBUF[11]_inst_i_10_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 f  tap_A_OBUF[11]_inst_i_3/O
                         net (fo=12, unplaced)        0.950     3.418    tap_A_OBUF[11]_inst_i_3_n_0
                                                                      f  tap_A_OBUF[4]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.542 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.342    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.977 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.977    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[8]
                            (input port)
  Destination:            tap_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.977ns  (logic 3.978ns (57.022%)  route 2.998ns (42.978%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[8] (IN)
                         net (fo=0)                   0.000     0.000    araddr[8]
                                                                      r  araddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[8]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    araddr_IBUF[8]
                                                                      r  tap_A_OBUF[11]_inst_i_10/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  tap_A_OBUF[11]_inst_i_10/O
                         net (fo=1, unplaced)         0.449     2.344    tap_A_OBUF[11]_inst_i_10_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 f  tap_A_OBUF[11]_inst_i_3/O
                         net (fo=12, unplaced)        0.950     3.418    tap_A_OBUF[11]_inst_i_3_n_0
                                                                      f  tap_A_OBUF[6]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.542 r  tap_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.342    tap_A_OBUF[6]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.977 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.977    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[8]
                            (input port)
  Destination:            tap_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.977ns  (logic 3.978ns (57.022%)  route 2.998ns (42.978%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[8] (IN)
                         net (fo=0)                   0.000     0.000    araddr[8]
                                                                      r  araddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[8]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    araddr_IBUF[8]
                                                                      r  tap_A_OBUF[11]_inst_i_10/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  tap_A_OBUF[11]_inst_i_10/O
                         net (fo=1, unplaced)         0.449     2.344    tap_A_OBUF[11]_inst_i_10_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 f  tap_A_OBUF[11]_inst_i_3/O
                         net (fo=12, unplaced)        0.950     3.418    tap_A_OBUF[11]_inst_i_3_n_0
                                                                      f  tap_A_OBUF[7]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.542 r  tap_A_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.342    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.977 r  tap_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.977    tap_A[7]
                                                                      r  tap_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[10]
                            (input port)
  Destination:            tap_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.556ns  (logic 3.978ns (60.683%)  route 2.577ns (39.317%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[10] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[10]
                                                                      r  awaddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[10]
                                                                      r  tap_WE_OBUF[3]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_WE_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    tap_WE_OBUF[3]_inst_i_4_n_0
                                                                      r  tap_WE_OBUF[3]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 r  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=45, unplaced)        0.529     2.997    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[0]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.121 r  tap_A_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.921    tap_A_OBUF[0]
                                                                      r  tap_A_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.556 r  tap_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.556    tap_A[0]
                                                                      r  tap_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[10]
                            (input port)
  Destination:            tap_A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.556ns  (logic 3.978ns (60.683%)  route 2.577ns (39.317%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[10] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[10]
                                                                      r  awaddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[10]
                                                                      r  tap_WE_OBUF[3]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_WE_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    tap_WE_OBUF[3]_inst_i_4_n_0
                                                                      r  tap_WE_OBUF[3]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 r  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=45, unplaced)        0.529     2.997    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[1]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.121 r  tap_A_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.921    tap_A_OBUF[1]
                                                                      r  tap_A_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.556 r  tap_A_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.556    tap_A[1]
                                                                      r  tap_A[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap_Do[5]
                            (input port)
  Destination:            rdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.395ns (67.413%)  route 0.674ns (32.587%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[5] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[5]
                                                                      r  tap_Do_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[5]
                                                                      r  rdata_OBUF[5]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.043     0.581 r  rdata_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.918    rdata_OBUF[5]
                                                                      r  rdata_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.069 r  rdata_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.069    rdata[5]
                                                                      r  rdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[6]
                            (input port)
  Destination:            rdata[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.395ns (67.413%)  route 0.674ns (32.587%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[6] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[6]
                                                                      r  tap_Do_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[6]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[6]
                                                                      r  rdata_OBUF[6]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.043     0.581 r  rdata_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.918    rdata_OBUF[6]
                                                                      r  rdata_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.069 r  rdata_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.069    rdata[6]
                                                                      r  rdata[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[8]
                            (input port)
  Destination:            rdata[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.395ns (67.413%)  route 0.674ns (32.587%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[8] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[8]
                                                                      r  tap_Do_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[8]
                                                                      r  rdata_OBUF[8]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.043     0.581 r  rdata_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.918    rdata_OBUF[8]
                                                                      r  rdata_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.069 r  rdata_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.069    rdata[8]
                                                                      r  rdata[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[9]
                            (input port)
  Destination:            rdata[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.395ns (67.413%)  route 0.674ns (32.587%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[9] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[9]
                                                                      r  tap_Do_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[9]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[9]
                                                                      r  rdata_OBUF[9]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.043     0.581 r  rdata_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.918    rdata_OBUF[9]
                                                                      r  rdata_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.069 r  rdata_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.069    rdata[9]
                                                                      r  rdata[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[0]
                            (input port)
  Destination:            data_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[0] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[0]
                                                                      r  data_Do_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Do_IBUF[0]
                                                                      r  data_Di_OBUF[0]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.045     0.583 r  data_Di_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[0]
                                                                      r  data_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[0]
                                                                      r  data_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[10]
                            (input port)
  Destination:            data_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[10] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[10]
                                                                      r  data_Do_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Do_IBUF[10]
                                                                      r  data_Di_OBUF[10]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.045     0.583 r  data_Di_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[10]
                                                                      r  data_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[10]
                                                                      r  data_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[11]
                            (input port)
  Destination:            data_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[11] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[11]
                                                                      r  data_Do_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Do_IBUF[11]
                                                                      r  data_Di_OBUF[11]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.045     0.583 r  data_Di_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[11]
                                                                      r  data_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[11]
                                                                      r  data_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[12]
                            (input port)
  Destination:            data_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[12] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[12]
                                                                      r  data_Do_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[12]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Do_IBUF[12]
                                                                      r  data_Di_OBUF[12]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.045     0.583 r  data_Di_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[12]
                                                                      r  data_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[12]
                                                                      r  data_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[13]
                            (input port)
  Destination:            data_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[13] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[13]
                                                                      r  data_Do_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[13]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Do_IBUF[13]
                                                                      r  data_Di_OBUF[13]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.045     0.583 r  data_Di_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[13]
                                                                      r  data_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[13]
                                                                      r  data_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[14]
                            (input port)
  Destination:            data_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[14] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[14]
                                                                      r  data_Do_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[14]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Do_IBUF[14]
                                                                      r  data_Di_OBUF[14]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.045     0.583 r  data_Di_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[14]
                                                                      r  data_Di_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[14]
                                                                      r  data_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           166 Endpoints
Min Delay           166 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_state_current_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            tap_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.935ns  (logic 3.655ns (52.709%)  route 3.280ns (47.291%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_state_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  FSM_sequential_state_current_reg[1]/Q
                         net (fo=66, unplaced)        1.054     3.988    state_current[1]
                                                                      r  data_Di_OBUF[31]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.283 r  data_Di_OBUF[31]_inst_i_2/O
                         net (fo=38, unplaced)        0.524     4.807    data_Di_OBUF[31]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[3]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.931 r  tap_A_OBUF[3]_inst_i_2/O
                         net (fo=1, unplaced)         0.902     5.833    tap_A_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[3]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.957 r  tap_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.757    tap_A_OBUF[3]
                                                                      r  tap_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.392 r  tap_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.392    tap_A[3]
                                                                      r  tap_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_current_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.698ns  (logic 3.655ns (54.574%)  route 3.043ns (45.426%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_state_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  FSM_sequential_state_current_reg[1]/Q
                         net (fo=66, unplaced)        1.054     3.988    state_current[1]
                                                                      r  data_Di_OBUF[31]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.283 r  data_Di_OBUF[31]_inst_i_2/O
                         net (fo=38, unplaced)        0.524     4.807    data_Di_OBUF[31]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.931 r  tap_A_OBUF[5]_inst_i_2/O
                         net (fo=1, unplaced)         0.665     5.596    tap_A_OBUF[5]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.720 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.520    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.155 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.155    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AR_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            tap_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.673ns  (logic 4.563ns (68.385%)  route 2.110ns (31.615%))
  Logic Levels:           4  (CARRY4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  AR_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  AR_addr_reg[4]/Q
                         net (fo=4, unplaced)         0.690     3.624    AR_addr[4]
                                                                      r  tap_A_OBUF[7]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     4.432 r  tap_A_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.441    tap_A_OBUF[7]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.778 r  tap_A_OBUF[11]_inst_i_2/O[1]
                         net (fo=1, unplaced)         0.611     5.389    tap_A_OBUF[11]_inst_i_2_n_6
                                                                      r  tap_A_OBUF[9]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.306     5.695 r  tap_A_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.495    tap_A_OBUF[9]
                                                                      r  tap_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.130 r  tap_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.130    tap_A[9]
                                                                      r  tap_A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AW_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.669ns  (logic 4.558ns (68.351%)  route 2.111ns (31.649%))
  Logic Levels:           4  (CARRY4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  AW_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  AW_addr_reg[4]/Q
                         net (fo=3, unplaced)         0.684     3.618    AW_addr[4]
                                                                      r  tap_A_OBUF[7]_inst_i_3/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     4.426 r  tap_A_OBUF[7]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     4.435    tap_A_OBUF[7]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.766 r  tap_A_OBUF[11]_inst_i_4/O[3]
                         net (fo=1, unplaced)         0.618     5.384    TAP_ADDR00_in[11]
                                                                      r  tap_A_OBUF[11]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.307     5.691 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.491    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.126 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.126    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AR_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            tap_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.620ns  (logic 4.322ns (65.292%)  route 2.298ns (34.708%))
  Logic Levels:           3  (CARRY4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  AR_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  AR_addr_reg[4]/Q
                         net (fo=4, unplaced)         0.690     3.624    AR_addr[4]
                                                                      r  tap_A_OBUF[7]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.903     4.527 r  tap_A_OBUF[7]_inst_i_2/O[3]
                         net (fo=1, unplaced)         0.808     5.335    tap_A_OBUF[7]_inst_i_2_n_4
                                                                      r  tap_A_OBUF[7]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.307     5.642 r  tap_A_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.442    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.077 r  tap_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.077    tap_A[7]
                                                                      r  tap_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_current_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            data_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.553ns  (logic 3.655ns (55.782%)  route 2.898ns (44.218%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_state_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  FSM_sequential_state_current_reg[1]/Q
                         net (fo=66, unplaced)        1.054     3.988    state_current[1]
                                                                      r  data_Di_OBUF[31]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.283 r  data_Di_OBUF[31]_inst_i_2/O
                         net (fo=38, unplaced)        0.524     4.807    data_Di_OBUF[31]_inst_i_2_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.931 r  data_Di_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     5.451    data_Di_OBUF[31]_inst_i_3_n_0
                                                                      r  data_Di_OBUF[0]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.575 r  data_Di_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.375    data_Di_OBUF[0]
                                                                      r  data_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.010 r  data_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.010    data_Di[0]
                                                                      r  data_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_current_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            data_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.553ns  (logic 3.655ns (55.782%)  route 2.898ns (44.218%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_state_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  FSM_sequential_state_current_reg[1]/Q
                         net (fo=66, unplaced)        1.054     3.988    state_current[1]
                                                                      r  data_Di_OBUF[31]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.283 r  data_Di_OBUF[31]_inst_i_2/O
                         net (fo=38, unplaced)        0.524     4.807    data_Di_OBUF[31]_inst_i_2_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.931 r  data_Di_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     5.451    data_Di_OBUF[31]_inst_i_3_n_0
                                                                      r  data_Di_OBUF[10]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.575 r  data_Di_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.375    data_Di_OBUF[10]
                                                                      r  data_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.010 r  data_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.010    data_Di[10]
                                                                      r  data_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_current_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            data_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.553ns  (logic 3.655ns (55.782%)  route 2.898ns (44.218%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_state_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  FSM_sequential_state_current_reg[1]/Q
                         net (fo=66, unplaced)        1.054     3.988    state_current[1]
                                                                      r  data_Di_OBUF[31]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.283 r  data_Di_OBUF[31]_inst_i_2/O
                         net (fo=38, unplaced)        0.524     4.807    data_Di_OBUF[31]_inst_i_2_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.931 r  data_Di_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     5.451    data_Di_OBUF[31]_inst_i_3_n_0
                                                                      r  data_Di_OBUF[11]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.575 r  data_Di_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.375    data_Di_OBUF[11]
                                                                      r  data_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.010 r  data_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.010    data_Di[11]
                                                                      r  data_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_current_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            data_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.553ns  (logic 3.655ns (55.782%)  route 2.898ns (44.218%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_state_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  FSM_sequential_state_current_reg[1]/Q
                         net (fo=66, unplaced)        1.054     3.988    state_current[1]
                                                                      r  data_Di_OBUF[31]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.283 r  data_Di_OBUF[31]_inst_i_2/O
                         net (fo=38, unplaced)        0.524     4.807    data_Di_OBUF[31]_inst_i_2_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.931 r  data_Di_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     5.451    data_Di_OBUF[31]_inst_i_3_n_0
                                                                      r  data_Di_OBUF[12]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.575 r  data_Di_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.375    data_Di_OBUF[12]
                                                                      r  data_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.010 r  data_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.010    data_Di[12]
                                                                      r  data_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_current_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            data_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.553ns  (logic 3.655ns (55.782%)  route 2.898ns (44.218%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_state_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  FSM_sequential_state_current_reg[1]/Q
                         net (fo=66, unplaced)        1.054     3.988    state_current[1]
                                                                      r  data_Di_OBUF[31]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.283 r  data_Di_OBUF[31]_inst_i_2/O
                         net (fo=38, unplaced)        0.524     4.807    data_Di_OBUF[31]_inst_i_2_n_0
                                                                      r  data_Di_OBUF[31]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.931 r  data_Di_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     5.451    data_Di_OBUF[31]_inst_i_3_n_0
                                                                      r  data_Di_OBUF[13]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.575 r  data_Di_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.375    data_Di_OBUF[13]
                                                                      r  data_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.010 r  data_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.010    data_Di[13]
                                                                      r  data_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 AR_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            arready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  AR_ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  AR_ready_reg/Q
                         net (fo=4, unplaced)         0.337     1.162    arready_OBUF
                                                                      r  arready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  arready_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    arready
                                                                      r  arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AW_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            awready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  AW_ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  AW_ready_reg/Q
                         net (fo=4, unplaced)         0.337     1.162    awready_OBUF
                                                                      r  awready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  awready_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    awready
                                                                      r  awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  R_valid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  R_valid_reg/Q
                         net (fo=4, unplaced)         0.337     1.162    rvalid_OBUF
                                                                      r  rvalid_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rvalid_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    rvalid
                                                                      r  rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 W_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            wready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  W_ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  W_ready_reg/Q
                         net (fo=36, unplaced)        0.337     1.162    wready_OBUF
                                                                      r  wready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  wready_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    wready
                                                                      r  wready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_current_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            data_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.905ns  (logic 1.399ns (73.453%)  route 0.506ns (26.547%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_state_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  FSM_sequential_state_current_reg[1]/Q
                         net (fo=66, unplaced)        0.169     0.993    state_current[1]
                                                                      r  data_EN_OBUF_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.101     1.094 r  data_EN_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.431    data_EN_OBUF
                                                                      r  data_EN_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.583 r  data_EN_OBUF_inst/O
                         net (fo=0)                   0.000     2.583    data_EN
                                                                      r  data_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_cal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            sm_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.908ns  (logic 1.396ns (73.168%)  route 0.512ns (26.832%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_cal_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  cnt_cal_reg[0]/Q
                         net (fo=118, unplaced)       0.175     0.999    cnt_cal_reg_n_0_[0]
                                                                      f  sm_tdata_OBUF[0]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.097 r  sm_tdata_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.435    sm_tdata_OBUF[0]
                                                                      r  sm_tdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.586 r  sm_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.586    sm_tdata[0]
                                                                      r  sm_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_cal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            sm_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.908ns  (logic 1.396ns (73.168%)  route 0.512ns (26.832%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_cal_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  cnt_cal_reg[0]/Q
                         net (fo=118, unplaced)       0.175     0.999    cnt_cal_reg_n_0_[0]
                                                                      f  sm_tdata_OBUF[10]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.097 r  sm_tdata_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.435    sm_tdata_OBUF[10]
                                                                      r  sm_tdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.586 r  sm_tdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.586    sm_tdata[10]
                                                                      r  sm_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_cal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            sm_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.908ns  (logic 1.396ns (73.168%)  route 0.512ns (26.832%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_cal_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  cnt_cal_reg[0]/Q
                         net (fo=118, unplaced)       0.175     0.999    cnt_cal_reg_n_0_[0]
                                                                      f  sm_tdata_OBUF[11]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.097 r  sm_tdata_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.435    sm_tdata_OBUF[11]
                                                                      r  sm_tdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.586 r  sm_tdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.586    sm_tdata[11]
                                                                      r  sm_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_cal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            sm_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.908ns  (logic 1.396ns (73.168%)  route 0.512ns (26.832%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_cal_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  cnt_cal_reg[0]/Q
                         net (fo=118, unplaced)       0.175     0.999    cnt_cal_reg_n_0_[0]
                                                                      f  sm_tdata_OBUF[12]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.097 r  sm_tdata_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.435    sm_tdata_OBUF[12]
                                                                      r  sm_tdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.586 r  sm_tdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.586    sm_tdata[12]
                                                                      r  sm_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_cal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            sm_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.908ns  (logic 1.396ns (73.168%)  route 0.512ns (26.832%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_cal_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  cnt_cal_reg[0]/Q
                         net (fo=118, unplaced)       0.175     0.999    cnt_cal_reg_n_0_[0]
                                                                      f  sm_tdata_OBUF[13]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.097 r  sm_tdata_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.435    sm_tdata_OBUF[13]
                                                                      r  sm_tdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.586 r  sm_tdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.586    sm_tdata[13]
                                                                      r  sm_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           395 Endpoints
Min Delay           395 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            fir_out_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.590ns  (logic 8.891ns (70.618%)  route 3.699ns (29.382%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  fir_out1_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  fir_out1_i_1/O
                         net (fo=2, unplaced)         0.800     2.695    mult_in[16]
                                                                      r  fir_out1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     6.546 r  fir_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.601    fir_out1__0_n_106
                                                                      r  fir_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.119 r  fir_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.919    fir_out1__1_n_105
                                                                      r  fir_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.043 r  fir_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.043    fir_out[19]_i_10_n_0
                                                                      r  fir_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.576 r  fir_out_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     9.585    fir_out_reg[19]_i_7_n_0
                                                                      r  fir_out_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  fir_out_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     9.702    fir_out_reg[23]_i_7_n_0
                                                                      r  fir_out_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.033 r  fir_out_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    10.651    fir_out_reg[27]_i_7_n_4
                                                                      r  fir_out[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.958 r  fir_out[27]_i_3/O
                         net (fo=1, unplaced)         0.000    10.958    fir_out[27]_i_3_n_0
                                                                      r  fir_out_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.334 r  fir_out_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.334    fir_out_reg[27]_i_2_n_0
                                                                      r  fir_out_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.665 r  fir_out_reg[31]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    12.283    fir_out0[31]
                                                                      r  fir_out[31]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.307    12.590 r  fir_out[31]_i_2/O
                         net (fo=1, unplaced)         0.000    12.590    fir_out[31]_i_2_n_0
                         FDCE                                         r  fir_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_out_reg[31]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            fir_out_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.473ns  (logic 8.774ns (70.342%)  route 3.699ns (29.658%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  fir_out1_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  fir_out1_i_1/O
                         net (fo=2, unplaced)         0.800     2.695    mult_in[16]
                                                                      r  fir_out1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     6.546 r  fir_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.601    fir_out1__0_n_106
                                                                      r  fir_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.119 r  fir_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.919    fir_out1__1_n_105
                                                                      r  fir_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.043 r  fir_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.043    fir_out[19]_i_10_n_0
                                                                      r  fir_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.576 r  fir_out_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     9.585    fir_out_reg[19]_i_7_n_0
                                                                      r  fir_out_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.916 r  fir_out_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    10.534    fir_out_reg[23]_i_7_n_4
                                                                      r  fir_out[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.841 r  fir_out[23]_i_3/O
                         net (fo=1, unplaced)         0.000    10.841    fir_out[23]_i_3_n_0
                                                                      r  fir_out_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.217 r  fir_out_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.217    fir_out_reg[23]_i_2_n_0
                                                                      r  fir_out_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.548 r  fir_out_reg[27]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    12.166    fir_out0[27]
                                                                      r  fir_out[27]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.307    12.473 r  fir_out[27]_i_1/O
                         net (fo=1, unplaced)         0.000    12.473    fir_out[27]_i_1_n_0
                         FDCE                                         r  fir_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_out_reg[27]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            fir_out_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.343ns  (logic 8.810ns (71.375%)  route 3.533ns (28.625%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  fir_out1_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  fir_out1_i_1/O
                         net (fo=2, unplaced)         0.800     2.695    mult_in[16]
                                                                      r  fir_out1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     6.546 r  fir_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.601    fir_out1__0_n_106
                                                                      r  fir_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.119 r  fir_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.919    fir_out1__1_n_105
                                                                      r  fir_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.043 r  fir_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.043    fir_out[19]_i_10_n_0
                                                                      r  fir_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.576 r  fir_out_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     9.585    fir_out_reg[19]_i_7_n_0
                                                                      r  fir_out_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  fir_out_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     9.702    fir_out_reg[23]_i_7_n_0
                                                                      r  fir_out_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.033 r  fir_out_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    10.651    fir_out_reg[27]_i_7_n_4
                                                                      r  fir_out[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.958 r  fir_out[27]_i_3/O
                         net (fo=1, unplaced)         0.000    10.958    fir_out[27]_i_3_n_0
                                                                      r  fir_out_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.334 r  fir_out_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.334    fir_out_reg[27]_i_2_n_0
                                                                      r  fir_out_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.590 r  fir_out_reg[31]_i_3/O[2]
                         net (fo=1, unplaced)         0.452    12.042    fir_out0[30]
                                                                      r  fir_out[30]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.301    12.343 r  fir_out[30]_i_1/O
                         net (fo=1, unplaced)         0.000    12.343    fir_out[30]_i_1_n_0
                         FDCE                                         r  fir_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_out_reg[30]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            fir_out_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.289ns  (logic 8.896ns (72.388%)  route 3.393ns (27.612%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  fir_out1_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  fir_out1_i_1/O
                         net (fo=2, unplaced)         0.800     2.695    mult_in[16]
                                                                      r  fir_out1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     6.546 r  fir_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.601    fir_out1__0_n_106
                                                                      r  fir_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.119 r  fir_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.919    fir_out1__1_n_105
                                                                      r  fir_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.043 r  fir_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.043    fir_out[19]_i_10_n_0
                                                                      r  fir_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.576 r  fir_out_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     9.585    fir_out_reg[19]_i_7_n_0
                                                                      r  fir_out_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  fir_out_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     9.702    fir_out_reg[23]_i_7_n_0
                                                                      r  fir_out_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.033 r  fir_out_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    10.651    fir_out_reg[27]_i_7_n_4
                                                                      r  fir_out[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.958 r  fir_out[27]_i_3/O
                         net (fo=1, unplaced)         0.000    10.958    fir_out[27]_i_3_n_0
                                                                      r  fir_out_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.334 r  fir_out_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.334    fir_out_reg[27]_i_2_n_0
                                                                      r  fir_out_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.671 r  fir_out_reg[31]_i_3/O[1]
                         net (fo=1, unplaced)         0.312    11.983    fir_out0[29]
                                                                      r  fir_out[29]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.306    12.289 r  fir_out[29]_i_1/O
                         net (fo=1, unplaced)         0.000    12.289    fir_out[29]_i_1_n_0
                         FDCE                                         r  fir_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_out_reg[29]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            fir_out_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.243ns  (logic 8.553ns (69.859%)  route 3.690ns (30.141%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  fir_out1_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  fir_out1_i_1/O
                         net (fo=2, unplaced)         0.800     2.695    mult_in[16]
                                                                      r  fir_out1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     6.546 r  fir_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.601    fir_out1__0_n_106
                                                                      r  fir_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.119 r  fir_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.919    fir_out1__1_n_105
                                                                      r  fir_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.043 r  fir_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.043    fir_out[19]_i_10_n_0
                                                                      r  fir_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.686 r  fir_out_reg[19]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    10.304    fir_out_reg[19]_i_7_n_4
                                                                      r  fir_out[19]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.611 r  fir_out[19]_i_3/O
                         net (fo=1, unplaced)         0.000    10.611    fir_out[19]_i_3_n_0
                                                                      r  fir_out_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.987 r  fir_out_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.987    fir_out_reg[19]_i_2_n_0
                                                                      r  fir_out_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.318 r  fir_out_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    11.936    fir_out0[23]
                                                                      r  fir_out[23]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.307    12.243 r  fir_out[23]_i_1/O
                         net (fo=1, unplaced)         0.000    12.243    fir_out[23]_i_1_n_0
                         FDCE                                         r  fir_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_out_reg[23]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            fir_out_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.226ns  (logic 8.693ns (71.101%)  route 3.533ns (28.899%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  fir_out1_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  fir_out1_i_1/O
                         net (fo=2, unplaced)         0.800     2.695    mult_in[16]
                                                                      r  fir_out1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     6.546 r  fir_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.601    fir_out1__0_n_106
                                                                      r  fir_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.119 r  fir_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.919    fir_out1__1_n_105
                                                                      r  fir_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.043 r  fir_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.043    fir_out[19]_i_10_n_0
                                                                      r  fir_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.576 r  fir_out_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     9.585    fir_out_reg[19]_i_7_n_0
                                                                      r  fir_out_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.916 r  fir_out_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    10.534    fir_out_reg[23]_i_7_n_4
                                                                      r  fir_out[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.841 r  fir_out[23]_i_3/O
                         net (fo=1, unplaced)         0.000    10.841    fir_out[23]_i_3_n_0
                                                                      r  fir_out_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.217 r  fir_out_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.217    fir_out_reg[23]_i_2_n_0
                                                                      r  fir_out_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.473 r  fir_out_reg[27]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    11.925    fir_out0[26]
                                                                      r  fir_out[26]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.301    12.226 r  fir_out[26]_i_1/O
                         net (fo=1, unplaced)         0.000    12.226    fir_out[26]_i_1_n_0
                         FDCE                                         r  fir_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_out_reg[26]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            fir_out_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.172ns  (logic 8.779ns (72.123%)  route 3.393ns (27.877%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  fir_out1_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  fir_out1_i_1/O
                         net (fo=2, unplaced)         0.800     2.695    mult_in[16]
                                                                      r  fir_out1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     6.546 r  fir_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.601    fir_out1__0_n_106
                                                                      r  fir_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.119 r  fir_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.919    fir_out1__1_n_105
                                                                      r  fir_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.043 r  fir_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.043    fir_out[19]_i_10_n_0
                                                                      r  fir_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.576 r  fir_out_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     9.585    fir_out_reg[19]_i_7_n_0
                                                                      r  fir_out_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.916 r  fir_out_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    10.534    fir_out_reg[23]_i_7_n_4
                                                                      r  fir_out[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.841 r  fir_out[23]_i_3/O
                         net (fo=1, unplaced)         0.000    10.841    fir_out[23]_i_3_n_0
                                                                      r  fir_out_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.217 r  fir_out_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.217    fir_out_reg[23]_i_2_n_0
                                                                      r  fir_out_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.554 r  fir_out_reg[27]_i_2/O[1]
                         net (fo=1, unplaced)         0.312    11.866    fir_out0[25]
                                                                      r  fir_out[25]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.306    12.172 r  fir_out[25]_i_1/O
                         net (fo=1, unplaced)         0.000    12.172    fir_out[25]_i_1_n_0
                         FDCE                                         r  fir_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_out_reg[25]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            fir_out_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.172ns  (logic 8.780ns (72.131%)  route 3.392ns (27.869%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  fir_out1_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  fir_out1_i_1/O
                         net (fo=2, unplaced)         0.800     2.695    mult_in[16]
                                                                      r  fir_out1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     6.546 r  fir_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.601    fir_out1__0_n_106
                                                                      r  fir_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.119 r  fir_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.919    fir_out1__1_n_105
                                                                      r  fir_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.043 r  fir_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.043    fir_out[19]_i_10_n_0
                                                                      r  fir_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.576 r  fir_out_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     9.585    fir_out_reg[19]_i_7_n_0
                                                                      r  fir_out_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  fir_out_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     9.702    fir_out_reg[23]_i_7_n_0
                                                                      r  fir_out_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.033 r  fir_out_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    10.651    fir_out_reg[27]_i_7_n_4
                                                                      r  fir_out[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.958 r  fir_out[27]_i_3/O
                         net (fo=1, unplaced)         0.000    10.958    fir_out[27]_i_3_n_0
                                                                      r  fir_out_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.334 r  fir_out_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.334    fir_out_reg[27]_i_2_n_0
                                                                      r  fir_out_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.566 r  fir_out_reg[31]_i_3/O[0]
                         net (fo=1, unplaced)         0.311    11.877    fir_out0[28]
                                                                      r  fir_out[28]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    12.172 r  fir_out[28]_i_1/O
                         net (fo=1, unplaced)         0.000    12.172    fir_out[28]_i_1_n_0
                         FDCE                                         r  fir_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_out_reg[28]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            fir_out_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.055ns  (logic 8.663ns (71.861%)  route 3.392ns (28.139%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  fir_out1_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  fir_out1_i_1/O
                         net (fo=2, unplaced)         0.800     2.695    mult_in[16]
                                                                      r  fir_out1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     6.546 r  fir_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.601    fir_out1__0_n_106
                                                                      r  fir_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.119 r  fir_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.919    fir_out1__1_n_105
                                                                      r  fir_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.043 r  fir_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.043    fir_out[19]_i_10_n_0
                                                                      r  fir_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.576 r  fir_out_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     9.585    fir_out_reg[19]_i_7_n_0
                                                                      r  fir_out_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.916 r  fir_out_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    10.534    fir_out_reg[23]_i_7_n_4
                                                                      r  fir_out[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.841 r  fir_out[23]_i_3/O
                         net (fo=1, unplaced)         0.000    10.841    fir_out[23]_i_3_n_0
                                                                      r  fir_out_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.217 r  fir_out_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.217    fir_out_reg[23]_i_2_n_0
                                                                      r  fir_out_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.449 r  fir_out_reg[27]_i_2/O[0]
                         net (fo=1, unplaced)         0.311    11.760    fir_out0[24]
                                                                      r  fir_out[24]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    12.055 r  fir_out[24]_i_1/O
                         net (fo=1, unplaced)         0.000    12.055    fir_out[24]_i_1_n_0
                         FDCE                                         r  fir_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_out_reg[24]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            fir_out_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.996ns  (logic 8.472ns (70.622%)  route 3.524ns (29.378%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  fir_out1_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  fir_out1_i_1/O
                         net (fo=2, unplaced)         0.800     2.695    mult_in[16]
                                                                      r  fir_out1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     6.546 r  fir_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.601    fir_out1__0_n_106
                                                                      r  fir_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.119 r  fir_out1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.919    fir_out1__1_n_105
                                                                      r  fir_out[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.043 r  fir_out[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.043    fir_out[19]_i_10_n_0
                                                                      r  fir_out_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.686 r  fir_out_reg[19]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    10.304    fir_out_reg[19]_i_7_n_4
                                                                      r  fir_out[19]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.611 r  fir_out[19]_i_3/O
                         net (fo=1, unplaced)         0.000    10.611    fir_out[19]_i_3_n_0
                                                                      r  fir_out_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.987 r  fir_out_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.987    fir_out_reg[19]_i_2_n_0
                                                                      r  fir_out_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.243 r  fir_out_reg[23]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    11.695    fir_out0[22]
                                                                      r  fir_out[22]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.301    11.996 r  fir_out[22]_i_1/O
                         net (fo=1, unplaced)         0.000    11.996    fir_out[22]_i_1_n_0
                         FDCE                                         r  fir_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_out_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 araddr[0]
                            (input port)
  Destination:            AR_addr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[0] (IN)
                         net (fo=0)                   0.000     0.000    araddr[0]
                                                                      r  araddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    araddr_IBUF[0]
                         FDCE                                         r  AR_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  AR_addr_reg[0]/C

Slack:                    inf
  Source:                 araddr[10]
                            (input port)
  Destination:            AR_addr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[10] (IN)
                         net (fo=0)                   0.000     0.000    araddr[10]
                                                                      r  araddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    araddr_IBUF[10]
                         FDCE                                         r  AR_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  AR_addr_reg[10]/C

Slack:                    inf
  Source:                 araddr[11]
                            (input port)
  Destination:            AR_addr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[11] (IN)
                         net (fo=0)                   0.000     0.000    araddr[11]
                                                                      r  araddr_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    araddr_IBUF[11]
                         FDCE                                         r  AR_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  AR_addr_reg[11]/C

Slack:                    inf
  Source:                 araddr[1]
                            (input port)
  Destination:            AR_addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[1] (IN)
                         net (fo=0)                   0.000     0.000    araddr[1]
                                                                      r  araddr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    araddr_IBUF[1]
                         FDCE                                         r  AR_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  AR_addr_reg[1]/C

Slack:                    inf
  Source:                 araddr[2]
                            (input port)
  Destination:            AR_addr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[2] (IN)
                         net (fo=0)                   0.000     0.000    araddr[2]
                                                                      r  araddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[2]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    araddr_IBUF[2]
                         FDCE                                         r  AR_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  AR_addr_reg[2]/C

Slack:                    inf
  Source:                 araddr[3]
                            (input port)
  Destination:            AR_addr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[3] (IN)
                         net (fo=0)                   0.000     0.000    araddr[3]
                                                                      r  araddr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[3]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    araddr_IBUF[3]
                         FDCE                                         r  AR_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  AR_addr_reg[3]/C

Slack:                    inf
  Source:                 araddr[4]
                            (input port)
  Destination:            AR_addr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[4] (IN)
                         net (fo=0)                   0.000     0.000    araddr[4]
                                                                      r  araddr_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[4]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    araddr_IBUF[4]
                         FDCE                                         r  AR_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  AR_addr_reg[4]/C

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            AR_addr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      r  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[5]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    araddr_IBUF[5]
                         FDCE                                         r  AR_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  AR_addr_reg[5]/C

Slack:                    inf
  Source:                 araddr[6]
                            (input port)
  Destination:            AR_addr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[6] (IN)
                         net (fo=0)                   0.000     0.000    araddr[6]
                                                                      r  araddr_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[6]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    araddr_IBUF[6]
                         FDCE                                         r  AR_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  AR_addr_reg[6]/C

Slack:                    inf
  Source:                 araddr[7]
                            (input port)
  Destination:            AR_addr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[7] (IN)
                         net (fo=0)                   0.000     0.000    araddr[7]
                                                                      r  araddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[7]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    araddr_IBUF[7]
                         FDCE                                         r  AR_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=162, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  AR_addr_reg[7]/C





