#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jun  1 11:01:29 2020
# Process ID: 460
# Current directory: C:/eFPGA/2_Simple_VHDL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3848 C:\eFPGA\2_Simple_VHDL\2_Simple_VHDL.xpr
# Log file: C:/eFPGA/2_Simple_VHDL/vivado.log
# Journal file: C:/eFPGA/2_Simple_VHDL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.xpr
update_compile_order -fileset sources_1
open_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/impl_1/VHDL.bit} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z007s_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/impl_1/VHDL.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/impl_1/VHDL.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/impl_1/VHDL.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/impl_1/VHDL.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/impl_1/VHDL.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
add_files -norecurse C:/eFPGA/Extra/vhdlnoclock.vhd
update_compile_order -fileset sources_1
create_bd_design "design_1"
update_compile_order -fileset sources_1
open_bd_design {C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/design_1.bd}
create_bd_cell -type module -reference VHDL VHDL_0
create_bd_cell -type module -reference vhdlnoclk vhdlnoclk_0
set_property location {1 101 -234} [get_bd_cells VHDL_0]
update_module_reference design_1_VHDL_0_0
connect_bd_net [get_bd_pins vhdlnoclk_0/clk65MHz] [get_bd_pins VHDL_0/clk_65MHz]
set_property location {1.5 354 -340} [get_bd_cells VHDL_0]
startgroup
make_bd_pins_external  [get_bd_pins VHDL_0/LED_1]
endgroup
set_property name LED_GREEN [get_bd_ports LED_1_0]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
update_module_reference design_1_VHDL_0_0
open_bd_design {C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/design_1.bd}
close_design
reset_run synth_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
launch_runs impl_1 -jobs 24
wait_on_run impl_1
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
open_bd_design {C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/design_1.bd}
place_ports clk65MHz F12
place_ports clk65MHz E12
set_property IOSTANDARD LVCMOS33 [get_ports [list clk65MHz]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/impl_1/vhdlnoclk.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/impl_1/vhdlnoclk.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
refresh_design
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/impl_1/vhdlnoclk.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
reset_run impl_1
launch_runs impl_1 -jobs 24
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/impl_1/vhdlnoclk.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/impl_1/vhdlnoclk.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
open_bd_design {C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/design_1.bd}
make_wrapper -files [get_files C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
open_run synth_1 -name synth_1
reset_run synth_1
update_module_reference design_1_VHDL_0_0
launch_runs synth_1 -jobs 24
wait_on_run synth_1
reset_run synth_1
update_module_reference design_1_VHDL_0_0
launch_runs synth_1 -jobs 24
wait_on_run synth_1
launch_runs impl_1 -jobs 24
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
current_design impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
place_ports LED_GREEN E12
set_property IOSTANDARD LVCMOS33 [get_ports [list LED_GREEN]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
