#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Jun 15 14:55:38 2025
# Process ID: 33232
# Current directory: C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20292 C:\DSD25_Termproject_Materials_Updated250519\00_RTL_Skeleton\dsd_termprj.xpr
# Log file: C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/vivado.log
# Journal file: C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton\vivado.jou
# Running On: DESKTOP-35395NG, OS: Windows, CPU Frequency: 3493 MHz, CPU Physical cores: 12, Host memory: 34279 MB
#-----------------------------------------------------------
start_gui
open_project C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1544.570 ; gain = 394.910
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 11 2023-00:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1570.191 ; gain = 25.621
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
set_property PROGRAM.FILE {C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
write_hw_platform -fixed -include_bit -force -file C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/design_1_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2023.1/data/embeddedsw) loading 1 seconds
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.srcs/sources_1/ip/dsp_macro_0/dsp_macro_0.xci' is already up-to-date
[Sun Jun 15 15:03:08 2025] Launched impl_1...
Run output will be captured here: C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.runs/impl_1/runme.log
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 11 2023-00:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1807.902 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
set_property PROGRAM.FILE {C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
write_hw_platform -fixed -include_bit -force -file C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/design_1_wrapper.xsa
write_hw_platform -fixed -include_bit -force -file C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/design_1_wrapper.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
write_hw_platform -fixed -include_bit -force -file C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/design_1_wrapper.xsa
write_hw_platform -fixed -include_bit -force -file C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/design_1_wrapper.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
write_hw_platform -fixed -include_bit -force -file C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/design_1_wrapper.xsa
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
write_hw_platform -fixed -include_bit -force -file C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/design_1_wrapper.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
open_hw  
WARNING: 'open_hw' is deprecated, please use 'open_hw_manager' instead.
open_hw_manager
connect_hw_server  
ERROR: [Labtoolstcl 44-586] Disconnect server connection, TCP:localhost:3121, before making a new one.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Vivado 12-5457] ref source:C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.srcs/sources_1/ip/dsp_macro_0/dsp_macro_0.xci
generate_target Simulation [get_files C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.srcs/sources_1/ip/dsp_macro_0/dsp_macro_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'dsp_macro_0'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_mlp'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_top_mlp'...
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_mlp' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.sim/sim_1/behav/xsim/sc_xtlm_design_1_smartconnect_0_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_14 -L processing_system7_vip_v1_0_16 -L smartconnect_v1_0 -L xilinx_vip -prj tb_top_mlp_vlog.prj"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
"xvhdl --incr --relax -prj tb_top_mlp_vhdl.prj"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L dsp_macro_v1_0_3 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L dsp_macro_v1_0_3 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_mlp_behav -key {Behavioral:sim_1:Functional:tb_top_mlp} -tclbatch {tb_top_mlp.tcl} -protoinst "protoinst_files/bd_48ac.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/tb_top_mlp_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_48ac.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_48ac.protoinst for the following reason(s):
There are no instances of module "bd_48ac" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
open_wave_config C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/tb_top_mlp_behav.wcfg
source tb_top_mlp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time 0: dut.layer_stack_inst.u_layer4.data_vector_o = 00000000000000000000000000000000000000000000000000000000000000000000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_mlp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 3390.809 ; gain = 1478.559
run all
Time 23285000: dut.layer_stack_inst.u_layer4.data_vector_o = 0000000000000000000000000000000000000000ffef65c3ffef4818001594dc00065cbbffe31493
Time 24615000: dut.layer_stack_inst.u_layer4.data_vector_o = ffe1b855fff1c4b1fff764d6ffeb95c4ffef1376ffef65c3ffef4818001594dc00065cbbffe31493
Time 28755000: dut.layer_stack_inst.u_layer4.data_vector_o = ffe1b855fff1c4b1fff764d6ffeb95c4ffef1376fffe4b05fff0724ffff6b2ce00064543fff94f49
Time 30085000: dut.layer_stack_inst.u_layer4.data_vector_o = fffa6642fffc9f5bfffc3a0cfffe64b0fff6d85ffffe4b05fff0724ffff6b2ce00064543fff94f49
Time 34225000: dut.layer_stack_inst.u_layer4.data_vector_o = fffa6642fffc9f5bfffc3a0cfffe64b0fff6d85ffff7923efff59a06fffea348fff1ff6c000cc71a
Time 35555000: dut.layer_stack_inst.u_layer4.data_vector_o = fffa261afff8f581fff91d06fffa0212fff10164fff7923efff59a06fffea348fff1ff6c000cc71a
Time 39695000: dut.layer_stack_inst.u_layer4.data_vector_o = fffa261afff8f581fff91d06fffa0212fff101640006a3d0fff33d60ffffd7edfff83156fffae7d4
Time 41025000: dut.layer_stack_inst.u_layer4.data_vector_o = 0000d108fff8d8030000a07ffff51ff1fffa739d0006a3d0fff33d60ffffd7edfff83156fffae7d4
Time 45165000: dut.layer_stack_inst.u_layer4.data_vector_o = 0000d108fff8d8030000a07ffff51ff1fffa739d00028b2ffff1e1c1fff05bc9000c220cfff85f11
Time 46495000: dut.layer_stack_inst.u_layer4.data_vector_o = 0001284efffd5546fffeaf97ffea4b20ffeeb8bf00028b2ffff1e1c1fff05bc9000c220cfff85f11
Time 50635000: dut.layer_stack_inst.u_layer4.data_vector_o = 0001284efffd5546fffeaf97ffea4b20ffeeb8bf00125d15ffe84ff6fffa35d3ffee16daffee629d
Time 51965000: dut.layer_stack_inst.u_layer4.data_vector_o = fff38c03fff9adf4fff1cb57ffe8d396fff4c52700125d15ffe84ff6fffa35d3ffee16daffee629d
Time 56105000: dut.layer_stack_inst.u_layer4.data_vector_o = fff38c03fff9adf4fff1cb57ffe8d396fff4c5270001b7bafff79201ffef47cbfff36394ffee0e05
Time 57435000: dut.layer_stack_inst.u_layer4.data_vector_o = 00120469ffed6b67fffa73d2ffdd5f3ffff588190001b7bafff79201ffef47cbfff36394ffee0e05
Time 61575000: dut.layer_stack_inst.u_layer4.data_vector_o = 00120469ffed6b67fffa73d2ffdd5f3ffff58819ffee7d02fff8779efff475feffe99f66ffe95265
Time 62905000: dut.layer_stack_inst.u_layer4.data_vector_o = 0001cf1bfffa9adfffe49504fff51e04000eccbaffee7d02fff8779efff475feffe99f66ffe95265
Time 67045000: dut.layer_stack_inst.u_layer4.data_vector_o = 0001cf1bfffa9adfffe49504fff51e04000eccba00038a32fff4942affecfb42fff20b48ffeddd1d
Time 68375000: dut.layer_stack_inst.u_layer4.data_vector_o = 001020a0fff112b10000b7a8ffe32186fff2c2ad00038a32fff4942affecfb42fff20b48ffeddd1d
Time 72515000: dut.layer_stack_inst.u_layer4.data_vector_o = 001020a0fff112b10000b7a8ffe32186fff2c2adffed1af7ffe87a37fff4d151ffeae661001a0dcb
Time 73845000: dut.layer_stack_inst.u_layer4.data_vector_o = ffeedd9affeb9bf8fff92097fffa7783ffef4764ffed1af7ffe87a37fff4d151ffeae661001a0dcb
$finish called at time : 80736 ns : File "C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.srcs/sim_1/new/tb_top_mlp.v" Line 73
run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 3842.977 ; gain = 452.168
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4512.965 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4635 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5566.375 ; gain = 69.156
Restored from archive | CPU: 7.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5566.375 ; gain = 69.156
Generating merged BMM file for the design top 'design_1_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 5585.453 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 25 instances

open_run: Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 5656.938 ; gain = 1747.117
open_report: Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 5869.453 ; gain = 149.258
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 6623.230 ; gain = 665.816
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.dcp' for cell 'design_1_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.dcp' for cell 'design_1_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/design_1_smartconnect_0_0.dcp' for cell 'design_1_i/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/bd/design_1/ip/design_1_top_mlp_0_0/design_1_top_mlp_0_0.dcp' for cell 'design_1_i/top_mlp_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[0].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[10].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[11].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[12].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[13].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[14].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[15].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[16].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[17].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[18].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[19].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[1].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[20].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[21].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[22].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[23].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[24].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[25].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[26].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[27].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[28].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[29].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[2].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[30].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[31].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[32].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[33].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[34].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[35].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[36].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[37].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[38].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[39].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[3].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[40].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[41].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[42].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[43].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[44].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[45].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[46].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[47].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[48].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[49].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[4].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[50].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[51].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[52].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[53].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[54].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[55].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[56].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[57].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[58].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[59].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[5].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[60].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[61].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[62].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[63].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[6].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[7].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[8].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer1/u_gm/mac_array[9].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer2/u_gemv/mac_array[0].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer2/u_gemv/mac_array[10].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer2/u_gemv/mac_array[11].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer2/u_gemv/mac_array[12].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer2/u_gemv/mac_array[13].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer2/u_gemv/mac_array[14].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer2/u_gemv/mac_array[15].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer2/u_gemv/mac_array[16].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer2/u_gemv/mac_array[17].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer2/u_gemv/mac_array[18].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer2/u_gemv/mac_array[19].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer2/u_gemv/mac_array[1].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer2/u_gemv/mac_array[20].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer2/u_gemv/mac_array[21].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer2/u_gemv/mac_array[22].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer2/u_gemv/mac_array[23].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer2/u_gemv/mac_array[24].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer2/u_gemv/mac_array[25].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer2/u_gemv/mac_array[26].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer2/u_gemv/mac_array[27].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer2/u_gemv/mac_array[28].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer2/u_gemv/mac_array[29].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer2/u_gemv/mac_array[2].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer2/u_gemv/mac_array[30].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer2/u_gemv/mac_array[31].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer2/u_gemv/mac_array[3].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer2/u_gemv/mac_array[4].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer2/u_gemv/mac_array[5].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer2/u_gemv/mac_array[6].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer2/u_gemv/mac_array[7].mac/DSP_for_MAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'design_1_i/top_mlp_0/inst/layer_stack_inst/u_layer2/u_gemv/mac_array[8].mac/DSP_for_MAC'
INFO: [Common 17-14] Message 'Project 1-454' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'open_run' was cancelled
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 11 2023-00:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Zybo Z7-210351BA1D47A" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 11 2023-00:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
set_property PROGRAM.FILE {C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351BA1D47A
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 10286.996 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4644 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/DSD25_Termproject_Materials_Updated250519/00_RTL_Skeleton/dsd_termprj.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-1714] 19 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 10590.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 34 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 34 instances

open_run: Time (s): cpu = 00:05:48 ; elapsed = 00:05:38 . Memory (MB): peak = 10590.320 ; gain = 2661.082
report_utilization -name utilization_1
close_sim
INFO: xsimkernel Simulation Memory Usage: 56272 KB (Peak: 56272 KB), Simulation CPU Usage: 19999 ms
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 10590.320 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 15 18:32:38 2025...
