

================================================================
== Vitis HLS Report for 'cp_insertion_Pipeline_cp_out'
================================================================
* Date:           Sat Feb 28 13:05:15 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        cp_insertion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.259 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |      147|      147|  0.490 us|  0.490 us|  145|  145|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- cp_out  |      145|      145|         3|          1|          1|   144|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      50|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      40|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      45|    -|
|Register         |        -|     -|      23|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      23|     135|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_9_2_32_1_1_U13  |sparsemux_9_2_32_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_4_1_1_U14   |sparsemux_9_2_4_1_1   |        0|   0|  0|  20|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   0|  0|  40|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln66_fu_232_p2         |         +|   0|  0|  15|           8|           1|
    |add_ln69_fu_259_p2         |         +|   0|  0|  14|           7|           7|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln66_fu_226_p2        |      icmp|   0|  0|  15|           8|           8|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  50|          26|          20|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    8|         16|
    |i_1_fu_92                |   9|          2|    8|         16|
    |out_stream_TDATA_blk_n   |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   19|         38|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |i_1_fu_92                         |  8|   0|    8|          0|
    |i_reg_336                         |  8|   0|    8|          0|
    |trunc_ln66_reg_346                |  2|   0|    2|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 23|   0|   23|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+---------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  cp_insertion_Pipeline_cp_out|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  cp_insertion_Pipeline_cp_out|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  cp_insertion_Pipeline_cp_out|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  cp_insertion_Pipeline_cp_out|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  cp_insertion_Pipeline_cp_out|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  cp_insertion_Pipeline_cp_out|  return value|
|out_stream_TREADY    |   in|    1|        axis|           out_stream_V_data_V|       pointer|
|out_stream_TDATA     |  out|   32|        axis|           out_stream_V_data_V|       pointer|
|buf_data_address0    |  out|    8|   ap_memory|                      buf_data|         array|
|buf_data_ce0         |  out|    1|   ap_memory|                      buf_data|         array|
|buf_data_q0          |   in|   32|   ap_memory|                      buf_data|         array|
|buf_data_1_address0  |  out|    8|   ap_memory|                    buf_data_1|         array|
|buf_data_1_ce0       |  out|    1|   ap_memory|                    buf_data_1|         array|
|buf_data_1_q0        |   in|   32|   ap_memory|                    buf_data_1|         array|
|buf_data_2_address0  |  out|    8|   ap_memory|                    buf_data_2|         array|
|buf_data_2_ce0       |  out|    1|   ap_memory|                    buf_data_2|         array|
|buf_data_2_q0        |   in|   32|   ap_memory|                    buf_data_2|         array|
|buf_data_3_address0  |  out|    8|   ap_memory|                    buf_data_3|         array|
|buf_data_3_ce0       |  out|    1|   ap_memory|                    buf_data_3|         array|
|buf_data_3_q0        |   in|   32|   ap_memory|                    buf_data_3|         array|
|buf_strb_address0    |  out|    8|   ap_memory|                      buf_strb|         array|
|buf_strb_ce0         |  out|    1|   ap_memory|                      buf_strb|         array|
|buf_strb_q0          |   in|    4|   ap_memory|                      buf_strb|         array|
|buf_strb_1_address0  |  out|    8|   ap_memory|                    buf_strb_1|         array|
|buf_strb_1_ce0       |  out|    1|   ap_memory|                    buf_strb_1|         array|
|buf_strb_1_q0        |   in|    4|   ap_memory|                    buf_strb_1|         array|
|buf_strb_2_address0  |  out|    8|   ap_memory|                    buf_strb_2|         array|
|buf_strb_2_ce0       |  out|    1|   ap_memory|                    buf_strb_2|         array|
|buf_strb_2_q0        |   in|    4|   ap_memory|                    buf_strb_2|         array|
|buf_strb_3_address0  |  out|    8|   ap_memory|                    buf_strb_3|         array|
|buf_strb_3_ce0       |  out|    1|   ap_memory|                    buf_strb_3|         array|
|buf_strb_3_q0        |   in|    4|   ap_memory|                    buf_strb_3|         array|
|out_stream_TVALID    |  out|    1|        axis|           out_stream_V_last_V|       pointer|
|out_stream_TLAST     |  out|    1|        axis|           out_stream_V_last_V|       pointer|
|out_stream_TKEEP     |  out|    4|        axis|           out_stream_V_keep_V|       pointer|
|out_stream_TSTRB     |  out|    4|        axis|           out_stream_V_strb_V|       pointer|
+---------------------+-----+-----+------------+------------------------------+--------------+

