[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/TypeParamElab/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 279
LIB: work
FILE: ${SURELOG_DIR}/tests/TypeParamElab/dut.sv
n<> u<278> t<Top_level_rule> c<1> l<1:1> el<38:1>
  n<> u<1> t<Null_rule> p<278> s<277> l<1:1>
  n<> u<277> t<Source_text> p<278> c<54> l<1:1> el<37:10>
    n<> u<54> t<Description> p<277> c<53> s<135> l<1:1> el<7:10>
      n<> u<53> t<Module_declaration> p<54> c<51> l<1:1> el<7:10>
        n<> u<51> t<Module_ansi_header> p<53> c<2> s<52> l<1:1> el<5:42>
          n<module> u<2> t<Module_keyword> p<51> s<3> l<1:1> el<1:7>
          n<stream_arbiter_flushable> u<3> t<STRING_CONST> p<51> s<4> l<1:8> el<1:32>
          n<> u<4> t<Package_import_declaration_list> p<51> s<41> l<1:33> el<1:33>
          n<> u<41> t<Parameter_port_list> p<51> c<13> s<50> l<1:33> el<5:2>
            n<> u<13> t<Parameter_port_declaration> p<41> c<12> s<28> l<2:5> el<2:39>
              n<> u<12> t<Parameter_declaration> p<13> c<11> l<2:5> el<2:39>
                n<> u<11> t<TYPE> p<12> s<10> l<2:15> el<2:19>
                n<> u<10> t<Param_assignment_list> p<12> c<9> l<2:25> el<2:39>
                  n<> u<9> t<Param_assignment> p<10> c<5> l<2:25> el<2:39>
                    n<DATA_T> u<5> t<STRING_CONST> p<9> s<8> l<2:25> el<2:31>
                    n<> u<8> t<Constant_param_expression> p<9> c<7> l<2:34> el<2:39>
                      n<> u<7> t<Data_type> p<8> c<6> l<2:34> el<2:39>
                        n<> u<6> t<IntVec_TypeLogic> p<7> l<2:34> el<2:39>
            n<> u<28> t<Parameter_port_declaration> p<41> c<27> s<40> l<3:5> el<3:35>
              n<> u<27> t<Parameter_declaration> p<28> c<16> l<3:5> el<3:35>
                n<> u<16> t<Data_type_or_implicit> p<27> c<15> s<26> l<3:15> el<3:22>
                  n<> u<15> t<Data_type> p<16> c<14> l<3:15> el<3:22>
                    n<> u<14> t<IntegerAtomType_Integer> p<15> l<3:15> el<3:22>
                n<> u<26> t<Param_assignment_list> p<27> c<25> l<3:25> el<3:35>
                  n<> u<25> t<Param_assignment> p<26> c<17> l<3:25> el<3:35>
                    n<N_INP> u<17> t<STRING_CONST> p<25> s<24> l<3:25> el<3:30>
                    n<> u<24> t<Constant_param_expression> p<25> c<23> l<3:33> el<3:35>
                      n<> u<23> t<Constant_mintypmax_expression> p<24> c<22> l<3:33> el<3:35>
                        n<> u<22> t<Constant_expression> p<23> c<21> l<3:33> el<3:35>
                          n<> u<21> t<Unary_Minus> p<22> s<20> l<3:33> el<3:34>
                          n<> u<20> t<Constant_primary> p<22> c<19> l<3:34> el<3:35>
                            n<> u<19> t<Primary_literal> p<20> c<18> l<3:34> el<3:35>
                              n<1> u<18> t<INT_CONST> p<19> l<3:34> el<3:35>
            n<> u<40> t<Parameter_port_declaration> p<41> c<39> l<4:5> el<4:39>
              n<> u<39> t<Parameter_declaration> p<40> c<29> l<4:5> el<4:39>
                n<> u<29> t<Data_type_or_implicit> p<39> s<38> l<4:25> el<4:25>
                n<> u<38> t<Param_assignment_list> p<39> c<37> l<4:25> el<4:39>
                  n<> u<37> t<Param_assignment> p<38> c<30> l<4:25> el<4:39>
                    n<ARBITER> u<30> t<STRING_CONST> p<37> s<36> l<4:25> el<4:32>
                    n<> u<36> t<Constant_param_expression> p<37> c<35> l<4:35> el<4:39>
                      n<> u<35> t<Constant_mintypmax_expression> p<36> c<34> l<4:35> el<4:39>
                        n<> u<34> t<Constant_expression> p<35> c<33> l<4:35> el<4:39>
                          n<> u<33> t<Constant_primary> p<34> c<32> l<4:35> el<4:39>
                            n<> u<32> t<Primary_literal> p<33> c<31> l<4:35> el<4:39>
                              n<"rr"> u<31> t<STRING_LITERAL> p<32> l<4:35> el<4:39>
          n<> u<50> t<Port_declaration_list> p<51> c<49> l<5:3> el<5:41>
            n<> u<49> t<Ansi_port_declaration> p<50> c<47> l<5:4> el<5:40>
              n<> u<47> t<Net_port_header> p<49> c<42> s<48> l<5:4> el<5:17>
                n<> u<42> t<PortDir_Out> p<47> s<46> l<5:4> el<5:10>
                n<> u<46> t<Net_port_type> p<47> c<45> l<5:11> el<5:17>
                  n<> u<45> t<Data_type_or_implicit> p<46> c<44> l<5:11> el<5:17>
                    n<DATA_T> u<44> t<Data_type> p<45> c<43> l<5:11> el<5:17>
                      n<DATA_T> u<43> t<STRING_CONST> p<44> l<5:11> el<5:17>
              n<oup_data_o> u<48> t<STRING_CONST> p<49> l<5:30> el<5:40>
        n<> u<52> t<ENDMODULE> p<53> l<7:1> el<7:10>
    n<> u<135> t<Description> p<277> c<134> s<276> l<9:1> el<20:10>
      n<> u<134> t<Module_declaration> p<135> c<96> l<9:1> el<20:10>
        n<> u<96> t<Module_nonansi_header> p<134> c<55> s<132> l<9:1> el<12:44>
          n<module> u<55> t<Module_keyword> p<96> s<56> l<9:1> el<9:7>
          n<stream_arbiter> u<56> t<STRING_CONST> p<96> s<57> l<9:8> el<9:22>
          n<> u<57> t<Package_import_declaration_list> p<96> s<94> l<9:23> el<9:23>
          n<> u<94> t<Parameter_port_list> p<96> c<66> s<95> l<9:23> el<12:40>
            n<> u<66> t<Parameter_port_declaration> p<94> c<65> s<81> l<10:5> el<10:39>
              n<> u<65> t<Parameter_declaration> p<66> c<64> l<10:5> el<10:39>
                n<> u<64> t<TYPE> p<65> s<63> l<10:15> el<10:19>
                n<> u<63> t<Param_assignment_list> p<65> c<62> l<10:25> el<10:39>
                  n<> u<62> t<Param_assignment> p<63> c<58> l<10:25> el<10:39>
                    n<DATA_T> u<58> t<STRING_CONST> p<62> s<61> l<10:25> el<10:31>
                    n<> u<61> t<Constant_param_expression> p<62> c<60> l<10:34> el<10:39>
                      n<> u<60> t<Data_type> p<61> c<59> l<10:34> el<10:39>
                        n<> u<59> t<IntVec_TypeLogic> p<60> l<10:34> el<10:39>
            n<> u<81> t<Parameter_port_declaration> p<94> c<80> s<93> l<11:5> el<11:35>
              n<> u<80> t<Parameter_declaration> p<81> c<69> l<11:5> el<11:35>
                n<> u<69> t<Data_type_or_implicit> p<80> c<68> s<79> l<11:15> el<11:22>
                  n<> u<68> t<Data_type> p<69> c<67> l<11:15> el<11:22>
                    n<> u<67> t<IntegerAtomType_Integer> p<68> l<11:15> el<11:22>
                n<> u<79> t<Param_assignment_list> p<80> c<78> l<11:25> el<11:35>
                  n<> u<78> t<Param_assignment> p<79> c<70> l<11:25> el<11:35>
                    n<N_INP> u<70> t<STRING_CONST> p<78> s<77> l<11:25> el<11:30>
                    n<> u<77> t<Constant_param_expression> p<78> c<76> l<11:33> el<11:35>
                      n<> u<76> t<Constant_mintypmax_expression> p<77> c<75> l<11:33> el<11:35>
                        n<> u<75> t<Constant_expression> p<76> c<74> l<11:33> el<11:35>
                          n<> u<74> t<Unary_Minus> p<75> s<73> l<11:33> el<11:34>
                          n<> u<73> t<Constant_primary> p<75> c<72> l<11:34> el<11:35>
                            n<> u<72> t<Primary_literal> p<73> c<71> l<11:34> el<11:35>
                              n<1> u<71> t<INT_CONST> p<72> l<11:34> el<11:35>
            n<> u<93> t<Parameter_port_declaration> p<94> c<92> l<12:5> el<12:39>
              n<> u<92> t<Parameter_declaration> p<93> c<82> l<12:5> el<12:39>
                n<> u<82> t<Data_type_or_implicit> p<92> s<91> l<12:25> el<12:25>
                n<> u<91> t<Param_assignment_list> p<92> c<90> l<12:25> el<12:39>
                  n<> u<90> t<Param_assignment> p<91> c<83> l<12:25> el<12:39>
                    n<ARBITER> u<83> t<STRING_CONST> p<90> s<89> l<12:25> el<12:32>
                    n<> u<89> t<Constant_param_expression> p<90> c<88> l<12:35> el<12:39>
                      n<> u<88> t<Constant_mintypmax_expression> p<89> c<87> l<12:35> el<12:39>
                        n<> u<87> t<Constant_expression> p<88> c<86> l<12:35> el<12:39>
                          n<> u<86> t<Constant_primary> p<87> c<85> l<12:35> el<12:39>
                            n<> u<85> t<Primary_literal> p<86> c<84> l<12:35> el<12:39>
                              n<"rr"> u<84> t<STRING_LITERAL> p<85> l<12:35> el<12:39>
          n<> u<95> t<Port_list> p<96> l<12:41> el<12:43>
        n<> u<132> t<Module_item> p<134> c<131> s<133> l<14:3> el<18:14>
          n<> u<131> t<Non_port_module_item> p<132> c<130> l<14:3> el<18:14>
            n<> u<130> t<Module_or_generate_item> p<131> c<129> l<14:3> el<18:14>
              n<> u<129> t<Module_instantiation> p<130> c<97> l<14:3> el<18:14>
                n<stream_arbiter_flushable> u<97> t<STRING_CONST> p<129> s<123> l<14:3> el<14:27>
                n<> u<123> t<Parameter_value_assignment> p<129> c<122> s<128> l<14:28> el<18:4>
                  n<> u<122> t<Parameter_assignment_list> p<123> c<105> l<15:5> el<17:24>
                    n<> u<105> t<Named_parameter_assignment> p<122> c<98> s<113> l<15:5> el<15:23>
                      n<DATA_T> u<98> t<STRING_CONST> p<105> s<104> l<15:6> el<15:12>
                      n<> u<104> t<Param_expression> p<105> c<103> l<15:16> el<15:22>
                        n<> u<103> t<Mintypmax_expression> p<104> c<102> l<15:16> el<15:22>
                          n<> u<102> t<Expression> p<103> c<101> l<15:16> el<15:22>
                            n<> u<101> t<Primary> p<102> c<100> l<15:16> el<15:22>
                              n<> u<100> t<Primary_literal> p<101> c<99> l<15:16> el<15:22>
                                n<DATA_T> u<99> t<STRING_CONST> p<100> l<15:16> el<15:22>
                    n<> u<113> t<Named_parameter_assignment> p<122> c<106> s<121> l<16:5> el<16:22>
                      n<N_INP> u<106> t<STRING_CONST> p<113> s<112> l<16:6> el<16:11>
                      n<> u<112> t<Param_expression> p<113> c<111> l<16:16> el<16:21>
                        n<> u<111> t<Mintypmax_expression> p<112> c<110> l<16:16> el<16:21>
                          n<> u<110> t<Expression> p<111> c<109> l<16:16> el<16:21>
                            n<> u<109> t<Primary> p<110> c<108> l<16:16> el<16:21>
                              n<> u<108> t<Primary_literal> p<109> c<107> l<16:16> el<16:21>
                                n<N_INP> u<107> t<STRING_CONST> p<108> l<16:16> el<16:21>
                    n<> u<121> t<Named_parameter_assignment> p<122> c<114> l<17:5> el<17:24>
                      n<ARBITER> u<114> t<STRING_CONST> p<121> s<120> l<17:6> el<17:13>
                      n<> u<120> t<Param_expression> p<121> c<119> l<17:16> el<17:23>
                        n<> u<119> t<Mintypmax_expression> p<120> c<118> l<17:16> el<17:23>
                          n<> u<118> t<Expression> p<119> c<117> l<17:16> el<17:23>
                            n<> u<117> t<Primary> p<118> c<116> l<17:16> el<17:23>
                              n<> u<116> t<Primary_literal> p<117> c<115> l<17:16> el<17:23>
                                n<ARBITER> u<115> t<STRING_CONST> p<116> l<17:16> el<17:23>
                n<> u<128> t<Hierarchical_instance> p<129> c<125> l<18:5> el<18:13>
                  n<> u<125> t<Name_of_instance> p<128> c<124> s<127> l<18:5> el<18:10>
                    n<i_arb> u<124> t<STRING_CONST> p<125> l<18:5> el<18:10>
                  n<> u<127> t<Port_connection_list> p<128> c<126> l<18:12> el<18:12>
                    n<> u<126> t<Ordered_port_connection> p<127> l<18:12> el<18:12>
        n<> u<133> t<ENDMODULE> p<134> l<20:1> el<20:10>
    n<> u<276> t<Description> p<277> c<275> l<22:1> el<37:10>
      n<> u<275> t<Module_declaration> p<276> c<186> l<22:1> el<37:10>
        n<> u<186> t<Module_nonansi_header> p<275> c<136> s<245> l<22:1> el<25:44>
          n<module> u<136> t<Module_keyword> p<186> s<137> l<22:1> el<22:7>
          n<axi_node_arbiter> u<137> t<STRING_CONST> p<186> s<138> l<22:8> el<22:24>
          n<> u<138> t<Package_import_declaration_list> p<186> s<184> l<22:25> el<22:25>
          n<> u<184> t<Parameter_port_list> p<186> c<153> s<185> l<22:25> el<25:40>
            n<> u<153> t<Parameter_port_declaration> p<184> c<152> s<168> l<23:3> el<23:39>
              n<> u<152> t<Parameter_declaration> p<153> c<142> l<23:3> el<23:39>
                n<> u<142> t<Data_type_or_implicit> p<152> c<141> s<151> l<23:13> el<23:25>
                  n<> u<141> t<Data_type> p<142> c<139> l<23:13> el<23:25>
                    n<> u<139> t<IntegerAtomType_Int> p<141> s<140> l<23:13> el<23:16>
                    n<> u<140> t<Signing_Unsigned> p<141> l<23:17> el<23:25>
                n<> u<151> t<Param_assignment_list> p<152> c<150> l<23:26> el<23:39>
                  n<> u<150> t<Param_assignment> p<151> c<143> l<23:26> el<23:39>
                    n<AUX_WIDTH> u<143> t<STRING_CONST> p<150> s<149> l<23:26> el<23:35>
                    n<> u<149> t<Constant_param_expression> p<150> c<148> l<23:38> el<23:39>
                      n<> u<148> t<Constant_mintypmax_expression> p<149> c<147> l<23:38> el<23:39>
                        n<> u<147> t<Constant_expression> p<148> c<146> l<23:38> el<23:39>
                          n<> u<146> t<Constant_primary> p<147> c<145> l<23:38> el<23:39>
                            n<> u<145> t<Primary_literal> p<146> c<144> l<23:38> el<23:39>
                              n<5> u<144> t<INT_CONST> p<145> l<23:38> el<23:39>
            n<> u<168> t<Parameter_port_declaration> p<184> c<167> s<183> l<24:3> el<24:38>
              n<> u<167> t<Parameter_declaration> p<168> c<157> l<24:3> el<24:38>
                n<> u<157> t<Data_type_or_implicit> p<167> c<156> s<166> l<24:13> el<24:25>
                  n<> u<156> t<Data_type> p<157> c<154> l<24:13> el<24:25>
                    n<> u<154> t<IntegerAtomType_Int> p<156> s<155> l<24:13> el<24:16>
                    n<> u<155> t<Signing_Unsigned> p<156> l<24:17> el<24:25>
                n<> u<166> t<Param_assignment_list> p<167> c<165> l<24:26> el<24:38>
                  n<> u<165> t<Param_assignment> p<166> c<158> l<24:26> el<24:38>
                    n<ID_WIDTH> u<158> t<STRING_CONST> p<165> s<164> l<24:26> el<24:34>
                    n<> u<164> t<Constant_param_expression> p<165> c<163> l<24:37> el<24:38>
                      n<> u<163> t<Constant_mintypmax_expression> p<164> c<162> l<24:37> el<24:38>
                        n<> u<162> t<Constant_expression> p<163> c<161> l<24:37> el<24:38>
                          n<> u<161> t<Constant_primary> p<162> c<160> l<24:37> el<24:38>
                            n<> u<160> t<Primary_literal> p<161> c<159> l<24:37> el<24:38>
                              n<5> u<159> t<INT_CONST> p<160> l<24:37> el<24:38>
            n<> u<183> t<Parameter_port_declaration> p<184> c<182> l<25:3> el<25:39>
              n<> u<182> t<Parameter_declaration> p<183> c<172> l<25:3> el<25:39>
                n<> u<172> t<Data_type_or_implicit> p<182> c<171> s<181> l<25:13> el<25:25>
                  n<> u<171> t<Data_type> p<172> c<169> l<25:13> el<25:25>
                    n<> u<169> t<IntegerAtomType_Int> p<171> s<170> l<25:13> el<25:16>
                    n<> u<170> t<Signing_Unsigned> p<171> l<25:17> el<25:25>
                n<> u<181> t<Param_assignment_list> p<182> c<180> l<25:26> el<25:39>
                  n<> u<180> t<Param_assignment> p<181> c<173> l<25:26> el<25:39>
                    n<N_MASTER> u<173> t<STRING_CONST> p<180> s<179> l<25:26> el<25:34>
                    n<> u<179> t<Constant_param_expression> p<180> c<178> l<25:37> el<25:39>
                      n<> u<178> t<Constant_mintypmax_expression> p<179> c<177> l<25:37> el<25:39>
                        n<> u<177> t<Constant_expression> p<178> c<176> l<25:37> el<25:39>
                          n<> u<176> t<Constant_primary> p<177> c<175> l<25:37> el<25:39>
                            n<> u<175> t<Primary_literal> p<176> c<174> l<25:37> el<25:39>
                              n<10> u<174> t<INT_CONST> p<175> l<25:37> el<25:39>
          n<> u<185> t<Port_list> p<186> l<25:41> el<25:43>
        n<> u<245> t<Module_item> p<275> c<244> s<273> l<27:3> el<30:16>
          n<> u<244> t<Non_port_module_item> p<245> c<243> l<27:3> el<30:16>
            n<> u<243> t<Module_or_generate_item> p<244> c<242> l<27:3> el<30:16>
              n<> u<242> t<Module_common_item> p<243> c<241> l<27:3> el<30:16>
                n<> u<241> t<Module_or_generate_item_declaration> p<242> c<240> l<27:3> el<30:16>
                  n<> u<240> t<Package_or_generate_item_declaration> p<241> c<239> l<27:3> el<30:16>
                    n<> u<239> t<Data_declaration> p<240> c<238> l<27:3> el<30:16>
                      n<> u<238> t<Type_declaration> p<239> c<236> l<27:3> el<30:16>
                        n<> u<236> t<Data_type> p<238> c<188> s<237> l<27:11> el<30:4>
                          n<> u<188> t<Struct_union> p<236> c<187> s<189> l<27:11> el<27:17>
                            n<> u<187> t<Struct_keyword> p<188> l<27:11> el<27:17>
                          n<> u<189> t<Packed_keyword> p<236> s<212> l<27:18> el<27:24>
                          n<> u<212> t<Struct_union_member> p<236> c<208> s<235> l<28:5> el<28:31>
                            n<> u<208> t<Data_type_or_void> p<212> c<207> s<211> l<28:5> el<28:26>
                              n<> u<207> t<Data_type> p<208> c<190> l<28:5> el<28:26>
                                n<> u<190> t<IntVec_TypeLogic> p<207> s<206> l<28:5> el<28:10>
                                n<> u<206> t<Packed_dimension> p<207> c<205> l<28:11> el<28:26>
                                  n<> u<205> t<Constant_range> p<206> c<200> l<28:12> el<28:25>
                                    n<> u<200> t<Constant_expression> p<205> c<194> s<204> l<28:12> el<28:23>
                                      n<> u<194> t<Constant_expression> p<200> c<193> s<199> l<28:12> el<28:21>
                                        n<> u<193> t<Constant_primary> p<194> c<192> l<28:12> el<28:21>
                                          n<> u<192> t<Primary_literal> p<193> c<191> l<28:12> el<28:21>
                                            n<AUX_WIDTH> u<191> t<STRING_CONST> p<192> l<28:12> el<28:21>
                                      n<> u<199> t<BinOp_Minus> p<200> s<198> l<28:21> el<28:22>
                                      n<> u<198> t<Constant_expression> p<200> c<197> l<28:22> el<28:23>
                                        n<> u<197> t<Constant_primary> p<198> c<196> l<28:22> el<28:23>
                                          n<> u<196> t<Primary_literal> p<197> c<195> l<28:22> el<28:23>
                                            n<1> u<195> t<INT_CONST> p<196> l<28:22> el<28:23>
                                    n<> u<204> t<Constant_expression> p<205> c<203> l<28:24> el<28:25>
                                      n<> u<203> t<Constant_primary> p<204> c<202> l<28:24> el<28:25>
                                        n<> u<202> t<Primary_literal> p<203> c<201> l<28:24> el<28:25>
                                          n<0> u<201> t<INT_CONST> p<202> l<28:24> el<28:25>
                            n<> u<211> t<Variable_decl_assignment_list> p<212> c<210> l<28:27> el<28:30>
                              n<> u<210> t<Variable_decl_assignment> p<211> c<209> l<28:27> el<28:30>
                                n<aux> u<209> t<STRING_CONST> p<210> l<28:27> el<28:30>
                          n<> u<235> t<Struct_union_member> p<236> c<231> l<29:5> el<29:30>
                            n<> u<231> t<Data_type_or_void> p<235> c<230> s<234> l<29:5> el<29:25>
                              n<> u<230> t<Data_type> p<231> c<213> l<29:5> el<29:25>
                                n<> u<213> t<IntVec_TypeLogic> p<230> s<229> l<29:5> el<29:10>
                                n<> u<229> t<Packed_dimension> p<230> c<228> l<29:11> el<29:25>
                                  n<> u<228> t<Constant_range> p<229> c<223> l<29:12> el<29:24>
                                    n<> u<223> t<Constant_expression> p<228> c<217> s<227> l<29:12> el<29:22>
                                      n<> u<217> t<Constant_expression> p<223> c<216> s<222> l<29:12> el<29:20>
                                        n<> u<216> t<Constant_primary> p<217> c<215> l<29:12> el<29:20>
                                          n<> u<215> t<Primary_literal> p<216> c<214> l<29:12> el<29:20>
                                            n<ID_WIDTH> u<214> t<STRING_CONST> p<215> l<29:12> el<29:20>
                                      n<> u<222> t<BinOp_Minus> p<223> s<221> l<29:20> el<29:21>
                                      n<> u<221> t<Constant_expression> p<223> c<220> l<29:21> el<29:22>
                                        n<> u<220> t<Constant_primary> p<221> c<219> l<29:21> el<29:22>
                                          n<> u<219> t<Primary_literal> p<220> c<218> l<29:21> el<29:22>
                                            n<1> u<218> t<INT_CONST> p<219> l<29:21> el<29:22>
                                    n<> u<227> t<Constant_expression> p<228> c<226> l<29:23> el<29:24>
                                      n<> u<226> t<Constant_primary> p<227> c<225> l<29:23> el<29:24>
                                        n<> u<225> t<Primary_literal> p<226> c<224> l<29:23> el<29:24>
                                          n<0> u<224> t<INT_CONST> p<225> l<29:23> el<29:24>
                            n<> u<234> t<Variable_decl_assignment_list> p<235> c<233> l<29:27> el<29:29>
                              n<> u<233> t<Variable_decl_assignment> p<234> c<232> l<29:27> el<29:29>
                                n<id> u<232> t<STRING_CONST> p<233> l<29:27> el<29:29>
                        n<axi_meta_t> u<237> t<STRING_CONST> p<238> l<30:5> el<30:15>
        n<> u<273> t<Module_item> p<275> c<272> s<274> l<32:2> el<35:19>
          n<> u<272> t<Non_port_module_item> p<273> c<271> l<32:2> el<35:19>
            n<> u<271> t<Module_or_generate_item> p<272> c<270> l<32:2> el<35:19>
              n<> u<270> t<Module_instantiation> p<271> c<246> l<32:2> el<35:19>
                n<stream_arbiter> u<246> t<STRING_CONST> p<270> s<264> l<32:2> el<32:16>
                n<> u<264> t<Parameter_value_assignment> p<270> c<263> s<269> l<32:17> el<35:4>
                  n<> u<263> t<Parameter_assignment_list> p<264> c<254> l<33:5> el<34:23>
                    n<> u<254> t<Named_parameter_assignment> p<263> c<247> s<262> l<33:5> el<33:25>
                      n<DATA_T> u<247> t<STRING_CONST> p<254> s<253> l<33:6> el<33:12>
                      n<> u<253> t<Param_expression> p<254> c<252> l<33:14> el<33:24>
                        n<> u<252> t<Mintypmax_expression> p<253> c<251> l<33:14> el<33:24>
                          n<> u<251> t<Expression> p<252> c<250> l<33:14> el<33:24>
                            n<> u<250> t<Primary> p<251> c<249> l<33:14> el<33:24>
                              n<> u<249> t<Primary_literal> p<250> c<248> l<33:14> el<33:24>
                                n<axi_meta_t> u<248> t<STRING_CONST> p<249> l<33:14> el<33:24>
                    n<> u<262> t<Named_parameter_assignment> p<263> c<255> l<34:5> el<34:23>
                      n<N_INP> u<255> t<STRING_CONST> p<262> s<261> l<34:6> el<34:11>
                      n<> u<261> t<Param_expression> p<262> c<260> l<34:14> el<34:22>
                        n<> u<260> t<Mintypmax_expression> p<261> c<259> l<34:14> el<34:22>
                          n<> u<259> t<Expression> p<260> c<258> l<34:14> el<34:22>
                            n<> u<258> t<Primary> p<259> c<257> l<34:14> el<34:22>
                              n<> u<257> t<Primary_literal> p<258> c<256> l<34:14> el<34:22>
                                n<N_MASTER> u<256> t<STRING_CONST> p<257> l<34:14> el<34:22>
                n<> u<269> t<Hierarchical_instance> p<270> c<266> l<35:5> el<35:18>
                  n<> u<266> t<Name_of_instance> p<269> c<265> s<268> l<35:5> el<35:14>
                    n<i_arb_inp> u<265> t<STRING_CONST> p<266> l<35:5> el<35:14>
                  n<> u<268> t<Port_connection_list> p<269> c<267> l<35:17> el<35:17>
                    n<> u<267> t<Ordered_port_connection> p<268> l<35:17> el<35:17>
        n<> u<274> t<ENDMODULE> p<275> l<37:1> el<37:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/TypeParamElab/dut.sv:1:1: No timescale set for "stream_arbiter_flushable".
[WRN:PA0205] ${SURELOG_DIR}/tests/TypeParamElab/dut.sv:9:1: No timescale set for "stream_arbiter".
[WRN:PA0205] ${SURELOG_DIR}/tests/TypeParamElab/dut.sv:22:1: No timescale set for "axi_node_arbiter".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/TypeParamElab/dut.sv:22:1: Compile module "work@axi_node_arbiter".
[INF:CP0303] ${SURELOG_DIR}/tests/TypeParamElab/dut.sv:9:1: Compile module "work@stream_arbiter".
[INF:CP0303] ${SURELOG_DIR}/tests/TypeParamElab/dut.sv:1:1: Compile module "work@stream_arbiter_flushable".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                              11
Design                                                 1
Identifier                                             4
IntTypespec                                            3
IntegerTypespec                                        2
LogicTypespec                                          4
Module                                                 3
ModuleTypespec                                         3
Net                                                    1
Operation                                              4
ParamAssign                                            7
Parameter                                              7
Port                                                   1
Range                                                  2
RefModule                                              2
RefObj                                                 2
RefTypespec                                           12
SourceFile                                             1
StructTypespec                                         1
TypeParameter                                          2
TypedefTypespec                                        1
TypespecMember                                         2
UnsupportedTypespec                                    2
------------------------------------------------------------
Total:                                                78
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/TypeParamElab/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@axi_node_arbiter (work@axi_node_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:22:1, endln:37:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@axi_node_arbiter)
    |vpiParent:
    \_Module: work@axi_node_arbiter (work@axi_node_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:22:1, endln:37:10
    |vpiName:work@axi_node_arbiter
  |vpiParameter:
  \_Parameter: (work@axi_node_arbiter.AUX_WIDTH), line:23:26, endln:23:39
    |vpiParent:
    \_Module: work@axi_node_arbiter (work@axi_node_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:22:1, endln:37:10
    |UINT:5
    |vpiTypespec:
    \_RefTypespec: (work@axi_node_arbiter.AUX_WIDTH), line:23:13, endln:23:25
      |vpiParent:
      \_Parameter: (work@axi_node_arbiter.AUX_WIDTH), line:23:26, endln:23:39
      |vpiFullName:work@axi_node_arbiter.AUX_WIDTH
      |vpiActual:
      \_IntTypespec: , line:23:13, endln:23:25
    |vpiName:AUX_WIDTH
    |vpiFullName:work@axi_node_arbiter.AUX_WIDTH
  |vpiParameter:
  \_Parameter: (work@axi_node_arbiter.ID_WIDTH), line:24:26, endln:24:38
    |vpiParent:
    \_Module: work@axi_node_arbiter (work@axi_node_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:22:1, endln:37:10
    |UINT:5
    |vpiTypespec:
    \_RefTypespec: (work@axi_node_arbiter.ID_WIDTH), line:24:13, endln:24:25
      |vpiParent:
      \_Parameter: (work@axi_node_arbiter.ID_WIDTH), line:24:26, endln:24:38
      |vpiFullName:work@axi_node_arbiter.ID_WIDTH
      |vpiActual:
      \_IntTypespec: , line:23:13, endln:23:25
    |vpiName:ID_WIDTH
    |vpiFullName:work@axi_node_arbiter.ID_WIDTH
  |vpiParameter:
  \_Parameter: (work@axi_node_arbiter.N_MASTER), line:25:26, endln:25:39
    |vpiParent:
    \_Module: work@axi_node_arbiter (work@axi_node_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:22:1, endln:37:10
    |UINT:10
    |vpiTypespec:
    \_RefTypespec: (work@axi_node_arbiter.N_MASTER), line:25:13, endln:25:25
      |vpiParent:
      \_Parameter: (work@axi_node_arbiter.N_MASTER), line:25:26, endln:25:39
      |vpiFullName:work@axi_node_arbiter.N_MASTER
      |vpiActual:
      \_IntTypespec: , line:23:13, endln:23:25
    |vpiName:N_MASTER
    |vpiFullName:work@axi_node_arbiter.N_MASTER
  |vpiParamAssign:
  \_ParamAssign: , line:23:26, endln:23:39
    |vpiParent:
    \_Module: work@axi_node_arbiter (work@axi_node_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:22:1, endln:37:10
    |vpiRhs:
    \_Constant: , line:23:38, endln:23:39
      |vpiParent:
      \_ParamAssign: , line:23:26, endln:23:39
      |vpiDecompile:5
      |vpiSize:64
      |UINT:5
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@axi_node_arbiter.AUX_WIDTH), line:23:26, endln:23:39
  |vpiParamAssign:
  \_ParamAssign: , line:24:26, endln:24:38
    |vpiParent:
    \_Module: work@axi_node_arbiter (work@axi_node_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:22:1, endln:37:10
    |vpiRhs:
    \_Constant: , line:24:37, endln:24:38
      |vpiParent:
      \_ParamAssign: , line:24:26, endln:24:38
      |vpiDecompile:5
      |vpiSize:64
      |UINT:5
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@axi_node_arbiter.ID_WIDTH), line:24:26, endln:24:38
  |vpiParamAssign:
  \_ParamAssign: , line:25:26, endln:25:39
    |vpiParent:
    \_Module: work@axi_node_arbiter (work@axi_node_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:22:1, endln:37:10
    |vpiRhs:
    \_Constant: , line:25:37, endln:25:39
      |vpiParent:
      \_ParamAssign: , line:25:26, endln:25:39
      |vpiDecompile:10
      |vpiSize:64
      |UINT:10
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@axi_node_arbiter.N_MASTER), line:25:26, endln:25:39
  |vpiTypedef:
  \_IntTypespec: , line:23:13, endln:23:25
    |vpiParent:
    \_Module: work@axi_node_arbiter (work@axi_node_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:22:1, endln:37:10
  |vpiTypedef:
  \_TypedefTypespec: (axi_meta_t), line:30:5, endln:30:15
    |vpiParent:
    \_Module: work@axi_node_arbiter (work@axi_node_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:22:1, endln:37:10
    |vpiName:
    \_Identifier: (axi_meta_t)
      |vpiParent:
      \_TypedefTypespec: (axi_meta_t), line:30:5, endln:30:15
      |vpiName:axi_meta_t
    |vpiTypedefAlias:
    \_RefTypespec: (work@axi_node_arbiter.axi_meta_t), line:27:11, endln:30:4
      |vpiParent:
      \_TypedefTypespec: (axi_meta_t), line:30:5, endln:30:15
      |vpiFullName:work@axi_node_arbiter.axi_meta_t
      |vpiActual:
      \_StructTypespec: , line:27:11, endln:30:4
  |vpiTypedef:
  \_StructTypespec: , line:27:11, endln:30:4
    |vpiParent:
    \_Module: work@axi_node_arbiter (work@axi_node_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:22:1, endln:37:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (aux), line:28:27, endln:28:30
      |vpiParent:
      \_StructTypespec: , line:27:11, endln:30:4
      |vpiName:aux
      |vpiTypespec:
      \_RefTypespec: (work@axi_node_arbiter.aux), line:28:5, endln:28:26
        |vpiParent:
        \_TypespecMember: (aux), line:28:27, endln:28:30
        |vpiFullName:work@axi_node_arbiter.aux
        |vpiActual:
        \_LogicTypespec: , line:28:5, endln:28:10
    |vpiTypespecMember:
    \_TypespecMember: (id), line:29:27, endln:29:29
      |vpiParent:
      \_StructTypespec: , line:27:11, endln:30:4
      |vpiName:id
      |vpiTypespec:
      \_RefTypespec: (work@axi_node_arbiter.id), line:29:5, endln:29:25
        |vpiParent:
        \_TypespecMember: (id), line:29:27, endln:29:29
        |vpiFullName:work@axi_node_arbiter.id
        |vpiActual:
        \_LogicTypespec: , line:29:5, endln:29:10
  |vpiTypedef:
  \_LogicTypespec: , line:28:5, endln:28:10
    |vpiParent:
    \_Module: work@axi_node_arbiter (work@axi_node_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:22:1, endln:37:10
    |vpiRange:
    \_Range: , line:28:11, endln:28:26
      |vpiParent:
      \_LogicTypespec: , line:28:5, endln:28:10
      |vpiLeftRange:
      \_Operation: , line:28:12, endln:28:23
        |vpiParent:
        \_Range: , line:28:11, endln:28:26
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@axi_node_arbiter.AUX_WIDTH), line:28:12, endln:28:21
          |vpiParent:
          \_Operation: , line:28:12, endln:28:23
          |vpiName:AUX_WIDTH
          |vpiFullName:work@axi_node_arbiter.AUX_WIDTH
          |vpiActual:
          \_Parameter: (work@axi_node_arbiter.AUX_WIDTH), line:23:26, endln:23:39
        |vpiOperand:
        \_Constant: , line:28:22, endln:28:23
          |vpiParent:
          \_Operation: , line:28:12, endln:28:23
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:28:24, endln:28:25
        |vpiParent:
        \_Range: , line:28:11, endln:28:26
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:29:5, endln:29:10
    |vpiParent:
    \_Module: work@axi_node_arbiter (work@axi_node_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:22:1, endln:37:10
    |vpiRange:
    \_Range: , line:29:11, endln:29:25
      |vpiParent:
      \_LogicTypespec: , line:29:5, endln:29:10
      |vpiLeftRange:
      \_Operation: , line:29:12, endln:29:22
        |vpiParent:
        \_Range: , line:29:11, endln:29:25
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@axi_node_arbiter.ID_WIDTH), line:29:12, endln:29:20
          |vpiParent:
          \_Operation: , line:29:12, endln:29:22
          |vpiName:ID_WIDTH
          |vpiFullName:work@axi_node_arbiter.ID_WIDTH
          |vpiActual:
          \_Parameter: (work@axi_node_arbiter.ID_WIDTH), line:24:26, endln:24:38
        |vpiOperand:
        \_Constant: , line:29:21, endln:29:22
          |vpiParent:
          \_Operation: , line:29:12, endln:29:22
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:29:23, endln:29:24
        |vpiParent:
        \_Range: , line:29:11, endln:29:25
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_ModuleTypespec: (stream_arbiter)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:stream_arbiter
    |vpiModule:
    \_Module: work@stream_arbiter (work@stream_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:9:1, endln:20:10
  |vpiImportTypespec:
  \_IntTypespec: , line:23:13, endln:23:25
  |vpiImportTypespec:
  \_TypedefTypespec: (axi_meta_t), line:30:5, endln:30:15
  |vpiImportTypespec:
  \_StructTypespec: , line:27:11, endln:30:4
  |vpiImportTypespec:
  \_LogicTypespec: , line:28:5, endln:28:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:29:5, endln:29:10
  |vpiDefName:work@axi_node_arbiter
  |vpiRefModule:
  \_RefModule: work@stream_arbiter (i_arb_inp), line:32:2, endln:32:16
    |vpiParent:
    \_Module: work@axi_node_arbiter (work@axi_node_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:22:1, endln:37:10
    |vpiName:i_arb_inp
    |vpiDefName:work@stream_arbiter
    |vpiActual:
    \_Module: work@stream_arbiter (work@stream_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:9:1, endln:20:10
|vpiAllModules:
\_Module: work@stream_arbiter (work@stream_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:9:1, endln:20:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@stream_arbiter)
    |vpiParent:
    \_Module: work@stream_arbiter (work@stream_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:9:1, endln:20:10
    |vpiName:work@stream_arbiter
  |vpiParameter:
  \_TypeParameter: (work@stream_arbiter.DATA_T), line:10:25, endln:10:31
    |vpiParent:
    \_Module: work@stream_arbiter (work@stream_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:9:1, endln:20:10
    |vpiName:DATA_T
    |vpiFullName:work@stream_arbiter.DATA_T
    |vpiTypespec:
    \_RefTypespec: (work@stream_arbiter.DATA_T), line:10:34, endln:10:39
      |vpiParent:
      \_TypeParameter: (work@stream_arbiter.DATA_T), line:10:25, endln:10:31
      |vpiFullName:work@stream_arbiter.DATA_T
      |vpiActual:
      \_LogicTypespec: , line:10:34, endln:10:39
  |vpiParameter:
  \_Parameter: (work@stream_arbiter.N_INP), line:11:25, endln:11:35
    |vpiParent:
    \_Module: work@stream_arbiter (work@stream_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:9:1, endln:20:10
    |vpiTypespec:
    \_RefTypespec: (work@stream_arbiter.N_INP), line:11:15, endln:11:22
      |vpiParent:
      \_Parameter: (work@stream_arbiter.N_INP), line:11:25, endln:11:35
      |vpiFullName:work@stream_arbiter.N_INP
      |vpiActual:
      \_IntegerTypespec: , line:11:15, endln:11:22
    |vpiSigned:1
    |vpiName:N_INP
    |vpiFullName:work@stream_arbiter.N_INP
  |vpiParameter:
  \_Parameter: (work@stream_arbiter.ARBITER), line:12:25, endln:12:39
    |vpiParent:
    \_Module: work@stream_arbiter (work@stream_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:9:1, endln:20:10
    |STRING:rr
    |vpiName:ARBITER
    |vpiFullName:work@stream_arbiter.ARBITER
  |vpiParamAssign:
  \_ParamAssign: , line:11:25, endln:11:35
    |vpiParent:
    \_Module: work@stream_arbiter (work@stream_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:9:1, endln:20:10
    |vpiRhs:
    \_Operation: , line:11:33, endln:11:35
      |vpiParent:
      \_ParamAssign: , line:11:25, endln:11:35
      |vpiOpType:1
      |vpiOperand:
      \_Constant: , line:11:34, endln:11:35
        |vpiParent:
        \_Operation: , line:11:33, endln:11:35
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@stream_arbiter.N_INP), line:11:25, endln:11:35
  |vpiParamAssign:
  \_ParamAssign: , line:12:25, endln:12:39
    |vpiParent:
    \_Module: work@stream_arbiter (work@stream_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:9:1, endln:20:10
    |vpiRhs:
    \_Constant: , line:12:35, endln:12:39
      |vpiParent:
      \_ParamAssign: , line:12:25, endln:12:39
      |vpiDecompile:"rr"
      |vpiSize:16
      |STRING:rr
      |vpiConstType:6
    |vpiLhs:
    \_Parameter: (work@stream_arbiter.ARBITER), line:12:25, endln:12:39
  |vpiTypedef:
  \_TypeParameter: (work@stream_arbiter.DATA_T), line:10:25, endln:10:31
  |vpiTypedef:
  \_LogicTypespec: , line:10:34, endln:10:39
    |vpiParent:
    \_Module: work@stream_arbiter (work@stream_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:9:1, endln:20:10
  |vpiTypedef:
  \_IntegerTypespec: , line:11:15, endln:11:22
    |vpiParent:
    \_Module: work@stream_arbiter (work@stream_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:9:1, endln:20:10
    |vpiSigned:1
  |vpiTypedef:
  \_ModuleTypespec: (stream_arbiter_flushable)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:stream_arbiter_flushable
    |vpiModule:
    \_Module: work@stream_arbiter_flushable (work@stream_arbiter_flushable), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:1:1, endln:7:10
  |vpiImportTypespec:
  \_TypeParameter: (work@stream_arbiter.DATA_T), line:10:25, endln:10:31
  |vpiImportTypespec:
  \_LogicTypespec: , line:10:34, endln:10:39
  |vpiImportTypespec:
  \_IntegerTypespec: , line:11:15, endln:11:22
  |vpiDefName:work@stream_arbiter
  |vpiRefModule:
  \_RefModule: work@stream_arbiter_flushable (i_arb), line:14:3, endln:14:27
    |vpiParent:
    \_Module: work@stream_arbiter (work@stream_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:9:1, endln:20:10
    |vpiName:i_arb
    |vpiDefName:work@stream_arbiter_flushable
    |vpiActual:
    \_Module: work@stream_arbiter_flushable (work@stream_arbiter_flushable), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:1:1, endln:7:10
|vpiAllModules:
\_Module: work@stream_arbiter_flushable (work@stream_arbiter_flushable), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:1:1, endln:7:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@stream_arbiter_flushable)
    |vpiParent:
    \_Module: work@stream_arbiter_flushable (work@stream_arbiter_flushable), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:1:1, endln:7:10
    |vpiName:work@stream_arbiter_flushable
  |vpiParameter:
  \_TypeParameter: (work@stream_arbiter_flushable.DATA_T), line:2:25, endln:2:31
    |vpiParent:
    \_Module: work@stream_arbiter_flushable (work@stream_arbiter_flushable), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:1:1, endln:7:10
    |vpiName:DATA_T
    |vpiFullName:work@stream_arbiter_flushable.DATA_T
    |vpiTypespec:
    \_RefTypespec: (work@stream_arbiter_flushable.DATA_T), line:2:34, endln:2:39
      |vpiParent:
      \_TypeParameter: (work@stream_arbiter_flushable.DATA_T), line:2:25, endln:2:31
      |vpiFullName:work@stream_arbiter_flushable.DATA_T
      |vpiActual:
      \_LogicTypespec: , line:2:34, endln:2:39
  |vpiParameter:
  \_Parameter: (work@stream_arbiter_flushable.N_INP), line:3:25, endln:3:35
    |vpiParent:
    \_Module: work@stream_arbiter_flushable (work@stream_arbiter_flushable), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_RefTypespec: (work@stream_arbiter_flushable.N_INP), line:3:15, endln:3:22
      |vpiParent:
      \_Parameter: (work@stream_arbiter_flushable.N_INP), line:3:25, endln:3:35
      |vpiFullName:work@stream_arbiter_flushable.N_INP
      |vpiActual:
      \_IntegerTypespec: , line:3:15, endln:3:22
    |vpiSigned:1
    |vpiName:N_INP
    |vpiFullName:work@stream_arbiter_flushable.N_INP
  |vpiParameter:
  \_Parameter: (work@stream_arbiter_flushable.ARBITER), line:4:25, endln:4:39
    |vpiParent:
    \_Module: work@stream_arbiter_flushable (work@stream_arbiter_flushable), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:1:1, endln:7:10
    |STRING:rr
    |vpiName:ARBITER
    |vpiFullName:work@stream_arbiter_flushable.ARBITER
  |vpiParamAssign:
  \_ParamAssign: , line:3:25, endln:3:35
    |vpiParent:
    \_Module: work@stream_arbiter_flushable (work@stream_arbiter_flushable), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:1:1, endln:7:10
    |vpiRhs:
    \_Operation: , line:3:33, endln:3:35
      |vpiParent:
      \_ParamAssign: , line:3:25, endln:3:35
      |vpiOpType:1
      |vpiOperand:
      \_Constant: , line:3:34, endln:3:35
        |vpiParent:
        \_Operation: , line:3:33, endln:3:35
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@stream_arbiter_flushable.N_INP), line:3:25, endln:3:35
  |vpiParamAssign:
  \_ParamAssign: , line:4:25, endln:4:39
    |vpiParent:
    \_Module: work@stream_arbiter_flushable (work@stream_arbiter_flushable), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:1:1, endln:7:10
    |vpiRhs:
    \_Constant: , line:4:35, endln:4:39
      |vpiParent:
      \_ParamAssign: , line:4:25, endln:4:39
      |vpiDecompile:"rr"
      |vpiSize:16
      |STRING:rr
      |vpiConstType:6
    |vpiLhs:
    \_Parameter: (work@stream_arbiter_flushable.ARBITER), line:4:25, endln:4:39
  |vpiTypedef:
  \_TypeParameter: (work@stream_arbiter_flushable.DATA_T), line:2:25, endln:2:31
  |vpiTypedef:
  \_LogicTypespec: , line:2:34, endln:2:39
    |vpiParent:
    \_Module: work@stream_arbiter_flushable (work@stream_arbiter_flushable), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:1:1, endln:7:10
  |vpiTypedef:
  \_IntegerTypespec: , line:3:15, endln:3:22
    |vpiParent:
    \_Module: work@stream_arbiter_flushable (work@stream_arbiter_flushable), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:1:1, endln:7:10
    |vpiSigned:1
  |vpiImportTypespec:
  \_TypeParameter: (work@stream_arbiter_flushable.DATA_T), line:2:25, endln:2:31
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:34, endln:2:39
  |vpiImportTypespec:
  \_IntegerTypespec: , line:3:15, endln:3:22
  |vpiImportTypespec:
  \_Net: (work@stream_arbiter_flushable.oup_data_o), line:5:30, endln:5:40
    |vpiParent:
    \_Module: work@stream_arbiter_flushable (work@stream_arbiter_flushable), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_RefTypespec: (work@stream_arbiter_flushable.oup_data_o.DATA_T), line:5:11, endln:5:17
      |vpiParent:
      \_Net: (work@stream_arbiter_flushable.oup_data_o), line:5:30, endln:5:40
      |vpiName:DATA_T
      |vpiFullName:work@stream_arbiter_flushable.oup_data_o.DATA_T
      |vpiActual:
      \_TypeParameter: (work@stream_arbiter_flushable.DATA_T), line:2:25, endln:2:31
    |vpiName:oup_data_o
    |vpiFullName:work@stream_arbiter_flushable.oup_data_o
  |vpiDefName:work@stream_arbiter_flushable
  |vpiNet:
  \_Net: (work@stream_arbiter_flushable.oup_data_o), line:5:30, endln:5:40
  |vpiPort:
  \_Port: (oup_data_o), line:5:30, endln:5:40
    |vpiParent:
    \_Module: work@stream_arbiter_flushable (work@stream_arbiter_flushable), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:1:1, endln:7:10
    |vpiName:oup_data_o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@stream_arbiter_flushable.oup_data_o.DATA_T), line:5:11, endln:5:17
      |vpiParent:
      \_Port: (oup_data_o), line:5:30, endln:5:40
      |vpiName:DATA_T
      |vpiFullName:work@stream_arbiter_flushable.oup_data_o.DATA_T
      |vpiActual:
      \_TypeParameter: (work@stream_arbiter_flushable.DATA_T), line:2:25, endln:2:31
|vpiTypedef:
\_ModuleTypespec: (axi_node_arbiter)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:axi_node_arbiter
  |vpiModule:
  \_Module: work@axi_node_arbiter (work@axi_node_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:22:1, endln:37:10
|vpiTypedef:
\_ModuleTypespec: (stream_arbiter)
|vpiTypedef:
\_ModuleTypespec: (stream_arbiter_flushable)
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
