I 000043 55 1349          1369844659547 S8
(_unit VHDL (s8 0 4 (s8 0 11 ))
	(_version v98)
	(_time 1369844659548 2013.05.29 19:24:19)
	(_source (\./src/round_function/s_boxes/s8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5d5e565b010b0a4e50094e02045a5e5e555a5e5e55)
	(_entity
		(_time 1369844659532)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal SI ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal SO ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(50463491 )
		(33751554 )
		(33686019 )
		(33686274 )
		(33751810 )
		(50529027 )
		(50528771 )
		(50463234 )
		(33751555 )
		(50463235 )
		(50528770 )
		(33751811 )
		(50463490 )
		(33686018 )
		(33686275 )
		(50529026 )
		(770 )
		(515 )
		(771 )
	)
	(_model . S8 1 -1
	)
)
I 000043 55 1349          1369844660735 S7
(_unit VHDL (s7 0 4 (s7 0 11 ))
	(_version v98)
	(_time 1369844660736 2013.05.29 19:24:20)
	(_source (\./src/round_function/s_boxes/s7.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 20237721277677332274337f762723232727232327)
	(_entity
		(_time 1369844660688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal SI ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal SO ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(33686274 )
		(50528771 )
		(33751554 )
		(33751811 )
		(50529027 )
		(33686018 )
		(33686019 )
		(50463491 )
		(50528770 )
		(33686275 )
		(50463235 )
		(50529026 )
		(50463490 )
		(33751555 )
		(33751810 )
		(50463234 )
		(770 )
		(515 )
		(771 )
	)
	(_model . S7 1 -1
	)
)
I 000043 55 1349          1369844662797 S6
(_unit VHDL (s6 0 4 (s6 0 11 ))
	(_version v98)
	(_time 1369844662798 2013.05.29 19:24:22)
	(_source (\./src/round_function/s_boxes/s6.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2e2c282f7d78793d2d7a3d7179292d2d28292d2d28)
	(_entity
		(_time 1369844662766)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal SI ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal SO ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(33686275 )
		(50463234 )
		(33751555 )
		(50529027 )
		(50463235 )
		(33751554 )
		(33751810 )
		(33686019 )
		(33686018 )
		(50463491 )
		(50528770 )
		(33686274 )
		(33751811 )
		(50529026 )
		(50463490 )
		(50528771 )
		(770 )
		(515 )
		(771 )
	)
	(_model . S6 1 -1
	)
)
I 000043 55 1349          1369844667378 S5
(_unit VHDL (s5 0 4 (s5 0 11 ))
	(_version v98)
	(_time 1369844667379 2013.05.29 19:24:27)
	(_source (\./src/round_function/s_boxes/s5.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f1f0f4a4f5a7a6e2f1a5e2aea5f6f2f2f4f6f2f2f4)
	(_entity
		(_time 1369844667376)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal SI ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal SO ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(33751554 )
		(33686275 )
		(33686274 )
		(50463234 )
		(50529026 )
		(33751555 )
		(50528771 )
		(33751810 )
		(33686019 )
		(50463490 )
		(50528770 )
		(50529027 )
		(50463491 )
		(33686018 )
		(33751811 )
		(50463235 )
		(770 )
		(515 )
		(771 )
	)
	(_model . S5 1 -1
	)
)
I 000043 55 1349          1369844671328 S4
(_unit VHDL (s4 0 4 (s4 0 11 ))
	(_version v98)
	(_time 1369844671329 2013.05.29 19:24:31)
	(_source (\./src/round_function/s_boxes/s4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 62626767643435716336713d376561616665616166)
	(_entity
		(_time 1369844671313)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal SI ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal SO ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(50529026 )
		(50463491 )
		(33751811 )
		(50528770 )
		(33686018 )
		(33751810 )
		(50463235 )
		(33751555 )
		(50463234 )
		(33751554 )
		(33686019 )
		(50463490 )
		(50528771 )
		(33686275 )
		(33686274 )
		(50529027 )
		(770 )
		(515 )
		(771 )
	)
	(_model . S4 1 -1
	)
)
I 000043 55 1349          1369844675922 S3
(_unit VHDL (s3 0 4 (s3 0 11 ))
	(_version v98)
	(_time 1369844675923 2013.05.29 19:24:35)
	(_source (\./src/round_function/s_boxes/s3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 545b5f52530203475200470b065357575753575757)
	(_entity
		(_time 1369844675907)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal SI ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal SO ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(33751555 )
		(33686018 )
		(50463235 )
		(33751811 )
		(33751810 )
		(50528770 )
		(50529027 )
		(50463490 )
		(50463234 )
		(50463491 )
		(33686275 )
		(50529026 )
		(50528771 )
		(33686274 )
		(33751554 )
		(33686019 )
		(770 )
		(515 )
		(771 )
	)
	(_model . S3 1 -1
	)
)
I 000043 55 1349          1369844680518 S2
(_unit VHDL (s2 0 4 (s2 0 11 ))
	(_version v98)
	(_time 1369844680519 2013.05.29 19:24:40)
	(_source (\./src/round_function/s_boxes/s2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 464814414210115541125519154145454441454544)
	(_entity
		(_time 1369844680516)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal SI ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal SO ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(50529027 )
		(50463234 )
		(33686019 )
		(33751811 )
		(33751810 )
		(50528771 )
		(50528770 )
		(33686274 )
		(50463235 )
		(50529026 )
		(33751554 )
		(50463491 )
		(33686275 )
		(33686018 )
		(50463490 )
		(33751555 )
		(770 )
		(515 )
		(771 )
	)
	(_model . S2 1 -1
	)
)
I 000043 55 1354          1369844685094 S1
(_unit VHDL (s1 0 28 (s1 0 37 ))
	(_version v98)
	(_time 1369844685095 2013.05.29 19:24:45)
	(_source (\./src/round_function/s_boxes/s1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 287e7829217e7f3b2c7c3b77782f2b2b292f2b2b29)
	(_entity
		(_time 1369844685079)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal SI ~STD_LOGIC_VECTOR{5~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal SO ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_out ))))
		(_process
			(line__39(_architecture 0 0 39 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(33751811 )
		(33686274 )
		(50463491 )
		(50463234 )
		(33751554 )
		(50529027 )
		(50528771 )
		(33686019 )
		(50528770 )
		(33751555 )
		(33751810 )
		(33686275 )
		(50463490 )
		(50463235 )
		(33686018 )
		(50529026 )
		(770 )
		(515 )
		(771 )
	)
	(_model . S1 1 -1
	)
)
I 000042 55 1529          1369844689315 P
(_unit VHDL (p 0 28 (p 0 37 ))
	(_version v98)
	(_time 1369844689316 2013.05.29 19:24:49)
	(_source (\./src/round_function/p.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b2e7e1e7b0e4e6a5b3b1a2e9e3b5b2b5b2b5b2b5b2)
	(_entity
		(_time 1369844689313)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal PI ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal PO ~STD_LOGIC_VECTOR{31~downto~0}~122 0 31 (_entity (_out ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((PO)(PI(24))(PI(3))(PI(10))(PI(21))(PI(5))(PI(29))(PI(12))(PI(18))(PI(8))(PI(2))(PI(26))(PI(31))(PI(13))(PI(23))(PI(7))(PI(1))(PI(9))(PI(30))(PI(17))(PI(4))(PI(25))(PI(22))(PI(14))(PI(0))(PI(16))(PI(27))(PI(11))(PI(28))(PI(20))(PI(19))(PI(6))(PI(15))))(_target(1))(_sensitivity(0(15))(0(6))(0(19))(0(20))(0(28))(0(11))(0(27))(0(16))(0(0))(0(14))(0(22))(0(25))(0(4))(0(17))(0(30))(0(9))(0(1))(0(7))(0(23))(0(13))(0(31))(0(26))(0(2))(0(8))(0(18))(0(12))(0(29))(0(5))(0(21))(0(10))(0(3))(0(24))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . P 1 -1
	)
)
I 000047 55 1305          1369844694096 EXPAND
(_unit VHDL (expand 0 28 (expand 0 35 ))
	(_version v98)
	(_time 1369844694097 2013.05.29 19:24:54)
	(_source (\./src/round_function/expand.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 50050352580604465102150a055655575857505651)
	(_entity
		(_time 1369844694094)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal EI ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_port (_internal EO ~STD_LOGIC_VECTOR{47~downto~0}~12 0 31 (_entity (_out ))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_alias((EO)(EI(0))(EI(d_31_27))(EI(d_28_23))(EI(d_24_19))(EI(d_20_15))(EI(d_16_11))(EI(d_12_7))(EI(d_8_3))(EI(d_4_0))(EI(31))))(_target(1))(_sensitivity(0(31))(0(d_4_0))(0(d_8_3))(0(d_12_7))(0(d_16_11))(0(d_20_15))(0(d_24_19))(0(d_28_23))(0(d_31_27))(0(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . EXPAND 1 -1
	)
)
I 000046 55 1766          1369844697237 XOR48
(_unit VHDL (xor48 0 6 (xor48 0 16 ))
	(_version v98)
	(_time 1369844697238 2013.05.29 19:24:57)
	(_source (\./src/round_function/xor48.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 94c7ce9bc6c2c28791918ccfcd92c293969790979c)
	(_entity
		(_time 1369844697235)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{47~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_port (_internal I2 ~STD_LOGIC_VECTOR{47~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_port (_internal XR ~STD_LOGIC_VECTOR{47~downto~0}~124 0 10 (_entity (_out ))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 19 (_process 0 )))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_part (2(0))(2(1))(2(2))(2(3))(2(4))(2(5))(2(6))(2(7))(2(8))(2(9))(2(10))(2(11))(2(12))(2(13))(2(14))(2(15))(2(16))(2(17))(2(18))(2(19))(2(20))(2(21))(2(22))(2(23))(2(24))(2(25))(2(26))(2(27))(2(28))(2(29))(2(30))(2(31))(2(32))(2(33))(2(34))(2(35))(2(36))(2(37))(2(38))(2(39))(2(40))(2(41))(2(42))(2(43))(2(44))(2(45))(2(46))(2(47))
	)
	(_model . XOR48 1 -1
	)
)
I 000042 55 10970         1369844701829 F
(_unit VHDL (f 0 28 (f 0 36 ))
	(_version v98)
	(_time 1369844701830 2013.05.29 19:25:01)
	(_source (\./compile/f.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 86d5d48886d1d4908081808390dcd18080808080808080)
	(_entity
		(_time 1369844701813)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(EXPAND
			(_object
				(_port (_internal EI ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal EO ~STD_LOGIC_VECTOR{47~downto~0}~13 0 43 (_entity (_out ))))
			)
		)
		(S8
			(_object
				(_port (_internal SI ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 96 (_entity (_in ))))
				(_port (_internal SO ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 97 (_entity (_out ))))
			)
		)
		(P
			(_object
				(_port (_internal PI ~STD_LOGIC_VECTOR{31~downto~0}~132 0 48 (_entity (_in ))))
				(_port (_internal PO ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49 (_entity (_out ))))
			)
		)
		(XOR48
			(_object
				(_port (_internal I1 ~STD_LOGIC_VECTOR{47~downto~0}~1334 0 102 (_entity (_in ))))
				(_port (_internal I2 ~STD_LOGIC_VECTOR{47~downto~0}~1336 0 103 (_entity (_in ))))
				(_port (_internal XR ~STD_LOGIC_VECTOR{47~downto~0}~1338 0 104 (_entity (_out ))))
			)
		)
		(S1
			(_object
				(_port (_internal SI ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_entity (_in ))))
				(_port (_internal SO ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_entity (_out ))))
			)
		)
		(S2
			(_object
				(_port (_internal SI ~STD_LOGIC_VECTOR{5~downto~0}~136 0 60 (_entity (_in ))))
				(_port (_internal SO ~STD_LOGIC_VECTOR{3~downto~0}~138 0 61 (_entity (_out ))))
			)
		)
		(S3
			(_object
				(_port (_internal SI ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 66 (_entity (_in ))))
				(_port (_internal SO ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 67 (_entity (_out ))))
			)
		)
		(S4
			(_object
				(_port (_internal SI ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 72 (_entity (_in ))))
				(_port (_internal SO ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 73 (_entity (_out ))))
			)
		)
		(S5
			(_object
				(_port (_internal SI ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 78 (_entity (_in ))))
				(_port (_internal SO ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 79 (_entity (_out ))))
			)
		)
		(S6
			(_object
				(_port (_internal SI ~STD_LOGIC_VECTOR{5~downto~0}~1322 0 84 (_entity (_in ))))
				(_port (_internal SO ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 85 (_entity (_out ))))
			)
		)
		(S7
			(_object
				(_port (_internal SI ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 90 (_entity (_in ))))
				(_port (_internal SO ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 91 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 117 (_component EXPAND )
		(_port
			((EI)(DR))
			((EO)(BUS37))
		)
		(_use (_entity . EXPAND)
		)
	)
	(_instantiation U10 0 123 (_component S8 )
		(_port
			((SI(5))(XR(5)))
			((SI(4))(XR(4)))
			((SI(3))(XR(3)))
			((SI(2))(XR(2)))
			((SI(1))(XR(1)))
			((SI(0))(XR(0)))
			((SO(3))(XR(3)))
			((SO(2))(XR(2)))
			((SO(1))(XR(1)))
			((SO(0))(XR(0)))
		)
		(_use (_entity . S8)
			(_port
				((SI)(SI))
				((SO)(SO))
			)
		)
	)
	(_instantiation U11 0 137 (_component P )
		(_port
			((PI(31))(XR(31)))
			((PI(30))(XR(30)))
			((PI(29))(XR(29)))
			((PI(28))(XR(28)))
			((PI(27))(XR(27)))
			((PI(26))(XR(26)))
			((PI(25))(XR(25)))
			((PI(24))(XR(24)))
			((PI(23))(XR(23)))
			((PI(22))(XR(22)))
			((PI(21))(XR(21)))
			((PI(20))(XR(20)))
			((PI(19))(XR(19)))
			((PI(18))(XR(18)))
			((PI(17))(XR(17)))
			((PI(16))(XR(16)))
			((PI(15))(XR(15)))
			((PI(14))(XR(14)))
			((PI(13))(XR(13)))
			((PI(12))(XR(12)))
			((PI(11))(XR(11)))
			((PI(10))(XR(10)))
			((PI(9))(XR(9)))
			((PI(8))(XR(8)))
			((PI(7))(XR(7)))
			((PI(6))(XR(6)))
			((PI(5))(XR(5)))
			((PI(4))(XR(4)))
			((PI(3))(XR(3)))
			((PI(2))(XR(2)))
			((PI(1))(XR(1)))
			((PI(0))(XR(0)))
			((PO)(FO))
		)
		(_use (_entity . P)
			(_port
				((PI)(PI))
				((PO)(PO))
			)
		)
	)
	(_instantiation U2 0 174 (_component XOR48 )
		(_port
			((I1)(BUS37))
			((I2)(Key))
			((XR)(XR))
		)
		(_use (_entity . XOR48)
		)
	)
	(_instantiation U3 0 181 (_component S1 )
		(_port
			((SI(5))(XR(47)))
			((SI(4))(XR(46)))
			((SI(3))(XR(45)))
			((SI(2))(XR(44)))
			((SI(1))(XR(43)))
			((SI(0))(XR(42)))
			((SO(3))(XR(31)))
			((SO(2))(XR(30)))
			((SO(1))(XR(29)))
			((SO(0))(XR(28)))
		)
		(_use (_entity . S1)
			(_port
				((SI)(SI))
				((SO)(SO))
			)
		)
	)
	(_instantiation U4 0 195 (_component S2 )
		(_port
			((SI(5))(XR(41)))
			((SI(4))(XR(40)))
			((SI(3))(XR(39)))
			((SI(2))(XR(38)))
			((SI(1))(XR(37)))
			((SI(0))(XR(36)))
			((SO(3))(XR(27)))
			((SO(2))(XR(26)))
			((SO(1))(XR(25)))
			((SO(0))(XR(24)))
		)
		(_use (_entity . S2)
			(_port
				((SI)(SI))
				((SO)(SO))
			)
		)
	)
	(_instantiation U5 0 209 (_component S3 )
		(_port
			((SI(5))(XR(35)))
			((SI(4))(XR(34)))
			((SI(3))(XR(33)))
			((SI(2))(XR(32)))
			((SI(1))(XR(31)))
			((SI(0))(XR(30)))
			((SO(3))(XR(23)))
			((SO(2))(XR(22)))
			((SO(1))(XR(21)))
			((SO(0))(XR(20)))
		)
		(_use (_entity . S3)
			(_port
				((SI)(SI))
				((SO)(SO))
			)
		)
	)
	(_instantiation U6 0 223 (_component S4 )
		(_port
			((SI(5))(XR(29)))
			((SI(4))(XR(28)))
			((SI(3))(XR(27)))
			((SI(2))(XR(26)))
			((SI(1))(XR(25)))
			((SI(0))(XR(24)))
			((SO(3))(XR(19)))
			((SO(2))(XR(18)))
			((SO(1))(XR(17)))
			((SO(0))(XR(16)))
		)
		(_use (_entity . S4)
			(_port
				((SI)(SI))
				((SO)(SO))
			)
		)
	)
	(_instantiation U7 0 237 (_component S5 )
		(_port
			((SI(5))(XR(23)))
			((SI(4))(XR(22)))
			((SI(3))(XR(21)))
			((SI(2))(XR(20)))
			((SI(1))(XR(19)))
			((SI(0))(XR(18)))
			((SO(3))(XR(15)))
			((SO(2))(XR(14)))
			((SO(1))(XR(13)))
			((SO(0))(XR(12)))
		)
		(_use (_entity . S5)
			(_port
				((SI)(SI))
				((SO)(SO))
			)
		)
	)
	(_instantiation U8 0 251 (_component S6 )
		(_port
			((SI(5))(XR(17)))
			((SI(4))(XR(16)))
			((SI(3))(XR(15)))
			((SI(2))(XR(14)))
			((SI(1))(XR(13)))
			((SI(0))(XR(12)))
			((SO(3))(XR(11)))
			((SO(2))(XR(10)))
			((SO(1))(XR(9)))
			((SO(0))(XR(8)))
		)
		(_use (_entity . S6)
			(_port
				((SI)(SI))
				((SO)(SO))
			)
		)
	)
	(_instantiation U9 0 265 (_component S7 )
		(_port
			((SI(5))(XR(11)))
			((SI(4))(XR(10)))
			((SI(3))(XR(9)))
			((SI(2))(XR(8)))
			((SI(1))(XR(7)))
			((SI(0))(XR(6)))
			((SO(3))(XR(7)))
			((SO(2))(XR(6)))
			((SO(1))(XR(5)))
			((SO(0))(XR(4)))
		)
		(_use (_entity . S7)
			(_port
				((SI)(SI))
				((SO)(SO))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal DR ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_port (_internal Key ~STD_LOGIC_VECTOR{47~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal FO ~STD_LOGIC_VECTOR{31~downto~0}~122 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~136 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1322 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1334 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1336 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1338 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1340 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal BUS37 ~STD_LOGIC_VECTOR{47~downto~0}~1340 0 110 (_architecture (_uni ))))
		(_signal (_internal XR ~STD_LOGIC_VECTOR{47~downto~0}~1340 0 111 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000043 55 1558          1369844703049 LS
(_unit VHDL (ls 0 4 (ls 0 14 ))
	(_version v98)
	(_time 1369844703050 2013.05.29 19:25:03)
	(_source (\./src/key_generator/ls.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4919184a431e4e5e4b190a121b4f1a4e4a4f1a4e4a)
	(_entity
		(_time 1369844703047)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal SHS ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal SHE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal LI ~STD_LOGIC_VECTOR{27~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal LO ~STD_LOGIC_VECTOR{27~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal TEMP ~STD_LOGIC_VECTOR{27~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_target(4)(5))(_sensitivity(2)(0)(1)(3)(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . LS 1 -1
	)
)
I 000044 55 2261          1369844706862 PC1
(_unit VHDL (pc1 0 4 (pc1 0 12 ))
	(_version v98)
	(_time 1369844706863 2013.05.29 19:25:06)
	(_source (\./src/key_generator/pc1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2d2a2c297a7f783a2c2a3e727d2a2d2b2e2e2c2a2d)
	(_entity
		(_time 1369844706860)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal PCI ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal CO ~STD_LOGIC_VECTOR{27~downto~0}~12 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal DO ~STD_LOGIC_VECTOR{27~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_assignment (_simple)(_alias((CO)(PCI(35))(PCI(43))(PCI(51))(PCI(59))(PCI(2))(PCI(10))(PCI(18))(PCI(26))(PCI(34))(PCI(42))(PCI(50))(PCI(58))(PCI(1))(PCI(9))(PCI(17))(PCI(25))(PCI(33))(PCI(41))(PCI(49))(PCI(57))(PCI(0))(PCI(8))(PCI(16))(PCI(24))(PCI(32))(PCI(40))(PCI(48))(PCI(56))))(_target(1))(_sensitivity(0(56))(0(48))(0(40))(0(32))(0(24))(0(16))(0(8))(0(0))(0(57))(0(49))(0(41))(0(33))(0(25))(0(17))(0(9))(0(1))(0(58))(0(50))(0(42))(0(34))(0(26))(0(18))(0(10))(0(2))(0(59))(0(51))(0(43))(0(35))))))
			(line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((DO)(PCI(3))(PCI(11))(PCI(19))(PCI(27))(PCI(4))(PCI(12))(PCI(20))(PCI(28))(PCI(36))(PCI(44))(PCI(52))(PCI(60))(PCI(5))(PCI(13))(PCI(21))(PCI(29))(PCI(37))(PCI(45))(PCI(53))(PCI(61))(PCI(6))(PCI(14))(PCI(22))(PCI(30))(PCI(38))(PCI(46))(PCI(54))(PCI(62))))(_target(2))(_sensitivity(0(62))(0(54))(0(46))(0(38))(0(30))(0(22))(0(14))(0(6))(0(61))(0(53))(0(45))(0(37))(0(29))(0(21))(0(13))(0(5))(0(60))(0(52))(0(44))(0(36))(0(28))(0(20))(0(12))(0(4))(0(27))(0(19))(0(11))(0(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . PC1 2 -1
	)
)
I 000049 55 2304          1369844710797 PC2_arch
(_unit VHDL (pc2 0 4 (pc2_arch 0 12 ))
	(_version v98)
	(_time 1369844710798 2013.05.29 19:25:10)
	(_source (\./src/key_generator/pc2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8f898f81daddd9988e8a9cd0dc888f898c8c8d888f)
	(_entity
		(_time 1369844710766)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_port (_internal PC2 ~STD_LOGIC_VECTOR{47~downto~0}~12 0 6 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{27~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{27~downto~0}~122 0 8 (_entity (_in ))))
		(_process
			(line__15(_architecture 0 0 15 (_assignment (_simple)(_alias((PC2(d_47_36))(C(3))(C(0))(C(7))(C(21))(C(13))(C(17))(C(24))(C(5))(C(27))(C(10))(C(20))(C(15))))(_target(0(d_47_36)))(_sensitivity(1(15))(1(20))(1(10))(1(27))(1(5))(1(24))(1(17))(1(13))(1(21))(1(7))(1(0))(1(3))))))
			(line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((PC2(d_35_24))(C(19))(C(4))(C(16))(C(22))(C(11))(C(1))(C(26))(C(18))(C(8))(C(2))(C(23))(C(12))))(_target(0(d_35_24)))(_sensitivity(1(12))(1(23))(1(2))(1(8))(1(18))(1(26))(1(1))(1(11))(1(22))(1(16))(1(4))(1(19))))))
			(line__17(_architecture 2 0 17 (_assignment (_simple)(_alias((PC2(d_23_12))(D(1))(D(12))(D(19))(D(26))(D(6))(D(15))(D(7))(D(25))(D(3))(D(11))(D(18))(D(22))))(_target(0(d_23_12)))(_sensitivity(2(22))(2(18))(2(11))(2(3))(2(25))(2(7))(2(15))(2(6))(2(26))(2(19))(2(12))(2(1))))))
			(line__18(_architecture 3 0 18 (_assignment (_simple)(_alias((PC2(d_11_0))(D(9))(D(20))(D(5))(D(14))(D(27))(D(2))(D(4))(D(0))(D(23))(D(10))(D(16))(D(13))))(_target(0(d_11_0)))(_sensitivity(2(13))(2(16))(2(10))(2(23))(2(0))(2(4))(2(2))(2(27))(2(14))(2(5))(2(20))(2(9))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . PC2_arch 4 -1
	)
)
I 000047 55 4891          1369844714643 KeyGen
(_unit VHDL (keygen 0 28 (keygen 0 38 ))
	(_version v98)
	(_time 1369844714656 2013.05.29 19:25:14)
	(_source (\./compile/keygen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a2a5a6f5a5f4ffb4a0adb7f8a6a4f0a4a7a5aba4a5)
	(_entity
		(_time 1369844714641)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(PC1
			(_object
				(_port (_internal PCI ~STD_LOGIC_VECTOR{63~downto~0}~13 0 53 (_entity (_in ))))
				(_port (_internal CO ~STD_LOGIC_VECTOR{27~downto~0}~134 0 54 (_entity (_out ))))
				(_port (_internal DO ~STD_LOGIC_VECTOR{27~downto~0}~136 0 55 (_entity (_out ))))
			)
		)
		(LS
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal LI ~STD_LOGIC_VECTOR{27~downto~0}~13 0 45 (_entity (_in ))))
				(_port (_internal SHE ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal SHS ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal LO ~STD_LOGIC_VECTOR{27~downto~0}~132 0 48 (_entity (_out ))))
			)
		)
		(PC2
			(_object
				(_port (_internal C ~STD_LOGIC_VECTOR{27~downto~0}~138 0 60 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{27~downto~0}~1310 0 61 (_entity (_in ))))
				(_port (_internal PC2 ~STD_LOGIC_VECTOR{47~downto~0}~13 0 62 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 77 (_component PC1 )
		(_port
			((PCI)(KIN))
			((CO)(BUS74))
			((DO)(BUS76))
		)
		(_use (_entity . PC1)
		)
	)
	(_instantiation U2 0 84 (_component LS )
		(_port
			((CLK)(CLK))
			((LI)(BUS74))
			((SHE)(SHE))
			((SHS)(SHS))
			((LO)(BUS80))
		)
		(_use (_entity . LS)
			(_port
				((SHS)(SHS))
				((SHE)(SHE))
				((CLK)(CLK))
				((LI)(LI))
				((LO)(LO))
			)
		)
	)
	(_instantiation U3 0 93 (_component LS )
		(_port
			((CLK)(CLK))
			((LI)(BUS76))
			((SHE)(SHE))
			((SHS)(SHS))
			((LO)(BUS82))
		)
		(_use (_entity . LS)
			(_port
				((SHS)(SHS))
				((SHE)(SHE))
				((CLK)(CLK))
				((LI)(LI))
				((LO)(LO))
			)
		)
	)
	(_instantiation U5 0 102 (_component PC2 )
		(_port
			((C)(BUS80))
			((D)(BUS82))
			((PC2)(RK))
		)
		(_use (_entity . PC2)
			(_port
				((PC2)(PC2))
				((C)(C))
				((D)(D))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal SHE ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal SHS ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal KIN ~STD_LOGIC_VECTOR{63~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_port (_internal RK ~STD_LOGIC_VECTOR{47~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~134 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~136 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~138 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1310 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1312 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal BUS74 ~STD_LOGIC_VECTOR{27~downto~0}~1312 0 68 (_architecture (_uni ))))
		(_signal (_internal BUS76 ~STD_LOGIC_VECTOR{27~downto~0}~1312 0 69 (_architecture (_uni ))))
		(_signal (_internal BUS80 ~STD_LOGIC_VECTOR{27~downto~0}~1312 0 70 (_architecture (_uni ))))
		(_signal (_internal BUS82 ~STD_LOGIC_VECTOR{27~downto~0}~1312 0 71 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000046 55 1529          1369844715815 DMX32
(_unit VHDL (dmx32 0 28 (dmx32 0 39 ))
	(_version v98)
	(_time 1369844715816 2013.05.29 19:25:15)
	(_source (\./src/dmx32.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2723272374717b34252c357d722173202f24242425)
	(_entity
		(_time 1369844715813)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal DI ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal AO ~STD_LOGIC_VECTOR{31~downto~0}~122 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal BO ~STD_LOGIC_VECTOR{31~downto~0}~124 0 33 (_entity (_out ))))
		(_process
			(line__41(_architecture 0 0 41 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 )
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 )
	)
	(_model . DMX32 1 -1
	)
)
I 000046 55 1357          1369844719815 MUX32
(_unit VHDL (mux32 0 28 (mux32 0 39 ))
	(_version v98)
	(_time 1369844719816 2013.05.29 19:25:19)
	(_source (\./src/mux32.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c7c29093c5919bd4c5c5d59dc2c0c2c0cfc4c4c4c5)
	(_entity
		(_time 1369844719813)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{31~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M ~STD_LOGIC_VECTOR{31~downto~0}~124 0 33 (_entity (_out ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . MUX32 1 -1
	)
)
I 000043 55 2369          1369844724862 IP
(_unit VHDL (ip 0 4 (ip 0 12 ))
	(_version v98)
	(_time 1369844724863 2013.05.29 19:25:24)
	(_source (\./src/ip.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7d7f737d292a206a7c7a64262c7b747a7d7b747a7d)
	(_entity
		(_time 1369844724860)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal DL ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal DR ~STD_LOGIC_VECTOR{31~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_assignment (_simple)(_alias((DL)(DIN(6))(DIN(14))(DIN(22))(DIN(30))(DIN(38))(DIN(46))(DIN(54))(DIN(62))(DIN(4))(DIN(12))(DIN(20))(DIN(28))(DIN(36))(DIN(44))(DIN(52))(DIN(60))(DIN(2))(DIN(10))(DIN(18))(DIN(26))(DIN(34))(DIN(42))(DIN(50))(DIN(58))(DIN(0))(DIN(8))(DIN(16))(DIN(24))(DIN(32))(DIN(40))(DIN(48))(DIN(56))))(_target(1))(_sensitivity(0(56))(0(48))(0(40))(0(32))(0(24))(0(16))(0(8))(0(0))(0(58))(0(50))(0(42))(0(34))(0(26))(0(18))(0(10))(0(2))(0(60))(0(52))(0(44))(0(36))(0(28))(0(20))(0(12))(0(4))(0(62))(0(54))(0(46))(0(38))(0(30))(0(22))(0(14))(0(6))))))
			(line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((DR)(DIN(7))(DIN(15))(DIN(23))(DIN(31))(DIN(39))(DIN(47))(DIN(55))(DIN(63))(DIN(5))(DIN(13))(DIN(21))(DIN(29))(DIN(37))(DIN(45))(DIN(53))(DIN(61))(DIN(3))(DIN(11))(DIN(19))(DIN(27))(DIN(35))(DIN(43))(DIN(51))(DIN(59))(DIN(1))(DIN(9))(DIN(17))(DIN(25))(DIN(33))(DIN(41))(DIN(49))(DIN(57))))(_target(2))(_sensitivity(0(57))(0(49))(0(41))(0(33))(0(25))(0(17))(0(9))(0(1))(0(59))(0(51))(0(43))(0(35))(0(27))(0(19))(0(11))(0(3))(0(61))(0(53))(0(45))(0(37))(0(29))(0(21))(0(13))(0(5))(0(63))(0(55))(0(47))(0(39))(0(31))(0(23))(0(15))(0(7))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . IP 2 -1
	)
)
I 000052 55 2591          1369844729878 IP_INV_arch
(_unit VHDL (ip_inv 0 4 (ip_inv_arch 0 12 ))
	(_version v98)
	(_time 1369844729879 2013.05.29 19:25:29)
	(_source (\./src/ip_inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 15164e13104117031d17504e42131c12151043131c)
	(_entity
		(_time 1369844729876)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal DL ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal DR ~STD_LOGIC_VECTOR{31~downto~0}~122 0 8 (_entity (_in ))))
		(_process
			(line__15(_architecture 0 0 15 (_assignment (_simple)(_alias((DOUT(d_63_48))(DR(24))(DL(24))(DR(16))(DL(16))(DR(8))(DL(8))(DR(0))(DL(0))(DR(25))(DL(25))(DR(17))(DL(17))(DR(9))(DL(9))(DR(1))(DL(1))))(_target(0(d_63_48)))(_sensitivity(1(1))(1(9))(1(17))(1(25))(1(0))(1(8))(1(16))(1(24))(2(1))(2(9))(2(17))(2(25))(2(0))(2(8))(2(16))(2(24))))))
			(line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((DOUT(d_47_32))(DR(26))(DL(26))(DR(18))(DL(18))(DR(10))(DL(10))(DR(2))(DL(2))(DR(27))(DL(27))(DR(19))(DL(19))(DR(11))(DL(11))(DR(3))(DL(3))))(_target(0(d_47_32)))(_sensitivity(1(3))(1(11))(1(19))(1(27))(1(2))(1(10))(1(18))(1(26))(2(3))(2(11))(2(19))(2(27))(2(2))(2(10))(2(18))(2(26))))))
			(line__17(_architecture 2 0 17 (_assignment (_simple)(_alias((DOUT(d_31_16))(DR(28))(DL(28))(DR(20))(DL(20))(DR(12))(DL(12))(DR(4))(DL(4))(DR(29))(DL(29))(DR(21))(DL(21))(DR(13))(DL(13))(DR(5))(DL(5))))(_target(0(d_31_16)))(_sensitivity(1(5))(1(13))(1(21))(1(29))(1(4))(1(12))(1(20))(1(28))(2(5))(2(13))(2(21))(2(29))(2(4))(2(12))(2(20))(2(28))))))
			(line__18(_architecture 3 0 18 (_assignment (_simple)(_alias((DOUT(d_15_0))(DR(30))(DL(30))(DR(22))(DL(22))(DR(14))(DL(14))(DR(6))(DL(6))(DR(31))(DL(31))(DR(23))(DL(23))(DR(15))(DL(15))(DR(7))(DL(7))))(_target(0(d_15_0)))(_sensitivity(1(7))(1(15))(1(23))(1(31))(1(6))(1(14))(1(22))(1(30))(2(7))(2(15))(2(23))(2(31))(2(6))(2(14))(2(22))(2(30))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . IP_INV_arch 4 -1
	)
)
I 000046 55 1275          1369844734235 XOR32
(_unit VHDL (xor32 0 28 (xor32 0 38 ))
	(_version v98)
	(_time 1369844734236 2013.05.29 19:25:34)
	(_source (\./src/xor32.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1c1d471b194a4a0f1f4a0e47451a4a1b1e1f1f1f1e)
	(_entity
		(_time 1369844734219)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal I2 ~STD_LOGIC_VECTOR{31~downto~0}~122 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~124 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal XR ~STD_LOGIC_VECTOR{31~downto~0}~124 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . XOR32 1 -1
	)
)
I 000046 55 1162          1369844739266 REG32
(_unit VHDL (reg32 0 28 (reg32 0 38 ))
	(_version v98)
	(_time 1369844739267 2013.05.29 19:25:39)
	(_source (\./src/reg32.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c4c49091c59397d7c6c4d69f97c2c1c2c3c7c7c7c6)
	(_entity
		(_time 1369844739047)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal DI ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal DO ~STD_LOGIC_VECTOR{31~downto~0}~122 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_process (_target(2))(_sensitivity(0)(1))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . REG32 1 -1
	)
)
I 000059 55 2460          1369844743562 CipherControl_arch
(_unit VHDL (ciphercontrol 0 26 (ciphercontrol_arch 0 39 ))
	(_version v98)
	(_time 1369844743563 2013.05.29 19:25:43)
	(_source (\./compile/ciphercontrol.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8d828e83d0dbd99bd7d998d6de8b8e8bdb8bd88a89)
	(_entity
		(_time 1369844743547)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal DR ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal DTO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal FR ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal KCLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal SHE ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal SHS ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_signal (_internal CLKEN ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_type (_internal CipherState_type 0 45 (_enum1 x drd r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15 r16 (_to (i 0)(i 17)))))
		(_signal (_internal CipherState CipherState_type 0 50 (_architecture (_uni ))))
		(_process
			(line__57(_architecture 0 0 57 (_assignment (_simple)(_target(5))(_sensitivity(0)(9)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_target(6))(_sensitivity(0)(9)))))
			(CipherState_machine(_architecture 2 0 63 (_process (_target(9)(10))(_sensitivity(0)(2)(1)(10))(_dssslsensitivity 2))))
			(FR_assignment(_architecture 3 0 124 (_assignment (_simple)(_target(4))(_sensitivity(10)))))
			(DTO_assignment(_architecture 4 0 145 (_assignment (_simple)(_target(3))(_sensitivity(10)))))
			(SHE_assignment(_architecture 5 0 166 (_assignment (_simple)(_target(7))(_sensitivity(10)))))
			(SHS_assignment(_architecture 6 0 187 (_assignment (_simple)(_target(8))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . CipherControl_arch 7 -1
	)
)
I 000050 55 15090         1369844948594 DES_MAIN2
(_unit VHDL (des_main2 0 28 (des_main2 0 39 ))
	(_version v98)
	(_time 1369844948595 2013.05.29 19:29:08)
	(_source (\./compile/DES_MAIN.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 74207175752223612273237a652e2c7221777672707271)
	(_entity
		(_time 1369844948376)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(IP
			(_object
				(_port (_internal DIN ~STD_LOGIC_VECTOR{63~downto~0}~13 0 73 (_entity (_in ))))
				(_port (_internal DL ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 74 (_entity (_out ))))
				(_port (_internal DR ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 75 (_entity (_out ))))
			)
		)
		(IP_INV
			(_object
				(_port (_internal DL ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 80 (_entity (_in ))))
				(_port (_internal DR ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 81 (_entity (_in ))))
				(_port (_internal DOUT ~STD_LOGIC_VECTOR{63~downto~0}~1318 0 82 (_entity (_out ))))
			)
		)
		(CipherControl
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal DR ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal DTO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal FR ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal KCLK ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal SHE ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal SHS ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
		(F
			(_object
				(_port (_internal DR ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66 (_entity (_in ))))
				(_port (_internal Key ~STD_LOGIC_VECTOR{47~downto~0}~13 0 67 (_entity (_in ))))
				(_port (_internal FO ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68 (_entity (_out ))))
			)
		)
		(MUX32
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 96 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 97 (_entity (_in ))))
				(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 99 (_entity (_out ))))
			)
		)
		(XOR32
			(_object
				(_port (_internal I1 ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 111 (_entity (_in ))))
				(_port (_internal I2 ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 112 (_entity (_in ))))
				(_port (_internal XR ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 113 (_entity (_out ))))
			)
		)
		(KeyGen
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_port (_internal KIN ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 88 (_entity (_in ))))
				(_port (_internal SHE ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal SHS ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal RK ~STD_LOGIC_VECTOR{47~downto~0}~1322 0 91 (_entity (_out ))))
			)
		)
		(REG32
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal DI ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 105 (_entity (_in ))))
				(_port (_internal DO ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 106 (_entity (_out ))))
			)
		)
		(DMX32
			(_object
				(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI ~STD_LOGIC_VECTOR{31~downto~0}~13 0 59 (_entity (_in ))))
				(_port (_internal AO ~STD_LOGIC_VECTOR{31~downto~0}~132 0 60 (_entity (_out ))))
				(_port (_internal BO ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 143 (_component IP )
		(_port
			((DIN)(DataBlockIN))
			((DL)(BUS42))
			((DR)(BUS75))
		)
		(_use (_entity . IP)
		)
	)
	(_instantiation U10 0 150 (_component IP_INV )
		(_port
			((DL)(BUS87))
			((DR)(BUS83))
			((DOUT)(DataBlockOUT))
		)
		(_use (_entity . IP_INV)
			(_port
				((DOUT)(DOUT))
				((DL)(DL))
				((DR)(DR))
			)
		)
	)
	(_instantiation U11 0 157 (_component CipherControl )
		(_port
			((CLK)(CLK))
			((DR)(DR))
			((RST)(RST))
			((DTO)(NET135))
			((FR)(NET141))
			((KCLK)(KCLK))
			((RCLK)(RCLK))
			((SHE)(NET119))
			((SHS)(NET125))
		)
		(_use (_entity . CipherControl)
		)
	)
	(_instantiation U13 0 170 (_component F )
		(_port
			((DR(31))(BUS131(47)))
			((DR(30))(BUS131(46)))
			((DR(29))(BUS131(45)))
			((DR(28))(BUS131(44)))
			((DR(27))(BUS131(43)))
			((DR(26))(BUS131(42)))
			((DR(25))(BUS131(41)))
			((DR(24))(BUS131(40)))
			((DR(23))(BUS131(39)))
			((DR(22))(BUS131(38)))
			((DR(21))(BUS131(37)))
			((DR(20))(BUS131(36)))
			((DR(19))(BUS131(35)))
			((DR(18))(BUS131(34)))
			((DR(17))(BUS131(33)))
			((DR(16))(BUS131(32)))
			((DR(15))(BUS131(31)))
			((DR(14))(BUS131(30)))
			((DR(13))(BUS131(29)))
			((DR(12))(BUS131(28)))
			((DR(11))(BUS131(27)))
			((DR(10))(BUS131(26)))
			((DR(9))(BUS131(25)))
			((DR(8))(BUS131(24)))
			((DR(7))(BUS131(23)))
			((DR(6))(BUS131(22)))
			((DR(5))(BUS131(21)))
			((DR(4))(BUS131(20)))
			((DR(3))(BUS131(19)))
			((DR(2))(BUS131(18)))
			((DR(1))(BUS131(17)))
			((DR(0))(BUS131(16)))
			((Key)(BUS89))
			((FO)(BUS169))
		)
		(_use (_entity . F)
			(_port
				((DR)(DR))
				((Key)(Key))
				((FO)(FO))
			)
		)
	)
	(_instantiation U2 0 208 (_component MUX32 )
		(_port
			((A)(BUS42))
			((B(31))(BUS89(47)))
			((B(30))(BUS89(46)))
			((B(29))(BUS89(45)))
			((B(28))(BUS89(44)))
			((B(27))(BUS89(43)))
			((B(26))(BUS89(42)))
			((B(25))(BUS89(41)))
			((B(24))(BUS89(40)))
			((B(23))(BUS89(39)))
			((B(22))(BUS89(38)))
			((B(21))(BUS89(37)))
			((B(20))(BUS89(36)))
			((B(19))(BUS89(35)))
			((B(18))(BUS89(34)))
			((B(17))(BUS89(33)))
			((B(16))(BUS89(32)))
			((B(15))(BUS89(31)))
			((B(14))(BUS89(30)))
			((B(13))(BUS89(29)))
			((B(12))(BUS89(28)))
			((B(11))(BUS89(27)))
			((B(10))(BUS89(26)))
			((B(9))(BUS89(25)))
			((B(8))(BUS89(24)))
			((B(7))(BUS89(23)))
			((B(6))(BUS89(22)))
			((B(5))(BUS89(21)))
			((B(4))(BUS89(20)))
			((B(3))(BUS89(19)))
			((B(2))(BUS89(18)))
			((B(1))(BUS89(17)))
			((B(0))(BUS89(16)))
			((CS)(NET141))
			((M)(BUS81))
		)
		(_use (_entity . MUX32)
			(_port
				((CS)(CS))
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_instantiation U3 0 247 (_component MUX32 )
		(_port
			((A)(BUS75))
			((B)(BUS101))
			((CS)(NET141))
			((M)(BUS79))
		)
		(_use (_entity . MUX32)
			(_port
				((CS)(CS))
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_instantiation U4 0 255 (_component XOR32 )
		(_port
			((I1)(BUS97))
			((I2)(BUS169))
			((XR)(BUS101))
		)
		(_use (_entity . XOR32)
		)
	)
	(_instantiation U5 0 262 (_component KeyGen )
		(_port
			((CLK)(KCLK))
			((KIN)(KeyIN))
			((SHE)(NET119))
			((SHS)(NET125))
			((RK)(BUS131))
		)
		(_use (_entity . KeyGen)
			(_port
				((CLK)(CLK))
				((SHE)(SHE))
				((SHS)(SHS))
				((KIN)(KIN))
				((RK)(RK))
			)
		)
	)
	(_instantiation U6 0 271 (_component REG32 )
		(_port
			((CLK)(RCLK))
			((DI)(BUS81))
			((DO)(CurStateL))
		)
		(_use (_entity . REG32)
		)
	)
	(_instantiation U7 0 278 (_component REG32 )
		(_port
			((CLK)(RCLK))
			((DI)(BUS79))
			((DO)(CurStateR))
		)
		(_use (_entity . REG32)
		)
	)
	(_instantiation U8 0 285 (_component DMX32 )
		(_port
			((CS)(NET135))
			((DI)(CurStateR))
			((AO)(BUS83))
			((BO(31))(BUS89(47)))
			((BO(30))(BUS89(46)))
			((BO(29))(BUS89(45)))
			((BO(28))(BUS89(44)))
			((BO(27))(BUS89(43)))
			((BO(26))(BUS89(42)))
			((BO(25))(BUS89(41)))
			((BO(24))(BUS89(40)))
			((BO(23))(BUS89(39)))
			((BO(22))(BUS89(38)))
			((BO(21))(BUS89(37)))
			((BO(20))(BUS89(36)))
			((BO(19))(BUS89(35)))
			((BO(18))(BUS89(34)))
			((BO(17))(BUS89(33)))
			((BO(16))(BUS89(32)))
			((BO(15))(BUS89(31)))
			((BO(14))(BUS89(30)))
			((BO(13))(BUS89(29)))
			((BO(12))(BUS89(28)))
			((BO(11))(BUS89(27)))
			((BO(10))(BUS89(26)))
			((BO(9))(BUS89(25)))
			((BO(8))(BUS89(24)))
			((BO(7))(BUS89(23)))
			((BO(6))(BUS89(22)))
			((BO(5))(BUS89(21)))
			((BO(4))(BUS89(20)))
			((BO(3))(BUS89(19)))
			((BO(2))(BUS89(18)))
			((BO(1))(BUS89(17)))
			((BO(0))(BUS89(16)))
		)
		(_use (_entity . DMX32)
			(_port
				((CS)(CS))
				((DI)(DI))
				((AO)(AO))
				((BO)(BO))
			)
		)
	)
	(_instantiation U9 0 324 (_component DMX32 )
		(_port
			((CS)(NET135))
			((DI)(CurStateL))
			((AO)(BUS87))
			((BO)(BUS97))
		)
		(_use (_entity . DMX32)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal DR ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal DataBlockIN ~STD_LOGIC_VECTOR{63~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal KeyIN ~STD_LOGIC_VECTOR{63~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal DataBlockOUT ~STD_LOGIC_VECTOR{63~downto~0}~124 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1318 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1322 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal KCLK ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal NET119 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal NET125 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal NET135 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal NET141 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal BUS101 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 125 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1342 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal BUS131 ~STD_LOGIC_VECTOR{47~downto~0}~1342 0 126 (_architecture (_uni ))))
		(_signal (_internal BUS169 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 127 (_architecture (_uni ))))
		(_signal (_internal BUS42 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 128 (_architecture (_uni ))))
		(_signal (_internal BUS75 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 129 (_architecture (_uni ))))
		(_signal (_internal BUS79 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 130 (_architecture (_uni ))))
		(_signal (_internal BUS81 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 131 (_architecture (_uni ))))
		(_signal (_internal BUS83 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 132 (_architecture (_uni ))))
		(_signal (_internal BUS87 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 133 (_architecture (_uni ))))
		(_signal (_internal BUS89 ~STD_LOGIC_VECTOR{47~downto~0}~1342 0 134 (_architecture (_uni ))))
		(_signal (_internal BUS97 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 135 (_architecture (_uni ))))
		(_signal (_internal CurStateL ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 136 (_architecture (_uni ))))
		(_signal (_internal CurStateR ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 137 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000050 55 15090         1369844969204 DES_MAIN2
(_unit VHDL (des_main2 0 28 (des_main2 0 39 ))
	(_version v98)
	(_time 1369844969218 2013.05.29 19:29:29)
	(_source (\./compile/DES_MAIN.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 05030303055352105302520b145f5d0350060703010300)
	(_entity
		(_time 1369844948375)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(IP
			(_object
				(_port (_internal DIN ~STD_LOGIC_VECTOR{63~downto~0}~13 0 73 (_entity (_in ))))
				(_port (_internal DL ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 74 (_entity (_out ))))
				(_port (_internal DR ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 75 (_entity (_out ))))
			)
		)
		(IP_INV
			(_object
				(_port (_internal DL ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 80 (_entity (_in ))))
				(_port (_internal DR ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 81 (_entity (_in ))))
				(_port (_internal DOUT ~STD_LOGIC_VECTOR{63~downto~0}~1318 0 82 (_entity (_out ))))
			)
		)
		(CipherControl
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal DR ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal DTO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal FR ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal KCLK ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal SHE ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal SHS ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
		(F
			(_object
				(_port (_internal DR ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66 (_entity (_in ))))
				(_port (_internal Key ~STD_LOGIC_VECTOR{47~downto~0}~13 0 67 (_entity (_in ))))
				(_port (_internal FO ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68 (_entity (_out ))))
			)
		)
		(MUX32
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 96 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 97 (_entity (_in ))))
				(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 99 (_entity (_out ))))
			)
		)
		(XOR32
			(_object
				(_port (_internal I1 ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 111 (_entity (_in ))))
				(_port (_internal I2 ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 112 (_entity (_in ))))
				(_port (_internal XR ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 113 (_entity (_out ))))
			)
		)
		(KeyGen
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_port (_internal KIN ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 88 (_entity (_in ))))
				(_port (_internal SHE ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal SHS ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal RK ~STD_LOGIC_VECTOR{47~downto~0}~1322 0 91 (_entity (_out ))))
			)
		)
		(REG32
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal DI ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 105 (_entity (_in ))))
				(_port (_internal DO ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 106 (_entity (_out ))))
			)
		)
		(DMX32
			(_object
				(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI ~STD_LOGIC_VECTOR{31~downto~0}~13 0 59 (_entity (_in ))))
				(_port (_internal AO ~STD_LOGIC_VECTOR{31~downto~0}~132 0 60 (_entity (_out ))))
				(_port (_internal BO ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 143 (_component IP )
		(_port
			((DIN)(DataBlockIN))
			((DL)(BUS42))
			((DR)(BUS75))
		)
		(_use (_entity . IP)
		)
	)
	(_instantiation U10 0 150 (_component IP_INV )
		(_port
			((DL)(BUS87))
			((DR)(BUS83))
			((DOUT)(DataBlockOUT))
		)
		(_use (_entity . IP_INV)
			(_port
				((DOUT)(DOUT))
				((DL)(DL))
				((DR)(DR))
			)
		)
	)
	(_instantiation U11 0 157 (_component CipherControl )
		(_port
			((CLK)(CLK))
			((DR)(DR))
			((RST)(RST))
			((DTO)(NET135))
			((FR)(NET141))
			((KCLK)(KCLK))
			((RCLK)(RCLK))
			((SHE)(NET119))
			((SHS)(NET125))
		)
		(_use (_entity . CipherControl)
		)
	)
	(_instantiation U13 0 170 (_component F )
		(_port
			((DR(31))(BUS131(47)))
			((DR(30))(BUS131(46)))
			((DR(29))(BUS131(45)))
			((DR(28))(BUS131(44)))
			((DR(27))(BUS131(43)))
			((DR(26))(BUS131(42)))
			((DR(25))(BUS131(41)))
			((DR(24))(BUS131(40)))
			((DR(23))(BUS131(39)))
			((DR(22))(BUS131(38)))
			((DR(21))(BUS131(37)))
			((DR(20))(BUS131(36)))
			((DR(19))(BUS131(35)))
			((DR(18))(BUS131(34)))
			((DR(17))(BUS131(33)))
			((DR(16))(BUS131(32)))
			((DR(15))(BUS131(31)))
			((DR(14))(BUS131(30)))
			((DR(13))(BUS131(29)))
			((DR(12))(BUS131(28)))
			((DR(11))(BUS131(27)))
			((DR(10))(BUS131(26)))
			((DR(9))(BUS131(25)))
			((DR(8))(BUS131(24)))
			((DR(7))(BUS131(23)))
			((DR(6))(BUS131(22)))
			((DR(5))(BUS131(21)))
			((DR(4))(BUS131(20)))
			((DR(3))(BUS131(19)))
			((DR(2))(BUS131(18)))
			((DR(1))(BUS131(17)))
			((DR(0))(BUS131(16)))
			((Key)(BUS89))
			((FO)(BUS169))
		)
		(_use (_entity . F)
			(_port
				((DR)(DR))
				((Key)(Key))
				((FO)(FO))
			)
		)
	)
	(_instantiation U2 0 208 (_component MUX32 )
		(_port
			((A)(BUS42))
			((B(31))(BUS89(47)))
			((B(30))(BUS89(46)))
			((B(29))(BUS89(45)))
			((B(28))(BUS89(44)))
			((B(27))(BUS89(43)))
			((B(26))(BUS89(42)))
			((B(25))(BUS89(41)))
			((B(24))(BUS89(40)))
			((B(23))(BUS89(39)))
			((B(22))(BUS89(38)))
			((B(21))(BUS89(37)))
			((B(20))(BUS89(36)))
			((B(19))(BUS89(35)))
			((B(18))(BUS89(34)))
			((B(17))(BUS89(33)))
			((B(16))(BUS89(32)))
			((B(15))(BUS89(31)))
			((B(14))(BUS89(30)))
			((B(13))(BUS89(29)))
			((B(12))(BUS89(28)))
			((B(11))(BUS89(27)))
			((B(10))(BUS89(26)))
			((B(9))(BUS89(25)))
			((B(8))(BUS89(24)))
			((B(7))(BUS89(23)))
			((B(6))(BUS89(22)))
			((B(5))(BUS89(21)))
			((B(4))(BUS89(20)))
			((B(3))(BUS89(19)))
			((B(2))(BUS89(18)))
			((B(1))(BUS89(17)))
			((B(0))(BUS89(16)))
			((CS)(NET141))
			((M)(BUS81))
		)
		(_use (_entity . MUX32)
			(_port
				((CS)(CS))
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_instantiation U3 0 247 (_component MUX32 )
		(_port
			((A)(BUS75))
			((B)(BUS101))
			((CS)(NET141))
			((M)(BUS79))
		)
		(_use (_entity . MUX32)
			(_port
				((CS)(CS))
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_instantiation U4 0 255 (_component XOR32 )
		(_port
			((I1)(BUS97))
			((I2)(BUS169))
			((XR)(BUS101))
		)
		(_use (_entity . XOR32)
		)
	)
	(_instantiation U5 0 262 (_component KeyGen )
		(_port
			((CLK)(KCLK))
			((KIN)(KeyIN))
			((SHE)(NET119))
			((SHS)(NET125))
			((RK)(BUS131))
		)
		(_use (_entity . KeyGen)
			(_port
				((CLK)(CLK))
				((SHE)(SHE))
				((SHS)(SHS))
				((KIN)(KIN))
				((RK)(RK))
			)
		)
	)
	(_instantiation U6 0 271 (_component REG32 )
		(_port
			((CLK)(RCLK))
			((DI)(BUS81))
			((DO)(CurStateL))
		)
		(_use (_entity . REG32)
		)
	)
	(_instantiation U7 0 278 (_component REG32 )
		(_port
			((CLK)(RCLK))
			((DI)(BUS79))
			((DO)(CurStateR))
		)
		(_use (_entity . REG32)
		)
	)
	(_instantiation U8 0 285 (_component DMX32 )
		(_port
			((CS)(NET135))
			((DI)(CurStateR))
			((AO)(BUS83))
			((BO(31))(BUS89(47)))
			((BO(30))(BUS89(46)))
			((BO(29))(BUS89(45)))
			((BO(28))(BUS89(44)))
			((BO(27))(BUS89(43)))
			((BO(26))(BUS89(42)))
			((BO(25))(BUS89(41)))
			((BO(24))(BUS89(40)))
			((BO(23))(BUS89(39)))
			((BO(22))(BUS89(38)))
			((BO(21))(BUS89(37)))
			((BO(20))(BUS89(36)))
			((BO(19))(BUS89(35)))
			((BO(18))(BUS89(34)))
			((BO(17))(BUS89(33)))
			((BO(16))(BUS89(32)))
			((BO(15))(BUS89(31)))
			((BO(14))(BUS89(30)))
			((BO(13))(BUS89(29)))
			((BO(12))(BUS89(28)))
			((BO(11))(BUS89(27)))
			((BO(10))(BUS89(26)))
			((BO(9))(BUS89(25)))
			((BO(8))(BUS89(24)))
			((BO(7))(BUS89(23)))
			((BO(6))(BUS89(22)))
			((BO(5))(BUS89(21)))
			((BO(4))(BUS89(20)))
			((BO(3))(BUS89(19)))
			((BO(2))(BUS89(18)))
			((BO(1))(BUS89(17)))
			((BO(0))(BUS89(16)))
		)
		(_use (_entity . DMX32)
			(_port
				((CS)(CS))
				((DI)(DI))
				((AO)(AO))
				((BO)(BO))
			)
		)
	)
	(_instantiation U9 0 324 (_component DMX32 )
		(_port
			((CS)(NET135))
			((DI)(CurStateL))
			((AO)(BUS87))
			((BO)(BUS97))
		)
		(_use (_entity . DMX32)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal DR ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal DataBlockIN ~STD_LOGIC_VECTOR{63~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal KeyIN ~STD_LOGIC_VECTOR{63~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal DataBlockOUT ~STD_LOGIC_VECTOR{63~downto~0}~124 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1318 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1322 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal KCLK ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal NET119 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal NET125 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal NET135 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal NET141 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal BUS101 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 125 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1342 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal BUS131 ~STD_LOGIC_VECTOR{47~downto~0}~1342 0 126 (_architecture (_uni ))))
		(_signal (_internal BUS169 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 127 (_architecture (_uni ))))
		(_signal (_internal BUS42 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 128 (_architecture (_uni ))))
		(_signal (_internal BUS75 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 129 (_architecture (_uni ))))
		(_signal (_internal BUS79 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 130 (_architecture (_uni ))))
		(_signal (_internal BUS81 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 131 (_architecture (_uni ))))
		(_signal (_internal BUS83 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 132 (_architecture (_uni ))))
		(_signal (_internal BUS87 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 133 (_architecture (_uni ))))
		(_signal (_internal BUS89 ~STD_LOGIC_VECTOR{47~downto~0}~1342 0 134 (_architecture (_uni ))))
		(_signal (_internal BUS97 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 135 (_architecture (_uni ))))
		(_signal (_internal CurStateL ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 136 (_architecture (_uni ))))
		(_signal (_internal CurStateR ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 137 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000043 55 1558          1369845590284 LS
(_unit VHDL (ls 0 4 (ls 0 14 ))
	(_version v98)
	(_time 1369845590285 2013.05.29 19:39:50)
	(_source (\./src/key_generator/ls.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0b0a0b0c5a5c0c1c095b4850590d580c080d580c08)
	(_entity
		(_time 1369844703046)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal SHS ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal SHE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal LI ~STD_LOGIC_VECTOR{27~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal LO ~STD_LOGIC_VECTOR{27~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal TEMP ~STD_LOGIC_VECTOR{27~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_target(4)(5))(_sensitivity(2)(0)(1)(3)(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . LS 1 -1
	)
)
I 000043 55 1703          1369846531628 LS
(_unit VHDL (ls 0 4 (ls 0 14 ))
	(_version v98)
	(_time 1369846531629 2013.05.29 19:55:31)
	(_source (\./src/key_generator/ls.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2b79712e7a7c2c3c2a2f6870792d782c282d782c28)
	(_entity
		(_time 1369844703046)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal SHS ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal SHE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal LI ~STD_LOGIC_VECTOR{27~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal LO ~STD_LOGIC_VECTOR{27~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal TEMP ~STD_LOGIC_VECTOR{27~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_target(4)(5))(_sensitivity(2)(0)(1)(3)(5(d_27_2))(5(d_1_0))(5(d_27_1))(5(0)))(_dssslsensitivity 1))))
			(line__33(_architecture 1 0 33 (_assignment (_simple)(_alias((LO)(TEMP)))(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . LS 2 -1
	)
)
I 000043 55 1719          1369846657049 LS
(_unit VHDL (ls 0 4 (ls 0 14 ))
	(_version v98)
	(_time 1369846657050 2013.05.29 19:57:37)
	(_source (\./src/key_generator/ls.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 194c491f134e1e0e181d5a424b1f4a1e1a1f4a1e1a)
	(_entity
		(_time 1369844703046)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal SHS ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal SHE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal LI ~STD_LOGIC_VECTOR{27~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal LO ~STD_LOGIC_VECTOR{27~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal TEMP ~STD_LOGIC_VECTOR{27~downto~0}~13 0 15 (_architecture (_uni ((_others(i 2)))))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_target(4)(5))(_sensitivity(2)(0)(1)(3)(5(d_27_2))(5(d_1_0))(5(d_27_1))(5(0)))(_dssslsensitivity 1))))
			(line__33(_architecture 1 0 33 (_assignment (_simple)(_alias((LO)(TEMP)))(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . LS 2 -1
	)
)
I 000043 55 1555          1369846750753 LS
(_unit VHDL (ls 0 4 (ls 0 14 ))
	(_version v98)
	(_time 1369846750754 2013.05.29 19:59:10)
	(_source (\./src/key_generator/ls.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 20257225237727372125637b722673272326732723)
	(_entity
		(_time 1369844703046)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal SHS ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal SHE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal LI ~STD_LOGIC_VECTOR{27~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal LO ~STD_LOGIC_VECTOR{27~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_variable (_internal TEMP ~STD_LOGIC_VECTOR{27~downto~0}~13 0 18 (_process 0 ((_others(i 2))))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4))(_sensitivity(2))(_read(0)(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . LS 1 -1
	)
)
I 000043 55 1555          1369846917674 LS
(_unit VHDL (ls 0 4 (ls 0 14 ))
	(_version v98)
	(_time 1369846917675 2013.05.29 20:01:57)
	(_source (\./src/key_generator/ls.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2a7e2d2f787d2d3d2b2f6971782c792d292c792d29)
	(_entity
		(_time 1369844703046)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal SHS ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal SHE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal LI ~STD_LOGIC_VECTOR{27~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal LO ~STD_LOGIC_VECTOR{27~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_variable (_internal TEMP ~STD_LOGIC_VECTOR{27~downto~0}~13 0 18 (_process 0 ((_others(i 2))))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4))(_sensitivity(2))(_read(0)(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . LS 1 -1
	)
)
I 000043 55 1555          1369847049612 LS
(_unit VHDL (ls 0 4 (ls 0 14 ))
	(_version v98)
	(_time 1369847049613 2013.05.29 20:04:09)
	(_source (\./src/key_generator/ls.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8bded884dadc8c9c8a8ec8d0d98dd88c888dd88c88)
	(_entity
		(_time 1369844703046)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal SHS ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal SHE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal LI ~STD_LOGIC_VECTOR{27~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal LO ~STD_LOGIC_VECTOR{27~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_variable (_internal TEMP ~STD_LOGIC_VECTOR{27~downto~0}~13 0 18 (_process 0 ((_others(i 3))))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(4))(_sensitivity(2))(_read(0)(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . LS 1 -1
	)
)
I 000043 55 1641          1369891990263 LS
(_unit VHDL (ls 0 4 (ls 0 15 ))
	(_version v98)
	(_time 1369891990264 2013.05.30 08:33:10)
	(_source (\./src/Key_Generator/LS.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 81d5838e83d686968084c2dad387d2868287d28682)
	(_entity
		(_time 1369891990261)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal SHS ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal SHE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal LI ~STD_LOGIC_VECTOR{27~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal LO ~STD_LOGIC_VECTOR{27~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_variable (_internal TEMP ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19 (_process 0 ((_others(i 3))))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(3))(_read(0)(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . LS 1 -1
	)
)
I 000047 55 5485          1369892208361 KeyGen
(_unit VHDL (keygen 0 28 (keygen 0 39 ))
	(_version v98)
	(_time 1369892208362 2013.05.30 08:36:48)
	(_source (\./compile/KeyGen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7a7c7d7b2e2c276c7b7b6f207e7c287c7f7d737c7d)
	(_entity
		(_time 1369892208359)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(PC1
			(_object
				(_port (_internal PCI ~STD_LOGIC_VECTOR{63~downto~0}~13 0 55 (_entity (_in ))))
				(_port (_internal CO ~STD_LOGIC_VECTOR{27~downto~0}~134 0 56 (_entity (_out ))))
				(_port (_internal DO ~STD_LOGIC_VECTOR{27~downto~0}~136 0 57 (_entity (_out ))))
			)
		)
		(LS
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal LI ~STD_LOGIC_VECTOR{27~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal SHE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal SHS ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal LO ~STD_LOGIC_VECTOR{27~downto~0}~132 0 50 (_entity (_out ))))
			)
		)
		(PC2
			(_object
				(_port (_internal C ~STD_LOGIC_VECTOR{27~downto~0}~138 0 62 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{27~downto~0}~1310 0 63 (_entity (_in ))))
				(_port (_internal PC2 ~STD_LOGIC_VECTOR{47~downto~0}~13 0 64 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 85 (_component PC1 )
		(_port
			((PCI)(KIN))
			((CO)(BUS74))
			((DO)(BUS76))
		)
		(_use (_entity . PC1)
		)
	)
	(_instantiation U2 0 92 (_component LS )
		(_port
			((CLK)(CLK))
			((LI)(BUS74))
			((SHE)(SHE))
			((SHS)(SHS))
			((WE)(Dangling_Input_Signal))
			((LO)(BUS80))
		)
		(_use (_entity . LS)
			(_port
				((SHS)(SHS))
				((SHE)(SHE))
				((WE)(WE))
				((CLK)(CLK))
				((LI)(LI))
				((LO)(LO))
			)
		)
	)
	(_instantiation U3 0 102 (_component LS )
		(_port
			((CLK)(CLK))
			((LI)(BUS76))
			((SHE)(SHE))
			((SHS)(SHS))
			((WE)(DR))
			((LO)(BUS82))
		)
		(_use (_entity . LS)
			(_port
				((SHS)(SHS))
				((SHE)(SHE))
				((WE)(WE))
				((CLK)(CLK))
				((LI)(LI))
				((LO)(LO))
			)
		)
	)
	(_instantiation U5 0 112 (_component PC2 )
		(_port
			((C)(BUS80))
			((D)(BUS82))
			((PC2)(RK))
		)
		(_use (_entity . PC2)
			(_port
				((PC2)(PC2))
				((C)(C))
				((D)(D))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal DR ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal SHE ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal SHS ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal KIN ~STD_LOGIC_VECTOR{63~downto~0}~12 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_port (_internal RK ~STD_LOGIC_VECTOR{47~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~132 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~136 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~138 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1310 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1312 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal BUS74 ~STD_LOGIC_VECTOR{27~downto~0}~1312 0 73 (_architecture (_uni ))))
		(_signal (_internal BUS76 ~STD_LOGIC_VECTOR{27~downto~0}~1312 0 74 (_architecture (_uni ))))
		(_signal (_internal BUS80 ~STD_LOGIC_VECTOR{27~downto~0}~1312 0 75 (_architecture (_uni ))))
		(_signal (_internal BUS82 ~STD_LOGIC_VECTOR{27~downto~0}~1312 0 76 (_architecture (_uni ))))
		(_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_process
			(line__122(_architecture 0 0 122 (_assignment (_simple)(_target(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . KeyGen 1 -1
	)
)
I 000043 55 1641          1369892624738 LS
(_unit VHDL (ls 0 4 (ls 0 15 ))
	(_version v98)
	(_time 1369892624739 2013.05.30 08:43:44)
	(_source (\./src/Key_Generator/LS.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f8f8a3a9f3afffeff9fbbba3aafeabfffbfeabfffb)
	(_entity
		(_time 1369891990260)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal SHS ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal SHE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal LI ~STD_LOGIC_VECTOR{27~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal LO ~STD_LOGIC_VECTOR{27~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_variable (_internal TEMP ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19 (_process 0 ((_others(i 3))))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(3))(_read(0)(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . LS 1 -1
	)
)
V 000043 55 1354          1369892804200 S1
(_unit VHDL (s1 0 28 (s1 0 37 ))
	(_version v98)
	(_time 1369892804201 2013.05.30 08:46:44)
	(_source (\./src/round_function/s_boxes/s1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 00050503015657130454135f500703030107030301)
	(_entity
		(_time 1369844685078)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal SI ~STD_LOGIC_VECTOR{5~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal SO ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_out ))))
		(_process
			(line__39(_architecture 0 0 39 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(33751811 )
		(33686274 )
		(50463491 )
		(50463234 )
		(33751554 )
		(50529027 )
		(50528771 )
		(33686019 )
		(50528770 )
		(33751555 )
		(33751810 )
		(33686275 )
		(50463490 )
		(50463235 )
		(33686018 )
		(50529026 )
		(770 )
		(515 )
		(771 )
	)
	(_model . S1 1 -1
	)
)
V 000043 55 1349          1369892804274 S2
(_unit VHDL (s2 0 4 (s2 0 11 ))
	(_version v98)
	(_time 1369892804275 2013.05.30 08:46:44)
	(_source (\./src/round_function/s_boxes/s2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3e3b3b3e6968692d396a2d616d393d3d3c393d3d3c)
	(_entity
		(_time 1369844680515)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal SI ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal SO ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(50529027 )
		(50463234 )
		(33686019 )
		(33751811 )
		(33751810 )
		(50528771 )
		(50528770 )
		(33686274 )
		(50463235 )
		(50529026 )
		(33751554 )
		(50463491 )
		(33686275 )
		(33686018 )
		(50463490 )
		(33751555 )
		(770 )
		(515 )
		(771 )
	)
	(_model . S2 1 -1
	)
)
V 000043 55 1349          1369892804330 S3
(_unit VHDL (s3 0 4 (s3 0 11 ))
	(_version v98)
	(_time 1369892804331 2013.05.30 08:46:44)
	(_source (\./src/round_function/s_boxes/s3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7d7878792a2b2a6e7b296e222f7a7e7e7e7a7e7e7e)
	(_entity
		(_time 1369844675906)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal SI ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal SO ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(33751555 )
		(33686018 )
		(50463235 )
		(33751811 )
		(33751810 )
		(50528770 )
		(50529027 )
		(50463490 )
		(50463234 )
		(50463491 )
		(33686275 )
		(50529026 )
		(50528771 )
		(33686274 )
		(33751554 )
		(33686019 )
		(770 )
		(515 )
		(771 )
	)
	(_model . S3 1 -1
	)
)
V 000043 55 1349          1369892804384 S4
(_unit VHDL (s4 0 4 (s4 0 11 ))
	(_version v98)
	(_time 1369892804385 2013.05.30 08:46:44)
	(_source (\./src/round_function/s_boxes/s4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code abaeaef9fdfdfcb8aaffb8f4feaca8a8afaca8a8af)
	(_entity
		(_time 1369844671312)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal SI ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal SO ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(50529026 )
		(50463491 )
		(33751811 )
		(50528770 )
		(33686018 )
		(33751810 )
		(50463235 )
		(33751555 )
		(50463234 )
		(33751554 )
		(33686019 )
		(50463490 )
		(50528771 )
		(33686275 )
		(33686274 )
		(50529027 )
		(770 )
		(515 )
		(771 )
	)
	(_model . S4 1 -1
	)
)
V 000043 55 1349          1369892804436 S5
(_unit VHDL (s5 0 4 (s5 0 11 ))
	(_version v98)
	(_time 1369892804437 2013.05.30 08:46:44)
	(_source (\./src/round_function/s_boxes/s5.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eaefefbcbebcbdf9eabef9b5beede9e9efede9e9ef)
	(_entity
		(_time 1369844667375)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal SI ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal SO ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(33751554 )
		(33686275 )
		(33686274 )
		(50463234 )
		(50529026 )
		(33751555 )
		(50528771 )
		(33751810 )
		(33686019 )
		(50463490 )
		(50528770 )
		(50529027 )
		(50463491 )
		(33686018 )
		(33751811 )
		(50463235 )
		(770 )
		(515 )
		(771 )
	)
	(_model . S5 1 -1
	)
)
V 000043 55 1349          1369892804493 S6
(_unit VHDL (s6 0 4 (s6 0 11 ))
	(_version v98)
	(_time 1369892804494 2013.05.30 08:46:44)
	(_source (\./src/round_function/s_boxes/s6.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 191c1d1b164f4e0a1a4d0a464e1e1a1a1f1e1a1a1f)
	(_entity
		(_time 1369844662765)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal SI ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal SO ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(33686275 )
		(50463234 )
		(33751555 )
		(50529027 )
		(50463235 )
		(33751554 )
		(33751810 )
		(33686019 )
		(33686018 )
		(50463491 )
		(50528770 )
		(33686274 )
		(33751811 )
		(50529026 )
		(50463490 )
		(50528771 )
		(770 )
		(515 )
		(771 )
	)
	(_model . S6 1 -1
	)
)
V 000043 55 1349          1369892804546 S7
(_unit VHDL (s7 0 4 (s7 0 11 ))
	(_version v98)
	(_time 1369892804547 2013.05.30 08:46:44)
	(_source (\./src/round_function/s_boxes/s7.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 575253515701004455034408015054545050545450)
	(_entity
		(_time 1369844660687)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal SI ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal SO ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(33686274 )
		(50528771 )
		(33751554 )
		(33751811 )
		(50529027 )
		(33686018 )
		(33686019 )
		(50463491 )
		(50528770 )
		(33686275 )
		(50463235 )
		(50529026 )
		(50463490 )
		(33751555 )
		(33751810 )
		(50463234 )
		(770 )
		(515 )
		(771 )
	)
	(_model . S7 1 -1
	)
)
V 000043 55 1349          1369892804599 S8
(_unit VHDL (s8 0 4 (s8 0 11 ))
	(_version v98)
	(_time 1369892804600 2013.05.30 08:46:44)
	(_source (\./src/round_function/s_boxes/s8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8683828d88d0d1958bd295d9df8185858e8185858e)
	(_entity
		(_time 1369844659531)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal SI ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal SO ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(50463491 )
		(33751554 )
		(33686019 )
		(33686274 )
		(33751810 )
		(50529027 )
		(50528771 )
		(50463234 )
		(33751555 )
		(50463235 )
		(50528770 )
		(33751811 )
		(50463490 )
		(33686018 )
		(33686275 )
		(50529026 )
		(770 )
		(515 )
		(771 )
	)
	(_model . S8 1 -1
	)
)
V 000046 55 1766          1369892804656 XOR48
(_unit VHDL (xor48 0 6 (xor48 0 16 ))
	(_version v98)
	(_time 1369892804657 2013.05.30 08:46:44)
	(_source (\./src/round_function/xor48.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c4c1cb91969292d7c1c1dc9f9dc292c3c6c7c0c7cc)
	(_entity
		(_time 1369844697234)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{47~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_port (_internal I2 ~STD_LOGIC_VECTOR{47~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_port (_internal XR ~STD_LOGIC_VECTOR{47~downto~0}~124 0 10 (_entity (_out ))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 19 (_process 0 )))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_part (2(0))(2(1))(2(2))(2(3))(2(4))(2(5))(2(6))(2(7))(2(8))(2(9))(2(10))(2(11))(2(12))(2(13))(2(14))(2(15))(2(16))(2(17))(2(18))(2(19))(2(20))(2(21))(2(22))(2(23))(2(24))(2(25))(2(26))(2(27))(2(28))(2(29))(2(30))(2(31))(2(32))(2(33))(2(34))(2(35))(2(36))(2(37))(2(38))(2(39))(2(40))(2(41))(2(42))(2(43))(2(44))(2(45))(2(46))(2(47))
	)
	(_model . XOR48 1 -1
	)
)
V 000042 55 1529          1369892804741 P
(_unit VHDL (p 0 28 (p 0 37 ))
	(_version v98)
	(_time 1369892804742 2013.05.30 08:46:44)
	(_source (\./src/round_function/p.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 12171a141044460513110249431512151215121512)
	(_entity
		(_time 1369844689312)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal PI ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal PO ~STD_LOGIC_VECTOR{31~downto~0}~122 0 31 (_entity (_out ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((PO)(PI(24))(PI(3))(PI(10))(PI(21))(PI(5))(PI(29))(PI(12))(PI(18))(PI(8))(PI(2))(PI(26))(PI(31))(PI(13))(PI(23))(PI(7))(PI(1))(PI(9))(PI(30))(PI(17))(PI(4))(PI(25))(PI(22))(PI(14))(PI(0))(PI(16))(PI(27))(PI(11))(PI(28))(PI(20))(PI(19))(PI(6))(PI(15))))(_target(1))(_sensitivity(0(15))(0(6))(0(19))(0(20))(0(28))(0(11))(0(27))(0(16))(0(0))(0(14))(0(22))(0(25))(0(4))(0(17))(0(30))(0(9))(0(1))(0(7))(0(23))(0(13))(0(31))(0(26))(0(2))(0(8))(0(18))(0(12))(0(29))(0(5))(0(21))(0(10))(0(3))(0(24))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . P 1 -1
	)
)
V 000047 55 1305          1369892804795 EXPAND
(_unit VHDL (expand 0 28 (expand 0 35 ))
	(_version v98)
	(_time 1369892804796 2013.05.30 08:46:44)
	(_source (\./src/round_function/expand.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 51555c53580705475003140b045754565956515750)
	(_entity
		(_time 1369844694093)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal EI ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_port (_internal EO ~STD_LOGIC_VECTOR{47~downto~0}~12 0 31 (_entity (_out ))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_alias((EO)(EI(0))(EI(d_31_27))(EI(d_28_23))(EI(d_24_19))(EI(d_20_15))(EI(d_16_11))(EI(d_12_7))(EI(d_8_3))(EI(d_4_0))(EI(31))))(_target(1))(_sensitivity(0(31))(0(d_4_0))(0(d_8_3))(0(d_12_7))(0(d_16_11))(0(d_20_15))(0(d_24_19))(0(d_28_23))(0(d_31_27))(0(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . EXPAND 1 -1
	)
)
V 000043 55 1641          1369892804837 LS
(_unit VHDL (ls 0 4 (ls 0 15 ))
	(_version v98)
	(_time 1369892804838 2013.05.30 08:46:44)
	(_source (\./src/Key_Generator/LS.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 70742b70732777677173332b227623777376237773)
	(_entity
		(_time 1369891990260)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal SHS ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal SHE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal LI ~STD_LOGIC_VECTOR{27~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal LO ~STD_LOGIC_VECTOR{27~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_variable (_internal TEMP ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19 (_process 0 ((_others(i 3))))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(3))(_read(0)(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . LS 1 -1
	)
)
V 000044 55 2261          1369892804881 PC1
(_unit VHDL (pc1 0 4 (pc1 0 12 ))
	(_version v98)
	(_time 1369892804882 2013.05.30 08:46:44)
	(_source (\./src/key_generator/pc1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9f9a9790cacdca889e988cc0cf989f999c9c9e989f)
	(_entity
		(_time 1369844706859)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal PCI ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal CO ~STD_LOGIC_VECTOR{27~downto~0}~12 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal DO ~STD_LOGIC_VECTOR{27~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_assignment (_simple)(_alias((CO)(PCI(35))(PCI(43))(PCI(51))(PCI(59))(PCI(2))(PCI(10))(PCI(18))(PCI(26))(PCI(34))(PCI(42))(PCI(50))(PCI(58))(PCI(1))(PCI(9))(PCI(17))(PCI(25))(PCI(33))(PCI(41))(PCI(49))(PCI(57))(PCI(0))(PCI(8))(PCI(16))(PCI(24))(PCI(32))(PCI(40))(PCI(48))(PCI(56))))(_target(1))(_sensitivity(0(56))(0(48))(0(40))(0(32))(0(24))(0(16))(0(8))(0(0))(0(57))(0(49))(0(41))(0(33))(0(25))(0(17))(0(9))(0(1))(0(58))(0(50))(0(42))(0(34))(0(26))(0(18))(0(10))(0(2))(0(59))(0(51))(0(43))(0(35))))))
			(line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((DO)(PCI(3))(PCI(11))(PCI(19))(PCI(27))(PCI(4))(PCI(12))(PCI(20))(PCI(28))(PCI(36))(PCI(44))(PCI(52))(PCI(60))(PCI(5))(PCI(13))(PCI(21))(PCI(29))(PCI(37))(PCI(45))(PCI(53))(PCI(61))(PCI(6))(PCI(14))(PCI(22))(PCI(30))(PCI(38))(PCI(46))(PCI(54))(PCI(62))))(_target(2))(_sensitivity(0(62))(0(54))(0(46))(0(38))(0(30))(0(22))(0(14))(0(6))(0(61))(0(53))(0(45))(0(37))(0(29))(0(21))(0(13))(0(5))(0(60))(0(52))(0(44))(0(36))(0(28))(0(20))(0(12))(0(4))(0(27))(0(19))(0(11))(0(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . PC1 2 -1
	)
)
V 000049 55 2304          1369892804929 PC2_arch
(_unit VHDL (pc2 0 4 (pc2_arch 0 12 ))
	(_version v98)
	(_time 1369892804930 2013.05.30 08:46:44)
	(_source (\./src/key_generator/pc2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cdc8c5989a9f9bdaccc8de929ecacdcbcececfcacd)
	(_entity
		(_time 1369844710765)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_port (_internal PC2 ~STD_LOGIC_VECTOR{47~downto~0}~12 0 6 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{27~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{27~downto~0}~122 0 8 (_entity (_in ))))
		(_process
			(line__15(_architecture 0 0 15 (_assignment (_simple)(_alias((PC2(d_47_36))(C(3))(C(0))(C(7))(C(21))(C(13))(C(17))(C(24))(C(5))(C(27))(C(10))(C(20))(C(15))))(_target(0(d_47_36)))(_sensitivity(1(15))(1(20))(1(10))(1(27))(1(5))(1(24))(1(17))(1(13))(1(21))(1(7))(1(0))(1(3))))))
			(line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((PC2(d_35_24))(C(19))(C(4))(C(16))(C(22))(C(11))(C(1))(C(26))(C(18))(C(8))(C(2))(C(23))(C(12))))(_target(0(d_35_24)))(_sensitivity(1(12))(1(23))(1(2))(1(8))(1(18))(1(26))(1(1))(1(11))(1(22))(1(16))(1(4))(1(19))))))
			(line__17(_architecture 2 0 17 (_assignment (_simple)(_alias((PC2(d_23_12))(D(1))(D(12))(D(19))(D(26))(D(6))(D(15))(D(7))(D(25))(D(3))(D(11))(D(18))(D(22))))(_target(0(d_23_12)))(_sensitivity(2(22))(2(18))(2(11))(2(3))(2(25))(2(7))(2(15))(2(6))(2(26))(2(19))(2(12))(2(1))))))
			(line__18(_architecture 3 0 18 (_assignment (_simple)(_alias((PC2(d_11_0))(D(9))(D(20))(D(5))(D(14))(D(27))(D(2))(D(4))(D(0))(D(23))(D(10))(D(16))(D(13))))(_target(0(d_11_0)))(_sensitivity(2(13))(2(16))(2(10))(2(23))(2(0))(2(4))(2(2))(2(27))(2(14))(2(5))(2(20))(2(9))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . PC2_arch 4 -1
	)
)
V 000046 55 1529          1369892804977 DMX32
(_unit VHDL (dmx32 0 28 (dmx32 0 39 ))
	(_version v98)
	(_time 1369892804978 2013.05.30 08:46:44)
	(_source (\./src/dmx32.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fcf8f0acfbaaa0effef7eea6a9faa8fbf4fffffffe)
	(_entity
		(_time 1369844715812)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal DI ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal AO ~STD_LOGIC_VECTOR{31~downto~0}~122 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal BO ~STD_LOGIC_VECTOR{31~downto~0}~124 0 33 (_entity (_out ))))
		(_process
			(line__41(_architecture 0 0 41 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 )
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 )
	)
	(_model . DMX32 1 -1
	)
)
I 000046 55 1357          1369892805024 MUX32
(_unit VHDL (mux32 0 28 (mux32 0 39 ))
	(_version v98)
	(_time 1369892805025 2013.05.30 08:46:45)
	(_source (\./src/mux32.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2b2f762e7c7d7738292939712e2c2e2c2328282829)
	(_entity
		(_time 1369844719812)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{31~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M ~STD_LOGIC_VECTOR{31~downto~0}~124 0 33 (_entity (_out ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . MUX32 1 -1
	)
)
V 000043 55 2369          1369892805072 IP
(_unit VHDL (ip 0 4 (ip 0 12 ))
	(_version v98)
	(_time 1369892805073 2013.05.30 08:46:45)
	(_source (\./src/ip.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5a5e5a580b0d074d5b5d43010b5c535d5a5c535d5a)
	(_entity
		(_time 1369844724859)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal DL ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal DR ~STD_LOGIC_VECTOR{31~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_assignment (_simple)(_alias((DL)(DIN(6))(DIN(14))(DIN(22))(DIN(30))(DIN(38))(DIN(46))(DIN(54))(DIN(62))(DIN(4))(DIN(12))(DIN(20))(DIN(28))(DIN(36))(DIN(44))(DIN(52))(DIN(60))(DIN(2))(DIN(10))(DIN(18))(DIN(26))(DIN(34))(DIN(42))(DIN(50))(DIN(58))(DIN(0))(DIN(8))(DIN(16))(DIN(24))(DIN(32))(DIN(40))(DIN(48))(DIN(56))))(_target(1))(_sensitivity(0(56))(0(48))(0(40))(0(32))(0(24))(0(16))(0(8))(0(0))(0(58))(0(50))(0(42))(0(34))(0(26))(0(18))(0(10))(0(2))(0(60))(0(52))(0(44))(0(36))(0(28))(0(20))(0(12))(0(4))(0(62))(0(54))(0(46))(0(38))(0(30))(0(22))(0(14))(0(6))))))
			(line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((DR)(DIN(7))(DIN(15))(DIN(23))(DIN(31))(DIN(39))(DIN(47))(DIN(55))(DIN(63))(DIN(5))(DIN(13))(DIN(21))(DIN(29))(DIN(37))(DIN(45))(DIN(53))(DIN(61))(DIN(3))(DIN(11))(DIN(19))(DIN(27))(DIN(35))(DIN(43))(DIN(51))(DIN(59))(DIN(1))(DIN(9))(DIN(17))(DIN(25))(DIN(33))(DIN(41))(DIN(49))(DIN(57))))(_target(2))(_sensitivity(0(57))(0(49))(0(41))(0(33))(0(25))(0(17))(0(9))(0(1))(0(59))(0(51))(0(43))(0(35))(0(27))(0(19))(0(11))(0(3))(0(61))(0(53))(0(45))(0(37))(0(29))(0(21))(0(13))(0(5))(0(63))(0(55))(0(47))(0(39))(0(31))(0(23))(0(15))(0(7))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . IP 2 -1
	)
)
V 000052 55 2591          1369892805120 IP_INV_arch
(_unit VHDL (ip_inv 0 4 (ip_inv_arch 0 12 ))
	(_version v98)
	(_time 1369892805121 2013.05.30 08:46:45)
	(_source (\./src/ip_inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 898d898680dd8b9f818bccd2de8f808e898cdf8f80)
	(_entity
		(_time 1369844729875)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal DL ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal DR ~STD_LOGIC_VECTOR{31~downto~0}~122 0 8 (_entity (_in ))))
		(_process
			(line__15(_architecture 0 0 15 (_assignment (_simple)(_alias((DOUT(d_63_48))(DR(24))(DL(24))(DR(16))(DL(16))(DR(8))(DL(8))(DR(0))(DL(0))(DR(25))(DL(25))(DR(17))(DL(17))(DR(9))(DL(9))(DR(1))(DL(1))))(_target(0(d_63_48)))(_sensitivity(1(1))(1(9))(1(17))(1(25))(1(0))(1(8))(1(16))(1(24))(2(1))(2(9))(2(17))(2(25))(2(0))(2(8))(2(16))(2(24))))))
			(line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((DOUT(d_47_32))(DR(26))(DL(26))(DR(18))(DL(18))(DR(10))(DL(10))(DR(2))(DL(2))(DR(27))(DL(27))(DR(19))(DL(19))(DR(11))(DL(11))(DR(3))(DL(3))))(_target(0(d_47_32)))(_sensitivity(1(3))(1(11))(1(19))(1(27))(1(2))(1(10))(1(18))(1(26))(2(3))(2(11))(2(19))(2(27))(2(2))(2(10))(2(18))(2(26))))))
			(line__17(_architecture 2 0 17 (_assignment (_simple)(_alias((DOUT(d_31_16))(DR(28))(DL(28))(DR(20))(DL(20))(DR(12))(DL(12))(DR(4))(DL(4))(DR(29))(DL(29))(DR(21))(DL(21))(DR(13))(DL(13))(DR(5))(DL(5))))(_target(0(d_31_16)))(_sensitivity(1(5))(1(13))(1(21))(1(29))(1(4))(1(12))(1(20))(1(28))(2(5))(2(13))(2(21))(2(29))(2(4))(2(12))(2(20))(2(28))))))
			(line__18(_architecture 3 0 18 (_assignment (_simple)(_alias((DOUT(d_15_0))(DR(30))(DL(30))(DR(22))(DL(22))(DR(14))(DL(14))(DR(6))(DL(6))(DR(31))(DL(31))(DR(23))(DL(23))(DR(15))(DL(15))(DR(7))(DL(7))))(_target(0(d_15_0)))(_sensitivity(1(7))(1(15))(1(23))(1(31))(1(6))(1(14))(1(22))(1(30))(2(7))(2(15))(2(23))(2(31))(2(6))(2(14))(2(22))(2(30))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . IP_INV_arch 4 -1
	)
)
V 000046 55 1275          1369892805172 XOR32
(_unit VHDL (xor32 0 28 (xor32 0 38 ))
	(_version v98)
	(_time 1369892805173 2013.05.30 08:46:45)
	(_source (\./src/xor32.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c7c2c692969191d4c491d59c9ec191c0c5c4c4c4c5)
	(_entity
		(_time 1369844734218)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal I2 ~STD_LOGIC_VECTOR{31~downto~0}~122 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~124 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal XR ~STD_LOGIC_VECTOR{31~downto~0}~124 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . XOR32 1 -1
	)
)
V 000046 55 1162          1369892805224 REG32
(_unit VHDL (reg32 0 28 (reg32 0 38 ))
	(_version v98)
	(_time 1369892805225 2013.05.30 08:46:45)
	(_source (\./src/reg32.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f6f3fda6f5a1a5e5f4f6e4ada5f0f3f0f1f5f5f5f4)
	(_entity
		(_time 1369844739046)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal DI ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal DO ~STD_LOGIC_VECTOR{31~downto~0}~122 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_process (_target(2))(_sensitivity(0)(1))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . REG32 1 -1
	)
)
I 000059 55 2460          1369892805276 CipherControl_arch
(_unit VHDL (ciphercontrol 0 26 (ciphercontrol_arch 0 39 ))
	(_version v98)
	(_time 1369892805277 2013.05.30 08:46:45)
	(_source (\./compile/ciphercontrol.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 34306631396260226e60216f673237326232613330)
	(_entity
		(_time 1369844743546)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal DR ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal DTO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal FR ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal KCLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal SHE ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal SHS ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_signal (_internal CLKEN ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_type (_internal CipherState_type 0 45 (_enum1 x drd r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15 r16 (_to (i 0)(i 17)))))
		(_signal (_internal CipherState CipherState_type 0 50 (_architecture (_uni ))))
		(_process
			(line__57(_architecture 0 0 57 (_assignment (_simple)(_target(5))(_sensitivity(9)(0)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_target(6))(_sensitivity(9)(0)))))
			(CipherState_machine(_architecture 2 0 63 (_process (_target(9)(10))(_sensitivity(0)(2)(10)(1))(_dssslsensitivity 2))))
			(FR_assignment(_architecture 3 0 124 (_assignment (_simple)(_target(4))(_sensitivity(10)))))
			(DTO_assignment(_architecture 4 0 145 (_assignment (_simple)(_target(3))(_sensitivity(10)))))
			(SHE_assignment(_architecture 5 0 166 (_assignment (_simple)(_target(7))(_sensitivity(10)))))
			(SHS_assignment(_architecture 6 0 187 (_assignment (_simple)(_target(8))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . CipherControl_arch 7 -1
	)
)
I 000047 55 5485          1369892805334 KeyGen
(_unit VHDL (keygen 0 28 (keygen 0 39 ))
	(_version v98)
	(_time 1369892805335 2013.05.30 08:46:45)
	(_source (\./compile/KeyGen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6367606365353e75626276396765316566646a6564)
	(_entity
		(_time 1369892208358)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(PC1
			(_object
				(_port (_internal PCI ~STD_LOGIC_VECTOR{63~downto~0}~13 0 55 (_entity (_in ))))
				(_port (_internal CO ~STD_LOGIC_VECTOR{27~downto~0}~134 0 56 (_entity (_out ))))
				(_port (_internal DO ~STD_LOGIC_VECTOR{27~downto~0}~136 0 57 (_entity (_out ))))
			)
		)
		(LS
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal LI ~STD_LOGIC_VECTOR{27~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal SHE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal SHS ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal LO ~STD_LOGIC_VECTOR{27~downto~0}~132 0 50 (_entity (_out ))))
			)
		)
		(PC2
			(_object
				(_port (_internal C ~STD_LOGIC_VECTOR{27~downto~0}~138 0 62 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{27~downto~0}~1310 0 63 (_entity (_in ))))
				(_port (_internal PC2 ~STD_LOGIC_VECTOR{47~downto~0}~13 0 64 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 85 (_component PC1 )
		(_port
			((PCI)(KIN))
			((CO)(BUS74))
			((DO)(BUS76))
		)
		(_use (_entity . PC1)
		)
	)
	(_instantiation U2 0 92 (_component LS )
		(_port
			((CLK)(CLK))
			((LI)(BUS74))
			((SHE)(SHE))
			((SHS)(SHS))
			((WE)(Dangling_Input_Signal))
			((LO)(BUS80))
		)
		(_use (_entity . LS)
			(_port
				((SHS)(SHS))
				((SHE)(SHE))
				((WE)(WE))
				((CLK)(CLK))
				((LI)(LI))
				((LO)(LO))
			)
		)
	)
	(_instantiation U3 0 102 (_component LS )
		(_port
			((CLK)(CLK))
			((LI)(BUS76))
			((SHE)(SHE))
			((SHS)(SHS))
			((WE)(DR))
			((LO)(BUS82))
		)
		(_use (_entity . LS)
			(_port
				((SHS)(SHS))
				((SHE)(SHE))
				((WE)(WE))
				((CLK)(CLK))
				((LI)(LI))
				((LO)(LO))
			)
		)
	)
	(_instantiation U5 0 112 (_component PC2 )
		(_port
			((C)(BUS80))
			((D)(BUS82))
			((PC2)(RK))
		)
		(_use (_entity . PC2)
			(_port
				((PC2)(PC2))
				((C)(C))
				((D)(D))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal DR ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal SHE ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal SHS ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal KIN ~STD_LOGIC_VECTOR{63~downto~0}~12 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_port (_internal RK ~STD_LOGIC_VECTOR{47~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~132 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~136 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~138 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1310 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1312 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal BUS74 ~STD_LOGIC_VECTOR{27~downto~0}~1312 0 73 (_architecture (_uni ))))
		(_signal (_internal BUS76 ~STD_LOGIC_VECTOR{27~downto~0}~1312 0 74 (_architecture (_uni ))))
		(_signal (_internal BUS80 ~STD_LOGIC_VECTOR{27~downto~0}~1312 0 75 (_architecture (_uni ))))
		(_signal (_internal BUS82 ~STD_LOGIC_VECTOR{27~downto~0}~1312 0 76 (_architecture (_uni ))))
		(_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_process
			(line__122(_architecture 0 0 122 (_assignment (_simple)(_target(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . KeyGen 1 -1
	)
)
I 000042 55 10970         1369892805383 F
(_unit VHDL (f 0 28 (f 0 36 ))
	(_version v98)
	(_time 1369892805384 2013.05.30 08:46:45)
	(_source (\./compile/f.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9296c59d96c5c0849495949784c8c59494949494949494)
	(_entity
		(_time 1369844701812)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(EXPAND
			(_object
				(_port (_internal EI ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal EO ~STD_LOGIC_VECTOR{47~downto~0}~13 0 43 (_entity (_out ))))
			)
		)
		(S8
			(_object
				(_port (_internal SI ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 96 (_entity (_in ))))
				(_port (_internal SO ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 97 (_entity (_out ))))
			)
		)
		(P
			(_object
				(_port (_internal PI ~STD_LOGIC_VECTOR{31~downto~0}~132 0 48 (_entity (_in ))))
				(_port (_internal PO ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49 (_entity (_out ))))
			)
		)
		(XOR48
			(_object
				(_port (_internal I1 ~STD_LOGIC_VECTOR{47~downto~0}~1334 0 102 (_entity (_in ))))
				(_port (_internal I2 ~STD_LOGIC_VECTOR{47~downto~0}~1336 0 103 (_entity (_in ))))
				(_port (_internal XR ~STD_LOGIC_VECTOR{47~downto~0}~1338 0 104 (_entity (_out ))))
			)
		)
		(S1
			(_object
				(_port (_internal SI ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_entity (_in ))))
				(_port (_internal SO ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_entity (_out ))))
			)
		)
		(S2
			(_object
				(_port (_internal SI ~STD_LOGIC_VECTOR{5~downto~0}~136 0 60 (_entity (_in ))))
				(_port (_internal SO ~STD_LOGIC_VECTOR{3~downto~0}~138 0 61 (_entity (_out ))))
			)
		)
		(S3
			(_object
				(_port (_internal SI ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 66 (_entity (_in ))))
				(_port (_internal SO ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 67 (_entity (_out ))))
			)
		)
		(S4
			(_object
				(_port (_internal SI ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 72 (_entity (_in ))))
				(_port (_internal SO ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 73 (_entity (_out ))))
			)
		)
		(S5
			(_object
				(_port (_internal SI ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 78 (_entity (_in ))))
				(_port (_internal SO ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 79 (_entity (_out ))))
			)
		)
		(S6
			(_object
				(_port (_internal SI ~STD_LOGIC_VECTOR{5~downto~0}~1322 0 84 (_entity (_in ))))
				(_port (_internal SO ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 85 (_entity (_out ))))
			)
		)
		(S7
			(_object
				(_port (_internal SI ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 90 (_entity (_in ))))
				(_port (_internal SO ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 91 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 117 (_component EXPAND )
		(_port
			((EI)(DR))
			((EO)(BUS37))
		)
		(_use (_entity . EXPAND)
		)
	)
	(_instantiation U10 0 123 (_component S8 )
		(_port
			((SI(5))(XR(5)))
			((SI(4))(XR(4)))
			((SI(3))(XR(3)))
			((SI(2))(XR(2)))
			((SI(1))(XR(1)))
			((SI(0))(XR(0)))
			((SO(3))(XR(3)))
			((SO(2))(XR(2)))
			((SO(1))(XR(1)))
			((SO(0))(XR(0)))
		)
		(_use (_entity . S8)
			(_port
				((SI)(SI))
				((SO)(SO))
			)
		)
	)
	(_instantiation U11 0 137 (_component P )
		(_port
			((PI(31))(XR(31)))
			((PI(30))(XR(30)))
			((PI(29))(XR(29)))
			((PI(28))(XR(28)))
			((PI(27))(XR(27)))
			((PI(26))(XR(26)))
			((PI(25))(XR(25)))
			((PI(24))(XR(24)))
			((PI(23))(XR(23)))
			((PI(22))(XR(22)))
			((PI(21))(XR(21)))
			((PI(20))(XR(20)))
			((PI(19))(XR(19)))
			((PI(18))(XR(18)))
			((PI(17))(XR(17)))
			((PI(16))(XR(16)))
			((PI(15))(XR(15)))
			((PI(14))(XR(14)))
			((PI(13))(XR(13)))
			((PI(12))(XR(12)))
			((PI(11))(XR(11)))
			((PI(10))(XR(10)))
			((PI(9))(XR(9)))
			((PI(8))(XR(8)))
			((PI(7))(XR(7)))
			((PI(6))(XR(6)))
			((PI(5))(XR(5)))
			((PI(4))(XR(4)))
			((PI(3))(XR(3)))
			((PI(2))(XR(2)))
			((PI(1))(XR(1)))
			((PI(0))(XR(0)))
			((PO)(FO))
		)
		(_use (_entity . P)
			(_port
				((PI)(PI))
				((PO)(PO))
			)
		)
	)
	(_instantiation U2 0 174 (_component XOR48 )
		(_port
			((I1)(BUS37))
			((I2)(Key))
			((XR)(XR))
		)
		(_use (_entity . XOR48)
		)
	)
	(_instantiation U3 0 181 (_component S1 )
		(_port
			((SI(5))(XR(47)))
			((SI(4))(XR(46)))
			((SI(3))(XR(45)))
			((SI(2))(XR(44)))
			((SI(1))(XR(43)))
			((SI(0))(XR(42)))
			((SO(3))(XR(31)))
			((SO(2))(XR(30)))
			((SO(1))(XR(29)))
			((SO(0))(XR(28)))
		)
		(_use (_entity . S1)
			(_port
				((SI)(SI))
				((SO)(SO))
			)
		)
	)
	(_instantiation U4 0 195 (_component S2 )
		(_port
			((SI(5))(XR(41)))
			((SI(4))(XR(40)))
			((SI(3))(XR(39)))
			((SI(2))(XR(38)))
			((SI(1))(XR(37)))
			((SI(0))(XR(36)))
			((SO(3))(XR(27)))
			((SO(2))(XR(26)))
			((SO(1))(XR(25)))
			((SO(0))(XR(24)))
		)
		(_use (_entity . S2)
			(_port
				((SI)(SI))
				((SO)(SO))
			)
		)
	)
	(_instantiation U5 0 209 (_component S3 )
		(_port
			((SI(5))(XR(35)))
			((SI(4))(XR(34)))
			((SI(3))(XR(33)))
			((SI(2))(XR(32)))
			((SI(1))(XR(31)))
			((SI(0))(XR(30)))
			((SO(3))(XR(23)))
			((SO(2))(XR(22)))
			((SO(1))(XR(21)))
			((SO(0))(XR(20)))
		)
		(_use (_entity . S3)
			(_port
				((SI)(SI))
				((SO)(SO))
			)
		)
	)
	(_instantiation U6 0 223 (_component S4 )
		(_port
			((SI(5))(XR(29)))
			((SI(4))(XR(28)))
			((SI(3))(XR(27)))
			((SI(2))(XR(26)))
			((SI(1))(XR(25)))
			((SI(0))(XR(24)))
			((SO(3))(XR(19)))
			((SO(2))(XR(18)))
			((SO(1))(XR(17)))
			((SO(0))(XR(16)))
		)
		(_use (_entity . S4)
			(_port
				((SI)(SI))
				((SO)(SO))
			)
		)
	)
	(_instantiation U7 0 237 (_component S5 )
		(_port
			((SI(5))(XR(23)))
			((SI(4))(XR(22)))
			((SI(3))(XR(21)))
			((SI(2))(XR(20)))
			((SI(1))(XR(19)))
			((SI(0))(XR(18)))
			((SO(3))(XR(15)))
			((SO(2))(XR(14)))
			((SO(1))(XR(13)))
			((SO(0))(XR(12)))
		)
		(_use (_entity . S5)
			(_port
				((SI)(SI))
				((SO)(SO))
			)
		)
	)
	(_instantiation U8 0 251 (_component S6 )
		(_port
			((SI(5))(XR(17)))
			((SI(4))(XR(16)))
			((SI(3))(XR(15)))
			((SI(2))(XR(14)))
			((SI(1))(XR(13)))
			((SI(0))(XR(12)))
			((SO(3))(XR(11)))
			((SO(2))(XR(10)))
			((SO(1))(XR(9)))
			((SO(0))(XR(8)))
		)
		(_use (_entity . S6)
			(_port
				((SI)(SI))
				((SO)(SO))
			)
		)
	)
	(_instantiation U9 0 265 (_component S7 )
		(_port
			((SI(5))(XR(11)))
			((SI(4))(XR(10)))
			((SI(3))(XR(9)))
			((SI(2))(XR(8)))
			((SI(1))(XR(7)))
			((SI(0))(XR(6)))
			((SO(3))(XR(7)))
			((SO(2))(XR(6)))
			((SO(1))(XR(5)))
			((SO(0))(XR(4)))
		)
		(_use (_entity . S7)
			(_port
				((SI)(SI))
				((SO)(SO))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal DR ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_port (_internal Key ~STD_LOGIC_VECTOR{47~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal FO ~STD_LOGIC_VECTOR{31~downto~0}~122 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~136 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1322 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1334 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1336 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1338 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1340 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal BUS37 ~STD_LOGIC_VECTOR{47~downto~0}~1340 0 110 (_architecture (_uni ))))
		(_signal (_internal XR ~STD_LOGIC_VECTOR{47~downto~0}~1340 0 111 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000050 55 15207         1369892805393 DES_MAIN2
(_unit VHDL (des_main2 0 28 (des_main2 0 39 ))
	(_version v98)
	(_time 1369892805394 2013.05.30 08:46:45)
	(_source (\./compile/DES_MAIN.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a1a5f4f6a5f7f6b4f7a6f6f6b0fbf9a7f4a2a3a7a5a7a4)
	(_entity
		(_time 1369844948375)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(IP
			(_object
				(_port (_internal DIN ~STD_LOGIC_VECTOR{63~downto~0}~13 0 73 (_entity (_in ))))
				(_port (_internal DL ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 74 (_entity (_out ))))
				(_port (_internal DR ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 75 (_entity (_out ))))
			)
		)
		(IP_INV
			(_object
				(_port (_internal DL ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 80 (_entity (_in ))))
				(_port (_internal DR ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 81 (_entity (_in ))))
				(_port (_internal DOUT ~STD_LOGIC_VECTOR{63~downto~0}~1318 0 82 (_entity (_out ))))
			)
		)
		(CipherControl
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal DR ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal DTO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal FR ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal KCLK ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal SHE ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal SHS ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
		(F
			(_object
				(_port (_internal DR ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66 (_entity (_in ))))
				(_port (_internal Key ~STD_LOGIC_VECTOR{47~downto~0}~13 0 67 (_entity (_in ))))
				(_port (_internal FO ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68 (_entity (_out ))))
			)
		)
		(MUX32
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 97 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 98 (_entity (_in ))))
				(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 100 (_entity (_out ))))
			)
		)
		(XOR32
			(_object
				(_port (_internal I1 ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 112 (_entity (_in ))))
				(_port (_internal I2 ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 113 (_entity (_in ))))
				(_port (_internal XR ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 114 (_entity (_out ))))
			)
		)
		(KeyGen
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_port (_internal DR ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
				(_port (_internal KIN ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 89 (_entity (_in ))))
				(_port (_internal SHE ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal SHS ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal RK ~STD_LOGIC_VECTOR{47~downto~0}~1322 0 92 (_entity (_out ))))
			)
		)
		(REG32
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal DI ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 106 (_entity (_in ))))
				(_port (_internal DO ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 107 (_entity (_out ))))
			)
		)
		(DMX32
			(_object
				(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI ~STD_LOGIC_VECTOR{31~downto~0}~13 0 59 (_entity (_in ))))
				(_port (_internal AO ~STD_LOGIC_VECTOR{31~downto~0}~132 0 60 (_entity (_out ))))
				(_port (_internal BO ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 144 (_component IP )
		(_port
			((DIN)(DataBlockIN))
			((DL)(BUS42))
			((DR)(BUS75))
		)
		(_use (_entity . IP)
		)
	)
	(_instantiation U10 0 151 (_component IP_INV )
		(_port
			((DL)(BUS87))
			((DR)(BUS83))
			((DOUT)(DataBlockOUT))
		)
		(_use (_entity . IP_INV)
			(_port
				((DOUT)(DOUT))
				((DL)(DL))
				((DR)(DR))
			)
		)
	)
	(_instantiation U11 0 158 (_component CipherControl )
		(_port
			((CLK)(CLK))
			((DR)(DR))
			((RST)(RST))
			((DTO)(NET135))
			((FR)(NET141))
			((KCLK)(KCLK))
			((RCLK)(RCLK))
			((SHE)(NET119))
			((SHS)(NET125))
		)
		(_use (_entity . CipherControl)
		)
	)
	(_instantiation U13 0 171 (_component F )
		(_port
			((DR(31))(BUS131(47)))
			((DR(30))(BUS131(46)))
			((DR(29))(BUS131(45)))
			((DR(28))(BUS131(44)))
			((DR(27))(BUS131(43)))
			((DR(26))(BUS131(42)))
			((DR(25))(BUS131(41)))
			((DR(24))(BUS131(40)))
			((DR(23))(BUS131(39)))
			((DR(22))(BUS131(38)))
			((DR(21))(BUS131(37)))
			((DR(20))(BUS131(36)))
			((DR(19))(BUS131(35)))
			((DR(18))(BUS131(34)))
			((DR(17))(BUS131(33)))
			((DR(16))(BUS131(32)))
			((DR(15))(BUS131(31)))
			((DR(14))(BUS131(30)))
			((DR(13))(BUS131(29)))
			((DR(12))(BUS131(28)))
			((DR(11))(BUS131(27)))
			((DR(10))(BUS131(26)))
			((DR(9))(BUS131(25)))
			((DR(8))(BUS131(24)))
			((DR(7))(BUS131(23)))
			((DR(6))(BUS131(22)))
			((DR(5))(BUS131(21)))
			((DR(4))(BUS131(20)))
			((DR(3))(BUS131(19)))
			((DR(2))(BUS131(18)))
			((DR(1))(BUS131(17)))
			((DR(0))(BUS131(16)))
			((Key)(BUS89))
			((FO)(BUS169))
		)
		(_use (_entity . F)
			(_port
				((DR)(DR))
				((Key)(Key))
				((FO)(FO))
			)
		)
	)
	(_instantiation U2 0 209 (_component MUX32 )
		(_port
			((A)(BUS42))
			((B(31))(BUS89(47)))
			((B(30))(BUS89(46)))
			((B(29))(BUS89(45)))
			((B(28))(BUS89(44)))
			((B(27))(BUS89(43)))
			((B(26))(BUS89(42)))
			((B(25))(BUS89(41)))
			((B(24))(BUS89(40)))
			((B(23))(BUS89(39)))
			((B(22))(BUS89(38)))
			((B(21))(BUS89(37)))
			((B(20))(BUS89(36)))
			((B(19))(BUS89(35)))
			((B(18))(BUS89(34)))
			((B(17))(BUS89(33)))
			((B(16))(BUS89(32)))
			((B(15))(BUS89(31)))
			((B(14))(BUS89(30)))
			((B(13))(BUS89(29)))
			((B(12))(BUS89(28)))
			((B(11))(BUS89(27)))
			((B(10))(BUS89(26)))
			((B(9))(BUS89(25)))
			((B(8))(BUS89(24)))
			((B(7))(BUS89(23)))
			((B(6))(BUS89(22)))
			((B(5))(BUS89(21)))
			((B(4))(BUS89(20)))
			((B(3))(BUS89(19)))
			((B(2))(BUS89(18)))
			((B(1))(BUS89(17)))
			((B(0))(BUS89(16)))
			((CS)(NET141))
			((M)(BUS81))
		)
		(_use (_entity . MUX32)
			(_port
				((CS)(CS))
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_instantiation U3 0 248 (_component MUX32 )
		(_port
			((A)(BUS75))
			((B)(BUS101))
			((CS)(NET141))
			((M)(BUS79))
		)
		(_use (_entity . MUX32)
			(_port
				((CS)(CS))
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_instantiation U4 0 256 (_component XOR32 )
		(_port
			((I1)(BUS97))
			((I2)(BUS169))
			((XR)(BUS101))
		)
		(_use (_entity . XOR32)
		)
	)
	(_instantiation U5 0 263 (_component KeyGen )
		(_port
			((CLK)(KCLK))
			((DR)(DR))
			((KIN)(KeyIN))
			((SHE)(NET119))
			((SHS)(NET125))
			((RK)(BUS131))
		)
		(_use (_entity . KeyGen)
			(_port
				((CLK)(CLK))
				((DR)(DR))
				((SHE)(SHE))
				((SHS)(SHS))
				((KIN)(KIN))
				((RK)(RK))
			)
		)
	)
	(_instantiation U6 0 273 (_component REG32 )
		(_port
			((CLK)(RCLK))
			((DI)(BUS81))
			((DO)(CurStateL))
		)
		(_use (_entity . REG32)
		)
	)
	(_instantiation U7 0 280 (_component REG32 )
		(_port
			((CLK)(RCLK))
			((DI)(BUS79))
			((DO)(CurStateR))
		)
		(_use (_entity . REG32)
		)
	)
	(_instantiation U8 0 287 (_component DMX32 )
		(_port
			((CS)(NET135))
			((DI)(CurStateR))
			((AO)(BUS83))
			((BO(31))(BUS89(47)))
			((BO(30))(BUS89(46)))
			((BO(29))(BUS89(45)))
			((BO(28))(BUS89(44)))
			((BO(27))(BUS89(43)))
			((BO(26))(BUS89(42)))
			((BO(25))(BUS89(41)))
			((BO(24))(BUS89(40)))
			((BO(23))(BUS89(39)))
			((BO(22))(BUS89(38)))
			((BO(21))(BUS89(37)))
			((BO(20))(BUS89(36)))
			((BO(19))(BUS89(35)))
			((BO(18))(BUS89(34)))
			((BO(17))(BUS89(33)))
			((BO(16))(BUS89(32)))
			((BO(15))(BUS89(31)))
			((BO(14))(BUS89(30)))
			((BO(13))(BUS89(29)))
			((BO(12))(BUS89(28)))
			((BO(11))(BUS89(27)))
			((BO(10))(BUS89(26)))
			((BO(9))(BUS89(25)))
			((BO(8))(BUS89(24)))
			((BO(7))(BUS89(23)))
			((BO(6))(BUS89(22)))
			((BO(5))(BUS89(21)))
			((BO(4))(BUS89(20)))
			((BO(3))(BUS89(19)))
			((BO(2))(BUS89(18)))
			((BO(1))(BUS89(17)))
			((BO(0))(BUS89(16)))
		)
		(_use (_entity . DMX32)
			(_port
				((CS)(CS))
				((DI)(DI))
				((AO)(AO))
				((BO)(BO))
			)
		)
	)
	(_instantiation U9 0 326 (_component DMX32 )
		(_port
			((CS)(NET135))
			((DI)(CurStateL))
			((AO)(BUS87))
			((BO)(BUS97))
		)
		(_use (_entity . DMX32)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal DR ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal DataBlockIN ~STD_LOGIC_VECTOR{63~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal KeyIN ~STD_LOGIC_VECTOR{63~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal DataBlockOUT ~STD_LOGIC_VECTOR{63~downto~0}~124 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1318 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1322 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal KCLK ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal NET119 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal NET125 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal NET135 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal NET141 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal BUS101 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 126 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1342 0 127 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal BUS131 ~STD_LOGIC_VECTOR{47~downto~0}~1342 0 127 (_architecture (_uni ))))
		(_signal (_internal BUS169 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 128 (_architecture (_uni ))))
		(_signal (_internal BUS42 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 129 (_architecture (_uni ))))
		(_signal (_internal BUS75 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 130 (_architecture (_uni ))))
		(_signal (_internal BUS79 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 131 (_architecture (_uni ))))
		(_signal (_internal BUS81 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 132 (_architecture (_uni ))))
		(_signal (_internal BUS83 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 133 (_architecture (_uni ))))
		(_signal (_internal BUS87 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 134 (_architecture (_uni ))))
		(_signal (_internal BUS89 ~STD_LOGIC_VECTOR{47~downto~0}~1342 0 135 (_architecture (_uni ))))
		(_signal (_internal BUS97 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 136 (_architecture (_uni ))))
		(_signal (_internal CurStateL ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 137 (_architecture (_uni ))))
		(_signal (_internal CurStateR ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 138 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000059 55 2460          1369893040070 CipherControl_arch
(_unit VHDL (ciphercontrol 0 26 (ciphercontrol_arch 0 39 ))
	(_version v98)
	(_time 1369893040071 2013.05.30 08:50:40)
	(_source (\./compile/ciphercontrol.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 520607515904064408064709015451540454075556)
	(_entity
		(_time 1369844743546)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal DR ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal DTO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal FR ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal KCLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal SHE ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal SHS ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_signal (_internal CLKEN ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_type (_internal CipherState_type 0 45 (_enum1 x drd r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15 r16 (_to (i 0)(i 17)))))
		(_signal (_internal CipherState CipherState_type 0 50 (_architecture (_uni ))))
		(_process
			(line__57(_architecture 0 0 57 (_assignment (_simple)(_target(5))(_sensitivity(9)(0)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_target(6))(_sensitivity(9)(0)))))
			(CipherState_machine(_architecture 2 0 63 (_process (_target(9)(10))(_sensitivity(0)(2)(10)(1))(_dssslsensitivity 2))))
			(FR_assignment(_architecture 3 0 124 (_assignment (_simple)(_target(4))(_sensitivity(10)))))
			(DTO_assignment(_architecture 4 0 145 (_assignment (_simple)(_target(3))(_sensitivity(10)))))
			(SHE_assignment(_architecture 5 0 166 (_assignment (_simple)(_target(7))(_sensitivity(10)))))
			(SHS_assignment(_architecture 6 0 187 (_assignment (_simple)(_target(8))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . CipherControl_arch 7 -1
	)
)
I 000059 55 2460          1369893314002 CipherControl_arch
(_unit VHDL (ciphercontrol 0 26 (ciphercontrol_arch 0 39 ))
	(_version v98)
	(_time 1369893314003 2013.05.30 08:55:14)
	(_source (\./compile/ciphercontrol.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 64373364693230723e30713f376267623262316360)
	(_entity
		(_time 1369844743546)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal DR ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal DTO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal FR ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal KCLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal SHE ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal SHS ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_signal (_internal CLKEN ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_type (_internal CipherState_type 0 45 (_enum1 x drd r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15 r16 (_to (i 0)(i 17)))))
		(_signal (_internal CipherState CipherState_type 0 50 (_architecture (_uni ))))
		(_process
			(line__57(_architecture 0 0 57 (_assignment (_simple)(_target(5))(_sensitivity(9)(0)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_target(6))(_sensitivity(9)(0)))))
			(CipherState_machine(_architecture 2 0 63 (_process (_target(9)(10))(_sensitivity(0)(2)(10)(1))(_dssslsensitivity 2))))
			(FR_assignment(_architecture 3 0 124 (_assignment (_simple)(_target(4))(_sensitivity(10)))))
			(DTO_assignment(_architecture 4 0 145 (_assignment (_simple)(_target(3))(_sensitivity(10)))))
			(SHE_assignment(_architecture 5 0 166 (_assignment (_simple)(_target(7))(_sensitivity(10)))))
			(SHS_assignment(_architecture 6 0 187 (_assignment (_simple)(_target(8))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . CipherControl_arch 7 -1
	)
)
V 000047 55 5119          1369893322783 KeyGen
(_unit VHDL (keygen 0 28 (keygen 0 39 ))
	(_version v98)
	(_time 1369893322784 2013.05.30 08:55:22)
	(_source (\./compile/KeyGen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b2b4b6e6b5e4efa4b0e0a7e8b6b4e0b4b7b5bbb4b5)
	(_entity
		(_time 1369892208358)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(PC1
			(_object
				(_port (_internal PCI ~STD_LOGIC_VECTOR{63~downto~0}~13 0 55 (_entity (_in ))))
				(_port (_internal CO ~STD_LOGIC_VECTOR{27~downto~0}~134 0 56 (_entity (_out ))))
				(_port (_internal DO ~STD_LOGIC_VECTOR{27~downto~0}~136 0 57 (_entity (_out ))))
			)
		)
		(LS
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal LI ~STD_LOGIC_VECTOR{27~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal SHE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal SHS ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal LO ~STD_LOGIC_VECTOR{27~downto~0}~132 0 50 (_entity (_out ))))
			)
		)
		(PC2
			(_object
				(_port (_internal C ~STD_LOGIC_VECTOR{27~downto~0}~138 0 62 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{27~downto~0}~1310 0 63 (_entity (_in ))))
				(_port (_internal PC2 ~STD_LOGIC_VECTOR{47~downto~0}~13 0 64 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 79 (_component PC1 )
		(_port
			((PCI)(KIN))
			((CO)(BUS74))
			((DO)(BUS76))
		)
		(_use (_entity . PC1)
		)
	)
	(_instantiation U2 0 86 (_component LS )
		(_port
			((CLK)(CLK))
			((LI)(BUS74))
			((SHE)(SHE))
			((SHS)(SHS))
			((WE)(DR))
			((LO)(BUS80))
		)
		(_use (_entity . LS)
			(_port
				((SHS)(SHS))
				((SHE)(SHE))
				((WE)(WE))
				((CLK)(CLK))
				((LI)(LI))
				((LO)(LO))
			)
		)
	)
	(_instantiation U3 0 96 (_component LS )
		(_port
			((CLK)(CLK))
			((LI)(BUS76))
			((SHE)(SHE))
			((SHS)(SHS))
			((WE)(DR))
			((LO)(BUS82))
		)
		(_use (_entity . LS)
			(_port
				((SHS)(SHS))
				((SHE)(SHE))
				((WE)(WE))
				((CLK)(CLK))
				((LI)(LI))
				((LO)(LO))
			)
		)
	)
	(_instantiation U5 0 106 (_component PC2 )
		(_port
			((C)(BUS80))
			((D)(BUS82))
			((PC2)(RK))
		)
		(_use (_entity . PC2)
			(_port
				((PC2)(PC2))
				((C)(C))
				((D)(D))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal DR ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal SHE ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal SHS ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal KIN ~STD_LOGIC_VECTOR{63~downto~0}~12 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_port (_internal RK ~STD_LOGIC_VECTOR{47~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~132 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~136 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~138 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1310 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1312 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal BUS74 ~STD_LOGIC_VECTOR{27~downto~0}~1312 0 70 (_architecture (_uni ))))
		(_signal (_internal BUS76 ~STD_LOGIC_VECTOR{27~downto~0}~1312 0 71 (_architecture (_uni ))))
		(_signal (_internal BUS80 ~STD_LOGIC_VECTOR{27~downto~0}~1312 0 72 (_architecture (_uni ))))
		(_signal (_internal BUS82 ~STD_LOGIC_VECTOR{27~downto~0}~1312 0 73 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000059 55 2460          1369893473600 CipherControl_arch
(_unit VHDL (ciphercontrol 0 26 (ciphercontrol_arch 0 39 ))
	(_version v98)
	(_time 1369893473601 2013.05.30 08:57:53)
	(_source (\./compile/ciphercontrol.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d8db888ad98e8cce828dcd838bdedbde8ede8ddfdc)
	(_entity
		(_time 1369844743546)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal DR ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal DTO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal FR ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal KCLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal SHE ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal SHS ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_signal (_internal CLKEN ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_type (_internal CipherState_type 0 45 (_enum1 x drd r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15 r16 (_to (i 0)(i 17)))))
		(_signal (_internal CipherState CipherState_type 0 50 (_architecture (_uni ))))
		(_process
			(line__57(_architecture 0 0 57 (_assignment (_simple)(_target(5))(_sensitivity(9)(0)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_target(6))(_sensitivity(9)(0)))))
			(CipherState_machine(_architecture 2 0 63 (_process (_target(9)(10))(_sensitivity(0)(2)(10)(1))(_dssslsensitivity 2))))
			(FR_assignment(_architecture 3 0 125 (_assignment (_simple)(_target(4))(_sensitivity(10)))))
			(DTO_assignment(_architecture 4 0 146 (_assignment (_simple)(_target(3))(_sensitivity(10)))))
			(SHE_assignment(_architecture 5 0 167 (_assignment (_simple)(_target(7))(_sensitivity(10)))))
			(SHS_assignment(_architecture 6 0 188 (_assignment (_simple)(_target(8))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . CipherControl_arch 7 -1
	)
)
I 000050 55 15275         1369893735982 DES_MAIN2
(_unit VHDL (des_main2 0 28 (des_main2 0 39 ))
	(_version v98)
	(_time 1369893735983 2013.05.30 09:02:15)
	(_source (\./compile/DES_MAIN.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c2c19297c59495d794c59595d3989ac497c1c0c4c6c4c7)
	(_entity
		(_time 1369844948375)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(IP
			(_object
				(_port (_internal DIN ~STD_LOGIC_VECTOR{63~downto~0}~13 0 73 (_entity (_in ))))
				(_port (_internal DL ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 74 (_entity (_out ))))
				(_port (_internal DR ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 75 (_entity (_out ))))
			)
		)
		(IP_INV
			(_object
				(_port (_internal DL ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 80 (_entity (_in ))))
				(_port (_internal DR ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 81 (_entity (_in ))))
				(_port (_internal DOUT ~STD_LOGIC_VECTOR{63~downto~0}~1318 0 82 (_entity (_out ))))
			)
		)
		(CipherControl
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal DR ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal DTO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal FR ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal KCLK ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal SHE ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal SHS ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
		(F
			(_object
				(_port (_internal DR ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66 (_entity (_in ))))
				(_port (_internal Key ~STD_LOGIC_VECTOR{47~downto~0}~13 0 67 (_entity (_in ))))
				(_port (_internal FO ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68 (_entity (_out ))))
			)
		)
		(MUX32
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 97 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 98 (_entity (_in ))))
				(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 100 (_entity (_out ))))
			)
		)
		(XOR32
			(_object
				(_port (_internal I1 ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 112 (_entity (_in ))))
				(_port (_internal I2 ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 113 (_entity (_in ))))
				(_port (_internal XR ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 114 (_entity (_out ))))
			)
		)
		(KeyGen
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_port (_internal DR ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
				(_port (_internal KIN ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 89 (_entity (_in ))))
				(_port (_internal SHE ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal SHS ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal RK ~STD_LOGIC_VECTOR{47~downto~0}~1322 0 92 (_entity (_out ))))
			)
		)
		(REG32
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal DI ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 106 (_entity (_in ))))
				(_port (_internal DO ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 107 (_entity (_out ))))
			)
		)
		(DMX32
			(_object
				(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI ~STD_LOGIC_VECTOR{31~downto~0}~13 0 59 (_entity (_in ))))
				(_port (_internal AO ~STD_LOGIC_VECTOR{31~downto~0}~132 0 60 (_entity (_out ))))
				(_port (_internal BO ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 144 (_component IP )
		(_port
			((DIN)(DataBlockIN))
			((DL)(BUS42))
			((DR)(BUS75))
		)
		(_use (_entity . IP)
		)
	)
	(_instantiation U10 0 151 (_component IP_INV )
		(_port
			((DL)(BUS87))
			((DR)(BUS83))
			((DOUT)(DataBlockOUT))
		)
		(_use (_entity . IP_INV)
			(_port
				((DOUT)(DOUT))
				((DL)(DL))
				((DR)(DR))
			)
		)
	)
	(_instantiation U11 0 158 (_component CipherControl )
		(_port
			((CLK)(CLK))
			((DR)(DR))
			((RST)(RST))
			((DTO)(NET135))
			((FR)(NET141))
			((KCLK)(KCLK))
			((RCLK)(RCLK))
			((SHE)(NET119))
			((SHS)(NET125))
		)
		(_use (_entity . CipherControl)
		)
	)
	(_instantiation U13 0 171 (_component F )
		(_port
			((DR(31))(RoundKey(47)))
			((DR(30))(RoundKey(46)))
			((DR(29))(RoundKey(45)))
			((DR(28))(RoundKey(44)))
			((DR(27))(RoundKey(43)))
			((DR(26))(RoundKey(42)))
			((DR(25))(RoundKey(41)))
			((DR(24))(RoundKey(40)))
			((DR(23))(RoundKey(39)))
			((DR(22))(RoundKey(38)))
			((DR(21))(RoundKey(37)))
			((DR(20))(RoundKey(36)))
			((DR(19))(RoundKey(35)))
			((DR(18))(RoundKey(34)))
			((DR(17))(RoundKey(33)))
			((DR(16))(RoundKey(32)))
			((DR(15))(RoundKey(31)))
			((DR(14))(RoundKey(30)))
			((DR(13))(RoundKey(29)))
			((DR(12))(RoundKey(28)))
			((DR(11))(RoundKey(27)))
			((DR(10))(RoundKey(26)))
			((DR(9))(RoundKey(25)))
			((DR(8))(RoundKey(24)))
			((DR(7))(RoundKey(23)))
			((DR(6))(RoundKey(22)))
			((DR(5))(RoundKey(21)))
			((DR(4))(RoundKey(20)))
			((DR(3))(RoundKey(19)))
			((DR(2))(RoundKey(18)))
			((DR(1))(RoundKey(17)))
			((DR(0))(RoundKey(16)))
			((Key)(BUS89))
			((FO)(BUS169))
		)
		(_use (_entity . F)
			(_port
				((DR)(DR))
				((Key)(Key))
				((FO)(FO))
			)
		)
	)
	(_instantiation U2 0 209 (_component MUX32 )
		(_port
			((A)(BUS42))
			((B(31))(BUS89(47)))
			((B(30))(BUS89(46)))
			((B(29))(BUS89(45)))
			((B(28))(BUS89(44)))
			((B(27))(BUS89(43)))
			((B(26))(BUS89(42)))
			((B(25))(BUS89(41)))
			((B(24))(BUS89(40)))
			((B(23))(BUS89(39)))
			((B(22))(BUS89(38)))
			((B(21))(BUS89(37)))
			((B(20))(BUS89(36)))
			((B(19))(BUS89(35)))
			((B(18))(BUS89(34)))
			((B(17))(BUS89(33)))
			((B(16))(BUS89(32)))
			((B(15))(BUS89(31)))
			((B(14))(BUS89(30)))
			((B(13))(BUS89(29)))
			((B(12))(BUS89(28)))
			((B(11))(BUS89(27)))
			((B(10))(BUS89(26)))
			((B(9))(BUS89(25)))
			((B(8))(BUS89(24)))
			((B(7))(BUS89(23)))
			((B(6))(BUS89(22)))
			((B(5))(BUS89(21)))
			((B(4))(BUS89(20)))
			((B(3))(BUS89(19)))
			((B(2))(BUS89(18)))
			((B(1))(BUS89(17)))
			((B(0))(BUS89(16)))
			((CS)(NET141))
			((M)(BUS81))
		)
		(_use (_entity . MUX32)
			(_port
				((CS)(CS))
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_instantiation U3 0 248 (_component MUX32 )
		(_port
			((A)(BUS75))
			((B)(BUS101))
			((CS)(NET141))
			((M)(BUS79))
		)
		(_use (_entity . MUX32)
			(_port
				((CS)(CS))
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_instantiation U4 0 256 (_component XOR32 )
		(_port
			((I1)(BUS97))
			((I2)(BUS169))
			((XR)(BUS101))
		)
		(_use (_entity . XOR32)
		)
	)
	(_instantiation U5 0 263 (_component KeyGen )
		(_port
			((CLK)(KCLK))
			((DR)(DR))
			((KIN)(KeyIN))
			((SHE)(NET119))
			((SHS)(NET125))
			((RK)(RoundKey))
		)
		(_use (_entity . KeyGen)
			(_port
				((CLK)(CLK))
				((DR)(DR))
				((SHE)(SHE))
				((SHS)(SHS))
				((KIN)(KIN))
				((RK)(RK))
			)
		)
	)
	(_instantiation U6 0 273 (_component REG32 )
		(_port
			((CLK)(RCLK))
			((DI)(BUS81))
			((DO)(CurStateL))
		)
		(_use (_entity . REG32)
		)
	)
	(_instantiation U7 0 280 (_component REG32 )
		(_port
			((CLK)(RCLK))
			((DI)(BUS79))
			((DO)(CurStateR))
		)
		(_use (_entity . REG32)
		)
	)
	(_instantiation U8 0 287 (_component DMX32 )
		(_port
			((CS)(NET135))
			((DI)(CurStateR))
			((AO)(BUS83))
			((BO(31))(BUS89(47)))
			((BO(30))(BUS89(46)))
			((BO(29))(BUS89(45)))
			((BO(28))(BUS89(44)))
			((BO(27))(BUS89(43)))
			((BO(26))(BUS89(42)))
			((BO(25))(BUS89(41)))
			((BO(24))(BUS89(40)))
			((BO(23))(BUS89(39)))
			((BO(22))(BUS89(38)))
			((BO(21))(BUS89(37)))
			((BO(20))(BUS89(36)))
			((BO(19))(BUS89(35)))
			((BO(18))(BUS89(34)))
			((BO(17))(BUS89(33)))
			((BO(16))(BUS89(32)))
			((BO(15))(BUS89(31)))
			((BO(14))(BUS89(30)))
			((BO(13))(BUS89(29)))
			((BO(12))(BUS89(28)))
			((BO(11))(BUS89(27)))
			((BO(10))(BUS89(26)))
			((BO(9))(BUS89(25)))
			((BO(8))(BUS89(24)))
			((BO(7))(BUS89(23)))
			((BO(6))(BUS89(22)))
			((BO(5))(BUS89(21)))
			((BO(4))(BUS89(20)))
			((BO(3))(BUS89(19)))
			((BO(2))(BUS89(18)))
			((BO(1))(BUS89(17)))
			((BO(0))(BUS89(16)))
		)
		(_use (_entity . DMX32)
			(_port
				((CS)(CS))
				((DI)(DI))
				((AO)(AO))
				((BO)(BO))
			)
		)
	)
	(_instantiation U9 0 326 (_component DMX32 )
		(_port
			((CS)(NET135))
			((DI)(CurStateL))
			((AO)(BUS87))
			((BO)(BUS97))
		)
		(_use (_entity . DMX32)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal DR ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal DataBlockIN ~STD_LOGIC_VECTOR{63~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal KeyIN ~STD_LOGIC_VECTOR{63~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal DataBlockOUT ~STD_LOGIC_VECTOR{63~downto~0}~124 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1318 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1322 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal KCLK ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal NET119 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal NET125 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal NET135 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal NET141 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal BUS101 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 126 (_architecture (_uni ))))
		(_signal (_internal BUS169 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 127 (_architecture (_uni ))))
		(_signal (_internal BUS42 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 128 (_architecture (_uni ))))
		(_signal (_internal BUS75 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 129 (_architecture (_uni ))))
		(_signal (_internal BUS79 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 130 (_architecture (_uni ))))
		(_signal (_internal BUS81 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 131 (_architecture (_uni ))))
		(_signal (_internal BUS83 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 132 (_architecture (_uni ))))
		(_signal (_internal BUS87 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 133 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1342 0 134 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal BUS89 ~STD_LOGIC_VECTOR{47~downto~0}~1342 0 134 (_architecture (_uni ))))
		(_signal (_internal BUS97 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 135 (_architecture (_uni ))))
		(_signal (_internal CurStateL ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 136 (_architecture (_uni ))))
		(_signal (_internal CurStateR ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 137 (_architecture (_uni ))))
		(_signal (_internal RoundKey ~STD_LOGIC_VECTOR{47~downto~0}~1342 0 138 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000059 55 2460          1369947547024 CipherControl_arch
(_unit VHDL (ciphercontrol 0 26 (ciphercontrol_arch 0 39 ))
	(_version v98)
	(_time 1369947547025 2013.05.30 23:59:07)
	(_source (\./compile/ciphercontrol.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 74272275792220622e21612f277277722272217370)
	(_entity
		(_time 1369844743546)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal DR ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal DTO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal FR ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal KCLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal SHE ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal SHS ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_signal (_internal CLKEN ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_type (_internal CipherState_type 0 45 (_enum1 x drd r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15 r16 (_to (i 0)(i 17)))))
		(_signal (_internal CipherState CipherState_type 0 50 (_architecture (_uni ))))
		(_process
			(line__57(_architecture 0 0 57 (_assignment (_simple)(_target(5))(_sensitivity(9)(0)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_target(6))(_sensitivity(9)(0)))))
			(CipherState_machine(_architecture 2 0 63 (_process (_target(9)(10))(_sensitivity(0)(2)(10)(1))(_dssslsensitivity 2))))
			(FR_assignment(_architecture 3 0 125 (_assignment (_simple)(_target(4))(_sensitivity(10)))))
			(DTO_assignment(_architecture 4 0 146 (_assignment (_simple)(_target(3))(_sensitivity(10)))))
			(SHE_assignment(_architecture 5 0 167 (_assignment (_simple)(_target(7))(_sensitivity(10)))))
			(SHS_assignment(_architecture 6 0 188 (_assignment (_simple)(_target(8))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . CipherControl_arch 7 -1
	)
)
I 000046 55 1357          1369947755621 MUX32
(_unit VHDL (mux32 0 28 (mux32 0 39 ))
	(_version v98)
	(_time 1369947755622 2013.05.31 00:02:35)
	(_source (\./src/mux32.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4146414245171d524343531b444644464942424243)
	(_entity
		(_time 1369844719812)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{31~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M ~STD_LOGIC_VECTOR{31~downto~0}~124 0 33 (_entity (_out ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . MUX32 1 -1
	)
)
V 000046 55 1357          1369947811419 MUX32
(_unit VHDL (mux32 0 28 (mux32 0 39 ))
	(_version v98)
	(_time 1369947811420 2013.05.31 00:03:31)
	(_source (\./src/mux32.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3a6a693e6e6c6629383828603f3d3f3d3239393938)
	(_entity
		(_time 1369844719812)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{31~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M ~STD_LOGIC_VECTOR{31~downto~0}~124 0 33 (_entity (_out ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . MUX32 1 -1
	)
)
I 000059 55 2460          1369978375483 CipherControl_arch
(_unit VHDL (ciphercontrol 0 26 (ciphercontrol_arch 0 39 ))
	(_version v98)
	(_time 1369978375484 2013.05.31 08:32:55)
	(_source (\./compile/ciphercontrol.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 25262021297371337f77307e762326237323702221)
	(_entity
		(_time 1369844743546)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal DR ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal DTO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal FR ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal KCLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal SHE ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal SHS ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_signal (_internal CLKEN ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_type (_internal CipherState_type 0 45 (_enum1 x drd r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15 r16 (_to (i 0)(i 17)))))
		(_signal (_internal CipherState CipherState_type 0 50 (_architecture (_uni ))))
		(_process
			(line__57(_architecture 0 0 57 (_assignment (_simple)(_target(5))(_sensitivity(9)(0)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_target(6))(_sensitivity(9)(0)))))
			(CipherState_machine(_architecture 2 0 63 (_process (_target(9)(10))(_sensitivity(0)(2)(10)(1))(_dssslsensitivity 2))))
			(FR_assignment(_architecture 3 0 125 (_assignment (_simple)(_target(4))(_sensitivity(10)))))
			(DTO_assignment(_architecture 4 0 146 (_assignment (_simple)(_target(3))(_sensitivity(10)))))
			(SHE_assignment(_architecture 5 0 167 (_assignment (_simple)(_target(7))(_sensitivity(10)))))
			(SHS_assignment(_architecture 6 0 189 (_assignment (_simple)(_target(8))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . CipherControl_arch 7 -1
	)
)
I 000050 55 12649         1369978688004 DES_MAIN2
(_unit VHDL (des_main2 0 28 (des_main2 0 39 ))
	(_version v98)
	(_time 1369978688005 2013.05.31 08:38:08)
	(_source (\./compile/DES_MAIN.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eaedbfb9bebcbdffe8b8aeb0baece3ecbfe9e8ecee)
	(_entity
		(_time 1369844948375)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(IP
			(_object
				(_port (_internal DIN ~STD_LOGIC_VECTOR{63~downto~0}~13 0 73 (_entity (_in ))))
				(_port (_internal DL ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 74 (_entity (_out ))))
				(_port (_internal DR ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 75 (_entity (_out ))))
			)
		)
		(IP_INV
			(_object
				(_port (_internal DL ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 80 (_entity (_in ))))
				(_port (_internal DR ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 81 (_entity (_in ))))
				(_port (_internal DOUT ~STD_LOGIC_VECTOR{63~downto~0}~1318 0 82 (_entity (_out ))))
			)
		)
		(CipherControl
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal DR ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal DTO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal FR ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal KCLK ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal SHE ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal SHS ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
		(F
			(_object
				(_port (_internal DR ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66 (_entity (_in ))))
				(_port (_internal Key ~STD_LOGIC_VECTOR{47~downto~0}~13 0 67 (_entity (_in ))))
				(_port (_internal FO ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68 (_entity (_out ))))
			)
		)
		(MUX32
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 97 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 98 (_entity (_in ))))
				(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 100 (_entity (_out ))))
			)
		)
		(XOR32
			(_object
				(_port (_internal I1 ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 112 (_entity (_in ))))
				(_port (_internal I2 ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 113 (_entity (_in ))))
				(_port (_internal XR ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 114 (_entity (_out ))))
			)
		)
		(KeyGen
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_port (_internal DR ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
				(_port (_internal KIN ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 89 (_entity (_in ))))
				(_port (_internal SHE ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal SHS ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal RK ~STD_LOGIC_VECTOR{47~downto~0}~1322 0 92 (_entity (_out ))))
			)
		)
		(REG32
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal DI ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 106 (_entity (_in ))))
				(_port (_internal DO ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 107 (_entity (_out ))))
			)
		)
		(DMX32
			(_object
				(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI ~STD_LOGIC_VECTOR{31~downto~0}~13 0 59 (_entity (_in ))))
				(_port (_internal AO ~STD_LOGIC_VECTOR{31~downto~0}~132 0 60 (_entity (_out ))))
				(_port (_internal BO ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 144 (_component IP )
		(_port
			((DIN)(DataBlockIN))
			((DL)(BUS42))
			((DR)(BUS75))
		)
		(_use (_entity . IP)
		)
	)
	(_instantiation U10 0 151 (_component IP_INV )
		(_port
			((DL)(BUS87))
			((DR)(BUS83))
			((DOUT)(DataBlockOUT))
		)
		(_use (_entity . IP_INV)
			(_port
				((DOUT)(DOUT))
				((DL)(DL))
				((DR)(DR))
			)
		)
	)
	(_instantiation U11 0 158 (_component CipherControl )
		(_port
			((CLK)(CLK))
			((DR)(DR))
			((RST)(RST))
			((DTO)(NET135))
			((FR)(NET141))
			((KCLK)(KCLK))
			((RCLK)(RCLK))
			((SHE)(NET119))
			((SHS)(NET125))
		)
		(_use (_entity . CipherControl)
		)
	)
	(_instantiation U13 0 171 (_component F )
		(_port
			((DR)(BUS89))
			((Key)(RoundKey))
			((FO)(BUS169))
		)
		(_use (_entity . F)
		)
	)
	(_instantiation U2 0 178 (_component MUX32 )
		(_port
			((A)(BUS42))
			((B)(BUS89))
			((CS)(NET141))
			((M)(BUS81))
		)
		(_use (_entity . MUX32)
			(_port
				((CS)(CS))
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_instantiation U3 0 186 (_component MUX32 )
		(_port
			((A)(BUS75))
			((B)(BUS101))
			((CS)(NET141))
			((M)(BUS79))
		)
		(_use (_entity . MUX32)
			(_port
				((CS)(CS))
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_instantiation U4 0 194 (_component XOR32 )
		(_port
			((I1)(BUS97))
			((I2)(BUS169))
			((XR)(BUS101))
		)
		(_use (_entity . XOR32)
		)
	)
	(_instantiation U5 0 201 (_component KeyGen )
		(_port
			((CLK)(KCLK))
			((DR)(DR))
			((KIN)(KeyIN))
			((SHE)(NET119))
			((SHS)(NET125))
			((RK)(RoundKey))
		)
		(_use (_entity . KeyGen)
			(_port
				((CLK)(CLK))
				((DR)(DR))
				((SHE)(SHE))
				((SHS)(SHS))
				((KIN)(KIN))
				((RK)(RK))
			)
		)
	)
	(_instantiation U6 0 211 (_component REG32 )
		(_port
			((CLK)(RCLK))
			((DI)(BUS81))
			((DO)(CurStateL))
		)
		(_use (_entity . REG32)
		)
	)
	(_instantiation U7 0 218 (_component REG32 )
		(_port
			((CLK)(RCLK))
			((DI)(BUS79))
			((DO)(CurStateR))
		)
		(_use (_entity . REG32)
		)
	)
	(_instantiation U8 0 225 (_component DMX32 )
		(_port
			((CS)(NET135))
			((DI)(CurStateR))
			((AO)(BUS83))
			((BO)(BUS89))
		)
		(_use (_entity . DMX32)
		)
	)
	(_instantiation U9 0 233 (_component DMX32 )
		(_port
			((CS)(NET135))
			((DI)(CurStateL))
			((AO)(BUS87))
			((BO)(BUS97))
		)
		(_use (_entity . DMX32)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal DR ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal DataBlockIN ~STD_LOGIC_VECTOR{63~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal KeyIN ~STD_LOGIC_VECTOR{63~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal DataBlockOUT ~STD_LOGIC_VECTOR{63~downto~0}~124 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1318 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1322 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal KCLK ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal NET119 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal NET125 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal NET135 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal NET141 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal BUS101 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 126 (_architecture (_uni ))))
		(_signal (_internal BUS169 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 127 (_architecture (_uni ))))
		(_signal (_internal BUS42 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 128 (_architecture (_uni ))))
		(_signal (_internal BUS75 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 129 (_architecture (_uni ))))
		(_signal (_internal BUS79 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 130 (_architecture (_uni ))))
		(_signal (_internal BUS81 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 131 (_architecture (_uni ))))
		(_signal (_internal BUS83 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 132 (_architecture (_uni ))))
		(_signal (_internal BUS87 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 133 (_architecture (_uni ))))
		(_signal (_internal BUS89 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 134 (_architecture (_uni ))))
		(_signal (_internal BUS97 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 135 (_architecture (_uni ))))
		(_signal (_internal CurStateL ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 136 (_architecture (_uni ))))
		(_signal (_internal CurStateR ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 137 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1342 0 138 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal RoundKey ~STD_LOGIC_VECTOR{47~downto~0}~1342 0 138 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000050 55 12649         1369978696786 DES_MAIN2
(_unit VHDL (des_main2 0 28 (des_main2 0 39 ))
	(_version v98)
	(_time 1369978696787 2013.05.31 08:38:16)
	(_source (\./compile/DES_MAIN.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 383d683d356e6f2d3a6a7c62683e313e6d3b3a3e3c)
	(_entity
		(_time 1369844948375)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(IP
			(_object
				(_port (_internal DIN ~STD_LOGIC_VECTOR{63~downto~0}~13 0 73 (_entity (_in ))))
				(_port (_internal DL ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 74 (_entity (_out ))))
				(_port (_internal DR ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 75 (_entity (_out ))))
			)
		)
		(IP_INV
			(_object
				(_port (_internal DL ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 80 (_entity (_in ))))
				(_port (_internal DR ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 81 (_entity (_in ))))
				(_port (_internal DOUT ~STD_LOGIC_VECTOR{63~downto~0}~1318 0 82 (_entity (_out ))))
			)
		)
		(CipherControl
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal DR ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal DTO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal FR ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal KCLK ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal SHE ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal SHS ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
		(F
			(_object
				(_port (_internal DR ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66 (_entity (_in ))))
				(_port (_internal Key ~STD_LOGIC_VECTOR{47~downto~0}~13 0 67 (_entity (_in ))))
				(_port (_internal FO ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68 (_entity (_out ))))
			)
		)
		(MUX32
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 97 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 98 (_entity (_in ))))
				(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 100 (_entity (_out ))))
			)
		)
		(XOR32
			(_object
				(_port (_internal I1 ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 112 (_entity (_in ))))
				(_port (_internal I2 ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 113 (_entity (_in ))))
				(_port (_internal XR ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 114 (_entity (_out ))))
			)
		)
		(KeyGen
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_port (_internal DR ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
				(_port (_internal KIN ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 89 (_entity (_in ))))
				(_port (_internal SHE ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal SHS ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal RK ~STD_LOGIC_VECTOR{47~downto~0}~1322 0 92 (_entity (_out ))))
			)
		)
		(REG32
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal DI ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 106 (_entity (_in ))))
				(_port (_internal DO ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 107 (_entity (_out ))))
			)
		)
		(DMX32
			(_object
				(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI ~STD_LOGIC_VECTOR{31~downto~0}~13 0 59 (_entity (_in ))))
				(_port (_internal AO ~STD_LOGIC_VECTOR{31~downto~0}~132 0 60 (_entity (_out ))))
				(_port (_internal BO ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 144 (_component IP )
		(_port
			((DIN)(DataBlockIN))
			((DL)(BUS42))
			((DR)(BUS75))
		)
		(_use (_entity . IP)
		)
	)
	(_instantiation U10 0 151 (_component IP_INV )
		(_port
			((DL)(BUS87))
			((DR)(BUS83))
			((DOUT)(DataBlockOUT))
		)
		(_use (_entity . IP_INV)
			(_port
				((DOUT)(DOUT))
				((DL)(DL))
				((DR)(DR))
			)
		)
	)
	(_instantiation U11 0 158 (_component CipherControl )
		(_port
			((CLK)(CLK))
			((DR)(DR))
			((RST)(RST))
			((DTO)(NET135))
			((FR)(NET141))
			((KCLK)(KCLK))
			((RCLK)(RCLK))
			((SHE)(NET119))
			((SHS)(NET125))
		)
		(_use (_entity . CipherControl)
		)
	)
	(_instantiation U13 0 171 (_component F )
		(_port
			((DR)(BUS89))
			((Key)(RoundKey))
			((FO)(BUS169))
		)
		(_use (_entity . F)
		)
	)
	(_instantiation U2 0 178 (_component MUX32 )
		(_port
			((A)(BUS42))
			((B)(BUS89))
			((CS)(NET141))
			((M)(BUS81))
		)
		(_use (_entity . MUX32)
			(_port
				((CS)(CS))
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_instantiation U3 0 186 (_component MUX32 )
		(_port
			((A)(BUS75))
			((B)(BUS101))
			((CS)(NET141))
			((M)(BUS79))
		)
		(_use (_entity . MUX32)
			(_port
				((CS)(CS))
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_instantiation U4 0 194 (_component XOR32 )
		(_port
			((I1)(BUS97))
			((I2)(BUS169))
			((XR)(BUS101))
		)
		(_use (_entity . XOR32)
		)
	)
	(_instantiation U5 0 201 (_component KeyGen )
		(_port
			((CLK)(KCLK))
			((DR)(DR))
			((KIN)(KeyIN))
			((SHE)(NET119))
			((SHS)(NET125))
			((RK)(RoundKey))
		)
		(_use (_entity . KeyGen)
			(_port
				((CLK)(CLK))
				((DR)(DR))
				((SHE)(SHE))
				((SHS)(SHS))
				((KIN)(KIN))
				((RK)(RK))
			)
		)
	)
	(_instantiation U6 0 211 (_component REG32 )
		(_port
			((CLK)(RCLK))
			((DI)(BUS81))
			((DO)(CurStateL))
		)
		(_use (_entity . REG32)
		)
	)
	(_instantiation U7 0 218 (_component REG32 )
		(_port
			((CLK)(RCLK))
			((DI)(BUS79))
			((DO)(CurStateR))
		)
		(_use (_entity . REG32)
		)
	)
	(_instantiation U8 0 225 (_component DMX32 )
		(_port
			((CS)(NET135))
			((DI)(CurStateR))
			((AO)(BUS83))
			((BO)(BUS89))
		)
		(_use (_entity . DMX32)
		)
	)
	(_instantiation U9 0 233 (_component DMX32 )
		(_port
			((CS)(NET135))
			((DI)(CurStateL))
			((AO)(BUS87))
			((BO)(BUS97))
		)
		(_use (_entity . DMX32)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal DR ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal DataBlockIN ~STD_LOGIC_VECTOR{63~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal KeyIN ~STD_LOGIC_VECTOR{63~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal DataBlockOUT ~STD_LOGIC_VECTOR{63~downto~0}~124 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1318 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1322 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal KCLK ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal NET119 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal NET125 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal NET135 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal NET141 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal BUS101 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 126 (_architecture (_uni ))))
		(_signal (_internal BUS169 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 127 (_architecture (_uni ))))
		(_signal (_internal BUS42 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 128 (_architecture (_uni ))))
		(_signal (_internal BUS75 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 129 (_architecture (_uni ))))
		(_signal (_internal BUS79 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 130 (_architecture (_uni ))))
		(_signal (_internal BUS81 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 131 (_architecture (_uni ))))
		(_signal (_internal BUS83 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 132 (_architecture (_uni ))))
		(_signal (_internal BUS87 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 133 (_architecture (_uni ))))
		(_signal (_internal BUS89 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 134 (_architecture (_uni ))))
		(_signal (_internal BUS97 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 135 (_architecture (_uni ))))
		(_signal (_internal CurStateL ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 136 (_architecture (_uni ))))
		(_signal (_internal CurStateR ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 137 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1342 0 138 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal RoundKey ~STD_LOGIC_VECTOR{47~downto~0}~1342 0 138 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000050 55 12649         1369978739473 DES_MAIN2
(_unit VHDL (des_main2 0 28 (des_main2 0 39 ))
	(_version v98)
	(_time 1369978739474 2013.05.31 08:38:59)
	(_source (\./compile/DES_MAIN.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f2a1f5a2f5a4a5e7f0a0b6a8a2f4fbf4a7f1f0f4f6)
	(_entity
		(_time 1369844948375)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(IP
			(_object
				(_port (_internal DIN ~STD_LOGIC_VECTOR{63~downto~0}~13 0 73 (_entity (_in ))))
				(_port (_internal DL ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 74 (_entity (_out ))))
				(_port (_internal DR ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 75 (_entity (_out ))))
			)
		)
		(IP_INV
			(_object
				(_port (_internal DL ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 80 (_entity (_in ))))
				(_port (_internal DR ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 81 (_entity (_in ))))
				(_port (_internal DOUT ~STD_LOGIC_VECTOR{63~downto~0}~1318 0 82 (_entity (_out ))))
			)
		)
		(CipherControl
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal DR ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal DTO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal FR ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal KCLK ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal SHE ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal SHS ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
		(F
			(_object
				(_port (_internal DR ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66 (_entity (_in ))))
				(_port (_internal Key ~STD_LOGIC_VECTOR{47~downto~0}~13 0 67 (_entity (_in ))))
				(_port (_internal FO ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68 (_entity (_out ))))
			)
		)
		(MUX32
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 97 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 98 (_entity (_in ))))
				(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 100 (_entity (_out ))))
			)
		)
		(XOR32
			(_object
				(_port (_internal I1 ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 112 (_entity (_in ))))
				(_port (_internal I2 ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 113 (_entity (_in ))))
				(_port (_internal XR ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 114 (_entity (_out ))))
			)
		)
		(KeyGen
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_port (_internal DR ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
				(_port (_internal KIN ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 89 (_entity (_in ))))
				(_port (_internal SHE ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal SHS ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal RK ~STD_LOGIC_VECTOR{47~downto~0}~1322 0 92 (_entity (_out ))))
			)
		)
		(REG32
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal DI ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 106 (_entity (_in ))))
				(_port (_internal DO ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 107 (_entity (_out ))))
			)
		)
		(DMX32
			(_object
				(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI ~STD_LOGIC_VECTOR{31~downto~0}~13 0 59 (_entity (_in ))))
				(_port (_internal AO ~STD_LOGIC_VECTOR{31~downto~0}~132 0 60 (_entity (_out ))))
				(_port (_internal BO ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 144 (_component IP )
		(_port
			((DIN)(DataBlockIN))
			((DL)(BUS42))
			((DR)(BUS75))
		)
		(_use (_entity . IP)
		)
	)
	(_instantiation U10 0 151 (_component IP_INV )
		(_port
			((DL)(BUS87))
			((DR)(BUS83))
			((DOUT)(DataBlockOUT))
		)
		(_use (_entity . IP_INV)
			(_port
				((DOUT)(DOUT))
				((DL)(DL))
				((DR)(DR))
			)
		)
	)
	(_instantiation U11 0 158 (_component CipherControl )
		(_port
			((CLK)(CLK))
			((DR)(DR))
			((RST)(RST))
			((DTO)(NET135))
			((FR)(NET141))
			((KCLK)(KCLK))
			((RCLK)(RCLK))
			((SHE)(NET119))
			((SHS)(NET125))
		)
		(_use (_entity . CipherControl)
		)
	)
	(_instantiation U13 0 171 (_component F )
		(_port
			((DR)(BUS89))
			((Key)(RoundKey))
			((FO)(BUS169))
		)
		(_use (_entity . F)
		)
	)
	(_instantiation U2 0 178 (_component MUX32 )
		(_port
			((A)(BUS42))
			((B)(BUS89))
			((CS)(NET141))
			((M)(BUS81))
		)
		(_use (_entity . MUX32)
			(_port
				((CS)(CS))
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_instantiation U3 0 186 (_component MUX32 )
		(_port
			((A)(BUS75))
			((B)(BUS101))
			((CS)(NET141))
			((M)(BUS79))
		)
		(_use (_entity . MUX32)
			(_port
				((CS)(CS))
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_instantiation U4 0 194 (_component XOR32 )
		(_port
			((I1)(BUS97))
			((I2)(BUS169))
			((XR)(BUS101))
		)
		(_use (_entity . XOR32)
		)
	)
	(_instantiation U5 0 201 (_component KeyGen )
		(_port
			((CLK)(KCLK))
			((DR)(DR))
			((KIN)(KeyIN))
			((SHE)(NET119))
			((SHS)(NET125))
			((RK)(RoundKey))
		)
		(_use (_entity . KeyGen)
			(_port
				((CLK)(CLK))
				((DR)(DR))
				((SHE)(SHE))
				((SHS)(SHS))
				((KIN)(KIN))
				((RK)(RK))
			)
		)
	)
	(_instantiation U6 0 211 (_component REG32 )
		(_port
			((CLK)(RCLK))
			((DI)(BUS81))
			((DO)(CurStateL))
		)
		(_use (_entity . REG32)
		)
	)
	(_instantiation U7 0 218 (_component REG32 )
		(_port
			((CLK)(RCLK))
			((DI)(BUS79))
			((DO)(CurStateR))
		)
		(_use (_entity . REG32)
		)
	)
	(_instantiation U8 0 225 (_component DMX32 )
		(_port
			((CS)(NET135))
			((DI)(CurStateR))
			((AO)(BUS83))
			((BO)(BUS89))
		)
		(_use (_entity . DMX32)
		)
	)
	(_instantiation U9 0 233 (_component DMX32 )
		(_port
			((CS)(NET135))
			((DI)(CurStateL))
			((AO)(BUS87))
			((BO)(BUS97))
		)
		(_use (_entity . DMX32)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal DR ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal DataBlockIN ~STD_LOGIC_VECTOR{63~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal KeyIN ~STD_LOGIC_VECTOR{63~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal DataBlockOUT ~STD_LOGIC_VECTOR{63~downto~0}~124 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1318 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1322 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal KCLK ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal NET119 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal NET125 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal NET135 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal NET141 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal BUS101 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 126 (_architecture (_uni ))))
		(_signal (_internal BUS169 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 127 (_architecture (_uni ))))
		(_signal (_internal BUS42 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 128 (_architecture (_uni ))))
		(_signal (_internal BUS75 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 129 (_architecture (_uni ))))
		(_signal (_internal BUS79 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 130 (_architecture (_uni ))))
		(_signal (_internal BUS81 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 131 (_architecture (_uni ))))
		(_signal (_internal BUS83 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 132 (_architecture (_uni ))))
		(_signal (_internal BUS87 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 133 (_architecture (_uni ))))
		(_signal (_internal BUS89 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 134 (_architecture (_uni ))))
		(_signal (_internal BUS97 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 135 (_architecture (_uni ))))
		(_signal (_internal CurStateL ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 136 (_architecture (_uni ))))
		(_signal (_internal CurStateR ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 137 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1342 0 138 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal RoundKey ~STD_LOGIC_VECTOR{47~downto~0}~1342 0 138 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000050 55 12649         1369978849400 DES_MAIN2
(_unit VHDL (des_main2 0 28 (des_main2 0 39 ))
	(_version v98)
	(_time 1369978849401 2013.05.31 08:40:49)
	(_source (\./compile/DES_MAIN.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 606f6560653637756232243a306669663563626664)
	(_entity
		(_time 1369844948375)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(IP
			(_object
				(_port (_internal DIN ~STD_LOGIC_VECTOR{63~downto~0}~13 0 73 (_entity (_in ))))
				(_port (_internal DL ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 74 (_entity (_out ))))
				(_port (_internal DR ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 75 (_entity (_out ))))
			)
		)
		(IP_INV
			(_object
				(_port (_internal DL ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 80 (_entity (_in ))))
				(_port (_internal DR ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 81 (_entity (_in ))))
				(_port (_internal DOUT ~STD_LOGIC_VECTOR{63~downto~0}~1318 0 82 (_entity (_out ))))
			)
		)
		(CipherControl
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal DR ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal DTO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal FR ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal KCLK ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal SHE ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal SHS ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
		(F
			(_object
				(_port (_internal DR ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66 (_entity (_in ))))
				(_port (_internal Key ~STD_LOGIC_VECTOR{47~downto~0}~13 0 67 (_entity (_in ))))
				(_port (_internal FO ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68 (_entity (_out ))))
			)
		)
		(MUX32
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 97 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 98 (_entity (_in ))))
				(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 100 (_entity (_out ))))
			)
		)
		(XOR32
			(_object
				(_port (_internal I1 ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 112 (_entity (_in ))))
				(_port (_internal I2 ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 113 (_entity (_in ))))
				(_port (_internal XR ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 114 (_entity (_out ))))
			)
		)
		(KeyGen
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_port (_internal DR ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
				(_port (_internal KIN ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 89 (_entity (_in ))))
				(_port (_internal SHE ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal SHS ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal RK ~STD_LOGIC_VECTOR{47~downto~0}~1322 0 92 (_entity (_out ))))
			)
		)
		(REG32
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal DI ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 106 (_entity (_in ))))
				(_port (_internal DO ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 107 (_entity (_out ))))
			)
		)
		(DMX32
			(_object
				(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI ~STD_LOGIC_VECTOR{31~downto~0}~13 0 59 (_entity (_in ))))
				(_port (_internal AO ~STD_LOGIC_VECTOR{31~downto~0}~132 0 60 (_entity (_out ))))
				(_port (_internal BO ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 144 (_component IP )
		(_port
			((DIN)(DataBlockIN))
			((DL)(BUS42))
			((DR)(BUS75))
		)
		(_use (_entity . IP)
		)
	)
	(_instantiation U10 0 151 (_component IP_INV )
		(_port
			((DL)(BUS87))
			((DR)(BUS83))
			((DOUT)(DataBlockOUT))
		)
		(_use (_entity . IP_INV)
			(_port
				((DOUT)(DOUT))
				((DL)(DL))
				((DR)(DR))
			)
		)
	)
	(_instantiation U11 0 158 (_component CipherControl )
		(_port
			((CLK)(CLK))
			((DR)(DR))
			((RST)(RST))
			((DTO)(NET135))
			((FR)(NET141))
			((KCLK)(KCLK))
			((RCLK)(RCLK))
			((SHE)(NET119))
			((SHS)(NET125))
		)
		(_use (_entity . CipherControl)
		)
	)
	(_instantiation U13 0 171 (_component F )
		(_port
			((DR)(BUS89))
			((Key)(RoundKey))
			((FO)(BUS169))
		)
		(_use (_entity . F)
		)
	)
	(_instantiation U2 0 178 (_component MUX32 )
		(_port
			((A)(BUS42))
			((B)(BUS89))
			((CS)(NET141))
			((M)(BUS81))
		)
		(_use (_entity . MUX32)
			(_port
				((CS)(CS))
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_instantiation U3 0 186 (_component MUX32 )
		(_port
			((A)(BUS75))
			((B)(BUS101))
			((CS)(NET141))
			((M)(BUS79))
		)
		(_use (_entity . MUX32)
			(_port
				((CS)(CS))
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_instantiation U4 0 194 (_component XOR32 )
		(_port
			((I1)(BUS97))
			((I2)(BUS169))
			((XR)(BUS101))
		)
		(_use (_entity . XOR32)
		)
	)
	(_instantiation U5 0 201 (_component KeyGen )
		(_port
			((CLK)(KCLK))
			((DR)(DR))
			((KIN)(KeyIN))
			((SHE)(NET119))
			((SHS)(NET125))
			((RK)(RoundKey))
		)
		(_use (_entity . KeyGen)
			(_port
				((CLK)(CLK))
				((DR)(DR))
				((SHE)(SHE))
				((SHS)(SHS))
				((KIN)(KIN))
				((RK)(RK))
			)
		)
	)
	(_instantiation U6 0 211 (_component REG32 )
		(_port
			((CLK)(RCLK))
			((DI)(BUS81))
			((DO)(CurStateL))
		)
		(_use (_entity . REG32)
		)
	)
	(_instantiation U7 0 218 (_component REG32 )
		(_port
			((CLK)(RCLK))
			((DI)(BUS79))
			((DO)(CurStateR))
		)
		(_use (_entity . REG32)
		)
	)
	(_instantiation U8 0 225 (_component DMX32 )
		(_port
			((CS)(NET135))
			((DI)(CurStateR))
			((AO)(BUS83))
			((BO)(BUS89))
		)
		(_use (_entity . DMX32)
		)
	)
	(_instantiation U9 0 233 (_component DMX32 )
		(_port
			((CS)(NET135))
			((DI)(CurStateL))
			((AO)(BUS87))
			((BO)(BUS97))
		)
		(_use (_entity . DMX32)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal DR ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal DataBlockIN ~STD_LOGIC_VECTOR{63~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal KeyIN ~STD_LOGIC_VECTOR{63~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal DataBlockOUT ~STD_LOGIC_VECTOR{63~downto~0}~124 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1318 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1322 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal KCLK ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal NET119 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal NET125 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal NET135 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal NET141 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal BUS101 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 126 (_architecture (_uni ))))
		(_signal (_internal BUS169 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 127 (_architecture (_uni ))))
		(_signal (_internal BUS42 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 128 (_architecture (_uni ))))
		(_signal (_internal BUS75 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 129 (_architecture (_uni ))))
		(_signal (_internal BUS79 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 130 (_architecture (_uni ))))
		(_signal (_internal BUS81 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 131 (_architecture (_uni ))))
		(_signal (_internal BUS83 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 132 (_architecture (_uni ))))
		(_signal (_internal BUS87 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 133 (_architecture (_uni ))))
		(_signal (_internal BUS89 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 134 (_architecture (_uni ))))
		(_signal (_internal BUS97 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 135 (_architecture (_uni ))))
		(_signal (_internal CurStateL ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 136 (_architecture (_uni ))))
		(_signal (_internal CurStateR ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 137 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1342 0 138 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal RoundKey ~STD_LOGIC_VECTOR{47~downto~0}~1342 0 138 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
V 000042 55 10442         1369979625777 F
(_unit VHDL (f 0 28 (f 0 36 ))
	(_version v98)
	(_time 1369979625778 2013.05.31 08:53:45)
	(_source (\./compile/f.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 121245151645400441110448451414141414141414)
	(_entity
		(_time 1369844701812)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(EXPAND
			(_object
				(_port (_internal EI ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal EO ~STD_LOGIC_VECTOR{47~downto~0}~13 0 43 (_entity (_out ))))
			)
		)
		(S8
			(_object
				(_port (_internal SI ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 96 (_entity (_in ))))
				(_port (_internal SO ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 97 (_entity (_out ))))
			)
		)
		(P
			(_object
				(_port (_internal PI ~STD_LOGIC_VECTOR{31~downto~0}~132 0 48 (_entity (_in ))))
				(_port (_internal PO ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49 (_entity (_out ))))
			)
		)
		(XOR48
			(_object
				(_port (_internal I1 ~STD_LOGIC_VECTOR{47~downto~0}~1334 0 102 (_entity (_in ))))
				(_port (_internal I2 ~STD_LOGIC_VECTOR{47~downto~0}~1336 0 103 (_entity (_in ))))
				(_port (_internal XR ~STD_LOGIC_VECTOR{47~downto~0}~1338 0 104 (_entity (_out ))))
			)
		)
		(S1
			(_object
				(_port (_internal SI ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_entity (_in ))))
				(_port (_internal SO ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_entity (_out ))))
			)
		)
		(S2
			(_object
				(_port (_internal SI ~STD_LOGIC_VECTOR{5~downto~0}~136 0 60 (_entity (_in ))))
				(_port (_internal SO ~STD_LOGIC_VECTOR{3~downto~0}~138 0 61 (_entity (_out ))))
			)
		)
		(S3
			(_object
				(_port (_internal SI ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 66 (_entity (_in ))))
				(_port (_internal SO ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 67 (_entity (_out ))))
			)
		)
		(S4
			(_object
				(_port (_internal SI ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 72 (_entity (_in ))))
				(_port (_internal SO ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 73 (_entity (_out ))))
			)
		)
		(S5
			(_object
				(_port (_internal SI ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 78 (_entity (_in ))))
				(_port (_internal SO ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 79 (_entity (_out ))))
			)
		)
		(S6
			(_object
				(_port (_internal SI ~STD_LOGIC_VECTOR{5~downto~0}~1322 0 84 (_entity (_in ))))
				(_port (_internal SO ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 85 (_entity (_out ))))
			)
		)
		(S7
			(_object
				(_port (_internal SI ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 90 (_entity (_in ))))
				(_port (_internal SO ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 91 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 118 (_component EXPAND )
		(_port
			((EI)(DR))
			((EO)(BUS37))
		)
		(_use (_entity . EXPAND)
		)
	)
	(_instantiation U10 0 124 (_component S8 )
		(_port
			((SI(5))(XR(5)))
			((SI(4))(XR(4)))
			((SI(3))(XR(3)))
			((SI(2))(XR(2)))
			((SI(1))(XR(1)))
			((SI(0))(XR(0)))
			((SO(3))(PI(3)))
			((SO(2))(PI(2)))
			((SO(1))(PI(1)))
			((SO(0))(PI(0)))
		)
		(_use (_entity . S8)
			(_port
				((SI)(SI))
				((SO)(SO))
			)
		)
	)
	(_instantiation U11 0 138 (_component P )
		(_port
			((PI)(PI))
			((PO)(FO))
		)
		(_use (_entity . P)
		)
	)
	(_instantiation U2 0 144 (_component XOR48 )
		(_port
			((I1)(BUS37))
			((I2)(Key))
			((XR)(XR))
		)
		(_use (_entity . XOR48)
		)
	)
	(_instantiation U3 0 151 (_component S1 )
		(_port
			((SI(5))(XR(47)))
			((SI(4))(XR(46)))
			((SI(3))(XR(45)))
			((SI(2))(XR(44)))
			((SI(1))(XR(43)))
			((SI(0))(XR(42)))
			((SO(3))(PI(31)))
			((SO(2))(PI(30)))
			((SO(1))(PI(29)))
			((SO(0))(PI(28)))
		)
		(_use (_entity . S1)
			(_port
				((SI)(SI))
				((SO)(SO))
			)
		)
	)
	(_instantiation U4 0 165 (_component S2 )
		(_port
			((SI(5))(XR(41)))
			((SI(4))(XR(40)))
			((SI(3))(XR(39)))
			((SI(2))(XR(38)))
			((SI(1))(XR(37)))
			((SI(0))(XR(36)))
			((SO(3))(PI(27)))
			((SO(2))(PI(26)))
			((SO(1))(PI(25)))
			((SO(0))(PI(24)))
		)
		(_use (_entity . S2)
			(_port
				((SI)(SI))
				((SO)(SO))
			)
		)
	)
	(_instantiation U5 0 179 (_component S3 )
		(_port
			((SI(5))(XR(35)))
			((SI(4))(XR(34)))
			((SI(3))(XR(33)))
			((SI(2))(XR(32)))
			((SI(1))(XR(31)))
			((SI(0))(XR(30)))
			((SO(3))(PI(23)))
			((SO(2))(PI(22)))
			((SO(1))(PI(21)))
			((SO(0))(PI(20)))
		)
		(_use (_entity . S3)
			(_port
				((SI)(SI))
				((SO)(SO))
			)
		)
	)
	(_instantiation U6 0 193 (_component S4 )
		(_port
			((SI(5))(XR(29)))
			((SI(4))(XR(28)))
			((SI(3))(XR(27)))
			((SI(2))(XR(26)))
			((SI(1))(XR(25)))
			((SI(0))(XR(24)))
			((SO(3))(PI(19)))
			((SO(2))(PI(18)))
			((SO(1))(PI(17)))
			((SO(0))(PI(16)))
		)
		(_use (_entity . S4)
			(_port
				((SI)(SI))
				((SO)(SO))
			)
		)
	)
	(_instantiation U7 0 207 (_component S5 )
		(_port
			((SI(5))(XR(23)))
			((SI(4))(XR(22)))
			((SI(3))(XR(21)))
			((SI(2))(XR(20)))
			((SI(1))(XR(19)))
			((SI(0))(XR(18)))
			((SO(3))(PI(15)))
			((SO(2))(PI(14)))
			((SO(1))(PI(13)))
			((SO(0))(PI(12)))
		)
		(_use (_entity . S5)
			(_port
				((SI)(SI))
				((SO)(SO))
			)
		)
	)
	(_instantiation U8 0 221 (_component S6 )
		(_port
			((SI(5))(XR(17)))
			((SI(4))(XR(16)))
			((SI(3))(XR(15)))
			((SI(2))(XR(14)))
			((SI(1))(XR(13)))
			((SI(0))(XR(12)))
			((SO(3))(PI(11)))
			((SO(2))(PI(10)))
			((SO(1))(PI(9)))
			((SO(0))(PI(8)))
		)
		(_use (_entity . S6)
			(_port
				((SI)(SI))
				((SO)(SO))
			)
		)
	)
	(_instantiation U9 0 235 (_component S7 )
		(_port
			((SI(5))(XR(11)))
			((SI(4))(XR(10)))
			((SI(3))(XR(9)))
			((SI(2))(XR(8)))
			((SI(1))(XR(7)))
			((SI(0))(XR(6)))
			((SO(3))(PI(7)))
			((SO(2))(PI(6)))
			((SO(1))(PI(5)))
			((SO(0))(PI(4)))
		)
		(_use (_entity . S7)
			(_port
				((SI)(SI))
				((SO)(SO))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal DR ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_port (_internal Key ~STD_LOGIC_VECTOR{47~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal FO ~STD_LOGIC_VECTOR{31~downto~0}~122 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~136 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1322 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1334 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1336 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1338 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1340 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal BUS37 ~STD_LOGIC_VECTOR{47~downto~0}~1340 0 110 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal PI ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 111 (_architecture (_uni ))))
		(_signal (_internal XR ~STD_LOGIC_VECTOR{47~downto~0}~1340 0 112 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000050 55 12649         1369980300531 DES_MAIN2
(_unit VHDL (des_main2 0 28 (des_main2 0 39 ))
	(_version v98)
	(_time 1369980300532 2013.05.31 09:05:00)
	(_source (\./compile/DES_MAIN.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d286d380d58485c7d080968882d4dbd487d1d0d4d6)
	(_entity
		(_time 1369844948375)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(IP
			(_object
				(_port (_internal DIN ~STD_LOGIC_VECTOR{63~downto~0}~13 0 73 (_entity (_in ))))
				(_port (_internal DL ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 74 (_entity (_out ))))
				(_port (_internal DR ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 75 (_entity (_out ))))
			)
		)
		(IP_INV
			(_object
				(_port (_internal DL ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 80 (_entity (_in ))))
				(_port (_internal DR ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 81 (_entity (_in ))))
				(_port (_internal DOUT ~STD_LOGIC_VECTOR{63~downto~0}~1318 0 82 (_entity (_out ))))
			)
		)
		(CipherControl
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal DR ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal DTO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal FR ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal KCLK ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal SHE ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal SHS ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
		(F
			(_object
				(_port (_internal DR ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66 (_entity (_in ))))
				(_port (_internal Key ~STD_LOGIC_VECTOR{47~downto~0}~13 0 67 (_entity (_in ))))
				(_port (_internal FO ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68 (_entity (_out ))))
			)
		)
		(MUX32
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 97 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 98 (_entity (_in ))))
				(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 100 (_entity (_out ))))
			)
		)
		(XOR32
			(_object
				(_port (_internal I1 ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 112 (_entity (_in ))))
				(_port (_internal I2 ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 113 (_entity (_in ))))
				(_port (_internal XR ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 114 (_entity (_out ))))
			)
		)
		(KeyGen
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_port (_internal DR ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
				(_port (_internal KIN ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 89 (_entity (_in ))))
				(_port (_internal SHE ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal SHS ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal RK ~STD_LOGIC_VECTOR{47~downto~0}~1322 0 92 (_entity (_out ))))
			)
		)
		(REG32
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal DI ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 106 (_entity (_in ))))
				(_port (_internal DO ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 107 (_entity (_out ))))
			)
		)
		(DMX32
			(_object
				(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI ~STD_LOGIC_VECTOR{31~downto~0}~13 0 59 (_entity (_in ))))
				(_port (_internal AO ~STD_LOGIC_VECTOR{31~downto~0}~132 0 60 (_entity (_out ))))
				(_port (_internal BO ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 144 (_component IP )
		(_port
			((DIN)(DataBlockIN))
			((DL)(BUS42))
			((DR)(BUS75))
		)
		(_use (_entity . IP)
		)
	)
	(_instantiation U10 0 151 (_component IP_INV )
		(_port
			((DL)(BUS87))
			((DR)(BUS83))
			((DOUT)(DataBlockOUT))
		)
		(_use (_entity . IP_INV)
			(_port
				((DOUT)(DOUT))
				((DL)(DL))
				((DR)(DR))
			)
		)
	)
	(_instantiation U11 0 158 (_component CipherControl )
		(_port
			((CLK)(CLK))
			((DR)(DR))
			((RST)(RST))
			((DTO)(NET135))
			((FR)(NET141))
			((KCLK)(KCLK))
			((RCLK)(RCLK))
			((SHE)(NET119))
			((SHS)(NET125))
		)
		(_use (_entity . CipherControl)
		)
	)
	(_instantiation U13 0 171 (_component F )
		(_port
			((DR)(BUS89))
			((Key)(RoundKey))
			((FO)(BUS169))
		)
		(_use (_entity . F)
		)
	)
	(_instantiation U2 0 178 (_component MUX32 )
		(_port
			((A)(BUS42))
			((B)(BUS89))
			((CS)(NET141))
			((M)(BUS81))
		)
		(_use (_entity . MUX32)
			(_port
				((CS)(CS))
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_instantiation U3 0 186 (_component MUX32 )
		(_port
			((A)(BUS75))
			((B)(BUS101))
			((CS)(NET141))
			((M)(BUS79))
		)
		(_use (_entity . MUX32)
			(_port
				((CS)(CS))
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_instantiation U4 0 194 (_component XOR32 )
		(_port
			((I1)(BUS97))
			((I2)(BUS169))
			((XR)(BUS101))
		)
		(_use (_entity . XOR32)
		)
	)
	(_instantiation U5 0 201 (_component KeyGen )
		(_port
			((CLK)(KCLK))
			((DR)(DR))
			((KIN)(KeyIN))
			((SHE)(NET119))
			((SHS)(NET125))
			((RK)(RoundKey))
		)
		(_use (_entity . KeyGen)
			(_port
				((CLK)(CLK))
				((DR)(DR))
				((SHE)(SHE))
				((SHS)(SHS))
				((KIN)(KIN))
				((RK)(RK))
			)
		)
	)
	(_instantiation U6 0 211 (_component REG32 )
		(_port
			((CLK)(RCLK))
			((DI)(BUS81))
			((DO)(CurStateL))
		)
		(_use (_entity . REG32)
		)
	)
	(_instantiation U7 0 218 (_component REG32 )
		(_port
			((CLK)(RCLK))
			((DI)(BUS79))
			((DO)(CurStateR))
		)
		(_use (_entity . REG32)
		)
	)
	(_instantiation U8 0 225 (_component DMX32 )
		(_port
			((CS)(NET135))
			((DI)(CurStateR))
			((AO)(BUS83))
			((BO)(BUS89))
		)
		(_use (_entity . DMX32)
		)
	)
	(_instantiation U9 0 233 (_component DMX32 )
		(_port
			((CS)(NET135))
			((DI)(CurStateL))
			((AO)(BUS87))
			((BO)(BUS97))
		)
		(_use (_entity . DMX32)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal DR ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal DataBlockIN ~STD_LOGIC_VECTOR{63~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal KeyIN ~STD_LOGIC_VECTOR{63~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal DataBlockOUT ~STD_LOGIC_VECTOR{63~downto~0}~124 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1318 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1322 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal KCLK ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal NET119 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal NET125 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal NET135 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal NET141 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal BUS101 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 126 (_architecture (_uni ))))
		(_signal (_internal BUS169 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 127 (_architecture (_uni ))))
		(_signal (_internal BUS42 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 128 (_architecture (_uni ))))
		(_signal (_internal BUS75 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 129 (_architecture (_uni ))))
		(_signal (_internal BUS79 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 130 (_architecture (_uni ))))
		(_signal (_internal BUS81 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 131 (_architecture (_uni ))))
		(_signal (_internal BUS83 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 132 (_architecture (_uni ))))
		(_signal (_internal BUS87 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 133 (_architecture (_uni ))))
		(_signal (_internal BUS89 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 134 (_architecture (_uni ))))
		(_signal (_internal BUS97 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 135 (_architecture (_uni ))))
		(_signal (_internal CurStateL ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 136 (_architecture (_uni ))))
		(_signal (_internal CurStateR ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 137 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1342 0 138 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal RoundKey ~STD_LOGIC_VECTOR{47~downto~0}~1342 0 138 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
V 000050 55 12649         1633288051407 DES_MAIN2
(_unit VHDL (des_main2 0 28 (des_main2 0 39 ))
	(_version v98)
	(_time 1633288051408 2021.10.03 22:07:31)
	(_source (\./compile/DES_MAIN.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 13464314154544061141574943151a154610111517)
	(_entity
		(_time 1369844948375)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(IP
			(_object
				(_port (_internal DIN ~STD_LOGIC_VECTOR{63~downto~0}~13 0 73 (_entity (_in ))))
				(_port (_internal DL ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 74 (_entity (_out ))))
				(_port (_internal DR ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 75 (_entity (_out ))))
			)
		)
		(IP_INV
			(_object
				(_port (_internal DL ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 80 (_entity (_in ))))
				(_port (_internal DR ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 81 (_entity (_in ))))
				(_port (_internal DOUT ~STD_LOGIC_VECTOR{63~downto~0}~1318 0 82 (_entity (_out ))))
			)
		)
		(CipherControl
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal DR ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal DTO ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal FR ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal KCLK ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal SHE ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal SHS ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
		(F
			(_object
				(_port (_internal DR ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66 (_entity (_in ))))
				(_port (_internal Key ~STD_LOGIC_VECTOR{47~downto~0}~13 0 67 (_entity (_in ))))
				(_port (_internal FO ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68 (_entity (_out ))))
			)
		)
		(MUX32
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 97 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 98 (_entity (_in ))))
				(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 100 (_entity (_out ))))
			)
		)
		(XOR32
			(_object
				(_port (_internal I1 ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 112 (_entity (_in ))))
				(_port (_internal I2 ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 113 (_entity (_in ))))
				(_port (_internal XR ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 114 (_entity (_out ))))
			)
		)
		(KeyGen
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_port (_internal DR ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
				(_port (_internal KIN ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 89 (_entity (_in ))))
				(_port (_internal SHE ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal SHS ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal RK ~STD_LOGIC_VECTOR{47~downto~0}~1322 0 92 (_entity (_out ))))
			)
		)
		(REG32
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal DI ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 106 (_entity (_in ))))
				(_port (_internal DO ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 107 (_entity (_out ))))
			)
		)
		(DMX32
			(_object
				(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal DI ~STD_LOGIC_VECTOR{31~downto~0}~13 0 59 (_entity (_in ))))
				(_port (_internal AO ~STD_LOGIC_VECTOR{31~downto~0}~132 0 60 (_entity (_out ))))
				(_port (_internal BO ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 144 (_component IP )
		(_port
			((DIN)(DataBlockIN))
			((DL)(BUS42))
			((DR)(BUS75))
		)
		(_use (_entity . IP)
		)
	)
	(_instantiation U10 0 151 (_component IP_INV )
		(_port
			((DL)(BUS87))
			((DR)(BUS83))
			((DOUT)(DataBlockOUT))
		)
		(_use (_entity . IP_INV)
			(_port
				((DOUT)(DOUT))
				((DL)(DL))
				((DR)(DR))
			)
		)
	)
	(_instantiation U11 0 158 (_component CipherControl )
		(_port
			((CLK)(CLK))
			((DR)(DR))
			((RST)(RST))
			((DTO)(NET135))
			((FR)(NET141))
			((KCLK)(KCLK))
			((RCLK)(RCLK))
			((SHE)(NET119))
			((SHS)(NET125))
		)
		(_use (_entity . CipherControl)
		)
	)
	(_instantiation U13 0 171 (_component F )
		(_port
			((DR)(BUS89))
			((Key)(RoundKey))
			((FO)(BUS169))
		)
		(_use (_entity . F)
		)
	)
	(_instantiation U2 0 178 (_component MUX32 )
		(_port
			((A)(BUS42))
			((B)(BUS89))
			((CS)(NET141))
			((M)(BUS81))
		)
		(_use (_entity . MUX32)
			(_port
				((CS)(CS))
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_instantiation U3 0 186 (_component MUX32 )
		(_port
			((A)(BUS75))
			((B)(BUS101))
			((CS)(NET141))
			((M)(BUS79))
		)
		(_use (_entity . MUX32)
			(_port
				((CS)(CS))
				((A)(A))
				((B)(B))
				((M)(M))
			)
		)
	)
	(_instantiation U4 0 194 (_component XOR32 )
		(_port
			((I1)(BUS97))
			((I2)(BUS169))
			((XR)(BUS101))
		)
		(_use (_entity . XOR32)
		)
	)
	(_instantiation U5 0 201 (_component KeyGen )
		(_port
			((CLK)(KCLK))
			((DR)(DR))
			((KIN)(KeyIN))
			((SHE)(NET119))
			((SHS)(NET125))
			((RK)(RoundKey))
		)
		(_use (_entity . KeyGen)
			(_port
				((CLK)(CLK))
				((DR)(DR))
				((SHE)(SHE))
				((SHS)(SHS))
				((KIN)(KIN))
				((RK)(RK))
			)
		)
	)
	(_instantiation U6 0 211 (_component REG32 )
		(_port
			((CLK)(RCLK))
			((DI)(BUS81))
			((DO)(CurStateL))
		)
		(_use (_entity . REG32)
		)
	)
	(_instantiation U7 0 218 (_component REG32 )
		(_port
			((CLK)(RCLK))
			((DI)(BUS79))
			((DO)(CurStateR))
		)
		(_use (_entity . REG32)
		)
	)
	(_instantiation U8 0 225 (_component DMX32 )
		(_port
			((CS)(NET135))
			((DI)(CurStateR))
			((AO)(BUS83))
			((BO)(BUS89))
		)
		(_use (_entity . DMX32)
		)
	)
	(_instantiation U9 0 233 (_component DMX32 )
		(_port
			((CS)(NET135))
			((DI)(CurStateL))
			((AO)(BUS87))
			((BO)(BUS97))
		)
		(_use (_entity . DMX32)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal DR ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal DataBlockIN ~STD_LOGIC_VECTOR{63~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal KeyIN ~STD_LOGIC_VECTOR{63~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal DataBlockOUT ~STD_LOGIC_VECTOR{63~downto~0}~124 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1318 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1322 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal KCLK ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal NET119 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal NET125 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal NET135 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal NET141 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal BUS101 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 126 (_architecture (_uni ))))
		(_signal (_internal BUS169 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 127 (_architecture (_uni ))))
		(_signal (_internal BUS42 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 128 (_architecture (_uni ))))
		(_signal (_internal BUS75 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 129 (_architecture (_uni ))))
		(_signal (_internal BUS79 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 130 (_architecture (_uni ))))
		(_signal (_internal BUS81 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 131 (_architecture (_uni ))))
		(_signal (_internal BUS83 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 132 (_architecture (_uni ))))
		(_signal (_internal BUS87 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 133 (_architecture (_uni ))))
		(_signal (_internal BUS89 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 134 (_architecture (_uni ))))
		(_signal (_internal BUS97 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 135 (_architecture (_uni ))))
		(_signal (_internal CurStateL ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 136 (_architecture (_uni ))))
		(_signal (_internal CurStateR ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 137 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1342 0 138 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal RoundKey ~STD_LOGIC_VECTOR{47~downto~0}~1342 0 138 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
V 000059 55 2460          1633288320164 CipherControl_arch
(_unit VHDL (ciphercontrol 0 26 (ciphercontrol_arch 0 39 ))
	(_version v98)
	(_time 1633288320165 2021.10.03 22:12:00)
	(_source (\./compile/ciphercontrol.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e1b2e4b2e9b7b5f7bbb3f4bab2e7e2e7b7e7b4e6e5)
	(_entity
		(_time 1369844743546)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal DR ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal DTO ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal FR ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal KCLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal SHE ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal SHS ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_signal (_internal CLKEN ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_type (_internal CipherState_type 0 45 (_enum1 x drd r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15 r16 (_to (i 0)(i 17)))))
		(_signal (_internal CipherState CipherState_type 0 50 (_architecture (_uni ))))
		(_process
			(line__57(_architecture 0 0 57 (_assignment (_simple)(_target(5))(_sensitivity(9)(0)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_target(6))(_sensitivity(9)(0)))))
			(CipherState_machine(_architecture 2 0 63 (_process (_target(9)(10))(_sensitivity(0)(2)(10)(1))(_dssslsensitivity 2))))
			(FR_assignment(_architecture 3 0 125 (_assignment (_simple)(_target(4))(_sensitivity(10)))))
			(DTO_assignment(_architecture 4 0 146 (_assignment (_simple)(_target(3))(_sensitivity(10)))))
			(SHE_assignment(_architecture 5 0 167 (_assignment (_simple)(_target(7))(_sensitivity(10)))))
			(SHS_assignment(_architecture 6 0 189 (_assignment (_simple)(_target(8))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . CipherControl_arch 7 -1
	)
)
