{"vcs1":{"timestamp_begin":1711539396.497006279, "rt":1.22, "ut":0.62, "st":0.12}}
{"vcselab":{"timestamp_begin":1711539397.790316359, "rt":0.81, "ut":0.34, "st":0.11}}
{"link":{"timestamp_begin":1711539398.653060657, "rt":0.23, "ut":0.17, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711539396.009227881}
{"VCS_COMP_START_TIME": 1711539396.009227881}
{"VCS_COMP_END_TIME": 1711539401.011752021}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_pp tb.sv Bicubic.v +define+RTL -R -P /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/novas.tab /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/pli.a"}
{"vcs1": {"peak_mem": 330724}}
{"stitch_vcselab": {"peak_mem": 226172}}
