

================================================================
== Vitis HLS Report for 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s'
================================================================
* Date:           Fri Jul 26 23:06:45 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        decoder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.394 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    208|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      0|    164|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|      -|    -|
|Register         |        -|   -|     38|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     38|    372|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |sparsemux_21_4_17_1_1_U74  |sparsemux_21_4_17_1_1  |        0|   0|  0|  41|    0|
    |sparsemux_21_4_17_1_1_U75  |sparsemux_21_4_17_1_1  |        0|   0|  0|  41|    0|
    |sparsemux_21_4_17_1_1_U76  |sparsemux_21_4_17_1_1  |        0|   0|  0|  41|    0|
    |sparsemux_21_4_17_1_1_U77  |sparsemux_21_4_17_1_1  |        0|   0|  0|  41|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |Total                      |                       |        0|   0|  0| 164|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln50_6_fu_408_p2     |         +|   0|  0|  25|          18|          18|
    |add_ln50_7_fu_436_p2     |         +|   0|  0|  25|          18|          18|
    |add_ln50_8_fu_440_p2     |         +|   0|  0|  26|          19|          19|
    |add_ln50_fu_282_p2       |         +|   0|  0|  25|          18|          18|
    |and_ln50_3_fu_480_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln50_fu_468_p2       |       and|   0|  0|   2|           1|           1|
    |or_ln50_fu_498_p2        |        or|   0|  0|   2|           1|           1|
    |ap_return                |    select|   0|  0|  18|           1|          18|
    |select_ln50_6_fu_422_p3  |    select|   0|  0|  18|           1|          17|
    |select_ln50_7_fu_504_p3  |    select|   0|  0|  18|           1|          17|
    |select_ln50_8_fu_512_p3  |    select|   0|  0|  19|           1|          19|
    |select_ln50_fu_296_p3    |    select|   0|  0|  18|           1|          17|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln50_6_fu_474_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln50_7_fu_486_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln50_8_fu_492_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln50_fu_462_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 208|          86|         173|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |select_ln50_6_reg_534    |  18|   0|   18|          0|
    |select_ln50_reg_528      |  18|   0|   18|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  38|   0|   38|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+-----------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|  reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >|  return value|
|ap_return  |  out|   18|  ap_ctrl_hs|  reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >|  return value|
|x_0_val    |   in|   17|     ap_none|                                                                  x_0_val|        scalar|
|x_1_val    |   in|   17|     ap_none|                                                                  x_1_val|        scalar|
|x_2_val    |   in|   17|     ap_none|                                                                  x_2_val|        scalar|
|x_3_val    |   in|   17|     ap_none|                                                                  x_3_val|        scalar|
|x_4_val    |   in|   17|     ap_none|                                                                  x_4_val|        scalar|
|x_5_val    |   in|   17|     ap_none|                                                                  x_5_val|        scalar|
|x_6_val    |   in|   17|     ap_none|                                                                  x_6_val|        scalar|
|x_7_val    |   in|   17|     ap_none|                                                                  x_7_val|        scalar|
|x_8_val    |   in|   17|     ap_none|                                                                  x_8_val|        scalar|
|x_9_val    |   in|   17|     ap_none|                                                                  x_9_val|        scalar|
|x_10_val   |   in|   17|     ap_none|                                                                 x_10_val|        scalar|
|x_11_val   |   in|   17|     ap_none|                                                                 x_11_val|        scalar|
|x_12_val   |   in|   17|     ap_none|                                                                 x_12_val|        scalar|
|x_13_val   |   in|   17|     ap_none|                                                                 x_13_val|        scalar|
|x_14_val   |   in|   17|     ap_none|                                                                 x_14_val|        scalar|
|x_15_val   |   in|   17|     ap_none|                                                                 x_15_val|        scalar|
|idx        |   in|    4|     ap_none|                                                                      idx|        scalar|
+-----------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.39>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%idx_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %idx" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 3 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_15_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x_15_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 4 'read' 'x_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_14_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x_14_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 5 'read' 'x_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_13_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x_13_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 6 'read' 'x_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_12_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x_12_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 7 'read' 'x_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_11_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x_11_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 8 'read' 'x_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_10_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x_10_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 9 'read' 'x_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_9_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x_9_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 10 'read' 'x_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_8_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x_8_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 11 'read' 'x_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_7_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x_7_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 12 'read' 'x_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_6_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x_6_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 13 'read' 'x_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_5_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x_5_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 14 'read' 'x_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_4_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x_4_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 15 'read' 'x_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_3_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x_3_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 16 'read' 'x_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_2_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x_2_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 17 'read' 'x_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_1_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x_1_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 18 'read' 'x_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_0_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x_0_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 19 'read' 'x_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.86ns)   --->   "%tmp = sparsemux i17 @_ssdm_op_SparseMux.ap_auto.10i17.i17.i4, i4 0, i17 %x_0_val_read, i4 1, i17 %x_1_val_read, i4 2, i17 %x_2_val_read, i4 3, i17 %x_3_val_read, i4 4, i17 %x_4_val_read, i4 8, i17 %x_8_val_read, i4 9, i17 %x_9_val_read, i4 10, i17 %x_10_val_read, i4 11, i17 %x_11_val_read, i4 12, i17 %x_12_val_read, i17 0, i4 %idx_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 20 'sparsemux' 'tmp' <Predicate = true> <Delay = 1.86> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i17 %tmp" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 21 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.86ns)   --->   "%tmp_s = sparsemux i17 @_ssdm_op_SparseMux.ap_auto.10i17.i17.i4, i4 0, i17 %x_1_val_read, i4 1, i17 %x_2_val_read, i4 2, i17 %x_3_val_read, i4 3, i17 %x_4_val_read, i4 4, i17 %x_5_val_read, i4 8, i17 %x_9_val_read, i4 9, i17 %x_10_val_read, i4 10, i17 %x_11_val_read, i4 11, i17 %x_12_val_read, i4 12, i17 %x_13_val_read, i17 0, i4 %idx_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 22 'sparsemux' 'tmp_s' <Predicate = true> <Delay = 1.86> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i17 %tmp_s" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 23 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.18ns)   --->   "%add_ln50 = add i18 %zext_ln50, i18 %zext_ln43" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 24 'add' 'add_ln50' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln50, i32 17" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 25 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.34ns)   --->   "%select_ln50 = select i1 %tmp_53, i18 131071, i18 %add_ln50" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 26 'select' 'select_ln50' <Predicate = true> <Delay = 1.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.86ns)   --->   "%tmp_54 = sparsemux i17 @_ssdm_op_SparseMux.ap_auto.10i17.i17.i4, i4 0, i17 %x_2_val_read, i4 1, i17 %x_3_val_read, i4 2, i17 %x_4_val_read, i4 3, i17 %x_5_val_read, i4 4, i17 %x_6_val_read, i4 8, i17 %x_10_val_read, i4 9, i17 %x_11_val_read, i4 10, i17 %x_12_val_read, i4 11, i17 %x_13_val_read, i4 12, i17 %x_14_val_read, i17 0, i4 %idx_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 27 'sparsemux' 'tmp_54' <Predicate = true> <Delay = 1.86> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i17 %tmp_54" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 28 'zext' 'zext_ln43_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.86ns)   --->   "%tmp_55 = sparsemux i17 @_ssdm_op_SparseMux.ap_auto.10i17.i17.i4, i4 0, i17 %x_3_val_read, i4 1, i17 %x_4_val_read, i4 2, i17 %x_5_val_read, i4 3, i17 %x_6_val_read, i4 4, i17 %x_7_val_read, i4 8, i17 %x_11_val_read, i4 9, i17 %x_12_val_read, i4 10, i17 %x_13_val_read, i4 11, i17 %x_14_val_read, i4 12, i17 %x_15_val_read, i17 0, i4 %idx_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 29 'sparsemux' 'tmp_55' <Predicate = true> <Delay = 1.86> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i17 %tmp_55" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 30 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.18ns)   --->   "%add_ln50_6 = add i18 %zext_ln50_1, i18 %zext_ln43_1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 31 'add' 'add_ln50_6' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln50_6, i32 17" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 32 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.34ns)   --->   "%select_ln50_6 = select i1 %tmp_56, i18 131071, i18 %add_ln50_6" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 33 'select' 'select_ln50_6' <Predicate = true> <Delay = 1.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.90>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln50 = sext i18 %select_ln50" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 34 'sext' 'sext_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln50_6 = sext i18 %select_ln50_6" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 35 'sext' 'sext_ln50_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (2.21ns)   --->   "%add_ln50_7 = add i18 %select_ln50_6, i18 %select_ln50" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 36 'add' 'add_ln50_7' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (2.21ns)   --->   "%add_ln50_8 = add i19 %sext_ln50_6, i19 %sext_ln50" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 37 'add' 'add_ln50_8' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln50_8, i32 18" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 38 'bitselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln50_7, i32 17" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 39 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node agg_result_1)   --->   "%xor_ln50 = xor i1 %tmp_57, i1 1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 40 'xor' 'xor_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node agg_result_1)   --->   "%and_ln50 = and i1 %tmp_58, i1 %xor_ln50" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 41 'and' 'and_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_8)   --->   "%xor_ln50_6 = xor i1 %tmp_58, i1 1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 42 'xor' 'xor_ln50_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_8)   --->   "%and_ln50_3 = and i1 %tmp_57, i1 %xor_ln50_6" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 43 'and' 'and_ln50_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.97ns)   --->   "%xor_ln50_7 = xor i1 %tmp_57, i1 %tmp_58" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 44 'xor' 'xor_ln50_7' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node agg_result_1)   --->   "%xor_ln50_8 = xor i1 %xor_ln50_7, i1 1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 45 'xor' 'xor_ln50_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node agg_result_1)   --->   "%or_ln50 = or i1 %and_ln50, i1 %xor_ln50_8" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 46 'or' 'or_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node agg_result_1)   --->   "%select_ln50_7 = select i1 %xor_ln50_7, i18 131071, i18 %add_ln50_7" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 47 'select' 'select_ln50_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln50_8 = select i1 %and_ln50_3, i18 131072, i18 %add_ln50_7" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 48 'select' 'select_ln50_8' <Predicate = true> <Delay = 1.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.34ns) (out node of the LUT)   --->   "%agg_result_1 = select i1 %or_ln50, i18 %select_ln50_7, i18 %select_ln50_8" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 49 'select' 'agg_result_1' <Predicate = true> <Delay = 1.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln45 = ret i18 %agg_result_1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 50 'ret' 'ret_ln45' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_3_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_4_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_5_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_6_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_7_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_8_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_9_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_10_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_11_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_12_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_13_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_14_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_15_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx_read      (read     ) [ 000]
x_15_val_read (read     ) [ 000]
x_14_val_read (read     ) [ 000]
x_13_val_read (read     ) [ 000]
x_12_val_read (read     ) [ 000]
x_11_val_read (read     ) [ 000]
x_10_val_read (read     ) [ 000]
x_9_val_read  (read     ) [ 000]
x_8_val_read  (read     ) [ 000]
x_7_val_read  (read     ) [ 000]
x_6_val_read  (read     ) [ 000]
x_5_val_read  (read     ) [ 000]
x_4_val_read  (read     ) [ 000]
x_3_val_read  (read     ) [ 000]
x_2_val_read  (read     ) [ 000]
x_1_val_read  (read     ) [ 000]
x_0_val_read  (read     ) [ 000]
tmp           (sparsemux) [ 000]
zext_ln43     (zext     ) [ 000]
tmp_s         (sparsemux) [ 000]
zext_ln50     (zext     ) [ 000]
add_ln50      (add      ) [ 000]
tmp_53        (bitselect) [ 000]
select_ln50   (select   ) [ 011]
tmp_54        (sparsemux) [ 000]
zext_ln43_1   (zext     ) [ 000]
tmp_55        (sparsemux) [ 000]
zext_ln50_1   (zext     ) [ 000]
add_ln50_6    (add      ) [ 000]
tmp_56        (bitselect) [ 000]
select_ln50_6 (select   ) [ 011]
sext_ln50     (sext     ) [ 000]
sext_ln50_6   (sext     ) [ 000]
add_ln50_7    (add      ) [ 000]
add_ln50_8    (add      ) [ 000]
tmp_57        (bitselect) [ 000]
tmp_58        (bitselect) [ 000]
xor_ln50      (xor      ) [ 000]
and_ln50      (and      ) [ 000]
xor_ln50_6    (xor      ) [ 000]
and_ln50_3    (and      ) [ 000]
xor_ln50_7    (xor      ) [ 000]
xor_ln50_8    (xor      ) [ 000]
or_ln50       (or       ) [ 000]
select_ln50_7 (select   ) [ 000]
select_ln50_8 (select   ) [ 000]
agg_result_1  (select   ) [ 000]
ret_ln45      (ret      ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_0_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_0_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_1_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_1_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_2_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_2_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_3_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_3_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_4_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_4_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_5_val">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_5_val"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x_6_val">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_6_val"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="x_7_val">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_7_val"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="x_8_val">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_8_val"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="x_9_val">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_9_val"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="x_10_val">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_10_val"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="x_11_val">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_11_val"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="x_12_val">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_12_val"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="x_13_val">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_13_val"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="x_14_val">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_14_val"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="x_15_val">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_15_val"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="idx">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idx"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.10i17.i17.i4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="idx_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="4" slack="0"/>
<pin id="78" dir="0" index="1" bw="4" slack="0"/>
<pin id="79" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="idx_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="x_15_val_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="17" slack="0"/>
<pin id="84" dir="0" index="1" bw="17" slack="0"/>
<pin id="85" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_15_val_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="x_14_val_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="17" slack="0"/>
<pin id="90" dir="0" index="1" bw="17" slack="0"/>
<pin id="91" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_14_val_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="x_13_val_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="17" slack="0"/>
<pin id="96" dir="0" index="1" bw="17" slack="0"/>
<pin id="97" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_13_val_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="x_12_val_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="17" slack="0"/>
<pin id="102" dir="0" index="1" bw="17" slack="0"/>
<pin id="103" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_12_val_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="x_11_val_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="17" slack="0"/>
<pin id="108" dir="0" index="1" bw="17" slack="0"/>
<pin id="109" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_11_val_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="x_10_val_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="17" slack="0"/>
<pin id="114" dir="0" index="1" bw="17" slack="0"/>
<pin id="115" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_10_val_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="x_9_val_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="17" slack="0"/>
<pin id="120" dir="0" index="1" bw="17" slack="0"/>
<pin id="121" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_9_val_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="x_8_val_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="17" slack="0"/>
<pin id="126" dir="0" index="1" bw="17" slack="0"/>
<pin id="127" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_8_val_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="x_7_val_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="17" slack="0"/>
<pin id="132" dir="0" index="1" bw="17" slack="0"/>
<pin id="133" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_7_val_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="x_6_val_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="17" slack="0"/>
<pin id="138" dir="0" index="1" bw="17" slack="0"/>
<pin id="139" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_6_val_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="x_5_val_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="17" slack="0"/>
<pin id="144" dir="0" index="1" bw="17" slack="0"/>
<pin id="145" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_5_val_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="x_4_val_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="17" slack="0"/>
<pin id="150" dir="0" index="1" bw="17" slack="0"/>
<pin id="151" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_4_val_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="x_3_val_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="17" slack="0"/>
<pin id="156" dir="0" index="1" bw="17" slack="0"/>
<pin id="157" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_3_val_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="x_2_val_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="17" slack="0"/>
<pin id="162" dir="0" index="1" bw="17" slack="0"/>
<pin id="163" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_2_val_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="x_1_val_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="17" slack="0"/>
<pin id="168" dir="0" index="1" bw="17" slack="0"/>
<pin id="169" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_1_val_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="x_0_val_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="17" slack="0"/>
<pin id="174" dir="0" index="1" bw="17" slack="0"/>
<pin id="175" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_0_val_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="17" slack="0"/>
<pin id="180" dir="0" index="1" bw="4" slack="0"/>
<pin id="181" dir="0" index="2" bw="17" slack="0"/>
<pin id="182" dir="0" index="3" bw="4" slack="0"/>
<pin id="183" dir="0" index="4" bw="17" slack="0"/>
<pin id="184" dir="0" index="5" bw="4" slack="0"/>
<pin id="185" dir="0" index="6" bw="17" slack="0"/>
<pin id="186" dir="0" index="7" bw="4" slack="0"/>
<pin id="187" dir="0" index="8" bw="17" slack="0"/>
<pin id="188" dir="0" index="9" bw="4" slack="0"/>
<pin id="189" dir="0" index="10" bw="17" slack="0"/>
<pin id="190" dir="0" index="11" bw="4" slack="0"/>
<pin id="191" dir="0" index="12" bw="17" slack="0"/>
<pin id="192" dir="0" index="13" bw="4" slack="0"/>
<pin id="193" dir="0" index="14" bw="17" slack="0"/>
<pin id="194" dir="0" index="15" bw="4" slack="0"/>
<pin id="195" dir="0" index="16" bw="17" slack="0"/>
<pin id="196" dir="0" index="17" bw="4" slack="0"/>
<pin id="197" dir="0" index="18" bw="17" slack="0"/>
<pin id="198" dir="0" index="19" bw="4" slack="0"/>
<pin id="199" dir="0" index="20" bw="17" slack="0"/>
<pin id="200" dir="0" index="21" bw="17" slack="0"/>
<pin id="201" dir="0" index="22" bw="4" slack="0"/>
<pin id="202" dir="1" index="23" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln43_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="17" slack="0"/>
<pin id="228" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_s_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="17" slack="0"/>
<pin id="232" dir="0" index="1" bw="4" slack="0"/>
<pin id="233" dir="0" index="2" bw="17" slack="0"/>
<pin id="234" dir="0" index="3" bw="4" slack="0"/>
<pin id="235" dir="0" index="4" bw="17" slack="0"/>
<pin id="236" dir="0" index="5" bw="4" slack="0"/>
<pin id="237" dir="0" index="6" bw="17" slack="0"/>
<pin id="238" dir="0" index="7" bw="4" slack="0"/>
<pin id="239" dir="0" index="8" bw="17" slack="0"/>
<pin id="240" dir="0" index="9" bw="4" slack="0"/>
<pin id="241" dir="0" index="10" bw="17" slack="0"/>
<pin id="242" dir="0" index="11" bw="4" slack="0"/>
<pin id="243" dir="0" index="12" bw="17" slack="0"/>
<pin id="244" dir="0" index="13" bw="4" slack="0"/>
<pin id="245" dir="0" index="14" bw="17" slack="0"/>
<pin id="246" dir="0" index="15" bw="4" slack="0"/>
<pin id="247" dir="0" index="16" bw="17" slack="0"/>
<pin id="248" dir="0" index="17" bw="4" slack="0"/>
<pin id="249" dir="0" index="18" bw="17" slack="0"/>
<pin id="250" dir="0" index="19" bw="4" slack="0"/>
<pin id="251" dir="0" index="20" bw="17" slack="0"/>
<pin id="252" dir="0" index="21" bw="17" slack="0"/>
<pin id="253" dir="0" index="22" bw="4" slack="0"/>
<pin id="254" dir="1" index="23" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln50_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="17" slack="0"/>
<pin id="280" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="add_ln50_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="17" slack="0"/>
<pin id="284" dir="0" index="1" bw="17" slack="0"/>
<pin id="285" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_53_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="18" slack="0"/>
<pin id="291" dir="0" index="2" bw="6" slack="0"/>
<pin id="292" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_53/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="select_ln50_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="18" slack="0"/>
<pin id="299" dir="0" index="2" bw="18" slack="0"/>
<pin id="300" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_54_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="17" slack="0"/>
<pin id="306" dir="0" index="1" bw="4" slack="0"/>
<pin id="307" dir="0" index="2" bw="17" slack="0"/>
<pin id="308" dir="0" index="3" bw="4" slack="0"/>
<pin id="309" dir="0" index="4" bw="17" slack="0"/>
<pin id="310" dir="0" index="5" bw="4" slack="0"/>
<pin id="311" dir="0" index="6" bw="17" slack="0"/>
<pin id="312" dir="0" index="7" bw="4" slack="0"/>
<pin id="313" dir="0" index="8" bw="17" slack="0"/>
<pin id="314" dir="0" index="9" bw="4" slack="0"/>
<pin id="315" dir="0" index="10" bw="17" slack="0"/>
<pin id="316" dir="0" index="11" bw="4" slack="0"/>
<pin id="317" dir="0" index="12" bw="17" slack="0"/>
<pin id="318" dir="0" index="13" bw="4" slack="0"/>
<pin id="319" dir="0" index="14" bw="17" slack="0"/>
<pin id="320" dir="0" index="15" bw="4" slack="0"/>
<pin id="321" dir="0" index="16" bw="17" slack="0"/>
<pin id="322" dir="0" index="17" bw="4" slack="0"/>
<pin id="323" dir="0" index="18" bw="17" slack="0"/>
<pin id="324" dir="0" index="19" bw="4" slack="0"/>
<pin id="325" dir="0" index="20" bw="17" slack="0"/>
<pin id="326" dir="0" index="21" bw="17" slack="0"/>
<pin id="327" dir="0" index="22" bw="4" slack="0"/>
<pin id="328" dir="1" index="23" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_54/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln43_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="17" slack="0"/>
<pin id="354" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_1/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_55_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="17" slack="0"/>
<pin id="358" dir="0" index="1" bw="4" slack="0"/>
<pin id="359" dir="0" index="2" bw="17" slack="0"/>
<pin id="360" dir="0" index="3" bw="4" slack="0"/>
<pin id="361" dir="0" index="4" bw="17" slack="0"/>
<pin id="362" dir="0" index="5" bw="4" slack="0"/>
<pin id="363" dir="0" index="6" bw="17" slack="0"/>
<pin id="364" dir="0" index="7" bw="4" slack="0"/>
<pin id="365" dir="0" index="8" bw="17" slack="0"/>
<pin id="366" dir="0" index="9" bw="4" slack="0"/>
<pin id="367" dir="0" index="10" bw="17" slack="0"/>
<pin id="368" dir="0" index="11" bw="4" slack="0"/>
<pin id="369" dir="0" index="12" bw="17" slack="0"/>
<pin id="370" dir="0" index="13" bw="4" slack="0"/>
<pin id="371" dir="0" index="14" bw="17" slack="0"/>
<pin id="372" dir="0" index="15" bw="4" slack="0"/>
<pin id="373" dir="0" index="16" bw="17" slack="0"/>
<pin id="374" dir="0" index="17" bw="4" slack="0"/>
<pin id="375" dir="0" index="18" bw="17" slack="0"/>
<pin id="376" dir="0" index="19" bw="4" slack="0"/>
<pin id="377" dir="0" index="20" bw="17" slack="0"/>
<pin id="378" dir="0" index="21" bw="17" slack="0"/>
<pin id="379" dir="0" index="22" bw="4" slack="0"/>
<pin id="380" dir="1" index="23" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_55/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln50_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="17" slack="0"/>
<pin id="406" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_1/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="add_ln50_6_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="17" slack="0"/>
<pin id="410" dir="0" index="1" bw="17" slack="0"/>
<pin id="411" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50_6/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_56_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="18" slack="0"/>
<pin id="417" dir="0" index="2" bw="6" slack="0"/>
<pin id="418" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_56/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="select_ln50_6_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="18" slack="0"/>
<pin id="425" dir="0" index="2" bw="18" slack="0"/>
<pin id="426" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50_6/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="sext_ln50_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="18" slack="1"/>
<pin id="432" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="sext_ln50_6_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="18" slack="1"/>
<pin id="435" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50_6/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="add_ln50_7_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="18" slack="1"/>
<pin id="438" dir="0" index="1" bw="18" slack="1"/>
<pin id="439" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50_7/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="add_ln50_8_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="18" slack="0"/>
<pin id="442" dir="0" index="1" bw="18" slack="0"/>
<pin id="443" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50_8/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_57_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="19" slack="0"/>
<pin id="449" dir="0" index="2" bw="6" slack="0"/>
<pin id="450" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_57/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_58_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="18" slack="0"/>
<pin id="457" dir="0" index="2" bw="6" slack="0"/>
<pin id="458" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_58/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="xor_ln50_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln50/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="and_ln50_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln50/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="xor_ln50_6_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln50_6/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="and_ln50_3_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln50_3/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="xor_ln50_7_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln50_7/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="xor_ln50_8_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln50_8/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="or_ln50_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln50/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="select_ln50_7_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="18" slack="0"/>
<pin id="507" dir="0" index="2" bw="18" slack="0"/>
<pin id="508" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50_7/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="select_ln50_8_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="18" slack="0"/>
<pin id="515" dir="0" index="2" bw="18" slack="0"/>
<pin id="516" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50_8/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="agg_result_1_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="18" slack="0"/>
<pin id="523" dir="0" index="2" bw="18" slack="0"/>
<pin id="524" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_1/2 "/>
</bind>
</comp>

<comp id="528" class="1005" name="select_ln50_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="18" slack="1"/>
<pin id="530" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="select_ln50 "/>
</bind>
</comp>

<comp id="534" class="1005" name="select_ln50_6_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="18" slack="1"/>
<pin id="536" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="select_ln50_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="80"><net_src comp="34" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="32" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="36" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="30" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="36" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="28" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="36" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="26" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="36" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="24" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="36" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="36" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="36" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="36" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="36" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="36" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="36" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="36" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="36" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="36" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="36" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="2" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="36" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="0" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="203"><net_src comp="38" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="204"><net_src comp="40" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="205"><net_src comp="172" pin="2"/><net_sink comp="178" pin=2"/></net>

<net id="206"><net_src comp="42" pin="0"/><net_sink comp="178" pin=3"/></net>

<net id="207"><net_src comp="166" pin="2"/><net_sink comp="178" pin=4"/></net>

<net id="208"><net_src comp="44" pin="0"/><net_sink comp="178" pin=5"/></net>

<net id="209"><net_src comp="160" pin="2"/><net_sink comp="178" pin=6"/></net>

<net id="210"><net_src comp="46" pin="0"/><net_sink comp="178" pin=7"/></net>

<net id="211"><net_src comp="154" pin="2"/><net_sink comp="178" pin=8"/></net>

<net id="212"><net_src comp="48" pin="0"/><net_sink comp="178" pin=9"/></net>

<net id="213"><net_src comp="148" pin="2"/><net_sink comp="178" pin=10"/></net>

<net id="214"><net_src comp="50" pin="0"/><net_sink comp="178" pin=11"/></net>

<net id="215"><net_src comp="124" pin="2"/><net_sink comp="178" pin=12"/></net>

<net id="216"><net_src comp="52" pin="0"/><net_sink comp="178" pin=13"/></net>

<net id="217"><net_src comp="118" pin="2"/><net_sink comp="178" pin=14"/></net>

<net id="218"><net_src comp="54" pin="0"/><net_sink comp="178" pin=15"/></net>

<net id="219"><net_src comp="112" pin="2"/><net_sink comp="178" pin=16"/></net>

<net id="220"><net_src comp="56" pin="0"/><net_sink comp="178" pin=17"/></net>

<net id="221"><net_src comp="106" pin="2"/><net_sink comp="178" pin=18"/></net>

<net id="222"><net_src comp="58" pin="0"/><net_sink comp="178" pin=19"/></net>

<net id="223"><net_src comp="100" pin="2"/><net_sink comp="178" pin=20"/></net>

<net id="224"><net_src comp="60" pin="0"/><net_sink comp="178" pin=21"/></net>

<net id="225"><net_src comp="76" pin="2"/><net_sink comp="178" pin=22"/></net>

<net id="229"><net_src comp="178" pin="23"/><net_sink comp="226" pin=0"/></net>

<net id="255"><net_src comp="38" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="256"><net_src comp="40" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="257"><net_src comp="166" pin="2"/><net_sink comp="230" pin=2"/></net>

<net id="258"><net_src comp="42" pin="0"/><net_sink comp="230" pin=3"/></net>

<net id="259"><net_src comp="160" pin="2"/><net_sink comp="230" pin=4"/></net>

<net id="260"><net_src comp="44" pin="0"/><net_sink comp="230" pin=5"/></net>

<net id="261"><net_src comp="154" pin="2"/><net_sink comp="230" pin=6"/></net>

<net id="262"><net_src comp="46" pin="0"/><net_sink comp="230" pin=7"/></net>

<net id="263"><net_src comp="148" pin="2"/><net_sink comp="230" pin=8"/></net>

<net id="264"><net_src comp="48" pin="0"/><net_sink comp="230" pin=9"/></net>

<net id="265"><net_src comp="142" pin="2"/><net_sink comp="230" pin=10"/></net>

<net id="266"><net_src comp="50" pin="0"/><net_sink comp="230" pin=11"/></net>

<net id="267"><net_src comp="118" pin="2"/><net_sink comp="230" pin=12"/></net>

<net id="268"><net_src comp="52" pin="0"/><net_sink comp="230" pin=13"/></net>

<net id="269"><net_src comp="112" pin="2"/><net_sink comp="230" pin=14"/></net>

<net id="270"><net_src comp="54" pin="0"/><net_sink comp="230" pin=15"/></net>

<net id="271"><net_src comp="106" pin="2"/><net_sink comp="230" pin=16"/></net>

<net id="272"><net_src comp="56" pin="0"/><net_sink comp="230" pin=17"/></net>

<net id="273"><net_src comp="100" pin="2"/><net_sink comp="230" pin=18"/></net>

<net id="274"><net_src comp="58" pin="0"/><net_sink comp="230" pin=19"/></net>

<net id="275"><net_src comp="94" pin="2"/><net_sink comp="230" pin=20"/></net>

<net id="276"><net_src comp="60" pin="0"/><net_sink comp="230" pin=21"/></net>

<net id="277"><net_src comp="76" pin="2"/><net_sink comp="230" pin=22"/></net>

<net id="281"><net_src comp="230" pin="23"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="226" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="293"><net_src comp="62" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="282" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="64" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="301"><net_src comp="288" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="66" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="282" pin="2"/><net_sink comp="296" pin=2"/></net>

<net id="329"><net_src comp="38" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="330"><net_src comp="40" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="331"><net_src comp="160" pin="2"/><net_sink comp="304" pin=2"/></net>

<net id="332"><net_src comp="42" pin="0"/><net_sink comp="304" pin=3"/></net>

<net id="333"><net_src comp="154" pin="2"/><net_sink comp="304" pin=4"/></net>

<net id="334"><net_src comp="44" pin="0"/><net_sink comp="304" pin=5"/></net>

<net id="335"><net_src comp="148" pin="2"/><net_sink comp="304" pin=6"/></net>

<net id="336"><net_src comp="46" pin="0"/><net_sink comp="304" pin=7"/></net>

<net id="337"><net_src comp="142" pin="2"/><net_sink comp="304" pin=8"/></net>

<net id="338"><net_src comp="48" pin="0"/><net_sink comp="304" pin=9"/></net>

<net id="339"><net_src comp="136" pin="2"/><net_sink comp="304" pin=10"/></net>

<net id="340"><net_src comp="50" pin="0"/><net_sink comp="304" pin=11"/></net>

<net id="341"><net_src comp="112" pin="2"/><net_sink comp="304" pin=12"/></net>

<net id="342"><net_src comp="52" pin="0"/><net_sink comp="304" pin=13"/></net>

<net id="343"><net_src comp="106" pin="2"/><net_sink comp="304" pin=14"/></net>

<net id="344"><net_src comp="54" pin="0"/><net_sink comp="304" pin=15"/></net>

<net id="345"><net_src comp="100" pin="2"/><net_sink comp="304" pin=16"/></net>

<net id="346"><net_src comp="56" pin="0"/><net_sink comp="304" pin=17"/></net>

<net id="347"><net_src comp="94" pin="2"/><net_sink comp="304" pin=18"/></net>

<net id="348"><net_src comp="58" pin="0"/><net_sink comp="304" pin=19"/></net>

<net id="349"><net_src comp="88" pin="2"/><net_sink comp="304" pin=20"/></net>

<net id="350"><net_src comp="60" pin="0"/><net_sink comp="304" pin=21"/></net>

<net id="351"><net_src comp="76" pin="2"/><net_sink comp="304" pin=22"/></net>

<net id="355"><net_src comp="304" pin="23"/><net_sink comp="352" pin=0"/></net>

<net id="381"><net_src comp="38" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="382"><net_src comp="40" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="383"><net_src comp="154" pin="2"/><net_sink comp="356" pin=2"/></net>

<net id="384"><net_src comp="42" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="385"><net_src comp="148" pin="2"/><net_sink comp="356" pin=4"/></net>

<net id="386"><net_src comp="44" pin="0"/><net_sink comp="356" pin=5"/></net>

<net id="387"><net_src comp="142" pin="2"/><net_sink comp="356" pin=6"/></net>

<net id="388"><net_src comp="46" pin="0"/><net_sink comp="356" pin=7"/></net>

<net id="389"><net_src comp="136" pin="2"/><net_sink comp="356" pin=8"/></net>

<net id="390"><net_src comp="48" pin="0"/><net_sink comp="356" pin=9"/></net>

<net id="391"><net_src comp="130" pin="2"/><net_sink comp="356" pin=10"/></net>

<net id="392"><net_src comp="50" pin="0"/><net_sink comp="356" pin=11"/></net>

<net id="393"><net_src comp="106" pin="2"/><net_sink comp="356" pin=12"/></net>

<net id="394"><net_src comp="52" pin="0"/><net_sink comp="356" pin=13"/></net>

<net id="395"><net_src comp="100" pin="2"/><net_sink comp="356" pin=14"/></net>

<net id="396"><net_src comp="54" pin="0"/><net_sink comp="356" pin=15"/></net>

<net id="397"><net_src comp="94" pin="2"/><net_sink comp="356" pin=16"/></net>

<net id="398"><net_src comp="56" pin="0"/><net_sink comp="356" pin=17"/></net>

<net id="399"><net_src comp="88" pin="2"/><net_sink comp="356" pin=18"/></net>

<net id="400"><net_src comp="58" pin="0"/><net_sink comp="356" pin=19"/></net>

<net id="401"><net_src comp="82" pin="2"/><net_sink comp="356" pin=20"/></net>

<net id="402"><net_src comp="60" pin="0"/><net_sink comp="356" pin=21"/></net>

<net id="403"><net_src comp="76" pin="2"/><net_sink comp="356" pin=22"/></net>

<net id="407"><net_src comp="356" pin="23"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="404" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="352" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="419"><net_src comp="62" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="408" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="64" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="427"><net_src comp="414" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="66" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="408" pin="2"/><net_sink comp="422" pin=2"/></net>

<net id="444"><net_src comp="433" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="430" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="451"><net_src comp="68" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="440" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="70" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="459"><net_src comp="62" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="436" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="64" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="466"><net_src comp="446" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="72" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="454" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="462" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="454" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="72" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="446" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="474" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="446" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="454" pin="3"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="486" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="72" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="468" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="492" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="509"><net_src comp="486" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="66" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="511"><net_src comp="436" pin="2"/><net_sink comp="504" pin=2"/></net>

<net id="517"><net_src comp="480" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="74" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="436" pin="2"/><net_sink comp="512" pin=2"/></net>

<net id="525"><net_src comp="498" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="504" pin="3"/><net_sink comp="520" pin=1"/></net>

<net id="527"><net_src comp="512" pin="3"/><net_sink comp="520" pin=2"/></net>

<net id="531"><net_src comp="296" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="533"><net_src comp="528" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="537"><net_src comp="422" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="539"><net_src comp="534" pin="1"/><net_sink comp="436" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_0_val | {}
	Port: x_1_val | {}
	Port: x_2_val | {}
	Port: x_3_val | {}
	Port: x_4_val | {}
	Port: x_5_val | {}
	Port: x_6_val | {}
	Port: x_7_val | {}
	Port: x_8_val | {}
	Port: x_9_val | {}
	Port: x_10_val | {}
	Port: x_11_val | {}
	Port: x_12_val | {}
	Port: x_13_val | {}
	Port: x_14_val | {}
	Port: x_15_val | {}
 - Input state : 
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_0_val | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_1_val | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_2_val | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_3_val | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_4_val | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_5_val | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_6_val | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_7_val | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_8_val | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_9_val | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_10_val | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_11_val | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_12_val | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_13_val | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_14_val | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_15_val | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : idx | {1 }
  - Chain level:
	State 1
		zext_ln43 : 1
		zext_ln50 : 1
		add_ln50 : 2
		tmp_53 : 3
		select_ln50 : 4
		zext_ln43_1 : 1
		zext_ln50_1 : 1
		add_ln50_6 : 2
		tmp_56 : 3
		select_ln50_6 : 4
	State 2
		add_ln50_8 : 1
		tmp_57 : 2
		tmp_58 : 1
		xor_ln50 : 3
		and_ln50 : 3
		xor_ln50_6 : 2
		and_ln50_3 : 2
		xor_ln50_7 : 3
		xor_ln50_8 : 3
		or_ln50 : 3
		select_ln50_7 : 3
		select_ln50_8 : 2
		agg_result_1 : 3
		ret_ln45 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |         tmp_fu_178        |    0    |    41   |
| sparsemux|        tmp_s_fu_230       |    0    |    41   |
|          |       tmp_54_fu_304       |    0    |    41   |
|          |       tmp_55_fu_356       |    0    |    41   |
|----------|---------------------------|---------|---------|
|          |      add_ln50_fu_282      |    0    |    24   |
|    add   |     add_ln50_6_fu_408     |    0    |    24   |
|          |     add_ln50_7_fu_436     |    0    |    25   |
|          |     add_ln50_8_fu_440     |    0    |    25   |
|----------|---------------------------|---------|---------|
|          |     select_ln50_fu_296    |    0    |    18   |
|          |    select_ln50_6_fu_422   |    0    |    18   |
|  select  |    select_ln50_7_fu_504   |    0    |    18   |
|          |    select_ln50_8_fu_512   |    0    |    18   |
|          |    agg_result_1_fu_520    |    0    |    18   |
|----------|---------------------------|---------|---------|
|          |      xor_ln50_fu_462      |    0    |    2    |
|    xor   |     xor_ln50_6_fu_474     |    0    |    2    |
|          |     xor_ln50_7_fu_486     |    0    |    2    |
|          |     xor_ln50_8_fu_492     |    0    |    2    |
|----------|---------------------------|---------|---------|
|    and   |      and_ln50_fu_468      |    0    |    2    |
|          |     and_ln50_3_fu_480     |    0    |    2    |
|----------|---------------------------|---------|---------|
|    or    |       or_ln50_fu_498      |    0    |    2    |
|----------|---------------------------|---------|---------|
|          |    idx_read_read_fu_76    |    0    |    0    |
|          |  x_15_val_read_read_fu_82 |    0    |    0    |
|          |  x_14_val_read_read_fu_88 |    0    |    0    |
|          |  x_13_val_read_read_fu_94 |    0    |    0    |
|          | x_12_val_read_read_fu_100 |    0    |    0    |
|          | x_11_val_read_read_fu_106 |    0    |    0    |
|          | x_10_val_read_read_fu_112 |    0    |    0    |
|          |  x_9_val_read_read_fu_118 |    0    |    0    |
|   read   |  x_8_val_read_read_fu_124 |    0    |    0    |
|          |  x_7_val_read_read_fu_130 |    0    |    0    |
|          |  x_6_val_read_read_fu_136 |    0    |    0    |
|          |  x_5_val_read_read_fu_142 |    0    |    0    |
|          |  x_4_val_read_read_fu_148 |    0    |    0    |
|          |  x_3_val_read_read_fu_154 |    0    |    0    |
|          |  x_2_val_read_read_fu_160 |    0    |    0    |
|          |  x_1_val_read_read_fu_166 |    0    |    0    |
|          |  x_0_val_read_read_fu_172 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      zext_ln43_fu_226     |    0    |    0    |
|   zext   |      zext_ln50_fu_278     |    0    |    0    |
|          |     zext_ln43_1_fu_352    |    0    |    0    |
|          |     zext_ln50_1_fu_404    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |       tmp_53_fu_288       |    0    |    0    |
| bitselect|       tmp_56_fu_414       |    0    |    0    |
|          |       tmp_57_fu_446       |    0    |    0    |
|          |       tmp_58_fu_454       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |      sext_ln50_fu_430     |    0    |    0    |
|          |     sext_ln50_6_fu_433    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   366   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|select_ln50_6_reg_534|   18   |
| select_ln50_reg_528 |   18   |
+---------------------+--------+
|        Total        |   36   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   366  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   36   |    -   |
+-----------+--------+--------+
|   Total   |   36   |   366  |
+-----------+--------+--------+
