#! /foss/tools/iverilog/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-66-gd67d3323-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/foss/tools/iverilog/lib/ivl/system.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_sys.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_textio.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/v2005_math.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/va_math.vpi";
S_0x5561d3c3cce0 .scope module, "cpu_tb" "cpu_tb" 2 16;
 .timescale -8 -12;
P_0x5561d3c5fa40 .param/l "ADD_INSTR" 1 2 23, C4<0100>;
P_0x5561d3c5fa80 .param/l "AND_INSTR" 1 2 21, C4<0010>;
P_0x5561d3c5fac0 .param/l "BAUD_COUNTS_PER_BIT" 1 2 163, +C4<00000000000000000000001000001001>;
P_0x5561d3c5fb00 .param/l "BAUD_RATE_COUNTER_BITWIDTH" 1 2 164, +C4<00000000000000000000000000001010>;
P_0x5561d3c5fb40 .param/l "CRA_BIT_NUMB" 1 2 156, +C4<00000000000000000000000000000100>;
P_0x5561d3c5fb80 .param/l "DEC_INSTR" 1 2 25, C4<0110>;
P_0x5561d3c5fbc0 .param/l "INC_INSTR" 1 2 24, C4<0101>;
P_0x5561d3c5fc00 .param/l "IN_INSTR" 1 2 32, C4<1101>;
P_0x5561d3c5fc40 .param/l "JC_INSTR" 1 2 29, C4<1010>;
P_0x5561d3c5fc80 .param/l "JMP_INSTR" 1 2 27, C4<1000>;
P_0x5561d3c5fcc0 .param/l "JZ_INSTR" 1 2 28, C4<1001>;
P_0x5561d3c5fd00 .param/l "LDI_INSTR" 1 2 34, C4<1111>;
P_0x5561d3c5fd40 .param/l "LD_INSTR" 1 2 30, C4<1011>;
P_0x5561d3c5fd80 .param/l "MEMORY_ADDRESS_WIDTH" 1 2 158, +C4<00000000000000000000000000000100>;
P_0x5561d3c5fdc0 .param/l "MEMORY_REGISTERS" 1 2 159, +C4<00000000000000000000000000010000>;
P_0x5561d3c5fe00 .param/l "NOP_INSTR" 1 2 19, C4<0000>;
P_0x5561d3c5fe40 .param/l "OPERATION_CODE_WIDTH" 1 2 155, +C4<00000000000000000000000000000011>;
P_0x5561d3c5fe80 .param/l "OR_INSTR" 1 2 22, C4<0011>;
P_0x5561d3c5fec0 .param/l "OUT_INSTR" 1 2 33, C4<1110>;
P_0x5561d3c5ff00 .param/l "REGISTER_WIDTH" 1 2 157, +C4<00000000000000000000000000000100>;
P_0x5561d3c5ff40 .param/l "RX_COUNTER_BITWIDTH" 1 2 162, +C4<00000000000000000000000000000011>;
P_0x5561d3c5ff80 .param/l "SELECTED_TEST" 1 2 195, +C4<00000000000000000000000000000100>;
P_0x5561d3c5ffc0 .param/l "ST_INSTR" 1 2 31, C4<1100>;
P_0x5561d3c60000 .param/l "SUB_INSTR" 1 2 26, C4<0111>;
P_0x5561d3c60040 .param/l "TEST_BLINK" 1 2 94, +C4<00000000000000000000000000000010>;
P_0x5561d3c60080 .param/l "TEST_CIRC_LEFT_SHIFT" 1 2 44, +C4<00000000000000000000000000000000>;
P_0x5561d3c600c0 .param/l "TEST_INC_COUNTER" 1 2 67, +C4<00000000000000000000000000000001>;
P_0x5561d3c60100 .param/l "TEST_INPUT_ECHO" 1 2 139, +C4<00000000000000000000000000000100>;
P_0x5561d3c60140 .param/l "TEST_MEM_RW" 1 2 114, +C4<00000000000000000000000000000011>;
P_0x5561d3c60180 .param/l "UART_DATA_LENGTH" 1 2 161, +C4<00000000000000000000000000001000>;
P_0x5561d3c601c0 .param/l "XOR_INSTR" 1 2 20, C4<0001>;
P_0x5561d3c60200 .param/l "clk_pulse" 1 2 166, +C4<00000000000000000000000000001010>;
P_0x5561d3c60240 .param/l "wait_one_bit" 1 2 167, +C4<0000000000000000000000000000000000000000000000000001010001011010>;
v0x5561d3c84ff0_0 .var "blink", 63 0;
v0x5561d3c850d0_0 .var "circ_left_shift", 63 0;
v0x5561d3c851d0_0 .var "clk_tb", 0 0;
v0x5561d3c85270_0 .var "current_byte", 7 0;
v0x5561d3c85330_0 .var "data_array", 63 0;
v0x5561d3c85460_0 .net "data_valid_strb_tb", 0 0, L_0x5561d3c9a310;  1 drivers
v0x5561d3c85550_0 .net "decode_tb", 0 0, L_0x5561d3c99b30;  1 drivers
v0x5561d3c85640_0 .net "execute_tb", 0 0, L_0x5561d3c9a200;  1 drivers
v0x5561d3c85730_0 .net "fetch_instr_tb", 0 0, L_0x5561d3c99a00;  1 drivers
v0x5561d3c857d0_0 .net "fetch_mdr_tb", 0 0, L_0x5561d3c99da0;  1 drivers
v0x5561d3c858c0_0 .net "fetcho_op_tb", 0 0, L_0x5561d3c99d00;  1 drivers
v0x5561d3c859b0_0 .var/i "i", 31 0;
v0x5561d3c85a90_0 .var "in_pins_tb", 3 0;
v0x5561d3c85b50_0 .var "inc_counter", 63 0;
v0x5561d3c85c10_0 .var "input_echo", 63 0;
v0x5561d3c85cf0_0 .var/i "j", 31 0;
v0x5561d3c85dd0_0 .var "mem_rw_test", 63 0;
v0x5561d3c85eb0_0 .net "next_data_strb_tb", 0 0, L_0x5561d3c997c0;  1 drivers
v0x5561d3c85fa0_0 .net "out_pins_tb", 3 0, L_0x5561d3c29500;  1 drivers
v0x5561d3c86060_0 .var "p_program_tb", 0 0;
v0x5561d3c86150_0 .net "program_o_tb", 0 0, L_0x5561d3c998d0;  1 drivers
v0x5561d3c86240_0 .var "reset_tb", 0 0;
v0x5561d3c862e0_0 .var "rx_tb", 0 0;
E_0x5561d3b86af0/0 .event anyedge, v0x5561d3c850d0_0, v0x5561d3c85b50_0, v0x5561d3c84ff0_0, v0x5561d3c85dd0_0;
E_0x5561d3b86af0/1 .event anyedge, v0x5561d3c85c10_0;
E_0x5561d3b86af0 .event/or E_0x5561d3b86af0/0, E_0x5561d3b86af0/1;
S_0x5561d3c39fb0 .scope module, "dut" "cpu" 2 219, 3 1 0, S_0x5561d3c3cce0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 4 "in_pins_i";
    .port_info 3 /OUTPUT 1 "next_data_strb_o";
    .port_info 4 /OUTPUT 4 "out_pins_o";
    .port_info 5 /OUTPUT 1 "data_valid_strb_o";
    .port_info 6 /OUTPUT 4 "instr_reg_o";
    .port_info 7 /OUTPUT 1 "program_o";
    .port_info 8 /OUTPUT 1 "fetch_instr_o";
    .port_info 9 /OUTPUT 1 "decode_o";
    .port_info 10 /OUTPUT 1 "fetcho_op_o";
    .port_info 11 /OUTPUT 1 "fetch_mdr_o";
    .port_info 12 /OUTPUT 1 "execute_o";
    .port_info 13 /INPUT 1 "p_program_i";
    .port_info 14 /INPUT 1 "rx_i";
P_0x5561d3b80ec0 .param/l "BAUD_COUNTS_PER_BIT" 0 3 10, +C4<00000000000000000000001000001001>;
P_0x5561d3b80f00 .param/l "BAUD_RATE_COUNTER_BITWIDTH" 0 3 11, +C4<00000000000000000000000000001010>;
P_0x5561d3b80f40 .param/l "CRA_BIT_NUMB" 0 3 2, +C4<00000000000000000000000000000100>;
P_0x5561d3b80f80 .param/l "MEMORY_ADDRESS_WIDTH" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x5561d3b80fc0 .param/l "MEMORY_REGISTERS" 0 3 6, +C4<00000000000000000000000000010000>;
P_0x5561d3b81000 .param/l "OPERATION_CODE_WIDTH" 0 3 3, +C4<00000000000000000000000000000011>;
P_0x5561d3b81040 .param/l "REGISTER_WIDTH" 0 3 4, +C4<00000000000000000000000000000100>;
P_0x5561d3b81080 .param/l "RX_COUNTER_BITWIDTH" 0 3 9, +C4<00000000000000000000000000000011>;
P_0x5561d3b810c0 .param/l "UART_DATA_LENGTH" 0 3 8, +C4<00000000000000000000000000001000>;
L_0x5561d3c29500 .functor BUFZ 4, v0x5561d3c7f6e0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x5561d3c288e0 .functor BUFZ 4, v0x5561d3c85a90_0, C4<0000>, C4<0000>, C4<0000>;
L_0x5561d3c2ce50 .functor BUFZ 4, v0x5561d3c7c050_0, C4<0000>, C4<0000>, C4<0000>;
v0x5561d3c824b0_0 .net "a_alu_cpu", 3 0, v0x5561d3c772b0_0;  1 drivers
v0x5561d3c82590_0 .net "addr_mem_cpu", 3 0, v0x5561d3c77370_0;  1 drivers
v0x5561d3c82650_0 .net "b_alu_cpu", 3 0, v0x5561d3c77510_0;  1 drivers
v0x5561d3c82740_0 .net "carry_alu_cpu", 0 0, L_0x5561d3c89190;  1 drivers
v0x5561d3c827e0_0 .net "clk_i", 0 0, v0x5561d3c851d0_0;  1 drivers
v0x5561d3c828d0_0 .net "data_a_cpu", 3 0, L_0x5561d3c27cc0;  1 drivers
v0x5561d3c829e0_0 .net "data_in_cpu", 3 0, L_0x5561d3c86660;  1 drivers
v0x5561d3c82af0_0 .net "data_ir_cpu", 3 0, v0x5561d3c7c050_0;  1 drivers
v0x5561d3c82c00_0 .net "data_mdr_cpu", 3 0, L_0x5561d3c2a0f0;  1 drivers
v0x5561d3c82cc0_0 .net "data_opnd_cpu", 3 0, L_0x5561d3c50750;  1 drivers
v0x5561d3c82dd0_0 .net "data_out_cpu", 3 0, v0x5561d3c7f6e0_0;  1 drivers
v0x5561d3c82e90_0 .net "data_valid_strb_o", 0 0, L_0x5561d3c9a310;  alias, 1 drivers
v0x5561d3c82f30_0 .net "decode_o", 0 0, L_0x5561d3c99b30;  alias, 1 drivers
v0x5561d3c82fd0_0 .net "execute_o", 0 0, L_0x5561d3c9a200;  alias, 1 drivers
v0x5561d3c83070_0 .net "fetch_instr_o", 0 0, L_0x5561d3c99a00;  alias, 1 drivers
v0x5561d3c83110_0 .net "fetch_mdr_o", 0 0, L_0x5561d3c99da0;  alias, 1 drivers
v0x5561d3c831b0_0 .net "fetcho_op_o", 0 0, L_0x5561d3c99d00;  alias, 1 drivers
v0x5561d3c83360_0 .net "in_pins_i", 3 0, v0x5561d3c85a90_0;  1 drivers
v0x5561d3c83400_0 .net "instr_reg_o", 3 0, L_0x5561d3c2ce50;  1 drivers
v0x5561d3c834a0_0 .net "next_data_strb_o", 0 0, L_0x5561d3c997c0;  alias, 1 drivers
v0x5561d3c83540_0 .net "oc_alu_cpu", 2 0, v0x5561d3c78fb0_0;  1 drivers
v0x5561d3c83630_0 .net "out_pins_o", 3 0, L_0x5561d3c29500;  alias, 1 drivers
v0x5561d3c836d0_0 .net "p_active", 0 0, L_0x5561d3c893f0;  1 drivers
v0x5561d3c837c0_0 .net "p_addr", 3 0, v0x5561d3c80320_0;  1 drivers
v0x5561d3c838b0_0 .net "p_data", 3 0, v0x5561d3c804c0_0;  1 drivers
v0x5561d3c839c0_0 .net "p_enable_mem_write", 0 0, v0x5561d3c80650_0;  1 drivers
v0x5561d3c83ab0_0 .net "p_program_i", 0 0, v0x5561d3c86060_0;  1 drivers
v0x5561d3c83b50_0 .net "program_o", 0 0, L_0x5561d3c998d0;  alias, 1 drivers
v0x5561d3c83bf0_0 .net "read_data_mem_cpu", 3 0, v0x5561d3c7e080_0;  1 drivers
v0x5561d3c83ce0_0 .net "read_en_mem_cpu", 0 0, v0x5561d3c79960_0;  1 drivers
v0x5561d3c83dd0_0 .net "reset_i", 0 0, v0x5561d3c86240_0;  1 drivers
v0x5561d3c83e70_0 .net "result_alu_cpu", 3 0, v0x5561d3c74f10_0;  1 drivers
v0x5561d3c83f60_0 .net "rx_data", 7 0, L_0x5561d3c9a380;  1 drivers
v0x5561d3c84070_0 .net "rx_data_valid_strb", 0 0, v0x5561d3c81bd0_0;  1 drivers
v0x5561d3c84160_0 .net "rx_i", 0 0, v0x5561d3c862e0_0;  1 drivers
v0x5561d3c84200_0 .net "write_data_a_cpu", 3 0, v0x5561d3c7a070_0;  1 drivers
v0x5561d3c842f0_0 .net "write_data_in_cpu", 3 0, L_0x5561d3c288e0;  1 drivers
v0x5561d3c843b0_0 .net "write_data_ir_cpu", 3 0, v0x5561d3c7a160_0;  1 drivers
v0x5561d3c844a0_0 .net "write_data_mdr_cpu", 3 0, v0x5561d3c7a220_0;  1 drivers
v0x5561d3c845b0_0 .net "write_data_mem_cpu", 3 0, v0x5561d3c7a300_0;  1 drivers
v0x5561d3c846c0_0 .net "write_data_opnd_cpu", 3 0, v0x5561d3c7a3e0_0;  1 drivers
v0x5561d3c847d0_0 .net "write_data_out_cpu", 3 0, v0x5561d3c7a4c0_0;  1 drivers
v0x5561d3c848e0_0 .net "write_en_a_cpu", 0 0, v0x5561d3c7a5a0_0;  1 drivers
v0x5561d3c849d0_0 .net "write_en_in_cpu", 0 0, v0x5561d3c7a670_0;  1 drivers
v0x5561d3c84ac0_0 .net "write_en_ir_cpu", 0 0, v0x5561d3c7a710_0;  1 drivers
v0x5561d3c84bb0_0 .net "write_en_mdr_cpu", 0 0, v0x5561d3c7a7d0_0;  1 drivers
v0x5561d3c84ca0_0 .net "write_en_mem_cpu", 0 0, v0x5561d3c7a890_0;  1 drivers
v0x5561d3c84d90_0 .net "write_en_opnd_cpu", 0 0, v0x5561d3c7a950_0;  1 drivers
v0x5561d3c84e80_0 .net "write_en_out_cpu", 0 0, v0x5561d3c7aa10_0;  1 drivers
S_0x5561d3c3ec70 .scope module, "a_reg" "my_register" 3 119, 4 1 0, S_0x5561d3c39fb0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "write_en_i";
    .port_info 3 /INPUT 4 "in_i";
    .port_info 4 /OUTPUT 4 "out_o";
P_0x5561d3b95fb0 .param/l "REGISTER_WIDTH" 0 4 2, +C4<00000000000000000000000000000100>;
L_0x5561d3c27cc0 .functor BUFZ 4, v0x5561d3c2a300_0, C4<0000>, C4<0000>, C4<0000>;
v0x5561d3c271e0_0 .net "clk_i", 0 0, v0x5561d3c851d0_0;  alias, 1 drivers
v0x5561d3c272e0_0 .net "in_i", 3 0, v0x5561d3c7a070_0;  alias, 1 drivers
v0x5561d3c2a200_0 .net "out_o", 3 0, L_0x5561d3c27cc0;  alias, 1 drivers
v0x5561d3c2a300_0 .var "reg_val", 3 0;
v0x5561d3c50860_0 .net "reset_i", 0 0, v0x5561d3c86240_0;  alias, 1 drivers
v0x5561d3c50900_0 .net "write_en_i", 0 0, v0x5561d3c7a5a0_0;  alias, 1 drivers
E_0x5561d3b86c90 .event posedge, v0x5561d3c50860_0, v0x5561d3c271e0_0;
S_0x5561d3c3f360 .scope module, "alu" "alu" 3 228, 5 1 0, S_0x5561d3c39fb0;
 .timescale -8 -12;
    .port_info 0 /INPUT 4 "a_i";
    .port_info 1 /INPUT 4 "b_i";
    .port_info 2 /INPUT 3 "oc_i";
    .port_info 3 /OUTPUT 4 "result_o";
    .port_info 4 /OUTPUT 1 "carry_o";
P_0x5561d3c5f540 .param/l "ALU_BIT_WIDTH" 0 5 2, +C4<00000000000000000000000000000100>;
P_0x5561d3c5f580 .param/l "OPERATION_CODE_WIDTH" 0 5 3, +C4<00000000000000000000000000000011>;
L_0x7f8655697018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5561d3c867b0 .functor XNOR 1, L_0x5561d3c866f0, L_0x7f8655697018, C4<0>, C4<0>;
L_0x5561d3c86870 .functor NOT 4, v0x5561d3c77510_0, C4<0000>, C4<0000>, C4<0000>;
L_0x5561d3c86b00 .functor XOR 4, v0x5561d3c772b0_0, v0x5561d3c77510_0, C4<0000>, C4<0000>;
L_0x5561d3c86c00 .functor AND 4, v0x5561d3c772b0_0, v0x5561d3c77510_0, C4<1111>, C4<1111>;
L_0x5561d3c86c70 .functor OR 4, v0x5561d3c772b0_0, v0x5561d3c77510_0, C4<0000>, C4<0000>;
v0x5561d3c74560_0 .net/2u *"_ivl_2", 0 0, L_0x7f8655697018;  1 drivers
v0x5561d3c74660_0 .net *"_ivl_4", 0 0, L_0x5561d3c867b0;  1 drivers
v0x5561d3c74720_0 .net *"_ivl_6", 3 0, L_0x5561d3c86870;  1 drivers
v0x5561d3c747e0_0 .net "a_i", 3 0, v0x5561d3c772b0_0;  alias, 1 drivers
v0x5561d3c748d0_0 .net "add_sub", 0 0, L_0x5561d3c866f0;  1 drivers
v0x5561d3c749c0_0 .net "and_result", 3 0, L_0x5561d3c86c00;  1 drivers
v0x5561d3c74a60_0 .net "b_add_sub", 3 0, L_0x5561d3c868e0;  1 drivers
v0x5561d3c74b50_0 .net "b_i", 3 0, v0x5561d3c77510_0;  alias, 1 drivers
v0x5561d3c74c10_0 .net "carry_o", 0 0, L_0x5561d3c89190;  alias, 1 drivers
v0x5561d3c74d70_0 .net "oc_i", 2 0, v0x5561d3c78fb0_0;  alias, 1 drivers
v0x5561d3c74e30_0 .net "or_result", 3 0, L_0x5561d3c86c70;  1 drivers
v0x5561d3c74f10_0 .var "result_o", 3 0;
v0x5561d3c74ff0_0 .net "sum", 3 0, L_0x5561d3c88ed0;  1 drivers
v0x5561d3c750e0_0 .net "xor_result", 3 0, L_0x5561d3c86b00;  1 drivers
E_0x5561d3b695a0/0 .event anyedge, v0x5561d3c74d70_0, v0x5561d3c74e30_0, v0x5561d3c749c0_0, v0x5561d3c750e0_0;
E_0x5561d3b695a0/1 .event anyedge, v0x5561d3c743e0_0;
E_0x5561d3b695a0 .event/or E_0x5561d3b695a0/0, E_0x5561d3b695a0/1;
L_0x5561d3c866f0 .part v0x5561d3c78fb0_0, 1, 1;
L_0x5561d3c868e0 .functor MUXZ 4, L_0x5561d3c86870, v0x5561d3c77510_0, L_0x5561d3c867b0, C4<>;
S_0x5561d3c3fa50 .scope module, "cra" "carry_ripple_adder" 5 47, 6 1 0, S_0x5561d3c3f360;
 .timescale -8 -12;
    .port_info 0 /INPUT 4 "a_i";
    .port_info 1 /INPUT 4 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 4 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
P_0x5561d3c6e2b0 .param/l "CRA_BIT_NUMB" 0 6 2, +C4<00000000000000000000000000000100>;
L_0x5561d3c88e60 .functor BUFZ 1, L_0x5561d3c866f0, C4<0>, C4<0>, C4<0>;
v0x5561d3c73eb0_0 .net *"_ivl_33", 0 0, L_0x5561d3c88e60;  1 drivers
v0x5561d3c73f90_0 .net "a_i", 3 0, v0x5561d3c772b0_0;  alias, 1 drivers
v0x5561d3c74070_0 .net "b_i", 3 0, L_0x5561d3c868e0;  alias, 1 drivers
v0x5561d3c74130_0 .net "carry", 4 0, L_0x5561d3c88f70;  1 drivers
v0x5561d3c74210_0 .net "carry_i", 0 0, L_0x5561d3c866f0;  alias, 1 drivers
v0x5561d3c74320_0 .net "carry_o", 0 0, L_0x5561d3c89190;  alias, 1 drivers
v0x5561d3c743e0_0 .net "sum_o", 3 0, L_0x5561d3c88ed0;  alias, 1 drivers
L_0x5561d3c870f0 .part v0x5561d3c772b0_0, 0, 1;
L_0x5561d3c87240 .part L_0x5561d3c868e0, 0, 1;
L_0x5561d3c87370 .part L_0x5561d3c88f70, 0, 1;
L_0x5561d3c878c0 .part v0x5561d3c772b0_0, 1, 1;
L_0x5561d3c87b00 .part L_0x5561d3c868e0, 1, 1;
L_0x5561d3c87c30 .part L_0x5561d3c88f70, 1, 1;
L_0x5561d3c881c0 .part v0x5561d3c772b0_0, 2, 1;
L_0x5561d3c882f0 .part L_0x5561d3c868e0, 2, 1;
L_0x5561d3c88470 .part L_0x5561d3c88f70, 2, 1;
L_0x5561d3c889e0 .part v0x5561d3c772b0_0, 3, 1;
L_0x5561d3c88b70 .part L_0x5561d3c868e0, 3, 1;
L_0x5561d3c88ca0 .part L_0x5561d3c88f70, 3, 1;
L_0x5561d3c88ed0 .concat8 [ 1 1 1 1], L_0x5561d3c86e10, L_0x5561d3c875c0, L_0x5561d3c87ec0, L_0x5561d3c886e0;
LS_0x5561d3c88f70_0_0 .concat8 [ 1 1 1 1], L_0x5561d3c88e60, L_0x5561d3c87060, L_0x5561d3c87830, L_0x5561d3c88130;
LS_0x5561d3c88f70_0_4 .concat8 [ 1 0 0 0], L_0x5561d3c88950;
L_0x5561d3c88f70 .concat8 [ 4 1 0 0], LS_0x5561d3c88f70_0_0, LS_0x5561d3c88f70_0_4;
L_0x5561d3c89190 .part L_0x5561d3c88f70, 4, 1;
S_0x5561d3c40250 .scope generate, "adder_stage[0]" "adder_stage[0]" 6 19, 6 19 0, S_0x5561d3c3fa50;
 .timescale -8 -12;
P_0x5561d3c6e410 .param/l "i" 1 6 19, +C4<00>;
S_0x5561d3c40a50 .scope module, "fa" "full_adder" 6 20, 7 1 0, S_0x5561d3c40250;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
L_0x5561d3c87060 .functor OR 1, L_0x5561d3c86d50, L_0x5561d3c86f80, C4<0>, C4<0>;
v0x5561d3c6ef00_0 .net "a_i", 0 0, L_0x5561d3c870f0;  1 drivers
v0x5561d3c6efc0_0 .net "b_i", 0 0, L_0x5561d3c87240;  1 drivers
v0x5561d3c6f090_0 .net "carry_ha_0", 0 0, L_0x5561d3c86d50;  1 drivers
v0x5561d3c6f190_0 .net "carry_ha_1", 0 0, L_0x5561d3c86f80;  1 drivers
v0x5561d3c6f260_0 .net "carry_i", 0 0, L_0x5561d3c87370;  1 drivers
v0x5561d3c6f350_0 .net "carry_o", 0 0, L_0x5561d3c87060;  1 drivers
v0x5561d3c6f3f0_0 .net "sum_ab", 0 0, L_0x5561d3c86ce0;  1 drivers
v0x5561d3c6f4e0_0 .net "sum_o", 0 0, L_0x5561d3c86e10;  1 drivers
S_0x5561d3c41f60 .scope module, "ha0" "half_adder" 7 17, 8 2 0, S_0x5561d3c40a50;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x5561d3c86ce0 .functor XOR 1, L_0x5561d3c870f0, L_0x5561d3c87240, C4<0>, C4<0>;
L_0x5561d3c86d50 .functor AND 1, L_0x5561d3c870f0, L_0x5561d3c87240, C4<1>, C4<1>;
v0x5561d3c5bcf0_0 .net "a_i", 0 0, L_0x5561d3c870f0;  alias, 1 drivers
v0x5561d3c6e650_0 .net "b_i", 0 0, L_0x5561d3c87240;  alias, 1 drivers
v0x5561d3c6e710_0 .net "carry_o", 0 0, L_0x5561d3c86d50;  alias, 1 drivers
v0x5561d3c6e7e0_0 .net "sum_o", 0 0, L_0x5561d3c86ce0;  alias, 1 drivers
S_0x5561d3c6e950 .scope module, "ha1" "half_adder" 7 25, 8 2 0, S_0x5561d3c40a50;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x5561d3c86e10 .functor XOR 1, L_0x5561d3c86ce0, L_0x5561d3c87370, C4<0>, C4<0>;
L_0x5561d3c86f80 .functor AND 1, L_0x5561d3c86ce0, L_0x5561d3c87370, C4<1>, C4<1>;
v0x5561d3c6eb50_0 .net "a_i", 0 0, L_0x5561d3c86ce0;  alias, 1 drivers
v0x5561d3c6ec20_0 .net "b_i", 0 0, L_0x5561d3c87370;  alias, 1 drivers
v0x5561d3c6ecc0_0 .net "carry_o", 0 0, L_0x5561d3c86f80;  alias, 1 drivers
v0x5561d3c6ed90_0 .net "sum_o", 0 0, L_0x5561d3c86e10;  alias, 1 drivers
S_0x5561d3c6f5b0 .scope generate, "adder_stage[1]" "adder_stage[1]" 6 19, 6 19 0, S_0x5561d3c3fa50;
 .timescale -8 -12;
P_0x5561d3c6f7b0 .param/l "i" 1 6 19, +C4<01>;
S_0x5561d3c6f870 .scope module, "fa" "full_adder" 6 20, 7 1 0, S_0x5561d3c6f5b0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
L_0x5561d3c87830 .functor OR 1, L_0x5561d3c87530, L_0x5561d3c87750, C4<0>, C4<0>;
v0x5561d3c706c0_0 .net "a_i", 0 0, L_0x5561d3c878c0;  1 drivers
v0x5561d3c70780_0 .net "b_i", 0 0, L_0x5561d3c87b00;  1 drivers
v0x5561d3c70850_0 .net "carry_ha_0", 0 0, L_0x5561d3c87530;  1 drivers
v0x5561d3c70950_0 .net "carry_ha_1", 0 0, L_0x5561d3c87750;  1 drivers
v0x5561d3c70a20_0 .net "carry_i", 0 0, L_0x5561d3c87c30;  1 drivers
v0x5561d3c70b10_0 .net "carry_o", 0 0, L_0x5561d3c87830;  1 drivers
v0x5561d3c70bb0_0 .net "sum_ab", 0 0, L_0x5561d3c874a0;  1 drivers
v0x5561d3c70ca0_0 .net "sum_o", 0 0, L_0x5561d3c875c0;  1 drivers
S_0x5561d3c6fb00 .scope module, "ha0" "half_adder" 7 17, 8 2 0, S_0x5561d3c6f870;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x5561d3c874a0 .functor XOR 1, L_0x5561d3c878c0, L_0x5561d3c87b00, C4<0>, C4<0>;
L_0x5561d3c87530 .functor AND 1, L_0x5561d3c878c0, L_0x5561d3c87b00, C4<1>, C4<1>;
v0x5561d3c6fd30_0 .net "a_i", 0 0, L_0x5561d3c878c0;  alias, 1 drivers
v0x5561d3c6fe10_0 .net "b_i", 0 0, L_0x5561d3c87b00;  alias, 1 drivers
v0x5561d3c6fed0_0 .net "carry_o", 0 0, L_0x5561d3c87530;  alias, 1 drivers
v0x5561d3c6ffa0_0 .net "sum_o", 0 0, L_0x5561d3c874a0;  alias, 1 drivers
S_0x5561d3c70110 .scope module, "ha1" "half_adder" 7 25, 8 2 0, S_0x5561d3c6f870;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x5561d3c875c0 .functor XOR 1, L_0x5561d3c874a0, L_0x5561d3c87c30, C4<0>, C4<0>;
L_0x5561d3c87750 .functor AND 1, L_0x5561d3c874a0, L_0x5561d3c87c30, C4<1>, C4<1>;
v0x5561d3c70310_0 .net "a_i", 0 0, L_0x5561d3c874a0;  alias, 1 drivers
v0x5561d3c703e0_0 .net "b_i", 0 0, L_0x5561d3c87c30;  alias, 1 drivers
v0x5561d3c70480_0 .net "carry_o", 0 0, L_0x5561d3c87750;  alias, 1 drivers
v0x5561d3c70550_0 .net "sum_o", 0 0, L_0x5561d3c875c0;  alias, 1 drivers
S_0x5561d3c70d70 .scope generate, "adder_stage[2]" "adder_stage[2]" 6 19, 6 19 0, S_0x5561d3c3fa50;
 .timescale -8 -12;
P_0x5561d3c70f50 .param/l "i" 1 6 19, +C4<010>;
S_0x5561d3c71010 .scope module, "fa" "full_adder" 6 20, 7 1 0, S_0x5561d3c70d70;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
L_0x5561d3c88130 .functor OR 1, L_0x5561d3c87e30, L_0x5561d3c88050, C4<0>, C4<0>;
v0x5561d3c71f20_0 .net "a_i", 0 0, L_0x5561d3c881c0;  1 drivers
v0x5561d3c71fe0_0 .net "b_i", 0 0, L_0x5561d3c882f0;  1 drivers
v0x5561d3c720b0_0 .net "carry_ha_0", 0 0, L_0x5561d3c87e30;  1 drivers
v0x5561d3c721b0_0 .net "carry_ha_1", 0 0, L_0x5561d3c88050;  1 drivers
v0x5561d3c72280_0 .net "carry_i", 0 0, L_0x5561d3c88470;  1 drivers
v0x5561d3c72370_0 .net "carry_o", 0 0, L_0x5561d3c88130;  1 drivers
v0x5561d3c72410_0 .net "sum_ab", 0 0, L_0x5561d3c87da0;  1 drivers
v0x5561d3c72500_0 .net "sum_o", 0 0, L_0x5561d3c87ec0;  1 drivers
S_0x5561d3c712d0 .scope module, "ha0" "half_adder" 7 17, 8 2 0, S_0x5561d3c71010;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x5561d3c87da0 .functor XOR 1, L_0x5561d3c881c0, L_0x5561d3c882f0, C4<0>, C4<0>;
L_0x5561d3c87e30 .functor AND 1, L_0x5561d3c881c0, L_0x5561d3c882f0, C4<1>, C4<1>;
v0x5561d3c71500_0 .net "a_i", 0 0, L_0x5561d3c881c0;  alias, 1 drivers
v0x5561d3c715e0_0 .net "b_i", 0 0, L_0x5561d3c882f0;  alias, 1 drivers
v0x5561d3c716a0_0 .net "carry_o", 0 0, L_0x5561d3c87e30;  alias, 1 drivers
v0x5561d3c71770_0 .net "sum_o", 0 0, L_0x5561d3c87da0;  alias, 1 drivers
S_0x5561d3c718e0 .scope module, "ha1" "half_adder" 7 25, 8 2 0, S_0x5561d3c71010;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x5561d3c87ec0 .functor XOR 1, L_0x5561d3c87da0, L_0x5561d3c88470, C4<0>, C4<0>;
L_0x5561d3c88050 .functor AND 1, L_0x5561d3c87da0, L_0x5561d3c88470, C4<1>, C4<1>;
v0x5561d3c71b70_0 .net "a_i", 0 0, L_0x5561d3c87da0;  alias, 1 drivers
v0x5561d3c71c40_0 .net "b_i", 0 0, L_0x5561d3c88470;  alias, 1 drivers
v0x5561d3c71ce0_0 .net "carry_o", 0 0, L_0x5561d3c88050;  alias, 1 drivers
v0x5561d3c71db0_0 .net "sum_o", 0 0, L_0x5561d3c87ec0;  alias, 1 drivers
S_0x5561d3c725d0 .scope generate, "adder_stage[3]" "adder_stage[3]" 6 19, 6 19 0, S_0x5561d3c3fa50;
 .timescale -8 -12;
P_0x5561d3c727b0 .param/l "i" 1 6 19, +C4<011>;
S_0x5561d3c72890 .scope module, "fa" "full_adder" 6 20, 7 1 0, S_0x5561d3c725d0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
L_0x5561d3c88950 .functor OR 1, L_0x5561d3c88650, L_0x5561d3c88870, C4<0>, C4<0>;
v0x5561d3c73800_0 .net "a_i", 0 0, L_0x5561d3c889e0;  1 drivers
v0x5561d3c738c0_0 .net "b_i", 0 0, L_0x5561d3c88b70;  1 drivers
v0x5561d3c73990_0 .net "carry_ha_0", 0 0, L_0x5561d3c88650;  1 drivers
v0x5561d3c73a90_0 .net "carry_ha_1", 0 0, L_0x5561d3c88870;  1 drivers
v0x5561d3c73b60_0 .net "carry_i", 0 0, L_0x5561d3c88ca0;  1 drivers
v0x5561d3c73c50_0 .net "carry_o", 0 0, L_0x5561d3c88950;  1 drivers
v0x5561d3c73cf0_0 .net "sum_ab", 0 0, L_0x5561d3c885a0;  1 drivers
v0x5561d3c73de0_0 .net "sum_o", 0 0, L_0x5561d3c886e0;  1 drivers
S_0x5561d3c72b20 .scope module, "ha0" "half_adder" 7 17, 8 2 0, S_0x5561d3c72890;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x5561d3c885a0 .functor XOR 1, L_0x5561d3c889e0, L_0x5561d3c88b70, C4<0>, C4<0>;
L_0x5561d3c88650 .functor AND 1, L_0x5561d3c889e0, L_0x5561d3c88b70, C4<1>, C4<1>;
v0x5561d3c72de0_0 .net "a_i", 0 0, L_0x5561d3c889e0;  alias, 1 drivers
v0x5561d3c72ec0_0 .net "b_i", 0 0, L_0x5561d3c88b70;  alias, 1 drivers
v0x5561d3c72f80_0 .net "carry_o", 0 0, L_0x5561d3c88650;  alias, 1 drivers
v0x5561d3c73050_0 .net "sum_o", 0 0, L_0x5561d3c885a0;  alias, 1 drivers
S_0x5561d3c731c0 .scope module, "ha1" "half_adder" 7 25, 8 2 0, S_0x5561d3c72890;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x5561d3c886e0 .functor XOR 1, L_0x5561d3c885a0, L_0x5561d3c88ca0, C4<0>, C4<0>;
L_0x5561d3c88870 .functor AND 1, L_0x5561d3c885a0, L_0x5561d3c88ca0, C4<1>, C4<1>;
v0x5561d3c73450_0 .net "a_i", 0 0, L_0x5561d3c885a0;  alias, 1 drivers
v0x5561d3c73520_0 .net "b_i", 0 0, L_0x5561d3c88ca0;  alias, 1 drivers
v0x5561d3c735c0_0 .net "carry_o", 0 0, L_0x5561d3c88870;  alias, 1 drivers
v0x5561d3c73690_0 .net "sum_o", 0 0, L_0x5561d3c886e0;  alias, 1 drivers
S_0x5561d3c75270 .scope module, "cu" "control_unit" 3 248, 9 1 0, S_0x5561d3c39fb0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /OUTPUT 1 "read_en_mem_o";
    .port_info 3 /OUTPUT 1 "write_en_mem_o";
    .port_info 4 /OUTPUT 4 "addr_mem_o";
    .port_info 5 /OUTPUT 4 "write_data_mem_o";
    .port_info 6 /INPUT 4 "read_data_mem_i";
    .port_info 7 /OUTPUT 1 "write_en_ir_o";
    .port_info 8 /OUTPUT 4 "write_data_ir_o";
    .port_info 9 /INPUT 4 "data_ir_i";
    .port_info 10 /OUTPUT 1 "write_en_a_o";
    .port_info 11 /OUTPUT 4 "write_data_a_o";
    .port_info 12 /INPUT 4 "data_a_i";
    .port_info 13 /OUTPUT 1 "write_en_mdr_o";
    .port_info 14 /OUTPUT 4 "write_data_mdr_o";
    .port_info 15 /INPUT 4 "data_mdr_i";
    .port_info 16 /OUTPUT 1 "write_en_opnd_o";
    .port_info 17 /OUTPUT 4 "write_data_opnd_o";
    .port_info 18 /INPUT 4 "data_opnd_i";
    .port_info 19 /OUTPUT 1 "write_en_in_o";
    .port_info 20 /INPUT 4 "data_in_i";
    .port_info 21 /OUTPUT 1 "next_data_strb_o";
    .port_info 22 /OUTPUT 1 "write_en_out_o";
    .port_info 23 /OUTPUT 4 "write_data_out_o";
    .port_info 24 /OUTPUT 1 "data_valid_strb_o";
    .port_info 25 /OUTPUT 3 "oc_o";
    .port_info 26 /OUTPUT 4 "a_o";
    .port_info 27 /OUTPUT 4 "b_o";
    .port_info 28 /INPUT 4 "result_alu_i";
    .port_info 29 /INPUT 1 "carry_alu_i";
    .port_info 30 /INPUT 1 "p_program_i";
    .port_info 31 /INPUT 4 "p_data_i";
    .port_info 32 /INPUT 4 "p_address_i";
    .port_info 33 /INPUT 1 "p_write_en_mem_i";
    .port_info 34 /OUTPUT 1 "p_active_o";
    .port_info 35 /OUTPUT 1 "program_o";
    .port_info 36 /OUTPUT 1 "fetch_instr_o";
    .port_info 37 /OUTPUT 1 "decode_o";
    .port_info 38 /OUTPUT 1 "fetcho_op_o";
    .port_info 39 /OUTPUT 1 "fetch_mdr_o";
    .port_info 40 /OUTPUT 1 "execute_o";
P_0x5561d3c75400 .param/l "CRA_BIT_NUMB" 0 9 2, +C4<00000000000000000000000000000100>;
P_0x5561d3c75440 .param/l "MEMORY_ADDRESS_WIDTH" 0 9 5, +C4<00000000000000000000000000000100>;
P_0x5561d3c75480 .param/l "OPERATION_CODE_WIDTH" 0 9 3, +C4<00000000000000000000000000000011>;
P_0x5561d3c754c0 .param/l "REGISTER_WIDTH" 0 9 4, +C4<00000000000000000000000000000100>;
P_0x5561d3c75500 .param/l "stDECODE" 1 9 95, C4<011>;
P_0x5561d3c75540 .param/l "stEXEC" 1 9 99, C4<111>;
P_0x5561d3c75580 .param/l "stEXEC_ALU" 1 9 98, C4<110>;
P_0x5561d3c755c0 .param/l "stFETCH_I" 1 9 94, C4<010>;
P_0x5561d3c75600 .param/l "stFETCH_MDR" 1 9 97, C4<101>;
P_0x5561d3c75640 .param/l "stFETCH_O" 1 9 96, C4<100>;
P_0x5561d3c75680 .param/l "stPROGRAM" 1 9 93, C4<001>;
P_0x5561d3c756c0 .param/l "stRESET" 1 9 92, C4<000>;
L_0x5561d3c89360 .functor OR 1, v0x5561d3c787f0_0, v0x5561d3c77450_0, C4<0>, C4<0>;
L_0x5561d3c997c0 .functor AND 1, L_0x5561d3c89490, L_0x5561d3c99680, C4<1>, C4<1>;
L_0x5561d3c9a200 .functor OR 1, L_0x5561d3c99ef0, L_0x5561d3c9a0a0, C4<0>, C4<0>;
L_0x5561d3c9a310 .functor BUFZ 1, v0x5561d3c77ce0_0, C4<0>, C4<0>, C4<0>;
v0x5561d3c76500_0 .net *"_ivl_10", 0 0, L_0x5561d3c89490;  1 drivers
v0x5561d3c765c0_0 .net *"_ivl_12", 31 0, L_0x5561d3c89580;  1 drivers
L_0x7f86556970f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5561d3c766a0_0 .net *"_ivl_15", 30 0, L_0x7f86556970f0;  1 drivers
L_0x7f8655697138 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5561d3c76760_0 .net/2u *"_ivl_16", 31 0, L_0x7f8655697138;  1 drivers
v0x5561d3c76840_0 .net *"_ivl_18", 0 0, L_0x5561d3c99680;  1 drivers
L_0x7f8655697180 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5561d3c76950_0 .net/2u *"_ivl_22", 2 0, L_0x7f8655697180;  1 drivers
L_0x7f86556971c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5561d3c76a30_0 .net/2u *"_ivl_26", 2 0, L_0x7f86556971c8;  1 drivers
L_0x7f8655697210 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5561d3c76b10_0 .net/2u *"_ivl_30", 2 0, L_0x7f8655697210;  1 drivers
L_0x7f8655697258 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5561d3c76bf0_0 .net/2u *"_ivl_34", 2 0, L_0x7f8655697258;  1 drivers
L_0x7f86556972a0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x5561d3c76cd0_0 .net/2u *"_ivl_38", 2 0, L_0x7f86556972a0;  1 drivers
L_0x7f8655697060 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5561d3c76db0_0 .net/2u *"_ivl_4", 2 0, L_0x7f8655697060;  1 drivers
L_0x7f86556972e8 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x5561d3c76e90_0 .net/2u *"_ivl_42", 2 0, L_0x7f86556972e8;  1 drivers
v0x5561d3c76f70_0 .net *"_ivl_44", 0 0, L_0x5561d3c99ef0;  1 drivers
L_0x7f8655697330 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x5561d3c77030_0 .net/2u *"_ivl_46", 2 0, L_0x7f8655697330;  1 drivers
v0x5561d3c77110_0 .net *"_ivl_48", 0 0, L_0x5561d3c9a0a0;  1 drivers
L_0x7f86556970a8 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x5561d3c771d0_0 .net/2u *"_ivl_8", 2 0, L_0x7f86556970a8;  1 drivers
v0x5561d3c772b0_0 .var "a_o", 3 0;
v0x5561d3c77370_0 .var "addr_mem_o", 3 0;
v0x5561d3c77450_0 .var "alu_instr", 0 0;
v0x5561d3c77510_0 .var "b_o", 3 0;
v0x5561d3c775d0_0 .var "c_flag", 0 0;
v0x5561d3c77670_0 .net "carry_alu_i", 0 0, L_0x5561d3c89190;  alias, 1 drivers
v0x5561d3c77760_0 .net "clk_i", 0 0, v0x5561d3c851d0_0;  alias, 1 drivers
v0x5561d3c77800_0 .var "cu_state", 2 0;
v0x5561d3c778c0_0 .net "data_a_i", 3 0, L_0x5561d3c27cc0;  alias, 1 drivers
v0x5561d3c77980_0 .net "data_in_i", 3 0, L_0x5561d3c86660;  alias, 1 drivers
v0x5561d3c77a40_0 .net "data_ir_i", 3 0, v0x5561d3c7c050_0;  alias, 1 drivers
v0x5561d3c77b20_0 .net "data_mdr_i", 3 0, L_0x5561d3c2a0f0;  alias, 1 drivers
v0x5561d3c77c00_0 .net "data_opnd_i", 3 0, L_0x5561d3c50750;  alias, 1 drivers
v0x5561d3c77ce0_0 .var "data_valid_strb", 0 0;
v0x5561d3c77da0_0 .net "data_valid_strb_o", 0 0, L_0x5561d3c9a310;  alias, 1 drivers
v0x5561d3c77e60_0 .net "decode_o", 0 0, L_0x5561d3c99b30;  alias, 1 drivers
v0x5561d3c77f20_0 .net "execute_o", 0 0, L_0x5561d3c9a200;  alias, 1 drivers
v0x5561d3c781f0_0 .net "fetch_instr_o", 0 0, L_0x5561d3c99a00;  alias, 1 drivers
v0x5561d3c782b0_0 .net "fetch_mdr_o", 0 0, L_0x5561d3c99da0;  alias, 1 drivers
v0x5561d3c78370_0 .net "fetcho_op_o", 0 0, L_0x5561d3c99d00;  alias, 1 drivers
v0x5561d3c78430_0 .var "in_instr", 0 0;
v0x5561d3c784f0_0 .var "inc_dec_instr", 0 0;
v0x5561d3c785b0_0 .var "jc_instr", 0 0;
v0x5561d3c78670_0 .var "jmp_instr", 0 0;
v0x5561d3c78730_0 .var "jz_instr", 0 0;
v0x5561d3c787f0_0 .var "ld_instr", 0 0;
v0x5561d3c788b0_0 .var "ldi_instr", 0 0;
v0x5561d3c78970_0 .net "mdr_instr", 0 0, L_0x5561d3c89360;  1 drivers
v0x5561d3c78a30_0 .var "next_c_flag", 0 0;
v0x5561d3c78af0_0 .var "next_cu_state", 2 0;
v0x5561d3c78bd0_0 .net "next_data_strb_o", 0 0, L_0x5561d3c997c0;  alias, 1 drivers
v0x5561d3c78c90_0 .var "next_data_valid_strb", 0 0;
v0x5561d3c78d50_0 .var "next_program_counter", 3 0;
v0x5561d3c78e30_0 .var "next_z_flag", 0 0;
v0x5561d3c78ef0_0 .var "nop_instr", 0 0;
v0x5561d3c78fb0_0 .var "oc_o", 2 0;
v0x5561d3c790a0_0 .net "opcode", 2 0, L_0x5561d3c892c0;  1 drivers
v0x5561d3c79160_0 .var "operand_instr", 0 0;
v0x5561d3c79220_0 .var "out_instr", 0 0;
v0x5561d3c792e0_0 .net "p_active_o", 0 0, L_0x5561d3c893f0;  alias, 1 drivers
v0x5561d3c793a0_0 .net "p_address_i", 3 0, v0x5561d3c80320_0;  alias, 1 drivers
v0x5561d3c79480_0 .net "p_data_i", 3 0, v0x5561d3c804c0_0;  alias, 1 drivers
v0x5561d3c79560_0 .net "p_program_i", 0 0, v0x5561d3c86060_0;  alias, 1 drivers
v0x5561d3c79620_0 .net "p_write_en_mem_i", 0 0, v0x5561d3c80650_0;  alias, 1 drivers
v0x5561d3c796e0_0 .var "program_counter", 3 0;
v0x5561d3c797c0_0 .net "program_o", 0 0, L_0x5561d3c998d0;  alias, 1 drivers
v0x5561d3c79880_0 .net "read_data_mem_i", 3 0, v0x5561d3c7e080_0;  alias, 1 drivers
v0x5561d3c79960_0 .var "read_en_mem_o", 0 0;
v0x5561d3c79a20_0 .net "reset_i", 0 0, v0x5561d3c86240_0;  alias, 1 drivers
v0x5561d3c79f00_0 .net "result_alu_i", 3 0, v0x5561d3c74f10_0;  alias, 1 drivers
v0x5561d3c79fd0_0 .var "st_instr", 0 0;
v0x5561d3c7a070_0 .var "write_data_a_o", 3 0;
v0x5561d3c7a160_0 .var "write_data_ir_o", 3 0;
v0x5561d3c7a220_0 .var "write_data_mdr_o", 3 0;
v0x5561d3c7a300_0 .var "write_data_mem_o", 3 0;
v0x5561d3c7a3e0_0 .var "write_data_opnd_o", 3 0;
v0x5561d3c7a4c0_0 .var "write_data_out_o", 3 0;
v0x5561d3c7a5a0_0 .var "write_en_a_o", 0 0;
v0x5561d3c7a670_0 .var "write_en_in_o", 0 0;
v0x5561d3c7a710_0 .var "write_en_ir_o", 0 0;
v0x5561d3c7a7d0_0 .var "write_en_mdr_o", 0 0;
v0x5561d3c7a890_0 .var "write_en_mem_o", 0 0;
v0x5561d3c7a950_0 .var "write_en_opnd_o", 0 0;
v0x5561d3c7aa10_0 .var "write_en_out_o", 0 0;
v0x5561d3c7aad0_0 .var "z_flag", 0 0;
E_0x5561d3c5f150 .event anyedge, v0x5561d3c79220_0, v0x5561d3c77800_0, v0x5561d3c77ce0_0;
E_0x5561d3c5f670 .event anyedge, v0x5561d3c7aad0_0, v0x5561d3c77800_0, v0x5561d3c74f10_0;
E_0x5561d3c5f230 .event anyedge, v0x5561d3c775d0_0, v0x5561d3c77800_0, v0x5561d3c74320_0;
E_0x5561d3c762b0/0 .event anyedge, v0x5561d3c796e0_0, v0x5561d3c77800_0, v0x5561d3c79620_0, v0x5561d3c793a0_0;
E_0x5561d3c762b0/1 .event anyedge, v0x5561d3c79480_0, v0x5561d3c79880_0, v0x5561d3c784f0_0, v0x5561d3c77c00_0;
E_0x5561d3c762b0/2 .event anyedge, v0x5561d3c2a200_0, v0x5561d3c77b20_0, v0x5561d3c74f10_0, v0x5561d3c78670_0;
E_0x5561d3c762b0/3 .event anyedge, v0x5561d3c78730_0, v0x5561d3c7aad0_0, v0x5561d3c785b0_0, v0x5561d3c775d0_0;
E_0x5561d3c762b0/4 .event anyedge, v0x5561d3c787f0_0, v0x5561d3c79fd0_0, v0x5561d3c78430_0, v0x5561d3c77980_0;
E_0x5561d3c762b0/5 .event anyedge, v0x5561d3c79220_0, v0x5561d3c788b0_0;
E_0x5561d3c762b0 .event/or E_0x5561d3c762b0/0, E_0x5561d3c762b0/1, E_0x5561d3c762b0/2, E_0x5561d3c762b0/3, E_0x5561d3c762b0/4, E_0x5561d3c762b0/5;
E_0x5561d3c763e0/0 .event anyedge, v0x5561d3c77800_0, v0x5561d3c79560_0, v0x5561d3c78ef0_0, v0x5561d3c79160_0;
E_0x5561d3c763e0/1 .event anyedge, v0x5561d3c78970_0, v0x5561d3c77450_0;
E_0x5561d3c763e0 .event/or E_0x5561d3c763e0/0, E_0x5561d3c763e0/1;
E_0x5561d3c76460 .event anyedge, v0x5561d3c77a40_0, v0x5561d3c790a0_0;
L_0x5561d3c892c0 .part v0x5561d3c7c050_0, 0, 3;
L_0x5561d3c893f0 .cmp/eq 3, v0x5561d3c77800_0, L_0x7f8655697060;
L_0x5561d3c89490 .cmp/eq 3, v0x5561d3c77800_0, L_0x7f86556970a8;
L_0x5561d3c89580 .concat [ 1 31 0 0], v0x5561d3c78430_0, L_0x7f86556970f0;
L_0x5561d3c99680 .cmp/eq 32, L_0x5561d3c89580, L_0x7f8655697138;
L_0x5561d3c998d0 .cmp/eq 3, v0x5561d3c77800_0, L_0x7f8655697180;
L_0x5561d3c99a00 .cmp/eq 3, v0x5561d3c77800_0, L_0x7f86556971c8;
L_0x5561d3c99b30 .cmp/eq 3, v0x5561d3c77800_0, L_0x7f8655697210;
L_0x5561d3c99d00 .cmp/eq 3, v0x5561d3c77800_0, L_0x7f8655697258;
L_0x5561d3c99da0 .cmp/eq 3, v0x5561d3c77800_0, L_0x7f86556972a0;
L_0x5561d3c99ef0 .cmp/eq 3, v0x5561d3c77800_0, L_0x7f86556972e8;
L_0x5561d3c9a0a0 .cmp/eq 3, v0x5561d3c77800_0, L_0x7f8655697330;
S_0x5561d3c7b0b0 .scope module, "in_reg" "my_register" 3 189, 4 1 0, S_0x5561d3c39fb0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "write_en_i";
    .port_info 3 /INPUT 4 "in_i";
    .port_info 4 /OUTPUT 4 "out_o";
P_0x5561d3c7b290 .param/l "REGISTER_WIDTH" 0 4 2, +C4<00000000000000000000000000000100>;
L_0x5561d3c86660 .functor BUFZ 4, v0x5561d3c7b700_0, C4<0000>, C4<0000>, C4<0000>;
v0x5561d3c7b440_0 .net "clk_i", 0 0, v0x5561d3c851d0_0;  alias, 1 drivers
v0x5561d3c7b550_0 .net "in_i", 3 0, L_0x5561d3c288e0;  alias, 1 drivers
v0x5561d3c7b630_0 .net "out_o", 3 0, L_0x5561d3c86660;  alias, 1 drivers
v0x5561d3c7b700_0 .var "reg_val", 3 0;
v0x5561d3c7b7c0_0 .net "reset_i", 0 0, v0x5561d3c86240_0;  alias, 1 drivers
v0x5561d3c7b900_0 .net "write_en_i", 0 0, v0x5561d3c7a670_0;  alias, 1 drivers
S_0x5561d3c7ba20 .scope module, "ir_reg" "my_register" 3 133, 4 1 0, S_0x5561d3c39fb0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "write_en_i";
    .port_info 3 /INPUT 4 "in_i";
    .port_info 4 /OUTPUT 4 "out_o";
P_0x5561d3c7bc50 .param/l "REGISTER_WIDTH" 0 4 2, +C4<00000000000000000000000000000100>;
v0x5561d3c7bda0_0 .net "clk_i", 0 0, v0x5561d3c851d0_0;  alias, 1 drivers
v0x5561d3c7be60_0 .net "in_i", 3 0, v0x5561d3c7a160_0;  alias, 1 drivers
v0x5561d3c7bf50_0 .net "out_o", 3 0, v0x5561d3c7c050_0;  alias, 1 drivers
v0x5561d3c7c050_0 .var "reg_val", 3 0;
v0x5561d3c7c0f0_0 .net "reset_i", 0 0, v0x5561d3c86240_0;  alias, 1 drivers
v0x5561d3c7c1e0_0 .net "write_en_i", 0 0, v0x5561d3c7a710_0;  alias, 1 drivers
S_0x5561d3c7c330 .scope module, "mdr_reg" "my_register" 3 147, 4 1 0, S_0x5561d3c39fb0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "write_en_i";
    .port_info 3 /INPUT 4 "in_i";
    .port_info 4 /OUTPUT 4 "out_o";
P_0x5561d3c7c510 .param/l "REGISTER_WIDTH" 0 4 2, +C4<00000000000000000000000000000100>;
L_0x5561d3c2a0f0 .functor BUFZ 4, v0x5561d3c7c940_0, C4<0000>, C4<0000>, C4<0000>;
v0x5561d3c7c690_0 .net "clk_i", 0 0, v0x5561d3c851d0_0;  alias, 1 drivers
v0x5561d3c7c750_0 .net "in_i", 3 0, v0x5561d3c7a220_0;  alias, 1 drivers
v0x5561d3c7c840_0 .net "out_o", 3 0, L_0x5561d3c2a0f0;  alias, 1 drivers
v0x5561d3c7c940_0 .var "reg_val", 3 0;
v0x5561d3c7c9e0_0 .net "reset_i", 0 0, v0x5561d3c86240_0;  alias, 1 drivers
v0x5561d3c7cb10_0 .net "write_en_i", 0 0, v0x5561d3c7a7d0_0;  alias, 1 drivers
S_0x5561d3c7cc60 .scope module, "memory" "reg_memory" 3 208, 10 1 0, S_0x5561d3c39fb0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "write_en_i";
    .port_info 3 /INPUT 1 "read_en_i";
    .port_info 4 /INPUT 4 "addr_i";
    .port_info 5 /INPUT 4 "data_i";
    .port_info 6 /OUTPUT 4 "data_o";
P_0x5561d3c7cdf0 .param/l "ADD_INSTR" 1 10 23, C4<0100>;
P_0x5561d3c7ce30 .param/l "AND_INSTR" 1 10 21, C4<0010>;
P_0x5561d3c7ce70 .param/l "DEC_INSTR" 1 10 25, C4<0110>;
P_0x5561d3c7ceb0 .param/l "INC_INSTR" 1 10 24, C4<0101>;
P_0x5561d3c7cef0 .param/l "IN_INSTR" 1 10 32, C4<1101>;
P_0x5561d3c7cf30 .param/l "JC_INSTR" 1 10 29, C4<1010>;
P_0x5561d3c7cf70 .param/l "JMP_INSTR" 1 10 27, C4<1000>;
P_0x5561d3c7cfb0 .param/l "JZ_INSTR" 1 10 28, C4<1001>;
P_0x5561d3c7cff0 .param/l "LDI_INSTR" 1 10 34, C4<1111>;
P_0x5561d3c7d030 .param/l "LD_INSTR" 1 10 30, C4<1011>;
P_0x5561d3c7d070 .param/l "MEMORY_ADDRESS_WIDTH" 0 10 4, +C4<00000000000000000000000000000100>;
P_0x5561d3c7d0b0 .param/l "MEMORY_REGISTERS" 0 10 2, +C4<00000000000000000000000000010000>;
P_0x5561d3c7d0f0 .param/l "NOP_INSTR" 1 10 19, C4<0000>;
P_0x5561d3c7d130 .param/l "OR_INSTR" 1 10 22, C4<0011>;
P_0x5561d3c7d170 .param/l "OUT_INSTR" 1 10 33, C4<1110>;
P_0x5561d3c7d1b0 .param/l "REGISTER_WIDTH" 0 10 3, +C4<00000000000000000000000000000100>;
P_0x5561d3c7d1f0 .param/l "ST_INSTR" 1 10 31, C4<1100>;
P_0x5561d3c7d230 .param/l "SUB_INSTR" 1 10 26, C4<0111>;
P_0x5561d3c7d270 .param/l "XOR_INSTR" 1 10 20, C4<0001>;
v0x5561d3c7ddd0_0 .net "addr_i", 3 0, v0x5561d3c77370_0;  alias, 1 drivers
v0x5561d3c7dee0_0 .net "clk_i", 0 0, v0x5561d3c851d0_0;  alias, 1 drivers
v0x5561d3c7df80_0 .net "data_i", 3 0, v0x5561d3c7a300_0;  alias, 1 drivers
v0x5561d3c7e080_0 .var "data_o", 3 0;
v0x5561d3c7e150_0 .net "read_en_i", 0 0, v0x5561d3c79960_0;  alias, 1 drivers
v0x5561d3c7e240 .array "reg_vals", 15 0, 3 0;
v0x5561d3c7e4a0_0 .net "reset_i", 0 0, v0x5561d3c86240_0;  alias, 1 drivers
v0x5561d3c7e540_0 .net "write_en_i", 0 0, v0x5561d3c7a890_0;  alias, 1 drivers
v0x5561d3c7e240_0 .array/port v0x5561d3c7e240, 0;
v0x5561d3c7e240_1 .array/port v0x5561d3c7e240, 1;
E_0x5561d3c7dcf0/0 .event anyedge, v0x5561d3c79960_0, v0x5561d3c77370_0, v0x5561d3c7e240_0, v0x5561d3c7e240_1;
v0x5561d3c7e240_2 .array/port v0x5561d3c7e240, 2;
v0x5561d3c7e240_3 .array/port v0x5561d3c7e240, 3;
v0x5561d3c7e240_4 .array/port v0x5561d3c7e240, 4;
v0x5561d3c7e240_5 .array/port v0x5561d3c7e240, 5;
E_0x5561d3c7dcf0/1 .event anyedge, v0x5561d3c7e240_2, v0x5561d3c7e240_3, v0x5561d3c7e240_4, v0x5561d3c7e240_5;
v0x5561d3c7e240_6 .array/port v0x5561d3c7e240, 6;
v0x5561d3c7e240_7 .array/port v0x5561d3c7e240, 7;
v0x5561d3c7e240_8 .array/port v0x5561d3c7e240, 8;
v0x5561d3c7e240_9 .array/port v0x5561d3c7e240, 9;
E_0x5561d3c7dcf0/2 .event anyedge, v0x5561d3c7e240_6, v0x5561d3c7e240_7, v0x5561d3c7e240_8, v0x5561d3c7e240_9;
v0x5561d3c7e240_10 .array/port v0x5561d3c7e240, 10;
v0x5561d3c7e240_11 .array/port v0x5561d3c7e240, 11;
v0x5561d3c7e240_12 .array/port v0x5561d3c7e240, 12;
v0x5561d3c7e240_13 .array/port v0x5561d3c7e240, 13;
E_0x5561d3c7dcf0/3 .event anyedge, v0x5561d3c7e240_10, v0x5561d3c7e240_11, v0x5561d3c7e240_12, v0x5561d3c7e240_13;
v0x5561d3c7e240_14 .array/port v0x5561d3c7e240, 14;
v0x5561d3c7e240_15 .array/port v0x5561d3c7e240, 15;
E_0x5561d3c7dcf0/4 .event anyedge, v0x5561d3c7e240_14, v0x5561d3c7e240_15;
E_0x5561d3c7dcf0 .event/or E_0x5561d3c7dcf0/0, E_0x5561d3c7dcf0/1, E_0x5561d3c7dcf0/2, E_0x5561d3c7dcf0/3, E_0x5561d3c7dcf0/4;
S_0x5561d3c7e710 .scope module, "opnd_reg" "my_register" 3 161, 4 1 0, S_0x5561d3c39fb0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "write_en_i";
    .port_info 3 /INPUT 4 "in_i";
    .port_info 4 /OUTPUT 4 "out_o";
P_0x5561d3c7e8f0 .param/l "REGISTER_WIDTH" 0 4 2, +C4<00000000000000000000000000000100>;
L_0x5561d3c50750 .functor BUFZ 4, v0x5561d3c7ede0_0, C4<0000>, C4<0000>, C4<0000>;
v0x5561d3c7eb30_0 .net "clk_i", 0 0, v0x5561d3c851d0_0;  alias, 1 drivers
v0x5561d3c7ebf0_0 .net "in_i", 3 0, v0x5561d3c7a3e0_0;  alias, 1 drivers
v0x5561d3c7ece0_0 .net "out_o", 3 0, L_0x5561d3c50750;  alias, 1 drivers
v0x5561d3c7ede0_0 .var "reg_val", 3 0;
v0x5561d3c7ee80_0 .net "reset_i", 0 0, v0x5561d3c86240_0;  alias, 1 drivers
v0x5561d3c7ef70_0 .net "write_en_i", 0 0, v0x5561d3c7a950_0;  alias, 1 drivers
S_0x5561d3c7f0c0 .scope module, "out_reg" "my_register" 3 175, 4 1 0, S_0x5561d3c39fb0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "write_en_i";
    .port_info 3 /INPUT 4 "in_i";
    .port_info 4 /OUTPUT 4 "out_o";
P_0x5561d3c7bc00 .param/l "REGISTER_WIDTH" 0 4 2, +C4<00000000000000000000000000000100>;
v0x5561d3c7f460_0 .net "clk_i", 0 0, v0x5561d3c851d0_0;  alias, 1 drivers
v0x5561d3c7f520_0 .net "in_i", 3 0, v0x5561d3c7a4c0_0;  alias, 1 drivers
v0x5561d3c7f610_0 .net "out_o", 3 0, v0x5561d3c7f6e0_0;  alias, 1 drivers
v0x5561d3c7f6e0_0 .var "reg_val", 3 0;
v0x5561d3c7f7c0_0 .net "reset_i", 0 0, v0x5561d3c86240_0;  alias, 1 drivers
v0x5561d3c7f8b0_0 .net "write_en_i", 0 0, v0x5561d3c7aa10_0;  alias, 1 drivers
S_0x5561d3c7fa00 .scope module, "prog" "programmer" 3 319, 11 1 0, S_0x5561d3c39fb0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "active_i";
    .port_info 3 /INPUT 8 "uart_data_i";
    .port_info 4 /INPUT 1 "data_valid_strb_i";
    .port_info 5 /OUTPUT 4 "data_o";
    .port_info 6 /OUTPUT 4 "addr_o";
    .port_info 7 /OUTPUT 1 "enable_write_memory_o";
P_0x5561d3c7fbe0 .param/l "MEMORY_ADDRESS_WIDTH" 0 11 4, +C4<00000000000000000000000000000100>;
P_0x5561d3c7fc20 .param/l "REGISTER_WIDTH" 0 11 3, +C4<00000000000000000000000000000100>;
P_0x5561d3c7fc60 .param/l "UART_DATA_LENGTH" 0 11 2, +C4<00000000000000000000000000001000>;
P_0x5561d3c7fca0 .param/l "stFIRST" 1 11 30, C4<01>;
P_0x5561d3c7fce0 .param/l "stIDLE" 1 11 29, C4<00>;
P_0x5561d3c7fd20 .param/l "stSECOND" 1 11 31, C4<10>;
v0x5561d3c80170_0 .net "active_i", 0 0, L_0x5561d3c893f0;  alias, 1 drivers
v0x5561d3c80260_0 .var "addr", 3 0;
v0x5561d3c80320_0 .var "addr_o", 3 0;
v0x5561d3c80420_0 .net "clk_i", 0 0, v0x5561d3c851d0_0;  alias, 1 drivers
v0x5561d3c804c0_0 .var "data_o", 3 0;
v0x5561d3c805b0_0 .net "data_valid_strb_i", 0 0, v0x5561d3c81bd0_0;  alias, 1 drivers
v0x5561d3c80650_0 .var "enable_write_memory_o", 0 0;
v0x5561d3c80720_0 .var "next_addr", 3 0;
v0x5561d3c807e0_0 .var "next_rx_input", 7 0;
v0x5561d3c808c0_0 .var "next_state", 1 0;
v0x5561d3c809a0_0 .net "reset_i", 0 0, v0x5561d3c86240_0;  alias, 1 drivers
v0x5561d3c80a40_0 .var "rx_input", 7 0;
v0x5561d3c80b20_0 .var "state", 1 0;
v0x5561d3c80c00_0 .net "uart_data_i", 7 0, L_0x5561d3c9a380;  alias, 1 drivers
E_0x5561d3c7dbc0 .event anyedge, v0x5561d3c792e0_0, v0x5561d3c80b20_0, v0x5561d3c80260_0;
E_0x5561d3c800a0/0 .event anyedge, v0x5561d3c80c00_0, v0x5561d3c80260_0, v0x5561d3c792e0_0, v0x5561d3c805b0_0;
E_0x5561d3c800a0/1 .event anyedge, v0x5561d3c80b20_0;
E_0x5561d3c800a0 .event/or E_0x5561d3c800a0/0, E_0x5561d3c800a0/1;
E_0x5561d3c80110 .event anyedge, v0x5561d3c80c00_0, v0x5561d3c80a40_0, v0x5561d3c805b0_0;
S_0x5561d3c80de0 .scope module, "rx" "uart_rx" 3 340, 12 1 0, S_0x5561d3c39fb0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "rx_i";
    .port_info 3 /OUTPUT 8 "data_o";
    .port_info 4 /OUTPUT 1 "data_valid_strb_o";
P_0x5561d3c80f70 .param/l "BAUD_COUNTS_PER_BIT" 0 12 4, +C4<00000000000000000000001000001001>;
P_0x5561d3c80fb0 .param/l "BAUD_COUNTS_PER_BIT_HALF" 1 12 23, +C4<00000000000000000000000100000100>;
P_0x5561d3c80ff0 .param/l "BAUD_RATE_COUNTER_BITWIDTH" 0 12 5, +C4<00000000000000000000000000001010>;
P_0x5561d3c81030 .param/l "RX_COUNTER_BITWIDTH" 0 12 3, +C4<00000000000000000000000000000011>;
P_0x5561d3c81070 .param/l "UART_DATA_LENGTH" 0 12 2, +C4<00000000000000000000000000001000>;
P_0x5561d3c810b0 .param/l "stIDLE" 1 12 26, C4<00>;
P_0x5561d3c810f0 .param/l "stRECEIVING" 1 12 28, C4<10>;
P_0x5561d3c81130 .param/l "stSTARTBIT" 1 12 27, C4<01>;
P_0x5561d3c81170 .param/l "stSTOPBIT" 1 12 29, C4<11>;
L_0x5561d3c9a380 .functor BUFZ 8, v0x5561d3c82190_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5561d3c81930_0 .var "baud_counter_val", 9 0;
v0x5561d3c81a10_0 .net "clk_i", 0 0, v0x5561d3c851d0_0;  alias, 1 drivers
v0x5561d3c81ad0_0 .net "data_o", 7 0, L_0x5561d3c9a380;  alias, 1 drivers
v0x5561d3c81bd0_0 .var "data_valid_strb_o", 0 0;
v0x5561d3c81ca0_0 .var "next_baud_counter_val", 9 0;
v0x5561d3c81d90_0 .var "next_rx_counter_val", 2 0;
v0x5561d3c81e50_0 .var "next_rx_data", 7 0;
v0x5561d3c81f30_0 .var "next_rx_state", 1 0;
v0x5561d3c82010_0 .net "reset_i", 0 0, v0x5561d3c86240_0;  alias, 1 drivers
v0x5561d3c820b0_0 .var "rx_counter_val", 2 0;
v0x5561d3c82190_0 .var "rx_data", 7 0;
v0x5561d3c82270_0 .net "rx_i", 0 0, v0x5561d3c862e0_0;  alias, 1 drivers
v0x5561d3c82330_0 .var "rx_state", 1 0;
E_0x5561d3c81700 .event anyedge, v0x5561d3c81f30_0, v0x5561d3c82330_0;
E_0x5561d3c81760 .event anyedge, v0x5561d3c82190_0, v0x5561d3c82270_0, v0x5561d3c81930_0, v0x5561d3c82330_0;
E_0x5561d3c817d0 .event anyedge, v0x5561d3c81930_0, v0x5561d3c82330_0, v0x5561d3c820b0_0;
E_0x5561d3c81830 .event anyedge, v0x5561d3c82330_0, v0x5561d3c81930_0;
E_0x5561d3c818c0 .event anyedge, v0x5561d3c82270_0, v0x5561d3c820b0_0, v0x5561d3c81930_0, v0x5561d3c82330_0;
    .scope S_0x5561d3c3ec70;
T_0 ;
    %wait E_0x5561d3b86c90;
    %load/vec4 v0x5561d3c50860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5561d3c2a300_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5561d3c50900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5561d3c272e0_0;
    %assign/vec4 v0x5561d3c2a300_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5561d3c7ba20;
T_1 ;
    %wait E_0x5561d3b86c90;
    %load/vec4 v0x5561d3c7c0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5561d3c7c050_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5561d3c7c1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5561d3c7be60_0;
    %assign/vec4 v0x5561d3c7c050_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5561d3c7c330;
T_2 ;
    %wait E_0x5561d3b86c90;
    %load/vec4 v0x5561d3c7c9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5561d3c7c940_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5561d3c7cb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5561d3c7c750_0;
    %assign/vec4 v0x5561d3c7c940_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5561d3c7e710;
T_3 ;
    %wait E_0x5561d3b86c90;
    %load/vec4 v0x5561d3c7ee80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5561d3c7ede0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5561d3c7ef70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5561d3c7ebf0_0;
    %assign/vec4 v0x5561d3c7ede0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5561d3c7f0c0;
T_4 ;
    %wait E_0x5561d3b86c90;
    %load/vec4 v0x5561d3c7f7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5561d3c7f6e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5561d3c7f8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5561d3c7f520_0;
    %assign/vec4 v0x5561d3c7f6e0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5561d3c7b0b0;
T_5 ;
    %wait E_0x5561d3b86c90;
    %load/vec4 v0x5561d3c7b7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5561d3c7b700_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5561d3c7b900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5561d3c7b550_0;
    %assign/vec4 v0x5561d3c7b700_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5561d3c7cc60;
T_6 ;
    %wait E_0x5561d3b86c90;
    %load/vec4 v0x5561d3c7e4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 14, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5561d3c7e240, 0, 4;
    %pushi/vec4 5, 0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5561d3c7e240, 0, 4;
    %pushi/vec4 8, 0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5561d3c7e240, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5561d3c7e240, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5561d3c7e240, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5561d3c7e240, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5561d3c7e240, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5561d3c7e240, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5561d3c7e240, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5561d3c7e240, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5561d3c7e240, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5561d3c7e240, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5561d3c7e240, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5561d3c7e240, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5561d3c7e240, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5561d3c7e240, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5561d3c7e540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5561d3c7df80_0;
    %load/vec4 v0x5561d3c7ddd0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5561d3c7e240, 0, 4;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5561d3c7cc60;
T_7 ;
    %wait E_0x5561d3c7dcf0;
    %load/vec4 v0x5561d3c7e150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5561d3c7ddd0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5561d3c7e240, 4;
    %store/vec4 v0x5561d3c7e080_0, 0, 4;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5561d3c7e080_0, 0, 4;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5561d3c3f360;
T_8 ;
    %wait E_0x5561d3b695a0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5561d3c74f10_0, 0, 4;
    %load/vec4 v0x5561d3c74d70_0;
    %parti/s 1, 2, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x5561d3c74ff0_0;
    %store/vec4 v0x5561d3c74f10_0, 0, 4;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5561d3c74d70_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5561d3c74f10_0, 0, 4;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v0x5561d3c750e0_0;
    %store/vec4 v0x5561d3c74f10_0, 0, 4;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v0x5561d3c749c0_0;
    %store/vec4 v0x5561d3c74f10_0, 0, 4;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v0x5561d3c74e30_0;
    %store/vec4 v0x5561d3c74f10_0, 0, 4;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5561d3c75270;
T_9 ;
    %wait E_0x5561d3c76460;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5561d3c78fb0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5561d3c78ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5561d3c79160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5561d3c77450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5561d3c784f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5561d3c78670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5561d3c78730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5561d3c785b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5561d3c787f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5561d3c79fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5561d3c78430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5561d3c79220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5561d3c788b0_0, 0, 1;
    %load/vec4 v0x5561d3c77a40_0;
    %parti/s 3, 0, 2;
    %cmpi/e 5, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_9.2, 4;
    %load/vec4 v0x5561d3c77a40_0;
    %parti/s 3, 0, 2;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_9.2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d3c79160_0, 0, 1;
T_9.0 ;
    %load/vec4 v0x5561d3c77a40_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.3, 4;
    %load/vec4 v0x5561d3c77a40_0;
    %parti/s 3, 0, 2;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_9.5, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d3c78ef0_0, 0, 1;
    %jmp T_9.6;
T_9.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d3c77450_0, 0, 1;
    %load/vec4 v0x5561d3c77a40_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x5561d3c78fb0_0, 0, 3;
    %load/vec4 v0x5561d3c77a40_0;
    %parti/s 3, 0, 2;
    %cmpi/e 6, 0, 3;
    %jmp/1 T_9.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5561d3c77a40_0;
    %parti/s 3, 0, 2;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 8;
T_9.9;
    %jmp/0xz  T_9.7, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d3c784f0_0, 0, 1;
T_9.7 ;
T_9.6 ;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v0x5561d3c790a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %jmp T_9.19;
T_9.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d3c78670_0, 0, 1;
    %jmp T_9.19;
T_9.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d3c78730_0, 0, 1;
    %jmp T_9.19;
T_9.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d3c785b0_0, 0, 1;
    %jmp T_9.19;
T_9.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d3c787f0_0, 0, 1;
    %jmp T_9.19;
T_9.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d3c79fd0_0, 0, 1;
    %jmp T_9.19;
T_9.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d3c78430_0, 0, 1;
    %jmp T_9.19;
T_9.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d3c79220_0, 0, 1;
    %jmp T_9.19;
T_9.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d3c788b0_0, 0, 1;
    %jmp T_9.19;
T_9.19 ;
    %pop/vec4 1;
T_9.4 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5561d3c75270;
T_10 ;
    %wait E_0x5561d3c763e0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5561d3c78af0_0, 0, 3;
    %load/vec4 v0x5561d3c77800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5561d3c78af0_0, 0, 3;
    %jmp T_10.9;
T_10.0 ;
    %load/vec4 v0x5561d3c79560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5561d3c78af0_0, 0, 3;
    %jmp T_10.11;
T_10.10 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5561d3c78af0_0, 0, 3;
T_10.11 ;
    %jmp T_10.9;
T_10.1 ;
    %load/vec4 v0x5561d3c79560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.12, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5561d3c78af0_0, 0, 3;
    %jmp T_10.13;
T_10.12 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5561d3c78af0_0, 0, 3;
T_10.13 ;
    %jmp T_10.9;
T_10.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5561d3c78af0_0, 0, 3;
    %jmp T_10.9;
T_10.3 ;
    %load/vec4 v0x5561d3c78ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.14, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5561d3c78af0_0, 0, 3;
    %jmp T_10.15;
T_10.14 ;
    %load/vec4 v0x5561d3c79160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5561d3c78af0_0, 0, 3;
    %jmp T_10.17;
T_10.16 ;
    %load/vec4 v0x5561d3c78970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.18, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5561d3c78af0_0, 0, 3;
    %jmp T_10.19;
T_10.18 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5561d3c78af0_0, 0, 3;
T_10.19 ;
T_10.17 ;
T_10.15 ;
    %jmp T_10.9;
T_10.4 ;
    %load/vec4 v0x5561d3c78970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.20, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5561d3c78af0_0, 0, 3;
    %jmp T_10.21;
T_10.20 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5561d3c78af0_0, 0, 3;
T_10.21 ;
    %jmp T_10.9;
T_10.5 ;
    %load/vec4 v0x5561d3c77450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.22, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5561d3c78af0_0, 0, 3;
    %jmp T_10.23;
T_10.22 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5561d3c78af0_0, 0, 3;
T_10.23 ;
    %jmp T_10.9;
T_10.6 ;
    %load/vec4 v0x5561d3c79560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.24, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5561d3c78af0_0, 0, 3;
    %jmp T_10.25;
T_10.24 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5561d3c78af0_0, 0, 3;
T_10.25 ;
    %jmp T_10.9;
T_10.7 ;
    %load/vec4 v0x5561d3c79560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.26, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5561d3c78af0_0, 0, 3;
    %jmp T_10.27;
T_10.26 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5561d3c78af0_0, 0, 3;
T_10.27 ;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5561d3c75270;
T_11 ;
    %wait E_0x5561d3c762b0;
    %load/vec4 v0x5561d3c796e0_0;
    %store/vec4 v0x5561d3c78d50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5561d3c79960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5561d3c7a890_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5561d3c77370_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5561d3c7a300_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d3c7a670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5561d3c7aa10_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5561d3c7a4c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5561d3c7a950_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5561d3c7a3e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5561d3c7a7d0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5561d3c7a220_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5561d3c7a710_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5561d3c7a160_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5561d3c7a5a0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5561d3c7a070_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5561d3c772b0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5561d3c77510_0, 0, 4;
    %load/vec4 v0x5561d3c77800_0;
    %cmpi/e 2, 0, 3;
    %jmp/1 T_11.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5561d3c77800_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 8;
T_11.2;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x5561d3c796e0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x5561d3c78d50_0, 0, 4;
T_11.0 ;
    %load/vec4 v0x5561d3c77800_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %jmp T_11.10;
T_11.3 ;
    %load/vec4 v0x5561d3c79620_0;
    %store/vec4 v0x5561d3c7a890_0, 0, 1;
    %load/vec4 v0x5561d3c793a0_0;
    %store/vec4 v0x5561d3c77370_0, 0, 4;
    %load/vec4 v0x5561d3c79480_0;
    %store/vec4 v0x5561d3c7a300_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5561d3c78d50_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d3c7a5a0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5561d3c7a070_0, 0, 4;
    %jmp T_11.10;
T_11.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d3c79960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d3c7a710_0, 0, 1;
    %load/vec4 v0x5561d3c796e0_0;
    %store/vec4 v0x5561d3c77370_0, 0, 4;
    %load/vec4 v0x5561d3c79880_0;
    %store/vec4 v0x5561d3c7a160_0, 0, 4;
    %jmp T_11.10;
T_11.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d3c79960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d3c7a950_0, 0, 1;
    %load/vec4 v0x5561d3c796e0_0;
    %store/vec4 v0x5561d3c77370_0, 0, 4;
    %load/vec4 v0x5561d3c79880_0;
    %store/vec4 v0x5561d3c7a3e0_0, 0, 4;
    %jmp T_11.10;
T_11.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d3c7a7d0_0, 0, 1;
    %load/vec4 v0x5561d3c784f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.11, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5561d3c7a220_0, 0, 4;
    %jmp T_11.12;
T_11.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d3c79960_0, 0, 1;
    %load/vec4 v0x5561d3c77c00_0;
    %store/vec4 v0x5561d3c77370_0, 0, 4;
    %load/vec4 v0x5561d3c79880_0;
    %store/vec4 v0x5561d3c7a220_0, 0, 4;
T_11.12 ;
    %jmp T_11.10;
T_11.7 ;
    %load/vec4 v0x5561d3c778c0_0;
    %store/vec4 v0x5561d3c772b0_0, 0, 4;
    %load/vec4 v0x5561d3c77b20_0;
    %store/vec4 v0x5561d3c77510_0, 0, 4;
    %load/vec4 v0x5561d3c79f00_0;
    %store/vec4 v0x5561d3c7a070_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d3c7a5a0_0, 0, 1;
    %jmp T_11.10;
T_11.8 ;
    %load/vec4 v0x5561d3c78670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.13, 8;
    %load/vec4 v0x5561d3c77c00_0;
    %store/vec4 v0x5561d3c78d50_0, 0, 4;
    %jmp T_11.14;
T_11.13 ;
    %load/vec4 v0x5561d3c78730_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.17, 9;
    %load/vec4 v0x5561d3c7aad0_0;
    %and;
T_11.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.15, 8;
    %load/vec4 v0x5561d3c77c00_0;
    %store/vec4 v0x5561d3c78d50_0, 0, 4;
    %jmp T_11.16;
T_11.15 ;
    %load/vec4 v0x5561d3c785b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.20, 9;
    %load/vec4 v0x5561d3c775d0_0;
    %and;
T_11.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.18, 8;
    %load/vec4 v0x5561d3c77c00_0;
    %store/vec4 v0x5561d3c78d50_0, 0, 4;
    %jmp T_11.19;
T_11.18 ;
    %load/vec4 v0x5561d3c787f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.21, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d3c7a5a0_0, 0, 1;
    %load/vec4 v0x5561d3c77b20_0;
    %store/vec4 v0x5561d3c7a070_0, 0, 4;
    %jmp T_11.22;
T_11.21 ;
    %load/vec4 v0x5561d3c79fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.23, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d3c7a890_0, 0, 1;
    %load/vec4 v0x5561d3c77c00_0;
    %store/vec4 v0x5561d3c77370_0, 0, 4;
    %load/vec4 v0x5561d3c778c0_0;
    %store/vec4 v0x5561d3c7a300_0, 0, 4;
    %jmp T_11.24;
T_11.23 ;
    %load/vec4 v0x5561d3c78430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.25, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d3c7a5a0_0, 0, 1;
    %load/vec4 v0x5561d3c77980_0;
    %store/vec4 v0x5561d3c7a070_0, 0, 4;
    %jmp T_11.26;
T_11.25 ;
    %load/vec4 v0x5561d3c79220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.27, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d3c7aa10_0, 0, 1;
    %load/vec4 v0x5561d3c778c0_0;
    %store/vec4 v0x5561d3c7a4c0_0, 0, 4;
    %jmp T_11.28;
T_11.27 ;
    %load/vec4 v0x5561d3c788b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.29, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d3c7a5a0_0, 0, 1;
    %load/vec4 v0x5561d3c77c00_0;
    %store/vec4 v0x5561d3c7a070_0, 0, 4;
T_11.29 ;
T_11.28 ;
T_11.26 ;
T_11.24 ;
T_11.22 ;
T_11.19 ;
T_11.16 ;
T_11.14 ;
    %jmp T_11.10;
T_11.10 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5561d3c75270;
T_12 ;
    %wait E_0x5561d3c5f230;
    %load/vec4 v0x5561d3c775d0_0;
    %store/vec4 v0x5561d3c78a30_0, 0, 1;
    %load/vec4 v0x5561d3c77800_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x5561d3c77670_0;
    %store/vec4 v0x5561d3c78a30_0, 0, 1;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5561d3c75270;
T_13 ;
    %wait E_0x5561d3c5f670;
    %load/vec4 v0x5561d3c7aad0_0;
    %store/vec4 v0x5561d3c78e30_0, 0, 1;
    %load/vec4 v0x5561d3c77800_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x5561d3c79f00_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_13.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d3c78e30_0, 0, 1;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5561d3c78e30_0, 0, 1;
T_13.3 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5561d3c75270;
T_14 ;
    %wait E_0x5561d3c5f150;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5561d3c78c90_0, 0, 1;
    %load/vec4 v0x5561d3c77800_0;
    %cmpi/e 7, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_14.2, 4;
    %load/vec4 v0x5561d3c79220_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d3c78c90_0, 0, 1;
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5561d3c75270;
T_15 ;
    %wait E_0x5561d3b86c90;
    %load/vec4 v0x5561d3c79a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5561d3c775d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5561d3c7aad0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5561d3c796e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5561d3c77800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5561d3c77ce0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5561d3c78a30_0;
    %assign/vec4 v0x5561d3c775d0_0, 0;
    %load/vec4 v0x5561d3c78e30_0;
    %assign/vec4 v0x5561d3c7aad0_0, 0;
    %load/vec4 v0x5561d3c78d50_0;
    %assign/vec4 v0x5561d3c796e0_0, 0;
    %load/vec4 v0x5561d3c78af0_0;
    %assign/vec4 v0x5561d3c77800_0, 0;
    %load/vec4 v0x5561d3c78c90_0;
    %assign/vec4 v0x5561d3c77ce0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5561d3c7fa00;
T_16 ;
    %wait E_0x5561d3c80110;
    %load/vec4 v0x5561d3c80a40_0;
    %store/vec4 v0x5561d3c807e0_0, 0, 8;
    %load/vec4 v0x5561d3c805b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x5561d3c80c00_0;
    %store/vec4 v0x5561d3c807e0_0, 0, 8;
T_16.0 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x5561d3c7fa00;
T_17 ;
    %wait E_0x5561d3c800a0;
    %load/vec4 v0x5561d3c80b20_0;
    %store/vec4 v0x5561d3c808c0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5561d3c804c0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5561d3c80320_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5561d3c80650_0, 0, 1;
    %load/vec4 v0x5561d3c80b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5561d3c808c0_0, 0, 2;
    %jmp T_17.4;
T_17.0 ;
    %load/vec4 v0x5561d3c805b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.7, 9;
    %load/vec4 v0x5561d3c80170_0;
    %and;
T_17.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5561d3c808c0_0, 0, 2;
T_17.5 ;
    %jmp T_17.4;
T_17.1 ;
    %load/vec4 v0x5561d3c80c00_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0x5561d3c804c0_0, 0, 4;
    %load/vec4 v0x5561d3c80260_0;
    %store/vec4 v0x5561d3c80320_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d3c80650_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5561d3c808c0_0, 0, 2;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v0x5561d3c80c00_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x5561d3c804c0_0, 0, 4;
    %load/vec4 v0x5561d3c80260_0;
    %store/vec4 v0x5561d3c80320_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d3c80650_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5561d3c808c0_0, 0, 2;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5561d3c7fa00;
T_18 ;
    %wait E_0x5561d3c7dbc0;
    %load/vec4 v0x5561d3c80260_0;
    %store/vec4 v0x5561d3c80720_0, 0, 4;
    %load/vec4 v0x5561d3c80170_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5561d3c80720_0, 0, 4;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5561d3c80b20_0;
    %cmpi/e 1, 0, 2;
    %jmp/1 T_18.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5561d3c80b20_0;
    %cmpi/e 2, 0, 2;
    %flag_or 4, 8;
T_18.4;
    %jmp/0xz  T_18.2, 4;
    %load/vec4 v0x5561d3c80260_0;
    %addi 1, 0, 4;
    %store/vec4 v0x5561d3c80720_0, 0, 4;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x5561d3c7fa00;
T_19 ;
    %wait E_0x5561d3b86c90;
    %load/vec4 v0x5561d3c809a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5561d3c80a40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5561d3c80260_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5561d3c80b20_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5561d3c807e0_0;
    %assign/vec4 v0x5561d3c80a40_0, 0;
    %load/vec4 v0x5561d3c80720_0;
    %assign/vec4 v0x5561d3c80260_0, 0;
    %load/vec4 v0x5561d3c808c0_0;
    %assign/vec4 v0x5561d3c80b20_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5561d3c80de0;
T_20 ;
    %wait E_0x5561d3c818c0;
    %load/vec4 v0x5561d3c82330_0;
    %store/vec4 v0x5561d3c81f30_0, 0, 2;
    %load/vec4 v0x5561d3c82330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %jmp T_20.4;
T_20.0 ;
    %load/vec4 v0x5561d3c82270_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.5, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5561d3c81f30_0, 0, 2;
T_20.5 ;
    %jmp T_20.4;
T_20.1 ;
    %load/vec4 v0x5561d3c81930_0;
    %pad/u 32;
    %cmpi/e 521, 0, 32;
    %jmp/0xz  T_20.7, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5561d3c81f30_0, 0, 2;
T_20.7 ;
    %jmp T_20.4;
T_20.2 ;
    %load/vec4 v0x5561d3c820b0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.11, 4;
    %load/vec4 v0x5561d3c81930_0;
    %pad/u 32;
    %pushi/vec4 521, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.9, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5561d3c81f30_0, 0, 2;
T_20.9 ;
    %jmp T_20.4;
T_20.3 ;
    %load/vec4 v0x5561d3c81930_0;
    %pad/u 32;
    %cmpi/e 260, 0, 32;
    %jmp/0xz  T_20.12, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5561d3c81f30_0, 0, 2;
T_20.12 ;
    %jmp T_20.4;
T_20.4 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x5561d3c80de0;
T_21 ;
    %wait E_0x5561d3c81830;
    %load/vec4 v0x5561d3c81930_0;
    %store/vec4 v0x5561d3c81ca0_0, 0, 10;
    %load/vec4 v0x5561d3c82330_0;
    %cmpi/e 0, 0, 2;
    %jmp/1 T_21.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5561d3c81930_0;
    %pad/u 32;
    %cmpi/u 521, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
    %flag_mov 4, 5;
T_21.2;
    %jmp/0xz  T_21.0, 4;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5561d3c81ca0_0, 0, 10;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x5561d3c81930_0;
    %addi 1, 0, 10;
    %store/vec4 v0x5561d3c81ca0_0, 0, 10;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x5561d3c80de0;
T_22 ;
    %wait E_0x5561d3c817d0;
    %load/vec4 v0x5561d3c820b0_0;
    %store/vec4 v0x5561d3c81d90_0, 0, 3;
    %load/vec4 v0x5561d3c82330_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_22.0, 4;
    %load/vec4 v0x5561d3c81930_0;
    %pad/u 32;
    %cmpi/e 521, 0, 32;
    %jmp/0xz  T_22.2, 4;
    %load/vec4 v0x5561d3c820b0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x5561d3c81d90_0, 0, 3;
T_22.2 ;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5561d3c81d90_0, 0, 3;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x5561d3c80de0;
T_23 ;
    %wait E_0x5561d3c81760;
    %load/vec4 v0x5561d3c82190_0;
    %store/vec4 v0x5561d3c81e50_0, 0, 8;
    %load/vec4 v0x5561d3c82330_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_23.0, 4;
    %load/vec4 v0x5561d3c81930_0;
    %pad/u 32;
    %cmpi/e 260, 0, 32;
    %jmp/0xz  T_23.2, 4;
    %load/vec4 v0x5561d3c82270_0;
    %load/vec4 v0x5561d3c82190_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5561d3c81e50_0, 0, 8;
T_23.2 ;
T_23.0 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x5561d3c80de0;
T_24 ;
    %wait E_0x5561d3c81700;
    %load/vec4 v0x5561d3c82330_0;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_24.2, 4;
    %load/vec4 v0x5561d3c81f30_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d3c81bd0_0, 0, 1;
    %jmp T_24.1;
T_24.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5561d3c81bd0_0, 0, 1;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x5561d3c80de0;
T_25 ;
    %wait E_0x5561d3b86c90;
    %load/vec4 v0x5561d3c82010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5561d3c820b0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5561d3c81930_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5561d3c82330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5561d3c82190_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x5561d3c81d90_0;
    %assign/vec4 v0x5561d3c820b0_0, 0;
    %load/vec4 v0x5561d3c81ca0_0;
    %assign/vec4 v0x5561d3c81930_0, 0;
    %load/vec4 v0x5561d3c81f30_0;
    %assign/vec4 v0x5561d3c82330_0, 0;
    %load/vec4 v0x5561d3c81e50_0;
    %assign/vec4 v0x5561d3c82190_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x5561d3c3cce0;
T_26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d3c86240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d3c851d0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5561d3c85a90_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5561d3c86060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d3c862e0_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0x5561d3c3cce0;
T_27 ;
    %pushi/vec4 3738128298, 0, 32;
    %concati/vec4 2170032129, 0, 32;
    %store/vec4 v0x5561d3c850d0_0, 0, 64;
    %end;
    .thread T_27;
    .scope S_0x5561d3c3cce0;
T_28 ;
    %pushi/vec4 4041572608, 0, 32;
    %concati/vec4 0, 0, 32;
    %store/vec4 v0x5561d3c85b50_0, 0, 64;
    %end;
    .thread T_28;
    .scope S_0x5561d3c3cce0;
T_29 ;
    %pushi/vec4 4042260096, 0, 64;
    %store/vec4 v0x5561d3c84ff0_0, 0, 64;
    %end;
    .thread T_29;
    .scope S_0x5561d3c3cce0;
T_30 ;
    %pushi/vec4 4207145139, 0, 32;
    %concati/vec4 3896508416, 0, 32;
    %store/vec4 v0x5561d3c85dd0_0, 0, 64;
    %end;
    .thread T_30;
    .scope S_0x5561d3c3cce0;
T_31 ;
    %pushi/vec4 3732930560, 0, 60;
    %concati/vec4 0, 0, 4;
    %store/vec4 v0x5561d3c85c10_0, 0, 64;
    %end;
    .thread T_31;
    .scope S_0x5561d3c3cce0;
T_32 ;
    %wait E_0x5561d3b86af0;
    %pushi/vec4 4, 0, 32;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5561d3c85330_0, 0, 64;
    %jmp T_32.6;
T_32.0 ;
    %load/vec4 v0x5561d3c850d0_0;
    %store/vec4 v0x5561d3c85330_0, 0, 64;
    %jmp T_32.6;
T_32.1 ;
    %load/vec4 v0x5561d3c85b50_0;
    %store/vec4 v0x5561d3c85330_0, 0, 64;
    %jmp T_32.6;
T_32.2 ;
    %load/vec4 v0x5561d3c84ff0_0;
    %store/vec4 v0x5561d3c85330_0, 0, 64;
    %jmp T_32.6;
T_32.3 ;
    %load/vec4 v0x5561d3c85dd0_0;
    %store/vec4 v0x5561d3c85330_0, 0, 64;
    %jmp T_32.6;
T_32.4 ;
    %load/vec4 v0x5561d3c85c10_0;
    %store/vec4 v0x5561d3c85330_0, 0, 64;
    %jmp T_32.6;
T_32.6 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x5561d3c3cce0;
T_33 ;
T_33.0 ;
    %delay 50000, 0;
    %load/vec4 v0x5561d3c851d0_0;
    %inv;
    %store/vec4 v0x5561d3c851d0_0, 0, 1;
    %jmp T_33.0;
T_33.1 ;
    %end;
    .thread T_33;
    .scope S_0x5561d3c3cce0;
T_34 ;
    %vpi_call 2 247 "$dumpfile", "sim/cpu_tb.vcd" {0 0 0};
    %vpi_call 2 248 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5561d3c859b0_0, 0, 32;
T_34.0 ; Top of for-loop
    %load/vec4 v0x5561d3c859b0_0;
    %cmpi/s 16, 0, 32;
	  %jmp/0xz T_34.1, 5;
    %vpi_call 2 251 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0x5561d3c7e240, v0x5561d3c859b0_0 > {0 0 0};
T_34.2 ; for-loop step statement
    %load/vec4 v0x5561d3c859b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5561d3c859b0_0, 0, 32;
    %jmp T_34.0;
T_34.1 ; for-loop exit label
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d3c86240_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5561d3c86240_0, 0, 1;
    %delay 1000000, 0;
    %delay 100000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d3c86060_0, 0, 1;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x5561d3c859b0_0, 0, 32;
T_34.3 ; Top of for-loop
    %load/vec4 v0x5561d3c859b0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
	  %jmp/0xz T_34.4, 5;
    %load/vec4 v0x5561d3c85330_0;
    %load/vec4 v0x5561d3c859b0_0;
    %muli 8, 0, 32;
    %part/s 8;
    %store/vec4 v0x5561d3c85270_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5561d3c862e0_0, 0, 1;
    %delay 52100000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5561d3c85cf0_0, 0, 32;
T_34.6 ; Top of for-loop
    %load/vec4 v0x5561d3c85cf0_0;
    %cmpi/s 8, 0, 32;
	  %jmp/0xz T_34.7, 5;
    %load/vec4 v0x5561d3c85270_0;
    %load/vec4 v0x5561d3c85cf0_0;
    %part/s 1;
    %store/vec4 v0x5561d3c862e0_0, 0, 1;
    %delay 52100000, 0;
T_34.8 ; for-loop step statement
    %load/vec4 v0x5561d3c85cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5561d3c85cf0_0, 0, 32;
    %jmp T_34.6;
T_34.7 ; for-loop exit label
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d3c862e0_0, 0, 1;
    %delay 52100000, 0;
T_34.5 ; for-loop step statement
    %load/vec4 v0x5561d3c859b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5561d3c859b0_0, 0, 32;
    %jmp T_34.3;
T_34.4 ; for-loop exit label
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561d3c862e0_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5561d3c86060_0, 0, 1;
    %delay 100000000, 0;
    %vpi_call 2 284 "$finish" {0 0 0};
    %end;
    .thread T_34;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "tb/cpu_tb.v";
    "./src/cpu.v";
    "./src/my_register.v";
    "./src/alu.v";
    "./src/carry_ripple_adder.v";
    "./src/full_adder.v";
    "./src/half_adder.v";
    "./src/control_unit.v";
    "./src/reg_memory.v";
    "./src/programmer.v";
    "./src/uart_rx.v";
