// Seed: 1400976701
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  always_comb @(id_1 or posedge id_8)
    @(-1 or(id_8)) begin : LABEL_0
      $unsigned(42);
      ;
    end
  wire id_9;
endmodule
module module_1 #(
    parameter id_4 = 32'd21
) (
    output uwire id_0,
    input  tri0  id_1,
    input  wire  id_2,
    input  uwire id_3,
    input  uwire _id_4
);
  logic \id_6 ;
  ;
  wire [-1 : id_4  +  id_4] \id_7 ;
  module_0 modCall_1 (
      \id_7 ,
      \id_6 ,
      \id_6 ,
      \id_7 ,
      \id_6 ,
      \id_7 ,
      \id_7 ,
      \id_6
  );
endmodule
