{"vcs1":{"timestamp_begin":1732259972.357758740, "rt":2.66, "ut":1.49, "st":0.31}}
{"vcselab":{"timestamp_begin":1732259975.099059971, "rt":1.07, "ut":0.27, "st":0.19}}
{"link":{"timestamp_begin":1732259976.236887928, "rt":0.41, "ut":0.15, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732259971.707949561}
{"VCS_COMP_START_TIME": 1732259971.707949561}
{"VCS_COMP_END_TIME": 1732259979.207233758}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 343704}}
{"stitch_vcselab": {"peak_mem": 223352}}
