0.6
2019.1
May 24 2019
14:51:52
/home/nsh1/NSHcx203/Lab3/task2/task2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/nsh1/NSHcx203/Lab3/task2/task2.srcs/sim_1/new/tb_alu.sv,1731570366,systemVerilog,,,,tb_alu,,,,,,,,
/home/nsh1/NSHcx203/Lab3/task2/task2.srcs/sources_1/imports/NSHcx203/Lab2/task4/task4.srcs/sources_1/new/fourbitadder.sv,1731410309,systemVerilog,,/home/nsh1/NSHcx203/Lab3/task2/task2.srcs/sources_1/imports/NSHcx203/lab1_task1/Lab1_task1.srcs/sources_1/new/fulladder.sv,,fourbitadder,,,,,,,,
/home/nsh1/NSHcx203/Lab3/task2/task2.srcs/sources_1/imports/NSHcx203/lab1_task1/Lab1_task1.srcs/sources_1/new/fulladder.sv,1731322794,systemVerilog,,/home/nsh1/NSHcx203/Lab3/task2/task2.srcs/sources_1/imports/NSHcx203/lab1_task1/Lab1_task1.srcs/sources_1/new/halfadder.sv,,fulladder,,,,,,,,
/home/nsh1/NSHcx203/Lab3/task2/task2.srcs/sources_1/imports/NSHcx203/lab1_task1/Lab1_task1.srcs/sources_1/new/halfadder.sv,1731320849,systemVerilog,,/home/nsh1/NSHcx203/Lab3/task2/task2.srcs/sources_1/new/mux2to1.sv,,halfadder,,,,,,,,
/home/nsh1/NSHcx203/Lab3/task2/task2.srcs/sources_1/new/alu.sv,1731572650,systemVerilog,,/home/nsh1/NSHcx203/Lab3/task2/task2.srcs/sources_1/imports/NSHcx203/Lab2/task4/task4.srcs/sources_1/new/fourbitadder.sv,,alu,,,,,,,,
/home/nsh1/NSHcx203/Lab3/task2/task2.srcs/sources_1/new/mux2to1.sv,1731572369,systemVerilog,,/home/nsh1/NSHcx203/Lab3/task2/task2.srcs/sim_1/new/tb_alu.sv,,mux2to1,,,,,,,,
