Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr 24 11:02:15 2025
| Host         : PC-636 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a50ti
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              59 |           19 |
| Yes          | No                    | No                     |              26 |           22 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              26 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                Enable Signal               |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG | u_display_mux/clk_en_1hz/run_stopwatch_reg |                                                    |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | u_display_mux/clk_en_10khz/pulse_reg_0     |                                                    |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG |                                            | u_display_mux/digit_select_reg_n_0_[2]             |                4 |              4 |         1.00 |
|  CLK_IBUF_BUFG | u_display_mux/clk_en_1hz/pulse_reg_0       |                                                    |                5 |              6 |         1.20 |
|  CLK_IBUF_BUFG | u_display_mux/clk_en_1hz/btnl_prev_reg     |                                                    |                5 |              6 |         1.20 |
|  CLK_IBUF_BUFG | u_display_mux/clk_en_1hz/btnr_prev_reg     |                                                    |                4 |              6 |         1.50 |
|  CLK_IBUF_BUFG | u_display_mux/clk_en_1hz/sel               |                                                    |                6 |              6 |         1.00 |
|  CLK_IBUF_BUFG |                                            | u_display_mux/clk_en_10khz/sig_counter[13]_i_1_n_0 |                4 |             13 |         3.25 |
|  CLK_IBUF_BUFG | u_display_mux/clk_en_1hz/run_stopwatch_reg | u_display_mux/clk_en_1hz/btnd_sync_reg             |                9 |             13 |         1.44 |
|  CLK_IBUF_BUFG | u_display_mux/clk_en_10khz/pulse_reg_0     | u_display_mux/clk_en_10khz/btnd_sync_reg           |                9 |             13 |         1.44 |
|  CLK_IBUF_BUFG |                                            | u_display_mux/counter[16]_i_1_n_0                  |                4 |             16 |         4.00 |
|  CLK_IBUF_BUFG |                                            | u_display_mux/clk_en_1hz/sig_counter[26]_i_1_n_0   |                7 |             26 |         3.71 |
|  CLK_IBUF_BUFG |                                            |                                                    |               18 |             28 |         1.56 |
+----------------+--------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+


