Analysis & Synthesis report for fpga_audiofx
Fri Jan 24 13:13:53 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |fpga_audiofx|mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_b|state
 11. State Machine - |fpga_audiofx|mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_a|state
 12. State Machine - |fpga_audiofx|mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_b|state
 13. State Machine - |fpga_audiofx|mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_a|state
 14. State Machine - |fpga_audiofx|mixer_unit:mixer_unit_inst_mx_left_1|s2p_unit:s2p_b|state
 15. State Machine - |fpga_audiofx|mixer_unit:mixer_unit_inst_mx_left_1|s2p_unit:s2p_a|state
 16. State Machine - |fpga_audiofx|mixer_unit:mixer_unit_inst_mx_left_0|s2p_unit:s2p_b|state
 17. State Machine - |fpga_audiofx|mixer_unit:mixer_unit_inst_mx_left_0|s2p_unit:s2p_a|state
 18. State Machine - |fpga_audiofx|mixer_unit:mixer_unit_inst_gc12_13|s2p_unit:s2p_b|state
 19. State Machine - |fpga_audiofx|mixer_unit:mixer_unit_inst_gc12_13|s2p_unit:s2p_a|state
 20. State Machine - |fpga_audiofx|mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_b|state
 21. State Machine - |fpga_audiofx|mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_a|state
 22. State Machine - |fpga_audiofx|mixer_unit:mixer_unit_inst_gc8_9|s2p_unit:s2p_b|state
 23. State Machine - |fpga_audiofx|mixer_unit:mixer_unit_inst_gc8_9|s2p_unit:s2p_a|state
 24. State Machine - |fpga_audiofx|mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_b|state
 25. State Machine - |fpga_audiofx|mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_a|state
 26. State Machine - |fpga_audiofx|mixer_unit:mixer_unit_inst_gc4_5|s2p_unit:s2p_b|state
 27. State Machine - |fpga_audiofx|mixer_unit:mixer_unit_inst_gc4_5|s2p_unit:s2p_a|state
 28. State Machine - |fpga_audiofx|mixer_unit:mixer_unit_inst_gc2_3|s2p_unit:s2p_b|state
 29. State Machine - |fpga_audiofx|mixer_unit:mixer_unit_inst_gc2_3|s2p_unit:s2p_a|state
 30. State Machine - |fpga_audiofx|gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|state
 31. State Machine - |fpga_audiofx|gain_control:\gain_right_gen:4:gain_right_inst|s2p_unit:s2p_unit_0|state
 32. State Machine - |fpga_audiofx|gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|state
 33. State Machine - |fpga_audiofx|gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|state
 34. State Machine - |fpga_audiofx|gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|state
 35. State Machine - |fpga_audiofx|gain_control:\gain_left_gen:5:gain_left_inst|s2p_unit:s2p_unit_0|state
 36. State Machine - |fpga_audiofx|gain_control:\gain_left_gen:4:gain_left_inst|s2p_unit:s2p_unit_0|state
 37. State Machine - |fpga_audiofx|gain_control:\gain_left_gen:3:gain_left_inst|s2p_unit:s2p_unit_0|state
 38. State Machine - |fpga_audiofx|gain_control:\gain_left_gen:2:gain_left_inst|s2p_unit:s2p_unit_0|state
 39. State Machine - |fpga_audiofx|gain_control:\gain_left_gen:1:gain_left_inst|s2p_unit:s2p_unit_0|state
 40. State Machine - |fpga_audiofx|gain_control:gain_right_inst|s2p_unit:s2p_unit_0|state
 41. State Machine - |fpga_audiofx|gain_control:gain_left_inst|s2p_unit:s2p_unit_0|state
 42. State Machine - |fpga_audiofx|delay_unit:delay_unit_inst|state
 43. State Machine - |fpga_audiofx|delay_unit:delay_unit_inst|s2p_unit:s2p_unit_1|state
 44. State Machine - |fpga_audiofx|delay_unit:delay_unit_inst|s2p_unit:s2p_unit_0|state
 45. State Machine - |fpga_audiofx|sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_next
 46. State Machine - |fpga_audiofx|sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state
 47. State Machine - |fpga_audiofx|sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_next
 48. State Machine - |fpga_audiofx|sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state
 49. State Machine - |fpga_audiofx|uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|cg_state
 50. State Machine - |fpga_audiofx|uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|ps_state
 51. State Machine - |fpga_audiofx|uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|sc_state
 52. State Machine - |fpga_audiofx|uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|state_tx
 53. State Machine - |fpga_audiofx|uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|state_rx
 54. State Machine - |fpga_audiofx|i2s_slave:i2s_slave_inst|state_aout
 55. State Machine - |fpga_audiofx|i2s_slave:i2s_slave_inst|state_ain
 56. State Machine - |fpga_audiofx|i2c_master:i2c_master_inst|follow_state
 57. State Machine - |fpga_audiofx|i2c_master:i2c_master_inst|state
 58. State Machine - |fpga_audiofx|wm8731_configurator:wm8731_configurator_inst|state
 59. Registers Protected by Synthesis
 60. Registers Removed During Synthesis
 61. Removed Registers Triggering Further Register Optimizations
 62. General Register Statistics
 63. Inverted Register Statistics
 64. Multiplexer Restructuring Statistics (Restructuring Performed)
 65. Source assignments for i2c_master:i2c_master_inst|fifo:rx_buf_inst|altsyncram:ram[0][7]__1|altsyncram_t8i1:auto_generated
 66. Source assignments for i2c_master:i2c_master_inst|fifo:tx_buf_inst|altsyncram:ram[0][7]__1|altsyncram_t8i1:auto_generated
 67. Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component
 68. Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated
 69. Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p
 70. Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_mjc:wrptr_g1p
 71. Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram
 72. Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|dffpipe_dd9:rs_brp
 73. Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|dffpipe_dd9:rs_bwp
 74. Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp
 75. Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13
 76. Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|dffpipe_dd9:ws_brp
 77. Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|dffpipe_dd9:ws_bwp
 78. Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_unl:ws_dgrp
 79. Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16
 80. Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component
 81. Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated
 82. Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_q57:rdptr_g1p
 83. Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p
 84. Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|altsyncram_7o41:fifo_ram
 85. Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|dffpipe_dd9:rs_brp
 86. Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|dffpipe_dd9:rs_bwp
 87. Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_vnl:rs_dgwp
 88. Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe6
 89. Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|dffpipe_dd9:ws_brp
 90. Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|dffpipe_dd9:ws_bwp
 91. Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_0ol:ws_dgrp
 92. Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe9
 93. Source assignments for sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper
 94. Source assignments for sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 95. Source assignments for sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 96. Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component
 97. Parameter Settings for User Entity Instance: i2c_master:i2c_master_inst
 98. Parameter Settings for User Entity Instance: i2c_master:i2c_master_inst|fifo:rx_buf_inst
 99. Parameter Settings for User Entity Instance: i2c_master:i2c_master_inst|fifo:rx_buf_inst|altsyncram:ram[0][7]__1
100. Parameter Settings for User Entity Instance: i2c_master:i2c_master_inst|fifo:tx_buf_inst
101. Parameter Settings for User Entity Instance: i2c_master:i2c_master_inst|fifo:tx_buf_inst|altsyncram:ram[0][7]__1
102. Parameter Settings for User Entity Instance: i2c_master:i2c_master_inst|clock_generator:clk_gen
103. Parameter Settings for User Entity Instance: uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:rxbuf_inst
104. Parameter Settings for User Entity Instance: uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:txbuf_inst
105. Parameter Settings for User Entity Instance: sdram_interface:sdram_interface_inst
106. Parameter Settings for User Entity Instance: sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst
107. Parameter Settings for User Entity Instance: sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component
108. Parameter Settings for User Entity Instance: sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst
109. Parameter Settings for User Entity Instance: sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component
110. Parameter Settings for User Entity Instance: sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller
111. Parameter Settings for User Entity Instance: sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
112. Parameter Settings for User Entity Instance: sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
113. Parameter Settings for User Entity Instance: sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be
114. Parameter Settings for User Entity Instance: delay_unit:delay_unit_inst
115. Parameter Settings for User Entity Instance: gain_control:gain_left_inst
116. Parameter Settings for User Entity Instance: gain_control:gain_right_inst
117. Parameter Settings for User Entity Instance: gain_control:\gain_left_gen:1:gain_left_inst
118. Parameter Settings for User Entity Instance: gain_control:\gain_left_gen:2:gain_left_inst
119. Parameter Settings for User Entity Instance: gain_control:\gain_left_gen:3:gain_left_inst
120. Parameter Settings for User Entity Instance: gain_control:\gain_left_gen:4:gain_left_inst
121. Parameter Settings for User Entity Instance: gain_control:\gain_left_gen:5:gain_left_inst
122. Parameter Settings for User Entity Instance: gain_control:\gain_right_gen:1:gain_right_inst
123. Parameter Settings for User Entity Instance: gain_control:\gain_right_gen:2:gain_right_inst
124. Parameter Settings for User Entity Instance: gain_control:\gain_right_gen:3:gain_right_inst
125. Parameter Settings for User Entity Instance: gain_control:\gain_right_gen:4:gain_right_inst
126. Parameter Settings for User Entity Instance: gain_control:\gain_right_gen:5:gain_right_inst
127. Parameter Settings for Inferred Entity Instance: uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|lpm_mult:Mult0
128. Parameter Settings for Inferred Entity Instance: gain_control:\gain_left_gen:5:gain_left_inst|lpm_mult:Mult0
129. Parameter Settings for Inferred Entity Instance: gain_control:\gain_left_gen:4:gain_left_inst|lpm_mult:Mult0
130. Parameter Settings for Inferred Entity Instance: gain_control:\gain_right_gen:5:gain_right_inst|lpm_mult:Mult0
131. Parameter Settings for Inferred Entity Instance: gain_control:\gain_right_gen:4:gain_right_inst|lpm_mult:Mult0
132. Parameter Settings for Inferred Entity Instance: gain_control:\gain_left_gen:1:gain_left_inst|lpm_mult:Mult0
133. Parameter Settings for Inferred Entity Instance: gain_control:gain_left_inst|lpm_mult:Mult0
134. Parameter Settings for Inferred Entity Instance: gain_control:\gain_left_gen:3:gain_left_inst|lpm_mult:Mult0
135. Parameter Settings for Inferred Entity Instance: gain_control:\gain_left_gen:2:gain_left_inst|lpm_mult:Mult0
136. Parameter Settings for Inferred Entity Instance: gain_control:\gain_right_gen:1:gain_right_inst|lpm_mult:Mult0
137. Parameter Settings for Inferred Entity Instance: gain_control:gain_right_inst|lpm_mult:Mult0
138. Parameter Settings for Inferred Entity Instance: gain_control:\gain_right_gen:3:gain_right_inst|lpm_mult:Mult0
139. Parameter Settings for Inferred Entity Instance: gain_control:\gain_right_gen:2:gain_right_inst|lpm_mult:Mult0
140. altpll Parameter Settings by Entity Instance
141. altsyncram Parameter Settings by Entity Instance
142. dcfifo Parameter Settings by Entity Instance
143. lpm_mult Parameter Settings by Entity Instance
144. Port Connectivity Checks: "sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be"
145. Port Connectivity Checks: "sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
146. Port Connectivity Checks: "sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller"
147. Port Connectivity Checks: "sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module"
148. Port Connectivity Checks: "sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst"
149. Port Connectivity Checks: "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst"
150. Port Connectivity Checks: "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst"
151. Port Connectivity Checks: "uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:txbuf_inst"
152. Port Connectivity Checks: "uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:rxbuf_inst"
153. Port Connectivity Checks: "uart_interface:uart_interface_inst"
154. Port Connectivity Checks: "i2c_master:i2c_master_inst|clock_generator:clk_gen"
155. Port Connectivity Checks: "i2c_master:i2c_master_inst|fifo:tx_buf_inst"
156. Port Connectivity Checks: "i2c_master:i2c_master_inst|fifo:rx_buf_inst"
157. Post-Synthesis Netlist Statistics for Top Partition
158. Elapsed Time Per Partition
159. Analysis & Synthesis Messages
160. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jan 24 13:13:53 2020       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; fpga_audiofx                                ;
; Top-level Entity Name              ; fpga_audiofx                                ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,908                                       ;
;     Total combinational functions  ; 3,625                                       ;
;     Dedicated logic registers      ; 2,861                                       ;
; Total registers                    ; 2861                                        ;
; Total pins                         ; 71                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,016                                       ;
; Embedded Multiplier 9-bit elements ; 24                                          ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; fpga_audiofx       ; fpga_audiofx       ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                        ;
+------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                      ; Library ;
+------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+---------+
; ../../Versuch06/vhdl/mixer_unit.vhdl           ; yes             ; User VHDL File               ; C:/Users/Euge/Desktop/FPGA-Labor/Versuch06/vhdl/mixer_unit.vhdl                   ;         ;
; ../../Versuch07/vhdl/gain_control.vhdl         ; yes             ; User VHDL File               ; C:/Users/Euge/Desktop/FPGA-Labor/Versuch07/vhdl/gain_control.vhdl                 ;         ;
; ../vhdl/fpga_audiofx_Aufgabenteil_XV.vhdl      ; yes             ; User VHDL File               ; C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/fpga_audiofx_Aufgabenteil_XV.vhdl ;         ;
; ../../Versuch06/vhdl/s2p_unit.vhdl             ; yes             ; User VHDL File               ; C:/Users/Euge/Desktop/FPGA-Labor/Versuch06/vhdl/s2p_unit.vhdl                     ;         ;
; ../vhdl/delay_unit.vhdl                        ; yes             ; User VHDL File               ; C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/delay_unit.vhdl                   ;         ;
; ../../Versuch04/vhdl/wm8731_configurator.vhdl  ; yes             ; User VHDL File               ; C:/Users/Euge/Desktop/FPGA-Labor/Versuch04/vhdl/wm8731_configurator.vhdl          ;         ;
; ../../Versuch04/vhdl/pll.vhdl                  ; yes             ; User Wizard-Generated File   ; C:/Users/Euge/Desktop/FPGA-Labor/Versuch04/vhdl/pll.vhdl                          ;         ;
; ../../Versuch04/vhdl/i2s_slave.vhdl            ; yes             ; User VHDL File               ; C:/Users/Euge/Desktop/FPGA-Labor/Versuch04/vhdl/i2s_slave.vhdl                    ;         ;
; ../../Versuch04/vhdl/i2c_master.vhdl           ; yes             ; User VHDL File               ; C:/Users/Euge/Desktop/FPGA-Labor/Versuch04/vhdl/i2c_master.vhdl                   ;         ;
; ../../Versuch04/vhdl/fpga_audiofx_pkg.vhdl     ; yes             ; User VHDL File               ; C:/Users/Euge/Desktop/FPGA-Labor/Versuch04/vhdl/fpga_audiofx_pkg.vhdl             ;         ;
; ../../Versuch04/vhdl/fifo.vhdl                 ; yes             ; User VHDL File               ; C:/Users/Euge/Desktop/FPGA-Labor/Versuch04/vhdl/fifo.vhdl                         ;         ;
; ../../Versuch04/vhdl/clock_generator.vhdl      ; yes             ; User VHDL File               ; C:/Users/Euge/Desktop/FPGA-Labor/Versuch04/vhdl/clock_generator.vhdl              ;         ;
; ../../Versuch05/vhdl/p2s_unit.vhdl             ; yes             ; User VHDL File               ; C:/Users/Euge/Desktop/FPGA-Labor/Versuch05/vhdl/p2s_unit.vhdl                     ;         ;
; ../../Versuch07/vhdl/uart_interface.vhdl       ; yes             ; User VHDL File               ; C:/Users/Euge/Desktop/FPGA-Labor/Versuch07/vhdl/uart_interface.vhdl               ;         ;
; ../../Versuch07/vhdl/uart_regif_converter.vhdl ; yes             ; User VHDL File               ; C:/Users/Euge/Desktop/FPGA-Labor/Versuch07/vhdl/uart_regif_converter.vhdl         ;         ;
; ../../Versuch07/vhdl/uart_transceiver.vhdl     ; yes             ; User VHDL File               ; C:/Users/Euge/Desktop/FPGA-Labor/Versuch07/vhdl/uart_transceiver.vhdl             ;         ;
; ../vhdl/altera_reset_controller.v              ; yes             ; User Verilog HDL File        ; C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/altera_reset_controller.v         ;         ;
; ../vhdl/altera_reset_synchronizer.v            ; yes             ; User Verilog HDL File        ; C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/altera_reset_synchronizer.v       ;         ;
; ../vhdl/fifo_sync_dc.vhdl                      ; yes             ; User Wizard-Generated File   ; C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/fifo_sync_dc.vhdl                 ;         ;
; ../vhdl/sdram_ctrl.vhdl                        ; yes             ; User VHDL File               ; C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/sdram_ctrl.vhdl                   ;         ;
; ../vhdl/sdram_ctrl_wrapper.v                   ; yes             ; User Verilog HDL File        ; C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/sdram_ctrl_wrapper.v              ;         ;
; ../vhdl/sdram_interface.vhdl                   ; yes             ; User VHDL File               ; C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/sdram_interface.vhdl              ;         ;
; altpll.tdf                                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                 ;         ;
; aglobal181.inc                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc             ;         ;
; stratix_pll.inc                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc            ;         ;
; stratixii_pll.inc                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc          ;         ;
; cycloneii_pll.inc                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc          ;         ;
; db/pll_altpll.v                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/pll_altpll.v                ;         ;
; altsyncram.tdf                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf             ;         ;
; stratix_ram_block.inc                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc      ;         ;
; lpm_mux.inc                                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                ;         ;
; lpm_decode.inc                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc             ;         ;
; a_rdenreg.inc                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc              ;         ;
; altrom.inc                                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                 ;         ;
; altram.inc                                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                 ;         ;
; altdpram.inc                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc               ;         ;
; db/altsyncram_t8i1.tdf                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/altsyncram_t8i1.tdf         ;         ;
; dcfifo.tdf                                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf                 ;         ;
; lpm_counter.inc                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc            ;         ;
; lpm_add_sub.inc                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc            ;         ;
; a_graycounter.inc                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_graycounter.inc          ;         ;
; a_fefifo.inc                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.inc               ;         ;
; a_gray2bin.inc                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_gray2bin.inc             ;         ;
; dffpipe.inc                                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc                ;         ;
; alt_sync_fifo.inc                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc          ;         ;
; lpm_compare.inc                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc            ;         ;
; altsyncram_fifo.inc                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc        ;         ;
; db/dcfifo_han1.tdf                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/dcfifo_han1.tdf             ;         ;
; db/a_gray2bin_rgb.tdf                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/a_gray2bin_rgb.tdf          ;         ;
; db/a_graycounter_q57.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/a_graycounter_q57.tdf       ;         ;
; db/a_graycounter_mjc.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/a_graycounter_mjc.tdf       ;         ;
; db/altsyncram_do41.tdf                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/altsyncram_do41.tdf         ;         ;
; db/dffpipe_dd9.tdf                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/dffpipe_dd9.tdf             ;         ;
; db/alt_synch_pipe_tnl.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/alt_synch_pipe_tnl.tdf      ;         ;
; db/dffpipe_ed9.tdf                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/dffpipe_ed9.tdf             ;         ;
; db/alt_synch_pipe_unl.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/alt_synch_pipe_unl.tdf      ;         ;
; db/dffpipe_fd9.tdf                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/dffpipe_fd9.tdf             ;         ;
; db/cmpr_c66.tdf                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/cmpr_c66.tdf                ;         ;
; db/dcfifo_ban1.tdf                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/dcfifo_ban1.tdf             ;         ;
; db/altsyncram_7o41.tdf                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/altsyncram_7o41.tdf         ;         ;
; db/alt_synch_pipe_vnl.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/alt_synch_pipe_vnl.tdf      ;         ;
; db/dffpipe_gd9.tdf                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/dffpipe_gd9.tdf             ;         ;
; db/alt_synch_pipe_0ol.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/alt_synch_pipe_0ol.tdf      ;         ;
; db/dffpipe_hd9.tdf                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/dffpipe_hd9.tdf             ;         ;
; lpm_mult.tdf                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf               ;         ;
; multcore.inc                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc               ;         ;
; bypassff.inc                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc               ;         ;
; altshift.inc                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc               ;         ;
; multcore.tdf                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf               ;         ;
; csa_add.inc                                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/csa_add.inc                ;         ;
; mpar_add.inc                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.inc               ;         ;
; muleabz.inc                                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muleabz.inc                ;         ;
; mul_lfrg.inc                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mul_lfrg.inc               ;         ;
; mul_boothc.inc                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mul_boothc.inc             ;         ;
; alt_ded_mult.inc                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult.inc           ;         ;
; alt_ded_mult_y.inc                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc         ;         ;
; mpar_add.tdf                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf               ;         ;
; altshift.tdf                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.tdf               ;         ;
; db/mult_l4t.tdf                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/mult_l4t.tdf                ;         ;
+------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                   ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                           ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 4,908                                                                           ;
;                                             ;                                                                                 ;
; Total combinational functions               ; 3625                                                                            ;
; Logic element usage by number of LUT inputs ;                                                                                 ;
;     -- 4 input functions                    ; 1715                                                                            ;
;     -- 3 input functions                    ; 980                                                                             ;
;     -- <=2 input functions                  ; 930                                                                             ;
;                                             ;                                                                                 ;
; Logic elements by mode                      ;                                                                                 ;
;     -- normal mode                          ; 3294                                                                            ;
;     -- arithmetic mode                      ; 331                                                                             ;
;                                             ;                                                                                 ;
; Total registers                             ; 2861                                                                            ;
;     -- Dedicated logic registers            ; 2861                                                                            ;
;     -- I/O registers                        ; 0                                                                               ;
;                                             ;                                                                                 ;
; I/O pins                                    ; 71                                                                              ;
; Total memory bits                           ; 2016                                                                            ;
;                                             ;                                                                                 ;
; Embedded Multiplier 9-bit elements          ; 24                                                                              ;
;                                             ;                                                                                 ;
; Total PLLs                                  ; 1                                                                               ;
;     -- PLLs                                 ; 1                                                                               ;
;                                             ;                                                                                 ;
; Maximum fan-out node                        ; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 2932                                                                            ;
; Total fan-out                               ; 23867                                                                           ;
; Average fan-out                             ; 3.53                                                                            ;
+---------------------------------------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
; Compilation Hierarchy Node                                                                    ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                      ; Entity Name                           ; Library Name ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
; |fpga_audiofx                                                                                 ; 3625 (49)           ; 2861 (0)                  ; 2016        ; 24           ; 0       ; 12        ; 71   ; 0            ; |fpga_audiofx                                                                                                                                                                            ; fpga_audiofx                          ; work         ;
;    |delay_unit:delay_unit_inst|                                                               ; 591 (293)           ; 431 (185)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|delay_unit:delay_unit_inst                                                                                                                                                 ; delay_unit                            ; work         ;
;       |p2s_unit:\p2s_loop_0:0:p2s_unit_0|                                                     ; 27 (27)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_0:0:p2s_unit_0                                                                                                               ; p2s_unit                              ; work         ;
;       |p2s_unit:\p2s_loop_0:1:p2s_unit_0|                                                     ; 27 (27)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_0:1:p2s_unit_0                                                                                                               ; p2s_unit                              ; work         ;
;       |p2s_unit:\p2s_loop_0:2:p2s_unit_0|                                                     ; 27 (27)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_0:2:p2s_unit_0                                                                                                               ; p2s_unit                              ; work         ;
;       |p2s_unit:\p2s_loop_0:3:p2s_unit_0|                                                     ; 27 (27)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_0:3:p2s_unit_0                                                                                                               ; p2s_unit                              ; work         ;
;       |p2s_unit:\p2s_loop_0:4:p2s_unit_0|                                                     ; 27 (27)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_0:4:p2s_unit_0                                                                                                               ; p2s_unit                              ; work         ;
;       |p2s_unit:\p2s_loop_1:0:p2s_unit_1|                                                     ; 27 (27)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:0:p2s_unit_1                                                                                                               ; p2s_unit                              ; work         ;
;       |p2s_unit:\p2s_loop_1:1:p2s_unit_1|                                                     ; 27 (27)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:1:p2s_unit_1                                                                                                               ; p2s_unit                              ; work         ;
;       |p2s_unit:\p2s_loop_1:2:p2s_unit_1|                                                     ; 28 (28)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:2:p2s_unit_1                                                                                                               ; p2s_unit                              ; work         ;
;       |p2s_unit:\p2s_loop_1:3:p2s_unit_1|                                                     ; 27 (27)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:3:p2s_unit_1                                                                                                               ; p2s_unit                              ; work         ;
;       |p2s_unit:\p2s_loop_1:4:p2s_unit_1|                                                     ; 27 (27)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:4:p2s_unit_1                                                                                                               ; p2s_unit                              ; work         ;
;       |s2p_unit:s2p_unit_0|                                                                   ; 14 (14)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|delay_unit:delay_unit_inst|s2p_unit:s2p_unit_0                                                                                                                             ; s2p_unit                              ; work         ;
;       |s2p_unit:s2p_unit_1|                                                                   ; 13 (13)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|delay_unit:delay_unit_inst|s2p_unit:s2p_unit_1                                                                                                                             ; s2p_unit                              ; work         ;
;    |gain_control:\gain_left_gen:1:gain_left_inst|                                             ; 50 (10)             ; 59 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_left_gen:1:gain_left_inst                                                                                                                               ; gain_control                          ; work         ;
;       |lpm_mult:Mult0|                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_left_gen:1:gain_left_inst|lpm_mult:Mult0                                                                                                                ; lpm_mult                              ; work         ;
;          |mult_l4t:auto_generated|                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_left_gen:1:gain_left_inst|lpm_mult:Mult0|mult_l4t:auto_generated                                                                                        ; mult_l4t                              ; work         ;
;       |p2s_unit:p2s_unit_0|                                                                   ; 11 (11)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_left_gen:1:gain_left_inst|p2s_unit:p2s_unit_0                                                                                                           ; p2s_unit                              ; work         ;
;       |s2p_unit:s2p_unit_0|                                                                   ; 29 (29)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_left_gen:1:gain_left_inst|s2p_unit:s2p_unit_0                                                                                                           ; s2p_unit                              ; work         ;
;    |gain_control:\gain_left_gen:2:gain_left_inst|                                             ; 50 (10)             ; 59 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_left_gen:2:gain_left_inst                                                                                                                               ; gain_control                          ; work         ;
;       |lpm_mult:Mult0|                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_left_gen:2:gain_left_inst|lpm_mult:Mult0                                                                                                                ; lpm_mult                              ; work         ;
;          |mult_l4t:auto_generated|                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_left_gen:2:gain_left_inst|lpm_mult:Mult0|mult_l4t:auto_generated                                                                                        ; mult_l4t                              ; work         ;
;       |p2s_unit:p2s_unit_0|                                                                   ; 11 (11)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_left_gen:2:gain_left_inst|p2s_unit:p2s_unit_0                                                                                                           ; p2s_unit                              ; work         ;
;       |s2p_unit:s2p_unit_0|                                                                   ; 29 (29)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_left_gen:2:gain_left_inst|s2p_unit:s2p_unit_0                                                                                                           ; s2p_unit                              ; work         ;
;    |gain_control:\gain_left_gen:3:gain_left_inst|                                             ; 50 (10)             ; 59 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_left_gen:3:gain_left_inst                                                                                                                               ; gain_control                          ; work         ;
;       |lpm_mult:Mult0|                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_left_gen:3:gain_left_inst|lpm_mult:Mult0                                                                                                                ; lpm_mult                              ; work         ;
;          |mult_l4t:auto_generated|                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_left_gen:3:gain_left_inst|lpm_mult:Mult0|mult_l4t:auto_generated                                                                                        ; mult_l4t                              ; work         ;
;       |p2s_unit:p2s_unit_0|                                                                   ; 11 (11)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_left_gen:3:gain_left_inst|p2s_unit:p2s_unit_0                                                                                                           ; p2s_unit                              ; work         ;
;       |s2p_unit:s2p_unit_0|                                                                   ; 29 (29)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_left_gen:3:gain_left_inst|s2p_unit:s2p_unit_0                                                                                                           ; s2p_unit                              ; work         ;
;    |gain_control:\gain_left_gen:4:gain_left_inst|                                             ; 50 (10)             ; 59 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_left_gen:4:gain_left_inst                                                                                                                               ; gain_control                          ; work         ;
;       |lpm_mult:Mult0|                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_left_gen:4:gain_left_inst|lpm_mult:Mult0                                                                                                                ; lpm_mult                              ; work         ;
;          |mult_l4t:auto_generated|                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_left_gen:4:gain_left_inst|lpm_mult:Mult0|mult_l4t:auto_generated                                                                                        ; mult_l4t                              ; work         ;
;       |p2s_unit:p2s_unit_0|                                                                   ; 11 (11)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_left_gen:4:gain_left_inst|p2s_unit:p2s_unit_0                                                                                                           ; p2s_unit                              ; work         ;
;       |s2p_unit:s2p_unit_0|                                                                   ; 29 (29)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_left_gen:4:gain_left_inst|s2p_unit:s2p_unit_0                                                                                                           ; s2p_unit                              ; work         ;
;    |gain_control:\gain_left_gen:5:gain_left_inst|                                             ; 50 (10)             ; 59 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_left_gen:5:gain_left_inst                                                                                                                               ; gain_control                          ; work         ;
;       |lpm_mult:Mult0|                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_left_gen:5:gain_left_inst|lpm_mult:Mult0                                                                                                                ; lpm_mult                              ; work         ;
;          |mult_l4t:auto_generated|                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_left_gen:5:gain_left_inst|lpm_mult:Mult0|mult_l4t:auto_generated                                                                                        ; mult_l4t                              ; work         ;
;       |p2s_unit:p2s_unit_0|                                                                   ; 11 (11)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_left_gen:5:gain_left_inst|p2s_unit:p2s_unit_0                                                                                                           ; p2s_unit                              ; work         ;
;       |s2p_unit:s2p_unit_0|                                                                   ; 29 (29)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_left_gen:5:gain_left_inst|s2p_unit:s2p_unit_0                                                                                                           ; s2p_unit                              ; work         ;
;    |gain_control:\gain_right_gen:1:gain_right_inst|                                           ; 50 (10)             ; 59 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_right_gen:1:gain_right_inst                                                                                                                             ; gain_control                          ; work         ;
;       |lpm_mult:Mult0|                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_right_gen:1:gain_right_inst|lpm_mult:Mult0                                                                                                              ; lpm_mult                              ; work         ;
;          |mult_l4t:auto_generated|                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_right_gen:1:gain_right_inst|lpm_mult:Mult0|mult_l4t:auto_generated                                                                                      ; mult_l4t                              ; work         ;
;       |p2s_unit:p2s_unit_0|                                                                   ; 11 (11)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_right_gen:1:gain_right_inst|p2s_unit:p2s_unit_0                                                                                                         ; p2s_unit                              ; work         ;
;       |s2p_unit:s2p_unit_0|                                                                   ; 29 (29)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0                                                                                                         ; s2p_unit                              ; work         ;
;    |gain_control:\gain_right_gen:2:gain_right_inst|                                           ; 50 (10)             ; 59 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_right_gen:2:gain_right_inst                                                                                                                             ; gain_control                          ; work         ;
;       |lpm_mult:Mult0|                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_right_gen:2:gain_right_inst|lpm_mult:Mult0                                                                                                              ; lpm_mult                              ; work         ;
;          |mult_l4t:auto_generated|                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_right_gen:2:gain_right_inst|lpm_mult:Mult0|mult_l4t:auto_generated                                                                                      ; mult_l4t                              ; work         ;
;       |p2s_unit:p2s_unit_0|                                                                   ; 11 (11)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_right_gen:2:gain_right_inst|p2s_unit:p2s_unit_0                                                                                                         ; p2s_unit                              ; work         ;
;       |s2p_unit:s2p_unit_0|                                                                   ; 29 (29)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0                                                                                                         ; s2p_unit                              ; work         ;
;    |gain_control:\gain_right_gen:3:gain_right_inst|                                           ; 50 (10)             ; 59 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_right_gen:3:gain_right_inst                                                                                                                             ; gain_control                          ; work         ;
;       |lpm_mult:Mult0|                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_right_gen:3:gain_right_inst|lpm_mult:Mult0                                                                                                              ; lpm_mult                              ; work         ;
;          |mult_l4t:auto_generated|                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_right_gen:3:gain_right_inst|lpm_mult:Mult0|mult_l4t:auto_generated                                                                                      ; mult_l4t                              ; work         ;
;       |p2s_unit:p2s_unit_0|                                                                   ; 11 (11)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_right_gen:3:gain_right_inst|p2s_unit:p2s_unit_0                                                                                                         ; p2s_unit                              ; work         ;
;       |s2p_unit:s2p_unit_0|                                                                   ; 29 (29)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0                                                                                                         ; s2p_unit                              ; work         ;
;    |gain_control:\gain_right_gen:4:gain_right_inst|                                           ; 50 (10)             ; 59 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_right_gen:4:gain_right_inst                                                                                                                             ; gain_control                          ; work         ;
;       |lpm_mult:Mult0|                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_right_gen:4:gain_right_inst|lpm_mult:Mult0                                                                                                              ; lpm_mult                              ; work         ;
;          |mult_l4t:auto_generated|                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_right_gen:4:gain_right_inst|lpm_mult:Mult0|mult_l4t:auto_generated                                                                                      ; mult_l4t                              ; work         ;
;       |p2s_unit:p2s_unit_0|                                                                   ; 11 (11)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_right_gen:4:gain_right_inst|p2s_unit:p2s_unit_0                                                                                                         ; p2s_unit                              ; work         ;
;       |s2p_unit:s2p_unit_0|                                                                   ; 29 (29)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_right_gen:4:gain_right_inst|s2p_unit:s2p_unit_0                                                                                                         ; s2p_unit                              ; work         ;
;    |gain_control:\gain_right_gen:5:gain_right_inst|                                           ; 50 (10)             ; 59 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_right_gen:5:gain_right_inst                                                                                                                             ; gain_control                          ; work         ;
;       |lpm_mult:Mult0|                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_right_gen:5:gain_right_inst|lpm_mult:Mult0                                                                                                              ; lpm_mult                              ; work         ;
;          |mult_l4t:auto_generated|                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_right_gen:5:gain_right_inst|lpm_mult:Mult0|mult_l4t:auto_generated                                                                                      ; mult_l4t                              ; work         ;
;       |p2s_unit:p2s_unit_0|                                                                   ; 11 (11)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_right_gen:5:gain_right_inst|p2s_unit:p2s_unit_0                                                                                                         ; p2s_unit                              ; work         ;
;       |s2p_unit:s2p_unit_0|                                                                   ; 29 (29)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0                                                                                                         ; s2p_unit                              ; work         ;
;    |gain_control:gain_left_inst|                                                              ; 50 (10)             ; 59 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |fpga_audiofx|gain_control:gain_left_inst                                                                                                                                                ; gain_control                          ; work         ;
;       |lpm_mult:Mult0|                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |fpga_audiofx|gain_control:gain_left_inst|lpm_mult:Mult0                                                                                                                                 ; lpm_mult                              ; work         ;
;          |mult_l4t:auto_generated|                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |fpga_audiofx|gain_control:gain_left_inst|lpm_mult:Mult0|mult_l4t:auto_generated                                                                                                         ; mult_l4t                              ; work         ;
;       |p2s_unit:p2s_unit_0|                                                                   ; 11 (11)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|gain_control:gain_left_inst|p2s_unit:p2s_unit_0                                                                                                                            ; p2s_unit                              ; work         ;
;       |s2p_unit:s2p_unit_0|                                                                   ; 29 (29)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|gain_control:gain_left_inst|s2p_unit:s2p_unit_0                                                                                                                            ; s2p_unit                              ; work         ;
;    |gain_control:gain_right_inst|                                                             ; 50 (10)             ; 59 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |fpga_audiofx|gain_control:gain_right_inst                                                                                                                                               ; gain_control                          ; work         ;
;       |lpm_mult:Mult0|                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |fpga_audiofx|gain_control:gain_right_inst|lpm_mult:Mult0                                                                                                                                ; lpm_mult                              ; work         ;
;          |mult_l4t:auto_generated|                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |fpga_audiofx|gain_control:gain_right_inst|lpm_mult:Mult0|mult_l4t:auto_generated                                                                                                        ; mult_l4t                              ; work         ;
;       |p2s_unit:p2s_unit_0|                                                                   ; 11 (11)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|gain_control:gain_right_inst|p2s_unit:p2s_unit_0                                                                                                                           ; p2s_unit                              ; work         ;
;       |s2p_unit:s2p_unit_0|                                                                   ; 29 (29)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|gain_control:gain_right_inst|s2p_unit:s2p_unit_0                                                                                                                           ; s2p_unit                              ; work         ;
;    |i2c_master:i2c_master_inst|                                                               ; 138 (97)            ; 79 (37)                   ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|i2c_master:i2c_master_inst                                                                                                                                                 ; i2c_master                            ; work         ;
;       |clock_generator:clk_gen|                                                               ; 16 (16)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|i2c_master:i2c_master_inst|clock_generator:clk_gen                                                                                                                         ; clock_generator                       ; work         ;
;       |fifo:tx_buf_inst|                                                                      ; 25 (25)             ; 35 (35)                   ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|i2c_master:i2c_master_inst|fifo:tx_buf_inst                                                                                                                                ; fifo                                  ; work         ;
;          |altsyncram:ram[0][7]__1|                                                            ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|i2c_master:i2c_master_inst|fifo:tx_buf_inst|altsyncram:ram[0][7]__1                                                                                                        ; altsyncram                            ; work         ;
;             |altsyncram_t8i1:auto_generated|                                                  ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|i2c_master:i2c_master_inst|fifo:tx_buf_inst|altsyncram:ram[0][7]__1|altsyncram_t8i1:auto_generated                                                                         ; altsyncram_t8i1                       ; work         ;
;    |i2s_slave:i2s_slave_inst|                                                                 ; 150 (150)           ; 142 (142)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|i2s_slave:i2s_slave_inst                                                                                                                                                   ; i2s_slave                             ; work         ;
;    |mixer_unit:mixer_unit_inst_gc10_11|                                                       ; 102 (16)            ; 66 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|mixer_unit:mixer_unit_inst_gc10_11                                                                                                                                         ; mixer_unit                            ; work         ;
;       |p2s_unit:p2s|                                                                          ; 26 (26)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|mixer_unit:mixer_unit_inst_gc10_11|p2s_unit:p2s                                                                                                                            ; p2s_unit                              ; work         ;
;       |s2p_unit:s2p_a|                                                                        ; 30 (30)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_a                                                                                                                          ; s2p_unit                              ; work         ;
;       |s2p_unit:s2p_b|                                                                        ; 30 (30)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_b                                                                                                                          ; s2p_unit                              ; work         ;
;    |mixer_unit:mixer_unit_inst_gc12_13|                                                       ; 102 (16)            ; 66 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|mixer_unit:mixer_unit_inst_gc12_13                                                                                                                                         ; mixer_unit                            ; work         ;
;       |p2s_unit:p2s|                                                                          ; 26 (26)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|mixer_unit:mixer_unit_inst_gc12_13|p2s_unit:p2s                                                                                                                            ; p2s_unit                              ; work         ;
;       |s2p_unit:s2p_a|                                                                        ; 30 (30)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|mixer_unit:mixer_unit_inst_gc12_13|s2p_unit:s2p_a                                                                                                                          ; s2p_unit                              ; work         ;
;       |s2p_unit:s2p_b|                                                                        ; 30 (30)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|mixer_unit:mixer_unit_inst_gc12_13|s2p_unit:s2p_b                                                                                                                          ; s2p_unit                              ; work         ;
;    |mixer_unit:mixer_unit_inst_gc2_3|                                                         ; 102 (16)            ; 66 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|mixer_unit:mixer_unit_inst_gc2_3                                                                                                                                           ; mixer_unit                            ; work         ;
;       |p2s_unit:p2s|                                                                          ; 26 (26)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|mixer_unit:mixer_unit_inst_gc2_3|p2s_unit:p2s                                                                                                                              ; p2s_unit                              ; work         ;
;       |s2p_unit:s2p_a|                                                                        ; 30 (30)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|mixer_unit:mixer_unit_inst_gc2_3|s2p_unit:s2p_a                                                                                                                            ; s2p_unit                              ; work         ;
;       |s2p_unit:s2p_b|                                                                        ; 30 (30)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|mixer_unit:mixer_unit_inst_gc2_3|s2p_unit:s2p_b                                                                                                                            ; s2p_unit                              ; work         ;
;    |mixer_unit:mixer_unit_inst_gc4_5|                                                         ; 102 (16)            ; 66 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|mixer_unit:mixer_unit_inst_gc4_5                                                                                                                                           ; mixer_unit                            ; work         ;
;       |p2s_unit:p2s|                                                                          ; 26 (26)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|mixer_unit:mixer_unit_inst_gc4_5|p2s_unit:p2s                                                                                                                              ; p2s_unit                              ; work         ;
;       |s2p_unit:s2p_a|                                                                        ; 30 (30)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|mixer_unit:mixer_unit_inst_gc4_5|s2p_unit:s2p_a                                                                                                                            ; s2p_unit                              ; work         ;
;       |s2p_unit:s2p_b|                                                                        ; 30 (30)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|mixer_unit:mixer_unit_inst_gc4_5|s2p_unit:s2p_b                                                                                                                            ; s2p_unit                              ; work         ;
;    |mixer_unit:mixer_unit_inst_gc6_7|                                                         ; 102 (16)            ; 66 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|mixer_unit:mixer_unit_inst_gc6_7                                                                                                                                           ; mixer_unit                            ; work         ;
;       |p2s_unit:p2s|                                                                          ; 26 (26)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|mixer_unit:mixer_unit_inst_gc6_7|p2s_unit:p2s                                                                                                                              ; p2s_unit                              ; work         ;
;       |s2p_unit:s2p_a|                                                                        ; 30 (30)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_a                                                                                                                            ; s2p_unit                              ; work         ;
;       |s2p_unit:s2p_b|                                                                        ; 30 (30)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_b                                                                                                                            ; s2p_unit                              ; work         ;
;    |mixer_unit:mixer_unit_inst_gc8_9|                                                         ; 102 (16)            ; 66 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|mixer_unit:mixer_unit_inst_gc8_9                                                                                                                                           ; mixer_unit                            ; work         ;
;       |p2s_unit:p2s|                                                                          ; 26 (26)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|mixer_unit:mixer_unit_inst_gc8_9|p2s_unit:p2s                                                                                                                              ; p2s_unit                              ; work         ;
;       |s2p_unit:s2p_a|                                                                        ; 30 (30)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|mixer_unit:mixer_unit_inst_gc8_9|s2p_unit:s2p_a                                                                                                                            ; s2p_unit                              ; work         ;
;       |s2p_unit:s2p_b|                                                                        ; 30 (30)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|mixer_unit:mixer_unit_inst_gc8_9|s2p_unit:s2p_b                                                                                                                            ; s2p_unit                              ; work         ;
;    |mixer_unit:mixer_unit_inst_mx_left_0|                                                     ; 105 (16)            ; 66 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|mixer_unit:mixer_unit_inst_mx_left_0                                                                                                                                       ; mixer_unit                            ; work         ;
;       |p2s_unit:p2s|                                                                          ; 26 (26)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|mixer_unit:mixer_unit_inst_mx_left_0|p2s_unit:p2s                                                                                                                          ; p2s_unit                              ; work         ;
;       |s2p_unit:s2p_a|                                                                        ; 31 (31)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|mixer_unit:mixer_unit_inst_mx_left_0|s2p_unit:s2p_a                                                                                                                        ; s2p_unit                              ; work         ;
;       |s2p_unit:s2p_b|                                                                        ; 32 (32)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|mixer_unit:mixer_unit_inst_mx_left_0|s2p_unit:s2p_b                                                                                                                        ; s2p_unit                              ; work         ;
;    |mixer_unit:mixer_unit_inst_mx_left_1|                                                     ; 102 (16)            ; 66 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|mixer_unit:mixer_unit_inst_mx_left_1                                                                                                                                       ; mixer_unit                            ; work         ;
;       |p2s_unit:p2s|                                                                          ; 25 (25)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|mixer_unit:mixer_unit_inst_mx_left_1|p2s_unit:p2s                                                                                                                          ; p2s_unit                              ; work         ;
;       |s2p_unit:s2p_a|                                                                        ; 31 (31)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|mixer_unit:mixer_unit_inst_mx_left_1|s2p_unit:s2p_a                                                                                                                        ; s2p_unit                              ; work         ;
;       |s2p_unit:s2p_b|                                                                        ; 30 (30)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|mixer_unit:mixer_unit_inst_mx_left_1|s2p_unit:s2p_b                                                                                                                        ; s2p_unit                              ; work         ;
;    |mixer_unit:mixer_unit_inst_mx_right_0|                                                    ; 104 (16)            ; 66 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|mixer_unit:mixer_unit_inst_mx_right_0                                                                                                                                      ; mixer_unit                            ; work         ;
;       |p2s_unit:p2s|                                                                          ; 26 (26)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|mixer_unit:mixer_unit_inst_mx_right_0|p2s_unit:p2s                                                                                                                         ; p2s_unit                              ; work         ;
;       |s2p_unit:s2p_a|                                                                        ; 31 (31)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_a                                                                                                                       ; s2p_unit                              ; work         ;
;       |s2p_unit:s2p_b|                                                                        ; 31 (31)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_b                                                                                                                       ; s2p_unit                              ; work         ;
;    |mixer_unit:mixer_unit_inst_mx_right_1|                                                    ; 104 (16)            ; 66 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|mixer_unit:mixer_unit_inst_mx_right_1                                                                                                                                      ; mixer_unit                            ; work         ;
;       |p2s_unit:p2s|                                                                          ; 25 (25)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|mixer_unit:mixer_unit_inst_mx_right_1|p2s_unit:p2s                                                                                                                         ; p2s_unit                              ; work         ;
;       |s2p_unit:s2p_a|                                                                        ; 32 (32)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_a                                                                                                                       ; s2p_unit                              ; work         ;
;       |s2p_unit:s2p_b|                                                                        ; 31 (31)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_b                                                                                                                       ; s2p_unit                              ; work         ;
;    |pll:pll_inst|                                                                             ; 1 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|pll:pll_inst                                                                                                                                                               ; pll                                   ; work         ;
;       |altpll:altpll_component|                                                               ; 1 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|pll:pll_inst|altpll:altpll_component                                                                                                                                       ; altpll                                ; work         ;
;          |pll_altpll:auto_generated|                                                          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated                                                                                                             ; pll_altpll                            ; work         ;
;    |sdram_interface:sdram_interface_inst|                                                     ; 658 (81)            ; 513 (0)                   ; 1888        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|sdram_interface:sdram_interface_inst                                                                                                                                       ; sdram_interface                       ; work         ;
;       |fifo:\fifo_be_16_gen:fifo_be|                                                          ; 124 (124)           ; 48 (48)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be                                                                                                          ; fifo                                  ; work         ;
;       |fifo_sync_dc:dcfifo_rd_inst|                                                           ; 44 (0)              ; 70 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst                                                                                                           ; fifo_sync_dc                          ; work         ;
;          |dcfifo:dcfifo_component|                                                            ; 44 (0)              ; 70 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component                                                                                   ; dcfifo                                ; work         ;
;             |dcfifo_ban1:auto_generated|                                                      ; 44 (7)              ; 70 (18)                   ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated                                                        ; dcfifo_ban1                           ; work         ;
;                |a_gray2bin_rgb:wrptr_g_gray2bin|                                              ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_gray2bin_rgb:wrptr_g_gray2bin                        ; a_gray2bin_rgb                        ; work         ;
;                |a_gray2bin_rgb:ws_dgrp_gray2bin|                                              ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_gray2bin_rgb:ws_dgrp_gray2bin                        ; a_gray2bin_rgb                        ; work         ;
;                |a_graycounter_mjc:wrptr_g1p|                                                  ; 11 (11)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p                            ; a_graycounter_mjc                     ; work         ;
;                |a_graycounter_q57:rdptr_g1p|                                                  ; 12 (12)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_q57:rdptr_g1p                            ; a_graycounter_q57                     ; work         ;
;                |alt_synch_pipe_0ol:ws_dgrp|                                                   ; 0 (0)               ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_0ol:ws_dgrp                             ; alt_synch_pipe_0ol                    ; work         ;
;                   |dffpipe_hd9:dffpipe9|                                                      ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe9        ; dffpipe_hd9                           ; work         ;
;                |alt_synch_pipe_vnl:rs_dgwp|                                                   ; 0 (0)               ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_vnl:rs_dgwp                             ; alt_synch_pipe_vnl                    ; work         ;
;                   |dffpipe_gd9:dffpipe6|                                                      ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe6        ; dffpipe_gd9                           ; work         ;
;                |altsyncram_7o41:fifo_ram|                                                     ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|altsyncram_7o41:fifo_ram                               ; altsyncram_7o41                       ; work         ;
;                |cmpr_c66:rdempty_eq_comp|                                                     ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|cmpr_c66:rdempty_eq_comp                               ; cmpr_c66                              ; work         ;
;                |dffpipe_dd9:ws_brp|                                                           ; 0 (0)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|dffpipe_dd9:ws_brp                                     ; dffpipe_dd9                           ; work         ;
;                |dffpipe_dd9:ws_bwp|                                                           ; 0 (0)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|dffpipe_dd9:ws_bwp                                     ; dffpipe_dd9                           ; work         ;
;       |fifo_sync_dc:dcfifo_wr_inst|                                                           ; 36 (0)              ; 60 (0)                    ; 1376        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst                                                                                                           ; fifo_sync_dc                          ; work         ;
;          |dcfifo:dcfifo_component|                                                            ; 36 (0)              ; 60 (0)                    ; 1376        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component                                                                                   ; dcfifo                                ; work         ;
;             |dcfifo_han1:auto_generated|                                                      ; 36 (4)              ; 60 (18)                   ; 1376        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated                                                        ; dcfifo_han1                           ; work         ;
;                |a_graycounter_mjc:wrptr_g1p|                                                  ; 11 (11)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_mjc:wrptr_g1p                            ; a_graycounter_mjc                     ; work         ;
;                |a_graycounter_q57:rdptr_g1p|                                                  ; 13 (13)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p                            ; a_graycounter_q57                     ; work         ;
;                |alt_synch_pipe_tnl:rs_dgwp|                                                   ; 0 (0)               ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp                             ; alt_synch_pipe_tnl                    ; work         ;
;                   |dffpipe_ed9:dffpipe13|                                                     ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13       ; dffpipe_ed9                           ; work         ;
;                |alt_synch_pipe_unl:ws_dgrp|                                                   ; 0 (0)               ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_unl:ws_dgrp                             ; alt_synch_pipe_unl                    ; work         ;
;                   |dffpipe_fd9:dffpipe16|                                                     ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16       ; dffpipe_fd9                           ; work         ;
;                |altsyncram_do41:fifo_ram|                                                     ; 0 (0)               ; 0 (0)                     ; 1376        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram                               ; altsyncram_do41                       ; work         ;
;                |cmpr_c66:rdempty_eq_comp|                                                     ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|cmpr_c66:rdempty_eq_comp                               ; cmpr_c66                              ; work         ;
;                |cmpr_c66:wrfull_eq_comp|                                                      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|cmpr_c66:wrfull_eq_comp                                ; cmpr_c66                              ; work         ;
;       |sdram_ctrl:sdram_ctrl_inst|                                                            ; 373 (0)             ; 335 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst                                                                                                            ; sdram_ctrl                            ; work         ;
;          |altera_reset_controller:rst_controller|                                             ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller                                                                     ; altera_reset_controller               ; work         ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                      ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                          ; altera_reset_synchronizer             ; work         ;
;          |sdram_ctrl_wrapper:wrapper|                                                         ; 373 (302)           ; 332 (208)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper                                                                                 ; sdram_ctrl_wrapper                    ; work         ;
;             |sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module| ; 71 (71)             ; 124 (124)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module ; sdram_ctrl_wrapper_input_efifo_module ; work         ;
;    |uart_interface:uart_interface_inst|                                                       ; 373 (0)             ; 302 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|uart_interface:uart_interface_inst                                                                                                                                         ; uart_interface                        ; work         ;
;       |uart_regif_converter:uart_regif_converter_inst|                                        ; 169 (166)           ; 120 (120)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst                                                                                          ; uart_regif_converter                  ; work         ;
;          |lpm_mult:Mult0|                                                                     ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|lpm_mult:Mult0                                                                           ; lpm_mult                              ; work         ;
;             |multcore:mult_core|                                                              ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|lpm_mult:Mult0|multcore:mult_core                                                        ; multcore                              ; work         ;
;       |uart_transceiver:uart_transceiver_inst|                                                ; 204 (154)           ; 182 (50)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst                                                                                                  ; uart_transceiver                      ; work         ;
;          |fifo:rxbuf_inst|                                                                    ; 22 (22)             ; 74 (74)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:rxbuf_inst                                                                                  ; fifo                                  ; work         ;
;          |fifo:txbuf_inst|                                                                    ; 28 (28)             ; 58 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:txbuf_inst                                                                                  ; fifo                                  ; work         ;
;    |wm8731_configurator:wm8731_configurator_inst|                                             ; 38 (38)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_audiofx|wm8731_configurator:wm8731_configurator_inst                                                                                                                               ; wm8731_configurator                   ; work         ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; i2c_master:i2c_master_inst|fifo:tx_buf_inst|altsyncram:ram[0][7]__1|altsyncram_t8i1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128  ; None ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|altsyncram_7o41:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 16           ; 32           ; 16           ; 512  ; None ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 64           ; 32           ; 64           ; 2048 ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 12          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 24          ;
; Signed Embedded Multipliers           ; 12          ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |fpga_audiofx|mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_b|state ;
+-------------------+-------------------+-------------------+------------------------------+
; Name              ; state.ST_WAIT_ACK ; state.ST_GET_DATA ; state.ST_IDLE                ;
+-------------------+-------------------+-------------------+------------------------------+
; state.ST_IDLE     ; 0                 ; 0                 ; 0                            ;
; state.ST_GET_DATA ; 0                 ; 1                 ; 1                            ;
; state.ST_WAIT_ACK ; 1                 ; 0                 ; 1                            ;
+-------------------+-------------------+-------------------+------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |fpga_audiofx|mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_a|state ;
+-------------------+-------------------+-------------------+------------------------------+
; Name              ; state.ST_WAIT_ACK ; state.ST_GET_DATA ; state.ST_IDLE                ;
+-------------------+-------------------+-------------------+------------------------------+
; state.ST_IDLE     ; 0                 ; 0                 ; 0                            ;
; state.ST_GET_DATA ; 0                 ; 1                 ; 1                            ;
; state.ST_WAIT_ACK ; 1                 ; 0                 ; 1                            ;
+-------------------+-------------------+-------------------+------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |fpga_audiofx|mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_b|state ;
+-------------------+-------------------+-------------------+------------------------------+
; Name              ; state.ST_WAIT_ACK ; state.ST_GET_DATA ; state.ST_IDLE                ;
+-------------------+-------------------+-------------------+------------------------------+
; state.ST_IDLE     ; 0                 ; 0                 ; 0                            ;
; state.ST_GET_DATA ; 0                 ; 1                 ; 1                            ;
; state.ST_WAIT_ACK ; 1                 ; 0                 ; 1                            ;
+-------------------+-------------------+-------------------+------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |fpga_audiofx|mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_a|state ;
+-------------------+-------------------+-------------------+------------------------------+
; Name              ; state.ST_WAIT_ACK ; state.ST_GET_DATA ; state.ST_IDLE                ;
+-------------------+-------------------+-------------------+------------------------------+
; state.ST_IDLE     ; 0                 ; 0                 ; 0                            ;
; state.ST_GET_DATA ; 0                 ; 1                 ; 1                            ;
; state.ST_WAIT_ACK ; 1                 ; 0                 ; 1                            ;
+-------------------+-------------------+-------------------+------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |fpga_audiofx|mixer_unit:mixer_unit_inst_mx_left_1|s2p_unit:s2p_b|state ;
+-------------------+-------------------+-------------------+-----------------------------+
; Name              ; state.ST_WAIT_ACK ; state.ST_GET_DATA ; state.ST_IDLE               ;
+-------------------+-------------------+-------------------+-----------------------------+
; state.ST_IDLE     ; 0                 ; 0                 ; 0                           ;
; state.ST_GET_DATA ; 0                 ; 1                 ; 1                           ;
; state.ST_WAIT_ACK ; 1                 ; 0                 ; 1                           ;
+-------------------+-------------------+-------------------+-----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |fpga_audiofx|mixer_unit:mixer_unit_inst_mx_left_1|s2p_unit:s2p_a|state ;
+-------------------+-------------------+-------------------+-----------------------------+
; Name              ; state.ST_WAIT_ACK ; state.ST_GET_DATA ; state.ST_IDLE               ;
+-------------------+-------------------+-------------------+-----------------------------+
; state.ST_IDLE     ; 0                 ; 0                 ; 0                           ;
; state.ST_GET_DATA ; 0                 ; 1                 ; 1                           ;
; state.ST_WAIT_ACK ; 1                 ; 0                 ; 1                           ;
+-------------------+-------------------+-------------------+-----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |fpga_audiofx|mixer_unit:mixer_unit_inst_mx_left_0|s2p_unit:s2p_b|state ;
+-------------------+-------------------+-------------------+-----------------------------+
; Name              ; state.ST_WAIT_ACK ; state.ST_GET_DATA ; state.ST_IDLE               ;
+-------------------+-------------------+-------------------+-----------------------------+
; state.ST_IDLE     ; 0                 ; 0                 ; 0                           ;
; state.ST_GET_DATA ; 0                 ; 1                 ; 1                           ;
; state.ST_WAIT_ACK ; 1                 ; 0                 ; 1                           ;
+-------------------+-------------------+-------------------+-----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |fpga_audiofx|mixer_unit:mixer_unit_inst_mx_left_0|s2p_unit:s2p_a|state ;
+-------------------+-------------------+-------------------+-----------------------------+
; Name              ; state.ST_WAIT_ACK ; state.ST_GET_DATA ; state.ST_IDLE               ;
+-------------------+-------------------+-------------------+-----------------------------+
; state.ST_IDLE     ; 0                 ; 0                 ; 0                           ;
; state.ST_GET_DATA ; 0                 ; 1                 ; 1                           ;
; state.ST_WAIT_ACK ; 1                 ; 0                 ; 1                           ;
+-------------------+-------------------+-------------------+-----------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |fpga_audiofx|mixer_unit:mixer_unit_inst_gc12_13|s2p_unit:s2p_b|state ;
+-------------------+-------------------+-------------------+---------------------------+
; Name              ; state.ST_WAIT_ACK ; state.ST_GET_DATA ; state.ST_IDLE             ;
+-------------------+-------------------+-------------------+---------------------------+
; state.ST_IDLE     ; 0                 ; 0                 ; 0                         ;
; state.ST_GET_DATA ; 0                 ; 1                 ; 1                         ;
; state.ST_WAIT_ACK ; 1                 ; 0                 ; 1                         ;
+-------------------+-------------------+-------------------+---------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |fpga_audiofx|mixer_unit:mixer_unit_inst_gc12_13|s2p_unit:s2p_a|state ;
+-------------------+-------------------+-------------------+---------------------------+
; Name              ; state.ST_WAIT_ACK ; state.ST_GET_DATA ; state.ST_IDLE             ;
+-------------------+-------------------+-------------------+---------------------------+
; state.ST_IDLE     ; 0                 ; 0                 ; 0                         ;
; state.ST_GET_DATA ; 0                 ; 1                 ; 1                         ;
; state.ST_WAIT_ACK ; 1                 ; 0                 ; 1                         ;
+-------------------+-------------------+-------------------+---------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |fpga_audiofx|mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_b|state ;
+-------------------+-------------------+-------------------+---------------------------+
; Name              ; state.ST_WAIT_ACK ; state.ST_GET_DATA ; state.ST_IDLE             ;
+-------------------+-------------------+-------------------+---------------------------+
; state.ST_IDLE     ; 0                 ; 0                 ; 0                         ;
; state.ST_GET_DATA ; 0                 ; 1                 ; 1                         ;
; state.ST_WAIT_ACK ; 1                 ; 0                 ; 1                         ;
+-------------------+-------------------+-------------------+---------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |fpga_audiofx|mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_a|state ;
+-------------------+-------------------+-------------------+---------------------------+
; Name              ; state.ST_WAIT_ACK ; state.ST_GET_DATA ; state.ST_IDLE             ;
+-------------------+-------------------+-------------------+---------------------------+
; state.ST_IDLE     ; 0                 ; 0                 ; 0                         ;
; state.ST_GET_DATA ; 0                 ; 1                 ; 1                         ;
; state.ST_WAIT_ACK ; 1                 ; 0                 ; 1                         ;
+-------------------+-------------------+-------------------+---------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |fpga_audiofx|mixer_unit:mixer_unit_inst_gc8_9|s2p_unit:s2p_b|state ;
+-------------------+-------------------+-------------------+-------------------------+
; Name              ; state.ST_WAIT_ACK ; state.ST_GET_DATA ; state.ST_IDLE           ;
+-------------------+-------------------+-------------------+-------------------------+
; state.ST_IDLE     ; 0                 ; 0                 ; 0                       ;
; state.ST_GET_DATA ; 0                 ; 1                 ; 1                       ;
; state.ST_WAIT_ACK ; 1                 ; 0                 ; 1                       ;
+-------------------+-------------------+-------------------+-------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |fpga_audiofx|mixer_unit:mixer_unit_inst_gc8_9|s2p_unit:s2p_a|state ;
+-------------------+-------------------+-------------------+-------------------------+
; Name              ; state.ST_WAIT_ACK ; state.ST_GET_DATA ; state.ST_IDLE           ;
+-------------------+-------------------+-------------------+-------------------------+
; state.ST_IDLE     ; 0                 ; 0                 ; 0                       ;
; state.ST_GET_DATA ; 0                 ; 1                 ; 1                       ;
; state.ST_WAIT_ACK ; 1                 ; 0                 ; 1                       ;
+-------------------+-------------------+-------------------+-------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |fpga_audiofx|mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_b|state ;
+-------------------+-------------------+-------------------+-------------------------+
; Name              ; state.ST_WAIT_ACK ; state.ST_GET_DATA ; state.ST_IDLE           ;
+-------------------+-------------------+-------------------+-------------------------+
; state.ST_IDLE     ; 0                 ; 0                 ; 0                       ;
; state.ST_GET_DATA ; 0                 ; 1                 ; 1                       ;
; state.ST_WAIT_ACK ; 1                 ; 0                 ; 1                       ;
+-------------------+-------------------+-------------------+-------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |fpga_audiofx|mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_a|state ;
+-------------------+-------------------+-------------------+-------------------------+
; Name              ; state.ST_WAIT_ACK ; state.ST_GET_DATA ; state.ST_IDLE           ;
+-------------------+-------------------+-------------------+-------------------------+
; state.ST_IDLE     ; 0                 ; 0                 ; 0                       ;
; state.ST_GET_DATA ; 0                 ; 1                 ; 1                       ;
; state.ST_WAIT_ACK ; 1                 ; 0                 ; 1                       ;
+-------------------+-------------------+-------------------+-------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |fpga_audiofx|mixer_unit:mixer_unit_inst_gc4_5|s2p_unit:s2p_b|state ;
+-------------------+-------------------+-------------------+-------------------------+
; Name              ; state.ST_WAIT_ACK ; state.ST_GET_DATA ; state.ST_IDLE           ;
+-------------------+-------------------+-------------------+-------------------------+
; state.ST_IDLE     ; 0                 ; 0                 ; 0                       ;
; state.ST_GET_DATA ; 0                 ; 1                 ; 1                       ;
; state.ST_WAIT_ACK ; 1                 ; 0                 ; 1                       ;
+-------------------+-------------------+-------------------+-------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |fpga_audiofx|mixer_unit:mixer_unit_inst_gc4_5|s2p_unit:s2p_a|state ;
+-------------------+-------------------+-------------------+-------------------------+
; Name              ; state.ST_WAIT_ACK ; state.ST_GET_DATA ; state.ST_IDLE           ;
+-------------------+-------------------+-------------------+-------------------------+
; state.ST_IDLE     ; 0                 ; 0                 ; 0                       ;
; state.ST_GET_DATA ; 0                 ; 1                 ; 1                       ;
; state.ST_WAIT_ACK ; 1                 ; 0                 ; 1                       ;
+-------------------+-------------------+-------------------+-------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |fpga_audiofx|mixer_unit:mixer_unit_inst_gc2_3|s2p_unit:s2p_b|state ;
+-------------------+-------------------+-------------------+-------------------------+
; Name              ; state.ST_WAIT_ACK ; state.ST_GET_DATA ; state.ST_IDLE           ;
+-------------------+-------------------+-------------------+-------------------------+
; state.ST_IDLE     ; 0                 ; 0                 ; 0                       ;
; state.ST_GET_DATA ; 0                 ; 1                 ; 1                       ;
; state.ST_WAIT_ACK ; 1                 ; 0                 ; 1                       ;
+-------------------+-------------------+-------------------+-------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |fpga_audiofx|mixer_unit:mixer_unit_inst_gc2_3|s2p_unit:s2p_a|state ;
+-------------------+-------------------+-------------------+-------------------------+
; Name              ; state.ST_WAIT_ACK ; state.ST_GET_DATA ; state.ST_IDLE           ;
+-------------------+-------------------+-------------------+-------------------------+
; state.ST_IDLE     ; 0                 ; 0                 ; 0                       ;
; state.ST_GET_DATA ; 0                 ; 1                 ; 1                       ;
; state.ST_WAIT_ACK ; 1                 ; 0                 ; 1                       ;
+-------------------+-------------------+-------------------+-------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_audiofx|gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|state ;
+-------------------+-------------------+-------------------+--------------------------------------------+
; Name              ; state.ST_WAIT_ACK ; state.ST_GET_DATA ; state.ST_IDLE                              ;
+-------------------+-------------------+-------------------+--------------------------------------------+
; state.ST_IDLE     ; 0                 ; 0                 ; 0                                          ;
; state.ST_GET_DATA ; 0                 ; 1                 ; 1                                          ;
; state.ST_WAIT_ACK ; 1                 ; 0                 ; 1                                          ;
+-------------------+-------------------+-------------------+--------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_audiofx|gain_control:\gain_right_gen:4:gain_right_inst|s2p_unit:s2p_unit_0|state ;
+-------------------+-------------------+-------------------+--------------------------------------------+
; Name              ; state.ST_WAIT_ACK ; state.ST_GET_DATA ; state.ST_IDLE                              ;
+-------------------+-------------------+-------------------+--------------------------------------------+
; state.ST_IDLE     ; 0                 ; 0                 ; 0                                          ;
; state.ST_GET_DATA ; 0                 ; 1                 ; 1                                          ;
; state.ST_WAIT_ACK ; 1                 ; 0                 ; 1                                          ;
+-------------------+-------------------+-------------------+--------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_audiofx|gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|state ;
+-------------------+-------------------+-------------------+--------------------------------------------+
; Name              ; state.ST_WAIT_ACK ; state.ST_GET_DATA ; state.ST_IDLE                              ;
+-------------------+-------------------+-------------------+--------------------------------------------+
; state.ST_IDLE     ; 0                 ; 0                 ; 0                                          ;
; state.ST_GET_DATA ; 0                 ; 1                 ; 1                                          ;
; state.ST_WAIT_ACK ; 1                 ; 0                 ; 1                                          ;
+-------------------+-------------------+-------------------+--------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_audiofx|gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|state ;
+-------------------+-------------------+-------------------+--------------------------------------------+
; Name              ; state.ST_WAIT_ACK ; state.ST_GET_DATA ; state.ST_IDLE                              ;
+-------------------+-------------------+-------------------+--------------------------------------------+
; state.ST_IDLE     ; 0                 ; 0                 ; 0                                          ;
; state.ST_GET_DATA ; 0                 ; 1                 ; 1                                          ;
; state.ST_WAIT_ACK ; 1                 ; 0                 ; 1                                          ;
+-------------------+-------------------+-------------------+--------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_audiofx|gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|state ;
+-------------------+-------------------+-------------------+--------------------------------------------+
; Name              ; state.ST_WAIT_ACK ; state.ST_GET_DATA ; state.ST_IDLE                              ;
+-------------------+-------------------+-------------------+--------------------------------------------+
; state.ST_IDLE     ; 0                 ; 0                 ; 0                                          ;
; state.ST_GET_DATA ; 0                 ; 1                 ; 1                                          ;
; state.ST_WAIT_ACK ; 1                 ; 0                 ; 1                                          ;
+-------------------+-------------------+-------------------+--------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_audiofx|gain_control:\gain_left_gen:5:gain_left_inst|s2p_unit:s2p_unit_0|state ;
+-------------------+-------------------+-------------------+------------------------------------------+
; Name              ; state.ST_WAIT_ACK ; state.ST_GET_DATA ; state.ST_IDLE                            ;
+-------------------+-------------------+-------------------+------------------------------------------+
; state.ST_IDLE     ; 0                 ; 0                 ; 0                                        ;
; state.ST_GET_DATA ; 0                 ; 1                 ; 1                                        ;
; state.ST_WAIT_ACK ; 1                 ; 0                 ; 1                                        ;
+-------------------+-------------------+-------------------+------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_audiofx|gain_control:\gain_left_gen:4:gain_left_inst|s2p_unit:s2p_unit_0|state ;
+-------------------+-------------------+-------------------+------------------------------------------+
; Name              ; state.ST_WAIT_ACK ; state.ST_GET_DATA ; state.ST_IDLE                            ;
+-------------------+-------------------+-------------------+------------------------------------------+
; state.ST_IDLE     ; 0                 ; 0                 ; 0                                        ;
; state.ST_GET_DATA ; 0                 ; 1                 ; 1                                        ;
; state.ST_WAIT_ACK ; 1                 ; 0                 ; 1                                        ;
+-------------------+-------------------+-------------------+------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_audiofx|gain_control:\gain_left_gen:3:gain_left_inst|s2p_unit:s2p_unit_0|state ;
+-------------------+-------------------+-------------------+------------------------------------------+
; Name              ; state.ST_WAIT_ACK ; state.ST_GET_DATA ; state.ST_IDLE                            ;
+-------------------+-------------------+-------------------+------------------------------------------+
; state.ST_IDLE     ; 0                 ; 0                 ; 0                                        ;
; state.ST_GET_DATA ; 0                 ; 1                 ; 1                                        ;
; state.ST_WAIT_ACK ; 1                 ; 0                 ; 1                                        ;
+-------------------+-------------------+-------------------+------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_audiofx|gain_control:\gain_left_gen:2:gain_left_inst|s2p_unit:s2p_unit_0|state ;
+-------------------+-------------------+-------------------+------------------------------------------+
; Name              ; state.ST_WAIT_ACK ; state.ST_GET_DATA ; state.ST_IDLE                            ;
+-------------------+-------------------+-------------------+------------------------------------------+
; state.ST_IDLE     ; 0                 ; 0                 ; 0                                        ;
; state.ST_GET_DATA ; 0                 ; 1                 ; 1                                        ;
; state.ST_WAIT_ACK ; 1                 ; 0                 ; 1                                        ;
+-------------------+-------------------+-------------------+------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_audiofx|gain_control:\gain_left_gen:1:gain_left_inst|s2p_unit:s2p_unit_0|state ;
+-------------------+-------------------+-------------------+------------------------------------------+
; Name              ; state.ST_WAIT_ACK ; state.ST_GET_DATA ; state.ST_IDLE                            ;
+-------------------+-------------------+-------------------+------------------------------------------+
; state.ST_IDLE     ; 0                 ; 0                 ; 0                                        ;
; state.ST_GET_DATA ; 0                 ; 1                 ; 1                                        ;
; state.ST_WAIT_ACK ; 1                 ; 0                 ; 1                                        ;
+-------------------+-------------------+-------------------+------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------+
; State Machine - |fpga_audiofx|gain_control:gain_right_inst|s2p_unit:s2p_unit_0|state ;
+-------------------+-------------------+-------------------+--------------------------+
; Name              ; state.ST_WAIT_ACK ; state.ST_GET_DATA ; state.ST_IDLE            ;
+-------------------+-------------------+-------------------+--------------------------+
; state.ST_IDLE     ; 0                 ; 0                 ; 0                        ;
; state.ST_GET_DATA ; 0                 ; 1                 ; 1                        ;
; state.ST_WAIT_ACK ; 1                 ; 0                 ; 1                        ;
+-------------------+-------------------+-------------------+--------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |fpga_audiofx|gain_control:gain_left_inst|s2p_unit:s2p_unit_0|state ;
+-------------------+-------------------+-------------------+-------------------------+
; Name              ; state.ST_WAIT_ACK ; state.ST_GET_DATA ; state.ST_IDLE           ;
+-------------------+-------------------+-------------------+-------------------------+
; state.ST_IDLE     ; 0                 ; 0                 ; 0                       ;
; state.ST_GET_DATA ; 0                 ; 1                 ; 1                       ;
; state.ST_WAIT_ACK ; 1                 ; 0                 ; 1                       ;
+-------------------+-------------------+-------------------+-------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_audiofx|delay_unit:delay_unit_inst|state                                                                                                                            ;
+-------------------------+----------------------+-------------------------+-----------------------+----------------------+-------------------------+-----------------------+---------------+
; Name                    ; state.ST_WAIT_DATA_1 ; state.ST_REQUEST_DATA_1 ; state.ST_WRITE_DATA_1 ; state.ST_WAIT_DATA_0 ; state.ST_REQUEST_DATA_0 ; state.ST_WRITE_DATA_0 ; state.ST_IDLE ;
+-------------------------+----------------------+-------------------------+-----------------------+----------------------+-------------------------+-----------------------+---------------+
; state.ST_IDLE           ; 0                    ; 0                       ; 0                     ; 0                    ; 0                       ; 0                     ; 0             ;
; state.ST_WRITE_DATA_0   ; 0                    ; 0                       ; 0                     ; 0                    ; 0                       ; 1                     ; 1             ;
; state.ST_REQUEST_DATA_0 ; 0                    ; 0                       ; 0                     ; 0                    ; 1                       ; 0                     ; 1             ;
; state.ST_WAIT_DATA_0    ; 0                    ; 0                       ; 0                     ; 1                    ; 0                       ; 0                     ; 1             ;
; state.ST_WRITE_DATA_1   ; 0                    ; 0                       ; 1                     ; 0                    ; 0                       ; 0                     ; 1             ;
; state.ST_REQUEST_DATA_1 ; 0                    ; 1                       ; 0                     ; 0                    ; 0                       ; 0                     ; 1             ;
; state.ST_WAIT_DATA_1    ; 1                    ; 0                       ; 0                     ; 0                    ; 0                       ; 0                     ; 1             ;
+-------------------------+----------------------+-------------------------+-----------------------+----------------------+-------------------------+-----------------------+---------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |fpga_audiofx|delay_unit:delay_unit_inst|s2p_unit:s2p_unit_1|state ;
+-------------------+-------------------+-------------------+------------------------+
; Name              ; state.ST_WAIT_ACK ; state.ST_GET_DATA ; state.ST_IDLE          ;
+-------------------+-------------------+-------------------+------------------------+
; state.ST_IDLE     ; 0                 ; 0                 ; 0                      ;
; state.ST_GET_DATA ; 0                 ; 1                 ; 1                      ;
; state.ST_WAIT_ACK ; 1                 ; 0                 ; 1                      ;
+-------------------+-------------------+-------------------+------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |fpga_audiofx|delay_unit:delay_unit_inst|s2p_unit:s2p_unit_0|state ;
+-------------------+-------------------+-------------------+------------------------+
; Name              ; state.ST_WAIT_ACK ; state.ST_GET_DATA ; state.ST_IDLE          ;
+-------------------+-------------------+-------------------+------------------------+
; state.ST_IDLE     ; 0                 ; 0                 ; 0                      ;
; state.ST_GET_DATA ; 0                 ; 1                 ; 1                      ;
; state.ST_WAIT_ACK ; 1                 ; 0                 ; 1                      ;
+-------------------+-------------------+-------------------+------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_audiofx|sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_next ;
+------------------+------------------+------------------+------------------+-----------------------------------------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001                                    ;
+------------------+------------------+------------------+------------------+-----------------------------------------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                                                   ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                                                   ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                                                   ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                                                   ;
+------------------+------------------+------------------+------------------+-----------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_audiofx|sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state                                                                      ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_audiofx|sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_next ;
+------------+------------+------------+------------+-----------------------------------------------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                                                                  ;
+------------+------------+------------+------------+-----------------------------------------------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                                                           ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                                                           ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                                                           ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                                                           ;
+------------+------------+------------+------------+-----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_audiofx|sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state ;
+-------------+-------------+-------------+-------------+-------------+-------------+----------------------------------------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000                                  ;
+-------------+-------------+-------------+-------------+-------------+-------------+----------------------------------------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                                            ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1                                            ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1                                            ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1                                            ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1                                            ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1                                            ;
+-------------+-------------+-------------+-------------+-------------+-------------+----------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_audiofx|uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|cg_state ;
+--------------------+------------------+--------------------+--------------------+----------------------------------------+
; Name               ; cg_state.SEND_RE ; cg_state.WAIT_ACK2 ; cg_state.WAIT_ACK1 ; cg_state.CG_IDLE                       ;
+--------------------+------------------+--------------------+--------------------+----------------------------------------+
; cg_state.CG_IDLE   ; 0                ; 0                  ; 0                  ; 0                                      ;
; cg_state.WAIT_ACK1 ; 0                ; 0                  ; 1                  ; 1                                      ;
; cg_state.WAIT_ACK2 ; 0                ; 1                  ; 0                  ; 1                                      ;
; cg_state.SEND_RE   ; 1                ; 0                  ; 0                  ; 1                                      ;
+--------------------+------------------+--------------------+--------------------+----------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_audiofx|uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|ps_state                                               ;
+-------------------+-----------------+-------------------+-------------------+----------------+------------------+----------------+------------------+------------------+
; Name              ; ps_state.EQ_VAL ; ps_state.EQ_STATE ; ps_state.QU_STATE ; ps_state.R_VAL ; ps_state.R_STATE ; ps_state.M_VAL ; ps_state.M_STATE ; ps_state.PS_IDLE ;
+-------------------+-----------------+-------------------+-------------------+----------------+------------------+----------------+------------------+------------------+
; ps_state.PS_IDLE  ; 0               ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 0                ; 0                ;
; ps_state.M_STATE  ; 0               ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 1                ; 1                ;
; ps_state.M_VAL    ; 0               ; 0                 ; 0                 ; 0              ; 0                ; 1              ; 0                ; 1                ;
; ps_state.R_STATE  ; 0               ; 0                 ; 0                 ; 0              ; 1                ; 0              ; 0                ; 1                ;
; ps_state.R_VAL    ; 0               ; 0                 ; 0                 ; 1              ; 0                ; 0              ; 0                ; 1                ;
; ps_state.QU_STATE ; 0               ; 0                 ; 1                 ; 0              ; 0                ; 0              ; 0                ; 1                ;
; ps_state.EQ_STATE ; 0               ; 1                 ; 0                 ; 0              ; 0                ; 0              ; 0                ; 1                ;
; ps_state.EQ_VAL   ; 1               ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 0                ; 1                ;
+-------------------+-----------------+-------------------+-------------------+----------------+------------------+----------------+------------------+------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_audiofx|uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|sc_state                                                                                                                                                                                         ;
+---------------------------+---------------------------+----------------------+-----------------------+--------------------------+--------------------------+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+------------------+
; Name                      ; sc_state.CHAR_AFTER_VALUE ; sc_state.SEND_NUMBER ; sc_state.THIRD_NIBBLE ; sc_state.SECOND_NIBBLE_2 ; sc_state.SECOND_NIBBLE_C ; sc_state.SECOND_NIBBLE_U ; sc_state.FIRST_NIBBLE_2 ; sc_state.FIRST_NIBBLE_C ; sc_state.FIRST_NIBBLE_U ; sc_state.FIRST_NIBBLE_0 ; sc_state.SC_IDLE ;
+---------------------------+---------------------------+----------------------+-----------------------+--------------------------+--------------------------+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+------------------+
; sc_state.SC_IDLE          ; 0                         ; 0                    ; 0                     ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                ;
; sc_state.FIRST_NIBBLE_0   ; 0                         ; 0                    ; 0                     ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 1                       ; 1                ;
; sc_state.FIRST_NIBBLE_U   ; 0                         ; 0                    ; 0                     ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 1                       ; 0                       ; 1                ;
; sc_state.FIRST_NIBBLE_C   ; 0                         ; 0                    ; 0                     ; 0                        ; 0                        ; 0                        ; 0                       ; 1                       ; 0                       ; 0                       ; 1                ;
; sc_state.FIRST_NIBBLE_2   ; 0                         ; 0                    ; 0                     ; 0                        ; 0                        ; 0                        ; 1                       ; 0                       ; 0                       ; 0                       ; 1                ;
; sc_state.SECOND_NIBBLE_U  ; 0                         ; 0                    ; 0                     ; 0                        ; 0                        ; 1                        ; 0                       ; 0                       ; 0                       ; 0                       ; 1                ;
; sc_state.SECOND_NIBBLE_C  ; 0                         ; 0                    ; 0                     ; 0                        ; 1                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 1                ;
; sc_state.SECOND_NIBBLE_2  ; 0                         ; 0                    ; 0                     ; 1                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 1                ;
; sc_state.THIRD_NIBBLE     ; 0                         ; 0                    ; 1                     ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 1                ;
; sc_state.SEND_NUMBER      ; 0                         ; 1                    ; 0                     ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 1                ;
; sc_state.CHAR_AFTER_VALUE ; 1                         ; 0                    ; 0                     ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 1                ;
+---------------------------+---------------------------+----------------------+-----------------------+--------------------------+--------------------------+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_audiofx|uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|state_tx ;
+---------------------+---------------------+---------------------+---------------------+--------------------------+
; Name                ; state_tx.S_STOPBITS ; state_tx.S_DATABITS ; state_tx.S_STARTBIT ; state_tx.S_IDLE          ;
+---------------------+---------------------+---------------------+---------------------+--------------------------+
; state_tx.S_IDLE     ; 0                   ; 0                   ; 0                   ; 0                        ;
; state_tx.S_STARTBIT ; 0                   ; 0                   ; 1                   ; 1                        ;
; state_tx.S_DATABITS ; 0                   ; 1                   ; 0                   ; 1                        ;
; state_tx.S_STOPBITS ; 1                   ; 0                   ; 0                   ; 1                        ;
+---------------------+---------------------+---------------------+---------------------+--------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_audiofx|uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|state_rx ;
+-------------------------+---------------------+---------------------+-------------------------+------------------+
; Name                    ; state_rx.S_STOPBITS ; state_rx.S_DATABITS ; state_rx.S_HALFSTARTBIT ; state_rx.S_IDLE  ;
+-------------------------+---------------------+---------------------+-------------------------+------------------+
; state_rx.S_IDLE         ; 0                   ; 0                   ; 0                       ; 0                ;
; state_rx.S_HALFSTARTBIT ; 0                   ; 0                   ; 1                       ; 1                ;
; state_rx.S_DATABITS     ; 0                   ; 1                   ; 0                       ; 1                ;
; state_rx.S_STOPBITS     ; 1                   ; 0                   ; 0                       ; 1                ;
+-------------------------+---------------------+---------------------+-------------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_audiofx|i2s_slave:i2s_slave_inst|state_aout                                                           ;
+-------------------------------+------------------------------+------------------------------+-------------------------------+
; Name                          ; state_aout.S_WAIT_1BCLK_FALL ; state_aout.S_WAIT_1BCLK_RISE ; state_aout.S_WAIT_FOR_EDGE_LR ;
+-------------------------------+------------------------------+------------------------------+-------------------------------+
; state_aout.S_WAIT_FOR_EDGE_LR ; 0                            ; 0                            ; 0                             ;
; state_aout.S_WAIT_1BCLK_RISE  ; 0                            ; 1                            ; 1                             ;
; state_aout.S_WAIT_1BCLK_FALL  ; 1                            ; 0                            ; 1                             ;
+-------------------------------+------------------------------+------------------------------+-------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_audiofx|i2s_slave:i2s_slave_inst|state_ain                                                        ;
+------------------------------+-----------------------------+-----------------------------+------------------------------+
; Name                         ; state_ain.S_WAIT_1BCLK_FALL ; state_ain.S_WAIT_1BCLK_RISE ; state_ain.S_WAIT_FOR_EDGE_LR ;
+------------------------------+-----------------------------+-----------------------------+------------------------------+
; state_ain.S_WAIT_FOR_EDGE_LR ; 0                           ; 0                           ; 0                            ;
; state_ain.S_WAIT_1BCLK_RISE  ; 0                           ; 1                           ; 1                            ;
; state_ain.S_WAIT_1BCLK_FALL  ; 1                           ; 0                           ; 1                            ;
+------------------------------+-----------------------------+-----------------------------+------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_audiofx|i2c_master:i2c_master_inst|follow_state                                                                                                                                                                                                                                                                          ;
+---------------------------------+-------------------------+---------------------------+---------------------------+----------------------------+---------------------------------+-------------------------+----------------------------+-------------------------------+--------------------------+---------------------+---------------------+
; Name                            ; follow_state.S_I2C_STOP ; follow_state.S_I2C_TX_ACK ; follow_state.S_I2C_RX_ACK ; follow_state.S_I2C_RX_BYTE ; follow_state.S_I2C_REPEAT_START ; follow_state.S_I2C_TURN ; follow_state.S_I2C_TX_BYTE ; follow_state.S_I2C_SLAVE_ADDR ; follow_state.S_I2C_START ; follow_state.S_SYNC ; follow_state.S_IDLE ;
+---------------------------------+-------------------------+---------------------------+---------------------------+----------------------------+---------------------------------+-------------------------+----------------------------+-------------------------------+--------------------------+---------------------+---------------------+
; follow_state.S_IDLE             ; 0                       ; 0                         ; 0                         ; 0                          ; 0                               ; 0                       ; 0                          ; 0                             ; 0                        ; 0                   ; 0                   ;
; follow_state.S_SYNC             ; 0                       ; 0                         ; 0                         ; 0                          ; 0                               ; 0                       ; 0                          ; 0                             ; 0                        ; 1                   ; 1                   ;
; follow_state.S_I2C_START        ; 0                       ; 0                         ; 0                         ; 0                          ; 0                               ; 0                       ; 0                          ; 0                             ; 1                        ; 0                   ; 1                   ;
; follow_state.S_I2C_SLAVE_ADDR   ; 0                       ; 0                         ; 0                         ; 0                          ; 0                               ; 0                       ; 0                          ; 1                             ; 0                        ; 0                   ; 1                   ;
; follow_state.S_I2C_TX_BYTE      ; 0                       ; 0                         ; 0                         ; 0                          ; 0                               ; 0                       ; 1                          ; 0                             ; 0                        ; 0                   ; 1                   ;
; follow_state.S_I2C_TURN         ; 0                       ; 0                         ; 0                         ; 0                          ; 0                               ; 1                       ; 0                          ; 0                             ; 0                        ; 0                   ; 1                   ;
; follow_state.S_I2C_REPEAT_START ; 0                       ; 0                         ; 0                         ; 0                          ; 1                               ; 0                       ; 0                          ; 0                             ; 0                        ; 0                   ; 1                   ;
; follow_state.S_I2C_RX_BYTE      ; 0                       ; 0                         ; 0                         ; 1                          ; 0                               ; 0                       ; 0                          ; 0                             ; 0                        ; 0                   ; 1                   ;
; follow_state.S_I2C_RX_ACK       ; 0                       ; 0                         ; 1                         ; 0                          ; 0                               ; 0                       ; 0                          ; 0                             ; 0                        ; 0                   ; 1                   ;
; follow_state.S_I2C_TX_ACK       ; 0                       ; 1                         ; 0                         ; 0                          ; 0                               ; 0                       ; 0                          ; 0                             ; 0                        ; 0                   ; 1                   ;
; follow_state.S_I2C_STOP         ; 1                       ; 0                         ; 0                         ; 0                          ; 0                               ; 0                       ; 0                          ; 0                             ; 0                        ; 0                   ; 1                   ;
+---------------------------------+-------------------------+---------------------------+---------------------------+----------------------------+---------------------------------+-------------------------+----------------------------+-------------------------------+--------------------------+---------------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_audiofx|i2c_master:i2c_master_inst|state                                                                                                                                                                                             ;
+--------------------------+------------------+--------------------+--------------------+---------------------+--------------------------+------------------+---------------------+------------------------+-------------------+--------------+--------------+
; Name                     ; state.S_I2C_STOP ; state.S_I2C_TX_ACK ; state.S_I2C_RX_ACK ; state.S_I2C_RX_BYTE ; state.S_I2C_REPEAT_START ; state.S_I2C_TURN ; state.S_I2C_TX_BYTE ; state.S_I2C_SLAVE_ADDR ; state.S_I2C_START ; state.S_SYNC ; state.S_IDLE ;
+--------------------------+------------------+--------------------+--------------------+---------------------+--------------------------+------------------+---------------------+------------------------+-------------------+--------------+--------------+
; state.S_IDLE             ; 0                ; 0                  ; 0                  ; 0                   ; 0                        ; 0                ; 0                   ; 0                      ; 0                 ; 0            ; 0            ;
; state.S_SYNC             ; 0                ; 0                  ; 0                  ; 0                   ; 0                        ; 0                ; 0                   ; 0                      ; 0                 ; 1            ; 1            ;
; state.S_I2C_START        ; 0                ; 0                  ; 0                  ; 0                   ; 0                        ; 0                ; 0                   ; 0                      ; 1                 ; 0            ; 1            ;
; state.S_I2C_SLAVE_ADDR   ; 0                ; 0                  ; 0                  ; 0                   ; 0                        ; 0                ; 0                   ; 1                      ; 0                 ; 0            ; 1            ;
; state.S_I2C_TX_BYTE      ; 0                ; 0                  ; 0                  ; 0                   ; 0                        ; 0                ; 1                   ; 0                      ; 0                 ; 0            ; 1            ;
; state.S_I2C_TURN         ; 0                ; 0                  ; 0                  ; 0                   ; 0                        ; 1                ; 0                   ; 0                      ; 0                 ; 0            ; 1            ;
; state.S_I2C_REPEAT_START ; 0                ; 0                  ; 0                  ; 0                   ; 1                        ; 0                ; 0                   ; 0                      ; 0                 ; 0            ; 1            ;
; state.S_I2C_RX_BYTE      ; 0                ; 0                  ; 0                  ; 1                   ; 0                        ; 0                ; 0                   ; 0                      ; 0                 ; 0            ; 1            ;
; state.S_I2C_RX_ACK       ; 0                ; 0                  ; 1                  ; 0                   ; 0                        ; 0                ; 0                   ; 0                      ; 0                 ; 0            ; 1            ;
; state.S_I2C_TX_ACK       ; 0                ; 1                  ; 0                  ; 0                   ; 0                        ; 0                ; 0                   ; 0                      ; 0                 ; 0            ; 1            ;
; state.S_I2C_STOP         ; 1                ; 0                  ; 0                  ; 0                   ; 0                        ; 0                ; 0                   ; 0                      ; 0                 ; 0            ; 1            ;
+--------------------------+------------------+--------------------+--------------------+---------------------+--------------------------+------------------+---------------------+------------------------+-------------------+--------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_audiofx|wm8731_configurator:wm8731_configurator_inst|state                                                                                    ;
+--------------------+--------------+------------------+------------------+--------------+-------------------+--------------------+--------------------+--------------+
; Name               ; state.S_WAIT ; state.S_WR_BYTE1 ; state.S_WR_BYTE0 ; state.S_IDLE ; state.S_INIT_WAIT ; state.S_INIT_BYTE1 ; state.S_INIT_BYTE0 ; state.S_BOOT ;
+--------------------+--------------+------------------+------------------+--------------+-------------------+--------------------+--------------------+--------------+
; state.S_BOOT       ; 0            ; 0                ; 0                ; 0            ; 0                 ; 0                  ; 0                  ; 0            ;
; state.S_INIT_BYTE0 ; 0            ; 0                ; 0                ; 0            ; 0                 ; 0                  ; 1                  ; 1            ;
; state.S_INIT_BYTE1 ; 0            ; 0                ; 0                ; 0            ; 0                 ; 1                  ; 0                  ; 1            ;
; state.S_INIT_WAIT  ; 0            ; 0                ; 0                ; 0            ; 1                 ; 0                  ; 0                  ; 1            ;
; state.S_IDLE       ; 0            ; 0                ; 0                ; 1            ; 0                 ; 0                  ; 0                  ; 1            ;
; state.S_WR_BYTE0   ; 0            ; 0                ; 1                ; 0            ; 0                 ; 0                  ; 0                  ; 1            ;
; state.S_WR_BYTE1   ; 0            ; 1                ; 0                ; 0            ; 0                 ; 0                  ; 0                  ; 1            ;
; state.S_WAIT       ; 1            ; 0                ; 0                ; 0            ; 0                 ; 0                  ; 0                  ; 1            ;
+--------------------+--------------+------------------+------------------+--------------+-------------------+--------------------+--------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                            ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13|dffe15a[4]          ; yes                                                              ; yes                                        ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13|dffe15a[5]          ; yes                                                              ; yes                                        ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13|dffe15a[2]          ; yes                                                              ; yes                                        ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13|dffe15a[3]          ; yes                                                              ; yes                                        ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13|dffe15a[0]          ; yes                                                              ; yes                                        ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13|dffe15a[1]          ; yes                                                              ; yes                                        ;
; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe6|dffe8a[4]            ; yes                                                              ; yes                                        ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe6|dffe8a[5]            ; yes                                                              ; yes                                        ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe6|dffe8a[2]            ; yes                                                              ; yes                                        ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe6|dffe8a[3]            ; yes                                                              ; yes                                        ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe6|dffe8a[0]            ; yes                                                              ; yes                                        ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe6|dffe8a[1]            ; yes                                                              ; yes                                        ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16|dffe18a[4]          ; yes                                                              ; yes                                        ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16|dffe18a[5]          ; yes                                                              ; yes                                        ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16|dffe18a[2]          ; yes                                                              ; yes                                        ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16|dffe18a[3]          ; yes                                                              ; yes                                        ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16|dffe18a[0]          ; yes                                                              ; yes                                        ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16|dffe18a[1]          ; yes                                                              ; yes                                        ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13|dffe14a[4]          ; yes                                                              ; yes                                        ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13|dffe14a[5]          ; yes                                                              ; yes                                        ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13|dffe14a[2]          ; yes                                                              ; yes                                        ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13|dffe14a[3]          ; yes                                                              ; yes                                        ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13|dffe14a[0]          ; yes                                                              ; yes                                        ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13|dffe14a[1]          ; yes                                                              ; yes                                        ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe9|dffe11a[5]           ; yes                                                              ; yes                                        ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe9|dffe11a[4]           ; yes                                                              ; yes                                        ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe9|dffe11a[3]           ; yes                                                              ; yes                                        ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe9|dffe11a[2]           ; yes                                                              ; yes                                        ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe9|dffe11a[1]           ; yes                                                              ; yes                                        ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe9|dffe11a[0]           ; yes                                                              ; yes                                        ;
; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe6|dffe7a[4]            ; yes                                                              ; yes                                        ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe6|dffe7a[5]            ; yes                                                              ; yes                                        ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe6|dffe7a[2]            ; yes                                                              ; yes                                        ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe6|dffe7a[3]            ; yes                                                              ; yes                                        ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe6|dffe7a[0]            ; yes                                                              ; yes                                        ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe6|dffe7a[1]            ; yes                                                              ; yes                                        ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16|dffe17a[4]          ; yes                                                              ; yes                                        ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16|dffe17a[5]          ; yes                                                              ; yes                                        ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16|dffe17a[2]          ; yes                                                              ; yes                                        ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16|dffe17a[3]          ; yes                                                              ; yes                                        ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16|dffe17a[0]          ; yes                                                              ; yes                                        ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16|dffe17a[1]          ; yes                                                              ; yes                                        ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe9|dffe10a[5]           ; yes                                                              ; yes                                        ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe9|dffe10a[4]           ; yes                                                              ; yes                                        ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe9|dffe10a[3]           ; yes                                                              ; yes                                        ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe9|dffe10a[2]           ; yes                                                              ; yes                                        ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe9|dffe10a[1]           ; yes                                                              ; yes                                        ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe9|dffe10a[0]           ; yes                                                              ; yes                                        ;
; Total number of protected registers is 50                                                                                                                                                ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_addr[5]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; i2c_master:i2c_master_inst|fifo:rx_buf_inst|read_ptr[0..3]                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; i2c_master:i2c_master_inst|i2c_rx_shift_reg[0..7]                                                                                                                                      ; Lost fanout                                                                                                                                                                                        ;
; i2c_master:i2c_master_inst|fifo:rx_buf_inst|fill_cnt_local[0]                                                                                                                          ; Lost fanout                                                                                                                                                                                        ;
; i2c_master:i2c_master_inst|fifo:rx_buf_inst|write_ptr[0..3]                                                                                                                            ; Lost fanout                                                                                                                                                                                        ;
; i2c_master:i2c_master_inst|fifo:rx_buf_inst|fill_cnt_local[1..4]                                                                                                                       ; Lost fanout                                                                                                                                                                                        ;
; uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|char2[7]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; i2c_master:i2c_master_inst|mode_reg[1]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; i2c_master:i2c_master_inst|slave_addr_reg[0,2,5,6]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; i2c_master:i2c_master_inst|bytes_tx_reg[0,2..4]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; i2c_master:i2c_master_inst|bytes_rx_reg[0..4]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|dffpipe_dd9:ws_bwp|dffe12a[5]                                      ; Lost fanout                                                                                                                                                                                        ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|dffpipe_dd9:ws_brp|dffe12a[5]                                      ; Lost fanout                                                                                                                                                                                        ;
; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_addr[0..4,6..11]                                                                          ; Merged with sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_addr[12]                                                                                  ;
; i2c_master:i2c_master_inst|fifo:tx_buf_inst|ram_0__7__bypass[8]                                                                                                                        ; Merged with i2c_master:i2c_master_inst|fifo:tx_buf_inst|read_ptr[3]                                                                                                                                ;
; i2c_master:i2c_master_inst|fifo:tx_buf_inst|ram_0__7__bypass[6]                                                                                                                        ; Merged with i2c_master:i2c_master_inst|fifo:tx_buf_inst|read_ptr[2]                                                                                                                                ;
; i2c_master:i2c_master_inst|fifo:tx_buf_inst|ram_0__7__bypass[4]                                                                                                                        ; Merged with i2c_master:i2c_master_inst|fifo:tx_buf_inst|read_ptr[1]                                                                                                                                ;
; i2c_master:i2c_master_inst|fifo:tx_buf_inst|ram_0__7__bypass[2]                                                                                                                        ; Merged with i2c_master:i2c_master_inst|fifo:tx_buf_inst|read_ptr[0]                                                                                                                                ;
; i2c_master:i2c_master_inst|mode_reg[0]                                                                                                                                                 ; Merged with i2c_master:i2c_master_inst|bytes_tx_reg[1]                                                                                                                                             ;
; i2c_master:i2c_master_inst|slave_addr_reg[1,3,4]                                                                                                                                       ; Merged with i2c_master:i2c_master_inst|bytes_tx_reg[1]                                                                                                                                             ;
; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|active_dqm[1]                                                                               ; Merged with sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|active_dqm[0]                                                                               ;
; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[33] ; Merged with sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[32] ;
; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[33] ; Merged with sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[32] ;
; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|active_dqm[3]                                                                               ; Merged with sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|active_dqm[2]                                                                               ;
; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[35] ; Merged with sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[34] ;
; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[35] ; Merged with sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[34] ;
; uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:txbuf_inst|ram[0][5]                                                                                    ; Merged with uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:txbuf_inst|ram[0][4]                                                                                    ;
; uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:txbuf_inst|ram[1][5]                                                                                    ; Merged with uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:txbuf_inst|ram[1][4]                                                                                    ;
; uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:txbuf_inst|ram[2][5]                                                                                    ; Merged with uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:txbuf_inst|ram[2][4]                                                                                    ;
; uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:txbuf_inst|ram[3][5]                                                                                    ; Merged with uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:txbuf_inst|ram[3][4]                                                                                    ;
; uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:txbuf_inst|ram[4][5]                                                                                    ; Merged with uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:txbuf_inst|ram[4][4]                                                                                    ;
; uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:txbuf_inst|ram[5][5]                                                                                    ; Merged with uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:txbuf_inst|ram[5][4]                                                                                    ;
; uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:txbuf_inst|ram[6][5]                                                                                    ; Merged with uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:txbuf_inst|ram[6][4]                                                                                    ;
; uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:txbuf_inst|ram[7][5]                                                                                    ; Merged with uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:txbuf_inst|ram[7][4]                                                                                    ;
; uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|tx_data_reg[5]                                                                                       ; Merged with uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|tx_data_reg[4]                                                                                       ;
; uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|char2[5]                                                                                             ; Merged with uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|char2[4]                                                                                             ;
; delay_unit:delay_unit_inst|max_write_pointer_0[0..25]                                                                                                                                  ; Lost fanout                                                                                                                                                                                        ;
; wm8731_configurator:wm8731_configurator_inst|wait_cnt[1..9]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; wm8731_configurator:wm8731_configurator_inst|wm8731_cfg.addr[3..5]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; wm8731_configurator:wm8731_configurator_inst|wait_cnt[0]                                                                                                                               ; Lost fanout                                                                                                                                                                                        ;
; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_next~9                                                                                    ; Lost fanout                                                                                                                                                                                        ;
; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_next~10                                                                                   ; Lost fanout                                                                                                                                                                                        ;
; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_next~13                                                                                   ; Lost fanout                                                                                                                                                                                        ;
; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_next~14                                                                                   ; Lost fanout                                                                                                                                                                                        ;
; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_next~16                                                                                   ; Lost fanout                                                                                                                                                                                        ;
; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_next~4                                                                                    ; Lost fanout                                                                                                                                                                                        ;
; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_next~5                                                                                    ; Lost fanout                                                                                                                                                                                        ;
; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_next~6                                                                                    ; Lost fanout                                                                                                                                                                                        ;
; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state~14                                                                                  ; Lost fanout                                                                                                                                                                                        ;
; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state~15                                                                                  ; Lost fanout                                                                                                                                                                                        ;
; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state~16                                                                                  ; Lost fanout                                                                                                                                                                                        ;
; i2c_master:i2c_master_inst|follow_state.S_I2C_RX_ACK                                                                                                                                   ; Merged with i2c_master:i2c_master_inst|follow_state.S_I2C_REPEAT_START                                                                                                                             ;
; i2c_master:i2c_master_inst|follow_state.S_I2C_SLAVE_ADDR                                                                                                                               ; Merged with i2c_master:i2c_master_inst|follow_state.S_I2C_REPEAT_START                                                                                                                             ;
; i2c_master:i2c_master_inst|follow_state.S_I2C_START                                                                                                                                    ; Merged with i2c_master:i2c_master_inst|follow_state.S_I2C_REPEAT_START                                                                                                                             ;
; i2c_master:i2c_master_inst|follow_state.S_I2C_TURN                                                                                                                                     ; Merged with i2c_master:i2c_master_inst|follow_state.S_I2C_REPEAT_START                                                                                                                             ;
; i2c_master:i2c_master_inst|follow_state.S_I2C_TX_ACK                                                                                                                                   ; Merged with i2c_master:i2c_master_inst|follow_state.S_I2C_REPEAT_START                                                                                                                             ;
; i2c_master:i2c_master_inst|follow_state.S_SYNC                                                                                                                                         ; Merged with i2c_master:i2c_master_inst|follow_state.S_I2C_REPEAT_START                                                                                                                             ;
; i2c_master:i2c_master_inst|follow_state.S_I2C_REPEAT_START                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; i2c_master:i2c_master_inst|state.S_I2C_TURN                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; i2c_master:i2c_master_inst|state.S_I2C_REPEAT_START                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|tx_data_reg[7]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:txbuf_inst|ram[2][7]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:txbuf_inst|ram[1][7]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:txbuf_inst|ram[0][7]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:txbuf_inst|ram[3][7]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:txbuf_inst|ram[5][7]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:txbuf_inst|ram[6][7]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:txbuf_inst|ram[4][7]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:txbuf_inst|ram[7][7]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|tx_data_sreg[7]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 143                                                                                                                                                ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------+
; Register name                                                                              ; Reason for Removal        ; Registers Removed due to This Register                                                               ;
+--------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------+
; uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|char2[7] ; Stuck at GND              ; uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|tx_data_reg[7],    ;
;                                                                                            ; due to stuck port data_in ; uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:txbuf_inst|ram[2][7], ;
;                                                                                            ;                           ; uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:txbuf_inst|ram[1][7], ;
;                                                                                            ;                           ; uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:txbuf_inst|ram[0][7], ;
;                                                                                            ;                           ; uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:txbuf_inst|ram[3][7], ;
;                                                                                            ;                           ; uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:txbuf_inst|ram[5][7], ;
;                                                                                            ;                           ; uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:txbuf_inst|ram[6][7], ;
;                                                                                            ;                           ; uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:txbuf_inst|ram[4][7], ;
;                                                                                            ;                           ; uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:txbuf_inst|ram[7][7], ;
;                                                                                            ;                           ; uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|tx_data_sreg[7]            ;
; i2c_master:i2c_master_inst|i2c_rx_shift_reg[7]                                             ; Lost Fanouts              ; i2c_master:i2c_master_inst|i2c_rx_shift_reg[6],                                                      ;
;                                                                                            ;                           ; i2c_master:i2c_master_inst|i2c_rx_shift_reg[5],                                                      ;
;                                                                                            ;                           ; i2c_master:i2c_master_inst|i2c_rx_shift_reg[4],                                                      ;
;                                                                                            ;                           ; i2c_master:i2c_master_inst|i2c_rx_shift_reg[3],                                                      ;
;                                                                                            ;                           ; i2c_master:i2c_master_inst|i2c_rx_shift_reg[2],                                                      ;
;                                                                                            ;                           ; i2c_master:i2c_master_inst|i2c_rx_shift_reg[1],                                                      ;
;                                                                                            ;                           ; i2c_master:i2c_master_inst|i2c_rx_shift_reg[0]                                                       ;
; i2c_master:i2c_master_inst|follow_state.S_I2C_REPEAT_START                                 ; Stuck at GND              ; i2c_master:i2c_master_inst|state.S_I2C_TURN,                                                         ;
;                                                                                            ; due to stuck port data_in ; i2c_master:i2c_master_inst|state.S_I2C_REPEAT_START                                                  ;
+--------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2861  ;
; Number of registers using Synchronous Clear  ; 84    ;
; Number of registers using Synchronous Load   ; 279   ;
; Number of registers using Asynchronous Clear ; 2512  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1920  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                         ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; i2s_slave:i2s_slave_inst|audio_data_out_cnt[4]                                                                                                                                            ; 3       ;
; i2s_slave:i2s_slave_inst|audio_data_out_cnt[0]                                                                                                                                            ; 2       ;
; i2s_slave:i2s_slave_inst|aout_cnt_left[0]                                                                                                                                                 ; 2       ;
; i2s_slave:i2s_slave_inst|aout_cnt_left[1]                                                                                                                                                 ; 2       ;
; i2s_slave:i2s_slave_inst|aout_cnt_left[2]                                                                                                                                                 ; 2       ;
; i2s_slave:i2s_slave_inst|aout_cnt_left[3]                                                                                                                                                 ; 2       ;
; i2s_slave:i2s_slave_inst|aout_cnt_right[0]                                                                                                                                                ; 2       ;
; i2s_slave:i2s_slave_inst|aout_cnt_right[1]                                                                                                                                                ; 2       ;
; i2s_slave:i2s_slave_inst|aout_cnt_right[2]                                                                                                                                                ; 2       ;
; i2s_slave:i2s_slave_inst|aout_cnt_right[3]                                                                                                                                                ; 2       ;
; i2s_slave:i2s_slave_inst|audio_data_in_cnt_right[0]                                                                                                                                       ; 2       ;
; i2s_slave:i2s_slave_inst|audio_data_in_cnt_right[4]                                                                                                                                       ; 5       ;
; i2s_slave:i2s_slave_inst|audio_data_in_cnt_left[4]                                                                                                                                        ; 8       ;
; i2s_slave:i2s_slave_inst|audio_data_in_cnt_left[0]                                                                                                                                        ; 2       ;
; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_cmd[0]                                                                                       ; 2       ;
; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_cmd[1]                                                                                       ; 2       ;
; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_cmd[2]                                                                                       ; 2       ;
; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_cmd[3]                                                                                       ; 1       ;
; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 154     ;
; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_cmd[0]                                                                                       ; 2       ;
; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_cmd[1]                                                                                       ; 2       ;
; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_cmd[2]                                                                                       ; 2       ;
; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_cmd[3]                                                                                       ; 2       ;
; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_addr[12]                                                                                     ; 9       ;
; i2s_slave:i2s_slave_inst|i2s_dac_ws_sreg[1]                                                                                                                                               ; 3       ;
; i2s_slave:i2s_slave_inst|i2s_dac_ws_sreg[0]                                                                                                                                               ; 2       ;
; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1       ;
; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[14]                                                                            ; 2       ;
; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[13]                                                                            ; 2       ;
; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[12]                                                                            ; 2       ;
; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[9]                                                                             ; 2       ;
; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[7]                                                                             ; 2       ;
; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[4]                                                                             ; 2       ;
; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[2]                                                                             ; 2       ;
; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[1]                                                                             ; 2       ;
; delay_unit:delay_unit_inst|control_1[1]                                                                                                                                                   ; 2       ;
; delay_unit:delay_unit_inst|control_1[0]                                                                                                                                                   ; 4       ;
; delay_unit:delay_unit_inst|control_0[1]                                                                                                                                                   ; 2       ;
; delay_unit:delay_unit_inst|control_0[0]                                                                                                                                                   ; 4       ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a0                                ; 9       ;
; delay_unit:delay_unit_inst|write_pointer_1[24]                                                                                                                                            ; 5       ;
; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1       ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                                ; 6       ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|parity6                                   ; 6       ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                                ; 6       ;
; gain_control:gain_left_inst|internal_reg[0]                                                                                                                                               ; 2       ;
; gain_control:gain_right_inst|internal_reg[0]                                                                                                                                              ; 2       ;
; gain_control:\gain_left_gen:1:gain_left_inst|internal_reg[0]                                                                                                                              ; 2       ;
; gain_control:\gain_left_gen:2:gain_left_inst|internal_reg[0]                                                                                                                              ; 2       ;
; gain_control:\gain_left_gen:3:gain_left_inst|internal_reg[0]                                                                                                                              ; 2       ;
; gain_control:\gain_left_gen:4:gain_left_inst|internal_reg[0]                                                                                                                              ; 2       ;
; gain_control:\gain_left_gen:5:gain_left_inst|internal_reg[0]                                                                                                                              ; 2       ;
; gain_control:\gain_right_gen:1:gain_right_inst|internal_reg[0]                                                                                                                            ; 2       ;
; gain_control:\gain_right_gen:2:gain_right_inst|internal_reg[0]                                                                                                                            ; 2       ;
; gain_control:\gain_right_gen:3:gain_right_inst|internal_reg[0]                                                                                                                            ; 2       ;
; gain_control:\gain_right_gen:4:gain_right_inst|internal_reg[0]                                                                                                                            ; 2       ;
; gain_control:\gain_right_gen:5:gain_right_inst|internal_reg[0]                                                                                                                            ; 2       ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a0                                ; 7       ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                                   ; 4       ;
; i2s_slave:i2s_slave_inst|ain_cnt[4]                                                                                                                                                       ; 14      ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                                   ; 4       ;
; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_q57:rdptr_g1p|parity6                                   ; 4       ;
; i2s_slave:i2s_slave_inst|i2s_adc_ws_sreg[1]                                                                                                                                               ; 3       ;
; i2s_slave:i2s_slave_inst|i2s_adc_ws_sreg[0]                                                                                                                                               ; 2       ;
; Total number of inverted registers = 64                                                                                                                                                   ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |fpga_audiofx|gain_control:\gain_right_gen:5:gain_right_inst|p2s_unit:p2s_unit_0|sample[13]                                                                                                         ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |fpga_audiofx|gain_control:\gain_right_gen:4:gain_right_inst|p2s_unit:p2s_unit_0|sample[5]                                                                                                          ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |fpga_audiofx|gain_control:\gain_right_gen:3:gain_right_inst|p2s_unit:p2s_unit_0|sample[13]                                                                                                         ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |fpga_audiofx|gain_control:\gain_right_gen:2:gain_right_inst|p2s_unit:p2s_unit_0|sample[8]                                                                                                          ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |fpga_audiofx|gain_control:\gain_right_gen:1:gain_right_inst|p2s_unit:p2s_unit_0|sample[8]                                                                                                          ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |fpga_audiofx|gain_control:\gain_left_gen:5:gain_left_inst|p2s_unit:p2s_unit_0|sample[10]                                                                                                           ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |fpga_audiofx|gain_control:\gain_left_gen:4:gain_left_inst|p2s_unit:p2s_unit_0|sample[7]                                                                                                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |fpga_audiofx|gain_control:\gain_left_gen:3:gain_left_inst|p2s_unit:p2s_unit_0|sample[11]                                                                                                           ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |fpga_audiofx|gain_control:\gain_left_gen:2:gain_left_inst|p2s_unit:p2s_unit_0|sample[9]                                                                                                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |fpga_audiofx|gain_control:\gain_left_gen:1:gain_left_inst|p2s_unit:p2s_unit_0|sample[5]                                                                                                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |fpga_audiofx|gain_control:gain_right_inst|p2s_unit:p2s_unit_0|sample[2]                                                                                                                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |fpga_audiofx|gain_control:gain_left_inst|p2s_unit:p2s_unit_0|sample[10]                                                                                                                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |fpga_audiofx|mixer_unit:mixer_unit_inst_mx_right_0|p2s_unit:p2s|sample[12]                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_audiofx|mixer_unit:mixer_unit_inst_mx_right_0|p2s_unit:p2s|bit_counter[3]                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_audiofx|mixer_unit:mixer_unit_inst_mx_right_1|p2s_unit:p2s|bit_counter[3]                                                                                                                     ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |fpga_audiofx|mixer_unit:mixer_unit_inst_gc12_13|p2s_unit:p2s|sample[10]                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_audiofx|mixer_unit:mixer_unit_inst_gc12_13|p2s_unit:p2s|bit_counter[3]                                                                                                                        ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |fpga_audiofx|mixer_unit:mixer_unit_inst_gc8_9|p2s_unit:p2s|sample[13]                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_audiofx|mixer_unit:mixer_unit_inst_gc8_9|p2s_unit:p2s|bit_counter[3]                                                                                                                          ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |fpga_audiofx|mixer_unit:mixer_unit_inst_gc10_11|p2s_unit:p2s|sample[2]                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_audiofx|mixer_unit:mixer_unit_inst_gc10_11|p2s_unit:p2s|bit_counter[1]                                                                                                                        ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |fpga_audiofx|mixer_unit:mixer_unit_inst_mx_left_0|p2s_unit:p2s|sample[7]                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_audiofx|mixer_unit:mixer_unit_inst_mx_left_0|p2s_unit:p2s|bit_counter[3]                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_audiofx|mixer_unit:mixer_unit_inst_mx_left_1|p2s_unit:p2s|bit_counter[3]                                                                                                                      ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |fpga_audiofx|mixer_unit:mixer_unit_inst_gc6_7|p2s_unit:p2s|sample[12]                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_audiofx|mixer_unit:mixer_unit_inst_gc6_7|p2s_unit:p2s|bit_counter[2]                                                                                                                          ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |fpga_audiofx|mixer_unit:mixer_unit_inst_gc2_3|p2s_unit:p2s|sample[1]                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_audiofx|mixer_unit:mixer_unit_inst_gc2_3|p2s_unit:p2s|bit_counter[3]                                                                                                                          ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |fpga_audiofx|mixer_unit:mixer_unit_inst_gc4_5|p2s_unit:p2s|sample[8]                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_audiofx|mixer_unit:mixer_unit_inst_gc4_5|p2s_unit:p2s|bit_counter[1]                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_audiofx|gain_control:\gain_right_gen:5:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[0]                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_audiofx|gain_control:\gain_right_gen:4:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[0]                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_audiofx|gain_control:\gain_right_gen:3:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[3]                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_audiofx|gain_control:\gain_right_gen:2:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[3]                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_audiofx|gain_control:\gain_right_gen:1:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[3]                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_audiofx|gain_control:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[3]                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_audiofx|gain_control:\gain_left_gen:5:gain_left_inst|p2s_unit:p2s_unit_0|bit_counter[3]                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_audiofx|gain_control:\gain_left_gen:4:gain_left_inst|p2s_unit:p2s_unit_0|bit_counter[3]                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_audiofx|gain_control:\gain_left_gen:3:gain_left_inst|p2s_unit:p2s_unit_0|bit_counter[3]                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_audiofx|gain_control:\gain_left_gen:2:gain_left_inst|p2s_unit:p2s_unit_0|bit_counter[3]                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_audiofx|gain_control:\gain_left_gen:1:gain_left_inst|p2s_unit:p2s_unit_0|bit_counter[3]                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_audiofx|gain_control:gain_left_inst|p2s_unit:p2s_unit_0|bit_counter[2]                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_audiofx|delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:4:p2s_unit_1|bit_counter[3]                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_audiofx|delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:3:p2s_unit_1|bit_counter[0]                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_audiofx|delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:2:p2s_unit_1|bit_counter[0]                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_audiofx|delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:1:p2s_unit_1|bit_counter[2]                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_audiofx|delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:0:p2s_unit_1|bit_counter[3]                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_audiofx|delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_0:4:p2s_unit_0|bit_counter[2]                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_audiofx|delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_0:3:p2s_unit_0|bit_counter[3]                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_audiofx|delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_0:2:p2s_unit_0|bit_counter[0]                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_audiofx|delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_0:1:p2s_unit_0|bit_counter[0]                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_audiofx|delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_0:0:p2s_unit_0|bit_counter[3]                                                                                                           ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |fpga_audiofx|mixer_unit:mixer_unit_inst_mx_right_1|p2s_unit:p2s|sample[3]                                                                                                                          ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |fpga_audiofx|mixer_unit:mixer_unit_inst_mx_left_1|p2s_unit:p2s|sample[8]                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_audiofx|delay_unit:delay_unit_inst|outport_cnt[3]                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |fpga_audiofx|uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:txbuf_inst|fill_cnt_local[1]                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |fpga_audiofx|uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:rxbuf_inst|fill_cnt_local[3]                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |fpga_audiofx|i2s_slave:i2s_slave_inst|audio_data_out_cnt[2]                                                                                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |fpga_audiofx|i2s_slave:i2s_slave_inst|audio_data_out_right[1]                                                                                                                                      ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |fpga_audiofx|i2s_slave:i2s_slave_inst|audio_data_out_left[1]                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |fpga_audiofx|i2s_slave:i2s_slave_inst|audio_data_in_cnt_left[3]                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |fpga_audiofx|i2s_slave:i2s_slave_inst|audio_data_in_cnt_right[3]                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |fpga_audiofx|i2c_master:i2c_master_inst|fifo:tx_buf_inst|fill_cnt_local[2]                                                                                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |fpga_audiofx|sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|fill_cnt_local[1]                                                                                                   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |fpga_audiofx|i2s_slave:i2s_slave_inst|audio_data_out_sreg[8]                                                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga_audiofx|gain_control:gain_left_inst|regif_data_out_reg[6]                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga_audiofx|gain_control:gain_right_inst|regif_data_out_reg[6]                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga_audiofx|gain_control:\gain_left_gen:1:gain_left_inst|regif_data_out_reg[7]                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga_audiofx|gain_control:\gain_left_gen:2:gain_left_inst|regif_data_out_reg[6]                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga_audiofx|gain_control:\gain_left_gen:3:gain_left_inst|regif_data_out_reg[5]                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga_audiofx|gain_control:\gain_left_gen:4:gain_left_inst|regif_data_out_reg[5]                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga_audiofx|gain_control:\gain_left_gen:5:gain_left_inst|regif_data_out_reg[0]                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga_audiofx|gain_control:\gain_right_gen:1:gain_right_inst|regif_data_out_reg[2]                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga_audiofx|gain_control:\gain_right_gen:2:gain_right_inst|regif_data_out_reg[4]                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga_audiofx|gain_control:\gain_right_gen:3:gain_right_inst|regif_data_out_reg[4]                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga_audiofx|gain_control:\gain_right_gen:4:gain_right_inst|regif_data_out_reg[4]                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga_audiofx|gain_control:\gain_right_gen:5:gain_right_inst|regif_data_out_reg[4]                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_audiofx|i2s_slave:i2s_slave_inst|ain_cnt[1]                                                                                                                                                   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |fpga_audiofx|i2s_slave:i2s_slave_inst|audio_data_in_sreg[13]                                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_audiofx|sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[1]                                                                                   ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |fpga_audiofx|delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:4:p2s_unit_1|sample[10]                                                                                                               ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |fpga_audiofx|delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:3:p2s_unit_1|sample[7]                                                                                                                ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |fpga_audiofx|delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:2:p2s_unit_1|sample[13]                                                                                                               ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |fpga_audiofx|delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:1:p2s_unit_1|sample[11]                                                                                                               ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |fpga_audiofx|delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:0:p2s_unit_1|sample[1]                                                                                                                ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |fpga_audiofx|delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_0:4:p2s_unit_0|sample[13]                                                                                                               ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |fpga_audiofx|delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_0:3:p2s_unit_0|sample[3]                                                                                                                ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |fpga_audiofx|delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_0:2:p2s_unit_0|sample[13]                                                                                                               ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |fpga_audiofx|delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_0:1:p2s_unit_0|sample[12]                                                                                                               ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |fpga_audiofx|delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_0:0:p2s_unit_0|sample[10]                                                                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |fpga_audiofx|sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entries[0] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |fpga_audiofx|uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|tx_data_sreg[5]                                                                                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |fpga_audiofx|i2c_master:i2c_master_inst|tx_byte_cnt[0]                                                                                                                                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |fpga_audiofx|i2c_master:i2c_master_inst|rx_byte_cnt[2]                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |fpga_audiofx|sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_bank[0]                                                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; Yes        ; |fpga_audiofx|uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|nibble_reg3[1]                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |fpga_audiofx|sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_count[0]                                                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |fpga_audiofx|uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|ps_regif_data_in[2]                                                                                 ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |fpga_audiofx|sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[10]                                                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; Yes        ; |fpga_audiofx|uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|nibble_reg1[1]                                                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; Yes        ; |fpga_audiofx|uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|nibble_reg2[1]                                                                                      ;
; 7:1                ; 9 bits    ; 36 LEs        ; 27 LEs               ; 9 LEs                  ; Yes        ; |fpga_audiofx|sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[6]                                                                                  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_audiofx|uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|tx_data_reg[6]                                                                                      ;
; 12:1               ; 5 bits    ; 40 LEs        ; 30 LEs               ; 10 LEs                 ; Yes        ; |fpga_audiofx|uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|tx_data_sreg[0]                                                                                             ;
; 7:1                ; 60 bits   ; 240 LEs       ; 0 LEs                ; 240 LEs                ; Yes        ; |fpga_audiofx|sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|active_data[3]                                                                             ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |fpga_audiofx|uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|tx_bitcnt[0]                                                                                                ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |fpga_audiofx|uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|tx_data_reg[2]                                                                                      ;
; 9:1                ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; Yes        ; |fpga_audiofx|uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|rx_bitcnt[0]                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |fpga_audiofx|i2c_master:i2c_master_inst|bit_cnt[0]                                                                                                                                                 ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga_audiofx|uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|nibble_value2[0]                                                                                    ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga_audiofx|uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|nibble_value3[1]                                                                                    ;
; 11:1               ; 4 bits    ; 28 LEs        ; 12 LEs               ; 16 LEs                 ; Yes        ; |fpga_audiofx|i2c_master:i2c_master_inst|i2c_tx_shift_reg[7]                                                                                                                                        ;
; 11:1               ; 3 bits    ; 21 LEs        ; 9 LEs                ; 12 LEs                 ; Yes        ; |fpga_audiofx|i2c_master:i2c_master_inst|i2c_tx_shift_reg[5]                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |fpga_audiofx|i2s_slave:i2s_slave_inst|audio_data_out_cnt[0]                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_audiofx|i2s_slave:i2s_slave_inst|aout_cnt_right[3]                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_audiofx|i2s_slave:i2s_slave_inst|aout_cnt_left[3]                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |fpga_audiofx|i2s_slave:i2s_slave_inst|audio_data_in_cnt_left[4]                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |fpga_audiofx|i2s_slave:i2s_slave_inst|audio_data_in_cnt_right[0]                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |fpga_audiofx|sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[3]                                                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |fpga_audiofx|uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|nibble_value1[3]                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |fpga_audiofx|delay_unit:delay_unit_inst|sdram_data_out                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |fpga_audiofx|delay_unit:delay_unit_inst|sdram_data_out                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |fpga_audiofx|i2s_slave:i2s_slave_inst|ain_left_sync                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_audiofx|sdram_interface:sdram_interface_inst|dcfifo_rd_read_req                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_be16_data_in[0]                                                                                                                             ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; No         ; |fpga_audiofx|sdram_interface:sdram_interface_inst|sdram_controller_address[0]                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |fpga_audiofx|uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|Selector19                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |fpga_audiofx|uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|re_char_nxt                                                                                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |fpga_audiofx|uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|txbuf_data_in[2]                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |fpga_audiofx|sdram_interface:sdram_interface_inst|dcfifo_rd_data_in[13]                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |fpga_audiofx|delay_unit:delay_unit_inst|Mux44                                                                                                                                                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |fpga_audiofx|delay_unit:delay_unit_inst|Mux16                                                                                                                                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |fpga_audiofx|sdram_interface:sdram_interface_inst|sdram_data_out[15]                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |fpga_audiofx|sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|comb                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |fpga_audiofx|delay_unit:delay_unit_inst|p2s_valid_1                                                                                                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |fpga_audiofx|delay_unit:delay_unit_inst|p2s_valid_0                                                                                                                                                ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |fpga_audiofx|uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|rx_data[4]                                                                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; No         ; |fpga_audiofx|uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|rxbuf_data_in[2]                                                                                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; No         ; |fpga_audiofx|sdram_interface:sdram_interface_inst|sdram_controller_writedata[6]                                                                                                                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; No         ; |fpga_audiofx|sdram_interface:sdram_interface_inst|sdram_controller_writedata[29]                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |fpga_audiofx|uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|re_char_nxt                                                                                         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |fpga_audiofx|i2s_slave:i2s_slave_inst|Selector5                                                                                                                                                    ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |fpga_audiofx|i2s_slave:i2s_slave_inst|Selector2                                                                                                                                                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |fpga_audiofx|wm8731_configurator:wm8731_configurator_inst|Selector0                                                                                                                                ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |fpga_audiofx|mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_b|Selector1                                                                                                                        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |fpga_audiofx|mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_a|Selector1                                                                                                                        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |fpga_audiofx|mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_b|Selector1                                                                                                                        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |fpga_audiofx|mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_a|Selector0                                                                                                                        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |fpga_audiofx|mixer_unit:mixer_unit_inst_mx_left_1|s2p_unit:s2p_b|Selector0                                                                                                                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |fpga_audiofx|mixer_unit:mixer_unit_inst_mx_left_1|s2p_unit:s2p_a|Selector1                                                                                                                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |fpga_audiofx|mixer_unit:mixer_unit_inst_mx_left_0|s2p_unit:s2p_b|Selector1                                                                                                                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |fpga_audiofx|mixer_unit:mixer_unit_inst_mx_left_0|s2p_unit:s2p_a|Selector1                                                                                                                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |fpga_audiofx|mixer_unit:mixer_unit_inst_gc12_13|s2p_unit:s2p_b|Selector0                                                                                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |fpga_audiofx|mixer_unit:mixer_unit_inst_gc12_13|s2p_unit:s2p_a|Selector0                                                                                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |fpga_audiofx|mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_b|Selector0                                                                                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |fpga_audiofx|mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_a|Selector0                                                                                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |fpga_audiofx|mixer_unit:mixer_unit_inst_gc8_9|s2p_unit:s2p_b|Selector0                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |fpga_audiofx|mixer_unit:mixer_unit_inst_gc8_9|s2p_unit:s2p_a|Selector0                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |fpga_audiofx|mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_b|Selector1                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |fpga_audiofx|mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_a|Selector1                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |fpga_audiofx|mixer_unit:mixer_unit_inst_gc4_5|s2p_unit:s2p_b|Selector0                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |fpga_audiofx|mixer_unit:mixer_unit_inst_gc4_5|s2p_unit:s2p_a|Selector0                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |fpga_audiofx|mixer_unit:mixer_unit_inst_gc2_3|s2p_unit:s2p_b|Selector0                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |fpga_audiofx|mixer_unit:mixer_unit_inst_gc2_3|s2p_unit:s2p_a|Selector0                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |fpga_audiofx|gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|Selector0                                                                                                          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |fpga_audiofx|gain_control:\gain_right_gen:4:gain_right_inst|s2p_unit:s2p_unit_0|Selector0                                                                                                          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |fpga_audiofx|gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|Selector0                                                                                                          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |fpga_audiofx|gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|Selector1                                                                                                          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |fpga_audiofx|gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|Selector0                                                                                                          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |fpga_audiofx|gain_control:\gain_left_gen:5:gain_left_inst|s2p_unit:s2p_unit_0|Selector1                                                                                                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |fpga_audiofx|gain_control:\gain_left_gen:4:gain_left_inst|s2p_unit:s2p_unit_0|Selector0                                                                                                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |fpga_audiofx|gain_control:\gain_left_gen:3:gain_left_inst|s2p_unit:s2p_unit_0|Selector1                                                                                                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |fpga_audiofx|gain_control:\gain_left_gen:2:gain_left_inst|s2p_unit:s2p_unit_0|Selector1                                                                                                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |fpga_audiofx|gain_control:\gain_left_gen:1:gain_left_inst|s2p_unit:s2p_unit_0|Selector1                                                                                                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |fpga_audiofx|delay_unit:delay_unit_inst|s2p_unit:s2p_unit_1|Selector1                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |fpga_audiofx|gain_control:gain_right_inst|s2p_unit:s2p_unit_0|Selector1                                                                                                                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |fpga_audiofx|delay_unit:delay_unit_inst|s2p_unit:s2p_unit_0|Selector1                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |fpga_audiofx|gain_control:gain_left_inst|s2p_unit:s2p_unit_0|Selector1                                                                                                                             ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |fpga_audiofx|uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|Selector24                                                                                                  ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |fpga_audiofx|uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|Selector2                                                                                                   ;
; 14:1               ; 2 bits    ; 18 LEs        ; 14 LEs               ; 4 LEs                  ; No         ; |fpga_audiofx|wm8731_configurator:wm8731_configurator_inst|Selector10                                                                                                                               ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |fpga_audiofx|wm8731_configurator:wm8731_configurator_inst|Selector1                                                                                                                                ;
; 15:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |fpga_audiofx|wm8731_configurator:wm8731_configurator_inst|Selector11                                                                                                                               ;
; 14:1               ; 8 bits    ; 72 LEs        ; 64 LEs               ; 8 LEs                  ; No         ; |fpga_audiofx|delay_unit:delay_unit_inst|regif_data_out[1]                                                                                                                                          ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |fpga_audiofx|sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|Selector35                                                                                 ;
; 12:1               ; 9 bits    ; 72 LEs        ; 18 LEs               ; 54 LEs                 ; No         ; |fpga_audiofx|i2c_master:i2c_master_inst|Selector38                                                                                                                                                 ;
; 12:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; No         ; |fpga_audiofx|i2c_master:i2c_master_inst|Selector37                                                                                                                                                 ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |fpga_audiofx|sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|Selector28                                                                                 ;
; 11:1               ; 5 bits    ; 35 LEs        ; 15 LEs               ; 20 LEs                 ; No         ; |fpga_audiofx|i2c_master:i2c_master_inst|Selector10                                                                                                                                                 ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |fpga_audiofx|i2c_master:i2c_master_inst|Selector12                                                                                                                                                 ;
; 23:1               ; 24 bits   ; 360 LEs       ; 48 LEs               ; 312 LEs                ; No         ; |fpga_audiofx|delay_unit:delay_unit_inst|Selector24                                                                                                                                                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 8 LEs                ; 22 LEs                 ; No         ; |fpga_audiofx|delay_unit:delay_unit_inst|Selector9                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for i2c_master:i2c_master_inst|fifo:rx_buf_inst|altsyncram:ram[0][7]__1|altsyncram_t8i1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for i2c_master:i2c_master_inst|fifo:tx_buf_inst|altsyncram:ram[0][7]__1|altsyncram_t8i1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                  ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                   ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                   ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                   ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                             ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_mjc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|dffpipe_dd9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|dffpipe_dd9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|dffpipe_dd9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|dffpipe_dd9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_unl:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                  ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                   ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                   ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                   ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                             ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_q57:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|altsyncram_7o41:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|dffpipe_dd9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|dffpipe_dd9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_vnl:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe6 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|dffpipe_dd9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|dffpipe_dd9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_0ol:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe9 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper ;
+-----------------------------+-------+------+----------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                   ;
+-----------------------------+-------+------+----------------------------------------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]                                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]                                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]                                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]                                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]                                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]                                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]                                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]                                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]                                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]                                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]                                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]                                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]                                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]                                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]                                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]                                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[31]                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[31]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[30]                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[30]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[29]                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[29]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[28]                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[28]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[27]                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[27]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[26]                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[26]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[25]                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[25]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[24]                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[24]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[23]                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[23]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[22]                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[22]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[21]                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[21]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[20]                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[20]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[19]                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[19]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[18]                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[18]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[17]                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[17]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[16]                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[16]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                                                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                                                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                                                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                                                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                                                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                                                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                                                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                                                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                                                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                                                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[3]                                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[2]                                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                                                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]~reg0                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]~reg0                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]~reg0                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]~reg0                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]~reg0                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]~reg0                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]~reg0                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]~reg0                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]~reg0                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]~reg0                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]~reg0                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]~reg0                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]~reg0                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]~reg0                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]~reg0                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]~reg0                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                                                      ;
+-----------------------------+-------+------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 2                     ; Signed Integer            ;
; CLK1_MULTIPLY_BY              ; 6                     ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK1_DIVIDE_BY                ; 25                    ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master:i2c_master_inst ;
+------------------+-------+----------------------------------------------+
; Parameter Name   ; Value ; Type                                         ;
+------------------+-------+----------------------------------------------+
; GV_CLOCK_DIVIDER ; 125   ; Signed Integer                               ;
; GW_SLAVE_ADDR    ; 7     ; Signed Integer                               ;
; GV_MAX_BYTES     ; 16    ; Signed Integer                               ;
+------------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master:i2c_master_inst|fifo:rx_buf_inst ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; depth          ; 16    ; Signed Integer                                                  ;
; wordwidth      ; 8     ; Signed Integer                                                  ;
; RAMTYPE        ; auto  ; String                                                          ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master:i2c_master_inst|fifo:rx_buf_inst|altsyncram:ram[0][7]__1 ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                              ;
; WIDTH_A                            ; 8                    ; Untyped                                              ;
; WIDTHAD_A                          ; 4                    ; Untyped                                              ;
; NUMWORDS_A                         ; 16                   ; Untyped                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 8                    ; Untyped                                              ;
; WIDTHAD_B                          ; 4                    ; Untyped                                              ;
; NUMWORDS_B                         ; 16                   ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_t8i1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master:i2c_master_inst|fifo:tx_buf_inst ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; depth          ; 16    ; Signed Integer                                                  ;
; wordwidth      ; 8     ; Signed Integer                                                  ;
; RAMTYPE        ; auto  ; String                                                          ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master:i2c_master_inst|fifo:tx_buf_inst|altsyncram:ram[0][7]__1 ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                              ;
; WIDTH_A                            ; 8                    ; Untyped                                              ;
; WIDTHAD_A                          ; 4                    ; Untyped                                              ;
; NUMWORDS_A                         ; 16                   ; Untyped                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 8                    ; Untyped                                              ;
; WIDTHAD_B                          ; 4                    ; Untyped                                              ;
; NUMWORDS_B                         ; 16                   ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_t8i1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master:i2c_master_inst|clock_generator:clk_gen ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; gv_clock_div   ; 125   ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:rxbuf_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                ;
; wordwidth      ; 8     ; Signed Integer                                                                                                ;
; RAMTYPE        ; auto  ; String                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:txbuf_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                ;
; wordwidth      ; 8     ; Signed Integer                                                                                                ;
; RAMTYPE        ; auto  ; String                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_interface:sdram_interface_inst ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; gw_addr        ; 26    ; Signed Integer                                           ;
; gw_data        ; 16    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; gv_depth       ; 32    ; Signed Integer                                                                       ;
; gw_addr        ; 5     ; Signed Integer                                                                       ;
; gw_data        ; 64    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                         ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                               ;
; LPM_WIDTH               ; 64           ; Signed Integer                                                                               ;
; LPM_NUMWORDS            ; 32           ; Signed Integer                                                                               ;
; LPM_WIDTHU              ; 5            ; Signed Integer                                                                               ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                      ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                      ;
; USE_EAB                 ; ON           ; Untyped                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                      ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                      ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                      ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                      ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                               ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                      ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                      ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                      ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                      ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                      ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                      ;
; CBXI_PARAMETER          ; dcfifo_han1  ; Untyped                                                                                      ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; gv_depth       ; 32    ; Signed Integer                                                                       ;
; gw_addr        ; 5     ; Signed Integer                                                                       ;
; gw_data        ; 16    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                         ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                               ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                               ;
; LPM_NUMWORDS            ; 32           ; Signed Integer                                                                               ;
; LPM_WIDTHU              ; 5            ; Signed Integer                                                                               ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                      ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                      ;
; USE_EAB                 ; ON           ; Untyped                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                      ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                      ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                      ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                      ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                               ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                      ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                      ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                      ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                      ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                      ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                      ;
; CBXI_PARAMETER          ; dcfifo_ban1  ; Untyped                                                                                      ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                         ;
+---------------------------+----------+--------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                               ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                               ;
+---------------------------+----------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; depth          ; 32    ; Signed Integer                                                                        ;
; wordwidth      ; 1     ; Signed Integer                                                                        ;
; RAMTYPE        ; auto  ; String                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: delay_unit:delay_unit_inst ;
+--------------------+----------+-----------------------------------------+
; Parameter Name     ; Value    ; Type                                    ;
+--------------------+----------+-----------------------------------------+
; base_addr_0        ; 0        ; Signed Integer                          ;
; base_addr_1        ; 16777216 ; Signed Integer                          ;
; buffer_size        ; 16777216 ; Signed Integer                          ;
; delay_shift_factor ; 10       ; Signed Integer                          ;
; outports           ; 5        ; Signed Integer                          ;
+--------------------+----------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gain_control:gain_left_inst ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; shift_factor   ; 6     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gain_control:gain_right_inst ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; shift_factor   ; 6     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gain_control:\gain_left_gen:1:gain_left_inst ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; shift_factor   ; 6     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gain_control:\gain_left_gen:2:gain_left_inst ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; shift_factor   ; 6     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gain_control:\gain_left_gen:3:gain_left_inst ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; shift_factor   ; 6     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gain_control:\gain_left_gen:4:gain_left_inst ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; shift_factor   ; 6     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gain_control:\gain_left_gen:5:gain_left_inst ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; shift_factor   ; 6     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gain_control:\gain_right_gen:1:gain_right_inst ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; shift_factor   ; 6     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gain_control:\gain_right_gen:2:gain_right_inst ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; shift_factor   ; 6     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gain_control:\gain_right_gen:3:gain_right_inst ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; shift_factor   ; 6     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gain_control:\gain_right_gen:4:gain_right_inst ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; shift_factor   ; 6     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gain_control:\gain_right_gen:5:gain_right_inst ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; shift_factor   ; 6     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                              ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                    ;
; LPM_WIDTHA                                     ; 7            ; Untyped                                                                           ;
; LPM_WIDTHB                                     ; 4            ; Untyped                                                                           ;
; LPM_WIDTHP                                     ; 11           ; Untyped                                                                           ;
; LPM_WIDTHR                                     ; 11           ; Untyped                                                                           ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                           ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                           ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                           ;
; LATENCY                                        ; 0            ; Untyped                                                                           ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                                                                           ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                           ;
; USE_EAB                                        ; OFF          ; Untyped                                                                           ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                           ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                           ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                           ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                           ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: gain_control:\gain_left_gen:5:gain_left_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                         ;
+------------------------------------------------+--------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                               ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                      ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                      ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                      ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                      ;
; LATENCY                                        ; 0            ; Untyped                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                      ;
; CBXI_PARAMETER                                 ; mult_l4t     ; Untyped                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                      ;
+------------------------------------------------+--------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: gain_control:\gain_left_gen:4:gain_left_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                         ;
+------------------------------------------------+--------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                               ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                      ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                      ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                      ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                      ;
; LATENCY                                        ; 0            ; Untyped                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                      ;
; CBXI_PARAMETER                                 ; mult_l4t     ; Untyped                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                      ;
+------------------------------------------------+--------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: gain_control:\gain_right_gen:5:gain_right_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                           ;
+------------------------------------------------+--------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                        ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                        ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                        ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                        ;
; LATENCY                                        ; 0            ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_l4t     ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                        ;
+------------------------------------------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: gain_control:\gain_right_gen:4:gain_right_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                           ;
+------------------------------------------------+--------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                        ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                        ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                        ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                        ;
; LATENCY                                        ; 0            ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_l4t     ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                        ;
+------------------------------------------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: gain_control:\gain_left_gen:1:gain_left_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                         ;
+------------------------------------------------+--------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                               ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                      ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                      ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                      ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                      ;
; LATENCY                                        ; 0            ; Untyped                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                      ;
; CBXI_PARAMETER                                 ; mult_l4t     ; Untyped                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                      ;
+------------------------------------------------+--------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: gain_control:gain_left_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------+
; Parameter Name                                 ; Value        ; Type                        ;
+------------------------------------------------+--------------+-----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE              ;
; LPM_WIDTHA                                     ; 8            ; Untyped                     ;
; LPM_WIDTHB                                     ; 16           ; Untyped                     ;
; LPM_WIDTHP                                     ; 24           ; Untyped                     ;
; LPM_WIDTHR                                     ; 24           ; Untyped                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                     ;
; LATENCY                                        ; 0            ; Untyped                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                     ;
; USE_EAB                                        ; OFF          ; Untyped                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                     ;
; CBXI_PARAMETER                                 ; mult_l4t     ; Untyped                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                     ;
+------------------------------------------------+--------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: gain_control:\gain_left_gen:3:gain_left_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                         ;
+------------------------------------------------+--------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                               ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                      ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                      ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                      ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                      ;
; LATENCY                                        ; 0            ; Untyped                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                      ;
; CBXI_PARAMETER                                 ; mult_l4t     ; Untyped                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                      ;
+------------------------------------------------+--------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: gain_control:\gain_left_gen:2:gain_left_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                         ;
+------------------------------------------------+--------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                               ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                      ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                      ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                      ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                      ;
; LATENCY                                        ; 0            ; Untyped                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                      ;
; CBXI_PARAMETER                                 ; mult_l4t     ; Untyped                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                      ;
+------------------------------------------------+--------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: gain_control:\gain_right_gen:1:gain_right_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                           ;
+------------------------------------------------+--------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                        ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                        ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                        ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                        ;
; LATENCY                                        ; 0            ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_l4t     ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                        ;
+------------------------------------------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: gain_control:gain_right_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------+
; Parameter Name                                 ; Value        ; Type                         ;
+------------------------------------------------+--------------+------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE               ;
; LPM_WIDTHA                                     ; 8            ; Untyped                      ;
; LPM_WIDTHB                                     ; 16           ; Untyped                      ;
; LPM_WIDTHP                                     ; 24           ; Untyped                      ;
; LPM_WIDTHR                                     ; 24           ; Untyped                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                      ;
; LATENCY                                        ; 0            ; Untyped                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                      ;
; USE_EAB                                        ; OFF          ; Untyped                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                      ;
; CBXI_PARAMETER                                 ; mult_l4t     ; Untyped                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                      ;
+------------------------------------------------+--------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: gain_control:\gain_right_gen:3:gain_right_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                           ;
+------------------------------------------------+--------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                        ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                        ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                        ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                        ;
; LATENCY                                        ; 0            ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_l4t     ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                        ;
+------------------------------------------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: gain_control:\gain_right_gen:2:gain_right_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                           ;
+------------------------------------------------+--------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                        ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                        ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                        ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                        ;
; LATENCY                                        ; 0            ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_l4t     ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                        ;
+------------------------------------------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; pll:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                ;
+-------------------------------------------+---------------------------------------------------------------------+
; Name                                      ; Value                                                               ;
+-------------------------------------------+---------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                   ;
; Entity Instance                           ; i2c_master:i2c_master_inst|fifo:rx_buf_inst|altsyncram:ram[0][7]__1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 8                                                                   ;
;     -- NUMWORDS_A                         ; 16                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 8                                                                   ;
;     -- NUMWORDS_B                         ; 16                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                            ;
; Entity Instance                           ; i2c_master:i2c_master_inst|fifo:tx_buf_inst|altsyncram:ram[0][7]__1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 8                                                                   ;
;     -- NUMWORDS_A                         ; 16                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 8                                                                   ;
;     -- NUMWORDS_B                         ; 16                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                            ;
+-------------------------------------------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                          ;
+----------------------------+------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                    ;
+----------------------------+------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                        ;
; Entity Instance            ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                               ;
;     -- LPM_WIDTH           ; 64                                                                                       ;
;     -- LPM_NUMWORDS        ; 32                                                                                       ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                       ;
;     -- USE_EAB             ; ON                                                                                       ;
; Entity Instance            ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                               ;
;     -- LPM_WIDTH           ; 16                                                                                       ;
;     -- LPM_NUMWORDS        ; 32                                                                                       ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                       ;
;     -- USE_EAB             ; ON                                                                                       ;
+----------------------------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                           ;
+---------------------------------------+--------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                            ;
+---------------------------------------+--------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 13                                                                                               ;
; Entity Instance                       ; uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 7                                                                                                ;
;     -- LPM_WIDTHB                     ; 4                                                                                                ;
;     -- LPM_WIDTHP                     ; 11                                                                                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                               ;
; Entity Instance                       ; gain_control:\gain_left_gen:5:gain_left_inst|lpm_mult:Mult0                                      ;
;     -- LPM_WIDTHA                     ; 8                                                                                                ;
;     -- LPM_WIDTHB                     ; 16                                                                                               ;
;     -- LPM_WIDTHP                     ; 24                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                               ;
; Entity Instance                       ; gain_control:\gain_left_gen:4:gain_left_inst|lpm_mult:Mult0                                      ;
;     -- LPM_WIDTHA                     ; 8                                                                                                ;
;     -- LPM_WIDTHB                     ; 16                                                                                               ;
;     -- LPM_WIDTHP                     ; 24                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                               ;
; Entity Instance                       ; gain_control:\gain_right_gen:5:gain_right_inst|lpm_mult:Mult0                                    ;
;     -- LPM_WIDTHA                     ; 8                                                                                                ;
;     -- LPM_WIDTHB                     ; 16                                                                                               ;
;     -- LPM_WIDTHP                     ; 24                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                               ;
; Entity Instance                       ; gain_control:\gain_right_gen:4:gain_right_inst|lpm_mult:Mult0                                    ;
;     -- LPM_WIDTHA                     ; 8                                                                                                ;
;     -- LPM_WIDTHB                     ; 16                                                                                               ;
;     -- LPM_WIDTHP                     ; 24                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                               ;
; Entity Instance                       ; gain_control:\gain_left_gen:1:gain_left_inst|lpm_mult:Mult0                                      ;
;     -- LPM_WIDTHA                     ; 8                                                                                                ;
;     -- LPM_WIDTHB                     ; 16                                                                                               ;
;     -- LPM_WIDTHP                     ; 24                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                               ;
; Entity Instance                       ; gain_control:gain_left_inst|lpm_mult:Mult0                                                       ;
;     -- LPM_WIDTHA                     ; 8                                                                                                ;
;     -- LPM_WIDTHB                     ; 16                                                                                               ;
;     -- LPM_WIDTHP                     ; 24                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                               ;
; Entity Instance                       ; gain_control:\gain_left_gen:3:gain_left_inst|lpm_mult:Mult0                                      ;
;     -- LPM_WIDTHA                     ; 8                                                                                                ;
;     -- LPM_WIDTHB                     ; 16                                                                                               ;
;     -- LPM_WIDTHP                     ; 24                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                               ;
; Entity Instance                       ; gain_control:\gain_left_gen:2:gain_left_inst|lpm_mult:Mult0                                      ;
;     -- LPM_WIDTHA                     ; 8                                                                                                ;
;     -- LPM_WIDTHB                     ; 16                                                                                               ;
;     -- LPM_WIDTHP                     ; 24                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                               ;
; Entity Instance                       ; gain_control:\gain_right_gen:1:gain_right_inst|lpm_mult:Mult0                                    ;
;     -- LPM_WIDTHA                     ; 8                                                                                                ;
;     -- LPM_WIDTHB                     ; 16                                                                                               ;
;     -- LPM_WIDTHP                     ; 24                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                               ;
; Entity Instance                       ; gain_control:gain_right_inst|lpm_mult:Mult0                                                      ;
;     -- LPM_WIDTHA                     ; 8                                                                                                ;
;     -- LPM_WIDTHB                     ; 16                                                                                               ;
;     -- LPM_WIDTHP                     ; 24                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                               ;
; Entity Instance                       ; gain_control:\gain_right_gen:3:gain_right_inst|lpm_mult:Mult0                                    ;
;     -- LPM_WIDTHA                     ; 8                                                                                                ;
;     -- LPM_WIDTHB                     ; 16                                                                                               ;
;     -- LPM_WIDTHP                     ; 24                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                               ;
; Entity Instance                       ; gain_control:\gain_right_gen:2:gain_right_inst|lpm_mult:Mult0                                    ;
;     -- LPM_WIDTHA                     ; 8                                                                                                ;
;     -- LPM_WIDTHB                     ; 16                                                                                               ;
;     -- LPM_WIDTHP                     ; 24                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                               ;
+---------------------------------------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be"                      ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; empty    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; full     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fill_cnt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                             ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                        ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                       ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                                  ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                                  ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                                  ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                                  ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                                  ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                                  ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                                  ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                                  ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                                  ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                                  ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                                  ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                                  ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                                  ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                                  ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                                  ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                             ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst" ;
+-----------------------+-------+----------+--------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                          ;
+-----------------------+-------+----------+--------------------------------------------------+
; wrapper_s1_chipselect ; Input ; Info     ; Stuck at VCC                                     ;
+-----------------------+-------+----------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst"                      ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rdusedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst"                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; data[63..43] ; Input  ; Info     ; Stuck at GND                                                                        ;
; q[63..43]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rdfull       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rdusedw      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrempty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrusedw      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:txbuf_inst" ;
+----------+--------+----------+----------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                ;
+----------+--------+----------+----------------------------------------------------------------------------------------+
; fill_cnt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
+----------+--------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:rxbuf_inst" ;
+----------+--------+----------+----------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                ;
+----------+--------+----------+----------------------------------------------------------------------------------------+
; fill_cnt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
+----------+--------+----------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_interface:uart_interface_inst"                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; regif_cs[31..14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_master:i2c_master_inst|clock_generator:clk_gen" ;
+--------+-------+----------+----------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                            ;
+--------+-------+----------+----------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                       ;
+--------+-------+----------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_master:i2c_master_inst|fifo:tx_buf_inst"                                            ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; full     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fill_cnt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_master:i2c_master_inst|fifo:rx_buf_inst"                                            ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; full     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fill_cnt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 71                          ;
; cycloneiii_ff         ; 2861                        ;
;     CLR               ; 829                         ;
;     CLR SCLR          ; 55                          ;
;     CLR SLD           ; 11                          ;
;     ENA               ; 303                         ;
;     ENA CLR           ; 1320                        ;
;     ENA CLR SCLR      ; 29                          ;
;     ENA CLR SLD       ; 268                         ;
;     plain             ; 46                          ;
; cycloneiii_io_obuf    ; 34                          ;
; cycloneiii_lcell_comb ; 3630                        ;
;     arith             ; 331                         ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 128                         ;
;         3 data inputs ; 198                         ;
;     normal            ; 3299                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 53                          ;
;         2 data inputs ; 747                         ;
;         3 data inputs ; 782                         ;
;         4 data inputs ; 1715                        ;
; cycloneiii_mac_mult   ; 12                          ;
; cycloneiii_mac_out    ; 12                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 67                          ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 3.14                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:13     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Jan 24 13:13:13 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_audiofx -c fpga_audiofx
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/euge/desktop/fpga-labor/versuch06/vhdl/mixer_unit.vhdl
    Info (12022): Found design unit 1: mixer_unit-mixer File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch06/vhdl/mixer_unit.vhdl Line: 33
    Info (12023): Found entity 1: mixer_unit File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch06/vhdl/mixer_unit.vhdl Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /users/euge/desktop/fpga-labor/versuch07/vhdl/gain_control.vhdl
    Info (12022): Found design unit 1: gain_control-structural File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch07/vhdl/gain_control.vhdl Line: 41
    Info (12023): Found entity 1: gain_control File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch07/vhdl/gain_control.vhdl Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /users/euge/desktop/fpga-labor/versuch08/vhdl/fpga_audiofx_aufgabenteil_xv.vhdl
    Info (12022): Found design unit 1: fpga_audiofx-rtl File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/fpga_audiofx_Aufgabenteil_XV.vhdl Line: 54
    Info (12023): Found entity 1: fpga_audiofx File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/fpga_audiofx_Aufgabenteil_XV.vhdl Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /users/euge/desktop/fpga-labor/versuch06/vhdl/s2p_unit.vhdl
    Info (12022): Found design unit 1: s2p_unit-rtl File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch06/vhdl/s2p_unit.vhdl Line: 38
    Info (12023): Found entity 1: s2p_unit File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch06/vhdl/s2p_unit.vhdl Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /users/euge/desktop/fpga-labor/versuch08/vhdl/delay_unit.vhdl
    Info (12022): Found design unit 1: delay_unit-rtl File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/delay_unit.vhdl Line: 59
    Info (12023): Found entity 1: delay_unit File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/delay_unit.vhdl Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /users/euge/desktop/fpga-labor/versuch04/vhdl/wm8731_configurator.vhdl
    Info (12022): Found design unit 1: wm8731_configurator-rtl File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch04/vhdl/wm8731_configurator.vhdl Line: 49
    Info (12023): Found entity 1: wm8731_configurator File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch04/vhdl/wm8731_configurator.vhdl Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /users/euge/desktop/fpga-labor/versuch04/vhdl/pll.vhdl
    Info (12022): Found design unit 1: pll-SYN File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch04/vhdl/pll.vhdl Line: 55
    Info (12023): Found entity 1: pll File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch04/vhdl/pll.vhdl Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /users/euge/desktop/fpga-labor/versuch04/vhdl/i2s_slave.vhdl
    Info (12022): Found design unit 1: i2s_slave-rtl File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch04/vhdl/i2s_slave.vhdl Line: 43
    Info (12023): Found entity 1: i2s_slave File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch04/vhdl/i2s_slave.vhdl Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /users/euge/desktop/fpga-labor/versuch04/vhdl/i2c_master.vhdl
    Info (12022): Found design unit 1: i2c_master-rtl File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch04/vhdl/i2c_master.vhdl Line: 56
    Info (12023): Found entity 1: i2c_master File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch04/vhdl/i2c_master.vhdl Line: 28
Info (12021): Found 2 design units, including 0 entities, in source file /users/euge/desktop/fpga-labor/versuch04/vhdl/fpga_audiofx_pkg.vhdl
    Info (12022): Found design unit 1: fpga_audiofx_pkg File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch04/vhdl/fpga_audiofx_pkg.vhdl Line: 17
    Info (12022): Found design unit 2: fpga_audiofx_pkg-body File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch04/vhdl/fpga_audiofx_pkg.vhdl Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file /users/euge/desktop/fpga-labor/versuch04/vhdl/fifo.vhdl
    Info (12022): Found design unit 1: fifo-rtl File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch04/vhdl/fifo.vhdl Line: 43
    Info (12023): Found entity 1: fifo File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch04/vhdl/fifo.vhdl Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /users/euge/desktop/fpga-labor/versuch04/vhdl/clock_generator.vhdl
    Info (12022): Found design unit 1: clock_generator-rtl File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch04/vhdl/clock_generator.vhdl Line: 32
    Info (12023): Found entity 1: clock_generator File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch04/vhdl/clock_generator.vhdl Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /users/euge/desktop/fpga-labor/versuch05/vhdl/p2s_unit.vhdl
    Info (12022): Found design unit 1: p2s_unit-rtl File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch05/vhdl/p2s_unit.vhdl Line: 34
    Info (12023): Found entity 1: p2s_unit File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch05/vhdl/p2s_unit.vhdl Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /users/euge/desktop/fpga-labor/versuch07/vhdl/uart_interface.vhdl
    Info (12022): Found design unit 1: uart_interface-rtl File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch07/vhdl/uart_interface.vhdl Line: 36
    Info (12023): Found entity 1: uart_interface File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch07/vhdl/uart_interface.vhdl Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /users/euge/desktop/fpga-labor/versuch07/vhdl/uart_regif_converter.vhdl
    Info (12022): Found design unit 1: uart_regif_converter-rtl File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch07/vhdl/uart_regif_converter.vhdl Line: 39
    Info (12023): Found entity 1: uart_regif_converter File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch07/vhdl/uart_regif_converter.vhdl Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /users/euge/desktop/fpga-labor/versuch07/vhdl/uart_transceiver.vhdl
    Info (12022): Found design unit 1: uart_transceiver-rtl File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch07/vhdl/uart_transceiver.vhdl Line: 37
    Info (12023): Found entity 1: uart_transceiver File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch07/vhdl/uart_transceiver.vhdl Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /users/euge/desktop/fpga-labor/versuch08/vhdl/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file /users/euge/desktop/fpga-labor/versuch08/vhdl/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/altera_reset_synchronizer.v Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /users/euge/desktop/fpga-labor/versuch08/vhdl/fifo_sync_dc.vhdl
    Info (12022): Found design unit 1: fifo_sync_dc-syn File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/fifo_sync_dc.vhdl Line: 67
    Info (12023): Found entity 1: fifo_sync_dc File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/fifo_sync_dc.vhdl Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /users/euge/desktop/fpga-labor/versuch08/vhdl/sdram_ctrl.vhdl
    Info (12022): Found design unit 1: sdram_ctrl-rtl File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/sdram_ctrl.vhdl Line: 34
    Info (12023): Found entity 1: sdram_ctrl File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/sdram_ctrl.vhdl Line: 9
Info (12021): Found 2 design units, including 2 entities, in source file /users/euge/desktop/fpga-labor/versuch08/vhdl/sdram_ctrl_wrapper.v
    Info (12023): Found entity 1: sdram_ctrl_wrapper_input_efifo_module File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/sdram_ctrl_wrapper.v Line: 21
    Info (12023): Found entity 2: sdram_ctrl_wrapper File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/sdram_ctrl_wrapper.v Line: 158
Info (12021): Found 2 design units, including 1 entities, in source file /users/euge/desktop/fpga-labor/versuch08/vhdl/sdram_interface.vhdl
    Info (12022): Found design unit 1: sdram_interface-rtl File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/sdram_interface.vhdl Line: 63
    Info (12023): Found entity 1: sdram_interface File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/sdram_interface.vhdl Line: 28
Info (12127): Elaborating entity "fpga_audiofx" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/fpga_audiofx_Aufgabenteil_XV.vhdl Line: 341
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_inst|altpll:altpll_component" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch04/vhdl/pll.vhdl Line: 156
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|altpll:altpll_component" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch04/vhdl/pll.vhdl Line: 156
Info (12133): Instantiated megafunction "pll:pll_inst|altpll:altpll_component" with the following parameter: File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch04/vhdl/pll.vhdl Line: 156
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "6"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "2"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "wm8731_configurator" for hierarchy "wm8731_configurator:wm8731_configurator_inst" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/fpga_audiofx_Aufgabenteil_XV.vhdl Line: 357
Info (12128): Elaborating entity "i2c_master" for hierarchy "i2c_master:i2c_master_inst" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/fpga_audiofx_Aufgabenteil_XV.vhdl Line: 381
Info (12128): Elaborating entity "fifo" for hierarchy "i2c_master:i2c_master_inst|fifo:rx_buf_inst" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch04/vhdl/i2c_master.vhdl Line: 139
Info (12128): Elaborating entity "altsyncram" for hierarchy "i2c_master:i2c_master_inst|fifo:rx_buf_inst|altsyncram:ram[0][7]__1"
Info (12130): Elaborated megafunction instantiation "i2c_master:i2c_master_inst|fifo:rx_buf_inst|altsyncram:ram[0][7]__1"
Info (12133): Instantiated megafunction "i2c_master:i2c_master_inst|fifo:rx_buf_inst|altsyncram:ram[0][7]__1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t8i1.tdf
    Info (12023): Found entity 1: altsyncram_t8i1 File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/altsyncram_t8i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_t8i1" for hierarchy "i2c_master:i2c_master_inst|fifo:rx_buf_inst|altsyncram:ram[0][7]__1|altsyncram_t8i1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "clock_generator" for hierarchy "i2c_master:i2c_master_inst|clock_generator:clk_gen" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch04/vhdl/i2c_master.vhdl Line: 175
Info (12128): Elaborating entity "i2s_slave" for hierarchy "i2s_slave:i2s_slave_inst" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/fpga_audiofx_Aufgabenteil_XV.vhdl Line: 402
Info (12128): Elaborating entity "uart_interface" for hierarchy "uart_interface:uart_interface_inst" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/fpga_audiofx_Aufgabenteil_XV.vhdl Line: 422
Info (12128): Elaborating entity "uart_transceiver" for hierarchy "uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch07/vhdl/uart_interface.vhdl Line: 78
Info (12128): Elaborating entity "fifo" for hierarchy "uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:rxbuf_inst" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch07/vhdl/uart_transceiver.vhdl Line: 131
Info (12128): Elaborating entity "uart_regif_converter" for hierarchy "uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch07/vhdl/uart_interface.vhdl Line: 91
Info (12128): Elaborating entity "sdram_interface" for hierarchy "sdram_interface:sdram_interface_inst" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/fpga_audiofx_Aufgabenteil_XV.vhdl Line: 457
Info (12128): Elaborating entity "fifo_sync_dc" for hierarchy "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/sdram_interface.vhdl Line: 219
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/fifo_sync_dc.vhdl Line: 119
Info (12130): Elaborated megafunction instantiation "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/fifo_sync_dc.vhdl Line: 119
Info (12133): Instantiated megafunction "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/fifo_sync_dc.vhdl Line: 119
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "64"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_han1.tdf
    Info (12023): Found entity 1: dcfifo_han1 File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/dcfifo_han1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_han1" for hierarchy "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_rgb.tdf
    Info (12023): Found entity 1: a_gray2bin_rgb File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/a_gray2bin_rgb.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_rgb" for hierarchy "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_gray2bin_rgb:rdptr_g_gray2bin" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/dcfifo_han1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_q57.tdf
    Info (12023): Found entity 1: a_graycounter_q57 File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/a_graycounter_q57.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_q57" for hierarchy "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/dcfifo_han1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_mjc.tdf
    Info (12023): Found entity 1: a_graycounter_mjc File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/a_graycounter_mjc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_mjc" for hierarchy "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_mjc:wrptr_g1p" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/dcfifo_han1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_do41.tdf
    Info (12023): Found entity 1: altsyncram_do41 File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/altsyncram_do41.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_do41" for hierarchy "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/dcfifo_han1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf
    Info (12023): Found entity 1: dffpipe_dd9 File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/dffpipe_dd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_dd9" for hierarchy "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|dffpipe_dd9:rs_brp" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/dcfifo_han1.tdf Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tnl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_tnl File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/alt_synch_pipe_tnl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_tnl" for hierarchy "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/dcfifo_han1.tdf Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf
    Info (12023): Found entity 1: dffpipe_ed9 File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/dffpipe_ed9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_ed9" for hierarchy "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/alt_synch_pipe_tnl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_unl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_unl File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/alt_synch_pipe_unl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_unl" for hierarchy "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_unl:ws_dgrp" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/dcfifo_han1.tdf Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf
    Info (12023): Found entity 1: dffpipe_fd9 File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/dffpipe_fd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_fd9" for hierarchy "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/alt_synch_pipe_unl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf
    Info (12023): Found entity 1: cmpr_c66 File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/cmpr_c66.tdf Line: 22
Info (12128): Elaborating entity "cmpr_c66" for hierarchy "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|cmpr_c66:rdempty_eq_comp" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/dcfifo_han1.tdf Line: 82
Info (12128): Elaborating entity "fifo_sync_dc" for hierarchy "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/sdram_interface.vhdl Line: 241
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/fifo_sync_dc.vhdl Line: 119
Info (12130): Elaborated megafunction instantiation "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/fifo_sync_dc.vhdl Line: 119
Info (12133): Instantiated megafunction "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/fifo_sync_dc.vhdl Line: 119
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ban1.tdf
    Info (12023): Found entity 1: dcfifo_ban1 File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/dcfifo_ban1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_ban1" for hierarchy "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7o41.tdf
    Info (12023): Found entity 1: altsyncram_7o41 File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/altsyncram_7o41.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7o41" for hierarchy "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|altsyncram_7o41:fifo_ram" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/dcfifo_ban1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vnl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_vnl File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/alt_synch_pipe_vnl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_vnl" for hierarchy "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_vnl:rs_dgwp" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/dcfifo_ban1.tdf Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9 File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/dffpipe_gd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe6" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/alt_synch_pipe_vnl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0ol File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/alt_synch_pipe_0ol.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_0ol" for hierarchy "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_0ol:ws_dgrp" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/dcfifo_ban1.tdf Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9 File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/dffpipe_hd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe9" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/alt_synch_pipe_0ol.tdf Line: 34
Info (12128): Elaborating entity "sdram_ctrl" for hierarchy "sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/sdram_interface.vhdl Line: 277
Info (12128): Elaborating entity "sdram_ctrl_wrapper" for hierarchy "sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/sdram_ctrl.vhdl Line: 132
Info (12128): Elaborating entity "sdram_ctrl_wrapper_input_efifo_module" for hierarchy "sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/sdram_ctrl_wrapper.v Line: 296
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/sdram_ctrl.vhdl Line: 156
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "fifo" for hierarchy "sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/sdram_interface.vhdl Line: 303
Info (12128): Elaborating entity "delay_unit" for hierarchy "delay_unit:delay_unit_inst" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/fpga_audiofx_Aufgabenteil_XV.vhdl Line: 488
Info (12128): Elaborating entity "s2p_unit" for hierarchy "delay_unit:delay_unit_inst|s2p_unit:s2p_unit_0" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/delay_unit.vhdl Line: 331
Info (12128): Elaborating entity "p2s_unit" for hierarchy "delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_0:0:p2s_unit_0" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/delay_unit.vhdl Line: 355
Info (12128): Elaborating entity "gain_control" for hierarchy "gain_control:gain_left_inst" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/fpga_audiofx_Aufgabenteil_XV.vhdl Line: 529
Info (12128): Elaborating entity "mixer_unit" for hierarchy "mixer_unit:mixer_unit_inst_gc2_3" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/fpga_audiofx_Aufgabenteil_XV.vhdl Line: 607
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|q_b[43]" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/altsyncram_do41.tdf Line: 1330
        Warning (14320): Synthesized away node "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|q_b[44]" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/altsyncram_do41.tdf Line: 1360
        Warning (14320): Synthesized away node "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|q_b[45]" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/altsyncram_do41.tdf Line: 1390
        Warning (14320): Synthesized away node "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|q_b[46]" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/altsyncram_do41.tdf Line: 1420
        Warning (14320): Synthesized away node "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|q_b[47]" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/altsyncram_do41.tdf Line: 1450
        Warning (14320): Synthesized away node "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|q_b[48]" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/altsyncram_do41.tdf Line: 1480
        Warning (14320): Synthesized away node "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|q_b[49]" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/altsyncram_do41.tdf Line: 1510
        Warning (14320): Synthesized away node "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|q_b[50]" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/altsyncram_do41.tdf Line: 1540
        Warning (14320): Synthesized away node "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|q_b[51]" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/altsyncram_do41.tdf Line: 1570
        Warning (14320): Synthesized away node "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|q_b[52]" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/altsyncram_do41.tdf Line: 1600
        Warning (14320): Synthesized away node "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|q_b[53]" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/altsyncram_do41.tdf Line: 1630
        Warning (14320): Synthesized away node "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|q_b[54]" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/altsyncram_do41.tdf Line: 1660
        Warning (14320): Synthesized away node "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|q_b[55]" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/altsyncram_do41.tdf Line: 1690
        Warning (14320): Synthesized away node "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|q_b[56]" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/altsyncram_do41.tdf Line: 1720
        Warning (14320): Synthesized away node "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|q_b[57]" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/altsyncram_do41.tdf Line: 1750
        Warning (14320): Synthesized away node "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|q_b[58]" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/altsyncram_do41.tdf Line: 1780
        Warning (14320): Synthesized away node "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|q_b[59]" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/altsyncram_do41.tdf Line: 1810
        Warning (14320): Synthesized away node "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|q_b[60]" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/altsyncram_do41.tdf Line: 1840
        Warning (14320): Synthesized away node "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|q_b[61]" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/altsyncram_do41.tdf Line: 1870
        Warning (14320): Synthesized away node "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|q_b[62]" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/altsyncram_do41.tdf Line: 1900
        Warning (14320): Synthesized away node "sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|q_b[63]" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/altsyncram_do41.tdf Line: 1930
        Warning (14320): Synthesized away node "i2c_master:i2c_master_inst|fifo:rx_buf_inst|altsyncram:ram[0][7]__1|altsyncram_t8i1:auto_generated|q_b[0]" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/altsyncram_t8i1.tdf Line: 38
        Warning (14320): Synthesized away node "i2c_master:i2c_master_inst|fifo:rx_buf_inst|altsyncram:ram[0][7]__1|altsyncram_t8i1:auto_generated|q_b[1]" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/altsyncram_t8i1.tdf Line: 66
        Warning (14320): Synthesized away node "i2c_master:i2c_master_inst|fifo:rx_buf_inst|altsyncram:ram[0][7]__1|altsyncram_t8i1:auto_generated|q_b[2]" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/altsyncram_t8i1.tdf Line: 94
        Warning (14320): Synthesized away node "i2c_master:i2c_master_inst|fifo:rx_buf_inst|altsyncram:ram[0][7]__1|altsyncram_t8i1:auto_generated|q_b[3]" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/altsyncram_t8i1.tdf Line: 122
        Warning (14320): Synthesized away node "i2c_master:i2c_master_inst|fifo:rx_buf_inst|altsyncram:ram[0][7]__1|altsyncram_t8i1:auto_generated|q_b[4]" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/altsyncram_t8i1.tdf Line: 150
        Warning (14320): Synthesized away node "i2c_master:i2c_master_inst|fifo:rx_buf_inst|altsyncram:ram[0][7]__1|altsyncram_t8i1:auto_generated|q_b[5]" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/altsyncram_t8i1.tdf Line: 178
        Warning (14320): Synthesized away node "i2c_master:i2c_master_inst|fifo:rx_buf_inst|altsyncram:ram[0][7]__1|altsyncram_t8i1:auto_generated|q_b[6]" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/altsyncram_t8i1.tdf Line: 206
        Warning (14320): Synthesized away node "i2c_master:i2c_master_inst|fifo:rx_buf_inst|altsyncram:ram[0][7]__1|altsyncram_t8i1:auto_generated|q_b[7]" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/altsyncram_t8i1.tdf Line: 234
Info (278001): Inferred 13 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|Mult0" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch07/vhdl/uart_regif_converter.vhdl Line: 490
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "gain_control:\gain_left_gen:5:gain_left_inst|Mult0" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch07/vhdl/gain_control.vhdl Line: 154
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "gain_control:\gain_left_gen:4:gain_left_inst|Mult0" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch07/vhdl/gain_control.vhdl Line: 154
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "gain_control:\gain_right_gen:5:gain_right_inst|Mult0" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch07/vhdl/gain_control.vhdl Line: 154
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "gain_control:\gain_right_gen:4:gain_right_inst|Mult0" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch07/vhdl/gain_control.vhdl Line: 154
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "gain_control:\gain_left_gen:1:gain_left_inst|Mult0" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch07/vhdl/gain_control.vhdl Line: 154
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "gain_control:gain_left_inst|Mult0" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch07/vhdl/gain_control.vhdl Line: 154
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "gain_control:\gain_left_gen:3:gain_left_inst|Mult0" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch07/vhdl/gain_control.vhdl Line: 154
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "gain_control:\gain_left_gen:2:gain_left_inst|Mult0" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch07/vhdl/gain_control.vhdl Line: 154
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "gain_control:\gain_right_gen:1:gain_right_inst|Mult0" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch07/vhdl/gain_control.vhdl Line: 154
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "gain_control:gain_right_inst|Mult0" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch07/vhdl/gain_control.vhdl Line: 154
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "gain_control:\gain_right_gen:3:gain_right_inst|Mult0" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch07/vhdl/gain_control.vhdl Line: 154
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "gain_control:\gain_right_gen:2:gain_right_inst|Mult0" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch07/vhdl/gain_control.vhdl Line: 154
Info (12130): Elaborated megafunction instantiation "uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|lpm_mult:Mult0" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch07/vhdl/uart_regif_converter.vhdl Line: 490
Info (12133): Instantiated megafunction "uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|lpm_mult:Mult0" with the following parameter: File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch07/vhdl/uart_regif_converter.vhdl Line: 490
    Info (12134): Parameter "LPM_WIDTHA" = "7"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "11"
    Info (12134): Parameter "LPM_WIDTHR" = "11"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "gain_control:\gain_left_gen:5:gain_left_inst|lpm_mult:Mult0" File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch07/vhdl/gain_control.vhdl Line: 154
Info (12133): Instantiated megafunction "gain_control:\gain_left_gen:5:gain_left_inst|lpm_mult:Mult0" with the following parameter: File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch07/vhdl/gain_control.vhdl Line: 154
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "24"
    Info (12134): Parameter "LPM_WIDTHR" = "24"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_l4t.tdf
    Info (12023): Found entity 1: mult_l4t File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/db/mult_l4t.tdf Line: 28
Info (13000): Registers with preset signals will power-up high File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/sdram_ctrl_wrapper.v Line: 440
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "dram_cke" is stuck at VCC File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/fpga_audiofx_Aufgabenteil_XV.vhdl Line: 42
Info (286030): Timing-Driven Synthesis is running
Info (17049): 57 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/output_files/fpga_audiofx.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5275 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 31 output pins
    Info (21060): Implemented 33 bidirectional pins
    Info (21061): Implemented 5112 logic cells
    Info (21064): Implemented 67 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 24 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings
    Info: Peak virtual memory: 4893 megabytes
    Info: Processing ended: Fri Jan 24 13:13:53 2020
    Info: Elapsed time: 00:00:40
    Info: Total CPU time (on all processors): 00:01:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/quartus/output_files/fpga_audiofx.map.smsg.


