[{"name": "\u738b\u7d33", "email": "wangsen@ntut.edu.tw", "latestUpdate": "2011-12-27 21:15:05", "objective": "\u672c\u8ab2\u7a0b\u5728\u8a13\u7df4\u5b78\u751f\u5982\u4f55\u4f7f\u7528\u96fb\u8166\u8f14\u52a9\u8a2d\u8a08\u8edf\u9ad4\u4f86\u8a2d\u8a08\u7a4d\u9ad4\u96fb\u8def\u4f48\u5c40,\u9032\u800c\u80fd\u57f9\u990a\u5b78\u751f\u5177\u6709\u8a2d\u8a08\u7a4d\u9ad4\u96fb\u8def\u4f48\u5c40\u7684\u80fd\u529b,\u8ab2\u7a0b\u5167\u5bb9\u5305\u542b\uff1a1.\u4f48\u5c40\u8207\u96fb\u8def\u7684\u5dee\u75702.CMOS\u4f48\u5c40\u7684\u4ecb\u7d393.\u96fb\u963b\u3001\u96fb\u5bb9\u7684\u4f48\u5c40\u4ecb\u7d394.\u985e\u6bd4\u96fb\u8def\u55ae\u5143\u7684\u4f48\u5c405.\u985e\u6bd4\u96fb\u8def\u4f48\u5c40\u7684\u898f\u52836.\u8f38\u5165/\u8f38\u51fa\u710a\u588a\u7684\u4ecb\u7d397.\u96fb\u611f\u7684\u4f48\u5c408.\u5c04\u983b\u96fb\u8def\u7684\u4f48\u5c409.\u96fb\u6d41\u93e1\u7684\u4f48\u5c40", "schedule": "Week\tTopics\r\n1\tIntroduction\r\n2\tCMOS Fabrication Process & Device\r\n3\tTransistors & Basic Cells Layout (1)\r\n4\tCadence Tutorial\r\n5\tLab. Homework I \u2013 (Digital)\r\n6        Transistors & Basic Cells Layout (2)\r\n7\tResistor & Capacitor\r\n8        Failure Mechanism & /Mismatch\r\n9\tMidterm Exam\r\n10\tLab. Homework II \u2013 (Analog)\r\n11\tCurrent & Bandgap Reference\r\n12\tMixed signal IC layout\r\n13\tInductor & Transformer\r\n14\tPad Assignment & Measurement\r\n15\tLab. Homework III \u2013 (RF)\r\n16\tOral Presentation: Final Report\r\n17       Oral Presentation: Final Report\r\n18\tFinal Exam", "scorePolicy": "Assignment\uff1a 30%  \r\nMidterm Exam\uff1a30%\r\nFinal Project\uff1a20%\r\nFinal Exam\uff1a20%", "materials": "\u3000", "foreignLanguageTextbooks": false}]