0.6
2019.1
May 24 2019
14:51:52
/home/it/Desktop/FPGA/task2Lab6/task2Lab6.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/Desktop/FPGA/task2Lab6/task2Lab6.srcs/sim_1/new/tb_fixedadder.sv,1732527715,systemVerilog,,,,tb_fixedadder,,,,,,,,
/home/it/Desktop/FPGA/task2Lab6/task2Lab6.srcs/sources_1/new/fixedadder.sv,1732527884,systemVerilog,,/home/it/Desktop/FPGA/task2Lab6/task2Lab6.srcs/sim_1/new/tb_fixedadder.sv,,fixedadder,,,,,,,,
