// Seed: 141357113
module module_0;
  wire id_1;
  assign module_1.id_13 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd36
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout logic [7:0] id_3;
  input wire id_2;
  input wire _id_1;
  assign id_3[1 : id_1] = -1;
  logic id_10;
  uwire [1 : 1] id_11, id_12;
  uwire id_13 = 1;
  logic id_14;
  ;
  parameter id_15 = 1;
  module_0 modCall_1 ();
  assign id_12 = -1;
endmodule
