verilog xil_defaultlib --include "../../../../axis_stream_sim.srcs/sources_1/bd/design_1/ipshared/8713/hdl" \
"../../../bd/design_1/ipshared/51d1/hdl/shifter2_v1_0.v" \
"../../../bd/design_1/ip/design_1_shifter2_0_0/sim/design_1_shifter2_0_0.v" \

sv xil_defaultlib --include "../../../../axis_stream_sim.srcs/sources_1/bd/design_1/ipshared/8713/hdl" \
"../../../bd/design_1/ip/design_1_axi4stream_vip_0_0/sim/design_1_axi4stream_vip_0_0_pkg.sv" \
"../../../bd/design_1/ip/design_1_axi4stream_vip_0_0/sim/design_1_axi4stream_vip_0_0.sv" \
"../../../bd/design_1/ip/design_1_axi4stream_vip_1_0/sim/design_1_axi4stream_vip_1_0_pkg.sv" \
"../../../bd/design_1/ip/design_1_axi4stream_vip_1_0/sim/design_1_axi4stream_vip_1_0.sv" \

verilog xil_defaultlib --include "../../../../axis_stream_sim.srcs/sources_1/bd/design_1/ipshared/8713/hdl" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
