0.6
2018.3
Dec  6 2018
23:39:36
/home/sdanthinne/Documents/vivadoProjects/CPE133/CPE133.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
/home/sdanthinne/Documents/vivadoProjects/CPE133/CPE133.srcs/sources_1/new/lab2.sv,1555111727,systemVerilog,,,,lab2;lab2Structural,,,,,,,,
/home/sdanthinne/Documents/vivadoProjects/CPE133/CPE133.srcs/sources_1/new/lab2b.sv,1555110539,systemVerilog,,,,AND;OR,,,,,,,,
/home/sdanthinne/Documents/vivadoProjects/CPE133/CPE133.srcs/sources_1/new/lab3.sv,1555371896,systemVerilog,,,,lab3;lab3_structural,,,,,,,,
/home/sdanthinne/Documents/vivadoProjects/CPE133/CPE133.srcs/sources_1/new/lab4.sv,1555713699,systemVerilog,,,,lab4_datastream;lab4_structural,,,,,,,,
/home/sdanthinne/Documents/vivadoProjects/CPE133/CPE133.srcs/sources_1/new/lab5.sv,1555717541,systemVerilog,,,,RCA_4_bit;full_add,,,,,,,,
/home/sdanthinne/Documents/vivadoProjects/CPE133/CPE133.srcs/sources_1/new/lab_2.sv,1554940116,systemVerilog,,,,lab_2,,,,,,,,
