/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [20:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [14:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [6:0] celloutsig_0_22z;
  wire [8:0] celloutsig_0_23z;
  wire [10:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [11:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_73z;
  wire celloutsig_0_75z;
  wire celloutsig_0_7z;
  wire celloutsig_0_85z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_11z;
  wire [20:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [17:0] celloutsig_1_2z;
  wire [9:0] celloutsig_1_4z;
  wire [15:0] celloutsig_1_6z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_19z = celloutsig_0_15z[3] ? celloutsig_0_6z : celloutsig_0_17z;
  assign celloutsig_0_85z = !(celloutsig_0_73z ? celloutsig_0_3z : celloutsig_0_75z);
  assign celloutsig_1_1z = !(celloutsig_1_0z ? in_data[137] : celloutsig_1_0z);
  assign celloutsig_0_1z = !(celloutsig_0_0z[9] ? in_data[56] : in_data[73]);
  assign celloutsig_1_18z = !(celloutsig_1_11z[0] ? celloutsig_1_6z[3] : celloutsig_1_12z[5]);
  assign celloutsig_1_19z = !(in_data[145] ? celloutsig_1_1z : celloutsig_1_4z[7]);
  assign celloutsig_0_17z = !(celloutsig_0_0z[14] ? celloutsig_0_2z[0] : in_data[71]);
  assign celloutsig_0_18z = !(celloutsig_0_14z ? celloutsig_0_8z : celloutsig_0_12z[2]);
  assign celloutsig_0_75z = celloutsig_0_51z ^ celloutsig_0_30z;
  assign celloutsig_0_51z = ~(celloutsig_0_23z[2] ^ celloutsig_0_32z[2]);
  assign celloutsig_0_10z = ~(celloutsig_0_4z ^ in_data[87]);
  assign celloutsig_1_0z = ~(in_data[133] ^ in_data[142]);
  assign celloutsig_0_20z = ~(celloutsig_0_11z[3] ^ celloutsig_0_1z);
  reg [3:0] _13_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _13_ <= 4'h0;
    else _13_ <= celloutsig_0_24z[4:1];
  assign out_data[35:32] = _13_;
  assign celloutsig_0_9z = ! { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_1_11z = celloutsig_1_2z[12:5] % { 1'h1, in_data[103:97] };
  assign celloutsig_0_22z = { celloutsig_0_11z[3:1], celloutsig_0_14z, celloutsig_0_20z, celloutsig_0_17z, celloutsig_0_20z } % { 1'h1, celloutsig_0_0z[6:1] };
  assign celloutsig_0_0z = - in_data[20:0];
  assign celloutsig_1_2z = - { in_data[165:152], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_12z = - { celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_0_2z = - { in_data[19:9], celloutsig_0_1z };
  assign celloutsig_1_6z = ~ in_data[141:126];
  assign celloutsig_0_11z = ~ { celloutsig_0_0z[13:0], celloutsig_0_4z };
  assign celloutsig_1_12z = ~ { celloutsig_1_2z[14:4], celloutsig_1_4z };
  assign celloutsig_0_13z = ~ celloutsig_0_0z[15:12];
  assign celloutsig_0_15z = ~ in_data[5:2];
  assign celloutsig_0_16z = celloutsig_0_15z[3:1] | { celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_5z = | celloutsig_0_0z[9:0];
  assign celloutsig_0_6z = | celloutsig_0_2z[11:7];
  assign celloutsig_0_8z = | celloutsig_0_2z[10:8];
  assign celloutsig_0_14z = | { celloutsig_0_0z[16], celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_0_25z = | { celloutsig_0_19z, celloutsig_0_16z };
  assign celloutsig_0_3z = | { in_data[76:71], celloutsig_0_2z };
  assign celloutsig_0_7z = ~^ celloutsig_0_2z[4:0];
  assign celloutsig_1_4z = in_data[190:181] >> in_data[173:164];
  assign celloutsig_0_23z = { celloutsig_0_11z[14:7], celloutsig_0_6z } ^ { celloutsig_0_15z[2:1], celloutsig_0_15z, celloutsig_0_16z };
  assign celloutsig_0_24z = { in_data[49:48], celloutsig_0_22z, celloutsig_0_10z, celloutsig_0_3z } ^ { celloutsig_0_13z[2:0], celloutsig_0_9z, celloutsig_0_22z };
  assign celloutsig_0_32z = { celloutsig_0_0z[19:18], celloutsig_0_4z } ^ { celloutsig_0_16z[1:0], celloutsig_0_18z };
  assign celloutsig_0_4z = ~((in_data[24] & celloutsig_0_2z[1]) | celloutsig_0_2z[9]);
  assign celloutsig_0_73z = ~((celloutsig_0_30z & celloutsig_0_25z) | celloutsig_0_7z);
  assign celloutsig_0_30z = ~((celloutsig_0_1z & celloutsig_0_23z[6]) | celloutsig_0_8z);
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_85z };
endmodule
