INFO: [v++ 60-1548] Creating build summary session with primary output /home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/workspace_seq/hls_component/multicycle_pipeline_ip/multicycle_pipeline_ip.hlscompile_summary, at Fri Aug 23 12:45:28 2024
INFO: [v++ 82-31] Launching vitis_hls: vitis_hls -nolog -run csynth -work_dir /home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/workspace_seq/hls_component/multicycle_pipeline_ip -config /home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/workspace_seq/hls_component/hls_config.cfg -cmdlineconfig /home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/workspace_seq/hls_component/multicycle_pipeline_ip/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Aug 23 12:45:30 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /opt/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'bgoossens' on host 'tauriel' (Linux_x86_64 version 5.15.0-119-generic) on Fri Aug 23 12:45:31 CEST 2024
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/workspace_seq/hls_component'
INFO: [HLS 200-2005] Using work_dir /home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/workspace_seq/hls_component/multicycle_pipeline_ip 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/wb.cpp' from /home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/workspace_seq/hls_component/hls_config.cfg(6)
INFO: [HLS 200-10] Adding design file '/home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/wb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/type.cpp' from /home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/workspace_seq/hls_component/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file '/home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/type.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/print.cpp' from /home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/workspace_seq/hls_component/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/print.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/new_cycle.cpp' from /home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/workspace_seq/hls_component/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/new_cycle.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/multicycle_pipeline_ip.cpp' from /home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/workspace_seq/hls_component/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file '/home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/multicycle_pipeline_ip.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/mem_access.cpp' from /home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/workspace_seq/hls_component/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file '/home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/mem_access.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/mem.cpp' from /home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/workspace_seq/hls_component/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file '/home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/mem.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/issue.cpp' from /home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/workspace_seq/hls_component/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file '/home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/issue.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/immediate.cpp' from /home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/workspace_seq/hls_component/hls_config.cfg(14)
INFO: [HLS 200-10] Adding design file '/home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/immediate.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/fetch.cpp' from /home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/workspace_seq/hls_component/hls_config.cfg(15)
INFO: [HLS 200-10] Adding design file '/home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/fetch.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/execute.cpp' from /home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/workspace_seq/hls_component/hls_config.cfg(16)
INFO: [HLS 200-10] Adding design file '/home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/execute.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/emulate.cpp' from /home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/workspace_seq/hls_component/hls_config.cfg(17)
INFO: [HLS 200-10] Adding design file '/home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/emulate.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/disassemble.cpp' from /home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/workspace_seq/hls_component/hls_config.cfg(18)
INFO: [HLS 200-10] Adding design file '/home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/disassemble.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/decode.cpp' from /home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/workspace_seq/hls_component/hls_config.cfg(19)
INFO: [HLS 200-10] Adding design file '/home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/decode.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/compute.cpp' from /home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/workspace_seq/hls_component/hls_config.cfg(20)
INFO: [HLS 200-10] Adding design file '/home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/compute.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/testbench_seq_multicore_multicycle_ip.cpp' from /home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/workspace_seq/hls_component/hls_config.cfg(25)
INFO: [HLS 200-10] Adding test bench file '/home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/testbench_seq_multicore_multicycle_ip.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=multicycle_pipeline_ip' from /home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/workspace_seq/hls_component/hls_config.cfg(21)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/workspace_seq/hls_component/hls_config.cfg(5)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from /home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/workspace_seq/hls_component/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from /home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/workspace_seq/hls_component/hls_config.cfg(4)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/workspace_seq/hls_component/hls_config.cfg(22)
INFO: [HLS 200-1465] Applying ini 'vivado.rtl=verilog' from /home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/workspace_seq/hls_component/hls_config.cfg(23)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2.35 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.45 seconds; current allocated memory: 287.371 MB.
INFO: [HLS 200-10] Analyzing design file '../../compute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../issue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../mem_access.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../multicycle_pipeline_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../new_cycle.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../wb.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 25.81 seconds. CPU system time: 4.99 seconds. Elapsed time: 31.1 seconds; current allocated memory: 289.438 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 10,724 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/workspace_seq/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,385 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/workspace_seq/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 878 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/workspace_seq/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 861 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/workspace_seq/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 854 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/workspace_seq/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,243 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/workspace_seq/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,034 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/workspace_seq/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,034 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/workspace_seq/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,034 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/workspace_seq/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,036 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/workspace_seq/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,036 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/workspace_seq/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,034 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/workspace_seq/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,034 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/workspace_seq/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 972 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/workspace_seq/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,029 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/workspace_seq/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,011 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bgoossens/goossens-book-ip-projects/2024.1/multicore_multicycle_2c_ip/workspace_seq/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-415] Performing recursive inline in function 'multicycle_pipeline_ip' (../../multicycle_pipeline_ip.cpp:68:9)
INFO: [HLS 214-131] Inlining function 'decode_control(unsigned int, decoded_control_s*) (.212)' into 'stage_job(ap_uint<14>, unsigned int*, unsigned int*, decoded_control_s*) (.211)' (../../fetch.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'set_output_to_d(ap_uint<14>, unsigned int, decoded_control_s, from_f_to_d_s*) (.209)' into 'fetch(from_f_to_f_s, from_d_to_f_s, from_e_to_f_s, ap_uint<1>, unsigned int*, from_f_to_f_s*, from_f_to_d_s*) (.208)' (../../fetch.cpp:73:7)
INFO: [HLS 214-131] Inlining function 'set_output_to_f(ap_uint<14>, from_f_to_f_s*) (.210)' into 'fetch(from_f_to_f_s, from_d_to_f_s, from_e_to_f_s, ap_uint<1>, unsigned int*, from_f_to_f_s*, from_f_to_d_s*) (.208)' (../../fetch.cpp:72:7)
INFO: [HLS 214-131] Inlining function 'stage_job(ap_uint<14>, unsigned int*, unsigned int*, decoded_control_s*) (.211)' into 'fetch(from_f_to_f_s, from_d_to_f_s, from_e_to_f_s, ap_uint<1>, unsigned int*, from_f_to_f_s*, from_f_to_d_s*) (.208)' (../../fetch.cpp:64:7)
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>) (.188)' into 'type(ap_uint<5>) (.184)' (../../type.cpp:62:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>) (.189)' into 'type(ap_uint<5>) (.184)' (../../type.cpp:61:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>) (.190)' into 'type(ap_uint<5>) (.184)' (../../type.cpp:60:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>) (.191)' into 'type(ap_uint<5>) (.184)' (../../type.cpp:59:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>) (.184)' into 'decode_instruction(unsigned int, ap_uint<1>, ap_uint<1>, ap_uint<1>, decoded_instruction_s*) (.183)' (../../decode.cpp:52:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s) (.146)' into 'decode_immediate(unsigned int, decoded_instruction_s*) (.144)' (../../decode.cpp:73:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s) (.157)' into 'decode_immediate(unsigned int, decoded_instruction_s*) (.144)' (../../decode.cpp:72:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s) (.160)' into 'decode_immediate(unsigned int, decoded_instruction_s*) (.144)' (../../decode.cpp:71:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s) (.172)' into 'decode_immediate(unsigned int, decoded_instruction_s*) (.144)' (../../decode.cpp:70:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s) (.173)' into 'decode_immediate(unsigned int, decoded_instruction_s*) (.144)' (../../decode.cpp:69:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, ap_uint<1>, ap_uint<1>, ap_uint<1>, decoded_instruction_s*) (.183)' into 'stage_job(ap_uint<14>, unsigned int, ap_uint<1>, ap_uint<1>, ap_uint<1>, decoded_instruction_s*, ap_uint<14>*) (.137)' (../../decode.cpp:85:3)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*) (.144)' into 'stage_job(ap_uint<14>, unsigned int, ap_uint<1>, ap_uint<1>, ap_uint<1>, decoded_instruction_s*, ap_uint<14>*) (.137)' (../../decode.cpp:86:3)
INFO: [HLS 214-131] Inlining function 'set_output_to_i(ap_uint<14>, decoded_instruction_s, from_d_to_i_s*) (.135)' into 'decode(from_f_to_d_s, ap_uint<1>, from_d_to_f_s*, from_d_to_i_s*) (.134)' (../../decode.cpp:129:7)
INFO: [HLS 214-131] Inlining function 'set_output_to_f(ap_uint<14>, from_d_to_f_s*) (.136)' into 'decode(from_f_to_d_s, ap_uint<1>, from_d_to_f_s*, from_d_to_i_s*) (.134)' (../../decode.cpp:128:7)
INFO: [HLS 214-131] Inlining function 'stage_job(ap_uint<14>, unsigned int, ap_uint<1>, ap_uint<1>, ap_uint<1>, decoded_instruction_s*, ap_uint<14>*) (.137)' into 'decode(from_f_to_d_s, ap_uint<1>, from_d_to_f_s*, from_d_to_i_s*) (.134)' (../../decode.cpp:119:7)
INFO: [HLS 214-131] Inlining function 'set_output_to_e(ap_uint<14>, decoded_instruction_s, int, int, from_i_to_e_s*) (.131)' into 'issue(from_d_to_i_s, int*, ap_uint<1>*, i_safe_s*, from_i_to_e_s*, ap_uint<1>*) (.130)' (../../issue.cpp:76:7)
INFO: [HLS 214-131] Inlining function 'stage_job(decoded_instruction_s, int*, int*, int*) (.132)' into 'issue(from_d_to_i_s, int*, ap_uint<1>*, i_safe_s*, from_i_to_e_s*, ap_uint<1>*) (.130)' (../../issue.cpp:69:7)
INFO: [HLS 214-131] Inlining function 'save_input_from_d(from_d_to_i_s, i_safe_s*) (.133)' into 'issue(from_d_to_i_s, int*, ap_uint<1>*, i_safe_s*, from_i_to_e_s*, ap_uint<1>*) (.130)' (../../issue.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>) (.129)' into 'compute(ap_uint<14>, decoded_instruction_s, int, int, ap_uint<1>*, int*, int*, ap_uint<14>*) (.102)' (../../execute.cpp:19:12)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<14>, decoded_instruction_s, int) (.103)' into 'compute(ap_uint<14>, decoded_instruction_s, int, int, ap_uint<1>*, int*, int*, ap_uint<14>*) (.102)' (../../execute.cpp:22:14)
INFO: [HLS 214-131] Inlining function 'compute_result(int, ap_uint<14>, decoded_instruction_s) (.115)' into 'compute(ap_uint<14>, decoded_instruction_s, int, int, ap_uint<1>*, int*, int*, ap_uint<14>*) (.102)' (../../execute.cpp:21:14)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s) (.119)' into 'compute(ap_uint<14>, decoded_instruction_s, int, int, ap_uint<1>*, int*, int*, ap_uint<14>*) (.102)' (../../execute.cpp:20:14)
INFO: [HLS 214-131] Inlining function 'set_output_to_m(decoded_instruction_s, int, int, ap_uint<14>, int, ap_uint<14>, from_e_to_m_s*) (.87)' into 'execute(from_i_to_e_s, from_e_to_f_s*, from_e_to_m_s*) (.84)' (../../execute.cpp:110:5)
INFO: [HLS 214-131] Inlining function 'set_output_to_f(ap_uint<14>, from_e_to_f_s*) (.91)' into 'execute(from_i_to_e_s, from_e_to_f_s*, from_e_to_m_s*) (.84)' (../../execute.cpp:109:5)
INFO: [HLS 214-131] Inlining function 'stage_job(ap_uint<14>, decoded_instruction_s, ap_uint<1>, ap_uint<14>, ap_uint<14>*) (.92)' into 'execute(from_i_to_e_s, from_e_to_f_s*, from_e_to_m_s*) (.84)' (../../execute.cpp:99:5)
INFO: [HLS 214-131] Inlining function 'compute(ap_uint<14>, decoded_instruction_s, int, int, ap_uint<1>*, int*, int*, ap_uint<14>*) (.102)' into 'execute(from_i_to_e_s, from_e_to_f_s*, from_e_to_m_s*) (.84)' (../../execute.cpp:96:5)
INFO: [HLS 214-131] Inlining function 'mem_store(ap_uint<1>, ap_uint<1>, int*, int (*) [16384], ap_uint<17>, int, ap_uint<2>) (.29)' into 'stage_job(ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<17>, ap_uint<3>, int*, int (*) [16384], int*) (.28)' (../../mem_access.cpp:25:7)
INFO: [HLS 214-131] Inlining function 'mem_load(ap_uint<1>, ap_uint<1>, int*, int (*) [16384], ap_uint<17>, ap_uint<3>) (.63)' into 'stage_job(ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<17>, ap_uint<3>, int*, int (*) [16384], int*) (.28)' (../../mem_access.cpp:22:7)
INFO: [HLS 214-131] Inlining function 'set_output_to_w(ap_uint<5>, ap_uint<1>, ap_uint<1>, ap_uint<1>, int, int, from_m_to_w_s*) (.27)' into 'mem_access(ap_uint<1>, from_e_to_m_s, int*, int (*) [16384], from_m_to_w_s*) (.26)' (../../mem_access.cpp:79:5)
INFO: [HLS 214-131] Inlining function 'stage_job(ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<17>, ap_uint<3>, int*, int (*) [16384], int*) (.28)' into 'mem_access(ap_uint<1>, from_e_to_m_s, int*, int (*) [16384], from_m_to_w_s*) (.26)' (../../mem_access.cpp:70:5)
INFO: [HLS 214-131] Inlining function 'stage_job(ap_uint<1>, ap_uint<5>, ap_uint<1>, int, int, int*) (.25)' into 'write_back(from_m_to_w_s, int*, ap_uint<1>*) (.21)' (../../wb.cpp:32:5)
INFO: [HLS 214-131] Inlining function 'running_cond_update(from_m_to_w_s, ap_uint<1>*) (.3)' into 'multicycle_pipeline_ip(unsigned int, unsigned int, unsigned int*, int*, int (*) [16384], unsigned int*, unsigned int*)' (../../multicycle_pipeline_ip.cpp:144:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(from_m_to_w_s, unsigned int*, ap_uint<32>*) (.8)' into 'multicycle_pipeline_ip(unsigned int, unsigned int, unsigned int*, int*, int (*) [16384], unsigned int*, unsigned int*)' (../../multicycle_pipeline_ip.cpp:143:5)
INFO: [HLS 214-131] Inlining function 'write_back(from_m_to_w_s, int*, ap_uint<1>*) (.21)' into 'multicycle_pipeline_ip(unsigned int, unsigned int, unsigned int*, int*, int (*) [16384], unsigned int*, unsigned int*)' (../../multicycle_pipeline_ip.cpp:138:5)
INFO: [HLS 214-131] Inlining function 'mem_access(ap_uint<1>, from_e_to_m_s, int*, int (*) [16384], from_m_to_w_s*) (.26)' into 'multicycle_pipeline_ip(unsigned int, unsigned int, unsigned int*, int*, int (*) [16384], unsigned int*, unsigned int*)' (../../multicycle_pipeline_ip.cpp:137:5)
INFO: [HLS 214-131] Inlining function 'execute(from_i_to_e_s, from_e_to_f_s*, from_e_to_m_s*) (.84)' into 'multicycle_pipeline_ip(unsigned int, unsigned int, unsigned int*, int*, int (*) [16384], unsigned int*, unsigned int*)' (../../multicycle_pipeline_ip.cpp:124:5)
INFO: [HLS 214-131] Inlining function 'issue(from_d_to_i_s, int*, ap_uint<1>*, i_safe_s*, from_i_to_e_s*, ap_uint<1>*) (.130)' into 'multicycle_pipeline_ip(unsigned int, unsigned int, unsigned int*, int*, int (*) [16384], unsigned int*, unsigned int*)' (../../multicycle_pipeline_ip.cpp:122:5)
INFO: [HLS 214-131] Inlining function 'decode(from_f_to_d_s, ap_uint<1>, from_d_to_f_s*, from_d_to_i_s*) (.134)' into 'multicycle_pipeline_ip(unsigned int, unsigned int, unsigned int*, int*, int (*) [16384], unsigned int*, unsigned int*)' (../../multicycle_pipeline_ip.cpp:121:5)
INFO: [HLS 214-131] Inlining function 'fetch(from_f_to_f_s, from_d_to_f_s, from_e_to_f_s, ap_uint<1>, unsigned int*, from_f_to_f_s*, from_f_to_d_s*) (.208)' into 'multicycle_pipeline_ip(unsigned int, unsigned int, unsigned int*, int*, int (*) [16384], unsigned int*, unsigned int*)' (../../multicycle_pipeline_ip.cpp:119:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_f_to_f_s, from_d_to_f_s, from_e_to_f_s, from_f_to_d_s, from_d_to_i_s, from_i_to_e_s, from_e_to_m_s, from_m_to_w_s, from_f_to_f_s*, from_d_to_f_s*, from_e_to_f_s*, from_f_to_d_s*, from_d_to_i_s*, from_i_to_e_s*, from_e_to_m_s*, from_m_to_w_s*) (.213)' into 'multicycle_pipeline_ip(unsigned int, unsigned int, unsigned int*, int*, int (*) [16384], unsigned int*, unsigned int*)' (../../multicycle_pipeline_ip.cpp:115:2)
INFO: [HLS 214-131] Inlining function 'init_reg_file(ap_uint<1>, int*, ap_uint<1>*) (.216)' into 'multicycle_pipeline_ip(unsigned int, unsigned int, unsigned int*, int*, int (*) [16384], unsigned int*, unsigned int*)' (../../multicycle_pipeline_ip.cpp:93:3)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_26_1' (../../multicycle_pipeline_ip.cpp:26:20) in function 'multicycle_pipeline_ip' completely with a factor of 32 (../../multicycle_pipeline_ip.cpp:59:0)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (../../multicycle_pipeline_ip.cpp:69:6)
INFO: [HLS 214-248] Applying array_partition to 'is_reg_computed': Complete partitioning on dimension 1. (../../multicycle_pipeline_ip.cpp:71:8)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../wb.cpp:21:10)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:23:10)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:24:10)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:83:9)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:66:7)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:63:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.94 seconds. CPU system time: 0.3 seconds. Elapsed time: 7.45 seconds; current allocated memory: 291.594 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 291.594 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 295.406 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 297.758 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../fetch.cpp:55:56) to (../../decode.cpp:118:9) in function 'multicycle_pipeline_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../issue.cpp:62:30) to (../../issue.cpp:68:9) in function 'multicycle_pipeline_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../execute.cpp:12:25) to (../../execute.cpp:59:5) in function 'multicycle_pipeline_ip'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../decode.cpp:78:21) to (../../decode.cpp:66:3) in function 'multicycle_pipeline_ip'... converting 16 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'multicycle_pipeline_ip' (../../mem.cpp:4:7)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 328.391 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 330.766 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multicycle_pipeline_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multicycle_pipeline_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_107_1'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 14, loop 'VITIS_LOOP_107_1'
WARNING: [HLS 200-871] Estimated clock period (13.607 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'multicycle_pipeline_ip' consists of the following:
	s_axi read operation ('data_ram_read', ../../multicycle_pipeline_ip.cpp:53) on port 'data_ram' (../../multicycle_pipeline_ip.cpp:53) [151]  (1.000 ns)
	'add' operation 64 bit ('add_ln23', ../../mem.cpp:23->../../mem_access.cpp:22->../../mem_access.cpp:70->../../multicycle_pipeline_ip.cpp:137) [1530]  (0.000 ns)
	'add' operation 64 bit ('add_ln23_1', ../../mem.cpp:23->../../mem_access.cpp:22->../../mem_access.cpp:70->../../multicycle_pipeline_ip.cpp:137) [1531]  (5.307 ns)
	'getelementptr' operation 32 bit ('gmem_addr', ../../mem.cpp:23->../../mem_access.cpp:22->../../mem_access.cpp:70->../../multicycle_pipeline_ip.cpp:137) [1534]  (0.000 ns)
	bus request operation ('w_req', ../../mem.cpp:23->../../mem_access.cpp:22->../../mem_access.cpp:70->../../multicycle_pipeline_ip.cpp:137) on port 'gmem' (../../mem.cpp:23->../../mem_access.cpp:22->../../mem_access.cpp:70->../../multicycle_pipeline_ip.cpp:137) [1535]  (7.300 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 16.6 seconds. CPU system time: 0.21 seconds. Elapsed time: 16.86 seconds; current allocated memory: 915.953 MB.
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_107_1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 915.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multicycle_pipeline_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'multicycle_pipeline_ip/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multicycle_pipeline_ip/ip_num' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multicycle_pipeline_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multicycle_pipeline_ip/ip_code_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multicycle_pipeline_ip/ip_data_ram' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multicycle_pipeline_ip/data_ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multicycle_pipeline_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multicycle_pipeline_ip/nb_cycle' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multicycle_pipeline_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'multicycle_pipeline_ip' pipeline 'VITIS_LOOP_107_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'ip_num', 'start_pc', 'data_ram', 'nb_instruction', 'nb_cycle', 'ip_code_ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_13_5_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_15_6_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_7_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_1_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multicycle_pipeline_ip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.01 seconds; current allocated memory: 915.953 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.79 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.84 seconds; current allocated memory: 915.953 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 915.953 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for multicycle_pipeline_ip.
INFO: [VLOG 209-307] Generating Verilog RTL for multicycle_pipeline_ip.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 73.49 MHz
INFO: [HLS 200-112] Total CPU user time: 51.51 seconds. Total CPU system time: 5.83 seconds. Total elapsed time: 61.84 seconds; peak allocated memory: 915.953 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 1m 5s
