

================================================================
== Vitis HLS Report for 'adpcm_main_Pipeline_adpcm_main_label13'
================================================================
* Date:           Wed Jun 19 19:06:29 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        adpcm_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.623 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    48003|    48003|  0.240 ms|  0.240 ms|  48003|  48003|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+---------+---------+-----------+-----------+-----+-----+---------+
        |                   |        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |      Instance     | Module |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------+--------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_decode_fu_142  |decode  |       10|       10|  50.000 ns|  50.000 ns|    9|    9|      yes|
        +-------------------+--------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- adpcm_main_label13  |    48001|    48001|        14|         12|          1|  4000|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 12, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 12, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:771]   --->   Operation 17 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result, void @empty, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compressed, void @empty, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.46ns)   --->   "%store_ln771 = store i13 0, i13 %i" [benchmarks/chstone/adpcm/src/adpcm.c:771]   --->   Operation 20 'store' 'store_ln771' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc17"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_4 = load i13 %i" [benchmarks/chstone/adpcm/src/adpcm.c:782]   --->   Operation 22 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.02ns)   --->   "%icmp_ln782 = icmp_ult  i13 %i_4, i13 8000" [benchmarks/chstone/adpcm/src/adpcm.c:782]   --->   Operation 23 'icmp' 'icmp_ln782' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln782 = br i1 %icmp_ln782, void %for.end19.exitStub, void %for.inc17.split" [benchmarks/chstone/adpcm/src/adpcm.c:782]   --->   Operation 24 'br' 'br_ln782' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_s = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %i_4, i32 1, i32 12" [benchmarks/chstone/adpcm/src/adpcm.c:782]   --->   Operation 25 'partselect' 'tmp_s' <Predicate = (icmp_ln782)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln784 = zext i12 %tmp_s" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 26 'zext' 'zext_ln784' <Predicate = (icmp_ln782)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%compressed_addr = getelementptr i32 %compressed, i64 0, i64 %zext_ln784" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 27 'getelementptr' 'compressed_addr' <Predicate = (icmp_ln782)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.29ns)   --->   "%compressed_load = load i12 %compressed_addr" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 28 'load' 'compressed_load' <Predicate = (icmp_ln782)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4000> <RAM>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 29 [1/2] (1.29ns)   --->   "%compressed_load = load i12 %compressed_addr" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 29 'load' 'compressed_load' <Predicate = (icmp_ln782)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4000> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln784 = trunc i32 %compressed_load" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 30 'trunc' 'trunc_ln784' <Predicate = (icmp_ln782)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = (!icmp_ln782)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.04>
ST_3 : Operation 31 [11/11] (3.04ns)   --->   "%call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 31 'call' 'call_ln784' <Predicate = (icmp_ln782)> <Delay = 3.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.62>
ST_4 : Operation 32 [10/11] (3.62ns)   --->   "%call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 32 'call' 'call_ln784' <Predicate = (icmp_ln782)> <Delay = 3.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.62>
ST_5 : Operation 33 [9/11] (3.62ns)   --->   "%call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 33 'call' 'call_ln784' <Predicate = (icmp_ln782)> <Delay = 3.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.62>
ST_6 : Operation 34 [8/11] (3.62ns)   --->   "%call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 34 'call' 'call_ln784' <Predicate = (icmp_ln782)> <Delay = 3.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.62>
ST_7 : Operation 35 [7/11] (3.62ns)   --->   "%call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 35 'call' 'call_ln784' <Predicate = (icmp_ln782)> <Delay = 3.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.62>
ST_8 : Operation 36 [6/11] (3.62ns)   --->   "%call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 36 'call' 'call_ln784' <Predicate = (icmp_ln782)> <Delay = 3.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 3.62>
ST_9 : Operation 37 [5/11] (3.62ns)   --->   "%call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 37 'call' 'call_ln784' <Predicate = (icmp_ln782)> <Delay = 3.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 3.62>
ST_10 : Operation 38 [4/11] (3.62ns)   --->   "%call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 38 'call' 'call_ln784' <Predicate = (icmp_ln782)> <Delay = 3.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 3.62>
ST_11 : Operation 39 [3/11] (3.62ns)   --->   "%call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 39 'call' 'call_ln784' <Predicate = (icmp_ln782)> <Delay = 3.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 3.62>
ST_12 : Operation 40 [2/11] (3.62ns)   --->   "%call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 40 'call' 'call_ln784' <Predicate = (icmp_ln782)> <Delay = 3.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 41 [1/1] (1.02ns)   --->   "%add_ln782 = add i13 %i_4, i13 2" [benchmarks/chstone/adpcm/src/adpcm.c:782]   --->   Operation 41 'add' 'add_ln782' <Predicate = (icmp_ln782)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 42 [1/1] (0.46ns)   --->   "%store_ln771 = store i13 %add_ln782, i13 %i" [benchmarks/chstone/adpcm/src/adpcm.c:771]   --->   Operation 42 'store' 'store_ln771' <Predicate = (icmp_ln782)> <Delay = 0.46>

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 43 [1/11] (0.00ns)   --->   "%call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 43 'call' 'call_ln784' <Predicate = (icmp_ln782)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 1.29>
ST_14 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln782 = zext i13 %i_4" [benchmarks/chstone/adpcm/src/adpcm.c:782]   --->   Operation 44 'zext' 'zext_ln782' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln771 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [benchmarks/chstone/adpcm/src/adpcm.c:771]   --->   Operation 45 'specpipeline' 'specpipeline_ln771' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln771 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4000, i64 4000, i64 4000" [benchmarks/chstone/adpcm/src/adpcm.c:771]   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln771' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln782 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [benchmarks/chstone/adpcm/src/adpcm.c:782]   --->   Operation 47 'specloopname' 'specloopname_ln782' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 48 [1/1] (0.00ns)   --->   "%xout1_load = load i32 %xout1" [benchmarks/chstone/adpcm/src/adpcm.c:785]   --->   Operation 48 'load' 'xout1_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 49 [1/1] (0.00ns)   --->   "%result_addr = getelementptr i32 %result, i64 0, i64 %zext_ln782" [benchmarks/chstone/adpcm/src/adpcm.c:785]   --->   Operation 49 'getelementptr' 'result_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 50 [1/1] (1.29ns)   --->   "%store_ln785 = store i32 %xout1_load, i13 %result_addr" [benchmarks/chstone/adpcm/src/adpcm.c:785]   --->   Operation 50 'store' 'store_ln785' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8000> <RAM>
ST_14 : Operation 51 [1/1] (0.00ns)   --->   "%xout2_load = load i32 %xout2" [benchmarks/chstone/adpcm/src/adpcm.c:786]   --->   Operation 51 'load' 'xout2_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 52 [1/1] (0.00ns)   --->   "%or_ln786 = or i13 %i_4, i13 1" [benchmarks/chstone/adpcm/src/adpcm.c:786]   --->   Operation 52 'or' 'or_ln786' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln786 = zext i13 %or_ln786" [benchmarks/chstone/adpcm/src/adpcm.c:786]   --->   Operation 53 'zext' 'zext_ln786' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 54 [1/1] (0.00ns)   --->   "%result_addr_1 = getelementptr i32 %result, i64 0, i64 %zext_ln786" [benchmarks/chstone/adpcm/src/adpcm.c:786]   --->   Operation 54 'getelementptr' 'result_addr_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 55 [1/1] (1.29ns)   --->   "%store_ln786 = store i32 %xout2_load, i13 %result_addr_1" [benchmarks/chstone/adpcm/src/adpcm.c:786]   --->   Operation 55 'store' 'store_ln786' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8000> <RAM>
ST_14 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln782 = br void %for.inc17" [benchmarks/chstone/adpcm/src/adpcm.c:782]   --->   Operation 56 'br' 'br_ln782' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ compressed]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ result]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ dec_rlt1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_al1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_rlt2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_al2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_detl]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ qq4_code4_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ il]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ qq6_code6_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dec_nbl]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ wl_code_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ ilb_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dec_plt1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_plt2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_rh1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_ah1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_rh2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_ah2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_deth]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_nbh]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_ph1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_ph2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ xout1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ xout2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ dec_del_bpl]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ dec_del_dltx]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ dec_del_bph]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ dec_del_dhx]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ accumc]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ accumd]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 011111111111100]
specinterface_ln0       (specinterface    ) [ 000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000]
store_ln771             (store            ) [ 000000000000000]
br_ln0                  (br               ) [ 000000000000000]
i_4                     (load             ) [ 011111111111111]
icmp_ln782              (icmp             ) [ 011111111111110]
br_ln782                (br               ) [ 000000000000000]
tmp_s                   (partselect       ) [ 000000000000000]
zext_ln784              (zext             ) [ 000000000000000]
compressed_addr         (getelementptr    ) [ 001000000000000]
compressed_load         (load             ) [ 000000000000000]
trunc_ln784             (trunc            ) [ 000100000000000]
add_ln782               (add              ) [ 000000000000000]
store_ln771             (store            ) [ 000000000000000]
call_ln784              (call             ) [ 000000000000000]
zext_ln782              (zext             ) [ 000000000000000]
specpipeline_ln771      (specpipeline     ) [ 000000000000000]
speclooptripcount_ln771 (speclooptripcount) [ 000000000000000]
specloopname_ln782      (specloopname     ) [ 000000000000000]
xout1_load              (load             ) [ 000000000000000]
result_addr             (getelementptr    ) [ 000000000000000]
store_ln785             (store            ) [ 000000000000000]
xout2_load              (load             ) [ 000000000000000]
or_ln786                (or               ) [ 000000000000000]
zext_ln786              (zext             ) [ 000000000000000]
result_addr_1           (getelementptr    ) [ 000000000000000]
store_ln786             (store            ) [ 000000000000000]
br_ln782                (br               ) [ 000000000000000]
ret_ln0                 (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="compressed">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compressed"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="result">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dec_rlt1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_rlt1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dec_al1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_al1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dec_rlt2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_rlt2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dec_al2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_al2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dec_detl">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_detl"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="qq4_code4_table">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qq4_code4_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="il">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="il"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="qq6_code6_table">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qq6_code6_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dec_nbl">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_nbl"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="wl_code_table">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wl_code_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ilb_table">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ilb_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dec_plt1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_plt1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="dec_plt2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_plt2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="dec_rh1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_rh1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="dec_ah1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_ah1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="dec_rh2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_rh2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="dec_ah2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_ah2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="dec_deth">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_deth"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="dec_nbh">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_nbh"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="dec_ph1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_ph1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="dec_ph2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_ph2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="xout1">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xout1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="xout2">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xout2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="dec_del_bpl">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_del_bpl"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="dec_del_dltx">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_del_dltx"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="dec_del_bph">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_del_bph"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="dec_del_dhx">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_del_dhx"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="accumc">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accumc"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="accumd">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accumd"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decode"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="i_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="compressed_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="12" slack="0"/>
<pin id="108" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compressed_addr/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="12" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="compressed_load/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="result_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="13" slack="0"/>
<pin id="121" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_addr/14 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="13" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="0" index="2" bw="0" slack="0"/>
<pin id="129" dir="0" index="4" bw="13" slack="0"/>
<pin id="130" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="131" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="132" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln785/14 store_ln786/14 "/>
</bind>
</comp>

<comp id="134" class="1004" name="result_addr_1_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="13" slack="0"/>
<pin id="138" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_addr_1/14 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_decode_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="1"/>
<pin id="145" dir="0" index="2" bw="31" slack="0"/>
<pin id="146" dir="0" index="3" bw="16" slack="0"/>
<pin id="147" dir="0" index="4" bw="31" slack="0"/>
<pin id="148" dir="0" index="5" bw="15" slack="0"/>
<pin id="149" dir="0" index="6" bw="15" slack="0"/>
<pin id="150" dir="0" index="7" bw="16" slack="0"/>
<pin id="151" dir="0" index="8" bw="6" slack="0"/>
<pin id="152" dir="0" index="9" bw="16" slack="0"/>
<pin id="153" dir="0" index="10" bw="15" slack="0"/>
<pin id="154" dir="0" index="11" bw="13" slack="0"/>
<pin id="155" dir="0" index="12" bw="12" slack="0"/>
<pin id="156" dir="0" index="13" bw="32" slack="0"/>
<pin id="157" dir="0" index="14" bw="32" slack="0"/>
<pin id="158" dir="0" index="15" bw="31" slack="0"/>
<pin id="159" dir="0" index="16" bw="16" slack="0"/>
<pin id="160" dir="0" index="17" bw="31" slack="0"/>
<pin id="161" dir="0" index="18" bw="15" slack="0"/>
<pin id="162" dir="0" index="19" bw="15" slack="0"/>
<pin id="163" dir="0" index="20" bw="15" slack="0"/>
<pin id="164" dir="0" index="21" bw="32" slack="0"/>
<pin id="165" dir="0" index="22" bw="32" slack="0"/>
<pin id="166" dir="0" index="23" bw="32" slack="0"/>
<pin id="167" dir="0" index="24" bw="32" slack="0"/>
<pin id="168" dir="0" index="25" bw="32" slack="0"/>
<pin id="169" dir="0" index="26" bw="16" slack="0"/>
<pin id="170" dir="0" index="27" bw="32" slack="0"/>
<pin id="171" dir="0" index="28" bw="14" slack="0"/>
<pin id="172" dir="0" index="29" bw="32" slack="0"/>
<pin id="173" dir="0" index="30" bw="32" slack="0"/>
<pin id="174" dir="1" index="31" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln784/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln771_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="13" slack="0"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln771/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="i_4_load_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="13" slack="0"/>
<pin id="212" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="icmp_ln782_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="13" slack="0"/>
<pin id="215" dir="0" index="1" bw="13" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln782/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_s_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="12" slack="0"/>
<pin id="221" dir="0" index="1" bw="13" slack="0"/>
<pin id="222" dir="0" index="2" bw="1" slack="0"/>
<pin id="223" dir="0" index="3" bw="5" slack="0"/>
<pin id="224" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="zext_ln784_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="12" slack="0"/>
<pin id="231" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln784/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="trunc_ln784_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln784/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="add_ln782_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="13" slack="11"/>
<pin id="240" dir="0" index="1" bw="3" slack="0"/>
<pin id="241" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln782/12 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln771_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="13" slack="0"/>
<pin id="245" dir="0" index="1" bw="13" slack="11"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln771/12 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln782_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="13" slack="13"/>
<pin id="250" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln782/14 "/>
</bind>
</comp>

<comp id="252" class="1004" name="xout1_load_load_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xout1_load/14 "/>
</bind>
</comp>

<comp id="257" class="1004" name="xout2_load_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xout2_load/14 "/>
</bind>
</comp>

<comp id="262" class="1004" name="or_ln786_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="13" slack="13"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786/14 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln786_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="13" slack="0"/>
<pin id="269" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln786/14 "/>
</bind>
</comp>

<comp id="272" class="1005" name="i_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="13" slack="0"/>
<pin id="274" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="279" class="1005" name="i_4_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="13" slack="11"/>
<pin id="281" dir="1" index="1" bw="13" slack="11"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="286" class="1005" name="icmp_ln782_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln782 "/>
</bind>
</comp>

<comp id="290" class="1005" name="compressed_addr_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="12" slack="1"/>
<pin id="292" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="compressed_addr "/>
</bind>
</comp>

<comp id="295" class="1005" name="trunc_ln784_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="1"/>
<pin id="297" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln784 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="62" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="82" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="2" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="82" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="133"><net_src comp="117" pin="3"/><net_sink comp="124" pin=2"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="82" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="134" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="175"><net_src comp="84" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="176"><net_src comp="4" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="177"><net_src comp="6" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="178"><net_src comp="8" pin="0"/><net_sink comp="142" pin=4"/></net>

<net id="179"><net_src comp="10" pin="0"/><net_sink comp="142" pin=5"/></net>

<net id="180"><net_src comp="12" pin="0"/><net_sink comp="142" pin=6"/></net>

<net id="181"><net_src comp="14" pin="0"/><net_sink comp="142" pin=7"/></net>

<net id="182"><net_src comp="16" pin="0"/><net_sink comp="142" pin=8"/></net>

<net id="183"><net_src comp="18" pin="0"/><net_sink comp="142" pin=9"/></net>

<net id="184"><net_src comp="20" pin="0"/><net_sink comp="142" pin=10"/></net>

<net id="185"><net_src comp="22" pin="0"/><net_sink comp="142" pin=11"/></net>

<net id="186"><net_src comp="24" pin="0"/><net_sink comp="142" pin=12"/></net>

<net id="187"><net_src comp="26" pin="0"/><net_sink comp="142" pin=13"/></net>

<net id="188"><net_src comp="28" pin="0"/><net_sink comp="142" pin=14"/></net>

<net id="189"><net_src comp="30" pin="0"/><net_sink comp="142" pin=15"/></net>

<net id="190"><net_src comp="32" pin="0"/><net_sink comp="142" pin=16"/></net>

<net id="191"><net_src comp="34" pin="0"/><net_sink comp="142" pin=17"/></net>

<net id="192"><net_src comp="36" pin="0"/><net_sink comp="142" pin=18"/></net>

<net id="193"><net_src comp="38" pin="0"/><net_sink comp="142" pin=19"/></net>

<net id="194"><net_src comp="40" pin="0"/><net_sink comp="142" pin=20"/></net>

<net id="195"><net_src comp="42" pin="0"/><net_sink comp="142" pin=21"/></net>

<net id="196"><net_src comp="44" pin="0"/><net_sink comp="142" pin=22"/></net>

<net id="197"><net_src comp="46" pin="0"/><net_sink comp="142" pin=23"/></net>

<net id="198"><net_src comp="48" pin="0"/><net_sink comp="142" pin=24"/></net>

<net id="199"><net_src comp="50" pin="0"/><net_sink comp="142" pin=25"/></net>

<net id="200"><net_src comp="52" pin="0"/><net_sink comp="142" pin=26"/></net>

<net id="201"><net_src comp="54" pin="0"/><net_sink comp="142" pin=27"/></net>

<net id="202"><net_src comp="56" pin="0"/><net_sink comp="142" pin=28"/></net>

<net id="203"><net_src comp="58" pin="0"/><net_sink comp="142" pin=29"/></net>

<net id="204"><net_src comp="60" pin="0"/><net_sink comp="142" pin=30"/></net>

<net id="209"><net_src comp="74" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="217"><net_src comp="210" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="76" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="78" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="210" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="227"><net_src comp="62" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="228"><net_src comp="80" pin="0"/><net_sink comp="219" pin=3"/></net>

<net id="232"><net_src comp="219" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="237"><net_src comp="111" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="86" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="247"><net_src comp="238" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="248" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="255"><net_src comp="46" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="124" pin=4"/></net>

<net id="260"><net_src comp="48" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="266"><net_src comp="98" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="270"><net_src comp="262" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="275"><net_src comp="100" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="278"><net_src comp="272" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="282"><net_src comp="210" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="284"><net_src comp="279" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="285"><net_src comp="279" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="289"><net_src comp="213" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="104" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="298"><net_src comp="234" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="142" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: result | {14 }
	Port: dec_rlt1 | {9 }
	Port: dec_al1 | {13 }
	Port: dec_rlt2 | {5 }
	Port: dec_al2 | {12 }
	Port: dec_detl | {6 }
	Port: dec_nbl | {5 }
	Port: dec_plt1 | {9 }
	Port: dec_plt2 | {9 }
	Port: dec_rh1 | {9 }
	Port: dec_ah1 | {13 }
	Port: dec_rh2 | {5 }
	Port: dec_ah2 | {12 }
	Port: dec_deth | {5 }
	Port: dec_nbh | {4 }
	Port: dec_ph1 | {9 }
	Port: dec_ph2 | {9 }
	Port: xout1 | {10 }
	Port: xout2 | {13 }
	Port: dec_del_bpl | {6 7 8 9 10 11 }
	Port: dec_del_dltx | {4 5 6 7 }
	Port: dec_del_bph | {6 7 8 9 10 }
	Port: dec_del_dhx | {4 5 6 7 }
	Port: accumc | {5 6 7 8 9 10 11 }
	Port: accumd | {4 5 6 7 8 9 10 11 }
 - Input state : 
	Port: adpcm_main_Pipeline_adpcm_main_label13 : compressed | {1 2 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : dec_rlt1 | {5 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : dec_al1 | {5 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : dec_rlt2 | {4 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : dec_al2 | {4 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : dec_detl | {4 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : qq4_code4_table | {3 4 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : il | {3 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : qq6_code6_table | {3 4 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : dec_nbl | {4 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : wl_code_table | {3 4 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : ilb_table | {4 5 6 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : dec_plt1 | {9 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : dec_plt2 | {9 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : dec_rh1 | {5 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : dec_ah1 | {5 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : dec_rh2 | {4 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : dec_ah2 | {4 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : dec_deth | {3 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : dec_nbh | {3 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : dec_ph1 | {9 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : dec_ph2 | {9 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : xout1 | {14 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : xout2 | {14 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : dec_del_bpl | {3 4 5 6 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : dec_del_dltx | {3 4 5 6 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : dec_del_bph | {3 4 5 6 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : dec_del_dhx | {3 4 5 6 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : accumc | {3 4 5 6 7 8 9 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : accumd | {3 4 5 6 7 8 9 }
  - Chain level:
	State 1
		store_ln771 : 1
		i_4 : 1
		icmp_ln782 : 2
		br_ln782 : 3
		tmp_s : 2
		zext_ln784 : 3
		compressed_addr : 4
		compressed_load : 5
	State 2
		trunc_ln784 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		store_ln771 : 1
	State 13
	State 14
		result_addr : 1
		store_ln785 : 2
		result_addr_1 : 1
		store_ln786 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|---------|
|   call   |  grp_decode_fu_142 |    69   | 35.6664 |  10136  |   6545  |
|----------|--------------------|---------|---------|---------|---------|
|   icmp   |  icmp_ln782_fu_213 |    0    |    0    |    0    |    20   |
|----------|--------------------|---------|---------|---------|---------|
|    add   |  add_ln782_fu_238  |    0    |    0    |    0    |    20   |
|----------|--------------------|---------|---------|---------|---------|
|partselect|    tmp_s_fu_219    |    0    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|---------|
|          |  zext_ln784_fu_229 |    0    |    0    |    0    |    0    |
|   zext   |  zext_ln782_fu_248 |    0    |    0    |    0    |    0    |
|          |  zext_ln786_fu_267 |    0    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|---------|
|   trunc  | trunc_ln784_fu_234 |    0    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|---------|
|    or    |   or_ln786_fu_262  |    0    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|---------|
|   Total  |                    |    69   | 35.6664 |  10136  |   6585  |
|----------|--------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|compressed_addr_reg_290|   12   |
|      i_4_reg_279      |   13   |
|       i_reg_272       |   13   |
|   icmp_ln782_reg_286  |    1   |
|  trunc_ln784_reg_295  |    8   |
+-----------------------+--------+
|         Total         |   47   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_111 |  p0  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   24   ||   0.46  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   69   |   35   |  10136 |  6585  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   47   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   69   |   36   |  10183 |  6594  |
+-----------+--------+--------+--------+--------+
