<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-ks8695 › include › mach › regs-mem.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>regs-mem.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/arm/mach-ks8695/include/mach/regs-mem.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2006 Andrew Victor</span>
<span class="cm"> *</span>
<span class="cm"> * KS8695 - Memory Controller registers and bit definitions</span>
<span class="cm"> *</span>
<span class="cm"> * This file is licensed under  the terms of the GNU General Public</span>
<span class="cm"> * License version 2. This program is licensed &quot;as is&quot; without any</span>
<span class="cm"> * warranty of any kind, whether express or implied.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef KS8695_MEM_H</span>
<span class="cp">#define KS8695_MEM_H</span>

<span class="cp">#define KS8695_MEM_OFFSET	(0xF0000 + 0x4000)</span>
<span class="cp">#define KS8695_MEM_VA		(KS8695_IO_VA + KS8695_MEM_OFFSET)</span>
<span class="cp">#define KS8695_MEM_PA		(KS8695_IO_PA + KS8695_MEM_OFFSET)</span>


<span class="cm">/*</span>
<span class="cm"> * Memory Controller Registers</span>
<span class="cm"> */</span>
<span class="cp">#define KS8695_EXTACON0		(0x00)		</span><span class="cm">/* External I/O 0 Access Control */</span><span class="cp"></span>
<span class="cp">#define KS8695_EXTACON1		(0x04)		</span><span class="cm">/* External I/O 1 Access Control */</span><span class="cp"></span>
<span class="cp">#define KS8695_EXTACON2		(0x08)		</span><span class="cm">/* External I/O 2 Access Control */</span><span class="cp"></span>
<span class="cp">#define KS8695_ROMCON0		(0x10)		</span><span class="cm">/* ROM/SRAM/Flash 1 Control Register */</span><span class="cp"></span>
<span class="cp">#define KS8695_ROMCON1		(0x14)		</span><span class="cm">/* ROM/SRAM/Flash 2 Control Register */</span><span class="cp"></span>
<span class="cp">#define KS8695_ERGCON		(0x20)		</span><span class="cm">/* External I/O and ROM/SRAM/Flash General Register */</span><span class="cp"></span>
<span class="cp">#define KS8695_SDCON0		(0x30)		</span><span class="cm">/* SDRAM Control Register 0 */</span><span class="cp"></span>
<span class="cp">#define KS8695_SDCON1		(0x34)		</span><span class="cm">/* SDRAM Control Register 1 */</span><span class="cp"></span>
<span class="cp">#define KS8695_SDGCON		(0x38)		</span><span class="cm">/* SDRAM General Control */</span><span class="cp"></span>
<span class="cp">#define KS8695_SDBCON		(0x3c)		</span><span class="cm">/* SDRAM Buffer Control */</span><span class="cp"></span>
<span class="cp">#define KS8695_REFTIM		(0x40)		</span><span class="cm">/* SDRAM Refresh Timer */</span><span class="cp"></span>


<span class="cm">/* External I/O Access Control Registers */</span>
<span class="cp">#define EXTACON_EBNPTR		(0x3ff &lt;&lt; 22)		</span><span class="cm">/* Last Address Pointer */</span><span class="cp"></span>
<span class="cp">#define EXTACON_EBBPTR		(0x3ff &lt;&lt; 12)		</span><span class="cm">/* Base Pointer */</span><span class="cp"></span>
<span class="cp">#define EXTACON_EBTACT		(7     &lt;&lt;  9)		</span><span class="cm">/* Write Enable/Output Enable Active Time */</span><span class="cp"></span>
<span class="cp">#define EXTACON_EBTCOH		(7     &lt;&lt;  6)		</span><span class="cm">/* Chip Select Hold Time */</span><span class="cp"></span>
<span class="cp">#define EXTACON_EBTACS		(7     &lt;&lt;  3)		</span><span class="cm">/* Address Setup Time before ECSN */</span><span class="cp"></span>
<span class="cp">#define EXTACON_EBTCOS		(7     &lt;&lt;  0)		</span><span class="cm">/* Chip Select Time before OEN */</span><span class="cp"></span>

<span class="cm">/* ROM/SRAM/Flash Control Register */</span>
<span class="cp">#define ROMCON_RBNPTR		(0x3ff &lt;&lt; 22)		</span><span class="cm">/* Next Pointer */</span><span class="cp"></span>
<span class="cp">#define ROMCON_RBBPTR		(0x3ff &lt;&lt; 12)		</span><span class="cm">/* Base Pointer */</span><span class="cp"></span>
<span class="cp">#define ROMCON_RBTACC		(7     &lt;&lt;  4)		</span><span class="cm">/* Access Cycle Time */</span><span class="cp"></span>
<span class="cp">#define ROMCON_RBTPA		(3     &lt;&lt;  2)		</span><span class="cm">/* Page Address Access Time */</span><span class="cp"></span>
<span class="cp">#define ROMCON_PMC		(3     &lt;&lt;  0)		</span><span class="cm">/* Page Mode Configuration */</span><span class="cp"></span>
<span class="cp">#define		PMC_NORMAL		(0 &lt;&lt; 0)</span>
<span class="cp">#define		PMC_4WORD		(1 &lt;&lt; 0)</span>
<span class="cp">#define		PMC_8WORD		(2 &lt;&lt; 0)</span>
<span class="cp">#define		PMC_16WORD		(3 &lt;&lt; 0)</span>

<span class="cm">/* External I/O and ROM/SRAM/Flash General Register */</span>
<span class="cp">#define ERGCON_TMULT		(3 &lt;&lt; 28)		</span><span class="cm">/* Time Multiplier */</span><span class="cp"></span>
<span class="cp">#define ERGCON_DSX2		(3 &lt;&lt; 20)		</span><span class="cm">/* Data Width (External I/O Bank 2) */</span><span class="cp"></span>
<span class="cp">#define ERGCON_DSX1		(3 &lt;&lt; 18)		</span><span class="cm">/* Data Width (External I/O Bank 1) */</span><span class="cp"></span>
<span class="cp">#define ERGCON_DSX0		(3 &lt;&lt; 16)		</span><span class="cm">/* Data Width (External I/O Bank 0) */</span><span class="cp"></span>
<span class="cp">#define ERGCON_DSR1		(3 &lt;&lt;  2)		</span><span class="cm">/* Data Width (ROM/SRAM/Flash Bank 1) */</span><span class="cp"></span>
<span class="cp">#define ERGCON_DSR0		(3 &lt;&lt;  0)		</span><span class="cm">/* Data Width (ROM/SRAM/Flash Bank 0) */</span><span class="cp"></span>

<span class="cm">/* SDRAM Control Register */</span>
<span class="cp">#define SDCON_DBNPTR		(0x3ff &lt;&lt; 22)		</span><span class="cm">/* Last Address Pointer */</span><span class="cp"></span>
<span class="cp">#define SDCON_DBBPTR		(0x3ff &lt;&lt; 12)		</span><span class="cm">/* Base Pointer */</span><span class="cp"></span>
<span class="cp">#define SDCON_DBCAB		(3     &lt;&lt;  8)		</span><span class="cm">/* Column Address Bits */</span><span class="cp"></span>
<span class="cp">#define SDCON_DBBNUM		(1     &lt;&lt;  3)		</span><span class="cm">/* Number of Banks */</span><span class="cp"></span>
<span class="cp">#define SDCON_DBDBW		(3     &lt;&lt;  1)		</span><span class="cm">/* Data Bus Width */</span><span class="cp"></span>

<span class="cm">/* SDRAM General Control Register */</span>
<span class="cp">#define SDGCON_SDTRC		(3 &lt;&lt; 2)		</span><span class="cm">/* RAS to CAS latency */</span><span class="cp"></span>
<span class="cp">#define SDGCON_SDCAS		(3 &lt;&lt; 0)		</span><span class="cm">/* CAS latency */</span><span class="cp"></span>

<span class="cm">/* SDRAM Buffer Control Register */</span>
<span class="cp">#define SDBCON_SDESTA		(1 &lt;&lt; 31)		</span><span class="cm">/* SDRAM Engine Status */</span><span class="cp"></span>
<span class="cp">#define SDBCON_RBUFBDIS		(1 &lt;&lt; 24)		</span><span class="cm">/* Read Buffer Burst Enable */</span><span class="cp"></span>
<span class="cp">#define SDBCON_WFIFOEN		(1 &lt;&lt; 23)		</span><span class="cm">/* Write FIFO Enable */</span><span class="cp"></span>
<span class="cp">#define SDBCON_RBUFEN		(1 &lt;&lt; 22)		</span><span class="cm">/* Read Buffer Enable */</span><span class="cp"></span>
<span class="cp">#define SDBCON_FLUSHWFIFO	(1 &lt;&lt; 21)		</span><span class="cm">/* Flush Write FIFO */</span><span class="cp"></span>
<span class="cp">#define SDBCON_RBUFINV		(1 &lt;&lt; 20)		</span><span class="cm">/* Read Buffer Invalidate */</span><span class="cp"></span>
<span class="cp">#define SDBCON_SDINI		(3 &lt;&lt; 16)		</span><span class="cm">/* SDRAM Initialization Control */</span><span class="cp"></span>
<span class="cp">#define SDBCON_SDMODE		(0x3fff &lt;&lt; 0)		</span><span class="cm">/* SDRAM Mode Register Value Program */</span><span class="cp"></span>

<span class="cm">/* SDRAM Refresh Timer Register */</span>
<span class="cp">#define REFTIM_REFTIM		(0xffff &lt;&lt; 0)		</span><span class="cm">/* Refresh Timer Value */</span><span class="cp"></span>


<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
