<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilogtorouting.org/" target="_blank">odin</a></h3>
<pre class="test-failed">
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>
time_elapsed: 0.004s
ram usage: 9652 KB
</pre>
<pre class="log">

--------------
Odin has decided you MAY fail ... :

WARNING (1)::ARG_ERROR Permissive flag is ON. Undefined behaviour may occur

ERROR (2)::NETLIST_ERROR <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>::76 You&#39;ve defined this driver fsm_full^next_state~0 twice. 
 	Note that Odin II does not currently support combinational a = ? overiding for if and case blocks.
end
Assertion failed()@[/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/odin_ii_1576842904865/work/ODIN_II/SRC/netlist_create_from_ast.cpp]terminate_continuous_assignment::3792 
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we&#39;ll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Adding file <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a> to parse list
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
==========================
Detected Top Level Module: 	fsm_full
==========================

</pre>
</body>