Analysis & Synthesis report for CPU
Mon Dec 04 16:43:57 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |cpu|fsm_state
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Port Connectivity Checks: "reg_file:Register_file"
 15. Port Connectivity Checks: "alu:Arithmetic_Logical_Unit|adder:adder1"
 16. Port Connectivity Checks: "alu:Arithmetic_Logical_Unit"
 17. Port Connectivity Checks: "Memory:memory_unit"
 18. Post-Synthesis Netlist Statistics for Top Partition
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec 04 16:43:57 2023       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; CPU                                         ;
; Top-level Entity Name              ; cpu                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 6                                           ;
;     Total combinational functions  ; 6                                           ;
;     Dedicated logic registers      ; 4                                           ;
; Total registers                    ; 4                                           ;
; Total pins                         ; 18                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M08DAF484C8G     ;                    ;
; Top-level entity name                                            ; CPU                ; CPU                ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                     ;
+----------------------------------+-----------------+-----------------+-------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path              ; Library ;
+----------------------------------+-----------------+-----------------+-------------------------------------------+---------+
; clock_divider_tb.vhd             ; yes             ; User VHDL File  ; C:/EE224 project/CPU/clock_divider_tb.vhd ;         ;
; CPU.vhd                          ; yes             ; User VHDL File  ; C:/EE224 project/CPU/CPU.vhd              ;         ;
; ALU.vhd                          ; yes             ; User VHDL File  ; C:/EE224 project/CPU/ALU.vhd              ;         ;
; SE9_shifter.vhd                  ; yes             ; User VHDL File  ; C:/EE224 project/CPU/SE9_shifter.vhd      ;         ;
; SE6.vhd                          ; yes             ; User VHDL File  ; C:/EE224 project/CPU/SE6.vhd              ;         ;
; Register.vhd                     ; yes             ; User VHDL File  ; C:/EE224 project/CPU/Register.vhd         ;         ;
; Register File.vhd                ; yes             ; User VHDL File  ; C:/EE224 project/CPU/Register File.vhd    ;         ;
; MUX_4x2.vhd                      ; yes             ; User VHDL File  ; C:/EE224 project/CPU/MUX_4x2.vhd          ;         ;
; MUX_2x1.vhd                      ; yes             ; User VHDL File  ; C:/EE224 project/CPU/MUX_2x1.vhd          ;         ;
; Memory.vhd                       ; yes             ; User VHDL File  ; C:/EE224 project/CPU/Memory.vhd           ;         ;
; SE6_Shifter.vhd                  ; yes             ; User VHDL File  ; C:/EE224 project/CPU/SE6_Shifter.vhd      ;         ;
+----------------------------------+-----------------+-----------------+-------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 6         ;
;                                             ;           ;
; Total combinational functions               ; 6         ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 0         ;
;     -- 3 input functions                    ; 1         ;
;     -- <=2 input functions                  ; 5         ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 6         ;
;     -- arithmetic mode                      ; 0         ;
;                                             ;           ;
; Total registers                             ; 4         ;
;     -- Dedicated logic registers            ; 4         ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 18        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; rst~input ;
; Maximum fan-out                             ; 4         ;
; Total fan-out                               ; 40        ;
; Average fan-out                             ; 0.87      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
; |cpu                       ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 18   ; 0            ; 0          ; |cpu                ; cpu         ; work         ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cpu|fsm_state                                                                                                                                                                                                                                                                                                       ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name          ; fsm_state.S20 ; fsm_state.S19 ; fsm_state.S18 ; fsm_state.S17 ; fsm_state.S16 ; fsm_state.S15 ; fsm_state.S14 ; fsm_state.S13 ; fsm_state.S12 ; fsm_state.S11 ; fsm_state.S10 ; fsm_state.S9 ; fsm_state.S8 ; fsm_state.S7 ; fsm_state.S6 ; fsm_state.S5 ; fsm_state.S4 ; fsm_state.S3 ; fsm_state.S2 ; fsm_state.S1 ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; fsm_state.S1  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; fsm_state.S2  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; fsm_state.S3  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; fsm_state.S4  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; fsm_state.S5  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; fsm_state.S6  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; fsm_state.S7  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; fsm_state.S8  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; fsm_state.S9  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; fsm_state.S10 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; fsm_state.S11 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; fsm_state.S12 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; fsm_state.S13 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; fsm_state.S14 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; fsm_state.S15 ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; fsm_state.S16 ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; fsm_state.S17 ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; fsm_state.S18 ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; fsm_state.S19 ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; fsm_state.S20 ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; ALU_B[0]                                           ; WideOr4             ; yes                    ;
; next_fsm_state_var.S4_2058                         ; Selector67          ; yes                    ;
; Number of user-specified and inferred latches = 2  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                      ;
+------------------------------------------------+----------------------------------------+
; Register name                                  ; Reason for Removal                     ;
+------------------------------------------------+----------------------------------------+
; reg_file:Register_file|reg:reg7|storage[0..15] ; Stuck at GND due to stuck port data_in ;
; reg_file:Register_file|reg:reg6|storage[0..15] ; Stuck at GND due to stuck port data_in ;
; reg_file:Register_file|reg:reg5|storage[0..15] ; Stuck at GND due to stuck port data_in ;
; reg_file:Register_file|reg:reg4|storage[0..15] ; Stuck at GND due to stuck port data_in ;
; reg_file:Register_file|reg:reg3|storage[0..15] ; Stuck at GND due to stuck port data_in ;
; reg_file:Register_file|reg:reg2|storage[0..15] ; Stuck at GND due to stuck port data_in ;
; reg_file:Register_file|reg:reg1|storage[0..15] ; Stuck at GND due to stuck port data_in ;
; reg_file:Register_file|reg:reg0|storage[0..15] ; Stuck at GND due to stuck port data_in ;
; Memory:memory_unit|data_r[9..11]               ; Lost fanout                            ;
; Memory:memory_unit|RAM~27                      ; Lost fanout                            ;
; Memory:memory_unit|RAM~28                      ; Lost fanout                            ;
; Memory:memory_unit|RAM~29                      ; Lost fanout                            ;
; Memory:memory_unit|RAM~43                      ; Lost fanout                            ;
; Memory:memory_unit|RAM~44                      ; Lost fanout                            ;
; Memory:memory_unit|RAM~45                      ; Lost fanout                            ;
; Memory:memory_unit|RAM~30                      ; Stuck at GND due to stuck port data_in ;
; Memory:memory_unit|RAM~46                      ; Stuck at GND due to stuck port data_in ;
; Memory:memory_unit|RAM~31                      ; Stuck at GND due to stuck port data_in ;
; Memory:memory_unit|RAM~47                      ; Stuck at GND due to stuck port data_in ;
; Memory:memory_unit|RAM~32                      ; Stuck at GND due to stuck port data_in ;
; Memory:memory_unit|RAM~48                      ; Stuck at GND due to stuck port data_in ;
; Memory:memory_unit|RAM~33                      ; Stuck at GND due to stuck port data_in ;
; Memory:memory_unit|RAM~49                      ; Stuck at GND due to stuck port data_in ;
; Memory:memory_unit|RAM~18                      ; Stuck at GND due to stuck port data_in ;
; Memory:memory_unit|RAM~34                      ; Stuck at GND due to stuck port data_in ;
; Memory:memory_unit|RAM~19                      ; Stuck at GND due to stuck port data_in ;
; Memory:memory_unit|RAM~35                      ; Stuck at GND due to stuck port data_in ;
; Memory:memory_unit|RAM~20                      ; Stuck at GND due to stuck port data_in ;
; Memory:memory_unit|RAM~36                      ; Stuck at GND due to stuck port data_in ;
; Memory:memory_unit|RAM~21                      ; Stuck at GND due to stuck port data_in ;
; Memory:memory_unit|RAM~37                      ; Stuck at GND due to stuck port data_in ;
; Memory:memory_unit|RAM~22                      ; Stuck at GND due to stuck port data_in ;
; Memory:memory_unit|RAM~23                      ; Stuck at GND due to stuck port data_in ;
; Memory:memory_unit|RAM~39                      ; Stuck at GND due to stuck port data_in ;
; Memory:memory_unit|RAM~24                      ; Stuck at GND due to stuck port data_in ;
; Memory:memory_unit|RAM~25                      ; Stuck at GND due to stuck port data_in ;
; Memory:memory_unit|RAM~41                      ; Stuck at GND due to stuck port data_in ;
; Memory:memory_unit|RAM~26                      ; Stuck at GND due to stuck port data_in ;
; Memory:memory_unit|RAM~42                      ; Stuck at GND due to stuck port data_in ;
; Memory:memory_unit|data_r[0..3,5,7,8,12..15]   ; Stuck at GND due to stuck port data_in ;
; fsm_state.S18                                  ; Stuck at GND due to stuck port data_in ;
; fsm_state.S20                                  ; Stuck at GND due to stuck port data_in ;
; fsm_state.S16                                  ; Stuck at GND due to stuck port data_in ;
; fsm_state.S5                                   ; Stuck at GND due to stuck port data_in ;
; fsm_state.S8                                   ; Stuck at GND due to stuck port data_in ;
; fsm_state.S11                                  ; Stuck at GND due to stuck port data_in ;
; fsm_state.S9                                   ; Stuck at GND due to stuck port data_in ;
; fsm_state.S12                                  ; Stuck at GND due to stuck port data_in ;
; fsm_state.S10                                  ; Stuck at GND due to stuck port data_in ;
; fsm_state.S19                                  ; Stuck at GND due to stuck port data_in ;
; fsm_state.S6                                   ; Stuck at GND due to stuck port data_in ;
; fsm_state.S13                                  ; Stuck at GND due to stuck port data_in ;
; fsm_state.S7                                   ; Stuck at GND due to stuck port data_in ;
; fsm_state.S14                                  ; Stuck at GND due to stuck port data_in ;
; fsm_state.S15                                  ; Stuck at GND due to stuck port data_in ;
; fsm_state.S17                                  ; Stuck at GND due to stuck port data_in ;
; Memory:memory_unit|data_r[4,6]                 ; Stuck at GND due to stuck port data_in ;
; Memory:memory_unit|RAM~38                      ; Lost fanout                            ;
; Memory:memory_unit|RAM~40                      ; Lost fanout                            ;
; Total Number of Removed Registers = 192        ;                                        ;
+------------------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                       ;
+--------------------------------------------+---------------------------+------------------------------------------------------------------------------------------+
; Register name                              ; Reason for Removal        ; Registers Removed due to This Register                                                   ;
+--------------------------------------------+---------------------------+------------------------------------------------------------------------------------------+
; Memory:memory_unit|RAM~30                  ; Stuck at GND              ; Memory:memory_unit|data_r[12], fsm_state.S16, fsm_state.S5, fsm_state.S8, fsm_state.S11, ;
;                                            ; due to stuck port data_in ; fsm_state.S12, fsm_state.S10, fsm_state.S19, fsm_state.S6, fsm_state.S13, fsm_state.S7,  ;
;                                            ;                           ; fsm_state.S15, fsm_state.S17                                                             ;
; Memory:memory_unit|RAM~22                  ; Stuck at GND              ; Memory:memory_unit|data_r[4], Memory:memory_unit|RAM~38                                  ;
;                                            ; due to stuck port data_in ;                                                                                          ;
; Memory:memory_unit|RAM~24                  ; Stuck at GND              ; Memory:memory_unit|data_r[6], Memory:memory_unit|RAM~40                                  ;
;                                            ; due to stuck port data_in ;                                                                                          ;
; reg_file:Register_file|reg:reg7|storage[0] ; Stuck at GND              ; Memory:memory_unit|data_r[9]                                                             ;
;                                            ; due to stuck port data_in ;                                                                                          ;
; Memory:memory_unit|RAM~31                  ; Stuck at GND              ; Memory:memory_unit|data_r[13]                                                            ;
;                                            ; due to stuck port data_in ;                                                                                          ;
; Memory:memory_unit|RAM~32                  ; Stuck at GND              ; Memory:memory_unit|data_r[14]                                                            ;
;                                            ; due to stuck port data_in ;                                                                                          ;
; Memory:memory_unit|RAM~33                  ; Stuck at GND              ; Memory:memory_unit|data_r[15]                                                            ;
;                                            ; due to stuck port data_in ;                                                                                          ;
; Memory:memory_unit|RAM~18                  ; Stuck at GND              ; Memory:memory_unit|data_r[0]                                                             ;
;                                            ; due to stuck port data_in ;                                                                                          ;
; Memory:memory_unit|RAM~19                  ; Stuck at GND              ; Memory:memory_unit|data_r[1]                                                             ;
;                                            ; due to stuck port data_in ;                                                                                          ;
; Memory:memory_unit|RAM~20                  ; Stuck at GND              ; Memory:memory_unit|data_r[2]                                                             ;
;                                            ; due to stuck port data_in ;                                                                                          ;
; Memory:memory_unit|RAM~21                  ; Stuck at GND              ; Memory:memory_unit|data_r[3]                                                             ;
;                                            ; due to stuck port data_in ;                                                                                          ;
; Memory:memory_unit|RAM~23                  ; Stuck at GND              ; Memory:memory_unit|data_r[5]                                                             ;
;                                            ; due to stuck port data_in ;                                                                                          ;
; Memory:memory_unit|RAM~25                  ; Stuck at GND              ; Memory:memory_unit|data_r[7]                                                             ;
;                                            ; due to stuck port data_in ;                                                                                          ;
; Memory:memory_unit|RAM~26                  ; Stuck at GND              ; Memory:memory_unit|data_r[8]                                                             ;
;                                            ; due to stuck port data_in ;                                                                                          ;
+--------------------------------------------+---------------------------+------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |cpu|alu:Arithmetic_Logical_Unit|ALU_C[2] ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; No         ; |cpu|Selector87                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |cpu|Selector66                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |cpu|Selector58                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |cpu|Selector9                            ;
; 19:1               ; 4 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |cpu|Selector61                           ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |cpu|Selector68                           ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |cpu|Selector57                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |cpu|Selector5                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_file:Register_file"                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; d1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:Arithmetic_Logical_Unit|adder:adder1"                                                  ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; cin         ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout[14..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:Arithmetic_Logical_Unit"                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; alu_z     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; alu_carry ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "Memory:memory_unit" ;
+--------+-------+----------+--------------------+
; Port   ; Type  ; Severity ; Details            ;
+--------+-------+----------+--------------------+
; data_w ; Input ; Info     ; Stuck at GND       ;
+--------+-------+----------+--------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 18                          ;
; cycloneiii_ff         ; 4                           ;
;     plain             ; 4                           ;
; cycloneiii_lcell_comb ; 7                           ;
;     normal            ; 7                           ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 5                           ;
;         3 data inputs ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 2.00                        ;
; Average LUT depth     ; 1.14                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Dec 04 16:43:40 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file clock_divider_tb.vhd
    Info (12022): Found design unit 1: clock_divider_tb-bhv File: C:/EE224 project/CPU/clock_divider_tb.vhd Line: 7
    Info (12023): Found entity 1: clock_divider_tb File: C:/EE224 project/CPU/clock_divider_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file cpu.vhd
    Info (12022): Found design unit 1: cpu-main File: C:/EE224 project/CPU/CPU.vhd Line: 10
    Info (12023): Found entity 1: cpu File: C:/EE224 project/CPU/CPU.vhd Line: 6
Info (12021): Found 8 design units, including 4 entities, in source file alu.vhd
    Info (12022): Found design unit 1: full_adder-basic File: C:/EE224 project/CPU/ALU.vhd Line: 11
    Info (12022): Found design unit 2: carry_generate-basic File: C:/EE224 project/CPU/ALU.vhd Line: 31
    Info (12022): Found design unit 3: adder-look_ahead File: C:/EE224 project/CPU/ALU.vhd Line: 56
    Info (12022): Found design unit 4: alu-behave File: C:/EE224 project/CPU/ALU.vhd Line: 109
    Info (12023): Found entity 1: full_adder File: C:/EE224 project/CPU/ALU.vhd Line: 5
    Info (12023): Found entity 2: carry_generate File: C:/EE224 project/CPU/ALU.vhd Line: 24
    Info (12023): Found entity 3: adder File: C:/EE224 project/CPU/ALU.vhd Line: 48
    Info (12023): Found entity 4: alu File: C:/EE224 project/CPU/ALU.vhd Line: 100
Info (12021): Found 2 design units, including 1 entities, in source file se9_shifter.vhd
    Info (12022): Found design unit 1: SE9_shifter-bhv File: C:/EE224 project/CPU/SE9_shifter.vhd Line: 9
    Info (12023): Found entity 1: SE9_shifter File: C:/EE224 project/CPU/SE9_shifter.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file se6.vhd
    Info (12022): Found design unit 1: SE6-bhv File: C:/EE224 project/CPU/SE6.vhd Line: 9
    Info (12023): Found entity 1: SE6 File: C:/EE224 project/CPU/SE6.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file register.vhd
    Info (12022): Found design unit 1: reg-bhv File: C:/EE224 project/CPU/Register.vhd Line: 13
    Info (12023): Found entity 1: reg File: C:/EE224 project/CPU/Register.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file register file.vhd
    Info (12022): Found design unit 1: reg_file-arch File: C:/EE224 project/CPU/Register File.vhd Line: 14
    Info (12023): Found entity 1: reg_file File: C:/EE224 project/CPU/Register File.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file mux_4x2.vhd
    Info (12022): Found design unit 1: MUX_4x2-bhv File: C:/EE224 project/CPU/MUX_4x2.vhd Line: 11
    Info (12023): Found entity 1: MUX_4x2 File: C:/EE224 project/CPU/MUX_4x2.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux_2x1.vhd
    Info (12022): Found design unit 1: MUX_2x1-bhv File: C:/EE224 project/CPU/MUX_2x1.vhd Line: 11
    Info (12023): Found entity 1: MUX_2x1 File: C:/EE224 project/CPU/MUX_2x1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: Memory-form File: C:/EE224 project/CPU/Memory.vhd Line: 17
    Info (12023): Found entity 1: Memory File: C:/EE224 project/CPU/Memory.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file se6_shifter.vhd
    Info (12022): Found design unit 1: SE6_shifter-bhv File: C:/EE224 project/CPU/SE6_Shifter.vhd Line: 9
    Info (12023): Found entity 1: SE6_shifter File: C:/EE224 project/CPU/SE6_Shifter.vhd Line: 4
Info (12127): Elaborating entity "CPU" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at CPU.vhd(75): used implicit default value for signal "RF_D2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/EE224 project/CPU/CPU.vhd Line: 75
Warning (10036): Verilog HDL or VHDL warning at CPU.vhd(75): object "RF_D3" assigned a value but never read File: C:/EE224 project/CPU/CPU.vhd Line: 75
Warning (10036): Verilog HDL or VHDL warning at CPU.vhd(82): object "alu_z" assigned a value but never read File: C:/EE224 project/CPU/CPU.vhd Line: 82
Warning (10036): Verilog HDL or VHDL warning at CPU.vhd(82): object "alu_carry" assigned a value but never read File: C:/EE224 project/CPU/CPU.vhd Line: 82
Warning (10492): VHDL Process Statement warning at CPU.vhd(124): signal "T1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 124
Warning (10492): VHDL Process Statement warning at CPU.vhd(125): signal "T2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 125
Warning (10492): VHDL Process Statement warning at CPU.vhd(126): signal "T3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 126
Warning (10492): VHDL Process Statement warning at CPU.vhd(127): signal "TZ" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 127
Warning (10492): VHDL Process Statement warning at CPU.vhd(128): signal "instr_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 128
Warning (10492): VHDL Process Statement warning at CPU.vhd(143): signal "MEM_DOUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 143
Warning (10492): VHDL Process Statement warning at CPU.vhd(148): signal "ALU_C" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 148
Warning (10492): VHDL Process Statement warning at CPU.vhd(150): signal "instr_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 150
Warning (10492): VHDL Process Statement warning at CPU.vhd(176): signal "instr_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 176
Warning (10492): VHDL Process Statement warning at CPU.vhd(177): signal "instr_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 177
Warning (10492): VHDL Process Statement warning at CPU.vhd(178): signal "RF_D1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 178
Warning (10492): VHDL Process Statement warning at CPU.vhd(179): signal "RF_D2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 179
Warning (10492): VHDL Process Statement warning at CPU.vhd(181): signal "instr_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 181
Warning (10492): VHDL Process Statement warning at CPU.vhd(202): signal "T1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 202
Warning (10492): VHDL Process Statement warning at CPU.vhd(203): signal "T2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 203
Warning (10492): VHDL Process Statement warning at CPU.vhd(205): signal "instr_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 205
Warning (10492): VHDL Process Statement warning at CPU.vhd(222): signal "ALU_C" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 222
Warning (10492): VHDL Process Statement warning at CPU.vhd(235): signal "T3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 235
Warning (10492): VHDL Process Statement warning at CPU.vhd(236): signal "RF_A3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 236
Warning (10492): VHDL Process Statement warning at CPU.vhd(248): signal "instr_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 248
Warning (10492): VHDL Process Statement warning at CPU.vhd(249): signal "RF_D1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 249
Warning (10492): VHDL Process Statement warning at CPU.vhd(261): signal "T1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 261
Warning (10492): VHDL Process Statement warning at CPU.vhd(262): signal "instr_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 262
Warning (10492): VHDL Process Statement warning at CPU.vhd(263): signal "SIGN_EXTENDER_6_OUTPUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 263
Warning (10492): VHDL Process Statement warning at CPU.vhd(265): signal "ALU_C" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 265
Warning (10492): VHDL Process Statement warning at CPU.vhd(267): signal "instr_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 267
Warning (10492): VHDL Process Statement warning at CPU.vhd(286): signal "T3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 286
Warning (10492): VHDL Process Statement warning at CPU.vhd(287): signal "instr_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 287
Warning (10492): VHDL Process Statement warning at CPU.vhd(299): signal "instr_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 299
Warning (10492): VHDL Process Statement warning at CPU.vhd(300): signal "RF_D1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 300
Warning (10492): VHDL Process Statement warning at CPU.vhd(312): signal "T3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 312
Warning (10492): VHDL Process Statement warning at CPU.vhd(313): signal "MEM_D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 313
Warning (10492): VHDL Process Statement warning at CPU.vhd(326): signal "T3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 326
Warning (10492): VHDL Process Statement warning at CPU.vhd(327): signal "instr_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 327
Warning (10492): VHDL Process Statement warning at CPU.vhd(339): signal "T3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 339
Warning (10492): VHDL Process Statement warning at CPU.vhd(340): signal "T2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 340
Warning (10492): VHDL Process Statement warning at CPU.vhd(352): signal "T1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 352
Warning (10492): VHDL Process Statement warning at CPU.vhd(353): signal "T2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 353
Warning (10492): VHDL Process Statement warning at CPU.vhd(355): signal "ALU_C" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 355
Warning (10492): VHDL Process Statement warning at CPU.vhd(373): signal "ALU_C" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 373
Warning (10492): VHDL Process Statement warning at CPU.vhd(385): signal "instr_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 385
Warning (10492): VHDL Process Statement warning at CPU.vhd(386): signal "SIGN_SHIFTER_6_OUTPUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 386
Warning (10492): VHDL Process Statement warning at CPU.vhd(388): signal "ALU_C" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 388
Warning (10492): VHDL Process Statement warning at CPU.vhd(390): signal "instr_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 390
Warning (10492): VHDL Process Statement warning at CPU.vhd(408): signal "instr_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 408
Warning (10492): VHDL Process Statement warning at CPU.vhd(410): signal "instr_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 410
Warning (10492): VHDL Process Statement warning at CPU.vhd(427): signal "T2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 427
Warning (10492): VHDL Process Statement warning at CPU.vhd(439): signal "instr_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 439
Warning (10492): VHDL Process Statement warning at CPU.vhd(440): signal "SIGN_SHIFTER_9_OUTPUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 440
Warning (10492): VHDL Process Statement warning at CPU.vhd(442): signal "ALU_C" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 442
Warning (10492): VHDL Process Statement warning at CPU.vhd(453): signal "instr_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 453
Warning (10492): VHDL Process Statement warning at CPU.vhd(465): signal "instr_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 465
Warning (10492): VHDL Process Statement warning at CPU.vhd(466): signal "T3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 466
Warning (10492): VHDL Process Statement warning at CPU.vhd(477): signal "instr_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/CPU.vhd Line: 477
Warning (10631): VHDL Process Statement warning at CPU.vhd(114): inferring latch(es) for signal or variable "MEM_A", which holds its previous value in one or more paths through the process File: C:/EE224 project/CPU/CPU.vhd Line: 114
Warning (10631): VHDL Process Statement warning at CPU.vhd(114): inferring latch(es) for signal or variable "ALU_A", which holds its previous value in one or more paths through the process File: C:/EE224 project/CPU/CPU.vhd Line: 114
Warning (10631): VHDL Process Statement warning at CPU.vhd(114): inferring latch(es) for signal or variable "ALU_B", which holds its previous value in one or more paths through the process File: C:/EE224 project/CPU/CPU.vhd Line: 114
Warning (10631): VHDL Process Statement warning at CPU.vhd(114): inferring latch(es) for signal or variable "ALU_SEL", which holds its previous value in one or more paths through the process File: C:/EE224 project/CPU/CPU.vhd Line: 114
Warning (10631): VHDL Process Statement warning at CPU.vhd(114): inferring latch(es) for signal or variable "next_fsm_state_var", which holds its previous value in one or more paths through the process File: C:/EE224 project/CPU/CPU.vhd Line: 114
Warning (10631): VHDL Process Statement warning at CPU.vhd(114): inferring latch(es) for signal or variable "RF_A1", which holds its previous value in one or more paths through the process File: C:/EE224 project/CPU/CPU.vhd Line: 114
Warning (10631): VHDL Process Statement warning at CPU.vhd(114): inferring latch(es) for signal or variable "RF_A2", which holds its previous value in one or more paths through the process File: C:/EE224 project/CPU/CPU.vhd Line: 114
Warning (10631): VHDL Process Statement warning at CPU.vhd(114): inferring latch(es) for signal or variable "instr_reg", which holds its previous value in one or more paths through the process File: C:/EE224 project/CPU/CPU.vhd Line: 114
Warning (10631): VHDL Process Statement warning at CPU.vhd(114): inferring latch(es) for signal or variable "SIGN_EXTENDER_6_INPUT", which holds its previous value in one or more paths through the process File: C:/EE224 project/CPU/CPU.vhd Line: 114
Warning (10631): VHDL Process Statement warning at CPU.vhd(114): inferring latch(es) for signal or variable "RF_A3", which holds its previous value in one or more paths through the process File: C:/EE224 project/CPU/CPU.vhd Line: 114
Warning (10631): VHDL Process Statement warning at CPU.vhd(114): inferring latch(es) for signal or variable "MEM_D", which holds its previous value in one or more paths through the process File: C:/EE224 project/CPU/CPU.vhd Line: 114
Warning (10631): VHDL Process Statement warning at CPU.vhd(114): inferring latch(es) for signal or variable "program_counter", which holds its previous value in one or more paths through the process File: C:/EE224 project/CPU/CPU.vhd Line: 114
Warning (10631): VHDL Process Statement warning at CPU.vhd(114): inferring latch(es) for signal or variable "SIGN_SHIFTER_6_INPUT", which holds its previous value in one or more paths through the process File: C:/EE224 project/CPU/CPU.vhd Line: 114
Warning (10631): VHDL Process Statement warning at CPU.vhd(114): inferring latch(es) for signal or variable "SIGN_SHIFTER_9_INPUT", which holds its previous value in one or more paths through the process File: C:/EE224 project/CPU/CPU.vhd Line: 114
Warning (10631): VHDL Process Statement warning at CPU.vhd(114): inferring latch(es) for signal or variable "T1", which holds its previous value in one or more paths through the process File: C:/EE224 project/CPU/CPU.vhd Line: 114
Warning (10631): VHDL Process Statement warning at CPU.vhd(114): inferring latch(es) for signal or variable "T3", which holds its previous value in one or more paths through the process File: C:/EE224 project/CPU/CPU.vhd Line: 114
Warning (10631): VHDL Process Statement warning at CPU.vhd(114): inferring latch(es) for signal or variable "TZ", which holds its previous value in one or more paths through the process File: C:/EE224 project/CPU/CPU.vhd Line: 114
Warning (10873): Using initial value X (don't care) for net "T2" at CPU.vhd(77) File: C:/EE224 project/CPU/CPU.vhd Line: 77
Info (10041): Inferred latch for "SIGN_SHIFTER_9_INPUT[0]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "SIGN_SHIFTER_9_INPUT[1]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "SIGN_SHIFTER_9_INPUT[2]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "SIGN_SHIFTER_9_INPUT[3]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "SIGN_SHIFTER_9_INPUT[4]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "SIGN_SHIFTER_9_INPUT[5]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "SIGN_SHIFTER_9_INPUT[6]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "SIGN_SHIFTER_9_INPUT[7]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "SIGN_SHIFTER_9_INPUT[8]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "SIGN_SHIFTER_6_INPUT[0]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "SIGN_SHIFTER_6_INPUT[1]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "SIGN_SHIFTER_6_INPUT[2]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "SIGN_SHIFTER_6_INPUT[3]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "SIGN_SHIFTER_6_INPUT[4]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "SIGN_SHIFTER_6_INPUT[5]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "program_counter[0]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "program_counter[1]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "program_counter[2]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "program_counter[3]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "program_counter[4]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "program_counter[5]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "program_counter[6]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "program_counter[7]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "program_counter[8]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "program_counter[9]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "program_counter[10]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "program_counter[11]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "program_counter[12]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "program_counter[13]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "program_counter[14]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "program_counter[15]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "MEM_D[0]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "MEM_D[1]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "MEM_D[2]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "MEM_D[3]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "MEM_D[4]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "MEM_D[5]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "MEM_D[6]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "MEM_D[7]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "MEM_D[8]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "MEM_D[9]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "MEM_D[10]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "MEM_D[11]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "MEM_D[12]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "MEM_D[13]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "MEM_D[14]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "MEM_D[15]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "RF_A3[0]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "RF_A3[1]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "RF_A3[2]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "SIGN_EXTENDER_6_INPUT[0]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "SIGN_EXTENDER_6_INPUT[1]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "SIGN_EXTENDER_6_INPUT[2]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "SIGN_EXTENDER_6_INPUT[3]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "SIGN_EXTENDER_6_INPUT[4]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "SIGN_EXTENDER_6_INPUT[5]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "RF_A2[0]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "RF_A2[1]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "RF_A2[2]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "RF_A1[0]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "RF_A1[1]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "RF_A1[2]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "next_fsm_state_var.S20" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "next_fsm_state_var.S19" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "next_fsm_state_var.S18" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "next_fsm_state_var.S17" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "next_fsm_state_var.S16" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "next_fsm_state_var.S15" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "next_fsm_state_var.S14" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "next_fsm_state_var.S13" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "next_fsm_state_var.S12" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "next_fsm_state_var.S11" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "next_fsm_state_var.S10" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "next_fsm_state_var.S9" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "next_fsm_state_var.S8" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "next_fsm_state_var.S7" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "next_fsm_state_var.S6" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "next_fsm_state_var.S5" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "next_fsm_state_var.S4" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "next_fsm_state_var.S3" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "next_fsm_state_var.S2" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "next_fsm_state_var.S1" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "ALU_SEL[0]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "ALU_SEL[1]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "ALU_SEL[2]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "ALU_B[0]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "ALU_B[1]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "ALU_B[2]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "ALU_B[3]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "ALU_B[4]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "ALU_B[5]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "ALU_B[6]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "ALU_B[7]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "ALU_B[8]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "ALU_B[9]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "ALU_B[10]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "ALU_B[11]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "ALU_B[12]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "ALU_B[13]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "ALU_B[14]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "ALU_B[15]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "ALU_A[0]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "ALU_A[1]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "ALU_A[2]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "ALU_A[3]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "ALU_A[4]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "ALU_A[5]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "ALU_A[6]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "ALU_A[7]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "ALU_A[8]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "ALU_A[9]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "ALU_A[10]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "ALU_A[11]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "ALU_A[12]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "ALU_A[13]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "ALU_A[14]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "ALU_A[15]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "MEM_A[0]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "MEM_A[1]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "MEM_A[2]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "MEM_A[3]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "MEM_A[4]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "MEM_A[5]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "MEM_A[6]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "MEM_A[7]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "MEM_A[8]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "MEM_A[9]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "MEM_A[10]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "MEM_A[11]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "MEM_A[12]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "MEM_A[13]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "MEM_A[14]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (10041): Inferred latch for "MEM_A[15]" at CPU.vhd(114) File: C:/EE224 project/CPU/CPU.vhd Line: 114
Info (12128): Elaborating entity "Memory" for hierarchy "Memory:memory_unit" File: C:/EE224 project/CPU/CPU.vhd Line: 89
Info (12128): Elaborating entity "alu" for hierarchy "alu:Arithmetic_Logical_Unit" File: C:/EE224 project/CPU/CPU.vhd Line: 93
Info (12128): Elaborating entity "adder" for hierarchy "alu:Arithmetic_Logical_Unit|adder:adder1" File: C:/EE224 project/CPU/ALU.vhd Line: 124
Info (12128): Elaborating entity "full_adder" for hierarchy "alu:Arithmetic_Logical_Unit|adder:adder1|full_adder:\ADDER:0:ADDX" File: C:/EE224 project/CPU/ALU.vhd Line: 79
Info (12128): Elaborating entity "carry_generate" for hierarchy "alu:Arithmetic_Logical_Unit|adder:adder1|carry_generate:\CARRIER:0:CARRYX" File: C:/EE224 project/CPU/ALU.vhd Line: 86
Info (12128): Elaborating entity "reg_file" for hierarchy "reg_file:Register_file" File: C:/EE224 project/CPU/CPU.vhd Line: 97
Info (12128): Elaborating entity "reg" for hierarchy "reg_file:Register_file|reg:reg0" File: C:/EE224 project/CPU/Register File.vhd Line: 38
Warning (10492): VHDL Process Statement warning at Register.vhd(19): signal "en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/Register.vhd Line: 19
Warning (10492): VHDL Process Statement warning at Register.vhd(22): signal "storage" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/Register.vhd Line: 22
Info (12128): Elaborating entity "SE6" for hierarchy "SE6:Signed_Extender_6" File: C:/EE224 project/CPU/CPU.vhd Line: 101
Info (12128): Elaborating entity "SE6_shifter" for hierarchy "SE6_shifter:Signed_Shifter_6" File: C:/EE224 project/CPU/CPU.vhd Line: 105
Warning (10492): VHDL Process Statement warning at SE6_Shifter.vhd(19): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/SE6_Shifter.vhd Line: 19
Info (12128): Elaborating entity "SE9_shifter" for hierarchy "SE9_shifter:Signed_Shifter_9" File: C:/EE224 project/CPU/CPU.vhd Line: 109
Warning (10492): VHDL Process Statement warning at SE9_shifter.vhd(19): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE224 project/CPU/SE9_shifter.vhd Line: 19
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276013): RAM logic "Memory:memory_unit|RAM" is uninferred because MIF is not supported for the selected family File: C:/EE224 project/CPU/Memory.vhd Line: 19
Warning (14026): LATCH primitive "ALU_SEL[0]" is permanently enabled File: C:/EE224 project/CPU/CPU.vhd Line: 114
Warning (14025): LATCH primitive "SIGN_EXTENDER_6_INPUT[4]" is permanently disabled File: C:/EE224 project/CPU/CPU.vhd Line: 114
Warning (14025): LATCH primitive "SIGN_SHIFTER_6_INPUT[4]" is permanently disabled File: C:/EE224 project/CPU/CPU.vhd Line: 114
Warning (14026): LATCH primitive "next_fsm_state_var.S2_2104" is permanently enabled File: C:/EE224 project/CPU/CPU.vhd Line: 114
Warning (14026): LATCH primitive "next_fsm_state_var.S3_2081" is permanently enabled File: C:/EE224 project/CPU/CPU.vhd Line: 114
Warning (14026): LATCH primitive "next_fsm_state_var.S1_2127" is permanently enabled File: C:/EE224 project/CPU/CPU.vhd Line: 114
Warning (14025): LATCH primitive "program_counter[1]" is permanently disabled File: C:/EE224 project/CPU/CPU.vhd Line: 114
Warning (14025): LATCH primitive "program_counter[2]" is permanently disabled File: C:/EE224 project/CPU/CPU.vhd Line: 114
Warning (14025): LATCH primitive "program_counter[3]" is permanently disabled File: C:/EE224 project/CPU/CPU.vhd Line: 114
Warning (14025): LATCH primitive "program_counter[4]" is permanently disabled File: C:/EE224 project/CPU/CPU.vhd Line: 114
Warning (14025): LATCH primitive "SIGN_SHIFTER_9_INPUT[4]" is permanently disabled File: C:/EE224 project/CPU/CPU.vhd Line: 114
Warning (14025): LATCH primitive "program_counter[5]" is permanently disabled File: C:/EE224 project/CPU/CPU.vhd Line: 114
Warning (14025): LATCH primitive "program_counter[6]" is permanently disabled File: C:/EE224 project/CPU/CPU.vhd Line: 114
Warning (14025): LATCH primitive "SIGN_SHIFTER_9_INPUT[6]" is permanently disabled File: C:/EE224 project/CPU/CPU.vhd Line: 114
Warning (14025): LATCH primitive "program_counter[7]" is permanently disabled File: C:/EE224 project/CPU/CPU.vhd Line: 114
Warning (14025): LATCH primitive "program_counter[8]" is permanently disabled File: C:/EE224 project/CPU/CPU.vhd Line: 114
Warning (14025): LATCH primitive "program_counter[9]" is permanently disabled File: C:/EE224 project/CPU/CPU.vhd Line: 114
Warning (14025): LATCH primitive "program_counter[10]" is permanently disabled File: C:/EE224 project/CPU/CPU.vhd Line: 114
Warning (14025): LATCH primitive "program_counter[11]" is permanently disabled File: C:/EE224 project/CPU/CPU.vhd Line: 114
Warning (14025): LATCH primitive "program_counter[12]" is permanently disabled File: C:/EE224 project/CPU/CPU.vhd Line: 114
Warning (14025): LATCH primitive "program_counter[13]" is permanently disabled File: C:/EE224 project/CPU/CPU.vhd Line: 114
Warning (14025): LATCH primitive "program_counter[14]" is permanently disabled File: C:/EE224 project/CPU/CPU.vhd Line: 114
Warning (14025): LATCH primitive "program_counter[15]" is permanently disabled File: C:/EE224 project/CPU/CPU.vhd Line: 114
Warning (14025): LATCH primitive "program_counter[0]" is permanently disabled File: C:/EE224 project/CPU/CPU.vhd Line: 114
Warning (13012): Latch ALU_B[0] has unsafe behavior File: C:/EE224 project/CPU/CPU.vhd Line: 114
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.S1 File: C:/EE224 project/CPU/CPU.vhd Line: 72
Warning (13012): Latch next_fsm_state_var.S4_2058 has unsafe behavior File: C:/EE224 project/CPU/CPU.vhd Line: 114
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_state.S1 File: C:/EE224 project/CPU/CPU.vhd Line: 72
Warning (14026): LATCH primitive "next_fsm_state_var.S4_2058" is permanently enabled File: C:/EE224 project/CPU/CPU.vhd Line: 114
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "outp[1]" is stuck at GND File: C:/EE224 project/CPU/CPU.vhd Line: 7
    Warning (13410): Pin "outp[2]" is stuck at GND File: C:/EE224 project/CPU/CPU.vhd Line: 7
    Warning (13410): Pin "outp[3]" is stuck at GND File: C:/EE224 project/CPU/CPU.vhd Line: 7
    Warning (13410): Pin "outp[4]" is stuck at GND File: C:/EE224 project/CPU/CPU.vhd Line: 7
    Warning (13410): Pin "outp[5]" is stuck at GND File: C:/EE224 project/CPU/CPU.vhd Line: 7
    Warning (13410): Pin "outp[6]" is stuck at GND File: C:/EE224 project/CPU/CPU.vhd Line: 7
    Warning (13410): Pin "outp[7]" is stuck at GND File: C:/EE224 project/CPU/CPU.vhd Line: 7
    Warning (13410): Pin "outp[8]" is stuck at GND File: C:/EE224 project/CPU/CPU.vhd Line: 7
    Warning (13410): Pin "outp[9]" is stuck at GND File: C:/EE224 project/CPU/CPU.vhd Line: 7
    Warning (13410): Pin "outp[10]" is stuck at GND File: C:/EE224 project/CPU/CPU.vhd Line: 7
    Warning (13410): Pin "outp[11]" is stuck at GND File: C:/EE224 project/CPU/CPU.vhd Line: 7
    Warning (13410): Pin "outp[12]" is stuck at GND File: C:/EE224 project/CPU/CPU.vhd Line: 7
    Warning (13410): Pin "outp[13]" is stuck at GND File: C:/EE224 project/CPU/CPU.vhd Line: 7
    Warning (13410): Pin "outp[14]" is stuck at GND File: C:/EE224 project/CPU/CPU.vhd Line: 7
    Warning (13410): Pin "outp[15]" is stuck at GND File: C:/EE224 project/CPU/CPU.vhd Line: 7
Info (286030): Timing-Driven Synthesis is running
Info (17049): 11 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 24 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 16 output pins
    Info (21061): Implemented 6 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 126 warnings
    Info: Peak virtual memory: 4793 megabytes
    Info: Processing ended: Mon Dec 04 16:43:57 2023
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:17


