#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Dec 31 12:35:33 2021
# Process ID: 17588
# Current directory: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22196 C:\Users\Vincenzo Pascarella\Desktop\Universit\Magistrale\Architettura_S_D\Vivado\progetti_tesina\esercizio_6\esercizio_6.xpr
# Log file: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/vivado.log
# Journal file: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6'
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
close [ open {C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.srcs/sources_1/new/Unita_Operativa.vhd} w ]
add_files {{C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.srcs/sources_1/new/Unita_Operativa.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open {C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.srcs/sources_1/new/Unita_Controllo.vhd} w ]
add_files {{C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.srcs/sources_1/new/Unita_Controllo.vhd}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.srcs/sources_1/imports/new/ButtonDebouncer.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.srcs/sources_1/imports/new/ButtonDebouncer.vhd}}
file delete -force {C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.srcs/sources_1/imports/new/ButtonDebouncer.vhd}
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_testing' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_testing_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.srcs/sources_1/new/Compare.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Compare'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.srcs/sources_1/new/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FullAdder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.srcs/sources_1/new/Mem_output.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mem_output'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ROM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.srcs/sources_1/new/ROM_output.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ROM_output'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.srcs/sources_1/new/SistemaTesting.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SistemaTesting'
ERROR: [VRFC 10-2989] 'write_me_out_temp' is not declared [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.srcs/sources_1/new/SistemaTesting.vhd:92]
ERROR: [VRFC 10-3782] unit 'structural' ignored due to previous errors [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.srcs/sources_1/new/SistemaTesting.vhd:45]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.srcs/sources_1/new/SistemaTesting.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_testing' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_testing_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.srcs/sources_1/new/Compare.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Compare'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.srcs/sources_1/new/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FullAdder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.srcs/sources_1/new/Mem_output.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mem_output'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ROM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.srcs/sources_1/new/ROM_output.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ROM_output'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.srcs/sources_1/new/SistemaTesting.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SistemaTesting'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.srcs/sources_1/new/Unita_Controllo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Unita_Controllo'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.srcs/sources_1/new/Unita_Operativa.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Unita_Operativa'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.srcs/sim_1/new/TB_testing.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_testing'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.sim/sim_1/behav/xsim'
"xelab -wto fdd97ed7632c4dc0875f5954fbff29dd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_testing_behav xil_defaultlib.TB_testing -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fdd97ed7632c4dc0875f5954fbff29dd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_testing_behav xil_defaultlib.TB_testing -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.ROM [\ROM(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.ROM_output [\ROM_output(n=8)\]
Compiling architecture dataflow of entity xil_defaultlib.FullAdder [fulladder_default]
Compiling architecture structural of entity xil_defaultlib.RippleCarryAdder [ripplecarryadder_default]
Compiling architecture behavioral of entity xil_defaultlib.Mem_output [\Mem_output(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.Compare [compare_default]
Compiling architecture structural of entity xil_defaultlib.Unita_Operativa [unita_operativa_default]
Compiling architecture behavioral of entity xil_defaultlib.Unita_Controllo [unita_controllo_default]
Compiling architecture structural of entity xil_defaultlib.SistemaTesting [sistematesting_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_testing
Built simulation snapshot TB_testing_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/Vincenzo -notrace
couldn't read file "C:/Users/Vincenzo": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 31 13:40:06 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 999.898 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_testing_behav -key {Behavioral:sim_1:Functional:TB_testing} -tclbatch {TB_testing.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TB_testing.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_testing_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 999.898 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_testing' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_testing_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.srcs/sources_1/new/ROM_output.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ROM_output'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.sim/sim_1/behav/xsim'
"xelab -wto fdd97ed7632c4dc0875f5954fbff29dd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_testing_behav xil_defaultlib.TB_testing -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fdd97ed7632c4dc0875f5954fbff29dd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_testing_behav xil_defaultlib.TB_testing -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.ROM [\ROM(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.ROM_output [\ROM_output(n=8)\]
Compiling architecture dataflow of entity xil_defaultlib.FullAdder [fulladder_default]
Compiling architecture structural of entity xil_defaultlib.RippleCarryAdder [ripplecarryadder_default]
Compiling architecture behavioral of entity xil_defaultlib.Mem_output [\Mem_output(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.Compare [compare_default]
Compiling architecture structural of entity xil_defaultlib.Unita_Operativa [unita_operativa_default]
Compiling architecture behavioral of entity xil_defaultlib.Unita_Controllo [unita_controllo_default]
Compiling architecture structural of entity xil_defaultlib.SistemaTesting [sistematesting_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_testing
Built simulation snapshot TB_testing_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_testing_behav -key {Behavioral:sim_1:Functional:TB_testing} -tclbatch {TB_testing.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TB_testing.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_testing_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 999.898 ; gain = 0.000
import_files -norecurse {{C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/counter.vhd}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.srcs/sources_1/imports/new/counter.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.srcs/sources_1/imports/new/counter.vhd}}
file delete -force {C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.srcs/sources_1/imports/new/counter.vhd}
import_files -norecurse {{C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_5_board/esercizio_5_board.srcs/sources_1/new/contatore.vhd}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.srcs/sources_1/imports/new/contatore.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.srcs/sources_1/imports/new/contatore.vhd}}
file delete -force {C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.srcs/sources_1/imports/new/contatore.vhd}
import_files -norecurse {{C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_7/esercizio_7.srcs/sources_1/imports/new/contatore.vhd}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.srcs/sources_1/imports/new/contatore.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.srcs/sources_1/imports/new/contatore.vhd}}
file delete -force {C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.srcs/sources_1/imports/new/contatore.vhd}
import_files -norecurse {{C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_9_onBoard/esercizio_9_r.srcs/sources_1/imports/Desktop/contatore.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_testing' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_testing_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.srcs/sources_1/new/Mem_output.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mem_output'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ROM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.srcs/sources_1/new/ROM_output.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ROM_output'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.srcs/sources_1/new/SistemaTesting.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SistemaTesting'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.srcs/sources_1/new/Unita_Controllo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Unita_Controllo'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.srcs/sources_1/new/Unita_Operativa.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Unita_Operativa'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.srcs/sources_1/imports/Desktop/contatore.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'contatore'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.sim/sim_1/behav/xsim'
"xelab -wto fdd97ed7632c4dc0875f5954fbff29dd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_testing_behav xil_defaultlib.TB_testing -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fdd97ed7632c4dc0875f5954fbff29dd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_testing_behav xil_defaultlib.TB_testing -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ROM [\ROM(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.ROM_output [\ROM_output(n=8)\]
Compiling architecture dataflow of entity xil_defaultlib.FullAdder [fulladder_default]
Compiling architecture structural of entity xil_defaultlib.RippleCarryAdder [ripplecarryadder_default]
Compiling architecture behavioral of entity xil_defaultlib.Mem_output [\Mem_output(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.Compare [compare_default]
Compiling architecture behavioral of entity xil_defaultlib.contatore [\contatore(n=8)\]
Compiling architecture structural of entity xil_defaultlib.Unita_Operativa [unita_operativa_default]
Compiling architecture behavioral of entity xil_defaultlib.Unita_Controllo [unita_controllo_default]
Compiling architecture structural of entity xil_defaultlib.SistemaTesting [sistematesting_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_testing
Built simulation snapshot TB_testing_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_testing_behav -key {Behavioral:sim_1:Functional:TB_testing} -tclbatch {TB_testing.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TB_testing.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_testing_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 999.898 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_testing' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_testing_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.srcs/sources_1/new/ROM_output.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ROM_output'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.sim/sim_1/behav/xsim'
"xelab -wto fdd97ed7632c4dc0875f5954fbff29dd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_testing_behav xil_defaultlib.TB_testing -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fdd97ed7632c4dc0875f5954fbff29dd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_testing_behav xil_defaultlib.TB_testing -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ROM [\ROM(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.ROM_output [\ROM_output(n=8)\]
Compiling architecture dataflow of entity xil_defaultlib.FullAdder [fulladder_default]
Compiling architecture structural of entity xil_defaultlib.RippleCarryAdder [ripplecarryadder_default]
Compiling architecture behavioral of entity xil_defaultlib.Mem_output [\Mem_output(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.Compare [compare_default]
Compiling architecture behavioral of entity xil_defaultlib.contatore [\contatore(n=8)\]
Compiling architecture structural of entity xil_defaultlib.Unita_Operativa [unita_operativa_default]
Compiling architecture behavioral of entity xil_defaultlib.Unita_Controllo [unita_controllo_default]
Compiling architecture structural of entity xil_defaultlib.SistemaTesting [sistematesting_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_testing
Built simulation snapshot TB_testing_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_6/esercizio_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_testing_behav -key {Behavioral:sim_1:Functional:TB_testing} -tclbatch {TB_testing.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TB_testing.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_testing_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 999.898 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 31 14:08:12 2021...
