Generated by Fabric Compiler ( version 2021.4-SP1.2 <build 96435> ) at Tue Oct 25 09:52:21 2022

In normal mode(fast, normal, performance).

Placement started.
Clock region global placement takes 0.80 sec.
Placement done.
Total placement takes 4.09 sec.

Routing started.
Building routing graph takes 0.53 sec.
Processing design graph takes 0.09 sec.
Total nets for routing : 1139.
Global routing takes 0.59 sec.
Detailed routing takes 0.53 sec.
Hold Violation Fix in router takes 0.25 sec.
Finish routing takes 0.14 sec.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 2.34 sec.

IO Port Info:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT               | DIRECTION     | LOC     | BANK       | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | CONSTRAINT     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clk_25m            | output        | E12     | BANKR0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| clk_50m            | output        | E11     | BANKR0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| locked             | output        | B14     | BANKR0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_rd_addr[0]     | output        | G3      | BANKL1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_rd_addr[1]     | output        | J3      | BANKL1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_rd_addr[2]     | output        | G1      | BANKL1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_rd_addr[3]     | output        | F18     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_rd_addr[4]     | output        | G16     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_rd_data[0]     | output        | H13     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_rd_data[1]     | output        | F17     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_rd_data[2]     | output        | G14     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_rd_data[3]     | output        | F14     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_rd_data[4]     | output        | F16     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_rd_data[5]     | output        | G13     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_rd_data[6]     | output        | F13     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_rd_data[7]     | output        | H14     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_rd_en          | output        | G17     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_wr_addr[0]     | output        | J14     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_wr_addr[1]     | output        | L18     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_wr_addr[2]     | output        | K17     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_wr_addr[3]     | output        | H16     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_wr_addr[4]     | output        | J17     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_wr_data[0]     | output        | K14     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_wr_data[1]     | output        | K15     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_wr_data[2]     | output        | L17     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_wr_data[3]     | output        | J16     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_wr_data[4]     | output        | J15     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_wr_data[5]     | output        | G18     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_wr_data[6]     | output        | J18     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_wr_data[7]     | output        | H17     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ram_wr_en          | output        | H18     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| sys_clk            | input         | B5      | BANKL0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| sys_rst_n          | input         | G5      | BANKL1     | 1.5       | LVCMOS15       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 2        | 6             | 34                  
| Use of CLMA              | 208      | 3274          | 7                   
|   FF                     | 528      | 19644         | 3                   
|   LUT                    | 542      | 13096         | 5                   
|   LUT-FF pairs           | 316      | 13096         | 3                   
| Use of CLMS              | 61       | 1110          | 6                   
|   FF                     | 150      | 6660          | 3                   
|   LUT                    | 164      | 4440          | 4                   
|   LUT-FF pairs           | 105      | 4440          | 3                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 7.5      | 48            | 16                  
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 33       | 240           | 14                  
|   IOBD                   | 18       | 120           | 15                  
|   IOBR                   | 1        | 6             | 17                  
|   IOBS                   | 14       | 114           | 13                  
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 33       | 240           | 14                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 1        | 6             | 17                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 0        | 24            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 1        | 4             | 25                  
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 7        | 20            | 35                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Global Clock Info:
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
| GClkInst                 | SiteOfGClkInst     | GClk_Fanout_Net     | Fanout     | DriverInst                               | SiteOfDriverInst     
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_3/gopclkbufg     | USCM_74_108        | ntclkbufg_0         | 11         | u_CORES/u_GTP_SCANCHAIN_PG/scanchain     | SCANCHAIN_48_328     
| clkbufg_4/gopclkbufg     | USCM_74_106        | ntclkbufg_1         | 10         | u_pll_clk/u_pll_e1/goppll                | PLL_82_319           
| clkbufg_5/gopclkbufg     | USCM_74_105        | ntclkbufg_2         | 15         | u_pll_clk/u_pll_e1/goppll                | PLL_82_319           
| clkbufg_6/gopclkbufg     | USCM_74_107        | ntclkbufg_3         | 192        | u_CORES/u_GTP_SCANCHAIN_PG/scanchain     | SCANCHAIN_48_328     
| clkbufg_7/gopclkbufg     | USCM_74_104        | ntclkbufg_4         | 449        | sys_clk_ibuf/opit_1                      | IOL_7_298            
+-----------------------------------------------------------------------------------------------------------------------------------------------------+

PLL Clock Info:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PllInst                       | SiteOfPllInst     | Pin             | NetOfPin                       | Clock Loads     | Driver(Load)Inst              | SiteOfDriver(Load)Inst     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_pll_clk/u_pll_e1/goppll     | PLL_82_319        | CLKFB           | u_pll_clk/u_pll_e1/ntCLKFB     |  -              | u_pll_clk/u_pll_e1/goppll     | PLL_82_319                 
| u_pll_clk/u_pll_e1/goppll     | PLL_82_319        | CLKIN1          | _N0                            |  -              | sys_clk_ibuf/opit_1           | IOL_7_298                  
| u_pll_clk/u_pll_e1/goppll     | PLL_82_319        | CLKIN2          | ntR103                         |  -              | GND_10                        | CLMA_78_304                
| u_pll_clk/u_pll_e1/goppll     | PLL_82_319        | CLKOUT0         | nt_clk_50m                     | 16              |  ...                          |  ...                       
| u_pll_clk/u_pll_e1/goppll     | PLL_82_319        | CLKOUT0_WL      | nullptr                        | 0               | nullptr                       | nullptr                    
| u_pll_clk/u_pll_e1/goppll     | PLL_82_319        | CLKOUT0_EXT     | nullptr                        | 0               | nullptr                       | nullptr                    
| u_pll_clk/u_pll_e1/goppll     | PLL_82_319        | CLKOUT1         | nt_clk_25m                     | 11              |  ...                          |  ...                       
| u_pll_clk/u_pll_e1/goppll     | PLL_82_319        | CLKOUT2         | nullptr                        | 0               | nullptr                       | nullptr                    
| u_pll_clk/u_pll_e1/goppll     | PLL_82_319        | CLKOUT3         | nullptr                        | 0               | nullptr                       | nullptr                    
| u_pll_clk/u_pll_e1/goppll     | PLL_82_319        | CLKOUT4         | nullptr                        | 0               | nullptr                       | nullptr                    
| u_pll_clk/u_pll_e1/goppll     | PLL_82_319        | CLKOUT5         | nullptr                        | 0               | nullptr                       | nullptr                    
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                | LUT     | FF      | Distributed RAM     | APM     | DRM     | ADC     | CRYSTAL     | DLL     | DQSL     | FLSIF     | FUSECODE     | HMEMC     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | OSC     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ip_2port_ram                    | 679     | 678     | 0                   | 0       | 7.5     | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 33     | 0           | 0           | 0            | 0        | 0       | 1       | 0        | 0          | 1             | 0         | 0        | 7        
| + ram_2port_inst                | 0       | 0       | 0                   | 0       | 0.5     | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_ipml_sdpram_ram_2port     | 0       | 0       | 0                   | 0       | 0.5     | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pll_clk                     | 0       | 0       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ram_rd                      | 12      | 11      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ram_wr                      | 23      | 19      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_CORES                       | 643     | 648     | 0                   | 0       | 7       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 1             | 0         | 0        | 0        
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                               
+-------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/ch/Desktop/2021.4-SP1.2/ip_2port_ram/prj/device_map/ip_2port_ram_map.adf       
|            | C:/Users/ch/Desktop/2021.4-SP1.2/ip_2port_ram/prj/device_map/ip_2port_ram.pcf           
| Output     | C:/Users/ch/Desktop/2021.4-SP1.2/ip_2port_ram/prj/place_route/ip_2port_ram_pnr.adf      
|            | C:/Users/ch/Desktop/2021.4-SP1.2/ip_2port_ram/prj/place_route/ip_2port_ram.prr          
|            | C:/Users/ch/Desktop/2021.4-SP1.2/ip_2port_ram/prj/place_route/ip_2port_ram_prr.prt      
|            | C:/Users/ch/Desktop/2021.4-SP1.2/ip_2port_ram/prj/place_route/clock_utilization.txt     
|            | C:/Users/ch/Desktop/2021.4-SP1.2/ip_2port_ram/prj/place_route/ip_2port_ram_plc.adf      
+-------------------------------------------------------------------------------------------------------+


Flow Command: pnr 
Peak memory: 499,601,408 bytes
Total CPU  time to pnr completion : 10.625 sec
Process Total CPU  time to pnr completion : 10.625 sec
Total real time to pnr completion : 12.000 sec
