




 !3=!  {} 






declare i64 @llvm.hexagon.S2.lsr.i.r.and()