Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May  9 17:01:06 2024
| Host         : DESKTOP-6SV6DJ0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pong_control_sets_placed.rpt
| Design       : pong
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    79 |
|    Minimum number of control sets                        |    79 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   310 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    79 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    53 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |    11 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             146 |           72 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             235 |          113 |
| Yes          | No                    | No                     |             126 |           52 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              95 |           33 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+--------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|         Clock Signal        |                      Enable Signal                     |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+--------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|  clk_wiz_0_inst/U0/clk_out1 |                                                        | vga_driver/hsync0                                     |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/U0/clk_out1 | vga_driver/eqOp                                        |                                                       |                1 |              3 |         3.00 |
|  VGA_vsync_OBUF_BUFG        |                                                        | add_bb/level1/brick2/flip_l_i_1__32_n_0               |                1 |              4 |         4.00 |
|  VGA_vsync_OBUF_BUFG        |                                                        | add_bb/level1/brick27/flip_l_i_1__2_n_0               |                2 |              4 |         2.00 |
|  VGA_vsync_OBUF_BUFG        |                                                        | add_bb/level1/brick12/flip_l_i_1_n_0                  |                2 |              4 |         2.00 |
|  VGA_vsync_OBUF_BUFG        |                                                        | add_bb/level1/brick28/flip_l_i_1__3_n_0               |                1 |              4 |         4.00 |
|  VGA_vsync_OBUF_BUFG        |                                                        | add_bb/level1/brick29/flip_l_i_1__4_n_0               |                1 |              4 |         4.00 |
|  VGA_vsync_OBUF_BUFG        |                                                        | add_bb/level1/brick3/flip_l_i_1__15_n_0               |                1 |              4 |         4.00 |
|  VGA_vsync_OBUF_BUFG        |                                                        | add_bb/level1/brick11/flip_l_i_1__8_n_0               |                2 |              4 |         2.00 |
|  VGA_vsync_OBUF_BUFG        |                                                        | add_bb/level1/brick20/flip_l_i_1__25_n_0              |                2 |              4 |         2.00 |
|  VGA_vsync_OBUF_BUFG        |                                                        | add_bb/level1/brick36/flip_l_i_1__35_n_0              |                2 |              4 |         2.00 |
|  VGA_vsync_OBUF_BUFG        |                                                        | add_bb/level1/brick21/flip_l_i_1__26_n_0              |                3 |              4 |         1.33 |
|  VGA_vsync_OBUF_BUFG        |                                                        | add_bb/level1/brick22/flip_l_i_1__27_n_0              |                2 |              4 |         2.00 |
|  VGA_vsync_OBUF_BUFG        |                                                        | add_bb/level1/brick10/flip_l_i_1__9_n_0               |                1 |              4 |         4.00 |
|  VGA_vsync_OBUF_BUFG        |                                                        | add_bb/level1/brick1/flip_l_i_1__31_n_0               |                2 |              4 |         2.00 |
|  VGA_vsync_OBUF_BUFG        |                                                        | add_bb/level1/brick23/flip_l_i_1__28_n_0              |                3 |              4 |         1.33 |
|  VGA_vsync_OBUF_BUFG        |                                                        | add_bb/level1/brick24/flip_l_i_1__29_n_0              |                2 |              4 |         2.00 |
|  VGA_vsync_OBUF_BUFG        |                                                        | add_bb/level1/brick25/flip_l_i_1__19_n_0              |                1 |              4 |         4.00 |
|  VGA_vsync_OBUF_BUFG        |                                                        | add_bb/level1/brick26/flip_l_i_1__1_n_0               |                1 |              4 |         4.00 |
|  VGA_vsync_OBUF_BUFG        |                                                        | add_bb/level1/brick35/flip_l_i_1__34_n_0              |                1 |              4 |         4.00 |
|  VGA_vsync_OBUF_BUFG        |                                                        | add_bb/level1/brick37/flip_l_i_1__36_n_0              |                2 |              4 |         2.00 |
|  VGA_vsync_OBUF_BUFG        |                                                        | add_bb/level1/brick13/flip_l_i_1__10_n_0              |                2 |              4 |         2.00 |
|  VGA_vsync_OBUF_BUFG        |                                                        | add_bb/level1/brick38/flip_l_i_1__37_n_0              |                1 |              4 |         4.00 |
|  VGA_vsync_OBUF_BUFG        |                                                        | add_bb/level1/brick33/flip_l_i_1__7_n_0               |                1 |              4 |         4.00 |
|  VGA_vsync_OBUF_BUFG        |                                                        | add_bb/level1/brick34/flip_l_i_1__33_n_0              |                2 |              4 |         2.00 |
|  VGA_vsync_OBUF_BUFG        |                                                        | add_bb/level1/brick32/flip_l_i_1__6_n_0               |                3 |              4 |         1.33 |
|  VGA_vsync_OBUF_BUFG        |                                                        | add_bb/level1/brick30/flip_l_i_1__14_n_0              |                1 |              4 |         4.00 |
|  VGA_vsync_OBUF_BUFG        |                                                        | add_bb/level1/brick31/flip_l_i_1__5_n_0               |                1 |              4 |         4.00 |
|  VGA_vsync_OBUF_BUFG        |                                                        | add_bb/level1/brick18/flip_l_i_1__24_n_0              |                1 |              4 |         4.00 |
|  VGA_vsync_OBUF_BUFG        |                                                        | add_bb/level1/brick19/flip_l_i_1__20_n_0              |                2 |              4 |         2.00 |
|  VGA_vsync_OBUF_BUFG        |                                                        | add_bb/level1/brick15/flip_l_i_1__21_n_0              |                2 |              4 |         2.00 |
|  VGA_vsync_OBUF_BUFG        |                                                        | add_bb/level1/brick16/flip_l_i_1__22_n_0              |                3 |              4 |         1.33 |
|  VGA_vsync_OBUF_BUFG        |                                                        | add_bb/level1/brick17/flip_l_i_1__23_n_0              |                3 |              4 |         1.33 |
|  VGA_vsync_OBUF_BUFG        |                                                        | add_bb/level1/brick14/flip_l_i_1__0_n_0               |                1 |              4 |         4.00 |
|  VGA_vsync_OBUF_BUFG        |                                                        | add_bb/level1/brick7/flip_l_i_1__13_n_0               |                1 |              4 |         4.00 |
|  VGA_vsync_OBUF_BUFG        |                                                        | add_bb/level1/brick8/flip_l_i_1__12_n_0               |                3 |              4 |         1.33 |
|  VGA_vsync_OBUF_BUFG        |                                                        | add_bb/level1/brick9/flip_l_i_1__11_n_0               |                1 |              4 |         4.00 |
|  VGA_vsync_OBUF_BUFG        |                                                        | add_bb/level1/brick39/flip_l_i_1__30_n_0              |                2 |              4 |         2.00 |
|  VGA_vsync_OBUF_BUFG        |                                                        | add_bb/level1/brick4/flip_l_i_1__16_n_0               |                1 |              4 |         4.00 |
|  VGA_vsync_OBUF_BUFG        |                                                        | add_bb/level1/brick40/flip_l_i_1__38_n_0              |                1 |              4 |         4.00 |
|  VGA_vsync_OBUF_BUFG        |                                                        | add_bb/level1/brick5/flip_l_i_1__17_n_0               |                1 |              4 |         4.00 |
|  VGA_vsync_OBUF_BUFG        |                                                        | add_bb/level1/brick6/flip_l_i_1__18_n_0               |                1 |              4 |         4.00 |
|  VGA_vsync_OBUF_BUFG        |                                                        | add_bb/ball_y[10]_i_1__19_n_0                         |                3 |              4 |         1.33 |
|  VGA_vsync_OBUF_BUFG        | add_bb/level1/brick31/power_up1/ball_y[10]_i_1__1_n_0  | add_bb/level1/brick31/power_up1/ball_y[7]_i_1__19_n_0 |                3 |              4 |         1.33 |
|  VGA_vsync_OBUF_BUFG        | add_bb/level1/brick15/power_up1/ball_y[10]_i_1__13_n_0 | add_bb/level1/brick15/power_up1/ball_y[6]_i_1__10_n_0 |                1 |              4 |         4.00 |
|  VGA_vsync_OBUF_BUFG        | add_bb/level1/brick18/power_up1/ball_y[10]_i_1__12_n_0 | add_bb/level1/brick18/power_up1/ball_y[6]_i_1__9_n_0  |                1 |              4 |         4.00 |
|  VGA_vsync_OBUF_BUFG        | add_bb/level1/brick14/power_up1/ball_y[10]_i_1__2_n_0  | add_bb/level1/brick14/power_up1/ball_y[6]_i_1__1_n_0  |                2 |              4 |         2.00 |
|  VGA_vsync_OBUF_BUFG        | add_bb/level1/brick38/power_up1/ball_y[10]_i_1__17_n_0 |                                                       |                2 |              5 |         2.50 |
|  VGA_vsync_OBUF_BUFG        | add_bb/level1/brick38/power_up1/ball_y[10]_i_1__17_n_0 | add_bb/level1/brick38/power_up1/ball_y[7]_i_1__16_n_0 |                2 |              5 |         2.50 |
|  VGA_vsync_OBUF_BUFG        | add_bb/level1/brick34/power_up1/ball_y[10]_i_1__15_n_0 |                                                       |                2 |              5 |         2.50 |
|  VGA_vsync_OBUF_BUFG        | add_bb/level1/brick34/power_up1/ball_y[10]_i_1__15_n_0 | add_bb/level1/brick34/power_up1/ball_y[7]_i_1__14_n_0 |                2 |              5 |         2.50 |
|  VGA_vsync_OBUF_BUFG        | add_bb/level1/brick35/power_up1/ball_y[10]_i_1__16_n_0 |                                                       |                3 |              5 |         1.67 |
|  VGA_vsync_OBUF_BUFG        | add_bb/level1/brick35/power_up1/ball_y[10]_i_1__16_n_0 | add_bb/level1/brick35/power_up1/ball_y[7]_i_1__15_n_0 |                2 |              5 |         2.50 |
|  VGA_vsync_OBUF_BUFG        | add_bb/level1/brick31/power_up1/ball_y[10]_i_1__1_n_0  | add_bb/level1/brick31/alive_reg_0                     |                1 |              5 |         5.00 |
|  clk_wiz_0_inst/U0/clk_out1 |                                                        | vga_driver/red_out[3]_i_1_n_0                         |                5 |              5 |         1.00 |
|  VGA_vsync_OBUF_BUFG        | add_bb/level1/brick15/power_up1/ball_y[10]_i_1__13_n_0 |                                                       |                2 |              6 |         3.00 |
|  VGA_vsync_OBUF_BUFG        | add_bb/level1/brick18/power_up1/ball_y[10]_i_1__12_n_0 |                                                       |                2 |              6 |         3.00 |
|  VGA_vsync_OBUF_BUFG        | add_bb/level1/brick14/power_up1/ball_y[10]_i_1__2_n_0  |                                                       |                3 |              6 |         2.00 |
|  VGA_vsync_OBUF_BUFG        | add_bb/level1/brick10/power_up1/ball_y[10]_i_1__4_n_0  | add_bb/level1/brick10/alive_reg_0                     |                2 |              7 |         3.50 |
|  VGA_vsync_OBUF_BUFG        | add_bb/level1/brick30/power_up1/ball_y[10]_i_1__6_n_0  | add_bb/level1/brick30/alive_reg_0                     |                2 |              7 |         3.50 |
|  VGA_vsync_OBUF_BUFG        | add_bb/level1/brick7/power_up1/ball_y[10]_i_1__5_n_0   | add_bb/level1/brick7/alive_reg_0                      |                2 |              7 |         3.50 |
|  clk_wiz_0_inst/U0/clk_out1 | vga_driver/eqOp                                        | vga_driver/v_cnt0                                     |                3 |              8 |         2.67 |
|  VGA_vsync_OBUF_BUFG        |                                                        | add_bb/p_0_in                                         |                3 |              9 |         3.00 |
|  VGA_vsync_OBUF_BUFG        | add_bb/level1/brick22/power_up1/ball_y[10]_i_1__10_n_0 |                                                       |                4 |             10 |         2.50 |
|  VGA_vsync_OBUF_BUFG        | add_bb/level1/brick23/power_up1/ball_y[10]_i_1__9_n_0  |                                                       |                4 |             10 |         2.50 |
|  VGA_vsync_OBUF_BUFG        | add_bb/level1/brick11/power_up1/ball_y[10]_i_1__3_n_0  | add_bb/level1/brick11/alive_reg_0                     |                4 |             10 |         2.50 |
|  VGA_vsync_OBUF_BUFG        | add_bb/level1/brick26/power_up1/ball_y[10]_i_1_n_0     |                                                       |                4 |             10 |         2.50 |
|  VGA_vsync_OBUF_BUFG        | add_bb/level1/brick39/power_up1/ball_y[10]_i_1__18_n_0 | add_bb/level1/brick39/alive_reg_0                     |                3 |             10 |         3.33 |
|  VGA_vsync_OBUF_BUFG        | add_bb/level1/brick19/power_up1/ball_y[10]_i_1__11_n_0 | add_bb/level1/brick19/alive_reg_0                     |                3 |             10 |         3.33 |
|  VGA_vsync_OBUF_BUFG        | add_bb/level1/brick27/power_up1/ball_y[10]_i_1__0_n_0  |                                                       |                5 |             10 |         2.00 |
|  VGA_vsync_OBUF_BUFG        | add_bb/level1/brick3/power_up1/ball_y[10]_i_1__8_n_0   |                                                       |                2 |             10 |         5.00 |
|  VGA_vsync_OBUF_BUFG        | add_bb/level1/brick2/power_up1/ball_y[10]_i_1__14_n_0  |                                                       |                3 |             10 |         3.33 |
|  VGA_vsync_OBUF_BUFG        | add_bb/level1/brick6/power_up1/ball_y[10]_i_1__7_n_0   |                                                       |                3 |             10 |         3.33 |
|  clk_wiz_0_inst/U0/clk_out1 |                                                        | vga_driver/clear                                      |                3 |             11 |         3.67 |
|  clk_in_IBUF_BUFG           | batpos[10]_i_1_n_0                                     |                                                       |               12 |             20 |         1.67 |
|  clk_in_IBUF_BUFG           |                                                        |                                                       |                6 |             21 |         3.50 |
|  clk_wiz_0_inst/U0/clk_out1 |                                                        |                                                       |               12 |             29 |         2.42 |
|  VGA_vsync_OBUF_BUFG        |                                                        | add_bb/level1/brick2/power_up1/game_on_reg_rep        |               32 |             45 |         1.41 |
|  VGA_vsync_OBUF_BUFG        |                                                        |                                                       |               54 |             96 |         1.78 |
+-----------------------------+--------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+


