#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55f91b186120 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -10;
v0x55f91b1ac260_0 .var "clk", 0 0;
S_0x55f91b174810 .scope module, "cpu_top" "cpu_top" 2 11, 3 1 0, S_0x55f91b186120;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
v0x55f91b1abf90_0 .net "clk", 0 0, v0x55f91b1ac260_0;  1 drivers
v0x55f91b1ac030_0 .net "instr_addr", 31 0, L_0x55f91b1bc910;  1 drivers
v0x55f91b1ac120_0 .net "instr_data", 31 0, v0x55f91b1abe60_0;  1 drivers
L_0x55f91b1ac390 .part L_0x55f91b1bc910, 0, 8;
S_0x55f91b176a30 .scope module, "core" "core" 3 9, 4 1 0, S_0x55f91b174810;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "instr_data"
    .port_info 2 /INPUT 32 "last_pc"
    .port_info 3 /OUTPUT 32 "instr_addr"
L_0x55f91b1bc640 .functor BUFZ 32, v0x55f91b1abe60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f91b1bc910 .functor BUFZ 32, L_0x55f91b1bc780, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f91b1bcc80 .functor BUFZ 5, L_0x55f91b1bcb00, C4<00000>, C4<00000>, C4<00000>;
L_0x55f91b1bcd40 .functor BUFZ 5, L_0x55f91b1bcba0, C4<00000>, C4<00000>, C4<00000>;
L_0x55f91b1bce50 .functor BUFZ 32, v0x55f91b1a2ae0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f91b1bcf60 .functor BUFZ 5, L_0x55f91b1bc9d0, C4<00000>, C4<00000>, C4<00000>;
L_0x55f91b1bd0b0 .functor BUFZ 32, L_0x55f91b1bd9b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f91b1a9ff0_0 .net *"_s0", 0 0, L_0x55f91b1ac430;  1 drivers
L_0x7f9cbde48018 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55f91b1aa0d0_0 .net/2u *"_s2", 31 0, L_0x7f9cbde48018;  1 drivers
v0x55f91b1aa1b0_0 .net *"_s29", 0 0, L_0x55f91b1bd720;  1 drivers
v0x55f91b1aa2a0_0 .net *"_s30", 19 0, L_0x55f91b1bd810;  1 drivers
v0x55f91b1aa380_0 .net *"_s4", 31 0, L_0x55f91b1bc5a0;  1 drivers
v0x55f91b1aa460_0 .net "alu_b_src", 31 0, L_0x55f91b1bd0b0;  1 drivers
v0x55f91b1aa520_0 .net "alu_op", 2 0, v0x55f91b1a3100_0;  1 drivers
v0x55f91b1aa610_0 .net "alu_result", 31 0, v0x55f91b1a2ae0_0;  1 drivers
v0x55f91b1aa6d0_0 .net "clk", 0 0, v0x55f91b1ac260_0;  alias, 1 drivers
v0x55f91b1aa830_0 .net "imm12", 11 0, v0x55f91b1a32d0_0;  1 drivers
v0x55f91b1aa900_0 .net "imm32", 31 0, L_0x55f91b1bd9b0;  1 drivers
v0x55f91b1aa9a0_0 .net "instr", 31 0, L_0x55f91b1bc640;  1 drivers
v0x55f91b1aaa90_0 .net "instr_addr", 31 0, L_0x55f91b1bc910;  alias, 1 drivers
v0x55f91b1aab50_0 .net "instr_data", 31 0, v0x55f91b1abe60_0;  alias, 1 drivers
L_0x7f9cbde480f0 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x55f91b1aac30_0 .net "last_pc", 31 0, L_0x7f9cbde480f0;  1 drivers
v0x55f91b1aad10_0 .var "pc", 31 0;
v0x55f91b1aadf0_0 .net "pc_next", 31 0, L_0x55f91b1bc780;  1 drivers
v0x55f91b1aafa0_0 .net "rd", 4 0, L_0x55f91b1bc9d0;  1 drivers
v0x55f91b1ab040_0 .net "rf_raddr0", 4 0, L_0x55f91b1bcc80;  1 drivers
v0x55f91b1ab130_0 .net "rf_raddr1", 4 0, L_0x55f91b1bcd40;  1 drivers
v0x55f91b1ab200_0 .net "rf_rdata0", 31 0, L_0x55f91b1bd370;  1 drivers
v0x55f91b1ab2a0_0 .net "rf_rdata1", 31 0, L_0x55f91b1bd610;  1 drivers
v0x55f91b1ab360_0 .net "rf_waddr", 4 0, L_0x55f91b1bcf60;  1 drivers
v0x55f91b1ab430_0 .net "rf_wdata", 31 0, L_0x55f91b1bce50;  1 drivers
v0x55f91b1ab500_0 .net "rf_we", 0 0, v0x55f91b1a35d0_0;  1 drivers
v0x55f91b1ab5f0_0 .net "rs1", 4 0, L_0x55f91b1bcb00;  1 drivers
v0x55f91b1ab6b0_0 .net "rs2", 4 0, L_0x55f91b1bcba0;  1 drivers
L_0x55f91b1ac430 .cmp/eq 32, v0x55f91b1aad10_0, L_0x7f9cbde480f0;
L_0x55f91b1bc5a0 .arith/sum 32, v0x55f91b1aad10_0, L_0x7f9cbde48018;
L_0x55f91b1bc780 .functor MUXZ 32, L_0x55f91b1bc5a0, v0x55f91b1aad10_0, L_0x55f91b1ac430, C4<>;
L_0x55f91b1bc9d0 .part v0x55f91b1abe60_0, 7, 5;
L_0x55f91b1bcb00 .part v0x55f91b1abe60_0, 15, 5;
L_0x55f91b1bcba0 .part v0x55f91b1abe60_0, 20, 5;
L_0x55f91b1bd720 .part v0x55f91b1a32d0_0, 11, 1;
LS_0x55f91b1bd810_0_0 .concat [ 1 1 1 1], L_0x55f91b1bd720, L_0x55f91b1bd720, L_0x55f91b1bd720, L_0x55f91b1bd720;
LS_0x55f91b1bd810_0_4 .concat [ 1 1 1 1], L_0x55f91b1bd720, L_0x55f91b1bd720, L_0x55f91b1bd720, L_0x55f91b1bd720;
LS_0x55f91b1bd810_0_8 .concat [ 1 1 1 1], L_0x55f91b1bd720, L_0x55f91b1bd720, L_0x55f91b1bd720, L_0x55f91b1bd720;
LS_0x55f91b1bd810_0_12 .concat [ 1 1 1 1], L_0x55f91b1bd720, L_0x55f91b1bd720, L_0x55f91b1bd720, L_0x55f91b1bd720;
LS_0x55f91b1bd810_0_16 .concat [ 1 1 1 1], L_0x55f91b1bd720, L_0x55f91b1bd720, L_0x55f91b1bd720, L_0x55f91b1bd720;
LS_0x55f91b1bd810_1_0 .concat [ 4 4 4 4], LS_0x55f91b1bd810_0_0, LS_0x55f91b1bd810_0_4, LS_0x55f91b1bd810_0_8, LS_0x55f91b1bd810_0_12;
LS_0x55f91b1bd810_1_4 .concat [ 4 0 0 0], LS_0x55f91b1bd810_0_16;
L_0x55f91b1bd810 .concat [ 16 4 0 0], LS_0x55f91b1bd810_1_0, LS_0x55f91b1bd810_1_4;
L_0x55f91b1bd9b0 .concat [ 12 20 0 0], v0x55f91b1a32d0_0, L_0x55f91b1bd810;
S_0x55f91b176680 .scope module, "alu" "alu" 4 37, 5 1 0, S_0x55f91b176a30;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "src_a"
    .port_info 1 /INPUT 32 "src_b"
    .port_info 2 /INPUT 3 "op"
    .port_info 3 /OUTPUT 32 "res"
v0x55f91b172ea0_0 .net "op", 2 0, v0x55f91b1a3100_0;  alias, 1 drivers
v0x55f91b1a2ae0_0 .var "res", 31 0;
v0x55f91b1a2bc0_0 .net "src_a", 31 0, L_0x55f91b1bd370;  alias, 1 drivers
v0x55f91b1a2cb0_0 .net "src_b", 31 0, L_0x55f91b1bd0b0;  alias, 1 drivers
E_0x55f91b172840 .event edge, v0x55f91b172ea0_0, v0x55f91b1a2bc0_0, v0x55f91b1a2cb0_0;
S_0x55f91b1a2e40 .scope module, "control" "control" 4 60, 6 1 0, S_0x55f91b176a30;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 12 "imm12"
    .port_info 2 /OUTPUT 1 "rf_we"
    .port_info 3 /OUTPUT 3 "alu_op"
v0x55f91b1a3100_0 .var "alu_op", 2 0;
v0x55f91b1a3210_0 .net "funct3", 2 0, L_0x55f91b1bde00;  1 drivers
v0x55f91b1a32d0_0 .var "imm12", 11 0;
v0x55f91b1a33c0_0 .net "instr", 31 0, L_0x55f91b1bc640;  alias, 1 drivers
v0x55f91b1a34a0_0 .net "opcode", 6 0, L_0x55f91b1bdd60;  1 drivers
v0x55f91b1a35d0_0 .var "rf_we", 0 0;
E_0x55f91b1a30a0 .event edge, v0x55f91b1a3210_0, v0x55f91b1a34a0_0, v0x55f91b1a33c0_0;
L_0x55f91b1bdd60 .part L_0x55f91b1bc640, 0, 7;
L_0x55f91b1bde00 .part L_0x55f91b1bc640, 12, 3;
S_0x55f91b1a3710 .scope module, "rf" "reg_file" 4 43, 7 1 0, S_0x55f91b176a30;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "raddr0"
    .port_info 2 /INPUT 5 "raddr1"
    .port_info 3 /INPUT 5 "waddr"
    .port_info 4 /INPUT 32 "wdata"
    .port_info 5 /INPUT 1 "we"
    .port_info 6 /OUTPUT 32 "rdata0"
    .port_info 7 /OUTPUT 32 "rdata1"
L_0x55f91b1bd370 .functor BUFZ 32, L_0x55f91b1bd190, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f91b1bd610 .functor BUFZ 32, L_0x55f91b1bd430, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f91b1a91c0_0 .net *"_s0", 31 0, L_0x55f91b1bd190;  1 drivers
v0x55f91b1a92a0_0 .net *"_s10", 6 0, L_0x55f91b1bd4d0;  1 drivers
L_0x7f9cbde480a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f91b1a9380_0 .net *"_s13", 1 0, L_0x7f9cbde480a8;  1 drivers
v0x55f91b1a9440_0 .net *"_s2", 6 0, L_0x55f91b1bd230;  1 drivers
L_0x7f9cbde48060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f91b1a9520_0 .net *"_s5", 1 0, L_0x7f9cbde48060;  1 drivers
v0x55f91b1a9650_0 .net *"_s8", 31 0, L_0x55f91b1bd430;  1 drivers
v0x55f91b1a9730_0 .net "clk", 0 0, v0x55f91b1ac260_0;  alias, 1 drivers
v0x55f91b1a97f0_0 .net "raddr0", 4 0, L_0x55f91b1bcc80;  alias, 1 drivers
v0x55f91b1a98d0_0 .net "raddr1", 4 0, L_0x55f91b1bcd40;  alias, 1 drivers
v0x55f91b1a9a40_0 .net "rdata0", 31 0, L_0x55f91b1bd370;  alias, 1 drivers
v0x55f91b1a9b00_0 .net "rdata1", 31 0, L_0x55f91b1bd610;  alias, 1 drivers
v0x55f91b1a9bc0_0 .net "waddr", 4 0, L_0x55f91b1bcf60;  alias, 1 drivers
v0x55f91b1a9ca0_0 .net "wdata", 31 0, L_0x55f91b1bce50;  alias, 1 drivers
v0x55f91b1a9d80_0 .net "we", 0 0, v0x55f91b1a35d0_0;  alias, 1 drivers
v0x55f91b1a9e50 .array "x", 0 31, 31 0;
E_0x55f91b1a3a00 .event posedge, v0x55f91b1a9730_0;
L_0x55f91b1bd190 .array/port v0x55f91b1a9e50, L_0x55f91b1bd230;
L_0x55f91b1bd230 .concat [ 5 2 0 0], L_0x55f91b1bcc80, L_0x7f9cbde48060;
L_0x55f91b1bd430 .array/port v0x55f91b1a9e50, L_0x55f91b1bd4d0;
L_0x55f91b1bd4d0 .concat [ 5 2 0 0], L_0x55f91b1bcd40, L_0x7f9cbde480a8;
S_0x55f91b1a3a60 .scope generate, "reg_init[0]" "reg_init[0]" 7 17, 7 17 0, S_0x55f91b1a3710;
 .timescale -9 -10;
P_0x55f91b1a3c70 .param/l "i" 0 7 17, +C4<00>;
S_0x55f91b1a3d50 .scope generate, "reg_init[1]" "reg_init[1]" 7 17, 7 17 0, S_0x55f91b1a3710;
 .timescale -9 -10;
P_0x55f91b1a3f40 .param/l "i" 0 7 17, +C4<01>;
S_0x55f91b1a4000 .scope generate, "reg_init[2]" "reg_init[2]" 7 17, 7 17 0, S_0x55f91b1a3710;
 .timescale -9 -10;
P_0x55f91b1a4200 .param/l "i" 0 7 17, +C4<010>;
S_0x55f91b1a42c0 .scope generate, "reg_init[3]" "reg_init[3]" 7 17, 7 17 0, S_0x55f91b1a3710;
 .timescale -9 -10;
P_0x55f91b1a4490 .param/l "i" 0 7 17, +C4<011>;
S_0x55f91b1a4570 .scope generate, "reg_init[4]" "reg_init[4]" 7 17, 7 17 0, S_0x55f91b1a3710;
 .timescale -9 -10;
P_0x55f91b1a4790 .param/l "i" 0 7 17, +C4<0100>;
S_0x55f91b1a4870 .scope generate, "reg_init[5]" "reg_init[5]" 7 17, 7 17 0, S_0x55f91b1a3710;
 .timescale -9 -10;
P_0x55f91b1a4a40 .param/l "i" 0 7 17, +C4<0101>;
S_0x55f91b1a4b20 .scope generate, "reg_init[6]" "reg_init[6]" 7 17, 7 17 0, S_0x55f91b1a3710;
 .timescale -9 -10;
P_0x55f91b1a4cf0 .param/l "i" 0 7 17, +C4<0110>;
S_0x55f91b1a4dd0 .scope generate, "reg_init[7]" "reg_init[7]" 7 17, 7 17 0, S_0x55f91b1a3710;
 .timescale -9 -10;
P_0x55f91b1a4fa0 .param/l "i" 0 7 17, +C4<0111>;
S_0x55f91b1a5080 .scope generate, "reg_init[8]" "reg_init[8]" 7 17, 7 17 0, S_0x55f91b1a3710;
 .timescale -9 -10;
P_0x55f91b1a4740 .param/l "i" 0 7 17, +C4<01000>;
S_0x55f91b1a5370 .scope generate, "reg_init[9]" "reg_init[9]" 7 17, 7 17 0, S_0x55f91b1a3710;
 .timescale -9 -10;
P_0x55f91b1a5540 .param/l "i" 0 7 17, +C4<01001>;
S_0x55f91b1a5620 .scope generate, "reg_init[10]" "reg_init[10]" 7 17, 7 17 0, S_0x55f91b1a3710;
 .timescale -9 -10;
P_0x55f91b1a57f0 .param/l "i" 0 7 17, +C4<01010>;
S_0x55f91b1a58d0 .scope generate, "reg_init[11]" "reg_init[11]" 7 17, 7 17 0, S_0x55f91b1a3710;
 .timescale -9 -10;
P_0x55f91b1a5aa0 .param/l "i" 0 7 17, +C4<01011>;
S_0x55f91b1a5b80 .scope generate, "reg_init[12]" "reg_init[12]" 7 17, 7 17 0, S_0x55f91b1a3710;
 .timescale -9 -10;
P_0x55f91b1a5d50 .param/l "i" 0 7 17, +C4<01100>;
S_0x55f91b1a5e30 .scope generate, "reg_init[13]" "reg_init[13]" 7 17, 7 17 0, S_0x55f91b1a3710;
 .timescale -9 -10;
P_0x55f91b1a6000 .param/l "i" 0 7 17, +C4<01101>;
S_0x55f91b1a60e0 .scope generate, "reg_init[14]" "reg_init[14]" 7 17, 7 17 0, S_0x55f91b1a3710;
 .timescale -9 -10;
P_0x55f91b1a62b0 .param/l "i" 0 7 17, +C4<01110>;
S_0x55f91b1a6390 .scope generate, "reg_init[15]" "reg_init[15]" 7 17, 7 17 0, S_0x55f91b1a3710;
 .timescale -9 -10;
P_0x55f91b1a6560 .param/l "i" 0 7 17, +C4<01111>;
S_0x55f91b1a6640 .scope generate, "reg_init[16]" "reg_init[16]" 7 17, 7 17 0, S_0x55f91b1a3710;
 .timescale -9 -10;
P_0x55f91b1a5250 .param/l "i" 0 7 17, +C4<010000>;
S_0x55f91b1a6970 .scope generate, "reg_init[17]" "reg_init[17]" 7 17, 7 17 0, S_0x55f91b1a3710;
 .timescale -9 -10;
P_0x55f91b1a6b40 .param/l "i" 0 7 17, +C4<010001>;
S_0x55f91b1a6c20 .scope generate, "reg_init[18]" "reg_init[18]" 7 17, 7 17 0, S_0x55f91b1a3710;
 .timescale -9 -10;
P_0x55f91b1a6df0 .param/l "i" 0 7 17, +C4<010010>;
S_0x55f91b1a6ed0 .scope generate, "reg_init[19]" "reg_init[19]" 7 17, 7 17 0, S_0x55f91b1a3710;
 .timescale -9 -10;
P_0x55f91b1a70a0 .param/l "i" 0 7 17, +C4<010011>;
S_0x55f91b1a7180 .scope generate, "reg_init[20]" "reg_init[20]" 7 17, 7 17 0, S_0x55f91b1a3710;
 .timescale -9 -10;
P_0x55f91b1a7350 .param/l "i" 0 7 17, +C4<010100>;
S_0x55f91b1a7430 .scope generate, "reg_init[21]" "reg_init[21]" 7 17, 7 17 0, S_0x55f91b1a3710;
 .timescale -9 -10;
P_0x55f91b1a7600 .param/l "i" 0 7 17, +C4<010101>;
S_0x55f91b1a76e0 .scope generate, "reg_init[22]" "reg_init[22]" 7 17, 7 17 0, S_0x55f91b1a3710;
 .timescale -9 -10;
P_0x55f91b1a78b0 .param/l "i" 0 7 17, +C4<010110>;
S_0x55f91b1a7990 .scope generate, "reg_init[23]" "reg_init[23]" 7 17, 7 17 0, S_0x55f91b1a3710;
 .timescale -9 -10;
P_0x55f91b1a7b60 .param/l "i" 0 7 17, +C4<010111>;
S_0x55f91b1a7c40 .scope generate, "reg_init[24]" "reg_init[24]" 7 17, 7 17 0, S_0x55f91b1a3710;
 .timescale -9 -10;
P_0x55f91b1a7e10 .param/l "i" 0 7 17, +C4<011000>;
S_0x55f91b1a7ef0 .scope generate, "reg_init[25]" "reg_init[25]" 7 17, 7 17 0, S_0x55f91b1a3710;
 .timescale -9 -10;
P_0x55f91b1a80c0 .param/l "i" 0 7 17, +C4<011001>;
S_0x55f91b1a81a0 .scope generate, "reg_init[26]" "reg_init[26]" 7 17, 7 17 0, S_0x55f91b1a3710;
 .timescale -9 -10;
P_0x55f91b1a8370 .param/l "i" 0 7 17, +C4<011010>;
S_0x55f91b1a8450 .scope generate, "reg_init[27]" "reg_init[27]" 7 17, 7 17 0, S_0x55f91b1a3710;
 .timescale -9 -10;
P_0x55f91b1a8620 .param/l "i" 0 7 17, +C4<011011>;
S_0x55f91b1a8700 .scope generate, "reg_init[28]" "reg_init[28]" 7 17, 7 17 0, S_0x55f91b1a3710;
 .timescale -9 -10;
P_0x55f91b1a88d0 .param/l "i" 0 7 17, +C4<011100>;
S_0x55f91b1a89b0 .scope generate, "reg_init[29]" "reg_init[29]" 7 17, 7 17 0, S_0x55f91b1a3710;
 .timescale -9 -10;
P_0x55f91b1a8b80 .param/l "i" 0 7 17, +C4<011101>;
S_0x55f91b1a8c60 .scope generate, "reg_init[30]" "reg_init[30]" 7 17, 7 17 0, S_0x55f91b1a3710;
 .timescale -9 -10;
P_0x55f91b1a8e30 .param/l "i" 0 7 17, +C4<011110>;
S_0x55f91b1a8f10 .scope generate, "reg_init[31]" "reg_init[31]" 7 17, 7 17 0, S_0x55f91b1a3710;
 .timescale -9 -10;
P_0x55f91b1a90e0 .param/l "i" 0 7 17, +C4<011111>;
S_0x55f91b1ab810 .scope module, "rom" "rom" 3 7, 8 1 0, S_0x55f91b174810;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "addr"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 32 "q"
P_0x55f91b1aba00 .param/l "ADDR_WIDTH" 0 8 1, +C4<00000000000000000000000000000011>;
P_0x55f91b1aba40 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
v0x55f91b1abbf0_0 .net "addr", 7 0, L_0x55f91b1ac390;  1 drivers
v0x55f91b1abcb0_0 .net "clk", 0 0, v0x55f91b1ac260_0;  alias, 1 drivers
v0x55f91b1abdc0 .array "mem", 0 7, 31 0;
v0x55f91b1abe60_0 .var "q", 31 0;
    .scope S_0x55f91b1ab810;
T_0 ;
    %vpi_call 8 10 "$readmemh", "samples/addi.txt", v0x55f91b1abdc0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x55f91b1ab810;
T_1 ;
    %wait E_0x55f91b1a3a00;
    %ix/getv 4, v0x55f91b1abbf0_0;
    %load/vec4a v0x55f91b1abdc0, 4;
    %assign/vec4 v0x55f91b1abe60_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55f91b176680;
T_2 ;
    %wait E_0x55f91b172840;
    %load/vec4 v0x55f91b172ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/z;
    %jmp/1 T_2.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/z;
    %jmp/1 T_2.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/z;
    %jmp/1 T_2.2, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/z;
    %jmp/1 T_2.3, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/z;
    %jmp/1 T_2.4, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f91b1a2ae0_0, 0;
    %jmp T_2.6;
T_2.0 ;
    %load/vec4 v0x55f91b1a2bc0_0;
    %assign/vec4 v0x55f91b1a2ae0_0, 0;
    %jmp T_2.6;
T_2.1 ;
    %load/vec4 v0x55f91b1a2bc0_0;
    %load/vec4 v0x55f91b1a2cb0_0;
    %add;
    %assign/vec4 v0x55f91b1a2ae0_0, 0;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0x55f91b1a2bc0_0;
    %load/vec4 v0x55f91b1a2cb0_0;
    %xor;
    %assign/vec4 v0x55f91b1a2ae0_0, 0;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0x55f91b1a2bc0_0;
    %load/vec4 v0x55f91b1a2cb0_0;
    %or;
    %assign/vec4 v0x55f91b1a2ae0_0, 0;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0x55f91b1a2bc0_0;
    %load/vec4 v0x55f91b1a2cb0_0;
    %and;
    %assign/vec4 v0x55f91b1a2ae0_0, 0;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55f91b1a3a60;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f91b1a9e50, 4, 0;
    %end;
    .thread T_3;
    .scope S_0x55f91b1a3d50;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f91b1a9e50, 4, 0;
    %end;
    .thread T_4;
    .scope S_0x55f91b1a4000;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f91b1a9e50, 4, 0;
    %end;
    .thread T_5;
    .scope S_0x55f91b1a42c0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f91b1a9e50, 4, 0;
    %end;
    .thread T_6;
    .scope S_0x55f91b1a4570;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f91b1a9e50, 4, 0;
    %end;
    .thread T_7;
    .scope S_0x55f91b1a4870;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f91b1a9e50, 4, 0;
    %end;
    .thread T_8;
    .scope S_0x55f91b1a4b20;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f91b1a9e50, 4, 0;
    %end;
    .thread T_9;
    .scope S_0x55f91b1a4dd0;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f91b1a9e50, 4, 0;
    %end;
    .thread T_10;
    .scope S_0x55f91b1a5080;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f91b1a9e50, 4, 0;
    %end;
    .thread T_11;
    .scope S_0x55f91b1a5370;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f91b1a9e50, 4, 0;
    %end;
    .thread T_12;
    .scope S_0x55f91b1a5620;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f91b1a9e50, 4, 0;
    %end;
    .thread T_13;
    .scope S_0x55f91b1a58d0;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f91b1a9e50, 4, 0;
    %end;
    .thread T_14;
    .scope S_0x55f91b1a5b80;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f91b1a9e50, 4, 0;
    %end;
    .thread T_15;
    .scope S_0x55f91b1a5e30;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f91b1a9e50, 4, 0;
    %end;
    .thread T_16;
    .scope S_0x55f91b1a60e0;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f91b1a9e50, 4, 0;
    %end;
    .thread T_17;
    .scope S_0x55f91b1a6390;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f91b1a9e50, 4, 0;
    %end;
    .thread T_18;
    .scope S_0x55f91b1a6640;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f91b1a9e50, 4, 0;
    %end;
    .thread T_19;
    .scope S_0x55f91b1a6970;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f91b1a9e50, 4, 0;
    %end;
    .thread T_20;
    .scope S_0x55f91b1a6c20;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f91b1a9e50, 4, 0;
    %end;
    .thread T_21;
    .scope S_0x55f91b1a6ed0;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f91b1a9e50, 4, 0;
    %end;
    .thread T_22;
    .scope S_0x55f91b1a7180;
T_23 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f91b1a9e50, 4, 0;
    %end;
    .thread T_23;
    .scope S_0x55f91b1a7430;
T_24 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f91b1a9e50, 4, 0;
    %end;
    .thread T_24;
    .scope S_0x55f91b1a76e0;
T_25 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f91b1a9e50, 4, 0;
    %end;
    .thread T_25;
    .scope S_0x55f91b1a7990;
T_26 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f91b1a9e50, 4, 0;
    %end;
    .thread T_26;
    .scope S_0x55f91b1a7c40;
T_27 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f91b1a9e50, 4, 0;
    %end;
    .thread T_27;
    .scope S_0x55f91b1a7ef0;
T_28 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f91b1a9e50, 4, 0;
    %end;
    .thread T_28;
    .scope S_0x55f91b1a81a0;
T_29 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f91b1a9e50, 4, 0;
    %end;
    .thread T_29;
    .scope S_0x55f91b1a8450;
T_30 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f91b1a9e50, 4, 0;
    %end;
    .thread T_30;
    .scope S_0x55f91b1a8700;
T_31 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f91b1a9e50, 4, 0;
    %end;
    .thread T_31;
    .scope S_0x55f91b1a89b0;
T_32 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f91b1a9e50, 4, 0;
    %end;
    .thread T_32;
    .scope S_0x55f91b1a8c60;
T_33 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f91b1a9e50, 4, 0;
    %end;
    .thread T_33;
    .scope S_0x55f91b1a8f10;
T_34 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f91b1a9e50, 4, 0;
    %end;
    .thread T_34;
    .scope S_0x55f91b1a3710;
T_35 ;
    %wait E_0x55f91b1a3a00;
    %load/vec4 v0x55f91b1a9d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x55f91b1a9ca0_0;
    %load/vec4 v0x55f91b1a9bc0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f91b1a9e50, 0, 4;
T_35.0 ;
    %vpi_call 7 42 "$strobe", "CPUv1: x0: %h x4: %h  x8: %h x12: %h\012CPUv1: x1: %h x5: %h  x9: %h x13: %h\012CPUv1: x2: %h x6: %h x10: %h x14: %h\012CPUv1: x3: %h x7: %h x11: %h x15: %h", 32'b00000000000000000000000000000000, &A<v0x55f91b1a9e50, 4>, &A<v0x55f91b1a9e50, 8>, &A<v0x55f91b1a9e50, 12>, &A<v0x55f91b1a9e50, 1>, &A<v0x55f91b1a9e50, 5>, &A<v0x55f91b1a9e50, 9>, &A<v0x55f91b1a9e50, 13>, &A<v0x55f91b1a9e50, 2>, &A<v0x55f91b1a9e50, 6>, &A<v0x55f91b1a9e50, 10>, &A<v0x55f91b1a9e50, 14>, &A<v0x55f91b1a9e50, 3>, &A<v0x55f91b1a9e50, 7>, &A<v0x55f91b1a9e50, 11>, &A<v0x55f91b1a9e50, 15> {0 0 0};
    %jmp T_35;
    .thread T_35;
    .scope S_0x55f91b1a2e40;
T_36 ;
    %wait E_0x55f91b1a30a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f91b1a35d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f91b1a3100_0, 0, 3;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x55f91b1a32d0_0, 0, 12;
    %load/vec4 v0x55f91b1a3210_0;
    %load/vec4 v0x55f91b1a34a0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 19, 0, 10;
    %cmp/z;
    %jmp/1 T_36.0, 4;
    %dup/vec4;
    %pushi/vec4 531, 0, 10;
    %cmp/z;
    %jmp/1 T_36.1, 4;
    %dup/vec4;
    %pushi/vec4 787, 0, 10;
    %cmp/z;
    %jmp/1 T_36.2, 4;
    %dup/vec4;
    %pushi/vec4 915, 0, 10;
    %cmp/z;
    %jmp/1 T_36.3, 4;
    %dup/vec4;
    %pushi/vec4 51, 0, 10;
    %cmp/z;
    %jmp/1 T_36.4, 4;
    %jmp T_36.6;
T_36.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f91b1a35d0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55f91b1a3100_0, 0, 3;
    %load/vec4 v0x55f91b1a33c0_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x55f91b1a32d0_0, 0, 12;
    %jmp T_36.6;
T_36.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f91b1a35d0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55f91b1a3100_0, 0, 3;
    %load/vec4 v0x55f91b1a33c0_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x55f91b1a32d0_0, 0, 12;
    %jmp T_36.6;
T_36.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f91b1a35d0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55f91b1a3100_0, 0, 3;
    %load/vec4 v0x55f91b1a33c0_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x55f91b1a32d0_0, 0, 12;
    %jmp T_36.6;
T_36.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f91b1a35d0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55f91b1a3100_0, 0, 3;
    %load/vec4 v0x55f91b1a33c0_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x55f91b1a32d0_0, 0, 12;
    %jmp T_36.6;
T_36.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f91b1a35d0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55f91b1a3100_0, 0, 3;
    %load/vec4 v0x55f91b1a33c0_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x55f91b1a32d0_0, 0, 12;
    %jmp T_36.6;
T_36.6 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x55f91b176a30;
T_37 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x55f91b1aad10_0, 0, 32;
    %end;
    .thread T_37;
    .scope S_0x55f91b176a30;
T_38 ;
    %wait E_0x55f91b1a3a00;
    %load/vec4 v0x55f91b1aadf0_0;
    %assign/vec4 v0x55f91b1aad10_0, 0;
    %vpi_call 4 14 "$strobe", "CPUv1: [%h] %h", v0x55f91b1aad10_0, v0x55f91b1aa9a0_0 {0 0 0};
    %jmp T_38;
    .thread T_38;
    .scope S_0x55f91b186120;
T_39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f91b1ac260_0, 0, 1;
    %end;
    .thread T_39;
    .scope S_0x55f91b186120;
T_40 ;
    %delay 10, 0;
    %load/vec4 v0x55f91b1ac260_0;
    %inv;
    %store/vec4 v0x55f91b1ac260_0, 0, 1;
    %jmp T_40;
    .thread T_40;
    .scope S_0x55f91b186120;
T_41 ;
    %vpi_call 2 14 "$dumpvars" {0 0 0};
    %delay 150, 0;
    %vpi_call 2 15 "$finish" {0 0 0};
    %end;
    .thread T_41;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "testbench.v";
    "cpu_top.v";
    "core.v";
    "alu.v";
    "control.v";
    "reg_file.v";
    "rom.v";
