# Execute VPR for architecture exploration

vpr /mnt/vault0/cliao43/openfpga_cc/openfpga/work/lab1/run002/k6_N10_tileable_dpram8K_dsp36_40nm/diffeq_paj_convert/MIN_ROUTE_CHAN_WIDTH/arch/k6_N10_tileable_dpram8K_dsp36_40nm.xml diffeq_paj_convert.blif \
    --route_chan_width 300 \
    --constant_net_method route
exit