$date
	Tue Jan 09 17:32:18 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_cyclic_lamp $end
$var wire 3 ! light [2:0] $end
$var reg 1 " clk $end
$scope module dut $end
$var wire 1 # clk $end
$var reg 3 $ light [2:0] $end
$var reg 2 % state [0:1] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
0#
0"
bx !
$end
#5
b0 %
b1 $
b1 !
1"
1#
#10
0"
0#
#15
b1 %
b10 $
b10 !
1"
1#
#20
0"
0#
#25
b10 %
b100 $
b100 !
1"
1#
#30
0"
0#
#35
b0 %
b1 $
b1 !
1"
1#
#40
0"
0#
#45
b1 %
b10 $
b10 !
1"
1#
#50
0"
0#
#55
b10 %
b100 $
b100 !
1"
1#
#60
0"
0#
#65
b0 %
b1 $
b1 !
1"
1#
#70
0"
0#
#75
b1 %
b10 $
b10 !
1"
1#
#80
0"
0#
#85
b10 %
b100 $
b100 !
1"
1#
#90
0"
0#
#95
b0 %
b1 $
b1 !
1"
1#
#100
0"
0#
