static irqreturn_t mmc_gpio_cd_irqt(int irq, void *dev_id)\r\n{\r\nstruct mmc_host *host = dev_id;\r\nif (host->ops->card_event)\r\nhost->ops->card_event(host);\r\nmmc_detect_change(host, msecs_to_jiffies(200));\r\nreturn IRQ_HANDLED;\r\n}\r\nstatic int mmc_gpio_alloc(struct mmc_host *host)\r\n{\r\nsize_t len = strlen(dev_name(host->parent)) + 4;\r\nstruct mmc_gpio *ctx;\r\nmutex_lock(&host->slot.lock);\r\nctx = host->slot.handler_priv;\r\nif (!ctx) {\r\nctx = devm_kzalloc(&host->class_dev, sizeof(*ctx) + 2 * len,\r\nGFP_KERNEL);\r\nif (ctx) {\r\nctx->ro_label = ctx->cd_label + len;\r\nsnprintf(ctx->cd_label, len, "%s cd", dev_name(host->parent));\r\nsnprintf(ctx->ro_label, len, "%s ro", dev_name(host->parent));\r\nctx->cd_gpio = -EINVAL;\r\nctx->ro_gpio = -EINVAL;\r\nhost->slot.handler_priv = ctx;\r\n}\r\n}\r\nmutex_unlock(&host->slot.lock);\r\nreturn ctx ? 0 : -ENOMEM;\r\n}\r\nint mmc_gpio_get_ro(struct mmc_host *host)\r\n{\r\nstruct mmc_gpio *ctx = host->slot.handler_priv;\r\nif (!ctx || !gpio_is_valid(ctx->ro_gpio))\r\nreturn -ENOSYS;\r\nreturn !gpio_get_value_cansleep(ctx->ro_gpio) ^\r\n!!(host->caps2 & MMC_CAP2_RO_ACTIVE_HIGH);\r\n}\r\nint mmc_gpio_get_cd(struct mmc_host *host)\r\n{\r\nstruct mmc_gpio *ctx = host->slot.handler_priv;\r\nif (!ctx || !gpio_is_valid(ctx->cd_gpio))\r\nreturn -ENOSYS;\r\nreturn !gpio_get_value_cansleep(ctx->cd_gpio) ^\r\n!!(host->caps2 & MMC_CAP2_CD_ACTIVE_HIGH);\r\n}\r\nint mmc_gpio_request_ro(struct mmc_host *host, unsigned int gpio)\r\n{\r\nstruct mmc_gpio *ctx;\r\nint ret;\r\nif (!gpio_is_valid(gpio))\r\nreturn -EINVAL;\r\nret = mmc_gpio_alloc(host);\r\nif (ret < 0)\r\nreturn ret;\r\nctx = host->slot.handler_priv;\r\nret = devm_gpio_request_one(&host->class_dev, gpio, GPIOF_DIR_IN,\r\nctx->ro_label);\r\nif (ret < 0)\r\nreturn ret;\r\nctx->ro_gpio = gpio;\r\nreturn 0;\r\n}\r\nint mmc_gpio_request_cd(struct mmc_host *host, unsigned int gpio,\r\nunsigned int debounce)\r\n{\r\nstruct mmc_gpio *ctx;\r\nint irq = gpio_to_irq(gpio);\r\nint ret;\r\nret = mmc_gpio_alloc(host);\r\nif (ret < 0)\r\nreturn ret;\r\nctx = host->slot.handler_priv;\r\nret = devm_gpio_request_one(&host->class_dev, gpio, GPIOF_DIR_IN,\r\nctx->cd_label);\r\nif (ret < 0)\r\nreturn ret;\r\nif (debounce) {\r\nret = gpio_set_debounce(gpio, debounce);\r\nif (ret < 0)\r\nreturn ret;\r\n}\r\nif (irq >= 0 && host->caps & MMC_CAP_NEEDS_POLL)\r\nirq = -EINVAL;\r\nif (irq >= 0) {\r\nret = devm_request_threaded_irq(&host->class_dev, irq,\r\nNULL, mmc_gpio_cd_irqt,\r\nIRQF_TRIGGER_RISING | IRQF_TRIGGER_FALLING | IRQF_ONESHOT,\r\nctx->cd_label, host);\r\nif (ret < 0)\r\nirq = ret;\r\n}\r\nhost->slot.cd_irq = irq;\r\nif (irq < 0)\r\nhost->caps |= MMC_CAP_NEEDS_POLL;\r\nctx->cd_gpio = gpio;\r\nreturn 0;\r\n}\r\nvoid mmc_gpio_free_ro(struct mmc_host *host)\r\n{\r\nstruct mmc_gpio *ctx = host->slot.handler_priv;\r\nint gpio;\r\nif (!ctx || !gpio_is_valid(ctx->ro_gpio))\r\nreturn;\r\ngpio = ctx->ro_gpio;\r\nctx->ro_gpio = -EINVAL;\r\ndevm_gpio_free(&host->class_dev, gpio);\r\n}\r\nvoid mmc_gpio_free_cd(struct mmc_host *host)\r\n{\r\nstruct mmc_gpio *ctx = host->slot.handler_priv;\r\nint gpio;\r\nif (!ctx || !gpio_is_valid(ctx->cd_gpio))\r\nreturn;\r\nif (host->slot.cd_irq >= 0) {\r\ndevm_free_irq(&host->class_dev, host->slot.cd_irq, host);\r\nhost->slot.cd_irq = -EINVAL;\r\n}\r\ngpio = ctx->cd_gpio;\r\nctx->cd_gpio = -EINVAL;\r\ndevm_gpio_free(&host->class_dev, gpio);\r\n}
