<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SPI</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="$relpath/search.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">SPI</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaf4692979b38b20e3c0e9ee3d90fd4267"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__api.html#gaf4692979b38b20e3c0e9ee3d90fd4267">SPI_INT_RX_OVERRUN</a>&#160;&#160;&#160;0x0001U</td></tr>
<tr class="memdesc:gaf4692979b38b20e3c0e9ee3d90fd4267"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive overrun interrupt.  <a href="#gaf4692979b38b20e3c0e9ee3d90fd4267">More...</a><br/></td></tr>
<tr class="separator:gaf4692979b38b20e3c0e9ee3d90fd4267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccf4ba71a326c2fc84ad2a4fcd867bba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__api.html#gaccf4ba71a326c2fc84ad2a4fcd867bba">SPI_INT_RX_DATA_TX_EMPTY</a>&#160;&#160;&#160;0x0002U</td></tr>
<tr class="memdesc:gaccf4ba71a326c2fc84ad2a4fcd867bba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data received, transmit empty.  <a href="#gaccf4ba71a326c2fc84ad2a4fcd867bba">More...</a><br/></td></tr>
<tr class="separator:gaccf4ba71a326c2fc84ad2a4fcd867bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d7e1f5fabb3ba8a82743ce0cb8fea0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__api.html#ga8d7e1f5fabb3ba8a82743ce0cb8fea0a">SPI_INT_RXFF</a>&#160;&#160;&#160;0x0004U</td></tr>
<tr class="memdesc:ga8d7e1f5fabb3ba8a82743ce0cb8fea0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX FIFO level interrupt.  <a href="#ga8d7e1f5fabb3ba8a82743ce0cb8fea0a">More...</a><br/></td></tr>
<tr class="separator:ga8d7e1f5fabb3ba8a82743ce0cb8fea0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0e46560a0931e57bead8009ecbcf9a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__api.html#gab0e46560a0931e57bead8009ecbcf9a6">SPI_INT_TXFF</a>&#160;&#160;&#160;0x0008U</td></tr>
<tr class="memdesc:gab0e46560a0931e57bead8009ecbcf9a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX FIFO level interrupt.  <a href="#gab0e46560a0931e57bead8009ecbcf9a6">More...</a><br/></td></tr>
<tr class="separator:gab0e46560a0931e57bead8009ecbcf9a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eb46fff567509fff4fe673cc637229d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__api.html#ga7eb46fff567509fff4fe673cc637229d">SPI_INT_RXFF_OVERFLOW</a>&#160;&#160;&#160;0x0010U</td></tr>
<tr class="memdesc:ga7eb46fff567509fff4fe673cc637229d"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX FIFO overflow.  <a href="#ga7eb46fff567509fff4fe673cc637229d">More...</a><br/></td></tr>
<tr class="separator:ga7eb46fff567509fff4fe673cc637229d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga799f6216550a736a4cf0fb4ed75cbe78"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__api.html#ga799f6216550a736a4cf0fb4ed75cbe78">SPI_TransferProtocol</a> { <br/>
&#160;&#160;<a class="el" href="group__spi__api.html#gga799f6216550a736a4cf0fb4ed75cbe78abd3bebdf8b1e5fbe5d66b112cd8f9441">SPI_PROT_POL0PHA0</a> = 0x0000U, 
<br/>
&#160;&#160;<a class="el" href="group__spi__api.html#gga799f6216550a736a4cf0fb4ed75cbe78a0535adeeeb6e82551b81f79fc66b7c77">SPI_PROT_POL0PHA1</a> = 0x0002U, 
<br/>
&#160;&#160;<a class="el" href="group__spi__api.html#gga799f6216550a736a4cf0fb4ed75cbe78af2baaf3792318e8a983d2a58f83def74">SPI_PROT_POL1PHA0</a> = 0x0001U, 
<br/>
&#160;&#160;<a class="el" href="group__spi__api.html#gga799f6216550a736a4cf0fb4ed75cbe78a130c98b2d6f1cd791f242bf9f4868338">SPI_PROT_POL1PHA1</a> = 0x0003U
<br/>
 }</td></tr>
<tr class="memdesc:ga799f6216550a736a4cf0fb4ed75cbe78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Values that can be passed to <a class="el" href="group__spi__api.html#ga985446cc44839750f1b8a073a8e949c4">SPI_setConfig()</a> as the <em>protocol</em> parameter.  <a href="group__spi__api.html#ga799f6216550a736a4cf0fb4ed75cbe78">More...</a><br/></td></tr>
<tr class="separator:ga799f6216550a736a4cf0fb4ed75cbe78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60a7e3d74577b38aa79ea6983362f942"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__api.html#ga60a7e3d74577b38aa79ea6983362f942">SPI_Mode</a> { <br/>
&#160;&#160;<a class="el" href="group__spi__api.html#gga60a7e3d74577b38aa79ea6983362f942ad1131ed33ad43ab3f667070b04454439">SPI_MODE_SLAVE</a> = 0x0002U, 
<br/>
&#160;&#160;<a class="el" href="group__spi__api.html#gga60a7e3d74577b38aa79ea6983362f942ae68a8adf6e5b67a7bdbe9526b15dae99">SPI_MODE_MASTER</a> = 0x0006U, 
<br/>
&#160;&#160;<a class="el" href="group__spi__api.html#gga60a7e3d74577b38aa79ea6983362f942aa2a7c14029be3738d2f71ac2b13d1805">SPI_MODE_SLAVE_OD</a> = 0x0000U, 
<br/>
&#160;&#160;<a class="el" href="group__spi__api.html#gga60a7e3d74577b38aa79ea6983362f942a6cae8f4b7a2f4fee3ec1cd2a5c256052">SPI_MODE_MASTER_OD</a> = 0x0004U
<br/>
 }</td></tr>
<tr class="memdesc:ga60a7e3d74577b38aa79ea6983362f942"><td class="mdescLeft">&#160;</td><td class="mdescRight">Values that can be passed to <a class="el" href="group__spi__api.html#ga985446cc44839750f1b8a073a8e949c4">SPI_setConfig()</a> as the <em>mode</em> parameter.  <a href="group__spi__api.html#ga60a7e3d74577b38aa79ea6983362f942">More...</a><br/></td></tr>
<tr class="separator:ga60a7e3d74577b38aa79ea6983362f942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36e17a38150b8f065d2770c68497ba77"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__api.html#ga36e17a38150b8f065d2770c68497ba77">SPI_TxFIFOLevel</a> { <br/>
&#160;&#160;<a class="el" href="group__spi__api.html#gga36e17a38150b8f065d2770c68497ba77a2dab05215eb8a86ff8a0690e980619c6">SPI_FIFO_TXEMPTY</a> = 0x0000U, 
<br/>
&#160;&#160;<a class="el" href="group__spi__api.html#gga36e17a38150b8f065d2770c68497ba77a39eff8cb76f31452f019a6e0f8954840">SPI_FIFO_TX0</a> = 0x0000U, 
<br/>
&#160;&#160;<a class="el" href="group__spi__api.html#gga36e17a38150b8f065d2770c68497ba77aa6e6bfa3c55c435a76bbda054871608f">SPI_FIFO_TX1</a> = 0x0001U, 
<br/>
&#160;&#160;<a class="el" href="group__spi__api.html#gga36e17a38150b8f065d2770c68497ba77a0d81c6441105f7c2255449a827a99836">SPI_FIFO_TX2</a> = 0x0002U, 
<br/>
&#160;&#160;<a class="el" href="group__spi__api.html#gga36e17a38150b8f065d2770c68497ba77ab25fa295f17ae9ba13f833d4abd349a3">SPI_FIFO_TX3</a> = 0x0003U, 
<br/>
&#160;&#160;<a class="el" href="group__spi__api.html#gga36e17a38150b8f065d2770c68497ba77a887c490b26a85348d9a6ec886c755a60">SPI_FIFO_TX4</a> = 0x0004U, 
<br/>
&#160;&#160;<a class="el" href="group__spi__api.html#gga36e17a38150b8f065d2770c68497ba77aac7644afc9aa28b7c444fd05b66f6d3d">SPI_FIFO_TX5</a> = 0x0005U, 
<br/>
&#160;&#160;<a class="el" href="group__spi__api.html#gga36e17a38150b8f065d2770c68497ba77a47949bb99031320a72b2c39d906b6303">SPI_FIFO_TX6</a> = 0x0006U, 
<br/>
&#160;&#160;<a class="el" href="group__spi__api.html#gga36e17a38150b8f065d2770c68497ba77ac1f603a830d6a5b25f1bd3950b7dab5b">SPI_FIFO_TX7</a> = 0x0007U, 
<br/>
&#160;&#160;<a class="el" href="group__spi__api.html#gga36e17a38150b8f065d2770c68497ba77a885016b19ddd80c6256036f20a28fe30">SPI_FIFO_TX8</a> = 0x0008U, 
<br/>
&#160;&#160;<a class="el" href="group__spi__api.html#gga36e17a38150b8f065d2770c68497ba77a66e59ac869dafb13625bbe21ed4131ec">SPI_FIFO_TX9</a> = 0x0009U, 
<br/>
&#160;&#160;<a class="el" href="group__spi__api.html#gga36e17a38150b8f065d2770c68497ba77a77ce9519f70bb71074e274a1b10ef4e9">SPI_FIFO_TX10</a> = 0x000AU, 
<br/>
&#160;&#160;<a class="el" href="group__spi__api.html#gga36e17a38150b8f065d2770c68497ba77a60da0dbb50f66bab0d54de7aa13b26cc">SPI_FIFO_TX11</a> = 0x000BU, 
<br/>
&#160;&#160;<a class="el" href="group__spi__api.html#gga36e17a38150b8f065d2770c68497ba77abfc98f7c9c9c98324ace5ec3eebefd21">SPI_FIFO_TX12</a> = 0x000CU, 
<br/>
&#160;&#160;<a class="el" href="group__spi__api.html#gga36e17a38150b8f065d2770c68497ba77aa5e90654d6728d7b1c1ac18ea8830bfb">SPI_FIFO_TX13</a> = 0x000DU, 
<br/>
&#160;&#160;<a class="el" href="group__spi__api.html#gga36e17a38150b8f065d2770c68497ba77a7bf50fb7e4a03d8883bf8eaf2a4e6239">SPI_FIFO_TX14</a> = 0x000EU, 
<br/>
&#160;&#160;<a class="el" href="group__spi__api.html#gga36e17a38150b8f065d2770c68497ba77a5d56150c162e2bf4d74b30ef3bd38501">SPI_FIFO_TX15</a> = 0x000FU, 
<br/>
&#160;&#160;<a class="el" href="group__spi__api.html#gga36e17a38150b8f065d2770c68497ba77a3eb338b69b7ee05099ad18fbcfba14e6">SPI_FIFO_TX16</a> = 0x0010U, 
<br/>
&#160;&#160;<a class="el" href="group__spi__api.html#gga36e17a38150b8f065d2770c68497ba77aa6dfa21657f0d968a4a17928cba606f3">SPI_FIFO_TXFULL</a> = 0x0010U
<br/>
 }</td></tr>
<tr class="separator:ga36e17a38150b8f065d2770c68497ba77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga335ad38fd0e0483abed9adc7dcf7bf8e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__api.html#ga335ad38fd0e0483abed9adc7dcf7bf8e">SPI_RxFIFOLevel</a> { <br/>
&#160;&#160;<a class="el" href="group__spi__api.html#gga335ad38fd0e0483abed9adc7dcf7bf8ea1550ff47b4be9b3ba3ac50a649a740dd">SPI_FIFO_RXEMPTY</a> = 0x0000U, 
<br/>
&#160;&#160;<a class="el" href="group__spi__api.html#gga335ad38fd0e0483abed9adc7dcf7bf8ea9131dc3a39f8663fa25ab796464c10b1">SPI_FIFO_RX0</a> = 0x0000U, 
<br/>
&#160;&#160;<a class="el" href="group__spi__api.html#gga335ad38fd0e0483abed9adc7dcf7bf8ea664d9ab330a72fc7d7d971aa0c8bb466">SPI_FIFO_RX1</a> = 0x0001U, 
<br/>
&#160;&#160;<a class="el" href="group__spi__api.html#gga335ad38fd0e0483abed9adc7dcf7bf8ea31d78a14aed8e08c981fd2b9cb47bc2d">SPI_FIFO_RX2</a> = 0x0002U, 
<br/>
&#160;&#160;<a class="el" href="group__spi__api.html#gga335ad38fd0e0483abed9adc7dcf7bf8ea500ea32ba7c00d1c8ed389862e126dc5">SPI_FIFO_RX3</a> = 0x0003U, 
<br/>
&#160;&#160;<a class="el" href="group__spi__api.html#gga335ad38fd0e0483abed9adc7dcf7bf8ea92d7a39ffe3bd4b793cf85f8b52671b1">SPI_FIFO_RX4</a> = 0x0004U, 
<br/>
&#160;&#160;<a class="el" href="group__spi__api.html#gga335ad38fd0e0483abed9adc7dcf7bf8eac1d5bef5da27dcdaf507ce2fd14abe10">SPI_FIFO_RX5</a> = 0x0005U, 
<br/>
&#160;&#160;<a class="el" href="group__spi__api.html#gga335ad38fd0e0483abed9adc7dcf7bf8eac7958e746cfabe03ebe3791bb716ad5c">SPI_FIFO_RX6</a> = 0x0006U, 
<br/>
&#160;&#160;<a class="el" href="group__spi__api.html#gga335ad38fd0e0483abed9adc7dcf7bf8eafe723a9d81e94912c642428ddcf5c3a9">SPI_FIFO_RX7</a> = 0x0007U, 
<br/>
&#160;&#160;<a class="el" href="group__spi__api.html#gga335ad38fd0e0483abed9adc7dcf7bf8ea999da6c162406684dbbb69fc76717dea">SPI_FIFO_RX8</a> = 0x0008U, 
<br/>
&#160;&#160;<a class="el" href="group__spi__api.html#gga335ad38fd0e0483abed9adc7dcf7bf8ea507fca8f36563017c5b900d0df4f94f9">SPI_FIFO_RX9</a> = 0x0009U, 
<br/>
&#160;&#160;<a class="el" href="group__spi__api.html#gga335ad38fd0e0483abed9adc7dcf7bf8ea7e0dce0405c8231c0c54ea609a56b95f">SPI_FIFO_RX10</a> = 0x000AU, 
<br/>
&#160;&#160;<a class="el" href="group__spi__api.html#gga335ad38fd0e0483abed9adc7dcf7bf8ea7b73222b4330255f5243cd9696ccb03d">SPI_FIFO_RX11</a> = 0x000BU, 
<br/>
&#160;&#160;<a class="el" href="group__spi__api.html#gga335ad38fd0e0483abed9adc7dcf7bf8eaeebb97895b47923511989168d6661893">SPI_FIFO_RX12</a> = 0x000CU, 
<br/>
&#160;&#160;<a class="el" href="group__spi__api.html#gga335ad38fd0e0483abed9adc7dcf7bf8ea80b794a376d71f94bd53b10572afc71e">SPI_FIFO_RX13</a> = 0x000DU, 
<br/>
&#160;&#160;<a class="el" href="group__spi__api.html#gga335ad38fd0e0483abed9adc7dcf7bf8ea4b3a34d3e42fa3aa9350b096153e1e95">SPI_FIFO_RX14</a> = 0x000EU, 
<br/>
&#160;&#160;<a class="el" href="group__spi__api.html#gga335ad38fd0e0483abed9adc7dcf7bf8ea9a5bf425c75dcd388a8a7a32570b333d">SPI_FIFO_RX15</a> = 0x000FU, 
<br/>
&#160;&#160;<a class="el" href="group__spi__api.html#gga335ad38fd0e0483abed9adc7dcf7bf8ea360a29a651be258712a098be23d2d187">SPI_FIFO_RX16</a> = 0x0010U, 
<br/>
&#160;&#160;<a class="el" href="group__spi__api.html#gga335ad38fd0e0483abed9adc7dcf7bf8eae000b191ee66f729985b045540d83aff">SPI_FIFO_RXFULL</a> = 0x0010U, 
<br/>
&#160;&#160;<a class="el" href="group__spi__api.html#gga335ad38fd0e0483abed9adc7dcf7bf8eacb4586d4412b16461ba0b867c7f7b56a">SPI_FIFO_RXDEFAULT</a> = 0x001FU
<br/>
 }</td></tr>
<tr class="separator:ga335ad38fd0e0483abed9adc7dcf7bf8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae30dfc51d749eae0dc63914e092f134e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__api.html#gae30dfc51d749eae0dc63914e092f134e">SPI_EmulationMode</a> { <br/>
&#160;&#160;<a class="el" href="group__spi__api.html#ggae30dfc51d749eae0dc63914e092f134eaaa3a1dbbc1505d8703ee763355b89955">SPI_EMULATION_STOP_MIDWAY</a> = 0x0000U, 
<br/>
&#160;&#160;<a class="el" href="group__spi__api.html#ggae30dfc51d749eae0dc63914e092f134ea6b638fc86f1bc40788a73c87822e0f9f">SPI_EMULATION_FREE_RUN</a> = 0x0010U, 
<br/>
&#160;&#160;<a class="el" href="group__spi__api.html#ggae30dfc51d749eae0dc63914e092f134ea2ef6c15c8d6efc9bd85165b0a636d541">SPI_EMULATION_STOP_AFTER_TRANSMIT</a> = 0x0020U
<br/>
 }</td></tr>
<tr class="separator:gae30dfc51d749eae0dc63914e092f134e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae17eba171e334f1fce240ec8bd15e91f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__api.html#gae17eba171e334f1fce240ec8bd15e91f">SPI_STEPolarity</a> { <br/>
&#160;&#160;<a class="el" href="group__spi__api.html#ggae17eba171e334f1fce240ec8bd15e91fac6cdb2eefb046a5d83bc51a8806a8e17">SPI_STE_ACTIVE_LOW</a> = 0x0000U, 
<br/>
&#160;&#160;<a class="el" href="group__spi__api.html#ggae17eba171e334f1fce240ec8bd15e91fa32802d88e250f81292ae7f4add61fca4">SPI_STE_ACTIVE_HIGH</a> = 0x2U
<br/>
 }</td></tr>
<tr class="separator:gae17eba171e334f1fce240ec8bd15e91f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gabaf56e9f70511b62bfbdc80f7a953597"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__api.html#gabaf56e9f70511b62bfbdc80f7a953597">SPI_enableModule</a> (uint32_t base)</td></tr>
<tr class="separator:gabaf56e9f70511b62bfbdc80f7a953597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceb3f98ed4417a5a25f58e84ec2d21bb"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__api.html#gaceb3f98ed4417a5a25f58e84ec2d21bb">SPI_disableModule</a> (uint32_t base)</td></tr>
<tr class="separator:gaceb3f98ed4417a5a25f58e84ec2d21bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc0d662cf9f039959baf9d24827c1356"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__api.html#gadc0d662cf9f039959baf9d24827c1356">SPI_enableFIFO</a> (uint32_t base)</td></tr>
<tr class="separator:gadc0d662cf9f039959baf9d24827c1356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa831b8ef7f9767282871d292975a36a7"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__api.html#gaa831b8ef7f9767282871d292975a36a7">SPI_disableFIFO</a> (uint32_t base)</td></tr>
<tr class="separator:gaa831b8ef7f9767282871d292975a36a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08e77fb24cae5c8a7f28beae9a9b664a"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__api.html#ga08e77fb24cae5c8a7f28beae9a9b664a">SPI_resetTxFIFO</a> (uint32_t base)</td></tr>
<tr class="separator:ga08e77fb24cae5c8a7f28beae9a9b664a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga372711acfdc1ba004bb146bee2ea9063"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__api.html#ga372711acfdc1ba004bb146bee2ea9063">SPI_resetRxFIFO</a> (uint32_t base)</td></tr>
<tr class="separator:ga372711acfdc1ba004bb146bee2ea9063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e1fde09eb8da4a77d161d7ce1e62ba4"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__api.html#ga4e1fde09eb8da4a77d161d7ce1e62ba4">SPI_setFIFOInterruptLevel</a> (uint32_t base, <a class="el" href="group__spi__api.html#ga36e17a38150b8f065d2770c68497ba77">SPI_TxFIFOLevel</a> txLevel, <a class="el" href="group__spi__api.html#ga335ad38fd0e0483abed9adc7dcf7bf8e">SPI_RxFIFOLevel</a> rxLevel)</td></tr>
<tr class="separator:ga4e1fde09eb8da4a77d161d7ce1e62ba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeed550c837f349fd66266224e26f501"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__api.html#gaaeed550c837f349fd66266224e26f501">SPI_getFIFOInterruptLevel</a> (uint32_t base, <a class="el" href="group__spi__api.html#ga36e17a38150b8f065d2770c68497ba77">SPI_TxFIFOLevel</a> *txLevel, <a class="el" href="group__spi__api.html#ga335ad38fd0e0483abed9adc7dcf7bf8e">SPI_RxFIFOLevel</a> *rxLevel)</td></tr>
<tr class="separator:gaaeed550c837f349fd66266224e26f501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa7ea494f00eb7dda320503e05495ffb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group__spi__api.html#ga36e17a38150b8f065d2770c68497ba77">SPI_TxFIFOLevel</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__api.html#gafa7ea494f00eb7dda320503e05495ffb">SPI_getTxFIFOStatus</a> (uint32_t base)</td></tr>
<tr class="separator:gafa7ea494f00eb7dda320503e05495ffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf360ed7e2d70ba0061aed40ff2b03da0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group__spi__api.html#ga335ad38fd0e0483abed9adc7dcf7bf8e">SPI_RxFIFOLevel</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__api.html#gaf360ed7e2d70ba0061aed40ff2b03da0">SPI_getRxFIFOStatus</a> (uint32_t base)</td></tr>
<tr class="separator:gaf360ed7e2d70ba0061aed40ff2b03da0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e6fc28f6e555930de491f2b7fc5bf7d"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__api.html#ga2e6fc28f6e555930de491f2b7fc5bf7d">SPI_isBusy</a> (uint32_t base)</td></tr>
<tr class="separator:ga2e6fc28f6e555930de491f2b7fc5bf7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05ba29699e4fa08adcbcf1ff49212316"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__api.html#ga05ba29699e4fa08adcbcf1ff49212316">SPI_writeDataNonBlocking</a> (uint32_t base, uint16_t data)</td></tr>
<tr class="separator:ga05ba29699e4fa08adcbcf1ff49212316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a57915903b18dba052696278ec2c0e1"><td class="memItemLeft" align="right" valign="top">static uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__api.html#ga7a57915903b18dba052696278ec2c0e1">SPI_readDataNonBlocking</a> (uint32_t base)</td></tr>
<tr class="separator:ga7a57915903b18dba052696278ec2c0e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34c43777654aa2fcaee92dd4716b435d"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__api.html#ga34c43777654aa2fcaee92dd4716b435d">SPI_writeDataBlockingFIFO</a> (uint32_t base, uint16_t data)</td></tr>
<tr class="separator:ga34c43777654aa2fcaee92dd4716b435d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga418133cac5bc8ad7a859ea520a23c626"><td class="memItemLeft" align="right" valign="top">static uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__api.html#ga418133cac5bc8ad7a859ea520a23c626">SPI_readDataBlockingFIFO</a> (uint32_t base)</td></tr>
<tr class="separator:ga418133cac5bc8ad7a859ea520a23c626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9293a42b5f06e76c482b083dbffc5591"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__api.html#ga9293a42b5f06e76c482b083dbffc5591">SPI_writeDataBlockingNonFIFO</a> (uint32_t base, uint16_t data)</td></tr>
<tr class="separator:ga9293a42b5f06e76c482b083dbffc5591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae18e22991663c27c9ce75444b8da4938"><td class="memItemLeft" align="right" valign="top">static uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__api.html#gae18e22991663c27c9ce75444b8da4938">SPI_readDataBlockingNonFIFO</a> (uint32_t base)</td></tr>
<tr class="separator:gae18e22991663c27c9ce75444b8da4938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6931b9c117738c731c7319c882bdbd54"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__api.html#ga6931b9c117738c731c7319c882bdbd54">SPI_enableTriWire</a> (uint32_t base)</td></tr>
<tr class="separator:ga6931b9c117738c731c7319c882bdbd54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d4faf9ca5cffda1a569eb7d14b6511b"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__api.html#ga0d4faf9ca5cffda1a569eb7d14b6511b">SPI_disableTriWire</a> (uint32_t base)</td></tr>
<tr class="separator:ga0d4faf9ca5cffda1a569eb7d14b6511b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga109f54faebee50016173c009e4a85a48"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__api.html#ga109f54faebee50016173c009e4a85a48">SPI_enableLoopback</a> (uint32_t base)</td></tr>
<tr class="separator:ga109f54faebee50016173c009e4a85a48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5989fc1b9e4182e8b07fcb1f5e6ea566"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__api.html#ga5989fc1b9e4182e8b07fcb1f5e6ea566">SPI_disableLoopback</a> (uint32_t base)</td></tr>
<tr class="separator:ga5989fc1b9e4182e8b07fcb1f5e6ea566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a1ef44b00adc657e7aec84db73e79fa"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__api.html#ga3a1ef44b00adc657e7aec84db73e79fa">SPI_setSTESignalPolarity</a> (uint32_t base, <a class="el" href="group__spi__api.html#gae17eba171e334f1fce240ec8bd15e91f">SPI_STEPolarity</a> polarity)</td></tr>
<tr class="separator:ga3a1ef44b00adc657e7aec84db73e79fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f676970c11f148a957a1fbe226e3e5b"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__api.html#ga6f676970c11f148a957a1fbe226e3e5b">SPI_enableHighSpeedMode</a> (uint32_t base)</td></tr>
<tr class="separator:ga6f676970c11f148a957a1fbe226e3e5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33dd696528b49788d173c26dd371994a"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__api.html#ga33dd696528b49788d173c26dd371994a">SPI_disableHighSpeedMode</a> (uint32_t base)</td></tr>
<tr class="separator:ga33dd696528b49788d173c26dd371994a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddbfb995f8dfc9ded4074b5884fcb328"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__api.html#gaddbfb995f8dfc9ded4074b5884fcb328">SPI_setEmulationMode</a> (uint32_t base, <a class="el" href="group__spi__api.html#gae30dfc51d749eae0dc63914e092f134e">SPI_EmulationMode</a> mode)</td></tr>
<tr class="separator:gaddbfb995f8dfc9ded4074b5884fcb328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga985446cc44839750f1b8a073a8e949c4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__api.html#ga985446cc44839750f1b8a073a8e949c4">SPI_setConfig</a> (uint32_t base, uint32_t lspclkHz, <a class="el" href="group__spi__api.html#ga799f6216550a736a4cf0fb4ed75cbe78">SPI_TransferProtocol</a> protocol, <a class="el" href="group__spi__api.html#ga60a7e3d74577b38aa79ea6983362f942">SPI_Mode</a> mode, uint32_t bitRate, uint16_t dataWidth)</td></tr>
<tr class="separator:ga985446cc44839750f1b8a073a8e949c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga866e6000de4d1d303fd4dcb5f83434be"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__api.html#ga866e6000de4d1d303fd4dcb5f83434be">SPI_setBaudRate</a> (uint32_t base, uint32_t lspclkHz, uint32_t bitRate)</td></tr>
<tr class="separator:ga866e6000de4d1d303fd4dcb5f83434be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab48db2de2544c5abfe4503d2c92e1c2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__api.html#gaab48db2de2544c5abfe4503d2c92e1c2">SPI_enableInterrupt</a> (uint32_t base, uint32_t intFlags)</td></tr>
<tr class="separator:gaab48db2de2544c5abfe4503d2c92e1c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa8e5ef5f2bb567c1215b6000a5bb933"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__api.html#gaaa8e5ef5f2bb567c1215b6000a5bb933">SPI_disableInterrupt</a> (uint32_t base, uint32_t intFlags)</td></tr>
<tr class="separator:gaaa8e5ef5f2bb567c1215b6000a5bb933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd7e6fe10fa730622f533ead94e8e8f9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__api.html#gadd7e6fe10fa730622f533ead94e8e8f9">SPI_getInterruptStatus</a> (uint32_t base)</td></tr>
<tr class="separator:gadd7e6fe10fa730622f533ead94e8e8f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ec4660abc56014aa5fd333a9203789b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__api.html#ga4ec4660abc56014aa5fd333a9203789b">SPI_clearInterruptStatus</a> (uint32_t base, uint32_t intFlags)</td></tr>
<tr class="separator:ga4ec4660abc56014aa5fd333a9203789b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="gaf4692979b38b20e3c0e9ee3d90fd4267"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_INT_RX_OVERRUN&#160;&#160;&#160;0x0001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive overrun interrupt. </p>

<p>Referenced by <a class="el" href="group__spi__api.html#ga4ec4660abc56014aa5fd333a9203789b">SPI_clearInterruptStatus()</a>, <a class="el" href="group__spi__api.html#gaaa8e5ef5f2bb567c1215b6000a5bb933">SPI_disableInterrupt()</a>, <a class="el" href="group__spi__api.html#gaab48db2de2544c5abfe4503d2c92e1c2">SPI_enableInterrupt()</a>, and <a class="el" href="group__spi__api.html#gadd7e6fe10fa730622f533ead94e8e8f9">SPI_getInterruptStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="gaccf4ba71a326c2fc84ad2a4fcd867bba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_INT_RX_DATA_TX_EMPTY&#160;&#160;&#160;0x0002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data received, transmit empty. </p>

<p>Referenced by <a class="el" href="group__spi__api.html#ga4ec4660abc56014aa5fd333a9203789b">SPI_clearInterruptStatus()</a>, <a class="el" href="group__spi__api.html#gaaa8e5ef5f2bb567c1215b6000a5bb933">SPI_disableInterrupt()</a>, <a class="el" href="group__spi__api.html#gaab48db2de2544c5abfe4503d2c92e1c2">SPI_enableInterrupt()</a>, and <a class="el" href="group__spi__api.html#gadd7e6fe10fa730622f533ead94e8e8f9">SPI_getInterruptStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="ga8d7e1f5fabb3ba8a82743ce0cb8fea0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_INT_RXFF&#160;&#160;&#160;0x0004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RX FIFO level interrupt. </p>

<p>Referenced by <a class="el" href="group__spi__api.html#ga4ec4660abc56014aa5fd333a9203789b">SPI_clearInterruptStatus()</a>, <a class="el" href="group__spi__api.html#gaaa8e5ef5f2bb567c1215b6000a5bb933">SPI_disableInterrupt()</a>, <a class="el" href="group__spi__api.html#gaab48db2de2544c5abfe4503d2c92e1c2">SPI_enableInterrupt()</a>, and <a class="el" href="group__spi__api.html#gadd7e6fe10fa730622f533ead94e8e8f9">SPI_getInterruptStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="gab0e46560a0931e57bead8009ecbcf9a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_INT_TXFF&#160;&#160;&#160;0x0008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TX FIFO level interrupt. </p>

<p>Referenced by <a class="el" href="group__spi__api.html#ga4ec4660abc56014aa5fd333a9203789b">SPI_clearInterruptStatus()</a>, <a class="el" href="group__spi__api.html#gaaa8e5ef5f2bb567c1215b6000a5bb933">SPI_disableInterrupt()</a>, <a class="el" href="group__spi__api.html#gaab48db2de2544c5abfe4503d2c92e1c2">SPI_enableInterrupt()</a>, and <a class="el" href="group__spi__api.html#gadd7e6fe10fa730622f533ead94e8e8f9">SPI_getInterruptStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="ga7eb46fff567509fff4fe673cc637229d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_INT_RXFF_OVERFLOW&#160;&#160;&#160;0x0010U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RX FIFO overflow. </p>

<p>Referenced by <a class="el" href="group__spi__api.html#ga4ec4660abc56014aa5fd333a9203789b">SPI_clearInterruptStatus()</a>, <a class="el" href="group__spi__api.html#gaaa8e5ef5f2bb567c1215b6000a5bb933">SPI_disableInterrupt()</a>, <a class="el" href="group__spi__api.html#gaab48db2de2544c5abfe4503d2c92e1c2">SPI_enableInterrupt()</a>, and <a class="el" href="group__spi__api.html#gadd7e6fe10fa730622f533ead94e8e8f9">SPI_getInterruptStatus()</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="ga799f6216550a736a4cf0fb4ed75cbe78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__spi__api.html#ga799f6216550a736a4cf0fb4ed75cbe78">SPI_TransferProtocol</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Values that can be passed to <a class="el" href="group__spi__api.html#ga985446cc44839750f1b8a073a8e949c4">SPI_setConfig()</a> as the <em>protocol</em> parameter. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="gga799f6216550a736a4cf0fb4ed75cbe78abd3bebdf8b1e5fbe5d66b112cd8f9441"></a>SPI_PROT_POL0PHA0</em>&nbsp;</td><td class="fielddoc">
<p>Mode 0. Polarity 0, phase 0. Rising edge without delay. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga799f6216550a736a4cf0fb4ed75cbe78a0535adeeeb6e82551b81f79fc66b7c77"></a>SPI_PROT_POL0PHA1</em>&nbsp;</td><td class="fielddoc">
<p>Mode 1. Polarity 0, phase 1. Rising edge with delay. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga799f6216550a736a4cf0fb4ed75cbe78af2baaf3792318e8a983d2a58f83def74"></a>SPI_PROT_POL1PHA0</em>&nbsp;</td><td class="fielddoc">
<p>Mode 2. Polarity 1, phase 0. Falling edge without delay. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga799f6216550a736a4cf0fb4ed75cbe78a130c98b2d6f1cd791f242bf9f4868338"></a>SPI_PROT_POL1PHA1</em>&nbsp;</td><td class="fielddoc">
<p>Mode 3. Polarity 1, phase 1. Falling edge with delay. </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga60a7e3d74577b38aa79ea6983362f942"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__spi__api.html#ga60a7e3d74577b38aa79ea6983362f942">SPI_Mode</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Values that can be passed to <a class="el" href="group__spi__api.html#ga985446cc44839750f1b8a073a8e949c4">SPI_setConfig()</a> as the <em>mode</em> parameter. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="gga60a7e3d74577b38aa79ea6983362f942ad1131ed33ad43ab3f667070b04454439"></a>SPI_MODE_SLAVE</em>&nbsp;</td><td class="fielddoc">
<p>SPI slave. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga60a7e3d74577b38aa79ea6983362f942ae68a8adf6e5b67a7bdbe9526b15dae99"></a>SPI_MODE_MASTER</em>&nbsp;</td><td class="fielddoc">
<p>SPI master. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga60a7e3d74577b38aa79ea6983362f942aa2a7c14029be3738d2f71ac2b13d1805"></a>SPI_MODE_SLAVE_OD</em>&nbsp;</td><td class="fielddoc">
<p>SPI slave w/ output (TALK) disabled. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga60a7e3d74577b38aa79ea6983362f942a6cae8f4b7a2f4fee3ec1cd2a5c256052"></a>SPI_MODE_MASTER_OD</em>&nbsp;</td><td class="fielddoc">
<p>SPI master w/ output (TALK) disabled. </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga36e17a38150b8f065d2770c68497ba77"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__spi__api.html#ga36e17a38150b8f065d2770c68497ba77">SPI_TxFIFOLevel</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Values that can be passed to <a class="el" href="group__spi__api.html#ga4e1fde09eb8da4a77d161d7ce1e62ba4">SPI_setFIFOInterruptLevel()</a> as the <em>txLevel</em> parameter, returned by <a class="el" href="group__spi__api.html#gaaeed550c837f349fd66266224e26f501">SPI_getFIFOInterruptLevel()</a> in the <em>txLevel</em> parameter, and returned by <a class="el" href="group__spi__api.html#gafa7ea494f00eb7dda320503e05495ffb">SPI_getTxFIFOStatus()</a>. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="gga36e17a38150b8f065d2770c68497ba77a2dab05215eb8a86ff8a0690e980619c6"></a>SPI_FIFO_TXEMPTY</em>&nbsp;</td><td class="fielddoc">
<p>Transmit FIFO empty. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga36e17a38150b8f065d2770c68497ba77a39eff8cb76f31452f019a6e0f8954840"></a>SPI_FIFO_TX0</em>&nbsp;</td><td class="fielddoc">
<p>Transmit FIFO empty. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga36e17a38150b8f065d2770c68497ba77aa6e6bfa3c55c435a76bbda054871608f"></a>SPI_FIFO_TX1</em>&nbsp;</td><td class="fielddoc">
<p>Transmit FIFO 1/16 full. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga36e17a38150b8f065d2770c68497ba77a0d81c6441105f7c2255449a827a99836"></a>SPI_FIFO_TX2</em>&nbsp;</td><td class="fielddoc">
<p>Transmit FIFO 2/16 full. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga36e17a38150b8f065d2770c68497ba77ab25fa295f17ae9ba13f833d4abd349a3"></a>SPI_FIFO_TX3</em>&nbsp;</td><td class="fielddoc">
<p>Transmit FIFO 3/16 full. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga36e17a38150b8f065d2770c68497ba77a887c490b26a85348d9a6ec886c755a60"></a>SPI_FIFO_TX4</em>&nbsp;</td><td class="fielddoc">
<p>Transmit FIFO 4/16 full. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga36e17a38150b8f065d2770c68497ba77aac7644afc9aa28b7c444fd05b66f6d3d"></a>SPI_FIFO_TX5</em>&nbsp;</td><td class="fielddoc">
<p>Transmit FIFO 5/16 full. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga36e17a38150b8f065d2770c68497ba77a47949bb99031320a72b2c39d906b6303"></a>SPI_FIFO_TX6</em>&nbsp;</td><td class="fielddoc">
<p>Transmit FIFO 6/16 full. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga36e17a38150b8f065d2770c68497ba77ac1f603a830d6a5b25f1bd3950b7dab5b"></a>SPI_FIFO_TX7</em>&nbsp;</td><td class="fielddoc">
<p>Transmit FIFO 7/16 full. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga36e17a38150b8f065d2770c68497ba77a885016b19ddd80c6256036f20a28fe30"></a>SPI_FIFO_TX8</em>&nbsp;</td><td class="fielddoc">
<p>Transmit FIFO 8/16 full. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga36e17a38150b8f065d2770c68497ba77a66e59ac869dafb13625bbe21ed4131ec"></a>SPI_FIFO_TX9</em>&nbsp;</td><td class="fielddoc">
<p>Transmit FIFO 9/16 full. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga36e17a38150b8f065d2770c68497ba77a77ce9519f70bb71074e274a1b10ef4e9"></a>SPI_FIFO_TX10</em>&nbsp;</td><td class="fielddoc">
<p>Transmit FIFO 10/16 full. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga36e17a38150b8f065d2770c68497ba77a60da0dbb50f66bab0d54de7aa13b26cc"></a>SPI_FIFO_TX11</em>&nbsp;</td><td class="fielddoc">
<p>Transmit FIFO 11/16 full. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga36e17a38150b8f065d2770c68497ba77abfc98f7c9c9c98324ace5ec3eebefd21"></a>SPI_FIFO_TX12</em>&nbsp;</td><td class="fielddoc">
<p>Transmit FIFO 12/16 full. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga36e17a38150b8f065d2770c68497ba77aa5e90654d6728d7b1c1ac18ea8830bfb"></a>SPI_FIFO_TX13</em>&nbsp;</td><td class="fielddoc">
<p>Transmit FIFO 13/16 full. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga36e17a38150b8f065d2770c68497ba77a7bf50fb7e4a03d8883bf8eaf2a4e6239"></a>SPI_FIFO_TX14</em>&nbsp;</td><td class="fielddoc">
<p>Transmit FIFO 14/16 full. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga36e17a38150b8f065d2770c68497ba77a5d56150c162e2bf4d74b30ef3bd38501"></a>SPI_FIFO_TX15</em>&nbsp;</td><td class="fielddoc">
<p>Transmit FIFO 15/16 full. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga36e17a38150b8f065d2770c68497ba77a3eb338b69b7ee05099ad18fbcfba14e6"></a>SPI_FIFO_TX16</em>&nbsp;</td><td class="fielddoc">
<p>Transmit FIFO full. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga36e17a38150b8f065d2770c68497ba77aa6dfa21657f0d968a4a17928cba606f3"></a>SPI_FIFO_TXFULL</em>&nbsp;</td><td class="fielddoc">
<p>Transmit FIFO full. </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga335ad38fd0e0483abed9adc7dcf7bf8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__spi__api.html#ga335ad38fd0e0483abed9adc7dcf7bf8e">SPI_RxFIFOLevel</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Values that can be passed to <a class="el" href="group__spi__api.html#ga4e1fde09eb8da4a77d161d7ce1e62ba4">SPI_setFIFOInterruptLevel()</a> as the <em>rxLevel</em> parameter, returned by <a class="el" href="group__spi__api.html#gaaeed550c837f349fd66266224e26f501">SPI_getFIFOInterruptLevel()</a> in the <em>rxLevel</em> parameter, and returned by <a class="el" href="group__spi__api.html#gaf360ed7e2d70ba0061aed40ff2b03da0">SPI_getRxFIFOStatus()</a>. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="gga335ad38fd0e0483abed9adc7dcf7bf8ea1550ff47b4be9b3ba3ac50a649a740dd"></a>SPI_FIFO_RXEMPTY</em>&nbsp;</td><td class="fielddoc">
<p>Receive FIFO empty. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga335ad38fd0e0483abed9adc7dcf7bf8ea9131dc3a39f8663fa25ab796464c10b1"></a>SPI_FIFO_RX0</em>&nbsp;</td><td class="fielddoc">
<p>Receive FIFO empty. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga335ad38fd0e0483abed9adc7dcf7bf8ea664d9ab330a72fc7d7d971aa0c8bb466"></a>SPI_FIFO_RX1</em>&nbsp;</td><td class="fielddoc">
<p>Receive FIFO 1/16 full. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga335ad38fd0e0483abed9adc7dcf7bf8ea31d78a14aed8e08c981fd2b9cb47bc2d"></a>SPI_FIFO_RX2</em>&nbsp;</td><td class="fielddoc">
<p>Receive FIFO 2/16 full. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga335ad38fd0e0483abed9adc7dcf7bf8ea500ea32ba7c00d1c8ed389862e126dc5"></a>SPI_FIFO_RX3</em>&nbsp;</td><td class="fielddoc">
<p>Receive FIFO 3/16 full. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga335ad38fd0e0483abed9adc7dcf7bf8ea92d7a39ffe3bd4b793cf85f8b52671b1"></a>SPI_FIFO_RX4</em>&nbsp;</td><td class="fielddoc">
<p>Receive FIFO 4/16 full. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga335ad38fd0e0483abed9adc7dcf7bf8eac1d5bef5da27dcdaf507ce2fd14abe10"></a>SPI_FIFO_RX5</em>&nbsp;</td><td class="fielddoc">
<p>Receive FIFO 5/16 full. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga335ad38fd0e0483abed9adc7dcf7bf8eac7958e746cfabe03ebe3791bb716ad5c"></a>SPI_FIFO_RX6</em>&nbsp;</td><td class="fielddoc">
<p>Receive FIFO 6/16 full. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga335ad38fd0e0483abed9adc7dcf7bf8eafe723a9d81e94912c642428ddcf5c3a9"></a>SPI_FIFO_RX7</em>&nbsp;</td><td class="fielddoc">
<p>Receive FIFO 7/16 full. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga335ad38fd0e0483abed9adc7dcf7bf8ea999da6c162406684dbbb69fc76717dea"></a>SPI_FIFO_RX8</em>&nbsp;</td><td class="fielddoc">
<p>Receive FIFO 8/16 full. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga335ad38fd0e0483abed9adc7dcf7bf8ea507fca8f36563017c5b900d0df4f94f9"></a>SPI_FIFO_RX9</em>&nbsp;</td><td class="fielddoc">
<p>Receive FIFO 9/16 full. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga335ad38fd0e0483abed9adc7dcf7bf8ea7e0dce0405c8231c0c54ea609a56b95f"></a>SPI_FIFO_RX10</em>&nbsp;</td><td class="fielddoc">
<p>Receive FIFO 10/16 full. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga335ad38fd0e0483abed9adc7dcf7bf8ea7b73222b4330255f5243cd9696ccb03d"></a>SPI_FIFO_RX11</em>&nbsp;</td><td class="fielddoc">
<p>Receive FIFO 11/16 full. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga335ad38fd0e0483abed9adc7dcf7bf8eaeebb97895b47923511989168d6661893"></a>SPI_FIFO_RX12</em>&nbsp;</td><td class="fielddoc">
<p>Receive FIFO 12/16 full. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga335ad38fd0e0483abed9adc7dcf7bf8ea80b794a376d71f94bd53b10572afc71e"></a>SPI_FIFO_RX13</em>&nbsp;</td><td class="fielddoc">
<p>Receive FIFO 13/16 full. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga335ad38fd0e0483abed9adc7dcf7bf8ea4b3a34d3e42fa3aa9350b096153e1e95"></a>SPI_FIFO_RX14</em>&nbsp;</td><td class="fielddoc">
<p>Receive FIFO 14/16 full. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga335ad38fd0e0483abed9adc7dcf7bf8ea9a5bf425c75dcd388a8a7a32570b333d"></a>SPI_FIFO_RX15</em>&nbsp;</td><td class="fielddoc">
<p>Receive FIFO 15/16 full. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga335ad38fd0e0483abed9adc7dcf7bf8ea360a29a651be258712a098be23d2d187"></a>SPI_FIFO_RX16</em>&nbsp;</td><td class="fielddoc">
<p>Receive FIFO full. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga335ad38fd0e0483abed9adc7dcf7bf8eae000b191ee66f729985b045540d83aff"></a>SPI_FIFO_RXFULL</em>&nbsp;</td><td class="fielddoc">
<p>Receive FIFO full. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga335ad38fd0e0483abed9adc7dcf7bf8eacb4586d4412b16461ba0b867c7f7b56a"></a>SPI_FIFO_RXDEFAULT</em>&nbsp;</td><td class="fielddoc">
<p>To prevent interrupt at reset. </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="gae30dfc51d749eae0dc63914e092f134e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__spi__api.html#gae30dfc51d749eae0dc63914e092f134e">SPI_EmulationMode</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Values that can be passed to <a class="el" href="group__spi__api.html#gaddbfb995f8dfc9ded4074b5884fcb328">SPI_setEmulationMode()</a> as the <em>mode</em> parameter. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="ggae30dfc51d749eae0dc63914e092f134eaaa3a1dbbc1505d8703ee763355b89955"></a>SPI_EMULATION_STOP_MIDWAY</em>&nbsp;</td><td class="fielddoc">
<p>Transmission stops after midway in the bit stream. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ggae30dfc51d749eae0dc63914e092f134ea6b638fc86f1bc40788a73c87822e0f9f"></a>SPI_EMULATION_FREE_RUN</em>&nbsp;</td><td class="fielddoc">
<p>Continue SPI operation regardless. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ggae30dfc51d749eae0dc63914e092f134ea2ef6c15c8d6efc9bd85165b0a636d541"></a>SPI_EMULATION_STOP_AFTER_TRANSMIT</em>&nbsp;</td><td class="fielddoc">
<p>Transmission will stop after a started transmission completes. </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="gae17eba171e334f1fce240ec8bd15e91f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__spi__api.html#gae17eba171e334f1fce240ec8bd15e91f">SPI_STEPolarity</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Values that can be passed to <a class="el" href="group__spi__api.html#ga3a1ef44b00adc657e7aec84db73e79fa">SPI_setSTESignalPolarity()</a> as the <em>polarity</em> parameter. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="ggae17eba171e334f1fce240ec8bd15e91fac6cdb2eefb046a5d83bc51a8806a8e17"></a>SPI_STE_ACTIVE_LOW</em>&nbsp;</td><td class="fielddoc">
<p>SPISTE is active low (normal) </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ggae17eba171e334f1fce240ec8bd15e91fa32802d88e250f81292ae7f4add61fca4"></a>SPI_STE_ACTIVE_HIGH</em>&nbsp;</td><td class="fielddoc">
<p>SPISTE is active high (inverted) </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="gabaf56e9f70511b62bfbdc80f7a953597"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void SPI_enableModule </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Enables the serial peripheral interface.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>specifies the SPI module base address.</td></tr>
  </table>
  </dd>
</dl>
<p>This function enables operation of the serial peripheral interface. The serial peripheral interface must be configured before it is enabled.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>, <a class="el" href="hw__spi_8h.html#a4326bd0be33126771e31ab1703d2c767">SPI_CCR_SPISWRESET</a>, and <a class="el" href="hw__spi_8h.html#a704c69892dda2fd302a92a9b7828a051">SPI_O_CCR</a>.</p>

</div>
</div>
<a class="anchor" id="gaceb3f98ed4417a5a25f58e84ec2d21bb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void SPI_disableModule </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Disables the serial peripheral interface.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>specifies the SPI module base address.</td></tr>
  </table>
  </dd>
</dl>
<p>This function disables operation of the serial peripheral interface. Call this function before doing any configuration.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>, <a class="el" href="hw__spi_8h.html#a4326bd0be33126771e31ab1703d2c767">SPI_CCR_SPISWRESET</a>, and <a class="el" href="hw__spi_8h.html#a704c69892dda2fd302a92a9b7828a051">SPI_O_CCR</a>.</p>

</div>
</div>
<a class="anchor" id="gadc0d662cf9f039959baf9d24827c1356"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void SPI_enableFIFO </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Enables the transmit and receive FIFOs.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the SPI port.</td></tr>
  </table>
  </dd>
</dl>
<p>This functions enables the transmit and receive FIFOs in the SPI.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>, <a class="el" href="hw__spi_8h.html#a099e8ae7a1ab8e4a41e21069d74d0313">SPI_FFRX_RXFIFORESET</a>, <a class="el" href="hw__spi_8h.html#ace7afcd8e648cad9d7388c65b233aed5">SPI_FFTX_SPIFFENA</a>, <a class="el" href="hw__spi_8h.html#abc024d01366f00f10135d9eec6ba5869">SPI_FFTX_TXFIFO</a>, <a class="el" href="hw__spi_8h.html#ab6af7e61b418bbf6f8ca6dcfc2c851f1">SPI_O_FFRX</a>, and <a class="el" href="hw__spi_8h.html#adc9cbfa9dfcc640331d86b03994d3b58">SPI_O_FFTX</a>.</p>

</div>
</div>
<a class="anchor" id="gaa831b8ef7f9767282871d292975a36a7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void SPI_disableFIFO </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Disables the transmit and receive FIFOs.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the SPI port.</td></tr>
  </table>
  </dd>
</dl>
<p>This functions disables the transmit and receive FIFOs in the SPI.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>, <a class="el" href="hw__spi_8h.html#a099e8ae7a1ab8e4a41e21069d74d0313">SPI_FFRX_RXFIFORESET</a>, <a class="el" href="hw__spi_8h.html#ace7afcd8e648cad9d7388c65b233aed5">SPI_FFTX_SPIFFENA</a>, <a class="el" href="hw__spi_8h.html#abc024d01366f00f10135d9eec6ba5869">SPI_FFTX_TXFIFO</a>, <a class="el" href="hw__spi_8h.html#ab6af7e61b418bbf6f8ca6dcfc2c851f1">SPI_O_FFRX</a>, and <a class="el" href="hw__spi_8h.html#adc9cbfa9dfcc640331d86b03994d3b58">SPI_O_FFTX</a>.</p>

</div>
</div>
<a class="anchor" id="ga08e77fb24cae5c8a7f28beae9a9b664a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void SPI_resetTxFIFO </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Resets the transmit FIFO.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the SPI port.</td></tr>
  </table>
  </dd>
</dl>
<p>This function resets the transmit FIFO, setting the FIFO pointer back to zero.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>, <a class="el" href="hw__spi_8h.html#abc024d01366f00f10135d9eec6ba5869">SPI_FFTX_TXFIFO</a>, and <a class="el" href="hw__spi_8h.html#adc9cbfa9dfcc640331d86b03994d3b58">SPI_O_FFTX</a>.</p>

</div>
</div>
<a class="anchor" id="ga372711acfdc1ba004bb146bee2ea9063"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void SPI_resetRxFIFO </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Resets the receive FIFO.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the SPI port.</td></tr>
  </table>
  </dd>
</dl>
<p>This function resets the receive FIFO, setting the FIFO pointer back to zero.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>, <a class="el" href="hw__spi_8h.html#a099e8ae7a1ab8e4a41e21069d74d0313">SPI_FFRX_RXFIFORESET</a>, and <a class="el" href="hw__spi_8h.html#ab6af7e61b418bbf6f8ca6dcfc2c851f1">SPI_O_FFRX</a>.</p>

</div>
</div>
<a class="anchor" id="ga4e1fde09eb8da4a77d161d7ce1e62ba4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void SPI_setFIFOInterruptLevel </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__spi__api.html#ga36e17a38150b8f065d2770c68497ba77">SPI_TxFIFOLevel</a>&#160;</td>
          <td class="paramname"><em>txLevel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__spi__api.html#ga335ad38fd0e0483abed9adc7dcf7bf8e">SPI_RxFIFOLevel</a>&#160;</td>
          <td class="paramname"><em>rxLevel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Sets the FIFO level at which interrupts are generated.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the SPI port. </td></tr>
    <tr><td class="paramname">txLevel</td><td>is the transmit FIFO interrupt level, specified as <b>SPI_FIFO_TX0</b>, <b>SPI_FIFO_TX1</b>, <b>SPI_FIFO_TX2</b>, . . . or <b>SPI_FIFO_TX16</b>. </td></tr>
    <tr><td class="paramname">rxLevel</td><td>is the receive FIFO interrupt level, specified as <b>SPI_FIFO_RX0</b>, <b>SPI_FIFO_RX1</b>, <b>SPI_FIFO_RX2</b>, . . . or <b>SPI_FIFO_RX16</b>.</td></tr>
  </table>
  </dd>
</dl>
<p>This function sets the FIFO level at which transmit and receive interrupts are generated.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>, <a class="el" href="hw__spi_8h.html#a2cfc4ca67e2df96ca06574b8047cfbf3">SPI_FFRX_RXFFIL_M</a>, <a class="el" href="hw__spi_8h.html#aa873c87278bd87644ca90a2c7df60baf">SPI_FFTX_TXFFIL_M</a>, <a class="el" href="hw__spi_8h.html#ab6af7e61b418bbf6f8ca6dcfc2c851f1">SPI_O_FFRX</a>, and <a class="el" href="hw__spi_8h.html#adc9cbfa9dfcc640331d86b03994d3b58">SPI_O_FFTX</a>.</p>

</div>
</div>
<a class="anchor" id="gaaeed550c837f349fd66266224e26f501"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void SPI_getFIFOInterruptLevel </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__spi__api.html#ga36e17a38150b8f065d2770c68497ba77">SPI_TxFIFOLevel</a> *&#160;</td>
          <td class="paramname"><em>txLevel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__spi__api.html#ga335ad38fd0e0483abed9adc7dcf7bf8e">SPI_RxFIFOLevel</a> *&#160;</td>
          <td class="paramname"><em>rxLevel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Gets the FIFO level at which interrupts are generated.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the SPI port. </td></tr>
    <tr><td class="paramname">txLevel</td><td>is a pointer to storage for the transmit FIFO level, returned as one of <b>SPI_FIFO_TX0</b>, <b>SPI_FIFO_TX1</b>, <b>SPI_FIFO_TX2</b>, . . . or <b>SPI_FIFO_TX16</b>. </td></tr>
    <tr><td class="paramname">rxLevel</td><td>is a pointer to storage for the receive FIFO level, returned as one of <b>SPI_FIFO_RX0</b>, <b>SPI_FIFO_RX1</b>, <b>SPI_FIFO_RX2</b>, . . . or <b>SPI_FIFO_RX16</b>.</td></tr>
  </table>
  </dd>
</dl>
<p>This function gets the FIFO level at which transmit and receive interrupts are generated.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>, <a class="el" href="hw__spi_8h.html#a2cfc4ca67e2df96ca06574b8047cfbf3">SPI_FFRX_RXFFIL_M</a>, <a class="el" href="hw__spi_8h.html#aa873c87278bd87644ca90a2c7df60baf">SPI_FFTX_TXFFIL_M</a>, <a class="el" href="hw__spi_8h.html#ab6af7e61b418bbf6f8ca6dcfc2c851f1">SPI_O_FFRX</a>, and <a class="el" href="hw__spi_8h.html#adc9cbfa9dfcc640331d86b03994d3b58">SPI_O_FFTX</a>.</p>

</div>
</div>
<a class="anchor" id="gafa7ea494f00eb7dda320503e05495ffb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="group__spi__api.html#ga36e17a38150b8f065d2770c68497ba77">SPI_TxFIFOLevel</a> SPI_getTxFIFOStatus </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Get the transmit FIFO status</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the SPI port.</td></tr>
  </table>
  </dd>
</dl>
<p>This function gets the current number of words in the transmit FIFO.</p>
<dl class="section return"><dt>Returns</dt><dd>Returns the current number of words in the transmit FIFO specified as one of the following: <b>SPI_FIFO_TX0</b>, <b>SPI_FIFO_TX1</b>, <b>SPI_FIFO_TX2</b>, <b>SPI_FIFO_TX3</b>, ..., or <b>SPI_FIFO_TX16</b> </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>, <a class="el" href="hw__spi_8h.html#a5d19a8dda14e6818938b60b96aa179bb">SPI_FFTX_TXFFST_M</a>, <a class="el" href="hw__spi_8h.html#adffffe1a3c0a56375bb419c8df8d5257">SPI_FFTX_TXFFST_S</a>, and <a class="el" href="hw__spi_8h.html#adc9cbfa9dfcc640331d86b03994d3b58">SPI_O_FFTX</a>.</p>

<p>Referenced by <a class="el" href="group__spi__api.html#ga34c43777654aa2fcaee92dd4716b435d">SPI_writeDataBlockingFIFO()</a>.</p>

</div>
</div>
<a class="anchor" id="gaf360ed7e2d70ba0061aed40ff2b03da0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="group__spi__api.html#ga335ad38fd0e0483abed9adc7dcf7bf8e">SPI_RxFIFOLevel</a> SPI_getRxFIFOStatus </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Get the receive FIFO status</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the SPI port.</td></tr>
  </table>
  </dd>
</dl>
<p>This function gets the current number of words in the receive FIFO.</p>
<dl class="section return"><dt>Returns</dt><dd>Returns the current number of words in the receive FIFO specified as one of the following: <b>SPI_FIFO_RX0</b>, <b>SPI_FIFO_RX1</b>, <b>SPI_FIFO_RX2</b>, <b>SPI_FIFO_RX3</b>, ..., or <b>SPI_FIFO_RX16</b> </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>, <a class="el" href="hw__spi_8h.html#aa125606485632444855b56faf4a834f6">SPI_FFRX_RXFFST_M</a>, <a class="el" href="hw__spi_8h.html#a550c7c3c1b3ab771d6961767109accdf">SPI_FFRX_RXFFST_S</a>, and <a class="el" href="hw__spi_8h.html#ab6af7e61b418bbf6f8ca6dcfc2c851f1">SPI_O_FFRX</a>.</p>

<p>Referenced by <a class="el" href="group__spi__api.html#ga418133cac5bc8ad7a859ea520a23c626">SPI_readDataBlockingFIFO()</a>.</p>

</div>
</div>
<a class="anchor" id="ga2e6fc28f6e555930de491f2b7fc5bf7d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool SPI_isBusy </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Determines whether the SPI transmitter is busy or not.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the SPI port.</td></tr>
  </table>
  </dd>
</dl>
<p>This function allows the caller to determine whether all transmitted bytes have cleared the transmitter hardware. If <b>false</b> is returned, then the transmit FIFO is empty and all bits of the last transmitted word have left the hardware shift register. This function is only valid when operating in FIFO mode.</p>
<dl class="section return"><dt>Returns</dt><dd>Returns <b>true</b> if the SPI is transmitting or <b>false</b> if all transmissions are complete. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>, <a class="el" href="hw__spi_8h.html#a5d19a8dda14e6818938b60b96aa179bb">SPI_FFTX_TXFFST_M</a>, and <a class="el" href="hw__spi_8h.html#adc9cbfa9dfcc640331d86b03994d3b58">SPI_O_FFTX</a>.</p>

</div>
</div>
<a class="anchor" id="ga05ba29699e4fa08adcbcf1ff49212316"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void SPI_writeDataNonBlocking </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Puts a data element into the SPI transmit buffer.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>specifies the SPI module base address. </td></tr>
    <tr><td class="paramname">data</td><td>is the left-justified data to be transmitted over SPI.</td></tr>
  </table>
  </dd>
</dl>
<p>This function places the supplied data into the transmit buffer of the specified SPI module.</p>
<dl class="section note"><dt>Note</dt><dd>The data being sent must be left-justified in <em>data</em>. The lower 16 - N bits will be discarded where N is the data width selected in <a class="el" href="group__spi__api.html#ga985446cc44839750f1b8a073a8e949c4">SPI_setConfig()</a>. For example, if configured for a 6-bit data width, the lower 10 bits of data will be discarded.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>, and <a class="el" href="hw__spi_8h.html#ad402cfd7c847a07bdbcfa2b6206d229b">SPI_O_TXBUF</a>.</p>

</div>
</div>
<a class="anchor" id="ga7a57915903b18dba052696278ec2c0e1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint16_t SPI_readDataNonBlocking </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Gets a data element from the SPI receive buffer.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>specifies the SPI module base address.</td></tr>
  </table>
  </dd>
</dl>
<p>This function gets received data from the receive buffer of the specified SPI module and returns it.</p>
<dl class="section note"><dt>Note</dt><dd>Only the lower N bits of the value written to <em>data</em> contain valid data, where N is the data width as configured by <a class="el" href="group__spi__api.html#ga985446cc44839750f1b8a073a8e949c4">SPI_setConfig()</a>. For example, if the interface is configured for 8-bit data width, only the lower 8 bits of the value written to <em>data</em> contain valid data.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>Returns the word of data read from the SPI receive buffer. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>, and <a class="el" href="hw__spi_8h.html#a6c67128fdededf411c2d2b07e5b121a0">SPI_O_RXBUF</a>.</p>

</div>
</div>
<a class="anchor" id="ga34c43777654aa2fcaee92dd4716b435d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void SPI_writeDataBlockingFIFO </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Waits for space in the FIFO and then puts data into the transmit buffer.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>specifies the SPI module base address. </td></tr>
    <tr><td class="paramname">data</td><td>is the left-justified data to be transmitted over SPI.</td></tr>
  </table>
  </dd>
</dl>
<p>This function places the supplied data into the transmit buffer of the specified SPI module once space is available in the transmit FIFO. This function should only be used when the FIFO is enabled.</p>
<dl class="section note"><dt>Note</dt><dd>The data being sent must be left-justified in <em>data</em>. The lower 16 - N bits will be discarded where N is the data width selected in <a class="el" href="group__spi__api.html#ga985446cc44839750f1b8a073a8e949c4">SPI_setConfig()</a>. For example, if configured for a 6-bit data width, the lower 10 bits of data will be discarded.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>, <a class="el" href="group__spi__api.html#gga36e17a38150b8f065d2770c68497ba77aa6dfa21657f0d968a4a17928cba606f3">SPI_FIFO_TXFULL</a>, <a class="el" href="group__spi__api.html#gafa7ea494f00eb7dda320503e05495ffb">SPI_getTxFIFOStatus()</a>, and <a class="el" href="hw__spi_8h.html#ad402cfd7c847a07bdbcfa2b6206d229b">SPI_O_TXBUF</a>.</p>

</div>
</div>
<a class="anchor" id="ga418133cac5bc8ad7a859ea520a23c626"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint16_t SPI_readDataBlockingFIFO </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Waits for data in the FIFO and then reads it from the receive buffer.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>specifies the SPI module base address.</td></tr>
  </table>
  </dd>
</dl>
<p>This function waits until there is data in the receive FIFO and then reads received data from the receive buffer. This function should only be used when FIFO mode is enabled.</p>
<dl class="section note"><dt>Note</dt><dd>Only the lower N bits of the value written to <em>data</em> contain valid data, where N is the data width as configured by <a class="el" href="group__spi__api.html#ga985446cc44839750f1b8a073a8e949c4">SPI_setConfig()</a>. For example, if the interface is configured for 8-bit data width, only the lower 8 bits of the value written to <em>data</em> contain valid data.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>Returns the word of data read from the SPI receive buffer. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>, <a class="el" href="group__spi__api.html#gga335ad38fd0e0483abed9adc7dcf7bf8ea1550ff47b4be9b3ba3ac50a649a740dd">SPI_FIFO_RXEMPTY</a>, <a class="el" href="group__spi__api.html#gaf360ed7e2d70ba0061aed40ff2b03da0">SPI_getRxFIFOStatus()</a>, and <a class="el" href="hw__spi_8h.html#a6c67128fdededf411c2d2b07e5b121a0">SPI_O_RXBUF</a>.</p>

</div>
</div>
<a class="anchor" id="ga9293a42b5f06e76c482b083dbffc5591"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void SPI_writeDataBlockingNonFIFO </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Waits for the transmit buffer to empty and then writes data to it.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>specifies the SPI module base address. </td></tr>
    <tr><td class="paramname">data</td><td>is the left-justified data to be transmitted over SPI.</td></tr>
  </table>
  </dd>
</dl>
<p>This function places the supplied data into the transmit buffer of the specified SPI module once it is empty. This function should not be used when FIFO mode is enabled.</p>
<dl class="section note"><dt>Note</dt><dd>The data being sent must be left-justified in <em>data</em>. The lower 16 - N bits will be discarded where N is the data width selected in <a class="el" href="group__spi__api.html#ga985446cc44839750f1b8a073a8e949c4">SPI_setConfig()</a>. For example, if configured for a 6-bit data width, the lower 10 bits of data will be discarded.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>, <a class="el" href="hw__spi_8h.html#ad15a1bb15fa3f02bdea9c6077f08ee98">SPI_O_STS</a>, <a class="el" href="hw__spi_8h.html#ad402cfd7c847a07bdbcfa2b6206d229b">SPI_O_TXBUF</a>, and <a class="el" href="hw__spi_8h.html#a2d81eca92c808daa7a3fb979a7038fc6">SPI_STS_BUFFULL_FLAG</a>.</p>

</div>
</div>
<a class="anchor" id="gae18e22991663c27c9ce75444b8da4938"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint16_t SPI_readDataBlockingNonFIFO </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Waits for data to be received and then reads it from the buffer.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>specifies the SPI module base address.</td></tr>
  </table>
  </dd>
</dl>
<p>This function waits for data to be received and then reads it from the receive buffer of the specified SPI module. This function should not be used when FIFO mode is enabled.</p>
<dl class="section note"><dt>Note</dt><dd>Only the lower N bits of the value written to <em>data</em> contain valid data, where N is the data width as configured by <a class="el" href="group__spi__api.html#ga985446cc44839750f1b8a073a8e949c4">SPI_setConfig()</a>. For example, if the interface is configured for 8-bit data width, only the lower 8 bits of the value written to <em>data</em> contain valid data.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>Returns the word of data read from the SPI receive buffer. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>, <a class="el" href="hw__spi_8h.html#a6c67128fdededf411c2d2b07e5b121a0">SPI_O_RXBUF</a>, <a class="el" href="hw__spi_8h.html#ad15a1bb15fa3f02bdea9c6077f08ee98">SPI_O_STS</a>, and <a class="el" href="hw__spi_8h.html#aaa8929ebca640dfdf0447293f5d53321">SPI_STS_INT_FLAG</a>.</p>

</div>
</div>
<a class="anchor" id="ga6931b9c117738c731c7319c882bdbd54"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void SPI_enableTriWire </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Enables SPI 3-wire mode.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the SPI port.</td></tr>
  </table>
  </dd>
</dl>
<p>This function enables 3-wire mode. When in master mode, this allows SPISIMO to become SPIMOMI and SPISOMI to become free for non-SPI use. When in slave mode, SPISOMI because the SPISISO pin and SPISIMO is free for non-SPI use.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>, <a class="el" href="hw__spi_8h.html#a4295be5f511975dd19f5396ccd70d6a2">SPI_O_PRI</a>, and <a class="el" href="hw__spi_8h.html#a15e047d8e008587d7278a61f2b881c4b">SPI_PRI_TRIWIRE</a>.</p>

</div>
</div>
<a class="anchor" id="ga0d4faf9ca5cffda1a569eb7d14b6511b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void SPI_disableTriWire </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Disables SPI 3-wire mode.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the SPI port.</td></tr>
  </table>
  </dd>
</dl>
<p>This function disables 3-wire mode. SPI will operate in normal 4-wire mode.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>, <a class="el" href="hw__spi_8h.html#a4295be5f511975dd19f5396ccd70d6a2">SPI_O_PRI</a>, and <a class="el" href="hw__spi_8h.html#a15e047d8e008587d7278a61f2b881c4b">SPI_PRI_TRIWIRE</a>.</p>

</div>
</div>
<a class="anchor" id="ga109f54faebee50016173c009e4a85a48"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void SPI_enableLoopback </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Enables SPI loopback mode.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the SPI port.</td></tr>
  </table>
  </dd>
</dl>
<p>This function enables loopback mode. This mode is only valid during master mode and is helpful during device testing as it internally connects SIMO and SOMI.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>, <a class="el" href="hw__spi_8h.html#ac29dc8e8d18a0c7f27db1a5c0df441ff">SPI_CCR_SPILBK</a>, and <a class="el" href="hw__spi_8h.html#a704c69892dda2fd302a92a9b7828a051">SPI_O_CCR</a>.</p>

</div>
</div>
<a class="anchor" id="ga5989fc1b9e4182e8b07fcb1f5e6ea566"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void SPI_disableLoopback </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Disables SPI loopback mode.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the SPI port.</td></tr>
  </table>
  </dd>
</dl>
<p>This function disables loopback mode. Loopback mode is disabled by default after reset.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>, <a class="el" href="hw__spi_8h.html#ac29dc8e8d18a0c7f27db1a5c0df441ff">SPI_CCR_SPILBK</a>, and <a class="el" href="hw__spi_8h.html#a704c69892dda2fd302a92a9b7828a051">SPI_O_CCR</a>.</p>

</div>
</div>
<a class="anchor" id="ga3a1ef44b00adc657e7aec84db73e79fa"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void SPI_setSTESignalPolarity </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__spi__api.html#gae17eba171e334f1fce240ec8bd15e91f">SPI_STEPolarity</a>&#160;</td>
          <td class="paramname"><em>polarity</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Set the slave select (SPISTE) signal polarity.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the SPI port. </td></tr>
    <tr><td class="paramname">polarity</td><td>is the SPISTE signal polarity.</td></tr>
  </table>
  </dd>
</dl>
<p>This function sets the polarity of the slave select (SPISTE) signal. The two modes to choose from for the <em>polarity</em> parameter are <b>SPI_STE_ACTIVE_LOW</b> for active-low polarity (typical) and <b>SPI_STE_ACTIVE_HIGH</b> for active-high polarity (considered inverted).</p>
<dl class="section note"><dt>Note</dt><dd>This has no effect on the STE signal when in master mode. It is only applicable to slave mode.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>, <a class="el" href="hw__spi_8h.html#a4295be5f511975dd19f5396ccd70d6a2">SPI_O_PRI</a>, and <a class="el" href="hw__spi_8h.html#a0190cf6858df69720ee30af1f4666ddb">SPI_PRI_STEINV</a>.</p>

</div>
</div>
<a class="anchor" id="ga6f676970c11f148a957a1fbe226e3e5b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void SPI_enableHighSpeedMode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Enables SPI high speed mode.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the SPI port.</td></tr>
  </table>
  </dd>
</dl>
<p>This function enables high speed mode.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>, <a class="el" href="hw__spi_8h.html#a6ad4a08c69ae7df544c60d3a8347e62e">SPI_CCR_HS_MODE</a>, and <a class="el" href="hw__spi_8h.html#a704c69892dda2fd302a92a9b7828a051">SPI_O_CCR</a>.</p>

</div>
</div>
<a class="anchor" id="ga33dd696528b49788d173c26dd371994a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void SPI_disableHighSpeedMode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Disables SPI high speed mode.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the SPI port.</td></tr>
  </table>
  </dd>
</dl>
<p>This function disables high speed mode. High speed mode is disabled by default after reset.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>, <a class="el" href="hw__spi_8h.html#a6ad4a08c69ae7df544c60d3a8347e62e">SPI_CCR_HS_MODE</a>, and <a class="el" href="hw__spi_8h.html#a704c69892dda2fd302a92a9b7828a051">SPI_O_CCR</a>.</p>

</div>
</div>
<a class="anchor" id="gaddbfb995f8dfc9ded4074b5884fcb328"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void SPI_setEmulationMode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__spi__api.html#gae30dfc51d749eae0dc63914e092f134e">SPI_EmulationMode</a>&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Sets SPI emulation mode.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the SPI port. </td></tr>
    <tr><td class="paramname">mode</td><td>is the emulation mode.</td></tr>
  </table>
  </dd>
</dl>
<p>This function sets the behavior of the SPI operation when an emulation suspend occurs. The <em>mode</em> parameter can be one of the following:</p>
<ul>
<li><b>SPI_EMULATION_STOP_MIDWAY</b> - Transmission stops midway through the bit stream. The rest of the bits will be transmitting after the suspend is deasserted.</li>
<li><b>SPI_EMULATION_STOP_AFTER_TRANSMIT</b> - If the suspend occurs before the first SPICLK pulse, the transmission will not start. If it occurs later, the transmission will be completed.</li>
<li><b>SPI_EMULATION_FREE_RUN</b> - SPI operation continues regardless of a the suspend.</li>
</ul>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>, <a class="el" href="hw__spi_8h.html#a4295be5f511975dd19f5396ccd70d6a2">SPI_O_PRI</a>, <a class="el" href="hw__spi_8h.html#a4e64ca313d55edeb240213d315bbb3ae">SPI_PRI_FREE</a>, and <a class="el" href="hw__spi_8h.html#a25cb6ce2d5332ba26e0c09d587a914e8">SPI_PRI_SOFT</a>.</p>

</div>
</div>
<a class="anchor" id="ga985446cc44839750f1b8a073a8e949c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_setConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>lspclkHz</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__spi__api.html#ga799f6216550a736a4cf0fb4ed75cbe78">SPI_TransferProtocol</a>&#160;</td>
          <td class="paramname"><em>protocol</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__spi__api.html#ga60a7e3d74577b38aa79ea6983362f942">SPI_Mode</a>&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>bitRate</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>dataWidth</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Configures the serial peripheral interface.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>specifies the SPI module base address. </td></tr>
    <tr><td class="paramname">lspclkHz</td><td>is the rate of the clock supplied to the SPI module (LSPCLK) in Hz. </td></tr>
    <tr><td class="paramname">protocol</td><td>specifies the data transfer protocol. </td></tr>
    <tr><td class="paramname">mode</td><td>specifies the mode of operation. </td></tr>
    <tr><td class="paramname">bitRate</td><td>specifies the clock rate in Hz. </td></tr>
    <tr><td class="paramname">dataWidth</td><td>specifies number of bits transferred per frame.</td></tr>
  </table>
  </dd>
</dl>
<p>This function configures the serial peripheral interface. It sets the SPI protocol, mode of operation, bit rate, and data width.</p>
<p>The <em>protocol</em> parameter defines the data frame format. The <em>protocol</em> parameter can be one of the following values: <b>SPI_PROT_POL0PHA0</b>, <b>SPI_PROT_POL0PHA1</b>, <b>SPI_PROT_POL1PHA0</b>, or <b>SPI_PROT_POL1PHA1</b>. These frame formats encode the following polarity and phase configurations:</p>
<pre>
Polarity Phase       Mode
  0       0   SPI_PROT_POL0PHA0
  0       1   SPI_PROT_POL0PHA1
  1       0   SPI_PROT_POL1PHA0
  1       1   SPI_PROT_POL1PHA1
</pre><p>The <em>mode</em> parameter defines the operating mode of the SPI module. The SPI module can operate as a master or slave; the SPI can also be be configured to disable output on its serial output line. The <em>mode</em> parameter can be one of the following values: <b>SPI_MODE_MASTER</b>, <b>SPI_MODE_SLAVE</b>, <b>SPI_MODE_MASTER_OD</b> or <b>SPI_MODE_SLAVE_OD</b> ("OD" indicates "output disabled").</p>
<p>The <em>bitRate</em> parameter defines the bit rate for the SPI. This bit rate must satisfy the following clock ratio criteria:</p>
<ul>
<li><em>bitRate</em> can be no greater than lspclkHz divided by 4.</li>
<li><em>lspclkHz</em> / <em>bitRate</em> cannot be greater than 128.</li>
</ul>
<p>The <em>dataWidth</em> parameter defines the width of the data transfers and can be a value between 1 and 16, inclusive.</p>
<p>The peripheral clock is the low speed peripheral clock. This value is returned by <a class="el" href="group__sysctl__api.html#ga70606ae075b1e015e3a63f8e83320321">SysCtl_getLowSpeedClock()</a>, or it can be explicitly hard coded if it is constant and known (to save the code/execution overhead of a call to <a class="el" href="group__sysctl__api.html#ga70606ae075b1e015e3a63f8e83320321">SysCtl_getLowSpeedClock()</a>).</p>
<dl class="section note"><dt>Note</dt><dd>SPI operation should be disabled via <a class="el" href="group__spi__api.html#gaceb3f98ed4417a5a25f58e84ec2d21bb">SPI_disableModule()</a> before any changes to its configuration.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>, <a class="el" href="hw__spi_8h.html#ae79bbe8257240e6e48ec6ebe4eaf46cf">SPI_CCR_CLKPOLARITY</a>, <a class="el" href="hw__spi_8h.html#a41711151b03e2da5b2e856ea826e48da">SPI_CCR_SPICHAR_M</a>, <a class="el" href="hw__spi_8h.html#a4326bd0be33126771e31ab1703d2c767">SPI_CCR_SPISWRESET</a>, <a class="el" href="hw__spi_8h.html#ada8e0ad3d23195ecc2434b732a530a0f">SPI_CTL_CLK_PHASE</a>, <a class="el" href="hw__spi_8h.html#a4906f4be182ab7413e5ea391d3a7ae96">SPI_CTL_MASTER_SLAVE</a>, <a class="el" href="hw__spi_8h.html#aa2f17b250c8d241c5599e3ea2bc56c52">SPI_CTL_TALK</a>, <a class="el" href="hw__spi_8h.html#af706a956d8bda9504b1cc30dd15160c9">SPI_O_BRR</a>, <a class="el" href="hw__spi_8h.html#a704c69892dda2fd302a92a9b7828a051">SPI_O_CCR</a>, and <a class="el" href="hw__spi_8h.html#a4cce508bfa55f5f8b39986968f19e97d">SPI_O_CTL</a>.</p>

</div>
</div>
<a class="anchor" id="ga866e6000de4d1d303fd4dcb5f83434be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_setBaudRate </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>lspclkHz</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>bitRate</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Configures the baud rate of the serial peripheral interface.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>specifies the SPI module base address. </td></tr>
    <tr><td class="paramname">lspclkHz</td><td>is the rate of the clock supplied to the SPI module (LSPCLK) in Hz. </td></tr>
    <tr><td class="paramname">bitRate</td><td>specifies the clock rate in Hz.</td></tr>
  </table>
  </dd>
</dl>
<p>This function configures the SPI baud rate. The <em>bitRate</em> parameter defines the bit rate for the SPI. This bit rate must satisfy the following clock ratio criteria:</p>
<ul>
<li><em>bitRate</em> can be no greater than <em>lspclkHz</em> divided by 4.</li>
<li><em>lspclkHz</em> / <em>bitRate</em> cannot be greater than 128.</li>
</ul>
<p>The peripheral clock is the low speed peripheral clock. This value is returned by <a class="el" href="group__sysctl__api.html#ga70606ae075b1e015e3a63f8e83320321">SysCtl_getLowSpeedClock()</a>, or it can be explicitly hard coded if it is constant and known (to save the code/execution overhead of a call to <a class="el" href="group__sysctl__api.html#ga70606ae075b1e015e3a63f8e83320321">SysCtl_getLowSpeedClock()</a>).</p>
<dl class="section note"><dt>Note</dt><dd><a class="el" href="group__spi__api.html#ga985446cc44839750f1b8a073a8e949c4">SPI_setConfig()</a> also sets the baud rate. Use <a class="el" href="group__spi__api.html#ga866e6000de4d1d303fd4dcb5f83434be">SPI_setBaudRate()</a> if you wish to configure it separately from protocol and mode.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>, and <a class="el" href="hw__spi_8h.html#af706a956d8bda9504b1cc30dd15160c9">SPI_O_BRR</a>.</p>

</div>
</div>
<a class="anchor" id="gaab48db2de2544c5abfe4503d2c92e1c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_enableInterrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>intFlags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enables individual SPI interrupt sources.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>specifies the SPI module base address. </td></tr>
    <tr><td class="paramname">intFlags</td><td>is a bit mask of the interrupt sources to be enabled.</td></tr>
  </table>
  </dd>
</dl>
<p>This function enables the indicated SPI interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor. The <em>intFlags</em> parameter can be any of the following values:</p>
<ul>
<li><b>SPI_INT_RX_OVERRUN</b> - Receive overrun interrupt</li>
<li><b>SPI_INT_RX_DATA_TX_EMPTY</b> - Data received, transmit empty</li>
<li><b>SPI_INT_RXFF</b> (also enables <b>SPI_INT_RXFF_OVERFLOW</b>) - RX FIFO level interrupt (and RX FIFO overflow)</li>
<li><b>SPI_INT_TXFF</b> - TX FIFO level interrupt</li>
</ul>
<dl class="section note"><dt>Note</dt><dd><b>SPI_INT_RX_OVERRUN</b>, <b>SPI_INT_RX_DATA_TX_EMPTY</b>, <b>SPI_INT_RXFF_OVERFLOW</b>, and <b>SPI_INT_RXFF</b> are associated with <b>SPIRXINT</b>; <b>SPI_INT_TXFF</b> is associated with <b>SPITXINT</b>.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>, <a class="el" href="hw__spi_8h.html#a5cc51847d6b0163976bf8d3397295d4c">SPI_CTL_OVERRUNINTENA</a>, <a class="el" href="hw__spi_8h.html#a8f29cb927f827eb263fda2bb0412c092">SPI_CTL_SPIINTENA</a>, <a class="el" href="hw__spi_8h.html#a208a46052359938c11251b25c3262221">SPI_FFRX_RXFFIENA</a>, <a class="el" href="hw__spi_8h.html#a765ed294898dbfd5107fbec75511915a">SPI_FFTX_TXFFIENA</a>, <a class="el" href="group__spi__api.html#gaccf4ba71a326c2fc84ad2a4fcd867bba">SPI_INT_RX_DATA_TX_EMPTY</a>, <a class="el" href="group__spi__api.html#gaf4692979b38b20e3c0e9ee3d90fd4267">SPI_INT_RX_OVERRUN</a>, <a class="el" href="group__spi__api.html#ga8d7e1f5fabb3ba8a82743ce0cb8fea0a">SPI_INT_RXFF</a>, <a class="el" href="group__spi__api.html#ga7eb46fff567509fff4fe673cc637229d">SPI_INT_RXFF_OVERFLOW</a>, <a class="el" href="group__spi__api.html#gab0e46560a0931e57bead8009ecbcf9a6">SPI_INT_TXFF</a>, <a class="el" href="hw__spi_8h.html#a4cce508bfa55f5f8b39986968f19e97d">SPI_O_CTL</a>, <a class="el" href="hw__spi_8h.html#ab6af7e61b418bbf6f8ca6dcfc2c851f1">SPI_O_FFRX</a>, and <a class="el" href="hw__spi_8h.html#adc9cbfa9dfcc640331d86b03994d3b58">SPI_O_FFTX</a>.</p>

</div>
</div>
<a class="anchor" id="gaaa8e5ef5f2bb567c1215b6000a5bb933"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_disableInterrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>intFlags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disables individual SPI interrupt sources.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>specifies the SPI module base address. </td></tr>
    <tr><td class="paramname">intFlags</td><td>is a bit mask of the interrupt sources to be disabled.</td></tr>
  </table>
  </dd>
</dl>
<p>This function disables the indicated SPI interrupt sources. The <em>intFlags</em> parameter can be any of the following values:</p>
<ul>
<li><b>SPI_INT_RX_OVERRUN</b> </li>
<li><b>SPI_INT_RX_DATA_TX_EMPTY</b> </li>
<li><b>SPI_INT_RXFF</b> (also disables <b>SPI_INT_RXFF_OVERFLOW</b>)</li>
<li><b>SPI_INT_TXFF</b> </li>
</ul>
<dl class="section note"><dt>Note</dt><dd><b>SPI_INT_RX_OVERRUN</b>, <b>SPI_INT_RX_DATA_TX_EMPTY</b>, <b>SPI_INT_RXFF_OVERFLOW</b>, and <b>SPI_INT_RXFF</b> are associated with <b>SPIRXINT</b>; <b>SPI_INT_TXFF</b> is associated with <b>SPITXINT</b>.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>, <a class="el" href="hw__spi_8h.html#a5cc51847d6b0163976bf8d3397295d4c">SPI_CTL_OVERRUNINTENA</a>, <a class="el" href="hw__spi_8h.html#a8f29cb927f827eb263fda2bb0412c092">SPI_CTL_SPIINTENA</a>, <a class="el" href="hw__spi_8h.html#a208a46052359938c11251b25c3262221">SPI_FFRX_RXFFIENA</a>, <a class="el" href="hw__spi_8h.html#a765ed294898dbfd5107fbec75511915a">SPI_FFTX_TXFFIENA</a>, <a class="el" href="group__spi__api.html#gaccf4ba71a326c2fc84ad2a4fcd867bba">SPI_INT_RX_DATA_TX_EMPTY</a>, <a class="el" href="group__spi__api.html#gaf4692979b38b20e3c0e9ee3d90fd4267">SPI_INT_RX_OVERRUN</a>, <a class="el" href="group__spi__api.html#ga8d7e1f5fabb3ba8a82743ce0cb8fea0a">SPI_INT_RXFF</a>, <a class="el" href="group__spi__api.html#ga7eb46fff567509fff4fe673cc637229d">SPI_INT_RXFF_OVERFLOW</a>, <a class="el" href="group__spi__api.html#gab0e46560a0931e57bead8009ecbcf9a6">SPI_INT_TXFF</a>, <a class="el" href="hw__spi_8h.html#a4cce508bfa55f5f8b39986968f19e97d">SPI_O_CTL</a>, <a class="el" href="hw__spi_8h.html#ab6af7e61b418bbf6f8ca6dcfc2c851f1">SPI_O_FFRX</a>, and <a class="el" href="hw__spi_8h.html#adc9cbfa9dfcc640331d86b03994d3b58">SPI_O_FFTX</a>.</p>

</div>
</div>
<a class="anchor" id="gadd7e6fe10fa730622f533ead94e8e8f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPI_getInterruptStatus </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Gets the current interrupt status.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>specifies the SPI module base address.</td></tr>
  </table>
  </dd>
</dl>
<p>This function returns the interrupt status for the SPI module.</p>
<dl class="section return"><dt>Returns</dt><dd>The current interrupt status, enumerated as a bit field of the following values:<ul>
<li><b>SPI_INT_RX_OVERRUN</b> - Receive overrun interrupt</li>
<li><b>SPI_INT_RX_DATA_TX_EMPTY</b> - Data received, transmit empty</li>
<li><b>SPI_INT_RXFF</b> - RX FIFO level interrupt</li>
<li><b>SPI_INT_RXFF_OVERFLOW</b> - RX FIFO overflow</li>
<li><b>SPI_INT_TXFF</b> - TX FIFO level interrupt </li>
</ul>
</dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>, <a class="el" href="hw__spi_8h.html#a439eb2ac9b0bbae85c7bf9fd0ae8b323">SPI_FFRX_RXFFINT</a>, <a class="el" href="hw__spi_8h.html#a9674a92af7fcf50856285cc445aec495">SPI_FFRX_RXFFOVF</a>, <a class="el" href="hw__spi_8h.html#a3fc858616d48b0b748cc65a84dc06138">SPI_FFTX_TXFFINT</a>, <a class="el" href="group__spi__api.html#gaccf4ba71a326c2fc84ad2a4fcd867bba">SPI_INT_RX_DATA_TX_EMPTY</a>, <a class="el" href="group__spi__api.html#gaf4692979b38b20e3c0e9ee3d90fd4267">SPI_INT_RX_OVERRUN</a>, <a class="el" href="group__spi__api.html#ga8d7e1f5fabb3ba8a82743ce0cb8fea0a">SPI_INT_RXFF</a>, <a class="el" href="group__spi__api.html#ga7eb46fff567509fff4fe673cc637229d">SPI_INT_RXFF_OVERFLOW</a>, <a class="el" href="group__spi__api.html#gab0e46560a0931e57bead8009ecbcf9a6">SPI_INT_TXFF</a>, <a class="el" href="hw__spi_8h.html#ab6af7e61b418bbf6f8ca6dcfc2c851f1">SPI_O_FFRX</a>, <a class="el" href="hw__spi_8h.html#adc9cbfa9dfcc640331d86b03994d3b58">SPI_O_FFTX</a>, <a class="el" href="hw__spi_8h.html#ad15a1bb15fa3f02bdea9c6077f08ee98">SPI_O_STS</a>, <a class="el" href="hw__spi_8h.html#aaa8929ebca640dfdf0447293f5d53321">SPI_STS_INT_FLAG</a>, and <a class="el" href="hw__spi_8h.html#ab4dc9a2654a84e5d2e709e668997377e">SPI_STS_OVERRUN_FLAG</a>.</p>

</div>
</div>
<a class="anchor" id="ga4ec4660abc56014aa5fd333a9203789b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_clearInterruptStatus </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>intFlags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clears SPI interrupt sources.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>specifies the SPI module base address. </td></tr>
    <tr><td class="paramname">intFlags</td><td>is a bit mask of the interrupt sources to be cleared.</td></tr>
  </table>
  </dd>
</dl>
<p>This function clears the specified SPI interrupt sources so that they no longer assert. This function must be called in the interrupt handler to keep the interrupts from being triggered again immediately upon exit. The <em>intFlags</em> parameter can consist of a bit field of the following values:</p>
<ul>
<li><b>SPI_INT_RX_OVERRUN</b> </li>
<li><b>SPI_INT_RX_DATA_TX_EMPTY</b> </li>
<li><b>SPI_INT_RXFF</b> </li>
<li><b>SPI_INT_RXFF_OVERFLOW</b> </li>
<li><b>SPI_INT_TXFF</b> </li>
</ul>
<dl class="section note"><dt>Note</dt><dd><b>SPI_INT_RX_DATA_TX_EMPTY</b> is cleared by a read of the receive receive buffer, so it usually doesn't need to be cleared using this function.</dd>
<dd>
Also note that <b>SPI_INT_RX_OVERRUN</b>, <b>SPI_INT_RX_DATA_TX_EMPTY</b>, <b>SPI_INT_RXFF_OVERFLOW</b>, and <b>SPI_INT_RXFF</b> are associated with <b>SPIRXINT</b>; <b>SPI_INT_TXFF</b> is associated with <b>SPITXINT</b>.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>, <a class="el" href="hw__spi_8h.html#a4326bd0be33126771e31ab1703d2c767">SPI_CCR_SPISWRESET</a>, <a class="el" href="hw__spi_8h.html#abc662a608c208d6a615fddc368cc50bd">SPI_FFRX_RXFFINTCLR</a>, <a class="el" href="hw__spi_8h.html#a21857389ce79c5db5861291d37b9bafc">SPI_FFRX_RXFFOVFCLR</a>, <a class="el" href="hw__spi_8h.html#a1cda14327f6b40f9b2223eb3827f7a79">SPI_FFTX_TXFFINTCLR</a>, <a class="el" href="group__spi__api.html#gaccf4ba71a326c2fc84ad2a4fcd867bba">SPI_INT_RX_DATA_TX_EMPTY</a>, <a class="el" href="group__spi__api.html#gaf4692979b38b20e3c0e9ee3d90fd4267">SPI_INT_RX_OVERRUN</a>, <a class="el" href="group__spi__api.html#ga8d7e1f5fabb3ba8a82743ce0cb8fea0a">SPI_INT_RXFF</a>, <a class="el" href="group__spi__api.html#ga7eb46fff567509fff4fe673cc637229d">SPI_INT_RXFF_OVERFLOW</a>, <a class="el" href="group__spi__api.html#gab0e46560a0931e57bead8009ecbcf9a6">SPI_INT_TXFF</a>, <a class="el" href="hw__spi_8h.html#a704c69892dda2fd302a92a9b7828a051">SPI_O_CCR</a>, <a class="el" href="hw__spi_8h.html#ab6af7e61b418bbf6f8ca6dcfc2c851f1">SPI_O_FFRX</a>, <a class="el" href="hw__spi_8h.html#adc9cbfa9dfcc640331d86b03994d3b58">SPI_O_FFTX</a>, <a class="el" href="hw__spi_8h.html#ad15a1bb15fa3f02bdea9c6077f08ee98">SPI_O_STS</a>, and <a class="el" href="hw__spi_8h.html#ab4dc9a2654a84e5d2e709e668997377e">SPI_STS_OVERRUN_FLAG</a>.</p>

</div>
</div>
</div><!-- contents -->
<hr size="1" /><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
