Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Apr  2 14:54:26 2018
| Host         : DESKTOP-577F7GN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fpga_fifoQ_control_sets_placed.rpt
| Design       : fpga_fifoQ
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    57 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              33 |            9 |
| Yes          | No                    | No                     |              32 |           10 |
| Yes          | No                    | Yes                    |              13 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------------+------------------+------------------+----------------+
|     Clock Signal     |        Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------+----------------------------+------------------+------------------+----------------+
|  mclk_BUFG           | TOP/mem[2][3]_i_1_n_0      |                  |                1 |              4 |
|  mclk_BUFG           | TOP/mem[0][3]_i_1_n_0      |                  |                1 |              4 |
|  mclk_BUFG           | TOP/mem[4][3]_i_1_n_0      |                  |                1 |              4 |
|  mclk_BUFG           | TOP/mem[7][3]_i_1_n_0      |                  |                1 |              4 |
|  mclk_BUFG           | TOP/r_ptr[3]_i_1_n_0       | rst_IBUF         |                1 |              4 |
|  mclk_BUFG           | TOP/mem[5][3]_i_1_n_0      |                  |                2 |              4 |
|  mclk_BUFG           | TOP/mem[6][3]_i_1_n_0      |                  |                1 |              4 |
|  mclk_BUFG           | TOP/w_ptr[3]_i_1_n_0       | rst_IBUF         |                1 |              4 |
|  mclk_BUFG           | TOP/mem[1][3]_i_1_n_0      |                  |                1 |              4 |
|  mclk_BUFG           | TOP/mem[3][3]_i_1_n_0      |                  |                2 |              4 |
|  mclk_BUFG           | TOP/D_out_retimed_reg[2]_0 | rst_IBUF         |                2 |              5 |
|  CLK/CLK             |                            |                  |                4 |             17 |
|  clk100MHz_IBUF_BUFG |                            | rst_IBUF         |                9 |             33 |
+----------------------+----------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                    10 |
| 5      |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


