{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617271622843 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617271622844 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 01 14:37:02 2021 " "Processing started: Thu Apr 01 14:37:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617271622844 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617271622844 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ABRCKT -c ABRCKT " "Command: quartus_map --read_settings_files=on --write_settings_files=off ABRCKT -c ABRCKT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617271622844 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1617271623335 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1617271623335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project1/model sim/uart/datapath.v 3 3 " "Found 3 design units, including 3 entities, in source file /files/university/term 4/dld lab/projects/project1/model sim/uart/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "../../Model Sim/UART/DataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project1/Model Sim/UART/DataPath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617271637258 ""} { "Info" "ISGN_ENTITY_NAME" "2 SimpleCounter " "Found entity 2: SimpleCounter" {  } { { "../../Model Sim/UART/DataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project1/Model Sim/UART/DataPath.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617271637258 ""} { "Info" "ISGN_ENTITY_NAME" "3 Register " "Found entity 3: Register" {  } { { "../../Model Sim/UART/DataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project1/Model Sim/UART/DataPath.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617271637258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617271637258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project1/model sim/uart/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project1/model sim/uart/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "../../Model Sim/UART/Controller.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project1/Model Sim/UART/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617271637260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617271637260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "abrckt.v 1 1 " "Found 1 design units, including 1 entities, in source file abrckt.v" { { "Info" "ISGN_ENTITY_NAME" "1 ABRCKT " "Found entity 1: ABRCKT" {  } { { "ABRCKT.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project1/Quartus/ABRCKT/ABRCKT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617271637261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617271637261 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ABRCKT " "Elaborating entity \"ABRCKT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1617271637315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:controller " "Elaborating entity \"Controller\" for hierarchy \"Controller:controller\"" {  } { { "ABRCKT.v" "controller" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project1/Quartus/ABRCKT/ABRCKT.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617271637340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataPath DataPath:data_path " "Elaborating entity \"DataPath\" for hierarchy \"DataPath:data_path\"" {  } { { "ABRCKT.v" "data_path" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project1/Quartus/ABRCKT/ABRCKT.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617271637341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SimpleCounter DataPath:data_path\|SimpleCounter:counter " "Elaborating entity \"SimpleCounter\" for hierarchy \"DataPath:data_path\|SimpleCounter:counter\"" {  } { { "../../Model Sim/UART/DataPath.v" "counter" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project1/Model Sim/UART/DataPath.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617271637342 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DataPath.v(14) " "Verilog HDL assignment warning at DataPath.v(14): truncated value with size 32 to match size of target (8)" {  } { { "../../Model Sim/UART/DataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project1/Model Sim/UART/DataPath.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617271637343 "|ABRCKT|DataPath:data_path|SimpleCounter:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register DataPath:data_path\|Register:register " "Elaborating entity \"Register\" for hierarchy \"DataPath:data_path\|Register:register\"" {  } { { "../../Model Sim/UART/DataPath.v" "register" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project1/Model Sim/UART/DataPath.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617271637344 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1617271638545 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1617271638940 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1617271639178 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617271639178 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1617271639286 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1617271639286 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28 " "Implemented 28 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1617271639286 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1617271639286 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4742 " "Peak virtual memory: 4742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617271639342 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 01 14:37:19 2021 " "Processing ended: Thu Apr 01 14:37:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617271639342 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617271639342 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617271639342 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1617271639342 ""}
