INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Randy/Desktop/Comp541/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/ram_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Randy/Desktop/Comp541/Lab10/Lab10.srcs/sources_1/new/bitmapmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitmapmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Randy/Desktop/Comp541/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Randy/Desktop/Comp541/Lab10/Lab10.srcs/sim_1/new/init_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/Desktop/Comp541/Lab10/Lab10.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
