// Seed: 3779620328
module module_0 ();
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd60
) (
    input  tri   id_0,
    output tri   id_1,
    input  wire  id_2,
    input  uwire _id_3
);
  logic [1 'd0 : id_3] id_5 = id_5 == -1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_2 = 32'd31
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout supply1 id_4;
  inout wire id_3;
  inout wire _id_2;
  module_0 modCall_1 ();
  inout wire id_1;
  logic [-1 'd0 : id_2] id_8;
  assign id_4 = -1'b0;
  assign id_8 = 1;
  assign id_4 = 1;
  logic id_9;
  wire  id_10;
endmodule
