<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - skiboot-boot.info - include/processor.h</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">include</a> - processor.h<span style="font-size: 80%;"> (source / <a href="processor.h.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">skiboot-boot.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">24</td>
            <td class="headerCovTableEntry">36</td>
            <td class="headerCovTableEntryLo">66.7 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2019-07-22 06:09:47</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">3</td>
            <td class="headerCovTableEntry">5</td>
            <td class="headerCovTableEntryLo">60.0 %</td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /* Copyright 2013-2014 IBM Corp.</a>
<a name="2"><span class="lineNum">       2 </span>            :  *</a>
<a name="3"><span class="lineNum">       3 </span>            :  * Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</a>
<a name="4"><span class="lineNum">       4 </span>            :  * you may not use this file except in compliance with the License.</a>
<a name="5"><span class="lineNum">       5 </span>            :  * You may obtain a copy of the License at</a>
<a name="6"><span class="lineNum">       6 </span>            :  *</a>
<a name="7"><span class="lineNum">       7 </span>            :  *      http://www.apache.org/licenses/LICENSE-2.0</a>
<a name="8"><span class="lineNum">       8 </span>            :  *</a>
<a name="9"><span class="lineNum">       9 </span>            :  * Unless required by applicable law or agreed to in writing, software</a>
<a name="10"><span class="lineNum">      10 </span>            :  * distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</a>
<a name="11"><span class="lineNum">      11 </span>            :  * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or</a>
<a name="12"><span class="lineNum">      12 </span>            :  * implied.</a>
<a name="13"><span class="lineNum">      13 </span>            :  * See the License for the specific language governing permissions and</a>
<a name="14"><span class="lineNum">      14 </span>            :  * limitations under the License.</a>
<a name="15"><span class="lineNum">      15 </span>            :  */</a>
<a name="16"><span class="lineNum">      16 </span>            : </a>
<a name="17"><span class="lineNum">      17 </span>            : #ifndef __PROCESSOR_H</a>
<a name="18"><span class="lineNum">      18 </span>            : #define __PROCESSOR_H</a>
<a name="19"><span class="lineNum">      19 </span>            : </a>
<a name="20"><span class="lineNum">      20 </span>            : #include &lt;bitutils.h&gt;</a>
<a name="21"><span class="lineNum">      21 </span>            : </a>
<a name="22"><span class="lineNum">      22 </span>            : /* MSR bits */</a>
<a name="23"><span class="lineNum">      23 </span>            : #define MSR_SF          PPC_BIT(0)      /* 64-bit mode */</a>
<a name="24"><span class="lineNum">      24 </span>            : #define MSR_HV          PPC_BIT(3)      /* Hypervisor mode */</a>
<a name="25"><span class="lineNum">      25 </span>            : #define MSR_VEC         PPC_BIT(38)     /* VMX enable */</a>
<a name="26"><span class="lineNum">      26 </span>            : #define MSR_VSX         PPC_BIT(40)     /* VSX enable */</a>
<a name="27"><span class="lineNum">      27 </span>            : #define MSR_EE          PPC_BIT(48)     /* External Int. Enable */</a>
<a name="28"><span class="lineNum">      28 </span>            : #define MSR_PR          PPC_BIT(49)             /* Problem state */</a>
<a name="29"><span class="lineNum">      29 </span>            : #define MSR_FP          PPC_BIT(50)     /* Floating Point Enable */</a>
<a name="30"><span class="lineNum">      30 </span>            : #define MSR_ME          PPC_BIT(51)     /* Machine Check Enable */</a>
<a name="31"><span class="lineNum">      31 </span>            : #define MSR_FE0         PPC_BIT(52)     /* FP Exception 0 */</a>
<a name="32"><span class="lineNum">      32 </span>            : #define MSR_SE          PPC_BIT(53)     /* Step enable */</a>
<a name="33"><span class="lineNum">      33 </span>            : #define MSR_BE          PPC_BIT(54)     /* Branch trace enable */</a>
<a name="34"><span class="lineNum">      34 </span>            : #define MSR_FE1         PPC_BIT(55)     /* FP Exception 1 */</a>
<a name="35"><span class="lineNum">      35 </span>            : #define MSR_IR          PPC_BIT(58)     /* Instructions reloc */</a>
<a name="36"><span class="lineNum">      36 </span>            : #define MSR_DR          PPC_BIT(59)     /* Data reloc */</a>
<a name="37"><span class="lineNum">      37 </span>            : #define MSR_PMM         PPC_BIT(61)     /* Perf Monitor */</a>
<a name="38"><span class="lineNum">      38 </span>            : #define MSR_RI          PPC_BIT(62)     /* Recoverable Interrupt */</a>
<a name="39"><span class="lineNum">      39 </span>            : #define MSR_LE          PPC_BIT(63)     /* Little Endian */</a>
<a name="40"><span class="lineNum">      40 </span>            : </a>
<a name="41"><span class="lineNum">      41 </span>            : /* PIR */</a>
<a name="42"><span class="lineNum">      42 </span>            : #define SPR_PIR_P9_MASK         0x7fff  /* Mask of implemented bits */</a>
<a name="43"><span class="lineNum">      43 </span>            : #define SPR_PIR_P8_MASK         0x1fff  /* Mask of implemented bits */</a>
<a name="44"><span class="lineNum">      44 </span>            : </a>
<a name="45"><span class="lineNum">      45 </span>            : /* SPR register definitions */</a>
<a name="46"><span class="lineNum">      46 </span>            : #define SPR_DSCR        0x011   /* RW: Data stream control reg */</a>
<a name="47"><span class="lineNum">      47 </span>            : #define SPR_DSISR       0x012   /* RW: Data storage interrupt status reg */</a>
<a name="48"><span class="lineNum">      48 </span>            : #define SPR_DAR         0x013   /* RW: Data address reg */</a>
<a name="49"><span class="lineNum">      49 </span>            : #define SPR_DEC         0x016   /* RW: Decrement Register */</a>
<a name="50"><span class="lineNum">      50 </span>            : #define SPR_SDR1        0x019</a>
<a name="51"><span class="lineNum">      51 </span>            : #define SPR_SRR0        0x01a   /* RW: Exception save/restore reg 0 */</a>
<a name="52"><span class="lineNum">      52 </span>            : #define SPR_SRR1        0x01b   /* RW: Exception save/restore reg 1 */</a>
<a name="53"><span class="lineNum">      53 </span>            : #define SPR_CFAR        0x01c   /* RW: Come From Address Register */</a>
<a name="54"><span class="lineNum">      54 </span>            : #define SPR_AMR         0x01d   /* RW: Authority Mask Register */</a>
<a name="55"><span class="lineNum">      55 </span>            : #define SPR_IAMR        0x03d   /* RW: Instruction Authority Mask Register */</a>
<a name="56"><span class="lineNum">      56 </span>            : #define SPR_RPR         0x0ba   /* RW: Relative Priority Register */</a>
<a name="57"><span class="lineNum">      57 </span>            : #define SPR_TBRL        0x10c   /* RO: Timebase low */</a>
<a name="58"><span class="lineNum">      58 </span>            : #define SPR_TBRU        0x10d   /* RO: Timebase high */</a>
<a name="59"><span class="lineNum">      59 </span>            : #define SPR_SPRC        0x114   /* RW: Access to uArch SPRs (ex SCOMC) */</a>
<a name="60"><span class="lineNum">      60 </span>            : #define SPR_SPRD        0x115   /* RW: Access to uArch SPRs (ex SCOMD) */</a>
<a name="61"><span class="lineNum">      61 </span>            : #define SPR_SCOMC       0x114   /* RW: SCOM Control - old name of SPRC */</a>
<a name="62"><span class="lineNum">      62 </span>            : #define SPR_SCOMD       0x115   /* RW: SCOM Data    - old name of SPRD */</a>
<a name="63"><span class="lineNum">      63 </span>            : #define SPR_TBWL        0x11c   /* RW: Timebase low */</a>
<a name="64"><span class="lineNum">      64 </span>            : #define SPR_TBWU        0x11d   /* RW: Timebase high */</a>
<a name="65"><span class="lineNum">      65 </span>            : #define SPR_TBU40       0x11e   /* RW: Timebase Upper 40 bit */</a>
<a name="66"><span class="lineNum">      66 </span>            : #define SPR_PVR         0x11f   /* RO: Processor version register */</a>
<a name="67"><span class="lineNum">      67 </span>            : #define SPR_HSPRG0      0x130   /* RW: Hypervisor scratch 0 */</a>
<a name="68"><span class="lineNum">      68 </span>            : #define SPR_HSPRG1      0x131   /* RW: Hypervisor scratch 1 */</a>
<a name="69"><span class="lineNum">      69 </span>            : #define SPR_SPURR       0x134   /* RW: Scaled Processor Utilization Resource */</a>
<a name="70"><span class="lineNum">      70 </span>            : #define SPR_PURR        0x135   /* RW: Processor Utilization Resource reg */</a>
<a name="71"><span class="lineNum">      71 </span>            : #define SPR_HDEC        0x136   /* RW: Hypervisor Decrementer */</a>
<a name="72"><span class="lineNum">      72 </span>            : #define SPR_HRMOR       0x139   /* RW: Hypervisor Real Mode Offset reg */</a>
<a name="73"><span class="lineNum">      73 </span>            : #define SPR_HSRR0       0x13a   /* RW: HV Exception save/restore reg 0 */</a>
<a name="74"><span class="lineNum">      74 </span>            : #define SPR_HSRR1       0x13b   /* RW: HV Exception save/restore reg 1 */</a>
<a name="75"><span class="lineNum">      75 </span>            : #define SPR_TFMR        0x13d</a>
<a name="76"><span class="lineNum">      76 </span>            : #define SPR_LPCR        0x13e</a>
<a name="77"><span class="lineNum">      77 </span>            : #define SPR_HMER        0x150   /* Hypervisor Maintenance Exception */</a>
<a name="78"><span class="lineNum">      78 </span>            : #define SPR_HMEER       0x151   /* HMER interrupt enable mask */</a>
<a name="79"><span class="lineNum">      79 </span>            : #define SPR_PCR         0x152</a>
<a name="80"><span class="lineNum">      80 </span>            : #define SPR_AMOR        0x15d</a>
<a name="81"><span class="lineNum">      81 </span>            : #define SPR_PSSCR       0x357   /* RW: Stop status and control (ISA 3) */</a>
<a name="82"><span class="lineNum">      82 </span>            : #define SPR_TSCR        0x399</a>
<a name="83"><span class="lineNum">      83 </span>            : #define SPR_HID0        0x3f0</a>
<a name="84"><span class="lineNum">      84 </span>            : #define SPR_HID1        0x3f1</a>
<a name="85"><span class="lineNum">      85 </span>            : #define SPR_HID2        0x3f8</a>
<a name="86"><span class="lineNum">      86 </span>            : #define SPR_HID4        0x3f4</a>
<a name="87"><span class="lineNum">      87 </span>            : #define SPR_HID5        0x3f6</a>
<a name="88"><span class="lineNum">      88 </span>            : #define SPR_PIR         0x3ff   /* RO: Processor Identification */</a>
<a name="89"><span class="lineNum">      89 </span>            : </a>
<a name="90"><span class="lineNum">      90 </span>            : /* Bits in SRR1 */</a>
<a name="91"><span class="lineNum">      91 </span>            : </a>
<a name="92"><span class="lineNum">      92 </span>            : #define SPR_SRR1_PM_WAKE_MASK   0x3c0000        /* PM wake reason for P8/9 */</a>
<a name="93"><span class="lineNum">      93 </span>            : #define SPR_SRR1_PM_WAKE_SRESET 0x100000</a>
<a name="94"><span class="lineNum">      94 </span>            : #define SPR_SRR1_PM_WAKE_MCE    0x3c0000        /* Use reserved value for MCE */</a>
<a name="95"><span class="lineNum">      95 </span>            : </a>
<a name="96"><span class="lineNum">      96 </span>            : /* Bits in LPCR */</a>
<a name="97"><span class="lineNum">      97 </span>            : </a>
<a name="98"><span class="lineNum">      98 </span>            : /* Powersave Exit Cause Enable is different on each generation */</a>
<a name="99"><span class="lineNum">      99 </span>            : #define SPR_LPCR_P8_PECE        PPC_BITMASK(47,51)</a>
<a name="100"><span class="lineNum">     100 </span>            : #define SPR_LPCR_P8_PECE0       PPC_BIT(47)   /* Wake on priv doorbell */</a>
<a name="101"><span class="lineNum">     101 </span>            : #define SPR_LPCR_P8_PECE1       PPC_BIT(48)   /* Wake on hv doorbell */</a>
<a name="102"><span class="lineNum">     102 </span>            : #define SPR_LPCR_P8_PECE2       PPC_BIT(49)   /* Wake on external interrupts */</a>
<a name="103"><span class="lineNum">     103 </span>            : #define SPR_LPCR_P8_PECE3       PPC_BIT(50)   /* Wake on decrementer */</a>
<a name="104"><span class="lineNum">     104 </span>            : #define SPR_LPCR_P8_PECE4       PPC_BIT(51)   /* Wake on MCs, HMIs, etc... */</a>
<a name="105"><span class="lineNum">     105 </span>            : </a>
<a name="106"><span class="lineNum">     106 </span>            : #define SPR_LPCR_P9_PECE        (PPC_BITMASK(47,51) | PPC_BITMASK(17,17))</a>
<a name="107"><span class="lineNum">     107 </span>            : #define SPR_LPCR_P9_PECEU0      PPC_BIT(17)   /* Wake on HVI */</a>
<a name="108"><span class="lineNum">     108 </span>            : #define SPR_LPCR_P9_PECEL0      PPC_BIT(47)   /* Wake on priv doorbell */</a>
<a name="109"><span class="lineNum">     109 </span>            : #define SPR_LPCR_P9_PECEL1      PPC_BIT(48)   /* Wake on hv doorbell */</a>
<a name="110"><span class="lineNum">     110 </span>            : #define SPR_LPCR_P9_PECEL2      PPC_BIT(49)   /* Wake on external interrupts */</a>
<a name="111"><span class="lineNum">     111 </span>            : #define SPR_LPCR_P9_PECEL3      PPC_BIT(50)   /* Wake on decrementer */</a>
<a name="112"><span class="lineNum">     112 </span>            : #define SPR_LPCR_P9_PECEL4      PPC_BIT(51)   /* Wake on MCs, HMIs, etc... */</a>
<a name="113"><span class="lineNum">     113 </span>            : #define SPR_LPCR_P9_LD          PPC_BIT(46)   /* Large decrementer mode bit */</a>
<a name="114"><span class="lineNum">     114 </span>            : </a>
<a name="115"><span class="lineNum">     115 </span>            : </a>
<a name="116"><span class="lineNum">     116 </span>            : /* Bits in TFMR - control bits */</a>
<a name="117"><span class="lineNum">     117 </span>            : #define SPR_TFMR_MAX_CYC_BET_STEPS      PPC_BITMASK(0,7)</a>
<a name="118"><span class="lineNum">     118 </span>            : #define SPR_TFMR_N_CLKS_PER_STEP        PPC_BITMASK(8,9)</a>
<a name="119"><span class="lineNum">     119 </span>            : #define SPR_TFMR_MASK_HMI               PPC_BIT(10)</a>
<a name="120"><span class="lineNum">     120 </span>            : #define SPR_TFMR_SYNC_BIT_SEL           PPC_BITMASK(11,13)</a>
<a name="121"><span class="lineNum">     121 </span>            : #define SPR_TFMR_TB_ECLIPZ              PPC_BIT(14)</a>
<a name="122"><span class="lineNum">     122 </span>            : #define SPR_TFMR_LOAD_TOD_MOD           PPC_BIT(16)</a>
<a name="123"><span class="lineNum">     123 </span>            : #define SPR_TFMR_MOVE_CHIP_TOD_TO_TB    PPC_BIT(18)</a>
<a name="124"><span class="lineNum">     124 </span>            : #define SPR_TFMR_CLEAR_TB_ERRORS        PPC_BIT(24)</a>
<a name="125"><span class="lineNum">     125 </span>            : /* Bits in TFMR - thread indep. status bits */</a>
<a name="126"><span class="lineNum">     126 </span>            : #define SPR_TFMR_HDEC_PARITY_ERROR      PPC_BIT(26)</a>
<a name="127"><span class="lineNum">     127 </span>            : #define SPR_TFMR_TBST_CORRUPT           PPC_BIT(27)</a>
<a name="128"><span class="lineNum">     128 </span>            : #define SPR_TFMR_TBST_ENCODED           PPC_BITMASK(28,31)</a>
<a name="129"><span class="lineNum">     129 </span>            : #define SPR_TFMR_TBST_LAST              PPC_BITMASK(32,35)</a>
<a name="130"><span class="lineNum">     130 </span>            : #define SPR_TFMR_TB_ENABLED             PPC_BIT(40)</a>
<a name="131"><span class="lineNum">     131 </span>            : #define SPR_TFMR_TB_VALID               PPC_BIT(41)</a>
<a name="132"><span class="lineNum">     132 </span>            : #define SPR_TFMR_TB_SYNC_OCCURED        PPC_BIT(42)</a>
<a name="133"><span class="lineNum">     133 </span>            : #define SPR_TFMR_TB_MISSING_SYNC        PPC_BIT(43)</a>
<a name="134"><span class="lineNum">     134 </span>            : #define SPR_TFMR_TB_MISSING_STEP        PPC_BIT(44)</a>
<a name="135"><span class="lineNum">     135 </span>            : #define SPR_TFMR_TB_RESIDUE_ERR         PPC_BIT(45)</a>
<a name="136"><span class="lineNum">     136 </span>            : #define SPR_TFMR_FW_CONTROL_ERR         PPC_BIT(46)</a>
<a name="137"><span class="lineNum">     137 </span>            : #define SPR_TFMR_CHIP_TOD_STATUS        PPC_BITMASK(47,50)</a>
<a name="138"><span class="lineNum">     138 </span>            : #define SPR_TFMR_CHIP_TOD_INTERRUPT     PPC_BIT(51)</a>
<a name="139"><span class="lineNum">     139 </span>            : #define SPR_TFMR_CHIP_TOD_TIMEOUT       PPC_BIT(54)</a>
<a name="140"><span class="lineNum">     140 </span>            : #define SPR_TFMR_CHIP_TOD_PARITY_ERR    PPC_BIT(56)</a>
<a name="141"><span class="lineNum">     141 </span>            : /* Bits in TFMR - thread specific. status bits */</a>
<a name="142"><span class="lineNum">     142 </span>            : #define SPR_TFMR_PURR_PARITY_ERR        PPC_BIT(57)</a>
<a name="143"><span class="lineNum">     143 </span>            : #define SPR_TFMR_SPURR_PARITY_ERR       PPC_BIT(58)</a>
<a name="144"><span class="lineNum">     144 </span>            : #define SPR_TFMR_DEC_PARITY_ERR         PPC_BIT(59)</a>
<a name="145"><span class="lineNum">     145 </span>            : #define SPR_TFMR_TFMR_CORRUPT           PPC_BIT(60)</a>
<a name="146"><span class="lineNum">     146 </span>            : #define SPR_TFMR_PURR_OVERFLOW          PPC_BIT(61)</a>
<a name="147"><span class="lineNum">     147 </span>            : #define SPR_TFMR_SPURR_OVERFLOW         PPC_BIT(62)</a>
<a name="148"><span class="lineNum">     148 </span>            : </a>
<a name="149"><span class="lineNum">     149 </span>            : /* Bits in HMER/HMEER */</a>
<a name="150"><span class="lineNum">     150 </span>            : #define SPR_HMER_MALFUNCTION_ALERT      PPC_BIT(0)</a>
<a name="151"><span class="lineNum">     151 </span>            : #define SPR_HMER_PROC_RECV_DONE         PPC_BIT(2)</a>
<a name="152"><span class="lineNum">     152 </span>            : #define SPR_HMER_PROC_RECV_ERROR_MASKED PPC_BIT(3)</a>
<a name="153"><span class="lineNum">     153 </span>            : #define SPR_HMER_TFAC_ERROR             PPC_BIT(4)</a>
<a name="154"><span class="lineNum">     154 </span>            : #define SPR_HMER_TFMR_PARITY_ERROR      PPC_BIT(5)</a>
<a name="155"><span class="lineNum">     155 </span>            : #define SPR_HMER_XSCOM_FAIL             PPC_BIT(8)</a>
<a name="156"><span class="lineNum">     156 </span>            : #define SPR_HMER_XSCOM_DONE             PPC_BIT(9)</a>
<a name="157"><span class="lineNum">     157 </span>            : #define SPR_HMER_PROC_RECV_AGAIN        PPC_BIT(11)</a>
<a name="158"><span class="lineNum">     158 </span>            : #define SPR_HMER_WARN_RISE              PPC_BIT(14)</a>
<a name="159"><span class="lineNum">     159 </span>            : #define SPR_HMER_WARN_FALL              PPC_BIT(15)</a>
<a name="160"><span class="lineNum">     160 </span>            : #define SPR_HMER_SCOM_FIR_HMI           PPC_BIT(16)</a>
<a name="161"><span class="lineNum">     161 </span>            : #define SPR_HMER_TRIG_FIR_HMI           PPC_BIT(17)</a>
<a name="162"><span class="lineNum">     162 </span>            : #define SPR_HMER_HYP_RESOURCE_ERR       PPC_BIT(20)</a>
<a name="163"><span class="lineNum">     163 </span>            : #define SPR_HMER_XSCOM_STATUS           PPC_BITMASK(21,23)</a>
<a name="164"><span class="lineNum">     164 </span>            : </a>
<a name="165"><span class="lineNum">     165 </span>            : /*</a>
<a name="166"><span class="lineNum">     166 </span>            :  * HMEER: initial bits for HMI interrupt enable mask.</a>
<a name="167"><span class="lineNum">     167 </span>            :  * Per Dave Larson, never enable 8,9,21-23</a>
<a name="168"><span class="lineNum">     168 </span>            :  */</a>
<a name="169"><span class="lineNum">     169 </span>            : #define SPR_HMEER_HMI_ENABLE_MASK       (SPR_HMER_MALFUNCTION_ALERT |\</a>
<a name="170"><span class="lineNum">     170 </span>            :                                          SPR_HMER_HYP_RESOURCE_ERR |\</a>
<a name="171"><span class="lineNum">     171 </span>            :                                          SPR_HMER_PROC_RECV_DONE |\</a>
<a name="172"><span class="lineNum">     172 </span>            :                                          SPR_HMER_PROC_RECV_ERROR_MASKED |\</a>
<a name="173"><span class="lineNum">     173 </span>            :                                          SPR_HMER_TFAC_ERROR |\</a>
<a name="174"><span class="lineNum">     174 </span>            :                                          SPR_HMER_TFMR_PARITY_ERROR |\</a>
<a name="175"><span class="lineNum">     175 </span>            :                                          SPR_HMER_PROC_RECV_AGAIN)</a>
<a name="176"><span class="lineNum">     176 </span>            : </a>
<a name="177"><span class="lineNum">     177 </span>            : /* Bits in HID0 */</a>
<a name="178"><span class="lineNum">     178 </span>            : #define SPR_HID0_POWER8_4LPARMODE       PPC_BIT(2)</a>
<a name="179"><span class="lineNum">     179 </span>            : #define SPR_HID0_POWER8_2LPARMODE       PPC_BIT(6)</a>
<a name="180"><span class="lineNum">     180 </span>            : #define SPR_HID0_POWER8_DYNLPARDIS      PPC_BIT(15)</a>
<a name="181"><span class="lineNum">     181 </span>            : #define SPR_HID0_POWER8_HILE            PPC_BIT(19)</a>
<a name="182"><span class="lineNum">     182 </span>            : #define SPR_HID0_POWER9_HILE            PPC_BIT(4)</a>
<a name="183"><span class="lineNum">     183 </span>            : #define SPR_HID0_POWER8_ENABLE_ATTN     PPC_BIT(31)</a>
<a name="184"><span class="lineNum">     184 </span>            : #define SPR_HID0_POWER9_ENABLE_ATTN     (PPC_BIT(2) | PPC_BIT(3))</a>
<a name="185"><span class="lineNum">     185 </span>            : #define SPR_HID0_POWER9_RADIX           PPC_BIT(8)</a>
<a name="186"><span class="lineNum">     186 </span>            : </a>
<a name="187"><span class="lineNum">     187 </span>            : /* PVR bits */</a>
<a name="188"><span class="lineNum">     188 </span>            : #define SPR_PVR_TYPE                    0xffff0000</a>
<a name="189"><span class="lineNum">     189 </span>            : #define SPR_PVR_VERS_MAJ                0x00000f00</a>
<a name="190"><span class="lineNum">     190 </span>            : #define SPR_PVR_VERS_MIN                0x000000ff</a>
<a name="191"><span class="lineNum">     191 </span>            : </a>
<a name="192"><span class="lineNum">     192 </span>            : #define PVR_TYPE(_pvr)          GETFIELD(SPR_PVR_TYPE, _pvr)</a>
<a name="193"><span class="lineNum">     193 </span>            : #define PVR_VERS_MAJ(_pvr)      GETFIELD(SPR_PVR_VERS_MAJ, _pvr)</a>
<a name="194"><span class="lineNum">     194 </span>            : #define PVR_VERS_MIN(_pvr)      GETFIELD(SPR_PVR_VERS_MIN, _pvr)</a>
<a name="195"><span class="lineNum">     195 </span>            : </a>
<a name="196"><span class="lineNum">     196 </span>            : /* PVR definitions */</a>
<a name="197"><span class="lineNum">     197 </span>            : #define PVR_TYPE_P8E    0x004b /* Murano */</a>
<a name="198"><span class="lineNum">     198 </span>            : #define PVR_TYPE_P8     0x004d /* Venice */</a>
<a name="199"><span class="lineNum">     199 </span>            : #define PVR_TYPE_P8NVL  0x004c /* Naples */</a>
<a name="200"><span class="lineNum">     200 </span>            : #define PVR_TYPE_P9     0x004e</a>
<a name="201"><span class="lineNum">     201 </span>            : #define PVR_TYPE_P9P    0x004f /* Axone */</a>
<a name="202"><span class="lineNum">     202 </span>            : </a>
<a name="203"><span class="lineNum">     203 </span>            : #ifdef __ASSEMBLY__</a>
<a name="204"><span class="lineNum">     204 </span>            : </a>
<a name="205"><span class="lineNum">     205 </span>            : /* Thread priority control opcodes */</a>
<a name="206"><span class="lineNum">     206 </span>            : #define smt_low         or 1,1,1</a>
<a name="207"><span class="lineNum">     207 </span>            : #define smt_medium      or 2,2,2</a>
<a name="208"><span class="lineNum">     208 </span>            : #define smt_high        or 3,3,3</a>
<a name="209"><span class="lineNum">     209 </span>            : #define smt_medium_high or 5,5,5</a>
<a name="210"><span class="lineNum">     210 </span>            : #define smt_medium_low  or 6,6,6</a>
<a name="211"><span class="lineNum">     211 </span>            : #define smt_extra_high  or 7,7,7</a>
<a name="212"><span class="lineNum">     212 </span>            : #define smt_very_low    or 31,31,31</a>
<a name="213"><span class="lineNum">     213 </span>            : #define smt_lowest      smt_low ; smt_very_low</a>
<a name="214"><span class="lineNum">     214 </span>            : </a>
<a name="215"><span class="lineNum">     215 </span>            : #else /* __ASSEMBLY__ */</a>
<a name="216"><span class="lineNum">     216 </span>            : </a>
<a name="217"><span class="lineNum">     217 </span>            : #include &lt;ccan/str/str.h&gt;</a>
<a name="218"><span class="lineNum">     218 </span>            : #include &lt;compiler.h&gt;</a>
<a name="219"><span class="lineNum">     219 </span>            : #include &lt;stdbool.h&gt;</a>
<a name="220"><span class="lineNum">     220 </span>            : #include &lt;stdint.h&gt;</a>
<a name="221"><span class="lineNum">     221 </span>            : </a>
<a name="222"><span class="lineNum">     222 </span>            : #define RB(b)           (((b) &amp; 0x1f) &lt;&lt; 11)</a>
<a name="223"><span class="lineNum">     223 </span>            : #define MSGSND(b)       stringify(.long 0x7c00019c | RB(b))</a>
<a name="224"><span class="lineNum">     224 </span>            : #define MSGCLR(b)       stringify(.long 0x7c0001dc | RB(b))</a>
<a name="225"><span class="lineNum">     225 </span>            : #define MSGSYNC         stringify(.long 0x7c0006ec)</a>
<a name="226"><span class="lineNum">     226 </span>            : </a>
<a name="227"><span class="lineNum">     227 </span><span class="lineCov">          2 : static inline bool is_power9n(uint32_t version)</span></a>
<a name="228"><span class="lineNum">     228 </span>            : {</a>
<a name="229"><span class="lineNum">     229 </span><span class="lineCov">          2 :         if (PVR_TYPE(version) != PVR_TYPE_P9)</span></a>
<a name="230"><span class="lineNum">     230 </span>            :                 return false;</a>
<a name="231"><span class="lineNum">     231 </span>            :         /*</a>
<a name="232"><span class="lineNum">     232 </span>            :          * Bit 13 tells us:</a>
<a name="233"><span class="lineNum">     233 </span>            :          *   0 = Scale out (aka Nimbus)</a>
<a name="234"><span class="lineNum">     234 </span>            :          *   1 = Scale up  (aka Cumulus)</a>
<a name="235"><span class="lineNum">     235 </span>            :          */</a>
<a name="236"><span class="lineNum">     236 </span><span class="lineCov">          2 :         if ((version &gt;&gt; 13) &amp; 1)</span></a>
<a name="237"><span class="lineNum">     237 </span><span class="lineNoCov">          0 :                 return false;</span></a>
<a name="238"><span class="lineNum">     238 </span>            :         return true;</a>
<a name="239"><span class="lineNum">     239 </span>            : }</a>
<a name="240"><span class="lineNum">     240 </span>            : </a>
<a name="241"><span class="lineNum">     241 </span>            : #ifndef __TEST__</a>
<a name="242"><span class="lineNum">     242 </span>            : </a>
<a name="243"><span class="lineNum">     243 </span>            : /*</a>
<a name="244"><span class="lineNum">     244 </span>            :  * SMT priority</a>
<a name="245"><span class="lineNum">     245 </span>            :  */</a>
<a name="246"><span class="lineNum">     246 </span>            : </a>
<a name="247"><span class="lineNum">     247 </span><span class="lineCov">          4 : static inline void smt_low(void)        { asm volatile(&quot;or 1,1,1&quot;);   }</span></a>
<a name="248"><span class="lineNum">     248 </span><span class="lineCov">          5 : static inline void smt_medium(void)     { asm volatile(&quot;or 2,2,2&quot;);   }</span></a>
<a name="249"><span class="lineNum">     249 </span>            : static inline void smt_high(void)       { asm volatile(&quot;or 3,3,3&quot;);   }</a>
<a name="250"><span class="lineNum">     250 </span>            : static inline void smt_medium_high(void){ asm volatile(&quot;or 5,5,5&quot;);   }</a>
<a name="251"><span class="lineNum">     251 </span>            : static inline void smt_medium_low(void) { asm volatile(&quot;or 6,6,6&quot;);   }</a>
<a name="252"><span class="lineNum">     252 </span>            : static inline void smt_extra_high(void) { asm volatile(&quot;or 7,7,7&quot;);   }</a>
<a name="253"><span class="lineNum">     253 </span><span class="lineCov">          4 : static inline void smt_very_low(void)   { asm volatile(&quot;or 31,31,31&quot;);        }</span></a>
<a name="254"><span class="lineNum">     254 </span><span class="lineCov">          4 : static inline void smt_lowest(void)     { smt_low(); smt_very_low();    }</span></a>
<a name="255"><span class="lineNum">     255 </span>            : </a>
<a name="256"><span class="lineNum">     256 </span>            : /*</a>
<a name="257"><span class="lineNum">     257 </span>            :  * SPR access functions</a>
<a name="258"><span class="lineNum">     258 </span>            :  */</a>
<a name="259"><span class="lineNum">     259 </span>            : </a>
<a name="260"><span class="lineNum">     260 </span>            : static inline unsigned long mfmsr(void)</a>
<a name="261"><span class="lineNum">     261 </span>            : {</a>
<a name="262"><span class="lineNum">     262 </span>            :         unsigned long val;</a>
<a name="263"><span class="lineNum">     263 </span>            :         </a>
<a name="264"><span class="lineNum">     264 </span>            :         asm volatile(&quot;mfmsr %0&quot; : &quot;=r&quot;(val) : : &quot;memory&quot;);</a>
<a name="265"><span class="lineNum">     265 </span>            :         return val;</a>
<a name="266"><span class="lineNum">     266 </span>            : }</a>
<a name="267"><span class="lineNum">     267 </span>            : </a>
<a name="268"><span class="lineNum">     268 </span>            : static inline void mtmsr(unsigned long val)</a>
<a name="269"><span class="lineNum">     269 </span>            : {</a>
<a name="270"><span class="lineNum">     270 </span>            :         asm volatile(&quot;mtmsr %0&quot; : : &quot;r&quot;(val) : &quot;memory&quot;);</a>
<a name="271"><span class="lineNum">     271 </span>            : }</a>
<a name="272"><span class="lineNum">     272 </span>            : </a>
<a name="273"><span class="lineNum">     273 </span><span class="lineCov">          2 : static inline void mtmsrd(unsigned long val, int l)</span></a>
<a name="274"><span class="lineNum">     274 </span>            : {</a>
<a name="275"><span class="lineNum">     275 </span><span class="lineCov">          2 :         asm volatile(&quot;mtmsrd %0,%1&quot; : : &quot;r&quot;(val), &quot;i&quot;(l) : &quot;memory&quot;);</span></a>
<a name="276"><span class="lineNum">     276 </span><span class="lineNoCov">          0 : }</span></a>
<a name="277"><span class="lineNum">     277 </span>            : </a>
<a name="278"><span class="lineNum">     278 </span>            : static inline __attribute__((always_inline))</a>
<a name="279"><span class="lineNum">     279 </span><span class="lineCov">         15 : unsigned long mfspr(const unsigned int spr)</span></a>
<a name="280"><span class="lineNum">     280 </span>            : {</a>
<a name="281"><span class="lineNum">     281 </span><span class="lineCov">         10 :         unsigned long val;</span></a>
<a name="282"><span class="lineNum">     282 </span>            : </a>
<a name="283"><span class="lineNum">     283 </span><span class="lineCov">         14 :         asm volatile(&quot;mfspr %0,%1&quot; : &quot;=r&quot;(val) : &quot;i&quot;(spr) : &quot;memory&quot;);</span></a>
<a name="284"><span class="lineNum">     284 </span><span class="lineCov">         14 :         return val;</span></a>
<a name="285"><span class="lineNum">     285 </span>            : }</a>
<a name="286"><span class="lineNum">     286 </span>            : </a>
<a name="287"><span class="lineNum">     287 </span>            : static inline __attribute__((always_inline))</a>
<a name="288"><span class="lineNum">     288 </span><span class="lineCov">          3 : void mtspr(const unsigned int spr, unsigned long val)</span></a>
<a name="289"><span class="lineNum">     289 </span>            : {</a>
<a name="290"><span class="lineNum">     290 </span><span class="lineCov">          3 :         asm volatile(&quot;mtspr %0,%1&quot; : : &quot;i&quot;(spr), &quot;r&quot;(val) : &quot;memory&quot;);</span></a>
<a name="291"><span class="lineNum">     291 </span><span class="lineNoCov">          0 : }</span></a>
<a name="292"><span class="lineNum">     292 </span>            : </a>
<a name="293"><span class="lineNum">     293 </span>            : /* Helpers for special sequences needed by some registers */</a>
<a name="294"><span class="lineNum">     294 </span>            : extern void set_hid0(unsigned long hid0);</a>
<a name="295"><span class="lineNum">     295 </span>            : extern void trigger_attn(void);</a>
<a name="296"><span class="lineNum">     296 </span>            : </a>
<a name="297"><span class="lineNum">     297 </span>            : /*</a>
<a name="298"><span class="lineNum">     298 </span>            :  * Barriers</a>
<a name="299"><span class="lineNum">     299 </span>            :  */</a>
<a name="300"><span class="lineNum">     300 </span>            : </a>
<a name="301"><span class="lineNum">     301 </span>            : static inline void eieio(void)</a>
<a name="302"><span class="lineNum">     302 </span>            : {</a>
<a name="303"><span class="lineNum">     303 </span>            :         asm volatile(&quot;eieio&quot; : : : &quot;memory&quot;);</a>
<a name="304"><span class="lineNum">     304 </span>            : }</a>
<a name="305"><span class="lineNum">     305 </span>            : </a>
<a name="306"><span class="lineNum">     306 </span><span class="lineCov">         16 : static inline void sync(void)</span></a>
<a name="307"><span class="lineNum">     307 </span>            : {</a>
<a name="308"><span class="lineNum">     308 </span><span class="lineCov">         16 :         asm volatile(&quot;sync&quot; : : : &quot;memory&quot;);</span></a>
<a name="309"><span class="lineNum">     309 </span><span class="lineNoCov">          0 : }</span></a>
<a name="310"><span class="lineNum">     310 </span>            : </a>
<a name="311"><span class="lineNum">     311 </span><span class="lineCov">       7848 : static inline void lwsync(void)</span></a>
<a name="312"><span class="lineNum">     312 </span>            : {</a>
<a name="313"><span class="lineNum">     313 </span><span class="lineCov">       7848 :         asm volatile(&quot;lwsync&quot; : : : &quot;memory&quot;);</span></a>
<a name="314"><span class="lineNum">     314 </span>            : }</a>
<a name="315"><span class="lineNum">     315 </span>            : </a>
<a name="316"><span class="lineNum">     316 </span><span class="lineCov">          2 : static inline void isync(void)</span></a>
<a name="317"><span class="lineNum">     317 </span>            : {</a>
<a name="318"><span class="lineNum">     318 </span><span class="lineCov">          2 :         asm volatile(&quot;isync&quot; : : : &quot;memory&quot;);</span></a>
<a name="319"><span class="lineNum">     319 </span>            : }</a>
<a name="320"><span class="lineNum">     320 </span>            : </a>
<a name="321"><span class="lineNum">     321 </span>            : </a>
<a name="322"><span class="lineNum">     322 </span>            : /*</a>
<a name="323"><span class="lineNum">     323 </span>            :  * Cache sync</a>
<a name="324"><span class="lineNum">     324 </span>            :  */</a>
<a name="325"><span class="lineNum">     325 </span><span class="lineCov">          2 : static inline void sync_icache(void)</span></a>
<a name="326"><span class="lineNum">     326 </span>            : {</a>
<a name="327"><span class="lineNum">     327 </span><span class="lineCov">          2 :         asm volatile(&quot;sync; icbi 0,%0; sync; isync&quot; : : &quot;r&quot; (0) : &quot;memory&quot;);</span></a>
<a name="328"><span class="lineNum">     328 </span><span class="lineCov">          2 : }</span></a>
<a name="329"><span class="lineNum">     329 </span>            : </a>
<a name="330"><span class="lineNum">     330 </span>            : /*</a>
<a name="331"><span class="lineNum">     331 </span>            :  * Doorbells</a>
<a name="332"><span class="lineNum">     332 </span>            :  */</a>
<a name="333"><span class="lineNum">     333 </span>            : static inline void msgclr(void)</a>
<a name="334"><span class="lineNum">     334 </span>            : {</a>
<a name="335"><span class="lineNum">     335 </span>            :         uint64_t rb = (0x05 &lt;&lt; (63-36));</a>
<a name="336"><span class="lineNum">     336 </span>            :         asm volatile(MSGCLR(%0) : : &quot;r&quot;(rb));</a>
<a name="337"><span class="lineNum">     337 </span>            : }</a>
<a name="338"><span class="lineNum">     338 </span>            : </a>
<a name="339"><span class="lineNum">     339 </span><span class="lineNoCov">          0 : static inline void p9_dbell_receive(void)</span></a>
<a name="340"><span class="lineNum">     340 </span>            : {</a>
<a name="341"><span class="lineNum">     341 </span><span class="lineNoCov">          0 :         uint64_t rb = (0x05 &lt;&lt; (63-36));</span></a>
<a name="342"><span class="lineNum">     342 </span><span class="lineNoCov">          0 :         asm volatile(MSGCLR(%0) &quot;;&quot;</span></a>
<a name="343"><span class="lineNum">     343 </span>            :                      MSGSYNC    &quot;;&quot;</a>
<a name="344"><span class="lineNum">     344 </span>            :                      &quot;lwsync&quot;</a>
<a name="345"><span class="lineNum">     345 </span>            :                      : : &quot;r&quot;(rb));</a>
<a name="346"><span class="lineNum">     346 </span><span class="lineNoCov">          0 : }</span></a>
<a name="347"><span class="lineNum">     347 </span>            : </a>
<a name="348"><span class="lineNum">     348 </span><span class="lineNoCov">          0 : static inline void p9_dbell_send(uint32_t pir)</span></a>
<a name="349"><span class="lineNum">     349 </span>            : {</a>
<a name="350"><span class="lineNum">     350 </span><span class="lineNoCov">          0 :         uint64_t rb = (0x05 &lt;&lt; (63-36)) | pir;</span></a>
<a name="351"><span class="lineNum">     351 </span><span class="lineNoCov">          0 :         asm volatile(&quot;sync ;&quot;</span></a>
<a name="352"><span class="lineNum">     352 </span>            :                      MSGSND(%0)</a>
<a name="353"><span class="lineNum">     353 </span>            :                      : : &quot;r&quot;(rb));</a>
<a name="354"><span class="lineNum">     354 </span><span class="lineNoCov">          0 : }</span></a>
<a name="355"><span class="lineNum">     355 </span>            : </a>
<a name="356"><span class="lineNum">     356 </span>            : /*</a>
<a name="357"><span class="lineNum">     357 </span>            :  * Byteswap load/stores</a>
<a name="358"><span class="lineNum">     358 </span>            :  */</a>
<a name="359"><span class="lineNum">     359 </span>            : </a>
<a name="360"><span class="lineNum">     360 </span>            : static inline uint16_t ld_le16(const uint16_t *addr)</a>
<a name="361"><span class="lineNum">     361 </span>            : {</a>
<a name="362"><span class="lineNum">     362 </span>            :         uint16_t val;</a>
<a name="363"><span class="lineNum">     363 </span>            :         asm volatile(&quot;lhbrx %0,0,%1&quot; : &quot;=r&quot;(val) : &quot;r&quot;(addr), &quot;m&quot;(*addr));</a>
<a name="364"><span class="lineNum">     364 </span>            :         return val;</a>
<a name="365"><span class="lineNum">     365 </span>            : }</a>
<a name="366"><span class="lineNum">     366 </span>            : </a>
<a name="367"><span class="lineNum">     367 </span>            : static inline uint32_t ld_le32(const uint32_t *addr)</a>
<a name="368"><span class="lineNum">     368 </span>            : {</a>
<a name="369"><span class="lineNum">     369 </span>            :         uint32_t val;</a>
<a name="370"><span class="lineNum">     370 </span>            :         asm volatile(&quot;lwbrx %0,0,%1&quot; : &quot;=r&quot;(val) : &quot;r&quot;(addr), &quot;m&quot;(*addr));</a>
<a name="371"><span class="lineNum">     371 </span>            :         return val;</a>
<a name="372"><span class="lineNum">     372 </span>            : }</a>
<a name="373"><span class="lineNum">     373 </span>            : </a>
<a name="374"><span class="lineNum">     374 </span>            : static inline void st_le16(uint16_t *addr, uint16_t val)</a>
<a name="375"><span class="lineNum">     375 </span>            : {</a>
<a name="376"><span class="lineNum">     376 </span>            :         asm volatile(&quot;sthbrx %0,0,%1&quot; : : &quot;r&quot;(val), &quot;r&quot;(addr), &quot;m&quot;(*addr));</a>
<a name="377"><span class="lineNum">     377 </span>            : }</a>
<a name="378"><span class="lineNum">     378 </span>            : </a>
<a name="379"><span class="lineNum">     379 </span>            : static inline void st_le32(uint32_t *addr, uint32_t val)</a>
<a name="380"><span class="lineNum">     380 </span>            : {</a>
<a name="381"><span class="lineNum">     381 </span>            :         asm volatile(&quot;stwbrx %0,0,%1&quot; : : &quot;r&quot;(val), &quot;r&quot;(addr), &quot;m&quot;(*addr));</a>
<a name="382"><span class="lineNum">     382 </span>            : }</a>
<a name="383"><span class="lineNum">     383 </span>            : </a>
<a name="384"><span class="lineNum">     384 </span>            : #endif /* __TEST__ */</a>
<a name="385"><span class="lineNum">     385 </span>            : </a>
<a name="386"><span class="lineNum">     386 </span>            : #endif /* __ASSEMBLY__ */</a>
<a name="387"><span class="lineNum">     387 </span>            : </a>
<a name="388"><span class="lineNum">     388 </span>            : #endif /* __PROCESSOR_H */</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
