#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Dec 30 12:10:58 2016
# Process ID: 404
# Current directory: E:/vivadoprograms/my_ip/ip_repo/edit_PMOD_SSD_v1_0.runs/synth_1
# Command line: vivado.exe -log PMOD_SSD_v1_0.vds -mode batch -messageDb vivado.pb -notrace -source PMOD_SSD_v1_0.tcl
# Log file: E:/vivadoprograms/my_ip/ip_repo/edit_PMOD_SSD_v1_0.runs/synth_1/PMOD_SSD_v1_0.vds
# Journal file: E:/vivadoprograms/my_ip/ip_repo/edit_PMOD_SSD_v1_0.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source PMOD_SSD_v1_0.tcl -notrace
Command: synth_design -top PMOD_SSD_v1_0 -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9028 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 305.680 ; gain = 98.625
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PMOD_SSD_v1_0' [E:/vivadoprograms/my_ip/ip_repo/PMOD_SSD_1.0/hdl/PMOD_SSD_v1_0.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PMOD_SSD_v1_0_S_AXI' [E:/vivadoprograms/my_ip/ip_repo/PMOD_SSD_1.0/hdl/PMOD_SSD_v1_0_S_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [E:/vivadoprograms/my_ip/ip_repo/PMOD_SSD_1.0/hdl/PMOD_SSD_v1_0_S_AXI.v:231]
INFO: [Synth 8-226] default block is never used [E:/vivadoprograms/my_ip/ip_repo/PMOD_SSD_1.0/hdl/PMOD_SSD_v1_0_S_AXI.v:372]
INFO: [Synth 8-638] synthesizing module 'SSD_top' [E:/vivadoprograms/my_ip/ip_repo/edit_PMOD_SSD_v1_0.srcs/sources_1/imports/Desktop/SSD_top.v:1]
	Parameter T1S bound to: 29'b00111011100110101100100111111 
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivadoprograms/my_ip/ip_repo/edit_PMOD_SSD_v1_0.srcs/sources_1/imports/Desktop/SSD_top.v:59]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivadoprograms/my_ip/ip_repo/edit_PMOD_SSD_v1_0.srcs/sources_1/imports/Desktop/SSD_top.v:91]
INFO: [Synth 8-638] synthesizing module 'number_mod_module' [E:/vivadoprograms/my_ip/ip_repo/edit_PMOD_SSD_v1_0.srcs/sources_1/imports/Desktop/number_mod_module.v:1]
INFO: [Synth 8-256] done synthesizing module 'number_mod_module' (1#1) [E:/vivadoprograms/my_ip/ip_repo/edit_PMOD_SSD_v1_0.srcs/sources_1/imports/Desktop/number_mod_module.v:1]
WARNING: [Synth 8-689] width (7) of port connection 'Number_Data' does not match port width (8) of module 'number_mod_module' [E:/vivadoprograms/my_ip/ip_repo/edit_PMOD_SSD_v1_0.srcs/sources_1/imports/Desktop/SSD_top.v:112]
INFO: [Synth 8-638] synthesizing module 'SSD_encoder_module' [E:/vivadoprograms/my_ip/ip_repo/edit_PMOD_SSD_v1_0.srcs/sources_1/imports/Desktop/SSD_encoder_module.v:1]
	Parameter _0 bound to: 7'b0111111 
	Parameter _1 bound to: 7'b0000110 
	Parameter _2 bound to: 7'b1011011 
	Parameter _3 bound to: 7'b1001111 
	Parameter _4 bound to: 7'b1100110 
	Parameter _5 bound to: 7'b1101101 
	Parameter _6 bound to: 7'b1111101 
	Parameter _7 bound to: 7'b0000111 
	Parameter _8 bound to: 7'b1111111 
	Parameter _9 bound to: 7'b1101111 
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivadoprograms/my_ip/ip_repo/edit_PMOD_SSD_v1_0.srcs/sources_1/imports/Desktop/SSD_encoder_module.v:32]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivadoprograms/my_ip/ip_repo/edit_PMOD_SSD_v1_0.srcs/sources_1/imports/Desktop/SSD_encoder_module.v:58]
INFO: [Synth 8-256] done synthesizing module 'SSD_encoder_module' (2#1) [E:/vivadoprograms/my_ip/ip_repo/edit_PMOD_SSD_v1_0.srcs/sources_1/imports/Desktop/SSD_encoder_module.v:1]
INFO: [Synth 8-638] synthesizing module 'SSD_scan_module' [E:/vivadoprograms/my_ip/ip_repo/edit_PMOD_SSD_v1_0.srcs/sources_1/imports/Desktop/SSD_scan_module.v:1]
INFO: [Synth 8-638] synthesizing module 'row_scan_module' [E:/vivadoprograms/my_ip/ip_repo/edit_PMOD_SSD_v1_0.srcs/sources_1/imports/Desktop/row_scan_module.v:1]
	Parameter T2MS bound to: 22'b0100110001001011001111 
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivadoprograms/my_ip/ip_repo/edit_PMOD_SSD_v1_0.srcs/sources_1/imports/Desktop/row_scan_module.v:50]
INFO: [Synth 8-256] done synthesizing module 'row_scan_module' (3#1) [E:/vivadoprograms/my_ip/ip_repo/edit_PMOD_SSD_v1_0.srcs/sources_1/imports/Desktop/row_scan_module.v:1]
INFO: [Synth 8-638] synthesizing module 'column_scan_module' [E:/vivadoprograms/my_ip/ip_repo/edit_PMOD_SSD_v1_0.srcs/sources_1/imports/Desktop/column_scan_module.v:1]
	Parameter T2MS bound to: 22'b0100110001001011001111 
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivadoprograms/my_ip/ip_repo/edit_PMOD_SSD_v1_0.srcs/sources_1/imports/Desktop/column_scan_module.v:46]
INFO: [Synth 8-256] done synthesizing module 'column_scan_module' (4#1) [E:/vivadoprograms/my_ip/ip_repo/edit_PMOD_SSD_v1_0.srcs/sources_1/imports/Desktop/column_scan_module.v:1]
INFO: [Synth 8-256] done synthesizing module 'SSD_scan_module' (5#1) [E:/vivadoprograms/my_ip/ip_repo/edit_PMOD_SSD_v1_0.srcs/sources_1/imports/Desktop/SSD_scan_module.v:1]
WARNING: [Synth 8-5788] Register GreenTimer_reg in module SSD_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/vivadoprograms/my_ip/ip_repo/edit_PMOD_SSD_v1_0.srcs/sources_1/imports/Desktop/SSD_top.v:60]
WARNING: [Synth 8-5788] Register YellowTimer_reg in module SSD_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/vivadoprograms/my_ip/ip_repo/edit_PMOD_SSD_v1_0.srcs/sources_1/imports/Desktop/SSD_top.v:61]
WARNING: [Synth 8-5788] Register RedTimer_reg in module SSD_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/vivadoprograms/my_ip/ip_repo/edit_PMOD_SSD_v1_0.srcs/sources_1/imports/Desktop/SSD_top.v:62]
WARNING: [Synth 8-5788] Register Counter_Sec_reg in module SSD_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/vivadoprograms/my_ip/ip_repo/edit_PMOD_SSD_v1_0.srcs/sources_1/imports/Desktop/SSD_top.v:64]
INFO: [Synth 8-256] done synthesizing module 'SSD_top' (6#1) [E:/vivadoprograms/my_ip/ip_repo/edit_PMOD_SSD_v1_0.srcs/sources_1/imports/Desktop/SSD_top.v:1]
INFO: [Synth 8-256] done synthesizing module 'PMOD_SSD_v1_0_S_AXI' (7#1) [E:/vivadoprograms/my_ip/ip_repo/PMOD_SSD_1.0/hdl/PMOD_SSD_v1_0_S_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'PMOD_SSD_v1_0' (8#1) [E:/vivadoprograms/my_ip/ip_repo/PMOD_SSD_1.0/hdl/PMOD_SSD_v1_0.v:4]
WARNING: [Synth 8-3331] design PMOD_SSD_v1_0_S_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design PMOD_SSD_v1_0_S_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design PMOD_SSD_v1_0_S_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design PMOD_SSD_v1_0_S_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design PMOD_SSD_v1_0_S_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design PMOD_SSD_v1_0_S_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 341.898 ; gain = 134.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 341.898 ; gain = 134.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 341.898 ; gain = 134.844
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 379.137 ; gain = 172.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 7     
	               29 Bit    Registers := 1     
	               22 Bit    Registers := 2     
	                7 Bit    Registers := 7     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 2     
	  11 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 12    
	   4 Input      7 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module number_mod_module 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module SSD_encoder_module 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 2     
+---Muxes : 
	  11 Input      7 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 2     
Module row_scan_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module column_scan_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SSD_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	                7 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 7     
	   2 Input      7 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module PMOD_SSD_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 442.383 ; gain = 235.328
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design PMOD_SSD_v1_0 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design PMOD_SSD_v1_0 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design PMOD_SSD_v1_0 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design PMOD_SSD_v1_0 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design PMOD_SSD_v1_0 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design PMOD_SSD_v1_0 has unconnected port s_axi_arprot[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 447.820 ; gain = 240.766
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 447.820 ; gain = 240.766

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'PMOD_SSD_v1_0_S_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'PMOD_SSD_v1_0_S_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PMOD_SSD_v1_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'PMOD_SSD_v1_0_S_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'PMOD_SSD_v1_0_S_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PMOD_SSD_v1_0_S_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/axi_bresp_reg[0]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/axi_rresp_reg[0]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rTen_reg[31]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rTen_reg[30]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rTen_reg[29]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rTen_reg[28]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rTen_reg[27]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rTen_reg[26]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rTen_reg[25]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rTen_reg[24]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rTen_reg[23]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rTen_reg[22]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rTen_reg[21]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rTen_reg[20]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rTen_reg[19]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rTen_reg[18]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rTen_reg[17]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rTen_reg[16]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rTen_reg[15]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rTen_reg[14]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rTen_reg[13]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rTen_reg[12]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rTen_reg[11]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rTen_reg[10]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rTen_reg[9]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rTen_reg[8]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rTen_reg[7]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rTen_reg[6]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rTen_reg[5]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rTen_reg[4]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rOne_reg[31]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rOne_reg[30]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rOne_reg[29]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rOne_reg[28]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rOne_reg[27]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rOne_reg[26]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rOne_reg[25]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rOne_reg[24]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rOne_reg[23]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rOne_reg[22]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rOne_reg[21]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rOne_reg[20]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rOne_reg[19]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rOne_reg[18]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rOne_reg[17]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rOne_reg[16]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rOne_reg[15]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rOne_reg[14]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rOne_reg[13]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rOne_reg[12]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rOne_reg[11]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rOne_reg[10]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rOne_reg[9]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rOne_reg[8]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rOne_reg[7]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rOne_reg[6]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rOne_reg[5]) is unused and will be removed from module PMOD_SSD_v1_0.
WARNING: [Synth 8-3332] Sequential element (PMOD_SSD_v1_0_S_AXI_inst/top/mod/rOne_reg[4]) is unused and will be removed from module PMOD_SSD_v1_0.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 472.461 ; gain = 265.406
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 472.461 ; gain = 265.406

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 472.461 ; gain = 265.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 473.191 ; gain = 266.137
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 473.191 ; gain = 266.137

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 473.191 ; gain = 266.137
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 473.191 ; gain = 266.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 473.191 ; gain = 266.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 473.191 ; gain = 266.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 473.191 ; gain = 266.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 473.191 ; gain = 266.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 473.191 ; gain = 266.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    19|
|3     |LUT1   |    76|
|4     |LUT2   |    74|
|5     |LUT3   |    51|
|6     |LUT4   |    96|
|7     |LUT5   |    10|
|8     |LUT6   |    79|
|9     |FDCE   |   138|
|10    |FDPE   |    29|
|11    |FDRE   |   169|
|12    |LDC    |    28|
|13    |IBUF   |    49|
|14    |OBUF   |    52|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------+--------------------+------+
|      |Instance                   |Module              |Cells |
+------+---------------------------+--------------------+------+
|1     |top                        |                    |   872|
|2     |  PMOD_SSD_v1_0_S_AXI_inst |PMOD_SSD_v1_0_S_AXI |   769|
|3     |    top                    |SSD_top             |   544|
|4     |      encoder              |SSD_encoder_module  |    37|
|5     |      mod                  |number_mod_module   |    22|
|6     |      scan                 |SSD_scan_module     |   171|
|7     |        col_scan           |column_scan_module  |    83|
|8     |        row_scan           |row_scan_module     |    88|
+------+---------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 473.191 ; gain = 266.137
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 81 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 473.191 ; gain = 244.520
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 473.191 ; gain = 266.137
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  LDC => LDCE: 28 instances

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 81 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 549.199 ; gain = 322.766
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 549.199 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec 30 12:11:19 2016...
