$date
	Sat Aug 13 16:21:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 1 ! write_en $end
$var wire 1 " sel_data $end
$var wire 1 # alu_op $end
$var wire 2 $ SEL_W [1:0] $end
$var wire 2 % SEL_B [1:0] $end
$var wire 2 & SEL_A [1:0] $end
$var wire 4 ' IMM [3:0] $end
$var reg 9 ( INS [8:0] $end
$scope module my_ins_dec $end
$var wire 9 ) INS [8:0] $end
$var wire 1 # alu_op $end
$var wire 1 " sel_data $end
$var wire 1 * w0 $end
$var wire 1 ! write_en $end
$var wire 2 + SEL_W [1:0] $end
$var wire 2 , SEL_B [1:0] $end
$var wire 2 - SEL_A [1:0] $end
$var wire 4 . IMM [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx .
bx -
bx ,
bx +
x*
b1 )
b1 (
bx '
bx &
bx %
bx $
x#
x"
x!
$end
#1
0"
0#
b0 &
b0 -
b1 %
b1 ,
b0 $
b0 +
b1 '
b1 .
#3
0*
#4
1!
b10 (
b10 )
#5
b10 %
b10 ,
b10 '
b10 .
#8
b100 (
b100 )
#9
b1 &
b1 -
b0 %
b0 ,
b100 '
b100 .
#12
b1000 (
b1000 )
#13
b10 &
b10 -
b1000 '
b1000 .
#16
b10000 (
b10000 )
#17
b0 &
b0 -
b1 $
b1 +
b0 '
b0 .
#20
b100000 (
b100000 )
#21
b10 $
b10 +
#24
b1000000 (
b1000000 )
#25
1#
b0 $
b0 +
#28
b10000000 (
b10000000 )
#29
1"
0#
#32
b100000000 (
b100000000 )
#33
0"
#36
b0 (
b0 )
#40
b111111111 (
b111111111 )
#41
1"
1#
b11 &
b11 -
b11 %
b11 ,
b11 $
b11 +
b1111 '
b1111 .
#43
1*
#44
0!
