ğŸ’—ğŸ€ FPGA Snake Game â€“ Basys 3 Edition ğŸ€ğŸ’—
<div align="center"> <p style="font-size: 18px;"> A super-cute, hardware-powered Snake Game built with love (and Verilog ğŸ’…). Play your fav retro game on a real FPGA â€” complete with VGA output & adorable pastel aesthetics! </p> <img src="YOUR_IMAGE_LINK_HERE" width="600" style="border-radius: 20px; margin-top: 10px;"/> </div>
ğŸŒ¸âœ¨ Features âœ¨ğŸŒ¸
<div style="background: #ffe6f3; padding: 15px; border-radius: 15px; border: 2px solid #ffb6d9;">

ğŸ’• Full hardware implementation â€” no CPU, only pure logic magic

ğŸŒˆ 640Ã—480 VGA output with smooth + cute visuals

ğŸ Snake movement, growth & collision logic

ğŸ¬ Random food generator using LFSR

âœ¨ Modular Verilog design (clean & aesthetic)

ğŸ® Push-button controls on the Basys 3

ğŸ’— Totally kawaii retro gaming vibe

</div>
ğŸ’ Project Structure ğŸ’
ğŸ“ vga_controller.v      â†’ Handles VGA timing (the screen queen ğŸ‘‘)
ğŸ“ snake_logic.v         â†’ Core snake movement + collisions ğŸâœ¨
ğŸ“ lfsr_random.v         â†’ Generates cute random food ğŸ¬
ğŸ“ input_controller.v    â†’ Button debouncing ğŸ’…
ğŸ“ score_count.v         â†’ Score logic ğŸŒ¸
ğŸ“ seg_7_disp.v          â†’ 7-segment display driver ğŸ”¢ğŸ’—
ğŸ“ top.v / topwrapper.v  â†’ Everything comes together ğŸ’

ğŸŒˆğŸ’— Module Hierarchy (Golden Layout) ğŸ’—ğŸŒˆ
topwrapper.v   ğŸŒ¸
â”‚
â”œâ”€â”€ u_master_sm      â†’ Master State Machine ğŸ’
â”œâ”€â”€ u_nav_sm         â†’ Navigation State Machine ğŸ€
â”œâ”€â”€ u_snake_control  â†’ Snake Control Logic ğŸâœ¨
â”œâ”€â”€ u_score_count    â†’ Score Counter ğŸ’—
â”œâ”€â”€ u_target_rdm_gen â†’ Random Target Generator ğŸ¬
â”œâ”€â”€ u_seg_7_disp     â†’ 7-Segment Display Driver ğŸ”¢ğŸ’¡
â””â”€â”€ u_vga_controller â†’ VGA Controller ğŸ®ğŸŒˆ

<div align="center"> <p style="font-style: italic; color:#d47ca6;"> Your full architecture â€” clean, modular, and adorable âœ¨ </p> </div>
ğŸ® How to Play ğŸ®
<div style="background: #fff0f7; padding: 15px; border-radius: 12px; border: 2px solid #ffb6d9; width: 70%; margin: auto;">

â¬†ï¸ BTNU â€“ Up

â¬‡ï¸ BTND â€“ Down

â¬…ï¸ BTNL â€“ Left

â¡ï¸ BTNR â€“ Right

Eat the food, grow longer, avoid crashing â€” and slay the FPGA world ğŸ’–ğŸâœ¨

</div>
ğŸŒ· Setup Instructions ğŸŒ·

Open project in Vivado

Click Synthesize âœ¨

Generate the bitstream ğŸ’

Program the Basys 3 board ğŸŒ¸

Connect a VGA monitor ğŸ’—

ğŸ§ Final Notes ğŸ§

This project is perfect for learning:

FPGA design fundamentals

VGA timing + sync signals

Modular hardware design

Digital logic

How to make engineering âœ¨aestheticâœ¨
