DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "work"
unitName "ipbus"
)
(DmPackageRef
library "work"
unitName "emac_hostbus_decl"
)
(DmPackageRef
library "work"
unitName "fmcTLU"
)
(DmPackageRef
library "unisim"
unitName "vcomponents"
)
]
instances [
(Instance
name "I2"
duLibraryName "work"
duName "eventFormatter"
elements [
(GiElement
name "EVENT_DATA_WIDTH"
type "positive"
value "g_EVENT_DATA_WIDTH"
)
(GiElement
name "IPBUS_WIDTH"
type "positive"
value "g_IPBUS_WIDTH"
)
(GiElement
name "NUM_TRIG_INPUTS"
type "positive"
value "g_NUM_TRIG_INPUTS"
)
]
mwi 0
uid 3597,0
)
(Instance
name "I4"
duLibraryName "work"
duName "IPBusInterface"
elements [
(GiElement
name "NUM_EXT_SLAVES"
type "positive"
value "g_NUM_EXT_SLAVES"
)
]
mwi 0
uid 4555,0
)
(Instance
name "I8"
duLibraryName "moduleware"
duName "sor"
elements [
]
mwi 1
uid 4949,0
)
(Instance
name "I1"
duLibraryName "work"
duName "triggerInputs"
elements [
(GiElement
name "g_NUM_INPUTS"
type "natural"
value "g_NUM_TRIG_INPUTS"
)
]
mwi 0
uid 6101,0
)
(Instance
name "I6"
duLibraryName "work"
duName "logic_clocks"
elements [
]
mwi 0
uid 6598,0
)
(Instance
name "I3"
duLibraryName "WORK"
duName "trigger_logic"
elements [
(GiElement
name "g_NUM_INPUTS"
type "positive"
value "g_NUM_TRIG_INPUTS"
)
]
mwi 0
uid 6656,0
)
(Instance
name "I0"
duLibraryName "work"
duName "DUTInterfaces"
elements [
(GiElement
name "g_NUM_DUTS"
type "positive"
value "g_NUM_DUTS"
)
(GiElement
name "g_IPBUS_WIDTH"
type "positive"
value "g_IPBUS_WIDTH"
)
]
mwi 0
uid 6898,0
)
(Instance
name "I5"
duLibraryName "work"
duName "eventBuffer"
elements [
(GiElement
name "g_EVENT_DATA_WIDTH"
type "positive"
value "g_EVENT_DATA_WIDTH"
)
(GiElement
name "g_IPBUS_WIDTH"
type "positive"
value "g_IPBUS_WIDTH"
)
]
mwi 0
uid 7089,0
)
]
libraryRefs [
"ieee"
"work"
"unisim"
]
)
version "30.1"
appVersion "2010.3 (Build 21)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/projects/HEP_Instrumentation/cad/designs/fmc-mtlu/trunk/firmware/hdl_designer/fmc_mTLU/fmc_mTLU_lib/hdl"
)
(vvPair
variable "HDSDir"
value "/projects/HEP_Instrumentation/cad/designs/fmc-mtlu/trunk/firmware/hdl_designer/fmc_mTLU/fmc_mTLU_lib/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/projects/HEP_Instrumentation/cad/designs/fmc-mtlu/trunk/firmware/hdl_designer/fmc_mTLU/fmc_mTLU_lib/hds/top_extphy/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/projects/HEP_Instrumentation/cad/designs/fmc-mtlu/trunk/firmware/hdl_designer/fmc_mTLU/fmc_mTLU_lib/hds/top_extphy/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/projects/HEP_Instrumentation/cad/designs/fmc-mtlu/trunk/firmware/hdl_designer/fmc_mTLU/fmc_mTLU_lib/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/projects/HEP_Instrumentation/cad/designs/fmc-mtlu/trunk/firmware/hdl_designer/fmc_mTLU/fmc_mTLU_lib/hds/top_extphy"
)
(vvPair
variable "d_logical"
value "/projects/HEP_Instrumentation/cad/designs/fmc-mtlu/trunk/firmware/hdl_designer/fmc_mTLU/fmc_mTLU_lib/hds/top_extphy"
)
(vvPair
variable "date"
value "11/30/12"
)
(vvPair
variable "day"
value "Fri"
)
(vvPair
variable "day_long"
value "Friday"
)
(vvPair
variable "dd"
value "30"
)
(vvPair
variable "entity_name"
value "top_extphy"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "users"
)
(vvPair
variable "host"
value "fortis.phy.bris.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "work"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/fmc_mTLU_lib/designcheck"
)
(vvPair
variable "library_downstream_ISEPARInvoke"
value "$HDS_PROJECT_DIR/fmc_mTLU_lib/ise"
)
(vvPair
variable "library_downstream_ImpactInvoke"
value "$HDS_PROJECT_DIR/fmc_mTLU_lib/ise"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/fmc_mTLU_lib/work"
)
(vvPair
variable "library_downstream_XSTDataPrep"
value "$HDS_PROJECT_DIR/fmc_mTLU_lib/ise"
)
(vvPair
variable "mm"
value "11"
)
(vvPair
variable "module_name"
value "top_extphy"
)
(vvPair
variable "month"
value "Nov"
)
(vvPair
variable "month_long"
value "November"
)
(vvPair
variable "p"
value "/projects/HEP_Instrumentation/cad/designs/fmc-mtlu/trunk/firmware/hdl_designer/fmc_mTLU/fmc_mTLU_lib/hds/top_extphy/struct.bd"
)
(vvPair
variable "p_logical"
value "/projects/HEP_Instrumentation/cad/designs/fmc-mtlu/trunk/firmware/hdl_designer/fmc_mTLU/fmc_mTLU_lib/hds/top_extphy/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "fmc_mTLU"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "/opt/CAD/Mentor/LeonardoSpectrum_2008a/bin"
)
(vvPair
variable "task_ModelSimPath"
value "/opt/CAD/Mentor/Modelsim/6.4a/modeltech/bin"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "/opt/CAD/Mentor/Precis_Synth_2009a_update2/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "/opt/CAD/Mentor/HDS2008.1b/questasim/bin"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "16:12:55"
)
(vvPair
variable "unit"
value "top_extphy"
)
(vvPair
variable "user"
value "phdgc"
)
(vvPair
variable "version"
value "2010.3 (Build 21)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2012"
)
(vvPair
variable "yy"
value "12"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 356,0
optionalChildren [
*1 (PortIoIn
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "0,111625,1500,112375"
)
(Line
uid 26,0
sl 0
ro 270
xt "1500,112000,2000,112000"
pts [
"1500,112000"
"2000,112000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
font "courier,8,0"
)
xt "-8000,111550,-1000,112450"
st "cfd_discr_p_i"
ju 2
blo "-1000,112250"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 35,0
decl (Decl
n "cfd_discr_p_i"
t "std_logic_vector"
b "(g_NUM_TRIG_INPUTS-1 DOWNTO 0)"
o 4
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
font "courier,8,0"
)
xt "19000,6400,53500,7300"
st "cfd_discr_p_i       : std_logic_vector(g_NUM_TRIG_INPUTS-1 DOWNTO 0)"
)
)
*3 (PortIoOut
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53,0
sl 0
ro 270
xt "145500,14625,147000,15375"
)
(Line
uid 54,0
sl 0
ro 270
xt "145000,15000,145500,15000"
pts [
"145000,15000"
"145500,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56,0
va (VaSet
font "courier,8,0"
)
xt "148000,14550,155500,15450"
st "gmii_gtx_clk_o"
blo "148000,15250"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 63,0
decl (Decl
n "gmii_gtx_clk_o"
t "std_logic"
o 16
suid 4,0
)
declText (MLText
uid 64,0
va (VaSet
font "courier,8,0"
)
xt "19000,17200,35000,18100"
st "gmii_gtx_clk_o      : std_logic"
)
)
*5 (PortIoIn
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 270
xt "88000,6625,89500,7375"
)
(Line
uid 68,0
sl 0
ro 270
xt "89500,7000,90000,7000"
pts [
"89500,7000"
"90000,7000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
font "courier,8,0"
)
xt "80000,6550,87000,7450"
st "gmii_rx_clk_i"
ju 2
blo "87000,7250"
tm "WireNameMgr"
)
)
)
*6 (Net
uid 77,0
decl (Decl
n "gmii_rx_clk_i"
t "std_logic"
o 8
suid 5,0
)
declText (MLText
uid 78,0
va (VaSet
font "courier,8,0"
)
xt "19000,10000,35000,10900"
st "gmii_rx_clk_i       : std_logic"
)
)
*7 (PortIoIn
uid 79,0
shape (CompositeShape
uid 80,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81,0
sl 0
ro 270
xt "88000,9625,89500,10375"
)
(Line
uid 82,0
sl 0
ro 270
xt "89500,10000,90000,10000"
pts [
"89500,10000"
"90000,10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 83,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84,0
va (VaSet
font "courier,8,0"
)
xt "80500,9550,87000,10450"
st "gmii_rx_dv_i"
ju 2
blo "87000,10250"
tm "WireNameMgr"
)
)
)
*8 (Net
uid 91,0
decl (Decl
n "gmii_rx_dv_i"
t "std_logic"
o 9
suid 6,0
)
declText (MLText
uid 92,0
va (VaSet
font "courier,8,0"
)
xt "19000,10900,35000,11800"
st "gmii_rx_dv_i        : std_logic"
)
)
*9 (PortIoIn
uid 93,0
shape (CompositeShape
uid 94,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 95,0
sl 0
ro 270
xt "88000,12625,89500,13375"
)
(Line
uid 96,0
sl 0
ro 270
xt "89500,13000,90000,13000"
pts [
"89500,13000"
"90000,13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 97,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 98,0
va (VaSet
font "courier,8,0"
)
xt "80500,12550,87000,13450"
st "gmii_rx_er_i"
ju 2
blo "87000,13250"
tm "WireNameMgr"
)
)
)
*10 (Net
uid 105,0
decl (Decl
n "gmii_rx_er_i"
t "std_logic"
o 10
suid 7,0
)
declText (MLText
uid 106,0
va (VaSet
font "courier,8,0"
)
xt "19000,11800,35000,12700"
st "gmii_rx_er_i        : std_logic"
)
)
*11 (PortIoIn
uid 107,0
shape (CompositeShape
uid 108,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 109,0
sl 0
ro 270
xt "88000,15625,89500,16375"
)
(Line
uid 110,0
sl 0
ro 270
xt "89500,16000,90000,16000"
pts [
"89500,16000"
"90000,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 111,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 112,0
va (VaSet
font "courier,8,0"
)
xt "81500,15550,87000,16450"
st "gmii_rxd_i"
ju 2
blo "87000,16250"
tm "WireNameMgr"
)
)
)
*12 (Net
uid 119,0
decl (Decl
n "gmii_rxd_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 11
suid 8,0
)
declText (MLText
uid 120,0
va (VaSet
font "courier,8,0"
)
xt "19000,12700,44500,13600"
st "gmii_rxd_i          : std_logic_vector(7 DOWNTO 0)"
)
)
*13 (PortIoOut
uid 121,0
shape (CompositeShape
uid 122,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123,0
sl 0
ro 270
xt "145500,5625,147000,6375"
)
(Line
uid 124,0
sl 0
ro 270
xt "145000,6000,145500,6000"
pts [
"145000,6000"
"145500,6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 125,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 126,0
va (VaSet
font "courier,8,0"
)
xt "148000,5550,154500,6450"
st "gmii_tx_en_o"
blo "148000,6250"
tm "WireNameMgr"
)
)
)
*14 (Net
uid 133,0
decl (Decl
n "gmii_tx_en_o"
t "std_logic"
o 17
suid 9,0
)
declText (MLText
uid 134,0
va (VaSet
font "courier,8,0"
)
xt "19000,18100,35000,19000"
st "gmii_tx_en_o        : std_logic"
)
)
*15 (PortIoOut
uid 135,0
shape (CompositeShape
uid 136,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 137,0
sl 0
ro 270
xt "145500,7625,147000,8375"
)
(Line
uid 138,0
sl 0
ro 270
xt "145000,8000,145500,8000"
pts [
"145000,8000"
"145500,8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 139,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 140,0
va (VaSet
font "courier,8,0"
)
xt "148000,7550,154500,8450"
st "gmii_tx_er_o"
blo "148000,8250"
tm "WireNameMgr"
)
)
)
*16 (Net
uid 147,0
decl (Decl
n "gmii_tx_er_o"
t "std_logic"
o 18
suid 10,0
)
declText (MLText
uid 148,0
va (VaSet
font "courier,8,0"
)
xt "19000,19000,35000,19900"
st "gmii_tx_er_o        : std_logic"
)
)
*17 (PortIoOut
uid 149,0
shape (CompositeShape
uid 150,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 151,0
sl 0
ro 270
xt "145500,10625,147000,11375"
)
(Line
uid 152,0
sl 0
ro 270
xt "145000,11000,145500,11000"
pts [
"145000,11000"
"145500,11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 153,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 154,0
va (VaSet
font "courier,8,0"
)
xt "148000,10550,153500,11450"
st "gmii_txd_o"
blo "148000,11250"
tm "WireNameMgr"
)
)
)
*18 (Net
uid 161,0
decl (Decl
n "gmii_txd_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 19
suid 11,0
)
declText (MLText
uid 162,0
va (VaSet
font "courier,8,0"
)
xt "19000,19900,44500,20800"
st "gmii_txd_o          : std_logic_vector(7 DOWNTO 0)"
)
)
*19 (PortIoOut
uid 163,0
shape (CompositeShape
uid 164,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 165,0
sl 0
ro 270
xt "6500,23625,8000,24375"
)
(Line
uid 166,0
sl 0
ro 270
xt "6000,24000,6500,24000"
pts [
"6000,24000"
"6500,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 167,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 168,0
va (VaSet
font "courier,8,0"
)
xt "9000,23550,13500,24450"
st "i2c_scl_o"
blo "9000,24250"
tm "WireNameMgr"
)
)
)
*20 (Net
uid 175,0
decl (Decl
n "i2c_scl_o"
t "std_logic"
o 20
suid 12,0
)
declText (MLText
uid 176,0
va (VaSet
font "courier,8,0"
)
xt "19000,20800,35000,21700"
st "i2c_scl_o           : std_logic"
)
)
*21 (PortIoInOut
uid 177,0
shape (CompositeShape
uid 178,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 179,0
sl 0
ro 180
xt "-5000,25625,-3500,26375"
)
(Line
uid 180,0
sl 0
ro 180
xt "-3500,26000,-3000,26000"
pts [
"-3000,26000"
"-3500,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 181,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 182,0
va (VaSet
font "courier,8,0"
)
xt "-10500,25550,-6000,26450"
st "i2c_sda_b"
ju 2
blo "-6000,26250"
tm "WireNameMgr"
)
)
)
*22 (Net
uid 189,0
decl (Decl
n "i2c_sda_b"
t "std_logic"
o 29
suid 13,0
)
declText (MLText
uid 190,0
va (VaSet
font "courier,8,0"
)
xt "19000,28900,35000,29800"
st "i2c_sda_b           : std_logic"
)
)
*23 (PortIoOut
uid 205,0
shape (CompositeShape
uid 206,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 207,0
sl 0
ro 270
xt "145500,12625,147000,13375"
)
(Line
uid 208,0
sl 0
ro 270
xt "145000,13000,145500,13000"
pts [
"145000,13000"
"145500,13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 209,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 210,0
va (VaSet
font "courier,8,0"
)
xt "148000,12550,153500,13450"
st "phy_rstb_o"
blo "148000,13250"
tm "WireNameMgr"
)
)
)
*24 (Net
uid 217,0
decl (Decl
n "phy_rstb_o"
t "std_logic"
o 22
suid 15,0
)
declText (MLText
uid 218,0
va (VaSet
font "courier,8,0"
)
xt "19000,22600,35000,23500"
st "phy_rstb_o          : std_logic"
)
)
*25 (PortIoIn
uid 247,0
shape (CompositeShape
uid 248,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 249,0
sl 0
ro 270
xt "0,107625,1500,108375"
)
(Line
uid 250,0
sl 0
ro 270
xt "1500,108000,2000,108000"
pts [
"1500,108000"
"2000,108000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 251,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 252,0
va (VaSet
font "courier,8,0"
)
xt "-11000,107550,-1000,108450"
st "threshold_discr_p_i"
ju 2
blo "-1000,108250"
tm "WireNameMgr"
)
)
)
*26 (Net
uid 259,0
decl (Decl
n "threshold_discr_p_i"
t "std_logic_vector"
b "(g_NUM_TRIG_INPUTS-1 DOWNTO 0)"
o 15
suid 18,0
)
declText (MLText
uid 260,0
va (VaSet
font "courier,8,0"
)
xt "19000,16300,53500,17200"
st "threshold_discr_p_i : std_logic_vector(g_NUM_TRIG_INPUTS-1 DOWNTO 0)"
)
)
*27 (Grouping
uid 313,0
optionalChildren [
*28 (CommentText
uid 315,0
shape (Rectangle
uid 316,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "178000,157000,195000,158000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 317,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "178200,157050,190200,157950"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*29 (CommentText
uid 318,0
shape (Rectangle
uid 319,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "195000,153000,199000,154000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 320,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "195200,153050,199200,153950"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*30 (CommentText
uid 321,0
shape (Rectangle
uid 322,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "178000,155000,195000,156000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 323,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "178200,155050,183700,155950"
st "
top_extphy
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*31 (CommentText
uid 324,0
shape (Rectangle
uid 325,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "174000,155000,178000,156000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 326,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "174200,155050,177200,155950"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*32 (CommentText
uid 327,0
shape (Rectangle
uid 328,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "195000,154000,215000,158000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 329,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "195200,154200,208700,156900"
st "
Top level of AIDA Mini-TLU
(double-height FMC coupled
to Xilinx SP605 )

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*33 (CommentText
uid 330,0
shape (Rectangle
uid 331,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "199000,153000,215000,154000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 332,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "199200,153050,203200,153950"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*34 (CommentText
uid 333,0
shape (Rectangle
uid 334,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "174000,153000,195000,155000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 335,0
va (VaSet
fg "32768,0,0"
)
xt "177600,153000,191400,155000"
st "
University of Bristol 
High Energy Physics
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*35 (CommentText
uid 336,0
shape (Rectangle
uid 337,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "174000,156000,178000,157000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 338,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "174200,156050,176700,156950"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*36 (CommentText
uid 339,0
shape (Rectangle
uid 340,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "174000,157000,178000,158000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 341,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "174200,157050,177700,157950"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*37 (CommentText
uid 342,0
shape (Rectangle
uid 343,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "178000,156000,195000,157000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 344,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "178200,156050,189700,156950"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 314,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "174000,153000,215000,158000"
)
oxt "14000,66000,55000,71000"
)
*38 (PortIoIn
uid 745,0
shape (CompositeShape
uid 746,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 747,0
sl 0
ro 270
xt "88000,18625,89500,19375"
)
(Line
uid 748,0
sl 0
ro 270
xt "89500,19000,90000,19000"
pts [
"89500,19000"
"90000,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 749,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 750,0
va (VaSet
font "courier,8,0"
)
xt "81500,18550,87000,19450"
st "sysclk_n_i"
ju 2
blo "87000,19250"
tm "WireNameMgr"
)
)
)
*39 (PortIoIn
uid 759,0
shape (CompositeShape
uid 760,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 761,0
sl 0
ro 270
xt "88000,21625,89500,22375"
)
(Line
uid 762,0
sl 0
ro 270
xt "89500,22000,90000,22000"
pts [
"89500,22000"
"90000,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 763,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 764,0
va (VaSet
font "courier,8,0"
)
xt "81500,21550,87000,22450"
st "sysclk_p_i"
ju 2
blo "87000,22250"
tm "WireNameMgr"
)
)
)
*40 (Net
uid 1205,0
decl (Decl
n "clk_4x_logic"
t "std_logic"
eolc "! normally 160MHz"
o 32
suid 26,0
)
declText (MLText
uid 1206,0
va (VaSet
font "courier,8,0"
)
xt "19000,32500,49000,33400"
st "SIGNAL clk_4x_logic        : std_logic -- ! normally 160MHz"
)
)
*41 (Net
uid 1429,0
decl (Decl
n "ipbus_clk"
t "std_logic"
o 39
suid 39,0
)
declText (MLText
uid 1430,0
va (VaSet
font "courier,8,0"
)
xt "19000,37000,38500,37900"
st "SIGNAL ipbus_clk           : std_logic"
)
)
*42 (Net
uid 1431,0
decl (Decl
n "ipbus_reset"
t "std_logic"
o 40
suid 40,0
)
declText (MLText
uid 1432,0
va (VaSet
font "courier,8,0"
)
xt "19000,37900,38500,38800"
st "SIGNAL ipbus_reset         : std_logic"
)
)
*43 (Net
uid 1588,0
decl (Decl
n "ipbw"
t "ipb_wbus_array"
b "(g_NUM_EXT_SLAVES-1 DOWNTO 0)"
eolc "! IBus write signals"
o 41
suid 41,0
)
declText (MLText
uid 1589,0
va (VaSet
font "courier,8,0"
)
xt "19000,39700,67500,40600"
st "SIGNAL ipbw                : ipb_wbus_array(g_NUM_EXT_SLAVES-1 DOWNTO 0) -- ! IBus write signals"
)
)
*44 (Net
uid 1668,0
decl (Decl
n "ipbr"
t "ipb_rbus_array"
b "(g_NUM_EXT_SLAVES-1 DOWNTO 0)"
eolc "! IPBus read signals"
o 38
suid 42,0
)
declText (MLText
uid 1669,0
va (VaSet
font "courier,8,0"
)
xt "19000,36100,67500,37000"
st "SIGNAL ipbr                : ipb_rbus_array(g_NUM_EXT_SLAVES-1 DOWNTO 0) -- ! IPBus read signals"
)
)
*45 (Net
uid 1808,0
decl (Decl
n "overall_trigger"
t "std_logic"
eolc "goes high to load trigger data"
o 42
suid 61,0
)
declText (MLText
uid 1809,0
va (VaSet
font "courier,8,0"
)
xt "19000,40600,55500,41500"
st "SIGNAL overall_trigger     : std_logic -- goes high to load trigger data"
)
)
*46 (Net
uid 1810,0
decl (Decl
n "overall_veto"
t "std_logic"
eolc "! Halts triggers when high"
o 43
suid 62,0
)
declText (MLText
uid 1811,0
va (VaSet
font "courier,8,0"
)
xt "19000,41500,53500,42400"
st "SIGNAL overall_veto        : std_logic -- ! Halts triggers when high"
)
)
*47 (Net
uid 2117,0
lang 2
decl (Decl
n "triggers"
t "std_logic_vector"
b "(g_NUM_TRIG_INPUTS-1 DOWNTO 0)"
eolc "! High when trigger from input conector active"
o 48
suid 68,0
)
declText (MLText
uid 2118,0
va (VaSet
font "courier,8,0"
)
xt "19000,46000,82000,46900"
st "SIGNAL triggers            : std_logic_vector(g_NUM_TRIG_INPUTS-1 DOWNTO 0) -- ! High when trigger from input conector active"
)
)
*48 (Net
uid 2273,0
lang 2
decl (Decl
n "trigger_count"
t "std_logic_vector"
b "(g_IPBUS_WIDTH-1 DOWNTO 0)"
o 46
suid 77,0
)
declText (MLText
uid 2274,0
va (VaSet
font "courier,8,0"
)
xt "19000,44200,55000,45100"
st "SIGNAL trigger_count       : std_logic_vector(g_IPBUS_WIDTH-1 DOWNTO 0)"
)
)
*49 (Net
uid 2360,0
lang 2
decl (Decl
n "data_strobe"
t "std_logic"
eolc "goes high when data ready to load into event buffer"
o 34
suid 82,0
)
declText (MLText
uid 2361,0
va (VaSet
font "courier,8,0"
)
xt "19000,34300,66000,35200"
st "SIGNAL data_strobe         : std_logic -- goes high when data ready to load into event buffer"
)
)
*50 (PortIoOut
uid 2818,0
shape (CompositeShape
uid 2819,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2820,0
sl 0
ro 270
xt "5500,35625,7000,36375"
)
(Line
uid 2821,0
sl 0
ro 270
xt "5000,36000,5500,36000"
pts [
"5000,36000"
"5500,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2822,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2823,0
va (VaSet
font "courier,8,0"
)
xt "8000,35500,11000,36400"
st "leds_o"
blo "8000,36200"
tm "WireNameMgr"
)
)
)
*51 (Net
uid 2830,0
lang 2
decl (Decl
n "leds_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 21
suid 83,0
)
declText (MLText
uid 2831,0
va (VaSet
font "courier,8,0"
)
xt "19000,21700,44500,22600"
st "leds_o              : std_logic_vector(3 DOWNTO 0)"
)
)
*52 (Net
uid 3331,0
lang 2
decl (Decl
n "trigger_times"
t "t_triggerTimeArray"
b "(g_NUM_TRIG_INPUTS-1 DOWNTO 0)"
eolc "! trigger arrival time ( w.r.t. logic_strobe)"
preAdd 0
posAdd 0
o 47
suid 86,0
)
declText (MLText
uid 3332,0
va (VaSet
font "courier,8,0"
)
xt "19000,45100,82500,46000"
st "SIGNAL trigger_times       : t_triggerTimeArray(g_NUM_TRIG_INPUTS-1 DOWNTO 0) -- ! trigger arrival time ( w.r.t. logic_strobe)"
)
)
*53 (Net
uid 3567,0
lang 2
decl (Decl
n "event_data"
t "std_logic_vector"
b "(g_EVENT_DATA_WIDTH-1 DOWNTO 0)"
o 35
suid 93,0
)
declText (MLText
uid 3568,0
va (VaSet
font "courier,8,0"
)
xt "19000,35200,57500,36100"
st "SIGNAL event_data          : std_logic_vector(g_EVENT_DATA_WIDTH-1 DOWNTO 0)"
)
)
*54 (SaComponent
uid 3597,0
optionalChildren [
*55 (CptPort
uid 3569,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3570,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102250,39625,103000,40375"
)
tg (CPTG
uid 3571,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3572,0
va (VaSet
font "courier,8,0"
)
xt "104000,39550,108500,40450"
st "trigger_i"
blo "104000,40250"
)
)
thePort (LogicalPort
decl (Decl
n "trigger_i"
t "std_logic"
eolc "goes high to load trigger data"
o 3
suid 1,0
)
)
)
*56 (CptPort
uid 3573,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3574,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102250,44625,103000,45375"
)
tg (CPTG
uid 3575,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3576,0
va (VaSet
font "courier,8,0"
)
xt "104000,44550,111500,45450"
st "clk_4x_logic_i"
blo "104000,45250"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk_4x_logic_i"
t "std_logic"
eolc "! Rising edge active"
preAdd 0
posAdd 0
o 1
suid 2,0
)
)
)
*57 (CptPort
uid 3577,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3578,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102250,49625,103000,50375"
)
tg (CPTG
uid 3579,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3580,0
va (VaSet
font "courier,8,0"
)
xt "104000,49550,111500,50450"
st "logic_strobe_i"
blo "104000,50250"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "logic_strobe_i"
t "std_logic"
eolc "! Pulses high once every 4 cycles of clk_4x_logic"
preAdd 0
posAdd 0
o 2
suid 3,0
)
)
)
*58 (CptPort
uid 3581,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3582,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,39625,134750,40375"
)
tg (CPTG
uid 3583,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3584,0
va (VaSet
font "courier,8,0"
)
xt "126000,39550,133000,40450"
st "data_strobe_o"
ju 2
blo "133000,40250"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "data_strobe_o"
t "std_logic"
eolc "goes high when data ready to load into event buffer"
o 4
suid 4,0
)
)
)
*59 (CptPort
uid 3585,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3586,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,46625,134750,47375"
)
tg (CPTG
uid 3587,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3588,0
va (VaSet
font "courier,8,0"
)
xt "115000,46550,133000,47450"
st "trigger_count_o : (IPBUS_WIDTH-1:0)"
ju 2
blo "133000,47250"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "trigger_count_o"
t "std_logic_vector"
b "(IPBUS_WIDTH-1 DOWNTO 0)"
o 5
suid 5,0
)
)
)
*60 (CptPort
uid 3589,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3590,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102250,54625,103000,55375"
)
tg (CPTG
uid 3591,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3592,0
va (VaSet
font "courier,8,0"
)
xt "104000,54550,124000,55450"
st "trigger_times_i : (NUM_TRIG_INPUTS-1:0)"
blo "104000,55250"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "trigger_times_i"
t "t_triggerTimeArray"
b "(NUM_TRIG_INPUTS-1 DOWNTO 0)"
eolc "Array of trigger times ( w.r.t. logic_strobe)"
o 6
suid 6,0
)
)
)
*61 (CptPort
uid 3593,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3594,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,53625,134750,54375"
)
tg (CPTG
uid 3595,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3596,0
va (VaSet
font "courier,8,0"
)
xt "114000,53550,133000,54450"
st "event_data_o : (EVENT_DATA_WIDTH-1:0)"
ju 2
blo "133000,54250"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "event_data_o"
t "std_logic_vector"
b "(EVENT_DATA_WIDTH-1 DOWNTO 0)"
o 7
suid 7,0
)
)
)
]
shape (Rectangle
uid 3598,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "103000,37000,134000,57000"
)
oxt "16000,18000,47000,38000"
ttg (MlTextGroup
uid 3599,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*62 (Text
uid 3600,0
va (VaSet
font "courier,8,1"
)
xt "111750,42100,113750,43000"
st "work"
blo "111750,42800"
tm "BdLibraryNameMgr"
)
*63 (Text
uid 3601,0
va (VaSet
font "courier,8,1"
)
xt "111750,43000,119250,43900"
st "eventFormatter"
blo "111750,43700"
tm "CptNameMgr"
)
*64 (Text
uid 3602,0
va (VaSet
font "courier,8,1"
)
xt "111750,43900,112750,44800"
st "I2"
blo "111750,44600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3603,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3604,0
text (MLText
uid 3605,0
va (VaSet
font "courier,8,0"
)
xt "114000,34200,142000,36900"
st "EVENT_DATA_WIDTH = g_EVENT_DATA_WIDTH    ( positive )  
IPBUS_WIDTH      = g_IPBUS_WIDTH         ( positive )  
NUM_TRIG_INPUTS  = g_NUM_TRIG_INPUTS     ( positive )  "
)
header ""
)
elements [
(GiElement
name "EVENT_DATA_WIDTH"
type "positive"
value "g_EVENT_DATA_WIDTH"
)
(GiElement
name "IPBUS_WIDTH"
type "positive"
value "g_IPBUS_WIDTH"
)
(GiElement
name "NUM_TRIG_INPUTS"
type "positive"
value "g_NUM_TRIG_INPUTS"
)
]
)
viewicon (ZoomableIcon
uid 3606,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "103250,55250,104750,56750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*65 (SaComponent
uid 4555,0
optionalChildren [
*66 (CptPort
uid 4479,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4480,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104250,6625,105000,7375"
)
tg (CPTG
uid 4481,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4482,0
va (VaSet
font "courier,8,0"
)
xt "106000,6550,113000,7450"
st "gmii_rx_clk_i"
blo "106000,7250"
)
)
thePort (LogicalPort
decl (Decl
n "gmii_rx_clk_i"
t "std_logic"
o 1
suid 2,0
)
)
)
*67 (CptPort
uid 4483,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4484,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104250,9625,105000,10375"
)
tg (CPTG
uid 4485,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4486,0
va (VaSet
font "courier,8,0"
)
xt "106000,9550,112500,10450"
st "gmii_rx_dv_i"
blo "106000,10250"
)
)
thePort (LogicalPort
decl (Decl
n "gmii_rx_dv_i"
t "std_logic"
o 2
suid 3,0
)
)
)
*68 (CptPort
uid 4487,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4488,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104250,12625,105000,13375"
)
tg (CPTG
uid 4489,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4490,0
va (VaSet
font "courier,8,0"
)
xt "106000,12550,112500,13450"
st "gmii_rx_er_i"
blo "106000,13250"
)
)
thePort (LogicalPort
decl (Decl
n "gmii_rx_er_i"
t "std_logic"
o 3
suid 4,0
)
)
)
*69 (CptPort
uid 4491,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4492,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104250,15625,105000,16375"
)
tg (CPTG
uid 4493,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4494,0
va (VaSet
font "courier,8,0"
)
xt "106000,15550,115500,16450"
st "gmii_rxd_i : (7:0)"
blo "106000,16250"
)
)
thePort (LogicalPort
decl (Decl
n "gmii_rxd_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 4
suid 5,0
)
)
)
*70 (CptPort
uid 4495,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4496,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,5625,138750,6375"
)
tg (CPTG
uid 4497,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4498,0
va (VaSet
font "courier,8,0"
)
xt "130500,5550,137000,6450"
st "gmii_tx_en_o"
ju 2
blo "137000,6250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "gmii_tx_en_o"
t "std_logic"
o 10
suid 6,0
)
)
)
*71 (CptPort
uid 4499,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4500,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,7625,138750,8375"
)
tg (CPTG
uid 4501,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4502,0
va (VaSet
font "courier,8,0"
)
xt "130500,7550,137000,8450"
st "gmii_tx_er_o"
ju 2
blo "137000,8250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "gmii_tx_er_o"
t "std_logic"
o 11
suid 7,0
)
)
)
*72 (CptPort
uid 4503,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4504,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,10625,138750,11375"
)
tg (CPTG
uid 4505,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4506,0
va (VaSet
font "courier,8,0"
)
xt "127500,10550,137000,11450"
st "gmii_txd_o : (7:0)"
ju 2
blo "137000,11250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "gmii_txd_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 12
suid 8,0
)
)
)
*73 (CptPort
uid 4507,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4508,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,12625,138750,13375"
)
tg (CPTG
uid 4509,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4510,0
va (VaSet
font "courier,8,0"
)
xt "131500,12550,137000,13450"
st "phy_rstb_o"
ju 2
blo "137000,13250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "phy_rstb_o"
t "std_logic"
o 17
suid 10,0
)
)
)
*74 (CptPort
uid 4511,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4512,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,14625,138750,15375"
)
tg (CPTG
uid 4513,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4514,0
va (VaSet
font "courier,8,0"
)
xt "129500,14550,137000,15450"
st "gmii_gtx_clk_o"
ju 2
blo "137000,15250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "gmii_gtx_clk_o"
t "std_logic"
o 9
suid 1,0
)
)
)
*75 (CptPort
uid 4515,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4516,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104250,18625,105000,19375"
)
tg (CPTG
uid 4517,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4518,0
va (VaSet
font "courier,8,0"
)
xt "106000,18550,111500,19450"
st "sysclk_n_i"
blo "106000,19250"
)
)
thePort (LogicalPort
decl (Decl
n "sysclk_n_i"
t "std_logic"
o 6
suid 12,0
)
)
)
*76 (CptPort
uid 4519,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4520,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104250,21625,105000,22375"
)
tg (CPTG
uid 4521,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4522,0
va (VaSet
font "courier,8,0"
)
xt "106000,21550,111500,22450"
st "sysclk_p_i"
blo "106000,22250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "sysclk_p_i"
t "std_logic"
eolc "! 200 MHz xtal clock"
o 7
suid 13,0
)
)
)
*77 (CptPort
uid 4523,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4524,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,16625,138750,17375"
)
tg (CPTG
uid 4525,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4526,0
va (VaSet
font "courier,8,0"
)
xt "132500,16550,137000,17450"
st "ipb_clk_o"
ju 2
blo "137000,17250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ipb_clk_o"
t "std_logic"
eolc "! IPBus clock to slaves"
o 13
suid 14,0
)
)
)
*78 (CptPort
uid 4527,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4528,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,19625,138750,20375"
)
tg (CPTG
uid 4529,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4530,0
va (VaSet
font "courier,8,0"
)
xt "132500,19550,137000,20450"
st "ipb_rst_o"
ju 2
blo "137000,20250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ipb_rst_o"
t "std_logic"
eolc "! IPBus reset to slaves"
o 14
suid 15,0
)
)
)
*79 (CptPort
uid 4531,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4532,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,21625,138750,22375"
)
tg (CPTG
uid 4533,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4534,0
va (VaSet
font "courier,8,0"
)
xt "122000,21550,137000,22450"
st "ipbw_o : (NUM_EXT_SLAVES-1:0)"
ju 2
blo "137000,22250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ipbw_o"
t "ipb_wbus_array"
b "(NUM_EXT_SLAVES-1 DOWNTO 0)"
eolc "! IBus write signals"
o 15
suid 16,0
)
)
)
*80 (CptPort
uid 4535,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4536,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104250,24625,105000,25375"
)
tg (CPTG
uid 4537,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4538,0
va (VaSet
font "courier,8,0"
)
xt "106000,24550,121000,25450"
st "ipbr_i : (NUM_EXT_SLAVES-1:0)"
blo "106000,25250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "ipbr_i"
t "ipb_rbus_array"
b "(NUM_EXT_SLAVES-1 DOWNTO 0)"
eolc "! IPBus read signals"
o 5
suid 19,0
)
)
)
*81 (CptPort
uid 4539,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4540,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,23625,138750,24375"
)
tg (CPTG
uid 4541,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4542,0
va (VaSet
font "courier,8,0"
)
xt "133500,23550,137000,24450"
st "onehz_o"
ju 2
blo "137000,24250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "onehz_o"
t "std_logic"
o 16
suid 22,0
)
)
)
*82 (CptPort
uid 4543,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4544,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,26625,138750,27375"
)
tg (CPTG
uid 4545,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4546,0
va (VaSet
font "courier,8,0"
)
xt "129000,26550,137000,27450"
st "clocks_locked_o"
ju 2
blo "137000,27250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clocks_locked_o"
t "std_logic"
o 8
suid 23,0
)
)
)
*83 (CptPort
uid 4547,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4548,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104250,27625,105000,28375"
)
tg (CPTG
uid 4549,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4550,0
va (VaSet
font "courier,8,0"
)
xt "106000,27550,116500,28450"
st "dip_switch_i : (3:0)"
blo "106000,28250"
)
)
thePort (LogicalPort
decl (Decl
n "dip_switch_i"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 18
suid 25,0
)
)
)
*84 (CptPort
uid 4551,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4552,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,28625,138750,29375"
)
tg (CPTG
uid 4553,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4554,0
va (VaSet
font "courier,8,0"
)
xt "128500,28550,137000,29450"
st "clk_logic_xtal_o"
ju 2
blo "137000,29250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk_logic_xtal_o"
t "std_logic"
o 19
suid 26,0
)
)
)
]
shape (Rectangle
uid 4556,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "105000,5000,138000,30000"
)
oxt "5000,21000,38000,46000"
ttg (MlTextGroup
uid 4557,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*85 (Text
uid 4558,0
va (VaSet
font "courier,8,1"
)
xt "114750,16100,116750,17000"
st "work"
blo "114750,16800"
tm "BdLibraryNameMgr"
)
*86 (Text
uid 4559,0
va (VaSet
font "courier,8,1"
)
xt "114750,17000,122250,17900"
st "IPBusInterface"
blo "114750,17700"
tm "CptNameMgr"
)
*87 (Text
uid 4560,0
va (VaSet
font "courier,8,1"
)
xt "114750,17900,115750,18800"
st "I4"
blo "114750,18600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4561,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4562,0
text (MLText
uid 4563,0
va (VaSet
font "courier,8,0"
)
xt "113000,5100,139000,6000"
st "NUM_EXT_SLAVES = g_NUM_EXT_SLAVES    ( positive )  "
)
header ""
)
elements [
(GiElement
name "NUM_EXT_SLAVES"
type "positive"
value "g_NUM_EXT_SLAVES"
)
]
)
viewicon (ZoomableIcon
uid 4564,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "105250,28250,106750,29750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*88 (PortIoInOut
uid 4643,0
shape (CompositeShape
uid 4644,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 4645,0
sl 0
ro 180
xt "155000,125625,156500,126375"
)
(Line
uid 4646,0
sl 0
ro 180
xt "156500,126000,157000,126000"
pts [
"157000,126000"
"156500,126000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4647,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4648,0
va (VaSet
font "courier,8,0"
)
xt "148500,125550,154000,126450"
st "extclk_p_b"
ju 2
blo "154000,126250"
tm "WireNameMgr"
)
)
)
*89 (PortIoInOut
uid 4649,0
shape (CompositeShape
uid 4650,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 4651,0
sl 0
ro 180
xt "155000,128625,156500,129375"
)
(Line
uid 4652,0
sl 0
ro 180
xt "156500,129000,157000,129000"
pts [
"157000,129000"
"156500,129000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4653,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4654,0
va (VaSet
font "courier,8,0"
)
xt "148500,128550,154000,129450"
st "extclk_n_b"
ju 2
blo "154000,129250"
tm "WireNameMgr"
)
)
)
*90 (Net
uid 4655,0
decl (Decl
n "extclk_p_b"
t "std_logic"
eolc "either external clock in, or a clock being driven out"
o 28
suid 105,0
)
declText (MLText
uid 4656,0
va (VaSet
font "courier,8,0"
)
xt "19000,28000,63500,28900"
st "extclk_p_b          : std_logic -- either external clock in, or a clock being driven out"
)
)
*91 (Net
uid 4661,0
decl (Decl
n "extclk_n_b"
t "std_logic"
o 27
suid 106,0
)
declText (MLText
uid 4662,0
va (VaSet
font "courier,8,0"
)
xt "19000,27100,35000,28000"
st "extclk_n_b          : std_logic"
)
)
*92 (Net
uid 4667,0
decl (Decl
n "clk_logic_xtal"
t "std_logic"
eolc "! 40MHz clock from onboard xtal"
o 33
suid 107,0
)
declText (MLText
uid 4668,0
va (VaSet
font "courier,8,0"
)
xt "19000,33400,56000,34300"
st "SIGNAL clk_logic_xtal      : std_logic -- ! 40MHz clock from onboard xtal"
)
)
*93 (Net
uid 4691,0
lang 11
decl (Decl
n "strobe_4x_logic"
t "std_logic"
eolc "one pulse every 4 cycles of clk_4x"
o 45
suid 109,0
)
declText (MLText
uid 4692,0
va (VaSet
font "courier,8,0"
)
xt "19000,43300,57500,44200"
st "SIGNAL strobe_4x_logic     : std_logic -- one pulse every 4 cycles of clk_4x"
)
)
*94 (Net
uid 4693,0
lang 11
decl (Decl
n "clk_16x_logic"
t "std_logic"
eolc "640MHz clock"
o 31
suid 110,0
)
declText (MLText
uid 4694,0
va (VaSet
font "courier,8,0"
)
xt "19000,31600,46500,32500"
st "SIGNAL clk_16x_logic       : std_logic -- 640MHz clock"
)
)
*95 (Net
uid 4695,0
decl (Decl
n "strobe_16x_logic"
t "std_logic"
eolc "--! Pulses one cycle every 4 of 16x clock."
o 44
suid 111,0
)
declText (MLText
uid 4696,0
va (VaSet
font "courier,8,0"
)
xt "19000,42400,60000,43300"
st "SIGNAL strobe_16x_logic    : std_logic --! Pulses one cycle every 4 of 16x clock."
)
)
*96 (MWC
uid 4949,0
optionalChildren [
*97 (CptPort
uid 4913,0
optionalChildren [
*98 (Line
uid 4917,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "80000,94000,81000,94000"
pts [
"81000,94000"
"80000,94000"
]
)
*99 (Property
uid 4918,0
pclass "_MW_GEOM_"
pname "fixed"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 4914,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "81000,93625,81750,94375"
)
tg (CPTG
uid 4915,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4916,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "82219,93342,84219,94242"
st "dout"
ju 2
blo "84219,94042"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "! Halts triggers when high"
o 43
suid 1,0
)
)
)
*100 (CptPort
uid 4919,0
optionalChildren [
*101 (Line
uid 4923,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "75000,93000,76589,93000"
pts [
"75000,93000"
"76589,93000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 4920,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "74250,92625,75000,93375"
)
tg (CPTG
uid 4921,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4922,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "71885,92294,73885,93194"
st "din0"
blo "71885,92994"
)
)
thePort (LogicalPort
decl (Decl
n "din0"
t "std_logic"
eolc "--! Goes high when event buffer almost full"
o 30
suid 2,0
)
)
)
*102 (CptPort
uid 4924,0
optionalChildren [
*103 (Line
uid 4928,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "75000,95000,76589,95000"
pts [
"75000,95000"
"76589,95000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 4925,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "74250,94625,75000,95375"
)
tg (CPTG
uid 4926,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4927,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "72000,94700,74000,95600"
st "din1"
blo "72000,95400"
)
)
thePort (LogicalPort
decl (Decl
n "din1"
t "std_logic"
eolc "goes high when one or more DUT are busy"
o 49
suid 3,0
)
)
)
*104 (CommentGraphic
uid 4929,0
optionalChildren [
*105 (Property
uid 4931,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"76000,96000"
"76000,96000"
]
uid 4930,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "76000,96000,76000,96000"
)
oxt "7000,10000,7000,10000"
)
*106 (CommentGraphic
uid 4932,0
optionalChildren [
*107 (Property
uid 4934,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"76000,92000"
"76000,92000"
]
uid 4933,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "76000,92000,76000,92000"
)
oxt "7000,6000,7000,6000"
)
*108 (CommentGraphic
uid 4935,0
shape (Arc2D
pts [
"76000,92004"
"78263,92521"
"80000,94000"
]
uid 4936,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "76000,92003,80000,94000"
)
oxt "7000,6003,11000,8000"
)
*109 (Grouping
uid 4937,0
optionalChildren [
*110 (CommentGraphic
uid 4939,0
optionalChildren [
*111 (Property
uid 4941,0
pclass "_MW_GEOM_"
pname "arc"
ptn "String"
)
]
shape (CustomPolygon
pts [
"76000,95998"
"76000,92000"
"77183,92211"
"78952,93156"
"80000,94000"
"78048,95132"
"76000,95998"
]
uid 4940,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,65535"
lineColor "32768,0,32768"
fillStyle 1
)
xt "76000,92000,80000,95998"
)
oxt "7000,6000,11000,9998"
)
*112 (CommentGraphic
uid 4942,0
optionalChildren [
*113 (Property
uid 4944,0
pclass "_MW_GEOM_"
pname "arc"
ptn "String"
)
]
shape (Arc2D
pts [
"76000,92000"
"76763,94001"
"76000,96000"
]
uid 4943,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
fillStyle 1
)
xt "76000,92000,76762,96000"
)
oxt "7000,6000,7762,10000"
)
]
shape (GroupingShape
uid 4938,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "76000,92000,80000,96000"
)
oxt "7000,6000,11000,10000"
)
*114 (CommentGraphic
uid 4945,0
shape (Arc2D
pts [
"80000,94005"
"78449,95394"
"75996,95998"
]
uid 4946,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "75996,94005,80000,96000"
)
oxt "6996,8005,11000,10000"
)
*115 (CommentGraphic
uid 4947,0
shape (PolyLine2D
pts [
"80000,94000"
"80000,94000"
]
uid 4948,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "80000,94000,80000,94000"
)
oxt "11000,8000,11000,8000"
)
]
shape (Rectangle
uid 4950,0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineWidth -1
)
xt "75000,92000,81000,96000"
fos 1
)
showPorts 0
oxt "6000,6000,12000,10000"
ttg (MlTextGroup
uid 4951,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*116 (Text
uid 4952,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "76500,94600,82000,95500"
st "moduleware"
blo "76500,95300"
)
*117 (Text
uid 4953,0
va (VaSet
font "courier,8,0"
)
xt "76500,95500,78000,96400"
st "sor"
blo "76500,96200"
)
*118 (Text
uid 4954,0
va (VaSet
font "courier,8,0"
)
xt "76500,96400,77500,97300"
st "I8"
blo "76500,97100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4955,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4956,0
text (MLText
uid 4957,0
va (VaSet
font "courier,8,0"
)
xt "60000,82900,60000,82900"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
de 2
visOptions (mwParamsVisibilityOptions
)
)
*119 (Net
uid 4982,0
decl (Decl
n "veto_o"
t "std_logic"
eolc "goes high when one or more DUT are busy"
o 49
suid 116,0
)
declText (MLText
uid 4983,0
va (VaSet
font "courier,8,0"
)
xt "19000,46900,60000,47800"
st "SIGNAL veto_o              : std_logic -- goes high when one or more DUT are busy"
)
)
*120 (Net
uid 4988,0
decl (Decl
n "buffer_full_o"
t "std_logic"
eolc "--! Goes high when event buffer almost full"
o 30
suid 117,0
)
declText (MLText
uid 4989,0
va (VaSet
font "courier,8,0"
)
xt "19000,30700,60500,31600"
st "SIGNAL buffer_full_o       : std_logic --! Goes high when event buffer almost full"
)
)
*121 (PortIoIn
uid 6016,0
shape (CompositeShape
uid 6017,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6018,0
sl 0
ro 270
xt "0,112625,1500,113375"
)
(Line
uid 6019,0
sl 0
ro 270
xt "1500,113000,2000,113000"
pts [
"1500,113000"
"2000,113000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6020,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6021,0
va (VaSet
font "courier,8,0"
)
xt "-8000,112550,-1000,113450"
st "cfd_discr_n_i"
ju 2
blo "-1000,113250"
tm "WireNameMgr"
)
)
)
*122 (Net
uid 6028,0
decl (Decl
n "cfd_discr_n_i"
t "std_logic_vector"
b "(g_NUM_TRIG_INPUTS-1 DOWNTO 0)"
o 3
suid 120,0
)
declText (MLText
uid 6029,0
va (VaSet
font "courier,8,0"
)
xt "19000,5500,53500,6400"
st "cfd_discr_n_i       : std_logic_vector(g_NUM_TRIG_INPUTS-1 DOWNTO 0)"
)
)
*123 (PortIoIn
uid 6030,0
shape (CompositeShape
uid 6031,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6032,0
sl 0
ro 270
xt "0,108625,1500,109375"
)
(Line
uid 6033,0
sl 0
ro 270
xt "1500,109000,2000,109000"
pts [
"1500,109000"
"2000,109000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6034,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6035,0
va (VaSet
font "courier,8,0"
)
xt "-11000,108550,-1000,109450"
st "threshold_discr_n_i"
ju 2
blo "-1000,109250"
tm "WireNameMgr"
)
)
)
*124 (Net
uid 6042,0
decl (Decl
n "threshold_discr_n_i"
t "std_logic_vector"
b "(g_NUM_TRIG_INPUTS-1 DOWNTO 0)"
o 14
suid 121,0
)
declText (MLText
uid 6043,0
va (VaSet
font "courier,8,0"
)
xt "19000,15400,53500,16300"
st "threshold_discr_n_i : std_logic_vector(g_NUM_TRIG_INPUTS-1 DOWNTO 0)"
)
)
*125 (SaComponent
uid 6101,0
optionalChildren [
*126 (CptPort
uid 6044,0
optionalChildren [
*127 (FFT
pts [
"10750,99000"
"10000,99375"
"10000,98625"
]
uid 6048,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "10000,98625,10750,99375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 6045,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,98625,10000,99375"
)
tg (CPTG
uid 6046,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6047,0
va (VaSet
font "courier,8,0"
)
xt "11000,98550,17500,99450"
st "clk_4x_logic"
blo "11000,99250"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk_4x_logic"
t "std_logic"
eolc "! Rising edge active"
preAdd 0
posAdd 0
o 3
suid 1,0
)
)
)
*128 (CptPort
uid 6049,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6050,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,100625,10000,101375"
)
tg (CPTG
uid 6051,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6052,0
va (VaSet
font "courier,8,0"
)
xt "11000,100550,20000,101450"
st "strobe_4x_logic_i"
blo "11000,101250"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "strobe_4x_logic_i"
t "std_logic"
eolc "! Pulses high once every 4 cycles of clk_4x_logic"
preAdd 0
posAdd 0
o 4
suid 2,0
)
)
)
*129 (CptPort
uid 6053,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6054,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,107625,10000,108375"
)
tg (CPTG
uid 6055,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6056,0
va (VaSet
font "courier,8,0"
)
xt "11000,107550,31500,108450"
st "threshold_discr_p_i : (g_NUM_INPUTS-1:0)"
blo "11000,108250"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "threshold_discr_p_i"
t "std_logic_vector"
b "(g_NUM_INPUTS-1 DOWNTO 0)"
eolc "! inputs from threshold comparators"
preAdd 0
posAdd 0
o 5
suid 3,0
)
)
)
*130 (CptPort
uid 6057,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6058,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,111625,10000,112375"
)
tg (CPTG
uid 6059,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6060,0
va (VaSet
font "courier,8,0"
)
xt "11000,111550,28500,112450"
st "cfd_discr_p_i : (g_NUM_INPUTS-1:0)"
blo "11000,112250"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "cfd_discr_p_i"
t "std_logic_vector"
b "(g_NUM_INPUTS-1 DOWNTO 0)"
posAdd 0
o 1
suid 4,0
)
)
)
*131 (CptPort
uid 6061,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6062,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,101625,52750,102375"
)
tg (CPTG
uid 6063,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6064,0
va (VaSet
font "courier,8,0"
)
xt "32500,101550,51000,102450"
st "trigger_times_o : (g_NUM_INPUTS-1:0)"
ju 2
blo "51000,102250"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "trigger_times_o"
t "t_triggerTimeArray"
b "(g_NUM_INPUTS-1 DOWNTO 0)"
eolc "! trigger arrival time ( w.r.t. logic_strobe)"
preAdd 0
posAdd 0
o 7
suid 5,0
)
)
)
*132 (CptPort
uid 6065,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6066,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,109625,52750,110375"
)
tg (CPTG
uid 6067,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6068,0
va (VaSet
font "courier,8,0"
)
xt "35500,109550,51000,110450"
st "trigger_o : (g_NUM_INPUTS-1:0)"
ju 2
blo "51000,110250"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "trigger_o"
t "std_logic_vector"
b "(g_NUM_INPUTS-1 DOWNTO 0)"
eolc "! High when trigger active"
o 8
suid 7,0
)
)
)
*133 (CptPort
uid 6069,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6070,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,116625,10000,117375"
)
tg (CPTG
uid 6071,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6072,0
va (VaSet
font "courier,8,0"
)
xt "11000,116550,17000,117450"
st "ipbus_clk_i"
blo "11000,117250"
)
)
thePort (LogicalPort
decl (Decl
n "ipbus_clk_i"
t "std_logic"
o 9
suid 8,0
)
)
)
*134 (CptPort
uid 6073,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6074,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,119625,10000,120375"
)
tg (CPTG
uid 6075,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6076,0
va (VaSet
font "courier,8,0"
)
xt "11000,119550,14500,120450"
st "ipbus_i"
blo "11000,120250"
)
)
thePort (LogicalPort
decl (Decl
n "ipbus_i"
t "ipb_wbus"
eolc "Signals from IPBus core to slave"
o 11
suid 9,0
)
)
)
*135 (CptPort
uid 6077,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6078,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,118625,52750,119375"
)
tg (CPTG
uid 6079,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6080,0
va (VaSet
font "courier,8,0"
)
xt "47500,118550,51000,119450"
st "ipbus_o"
ju 2
blo "51000,119250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ipbus_o"
t "ipb_rbus"
eolc "signals from slave to IPBus core"
o 12
suid 10,0
)
)
)
*136 (CptPort
uid 6081,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6082,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,121625,10000,122375"
)
tg (CPTG
uid 6083,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6084,0
va (VaSet
font "courier,8,0"
)
xt "11000,121550,18000,122450"
st "ipbus_reset_i"
blo "11000,122250"
)
)
thePort (LogicalPort
decl (Decl
n "ipbus_reset_i"
t "std_logic"
o 10
suid 11,0
)
)
)
*137 (CptPort
uid 6085,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6086,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,103625,10000,104375"
)
tg (CPTG
uid 6087,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6088,0
va (VaSet
font "courier,8,0"
)
xt "11000,103550,19000,104450"
st "clk_16x_logic_i"
blo "11000,104250"
)
)
thePort (LogicalPort
decl (Decl
n "clk_16x_logic_i"
t "std_logic"
eolc "--! 640MHz clock ( 16x 40MHz )"
o 13
suid 13,0
)
)
)
*138 (CptPort
uid 6089,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6090,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,105625,10000,106375"
)
tg (CPTG
uid 6091,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6092,0
va (VaSet
font "courier,8,0"
)
xt "11000,105550,20500,106450"
st "strobe_16x_logic_i"
blo "11000,106250"
)
)
thePort (LogicalPort
decl (Decl
n "strobe_16x_logic_i"
t "std_logic"
eolc "--! Pulses one cycle every 4 of 16x clock."
o 14
suid 14,0
)
)
)
*139 (CptPort
uid 6093,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6094,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,112625,10000,113375"
)
tg (CPTG
uid 6095,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6096,0
va (VaSet
font "courier,8,0"
)
xt "11000,112550,28500,113450"
st "cfd_discr_n_i : (g_NUM_INPUTS-1:0)"
blo "11000,113250"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "cfd_discr_n_i"
t "std_logic_vector"
b "(g_NUM_INPUTS-1 DOWNTO 0)"
posAdd 0
o 2
suid 15,0
)
)
)
*140 (CptPort
uid 6097,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6098,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,108625,10000,109375"
)
tg (CPTG
uid 6099,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6100,0
va (VaSet
font "courier,8,0"
)
xt "11000,108550,31500,109450"
st "threshold_discr_n_i : (g_NUM_INPUTS-1:0)"
blo "11000,109250"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "threshold_discr_n_i"
t "std_logic_vector"
b "(g_NUM_INPUTS-1 DOWNTO 0)"
eolc "! inputs from threshold comparators"
preAdd 0
posAdd 0
o 6
suid 16,0
)
)
)
]
shape (Rectangle
uid 6102,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "10000,98000,52000,123000"
)
oxt "7000,16000,49000,41000"
ttg (MlTextGroup
uid 6103,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*141 (Text
uid 6104,0
va (VaSet
font "courier,8,1"
)
xt "26750,113100,28750,114000"
st "work"
blo "26750,113800"
tm "BdLibraryNameMgr"
)
*142 (Text
uid 6105,0
va (VaSet
font "courier,8,1"
)
xt "26750,114000,33750,114900"
st "triggerInputs"
blo "26750,114700"
tm "CptNameMgr"
)
*143 (Text
uid 6106,0
va (VaSet
font "courier,8,1"
)
xt "26750,114900,27750,115800"
st "I1"
blo "26750,115600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6107,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6108,0
text (MLText
uid 6109,0
va (VaSet
font "courier,8,0"
)
xt "23000,96100,48000,97000"
st "g_NUM_INPUTS = g_NUM_TRIG_INPUTS    ( natural )  "
)
header ""
)
elements [
(GiElement
name "g_NUM_INPUTS"
type "natural"
value "g_NUM_TRIG_INPUTS"
)
]
)
viewicon (ZoomableIcon
uid 6110,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "10250,121250,11750,122750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*144 (SaComponent
uid 6598,0
optionalChildren [
*145 (CptPort
uid 6546,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6547,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "164250,131625,165000,132375"
)
tg (CPTG
uid 6548,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6549,0
va (VaSet
font "courier,8,0"
)
xt "166000,131550,174500,132450"
st "clk_logic_xtal_i"
blo "166000,132250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk_logic_xtal_i"
t "std_logic"
eolc "! 40MHz clock from onboard xtal"
o 4
suid 1,0
)
)
)
*146 (CptPort
uid 6550,0
ps "OnEdgeStrategy"
shape (Diamond
uid 6551,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "164250,125625,165000,126375"
)
tg (CPTG
uid 6552,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6553,0
va (VaSet
font "courier,8,0"
)
xt "166000,125550,171500,126450"
st "extclk_p_b"
blo "166000,126250"
)
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "extclk_p_b"
t "std_logic"
eolc "either external clock in, or a clock being driven out"
o 10
suid 2,0
)
)
)
*147 (CptPort
uid 6554,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6555,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "189000,125625,189750,126375"
)
tg (CPTG
uid 6556,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6557,0
va (VaSet
font "courier,8,0"
)
xt "180500,125550,188000,126450"
st "clk_4x_logic_o"
ju 2
blo "188000,126250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "clk_4x_logic_o"
t "std_logic"
eolc "160MHz clock"
o 6
suid 3,0
)
)
)
*148 (CptPort
uid 6558,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6559,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "189000,128625,189750,129375"
)
tg (CPTG
uid 6560,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6561,0
va (VaSet
font "courier,8,0"
)
xt "179000,128550,188000,129450"
st "strobe_4x_logic_O"
ju 2
blo "188000,129250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "strobe_4x_logic_O"
t "std_logic"
eolc "one pulse every 4 cycles of clk_4x"
o 9
suid 4,0
)
)
)
*149 (CptPort
uid 6562,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6563,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "189000,131625,189750,132375"
)
tg (CPTG
uid 6564,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6565,0
va (VaSet
font "courier,8,0"
)
xt "180000,131550,188000,132450"
st "clk_16x_logic_O"
ju 2
blo "188000,132250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "clk_16x_logic_O"
t "std_logic"
eolc "640MHz clock"
o 5
suid 5,0
)
)
)
*150 (CptPort
uid 6566,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6567,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "189000,135625,189750,136375"
)
tg (CPTG
uid 6568,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6569,0
va (VaSet
font "courier,8,0"
)
xt "178500,135550,188000,136450"
st "strobe_16x_logic_O"
ju 2
blo "188000,136250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "strobe_16x_logic_O"
t "std_logic"
eolc "strobes once every 4 cycles of clk_16x"
o 8
suid 6,0
)
)
)
*151 (CptPort
uid 6570,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6571,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "164250,135625,165000,136375"
)
tg (CPTG
uid 6572,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6573,0
va (VaSet
font "courier,8,0"
)
xt "166000,135550,172000,136450"
st "ipbus_clk_i"
blo "166000,136250"
)
)
thePort (LogicalPort
decl (Decl
n "ipbus_clk_i"
t "std_logic"
o 1
suid 7,0
)
)
)
*152 (CptPort
uid 6574,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6575,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "164250,138625,165000,139375"
)
tg (CPTG
uid 6576,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6577,0
va (VaSet
font "courier,8,0"
)
xt "166000,138550,169500,139450"
st "ipbus_i"
blo "166000,139250"
)
)
thePort (LogicalPort
decl (Decl
n "ipbus_i"
t "ipb_wbus"
o 2
suid 8,0
)
)
)
*153 (CptPort
uid 6578,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6579,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "189000,138625,189750,139375"
)
tg (CPTG
uid 6580,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6581,0
va (VaSet
font "courier,8,0"
)
xt "184500,138550,188000,139450"
st "ipbus_o"
ju 2
blo "188000,139250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ipbus_o"
t "ipb_rbus"
o 7
suid 9,0
)
)
)
*154 (CptPort
uid 6582,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6583,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "164250,141625,165000,142375"
)
tg (CPTG
uid 6584,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6585,0
va (VaSet
font "courier,8,0"
)
xt "166000,141550,173000,142450"
st "ipbus_reset_i"
blo "166000,142250"
)
)
thePort (LogicalPort
decl (Decl
n "ipbus_reset_i"
t "std_logic"
o 3
suid 10,0
)
)
)
*155 (CptPort
uid 6586,0
ps "OnEdgeStrategy"
shape (Diamond
uid 6587,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "164250,128625,165000,129375"
)
tg (CPTG
uid 6588,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6589,0
va (VaSet
font "courier,8,0"
)
xt "166000,128550,171500,129450"
st "extclk_n_b"
blo "166000,129250"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "extclk_n_b"
t "std_logic"
o 11
suid 11,0
)
)
)
*156 (CptPort
uid 6590,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6591,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "189000,141625,189750,142375"
)
tg (CPTG
uid 6592,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6593,0
va (VaSet
font "courier,8,0"
)
xt "182000,141550,188000,142450"
st "clk_logic_o"
ju 2
blo "188000,142250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk_logic_o"
t "std_logic"
o 12
suid 13,0
)
)
)
*157 (CptPort
uid 6594,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6595,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "189000,142625,189750,143375"
)
tg (CPTG
uid 6596,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6597,0
va (VaSet
font "courier,8,0"
)
xt "177000,142550,188000,143450"
st "logic_clocks_locked_o"
ju 2
blo "188000,143250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_clocks_locked_o"
t "std_logic"
o 13
suid 14,0
)
)
)
]
shape (Rectangle
uid 6599,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "165000,124000,189000,144000"
)
oxt "15000,20000,39000,40000"
ttg (MlTextGroup
uid 6600,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*158 (Text
uid 6601,0
va (VaSet
font "courier,8,1"
)
xt "172750,126100,174750,127000"
st "work"
blo "172750,126800"
tm "BdLibraryNameMgr"
)
*159 (Text
uid 6602,0
va (VaSet
font "courier,8,1"
)
xt "172750,127000,179250,127900"
st "logic_clocks"
blo "172750,127700"
tm "CptNameMgr"
)
*160 (Text
uid 6603,0
va (VaSet
font "courier,8,1"
)
xt "172750,127900,173750,128800"
st "I6"
blo "172750,128600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6604,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6605,0
text (MLText
uid 6606,0
va (VaSet
font "courier,8,0"
)
xt "171000,123000,171000,123000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 6607,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "165250,142250,166750,143750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*161 (SaComponent
uid 6656,0
optionalChildren [
*162 (CptPort
uid 6616,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6617,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102250,103625,103000,104375"
)
tg (CPTG
uid 6618,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6619,0
va (VaSet
font "courier,8,0"
)
xt "104000,103550,111500,104450"
st "clk_4x_logic_i"
blo "104000,104250"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk_4x_logic_i"
t "std_logic"
eolc "! Rising edge active"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*163 (CptPort
uid 6620,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6621,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102250,106625,103000,107375"
)
tg (CPTG
uid 6622,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6623,0
va (VaSet
font "courier,8,0"
)
xt "104000,106550,111500,107450"
st "logic_strobe_i"
blo "104000,107250"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "logic_strobe_i"
t "std_logic"
eolc "! Pulses high once every 4 cycles of clk_4x_logic"
preAdd 0
posAdd 0
o 5
suid 2,0
)
)
)
*164 (CptPort
uid 6624,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6625,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102250,115625,103000,116375"
)
tg (CPTG
uid 6626,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6627,0
va (VaSet
font "courier,8,0"
)
xt "104000,115550,110000,116450"
st "ipbus_clk_i"
blo "104000,116250"
)
)
thePort (LogicalPort
decl (Decl
n "ipbus_clk_i"
t "std_logic"
o 2
suid 3,0
)
)
)
*165 (CptPort
uid 6628,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6629,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102250,118625,103000,119375"
)
tg (CPTG
uid 6630,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6631,0
va (VaSet
font "courier,8,0"
)
xt "104000,118550,107500,119450"
st "ipbus_i"
blo "104000,119250"
)
)
thePort (LogicalPort
decl (Decl
n "ipbus_i"
t "ipb_wbus"
eolc "Signals from IPBus core to slave"
o 3
suid 4,0
)
)
)
*166 (CptPort
uid 6632,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6633,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137000,117625,137750,118375"
)
tg (CPTG
uid 6634,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6635,0
va (VaSet
font "courier,8,0"
)
xt "132500,117550,136000,118450"
st "ipbus_o"
ju 2
blo "136000,118250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ipbus_o"
t "ipb_rbus"
eolc "signals from slave to IPBus core"
o 6
suid 5,0
)
)
)
*167 (CptPort
uid 6636,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6637,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102250,121625,103000,122375"
)
tg (CPTG
uid 6638,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6639,0
va (VaSet
font "courier,8,0"
)
xt "104000,121550,111000,122450"
st "ipbus_reset_i"
blo "104000,122250"
)
)
thePort (LogicalPort
decl (Decl
n "ipbus_reset_i"
t "std_logic"
o 4
suid 6,0
)
)
)
*168 (CptPort
uid 6640,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6641,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102250,109625,103000,110375"
)
tg (CPTG
uid 6642,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6643,0
va (VaSet
font "courier,8,0"
)
xt "104000,109550,119500,110450"
st "trigger_i : (g_NUM_INPUTS-1:0)"
blo "104000,110250"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "trigger_i"
t "std_logic_vector"
b "(g_NUM_INPUTS-1 DOWNTO 0)"
eolc "! High when trigger from input conector active"
o 7
suid 7,0
)
)
)
*169 (CptPort
uid 6644,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6645,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102250,112625,103000,113375"
)
tg (CPTG
uid 6646,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6647,0
va (VaSet
font "courier,8,0"
)
xt "104000,112550,107000,113450"
st "veto_i"
blo "104000,113250"
)
)
thePort (LogicalPort
decl (Decl
n "veto_i"
t "std_logic"
eolc "! Halts triggers when high"
o 8
suid 8,0
)
)
)
*170 (CptPort
uid 6648,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6649,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137000,107625,137750,108375"
)
tg (CPTG
uid 6650,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6651,0
va (VaSet
font "courier,8,0"
)
xt "131500,107550,136000,108450"
st "trigger_o"
ju 2
blo "136000,108250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "trigger_o"
t "std_logic"
eolc "! goes high when trigger passes"
o 9
suid 9,0
)
)
)
*171 (CptPort
uid 6652,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6653,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137000,120625,137750,121375"
)
tg (CPTG
uid 6654,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6655,0
va (VaSet
font "courier,8,0"
)
xt "127500,120550,136000,121450"
st "trigger_active_o"
ju 2
blo "136000,121250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "trigger_active_o"
t "std_logic"
eolc "--! Goes high when triggers are active ( ie. not veoted)"
o 10
suid 10,0
)
)
)
*172 (CptPort
uid 7232,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7233,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137000,121625,137750,122375"
)
tg (CPTG
uid 7234,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7235,0
va (VaSet
font "courier,8,0"
)
xt "126500,121550,136000,122450"
st "pre_veto_trigger_o"
ju 2
blo "136000,122250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pre_veto_trigger_o"
t "std_logic"
o 11
suid 11,0
)
)
)
]
shape (Rectangle
uid 6657,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "103000,103000,137000,123000"
)
oxt "8000,12000,42000,32000"
ttg (MlTextGroup
uid 6658,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*173 (Text
uid 6659,0
va (VaSet
font "courier,8,1"
)
xt "112750,112100,114750,113000"
st "WORK"
blo "112750,112800"
tm "BdLibraryNameMgr"
)
*174 (Text
uid 6660,0
va (VaSet
font "courier,8,1"
)
xt "112750,113000,119750,113900"
st "trigger_logic"
blo "112750,113700"
tm "CptNameMgr"
)
*175 (Text
uid 6661,0
va (VaSet
font "courier,8,1"
)
xt "112750,113900,113750,114800"
st "I3"
blo "112750,114600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6662,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6663,0
text (MLText
uid 6664,0
va (VaSet
font "courier,8,0"
)
xt "113000,102100,138500,103000"
st "g_NUM_INPUTS = g_NUM_TRIG_INPUTS    ( positive )  "
)
header ""
)
elements [
(GiElement
name "g_NUM_INPUTS"
type "positive"
value "g_NUM_TRIG_INPUTS"
)
]
)
viewicon (ZoomableIcon
uid 6665,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "103250,121250,104750,122750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*176 (Net
uid 6676,0
decl (Decl
n "sysclk_p_i"
t "std_logic"
o 13
suid 129,0
)
declText (MLText
uid 6677,0
va (VaSet
font "courier,8,0"
)
xt "19000,14500,35000,15400"
st "sysclk_p_i          : std_logic"
)
)
*177 (Net
uid 6678,0
decl (Decl
n "sysclk_n_i"
t "std_logic"
eolc "! 200 MHz xtal clock"
o 12
suid 130,0
)
declText (MLText
uid 6679,0
va (VaSet
font "courier,8,0"
)
xt "19000,13600,47000,14500"
st "sysclk_n_i          : std_logic -- ! 200 MHz xtal clock"
)
)
*178 (PortIoOut
uid 6702,0
shape (CompositeShape
uid 6703,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6704,0
sl 0
ro 270
xt "61500,61625,63000,62375"
)
(Line
uid 6705,0
sl 0
ro 270
xt "61000,62000,61500,62000"
pts [
"61000,62000"
"61500,62000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6706,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6707,0
va (VaSet
font "courier,8,0"
)
xt "64000,61500,70500,62400"
st "triggers_p_o"
blo "64000,62200"
tm "WireNameMgr"
)
)
)
*179 (Net
uid 6714,0
decl (Decl
n "triggers_p_o"
t "std_logic_vector"
b "(g_NUM_DUTS-1 DOWNTO 0)"
o 26
suid 131,0
)
declText (MLText
uid 6715,0
va (VaSet
font "courier,8,0"
)
xt "19000,26200,50000,27100"
st "triggers_p_o        : std_logic_vector(g_NUM_DUTS-1 DOWNTO 0)"
)
)
*180 (PortIoIn
uid 6716,0
shape (CompositeShape
uid 6717,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6718,0
sl 0
ro 270
xt "-5000,60625,-3500,61375"
)
(Line
uid 6719,0
sl 0
ro 270
xt "-3500,61000,-3000,61000"
pts [
"-3500,61000"
"-3000,61000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6720,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6721,0
va (VaSet
font "courier,8,0"
)
xt "-10000,60500,-6000,61400"
st "busy_p_i"
ju 2
blo "-6000,61200"
tm "WireNameMgr"
)
)
)
*181 (Net
uid 6728,0
decl (Decl
n "busy_p_i"
t "std_logic_vector"
b "(g_NUM_DUTS-1 DOWNTO 0)"
o 2
suid 132,0
)
declText (MLText
uid 6729,0
va (VaSet
font "courier,8,0"
)
xt "19000,4600,50000,5500"
st "busy_p_i            : std_logic_vector(g_NUM_DUTS-1 DOWNTO 0)"
)
)
*182 (PortIoOut
uid 6730,0
shape (CompositeShape
uid 6731,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6732,0
sl 0
ro 270
xt "61500,68625,63000,69375"
)
(Line
uid 6733,0
sl 0
ro 270
xt "61000,69000,61500,69000"
pts [
"61000,69000"
"61500,69000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6734,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6735,0
va (VaSet
font "courier,8,0"
)
xt "64000,68500,72500,69400"
st "reset_or_clk_p_o"
blo "64000,69200"
tm "WireNameMgr"
)
)
)
*183 (Net
uid 6742,0
decl (Decl
n "reset_or_clk_p_o"
t "std_logic_vector"
b "(g_NUM_DUTS-1 DOWNTO 0)"
o 24
suid 133,0
)
declText (MLText
uid 6743,0
va (VaSet
font "courier,8,0"
)
xt "19000,24400,50000,25300"
st "reset_or_clk_p_o    : std_logic_vector(g_NUM_DUTS-1 DOWNTO 0)"
)
)
*184 (PortIoIn
uid 6744,0
shape (CompositeShape
uid 6745,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6746,0
sl 0
ro 270
xt "-5000,64625,-3500,65375"
)
(Line
uid 6747,0
sl 0
ro 270
xt "-3500,65000,-3000,65000"
pts [
"-3500,65000"
"-3000,65000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6748,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6749,0
va (VaSet
font "courier,8,0"
)
xt "-12000,64500,-6000,65400"
st "dut_clk_p_i"
ju 2
blo "-6000,65200"
tm "WireNameMgr"
)
)
)
*185 (Net
uid 6756,0
decl (Decl
n "dut_clk_p_i"
t "std_logic_vector"
b "(g_NUM_DUTS-1 DOWNTO 0)"
o 7
suid 134,0
)
declText (MLText
uid 6757,0
va (VaSet
font "courier,8,0"
)
xt "19000,9100,50000,10000"
st "dut_clk_p_i         : std_logic_vector(g_NUM_DUTS-1 DOWNTO 0)"
)
)
*186 (Net
uid 6770,0
lang 2
decl (Decl
n "dip_switch_i"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 5
suid 135,0
)
declText (MLText
uid 6771,0
va (VaSet
font "courier,8,0"
)
xt "19000,7300,44500,8200"
st "dip_switch_i        : std_logic_vector(3 DOWNTO 0)"
)
)
*187 (PortIoIn
uid 6772,0
shape (CompositeShape
uid 6773,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6774,0
sl 0
ro 270
xt "-5000,62625,-3500,63375"
)
(Line
uid 6775,0
sl 0
ro 270
xt "-3500,63000,-3000,63000"
pts [
"-3500,63000"
"-3000,63000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6776,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6777,0
va (VaSet
font "courier,8,0"
)
xt "-10000,62500,-6000,63400"
st "busy_n_i"
ju 2
blo "-6000,63200"
tm "WireNameMgr"
)
)
)
*188 (Net
uid 6784,0
decl (Decl
n "busy_n_i"
t "std_logic_vector"
b "(g_NUM_DUTS-1 DOWNTO 0)"
o 1
suid 136,0
)
declText (MLText
uid 6785,0
va (VaSet
font "courier,8,0"
)
xt "19000,3700,50000,4600"
st "busy_n_i            : std_logic_vector(g_NUM_DUTS-1 DOWNTO 0)"
)
)
*189 (PortIoOut
uid 6786,0
shape (CompositeShape
uid 6787,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6788,0
sl 0
ro 270
xt "61500,70625,63000,71375"
)
(Line
uid 6789,0
sl 0
ro 270
xt "61000,71000,61500,71000"
pts [
"61000,71000"
"61500,71000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6790,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6791,0
va (VaSet
font "courier,8,0"
)
xt "64000,70500,72500,71400"
st "reset_or_clk_n_o"
blo "64000,71200"
tm "WireNameMgr"
)
)
)
*190 (Net
uid 6798,0
decl (Decl
n "reset_or_clk_n_o"
t "std_logic_vector"
b "(g_NUM_DUTS-1 DOWNTO 0)"
o 23
suid 137,0
)
declText (MLText
uid 6799,0
va (VaSet
font "courier,8,0"
)
xt "19000,23500,50000,24400"
st "reset_or_clk_n_o    : std_logic_vector(g_NUM_DUTS-1 DOWNTO 0)"
)
)
*191 (PortIoOut
uid 6800,0
shape (CompositeShape
uid 6801,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6802,0
sl 0
ro 270
xt "61500,63625,63000,64375"
)
(Line
uid 6803,0
sl 0
ro 270
xt "61000,64000,61500,64000"
pts [
"61000,64000"
"61500,64000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6804,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6805,0
va (VaSet
font "courier,8,0"
)
xt "64000,63500,70500,64400"
st "triggers_n_o"
blo "64000,64200"
tm "WireNameMgr"
)
)
)
*192 (Net
uid 6812,0
decl (Decl
n "triggers_n_o"
t "std_logic_vector"
b "(g_NUM_DUTS-1 DOWNTO 0)"
o 25
suid 138,0
)
declText (MLText
uid 6813,0
va (VaSet
font "courier,8,0"
)
xt "19000,25300,50000,26200"
st "triggers_n_o        : std_logic_vector(g_NUM_DUTS-1 DOWNTO 0)"
)
)
*193 (PortIoIn
uid 6814,0
shape (CompositeShape
uid 6815,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6816,0
sl 0
ro 270
xt "-5000,66625,-3500,67375"
)
(Line
uid 6817,0
sl 0
ro 270
xt "-3500,67000,-3000,67000"
pts [
"-3500,67000"
"-3000,67000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6818,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6819,0
va (VaSet
font "courier,8,0"
)
xt "-12000,66500,-6000,67400"
st "dut_clk_n_i"
ju 2
blo "-6000,67200"
tm "WireNameMgr"
)
)
)
*194 (Net
uid 6826,0
decl (Decl
n "dut_clk_n_i"
t "std_logic_vector"
b "(g_NUM_DUTS-1 DOWNTO 0)"
o 6
suid 139,0
)
declText (MLText
uid 6827,0
va (VaSet
font "courier,8,0"
)
xt "19000,8200,50000,9100"
st "dut_clk_n_i         : std_logic_vector(g_NUM_DUTS-1 DOWNTO 0)"
)
)
*195 (SaComponent
uid 6898,0
optionalChildren [
*196 (CptPort
uid 6830,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6831,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,61625,52750,62375"
)
tg (CPTG
uid 6832,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6833,0
va (VaSet
font "courier,8,0"
)
xt "32000,61550,51000,62450"
st "trigger_to_dut_p_o : (g_NUM_DUTS-1:0)"
ju 2
blo "51000,62250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "trigger_to_dut_p_o"
t "std_logic_vector"
b "(g_NUM_DUTS-1 DOWNTO 0)"
eolc "! Trigger output"
o 16
suid 1,0
)
)
)
*197 (CptPort
uid 6834,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6835,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,60625,7000,61375"
)
tg (CPTG
uid 6836,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6837,0
va (VaSet
font "courier,8,0"
)
xt "8000,60550,26500,61450"
st "busy_from_dut_p_i : (g_NUM_DUTS-1:0)"
blo "8000,61250"
)
)
thePort (LogicalPort
decl (Decl
n "busy_from_dut_p_i"
t "std_logic_vector"
b "(g_NUM_DUTS-1 DOWNTO 0)"
eolc "BUSY input from DUTs"
o 2
suid 2,0
)
)
)
*198 (CptPort
uid 6838,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6839,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,68625,52750,69375"
)
tg (CPTG
uid 6840,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6841,0
va (VaSet
font "courier,8,0"
)
xt "29500,68550,51000,69450"
st "reset_or_clk_to_dut_p_o : (g_NUM_DUTS-1:0)"
ju 2
blo "51000,69250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "reset_or_clk_to_dut_p_o"
t "std_logic_vector"
b "(g_NUM_DUTS-1 DOWNTO 0)"
eolc "! Either reset line or trigger"
o 14
suid 3,0
)
)
)
*199 (CptPort
uid 6842,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6843,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,64625,7000,65375"
)
tg (CPTG
uid 6844,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6845,0
va (VaSet
font "courier,8,0"
)
xt "8000,64550,26000,65450"
st "clk_from_dut_p_i : (g_NUM_DUTS-1:0)"
blo "8000,65250"
)
)
thePort (LogicalPort
decl (Decl
n "clk_from_dut_p_i"
t "std_logic_vector"
b "(g_NUM_DUTS-1 DOWNTO 0)"
eolc "clocks trigger data when in EUDET mode"
o 4
suid 4,0
)
)
)
*200 (CptPort
uid 6846,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6847,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,68625,7000,69375"
)
tg (CPTG
uid 6848,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6849,0
va (VaSet
font "courier,8,0"
)
xt "8000,68550,12500,69450"
st "trigger_i"
blo "8000,69250"
)
)
thePort (LogicalPort
decl (Decl
n "trigger_i"
t "std_logic"
eolc "goes high when trigger logic issues a trigger"
o 11
suid 5,0
)
)
)
*201 (CptPort
uid 6850,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6851,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,70625,7000,71375"
)
tg (CPTG
uid 6852,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6853,0
va (VaSet
font "courier,8,0"
)
xt "8000,70550,15500,71450"
st "clk_4x_logic_i"
blo "8000,71250"
)
)
thePort (LogicalPort
decl (Decl
n "clk_4x_logic_i"
t "std_logic"
o 3
suid 6,0
)
)
)
*202 (CptPort
uid 6854,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6855,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,72625,7000,73375"
)
tg (CPTG
uid 6856,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6857,0
va (VaSet
font "courier,8,0"
)
xt "8000,72550,17000,73450"
st "strobe_4x_logic_i"
blo "8000,73250"
)
)
thePort (LogicalPort
decl (Decl
n "strobe_4x_logic_i"
t "std_logic"
eolc "! goes high every 4th clock cycle"
o 9
suid 7,0
)
)
)
*203 (CptPort
uid 6858,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6859,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,74625,7000,75375"
)
tg (CPTG
uid 6860,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6861,0
va (VaSet
font "courier,8,0"
)
xt "8000,74550,28000,75450"
st "trigger_counter_i : (g_IPBUS_WIDTH-1:0)"
blo "8000,75250"
)
)
thePort (LogicalPort
decl (Decl
n "trigger_counter_i"
t "std_logic_vector"
b "(g_IPBUS_WIDTH-1 DOWNTO 0)"
o 10
suid 8,0
)
)
)
*204 (CptPort
uid 6862,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6863,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,76625,7000,77375"
)
tg (CPTG
uid 6864,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6865,0
va (VaSet
font "courier,8,0"
)
xt "8000,76550,14000,77450"
st "ipbus_clk_i"
blo "8000,77250"
)
)
thePort (LogicalPort
decl (Decl
n "ipbus_clk_i"
t "std_logic"
o 6
suid 9,0
)
)
)
*205 (CptPort
uid 6866,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6867,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,78625,7000,79375"
)
tg (CPTG
uid 6868,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6869,0
va (VaSet
font "courier,8,0"
)
xt "8000,78550,15000,79450"
st "ipbus_reset_i"
blo "8000,79250"
)
)
thePort (LogicalPort
decl (Decl
n "ipbus_reset_i"
t "std_logic"
o 8
suid 10,0
)
)
)
*206 (CptPort
uid 6870,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6871,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,80625,7000,81375"
)
tg (CPTG
uid 6872,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6873,0
va (VaSet
font "courier,8,0"
)
xt "8000,80550,11500,81450"
st "ipbus_i"
blo "8000,81250"
)
)
thePort (LogicalPort
decl (Decl
n "ipbus_i"
t "ipb_wbus"
eolc "Signals from IPBus core to slave"
o 7
suid 11,0
)
)
)
*207 (CptPort
uid 6874,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6875,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,75625,52750,76375"
)
tg (CPTG
uid 6876,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6877,0
va (VaSet
font "courier,8,0"
)
xt "47500,75550,51000,76450"
st "ipbus_o"
ju 2
blo "51000,76250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ipbus_o"
t "ipb_rbus"
eolc "signals from slave to IPBus core"
o 12
suid 12,0
)
)
)
*208 (CptPort
uid 6878,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6879,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,79625,52750,80375"
)
tg (CPTG
uid 6880,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6881,0
va (VaSet
font "courier,8,0"
)
xt "48000,79550,51000,80450"
st "veto_o"
ju 2
blo "51000,80250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "veto_o"
t "std_logic"
eolc "goes high when one or more DUT are busy"
o 17
suid 13,0
)
)
)
*209 (CptPort
uid 6882,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6883,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,63625,52750,64375"
)
tg (CPTG
uid 6884,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6885,0
va (VaSet
font "courier,8,0"
)
xt "32000,63550,51000,64450"
st "trigger_to_dut_n_o : (g_NUM_DUTS-1:0)"
ju 2
blo "51000,64250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "trigger_to_dut_n_o"
t "std_logic_vector"
b "(g_NUM_DUTS-1 DOWNTO 0)"
eolc "! Trigger output"
o 15
suid 14,0
)
)
)
*210 (CptPort
uid 6886,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6887,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,62625,7000,63375"
)
tg (CPTG
uid 6888,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6889,0
va (VaSet
font "courier,8,0"
)
xt "8000,62550,26500,63450"
st "busy_from_dut_n_i : (g_NUM_DUTS-1:0)"
blo "8000,63250"
)
)
thePort (LogicalPort
decl (Decl
n "busy_from_dut_n_i"
t "std_logic_vector"
b "(g_NUM_DUTS-1 DOWNTO 0)"
eolc "BUSY input from DUTs"
o 1
suid 15,0
)
)
)
*211 (CptPort
uid 6890,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6891,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,70625,52750,71375"
)
tg (CPTG
uid 6892,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6893,0
va (VaSet
font "courier,8,0"
)
xt "29500,70550,51000,71450"
st "reset_or_clk_to_dut_n_o : (g_NUM_DUTS-1:0)"
ju 2
blo "51000,71250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "reset_or_clk_to_dut_n_o"
t "std_logic_vector"
b "(g_NUM_DUTS-1 DOWNTO 0)"
eolc "! Either reset line or trigger"
o 13
suid 16,0
)
)
)
*212 (CptPort
uid 6894,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6895,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,66625,7000,67375"
)
tg (CPTG
uid 6896,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6897,0
va (VaSet
font "courier,8,0"
)
xt "8000,66550,26000,67450"
st "clk_from_dut_n_i : (g_NUM_DUTS-1:0)"
blo "8000,67250"
)
)
thePort (LogicalPort
decl (Decl
n "clk_from_dut_n_i"
t "std_logic_vector"
b "(g_NUM_DUTS-1 DOWNTO 0)"
eolc "clocks trigger data when in EUDET mode"
o 5
suid 17,0
)
)
)
]
shape (Rectangle
uid 6899,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "7000,60000,52000,82000"
)
oxt "14000,17000,59000,39000"
ttg (MlTextGroup
uid 6900,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*213 (Text
uid 6901,0
va (VaSet
font "courier,8,1"
)
xt "16750,69100,18750,70000"
st "work"
blo "16750,69800"
tm "BdLibraryNameMgr"
)
*214 (Text
uid 6902,0
va (VaSet
font "courier,8,1"
)
xt "16750,70000,23750,70900"
st "DUTInterfaces"
blo "16750,70700"
tm "CptNameMgr"
)
*215 (Text
uid 6903,0
va (VaSet
font "courier,8,1"
)
xt "16750,70900,17750,71800"
st "I0"
blo "16750,71600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6904,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6905,0
text (MLText
uid 6906,0
va (VaSet
font "courier,8,0"
)
xt "15000,58200,39000,60000"
st "g_NUM_DUTS    = g_NUM_DUTS       ( positive )  
g_IPBUS_WIDTH = g_IPBUS_WIDTH    ( positive )  "
)
header ""
)
elements [
(GiElement
name "g_NUM_DUTS"
type "positive"
value "g_NUM_DUTS"
)
(GiElement
name "g_IPBUS_WIDTH"
type "positive"
value "g_IPBUS_WIDTH"
)
]
)
viewicon (ZoomableIcon
uid 6907,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "7250,80250,8750,81750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*216 (PortIoIn
uid 6908,0
shape (CompositeShape
uid 6909,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6910,0
sl 0
ro 270
xt "88000,27625,89500,28375"
)
(Line
uid 6911,0
sl 0
ro 270
xt "89500,28000,90000,28000"
pts [
"89500,28000"
"90000,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6912,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6913,0
va (VaSet
font "courier,8,0"
)
xt "80500,27500,87000,28400"
st "dip_switch_i"
ju 2
blo "87000,28200"
tm "WireNameMgr"
)
)
)
*217 (SaComponent
uid 7089,0
optionalChildren [
*218 (CptPort
uid 7049,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7050,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "164250,43625,165000,44375"
)
tg (CPTG
uid 7051,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7052,0
va (VaSet
font "courier,8,0"
)
xt "166000,43550,173500,44450"
st "clk_4x_logic_i"
blo "166000,44250"
)
)
thePort (LogicalPort
decl (Decl
n "clk_4x_logic_i"
t "std_logic"
o 1
suid 1,0
)
)
)
*219 (CptPort
uid 7053,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7054,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "164250,59625,165000,60375"
)
tg (CPTG
uid 7055,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7056,0
va (VaSet
font "courier,8,0"
)
xt "166000,59550,175000,60450"
st "strobe_4x_logic_i"
blo "166000,60250"
)
)
thePort (LogicalPort
decl (Decl
n "strobe_4x_logic_i"
t "std_logic"
o 2
suid 2,0
)
)
)
*220 (CptPort
uid 7057,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7058,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "164250,51625,165000,52375"
)
tg (CPTG
uid 7059,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7060,0
va (VaSet
font "courier,8,0"
)
xt "166000,51550,172000,52450"
st "ipbus_clk_i"
blo "166000,52250"
)
)
thePort (LogicalPort
decl (Decl
n "ipbus_clk_i"
t "std_logic"
o 3
suid 3,0
)
)
)
*221 (CptPort
uid 7061,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7062,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "164250,56625,165000,57375"
)
tg (CPTG
uid 7063,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7064,0
va (VaSet
font "courier,8,0"
)
xt "166000,56550,173000,57450"
st "ipbus_reset_i"
blo "166000,57250"
)
)
thePort (LogicalPort
decl (Decl
n "ipbus_reset_i"
t "std_logic"
o 4
suid 4,0
)
)
)
*222 (CptPort
uid 7065,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7066,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "164250,53625,165000,54375"
)
tg (CPTG
uid 7067,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7068,0
va (VaSet
font "courier,8,0"
)
xt "166000,53550,169500,54450"
st "ipbus_i"
blo "166000,54250"
)
)
thePort (LogicalPort
decl (Decl
n "ipbus_i"
t "ipb_wbus"
o 5
suid 5,0
)
)
)
*223 (CptPort
uid 7069,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7070,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "206000,44625,206750,45375"
)
tg (CPTG
uid 7071,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7072,0
va (VaSet
font "courier,8,0"
)
xt "201500,44550,205000,45450"
st "ipbus_o"
ju 2
blo "205000,45250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ipbus_o"
t "ipb_rbus"
o 6
suid 6,0
)
)
)
*224 (CptPort
uid 7073,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7074,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "164250,48625,165000,49375"
)
tg (CPTG
uid 7075,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7076,0
va (VaSet
font "courier,8,0"
)
xt "166000,48550,186000,49450"
st "event_data_i : (g_EVENT_DATA_WIDTH-1:0)"
blo "166000,49250"
)
)
thePort (LogicalPort
decl (Decl
n "event_data_i"
t "std_logic_vector"
b "(g_EVENT_DATA_WIDTH-1 DOWNTO 0)"
o 7
suid 7,0
)
)
)
*225 (CptPort
uid 7077,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7078,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "164250,46625,165000,47375"
)
tg (CPTG
uid 7079,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7080,0
va (VaSet
font "courier,8,0"
)
xt "166000,46550,185000,47450"
st "trigger_count_i : (g_IPBUS_WIDTH-1:0)"
blo "166000,47250"
)
)
thePort (LogicalPort
decl (Decl
n "trigger_count_i"
t "std_logic_vector"
b "(g_IPBUS_WIDTH-1 DOWNTO 0)"
o 8
suid 8,0
)
)
)
*226 (CptPort
uid 7081,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7082,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "164250,40625,165000,41375"
)
tg (CPTG
uid 7083,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7084,0
va (VaSet
font "courier,8,0"
)
xt "166000,40550,173000,41450"
st "data_strobe_i"
blo "166000,41250"
)
)
thePort (LogicalPort
decl (Decl
n "data_strobe_i"
t "std_logic"
eolc "Indicates data to transfer"
o 9
suid 9,0
)
)
)
*227 (CptPort
uid 7085,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7086,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "206000,55625,206750,56375"
)
tg (CPTG
uid 7087,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7088,0
va (VaSet
font "courier,8,0"
)
xt "198000,55550,205000,56450"
st "buffer_full_o"
ju 2
blo "205000,56250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "buffer_full_o"
t "std_logic"
eolc "--! Goes high when event buffer almost full"
o 10
suid 10,0
)
)
)
]
shape (Rectangle
uid 7090,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "165000,40000,206000,61000"
)
oxt "16000,16000,57000,37000"
ttg (MlTextGroup
uid 7091,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*228 (Text
uid 7092,0
va (VaSet
font "courier,8,1"
)
xt "181750,43100,183750,44000"
st "work"
blo "181750,43800"
tm "BdLibraryNameMgr"
)
*229 (Text
uid 7093,0
va (VaSet
font "courier,8,1"
)
xt "181750,44000,187750,44900"
st "eventBuffer"
blo "181750,44700"
tm "CptNameMgr"
)
*230 (Text
uid 7094,0
va (VaSet
font "courier,8,1"
)
xt "181750,44900,182750,45800"
st "I5"
blo "181750,45600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7095,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7096,0
text (MLText
uid 7097,0
va (VaSet
font "courier,8,0"
)
xt "172000,38100,201000,39900"
st "g_EVENT_DATA_WIDTH = g_EVENT_DATA_WIDTH    ( positive )  
g_IPBUS_WIDTH      = g_IPBUS_WIDTH         ( positive )  "
)
header ""
)
elements [
(GiElement
name "g_EVENT_DATA_WIDTH"
type "positive"
value "g_EVENT_DATA_WIDTH"
)
(GiElement
name "g_IPBUS_WIDTH"
type "positive"
value "g_IPBUS_WIDTH"
)
]
)
viewicon (ZoomableIcon
uid 7098,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "165250,59250,166750,60750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*231 (Net
uid 7099,0
decl (Decl
n "ipbus_rst"
t "std_logic"
eolc "! IPBus reset to slaves"
o 37
suid 140,0
)
declText (MLText
uid 7100,0
va (VaSet
font "courier,8,0"
)
xt "19000,38800,52000,39700"
st "SIGNAL ipbus_rst           : std_logic -- ! IPBus reset to slaves"
)
)
*232 (Wire
uid 29,0
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2000,112000,9250,112000"
pts [
"2000,112000"
"9250,112000"
]
)
start &1
end &130
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "4000,111100,11000,112000"
st "cfd_discr_p_i"
blo "4000,111800"
tm "WireNameMgr"
)
)
on &2
)
*233 (Wire
uid 57,0
shape (OrthoPolyLine
uid 58,0
va (VaSet
vasetType 3
)
xt "138750,15000,145000,15000"
pts [
"145000,15000"
"138750,15000"
]
)
start &3
end &74
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 61,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 62,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "144000,14100,151500,15000"
st "gmii_gtx_clk_o"
blo "144000,14800"
tm "WireNameMgr"
)
)
on &4
)
*234 (Wire
uid 71,0
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
)
xt "90000,7000,104250,7000"
pts [
"90000,7000"
"104250,7000"
]
)
start &5
end &66
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "92000,6100,99000,7000"
st "gmii_rx_clk_i"
blo "92000,6800"
tm "WireNameMgr"
)
)
on &6
)
*235 (Wire
uid 85,0
shape (OrthoPolyLine
uid 86,0
va (VaSet
vasetType 3
)
xt "90000,10000,104250,10000"
pts [
"90000,10000"
"104250,10000"
]
)
start &7
end &67
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 89,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "92000,9100,98500,10000"
st "gmii_rx_dv_i"
blo "92000,9800"
tm "WireNameMgr"
)
)
on &8
)
*236 (Wire
uid 99,0
shape (OrthoPolyLine
uid 100,0
va (VaSet
vasetType 3
)
xt "90000,13000,104250,13000"
pts [
"90000,13000"
"104250,13000"
]
)
start &9
end &68
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 104,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "92000,12100,98500,13000"
st "gmii_rx_er_i"
blo "92000,12800"
tm "WireNameMgr"
)
)
on &10
)
*237 (Wire
uid 113,0
shape (OrthoPolyLine
uid 114,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "90000,16000,104250,16000"
pts [
"90000,16000"
"104250,16000"
]
)
start &11
end &69
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 117,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 118,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "92000,15100,97500,16000"
st "gmii_rxd_i"
blo "92000,15800"
tm "WireNameMgr"
)
)
on &12
)
*238 (Wire
uid 127,0
shape (OrthoPolyLine
uid 128,0
va (VaSet
vasetType 3
)
xt "138750,6000,145000,6000"
pts [
"145000,6000"
"138750,6000"
]
)
start &13
end &70
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 132,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "144000,5100,150500,6000"
st "gmii_tx_en_o"
blo "144000,5800"
tm "WireNameMgr"
)
)
on &14
)
*239 (Wire
uid 141,0
shape (OrthoPolyLine
uid 142,0
va (VaSet
vasetType 3
)
xt "138750,8000,145000,8000"
pts [
"145000,8000"
"138750,8000"
]
)
start &15
end &71
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 145,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 146,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "144000,7100,150500,8000"
st "gmii_tx_er_o"
blo "144000,7800"
tm "WireNameMgr"
)
)
on &16
)
*240 (Wire
uid 155,0
shape (OrthoPolyLine
uid 156,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "138750,11000,145000,11000"
pts [
"145000,11000"
"138750,11000"
]
)
start &17
end &72
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 159,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 160,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "144000,10100,149500,11000"
st "gmii_txd_o"
blo "144000,10800"
tm "WireNameMgr"
)
)
on &18
)
*241 (Wire
uid 169,0
shape (OrthoPolyLine
uid 170,0
va (VaSet
vasetType 3
)
xt "-4000,24000,6000,24000"
pts [
"6000,24000"
"-4000,24000"
]
)
start &19
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 173,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 174,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "5000,23100,9500,24000"
st "i2c_scl_o"
blo "5000,23800"
tm "WireNameMgr"
)
)
on &20
)
*242 (Wire
uid 183,0
shape (OrthoPolyLine
uid 184,0
va (VaSet
vasetType 3
)
xt "-3000,26000,7000,26000"
pts [
"-3000,26000"
"7000,26000"
]
)
start &21
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 187,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 188,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-1000,25100,3500,26000"
st "i2c_sda_b"
blo "-1000,25800"
tm "WireNameMgr"
)
)
on &22
)
*243 (Wire
uid 211,0
shape (OrthoPolyLine
uid 212,0
va (VaSet
vasetType 3
)
xt "138750,13000,145000,13000"
pts [
"145000,13000"
"138750,13000"
]
)
start &23
end &73
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 215,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 216,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "144000,12100,149500,13000"
st "phy_rstb_o"
blo "144000,12800"
tm "WireNameMgr"
)
)
on &24
)
*244 (Wire
uid 253,0
shape (OrthoPolyLine
uid 254,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2000,108000,9250,108000"
pts [
"2000,108000"
"9250,108000"
]
)
start &25
end &129
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 257,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 258,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "4000,107100,14000,108000"
st "threshold_discr_p_i"
blo "4000,107800"
tm "WireNameMgr"
)
)
on &26
)
*245 (Wire
uid 751,0
shape (OrthoPolyLine
uid 752,0
va (VaSet
vasetType 3
)
xt "90000,19000,104250,19000"
pts [
"90000,19000"
"104250,19000"
]
)
start &38
end &75
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 755,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 756,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "92000,18100,97500,19000"
st "sysclk_n_i"
blo "92000,18800"
tm "WireNameMgr"
)
)
on &177
)
*246 (Wire
uid 765,0
shape (OrthoPolyLine
uid 766,0
va (VaSet
vasetType 3
)
xt "90000,22000,104250,22000"
pts [
"90000,22000"
"104250,22000"
]
)
start &39
end &76
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 769,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 770,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "92000,21100,97500,22000"
st "sysclk_p_i"
blo "92000,21800"
tm "WireNameMgr"
)
)
on &176
)
*247 (Wire
uid 1215,0
shape (OrthoPolyLine
uid 1216,0
va (VaSet
vasetType 3
)
xt "-7000,73000,6250,73000"
pts [
"6250,73000"
"-7000,73000"
]
)
start &202
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1219,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1220,0
va (VaSet
font "courier,8,0"
)
xt "-2750,72100,5250,73000"
st "strobe_4x_logic"
blo "-2750,72800"
tm "WireNameMgr"
)
)
on &93
)
*248 (Wire
uid 1304,0
shape (OrthoPolyLine
uid 1305,0
va (VaSet
vasetType 3
)
xt "-7000,71000,6250,71000"
pts [
"-7000,71000"
"6250,71000"
]
)
end &201
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1308,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1309,0
va (VaSet
font "courier,8,0"
)
xt "-5000,70100,1500,71000"
st "clk_4x_logic"
blo "-5000,70800"
tm "WireNameMgr"
)
)
on &40
)
*249 (Wire
uid 1359,0
shape (OrthoPolyLine
uid 1360,0
va (VaSet
vasetType 3
)
xt "138750,17000,146000,17000"
pts [
"138750,17000"
"146000,17000"
]
)
start &77
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1363,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1364,0
va (VaSet
font "courier,8,0"
)
xt "140750,16100,145250,17000"
st "ipbus_clk"
blo "140750,16800"
tm "WireNameMgr"
)
)
on &41
)
*250 (Wire
uid 1367,0
shape (OrthoPolyLine
uid 1368,0
va (VaSet
vasetType 3
)
xt "138750,20000,146000,20000"
pts [
"138750,20000"
"146000,20000"
]
)
start &78
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1371,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1372,0
va (VaSet
font "courier,8,0"
)
xt "140750,19100,145250,20000"
st "ipbus_rst"
blo "140750,19800"
tm "WireNameMgr"
)
)
on &231
)
*251 (Wire
uid 1383,0
shape (OrthoPolyLine
uid 1384,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "138750,22000,146000,22000"
pts [
"138750,22000"
"146000,22000"
]
)
start &79
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 1387,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1388,0
va (VaSet
font "courier,8,0"
)
xt "140000,21100,155000,22000"
st "ipbw : (g_NUM_EXT_SLAVES-1:0)"
blo "140000,21800"
tm "WireNameMgr"
)
)
on &43
)
*252 (Wire
uid 1391,0
shape (OrthoPolyLine
uid 1392,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "89000,25000,104250,25000"
pts [
"104250,25000"
"89000,25000"
]
)
start &80
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 1395,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1396,0
va (VaSet
font "courier,8,0"
)
xt "90000,24100,105000,25000"
st "ipbr : (g_NUM_EXT_SLAVES-1:0)"
blo "90000,24800"
tm "WireNameMgr"
)
)
on &44
)
*253 (Wire
uid 1415,0
shape (OrthoPolyLine
uid 1416,0
va (VaSet
vasetType 3
)
xt "-7000,77000,6250,77000"
pts [
"6250,77000"
"-7000,77000"
]
)
start &204
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1419,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1420,0
va (VaSet
font "courier,8,0"
)
xt "-5000,76100,-500,77000"
st "ipbus_clk"
blo "-5000,76800"
tm "WireNameMgr"
)
)
on &41
)
*254 (Wire
uid 1423,0
shape (OrthoPolyLine
uid 1424,0
va (VaSet
vasetType 3
)
xt "-7000,79000,6250,79000"
pts [
"6250,79000"
"-7000,79000"
]
)
start &205
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1427,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1428,0
va (VaSet
font "courier,8,0"
)
xt "-5000,78100,1000,79000"
st "ipbus_reset"
blo "-5000,78800"
tm "WireNameMgr"
)
)
on &42
)
*255 (Wire
uid 1672,0
shape (OrthoPolyLine
uid 1673,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-7000,81000,6250,81000"
pts [
"-7000,81000"
"6250,81000"
]
)
end &206
sat 16
eat 32
sty 1
sl "(0)"
st 0
sf 1
tg (WTG
uid 1676,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1677,0
va (VaSet
font "courier,8,0"
)
xt "-5000,80100,11500,81000"
st "ipbw(0) : (g_NUM_EXT_SLAVES-1:0)"
blo "-5000,80800"
tm "WireNameMgr"
)
)
on &43
)
*256 (Wire
uid 1680,0
shape (OrthoPolyLine
uid 1681,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52750,76000,62000,76000"
pts [
"52750,76000"
"62000,76000"
]
)
start &207
sat 32
eat 16
sty 1
sl "(0)"
st 0
sf 1
tg (WTG
uid 1684,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1685,0
va (VaSet
font "courier,8,0"
)
xt "55000,75100,71500,76000"
st "ipbr(0) : (g_NUM_EXT_SLAVES-1:0)"
blo "55000,75800"
tm "WireNameMgr"
)
)
on &44
)
*257 (Wire
uid 1698,0
shape (OrthoPolyLine
uid 1699,0
va (VaSet
vasetType 3
)
xt "-1000,99000,9250,99000"
pts [
"-1000,99000"
"9250,99000"
]
)
end &126
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1702,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1703,0
va (VaSet
font "courier,8,0"
)
xt "1000,98100,7500,99000"
st "clk_4x_logic"
blo "1000,98800"
tm "WireNameMgr"
)
)
on &40
)
*258 (Wire
uid 1706,0
shape (OrthoPolyLine
uid 1707,0
va (VaSet
vasetType 3
)
xt "-1000,101000,9250,101000"
pts [
"-1000,101000"
"9250,101000"
]
)
end &128
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1710,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1711,0
va (VaSet
font "courier,8,0"
)
xt "1000,100100,9000,101000"
st "strobe_4x_logic"
blo "1000,100800"
tm "WireNameMgr"
)
)
on &93
)
*259 (Wire
uid 1714,0
shape (OrthoPolyLine
uid 1715,0
va (VaSet
vasetType 3
)
xt "-1000,117000,9250,117000"
pts [
"-1000,117000"
"9250,117000"
]
)
end &133
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1718,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1719,0
va (VaSet
font "courier,8,0"
)
xt "0,116100,4500,117000"
st "ipbus_clk"
blo "0,116800"
tm "WireNameMgr"
)
)
on &41
)
*260 (Wire
uid 1722,0
shape (OrthoPolyLine
uid 1723,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-1000,120000,9250,120000"
pts [
"-1000,120000"
"9250,120000"
]
)
end &134
sat 16
eat 32
sty 1
sl "(1)"
st 0
sf 1
tg (WTG
uid 1726,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1727,0
va (VaSet
font "courier,8,0"
)
xt "1000,119100,17500,120000"
st "ipbw(1) : (g_NUM_EXT_SLAVES-1:0)"
blo "1000,119800"
tm "WireNameMgr"
)
)
on &43
)
*261 (Wire
uid 1730,0
shape (OrthoPolyLine
uid 1731,0
va (VaSet
vasetType 3
)
xt "-1000,122000,9250,122000"
pts [
"-1000,122000"
"9250,122000"
]
)
end &136
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1734,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1735,0
va (VaSet
font "courier,8,0"
)
xt "1000,121100,7000,122000"
st "ipbus_reset"
blo "1000,121800"
tm "WireNameMgr"
)
)
on &42
)
*262 (Wire
uid 1738,0
shape (OrthoPolyLine
uid 1739,0
va (VaSet
vasetType 3
)
xt "137750,108000,151000,108000"
pts [
"137750,108000"
"151000,108000"
]
)
start &170
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1742,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1743,0
va (VaSet
font "courier,8,0"
)
xt "141750,107100,149750,108000"
st "overall_trigger"
blo "141750,107800"
tm "WireNameMgr"
)
)
on &45
)
*263 (Wire
uid 1746,0
shape (OrthoPolyLine
uid 1747,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "137750,118000,151000,118000"
pts [
"137750,118000"
"151000,118000"
]
)
start &166
sat 32
eat 16
sty 1
sl "(2)"
st 0
sf 1
tg (WTG
uid 1750,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1751,0
va (VaSet
font "courier,8,0"
)
xt "141750,117100,158250,118000"
st "ipbr(2) : (g_NUM_EXT_SLAVES-1:0)"
blo "141750,117800"
tm "WireNameMgr"
)
)
on &44
)
*264 (Wire
uid 1754,0
shape (OrthoPolyLine
uid 1755,0
va (VaSet
vasetType 3
)
xt "95000,104000,102250,104000"
pts [
"102250,104000"
"95000,104000"
]
)
start &162
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1758,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1759,0
va (VaSet
font "courier,8,0"
)
xt "94250,103100,100750,104000"
st "clk_4x_logic"
blo "94250,103800"
tm "WireNameMgr"
)
)
on &40
)
*265 (Wire
uid 1762,0
shape (OrthoPolyLine
uid 1763,0
va (VaSet
vasetType 3
)
xt "95000,107000,102250,107000"
pts [
"102250,107000"
"95000,107000"
]
)
start &163
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1766,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1767,0
va (VaSet
font "courier,8,0"
)
xt "93250,106100,101250,107000"
st "strobe_4x_logic"
blo "93250,106800"
tm "WireNameMgr"
)
)
on &93
)
*266 (Wire
uid 1778,0
shape (OrthoPolyLine
uid 1779,0
va (VaSet
vasetType 3
)
xt "81000,94000,102250,113000"
pts [
"102250,113000"
"99000,113000"
"99000,94000"
"81000,94000"
]
)
start &169
end &97
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1782,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1783,0
va (VaSet
font "courier,8,0"
)
xt "94250,112100,100750,113000"
st "overall_veto"
blo "94250,112800"
tm "WireNameMgr"
)
)
on &46
)
*267 (Wire
uid 1786,0
shape (OrthoPolyLine
uid 1787,0
va (VaSet
vasetType 3
)
xt "95000,116000,102250,116000"
pts [
"102250,116000"
"95000,116000"
]
)
start &164
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1790,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1791,0
va (VaSet
font "courier,8,0"
)
xt "95250,115100,99750,116000"
st "ipbus_clk"
blo "95250,115800"
tm "WireNameMgr"
)
)
on &41
)
*268 (Wire
uid 1794,0
shape (OrthoPolyLine
uid 1795,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "95000,119000,102250,119000"
pts [
"102250,119000"
"95000,119000"
]
)
start &165
sat 32
eat 16
sty 1
sl "(2)"
st 0
sf 1
tg (WTG
uid 1798,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1799,0
va (VaSet
font "courier,8,0"
)
xt "87000,118100,103500,119000"
st "ipbw(2) : (g_NUM_EXT_SLAVES-1:0)"
blo "87000,118800"
tm "WireNameMgr"
)
)
on &43
)
*269 (Wire
uid 1802,0
shape (OrthoPolyLine
uid 1803,0
va (VaSet
vasetType 3
)
xt "95000,122000,102250,122000"
pts [
"102250,122000"
"95000,122000"
]
)
start &167
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1806,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1807,0
va (VaSet
font "courier,8,0"
)
xt "94250,121100,100250,122000"
st "ipbus_reset"
blo "94250,121800"
tm "WireNameMgr"
)
)
on &42
)
*270 (Wire
uid 1814,0
shape (OrthoPolyLine
uid 1815,0
va (VaSet
vasetType 3
)
xt "-7000,69000,6250,69000"
pts [
"6250,69000"
"-7000,69000"
]
)
start &200
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1818,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1819,0
va (VaSet
font "courier,8,0"
)
xt "-5000,68100,3000,69000"
st "overall_trigger"
blo "-5000,68800"
tm "WireNameMgr"
)
)
on &45
)
*271 (Wire
uid 2101,0
shape (OrthoPolyLine
uid 2102,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52750,110000,102250,110000"
pts [
"52750,110000"
"102250,110000"
]
)
start &132
end &168
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2105,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2106,0
va (VaSet
font "courier,8,0"
)
xt "54000,109100,71500,110000"
st "triggers : (g_NUM_TRIG_INPUTS-1:0)"
blo "54000,109800"
tm "WireNameMgr"
)
)
on &47
)
*272 (Wire
uid 2109,0
shape (OrthoPolyLine
uid 2110,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52750,119000,65000,119000"
pts [
"52750,119000"
"65000,119000"
]
)
start &135
sat 32
eat 16
sty 1
sl "(1)"
st 0
sf 1
tg (WTG
uid 2113,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2114,0
va (VaSet
font "courier,8,0"
)
xt "56750,118100,73250,119000"
st "ipbr(1) : (g_NUM_EXT_SLAVES-1:0)"
blo "56750,118800"
tm "WireNameMgr"
)
)
on &44
)
*273 (Wire
uid 2141,0
shape (OrthoPolyLine
uid 2142,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-7000,75000,6250,75000"
pts [
"6250,75000"
"-7000,75000"
]
)
start &203
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 2145,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2146,0
va (VaSet
font "courier,8,0"
)
xt "-11000,74100,7000,75000"
st "trigger_count : (g_IPBUS_WIDTH-1:0)"
blo "-11000,74800"
tm "WireNameMgr"
)
)
on &48
)
*274 (Wire
uid 2227,0
shape (OrthoPolyLine
uid 2228,0
va (VaSet
vasetType 3
)
xt "90000,40000,102250,40000"
pts [
"102250,40000"
"90000,40000"
]
)
start &55
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 2231,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2232,0
va (VaSet
font "courier,8,0"
)
xt "92000,39100,100000,40000"
st "overall_trigger"
blo "92000,39800"
tm "WireNameMgr"
)
)
on &45
)
*275 (Wire
uid 2235,0
shape (OrthoPolyLine
uid 2236,0
va (VaSet
vasetType 3
)
xt "90000,45000,102250,45000"
pts [
"102250,45000"
"90000,45000"
]
)
start &56
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 2239,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2240,0
va (VaSet
font "courier,8,0"
)
xt "94250,44100,100750,45000"
st "clk_4x_logic"
blo "94250,44800"
tm "WireNameMgr"
)
)
on &40
)
*276 (Wire
uid 2243,0
shape (OrthoPolyLine
uid 2244,0
va (VaSet
vasetType 3
)
xt "91000,50000,102250,50000"
pts [
"102250,50000"
"91000,50000"
]
)
start &57
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 2247,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2248,0
va (VaSet
font "courier,8,0"
)
xt "92000,49100,100000,50000"
st "strobe_4x_logic"
blo "92000,49800"
tm "WireNameMgr"
)
)
on &93
)
*277 (Wire
uid 2251,0
shape (OrthoPolyLine
uid 2252,0
va (VaSet
vasetType 3
)
xt "134750,40000,164250,41000"
pts [
"134750,40000"
"140000,40000"
"140000,41000"
"164250,41000"
]
)
start &58
end &226
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2255,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2256,0
va (VaSet
font "courier,8,0"
)
xt "136750,39100,142750,40000"
st "data_strobe"
blo "136750,39800"
tm "WireNameMgr"
)
)
on &49
)
*278 (Wire
uid 2824,0
shape (OrthoPolyLine
uid 2825,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-5000,36000,5000,36000"
pts [
"-5000,36000"
"5000,36000"
]
)
end &50
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2828,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2829,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-3000,35100,4500,36000"
st "leds_o : (3:0)"
blo "-3000,35800"
tm "WireNameMgr"
)
)
on &51
)
*279 (Wire
uid 3327,0
shape (OrthoPolyLine
uid 3328,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52750,55000,102250,102000"
pts [
"52750,102000"
"87000,102000"
"87000,55000"
"102250,55000"
]
)
start &131
end &60
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 3329,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3330,0
va (VaSet
font "courier,8,0"
)
xt "76000,55100,96000,56000"
st "trigger_times : (g_NUM_TRIG_INPUTS-1:0)"
blo "76000,55800"
tm "WireNameMgr"
)
)
on &52
)
*280 (Wire
uid 3415,0
shape (OrthoPolyLine
uid 3416,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "134750,49000,164250,54000"
pts [
"134750,54000"
"140000,54000"
"140000,49000"
"164250,49000"
]
)
start &61
end &224
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3417,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3418,0
va (VaSet
font "courier,8,0"
)
xt "141000,48100,146500,49000"
st "event_data"
blo "141000,48800"
tm "WireNameMgr"
)
)
on &53
)
*281 (Wire
uid 3421,0
shape (OrthoPolyLine
uid 3422,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "134750,47000,164250,47000"
pts [
"134750,47000"
"164250,47000"
]
)
start &59
end &225
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3423,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3424,0
va (VaSet
font "courier,8,0"
)
xt "141000,46100,148000,47000"
st "trigger_count"
blo "141000,46800"
tm "WireNameMgr"
)
)
on &48
)
*282 (Wire
uid 3521,0
shape (OrthoPolyLine
uid 3522,0
va (VaSet
vasetType 3
)
xt "142000,44000,164250,44000"
pts [
"164250,44000"
"142000,44000"
]
)
start &218
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 3525,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3526,0
va (VaSet
font "courier,8,0"
)
xt "144000,43100,150500,44000"
st "clk_4x_logic"
blo "144000,43800"
tm "WireNameMgr"
)
)
on &40
)
*283 (Wire
uid 3537,0
shape (OrthoPolyLine
uid 3538,0
va (VaSet
vasetType 3
)
xt "156000,52000,164250,52000"
pts [
"164250,52000"
"156000,52000"
]
)
start &220
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 3541,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3542,0
va (VaSet
font "courier,8,0"
)
xt "158000,51100,162500,52000"
st "ipbus_clk"
blo "158000,51800"
tm "WireNameMgr"
)
)
on &41
)
*284 (Wire
uid 3545,0
shape (OrthoPolyLine
uid 3546,0
va (VaSet
vasetType 3
)
xt "156000,57000,164250,57000"
pts [
"164250,57000"
"156000,57000"
]
)
start &221
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 3549,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3550,0
va (VaSet
font "courier,8,0"
)
xt "158000,56100,164000,57000"
st "ipbus_reset"
blo "158000,56800"
tm "WireNameMgr"
)
)
on &42
)
*285 (Wire
uid 3553,0
shape (OrthoPolyLine
uid 3554,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "156000,54000,164250,54000"
pts [
"164250,54000"
"156000,54000"
]
)
start &222
sat 32
eat 16
sty 1
sl "(3)"
st 0
sf 1
tg (WTG
uid 3557,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3558,0
va (VaSet
font "courier,8,0"
)
xt "158000,53100,174500,54000"
st "ipbw(3) : (g_NUM_EXT_SLAVES-1:0)"
blo "158000,53800"
tm "WireNameMgr"
)
)
on &43
)
*286 (Wire
uid 3561,0
shape (OrthoPolyLine
uid 3562,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "206750,45000,224000,45000"
pts [
"206750,45000"
"224000,45000"
]
)
start &223
sat 32
eat 16
sty 1
sl "(3)"
st 0
sf 1
tg (WTG
uid 3565,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3566,0
va (VaSet
font "courier,8,0"
)
xt "220750,44100,237250,45000"
st "ipbr(3) : (g_NUM_EXT_SLAVES-1:0)"
blo "220750,44800"
tm "WireNameMgr"
)
)
on &44
)
*287 (Wire
uid 4567,0
shape (OrthoPolyLine
uid 4568,0
va (VaSet
vasetType 3
)
xt "189750,126000,205000,126000"
pts [
"189750,126000"
"205000,126000"
]
)
start &147
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 4571,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4572,0
va (VaSet
font "courier,8,0"
)
xt "191750,125100,198250,126000"
st "clk_4x_logic"
blo "191750,125800"
tm "WireNameMgr"
)
)
on &40
)
*288 (Wire
uid 4575,0
shape (OrthoPolyLine
uid 4576,0
va (VaSet
vasetType 3
)
xt "189750,129000,205000,129000"
pts [
"189750,129000"
"205000,129000"
]
)
start &148
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 4579,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4580,0
va (VaSet
font "courier,8,0"
)
xt "191750,128100,199750,129000"
st "strobe_4x_logic"
blo "191750,128800"
tm "WireNameMgr"
)
)
on &93
)
*289 (Wire
uid 4583,0
shape (OrthoPolyLine
uid 4584,0
va (VaSet
vasetType 3
)
xt "189750,132000,205000,132000"
pts [
"189750,132000"
"205000,132000"
]
)
start &149
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 4587,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4588,0
va (VaSet
font "courier,8,0"
)
xt "191750,131100,198750,132000"
st "clk_16x_logic"
blo "191750,131800"
tm "WireNameMgr"
)
)
on &94
)
*290 (Wire
uid 4591,0
shape (OrthoPolyLine
uid 4592,0
va (VaSet
vasetType 3
)
xt "189750,136000,205000,136000"
pts [
"189750,136000"
"205000,136000"
]
)
start &150
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 4595,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4596,0
va (VaSet
font "courier,8,0"
)
xt "191750,135100,200250,136000"
st "strobe_16x_logic"
blo "191750,135800"
tm "WireNameMgr"
)
)
on &95
)
*291 (Wire
uid 4599,0
shape (OrthoPolyLine
uid 4600,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "189750,139000,205000,139000"
pts [
"189750,139000"
"205000,139000"
]
)
start &153
sat 32
eat 16
sty 1
sl "(4)"
st 0
sf 1
tg (WTG
uid 4603,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4604,0
va (VaSet
font "courier,8,0"
)
xt "191750,138100,208250,139000"
st "ipbr(4) : (g_NUM_EXT_SLAVES-1:0)"
blo "191750,138800"
tm "WireNameMgr"
)
)
on &44
)
*292 (Wire
uid 4607,0
shape (OrthoPolyLine
uid 4608,0
va (VaSet
vasetType 3
)
xt "155000,142000,164250,142000"
pts [
"164250,142000"
"155000,142000"
]
)
start &154
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 4611,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4612,0
va (VaSet
font "courier,8,0"
)
xt "156250,141100,162250,142000"
st "ipbus_reset"
blo "156250,141800"
tm "WireNameMgr"
)
)
on &42
)
*293 (Wire
uid 4615,0
shape (OrthoPolyLine
uid 4616,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "155000,139000,164250,139000"
pts [
"164250,139000"
"155000,139000"
]
)
start &152
sat 32
eat 16
sty 1
sl "(4)"
st 0
sf 1
tg (WTG
uid 4619,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4620,0
va (VaSet
font "courier,8,0"
)
xt "157000,138100,173500,139000"
st "ipbw(4) : (g_NUM_EXT_SLAVES-1:0)"
blo "157000,138800"
tm "WireNameMgr"
)
)
on &43
)
*294 (Wire
uid 4623,0
shape (OrthoPolyLine
uid 4624,0
va (VaSet
vasetType 3
)
xt "155000,136000,164250,136000"
pts [
"164250,136000"
"155000,136000"
]
)
start &151
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 4627,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4628,0
va (VaSet
font "courier,8,0"
)
xt "157250,135100,161750,136000"
st "ipbus_clk"
blo "157250,135800"
tm "WireNameMgr"
)
)
on &41
)
*295 (Wire
uid 4631,0
shape (OrthoPolyLine
uid 4632,0
va (VaSet
vasetType 3
)
xt "155000,132000,164250,132000"
pts [
"164250,132000"
"155000,132000"
]
)
start &145
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 4635,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4636,0
va (VaSet
font "courier,8,0"
)
xt "154250,131100,161750,132000"
st "clk_logic_xtal"
blo "154250,131800"
tm "WireNameMgr"
)
)
on &92
)
*296 (Wire
uid 4657,0
shape (OrthoPolyLine
uid 4658,0
va (VaSet
vasetType 3
)
xt "157000,126000,164250,126000"
pts [
"157000,126000"
"164250,126000"
]
)
start &88
end &146
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4659,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4660,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "159000,125100,164500,126000"
st "extclk_p_b"
blo "159000,125800"
tm "WireNameMgr"
)
)
on &90
)
*297 (Wire
uid 4663,0
shape (OrthoPolyLine
uid 4664,0
va (VaSet
vasetType 3
)
xt "157000,129000,164250,129000"
pts [
"157000,129000"
"164250,129000"
]
)
start &89
end &155
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4665,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4666,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "159000,128100,164500,129000"
st "extclk_n_b"
blo "159000,128800"
tm "WireNameMgr"
)
)
on &91
)
*298 (Wire
uid 4699,0
shape (OrthoPolyLine
uid 4700,0
va (VaSet
vasetType 3
)
xt "138750,29000,146000,29000"
pts [
"138750,29000"
"146000,29000"
]
)
start &84
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 4703,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4704,0
va (VaSet
font "courier,8,0"
)
xt "140750,28100,148250,29000"
st "clk_logic_xtal"
blo "140750,28800"
tm "WireNameMgr"
)
)
on &92
)
*299 (Wire
uid 4897,0
shape (OrthoPolyLine
uid 4898,0
va (VaSet
vasetType 3
)
xt "156000,60000,164250,60000"
pts [
"164250,60000"
"156000,60000"
]
)
start &219
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 4901,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4902,0
va (VaSet
font "courier,8,0"
)
xt "154250,59100,162250,60000"
st "strobe_4x_logic"
blo "154250,59800"
tm "WireNameMgr"
)
)
on &93
)
*300 (Wire
uid 4984,0
shape (OrthoPolyLine
uid 4985,0
va (VaSet
vasetType 3
)
xt "52750,80000,75000,95000"
pts [
"52750,80000"
"56000,80000"
"56000,95000"
"75000,95000"
]
)
start &208
end &102
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 4986,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4987,0
va (VaSet
font "courier,8,0"
)
xt "54750,79100,57750,80000"
st "veto_o"
blo "54750,79800"
tm "WireNameMgr"
)
)
on &119
)
*301 (Wire
uid 4990,0
shape (OrthoPolyLine
uid 4991,0
va (VaSet
vasetType 3
)
xt "72000,33000,210000,93000"
pts [
"206750,56000"
"210000,56000"
"210000,33000"
"72000,33000"
"72000,93000"
"75000,93000"
]
)
start &227
end &100
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 4992,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4993,0
va (VaSet
font "courier,8,0"
)
xt "208750,55100,215750,56000"
st "buffer_full_o"
blo "208750,55800"
tm "WireNameMgr"
)
)
on &120
)
*302 (Wire
uid 5764,0
shape (OrthoPolyLine
uid 5765,0
va (VaSet
vasetType 3
)
xt "-1000,104000,9250,104000"
pts [
"9250,104000"
"-1000,104000"
]
)
start &137
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 5768,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5769,0
va (VaSet
font "courier,8,0"
)
xt "250,103100,7250,104000"
st "clk_16x_logic"
blo "250,103800"
tm "WireNameMgr"
)
)
on &94
)
*303 (Wire
uid 5772,0
shape (OrthoPolyLine
uid 5773,0
va (VaSet
vasetType 3
)
xt "-1000,106000,9250,106000"
pts [
"9250,106000"
"-1000,106000"
]
)
start &138
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 5776,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5777,0
va (VaSet
font "courier,8,0"
)
xt "-1750,105100,6750,106000"
st "strobe_16x_logic"
blo "-1750,105800"
tm "WireNameMgr"
)
)
on &95
)
*304 (Wire
uid 6022,0
shape (OrthoPolyLine
uid 6023,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2000,113000,9250,113000"
pts [
"2000,113000"
"9250,113000"
]
)
start &121
end &139
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6026,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6027,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "3000,112100,10000,113000"
st "cfd_discr_n_i"
blo "3000,112800"
tm "WireNameMgr"
)
)
on &122
)
*305 (Wire
uid 6036,0
shape (OrthoPolyLine
uid 6037,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2000,109000,9250,109000"
pts [
"2000,109000"
"9250,109000"
]
)
start &123
end &140
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6040,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6041,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,108100,10000,109000"
st "threshold_discr_n_i"
blo "0,108800"
tm "WireNameMgr"
)
)
on &124
)
*306 (Wire
uid 6532,0
shape (OrthoPolyLine
uid 6533,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "138750,27000,146000,27000"
pts [
"138750,27000"
"146000,27000"
]
)
start &82
sat 32
eat 16
sty 1
sl "(2)"
st 0
sf 1
tg (WTG
uid 6536,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6537,0
va (VaSet
font "courier,8,0"
)
xt "140750,26100,149750,27000"
st "leds_o(2) : (3:0)"
blo "140750,26800"
tm "WireNameMgr"
)
)
on &51
)
*307 (Wire
uid 6540,0
shape (OrthoPolyLine
uid 6541,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "138750,24000,146000,24000"
pts [
"138750,24000"
"146000,24000"
]
)
start &81
sat 32
eat 16
sty 1
sl "(3)"
st 0
sf 1
tg (WTG
uid 6544,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6545,0
va (VaSet
font "courier,8,0"
)
xt "140750,23100,149750,24000"
st "leds_o(3) : (3:0)"
blo "140750,23800"
tm "WireNameMgr"
)
)
on &51
)
*308 (Wire
uid 6610,0
shape (OrthoPolyLine
uid 6611,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "189750,143000,205000,143000"
pts [
"189750,143000"
"205000,143000"
]
)
start &157
sat 32
eat 16
sty 1
sl "(1)"
st 0
sf 1
tg (WTG
uid 6614,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6615,0
va (VaSet
font "courier,8,0"
)
xt "191750,142100,200750,143000"
st "leds_o(1) : (3:0)"
blo "191750,142800"
tm "WireNameMgr"
)
)
on &51
)
*309 (Wire
uid 6668,0
shape (OrthoPolyLine
uid 6669,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "137750,121000,151000,121000"
pts [
"137750,121000"
"151000,121000"
]
)
start &171
sat 32
eat 16
sty 1
sl "(0)"
st 0
sf 1
tg (WTG
uid 6672,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6673,0
va (VaSet
font "courier,8,0"
)
xt "139750,120100,148750,121000"
st "leds_o(0) : (3:0)"
blo "139750,120800"
tm "WireNameMgr"
)
)
on &51
)
*310 (Wire
uid 6708,0
shape (OrthoPolyLine
uid 6709,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52750,62000,61000,62000"
pts [
"52750,62000"
"61000,62000"
]
)
start &196
end &178
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 6712,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6713,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "53000,61100,69000,62000"
st "triggers_p_o : (g_NUM_DUTS-1:0)"
blo "53000,61800"
tm "WireNameMgr"
)
)
on &179
)
*311 (Wire
uid 6722,0
shape (OrthoPolyLine
uid 6723,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-3000,61000,6250,61000"
pts [
"-3000,61000"
"6250,61000"
]
)
start &180
end &197
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 6726,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6727,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-2000,60100,12000,61000"
st "busy_p_i : (g_NUM_DUTS-1:0)"
blo "-2000,60800"
tm "WireNameMgr"
)
)
on &181
)
*312 (Wire
uid 6736,0
shape (OrthoPolyLine
uid 6737,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52750,69000,61000,69000"
pts [
"52750,69000"
"61000,69000"
]
)
start &198
end &182
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 6740,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6741,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "53000,68100,71000,69000"
st "reset_or_clk_p_o : (g_NUM_DUTS-1:0)"
blo "53000,68800"
tm "WireNameMgr"
)
)
on &183
)
*313 (Wire
uid 6750,0
shape (OrthoPolyLine
uid 6751,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-3000,65000,6250,65000"
pts [
"-3000,65000"
"6250,65000"
]
)
start &184
end &199
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 6754,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6755,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-2000,64100,13500,65000"
st "dut_clk_p_i : (g_NUM_DUTS-1:0)"
blo "-2000,64800"
tm "WireNameMgr"
)
)
on &185
)
*314 (Wire
uid 6778,0
shape (OrthoPolyLine
uid 6779,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-3000,63000,6250,63000"
pts [
"-3000,63000"
"6250,63000"
]
)
start &187
end &210
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 6782,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6783,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-2000,62100,12000,63000"
st "busy_n_i : (g_NUM_DUTS-1:0)"
blo "-2000,62800"
tm "WireNameMgr"
)
)
on &188
)
*315 (Wire
uid 6792,0
shape (OrthoPolyLine
uid 6793,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52750,71000,61000,71000"
pts [
"52750,71000"
"61000,71000"
]
)
start &211
end &189
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 6796,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6797,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "53000,70100,71000,71000"
st "reset_or_clk_n_o : (g_NUM_DUTS-1:0)"
blo "53000,70800"
tm "WireNameMgr"
)
)
on &190
)
*316 (Wire
uid 6806,0
shape (OrthoPolyLine
uid 6807,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52750,64000,61000,64000"
pts [
"52750,64000"
"61000,64000"
]
)
start &209
end &191
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 6810,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6811,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "53000,63100,69000,64000"
st "triggers_n_o : (g_NUM_DUTS-1:0)"
blo "53000,63800"
tm "WireNameMgr"
)
)
on &192
)
*317 (Wire
uid 6820,0
shape (OrthoPolyLine
uid 6821,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-3000,67000,6250,67000"
pts [
"-3000,67000"
"6250,67000"
]
)
start &193
end &212
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 6824,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6825,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-2000,66100,13500,67000"
st "dut_clk_n_i : (g_NUM_DUTS-1:0)"
blo "-2000,66800"
tm "WireNameMgr"
)
)
on &194
)
*318 (Wire
uid 6914,0
shape (OrthoPolyLine
uid 6915,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "90000,28000,104250,28000"
pts [
"90000,28000"
"104250,28000"
]
)
start &216
end &83
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 6918,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6919,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "96000,27100,106500,28000"
st "dip_switch_i : (3:0)"
blo "96000,27800"
tm "WireNameMgr"
)
)
on &186
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *319 (PackageList
uid 345,0
stg "VerticalLayoutStrategy"
textVec [
*320 (Text
uid 346,0
va (VaSet
font "courier,8,1"
)
xt "-13000,0,-6500,900"
st "Package List"
blo "-13000,700"
)
*321 (MLText
uid 347,0
va (VaSet
font "courier,8,0"
)
xt "-13000,900,3000,10800"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;

LIBRARY work;
USE work.ipbus.all;
USE work.emac_hostbus_decl.all;

USE work.fmcTLU.all;
LIBRARY unisim;
USE unisim.vcomponents.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 348,0
stg "VerticalLayoutStrategy"
textVec [
*322 (Text
uid 349,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,0,30000,900"
st "Compiler Directives"
blo "20000,700"
)
*323 (Text
uid 350,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,900,31500,1800"
st "Pre-module directives:"
blo "20000,1600"
)
*324 (MLText
uid 351,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,1800,30100,3600"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*325 (Text
uid 352,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,3600,32000,4500"
st "Post-module directives:"
blo "20000,4300"
)
*326 (MLText
uid 353,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*327 (Text
uid 354,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,4500,31500,5400"
st "End-module directives:"
blo "20000,5200"
)
*328 (MLText
uid 355,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,5400,20000,5400"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "1894,-1,3824,1199"
viewArea "58901,-5745,183512,69372"
cachedDiagramExtent "-13000,0,237250,158000"
pageSetupInfo (PageSetupInfo
toPrinter 1
paperWidth 1684
paperHeight 2384
unixPaperWidth 1684
unixPaperHeight 2384
paperType "A1  (594mm x 841mm)"
unixPaperName "A1  (594mm x 841mm)"
panelVisible 1
allPanelsVisible 1
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-13000,0"
lastUid 7493,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "200,200,2200,1100"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "courier,8,1"
)
xt "1000,1000,4000,1900"
st "Panel0"
blo "1000,1700"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*329 (Text
va (VaSet
font "courier,8,1"
)
xt "1750,3650,6250,4550"
st "<library>"
blo "1750,4350"
tm "BdLibraryNameMgr"
)
*330 (Text
va (VaSet
font "courier,8,1"
)
xt "1750,4550,5250,5450"
st "<block>"
blo "1750,5250"
tm "BlkNameMgr"
)
*331 (Text
va (VaSet
font "courier,8,1"
)
xt "1750,5450,2750,6350"
st "I0"
blo "1750,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "1750,13650,1750,13650"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*332 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,3650,4500,4550"
st "Library"
blo "1000,4350"
)
*333 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,4550,7000,5450"
st "MWComponent"
blo "1000,5250"
)
*334 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,5450,2000,6350"
st "I0"
blo "1000,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6000,1650,-6000,1650"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*335 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,3650,4500,4550"
st "Library"
blo "1000,4350"
tm "BdLibraryNameMgr"
)
*336 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,4550,7000,5450"
st "SaComponent"
blo "1000,5250"
tm "CptNameMgr"
)
*337 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,5450,2000,6350"
st "I0"
blo "1000,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6000,1650,-6000,1650"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*338 (Text
va (VaSet
font "courier,8,1"
)
xt "500,3650,4000,4550"
st "Library"
blo "500,4350"
)
*339 (Text
va (VaSet
font "courier,8,1"
)
xt "500,4550,7500,5450"
st "VhdlComponent"
blo "500,5250"
)
*340 (Text
va (VaSet
font "courier,8,1"
)
xt "500,5450,1500,6350"
st "I0"
blo "500,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6500,1650,-6500,1650"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-750,0,8750,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*341 (Text
va (VaSet
font "courier,8,1"
)
xt "-250,3650,3250,4550"
st "Library"
blo "-250,4350"
)
*342 (Text
va (VaSet
font "courier,8,1"
)
xt "-250,4550,8250,5450"
st "VerilogComponent"
blo "-250,5250"
)
*343 (Text
va (VaSet
font "courier,8,1"
)
xt "-250,5450,750,6350"
st "I0"
blo "-250,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-7250,1650,-7250,1650"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*344 (Text
va (VaSet
font "courier,8,1"
)
xt "3250,4100,4750,5000"
st "eb1"
blo "3250,4800"
tm "HdlTextNameMgr"
)
*345 (Text
va (VaSet
font "courier,8,1"
)
xt "3250,5000,3750,5900"
st "1"
blo "3250,5700"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "courier,8,0"
)
xt "200,200,2200,1100"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "courier,8,1"
)
xt "-250,-450,250,450"
st "G"
blo "-250,250"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,2000,900"
st "sig0"
blo "0,700"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,2500,900"
st "dbus0"
blo "0,700"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,3500,900"
st "bundle0"
blo "0,700"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "courier,8,0"
)
xt "0,900,1000,1800"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "courier,8,0"
)
)
second (MLText
va (VaSet
font "courier,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "courier,8,0"
)
xt "0,-1000,14500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1350"
)
num (Text
va (VaSet
font "courier,8,0"
)
xt "300,250,800,1150"
st "1"
blo "300,950"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*346 (Text
va (VaSet
font "courier,8,1"
)
xt "12500,20000,22000,20900"
st "Frame Declarations"
blo "12500,20700"
)
*347 (MLText
va (VaSet
font "courier,8,0"
)
xt "12500,20900,12500,20900"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "courier,8,0"
)
xt "0,-1000,9000,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1350"
)
num (Text
va (VaSet
font "courier,8,0"
)
xt "300,250,800,1150"
st "1"
blo "300,950"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*348 (Text
va (VaSet
font "courier,8,1"
)
xt "12500,20000,22000,20900"
st "Frame Declarations"
blo "12500,20700"
)
*349 (MLText
va (VaSet
font "courier,8,0"
)
xt "12500,20900,12500,20900"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,2000,1650"
st "Port"
blo "0,1450"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,2000,1650"
st "Port"
blo "0,1450"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "courier,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "courier,8,1"
)
xt "17000,1900,23500,2800"
st "Declarations"
blo "17000,2600"
)
portLabel (Text
uid 3,0
va (VaSet
font "courier,8,1"
)
xt "17000,2800,20000,3700"
st "Ports:"
blo "17000,3500"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "17000,1900,21500,2800"
st "Pre User:"
blo "17000,2600"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "17000,1900,17000,1900"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "courier,8,1"
)
xt "17000,29800,25500,30700"
st "Diagram Signals:"
blo "17000,30500"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "17000,1900,22500,2800"
st "Post User:"
blo "17000,2600"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "17000,1900,17000,1900"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 140,0
usingSuid 1
emptyRow *350 (LEmptyRow
)
uid 358,0
optionalChildren [
*351 (RefLabelRowHdr
)
*352 (TitleRowHdr
)
*353 (FilterRowHdr
)
*354 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*355 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*356 (GroupColHdr
tm "GroupColHdrMgr"
)
*357 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*358 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*359 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*360 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*361 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*362 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*363 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "gmii_gtx_clk_o"
t "std_logic"
o 16
suid 4,0
)
)
uid 279,0
)
*364 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "gmii_tx_en_o"
t "std_logic"
o 17
suid 9,0
)
)
uid 281,0
)
*365 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "gmii_tx_er_o"
t "std_logic"
o 18
suid 10,0
)
)
uid 283,0
)
*366 (LeafLogPort
port (LogicalPort
decl (Decl
n "gmii_rx_clk_i"
t "std_logic"
o 8
suid 5,0
)
)
uid 285,0
)
*367 (LeafLogPort
port (LogicalPort
decl (Decl
n "gmii_rx_dv_i"
t "std_logic"
o 9
suid 6,0
)
)
uid 287,0
)
*368 (LeafLogPort
port (LogicalPort
decl (Decl
n "gmii_rx_er_i"
t "std_logic"
o 10
suid 7,0
)
)
uid 289,0
)
*369 (LeafLogPort
port (LogicalPort
decl (Decl
n "gmii_rxd_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 11
suid 8,0
)
)
uid 291,0
)
*370 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "phy_rstb_o"
t "std_logic"
o 22
suid 15,0
)
)
uid 293,0
)
*371 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "gmii_txd_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 19
suid 11,0
)
)
uid 295,0
)
*372 (LeafLogPort
port (LogicalPort
decl (Decl
n "threshold_discr_p_i"
t "std_logic_vector"
b "(g_NUM_TRIG_INPUTS-1 DOWNTO 0)"
o 15
suid 18,0
)
)
uid 305,0
)
*373 (LeafLogPort
port (LogicalPort
decl (Decl
n "cfd_discr_p_i"
t "std_logic_vector"
b "(g_NUM_TRIG_INPUTS-1 DOWNTO 0)"
o 4
suid 2,0
)
)
uid 307,0
)
*374 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "i2c_scl_o"
t "std_logic"
o 20
suid 12,0
)
)
uid 309,0
)
*375 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "i2c_sda_b"
t "std_logic"
o 29
suid 13,0
)
)
uid 311,0
)
*376 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk_4x_logic"
t "std_logic"
eolc "! normally 160MHz"
o 32
suid 26,0
)
)
uid 1223,0
)
*377 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ipbus_clk"
t "std_logic"
o 39
suid 39,0
)
)
uid 2119,0
)
*378 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ipbus_reset"
t "std_logic"
o 40
suid 40,0
)
)
uid 2121,0
)
*379 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ipbw"
t "ipb_wbus_array"
b "(g_NUM_EXT_SLAVES-1 DOWNTO 0)"
eolc "! IBus write signals"
o 41
suid 41,0
)
)
uid 2123,0
)
*380 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ipbr"
t "ipb_rbus_array"
b "(g_NUM_EXT_SLAVES-1 DOWNTO 0)"
eolc "! IPBus read signals"
o 38
suid 42,0
)
)
uid 2125,0
)
*381 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "overall_trigger"
t "std_logic"
eolc "goes high to load trigger data"
o 42
suid 61,0
)
)
uid 2131,0
)
*382 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "overall_veto"
t "std_logic"
eolc "! Halts triggers when high"
o 43
suid 62,0
)
)
uid 2133,0
)
*383 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "triggers"
t "std_logic_vector"
b "(g_NUM_TRIG_INPUTS-1 DOWNTO 0)"
eolc "! High when trigger from input conector active"
o 48
suid 68,0
)
)
uid 2137,0
)
*384 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "trigger_count"
t "std_logic_vector"
b "(g_IPBUS_WIDTH-1 DOWNTO 0)"
o 46
suid 77,0
)
)
uid 2287,0
)
*385 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "data_strobe"
t "std_logic"
eolc "goes high when data ready to load into event buffer"
o 34
suid 82,0
)
)
uid 2362,0
)
*386 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "leds_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 21
suid 83,0
)
)
uid 2814,0
scheme 0
)
*387 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "trigger_times"
t "t_triggerTimeArray"
b "(g_NUM_TRIG_INPUTS-1 DOWNTO 0)"
eolc "! trigger arrival time ( w.r.t. logic_strobe)"
preAdd 0
posAdd 0
o 47
suid 86,0
)
)
uid 3333,0
)
*388 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "event_data"
t "std_logic_vector"
b "(g_EVENT_DATA_WIDTH-1 DOWNTO 0)"
o 35
suid 93,0
)
)
uid 3653,0
)
*389 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "extclk_p_b"
t "std_logic"
eolc "either external clock in, or a clock being driven out"
o 28
suid 105,0
)
)
uid 4683,0
)
*390 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "extclk_n_b"
t "std_logic"
o 27
suid 106,0
)
)
uid 4685,0
)
*391 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk_logic_xtal"
t "std_logic"
eolc "! 40MHz clock from onboard xtal"
o 33
suid 107,0
)
)
uid 4687,0
)
*392 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "strobe_4x_logic"
t "std_logic"
eolc "one pulse every 4 cycles of clk_4x"
o 45
suid 109,0
)
)
uid 4705,0
)
*393 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "clk_16x_logic"
t "std_logic"
eolc "640MHz clock"
o 31
suid 110,0
)
)
uid 4707,0
)
*394 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "strobe_16x_logic"
t "std_logic"
eolc "--! Pulses one cycle every 4 of 16x clock."
o 44
suid 111,0
)
)
uid 4709,0
)
*395 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "veto_o"
t "std_logic"
eolc "goes high when one or more DUT are busy"
o 49
suid 116,0
)
)
uid 4994,0
)
*396 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "buffer_full_o"
t "std_logic"
eolc "--! Goes high when event buffer almost full"
o 30
suid 117,0
)
)
uid 4996,0
)
*397 (LeafLogPort
port (LogicalPort
decl (Decl
n "cfd_discr_n_i"
t "std_logic_vector"
b "(g_NUM_TRIG_INPUTS-1 DOWNTO 0)"
o 3
suid 120,0
)
)
uid 6012,0
)
*398 (LeafLogPort
port (LogicalPort
decl (Decl
n "threshold_discr_n_i"
t "std_logic_vector"
b "(g_NUM_TRIG_INPUTS-1 DOWNTO 0)"
o 14
suid 121,0
)
)
uid 6014,0
)
*399 (LeafLogPort
port (LogicalPort
decl (Decl
n "sysclk_p_i"
t "std_logic"
o 13
suid 129,0
)
)
uid 6680,0
)
*400 (LeafLogPort
port (LogicalPort
decl (Decl
n "sysclk_n_i"
t "std_logic"
eolc "! 200 MHz xtal clock"
o 12
suid 130,0
)
)
uid 6682,0
)
*401 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "triggers_p_o"
t "std_logic_vector"
b "(g_NUM_DUTS-1 DOWNTO 0)"
o 26
suid 131,0
)
)
uid 6685,0
)
*402 (LeafLogPort
port (LogicalPort
decl (Decl
n "busy_p_i"
t "std_logic_vector"
b "(g_NUM_DUTS-1 DOWNTO 0)"
o 2
suid 132,0
)
)
uid 6687,0
)
*403 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "reset_or_clk_p_o"
t "std_logic_vector"
b "(g_NUM_DUTS-1 DOWNTO 0)"
o 24
suid 133,0
)
)
uid 6689,0
)
*404 (LeafLogPort
port (LogicalPort
decl (Decl
n "dut_clk_p_i"
t "std_logic_vector"
b "(g_NUM_DUTS-1 DOWNTO 0)"
o 7
suid 134,0
)
)
uid 6691,0
)
*405 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "dip_switch_i"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 5
suid 135,0
)
)
uid 6693,0
)
*406 (LeafLogPort
port (LogicalPort
decl (Decl
n "busy_n_i"
t "std_logic_vector"
b "(g_NUM_DUTS-1 DOWNTO 0)"
o 1
suid 136,0
)
)
uid 6695,0
)
*407 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "reset_or_clk_n_o"
t "std_logic_vector"
b "(g_NUM_DUTS-1 DOWNTO 0)"
o 23
suid 137,0
)
)
uid 6697,0
)
*408 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "triggers_n_o"
t "std_logic_vector"
b "(g_NUM_DUTS-1 DOWNTO 0)"
o 25
suid 138,0
)
)
uid 6699,0
)
*409 (LeafLogPort
port (LogicalPort
decl (Decl
n "dut_clk_n_i"
t "std_logic_vector"
b "(g_NUM_DUTS-1 DOWNTO 0)"
o 6
suid 139,0
)
)
uid 6701,0
)
*410 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ipbus_rst"
t "std_logic"
eolc "! IPBus reset to slaves"
o 37
suid 140,0
)
)
uid 7101,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 371,0
optionalChildren [
*411 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *412 (MRCItem
litem &350
pos 48
dimension 20
)
uid 373,0
optionalChildren [
*413 (MRCItem
litem &351
pos 0
dimension 20
uid 374,0
)
*414 (MRCItem
litem &352
pos 1
dimension 23
uid 375,0
)
*415 (MRCItem
litem &353
pos 2
hidden 1
dimension 20
uid 376,0
)
*416 (MRCItem
litem &363
pos 0
dimension 20
uid 280,0
)
*417 (MRCItem
litem &364
pos 1
dimension 20
uid 282,0
)
*418 (MRCItem
litem &365
pos 2
dimension 20
uid 284,0
)
*419 (MRCItem
litem &366
pos 3
dimension 20
uid 286,0
)
*420 (MRCItem
litem &367
pos 4
dimension 20
uid 288,0
)
*421 (MRCItem
litem &368
pos 5
dimension 20
uid 290,0
)
*422 (MRCItem
litem &369
pos 6
dimension 20
uid 292,0
)
*423 (MRCItem
litem &370
pos 7
dimension 20
uid 294,0
)
*424 (MRCItem
litem &371
pos 8
dimension 20
uid 296,0
)
*425 (MRCItem
litem &372
pos 17
dimension 20
uid 306,0
)
*426 (MRCItem
litem &373
pos 19
dimension 20
uid 308,0
)
*427 (MRCItem
litem &374
pos 21
dimension 20
uid 310,0
)
*428 (MRCItem
litem &375
pos 22
dimension 20
uid 312,0
)
*429 (MRCItem
litem &376
pos 29
dimension 20
uid 1224,0
)
*430 (MRCItem
litem &377
pos 30
dimension 20
uid 2120,0
)
*431 (MRCItem
litem &378
pos 31
dimension 20
uid 2122,0
)
*432 (MRCItem
litem &379
pos 32
dimension 20
uid 2124,0
)
*433 (MRCItem
litem &380
pos 33
dimension 20
uid 2126,0
)
*434 (MRCItem
litem &381
pos 34
dimension 20
uid 2132,0
)
*435 (MRCItem
litem &382
pos 35
dimension 20
uid 2134,0
)
*436 (MRCItem
litem &383
pos 36
dimension 20
uid 2138,0
)
*437 (MRCItem
litem &384
pos 37
dimension 20
uid 2288,0
)
*438 (MRCItem
litem &385
pos 38
dimension 20
uid 2363,0
)
*439 (MRCItem
litem &386
pos 23
dimension 20
uid 2815,0
)
*440 (MRCItem
litem &387
pos 39
dimension 20
uid 3334,0
)
*441 (MRCItem
litem &388
pos 40
dimension 20
uid 3654,0
)
*442 (MRCItem
litem &389
pos 24
dimension 20
uid 4684,0
)
*443 (MRCItem
litem &390
pos 25
dimension 20
uid 4686,0
)
*444 (MRCItem
litem &391
pos 41
dimension 20
uid 4688,0
)
*445 (MRCItem
litem &392
pos 42
dimension 20
uid 4706,0
)
*446 (MRCItem
litem &393
pos 43
dimension 20
uid 4708,0
)
*447 (MRCItem
litem &394
pos 44
dimension 20
uid 4710,0
)
*448 (MRCItem
litem &395
pos 45
dimension 20
uid 4995,0
)
*449 (MRCItem
litem &396
pos 46
dimension 20
uid 4997,0
)
*450 (MRCItem
litem &397
pos 20
dimension 20
uid 6013,0
)
*451 (MRCItem
litem &398
pos 18
dimension 20
uid 6015,0
)
*452 (MRCItem
litem &399
pos 26
dimension 20
uid 6681,0
)
*453 (MRCItem
litem &400
pos 27
dimension 20
uid 6683,0
)
*454 (MRCItem
litem &401
pos 9
dimension 20
uid 6684,0
)
*455 (MRCItem
litem &402
pos 11
dimension 20
uid 6686,0
)
*456 (MRCItem
litem &403
pos 13
dimension 20
uid 6688,0
)
*457 (MRCItem
litem &404
pos 15
dimension 20
uid 6690,0
)
*458 (MRCItem
litem &405
pos 28
dimension 20
uid 6692,0
)
*459 (MRCItem
litem &406
pos 12
dimension 20
uid 6694,0
)
*460 (MRCItem
litem &407
pos 14
dimension 20
uid 6696,0
)
*461 (MRCItem
litem &408
pos 10
dimension 20
uid 6698,0
)
*462 (MRCItem
litem &409
pos 16
dimension 20
uid 6700,0
)
*463 (MRCItem
litem &410
pos 47
dimension 20
uid 7102,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 377,0
optionalChildren [
*464 (MRCItem
litem &354
pos 0
dimension 20
uid 378,0
)
*465 (MRCItem
litem &356
pos 1
dimension 50
uid 379,0
)
*466 (MRCItem
litem &357
pos 2
dimension 176
uid 380,0
)
*467 (MRCItem
litem &358
pos 3
dimension 50
uid 381,0
)
*468 (MRCItem
litem &359
pos 4
dimension 100
uid 382,0
)
*469 (MRCItem
litem &360
pos 5
dimension 213
uid 383,0
)
*470 (MRCItem
litem &361
pos 6
dimension 50
uid 384,0
)
*471 (MRCItem
litem &362
pos 7
dimension 80
uid 385,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 372,0
vaOverrides [
]
)
]
)
uid 357,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *472 (LEmptyRow
)
uid 387,0
optionalChildren [
*473 (RefLabelRowHdr
)
*474 (TitleRowHdr
)
*475 (FilterRowHdr
)
*476 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*477 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*478 (GroupColHdr
tm "GroupColHdrMgr"
)
*479 (NameColHdr
tm "GenericNameColHdrMgr"
)
*480 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*481 (InitColHdr
tm "GenericValueColHdrMgr"
)
*482 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*483 (EolColHdr
tm "GenericEolColHdrMgr"
)
*484 (LogGeneric
generic (GiElement
name "g_NUM_DUTS"
type "positive"
value "3"
)
uid 738,0
)
*485 (LogGeneric
generic (GiElement
name "g_NUM_TRIG_INPUTS"
type "positive"
value "4"
)
uid 740,0
)
*486 (LogGeneric
generic (GiElement
name "g_NUM_EXT_SLAVES"
type "positive"
value "5"
e "! Number of slaves outside IPBus interface"
)
uid 2456,0
)
*487 (LogGeneric
generic (GiElement
name "g_EVENT_DATA_WIDTH"
type "positive"
value "64"
)
uid 2458,0
)
*488 (LogGeneric
generic (GiElement
name "g_IPBUS_WIDTH"
type "positive"
value "32"
)
uid 2460,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 399,0
optionalChildren [
*489 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *490 (MRCItem
litem &472
pos 5
dimension 20
)
uid 401,0
optionalChildren [
*491 (MRCItem
litem &473
pos 0
dimension 20
uid 402,0
)
*492 (MRCItem
litem &474
pos 1
dimension 23
uid 403,0
)
*493 (MRCItem
litem &475
pos 2
hidden 1
dimension 20
uid 404,0
)
*494 (MRCItem
litem &484
pos 0
dimension 20
uid 737,0
)
*495 (MRCItem
litem &485
pos 1
dimension 20
uid 739,0
)
*496 (MRCItem
litem &486
pos 2
dimension 20
uid 2457,0
)
*497 (MRCItem
litem &487
pos 3
dimension 20
uid 2459,0
)
*498 (MRCItem
litem &488
pos 4
dimension 20
uid 2461,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 405,0
optionalChildren [
*499 (MRCItem
litem &476
pos 0
dimension 20
uid 406,0
)
*500 (MRCItem
litem &478
pos 1
dimension 50
uid 407,0
)
*501 (MRCItem
litem &479
pos 2
dimension 100
uid 408,0
)
*502 (MRCItem
litem &480
pos 3
dimension 100
uid 409,0
)
*503 (MRCItem
litem &481
pos 4
dimension 50
uid 410,0
)
*504 (MRCItem
litem &482
pos 5
dimension 50
uid 411,0
)
*505 (MRCItem
litem &483
pos 6
dimension 80
uid 412,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 400,0
vaOverrides [
]
)
]
)
uid 386,0
type 1
)
activeModelName "BlockDiag"
)
