# Youssef Khattab  
**IC Design Engineer | Electronics & Communications Engineering**  
üìç Cairo, Egypt  
üìß [youssefkhattab.v@gmail.com](mailto:youssefkhattab.v@gmail.com)  
üîó [LinkedIn](https://www.linkedin.com/in/youssefkhattabVLSI)  

---

## üí° Interests  
Digital IC Design ‚Ä¢ ASIC/FPGA Design ‚Ä¢ RTL to GDSII Flow ‚Ä¢ Design Verification ‚Ä¢ High-Level Synthesis ‚Ä¢ EDA Tools ‚Ä¢ HW/SW Co-Design ‚Ä¢ UVM

---

## üß† Technical Skills  

- **HDLs**: Verilog, SystemVerilog 
- **EDA Tools**: Synopsys (DC, ICC2, Formality, PrimeTime), QuestaSim, Cadence Innovus, Calibre, Tanner EDA, OpenROAD  
- **ASIC Flow**: RTL Design, Verification (UVM), Synthesis, STA, DFT, PnR, CDC, Power Analysis  
- **Programming**: C++, Python, MATLAB, TCL, SVRF  
- **Architectures**: RISC-V, MIPS, x86  
- **Platforms**: Linux  

---

## üõ†Ô∏è Highlight Projects  

- **CURISC-V Processor Design & Verification**  
- **I2C Master Core ‚Äì Complete ASIC Flow**  
- **RTL to GDSII Flow of Multi-Clock Digital System**  
- **Systolic Array Accelerator for CNN Computation**  
- **Full-Custom 4-bit Microprocessor & PRNG (250nm)**  
- **5G Slot Configuration (Pattern 1 & 2) in MATLAB**  
- **Layout Schema Generator (LSG) Rule Verification using SVRF**  
- **Nodal Analysis & Circuit Stamping Tool in C++/MATLAB**  

---

## üìö Education  
**BSc. Electronics & Electrical Communications Engineering** ‚Äì Cairo University  

---

