=====
SETUP
7.132
16.634
23.766
Cortex_M1_instance/HCLK_ibuf
0.000
1.288
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0
3.832
4.138
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s346
6.471
6.673
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s326
6.673
6.742
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s1
8.301
8.718
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s0
8.720
9.118
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s
9.722
10.172
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s
10.172
10.212
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s
10.212
10.252
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s
10.252
10.292
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s
10.292
10.332
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s
10.332
10.372
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s
10.372
10.412
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s
10.412
10.452
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s
10.452
10.492
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_s
10.492
10.532
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_s
10.532
10.572
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_13_s
10.572
10.612
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_14_s
10.612
10.652
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_15_s
10.652
10.889
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/DTCMADDR_Z_15_s7
11.889
12.099
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s39
13.682
14.014
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s35
14.124
14.334
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s31
14.460
14.873
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem2_DTCMRDATA[16]_DOAL_G_0_s30
16.221
16.634
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem2_15349_REDUCAREG_G_s
16.634
=====
SETUP
7.228
16.538
23.766
Cortex_M1_instance/HCLK_ibuf
0.000
1.288
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0
3.832
4.138
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s346
6.471
6.673
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s326
6.673
6.742
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s1
8.301
8.718
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s0
8.720
9.118
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s
9.722
10.172
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s
10.172
10.212
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s
10.212
10.252
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s
10.252
10.292
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s
10.292
10.332
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s
10.332
10.372
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s
10.372
10.412
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s
10.412
10.452
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s
10.452
10.492
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_s
10.492
10.532
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_s
10.532
10.572
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_13_s
10.572
10.612
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_14_s
10.612
10.652
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_15_s
10.652
10.889
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/DTCMADDR_Z_15_s7
11.889
12.099
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s39
13.682
14.014
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s35
14.124
14.334
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s31
14.460
14.873
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem1_DTCMRDATA[8]_DOAL_G_0_s30
16.125
16.538
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem1_15350_REDUCAREG_G_s
16.538
=====
SETUP
7.272
16.501
23.774
Cortex_M1_instance/HCLK_ibuf
0.000
1.288
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0
3.832
4.138
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s346
6.471
6.673
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s326
6.673
6.742
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s1
8.301
8.718
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s0
8.720
9.118
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s
9.722
10.172
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s
10.172
10.212
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s
10.212
10.252
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s
10.252
10.292
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s
10.292
10.332
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s
10.332
10.372
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s
10.372
10.412
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s
10.412
10.452
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s
10.452
10.492
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_s
10.492
10.532
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_s
10.532
10.572
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_13_s
10.572
10.612
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_14_s
10.612
10.652
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_15_s
10.652
10.889
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/DTCMADDR_Z_15_s7
11.889
12.099
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s39
13.682
14.014
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s35
14.124
14.334
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s31
14.460
14.873
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem2_ITCMRDATA[16]_DOAL_G_0_s30
16.080
16.501
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem2_15111_REDUCAREG_G_s
16.501
=====
SETUP
7.328
16.438
23.766
Cortex_M1_instance/HCLK_ibuf
0.000
1.288
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0
3.832
4.138
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s346
6.471
6.673
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s326
6.673
6.742
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s1
8.301
8.718
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s0
8.720
9.118
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s
9.722
10.172
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s
10.172
10.212
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s
10.212
10.252
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s
10.252
10.292
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s
10.292
10.332
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s
10.332
10.372
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s
10.372
10.412
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s
10.412
10.452
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s
10.452
10.492
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_s
10.492
10.532
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_s
10.532
10.572
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_13_s
10.572
10.612
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_14_s
10.612
10.652
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_15_s
10.652
10.889
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/DTCMADDR_Z_15_s7
11.889
12.099
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s39
13.682
14.014
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s35
14.124
14.334
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s31
14.460
14.873
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s40
16.017
16.438
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_15110_REDUCAREG_G_s
16.438
=====
SETUP
7.493
16.280
23.774
Cortex_M1_instance/HCLK_ibuf
0.000
1.288
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0
3.832
4.138
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s346
6.471
6.673
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s326
6.673
6.742
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s1
8.301
8.718
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s0
8.720
9.118
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s
9.722
10.172
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s
10.172
10.212
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s
10.212
10.252
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s
10.252
10.292
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s
10.292
10.332
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s
10.332
10.372
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s
10.372
10.412
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s
10.412
10.452
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s
10.452
10.492
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_s
10.492
10.532
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_s
10.532
10.572
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_13_s
10.572
10.612
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_14_s
10.612
10.652
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_15_s
10.652
10.889
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/DTCMADDR_Z_15_s7
11.889
12.099
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s39
13.682
14.014
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s35
14.124
14.334
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s31
14.460
14.873
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem1_ITCMRDATA[8]_DOAL_G_0_s30
15.863
16.280
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem1_15112_REDUCAREG_G_s
16.280
=====
SETUP
7.576
16.707
24.284
Cortex_M1_instance/HCLK_ibuf
0.000
1.288
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0
3.832
4.138
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s346
6.471
6.673
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s326
6.673
6.742
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s1
8.301
8.718
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s0
8.720
9.118
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s
9.722
10.172
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s
10.172
10.212
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s
10.212
10.252
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s
10.252
10.292
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s
10.292
10.332
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s
10.332
10.372
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s
10.372
10.412
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s
10.412
10.452
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s
10.452
10.647
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/DTCMADDR_Z_10_s7
11.427
11.840
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_0_s
16.707
=====
SETUP
7.691
16.592
24.284
Cortex_M1_instance/HCLK_ibuf
0.000
1.288
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0
3.832
4.138
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s346
6.471
6.673
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s326
6.673
6.742
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s1
8.301
8.718
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s0
8.720
9.118
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s
9.722
10.172
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s
10.172
10.212
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s
10.212
10.252
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s
10.252
10.292
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s
10.292
10.332
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s
10.332
10.372
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s
10.372
10.412
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s
10.412
10.452
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s
10.452
10.492
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_s
10.492
10.532
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_s
10.532
10.727
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/DTCMADDR_Z_12_s7
11.888
12.257
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_0_s
16.592
=====
SETUP
7.694
15.890
23.583
Cortex_M1_instance/HCLK_ibuf
0.000
1.288
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_s0
3.832
4.138
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_fetch/n108_s3
6.839
7.252
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_s4
8.467
8.880
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s4
9.144
9.354
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s3
9.356
9.754
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s1
9.756
10.088
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s0
10.092
10.513
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/adv_fe_to_de_s0
12.539
12.960
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/n107_s6
13.626
13.995
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/held_instr0_9_s0
15.890
=====
SETUP
7.708
15.876
23.583
Cortex_M1_instance/HCLK_ibuf
0.000
1.288
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_s0
3.832
4.138
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_fetch/n108_s3
6.839
7.252
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_s4
8.467
8.880
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s4
9.144
9.354
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s3
9.356
9.754
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s1
9.756
10.088
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s0
10.092
10.513
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/adv_fe_to_de_s0
12.539
12.960
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/n145_s1
13.734
14.132
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/held_instr1_9_s0
15.876
=====
SETUP
7.743
16.030
23.774
Cortex_M1_instance/HCLK_ibuf
0.000
1.288
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0
3.832
4.138
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s346
6.471
6.673
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s326
6.673
6.742
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s1
8.301
8.718
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s0
8.720
9.118
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s
9.722
10.172
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s
10.172
10.212
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s
10.212
10.252
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s
10.252
10.292
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s
10.292
10.332
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s
10.332
10.372
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s
10.372
10.412
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s
10.412
10.452
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s
10.452
10.492
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_s
10.492
10.532
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_s
10.532
10.572
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_13_s
10.572
10.612
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_14_s
10.612
10.652
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_15_s
10.652
10.889
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/DTCMADDR_Z_15_s7
11.889
12.099
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s39
13.682
14.014
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s35
14.124
14.334
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s31
14.460
14.873
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem0_ITCMRDATA[0]_DOAL_G_0_s30
15.661
16.030
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem0_15113_REDUCAREG_G_s
16.030
=====
SETUP
7.763
16.125
23.888
Cortex_M1_instance/HCLK_ibuf
0.000
1.288
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0
3.832
4.138
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s346
6.471
6.673
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s326
6.673
6.742
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s1
8.301
8.718
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s0
8.720
9.118
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s
9.722
10.172
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s
10.172
10.212
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s
10.212
10.252
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s
10.252
10.292
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s
10.292
10.332
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s
10.332
10.372
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s
10.372
10.412
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s
10.412
10.452
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s
10.452
10.647
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/DTCMADDR_Z_10_s7
11.427
11.840
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_6_s
16.125
=====
SETUP
7.845
16.042
23.888
Cortex_M1_instance/HCLK_ibuf
0.000
1.288
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0
3.832
4.138
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s346
6.471
6.673
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s326
6.673
6.742
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s1
8.301
8.718
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s0
8.720
9.118
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s
9.722
10.172
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s
10.172
10.212
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s
10.212
10.252
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s
10.252
10.292
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s
10.292
10.332
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s
10.332
10.372
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s
10.372
10.412
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s
10.412
10.452
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s
10.452
10.492
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_s
10.492
10.532
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_s
10.532
10.727
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/DTCMADDR_Z_12_s7
11.888
12.257
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_6_s
16.042
=====
SETUP
7.903
16.373
24.276
Cortex_M1_instance/HCLK_ibuf
0.000
1.288
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0
3.832
4.138
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s346
6.471
6.673
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s326
6.673
6.742
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s1
8.301
8.718
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s0
8.720
9.118
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s
9.722
10.172
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s
10.172
10.212
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s
10.212
10.252
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s
10.252
10.292
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s
10.292
10.332
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s
10.332
10.372
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s
10.372
10.412
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s
10.412
10.452
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s
10.452
10.647
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/DTCMADDR_Z_10_s7
11.427
11.840
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_1_s
16.373
=====
SETUP
7.910
15.659
23.568
Cortex_M1_instance/HCLK_ibuf
0.000
1.288
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_s0
3.832
4.138
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_fetch/n108_s3
6.839
7.252
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_s4
8.467
8.880
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s4
9.144
9.354
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s3
9.356
9.754
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s1
9.756
10.088
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s0
10.092
10.513
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/adv_fe_to_de_s0
12.539
12.960
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/n145_s1
13.734
14.132
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/held_instr1_0_s0
15.659
=====
SETUP
7.910
15.659
23.568
Cortex_M1_instance/HCLK_ibuf
0.000
1.288
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_s0
3.832
4.138
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_fetch/n108_s3
6.839
7.252
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_s4
8.467
8.880
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s4
9.144
9.354
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s3
9.356
9.754
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s1
9.756
10.088
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s0
10.092
10.513
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/adv_fe_to_de_s0
12.539
12.960
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/n145_s1
13.734
14.132
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/held_instr1_1_s0
15.659
=====
SETUP
7.922
15.973
23.895
Cortex_M1_instance/HCLK_ibuf
0.000
1.288
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0
3.832
4.138
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s346
6.471
6.673
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s326
6.673
6.742
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s1
8.301
8.718
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s0
8.720
9.118
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s
9.722
10.172
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s
10.172
10.212
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s
10.212
10.252
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s
10.252
10.292
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s
10.292
10.332
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s
10.332
10.372
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s
10.372
10.412
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s
10.412
10.452
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s
10.452
10.647
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/DTCMADDR_Z_10_s7
11.427
11.840
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_7_s
15.973
=====
SETUP
7.923
15.653
23.576
Cortex_M1_instance/HCLK_ibuf
0.000
1.288
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_s0
3.832
4.138
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_fetch/n108_s3
6.839
7.252
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_s4
8.467
8.880
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s4
9.144
9.354
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s3
9.356
9.754
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s1
9.756
10.088
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s0
10.092
10.513
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_s1264
12.542
12.963
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_RAMREG_11_G[10]_s1
15.653
=====
SETUP
7.957
15.816
23.774
Cortex_M1_instance/HCLK_ibuf
0.000
1.288
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0
3.832
4.138
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s346
6.471
6.673
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s326
6.673
6.742
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s1
8.301
8.718
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s0
8.720
9.118
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s
9.722
10.172
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s
10.172
10.212
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s
10.212
10.252
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s
10.252
10.292
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s
10.292
10.332
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s
10.332
10.372
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s
10.372
10.412
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s
10.412
10.452
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s
10.452
10.492
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_s
10.492
10.532
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_s
10.532
10.572
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_13_s
10.572
10.612
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_14_s
10.612
10.652
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_15_s
10.652
10.889
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/DTCMADDR_Z_15_s7
11.889
12.099
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s39
13.682
14.014
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s35
14.124
14.334
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s31
14.460
14.873
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem3_DTCMRDATA[24]_DOAL_G_0_s31
15.399
15.816
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem3_15348_REDUCAREG_G_s
15.816
=====
SETUP
7.985
15.591
23.576
Cortex_M1_instance/HCLK_ibuf
0.000
1.288
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_s0
3.832
4.138
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_fetch/n108_s3
6.839
7.252
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_s4
8.467
8.880
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s4
9.144
9.354
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s3
9.356
9.754
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s1
9.756
10.088
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s0
10.092
10.513
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/write_flags_ex_Z_s
12.527
12.925
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/update_v_ex_Z_s
13.687
14.104
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/sel_wf_v_s0
15.591
=====
SETUP
7.985
15.591
23.576
Cortex_M1_instance/HCLK_ibuf
0.000
1.288
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_s0
3.832
4.138
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_fetch/n108_s3
6.839
7.252
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_s4
8.467
8.880
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s4
9.144
9.354
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s3
9.356
9.754
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s1
9.756
10.088
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s0
10.092
10.513
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/write_flags_ex_Z_s
12.527
12.925
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/update_v_ex_Z_s
13.687
14.104
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/v_flag_au_s0
15.591
=====
SETUP
7.985
15.591
23.576
Cortex_M1_instance/HCLK_ibuf
0.000
1.288
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_s0
3.832
4.138
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_fetch/n108_s3
6.839
7.252
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_s4
8.467
8.880
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s4
9.144
9.354
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s3
9.356
9.754
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s1
9.756
10.088
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s0
10.092
10.513
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/write_flags_ex_Z_s
12.527
12.925
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/update_v_ex_Z_s
13.687
14.104
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/v_flag_wf_s0
15.591
=====
SETUP
8.005
15.890
23.895
Cortex_M1_instance/HCLK_ibuf
0.000
1.288
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0
3.832
4.138
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s346
6.471
6.673
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s326
6.673
6.742
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s1
8.301
8.718
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s0
8.720
9.118
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s
9.722
10.172
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s
10.172
10.212
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s
10.212
10.252
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s
10.252
10.292
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s
10.292
10.332
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s
10.332
10.372
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s
10.372
10.412
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s
10.412
10.452
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s
10.452
10.492
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_s
10.492
10.532
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_s
10.532
10.727
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/DTCMADDR_Z_12_s7
11.888
12.257
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_7_s
15.890
=====
SETUP
8.017
15.558
23.576
Cortex_M1_instance/HCLK_ibuf
0.000
1.288
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_s0
3.832
4.138
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_fetch/n108_s3
6.839
7.252
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_s4
8.467
8.880
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s4
9.144
9.354
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s3
9.356
9.754
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s1
9.756
10.088
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s0
10.092
10.513
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/write_flags_ex_Z_s
12.527
12.925
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/update_n_ex_Z_s
13.729
13.939
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/z_flag_mux_s0
15.558
=====
SETUP
8.018
16.258
24.276
Cortex_M1_instance/HCLK_ibuf
0.000
1.288
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0
3.832
4.138
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s346
6.471
6.673
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s326
6.673
6.742
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s1
8.301
8.718
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s0
8.720
9.118
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s
9.722
10.172
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s
10.172
10.212
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s
10.212
10.252
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s
10.252
10.292
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s
10.292
10.332
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s
10.332
10.372
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s
10.372
10.412
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s
10.412
10.452
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s
10.452
10.492
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_s
10.492
10.532
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_s
10.532
10.727
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/DTCMADDR_Z_12_s7
11.888
12.257
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_1_s
16.258
=====
SETUP
8.047
15.841
23.888
Cortex_M1_instance/HCLK_ibuf
0.000
1.288
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0
3.832
4.138
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s346
6.471
6.673
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s326
6.673
6.742
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s1
8.301
8.718
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s0
8.720
9.118
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s
9.722
10.172
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s
10.172
10.212
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s
10.212
10.252
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s
10.252
10.292
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s
10.292
10.332
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s
10.332
10.372
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s
10.372
10.412
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s
10.412
10.452
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s
10.452
10.492
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_s
10.492
10.532
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_s
10.532
10.572
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_13_s
10.572
10.612
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_14_s
10.612
10.652
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_15_s
10.652
10.889
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/DTCMADDR_Z_15_s7
11.889
12.099
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_6_s
15.841
=====
HOLD
0.144
2.707
2.563
Cortex_M1_instance/HCLK_ibuf
0.000
0.952
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HWDATAM_30_s0
2.323
2.467
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem3_mem3_0_6_s
2.707
=====
HOLD
0.214
2.763
2.549
Cortex_M1_instance/HCLK_ibuf
0.000
0.952
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_23_s0
2.327
2.471
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapRdData_23_s2
2.610
2.763
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/DAPRDATA_23_s0
2.763
=====
HOLD
0.219
2.760
2.541
Cortex_M1_instance/HCLK_ibuf
0.000
0.952
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/pc_de_2_s0
2.327
2.471
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/exc_ret_2_s0
2.760
=====
HOLD
0.242
2.783
2.541
Cortex_M1_instance/HCLK_ibuf
0.000
0.952
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_ahb_mux/HRDATA_17_s0
2.331
2.472
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/n597_s17
2.635
2.783
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_17_s0
2.783
=====
HOLD
0.266
2.825
2.559
Cortex_M1_instance/HCLK_ibuf
0.000
0.952
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HWDATAM_29_s0
2.331
2.475
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem3_mem3_0_5_s
2.825
=====
HOLD
0.268
2.821
2.553
Cortex_M1_instance/HCLK_ibuf
0.000
0.952
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_ahb_mux/HRDATA_30_s0
2.331
2.475
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/n584_s17
2.615
2.821
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_30_s0
2.821
=====
HOLD
0.275
2.627
2.352
Cortex_M1_instance/HCLK_ibuf
0.000
0.952
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_0_s0
2.327
2.468
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex2_0_s1
2.474
2.627
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_0_s0
2.627
=====
HOLD
0.275
2.627
2.352
Cortex_M1_instance/HCLK_ibuf
0.000
0.952
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_12_s0
2.327
2.468
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex2_12_s1
2.474
2.627
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_12_s0
2.627
=====
HOLD
0.275
2.627
2.352
Cortex_M1_instance/HCLK_ibuf
0.000
0.952
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_20_s0
2.327
2.468
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex2_20_s1
2.474
2.627
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_20_s0
2.627
=====
HOLD
0.275
2.627
2.352
Cortex_M1_instance/HCLK_ibuf
0.000
0.952
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_17_s3
2.327
2.468
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/n199_s3
2.474
2.627
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_17_s3
2.627
=====
HOLD
0.275
2.627
2.352
Cortex_M1_instance/HCLK_ibuf
0.000
0.952
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_22_s3
2.327
2.468
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/n194_s3
2.474
2.627
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_22_s3
2.627
=====
HOLD
0.275
2.627
2.352
Cortex_M1_instance/HCLK_ibuf
0.000
0.952
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_30_s3
2.327
2.468
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/n186_s3
2.474
2.627
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_30_s3
2.627
=====
HOLD
0.275
2.627
2.352
Cortex_M1_instance/HCLK_ibuf
0.000
0.952
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/irq_i_en_2_s0
2.327
2.468
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_2_s0
2.474
2.627
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/irq_i_en_2_s0
2.627
=====
HOLD
0.275
2.627
2.352
Cortex_M1_instance/HCLK_ibuf
0.000
0.952
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/irq_i_en_19_s0
2.327
2.468
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_19_s0
2.474
2.627
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/irq_i_en_19_s0
2.627
=====
HOLD
0.275
2.627
2.352
Cortex_M1_instance/HCLK_ibuf
0.000
0.952
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/irq_i_en_20_s0
2.327
2.468
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_20_s0
2.474
2.627
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/irq_i_en_20_s0
2.627
=====
HOLD
0.275
2.627
2.352
Cortex_M1_instance/HCLK_ibuf
0.000
0.952
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/irq_i_en_22_s0
2.327
2.468
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_22_s0
2.474
2.627
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/irq_i_en_22_s0
2.627
=====
HOLD
0.275
2.631
2.356
Cortex_M1_instance/HCLK_ibuf
0.000
0.952
Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb9/HREADYOUT_s0
2.331
2.472
Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb9/nxt_hreadyout_s0
2.478
2.631
Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb9/HREADYOUT_s0
2.631
=====
HOLD
0.275
2.623
2.348
Cortex_M1_instance/HCLK_ibuf
0.000
0.952
Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_spi_flash/HREADYOUT_s0
2.323
2.464
Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_spi_flash/nxt_hreadyout_s0
2.470
2.623
Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_spi_flash/HREADYOUT_s0
2.623
=====
HOLD
0.275
2.623
2.348
Cortex_M1_instance/HCLK_ibuf
0.000
0.952
Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_1/tx_tick_cnt_1_s0
2.323
2.464
Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_1/nxt_tx_tick_cnt_1_s2
2.470
2.623
Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_1/tx_tick_cnt_1_s0
2.623
=====
HOLD
0.275
2.623
2.348
Cortex_M1_instance/HCLK_ibuf
0.000
0.952
Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_1/tx_tick_cnt_3_s0
2.323
2.464
Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_1/nxt_tx_tick_cnt_3_s2
2.470
2.623
Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_1/tx_tick_cnt_3_s0
2.623
=====
HOLD
0.275
2.623
2.348
Cortex_M1_instance/HCLK_ibuf
0.000
0.952
Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/uOutputArb/iNoPort_s0
2.323
2.464
Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/uOutputArb/NoPortNext_s1
2.470
2.623
Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/uOutputArb/iNoPort_s0
2.623
=====
HOLD
0.275
2.824
2.549
Cortex_M1_instance/HCLK_ibuf
0.000
0.952
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/ahb_data_state_0_s0
2.524
2.665
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/nxt_ahb_data_state_0_s0
2.671
2.824
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/ahb_data_state_0_s0
2.824
=====
HOLD
0.275
2.631
2.356
Cortex_M1_instance/HCLK_ibuf
0.000
0.952
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/ldm_base_loaded_s3
2.331
2.472
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/n1161_s5
2.478
2.631
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/ldm_base_loaded_s3
2.631
=====
HOLD
0.275
2.623
2.348
Cortex_M1_instance/HCLK_ibuf
0.000
0.952
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_1_s0
2.323
2.464
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex2_1_s1
2.470
2.623
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_1_s0
2.623
=====
HOLD
0.275
2.631
2.356
Cortex_M1_instance/HCLK_ibuf
0.000
0.952
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_8_s0
2.331
2.472
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex2_8_s1
2.478
2.631
Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_8_s0
2.631
