#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: D:\PDS\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19044
#Hostname: ?????
Generated by Fabric Compiler (version 2020.3 build 62942) at Tue May 30 12:26:38 2023
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
Check timing ...
W: Timing-4087: Port 'clk_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'en_score' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Tue May 30 12:26:45 2023
| Design       : top_basketball
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_Inferred          1000.000     {0 500}        Declared                59           0  {clk_in}
 s0/clk_out/Q[0]_Inferred 1000.000     {0 500}        Declared                 5           1  {s0/clk_out/opit_0_inv/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               clk_in_Inferred                         
 Inferred_clock_group_0        asynchronous               s0/clk_out/Q[0]_Inferred                
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_in_Inferred              1.000 MHz     200.401 MHz       1000.000          4.990        995.010
 s0/clk_out/Q[0]_Inferred
                              1.000 MHz    1142.857 MHz       1000.000          0.875        999.125
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            995.010       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   999.125       0.000              0              5
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.361       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.373       0.000              0              5
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.289       0.000              0             59
 s0/clk_out/Q[0]_Inferred                          499.442       0.000              0              5
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            995.951       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   999.305       0.000              0              5
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.325       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.340       0.000              0              5
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.651       0.000              0             59
 s0/clk_out/Q[0]_Inferred                          499.671       0.000              0              5
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : s0/cnt[11]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[23]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.373
  Launch Clock Delay      :  3.948
  Clock Pessimism Removal :  0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.810       3.948         ntclkbufg_0      
 CLMA_118_213/CLK                                                          r       s0/cnt[11]/opit_0_inv_A2Q21/CLK

 CLMA_118_213/Q3                   tco                   0.261       4.209 r       s0/cnt[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.776       4.985         s0/cnt [11]      
 CLMA_130_204/Y0                   td                    0.383       5.368 r       s0/N34_16/gateop_perm/Z
                                   net (fanout=1)        0.571       5.939         s0/_N461         
 CLMS_126_209/Y1                   td                    0.169       6.108 r       s0/N34_21/gateop/Z
                                   net (fanout=2)        0.418       6.526         s0/_N466         
 CLMA_130_212/Y0                   td                    0.383       6.909 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.676       7.585         s0/N34           
 CLMA_118_205/COUT                 td                    0.427       8.012 r       s0/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.012         s0/_N102         
                                                         0.060       8.072 r       s0/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.072         s0/_N104         
 CLMA_118_209/COUT                 td                    0.097       8.169 r       s0/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.169         s0/_N106         
                                                         0.060       8.229 r       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.229         s0/_N108         
 CLMA_118_213/COUT                 td                    0.097       8.326 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.326         s0/_N110         
                                                         0.060       8.386 r       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.386         s0/_N112         
 CLMA_118_217/COUT                 td                    0.097       8.483 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.483         s0/_N114         
                                                         0.060       8.543 r       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.543         s0/_N116         
 CLMA_118_221/COUT                 td                    0.097       8.640 r       s0/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.640         s0/_N118         
                                                         0.059       8.699 f       s0/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.699         s0/_N120         
                                                                           f       s0/cnt[23]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.699         Logic Levels: 8  
                                                                                   Logic: 2.310ns(48.621%), Route: 2.441ns(51.379%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.547    1003.373         ntclkbufg_0      
 CLMA_118_225/CLK                                                          r       s0/cnt[23]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.557    1003.930                          
 clock uncertainty                                      -0.050    1003.880                          

 Setup time                                             -0.171    1003.709                          

 Data required time                                               1003.709                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.709                          
 Data arrival time                                                  -8.699                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.010                          
====================================================================================================

====================================================================================================

Startpoint  : s0/cnt[11]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[21]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.373
  Launch Clock Delay      :  3.948
  Clock Pessimism Removal :  0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.810       3.948         ntclkbufg_0      
 CLMA_118_213/CLK                                                          r       s0/cnt[11]/opit_0_inv_A2Q21/CLK

 CLMA_118_213/Q3                   tco                   0.261       4.209 r       s0/cnt[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.776       4.985         s0/cnt [11]      
 CLMA_130_204/Y0                   td                    0.383       5.368 r       s0/N34_16/gateop_perm/Z
                                   net (fanout=1)        0.571       5.939         s0/_N461         
 CLMS_126_209/Y1                   td                    0.169       6.108 r       s0/N34_21/gateop/Z
                                   net (fanout=2)        0.418       6.526         s0/_N466         
 CLMA_130_212/Y0                   td                    0.383       6.909 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.676       7.585         s0/N34           
 CLMA_118_205/COUT                 td                    0.427       8.012 r       s0/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.012         s0/_N102         
                                                         0.060       8.072 r       s0/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.072         s0/_N104         
 CLMA_118_209/COUT                 td                    0.097       8.169 r       s0/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.169         s0/_N106         
                                                         0.060       8.229 r       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.229         s0/_N108         
 CLMA_118_213/COUT                 td                    0.097       8.326 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.326         s0/_N110         
                                                         0.060       8.386 r       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.386         s0/_N112         
 CLMA_118_217/COUT                 td                    0.097       8.483 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.483         s0/_N114         
                                                         0.060       8.543 r       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.543         s0/_N116         
 CLMA_118_221/COUT                 td                    0.095       8.638 f       s0/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.638         s0/_N118         
 CLMA_118_225/CIN                                                          f       s0/cnt[21]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.638         Logic Levels: 8  
                                                                                   Logic: 2.249ns(47.953%), Route: 2.441ns(52.047%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.547    1003.373         ntclkbufg_0      
 CLMA_118_225/CLK                                                          r       s0/cnt[21]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.557    1003.930                          
 clock uncertainty                                      -0.050    1003.880                          

 Setup time                                             -0.171    1003.709                          

 Data required time                                               1003.709                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.709                          
 Data arrival time                                                  -8.638                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.071                          
====================================================================================================

====================================================================================================

Startpoint  : s0/cnt[11]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[19]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.368
  Launch Clock Delay      :  3.948
  Clock Pessimism Removal :  0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.810       3.948         ntclkbufg_0      
 CLMA_118_213/CLK                                                          r       s0/cnt[11]/opit_0_inv_A2Q21/CLK

 CLMA_118_213/Q3                   tco                   0.261       4.209 r       s0/cnt[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.776       4.985         s0/cnt [11]      
 CLMA_130_204/Y0                   td                    0.383       5.368 r       s0/N34_16/gateop_perm/Z
                                   net (fanout=1)        0.571       5.939         s0/_N461         
 CLMS_126_209/Y1                   td                    0.169       6.108 r       s0/N34_21/gateop/Z
                                   net (fanout=2)        0.418       6.526         s0/_N466         
 CLMA_130_212/Y0                   td                    0.383       6.909 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.676       7.585         s0/N34           
 CLMA_118_205/COUT                 td                    0.427       8.012 r       s0/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.012         s0/_N102         
                                                         0.060       8.072 r       s0/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.072         s0/_N104         
 CLMA_118_209/COUT                 td                    0.097       8.169 r       s0/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.169         s0/_N106         
                                                         0.060       8.229 r       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.229         s0/_N108         
 CLMA_118_213/COUT                 td                    0.097       8.326 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.326         s0/_N110         
                                                         0.060       8.386 r       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.386         s0/_N112         
 CLMA_118_217/COUT                 td                    0.097       8.483 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.483         s0/_N114         
                                                         0.059       8.542 f       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.542         s0/_N116         
                                                                           f       s0/cnt[19]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.542         Logic Levels: 7  
                                                                                   Logic: 2.153ns(46.865%), Route: 2.441ns(53.135%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.542    1003.368         ntclkbufg_0      
 CLMA_118_221/CLK                                                          r       s0/cnt[19]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.557    1003.925                          
 clock uncertainty                                      -0.050    1003.875                          

 Setup time                                             -0.171    1003.704                          

 Data required time                                               1003.704                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.704                          
 Data arrival time                                                  -8.542                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.162                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s2/dis_num[7]/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.989
  Launch Clock Delay      :  3.394
  Clock Pessimism Removal :  -0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.568       3.394         ntclkbufg_0      
 CLMA_146_224/CLK                                                          r       s1/red_score[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_224/Q0                   tco                   0.223       3.617 f       s1/red_score[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.160       3.777         nt_score[7]      
 CLMA_146_229/M2                                                           f       s2/dis_num[7]/opit_0_inv/D

 Data arrival time                                                   3.777         Logic Levels: 0  
                                                                                   Logic: 0.223ns(58.225%), Route: 0.160ns(41.775%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.851       3.989         ntclkbufg_0      
 CLMA_146_229/CLK                                                          r       s2/dis_num[7]/opit_0_inv/CLK
 clock pessimism                                        -0.557       3.432                          
 clock uncertainty                                       0.000       3.432                          

 Hold time                                              -0.016       3.416                          

 Data required time                                                  3.416                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.416                          
 Data arrival time                                                  -3.777                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.361                          
====================================================================================================

====================================================================================================

Startpoint  : s1/t6/opit_0_inv/CLK
Endpoint    : s1/t5/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.971
  Launch Clock Delay      :  3.381
  Clock Pessimism Removal :  -0.590

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.555       3.381         ntclkbufg_0      
 CLMA_142_216/CLK                                                          r       s1/t6/opit_0_inv/CLK

 CLMA_142_216/Q2                   tco                   0.224       3.605 r       s1/t6/opit_0_inv/Q
                                   net (fanout=2)        0.139       3.744         s1/t6            
 CLMA_142_216/M3                                                           r       s1/t5/opit_0_inv/D

 Data arrival time                                                   3.744         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.708%), Route: 0.139ns(38.292%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.833       3.971         ntclkbufg_0      
 CLMA_142_216/CLK                                                          r       s1/t5/opit_0_inv/CLK
 clock pessimism                                        -0.590       3.381                          
 clock uncertainty                                       0.000       3.381                          

 Hold time                                              -0.012       3.369                          

 Data required time                                                  3.369                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.369                          
 Data arrival time                                                  -3.744                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.375                          
====================================================================================================

====================================================================================================

Startpoint  : s1/t4/opit_0_inv/CLK
Endpoint    : s1/t3/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.961
  Launch Clock Delay      :  3.371
  Clock Pessimism Removal :  -0.590

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.545       3.371         ntclkbufg_0      
 CLMS_142_209/CLK                                                          r       s1/t4/opit_0_inv/CLK

 CLMS_142_209/Q2                   tco                   0.224       3.595 r       s1/t4/opit_0_inv/Q
                                   net (fanout=2)        0.139       3.734         s1/t4            
 CLMS_142_209/M2                                                           r       s1/t3/opit_0_inv/D

 Data arrival time                                                   3.734         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.708%), Route: 0.139ns(38.292%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.823       3.961         ntclkbufg_0      
 CLMS_142_209/CLK                                                          r       s1/t3/opit_0_inv/CLK
 clock pessimism                                        -0.590       3.371                          
 clock uncertainty                                       0.000       3.371                          

 Hold time                                              -0.012       3.359                          

 Data required time                                                  3.359                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.359                          
 Data arrival time                                                  -3.734                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.375                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[2]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.565
  Launch Clock Delay      :  0.738
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_204/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.738       0.738         nt_clk_out       
 CLMA_146_189/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMA_146_189/Q2                   tco                   0.261       0.999 r       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=13)       0.497       1.496         s2/dis_lin [3]   
 CLMA_146_189/M3                                                           r       s2/dis_lin[2]/opit_0_inv/D

 Data arrival time                                                   1.496         Logic Levels: 0  
                                                                                   Logic: 0.261ns(34.433%), Route: 0.497ns(65.567%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_204/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.565    1000.565         nt_clk_out       
 CLMA_146_189/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK
 clock pessimism                                         0.173    1000.738                          
 clock uncertainty                                      -0.050    1000.688                          

 Setup time                                             -0.067    1000.621                          

 Data required time                                               1000.621                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.621                          
 Data arrival time                                                  -1.496                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.125                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.565
  Launch Clock Delay      :  0.738
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_204/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.738       0.738         nt_clk_out       
 CLMA_146_189/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK

 CLMA_146_189/Q3                   tco                   0.261       0.999 r       s2/dis_lin[2]/opit_0_inv/Q
                                   net (fanout=10)       0.422       1.421         s2/dis_lin [2]   
 CLMA_146_189/CD                                                           r       s2/dis_lin[1]/opit_0_inv/D

 Data arrival time                                                   1.421         Logic Levels: 0  
                                                                                   Logic: 0.261ns(38.214%), Route: 0.422ns(61.786%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_204/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.565    1000.565         nt_clk_out       
 CLMA_146_189/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK
 clock pessimism                                         0.173    1000.738                          
 clock uncertainty                                      -0.050    1000.688                          

 Setup time                                             -0.032    1000.656                          

 Data required time                                               1000.656                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.656                          
 Data arrival time                                                  -1.421                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.235                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[0]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.565
  Launch Clock Delay      :  0.738
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_204/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.738       0.738         nt_clk_out       
 CLMA_146_189/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_146_189/Y2                   tco                   0.325       1.063 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=14)       0.181       1.244         s2/dis_lin [1]   
 CLMA_146_189/M0                                                           r       s2/dis_lin[0]/opit_0_inv/D

 Data arrival time                                                   1.244         Logic Levels: 0  
                                                                                   Logic: 0.325ns(64.229%), Route: 0.181ns(35.771%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_204/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.565    1000.565         nt_clk_out       
 CLMA_146_189/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK
 clock pessimism                                         0.173    1000.738                          
 clock uncertainty                                      -0.050    1000.688                          

 Setup time                                             -0.067    1000.621                          

 Data required time                                               1000.621                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.621                          
 Data arrival time                                                  -1.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.377                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[3]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.738
  Launch Clock Delay      :  0.565
  Clock Pessimism Removal :  -0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_204/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.565       0.565         nt_clk_out       
 CLMA_146_189/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK

 CLMA_146_189/Q0                   tco                   0.224       0.789 r       s2/dis_lin[0]/opit_0_inv/Q
                                   net (fanout=1)        0.137       0.926         s2/dis_lin [0]   
 CLMA_146_189/M1                                                           r       s2/dis_lin[3]/opit_0_inv/D

 Data arrival time                                                   0.926         Logic Levels: 0  
                                                                                   Logic: 0.224ns(62.050%), Route: 0.137ns(37.950%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_204/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.738       0.738         nt_clk_out       
 CLMA_146_189/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK
 clock pessimism                                        -0.173       0.565                          
 clock uncertainty                                       0.000       0.565                          

 Hold time                                              -0.012       0.553                          

 Data required time                                                  0.553                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.553                          
 Data arrival time                                                  -0.926                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.373                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.738
  Launch Clock Delay      :  0.565
  Clock Pessimism Removal :  -0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_204/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.565       0.565         nt_clk_out       
 CLMA_146_189/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK

 CLMA_146_189/Q3                   tco                   0.223       0.788 f       s2/dis_lin[2]/opit_0_inv/Q
                                   net (fanout=10)       0.244       1.032         s2/dis_lin [2]   
 CLMA_146_189/CD                                                           f       s2/dis_lin[1]/opit_0_inv/D

 Data arrival time                                                   1.032         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.752%), Route: 0.244ns(52.248%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_204/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.738       0.738         nt_clk_out       
 CLMA_146_189/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK
 clock pessimism                                        -0.173       0.565                          
 clock uncertainty                                       0.000       0.565                          

 Hold time                                               0.033       0.598                          

 Data required time                                                  0.598                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.598                          
 Data arrival time                                                  -1.032                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.434                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[0]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.738
  Launch Clock Delay      :  0.565
  Clock Pessimism Removal :  -0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_204/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.565       0.565         nt_clk_out       
 CLMA_146_189/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_146_189/Y2                   tco                   0.281       0.846 f       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=14)       0.140       0.986         s2/dis_lin [1]   
 CLMA_146_189/M0                                                           f       s2/dis_lin[0]/opit_0_inv/D

 Data arrival time                                                   0.986         Logic Levels: 0  
                                                                                   Logic: 0.281ns(66.746%), Route: 0.140ns(33.254%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_204/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.738       0.738         nt_clk_out       
 CLMA_146_189/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK
 clock pessimism                                        -0.173       0.565                          
 clock uncertainty                                       0.000       0.565                          

 Hold time                                              -0.016       0.549                          

 Data required time                                                  0.549                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.549                          
 Data arrival time                                                  -0.986                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.437                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[8]/opit_0_inv/CLK
Endpoint    : dis_seg[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.826       3.964         ntclkbufg_0      
 CLMA_146_209/CLK                                                          r       s2/dis_num[8]/opit_0_inv/CLK

 CLMA_146_209/Y2                   tco                   0.325       4.289 r       s2/dis_num[8]/opit_0_inv/Q
                                   net (fanout=1)        0.725       5.014         s2/dis_num [8]   
 CLMA_146_225/Y6AB                 td                    0.377       5.391 r       s2/N27_16[0]_muxf6/F
                                   net (fanout=7)        0.800       6.191         s2/dis_tmp [0]   
 CLMA_146_265/Y1                   td                    0.339       6.530 f       s2/N80[1]/gateop_perm/Z
                                   net (fanout=1)        0.853       7.383         _N252            
 IOL_151_325/DO                    td                    0.122       7.505 f       dis_seg_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000       7.505         dis_seg_obuf[1]/ntO
 IOBS_152_325/PAD                  td                    2.788      10.293 f       dis_seg_obuf[1]/opit_0/O
                                   net (fanout=1)        0.069      10.362         dis_seg[1]       
 A15                                                                       f       dis_seg[1] (port)

 Data arrival time                                                  10.362         Logic Levels: 4  
                                                                                   Logic: 3.951ns(61.754%), Route: 2.447ns(38.246%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[8]/opit_0_inv/CLK
Endpoint    : dis_seg[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.826       3.964         ntclkbufg_0      
 CLMA_146_209/CLK                                                          r       s2/dis_num[8]/opit_0_inv/CLK

 CLMA_146_209/Y2                   tco                   0.325       4.289 r       s2/dis_num[8]/opit_0_inv/Q
                                   net (fanout=1)        0.725       5.014         s2/dis_num [8]   
 CLMA_146_225/Y6AB                 td                    0.377       5.391 r       s2/N27_16[0]_muxf6/F
                                   net (fanout=7)        0.785       6.176         s2/dis_tmp [0]   
 CLMA_146_265/Y0                   td                    0.281       6.457 f       s2/N80[0]/gateop_perm/Z
                                   net (fanout=1)        0.857       7.314         _N244            
 IOL_151_326/DO                    td                    0.122       7.436 f       dis_seg_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000       7.436         dis_seg_obuf[0]/ntO
 IOBD_152_326/PAD                  td                    2.788      10.224 f       dis_seg_obuf[0]/opit_0/O
                                   net (fanout=1)        0.074      10.298         dis_seg[0]       
 B15                                                                       f       dis_seg[0] (port)

 Data arrival time                                                  10.298         Logic Levels: 4  
                                                                                   Logic: 3.893ns(61.462%), Route: 2.441ns(38.538%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[8]/opit_0_inv/CLK
Endpoint    : dis_seg[3] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.826       3.964         ntclkbufg_0      
 CLMA_146_209/CLK                                                          r       s2/dis_num[8]/opit_0_inv/CLK

 CLMA_146_209/Y2                   tco                   0.325       4.289 r       s2/dis_num[8]/opit_0_inv/Q
                                   net (fanout=1)        0.725       5.014         s2/dis_num [8]   
 CLMA_146_225/Y6AB                 td                    0.377       5.391 r       s2/N27_16[0]_muxf6/F
                                   net (fanout=7)        0.933       6.324         s2/dis_tmp [0]   
 CLMA_146_265/Y2                   td                    0.348       6.672 f       s2/N80[3]/gateop_perm/Z
                                   net (fanout=1)        0.606       7.278         _N251            
 IOL_151_297/DO                    td                    0.122       7.400 f       dis_seg_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000       7.400         dis_seg_obuf[3]/ntO
 IOBS_152_297/PAD                  td                    2.788      10.188 f       dis_seg_obuf[3]/opit_0/O
                                   net (fanout=1)        0.073      10.261         dis_seg[3]       
 A16                                                                       f       dis_seg[3] (port)

 Data arrival time                                                  10.261         Logic Levels: 4  
                                                                                   Logic: 3.960ns(62.887%), Route: 2.337ns(37.113%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[2] (port)
Endpoint    : s1/key_3/opit_0_L5Q_perm/L1
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J15                                                     0.000       0.000 r       key_column[2] (port)
                                   net (fanout=1)        0.026       0.026         key_column[2]    
 IOBD_152_210/DIN                  td                    0.935       0.961 r       key_column_ibuf[2]/opit_0/O
                                   net (fanout=1)        0.000       0.961         key_column_ibuf[2]/ntD
 IOL_151_210/RX_DATA_DD            td                    0.094       1.055 r       key_column_ibuf[2]/opit_1/OUT
                                   net (fanout=2)        0.307       1.362         nt_key_column[2] 
 CLMA_146_208/C1                                                           r       s1/key_3/opit_0_L5Q_perm/L1

 Data arrival time                                                   1.362         Logic Levels: 2  
                                                                                   Logic: 1.029ns(75.551%), Route: 0.333ns(24.449%)
====================================================================================================

====================================================================================================

Startpoint  : key_row[0] (port)
Endpoint    : s1/key_2/opit_0_L5Q_perm/L4
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H18                                                     0.000       0.000 r       key_row[0] (port)
                                   net (fanout=1)        0.064       0.064         key_row[0]       
 IOBD_152_198/DIN                  td                    0.935       0.999 r       key_row_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.999         key_row_ibuf[0]/ntD
 IOL_151_198/RX_DATA_DD            td                    0.094       1.093 r       key_row_ibuf[0]/opit_1/OUT
                                   net (fanout=3)        0.304       1.397         nt_key_row[0]    
 CLMA_146_196/A4                                                           r       s1/key_2/opit_0_L5Q_perm/L4

 Data arrival time                                                   1.397         Logic Levels: 2  
                                                                                   Logic: 1.029ns(73.658%), Route: 0.368ns(26.342%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[0] (port)
Endpoint    : s1/key_1/opit_0_L5Q_perm/L1
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K15                                                     0.000       0.000 r       key_column[0] (port)
                                   net (fanout=1)        0.035       0.035         key_column[0]    
 IOBS_152_201/DIN                  td                    0.935       0.970 r       key_column_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.970         key_column_ibuf[0]/ntD
 IOL_151_201/RX_DATA_DD            td                    0.094       1.064 r       key_column_ibuf[0]/opit_1/OUT
                                   net (fanout=2)        0.340       1.404         nt_key_column[0] 
 CLMA_146_208/A1                                                           r       s1/key_1/opit_0_L5Q_perm/L1

 Data arrival time                                                   1.404         Logic Levels: 2  
                                                                                   Logic: 1.029ns(73.291%), Route: 0.375ns(26.709%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : s0/cnt[11]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[23]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.795
  Launch Clock Delay      :  3.196
  Clock Pessimism Removal :  0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.465       3.196         ntclkbufg_0      
 CLMA_118_213/CLK                                                          r       s0/cnt[11]/opit_0_inv_A2Q21/CLK

 CLMA_118_213/Q3                   tco                   0.209       3.405 r       s0/cnt[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.621       4.026         s0/cnt [11]      
 CLMA_130_204/Y0                   td                    0.308       4.334 r       s0/N34_16/gateop_perm/Z
                                   net (fanout=1)        0.465       4.799         s0/_N461         
 CLMS_126_209/Y1                   td                    0.135       4.934 r       s0/N34_21/gateop/Z
                                   net (fanout=2)        0.357       5.291         s0/_N466         
 CLMA_130_212/Y0                   td                    0.308       5.599 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.524       6.123         s0/N34           
 CLMA_118_205/COUT                 td                    0.342       6.465 r       s0/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.465         s0/_N102         
                                                         0.055       6.520 f       s0/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.520         s0/_N104         
 CLMA_118_209/COUT                 td                    0.083       6.603 r       s0/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.603         s0/_N106         
                                                         0.055       6.658 f       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.658         s0/_N108         
 CLMA_118_213/COUT                 td                    0.083       6.741 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.741         s0/_N110         
                                                         0.055       6.796 f       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.796         s0/_N112         
 CLMA_118_217/COUT                 td                    0.083       6.879 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.879         s0/_N114         
                                                         0.055       6.934 f       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.934         s0/_N116         
 CLMA_118_221/COUT                 td                    0.083       7.017 r       s0/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.017         s0/_N118         
                                                         0.055       7.072 f       s0/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.072         s0/_N120         
                                                                           f       s0/cnt[23]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.072         Logic Levels: 8  
                                                                                   Logic: 1.909ns(49.252%), Route: 1.967ns(50.748%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.282    1002.795         ntclkbufg_0      
 CLMA_118_225/CLK                                                          r       s0/cnt[23]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.388    1003.183                          
 clock uncertainty                                      -0.050    1003.133                          

 Setup time                                             -0.110    1003.023                          

 Data required time                                               1003.023                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.023                          
 Data arrival time                                                  -7.072                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.951                          
====================================================================================================

====================================================================================================

Startpoint  : s0/cnt[11]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[21]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.795
  Launch Clock Delay      :  3.196
  Clock Pessimism Removal :  0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.465       3.196         ntclkbufg_0      
 CLMA_118_213/CLK                                                          r       s0/cnt[11]/opit_0_inv_A2Q21/CLK

 CLMA_118_213/Q3                   tco                   0.209       3.405 r       s0/cnt[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.621       4.026         s0/cnt [11]      
 CLMA_130_204/Y0                   td                    0.308       4.334 r       s0/N34_16/gateop_perm/Z
                                   net (fanout=1)        0.465       4.799         s0/_N461         
 CLMS_126_209/Y1                   td                    0.135       4.934 r       s0/N34_21/gateop/Z
                                   net (fanout=2)        0.357       5.291         s0/_N466         
 CLMA_130_212/Y0                   td                    0.308       5.599 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.524       6.123         s0/N34           
 CLMA_118_205/COUT                 td                    0.342       6.465 r       s0/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.465         s0/_N102         
                                                         0.055       6.520 f       s0/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.520         s0/_N104         
 CLMA_118_209/COUT                 td                    0.083       6.603 r       s0/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.603         s0/_N106         
                                                         0.055       6.658 f       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.658         s0/_N108         
 CLMA_118_213/COUT                 td                    0.083       6.741 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.741         s0/_N110         
                                                         0.055       6.796 f       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.796         s0/_N112         
 CLMA_118_217/COUT                 td                    0.083       6.879 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.879         s0/_N114         
                                                         0.055       6.934 f       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.934         s0/_N116         
 CLMA_118_221/COUT                 td                    0.082       7.016 f       s0/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.016         s0/_N118         
 CLMA_118_225/CIN                                                          f       s0/cnt[21]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.016         Logic Levels: 8  
                                                                                   Logic: 1.853ns(48.508%), Route: 1.967ns(51.492%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.282    1002.795         ntclkbufg_0      
 CLMA_118_225/CLK                                                          r       s0/cnt[21]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.388    1003.183                          
 clock uncertainty                                      -0.050    1003.133                          

 Setup time                                             -0.110    1003.023                          

 Data required time                                               1003.023                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.023                          
 Data arrival time                                                  -7.016                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.007                          
====================================================================================================

====================================================================================================

Startpoint  : s0/cnt[11]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[19]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.790
  Launch Clock Delay      :  3.196
  Clock Pessimism Removal :  0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.465       3.196         ntclkbufg_0      
 CLMA_118_213/CLK                                                          r       s0/cnt[11]/opit_0_inv_A2Q21/CLK

 CLMA_118_213/Q3                   tco                   0.209       3.405 r       s0/cnt[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.621       4.026         s0/cnt [11]      
 CLMA_130_204/Y0                   td                    0.308       4.334 r       s0/N34_16/gateop_perm/Z
                                   net (fanout=1)        0.465       4.799         s0/_N461         
 CLMS_126_209/Y1                   td                    0.135       4.934 r       s0/N34_21/gateop/Z
                                   net (fanout=2)        0.357       5.291         s0/_N466         
 CLMA_130_212/Y0                   td                    0.308       5.599 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.524       6.123         s0/N34           
 CLMA_118_205/COUT                 td                    0.342       6.465 r       s0/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.465         s0/_N102         
                                                         0.055       6.520 f       s0/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.520         s0/_N104         
 CLMA_118_209/COUT                 td                    0.083       6.603 r       s0/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.603         s0/_N106         
                                                         0.055       6.658 f       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.658         s0/_N108         
 CLMA_118_213/COUT                 td                    0.083       6.741 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.741         s0/_N110         
                                                         0.055       6.796 f       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.796         s0/_N112         
 CLMA_118_217/COUT                 td                    0.083       6.879 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.879         s0/_N114         
                                                         0.055       6.934 f       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.934         s0/_N116         
                                                                           f       s0/cnt[19]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.934         Logic Levels: 7  
                                                                                   Logic: 1.771ns(47.378%), Route: 1.967ns(52.622%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.277    1002.790         ntclkbufg_0      
 CLMA_118_221/CLK                                                          r       s0/cnt[19]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.388    1003.178                          
 clock uncertainty                                      -0.050    1003.128                          

 Setup time                                             -0.110    1003.018                          

 Data required time                                               1003.018                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.018                          
 Data arrival time                                                  -6.934                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.084                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s2/dis_num[7]/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.238
  Launch Clock Delay      :  2.819
  Clock Pessimism Removal :  -0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.306       2.819         ntclkbufg_0      
 CLMA_146_224/CLK                                                          r       s1/red_score[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_224/Q0                   tco                   0.198       3.017 r       s1/red_score[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.155       3.172         nt_score[7]      
 CLMA_146_229/M2                                                           r       s2/dis_num[7]/opit_0_inv/D

 Data arrival time                                                   3.172         Logic Levels: 0  
                                                                                   Logic: 0.198ns(56.091%), Route: 0.155ns(43.909%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.507       3.238         ntclkbufg_0      
 CLMA_146_229/CLK                                                          r       s2/dis_num[7]/opit_0_inv/CLK
 clock pessimism                                        -0.388       2.850                          
 clock uncertainty                                       0.000       2.850                          

 Hold time                                              -0.003       2.847                          

 Data required time                                                  2.847                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.847                          
 Data arrival time                                                  -3.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.325                          
====================================================================================================

====================================================================================================

Startpoint  : s1/t4/opit_0_inv/CLK
Endpoint    : s1/t3/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.212
  Launch Clock Delay      :  2.797
  Clock Pessimism Removal :  -0.414

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.284       2.797         ntclkbufg_0      
 CLMS_142_209/CLK                                                          r       s1/t4/opit_0_inv/CLK

 CLMS_142_209/Q2                   tco                   0.198       2.995 r       s1/t4/opit_0_inv/Q
                                   net (fanout=2)        0.141       3.136         s1/t4            
 CLMS_142_209/M2                                                           r       s1/t3/opit_0_inv/D

 Data arrival time                                                   3.136         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.407%), Route: 0.141ns(41.593%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.481       3.212         ntclkbufg_0      
 CLMS_142_209/CLK                                                          r       s1/t3/opit_0_inv/CLK
 clock pessimism                                        -0.414       2.798                          
 clock uncertainty                                       0.000       2.798                          

 Hold time                                              -0.003       2.795                          

 Data required time                                                  2.795                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.795                          
 Data arrival time                                                  -3.136                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : s1/t6/opit_0_inv/CLK
Endpoint    : s1/t5/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.221
  Launch Clock Delay      :  2.806
  Clock Pessimism Removal :  -0.414

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.293       2.806         ntclkbufg_0      
 CLMA_142_216/CLK                                                          r       s1/t6/opit_0_inv/CLK

 CLMA_142_216/Q2                   tco                   0.198       3.004 r       s1/t6/opit_0_inv/Q
                                   net (fanout=2)        0.141       3.145         s1/t6            
 CLMA_142_216/M3                                                           r       s1/t5/opit_0_inv/D

 Data arrival time                                                   3.145         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.407%), Route: 0.141ns(41.593%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.490       3.221         ntclkbufg_0      
 CLMA_142_216/CLK                                                          r       s1/t5/opit_0_inv/CLK
 clock pessimism                                        -0.414       2.807                          
 clock uncertainty                                       0.000       2.807                          

 Hold time                                              -0.003       2.804                          

 Data required time                                                  2.804                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.804                          
 Data arrival time                                                  -3.145                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[2]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.476
  Launch Clock Delay      :  0.586
  Clock Pessimism Removal :  0.110

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_204/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.586       0.586         nt_clk_out       
 CLMA_146_189/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMA_146_189/Q2                   tco                   0.209       0.795 r       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=13)       0.409       1.204         s2/dis_lin [3]   
 CLMA_146_189/M3                                                           r       s2/dis_lin[2]/opit_0_inv/D

 Data arrival time                                                   1.204         Logic Levels: 0  
                                                                                   Logic: 0.209ns(33.819%), Route: 0.409ns(66.181%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_204/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.476    1000.476         nt_clk_out       
 CLMA_146_189/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK
 clock pessimism                                         0.110    1000.586                          
 clock uncertainty                                      -0.050    1000.536                          

 Setup time                                             -0.027    1000.509                          

 Data required time                                               1000.509                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.509                          
 Data arrival time                                                  -1.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.305                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.476
  Launch Clock Delay      :  0.586
  Clock Pessimism Removal :  0.110

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_204/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.586       0.586         nt_clk_out       
 CLMA_146_189/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK

 CLMA_146_189/Q3                   tco                   0.209       0.795 r       s2/dis_lin[2]/opit_0_inv/Q
                                   net (fanout=10)       0.357       1.152         s2/dis_lin [2]   
 CLMA_146_189/CD                                                           r       s2/dis_lin[1]/opit_0_inv/D

 Data arrival time                                                   1.152         Logic Levels: 0  
                                                                                   Logic: 0.209ns(36.926%), Route: 0.357ns(63.074%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_204/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.476    1000.476         nt_clk_out       
 CLMA_146_189/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK
 clock pessimism                                         0.110    1000.586                          
 clock uncertainty                                      -0.050    1000.536                          

 Setup time                                             -0.001    1000.535                          

 Data required time                                               1000.535                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.535                          
 Data arrival time                                                  -1.152                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.383                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[0]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.476
  Launch Clock Delay      :  0.586
  Clock Pessimism Removal :  0.110

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_204/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.586       0.586         nt_clk_out       
 CLMA_146_189/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_146_189/Y2                   tco                   0.323       0.909 f       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=14)       0.149       1.058         s2/dis_lin [1]   
 CLMA_146_189/M0                                                           f       s2/dis_lin[0]/opit_0_inv/D

 Data arrival time                                                   1.058         Logic Levels: 0  
                                                                                   Logic: 0.323ns(68.432%), Route: 0.149ns(31.568%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_204/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.476    1000.476         nt_clk_out       
 CLMA_146_189/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK
 clock pessimism                                         0.110    1000.586                          
 clock uncertainty                                      -0.050    1000.536                          

 Setup time                                             -0.035    1000.501                          

 Data required time                                               1000.501                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.501                          
 Data arrival time                                                  -1.058                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.443                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[3]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.586
  Launch Clock Delay      :  0.476
  Clock Pessimism Removal :  -0.110

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_204/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.476       0.476         nt_clk_out       
 CLMA_146_189/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK

 CLMA_146_189/Q0                   tco                   0.198       0.674 r       s2/dis_lin[0]/opit_0_inv/Q
                                   net (fanout=1)        0.139       0.813         s2/dis_lin [0]   
 CLMA_146_189/M1                                                           r       s2/dis_lin[3]/opit_0_inv/D

 Data arrival time                                                   0.813         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_204/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.586       0.586         nt_clk_out       
 CLMA_146_189/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK
 clock pessimism                                        -0.110       0.476                          
 clock uncertainty                                       0.000       0.476                          

 Hold time                                              -0.003       0.473                          

 Data required time                                                  0.473                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.473                          
 Data arrival time                                                  -0.813                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.586
  Launch Clock Delay      :  0.476
  Clock Pessimism Removal :  -0.110

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_204/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.476       0.476         nt_clk_out       
 CLMA_146_189/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK

 CLMA_146_189/Q3                   tco                   0.197       0.673 f       s2/dis_lin[2]/opit_0_inv/Q
                                   net (fanout=10)       0.235       0.908         s2/dis_lin [2]   
 CLMA_146_189/CD                                                           f       s2/dis_lin[1]/opit_0_inv/D

 Data arrival time                                                   0.908         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.602%), Route: 0.235ns(54.398%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_204/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.586       0.586         nt_clk_out       
 CLMA_146_189/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK
 clock pessimism                                        -0.110       0.476                          
 clock uncertainty                                       0.000       0.476                          

 Hold time                                               0.027       0.503                          

 Data required time                                                  0.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.503                          
 Data arrival time                                                  -0.908                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.405                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[0]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.586
  Launch Clock Delay      :  0.476
  Clock Pessimism Removal :  -0.110

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_204/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.476       0.476         nt_clk_out       
 CLMA_146_189/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_146_189/Y2                   tco                   0.272       0.748 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=14)       0.143       0.891         s2/dis_lin [1]   
 CLMA_146_189/M0                                                           r       s2/dis_lin[0]/opit_0_inv/D

 Data arrival time                                                   0.891         Logic Levels: 0  
                                                                                   Logic: 0.272ns(65.542%), Route: 0.143ns(34.458%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_204/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.586       0.586         nt_clk_out       
 CLMA_146_189/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK
 clock pessimism                                        -0.110       0.476                          
 clock uncertainty                                       0.000       0.476                          

 Hold time                                              -0.003       0.473                          

 Data required time                                                  0.473                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.473                          
 Data arrival time                                                  -0.891                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.418                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[8]/opit_0_inv/CLK
Endpoint    : dis_seg[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.484       3.215         ntclkbufg_0      
 CLMA_146_209/CLK                                                          r       s2/dis_num[8]/opit_0_inv/CLK

 CLMA_146_209/Y2                   tco                   0.295       3.510 r       s2/dis_num[8]/opit_0_inv/Q
                                   net (fanout=1)        0.581       4.091         s2/dis_num [8]   
 CLMA_146_225/Y6AB                 td                    0.302       4.393 r       s2/N27_16[0]_muxf6/F
                                   net (fanout=7)        0.612       5.005         s2/dis_tmp [0]   
 CLMA_146_265/Y1                   td                    0.272       5.277 f       s2/N80[1]/gateop_perm/Z
                                   net (fanout=1)        0.785       6.062         _N252            
 IOL_151_325/DO                    td                    0.081       6.143 f       dis_seg_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000       6.143         dis_seg_obuf[1]/ntO
 IOBS_152_325/PAD                  td                    2.049       8.192 f       dis_seg_obuf[1]/opit_0/O
                                   net (fanout=1)        0.069       8.261         dis_seg[1]       
 A15                                                                       f       dis_seg[1] (port)

 Data arrival time                                                   8.261         Logic Levels: 4  
                                                                                   Logic: 2.999ns(59.433%), Route: 2.047ns(40.567%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[8]/opit_0_inv/CLK
Endpoint    : dis_seg[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.484       3.215         ntclkbufg_0      
 CLMA_146_209/CLK                                                          r       s2/dis_num[8]/opit_0_inv/CLK

 CLMA_146_209/Y2                   tco                   0.295       3.510 r       s2/dis_num[8]/opit_0_inv/Q
                                   net (fanout=1)        0.581       4.091         s2/dis_num [8]   
 CLMA_146_225/Y6AB                 td                    0.302       4.393 r       s2/N27_16[0]_muxf6/F
                                   net (fanout=7)        0.627       5.020         s2/dis_tmp [0]   
 CLMA_146_265/Y0                   td                    0.225       5.245 f       s2/N80[0]/gateop_perm/Z
                                   net (fanout=1)        0.788       6.033         _N244            
 IOL_151_326/DO                    td                    0.081       6.114 f       dis_seg_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000       6.114         dis_seg_obuf[0]/ntO
 IOBD_152_326/PAD                  td                    2.049       8.163 f       dis_seg_obuf[0]/opit_0/O
                                   net (fanout=1)        0.074       8.237         dis_seg[0]       
 B15                                                                       f       dis_seg[0] (port)

 Data arrival time                                                   8.237         Logic Levels: 4  
                                                                                   Logic: 2.952ns(58.781%), Route: 2.070ns(41.219%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[8]/opit_0_inv/CLK
Endpoint    : dis_seg[3] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.484       3.215         ntclkbufg_0      
 CLMA_146_209/CLK                                                          r       s2/dis_num[8]/opit_0_inv/CLK

 CLMA_146_209/Y2                   tco                   0.295       3.510 r       s2/dis_num[8]/opit_0_inv/Q
                                   net (fanout=1)        0.581       4.091         s2/dis_num [8]   
 CLMA_146_225/Y6AB                 td                    0.302       4.393 r       s2/N27_16[0]_muxf6/F
                                   net (fanout=7)        0.735       5.128         s2/dis_tmp [0]   
 CLMA_146_265/Y2                   td                    0.279       5.407 f       s2/N80[3]/gateop_perm/Z
                                   net (fanout=1)        0.557       5.964         _N251            
 IOL_151_297/DO                    td                    0.081       6.045 f       dis_seg_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000       6.045         dis_seg_obuf[3]/ntO
 IOBS_152_297/PAD                  td                    2.049       8.094 f       dis_seg_obuf[3]/opit_0/O
                                   net (fanout=1)        0.073       8.167         dis_seg[3]       
 A16                                                                       f       dis_seg[3] (port)

 Data arrival time                                                   8.167         Logic Levels: 4  
                                                                                   Logic: 3.006ns(60.703%), Route: 1.946ns(39.297%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[2] (port)
Endpoint    : s1/key_3/opit_0_L5Q_perm/L1
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J15                                                     0.000       0.000 r       key_column[2] (port)
                                   net (fanout=1)        0.026       0.026         key_column[2]    
 IOBD_152_210/DIN                  td                    0.781       0.807 r       key_column_ibuf[2]/opit_0/O
                                   net (fanout=1)        0.000       0.807         key_column_ibuf[2]/ntD
 IOL_151_210/RX_DATA_DD            td                    0.071       0.878 r       key_column_ibuf[2]/opit_1/OUT
                                   net (fanout=2)        0.271       1.149         nt_key_column[2] 
 CLMA_146_208/C1                                                           r       s1/key_3/opit_0_L5Q_perm/L1

 Data arrival time                                                   1.149         Logic Levels: 2  
                                                                                   Logic: 0.852ns(74.151%), Route: 0.297ns(25.849%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[0] (port)
Endpoint    : s1/key_1/opit_0_L5Q_perm/L1
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K15                                                     0.000       0.000 r       key_column[0] (port)
                                   net (fanout=1)        0.035       0.035         key_column[0]    
 IOBS_152_201/DIN                  td                    0.781       0.816 r       key_column_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.816         key_column_ibuf[0]/ntD
 IOL_151_201/RX_DATA_DD            td                    0.071       0.887 r       key_column_ibuf[0]/opit_1/OUT
                                   net (fanout=2)        0.282       1.169         nt_key_column[0] 
 CLMA_146_208/A1                                                           r       s1/key_1/opit_0_L5Q_perm/L1

 Data arrival time                                                   1.169         Logic Levels: 2  
                                                                                   Logic: 0.852ns(72.883%), Route: 0.317ns(27.117%)
====================================================================================================

====================================================================================================

Startpoint  : key_row[0] (port)
Endpoint    : s1/key_2/opit_0_L5Q_perm/L4
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H18                                                     0.000       0.000 r       key_row[0] (port)
                                   net (fanout=1)        0.064       0.064         key_row[0]       
 IOBD_152_198/DIN                  td                    0.781       0.845 r       key_row_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.845         key_row_ibuf[0]/ntD
 IOL_151_198/RX_DATA_DD            td                    0.071       0.916 r       key_row_ibuf[0]/opit_1/OUT
                                   net (fanout=3)        0.269       1.185         nt_key_row[0]    
 CLMA_146_196/A4                                                           r       s1/key_2/opit_0_L5Q_perm/L4

 Data arrival time                                                   1.185         Logic Levels: 2  
                                                                                   Logic: 0.852ns(71.899%), Route: 0.333ns(28.101%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 10.000 sec
Action report_timing: CPU time elapsed is 8.094 sec
Current time: Tue May 30 12:26:45 2023
Action report_timing: Peak memory pool usage is 279,773,184 bytes
Report timing is finished successfully.
