/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire [16:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [22:0] celloutsig_0_16z;
  wire [12:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_25z;
  wire [20:0] celloutsig_0_26z;
  reg [7:0] celloutsig_0_27z;
  reg [4:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire [11:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [4:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_43z = celloutsig_0_12z ? celloutsig_0_34z : celloutsig_0_27z[7];
  assign celloutsig_1_6z = in_data[131] ? in_data[126] : celloutsig_1_4z[4];
  assign celloutsig_1_10z = celloutsig_1_9z[1] ? celloutsig_1_2z : celloutsig_1_6z;
  assign celloutsig_0_12z = celloutsig_0_7z[0] ? celloutsig_0_1z[1] : celloutsig_0_1z[0];
  assign celloutsig_1_7z = !(celloutsig_1_2z ? celloutsig_1_6z : celloutsig_1_0z[5]);
  assign celloutsig_1_8z = !(celloutsig_1_4z[4] ? celloutsig_1_2z : celloutsig_1_0z[5]);
  assign celloutsig_0_2z = ~in_data[38];
  assign celloutsig_0_42z = celloutsig_0_27z[4] | celloutsig_0_29z[4];
  assign celloutsig_1_1z = in_data[159] | celloutsig_1_0z[2];
  assign celloutsig_1_18z = celloutsig_1_10z | in_data[180];
  assign celloutsig_0_14z = celloutsig_0_8z[1] | celloutsig_0_8z[0];
  assign celloutsig_1_2z = in_data[172] ^ celloutsig_1_0z[5];
  assign celloutsig_1_11z = celloutsig_1_6z ^ celloutsig_1_8z;
  assign celloutsig_1_19z = { celloutsig_1_4z[4], celloutsig_1_4z[4], celloutsig_1_4z[4], celloutsig_1_4z[0], celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_10z } + { celloutsig_1_4z[4], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_1z };
  assign celloutsig_0_10z = { celloutsig_0_4z[0], celloutsig_0_4z, celloutsig_0_6z } + { celloutsig_0_3z[11:8], celloutsig_0_7z };
  assign celloutsig_0_19z = celloutsig_0_16z[16:4] + { in_data[46:39], celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_15z };
  assign celloutsig_0_26z = { celloutsig_0_16z[21:2], celloutsig_0_14z } + { celloutsig_0_16z[5:3], celloutsig_0_25z, celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[92:89] % { 1'h1, in_data[6:4] };
  assign celloutsig_0_4z = { in_data[32], celloutsig_0_0z } % { 1'h1, celloutsig_0_3z[5:2] };
  assign celloutsig_0_11z = { celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_5z[2:1], 1'h1 } % { 1'h1, celloutsig_0_7z[1], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_1_0z = - in_data[191:186];
  assign celloutsig_0_13z = ~ celloutsig_0_11z[9:2];
  assign celloutsig_0_6z = celloutsig_0_4z[3] & celloutsig_0_1z[1];
  assign celloutsig_0_34z = | celloutsig_0_26z[11:4];
  assign celloutsig_0_15z = | { celloutsig_0_10z[6:1], celloutsig_0_2z };
  assign celloutsig_1_9z = celloutsig_1_0z[3:0] >> { celloutsig_1_3z[1:0], celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_0_16z = { celloutsig_0_3z[7:3], celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_5z[2:1], 1'h1, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_0z } >> { celloutsig_0_3z[8:2], celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_6z };
  assign celloutsig_1_3z = celloutsig_1_0z[3:1] << in_data[176:174];
  assign celloutsig_0_8z = { in_data[12:10], celloutsig_0_0z } << { celloutsig_0_0z[3:1], celloutsig_0_5z[2:1], 1'h1, celloutsig_0_6z };
  assign celloutsig_0_7z = { celloutsig_0_0z[2:1], celloutsig_0_2z } >>> { celloutsig_0_1z[2:1], celloutsig_0_2z };
  assign celloutsig_0_3z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } >>> in_data[48:37];
  assign celloutsig_0_1z = celloutsig_0_0z[3:1] ~^ in_data[42:40];
  assign celloutsig_0_25z = { celloutsig_0_4z, celloutsig_0_12z } ^ celloutsig_0_13z[5:0];
  always_latch
    if (!clkin_data[0]) celloutsig_0_27z = 8'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_27z = celloutsig_0_19z[7:0];
  always_latch
    if (!clkin_data[32]) celloutsig_0_29z = 5'h00;
    else if (!celloutsig_1_19z[0]) celloutsig_0_29z = celloutsig_0_27z[4:0];
  assign celloutsig_0_5z[2:1] = celloutsig_0_4z[3:2] ~^ celloutsig_0_3z[11:10];
  assign { celloutsig_1_4z[0], celloutsig_1_4z[4], celloutsig_1_4z[5] } = ~ { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z[0] };
  assign celloutsig_0_5z[0] = 1'h1;
  assign celloutsig_1_4z[3:1] = { celloutsig_1_4z[4], celloutsig_1_4z[4], celloutsig_1_4z[4] };
  assign { out_data[128], out_data[104:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z, celloutsig_0_43z };
endmodule
