Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Jun 11 00:14:07 2020
| Host         : JacobOffersen running 64-bit Ubuntu 19.10
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s25-ftgb196
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 40 register/latch pins with no clock driven by root clock pin: SPI_SCLK_I (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 179 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.859        0.000                      0                  730        0.052        0.000                      0                  730        0.538        0.000                       0                   448  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
CLK100MHZ         {0.000 5.000}        10.000          100.000         
  CLKFBIN         {0.000 5.000}        10.000          100.000         
  CLKFBIN_1       {0.000 20.000}       40.000          25.000          
  I               {0.000 31.250}       62.500          16.000          
  clk_feedback2   {0.000 5.000}        10.000          100.000         
  clk_spi         {0.000 5.000}        10.000          100.000         
  mmcm_clock_out  {0.000 1.347}        2.694           371.250         
    pixel_clk     {0.000 5.387}        13.468          74.250          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                           3.000        0.000                       0                     3  
  CLKFBIN                                                                                                                                                           8.751        0.000                       0                     2  
  CLKFBIN_1                                                                                                                                                        38.751        0.000                       0                     2  
  I                    54.081        0.000                      0                  363        0.052        0.000                      0                  363       30.750        0.000                       0                   179  
  clk_feedback2                                                                                                                                                     8.751        0.000                       0                     2  
  clk_spi               6.311        0.000                      0                   76        0.220        0.000                      0                   76        4.500        0.000                       0                    42  
  mmcm_clock_out                                                                                                                                                    0.538        0.000                       0                    11  
    pixel_clk           4.859        0.000                      0                  291        0.097        0.000                      0                  291        4.407        0.000                       0                   207  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack       54.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             54.081ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (I rise@62.500ns - I rise@0.000ns)
  Data Path Delay:        8.146ns  (logic 1.262ns (15.492%)  route 6.884ns (84.508%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.788ns = ( 68.288 - 62.500 ) 
    Source Clock Delay      (SCD):    6.199ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.560     6.199    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X14Y8          FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y8          FDRE (Prop_fdre_C_Q)         0.518     6.717 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/Q
                         net (fo=15, routed)          1.497     8.215    FPGA1_inst/QLINK1/DECODE/dec_data[7]
    SLICE_X10Y5          LUT2 (Prop_lut2_I0_O)        0.124     8.339 f  FPGA1_inst/QLINK1/DECODE/adr[4]_i_8/O
                         net (fo=1, routed)           0.812     9.151    FPGA1_inst/QLINK1/DECODE/adr[4]_i_8_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.275 r  FPGA1_inst/QLINK1/DECODE/adr[4]_i_5/O
                         net (fo=2, routed)           1.087    10.362    FPGA1_inst/QLINK1/DECODE/adr[4]_i_5_n_0
    SLICE_X10Y6          LUT4 (Prop_lut4_I0_O)        0.124    10.486 r  FPGA1_inst/QLINK1/DECODE/adr[6]_i_9/O
                         net (fo=2, routed)           0.183    10.669    FPGA1_inst/QLINK1/DECODE/adr[6]_i_9_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I5_O)        0.124    10.793 f  FPGA1_inst/QLINK1/DECODE/adr[6]_i_3/O
                         net (fo=12, routed)          0.932    11.725    FPGA1_inst/QLINK1/DECODE/adr[6]_i_3_n_0
    SLICE_X7Y5           LUT5 (Prop_lut5_I0_O)        0.124    11.849 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          1.144    12.993    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X6Y2           LUT3 (Prop_lut3_I1_O)        0.124    13.117 r  FPGA1_inst/QLINK1/DECODE/data32[27]_i_1/O
                         net (fo=4, routed)           1.229    14.346    FPGA1_inst/QLINK1/DECODE_n_52
    SLICE_X7Y4           FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.157    65.026    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.109 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.578    66.687    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.778 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.510    68.288    FPGA1_inst/QLINK1/CLK
    SLICE_X7Y4           FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[26]/C
                         clock pessimism              0.441    68.729    
                         clock uncertainty           -0.098    68.631    
    SLICE_X7Y4           FDRE (Setup_fdre_C_CE)      -0.205    68.426    FPGA1_inst/QLINK1/data32_reg[26]
  -------------------------------------------------------------------
                         required time                         68.426    
                         arrival time                         -14.346    
  -------------------------------------------------------------------
                         slack                                 54.081    

Slack (MET) :             54.340ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (I rise@62.500ns - I rise@0.000ns)
  Data Path Delay:        7.759ns  (logic 1.164ns (15.002%)  route 6.595ns (84.998%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.720ns = ( 68.220 - 62.500 ) 
    Source Clock Delay      (SCD):    6.199ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.560     6.199    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X14Y8          FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y8          FDRE (Prop_fdre_C_Q)         0.518     6.717 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/Q
                         net (fo=15, routed)          1.497     8.215    FPGA1_inst/QLINK1/DECODE/dec_data[7]
    SLICE_X10Y5          LUT2 (Prop_lut2_I0_O)        0.124     8.339 f  FPGA1_inst/QLINK1/DECODE/adr[4]_i_8/O
                         net (fo=1, routed)           0.812     9.151    FPGA1_inst/QLINK1/DECODE/adr[4]_i_8_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.275 r  FPGA1_inst/QLINK1/DECODE/adr[4]_i_5/O
                         net (fo=2, routed)           1.087    10.362    FPGA1_inst/QLINK1/DECODE/adr[4]_i_5_n_0
    SLICE_X10Y6          LUT4 (Prop_lut4_I0_O)        0.124    10.486 r  FPGA1_inst/QLINK1/DECODE/adr[6]_i_9/O
                         net (fo=2, routed)           0.805    11.291    FPGA1_inst/QLINK1/DECODE/adr[6]_i_9_n_0
    SLICE_X10Y5          LUT6 (Prop_lut6_I4_O)        0.124    11.415 f  FPGA1_inst/QLINK1/DECODE/adr[5]_i_2/O
                         net (fo=10, routed)          2.057    13.472    FPGA1_inst/QLINK1/DECODE/adr[5]_i_2_n_0
    SLICE_X8Y1           LUT3 (Prop_lut3_I0_O)        0.150    13.622 r  FPGA1_inst/QLINK1/DECODE/data32[9]_i_1/O
                         net (fo=1, routed)           0.337    13.958    FPGA1_inst/QLINK1/DECODE_n_41
    SLICE_X9Y3           FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.157    65.026    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.109 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.578    66.687    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.778 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.442    68.220    FPGA1_inst/QLINK1/CLK
    SLICE_X9Y3           FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[9]/C
                         clock pessimism              0.441    68.661    
                         clock uncertainty           -0.098    68.563    
    SLICE_X9Y3           FDRE (Setup_fdre_C_D)       -0.265    68.298    FPGA1_inst/QLINK1/data32_reg[9]
  -------------------------------------------------------------------
                         required time                         68.298    
                         arrival time                         -13.958    
  -------------------------------------------------------------------
                         slack                                 54.340    

Slack (MET) :             54.373ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (I rise@62.500ns - I rise@0.000ns)
  Data Path Delay:        7.786ns  (logic 1.262ns (16.209%)  route 6.524ns (83.791%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.720ns = ( 68.220 - 62.500 ) 
    Source Clock Delay      (SCD):    6.199ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.560     6.199    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X14Y8          FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y8          FDRE (Prop_fdre_C_Q)         0.518     6.717 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/Q
                         net (fo=15, routed)          1.497     8.215    FPGA1_inst/QLINK1/DECODE/dec_data[7]
    SLICE_X10Y5          LUT2 (Prop_lut2_I0_O)        0.124     8.339 f  FPGA1_inst/QLINK1/DECODE/adr[4]_i_8/O
                         net (fo=1, routed)           0.812     9.151    FPGA1_inst/QLINK1/DECODE/adr[4]_i_8_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.275 r  FPGA1_inst/QLINK1/DECODE/adr[4]_i_5/O
                         net (fo=2, routed)           1.087    10.362    FPGA1_inst/QLINK1/DECODE/adr[4]_i_5_n_0
    SLICE_X10Y6          LUT4 (Prop_lut4_I0_O)        0.124    10.486 r  FPGA1_inst/QLINK1/DECODE/adr[6]_i_9/O
                         net (fo=2, routed)           0.183    10.669    FPGA1_inst/QLINK1/DECODE/adr[6]_i_9_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I5_O)        0.124    10.793 f  FPGA1_inst/QLINK1/DECODE/adr[6]_i_3/O
                         net (fo=12, routed)          0.932    11.725    FPGA1_inst/QLINK1/DECODE/adr[6]_i_3_n_0
    SLICE_X7Y5           LUT5 (Prop_lut5_I0_O)        0.124    11.849 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          1.144    12.993    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X6Y2           LUT3 (Prop_lut3_I1_O)        0.124    13.117 r  FPGA1_inst/QLINK1/DECODE/data32[27]_i_1/O
                         net (fo=4, routed)           0.868    13.985    FPGA1_inst/QLINK1/DECODE_n_52
    SLICE_X9Y4           FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.157    65.026    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.109 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.578    66.687    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.778 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.442    68.220    FPGA1_inst/QLINK1/CLK
    SLICE_X9Y4           FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[25]/C
                         clock pessimism              0.441    68.661    
                         clock uncertainty           -0.098    68.563    
    SLICE_X9Y4           FDRE (Setup_fdre_C_CE)      -0.205    68.358    FPGA1_inst/QLINK1/data32_reg[25]
  -------------------------------------------------------------------
                         required time                         68.358    
                         arrival time                         -13.985    
  -------------------------------------------------------------------
                         slack                                 54.373    

Slack (MET) :             54.373ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (I rise@62.500ns - I rise@0.000ns)
  Data Path Delay:        7.786ns  (logic 1.262ns (16.209%)  route 6.524ns (83.791%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.720ns = ( 68.220 - 62.500 ) 
    Source Clock Delay      (SCD):    6.199ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.560     6.199    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X14Y8          FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y8          FDRE (Prop_fdre_C_Q)         0.518     6.717 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/Q
                         net (fo=15, routed)          1.497     8.215    FPGA1_inst/QLINK1/DECODE/dec_data[7]
    SLICE_X10Y5          LUT2 (Prop_lut2_I0_O)        0.124     8.339 f  FPGA1_inst/QLINK1/DECODE/adr[4]_i_8/O
                         net (fo=1, routed)           0.812     9.151    FPGA1_inst/QLINK1/DECODE/adr[4]_i_8_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.275 r  FPGA1_inst/QLINK1/DECODE/adr[4]_i_5/O
                         net (fo=2, routed)           1.087    10.362    FPGA1_inst/QLINK1/DECODE/adr[4]_i_5_n_0
    SLICE_X10Y6          LUT4 (Prop_lut4_I0_O)        0.124    10.486 r  FPGA1_inst/QLINK1/DECODE/adr[6]_i_9/O
                         net (fo=2, routed)           0.183    10.669    FPGA1_inst/QLINK1/DECODE/adr[6]_i_9_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I5_O)        0.124    10.793 f  FPGA1_inst/QLINK1/DECODE/adr[6]_i_3/O
                         net (fo=12, routed)          0.932    11.725    FPGA1_inst/QLINK1/DECODE/adr[6]_i_3_n_0
    SLICE_X7Y5           LUT5 (Prop_lut5_I0_O)        0.124    11.849 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          1.144    12.993    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X6Y2           LUT3 (Prop_lut3_I1_O)        0.124    13.117 r  FPGA1_inst/QLINK1/DECODE/data32[27]_i_1/O
                         net (fo=4, routed)           0.868    13.985    FPGA1_inst/QLINK1/DECODE_n_52
    SLICE_X9Y4           FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.157    65.026    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.109 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.578    66.687    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.778 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.442    68.220    FPGA1_inst/QLINK1/CLK
    SLICE_X9Y4           FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[27]/C
                         clock pessimism              0.441    68.661    
                         clock uncertainty           -0.098    68.563    
    SLICE_X9Y4           FDRE (Setup_fdre_C_CE)      -0.205    68.358    FPGA1_inst/QLINK1/data32_reg[27]
  -------------------------------------------------------------------
                         required time                         68.358    
                         arrival time                         -13.985    
  -------------------------------------------------------------------
                         slack                                 54.373    

Slack (MET) :             54.505ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (I rise@62.500ns - I rise@0.000ns)
  Data Path Delay:        7.611ns  (logic 1.162ns (15.268%)  route 6.449ns (84.732%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.721ns = ( 68.221 - 62.500 ) 
    Source Clock Delay      (SCD):    6.199ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.560     6.199    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X14Y8          FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y8          FDRE (Prop_fdre_C_Q)         0.518     6.717 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/Q
                         net (fo=15, routed)          1.497     8.215    FPGA1_inst/QLINK1/DECODE/dec_data[7]
    SLICE_X10Y5          LUT2 (Prop_lut2_I0_O)        0.124     8.339 f  FPGA1_inst/QLINK1/DECODE/adr[4]_i_8/O
                         net (fo=1, routed)           0.812     9.151    FPGA1_inst/QLINK1/DECODE/adr[4]_i_8_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.275 r  FPGA1_inst/QLINK1/DECODE/adr[4]_i_5/O
                         net (fo=2, routed)           1.087    10.362    FPGA1_inst/QLINK1/DECODE/adr[4]_i_5_n_0
    SLICE_X10Y6          LUT4 (Prop_lut4_I0_O)        0.124    10.486 r  FPGA1_inst/QLINK1/DECODE/adr[6]_i_9/O
                         net (fo=2, routed)           0.805    11.291    FPGA1_inst/QLINK1/DECODE/adr[6]_i_9_n_0
    SLICE_X10Y5          LUT6 (Prop_lut6_I4_O)        0.124    11.415 f  FPGA1_inst/QLINK1/DECODE/adr[5]_i_2/O
                         net (fo=10, routed)          1.914    13.329    FPGA1_inst/QLINK1/DECODE/adr[5]_i_2_n_0
    SLICE_X10Y2          LUT3 (Prop_lut3_I0_O)        0.148    13.477 r  FPGA1_inst/QLINK1/DECODE/data32[5]_i_1/O
                         net (fo=1, routed)           0.333    13.810    FPGA1_inst/QLINK1/DECODE_n_45
    SLICE_X10Y3          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.157    65.026    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.109 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.578    66.687    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.778 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.443    68.221    FPGA1_inst/QLINK1/CLK
    SLICE_X10Y3          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[5]/C
                         clock pessimism              0.441    68.662    
                         clock uncertainty           -0.098    68.564    
    SLICE_X10Y3          FDRE (Setup_fdre_C_D)       -0.249    68.315    FPGA1_inst/QLINK1/data32_reg[5]
  -------------------------------------------------------------------
                         required time                         68.315    
                         arrival time                         -13.810    
  -------------------------------------------------------------------
                         slack                                 54.505    

Slack (MET) :             54.512ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (I rise@62.500ns - I rise@0.000ns)
  Data Path Delay:        7.684ns  (logic 1.262ns (16.423%)  route 6.422ns (83.577%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.721ns = ( 68.221 - 62.500 ) 
    Source Clock Delay      (SCD):    6.199ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.560     6.199    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X14Y8          FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y8          FDRE (Prop_fdre_C_Q)         0.518     6.717 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/Q
                         net (fo=15, routed)          1.497     8.215    FPGA1_inst/QLINK1/DECODE/dec_data[7]
    SLICE_X10Y5          LUT2 (Prop_lut2_I0_O)        0.124     8.339 f  FPGA1_inst/QLINK1/DECODE/adr[4]_i_8/O
                         net (fo=1, routed)           0.812     9.151    FPGA1_inst/QLINK1/DECODE/adr[4]_i_8_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.275 r  FPGA1_inst/QLINK1/DECODE/adr[4]_i_5/O
                         net (fo=2, routed)           1.087    10.362    FPGA1_inst/QLINK1/DECODE/adr[4]_i_5_n_0
    SLICE_X10Y6          LUT4 (Prop_lut4_I0_O)        0.124    10.486 r  FPGA1_inst/QLINK1/DECODE/adr[6]_i_9/O
                         net (fo=2, routed)           0.183    10.669    FPGA1_inst/QLINK1/DECODE/adr[6]_i_9_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I5_O)        0.124    10.793 f  FPGA1_inst/QLINK1/DECODE/adr[6]_i_3/O
                         net (fo=12, routed)          0.932    11.725    FPGA1_inst/QLINK1/DECODE/adr[6]_i_3_n_0
    SLICE_X7Y5           LUT5 (Prop_lut5_I0_O)        0.124    11.849 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          1.144    12.993    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X6Y2           LUT3 (Prop_lut3_I1_O)        0.124    13.117 r  FPGA1_inst/QLINK1/DECODE/data32[27]_i_1/O
                         net (fo=4, routed)           0.767    13.884    FPGA1_inst/QLINK1/DECODE_n_52
    SLICE_X8Y2           FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.157    65.026    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.109 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.578    66.687    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.778 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.443    68.221    FPGA1_inst/QLINK1/CLK
    SLICE_X8Y2           FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[24]/C
                         clock pessimism              0.441    68.662    
                         clock uncertainty           -0.098    68.564    
    SLICE_X8Y2           FDRE (Setup_fdre_C_CE)      -0.169    68.395    FPGA1_inst/QLINK1/data32_reg[24]
  -------------------------------------------------------------------
                         required time                         68.395    
                         arrival time                         -13.884    
  -------------------------------------------------------------------
                         slack                                 54.512    

Slack (MET) :             54.527ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/QLINK1/adr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (I rise@62.500ns - I rise@0.000ns)
  Data Path Delay:        7.493ns  (logic 1.290ns (17.217%)  route 6.203ns (82.783%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.789ns = ( 68.289 - 62.500 ) 
    Source Clock Delay      (SCD):    6.199ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.560     6.199    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X14Y8          FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y8          FDRE (Prop_fdre_C_Q)         0.518     6.717 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/Q
                         net (fo=15, routed)          1.497     8.215    FPGA1_inst/QLINK1/DECODE/dec_data[7]
    SLICE_X10Y5          LUT2 (Prop_lut2_I0_O)        0.124     8.339 f  FPGA1_inst/QLINK1/DECODE/adr[4]_i_8/O
                         net (fo=1, routed)           0.812     9.151    FPGA1_inst/QLINK1/DECODE/adr[4]_i_8_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.275 r  FPGA1_inst/QLINK1/DECODE/adr[4]_i_5/O
                         net (fo=2, routed)           1.087    10.362    FPGA1_inst/QLINK1/DECODE/adr[4]_i_5_n_0
    SLICE_X10Y6          LUT4 (Prop_lut4_I0_O)        0.124    10.486 r  FPGA1_inst/QLINK1/DECODE/adr[6]_i_9/O
                         net (fo=2, routed)           0.183    10.669    FPGA1_inst/QLINK1/DECODE/adr[6]_i_9_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I5_O)        0.124    10.793 f  FPGA1_inst/QLINK1/DECODE/adr[6]_i_3/O
                         net (fo=12, routed)          0.932    11.725    FPGA1_inst/QLINK1/DECODE/adr[6]_i_3_n_0
    SLICE_X7Y5           LUT5 (Prop_lut5_I0_O)        0.124    11.849 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          1.304    13.153    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X4Y2           LUT3 (Prop_lut3_I2_O)        0.152    13.305 r  FPGA1_inst/QLINK1/DECODE/adr[7]_i_1/O
                         net (fo=4, routed)           0.387    13.692    FPGA1_inst/QLINK1/DECODE_n_69
    SLICE_X4Y2           FDRE                                         r  FPGA1_inst/QLINK1/adr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.157    65.026    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.109 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.578    66.687    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.778 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.511    68.289    FPGA1_inst/QLINK1/CLK
    SLICE_X4Y2           FDRE                                         r  FPGA1_inst/QLINK1/adr_reg[4]/C
                         clock pessimism              0.441    68.730    
                         clock uncertainty           -0.098    68.632    
    SLICE_X4Y2           FDRE (Setup_fdre_C_CE)      -0.413    68.219    FPGA1_inst/QLINK1/adr_reg[4]
  -------------------------------------------------------------------
                         required time                         68.219    
                         arrival time                         -13.692    
  -------------------------------------------------------------------
                         slack                                 54.527    

Slack (MET) :             54.527ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/QLINK1/adr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (I rise@62.500ns - I rise@0.000ns)
  Data Path Delay:        7.493ns  (logic 1.290ns (17.217%)  route 6.203ns (82.783%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.789ns = ( 68.289 - 62.500 ) 
    Source Clock Delay      (SCD):    6.199ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.560     6.199    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X14Y8          FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y8          FDRE (Prop_fdre_C_Q)         0.518     6.717 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/Q
                         net (fo=15, routed)          1.497     8.215    FPGA1_inst/QLINK1/DECODE/dec_data[7]
    SLICE_X10Y5          LUT2 (Prop_lut2_I0_O)        0.124     8.339 f  FPGA1_inst/QLINK1/DECODE/adr[4]_i_8/O
                         net (fo=1, routed)           0.812     9.151    FPGA1_inst/QLINK1/DECODE/adr[4]_i_8_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.275 r  FPGA1_inst/QLINK1/DECODE/adr[4]_i_5/O
                         net (fo=2, routed)           1.087    10.362    FPGA1_inst/QLINK1/DECODE/adr[4]_i_5_n_0
    SLICE_X10Y6          LUT4 (Prop_lut4_I0_O)        0.124    10.486 r  FPGA1_inst/QLINK1/DECODE/adr[6]_i_9/O
                         net (fo=2, routed)           0.183    10.669    FPGA1_inst/QLINK1/DECODE/adr[6]_i_9_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I5_O)        0.124    10.793 f  FPGA1_inst/QLINK1/DECODE/adr[6]_i_3/O
                         net (fo=12, routed)          0.932    11.725    FPGA1_inst/QLINK1/DECODE/adr[6]_i_3_n_0
    SLICE_X7Y5           LUT5 (Prop_lut5_I0_O)        0.124    11.849 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          1.304    13.153    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X4Y2           LUT3 (Prop_lut3_I2_O)        0.152    13.305 r  FPGA1_inst/QLINK1/DECODE/adr[7]_i_1/O
                         net (fo=4, routed)           0.387    13.692    FPGA1_inst/QLINK1/DECODE_n_69
    SLICE_X4Y2           FDRE                                         r  FPGA1_inst/QLINK1/adr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.157    65.026    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.109 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.578    66.687    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.778 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.511    68.289    FPGA1_inst/QLINK1/CLK
    SLICE_X4Y2           FDRE                                         r  FPGA1_inst/QLINK1/adr_reg[5]/C
                         clock pessimism              0.441    68.730    
                         clock uncertainty           -0.098    68.632    
    SLICE_X4Y2           FDRE (Setup_fdre_C_CE)      -0.413    68.219    FPGA1_inst/QLINK1/adr_reg[5]
  -------------------------------------------------------------------
                         required time                         68.219    
                         arrival time                         -13.692    
  -------------------------------------------------------------------
                         slack                                 54.527    

Slack (MET) :             54.527ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/QLINK1/adr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (I rise@62.500ns - I rise@0.000ns)
  Data Path Delay:        7.493ns  (logic 1.290ns (17.217%)  route 6.203ns (82.783%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.789ns = ( 68.289 - 62.500 ) 
    Source Clock Delay      (SCD):    6.199ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.560     6.199    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X14Y8          FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y8          FDRE (Prop_fdre_C_Q)         0.518     6.717 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/Q
                         net (fo=15, routed)          1.497     8.215    FPGA1_inst/QLINK1/DECODE/dec_data[7]
    SLICE_X10Y5          LUT2 (Prop_lut2_I0_O)        0.124     8.339 f  FPGA1_inst/QLINK1/DECODE/adr[4]_i_8/O
                         net (fo=1, routed)           0.812     9.151    FPGA1_inst/QLINK1/DECODE/adr[4]_i_8_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.275 r  FPGA1_inst/QLINK1/DECODE/adr[4]_i_5/O
                         net (fo=2, routed)           1.087    10.362    FPGA1_inst/QLINK1/DECODE/adr[4]_i_5_n_0
    SLICE_X10Y6          LUT4 (Prop_lut4_I0_O)        0.124    10.486 r  FPGA1_inst/QLINK1/DECODE/adr[6]_i_9/O
                         net (fo=2, routed)           0.183    10.669    FPGA1_inst/QLINK1/DECODE/adr[6]_i_9_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I5_O)        0.124    10.793 f  FPGA1_inst/QLINK1/DECODE/adr[6]_i_3/O
                         net (fo=12, routed)          0.932    11.725    FPGA1_inst/QLINK1/DECODE/adr[6]_i_3_n_0
    SLICE_X7Y5           LUT5 (Prop_lut5_I0_O)        0.124    11.849 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          1.304    13.153    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X4Y2           LUT3 (Prop_lut3_I2_O)        0.152    13.305 r  FPGA1_inst/QLINK1/DECODE/adr[7]_i_1/O
                         net (fo=4, routed)           0.387    13.692    FPGA1_inst/QLINK1/DECODE_n_69
    SLICE_X4Y2           FDRE                                         r  FPGA1_inst/QLINK1/adr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.157    65.026    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.109 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.578    66.687    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.778 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.511    68.289    FPGA1_inst/QLINK1/CLK
    SLICE_X4Y2           FDRE                                         r  FPGA1_inst/QLINK1/adr_reg[6]/C
                         clock pessimism              0.441    68.730    
                         clock uncertainty           -0.098    68.632    
    SLICE_X4Y2           FDRE (Setup_fdre_C_CE)      -0.413    68.219    FPGA1_inst/QLINK1/adr_reg[6]
  -------------------------------------------------------------------
                         required time                         68.219    
                         arrival time                         -13.692    
  -------------------------------------------------------------------
                         slack                                 54.527    

Slack (MET) :             54.527ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/QLINK1/adr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (I rise@62.500ns - I rise@0.000ns)
  Data Path Delay:        7.493ns  (logic 1.290ns (17.217%)  route 6.203ns (82.783%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.789ns = ( 68.289 - 62.500 ) 
    Source Clock Delay      (SCD):    6.199ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.560     6.199    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X14Y8          FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y8          FDRE (Prop_fdre_C_Q)         0.518     6.717 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/Q
                         net (fo=15, routed)          1.497     8.215    FPGA1_inst/QLINK1/DECODE/dec_data[7]
    SLICE_X10Y5          LUT2 (Prop_lut2_I0_O)        0.124     8.339 f  FPGA1_inst/QLINK1/DECODE/adr[4]_i_8/O
                         net (fo=1, routed)           0.812     9.151    FPGA1_inst/QLINK1/DECODE/adr[4]_i_8_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.275 r  FPGA1_inst/QLINK1/DECODE/adr[4]_i_5/O
                         net (fo=2, routed)           1.087    10.362    FPGA1_inst/QLINK1/DECODE/adr[4]_i_5_n_0
    SLICE_X10Y6          LUT4 (Prop_lut4_I0_O)        0.124    10.486 r  FPGA1_inst/QLINK1/DECODE/adr[6]_i_9/O
                         net (fo=2, routed)           0.183    10.669    FPGA1_inst/QLINK1/DECODE/adr[6]_i_9_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I5_O)        0.124    10.793 f  FPGA1_inst/QLINK1/DECODE/adr[6]_i_3/O
                         net (fo=12, routed)          0.932    11.725    FPGA1_inst/QLINK1/DECODE/adr[6]_i_3_n_0
    SLICE_X7Y5           LUT5 (Prop_lut5_I0_O)        0.124    11.849 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          1.304    13.153    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X4Y2           LUT3 (Prop_lut3_I2_O)        0.152    13.305 r  FPGA1_inst/QLINK1/DECODE/adr[7]_i_1/O
                         net (fo=4, routed)           0.387    13.692    FPGA1_inst/QLINK1/DECODE_n_69
    SLICE_X4Y2           FDRE                                         r  FPGA1_inst/QLINK1/adr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.157    65.026    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.109 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.578    66.687    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.778 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.511    68.289    FPGA1_inst/QLINK1/CLK
    SLICE_X4Y2           FDRE                                         r  FPGA1_inst/QLINK1/adr_reg[7]/C
                         clock pessimism              0.441    68.730    
                         clock uncertainty           -0.098    68.632    
    SLICE_X4Y2           FDRE (Setup_fdre_C_CE)      -0.413    68.219    FPGA1_inst/QLINK1/adr_reg[7]
  -------------------------------------------------------------------
                         required time                         68.219    
                         arrival time                         -13.692    
  -------------------------------------------------------------------
                         slack                                 54.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/data32_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.362%)  route 0.242ns (59.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.501ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.563     1.853    FPGA1_inst/QLINK1/CLK
    SLICE_X8Y4           FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.164     2.017 r  FPGA1_inst/QLINK1/data32_reg[13]/Q
                         net (fo=5, routed)           0.242     2.260    FPGA1_inst/RAM_inst0/data32_reg[31]_0[13]
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.874     2.501    FPGA1_inst/RAM_inst0/clk_A
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.589     1.912    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.296     2.208    FPGA1_inst/RAM_inst0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/data32_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.360%)  route 0.275ns (62.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.501ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.591     1.881    FPGA1_inst/QLINK1/CLK
    SLICE_X6Y1           FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.164     2.045 r  FPGA1_inst/QLINK1/data32_reg[10]/Q
                         net (fo=5, routed)           0.275     2.320    FPGA1_inst/RAM_inst0/data32_reg[31]_0[10]
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.874     2.501    FPGA1_inst/RAM_inst0/clk_A
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.570     1.931    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.296     2.227    FPGA1_inst/RAM_inst0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/data32_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.365%)  route 0.339ns (70.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.501ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.590     1.880    FPGA1_inst/QLINK1/CLK
    SLICE_X7Y3           FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDRE (Prop_fdre_C_Q)         0.141     2.021 r  FPGA1_inst/QLINK1/data32_reg[18]/Q
                         net (fo=6, routed)           0.339     2.361    FPGA1_inst/RAM_inst0/data32_reg[31]_0[18]
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.874     2.501    FPGA1_inst/RAM_inst0/clk_A
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.570     1.931    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[18])
                                                      0.296     2.227    FPGA1_inst/RAM_inst0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/data32_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.141ns (28.805%)  route 0.348ns (71.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.501ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.590     1.880    FPGA1_inst/QLINK1/CLK
    SLICE_X7Y4           FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.141     2.021 r  FPGA1_inst/QLINK1/data32_reg[26]/Q
                         net (fo=5, routed)           0.348     2.370    FPGA1_inst/RAM_inst0/data32_reg[31]_0[26]
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.874     2.501    FPGA1_inst/RAM_inst0/clk_A
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.570     1.931    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[26])
                                                      0.296     2.227    FPGA1_inst/RAM_inst0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/data32_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.164ns (33.090%)  route 0.332ns (66.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.501ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.591     1.881    FPGA1_inst/QLINK1/CLK
    SLICE_X6Y2           FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDRE (Prop_fdre_C_Q)         0.164     2.045 r  FPGA1_inst/QLINK1/data32_reg[31]/Q
                         net (fo=5, routed)           0.332     2.377    FPGA1_inst/RAM_inst0/data32_reg[31]_0[31]
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.874     2.501    FPGA1_inst/RAM_inst0/clk_A
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.570     1.931    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[31])
                                                      0.296     2.227    FPGA1_inst/RAM_inst0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/wr_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/RAM_inst0/UNISIM_RAM0/WEA[3]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.577%)  route 0.168ns (54.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.501ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.564     1.854    FPGA1_inst/QLINK1/CLK
    SLICE_X9Y2           FDRE                                         r  FPGA1_inst/QLINK1/wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.141     1.995 r  FPGA1_inst/QLINK1/wr_reg/Q
                         net (fo=4, routed)           0.168     2.164    FPGA1_inst/RAM_inst0/WEA[0]
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/WEA[3]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.874     2.501    FPGA1_inst/RAM_inst0/clk_A
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.589     1.912    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_WEA[3])
                                                      0.089     2.001    FPGA1_inst/RAM_inst0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/nxt_enc_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/QLINK1/ENCODE/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.560     1.850    FPGA1_inst/QLINK1/CLK
    SLICE_X16Y3          FDRE                                         r  FPGA1_inst/QLINK1/nxt_enc_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y3          FDRE (Prop_fdre_C_Q)         0.141     1.991 r  FPGA1_inst/QLINK1/nxt_enc_data_reg[0]/Q
                         net (fo=1, routed)           0.116     2.107    FPGA1_inst/QLINK1/ENCODE/nxt_enc_data_reg[6][0]
    SLICE_X17Y3          FDRE                                         r  FPGA1_inst/QLINK1/ENCODE/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.831     2.458    FPGA1_inst/QLINK1/ENCODE/CLK
    SLICE_X17Y3          FDRE                                         r  FPGA1_inst/QLINK1/ENCODE/data_reg[0]/C
                         clock pessimism             -0.594     1.863    
    SLICE_X17Y3          FDRE (Hold_fdre_C_D)         0.070     1.933    FPGA1_inst/QLINK1/ENCODE/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/ENCODE/tx_req_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/QLINK1/ENCODE/tx_done_reg/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.083%)  route 0.124ns (39.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.560     1.850    FPGA1_inst/QLINK1/ENCODE/CLK
    SLICE_X19Y3          FDRE                                         r  FPGA1_inst/QLINK1/ENCODE/tx_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y3          FDRE (Prop_fdre_C_Q)         0.141     1.991 r  FPGA1_inst/QLINK1/ENCODE/tx_req_reg/Q
                         net (fo=6, routed)           0.124     2.115    FPGA1_inst/QLINK1/ENCODE/sendstring_reg
    SLICE_X18Y3          LUT5 (Prop_lut5_I4_O)        0.045     2.160 r  FPGA1_inst/QLINK1/ENCODE/tx_done_i_1/O
                         net (fo=1, routed)           0.000     2.160    FPGA1_inst/QLINK1/ENCODE/tx_done_i_1_n_0
    SLICE_X18Y3          FDRE                                         r  FPGA1_inst/QLINK1/ENCODE/tx_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.831     2.458    FPGA1_inst/QLINK1/ENCODE/CLK
    SLICE_X18Y3          FDRE                                         r  FPGA1_inst/QLINK1/ENCODE/tx_done_reg/C
                         clock pessimism             -0.594     1.863    
    SLICE_X18Y3          FDRE (Hold_fdre_C_D)         0.120     1.983    FPGA1_inst/QLINK1/ENCODE/tx_done_reg
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/clk_cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/QLINK1/timestamp_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.562     1.852    FPGA1_inst/QLINK1/CLK
    SLICE_X14Y7          FDRE                                         r  FPGA1_inst/QLINK1/clk_cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.164     2.016 r  FPGA1_inst/QLINK1/clk_cnt_reg[31]/Q
                         net (fo=2, routed)           0.110     2.126    FPGA1_inst/QLINK1/clk_cnt_reg[31]
    SLICE_X15Y6          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.832     2.459    FPGA1_inst/QLINK1/CLK
    SLICE_X15Y6          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[31]/C
                         clock pessimism             -0.589     1.869    
    SLICE_X15Y6          FDRE (Hold_fdre_C_D)         0.072     1.941    FPGA1_inst/QLINK1/timestamp_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/QLINK1/timestamp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.541%)  route 0.111ns (40.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.564     1.854    FPGA1_inst/QLINK1/CLK
    SLICE_X14Y1          FDRE                                         r  FPGA1_inst/QLINK1/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y1          FDRE (Prop_fdre_C_Q)         0.164     2.018 r  FPGA1_inst/QLINK1/clk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.111     2.130    FPGA1_inst/QLINK1/clk_cnt_reg[4]
    SLICE_X13Y2          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.833     2.460    FPGA1_inst/QLINK1/CLK
    SLICE_X13Y2          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[4]/C
                         clock pessimism             -0.589     1.870    
    SLICE_X13Y2          FDRE (Hold_fdre_C_D)         0.070     1.940    FPGA1_inst/QLINK1/timestamp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         62.500      59.924     RAMB36_X0Y1      RAM_spi_debug/UNISIM_RAM0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         62.500      59.924     RAMB36_X0Y0      FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         62.500      60.345     BUFGCTRL_X0Y1    FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         62.500      61.251     MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X14Y4      FPGA1_inst/QLINK1/clk_cnt_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X14Y4      FPGA1_inst/QLINK1/clk_cnt_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X14Y4      FPGA1_inst/QLINK1/clk_cnt_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X14Y4      FPGA1_inst/QLINK1/clk_cnt_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X14Y0      FPGA1_inst/QLINK1/clk_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X14Y5      FPGA1_inst/QLINK1/clk_cnt_reg[20]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.500      150.860    MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X14Y4      FPGA1_inst/QLINK1/clk_cnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X14Y4      FPGA1_inst/QLINK1/clk_cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X14Y4      FPGA1_inst/QLINK1/clk_cnt_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X14Y4      FPGA1_inst/QLINK1/clk_cnt_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X14Y5      FPGA1_inst/QLINK1/clk_cnt_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X14Y5      FPGA1_inst/QLINK1/clk_cnt_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X14Y5      FPGA1_inst/QLINK1/clk_cnt_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X14Y5      FPGA1_inst/QLINK1/clk_cnt_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X14Y6      FPGA1_inst/QLINK1/clk_cnt_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X14Y6      FPGA1_inst/QLINK1/clk_cnt_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X14Y0      FPGA1_inst/QLINK1/clk_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X14Y0      FPGA1_inst/QLINK1/clk_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X14Y0      FPGA1_inst/QLINK1/clk_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X14Y1      FPGA1_inst/QLINK1/clk_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X14Y1      FPGA1_inst/QLINK1/clk_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X14Y1      FPGA1_inst/QLINK1/clk_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X14Y1      FPGA1_inst/QLINK1/clk_cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X14Y2      FPGA1_inst/QLINK1/clk_cnt_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X14Y2      FPGA1_inst/QLINK1/clk_cnt_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X7Y2       FPGA1_inst/QLINK1/data32_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback2
  To Clock:  clk_feedback2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_spi
  To Clock:  clk_spi

Setup :            0  Failing Endpoints,  Worst Slack        6.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.311ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_spi rise@10.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        3.545ns  (logic 2.454ns (69.223%)  route 1.091ns (30.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.594ns = ( 17.594 - 10.000 ) 
    Source Clock Delay      (SCD):    8.361ns
    Clock Pessimism Removal (CPR):    0.754ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.470     4.909    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.997 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.658    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.754 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.607     8.361    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454    10.815 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[13]
                         net (fo=1, routed)           1.091    11.906    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/D[13]
    SLICE_X3Y1           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)   10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.954    14.323    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.406 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.987    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.078 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.515    17.594    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X3Y1           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[13]/C
                         clock pessimism              0.754    18.348    
                         clock uncertainty           -0.074    18.275    
    SLICE_X3Y1           FDRE (Setup_fdre_C_D)       -0.058    18.217    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[13]
  -------------------------------------------------------------------
                         required time                         18.217    
                         arrival time                         -11.906    
  -------------------------------------------------------------------
                         slack                                  6.311    

Slack (MET) :             6.382ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_spi rise@10.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 2.454ns (70.039%)  route 1.050ns (29.961%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.594ns = ( 17.594 - 10.000 ) 
    Source Clock Delay      (SCD):    8.361ns
    Clock Pessimism Removal (CPR):    0.754ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.470     4.909    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.997 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.658    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.754 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.607     8.361    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454    10.815 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[15]
                         net (fo=1, routed)           1.050    11.864    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/D[15]
    SLICE_X2Y1           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)   10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.954    14.323    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.406 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.987    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.078 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.515    17.594    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X2Y1           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[15]/C
                         clock pessimism              0.754    18.348    
                         clock uncertainty           -0.074    18.275    
    SLICE_X2Y1           FDRE (Setup_fdre_C_D)       -0.028    18.247    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[15]
  -------------------------------------------------------------------
                         required time                         18.247    
                         arrival time                         -11.864    
  -------------------------------------------------------------------
                         slack                                  6.382    

Slack (MET) :             6.418ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_spi rise@10.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 2.454ns (71.079%)  route 0.998ns (28.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.594ns = ( 17.594 - 10.000 ) 
    Source Clock Delay      (SCD):    8.361ns
    Clock Pessimism Removal (CPR):    0.754ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.470     4.909    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.997 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.658    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.754 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.607     8.361    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[9])
                                                      2.454    10.815 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[9]
                         net (fo=1, routed)           0.998    11.813    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/D[9]
    SLICE_X3Y1           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)   10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.954    14.323    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.406 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.987    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.078 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.515    17.594    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X3Y1           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[9]/C
                         clock pessimism              0.754    18.348    
                         clock uncertainty           -0.074    18.275    
    SLICE_X3Y1           FDRE (Setup_fdre_C_D)       -0.043    18.232    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[9]
  -------------------------------------------------------------------
                         required time                         18.232    
                         arrival time                         -11.813    
  -------------------------------------------------------------------
                         slack                                  6.418    

Slack (MET) :             6.426ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_spi rise@10.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 2.454ns (71.346%)  route 0.986ns (28.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.593ns = ( 17.593 - 10.000 ) 
    Source Clock Delay      (SCD):    8.361ns
    Clock Pessimism Removal (CPR):    0.754ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.470     4.909    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.997 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.658    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.754 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.607     8.361    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[29])
                                                      2.454    10.815 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[29]
                         net (fo=1, routed)           0.986    11.800    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/D[29]
    SLICE_X7Y1           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)   10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.954    14.323    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.406 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.987    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.078 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.514    17.593    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X7Y1           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[29]/C
                         clock pessimism              0.754    18.347    
                         clock uncertainty           -0.074    18.274    
    SLICE_X7Y1           FDRE (Setup_fdre_C_D)       -0.047    18.227    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[29]
  -------------------------------------------------------------------
                         required time                         18.227    
                         arrival time                         -11.800    
  -------------------------------------------------------------------
                         slack                                  6.426    

Slack (MET) :             6.432ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_spi rise@10.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 2.454ns (72.409%)  route 0.935ns (27.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.594ns = ( 17.594 - 10.000 ) 
    Source Clock Delay      (SCD):    8.361ns
    Clock Pessimism Removal (CPR):    0.754ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.470     4.909    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.997 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.658    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.754 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.607     8.361    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454    10.815 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[12]
                         net (fo=1, routed)           0.935    11.750    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/D[12]
    SLICE_X3Y1           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)   10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.954    14.323    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.406 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.987    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.078 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.515    17.594    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X3Y1           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[12]/C
                         clock pessimism              0.754    18.348    
                         clock uncertainty           -0.074    18.275    
    SLICE_X3Y1           FDRE (Setup_fdre_C_D)       -0.093    18.182    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[12]
  -------------------------------------------------------------------
                         required time                         18.182    
                         arrival time                         -11.750    
  -------------------------------------------------------------------
                         slack                                  6.432    

Slack (MET) :             6.442ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_spi rise@10.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 2.454ns (72.640%)  route 0.924ns (27.360%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.593ns = ( 17.593 - 10.000 ) 
    Source Clock Delay      (SCD):    8.361ns
    Clock Pessimism Removal (CPR):    0.754ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.470     4.909    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.997 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.658    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.754 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.607     8.361    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    10.815 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[1]
                         net (fo=1, routed)           0.924    11.739    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/D[1]
    SLICE_X5Y1           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)   10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.954    14.323    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.406 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.987    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.078 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.514    17.593    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X5Y1           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[1]/C
                         clock pessimism              0.754    18.347    
                         clock uncertainty           -0.074    18.274    
    SLICE_X5Y1           FDRE (Setup_fdre_C_D)       -0.093    18.181    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[1]
  -------------------------------------------------------------------
                         required time                         18.181    
                         arrival time                         -11.739    
  -------------------------------------------------------------------
                         slack                                  6.442    

Slack (MET) :             6.443ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_spi rise@10.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 2.454ns (71.539%)  route 0.976ns (28.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.593ns = ( 17.593 - 10.000 ) 
    Source Clock Delay      (SCD):    8.361ns
    Clock Pessimism Removal (CPR):    0.754ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.470     4.909    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.997 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.658    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.754 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.607     8.361    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      2.454    10.815 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[8]
                         net (fo=1, routed)           0.976    11.791    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/D[8]
    SLICE_X7Y1           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)   10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.954    14.323    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.406 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.987    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.078 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.514    17.593    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X7Y1           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[8]/C
                         clock pessimism              0.754    18.347    
                         clock uncertainty           -0.074    18.274    
    SLICE_X7Y1           FDRE (Setup_fdre_C_D)       -0.040    18.234    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[8]
  -------------------------------------------------------------------
                         required time                         18.234    
                         arrival time                         -11.791    
  -------------------------------------------------------------------
                         slack                                  6.443    

Slack (MET) :             6.477ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_spi rise@10.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 2.454ns (72.357%)  route 0.938ns (27.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.594ns = ( 17.594 - 10.000 ) 
    Source Clock Delay      (SCD):    8.361ns
    Clock Pessimism Removal (CPR):    0.754ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.470     4.909    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.997 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.658    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.754 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.607     8.361    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      2.454    10.815 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[14]
                         net (fo=1, routed)           0.938    11.752    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/D[14]
    SLICE_X2Y1           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)   10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.954    14.323    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.406 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.987    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.078 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.515    17.594    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X2Y1           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[14]/C
                         clock pessimism              0.754    18.348    
                         clock uncertainty           -0.074    18.275    
    SLICE_X2Y1           FDRE (Setup_fdre_C_D)       -0.045    18.230    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[14]
  -------------------------------------------------------------------
                         required time                         18.230    
                         arrival time                         -11.752    
  -------------------------------------------------------------------
                         slack                                  6.477    

Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_spi rise@10.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 2.454ns (73.470%)  route 0.886ns (26.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.593ns = ( 17.593 - 10.000 ) 
    Source Clock Delay      (SCD):    8.361ns
    Clock Pessimism Removal (CPR):    0.754ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.470     4.909    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.997 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.658    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.754 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.607     8.361    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[26])
                                                      2.454    10.815 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[26]
                         net (fo=1, routed)           0.886    11.701    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/D[26]
    SLICE_X7Y1           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)   10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.954    14.323    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.406 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.987    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.078 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.514    17.593    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X7Y1           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[26]/C
                         clock pessimism              0.754    18.347    
                         clock uncertainty           -0.074    18.274    
    SLICE_X7Y1           FDRE (Setup_fdre_C_D)       -0.093    18.181    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[26]
  -------------------------------------------------------------------
                         required time                         18.181    
                         arrival time                         -11.701    
  -------------------------------------------------------------------
                         slack                                  6.480    

Slack (MET) :             6.481ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_spi rise@10.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 2.454ns (73.534%)  route 0.883ns (26.466%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.593ns = ( 17.593 - 10.000 ) 
    Source Clock Delay      (SCD):    8.361ns
    Clock Pessimism Removal (CPR):    0.754ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.470     4.909    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.997 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.658    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.754 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.607     8.361    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[16])
                                                      2.454    10.815 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[16]
                         net (fo=1, routed)           0.883    11.698    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/D[16]
    SLICE_X5Y1           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)   10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.954    14.323    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.406 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.987    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.078 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.514    17.593    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X5Y1           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[16]/C
                         clock pessimism              0.754    18.347    
                         clock uncertainty           -0.074    18.274    
    SLICE_X5Y1           FDRE (Setup_fdre_C_D)       -0.095    18.179    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[16]
  -------------------------------------------------------------------
                         required time                         18.179    
                         arrival time                         -11.698    
  -------------------------------------------------------------------
                         slack                                  6.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/MOSI_O_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi rise@0.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.158%)  route 0.138ns (39.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.571ns
    Source Clock Delay      (SCD):    2.827ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.464     1.672    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.722 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.208    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.234 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.594     2.827    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X2Y2           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.164     2.991 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[3]/Q
                         net (fo=5, routed)           0.138     3.130    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg__0[3]
    SLICE_X4Y1           LUT6 (Prop_lut6_I4_O)        0.045     3.175 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/MOSI_O_i_1/O
                         net (fo=1, routed)           0.000     3.175    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/MOSI_O_i_1_n_0
    SLICE_X4Y1           FDSE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/MOSI_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.702     2.097    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.150 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.680    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.709 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.863     3.571    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X4Y1           FDSE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/MOSI_O_reg/C
                         clock pessimism             -0.709     2.862    
    SLICE_X4Y1           FDSE (Hold_fdse_C_D)         0.092     2.954    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/MOSI_O_reg
  -------------------------------------------------------------------
                         required time                         -2.954    
                         arrival time                           3.175    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi rise@0.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.212ns (54.680%)  route 0.176ns (45.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.573ns
    Source Clock Delay      (SCD):    2.827ns
    Clock Pessimism Removal (CPR):    0.746ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.464     1.672    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.722 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.208    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.234 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.594     2.827    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X2Y2           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.164     2.991 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[3]/Q
                         net (fo=5, routed)           0.176     3.167    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg__0[3]
    SLICE_X2Y2           LUT5 (Prop_lut5_I4_O)        0.048     3.215 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt[4]_i_2/O
                         net (fo=1, routed)           0.000     3.215    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/p_0_in__1[4]
    SLICE_X2Y2           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.702     2.097    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.150 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.680    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.709 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.865     3.573    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X2Y2           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[4]/C
                         clock pessimism             -0.746     2.827    
    SLICE_X2Y2           FDRE (Hold_fdre_C_D)         0.131     2.958    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.958    
                         arrival time                           3.215    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi rise@0.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.326%)  route 0.176ns (45.674%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.573ns
    Source Clock Delay      (SCD):    2.827ns
    Clock Pessimism Removal (CPR):    0.746ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.464     1.672    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.722 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.208    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.234 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.594     2.827    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X2Y2           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.164     2.991 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[3]/Q
                         net (fo=5, routed)           0.176     3.167    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg__0[3]
    SLICE_X2Y2           LUT4 (Prop_lut4_I0_O)        0.045     3.212 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt[3]_i_1/O
                         net (fo=1, routed)           0.000     3.212    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/p_0_in__1[3]
    SLICE_X2Y2           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.702     2.097    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.150 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.680    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.709 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.865     3.573    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X2Y2           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[3]/C
                         clock pessimism             -0.746     2.827    
    SLICE_X2Y2           FDRE (Hold_fdre_C_D)         0.121     2.948    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.948    
                         arrival time                           3.212    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi rise@0.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.209ns (46.117%)  route 0.244ns (53.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.573ns
    Source Clock Delay      (SCD):    2.827ns
    Clock Pessimism Removal (CPR):    0.746ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.464     1.672    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.722 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.208    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.234 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.594     2.827    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X2Y2           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.164     2.991 f  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[0]/Q
                         net (fo=15, routed)          0.244     3.235    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg__0[0]
    SLICE_X2Y2           LUT1 (Prop_lut1_I0_O)        0.045     3.280 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     3.280    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/p_0_in__1[0]
    SLICE_X2Y2           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.702     2.097    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.150 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.680    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.709 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.865     3.573    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X2Y2           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[0]/C
                         clock pessimism             -0.746     2.827    
    SLICE_X2Y2           FDRE (Hold_fdre_C_D)         0.121     2.948    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.948    
                         arrival time                           3.280    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi rise@0.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.208ns (39.948%)  route 0.313ns (60.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.573ns
    Source Clock Delay      (SCD):    2.827ns
    Clock Pessimism Removal (CPR):    0.746ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.464     1.672    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.722 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.208    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.234 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.594     2.827    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X2Y2           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.164     2.991 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[0]/Q
                         net (fo=15, routed)          0.313     3.304    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg__0[0]
    SLICE_X2Y2           LUT3 (Prop_lut3_I2_O)        0.044     3.348 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     3.348    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/p_0_in__1[2]
    SLICE_X2Y2           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.702     2.097    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.150 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.680    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.709 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.865     3.573    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X2Y2           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[2]/C
                         clock pessimism             -0.746     2.827    
    SLICE_X2Y2           FDRE (Hold_fdre_C_D)         0.131     2.958    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.958    
                         arrival time                           3.348    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi rise@0.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.209ns (40.063%)  route 0.313ns (59.937%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.573ns
    Source Clock Delay      (SCD):    2.827ns
    Clock Pessimism Removal (CPR):    0.746ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.464     1.672    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.722 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.208    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.234 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.594     2.827    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X2Y2           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.164     2.991 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[0]/Q
                         net (fo=15, routed)          0.313     3.304    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg__0[0]
    SLICE_X2Y2           LUT2 (Prop_lut2_I0_O)        0.045     3.349 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     3.349    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/p_0_in__1[1]
    SLICE_X2Y2           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.702     2.097    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.150 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.680    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.709 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.865     3.573    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X2Y2           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/C
                         clock pessimism             -0.746     2.827    
    SLICE_X2Y2           FDRE (Hold_fdre_C_D)         0.120     2.947    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.947    
                         arrival time                           3.349    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/sclk_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/sclk_active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi rise@0.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.234%)  route 0.357ns (65.766%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.539ns
    Source Clock Delay      (SCD):    2.793ns
    Clock Pessimism Removal (CPR):    0.746ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.464     1.672    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.722 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.208    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.234 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.560     2.793    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X16Y10         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/sclk_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y10         FDRE (Prop_fdre_C_Q)         0.141     2.934 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/sclk_active_reg/Q
                         net (fo=2, routed)           0.357     3.292    FPGA1_inst/clocking_1_inst/sclk_active
    SLICE_X16Y10         LUT4 (Prop_lut4_I0_O)        0.045     3.337 r  FPGA1_inst/clocking_1_inst/sclk_active_i_1/O
                         net (fo=1, routed)           0.000     3.337    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/sclk_active_reg_0
    SLICE_X16Y10         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/sclk_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.702     2.097    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.150 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.680    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.709 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.831     3.539    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X16Y10         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/sclk_active_reg/C
                         clock pessimism             -0.746     2.793    
    SLICE_X16Y10         FDRE (Hold_fdre_C_D)         0.091     2.884    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/sclk_active_reg
  -------------------------------------------------------------------
                         required time                         -2.884    
                         arrival time                           3.337    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi rise@0.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.209ns (43.272%)  route 0.274ns (56.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.573ns
    Source Clock Delay      (SCD):    2.827ns
    Clock Pessimism Removal (CPR):    0.730ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.464     1.672    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.722 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.208    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.234 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.594     2.827    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X2Y2           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.164     2.991 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/Q
                         net (fo=14, routed)          0.182     3.173    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg__0[1]
    SLICE_X2Y1           LUT6 (Prop_lut6_I3_O)        0.045     3.218 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data[31]_i_1__0/O
                         net (fo=32, routed)          0.092     3.310    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data[31]_i_1__0_n_0
    SLICE_X3Y1           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.702     2.097    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.150 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.680    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.709 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.865     3.573    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X3Y1           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[11]/C
                         clock pessimism             -0.730     2.843    
    SLICE_X3Y1           FDRE (Hold_fdre_C_CE)       -0.039     2.804    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.804    
                         arrival time                           3.310    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi rise@0.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.209ns (43.272%)  route 0.274ns (56.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.573ns
    Source Clock Delay      (SCD):    2.827ns
    Clock Pessimism Removal (CPR):    0.730ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.464     1.672    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.722 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.208    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.234 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.594     2.827    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X2Y2           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.164     2.991 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/Q
                         net (fo=14, routed)          0.182     3.173    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg__0[1]
    SLICE_X2Y1           LUT6 (Prop_lut6_I3_O)        0.045     3.218 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data[31]_i_1__0/O
                         net (fo=32, routed)          0.092     3.310    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data[31]_i_1__0_n_0
    SLICE_X3Y1           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.702     2.097    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.150 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.680    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.709 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.865     3.573    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X3Y1           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[12]/C
                         clock pessimism             -0.730     2.843    
    SLICE_X3Y1           FDRE (Hold_fdre_C_CE)       -0.039     2.804    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.804    
                         arrival time                           3.310    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi rise@0.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.209ns (43.272%)  route 0.274ns (56.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.573ns
    Source Clock Delay      (SCD):    2.827ns
    Clock Pessimism Removal (CPR):    0.730ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.464     1.672    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.722 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.208    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.234 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.594     2.827    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X2Y2           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.164     2.991 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/Q
                         net (fo=14, routed)          0.182     3.173    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg__0[1]
    SLICE_X2Y1           LUT6 (Prop_lut6_I3_O)        0.045     3.218 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data[31]_i_1__0/O
                         net (fo=32, routed)          0.092     3.310    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data[31]_i_1__0_n_0
    SLICE_X3Y1           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.702     2.097    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.150 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.680    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.709 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.865     3.573    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X3Y1           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[13]/C
                         clock pessimism             -0.730     2.843    
    SLICE_X3Y1           FDRE (Hold_fdre_C_CE)       -0.039     2.804    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.804    
                         arrival time                           3.310    
  -------------------------------------------------------------------
                         slack                                  0.506    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_spi
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0      FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   FPGA1_inst/clocking_1_inst/BUFG_spi_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X4Y1       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/MOSI_O_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y2       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y2       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y2       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y2       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y2       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y0       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X4Y1       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/MOSI_O_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y1       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y2       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y1       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y2       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y1       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y2       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y1       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y2       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y1       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y10     FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/sclk_active_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X4Y1       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/MOSI_O_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X4Y1       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/MOSI_O_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y2       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y2       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y2       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y2       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y2       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y0       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y1       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clock_out
  To Clock:  mmcm_clock_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clock_out
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y0    FPGA2_inst/clocking_2_inst/BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y12     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_B/OSERDESE2_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y11     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_B/OSERDESE2_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y10     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_CLK/OSERDESE2_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y9      FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_CLK/OSERDESE2_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y8      FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_G/OSERDESE2_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y7      FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_G/OSERDESE2_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y16     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_R/OSERDESE2_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y15     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_R/OSERDESE2_s/CLK
Min Period  n/a     BUFR/I              n/a            1.666         2.694       1.028      BUFR_X0Y1        FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.694       210.666    MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pixel_clk
  To Clock:  pixel_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.407ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.859ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.421ns  (logic 4.261ns (50.598%)  route 4.160ns (49.402%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.170ns = ( 19.638 - 13.468 ) 
    Source Clock Delay      (SCD):    6.851ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.479     3.919    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.007 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           1.025     5.032    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     6.014 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.837     6.851    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y2          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     9.305 f  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[5]
                         net (fo=4, routed)           1.427    10.732    FPGA2_inst/RAM_inst1/DOADO[5]
    SLICE_X8Y10          LUT1 (Prop_lut1_I0_O)        0.124    10.856 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_12/O
                         net (fo=1, routed)           0.000    10.856    FPGA2_inst/RAM_inst1/r_out2_carry_i_12_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.369 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.369    FPGA2_inst/RAM_inst1/r_out2_carry_i_9_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.588 r  FPGA2_inst/RAM_inst1/r_out2_carry__0_i_10/O[0]
                         net (fo=2, routed)           0.857    12.446    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/UNISIM_RAM0_3[0]
    SLICE_X9Y11          LUT4 (Prop_lut4_I2_O)        0.295    12.741 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/r_out2_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.741    FPGA2_inst/hdmi_driver_inst/image_driver_inst/queue_reg[15][vCounter][10]_1[0]
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.273 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0/CO[3]
                         net (fo=24, routed)          1.876    15.148    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0_n_0
    SLICE_X7Y17          LUT5 (Prop_lut5_I4_O)        0.124    15.272 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out[1]_i_1/O
                         net (fo=1, routed)           0.000    15.272    FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out[1]_i_1_n_0
    SLICE_X7Y17          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.137    16.974    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.057 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.960    18.017    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    18.935 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.703    19.638    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X7Y17          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[1]/C
                         clock pessimism              0.563    20.202    
                         clock uncertainty           -0.099    20.103    
    SLICE_X7Y17          FDSE (Setup_fdse_C_D)        0.029    20.132    FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[1]
  -------------------------------------------------------------------
                         required time                         20.132    
                         arrival time                         -15.272    
  -------------------------------------------------------------------
                         slack                                  4.859    

Slack (MET) :             4.863ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.419ns  (logic 4.261ns (50.610%)  route 4.158ns (49.390%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.170ns = ( 19.638 - 13.468 ) 
    Source Clock Delay      (SCD):    6.851ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.479     3.919    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.007 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           1.025     5.032    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     6.014 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.837     6.851    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y2          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     9.305 f  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[5]
                         net (fo=4, routed)           1.427    10.732    FPGA2_inst/RAM_inst1/DOADO[5]
    SLICE_X8Y10          LUT1 (Prop_lut1_I0_O)        0.124    10.856 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_12/O
                         net (fo=1, routed)           0.000    10.856    FPGA2_inst/RAM_inst1/r_out2_carry_i_12_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.369 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.369    FPGA2_inst/RAM_inst1/r_out2_carry_i_9_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.588 r  FPGA2_inst/RAM_inst1/r_out2_carry__0_i_10/O[0]
                         net (fo=2, routed)           0.857    12.446    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/UNISIM_RAM0_3[0]
    SLICE_X9Y11          LUT4 (Prop_lut4_I2_O)        0.295    12.741 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/r_out2_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.741    FPGA2_inst/hdmi_driver_inst/image_driver_inst/queue_reg[15][vCounter][10]_1[0]
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.273 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0/CO[3]
                         net (fo=24, routed)          1.874    15.146    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0_n_0
    SLICE_X7Y17          LUT5 (Prop_lut5_I4_O)        0.124    15.270 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out[3]_i_1/O
                         net (fo=1, routed)           0.000    15.270    FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out[3]_i_1_n_0
    SLICE_X7Y17          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.137    16.974    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.057 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.960    18.017    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    18.935 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.703    19.638    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X7Y17          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[3]/C
                         clock pessimism              0.563    20.202    
                         clock uncertainty           -0.099    20.103    
    SLICE_X7Y17          FDSE (Setup_fdse_C_D)        0.031    20.134    FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[3]
  -------------------------------------------------------------------
                         required time                         20.134    
                         arrival time                         -15.270    
  -------------------------------------------------------------------
                         slack                                  4.863    

Slack (MET) :             4.877ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.453ns  (logic 4.261ns (50.407%)  route 4.192ns (49.593%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.171ns = ( 19.639 - 13.468 ) 
    Source Clock Delay      (SCD):    6.851ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.479     3.919    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.007 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           1.025     5.032    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     6.014 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.837     6.851    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y2          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     9.305 f  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[5]
                         net (fo=4, routed)           1.427    10.732    FPGA2_inst/RAM_inst1/DOADO[5]
    SLICE_X8Y10          LUT1 (Prop_lut1_I0_O)        0.124    10.856 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_12/O
                         net (fo=1, routed)           0.000    10.856    FPGA2_inst/RAM_inst1/r_out2_carry_i_12_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.369 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.369    FPGA2_inst/RAM_inst1/r_out2_carry_i_9_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.588 r  FPGA2_inst/RAM_inst1/r_out2_carry__0_i_10/O[0]
                         net (fo=2, routed)           0.857    12.446    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/UNISIM_RAM0_3[0]
    SLICE_X9Y11          LUT4 (Prop_lut4_I2_O)        0.295    12.741 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/r_out2_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.741    FPGA2_inst/hdmi_driver_inst/image_driver_inst/queue_reg[15][vCounter][10]_1[0]
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.273 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0/CO[3]
                         net (fo=24, routed)          1.907    15.180    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0_n_0
    SLICE_X6Y16          LUT5 (Prop_lut5_I4_O)        0.124    15.304 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out[2]_i_1/O
                         net (fo=1, routed)           0.000    15.304    FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out[2]_i_1_n_0
    SLICE_X6Y16          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.137    16.974    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.057 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.960    18.017    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    18.935 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.704    19.639    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X6Y16          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[2]/C
                         clock pessimism              0.563    20.203    
                         clock uncertainty           -0.099    20.104    
    SLICE_X6Y16          FDSE (Setup_fdse_C_D)        0.077    20.181    FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[2]
  -------------------------------------------------------------------
                         required time                         20.181    
                         arrival time                         -15.304    
  -------------------------------------------------------------------
                         slack                                  4.877    

Slack (MET) :             4.888ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.440ns  (logic 4.261ns (50.484%)  route 4.179ns (49.516%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.170ns = ( 19.638 - 13.468 ) 
    Source Clock Delay      (SCD):    6.851ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.479     3.919    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.007 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           1.025     5.032    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     6.014 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.837     6.851    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y2          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     9.305 f  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[5]
                         net (fo=4, routed)           1.427    10.732    FPGA2_inst/RAM_inst1/DOADO[5]
    SLICE_X8Y10          LUT1 (Prop_lut1_I0_O)        0.124    10.856 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_12/O
                         net (fo=1, routed)           0.000    10.856    FPGA2_inst/RAM_inst1/r_out2_carry_i_12_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.369 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.369    FPGA2_inst/RAM_inst1/r_out2_carry_i_9_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.588 r  FPGA2_inst/RAM_inst1/r_out2_carry__0_i_10/O[0]
                         net (fo=2, routed)           0.857    12.446    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/UNISIM_RAM0_3[0]
    SLICE_X9Y11          LUT4 (Prop_lut4_I2_O)        0.295    12.741 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/r_out2_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.741    FPGA2_inst/hdmi_driver_inst/image_driver_inst/queue_reg[15][vCounter][10]_1[0]
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.273 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0/CO[3]
                         net (fo=24, routed)          1.895    15.167    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0_n_0
    SLICE_X6Y17          LUT5 (Prop_lut5_I4_O)        0.124    15.291 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out[5]_i_1/O
                         net (fo=1, routed)           0.000    15.291    FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out[5]_i_1_n_0
    SLICE_X6Y17          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.137    16.974    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.057 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.960    18.017    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    18.935 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.703    19.638    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X6Y17          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[5]/C
                         clock pessimism              0.563    20.202    
                         clock uncertainty           -0.099    20.103    
    SLICE_X6Y17          FDSE (Setup_fdse_C_D)        0.077    20.180    FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[5]
  -------------------------------------------------------------------
                         required time                         20.180    
                         arrival time                         -15.291    
  -------------------------------------------------------------------
                         slack                                  4.888    

Slack (MET) :             4.889ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.445ns  (logic 4.261ns (50.455%)  route 4.184ns (49.545%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.171ns = ( 19.639 - 13.468 ) 
    Source Clock Delay      (SCD):    6.851ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.479     3.919    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.007 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           1.025     5.032    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     6.014 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.837     6.851    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y2          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     9.305 f  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[5]
                         net (fo=4, routed)           1.427    10.732    FPGA2_inst/RAM_inst1/DOADO[5]
    SLICE_X8Y10          LUT1 (Prop_lut1_I0_O)        0.124    10.856 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_12/O
                         net (fo=1, routed)           0.000    10.856    FPGA2_inst/RAM_inst1/r_out2_carry_i_12_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.369 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.369    FPGA2_inst/RAM_inst1/r_out2_carry_i_9_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.588 r  FPGA2_inst/RAM_inst1/r_out2_carry__0_i_10/O[0]
                         net (fo=2, routed)           0.857    12.446    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/UNISIM_RAM0_3[0]
    SLICE_X9Y11          LUT4 (Prop_lut4_I2_O)        0.295    12.741 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/r_out2_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.741    FPGA2_inst/hdmi_driver_inst/image_driver_inst/queue_reg[15][vCounter][10]_1[0]
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.273 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0/CO[3]
                         net (fo=24, routed)          1.899    15.172    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0_n_0
    SLICE_X6Y16          LUT5 (Prop_lut5_I4_O)        0.124    15.296 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out[0]_i_1/O
                         net (fo=1, routed)           0.000    15.296    FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out[0]_i_1_n_0
    SLICE_X6Y16          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.137    16.974    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.057 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.960    18.017    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    18.935 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.704    19.639    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X6Y16          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[0]/C
                         clock pessimism              0.563    20.203    
                         clock uncertainty           -0.099    20.104    
    SLICE_X6Y16          FDSE (Setup_fdse_C_D)        0.081    20.185    FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[0]
  -------------------------------------------------------------------
                         required time                         20.185    
                         arrival time                         -15.296    
  -------------------------------------------------------------------
                         slack                                  4.889    

Slack (MET) :             4.895ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.437ns  (logic 4.261ns (50.502%)  route 4.176ns (49.498%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.170ns = ( 19.638 - 13.468 ) 
    Source Clock Delay      (SCD):    6.851ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.479     3.919    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.007 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           1.025     5.032    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     6.014 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.837     6.851    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y2          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     9.305 f  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[5]
                         net (fo=4, routed)           1.427    10.732    FPGA2_inst/RAM_inst1/DOADO[5]
    SLICE_X8Y10          LUT1 (Prop_lut1_I0_O)        0.124    10.856 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_12/O
                         net (fo=1, routed)           0.000    10.856    FPGA2_inst/RAM_inst1/r_out2_carry_i_12_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.369 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.369    FPGA2_inst/RAM_inst1/r_out2_carry_i_9_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.588 r  FPGA2_inst/RAM_inst1/r_out2_carry__0_i_10/O[0]
                         net (fo=2, routed)           0.857    12.446    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/UNISIM_RAM0_3[0]
    SLICE_X9Y11          LUT4 (Prop_lut4_I2_O)        0.295    12.741 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/r_out2_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.741    FPGA2_inst/hdmi_driver_inst/image_driver_inst/queue_reg[15][vCounter][10]_1[0]
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.273 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0/CO[3]
                         net (fo=24, routed)          1.892    15.164    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0_n_0
    SLICE_X6Y17          LUT5 (Prop_lut5_I4_O)        0.124    15.288 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out[1]_i_1/O
                         net (fo=1, routed)           0.000    15.288    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out[1]_i_1_n_0
    SLICE_X6Y17          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.137    16.974    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.057 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.960    18.017    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    18.935 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.703    19.638    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X6Y17          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[1]/C
                         clock pessimism              0.563    20.202    
                         clock uncertainty           -0.099    20.103    
    SLICE_X6Y17          FDSE (Setup_fdse_C_D)        0.081    20.184    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[1]
  -------------------------------------------------------------------
                         required time                         20.184    
                         arrival time                         -15.288    
  -------------------------------------------------------------------
                         slack                                  4.895    

Slack (MET) :             5.004ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.279ns  (logic 4.261ns (51.470%)  route 4.018ns (48.530%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.170ns = ( 19.638 - 13.468 ) 
    Source Clock Delay      (SCD):    6.851ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.479     3.919    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.007 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           1.025     5.032    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     6.014 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.837     6.851    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y2          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     9.305 f  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[5]
                         net (fo=4, routed)           1.427    10.732    FPGA2_inst/RAM_inst1/DOADO[5]
    SLICE_X8Y10          LUT1 (Prop_lut1_I0_O)        0.124    10.856 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_12/O
                         net (fo=1, routed)           0.000    10.856    FPGA2_inst/RAM_inst1/r_out2_carry_i_12_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.369 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.369    FPGA2_inst/RAM_inst1/r_out2_carry_i_9_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.588 r  FPGA2_inst/RAM_inst1/r_out2_carry__0_i_10/O[0]
                         net (fo=2, routed)           0.857    12.446    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/UNISIM_RAM0_3[0]
    SLICE_X9Y11          LUT4 (Prop_lut4_I2_O)        0.295    12.741 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/r_out2_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.741    FPGA2_inst/hdmi_driver_inst/image_driver_inst/queue_reg[15][vCounter][10]_1[0]
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.273 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0/CO[3]
                         net (fo=24, routed)          1.733    15.006    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0_n_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.124    15.130 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out[0]_i_1/O
                         net (fo=1, routed)           0.000    15.130    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out[0]_i_1_n_0
    SLICE_X4Y17          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.137    16.974    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.057 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.960    18.017    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    18.935 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.703    19.638    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X4Y17          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[0]/C
                         clock pessimism              0.563    20.202    
                         clock uncertainty           -0.099    20.103    
    SLICE_X4Y17          FDSE (Setup_fdse_C_D)        0.031    20.134    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[0]
  -------------------------------------------------------------------
                         required time                         20.134    
                         arrival time                         -15.130    
  -------------------------------------------------------------------
                         slack                                  5.004    

Slack (MET) :             5.071ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.208ns  (logic 4.261ns (51.915%)  route 3.947ns (48.085%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.168ns = ( 19.636 - 13.468 ) 
    Source Clock Delay      (SCD):    6.851ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.479     3.919    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.007 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           1.025     5.032    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     6.014 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.837     6.851    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y2          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     9.305 f  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[5]
                         net (fo=4, routed)           1.427    10.732    FPGA2_inst/RAM_inst1/DOADO[5]
    SLICE_X8Y10          LUT1 (Prop_lut1_I0_O)        0.124    10.856 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_12/O
                         net (fo=1, routed)           0.000    10.856    FPGA2_inst/RAM_inst1/r_out2_carry_i_12_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.369 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.369    FPGA2_inst/RAM_inst1/r_out2_carry_i_9_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.588 r  FPGA2_inst/RAM_inst1/r_out2_carry__0_i_10/O[0]
                         net (fo=2, routed)           0.857    12.446    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/UNISIM_RAM0_3[0]
    SLICE_X9Y11          LUT4 (Prop_lut4_I2_O)        0.295    12.741 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/r_out2_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.741    FPGA2_inst/hdmi_driver_inst/image_driver_inst/queue_reg[15][vCounter][10]_1[0]
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.273 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0/CO[3]
                         net (fo=24, routed)          1.662    14.935    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0_n_0
    SLICE_X3Y17          LUT5 (Prop_lut5_I4_O)        0.124    15.059 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out[3]_i_1/O
                         net (fo=1, routed)           0.000    15.059    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out[3]_i_1_n_0
    SLICE_X3Y17          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.137    16.974    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.057 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.960    18.017    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    18.935 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.701    19.636    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X3Y17          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[3]/C
                         clock pessimism              0.563    20.200    
                         clock uncertainty           -0.099    20.101    
    SLICE_X3Y17          FDSE (Setup_fdse_C_D)        0.029    20.130    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[3]
  -------------------------------------------------------------------
                         required time                         20.130    
                         arrival time                         -15.059    
  -------------------------------------------------------------------
                         slack                                  5.071    

Slack (MET) :             5.075ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.206ns  (logic 4.261ns (51.927%)  route 3.945ns (48.073%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.168ns = ( 19.636 - 13.468 ) 
    Source Clock Delay      (SCD):    6.851ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.479     3.919    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.007 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           1.025     5.032    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     6.014 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.837     6.851    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y2          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     9.305 f  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[5]
                         net (fo=4, routed)           1.427    10.732    FPGA2_inst/RAM_inst1/DOADO[5]
    SLICE_X8Y10          LUT1 (Prop_lut1_I0_O)        0.124    10.856 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_12/O
                         net (fo=1, routed)           0.000    10.856    FPGA2_inst/RAM_inst1/r_out2_carry_i_12_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.369 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.369    FPGA2_inst/RAM_inst1/r_out2_carry_i_9_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.588 r  FPGA2_inst/RAM_inst1/r_out2_carry__0_i_10/O[0]
                         net (fo=2, routed)           0.857    12.446    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/UNISIM_RAM0_3[0]
    SLICE_X9Y11          LUT4 (Prop_lut4_I2_O)        0.295    12.741 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/r_out2_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.741    FPGA2_inst/hdmi_driver_inst/image_driver_inst/queue_reg[15][vCounter][10]_1[0]
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.273 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0/CO[3]
                         net (fo=24, routed)          1.660    14.933    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0_n_0
    SLICE_X3Y17          LUT5 (Prop_lut5_I4_O)        0.124    15.057 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out[4]_i_1/O
                         net (fo=1, routed)           0.000    15.057    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out[4]_i_1_n_0
    SLICE_X3Y17          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.137    16.974    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.057 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.960    18.017    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    18.935 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.701    19.636    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X3Y17          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[4]/C
                         clock pessimism              0.563    20.200    
                         clock uncertainty           -0.099    20.101    
    SLICE_X3Y17          FDSE (Setup_fdse_C_D)        0.031    20.132    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[4]
  -------------------------------------------------------------------
                         required time                         20.132    
                         arrival time                         -15.057    
  -------------------------------------------------------------------
                         slack                                  5.075    

Slack (MET) :             5.141ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.142ns  (logic 4.261ns (52.332%)  route 3.881ns (47.668%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.170ns = ( 19.638 - 13.468 ) 
    Source Clock Delay      (SCD):    6.851ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.479     3.919    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.007 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           1.025     5.032    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     6.014 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.837     6.851    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y2          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     9.305 f  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[5]
                         net (fo=4, routed)           1.427    10.732    FPGA2_inst/RAM_inst1/DOADO[5]
    SLICE_X8Y10          LUT1 (Prop_lut1_I0_O)        0.124    10.856 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_12/O
                         net (fo=1, routed)           0.000    10.856    FPGA2_inst/RAM_inst1/r_out2_carry_i_12_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.369 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.369    FPGA2_inst/RAM_inst1/r_out2_carry_i_9_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.588 r  FPGA2_inst/RAM_inst1/r_out2_carry__0_i_10/O[0]
                         net (fo=2, routed)           0.857    12.446    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/UNISIM_RAM0_3[0]
    SLICE_X9Y11          LUT4 (Prop_lut4_I2_O)        0.295    12.741 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/r_out2_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.741    FPGA2_inst/hdmi_driver_inst/image_driver_inst/queue_reg[15][vCounter][10]_1[0]
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.273 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0/CO[3]
                         net (fo=24, routed)          1.597    14.869    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0_n_0
    SLICE_X7Y17          LUT5 (Prop_lut5_I4_O)        0.124    14.993 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out[7]_i_1/O
                         net (fo=1, routed)           0.000    14.993    FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out[7]_i_1_n_0
    SLICE_X7Y17          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.137    16.974    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.057 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.960    18.017    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    18.935 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.703    19.638    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X7Y17          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[7]/C
                         clock pessimism              0.563    20.202    
                         clock uncertainty           -0.099    20.103    
    SLICE_X7Y17          FDSE (Setup_fdse_C_D)        0.032    20.135    FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[7]
  -------------------------------------------------------------------
                         required time                         20.135    
                         arrival time                         -14.993    
  -------------------------------------------------------------------
                         slack                                  5.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][7]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][7]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.586%)  route 0.155ns (52.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.845ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.106     1.314    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.364 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.727    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.997 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.261     2.258    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/pixel_clk
    SLICE_X3Y11          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141     2.399 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][7]/Q
                         net (fo=7, routed)           0.155     2.554    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][7]
    SLICE_X2Y10          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][7]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.266     1.661    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.714 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.116    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.547 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.298     2.845    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/pixel_clk
    SLICE_X2Y10          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][7]_srl14/CLK
                         clock pessimism             -0.571     2.274    
    SLICE_X2Y10          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     2.457    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][7]_srl14
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][5]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][5]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.645%)  route 0.132ns (48.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.845ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.106     1.314    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.364 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.727    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.997 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.261     2.258    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/pixel_clk
    SLICE_X3Y11          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141     2.399 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][5]/Q
                         net (fo=7, routed)           0.132     2.531    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][5]
    SLICE_X2Y10          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][5]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.266     1.661    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.714 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.116    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.547 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.298     2.845    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/pixel_clk
    SLICE_X2Y10          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][5]_srl14/CLK
                         clock pessimism             -0.571     2.274    
    SLICE_X2Y10          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     2.389    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][5]_srl14
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           2.531    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][6]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][6]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.260%)  route 0.145ns (50.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.845ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.106     1.314    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.364 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.727    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.997 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.261     2.258    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/pixel_clk
    SLICE_X3Y11          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141     2.399 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][6]/Q
                         net (fo=5, routed)           0.145     2.544    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][6]
    SLICE_X2Y10          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][6]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.266     1.661    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.714 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.116    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.547 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.298     2.845    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/pixel_clk
    SLICE_X2Y10          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][6]_srl14/CLK
                         clock pessimism             -0.571     2.274    
    SLICE_X2Y10          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     2.383    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][6]_srl14
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/e_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.488%)  route 0.118ns (45.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.840ns
    Source Clock Delay      (SCD):    2.254ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.106     1.314    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.364 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.727    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.997 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.257     2.254    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/pixel_clk
    SLICE_X0Y17          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/e_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     2.395 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/e_reg[3]/Q
                         net (fo=1, routed)           0.118     2.513    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red_n_13
    SLICE_X0Y16          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.266     1.661    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.714 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.116    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.547 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.293     2.840    FPGA2_inst/hdmi_driver_inst/dvid_1/pixel_clk
    SLICE_X0Y16          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[3]/C
                         clock pessimism             -0.571     2.269    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.072     2.341    FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           2.513    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.436%)  route 0.103ns (38.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.106     1.314    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.364 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.727    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.997 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.262     2.259    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/pixel_clk
    SLICE_X2Y9           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.164     2.423 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[5]/Q
                         net (fo=1, routed)           0.103     2.526    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green_n_11
    SLICE_X0Y8           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.266     1.661    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.714 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.116    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.547 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.299     2.846    FPGA2_inst/hdmi_driver_inst/dvid_1/pixel_clk
    SLICE_X0Y8           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[5]/C
                         clock pessimism             -0.571     2.275    
    SLICE_X0Y8           FDRE (Hold_fdre_C_D)         0.072     2.347    FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           2.526    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.106     1.314    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.364 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.727    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.997 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.262     2.259    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/pixel_clk
    SLICE_X1Y8           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     2.400 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[0]/Q
                         net (fo=1, routed)           0.122     2.522    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green_n_16
    SLICE_X0Y8           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.266     1.661    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.714 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.116    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.547 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.299     2.846    FPGA2_inst/hdmi_driver_inst/dvid_1/pixel_clk
    SLICE_X0Y8           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[0]/C
                         clock pessimism             -0.574     2.272    
    SLICE_X0Y8           FDRE (Hold_fdre_C_D)         0.070     2.342    FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.342    
                         arrival time                           2.522    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.106     1.314    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.364 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.727    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.997 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.262     2.259    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/pixel_clk
    SLICE_X3Y8           FDSE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDSE (Prop_fdse_C_Q)         0.141     2.400 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[4]/Q
                         net (fo=1, routed)           0.116     2.516    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green_n_12
    SLICE_X2Y8           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.266     1.661    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.714 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.116    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.547 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.299     2.846    FPGA2_inst/hdmi_driver_inst/dvid_1/pixel_clk
    SLICE_X2Y8           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[4]/C
                         clock pessimism             -0.574     2.272    
    SLICE_X2Y8           FDRE (Hold_fdre_C_D)         0.059     2.331    FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.331    
                         arrival time                           2.516    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.840ns
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.106     1.314    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.364 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.727    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.997 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.260     2.257    FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/pixel_clk
    SLICE_X7Y16          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141     2.398 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[20]/Q
                         net (fo=2, routed)           0.124     2.522    FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/Q[20]
    SLICE_X6Y16          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.266     1.661    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.714 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.116    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.547 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.293     2.840    FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/pixel_clk
    SLICE_X6Y16          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[21]/C
                         clock pessimism             -0.570     2.270    
    SLICE_X6Y16          FDRE (Hold_fdre_C_D)         0.060     2.330    FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.330    
                         arrival time                           2.522    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.231%)  route 0.104ns (44.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.106     1.314    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.364 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.727    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.997 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.262     2.259    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/pixel_clk
    SLICE_X3Y8           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.128     2.387 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[7]/Q
                         net (fo=1, routed)           0.104     2.491    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green_n_9
    SLICE_X0Y8           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.266     1.661    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.714 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.116    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.547 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.299     2.846    FPGA2_inst/hdmi_driver_inst/dvid_1/pixel_clk
    SLICE_X0Y8           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[7]/C
                         clock pessimism             -0.571     2.275    
    SLICE_X0Y8           FDRE (Hold_fdre_C_D)         0.023     2.298    FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.106     1.314    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.364 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.727    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.997 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.262     2.259    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/pixel_clk
    SLICE_X0Y7           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141     2.400 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[8]/Q
                         net (fo=1, routed)           0.120     2.520    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green_n_8
    SLICE_X0Y7           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.266     1.661    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.714 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.116    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.547 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.299     2.846    FPGA2_inst/hdmi_driver_inst/dvid_1/pixel_clk
    SLICE_X0Y7           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[8]/C
                         clock pessimism             -0.587     2.259    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.066     2.325    FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pixel_clk
Waveform(ns):       { 0.000 5.387 }
Period(ns):         13.468
Sources:            { FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.468      10.892     RAMB36_X0Y2   FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y12  FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_B/OSERDESE2_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y11  FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_B/OSERDESE2_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y10  FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_CLK/OSERDESE2_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y9   FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_CLK/OSERDESE2_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y8   FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_G/OSERDESE2_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y7   FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_G/OSERDESE2_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y16  FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_R/OSERDESE2_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y15  FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_R/OSERDESE2_s/CLKDIV
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X3Y7    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/dc_bias_reg[1]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X2Y10   FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][0]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X2Y10   FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][1]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X2Y10   FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][2]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X2Y10   FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][3]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X2Y10   FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][4]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X2Y10   FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][5]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X2Y10   FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][6]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X2Y10   FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][7]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X6Y9    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][0]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X6Y10   FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][10]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X2Y12   FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][10]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X2Y12   FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][10]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X2Y12   FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][11]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X2Y12   FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][11]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X2Y12   FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][8]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X2Y12   FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][8]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X2Y12   FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][9]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X2Y12   FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][9]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X2Y13   FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hSync]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X6Y11   FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vSync]_srl15/CLK



