// Seed: 3608658887
module module_0 (
    input tri0 id_0,
    output wor id_1,
    output wand id_2,
    input supply0 id_3,
    output uwire id_4,
    output wire id_5,
    input wire id_6
);
  wire id_8;
  wire id_9;
  ;
  assign id_8 = id_3;
  bit
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43,
      id_44,
      id_45,
      id_46,
      id_47,
      id_48,
      id_49,
      id_50,
      id_51,
      id_52,
      id_53,
      id_54;
  wire id_55;
  always @(posedge "" - 1 or -1) begin : LABEL_0
    id_38 <= 1;
    id_30 <= id_51;
  end
endmodule
module module_1 #(
    parameter id_0 = 32'd61
) (
    input wor _id_0,
    output supply1 id_1,
    input tri1 id_2,
    output uwire id_3
    , id_6,
    output wand id_4
);
  module_0 modCall_1 (
      id_2,
      id_4,
      id_3,
      id_2,
      id_4,
      id_4,
      id_2
  );
  reg [id_0 : id_0  >  1] id_7;
  initial begin : LABEL_0
    id_6 <= 1;
    id_7 <= -1;
    deassign id_7;
  end
  logic id_8;
endmodule
