/*
 * arch/arm/mach-tz3000/include/mach/regs/dispif_reg_def.h
 *
 * (C) Copyright TOSHIBA Corporation
 * Semiconductor & Storage Products Company 2013
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License along with
 * this program; if not, write to the Free Software Foundation, Inc.,
 * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
 */

#ifndef _DISPIF_REG_DEF_H
#define _DISPIF_REG_DEF_H

#ifdef __cplusplus
extern  {
#endif /* __cplusplus */

// IRQ_HBLK_R_MODE Register
#define DISPIF_IRQ_HBLK_R_MODE_OFS               0x00000000
// irq_hblk_r_hcnt bitfiled (RW) Reset=0
#define DISPIF_IRQ_HBLK_R_MODE_IRQ_HBLK_R_HCNT_MASK 0xFFFF
#define DISPIF_IRQ_HBLK_R_MODE_IRQ_HBLK_R_HCNT_SHIFT 0 
#define DISPIF_IRQ_HBLK_R_MODE_IRQ_HBLK_R_HCNT_BIT 0xFFFF
#define DISPIF_IRQ_HBLK_R_MODE_IRQ_HBLK_R_HCNT_BITWIDTH 16
// irq_hblk_r_vcnt bitfiled (RW) Reset=0
#define DISPIF_IRQ_HBLK_R_MODE_IRQ_HBLK_R_VCNT_MASK 0x1FFF0000
#define DISPIF_IRQ_HBLK_R_MODE_IRQ_HBLK_R_VCNT_SHIFT 16 
#define DISPIF_IRQ_HBLK_R_MODE_IRQ_HBLK_R_VCNT_BIT 0x1FFF
#define DISPIF_IRQ_HBLK_R_MODE_IRQ_HBLK_R_VCNT_BITWIDTH 13
// reserved bitfiled (RO) Reset=0
#define DISPIF_IRQ_HBLK_R_MODE_RESERVED_MASK     0x20000000
#define DISPIF_IRQ_HBLK_R_MODE_RESERVED_SHIFT    29 
#define DISPIF_IRQ_HBLK_R_MODE_RESERVED_BIT      0x1
#define DISPIF_IRQ_HBLK_R_MODE_RESERVED_BITWIDTH 1
// irq_hblk_r_mode bitfiled (RW) Reset=0
#define DISPIF_IRQ_HBLK_R_MODE_IRQ_HBLK_R_MODE_MASK 0xC0000000
#define DISPIF_IRQ_HBLK_R_MODE_IRQ_HBLK_R_MODE_SHIFT 30 
#define DISPIF_IRQ_HBLK_R_MODE_IRQ_HBLK_R_MODE_BIT 0x3
#define DISPIF_IRQ_HBLK_R_MODE_IRQ_HBLK_R_MODE_BITWIDTH 2
// IRQ_HBLK_R_MODE2 Register
#define DISPIF_IRQ_HBLK_R_MODE2_OFS              0x00000004
// irq_hblk_r_hcnt2 bitfiled (RW) Reset=0
#define DISPIF_IRQ_HBLK_R_MODE2_IRQ_HBLK_R_HCNT2_MASK 0xFFFF
#define DISPIF_IRQ_HBLK_R_MODE2_IRQ_HBLK_R_HCNT2_SHIFT 0 
#define DISPIF_IRQ_HBLK_R_MODE2_IRQ_HBLK_R_HCNT2_BIT 0xFFFF
#define DISPIF_IRQ_HBLK_R_MODE2_IRQ_HBLK_R_HCNT2_BITWIDTH 16
// irq_hblk_r_vcnt2 bitfiled (RW) Reset=0
#define DISPIF_IRQ_HBLK_R_MODE2_IRQ_HBLK_R_VCNT2_MASK 0x1FFF0000
#define DISPIF_IRQ_HBLK_R_MODE2_IRQ_HBLK_R_VCNT2_SHIFT 16 
#define DISPIF_IRQ_HBLK_R_MODE2_IRQ_HBLK_R_VCNT2_BIT 0x1FFF
#define DISPIF_IRQ_HBLK_R_MODE2_IRQ_HBLK_R_VCNT2_BITWIDTH 13
// reserved bitfiled (RO) Reset=0
#define DISPIF_IRQ_HBLK_R_MODE2_RESERVED_MASK    0x20000000
#define DISPIF_IRQ_HBLK_R_MODE2_RESERVED_SHIFT   29 
#define DISPIF_IRQ_HBLK_R_MODE2_RESERVED_BIT     0x1
#define DISPIF_IRQ_HBLK_R_MODE2_RESERVED_BITWIDTH 1
// irq_hblk_r_mode2 bitfiled (RW) Reset=0
#define DISPIF_IRQ_HBLK_R_MODE2_IRQ_HBLK_R_MODE2_MASK 0xC0000000
#define DISPIF_IRQ_HBLK_R_MODE2_IRQ_HBLK_R_MODE2_SHIFT 30 
#define DISPIF_IRQ_HBLK_R_MODE2_IRQ_HBLK_R_MODE2_BIT 0x3
#define DISPIF_IRQ_HBLK_R_MODE2_IRQ_HBLK_R_MODE2_BITWIDTH 2
// IRQ_HBLK_R_MODE3 Register
#define DISPIF_IRQ_HBLK_R_MODE3_OFS              0x00000008
// irq_hblk_r_hcnt3 bitfiled (RW) Reset=0
#define DISPIF_IRQ_HBLK_R_MODE3_IRQ_HBLK_R_HCNT3_MASK 0xFFFF
#define DISPIF_IRQ_HBLK_R_MODE3_IRQ_HBLK_R_HCNT3_SHIFT 0 
#define DISPIF_IRQ_HBLK_R_MODE3_IRQ_HBLK_R_HCNT3_BIT 0xFFFF
#define DISPIF_IRQ_HBLK_R_MODE3_IRQ_HBLK_R_HCNT3_BITWIDTH 16
// irq_hblk_r_vcnt3 bitfiled (RW) Reset=0
#define DISPIF_IRQ_HBLK_R_MODE3_IRQ_HBLK_R_VCNT3_MASK 0x1FFF0000
#define DISPIF_IRQ_HBLK_R_MODE3_IRQ_HBLK_R_VCNT3_SHIFT 16 
#define DISPIF_IRQ_HBLK_R_MODE3_IRQ_HBLK_R_VCNT3_BIT 0x1FFF
#define DISPIF_IRQ_HBLK_R_MODE3_IRQ_HBLK_R_VCNT3_BITWIDTH 13
// reserved bitfiled (RO) Reset=0
#define DISPIF_IRQ_HBLK_R_MODE3_RESERVED_MASK    0x20000000
#define DISPIF_IRQ_HBLK_R_MODE3_RESERVED_SHIFT   29 
#define DISPIF_IRQ_HBLK_R_MODE3_RESERVED_BIT     0x1
#define DISPIF_IRQ_HBLK_R_MODE3_RESERVED_BITWIDTH 1
// irq_hblk_r_mode3 bitfiled (RW) Reset=0
#define DISPIF_IRQ_HBLK_R_MODE3_IRQ_HBLK_R_MODE3_MASK 0xC0000000
#define DISPIF_IRQ_HBLK_R_MODE3_IRQ_HBLK_R_MODE3_SHIFT 30 
#define DISPIF_IRQ_HBLK_R_MODE3_IRQ_HBLK_R_MODE3_BIT 0x3
#define DISPIF_IRQ_HBLK_R_MODE3_IRQ_HBLK_R_MODE3_BITWIDTH 2
// IRQ_VBLK_R_MODE Register
#define DISPIF_IRQ_VBLK_R_MODE_OFS               0x0000000C
// irq_hblk_r_hcnt bitfiled (RW) Reset=0
#define DISPIF_IRQ_VBLK_R_MODE_IRQ_HBLK_R_HCNT_MASK 0xFFFF
#define DISPIF_IRQ_VBLK_R_MODE_IRQ_HBLK_R_HCNT_SHIFT 0 
#define DISPIF_IRQ_VBLK_R_MODE_IRQ_HBLK_R_HCNT_BIT 0xFFFF
#define DISPIF_IRQ_VBLK_R_MODE_IRQ_HBLK_R_HCNT_BITWIDTH 16
// irq_vblk_r_vcnt bitfiled (RW) Reset=0
#define DISPIF_IRQ_VBLK_R_MODE_IRQ_VBLK_R_VCNT_MASK 0x1FFF0000
#define DISPIF_IRQ_VBLK_R_MODE_IRQ_VBLK_R_VCNT_SHIFT 16 
#define DISPIF_IRQ_VBLK_R_MODE_IRQ_VBLK_R_VCNT_BIT 0x1FFF
#define DISPIF_IRQ_VBLK_R_MODE_IRQ_VBLK_R_VCNT_BITWIDTH 13
// reserved bitfiled (RO) Reset=0
#define DISPIF_IRQ_VBLK_R_MODE_RESERVED_MASK     0xE0000000
#define DISPIF_IRQ_VBLK_R_MODE_RESERVED_SHIFT    29 
#define DISPIF_IRQ_VBLK_R_MODE_RESERVED_BIT      0x7
#define DISPIF_IRQ_VBLK_R_MODE_RESERVED_BITWIDTH 3
// IRQ_VBLK_F_MODE Register
#define DISPIF_IRQ_VBLK_F_MODE_OFS               0x00000010
// irq_hblk_f_hcnt bitfiled (RW) Reset=0
#define DISPIF_IRQ_VBLK_F_MODE_IRQ_HBLK_F_HCNT_MASK 0xFFFF
#define DISPIF_IRQ_VBLK_F_MODE_IRQ_HBLK_F_HCNT_SHIFT 0 
#define DISPIF_IRQ_VBLK_F_MODE_IRQ_HBLK_F_HCNT_BIT 0xFFFF
#define DISPIF_IRQ_VBLK_F_MODE_IRQ_HBLK_F_HCNT_BITWIDTH 16
// irq_vblk_f_vcnt bitfiled (RW) Reset=0
#define DISPIF_IRQ_VBLK_F_MODE_IRQ_VBLK_F_VCNT_MASK 0x1FFF0000
#define DISPIF_IRQ_VBLK_F_MODE_IRQ_VBLK_F_VCNT_SHIFT 16 
#define DISPIF_IRQ_VBLK_F_MODE_IRQ_VBLK_F_VCNT_BIT 0x1FFF
#define DISPIF_IRQ_VBLK_F_MODE_IRQ_VBLK_F_VCNT_BITWIDTH 13
// reserved bitfiled (RO) Reset=0
#define DISPIF_IRQ_VBLK_F_MODE_RESERVED_MASK     0xE0000000
#define DISPIF_IRQ_VBLK_F_MODE_RESERVED_SHIFT    29 
#define DISPIF_IRQ_VBLK_F_MODE_RESERVED_BIT      0x7
#define DISPIF_IRQ_VBLK_F_MODE_RESERVED_BITWIDTH 3
// MDI_GO Register
#define DISPIF_MDI_GO_OFS                        0x00000020
// mdi_go_hcnt bitfiled (RW) Reset=0
#define DISPIF_MDI_GO_MDI_GO_HCNT_MASK           0xFFFF
#define DISPIF_MDI_GO_MDI_GO_HCNT_SHIFT          0 
#define DISPIF_MDI_GO_MDI_GO_HCNT_BIT            0xFFFF
#define DISPIF_MDI_GO_MDI_GO_HCNT_BITWIDTH       16
// mdi_go_vcnt bitfiled (RW) Reset=0
#define DISPIF_MDI_GO_MDI_GO_VCNT_MASK           0x1FFF0000
#define DISPIF_MDI_GO_MDI_GO_VCNT_SHIFT          16 
#define DISPIF_MDI_GO_MDI_GO_VCNT_BIT            0x1FFF
#define DISPIF_MDI_GO_MDI_GO_VCNT_BITWIDTH       13
// reserved bitfiled (RO) Reset=0
#define DISPIF_MDI_GO_RESERVED_MASK              0xE0000000
#define DISPIF_MDI_GO_RESERVED_SHIFT             29 
#define DISPIF_MDI_GO_RESERVED_BIT               0x7
#define DISPIF_MDI_GO_RESERVED_BITWIDTH          3
// HV_MAX Register
#define DISPIF_HV_MAX_OFS                        0x00000030
// hcnt_max bitfiled (RW) Reset=0
#define DISPIF_HV_MAX_HCNT_MAX_MASK              0xFFFF
#define DISPIF_HV_MAX_HCNT_MAX_SHIFT             0 
#define DISPIF_HV_MAX_HCNT_MAX_BIT               0xFFFF
#define DISPIF_HV_MAX_HCNT_MAX_BITWIDTH          16
// vcnt_max bitfiled (RW) Reset=0
#define DISPIF_HV_MAX_VCNT_MAX_MASK              0x1FFF0000
#define DISPIF_HV_MAX_VCNT_MAX_SHIFT             16 
#define DISPIF_HV_MAX_VCNT_MAX_BIT               0x1FFF
#define DISPIF_HV_MAX_VCNT_MAX_BITWIDTH          13
// reserved bitfiled (RO) Reset=0
#define DISPIF_HV_MAX_RESERVED_MASK              0xE0000000
#define DISPIF_HV_MAX_RESERVED_SHIFT             29 
#define DISPIF_HV_MAX_RESERVED_BIT               0x7
#define DISPIF_HV_MAX_RESERVED_BITWIDTH          3
// HV_DLY Register
#define DISPIF_HV_DLY_OFS                        0x00000034
// h_dly bitfiled (RW) Reset=0
#define DISPIF_HV_DLY_H_DLY_MASK                 0xFFFF
#define DISPIF_HV_DLY_H_DLY_SHIFT                0 
#define DISPIF_HV_DLY_H_DLY_BIT                  0xFFFF
#define DISPIF_HV_DLY_H_DLY_BITWIDTH             16
// v_dly bitfiled (RW) Reset=0
#define DISPIF_HV_DLY_V_DLY_MASK                 0x1FFF0000
#define DISPIF_HV_DLY_V_DLY_SHIFT                16 
#define DISPIF_HV_DLY_V_DLY_BIT                  0x1FFF
#define DISPIF_HV_DLY_V_DLY_BITWIDTH             13
// reserved bitfiled (RO) Reset=0
#define DISPIF_HV_DLY_RESERVED_MASK              0xE0000000
#define DISPIF_HV_DLY_RESERVED_SHIFT             29 
#define DISPIF_HV_DLY_RESERVED_BIT               0x7
#define DISPIF_HV_DLY_RESERVED_BITWIDTH          3
// HBLK Register
#define DISPIF_HBLK_OFS                          0x00000038
// hblk_r bitfiled (RW) Reset=0
#define DISPIF_HBLK_HBLK_R_MASK                  0xFFFF
#define DISPIF_HBLK_HBLK_R_SHIFT                 0 
#define DISPIF_HBLK_HBLK_R_BIT                   0xFFFF
#define DISPIF_HBLK_HBLK_R_BITWIDTH              16
// hblk_f bitfiled (RW) Reset=0
#define DISPIF_HBLK_HBLK_F_MASK                  0xFFFF0000
#define DISPIF_HBLK_HBLK_F_SHIFT                 16 
#define DISPIF_HBLK_HBLK_F_BIT                   0xFFFF
#define DISPIF_HBLK_HBLK_F_BITWIDTH              16
// HBLK2 Register
#define DISPIF_HBLK2_OFS                         0x0000003C
// hblk2_r bitfiled (RW) Reset=0
#define DISPIF_HBLK2_HBLK2_R_MASK                0xFFFF
#define DISPIF_HBLK2_HBLK2_R_SHIFT               0 
#define DISPIF_HBLK2_HBLK2_R_BIT                 0xFFFF
#define DISPIF_HBLK2_HBLK2_R_BITWIDTH            16
// hblk2_f bitfiled (RW) Reset=0
#define DISPIF_HBLK2_HBLK2_F_MASK                0xFFFF0000
#define DISPIF_HBLK2_HBLK2_F_SHIFT               16 
#define DISPIF_HBLK2_HBLK2_F_BIT                 0xFFFF
#define DISPIF_HBLK2_HBLK2_F_BITWIDTH            16
// HD Register
#define DISPIF_HD_OFS                            0x00000040
// hd_r bitfiled (RW) Reset=0
#define DISPIF_HD_HD_R_MASK                      0xFFFF
#define DISPIF_HD_HD_R_SHIFT                     0 
#define DISPIF_HD_HD_R_BIT                       0xFFFF
#define DISPIF_HD_HD_R_BITWIDTH                  16
// hd_f bitfiled (RW) Reset=0
#define DISPIF_HD_HD_F_MASK                      0xFFFF0000
#define DISPIF_HD_HD_F_SHIFT                     16 
#define DISPIF_HD_HD_F_BIT                       0xFFFF
#define DISPIF_HD_HD_F_BITWIDTH                  16
// HD2 Register
#define DISPIF_HD2_OFS                           0x00000044
// hd2_r bitfiled (RW) Reset=0
#define DISPIF_HD2_HD2_R_MASK                    0xFFFF
#define DISPIF_HD2_HD2_R_SHIFT                   0 
#define DISPIF_HD2_HD2_R_BIT                     0xFFFF
#define DISPIF_HD2_HD2_R_BITWIDTH                16
// hd2_f bitfiled (RW) Reset=0
#define DISPIF_HD2_HD2_F_MASK                    0xFFFF0000
#define DISPIF_HD2_HD2_F_SHIFT                   16 
#define DISPIF_HD2_HD2_F_BIT                     0xFFFF
#define DISPIF_HD2_HD2_F_BITWIDTH                16
// VBLK Register
#define DISPIF_VBLK_OFS                          0x00000050
// vblk_r bitfiled (RW) Reset=0
#define DISPIF_VBLK_VBLK_R_MASK                  0x1FFF
#define DISPIF_VBLK_VBLK_R_SHIFT                 0 
#define DISPIF_VBLK_VBLK_R_BIT                   0x1FFF
#define DISPIF_VBLK_VBLK_R_BITWIDTH              13
// reserved2 bitfiled (RO) Reset=0
#define DISPIF_VBLK_RESERVED2_MASK               0xE000
#define DISPIF_VBLK_RESERVED2_SHIFT              13 
#define DISPIF_VBLK_RESERVED2_BIT                0x7
#define DISPIF_VBLK_RESERVED2_BITWIDTH           3
// vblk_f bitfiled (RW) Reset=0
#define DISPIF_VBLK_VBLK_F_MASK                  0x1FFF0000
#define DISPIF_VBLK_VBLK_F_SHIFT                 16 
#define DISPIF_VBLK_VBLK_F_BIT                   0x1FFF
#define DISPIF_VBLK_VBLK_F_BITWIDTH              13
// reserved bitfiled (RO) Reset=0
#define DISPIF_VBLK_RESERVED_MASK                0xE0000000
#define DISPIF_VBLK_RESERVED_SHIFT               29 
#define DISPIF_VBLK_RESERVED_BIT                 0x7
#define DISPIF_VBLK_RESERVED_BITWIDTH            3
// VD_R Register
#define DISPIF_VD_R_OFS                          0x00000054
// vd_r_hcnt bitfiled (RW) Reset=0
#define DISPIF_VD_R_VD_R_HCNT_MASK               0xFFFF
#define DISPIF_VD_R_VD_R_HCNT_SHIFT              0 
#define DISPIF_VD_R_VD_R_HCNT_BIT                0xFFFF
#define DISPIF_VD_R_VD_R_HCNT_BITWIDTH           16
// vd_r_vcnt bitfiled (RW) Reset=0
#define DISPIF_VD_R_VD_R_VCNT_MASK               0x1FFF0000
#define DISPIF_VD_R_VD_R_VCNT_SHIFT              16 
#define DISPIF_VD_R_VD_R_VCNT_BIT                0x1FFF
#define DISPIF_VD_R_VD_R_VCNT_BITWIDTH           13
// reserved bitfiled (RO) Reset=0
#define DISPIF_VD_R_RESERVED_MASK                0xE0000000
#define DISPIF_VD_R_RESERVED_SHIFT               29 
#define DISPIF_VD_R_RESERVED_BIT                 0x7
#define DISPIF_VD_R_RESERVED_BITWIDTH            3
// VD_F Register
#define DISPIF_VD_F_OFS                          0x00000058
// vd_f_hcnt bitfiled (RW) Reset=0
#define DISPIF_VD_F_VD_F_HCNT_MASK               0xFFFF
#define DISPIF_VD_F_VD_F_HCNT_SHIFT              0 
#define DISPIF_VD_F_VD_F_HCNT_BIT                0xFFFF
#define DISPIF_VD_F_VD_F_HCNT_BITWIDTH           16
// vd_f_vcnt bitfiled (RW) Reset=0
#define DISPIF_VD_F_VD_F_VCNT_MASK               0x1FFF0000
#define DISPIF_VD_F_VD_F_VCNT_SHIFT              16 
#define DISPIF_VD_F_VD_F_VCNT_BIT                0x1FFF
#define DISPIF_VD_F_VD_F_VCNT_BITWIDTH           13
// reserved bitfiled (RO) Reset=0
#define DISPIF_VD_F_RESERVED_MASK                0xE0000000
#define DISPIF_VD_F_RESERVED_SHIFT               29 
#define DISPIF_VD_F_RESERVED_BIT                 0x7
#define DISPIF_VD_F_RESERVED_BITWIDTH            3
// DTG_START Register
#define DISPIF_DTG_START_OFS                     0x00000060
// dtg_start bitfiled (RW) Reset=0
#define DISPIF_DTG_START_DTG_START_MASK          0x1
#define DISPIF_DTG_START_DTG_START_SHIFT         0 
#define DISPIF_DTG_START_DTG_START_BIT           0x1
#define DISPIF_DTG_START_DTG_START_BITWIDTH      1
// reserved bitfiled (RO) Reset=0
#define DISPIF_DTG_START_RESERVED_MASK           0xFFFFFFFE
#define DISPIF_DTG_START_RESERVED_SHIFT          1 
#define DISPIF_DTG_START_RESERVED_BIT            0x7FFFFFFF
#define DISPIF_DTG_START_RESERVED_BITWIDTH       31
// DTG_STOP Register
#define DISPIF_DTG_STOP_OFS                      0x00000064
// dtg_stop bitfiled (RW) Reset=0
#define DISPIF_DTG_STOP_DTG_STOP_MASK            0x1
#define DISPIF_DTG_STOP_DTG_STOP_SHIFT           0 
#define DISPIF_DTG_STOP_DTG_STOP_BIT             0x1
#define DISPIF_DTG_STOP_DTG_STOP_BITWIDTH        1
// reserved bitfiled (RO) Reset=0
#define DISPIF_DTG_STOP_RESERVED_MASK            0xFFFFFFFE
#define DISPIF_DTG_STOP_RESERVED_SHIFT           1 
#define DISPIF_DTG_STOP_RESERVED_BIT             0x7FFFFFFF
#define DISPIF_DTG_STOP_RESERVED_BITWIDTH        31
// DTG_FORCE_STOP Register
#define DISPIF_DTG_FORCE_STOP_OFS                0x00000068
// dtg_force_stop bitfiled (RW) Reset=0
#define DISPIF_DTG_FORCE_STOP_DTG_FORCE_STOP_MASK 0x1
#define DISPIF_DTG_FORCE_STOP_DTG_FORCE_STOP_SHIFT 0 
#define DISPIF_DTG_FORCE_STOP_DTG_FORCE_STOP_BIT 0x1
#define DISPIF_DTG_FORCE_STOP_DTG_FORCE_STOP_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define DISPIF_DTG_FORCE_STOP_RESERVED_MASK      0xFFFFFFFE
#define DISPIF_DTG_FORCE_STOP_RESERVED_SHIFT     1 
#define DISPIF_DTG_FORCE_STOP_RESERVED_BIT       0x7FFFFFFF
#define DISPIF_DTG_FORCE_STOP_RESERVED_BITWIDTH  31
// HS_0 Register
#define DISPIF_HS_0_OFS                          0x00000070
// hs_0_en bitfiled (RW) Reset=0
#define DISPIF_HS_0_HS_0_EN_MASK                 0x1
#define DISPIF_HS_0_HS_0_EN_SHIFT                0 
#define DISPIF_HS_0_HS_0_EN_BIT                  0x1
#define DISPIF_HS_0_HS_0_EN_BITWIDTH             1
// reserved bitfiled (RO) Reset=0
#define DISPIF_HS_0_RESERVED_MASK                0xFFFFFFFE
#define DISPIF_HS_0_RESERVED_SHIFT               1 
#define DISPIF_HS_0_RESERVED_BIT                 0x7FFFFFFF
#define DISPIF_HS_0_RESERVED_BITWIDTH            31
// HS_0_SET1 Register
#define DISPIF_HS_0_SET1_OFS                     0x00000074
// hs0_hfrp_set bitfiled (RW) Reset=0
#define DISPIF_HS_0_SET1_HS0_HFRP_SET_MASK       0x7
#define DISPIF_HS_0_SET1_HS0_HFRP_SET_SHIFT      0 
#define DISPIF_HS_0_SET1_HS0_HFRP_SET_BIT        0x7
#define DISPIF_HS_0_SET1_HS0_HFRP_SET_BITWIDTH   3
// reserved3 bitfiled (RO) Reset=0
#define DISPIF_HS_0_SET1_RESERVED3_MASK          0x8
#define DISPIF_HS_0_SET1_RESERVED3_SHIFT         3 
#define DISPIF_HS_0_SET1_RESERVED3_BIT           0x1
#define DISPIF_HS_0_SET1_RESERVED3_BITWIDTH      1
// hs0_hbkp_set bitfiled (RW) Reset=0
#define DISPIF_HS_0_SET1_HS0_HBKP_SET_MASK       0x70
#define DISPIF_HS_0_SET1_HS0_HBKP_SET_SHIFT      4 
#define DISPIF_HS_0_SET1_HS0_HBKP_SET_BIT        0x7
#define DISPIF_HS_0_SET1_HS0_HBKP_SET_BITWIDTH   3
// reserved2 bitfiled (RO) Reset=0
#define DISPIF_HS_0_SET1_RESERVED2_MASK          0x80
#define DISPIF_HS_0_SET1_RESERVED2_SHIFT         7 
#define DISPIF_HS_0_SET1_RESERVED2_BIT           0x1
#define DISPIF_HS_0_SET1_RESERVED2_BITWIDTH      1
// hs0_hd_set bitfiled (RW) Reset=0
#define DISPIF_HS_0_SET1_HS0_HD_SET_MASK         0x700
#define DISPIF_HS_0_SET1_HS0_HD_SET_SHIFT        8 
#define DISPIF_HS_0_SET1_HS0_HD_SET_BIT          0x7
#define DISPIF_HS_0_SET1_HS0_HD_SET_BITWIDTH     3
// reserved bitfiled (RO) Reset=0
#define DISPIF_HS_0_SET1_RESERVED_MASK           0xFFFFF800
#define DISPIF_HS_0_SET1_RESERVED_SHIFT          11 
#define DISPIF_HS_0_SET1_RESERVED_BIT            0x1FFFFF
#define DISPIF_HS_0_SET1_RESERVED_BITWIDTH       21
// HS_0_SET2 Register
#define DISPIF_HS_0_SET2_OFS                     0x00000078
// hs0_hfrp_set2 bitfiled (RW) Reset=0
#define DISPIF_HS_0_SET2_HS0_HFRP_SET2_MASK      0x7
#define DISPIF_HS_0_SET2_HS0_HFRP_SET2_SHIFT     0 
#define DISPIF_HS_0_SET2_HS0_HFRP_SET2_BIT       0x7
#define DISPIF_HS_0_SET2_HS0_HFRP_SET2_BITWIDTH  3
// reserved3 bitfiled (RO) Reset=0
#define DISPIF_HS_0_SET2_RESERVED3_MASK          0x8
#define DISPIF_HS_0_SET2_RESERVED3_SHIFT         3 
#define DISPIF_HS_0_SET2_RESERVED3_BIT           0x1
#define DISPIF_HS_0_SET2_RESERVED3_BITWIDTH      1
// hs0_hbkp_set2 bitfiled (RW) Reset=0
#define DISPIF_HS_0_SET2_HS0_HBKP_SET2_MASK      0x70
#define DISPIF_HS_0_SET2_HS0_HBKP_SET2_SHIFT     4 
#define DISPIF_HS_0_SET2_HS0_HBKP_SET2_BIT       0x7
#define DISPIF_HS_0_SET2_HS0_HBKP_SET2_BITWIDTH  3
// reserved2 bitfiled (RO) Reset=0
#define DISPIF_HS_0_SET2_RESERVED2_MASK          0x80
#define DISPIF_HS_0_SET2_RESERVED2_SHIFT         7 
#define DISPIF_HS_0_SET2_RESERVED2_BIT           0x1
#define DISPIF_HS_0_SET2_RESERVED2_BITWIDTH      1
// hs0_hd_set2 bitfiled (RW) Reset=0
#define DISPIF_HS_0_SET2_HS0_HD_SET2_MASK        0x700
#define DISPIF_HS_0_SET2_HS0_HD_SET2_SHIFT       8 
#define DISPIF_HS_0_SET2_HS0_HD_SET2_BIT         0x7
#define DISPIF_HS_0_SET2_HS0_HD_SET2_BITWIDTH    3
// reserved bitfiled (RO) Reset=0
#define DISPIF_HS_0_SET2_RESERVED_MASK           0xFFFFF800
#define DISPIF_HS_0_SET2_RESERVED_SHIFT          11 
#define DISPIF_HS_0_SET2_RESERVED_BIT            0x1FFFFF
#define DISPIF_HS_0_SET2_RESERVED_BITWIDTH       21
// IRQ_EN Register
#define DISPIF_IRQ_EN_OFS                        0x00000080
// vblk_f_en bitfiled (RW) Reset=0
#define DISPIF_IRQ_EN_VBLK_F_EN_MASK             0x1
#define DISPIF_IRQ_EN_VBLK_F_EN_SHIFT            0 
#define DISPIF_IRQ_EN_VBLK_F_EN_BIT              0x1
#define DISPIF_IRQ_EN_VBLK_F_EN_BITWIDTH         1
// reserved7 bitfiled (RO) Reset=0
#define DISPIF_IRQ_EN_RESERVED7_MASK             0xE
#define DISPIF_IRQ_EN_RESERVED7_SHIFT            1 
#define DISPIF_IRQ_EN_RESERVED7_BIT              0x7
#define DISPIF_IRQ_EN_RESERVED7_BITWIDTH         3
// vblk_r_en bitfiled (RW) Reset=0
#define DISPIF_IRQ_EN_VBLK_R_EN_MASK             0x10
#define DISPIF_IRQ_EN_VBLK_R_EN_SHIFT            4 
#define DISPIF_IRQ_EN_VBLK_R_EN_BIT              0x1
#define DISPIF_IRQ_EN_VBLK_R_EN_BITWIDTH         1
// reserved6 bitfiled (RO) Reset=0
#define DISPIF_IRQ_EN_RESERVED6_MASK             0xE0
#define DISPIF_IRQ_EN_RESERVED6_SHIFT            5 
#define DISPIF_IRQ_EN_RESERVED6_BIT              0x7
#define DISPIF_IRQ_EN_RESERVED6_BITWIDTH         3
// hblk_r_en bitfiled (RW) Reset=0
#define DISPIF_IRQ_EN_HBLK_R_EN_MASK             0x100
#define DISPIF_IRQ_EN_HBLK_R_EN_SHIFT            8 
#define DISPIF_IRQ_EN_HBLK_R_EN_BIT              0x1
#define DISPIF_IRQ_EN_HBLK_R_EN_BITWIDTH         1
// reserved5 bitfiled (RO) Reset=0
#define DISPIF_IRQ_EN_RESERVED5_MASK             0xE00
#define DISPIF_IRQ_EN_RESERVED5_SHIFT            9 
#define DISPIF_IRQ_EN_RESERVED5_BIT              0x7
#define DISPIF_IRQ_EN_RESERVED5_BITWIDTH         3
// hblk_r_en2 bitfiled (RW) Reset=0
#define DISPIF_IRQ_EN_HBLK_R_EN2_MASK            0x1000
#define DISPIF_IRQ_EN_HBLK_R_EN2_SHIFT           12 
#define DISPIF_IRQ_EN_HBLK_R_EN2_BIT             0x1
#define DISPIF_IRQ_EN_HBLK_R_EN2_BITWIDTH        1
// reserved4 bitfiled (RO) Reset=0
#define DISPIF_IRQ_EN_RESERVED4_MASK             0xE000
#define DISPIF_IRQ_EN_RESERVED4_SHIFT            13 
#define DISPIF_IRQ_EN_RESERVED4_BIT              0x7
#define DISPIF_IRQ_EN_RESERVED4_BITWIDTH         3
// hblk_r_en3 bitfiled (RW) Reset=0
#define DISPIF_IRQ_EN_HBLK_R_EN3_MASK            0x10000
#define DISPIF_IRQ_EN_HBLK_R_EN3_SHIFT           16 
#define DISPIF_IRQ_EN_HBLK_R_EN3_BIT             0x1
#define DISPIF_IRQ_EN_HBLK_R_EN3_BITWIDTH        1
// reserved3 bitfiled (RO) Reset=0
#define DISPIF_IRQ_EN_RESERVED3_MASK             0xE0000
#define DISPIF_IRQ_EN_RESERVED3_SHIFT            17 
#define DISPIF_IRQ_EN_RESERVED3_BIT              0x7
#define DISPIF_IRQ_EN_RESERVED3_BITWIDTH         3
// vblk_re_en bitfiled (RW) Reset=0
#define DISPIF_IRQ_EN_VBLK_RE_EN_MASK            0x100000
#define DISPIF_IRQ_EN_VBLK_RE_EN_SHIFT           20 
#define DISPIF_IRQ_EN_VBLK_RE_EN_BIT             0x1
#define DISPIF_IRQ_EN_VBLK_RE_EN_BITWIDTH        1
// reserved2 bitfiled (RO) Reset=0
#define DISPIF_IRQ_EN_RESERVED2_MASK             0xE00000
#define DISPIF_IRQ_EN_RESERVED2_SHIFT            21 
#define DISPIF_IRQ_EN_RESERVED2_BIT              0x7
#define DISPIF_IRQ_EN_RESERVED2_BITWIDTH         3
// vsync_en bitfiled (RW) Reset=0
#define DISPIF_IRQ_EN_VSYNC_EN_MASK              0x1000000
#define DISPIF_IRQ_EN_VSYNC_EN_SHIFT             24 
#define DISPIF_IRQ_EN_VSYNC_EN_BIT               0x1
#define DISPIF_IRQ_EN_VSYNC_EN_BITWIDTH          1
// reserved bitfiled (RO) Reset=0
#define DISPIF_IRQ_EN_RESERVED_MASK              0xFE000000
#define DISPIF_IRQ_EN_RESERVED_SHIFT             25 
#define DISPIF_IRQ_EN_RESERVED_BIT               0x7F
#define DISPIF_IRQ_EN_RESERVED_BITWIDTH          7
// IRQ_STAT Register
#define DISPIF_IRQ_STAT_OFS                      0x00000084
// stat_vblk_f_en bitfiled (RW) Reset=0
#define DISPIF_IRQ_STAT_STAT_VBLK_F_EN_MASK      0x1
#define DISPIF_IRQ_STAT_STAT_VBLK_F_EN_SHIFT     0 
#define DISPIF_IRQ_STAT_STAT_VBLK_F_EN_BIT       0x1
#define DISPIF_IRQ_STAT_STAT_VBLK_F_EN_BITWIDTH  1
// reserved7 bitfiled (RO) Reset=0
#define DISPIF_IRQ_STAT_RESERVED7_MASK           0xE
#define DISPIF_IRQ_STAT_RESERVED7_SHIFT          1 
#define DISPIF_IRQ_STAT_RESERVED7_BIT            0x7
#define DISPIF_IRQ_STAT_RESERVED7_BITWIDTH       3
// stat_vblk_r_en bitfiled (RW) Reset=0
#define DISPIF_IRQ_STAT_STAT_VBLK_R_EN_MASK      0x10
#define DISPIF_IRQ_STAT_STAT_VBLK_R_EN_SHIFT     4 
#define DISPIF_IRQ_STAT_STAT_VBLK_R_EN_BIT       0x1
#define DISPIF_IRQ_STAT_STAT_VBLK_R_EN_BITWIDTH  1
// reserved6 bitfiled (RO) Reset=0
#define DISPIF_IRQ_STAT_RESERVED6_MASK           0xE0
#define DISPIF_IRQ_STAT_RESERVED6_SHIFT          5 
#define DISPIF_IRQ_STAT_RESERVED6_BIT            0x7
#define DISPIF_IRQ_STAT_RESERVED6_BITWIDTH       3
// stat_hblk_r_en bitfiled (RW) Reset=0
#define DISPIF_IRQ_STAT_STAT_HBLK_R_EN_MASK      0x100
#define DISPIF_IRQ_STAT_STAT_HBLK_R_EN_SHIFT     8 
#define DISPIF_IRQ_STAT_STAT_HBLK_R_EN_BIT       0x1
#define DISPIF_IRQ_STAT_STAT_HBLK_R_EN_BITWIDTH  1
// reserved5 bitfiled (RO) Reset=0
#define DISPIF_IRQ_STAT_RESERVED5_MASK           0xE00
#define DISPIF_IRQ_STAT_RESERVED5_SHIFT          9 
#define DISPIF_IRQ_STAT_RESERVED5_BIT            0x7
#define DISPIF_IRQ_STAT_RESERVED5_BITWIDTH       3
// stat_hblk_r_en2 bitfiled (RW) Reset=0
#define DISPIF_IRQ_STAT_STAT_HBLK_R_EN2_MASK     0x1000
#define DISPIF_IRQ_STAT_STAT_HBLK_R_EN2_SHIFT    12 
#define DISPIF_IRQ_STAT_STAT_HBLK_R_EN2_BIT      0x1
#define DISPIF_IRQ_STAT_STAT_HBLK_R_EN2_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define DISPIF_IRQ_STAT_RESERVED4_MASK           0xE000
#define DISPIF_IRQ_STAT_RESERVED4_SHIFT          13 
#define DISPIF_IRQ_STAT_RESERVED4_BIT            0x7
#define DISPIF_IRQ_STAT_RESERVED4_BITWIDTH       3
// stat_hblk_r_en3 bitfiled (RW) Reset=0
#define DISPIF_IRQ_STAT_STAT_HBLK_R_EN3_MASK     0x10000
#define DISPIF_IRQ_STAT_STAT_HBLK_R_EN3_SHIFT    16 
#define DISPIF_IRQ_STAT_STAT_HBLK_R_EN3_BIT      0x1
#define DISPIF_IRQ_STAT_STAT_HBLK_R_EN3_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define DISPIF_IRQ_STAT_RESERVED3_MASK           0xE0000
#define DISPIF_IRQ_STAT_RESERVED3_SHIFT          17 
#define DISPIF_IRQ_STAT_RESERVED3_BIT            0x7
#define DISPIF_IRQ_STAT_RESERVED3_BITWIDTH       3
// stat_vblk_re_en bitfiled (RO) Reset=0
#define DISPIF_IRQ_STAT_STAT_VBLK_RE_EN_MASK     0x100000
#define DISPIF_IRQ_STAT_STAT_VBLK_RE_EN_SHIFT    20 
#define DISPIF_IRQ_STAT_STAT_VBLK_RE_EN_BIT      0x1
#define DISPIF_IRQ_STAT_STAT_VBLK_RE_EN_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define DISPIF_IRQ_STAT_RESERVED2_MASK           0xE00000
#define DISPIF_IRQ_STAT_RESERVED2_SHIFT          21 
#define DISPIF_IRQ_STAT_RESERVED2_BIT            0x7
#define DISPIF_IRQ_STAT_RESERVED2_BITWIDTH       3
// stat_vsync_en bitfiled (RO) Reset=0
#define DISPIF_IRQ_STAT_STAT_VSYNC_EN_MASK       0x1000000
#define DISPIF_IRQ_STAT_STAT_VSYNC_EN_SHIFT      24 
#define DISPIF_IRQ_STAT_STAT_VSYNC_EN_BIT        0x1
#define DISPIF_IRQ_STAT_STAT_VSYNC_EN_BITWIDTH   1
// reserved bitfiled (RO) Reset=0
#define DISPIF_IRQ_STAT_RESERVED_MASK            0xFE000000
#define DISPIF_IRQ_STAT_RESERVED_SHIFT           25 
#define DISPIF_IRQ_STAT_RESERVED_BIT             0x7F
#define DISPIF_IRQ_STAT_RESERVED_BITWIDTH        7
// DTG_STAT Register
#define DISPIF_DTG_STAT_OFS                      0x00000090
// stat_dtg bitfiled (RO) Reset=0
#define DISPIF_DTG_STAT_STAT_DTG_MASK            0xF
#define DISPIF_DTG_STAT_STAT_DTG_SHIFT           0 
#define DISPIF_DTG_STAT_STAT_DTG_BIT             0xF
#define DISPIF_DTG_STAT_STAT_DTG_BITWIDTH        4
// reserved bitfiled (RO) Reset=0
#define DISPIF_DTG_STAT_RESERVED_MASK            0xFFFFFFF0
#define DISPIF_DTG_STAT_RESERVED_SHIFT           4 
#define DISPIF_DTG_STAT_RESERVED_BIT             0xFFFFFFF
#define DISPIF_DTG_STAT_RESERVED_BITWIDTH        28
// DATA_STAT Register
#define DISPIF_DATA_STAT_OFS                     0x00000094
// stat_hcnt bitfiled (RO) Reset=0
#define DISPIF_DATA_STAT_STAT_HCNT_MASK          0xFFFF
#define DISPIF_DATA_STAT_STAT_HCNT_SHIFT         0 
#define DISPIF_DATA_STAT_STAT_HCNT_BIT           0xFFFF
#define DISPIF_DATA_STAT_STAT_HCNT_BITWIDTH      16
// stat_vcnt bitfiled (RO) Reset=0
#define DISPIF_DATA_STAT_STAT_VCNT_MASK          0x1FFF0000
#define DISPIF_DATA_STAT_STAT_VCNT_SHIFT         16 
#define DISPIF_DATA_STAT_STAT_VCNT_BIT           0x1FFF
#define DISPIF_DATA_STAT_STAT_VCNT_BITWIDTH      13
// reserved bitfiled (RO) Reset=0
#define DISPIF_DATA_STAT_RESERVED_MASK           0x60000000
#define DISPIF_DATA_STAT_RESERVED_SHIFT          29 
#define DISPIF_DATA_STAT_RESERVED_BIT            0x3
#define DISPIF_DATA_STAT_RESERVED_BITWIDTH       2
// stat_act bitfiled (RO) Reset=0
#define DISPIF_DATA_STAT_STAT_ACT_MASK           0x80000000
#define DISPIF_DATA_STAT_STAT_ACT_SHIFT          31 
#define DISPIF_DATA_STAT_STAT_ACT_BIT            0x1
#define DISPIF_DATA_STAT_STAT_ACT_BITWIDTH       1
// DSI_PPI_STARTCNTRL Register
#define DISPIF_DSI_PPI_STARTCNTRL_OFS            0x00000304
// START bitfiled (RW) Reset=0
#define DISPIF_DSI_PPI_STARTCNTRL_START_MASK     0x1
#define DISPIF_DSI_PPI_STARTCNTRL_START_SHIFT    0 
#define DISPIF_DSI_PPI_STARTCNTRL_START_BIT      0x1
#define DISPIF_DSI_PPI_STARTCNTRL_START_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define DISPIF_DSI_PPI_STARTCNTRL_RESERVED_MASK  0xFFFFFFFE
#define DISPIF_DSI_PPI_STARTCNTRL_RESERVED_SHIFT 1 
#define DISPIF_DSI_PPI_STARTCNTRL_RESERVED_BIT   0x7FFFFFFF
#define DISPIF_DSI_PPI_STARTCNTRL_RESERVED_BITWIDTH 31
// DSI_PPI_STATUS Register
#define DISPIF_DSI_PPI_STATUS_OFS                0x00000308
// BUSY bitfiled (RO) Reset=0
#define DISPIF_DSI_PPI_STATUS_BUSY_MASK          0x1
#define DISPIF_DSI_PPI_STATUS_BUSY_SHIFT         0 
#define DISPIF_DSI_PPI_STATUS_BUSY_BIT           0x1
#define DISPIF_DSI_PPI_STATUS_BUSY_BITWIDTH      1
// reserved bitfiled (RO) Reset=0
#define DISPIF_DSI_PPI_STATUS_RESERVED_MASK      0xFFFFFFFE
#define DISPIF_DSI_PPI_STATUS_RESERVED_SHIFT     1 
#define DISPIF_DSI_PPI_STATUS_RESERVED_BIT       0x7FFFFFFF
#define DISPIF_DSI_PPI_STATUS_RESERVED_BITWIDTH  31
// DSI_PPI_LINEINTCNT Register
#define DISPIF_DSI_PPI_LINEINTCNT_OFS            0x00000310
// LINEINITCNT bitfiled (RW) Reset=10000010001110
#define DISPIF_DSI_PPI_LINEINTCNT_LINEINITCNT_MASK 0xFFFF
#define DISPIF_DSI_PPI_LINEINTCNT_LINEINITCNT_SHIFT 0 
#define DISPIF_DSI_PPI_LINEINTCNT_LINEINITCNT_BIT 0xFFFF
#define DISPIF_DSI_PPI_LINEINTCNT_LINEINITCNT_BITWIDTH 16
// reserved bitfiled (RO) Reset=0
#define DISPIF_DSI_PPI_LINEINTCNT_RESERVED_MASK  0xFFFF0000
#define DISPIF_DSI_PPI_LINEINTCNT_RESERVED_SHIFT 16 
#define DISPIF_DSI_PPI_LINEINTCNT_RESERVED_BIT   0xFFFF
#define DISPIF_DSI_PPI_LINEINTCNT_RESERVED_BITWIDTH 16
// DSI_PPI_LPTXTIMECNT Register
#define DISPIF_DSI_PPI_LPTXTIMECNT_OFS           0x00000314
// LPTXTIMECNT bitfiled (RW) Reset=1
#define DISPIF_DSI_PPI_LPTXTIMECNT_LPTXTIMECNT_MASK 0x7FF
#define DISPIF_DSI_PPI_LPTXTIMECNT_LPTXTIMECNT_SHIFT 0 
#define DISPIF_DSI_PPI_LPTXTIMECNT_LPTXTIMECNT_BIT 0x7FF
#define DISPIF_DSI_PPI_LPTXTIMECNT_LPTXTIMECNT_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define DISPIF_DSI_PPI_LPTXTIMECNT_RESERVED_MASK 0xFFFFF800
#define DISPIF_DSI_PPI_LPTXTIMECNT_RESERVED_SHIFT 11 
#define DISPIF_DSI_PPI_LPTXTIMECNT_RESERVED_BIT  0x1FFFFF
#define DISPIF_DSI_PPI_LPTXTIMECNT_RESERVED_BITWIDTH 21
// DSI_PPI_TCLK_HEADERCNT Register
#define DISPIF_DSI_PPI_TCLK_HEADERCNT_OFS        0x00000318
// TCLK_PREPARECNT bitfiled (RW) Reset=1
#define DISPIF_DSI_PPI_TCLK_HEADERCNT_TCLK_PREPARECNT_MASK 0x7F
#define DISPIF_DSI_PPI_TCLK_HEADERCNT_TCLK_PREPARECNT_SHIFT 0 
#define DISPIF_DSI_PPI_TCLK_HEADERCNT_TCLK_PREPARECNT_BIT 0x7F
#define DISPIF_DSI_PPI_TCLK_HEADERCNT_TCLK_PREPARECNT_BITWIDTH 7
// reserved2 bitfiled (RO) Reset=0
#define DISPIF_DSI_PPI_TCLK_HEADERCNT_RESERVED2_MASK 0x80
#define DISPIF_DSI_PPI_TCLK_HEADERCNT_RESERVED2_SHIFT 7 
#define DISPIF_DSI_PPI_TCLK_HEADERCNT_RESERVED2_BIT 0x1
#define DISPIF_DSI_PPI_TCLK_HEADERCNT_RESERVED2_BITWIDTH 1
// TCLK_ZEROCNT bitfiled (RW) Reset=1
#define DISPIF_DSI_PPI_TCLK_HEADERCNT_TCLK_ZEROCNT_MASK 0xFF00
#define DISPIF_DSI_PPI_TCLK_HEADERCNT_TCLK_ZEROCNT_SHIFT 8 
#define DISPIF_DSI_PPI_TCLK_HEADERCNT_TCLK_ZEROCNT_BIT 0xFF
#define DISPIF_DSI_PPI_TCLK_HEADERCNT_TCLK_ZEROCNT_BITWIDTH 8
// reserved bitfiled (RO) Reset=0
#define DISPIF_DSI_PPI_TCLK_HEADERCNT_RESERVED_MASK 0xFFFF0000
#define DISPIF_DSI_PPI_TCLK_HEADERCNT_RESERVED_SHIFT 16 
#define DISPIF_DSI_PPI_TCLK_HEADERCNT_RESERVED_BIT 0xFFFF
#define DISPIF_DSI_PPI_TCLK_HEADERCNT_RESERVED_BITWIDTH 16
// DSI_PPI_TCLK_TRAILCNT Register
#define DISPIF_DSI_PPI_TCLK_TRAILCNT_OFS         0x0000031C
// TCLK_TRAILCNT bitfiled (RW) Reset=1
#define DISPIF_DSI_PPI_TCLK_TRAILCNT_TCLK_TRAILCNT_MASK 0xFF
#define DISPIF_DSI_PPI_TCLK_TRAILCNT_TCLK_TRAILCNT_SHIFT 0 
#define DISPIF_DSI_PPI_TCLK_TRAILCNT_TCLK_TRAILCNT_BIT 0xFF
#define DISPIF_DSI_PPI_TCLK_TRAILCNT_TCLK_TRAILCNT_BITWIDTH 8
// reserved bitfiled (RO) Reset=0
#define DISPIF_DSI_PPI_TCLK_TRAILCNT_RESERVED_MASK 0xFFFFFF00
#define DISPIF_DSI_PPI_TCLK_TRAILCNT_RESERVED_SHIFT 8 
#define DISPIF_DSI_PPI_TCLK_TRAILCNT_RESERVED_BIT 0xFFFFFF
#define DISPIF_DSI_PPI_TCLK_TRAILCNT_RESERVED_BITWIDTH 24
// DSI_PPI_THS_HEADERCNT Register
#define DISPIF_DSI_PPI_THS_HEADERCNT_OFS         0x00000320
// THS_PREPARECNT bitfiled (RW) Reset=1
#define DISPIF_DSI_PPI_THS_HEADERCNT_THS_PREPARECNT_MASK 0x7F
#define DISPIF_DSI_PPI_THS_HEADERCNT_THS_PREPARECNT_SHIFT 0 
#define DISPIF_DSI_PPI_THS_HEADERCNT_THS_PREPARECNT_BIT 0x7F
#define DISPIF_DSI_PPI_THS_HEADERCNT_THS_PREPARECNT_BITWIDTH 7
// reserved2 bitfiled (RO) Reset=0
#define DISPIF_DSI_PPI_THS_HEADERCNT_RESERVED2_MASK 0x80
#define DISPIF_DSI_PPI_THS_HEADERCNT_RESERVED2_SHIFT 7 
#define DISPIF_DSI_PPI_THS_HEADERCNT_RESERVED2_BIT 0x1
#define DISPIF_DSI_PPI_THS_HEADERCNT_RESERVED2_BITWIDTH 1
// THS_ZEROCNT bitfiled (RW) Reset=1
#define DISPIF_DSI_PPI_THS_HEADERCNT_THS_ZEROCNT_MASK 0x7F00
#define DISPIF_DSI_PPI_THS_HEADERCNT_THS_ZEROCNT_SHIFT 8 
#define DISPIF_DSI_PPI_THS_HEADERCNT_THS_ZEROCNT_BIT 0x7F
#define DISPIF_DSI_PPI_THS_HEADERCNT_THS_ZEROCNT_BITWIDTH 7
// reserved bitfiled (RO) Reset=0
#define DISPIF_DSI_PPI_THS_HEADERCNT_RESERVED_MASK 0xFFFF8000
#define DISPIF_DSI_PPI_THS_HEADERCNT_RESERVED_SHIFT 15 
#define DISPIF_DSI_PPI_THS_HEADERCNT_RESERVED_BIT 0x1FFFF
#define DISPIF_DSI_PPI_THS_HEADERCNT_RESERVED_BITWIDTH 17
// DSI_PPI_TWAKEUP Register
#define DISPIF_DSI_PPI_TWAKEUP_OFS               0x00000324
// TWAKEUPCNT bitfiled (RW) Reset=100111000100000
#define DISPIF_DSI_PPI_TWAKEUP_TWAKEUPCNT_MASK   0xFFFF
#define DISPIF_DSI_PPI_TWAKEUP_TWAKEUPCNT_SHIFT  0 
#define DISPIF_DSI_PPI_TWAKEUP_TWAKEUPCNT_BIT    0xFFFF
#define DISPIF_DSI_PPI_TWAKEUP_TWAKEUPCNT_BITWIDTH 16
// reserved bitfiled (RO) Reset=0
#define DISPIF_DSI_PPI_TWAKEUP_RESERVED_MASK     0xFFFF0000
#define DISPIF_DSI_PPI_TWAKEUP_RESERVED_SHIFT    16 
#define DISPIF_DSI_PPI_TWAKEUP_RESERVED_BIT      0xFFFF
#define DISPIF_DSI_PPI_TWAKEUP_RESERVED_BITWIDTH 16
// DSI_PPI_TCLK_POSTCNT Register
#define DISPIF_DSI_PPI_TCLK_POSTCNT_OFS          0x00000328
// TCLK_POSTCNT bitfiled (RW) Reset=1000000000
#define DISPIF_DSI_PPI_TCLK_POSTCNT_TCLK_POSTCNT_MASK 0x7FF
#define DISPIF_DSI_PPI_TCLK_POSTCNT_TCLK_POSTCNT_SHIFT 0 
#define DISPIF_DSI_PPI_TCLK_POSTCNT_TCLK_POSTCNT_BIT 0x7FF
#define DISPIF_DSI_PPI_TCLK_POSTCNT_TCLK_POSTCNT_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define DISPIF_DSI_PPI_TCLK_POSTCNT_RESERVED_MASK 0xFFFFF800
#define DISPIF_DSI_PPI_TCLK_POSTCNT_RESERVED_SHIFT 11 
#define DISPIF_DSI_PPI_TCLK_POSTCNT_RESERVED_BIT 0x1FFFFF
#define DISPIF_DSI_PPI_TCLK_POSTCNT_RESERVED_BITWIDTH 21
// DSI_PPI_THS_TRAILCNT Register
#define DISPIF_DSI_PPI_THS_TRAILCNT_OFS          0x0000032C
// THS_TRAILCNT bitfiled (RW) Reset=10
#define DISPIF_DSI_PPI_THS_TRAILCNT_THS_TRAILCNT_MASK 0xF
#define DISPIF_DSI_PPI_THS_TRAILCNT_THS_TRAILCNT_SHIFT 0 
#define DISPIF_DSI_PPI_THS_TRAILCNT_THS_TRAILCNT_BIT 0xF
#define DISPIF_DSI_PPI_THS_TRAILCNT_THS_TRAILCNT_BITWIDTH 4
// reserved bitfiled (RO) Reset=0
#define DISPIF_DSI_PPI_THS_TRAILCNT_RESERVED_MASK 0xFFFFFFF0
#define DISPIF_DSI_PPI_THS_TRAILCNT_RESERVED_SHIFT 4 
#define DISPIF_DSI_PPI_THS_TRAILCNT_RESERVED_BIT 0xFFFFFFF
#define DISPIF_DSI_PPI_THS_TRAILCNT_RESERVED_BITWIDTH 28
// DSI_PPI_HSTXVREGCNT Register
#define DISPIF_DSI_PPI_HSTXVREGCNT_OFS           0x00000330
// HSTXVREGCNT bitfiled (RW) Reset=100000
#define DISPIF_DSI_PPI_HSTXVREGCNT_HSTXVREGCNT_MASK 0xFFFF
#define DISPIF_DSI_PPI_HSTXVREGCNT_HSTXVREGCNT_SHIFT 0 
#define DISPIF_DSI_PPI_HSTXVREGCNT_HSTXVREGCNT_BIT 0xFFFF
#define DISPIF_DSI_PPI_HSTXVREGCNT_HSTXVREGCNT_BITWIDTH 16
// reserved bitfiled (RO) Reset=0
#define DISPIF_DSI_PPI_HSTXVREGCNT_RESERVED_MASK 0xFFFF0000
#define DISPIF_DSI_PPI_HSTXVREGCNT_RESERVED_SHIFT 16 
#define DISPIF_DSI_PPI_HSTXVREGCNT_RESERVED_BIT  0xFFFF
#define DISPIF_DSI_PPI_HSTXVREGCNT_RESERVED_BITWIDTH 16
// DSI_PPI_HSTXVREGTN Register
#define DISPIF_DSI_PPI_HSTXVREGTN_OFS            0x00000334
// CLM_HSTXVREGEN bitfiled (RW) Reset=0
#define DISPIF_DSI_PPI_HSTXVREGTN_CLM_HSTXVREGEN_MASK 0x1
#define DISPIF_DSI_PPI_HSTXVREGTN_CLM_HSTXVREGEN_SHIFT 0 
#define DISPIF_DSI_PPI_HSTXVREGTN_CLM_HSTXVREGEN_BIT 0x1
#define DISPIF_DSI_PPI_HSTXVREGTN_CLM_HSTXVREGEN_BITWIDTH 1
// D0M_HSTXVREGEN bitfiled (RW) Reset=0
#define DISPIF_DSI_PPI_HSTXVREGTN_D0M_HSTXVREGEN_MASK 0x2
#define DISPIF_DSI_PPI_HSTXVREGTN_D0M_HSTXVREGEN_SHIFT 1 
#define DISPIF_DSI_PPI_HSTXVREGTN_D0M_HSTXVREGEN_BIT 0x1
#define DISPIF_DSI_PPI_HSTXVREGTN_D0M_HSTXVREGEN_BITWIDTH 1
// D1M_HSTXVREGEN bitfiled (RW) Reset=0
#define DISPIF_DSI_PPI_HSTXVREGTN_D1M_HSTXVREGEN_MASK 0x4
#define DISPIF_DSI_PPI_HSTXVREGTN_D1M_HSTXVREGEN_SHIFT 2 
#define DISPIF_DSI_PPI_HSTXVREGTN_D1M_HSTXVREGEN_BIT 0x1
#define DISPIF_DSI_PPI_HSTXVREGTN_D1M_HSTXVREGEN_BITWIDTH 1
// D2M_HSTXVREGEN bitfiled (RW) Reset=0
#define DISPIF_DSI_PPI_HSTXVREGTN_D2M_HSTXVREGEN_MASK 0x8
#define DISPIF_DSI_PPI_HSTXVREGTN_D2M_HSTXVREGEN_SHIFT 3 
#define DISPIF_DSI_PPI_HSTXVREGTN_D2M_HSTXVREGEN_BIT 0x1
#define DISPIF_DSI_PPI_HSTXVREGTN_D2M_HSTXVREGEN_BITWIDTH 1
// D3M_HSTXVREGEN bitfiled (RW) Reset=0
#define DISPIF_DSI_PPI_HSTXVREGTN_D3M_HSTXVREGEN_MASK 0x10
#define DISPIF_DSI_PPI_HSTXVREGTN_D3M_HSTXVREGEN_SHIFT 4 
#define DISPIF_DSI_PPI_HSTXVREGTN_D3M_HSTXVREGEN_BIT 0x1
#define DISPIF_DSI_PPI_HSTXVREGTN_D3M_HSTXVREGEN_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define DISPIF_DSI_PPI_HSTXVREGTN_RESERVED_MASK  0xFFFFFFE0
#define DISPIF_DSI_PPI_HSTXVREGTN_RESERVED_SHIFT 5 
#define DISPIF_DSI_PPI_HSTXVREGTN_RESERVED_BIT   0x7FFFFFF
#define DISPIF_DSI_PPI_HSTXVREGTN_RESERVED_BITWIDTH 27
// DSI_PPI_TXOPTIONCNTRL Register
#define DISPIF_DSI_PPI_TXOPTIONCNTRL_OFS         0x00000338
// CONTCLKMOD bitfiled (RW) Reset=0
#define DISPIF_DSI_PPI_TXOPTIONCNTRL_CONTCLKMOD_MASK 0x1
#define DISPIF_DSI_PPI_TXOPTIONCNTRL_CONTCLKMOD_SHIFT 0 
#define DISPIF_DSI_PPI_TXOPTIONCNTRL_CONTCLKMOD_BIT 0x1
#define DISPIF_DSI_PPI_TXOPTIONCNTRL_CONTCLKMOD_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define DISPIF_DSI_PPI_TXOPTIONCNTRL_RESERVED_MASK 0xFFFFFFFE
#define DISPIF_DSI_PPI_TXOPTIONCNTRL_RESERVED_SHIFT 1 
#define DISPIF_DSI_PPI_TXOPTIONCNTRL_RESERVED_BIT 0x7FFFFFFF
#define DISPIF_DSI_PPI_TXOPTIONCNTRL_RESERVED_BITWIDTH 31
// DSI_PPI_BTACNTRL1 Register
#define DISPIF_DSI_PPI_BTACNTRL1_OFS             0x0000033C
// RXTASURECNT bitfiled (RW) Reset=1000
#define DISPIF_DSI_PPI_BTACNTRL1_RXTASURECNT_MASK 0x7FF
#define DISPIF_DSI_PPI_BTACNTRL1_RXTASURECNT_SHIFT 0 
#define DISPIF_DSI_PPI_BTACNTRL1_RXTASURECNT_BIT 0x7FF
#define DISPIF_DSI_PPI_BTACNTRL1_RXTASURECNT_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define DISPIF_DSI_PPI_BTACNTRL1_RESERVED2_MASK  0xF800
#define DISPIF_DSI_PPI_BTACNTRL1_RESERVED2_SHIFT 11 
#define DISPIF_DSI_PPI_BTACNTRL1_RESERVED2_BIT   0x1F
#define DISPIF_DSI_PPI_BTACNTRL1_RESERVED2_BITWIDTH 5
// TXTAGOCNT bitfiled (RW) Reset=1000
#define DISPIF_DSI_PPI_BTACNTRL1_TXTAGOCNT_MASK  0x7FF0000
#define DISPIF_DSI_PPI_BTACNTRL1_TXTAGOCNT_SHIFT 16 
#define DISPIF_DSI_PPI_BTACNTRL1_TXTAGOCNT_BIT   0x7FF
#define DISPIF_DSI_PPI_BTACNTRL1_TXTAGOCNT_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define DISPIF_DSI_PPI_BTACNTRL1_RESERVED_MASK   0xF8000000
#define DISPIF_DSI_PPI_BTACNTRL1_RESERVED_SHIFT  27 
#define DISPIF_DSI_PPI_BTACNTRL1_RESERVED_BIT    0x1F
#define DISPIF_DSI_PPI_BTACNTRL1_RESERVED_BITWIDTH 5
// DSI_DCS Register
#define DISPIF_DSI_DCS_OFS                       0x00000400
// DCS0 bitfiled (RW) Reset=0
#define DISPIF_DSI_DCS_DCS0_MASK                 0xFF
#define DISPIF_DSI_DCS_DCS0_SHIFT                0 
#define DISPIF_DSI_DCS_DCS0_BIT                  0xFF
#define DISPIF_DSI_DCS_DCS0_BITWIDTH             8
// DCS1 bitfiled (RW) Reset=0
#define DISPIF_DSI_DCS_DCS1_MASK                 0xFF00
#define DISPIF_DSI_DCS_DCS1_SHIFT                8 
#define DISPIF_DSI_DCS_DCS1_BIT                  0xFF
#define DISPIF_DSI_DCS_DCS1_BITWIDTH             8
// reserved bitfiled (RO) Reset=0
#define DISPIF_DSI_DCS_RESERVED_MASK             0xFFFF0000
#define DISPIF_DSI_DCS_RESERVED_SHIFT            16 
#define DISPIF_DSI_DCS_RESERVED_BIT              0xFFFF
#define DISPIF_DSI_DCS_RESERVED_BITWIDTH         16
// DSI_CONTROL Register
#define DISPIF_DSI_CONTROL_OFS                   0x0000040C
// EoTDis bitfiled (RW) Reset=0
#define DISPIF_DSI_CONTROL_EOTDIS_MASK           0x1
#define DISPIF_DSI_CONTROL_EOTDIS_SHIFT          0 
#define DISPIF_DSI_CONTROL_EOTDIS_BIT            0x1
#define DISPIF_DSI_CONTROL_EOTDIS_BITWIDTH       1
// NOL bitfiled (RW) Reset=0
#define DISPIF_DSI_CONTROL_NOL_MASK              0x6
#define DISPIF_DSI_CONTROL_NOL_SHIFT             1 
#define DISPIF_DSI_CONTROL_NOL_BIT               0x3
#define DISPIF_DSI_CONTROL_NOL_BITWIDTH          2
// reserved2 bitfiled (RO) Reset=0
#define DISPIF_DSI_CONTROL_RESERVED2_MASK        0x18
#define DISPIF_DSI_CONTROL_RESERVED2_SHIFT       3 
#define DISPIF_DSI_CONTROL_RESERVED2_BIT         0x3
#define DISPIF_DSI_CONTROL_RESERVED2_BITWIDTH    2
// HsCkMd bitfiled (RW) Reset=0
#define DISPIF_DSI_CONTROL_HSCKMD_MASK           0x20
#define DISPIF_DSI_CONTROL_HSCKMD_SHIFT          5 
#define DISPIF_DSI_CONTROL_HSCKMD_BIT            0x1
#define DISPIF_DSI_CONTROL_HSCKMD_BITWIDTH       1
// CrcDis bitfiled (RW) Reset=0
#define DISPIF_DSI_CONTROL_CRCDIS_MASK           0x40
#define DISPIF_DSI_CONTROL_CRCDIS_SHIFT          6 
#define DISPIF_DSI_CONTROL_CRCDIS_BIT            0x1
#define DISPIF_DSI_CONTROL_CRCDIS_BITWIDTH       1
// TxMd bitfiled (RW) Reset=0
#define DISPIF_DSI_CONTROL_TXMD_MASK             0x80
#define DISPIF_DSI_CONTROL_TXMD_SHIFT            7 
#define DISPIF_DSI_CONTROL_TXMD_BIT              0x1
#define DISPIF_DSI_CONTROL_TXMD_BITWIDTH         1
// EccDis bitfiled (RW) Reset=0
#define DISPIF_DSI_CONTROL_ECCDIS_MASK           0x100
#define DISPIF_DSI_CONTROL_ECCDIS_SHIFT          8 
#define DISPIF_DSI_CONTROL_ECCDIS_BIT            0x1
#define DISPIF_DSI_CONTROL_ECCDIS_BITWIDTH       1
// CntDis bitfiled (RW) Reset=1
#define DISPIF_DSI_CONTROL_CNTDIS_MASK           0x200
#define DISPIF_DSI_CONTROL_CNTDIS_SHIFT          9 
#define DISPIF_DSI_CONTROL_CNTDIS_BIT            0x1
#define DISPIF_DSI_CONTROL_CNTDIS_BITWIDTH       1
// HtxToEn bitfiled (RW) Reset=1
#define DISPIF_DSI_CONTROL_HTXTOEN_MASK          0x400
#define DISPIF_DSI_CONTROL_HTXTOEN_SHIFT         10 
#define DISPIF_DSI_CONTROL_HTXTOEN_BIT           0x1
#define DISPIF_DSI_CONTROL_HTXTOEN_BITWIDTH      1
// LrxToEn bitfiled (RW) Reset=1
#define DISPIF_DSI_CONTROL_LRXTOEN_MASK          0x800
#define DISPIF_DSI_CONTROL_LRXTOEN_SHIFT         11 
#define DISPIF_DSI_CONTROL_LRXTOEN_BIT           0x1
#define DISPIF_DSI_CONTROL_LRXTOEN_BITWIDTH      1
// TaToEn bitfiled (RW) Reset=1
#define DISPIF_DSI_CONTROL_TATOEN_MASK           0x1000
#define DISPIF_DSI_CONTROL_TATOEN_SHIFT          12 
#define DISPIF_DSI_CONTROL_TATOEN_BIT            0x1
#define DISPIF_DSI_CONTROL_TATOEN_BITWIDTH       1
// PrToEn bitfiled (RW) Reset=1
#define DISPIF_DSI_CONTROL_PRTOEN_MASK           0x2000
#define DISPIF_DSI_CONTROL_PRTOEN_SHIFT          13 
#define DISPIF_DSI_CONTROL_PRTOEN_BIT            0x1
#define DISPIF_DSI_CONTROL_PRTOEN_BITWIDTH       1
// reserved bitfiled (RO) Reset=0
#define DISPIF_DSI_CONTROL_RESERVED_MASK         0xFFFFC000
#define DISPIF_DSI_CONTROL_RESERVED_SHIFT        14 
#define DISPIF_DSI_CONTROL_RESERVED_BIT          0x3FFFF
#define DISPIF_DSI_CONTROL_RESERVED_BITWIDTH     18
// DSI_STATUS Register
#define DISPIF_DSI_STATUS_OFS                    0x00000410
// Hlt bitfiled (RO) Reset=0
#define DISPIF_DSI_STATUS_HLT_MASK               0x1
#define DISPIF_DSI_STATUS_HLT_SHIFT              0 
#define DISPIF_DSI_STATUS_HLT_BIT                0x1
#define DISPIF_DSI_STATUS_HLT_BITWIDTH           1
// Q0Em bitfiled (RO) Reset=0
#define DISPIF_DSI_STATUS_Q0EM_MASK              0x2
#define DISPIF_DSI_STATUS_Q0EM_SHIFT             1 
#define DISPIF_DSI_STATUS_Q0EM_BIT               0x1
#define DISPIF_DSI_STATUS_Q0EM_BITWIDTH          1
// Q0AE bitfiled (RO) Reset=1
#define DISPIF_DSI_STATUS_Q0AE_MASK              0x4
#define DISPIF_DSI_STATUS_Q0AE_SHIFT             2 
#define DISPIF_DSI_STATUS_Q0AE_BIT               0x1
#define DISPIF_DSI_STATUS_Q0AE_BITWIDTH          1
// Q0AF bitfiled (RO) Reset=0
#define DISPIF_DSI_STATUS_Q0AF_MASK              0x8
#define DISPIF_DSI_STATUS_Q0AF_SHIFT             3 
#define DISPIF_DSI_STATUS_Q0AF_BIT               0x1
#define DISPIF_DSI_STATUS_Q0AF_BITWIDTH          1
// Q0Fl bitfiled (RO) Reset=0
#define DISPIF_DSI_STATUS_Q0FL_MASK              0x10
#define DISPIF_DSI_STATUS_Q0FL_SHIFT             4 
#define DISPIF_DSI_STATUS_Q0FL_BIT               0x1
#define DISPIF_DSI_STATUS_Q0FL_BITWIDTH          1
// RxEm bitfiled (RO) Reset=0
#define DISPIF_DSI_STATUS_RXEM_MASK              0x20
#define DISPIF_DSI_STATUS_RXEM_SHIFT             5 
#define DISPIF_DSI_STATUS_RXEM_BIT               0x1
#define DISPIF_DSI_STATUS_RXEM_BITWIDTH          1
// RxAE bitfiled (RO) Reset=1
#define DISPIF_DSI_STATUS_RXAE_MASK              0x40
#define DISPIF_DSI_STATUS_RXAE_SHIFT             6 
#define DISPIF_DSI_STATUS_RXAE_BIT               0x1
#define DISPIF_DSI_STATUS_RXAE_BITWIDTH          1
// RxAF bitfiled (RO) Reset=0
#define DISPIF_DSI_STATUS_RXAF_MASK              0x80
#define DISPIF_DSI_STATUS_RXAF_SHIFT             7 
#define DISPIF_DSI_STATUS_RXAF_BIT               0x1
#define DISPIF_DSI_STATUS_RXAF_BITWIDTH          1
// RxAct bitfiled (RO) Reset=0
#define DISPIF_DSI_STATUS_RXACT_MASK             0x100
#define DISPIF_DSI_STATUS_RXACT_SHIFT            8 
#define DISPIF_DSI_STATUS_RXACT_BIT              0x1
#define DISPIF_DSI_STATUS_RXACT_BITWIDTH         1
// TxAct bitfiled (RO) Reset=0
#define DISPIF_DSI_STATUS_TXACT_MASK             0x200
#define DISPIF_DSI_STATUS_TXACT_SHIFT            9 
#define DISPIF_DSI_STATUS_TXACT_BIT              0x1
#define DISPIF_DSI_STATUS_TXACT_BITWIDTH         1
// WSyn bitfiled (RO) Reset=0
#define DISPIF_DSI_STATUS_WSYN_MASK              0x400
#define DISPIF_DSI_STATUS_WSYN_SHIFT             10 
#define DISPIF_DSI_STATUS_WSYN_BIT               0x1
#define DISPIF_DSI_STATUS_WSYN_BITWIDTH          1
// Q1Em bitfiled (RO) Reset=0
#define DISPIF_DSI_STATUS_Q1EM_MASK              0x800
#define DISPIF_DSI_STATUS_Q1EM_SHIFT             11 
#define DISPIF_DSI_STATUS_Q1EM_BIT               0x1
#define DISPIF_DSI_STATUS_Q1EM_BITWIDTH          1
// Q1AE bitfiled (RO) Reset=1
#define DISPIF_DSI_STATUS_Q1AE_MASK              0x1000
#define DISPIF_DSI_STATUS_Q1AE_SHIFT             12 
#define DISPIF_DSI_STATUS_Q1AE_BIT               0x1
#define DISPIF_DSI_STATUS_Q1AE_BITWIDTH          1
// Q1AF bitfiled (RO) Reset=0
#define DISPIF_DSI_STATUS_Q1AF_MASK              0x2000
#define DISPIF_DSI_STATUS_Q1AF_SHIFT             13 
#define DISPIF_DSI_STATUS_Q1AF_BIT               0x1
#define DISPIF_DSI_STATUS_Q1AF_BITWIDTH          1
// Q1Fl bitfiled (RO) Reset=0
#define DISPIF_DSI_STATUS_Q1FL_MASK              0x4000
#define DISPIF_DSI_STATUS_Q1FL_SHIFT             14 
#define DISPIF_DSI_STATUS_Q1FL_BIT               0x1
#define DISPIF_DSI_STATUS_Q1FL_BITWIDTH          1
// QSw bitfiled (RO) Reset=0
#define DISPIF_DSI_STATUS_QSW_MASK               0x8000
#define DISPIF_DSI_STATUS_QSW_SHIFT              15 
#define DISPIF_DSI_STATUS_QSW_BIT                0x1
#define DISPIF_DSI_STATUS_QSW_BITWIDTH           1
// LPEm bitfiled (RO) Reset=0
#define DISPIF_DSI_STATUS_LPEM_MASK              0x10000
#define DISPIF_DSI_STATUS_LPEM_SHIFT             16 
#define DISPIF_DSI_STATUS_LPEM_BIT               0x1
#define DISPIF_DSI_STATUS_LPEM_BITWIDTH          1
// LPAE bitfiled (RO) Reset=1
#define DISPIF_DSI_STATUS_LPAE_MASK              0x20000
#define DISPIF_DSI_STATUS_LPAE_SHIFT             17 
#define DISPIF_DSI_STATUS_LPAE_BIT               0x1
#define DISPIF_DSI_STATUS_LPAE_BITWIDTH          1
// LPAF bitfiled (RO) Reset=0
#define DISPIF_DSI_STATUS_LPAF_MASK              0x40000
#define DISPIF_DSI_STATUS_LPAF_SHIFT             18 
#define DISPIF_DSI_STATUS_LPAF_BIT               0x1
#define DISPIF_DSI_STATUS_LPAF_BITWIDTH          1
// LPFl bitfiled (RO) Reset=0
#define DISPIF_DSI_STATUS_LPFL_MASK              0x80000
#define DISPIF_DSI_STATUS_LPFL_SHIFT             19 
#define DISPIF_DSI_STATUS_LPFL_BIT               0x1
#define DISPIF_DSI_STATUS_LPFL_BITWIDTH          1
// CQ1SKIP bitfiled (RO) Reset=1
#define DISPIF_DSI_STATUS_CQ1SKIP_MASK           0x100000
#define DISPIF_DSI_STATUS_CQ1SKIP_SHIFT          20 
#define DISPIF_DSI_STATUS_CQ1SKIP_BIT            0x1
#define DISPIF_DSI_STATUS_CQ1SKIP_BITWIDTH       1
// reserved bitfiled (RO) Reset=0
#define DISPIF_DSI_STATUS_RESERVED_MASK          0xFFE00000
#define DISPIF_DSI_STATUS_RESERVED_SHIFT         21 
#define DISPIF_DSI_STATUS_RESERVED_BIT           0x7FF
#define DISPIF_DSI_STATUS_RESERVED_BITWIDTH      11
// DSI_INT Register
#define DISPIF_DSI_INT_OFS                       0x00000414
// IntAckEr bitfiled (RO) Reset=0
#define DISPIF_DSI_INT_INTACKER_MASK             0x1
#define DISPIF_DSI_INT_INTACKER_SHIFT            0 
#define DISPIF_DSI_INT_INTACKER_BIT              0x1
#define DISPIF_DSI_INT_INTACKER_BITWIDTH         1
// IntRxEr bitfiled (RO) Reset=0
#define DISPIF_DSI_INT_INTRXER_MASK              0x2
#define DISPIF_DSI_INT_INTRXER_SHIFT             1 
#define DISPIF_DSI_INT_INTRXER_BIT               0x1
#define DISPIF_DSI_INT_INTRXER_BITWIDTH          1
// IntEr bitfiled (RO) Reset=0
#define DISPIF_DSI_INT_INTER_MASK                0x4
#define DISPIF_DSI_INT_INTER_SHIFT               2 
#define DISPIF_DSI_INT_INTER_BIT                 0x1
#define DISPIF_DSI_INT_INTER_BITWIDTH            1
// IntHlt bitfiled (RO) Reset=0
#define DISPIF_DSI_INT_INTHLT_MASK               0x8
#define DISPIF_DSI_INT_INTHLT_SHIFT              3 
#define DISPIF_DSI_INT_INTHLT_BIT                0x1
#define DISPIF_DSI_INT_INTHLT_BITWIDTH           1
// IntQ0Em bitfiled (RO) Reset=0
#define DISPIF_DSI_INT_INTQ0EM_MASK              0x10
#define DISPIF_DSI_INT_INTQ0EM_SHIFT             4 
#define DISPIF_DSI_INT_INTQ0EM_BIT               0x1
#define DISPIF_DSI_INT_INTQ0EM_BITWIDTH          1
// IntQ0AE bitfiled (RO) Reset=0
#define DISPIF_DSI_INT_INTQ0AE_MASK              0x20
#define DISPIF_DSI_INT_INTQ0AE_SHIFT             5 
#define DISPIF_DSI_INT_INTQ0AE_BIT               0x1
#define DISPIF_DSI_INT_INTQ0AE_BITWIDTH          1
// IntQ0AF bitfiled (RO) Reset=0
#define DISPIF_DSI_INT_INTQ0AF_MASK              0x40
#define DISPIF_DSI_INT_INTQ0AF_SHIFT             6 
#define DISPIF_DSI_INT_INTQ0AF_BIT               0x1
#define DISPIF_DSI_INT_INTQ0AF_BITWIDTH          1
// IntQ0Fl bitfiled (RO) Reset=0
#define DISPIF_DSI_INT_INTQ0FL_MASK              0x80
#define DISPIF_DSI_INT_INTQ0FL_SHIFT             7 
#define DISPIF_DSI_INT_INTQ0FL_BIT               0x1
#define DISPIF_DSI_INT_INTQ0FL_BITWIDTH          1
// IntRxEm bitfiled (RO) Reset=0
#define DISPIF_DSI_INT_INTRXEM_MASK              0x100
#define DISPIF_DSI_INT_INTRXEM_SHIFT             8 
#define DISPIF_DSI_INT_INTRXEM_BIT               0x1
#define DISPIF_DSI_INT_INTRXEM_BITWIDTH          1
// IntRxAE bitfiled (RO) Reset=0
#define DISPIF_DSI_INT_INTRXAE_MASK              0x200
#define DISPIF_DSI_INT_INTRXAE_SHIFT             9 
#define DISPIF_DSI_INT_INTRXAE_BIT               0x1
#define DISPIF_DSI_INT_INTRXAE_BITWIDTH          1
// IntRxAF bitfiled (RO) Reset=0
#define DISPIF_DSI_INT_INTRXAF_MASK              0x400
#define DISPIF_DSI_INT_INTRXAF_SHIFT             10 
#define DISPIF_DSI_INT_INTRXAF_BIT               0x1
#define DISPIF_DSI_INT_INTRXAF_BITWIDTH          1
// IntTe bitfiled (RO) Reset=0
#define DISPIF_DSI_INT_INTTE_MASK                0x800
#define DISPIF_DSI_INT_INTTE_SHIFT               11 
#define DISPIF_DSI_INT_INTTE_BIT                 0x1
#define DISPIF_DSI_INT_INTTE_BITWIDTH            1
// IntRxEd bitfiled (RO) Reset=0
#define DISPIF_DSI_INT_INTRXED_MASK              0x1000
#define DISPIF_DSI_INT_INTRXED_SHIFT             12 
#define DISPIF_DSI_INT_INTRXED_BIT               0x1
#define DISPIF_DSI_INT_INTRXED_BITWIDTH          1
// reserved2 bitfiled (RO) Reset=0
#define DISPIF_DSI_INT_RESERVED2_MASK            0x2000
#define DISPIF_DSI_INT_RESERVED2_SHIFT           13 
#define DISPIF_DSI_INT_RESERVED2_BIT             0x1
#define DISPIF_DSI_INT_RESERVED2_BITWIDTH        1
// IntQ1Em bitfiled (RO) Reset=0
#define DISPIF_DSI_INT_INTQ1EM_MASK              0x4000
#define DISPIF_DSI_INT_INTQ1EM_SHIFT             14 
#define DISPIF_DSI_INT_INTQ1EM_BIT               0x1
#define DISPIF_DSI_INT_INTQ1EM_BITWIDTH          1
// IntQ1AE bitfiled (RO) Reset=0
#define DISPIF_DSI_INT_INTQ1AE_MASK              0x8000
#define DISPIF_DSI_INT_INTQ1AE_SHIFT             15 
#define DISPIF_DSI_INT_INTQ1AE_BIT               0x1
#define DISPIF_DSI_INT_INTQ1AE_BITWIDTH          1
// IntQ1AF bitfiled (RO) Reset=0
#define DISPIF_DSI_INT_INTQ1AF_MASK              0x10000
#define DISPIF_DSI_INT_INTQ1AF_SHIFT             16 
#define DISPIF_DSI_INT_INTQ1AF_BIT               0x1
#define DISPIF_DSI_INT_INTQ1AF_BITWIDTH          1
// IntQ1Fl bitfiled (RO) Reset=0
#define DISPIF_DSI_INT_INTQ1FL_MASK              0x20000
#define DISPIF_DSI_INT_INTQ1FL_SHIFT             17 
#define DISPIF_DSI_INT_INTQ1FL_BIT               0x1
#define DISPIF_DSI_INT_INTQ1FL_BITWIDTH          1
// IntACK bitfiled (RO) Reset=0
#define DISPIF_DSI_INT_INTACK_MASK               0x40000
#define DISPIF_DSI_INT_INTACK_SHIFT              18 
#define DISPIF_DSI_INT_INTACK_BIT                0x1
#define DISPIF_DSI_INT_INTACK_BITWIDTH           1
// reserved bitfiled (RO) Reset=0
#define DISPIF_DSI_INT_RESERVED_MASK             0x80000
#define DISPIF_DSI_INT_RESERVED_SHIFT            19 
#define DISPIF_DSI_INT_RESERVED_BIT              0x1
#define DISPIF_DSI_INT_RESERVED_BITWIDTH         1
// IntLPEm bitfiled (RO) Reset=0
#define DISPIF_DSI_INT_INTLPEM_MASK              0x100000
#define DISPIF_DSI_INT_INTLPEM_SHIFT             20 
#define DISPIF_DSI_INT_INTLPEM_BIT               0x1
#define DISPIF_DSI_INT_INTLPEM_BITWIDTH          1
// IntLPAE bitfiled (RO) Reset=0
#define DISPIF_DSI_INT_INTLPAE_MASK              0x200000
#define DISPIF_DSI_INT_INTLPAE_SHIFT             21 
#define DISPIF_DSI_INT_INTLPAE_BIT               0x1
#define DISPIF_DSI_INT_INTLPAE_BITWIDTH          1
// IntLPAF bitfiled (RO) Reset=0
#define DISPIF_DSI_INT_INTLPAF_MASK              0x400000
#define DISPIF_DSI_INT_INTLPAF_SHIFT             22 
#define DISPIF_DSI_INT_INTLPAF_BIT               0x1
#define DISPIF_DSI_INT_INTLPAF_BITWIDTH          1
// IntLPFl bitfiled (RO) Reset=0
#define DISPIF_DSI_INT_INTLPFL_MASK              0x800000
#define DISPIF_DSI_INT_INTLPFL_SHIFT             23 
#define DISPIF_DSI_INT_INTLPFL_BIT               0x1
#define DISPIF_DSI_INT_INTLPFL_BITWIDTH          1
// IntSw0 bitfiled (RO) Reset=0
#define DISPIF_DSI_INT_INTSW0_MASK               0x1000000
#define DISPIF_DSI_INT_INTSW0_SHIFT              24 
#define DISPIF_DSI_INT_INTSW0_BIT                0x1
#define DISPIF_DSI_INT_INTSW0_BITWIDTH           1
// IntSw1 bitfiled (RO) Reset=0
#define DISPIF_DSI_INT_INTSW1_MASK               0x2000000
#define DISPIF_DSI_INT_INTSW1_SHIFT              25 
#define DISPIF_DSI_INT_INTSW1_BIT                0x1
#define DISPIF_DSI_INT_INTSW1_BITWIDTH           1
// IntSw2 bitfiled (RO) Reset=0
#define DISPIF_DSI_INT_INTSW2_MASK               0x4000000
#define DISPIF_DSI_INT_INTSW2_SHIFT              26 
#define DISPIF_DSI_INT_INTSW2_BIT                0x1
#define DISPIF_DSI_INT_INTSW2_BITWIDTH           1
// IntSw3 bitfiled (RO) Reset=0
#define DISPIF_DSI_INT_INTSW3_MASK               0x8000000
#define DISPIF_DSI_INT_INTSW3_SHIFT              27 
#define DISPIF_DSI_INT_INTSW3_BIT                0x1
#define DISPIF_DSI_INT_INTSW3_BITWIDTH           1
// IntSw4 bitfiled (RO) Reset=0
#define DISPIF_DSI_INT_INTSW4_MASK               0x10000000
#define DISPIF_DSI_INT_INTSW4_SHIFT              28 
#define DISPIF_DSI_INT_INTSW4_BIT                0x1
#define DISPIF_DSI_INT_INTSW4_BITWIDTH           1
// IntSw5 bitfiled (RO) Reset=0
#define DISPIF_DSI_INT_INTSW5_MASK               0x20000000
#define DISPIF_DSI_INT_INTSW5_SHIFT              29 
#define DISPIF_DSI_INT_INTSW5_BIT                0x1
#define DISPIF_DSI_INT_INTSW5_BITWIDTH           1
// IntSw6 bitfiled (RO) Reset=0
#define DISPIF_DSI_INT_INTSW6_MASK               0x40000000
#define DISPIF_DSI_INT_INTSW6_SHIFT              30 
#define DISPIF_DSI_INT_INTSW6_BIT                0x1
#define DISPIF_DSI_INT_INTSW6_BITWIDTH           1
// IntSw7 bitfiled (RO) Reset=0
#define DISPIF_DSI_INT_INTSW7_MASK               0x80000000
#define DISPIF_DSI_INT_INTSW7_SHIFT              31 
#define DISPIF_DSI_INT_INTSW7_BIT                0x1
#define DISPIF_DSI_INT_INTSW7_BITWIDTH           1
// DSI_INT_ENA Register
#define DISPIF_DSI_INT_ENA_OFS                   0x00000418
// IEnAkEr bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_ENA_IENAKER_MASK          0x1
#define DISPIF_DSI_INT_ENA_IENAKER_SHIFT         0 
#define DISPIF_DSI_INT_ENA_IENAKER_BIT           0x1
#define DISPIF_DSI_INT_ENA_IENAKER_BITWIDTH      1
// IEnRxEr bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_ENA_IENRXER_MASK          0x2
#define DISPIF_DSI_INT_ENA_IENRXER_SHIFT         1 
#define DISPIF_DSI_INT_ENA_IENRXER_BIT           0x1
#define DISPIF_DSI_INT_ENA_IENRXER_BITWIDTH      1
// IEnEr bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_ENA_IENER_MASK            0x4
#define DISPIF_DSI_INT_ENA_IENER_SHIFT           2 
#define DISPIF_DSI_INT_ENA_IENER_BIT             0x1
#define DISPIF_DSI_INT_ENA_IENER_BITWIDTH        1
// IEnHlt bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_ENA_IENHLT_MASK           0x8
#define DISPIF_DSI_INT_ENA_IENHLT_SHIFT          3 
#define DISPIF_DSI_INT_ENA_IENHLT_BIT            0x1
#define DISPIF_DSI_INT_ENA_IENHLT_BITWIDTH       1
// IEnQ0Em bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_ENA_IENQ0EM_MASK          0x10
#define DISPIF_DSI_INT_ENA_IENQ0EM_SHIFT         4 
#define DISPIF_DSI_INT_ENA_IENQ0EM_BIT           0x1
#define DISPIF_DSI_INT_ENA_IENQ0EM_BITWIDTH      1
// IEnQ0AE bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_ENA_IENQ0AE_MASK          0x20
#define DISPIF_DSI_INT_ENA_IENQ0AE_SHIFT         5 
#define DISPIF_DSI_INT_ENA_IENQ0AE_BIT           0x1
#define DISPIF_DSI_INT_ENA_IENQ0AE_BITWIDTH      1
// IEnQ0AF bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_ENA_IENQ0AF_MASK          0x40
#define DISPIF_DSI_INT_ENA_IENQ0AF_SHIFT         6 
#define DISPIF_DSI_INT_ENA_IENQ0AF_BIT           0x1
#define DISPIF_DSI_INT_ENA_IENQ0AF_BITWIDTH      1
// IEnQ0Fl bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_ENA_IENQ0FL_MASK          0x80
#define DISPIF_DSI_INT_ENA_IENQ0FL_SHIFT         7 
#define DISPIF_DSI_INT_ENA_IENQ0FL_BIT           0x1
#define DISPIF_DSI_INT_ENA_IENQ0FL_BITWIDTH      1
// IEnRxEm bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_ENA_IENRXEM_MASK          0x100
#define DISPIF_DSI_INT_ENA_IENRXEM_SHIFT         8 
#define DISPIF_DSI_INT_ENA_IENRXEM_BIT           0x1
#define DISPIF_DSI_INT_ENA_IENRXEM_BITWIDTH      1
// IEnRxAE bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_ENA_IENRXAE_MASK          0x200
#define DISPIF_DSI_INT_ENA_IENRXAE_SHIFT         9 
#define DISPIF_DSI_INT_ENA_IENRXAE_BIT           0x1
#define DISPIF_DSI_INT_ENA_IENRXAE_BITWIDTH      1
// IEnRxAF bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_ENA_IENRXAF_MASK          0x400
#define DISPIF_DSI_INT_ENA_IENRXAF_SHIFT         10 
#define DISPIF_DSI_INT_ENA_IENRXAF_BIT           0x1
#define DISPIF_DSI_INT_ENA_IENRXAF_BITWIDTH      1
// IEnTe bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_ENA_IENTE_MASK            0x800
#define DISPIF_DSI_INT_ENA_IENTE_SHIFT           11 
#define DISPIF_DSI_INT_ENA_IENTE_BIT             0x1
#define DISPIF_DSI_INT_ENA_IENTE_BITWIDTH        1
// IEnRxEd bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_ENA_IENRXED_MASK          0x1000
#define DISPIF_DSI_INT_ENA_IENRXED_SHIFT         12 
#define DISPIF_DSI_INT_ENA_IENRXED_BIT           0x1
#define DISPIF_DSI_INT_ENA_IENRXED_BITWIDTH      1
// IEnSw bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_ENA_IENSW_MASK            0x2000
#define DISPIF_DSI_INT_ENA_IENSW_SHIFT           13 
#define DISPIF_DSI_INT_ENA_IENSW_BIT             0x1
#define DISPIF_DSI_INT_ENA_IENSW_BITWIDTH        1
// IEnQ1Em bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_ENA_IENQ1EM_MASK          0x4000
#define DISPIF_DSI_INT_ENA_IENQ1EM_SHIFT         14 
#define DISPIF_DSI_INT_ENA_IENQ1EM_BIT           0x1
#define DISPIF_DSI_INT_ENA_IENQ1EM_BITWIDTH      1
// IEnAE bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_ENA_IENAE_MASK            0x8000
#define DISPIF_DSI_INT_ENA_IENAE_SHIFT           15 
#define DISPIF_DSI_INT_ENA_IENAE_BIT             0x1
#define DISPIF_DSI_INT_ENA_IENAE_BITWIDTH        1
// IEnAF bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_ENA_IENAF_MASK            0x10000
#define DISPIF_DSI_INT_ENA_IENAF_SHIFT           16 
#define DISPIF_DSI_INT_ENA_IENAF_BIT             0x1
#define DISPIF_DSI_INT_ENA_IENAF_BITWIDTH        1
// IEnQ1Fl bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_ENA_IENQ1FL_MASK          0x20000
#define DISPIF_DSI_INT_ENA_IENQ1FL_SHIFT         17 
#define DISPIF_DSI_INT_ENA_IENQ1FL_BIT           0x1
#define DISPIF_DSI_INT_ENA_IENQ1FL_BITWIDTH      1
// IEnAk bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_ENA_IENAK_MASK            0x40000
#define DISPIF_DSI_INT_ENA_IENAK_SHIFT           18 
#define DISPIF_DSI_INT_ENA_IENAK_BIT             0x1
#define DISPIF_DSI_INT_ENA_IENAK_BITWIDTH        1
// reserved2 bitfiled (RO) Reset=0
#define DISPIF_DSI_INT_ENA_RESERVED2_MASK        0x80000
#define DISPIF_DSI_INT_ENA_RESERVED2_SHIFT       19 
#define DISPIF_DSI_INT_ENA_RESERVED2_BIT         0x1
#define DISPIF_DSI_INT_ENA_RESERVED2_BITWIDTH    1
// IEnLPEm bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_ENA_IENLPEM_MASK          0x100000
#define DISPIF_DSI_INT_ENA_IENLPEM_SHIFT         20 
#define DISPIF_DSI_INT_ENA_IENLPEM_BIT           0x1
#define DISPIF_DSI_INT_ENA_IENLPEM_BITWIDTH      1
// IEnLPAE bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_ENA_IENLPAE_MASK          0x200000
#define DISPIF_DSI_INT_ENA_IENLPAE_SHIFT         21 
#define DISPIF_DSI_INT_ENA_IENLPAE_BIT           0x1
#define DISPIF_DSI_INT_ENA_IENLPAE_BITWIDTH      1
// IEnLPAF bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_ENA_IENLPAF_MASK          0x400000
#define DISPIF_DSI_INT_ENA_IENLPAF_SHIFT         22 
#define DISPIF_DSI_INT_ENA_IENLPAF_BIT           0x1
#define DISPIF_DSI_INT_ENA_IENLPAF_BITWIDTH      1
// IEnLPFl bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_ENA_IENLPFL_MASK          0x800000
#define DISPIF_DSI_INT_ENA_IENLPFL_SHIFT         23 
#define DISPIF_DSI_INT_ENA_IENLPFL_BIT           0x1
#define DISPIF_DSI_INT_ENA_IENLPFL_BITWIDTH      1
// reserved bitfiled (RO) Reset=0
#define DISPIF_DSI_INT_ENA_RESERVED_MASK         0xFF000000
#define DISPIF_DSI_INT_ENA_RESERVED_SHIFT        24 
#define DISPIF_DSI_INT_ENA_RESERVED_BIT          0xFF
#define DISPIF_DSI_INT_ENA_RESERVED_BITWIDTH     8
// DSI_HTX_TO Register
#define DISPIF_DSI_HTX_TO_OFS                    0x0000041C
// HTX_TO bitfiled (RW) Reset=111111111111111111111111
#define DISPIF_DSI_HTX_TO_HTX_TO_MASK            0xFFFFFF
#define DISPIF_DSI_HTX_TO_HTX_TO_SHIFT           0 
#define DISPIF_DSI_HTX_TO_HTX_TO_BIT             0xFFFFFF
#define DISPIF_DSI_HTX_TO_HTX_TO_BITWIDTH        24
// reserved bitfiled (RO) Reset=0
#define DISPIF_DSI_HTX_TO_RESERVED_MASK          0xFF000000
#define DISPIF_DSI_HTX_TO_RESERVED_SHIFT         24 
#define DISPIF_DSI_HTX_TO_RESERVED_BIT           0xFF
#define DISPIF_DSI_HTX_TO_RESERVED_BITWIDTH      8
// DSI_LRXH_TO Register
#define DISPIF_DSI_LRXH_TO_OFS                   0x00000420
// LRXH_TO bitfiled (RW) Reset=111111111111111111111111
#define DISPIF_DSI_LRXH_TO_LRXH_TO_MASK          0xFFFFFF
#define DISPIF_DSI_LRXH_TO_LRXH_TO_SHIFT         0 
#define DISPIF_DSI_LRXH_TO_LRXH_TO_BIT           0xFFFFFF
#define DISPIF_DSI_LRXH_TO_LRXH_TO_BITWIDTH      24
// reserved bitfiled (RO) Reset=0
#define DISPIF_DSI_LRXH_TO_RESERVED_MASK         0xFF000000
#define DISPIF_DSI_LRXH_TO_RESERVED_SHIFT        24 
#define DISPIF_DSI_LRXH_TO_RESERVED_BIT          0xFF
#define DISPIF_DSI_LRXH_TO_RESERVED_BITWIDTH     8
// DSI_TA_TO Register
#define DISPIF_DSI_TA_TO_OFS                     0x00000424
// TA_TO bitfiled (RW) Reset=1111111111111111
#define DISPIF_DSI_TA_TO_TA_TO_MASK              0xFFFFFF
#define DISPIF_DSI_TA_TO_TA_TO_SHIFT             0 
#define DISPIF_DSI_TA_TO_TA_TO_BIT               0xFFFFFF
#define DISPIF_DSI_TA_TO_TA_TO_BITWIDTH          24
// reserved bitfiled (RO) Reset=0
#define DISPIF_DSI_TA_TO_RESERVED_MASK           0xFF000000
#define DISPIF_DSI_TA_TO_RESERVED_SHIFT          24 
#define DISPIF_DSI_TA_TO_RESERVED_BIT            0xFF
#define DISPIF_DSI_TA_TO_RESERVED_BITWIDTH       8
// DSI_PR_TO Register
#define DISPIF_DSI_PR_TO_OFS                     0x00000428
// PR_TO bitfiled (RW) Reset=111111111111111111111111
#define DISPIF_DSI_PR_TO_PR_TO_MASK              0xFFFFFF
#define DISPIF_DSI_PR_TO_PR_TO_SHIFT             0 
#define DISPIF_DSI_PR_TO_PR_TO_BIT               0xFFFFFF
#define DISPIF_DSI_PR_TO_PR_TO_BITWIDTH          24
// reserved bitfiled (RO) Reset=0
#define DISPIF_DSI_PR_TO_RESERVED_MASK           0xFF000000
#define DISPIF_DSI_PR_TO_RESERVED_SHIFT          24 
#define DISPIF_DSI_PR_TO_RESERVED_BIT            0xFF
#define DISPIF_DSI_PR_TO_RESERVED_BITWIDTH       8
// DSI_SYNC_TO Register
#define DISPIF_DSI_SYNC_TO_OFS                   0x0000042C
// DSI_SYNC_TO bitfiled (RW) Reset=111111111111111111111111
#define DISPIF_DSI_SYNC_TO_DSI_SYNC_TO_MASK      0xFFFFFF
#define DISPIF_DSI_SYNC_TO_DSI_SYNC_TO_SHIFT     0 
#define DISPIF_DSI_SYNC_TO_DSI_SYNC_TO_BIT       0xFFFFFF
#define DISPIF_DSI_SYNC_TO_DSI_SYNC_TO_BITWIDTH  24
// reserved bitfiled (RO) Reset=0
#define DISPIF_DSI_SYNC_TO_RESERVED_MASK         0xFF000000
#define DISPIF_DSI_SYNC_TO_RESERVED_SHIFT        24 
#define DISPIF_DSI_SYNC_TO_RESERVED_BIT          0xFF
#define DISPIF_DSI_SYNC_TO_RESERVED_BITWIDTH     8
// DSI_RXFIFO Register
#define DISPIF_DSI_RXFIFO_OFS                    0x00000430
// RXDATA bitfiled (RO) Reset=0
#define DISPIF_DSI_RXFIFO_RXDATA_MASK            0xFFFFFFFF
#define DISPIF_DSI_RXFIFO_RXDATA_SHIFT           0 
#define DISPIF_DSI_RXFIFO_RXDATA_BIT             0xFFFFFFFF
#define DISPIF_DSI_RXFIFO_RXDATA_BITWIDTH        32
// DSI_ACKERR_INTEN Register
#define DISPIF_DSI_ACKERR_INTEN_OFS              0x00000434
// ACKERR_REPORT bitfiled (RO) Reset=0
#define DISPIF_DSI_ACKERR_INTEN_ACKERR_REPORT_MASK 0xFFFF
#define DISPIF_DSI_ACKERR_INTEN_ACKERR_REPORT_SHIFT 0 
#define DISPIF_DSI_ACKERR_INTEN_ACKERR_REPORT_BIT 0xFFFF
#define DISPIF_DSI_ACKERR_INTEN_ACKERR_REPORT_BITWIDTH 16
// reserved bitfiled (RO) Reset=0
#define DISPIF_DSI_ACKERR_INTEN_RESERVED_MASK    0xFFFF0000
#define DISPIF_DSI_ACKERR_INTEN_RESERVED_SHIFT   16 
#define DISPIF_DSI_ACKERR_INTEN_RESERVED_BIT     0xFFFF
#define DISPIF_DSI_ACKERR_INTEN_RESERVED_BITWIDTH 16
// DSI_ACKERR_INTENA Register
#define DISPIF_DSI_ACKERR_INTENA_OFS             0x00000438
// ACKERR_INTENA bitfiled (RW) Reset=0
#define DISPIF_DSI_ACKERR_INTENA_ACKERR_INTENA_MASK 0xFFFF
#define DISPIF_DSI_ACKERR_INTENA_ACKERR_INTENA_SHIFT 0 
#define DISPIF_DSI_ACKERR_INTENA_ACKERR_INTENA_BIT 0xFFFF
#define DISPIF_DSI_ACKERR_INTENA_ACKERR_INTENA_BITWIDTH 16
// reserved bitfiled (RO) Reset=0
#define DISPIF_DSI_ACKERR_INTENA_RESERVED_MASK   0xFFFF0000
#define DISPIF_DSI_ACKERR_INTENA_RESERVED_SHIFT  16 
#define DISPIF_DSI_ACKERR_INTENA_RESERVED_BIT    0xFFFF
#define DISPIF_DSI_ACKERR_INTENA_RESERVED_BITWIDTH 16
// DSI_ACKERR_HALT Register
#define DISPIF_DSI_ACKERR_HALT_OFS               0x0000043C
// ACKERR_HALT bitfiled (RW) Reset=0
#define DISPIF_DSI_ACKERR_HALT_ACKERR_HALT_MASK  0xFFFF
#define DISPIF_DSI_ACKERR_HALT_ACKERR_HALT_SHIFT 0 
#define DISPIF_DSI_ACKERR_HALT_ACKERR_HALT_BIT   0xFFFF
#define DISPIF_DSI_ACKERR_HALT_ACKERR_HALT_BITWIDTH 16
// reserved bitfiled (RO) Reset=0
#define DISPIF_DSI_ACKERR_HALT_RESERVED_MASK     0xFFFF0000
#define DISPIF_DSI_ACKERR_HALT_RESERVED_SHIFT    16 
#define DISPIF_DSI_ACKERR_HALT_RESERVED_BIT      0xFFFF
#define DISPIF_DSI_ACKERR_HALT_RESERVED_BITWIDTH 16
// DSI_RXERR Register
#define DISPIF_DSI_RXERR_OFS                     0x00000440
// ERROR_REPORT_MASTER bitfiled (RO) Reset=0
#define DISPIF_DSI_RXERR_ERROR_REPORT_MASTER_MASK 0xFFFF
#define DISPIF_DSI_RXERR_ERROR_REPORT_MASTER_SHIFT 0 
#define DISPIF_DSI_RXERR_ERROR_REPORT_MASTER_BIT 0xFFFF
#define DISPIF_DSI_RXERR_ERROR_REPORT_MASTER_BITWIDTH 16
// reserved3 bitfiled (RO) Reset=0
#define DISPIF_DSI_RXERR_RESERVED3_MASK          0x10000
#define DISPIF_DSI_RXERR_RESERVED3_SHIFT         16 
#define DISPIF_DSI_RXERR_RESERVED3_BIT           0x1
#define DISPIF_DSI_RXERR_RESERVED3_BITWIDTH      1
// FOvrFlw bitfiled (RO) Reset=0
#define DISPIF_DSI_RXERR_FOVRFLW_MASK            0x20000
#define DISPIF_DSI_RXERR_FOVRFLW_SHIFT           17 
#define DISPIF_DSI_RXERR_FOVRFLW_BIT             0x1
#define DISPIF_DSI_RXERR_FOVRFLW_BITWIDTH        1
// reserved2 bitfiled (RO) Reset=0
#define DISPIF_DSI_RXERR_RESERVED2_MASK          0x40000
#define DISPIF_DSI_RXERR_RESERVED2_SHIFT         18 
#define DISPIF_DSI_RXERR_RESERVED2_BIT           0x1
#define DISPIF_DSI_RXERR_RESERVED2_BITWIDTH      1
// RxHTo bitfiled (RO) Reset=0
#define DISPIF_DSI_RXERR_RXHTO_MASK              0x80000
#define DISPIF_DSI_RXERR_RXHTO_SHIFT             19 
#define DISPIF_DSI_RXERR_RXHTO_BIT               0x1
#define DISPIF_DSI_RXERR_RXHTO_BITWIDTH          1
// TATO bitfiled (RO) Reset=0
#define DISPIF_DSI_RXERR_TATO_MASK               0x100000
#define DISPIF_DSI_RXERR_TATO_SHIFT              20 
#define DISPIF_DSI_RXERR_TATO_BIT                0x1
#define DISPIF_DSI_RXERR_TATO_BITWIDTH           1
// reserved bitfiled (RO) Reset=0
#define DISPIF_DSI_RXERR_RESERVED_MASK           0xFFE00000
#define DISPIF_DSI_RXERR_RESERVED_SHIFT          21 
#define DISPIF_DSI_RXERR_RESERVED_BIT            0x7FF
#define DISPIF_DSI_RXERR_RESERVED_BITWIDTH       11
// DSI_RXERR_INTENA Register
#define DISPIF_DSI_RXERR_INTENA_OFS              0x00000444
// ERROR_REPORT_MASTER_INTENA bitfiled (RW) Reset=0
#define DISPIF_DSI_RXERR_INTENA_ERROR_REPORT_MASTER_INTENA_MASK 0xFFFF
#define DISPIF_DSI_RXERR_INTENA_ERROR_REPORT_MASTER_INTENA_SHIFT 0 
#define DISPIF_DSI_RXERR_INTENA_ERROR_REPORT_MASTER_INTENA_BIT 0xFFFF
#define DISPIF_DSI_RXERR_INTENA_ERROR_REPORT_MASTER_INTENA_BITWIDTH 16
// reserved3 bitfiled (RO) Reset=0
#define DISPIF_DSI_RXERR_INTENA_RESERVED3_MASK   0x10000
#define DISPIF_DSI_RXERR_INTENA_RESERVED3_SHIFT  16 
#define DISPIF_DSI_RXERR_INTENA_RESERVED3_BIT    0x1
#define DISPIF_DSI_RXERR_INTENA_RESERVED3_BITWIDTH 1
// IEnFOvrFlw bitfiled (RW) Reset=0
#define DISPIF_DSI_RXERR_INTENA_IENFOVRFLW_MASK  0x20000
#define DISPIF_DSI_RXERR_INTENA_IENFOVRFLW_SHIFT 17 
#define DISPIF_DSI_RXERR_INTENA_IENFOVRFLW_BIT   0x1
#define DISPIF_DSI_RXERR_INTENA_IENFOVRFLW_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define DISPIF_DSI_RXERR_INTENA_RESERVED2_MASK   0x40000
#define DISPIF_DSI_RXERR_INTENA_RESERVED2_SHIFT  18 
#define DISPIF_DSI_RXERR_INTENA_RESERVED2_BIT    0x1
#define DISPIF_DSI_RXERR_INTENA_RESERVED2_BITWIDTH 1
// IEnRxHTo bitfiled (RW) Reset=0
#define DISPIF_DSI_RXERR_INTENA_IENRXHTO_MASK    0x80000
#define DISPIF_DSI_RXERR_INTENA_IENRXHTO_SHIFT   19 
#define DISPIF_DSI_RXERR_INTENA_IENRXHTO_BIT     0x1
#define DISPIF_DSI_RXERR_INTENA_IENRXHTO_BITWIDTH 1
// IEnTATO bitfiled (RW) Reset=0
#define DISPIF_DSI_RXERR_INTENA_IENTATO_MASK     0x100000
#define DISPIF_DSI_RXERR_INTENA_IENTATO_SHIFT    20 
#define DISPIF_DSI_RXERR_INTENA_IENTATO_BIT      0x1
#define DISPIF_DSI_RXERR_INTENA_IENTATO_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define DISPIF_DSI_RXERR_INTENA_RESERVED_MASK    0xFFE00000
#define DISPIF_DSI_RXERR_INTENA_RESERVED_SHIFT   21 
#define DISPIF_DSI_RXERR_INTENA_RESERVED_BIT     0x7FF
#define DISPIF_DSI_RXERR_INTENA_RESERVED_BITWIDTH 11
// DSI_RXERR_HALT Register
#define DISPIF_DSI_RXERR_HALT_OFS                0x00000448
// ERROR_REPORT_MASTER_HALT bitfiled (RW) Reset=0
#define DISPIF_DSI_RXERR_HALT_ERROR_REPORT_MASTER_HALT_MASK 0xFFFF
#define DISPIF_DSI_RXERR_HALT_ERROR_REPORT_MASTER_HALT_SHIFT 0 
#define DISPIF_DSI_RXERR_HALT_ERROR_REPORT_MASTER_HALT_BIT 0xFFFF
#define DISPIF_DSI_RXERR_HALT_ERROR_REPORT_MASTER_HALT_BITWIDTH 16
// reserved3 bitfiled (RO) Reset=0
#define DISPIF_DSI_RXERR_HALT_RESERVED3_MASK     0x10000
#define DISPIF_DSI_RXERR_HALT_RESERVED3_SHIFT    16 
#define DISPIF_DSI_RXERR_HALT_RESERVED3_BIT      0x1
#define DISPIF_DSI_RXERR_HALT_RESERVED3_BITWIDTH 1
// HltFOvrFlw bitfiled (RW) Reset=0
#define DISPIF_DSI_RXERR_HALT_HLTFOVRFLW_MASK    0x20000
#define DISPIF_DSI_RXERR_HALT_HLTFOVRFLW_SHIFT   17 
#define DISPIF_DSI_RXERR_HALT_HLTFOVRFLW_BIT     0x1
#define DISPIF_DSI_RXERR_HALT_HLTFOVRFLW_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define DISPIF_DSI_RXERR_HALT_RESERVED2_MASK     0x40000
#define DISPIF_DSI_RXERR_HALT_RESERVED2_SHIFT    18 
#define DISPIF_DSI_RXERR_HALT_RESERVED2_BIT      0x1
#define DISPIF_DSI_RXERR_HALT_RESERVED2_BITWIDTH 1
// HltRxHTo bitfiled (RW) Reset=0
#define DISPIF_DSI_RXERR_HALT_HLTRXHTO_MASK      0x80000
#define DISPIF_DSI_RXERR_HALT_HLTRXHTO_SHIFT     19 
#define DISPIF_DSI_RXERR_HALT_HLTRXHTO_BIT       0x1
#define DISPIF_DSI_RXERR_HALT_HLTRXHTO_BITWIDTH  1
// HltTATO bitfiled (RW) Reset=0
#define DISPIF_DSI_RXERR_HALT_HLTTATO_MASK       0x100000
#define DISPIF_DSI_RXERR_HALT_HLTTATO_SHIFT      20 
#define DISPIF_DSI_RXERR_HALT_HLTTATO_BIT        0x1
#define DISPIF_DSI_RXERR_HALT_HLTTATO_BITWIDTH   1
// reserved bitfiled (RO) Reset=0
#define DISPIF_DSI_RXERR_HALT_RESERVED_MASK      0xFFE00000
#define DISPIF_DSI_RXERR_HALT_RESERVED_SHIFT     21 
#define DISPIF_DSI_RXERR_HALT_RESERVED_BIT       0x7FF
#define DISPIF_DSI_RXERR_HALT_RESERVED_BITWIDTH  11
// DSI_ERR Register
#define DISPIF_DSI_ERR_OFS                       0x0000044C
// Cntn bitfiled (RO) Reset=0
#define DISPIF_DSI_ERR_CNTN_MASK                 0x1
#define DISPIF_DSI_ERR_CNTN_SHIFT                0 
#define DISPIF_DSI_ERR_CNTN_BIT                  0x1
#define DISPIF_DSI_ERR_CNTN_BITWIDTH             1
// HTxBrk bitfiled (RO) Reset=0
#define DISPIF_DSI_ERR_HTXBRK_MASK               0x2
#define DISPIF_DSI_ERR_HTXBRK_SHIFT              1 
#define DISPIF_DSI_ERR_HTXBRK_BIT                0x1
#define DISPIF_DSI_ERR_HTXBRK_BITWIDTH           1
// HTxTo bitfiled (RO) Reset=0
#define DISPIF_DSI_ERR_HTXTO_MASK                0x4
#define DISPIF_DSI_ERR_HTXTO_SHIFT               2 
#define DISPIF_DSI_ERR_HTXTO_BIT                 0x1
#define DISPIF_DSI_ERR_HTXTO_BITWIDTH            1
// QWrEr bitfiled (RO) Reset=0
#define DISPIF_DSI_ERR_QWRER_MASK                0x8
#define DISPIF_DSI_ERR_QWRER_SHIFT               3 
#define DISPIF_DSI_ERR_QWRER_BIT                 0x1
#define DISPIF_DSI_ERR_QWRER_BITWIDTH            1
// QUnk bitfiled (RO) Reset=0
#define DISPIF_DSI_ERR_QUNK_MASK                 0x10
#define DISPIF_DSI_ERR_QUNK_SHIFT                4 
#define DISPIF_DSI_ERR_QUNK_BIT                  0x1
#define DISPIF_DSI_ERR_QUNK_BITWIDTH             1
// TeEr bitfiled (RO) Reset=0
#define DISPIF_DSI_ERR_TEER_MASK                 0x20
#define DISPIF_DSI_ERR_TEER_SHIFT                5 
#define DISPIF_DSI_ERR_TEER_BIT                  0x1
#define DISPIF_DSI_ERR_TEER_BITWIDTH             1
// RxFRdEr bitfiled (RO) Reset=0
#define DISPIF_DSI_ERR_RXFRDER_MASK              0x40
#define DISPIF_DSI_ERR_RXFRDER_SHIFT             6 
#define DISPIF_DSI_ERR_RXFRDER_BIT               0x1
#define DISPIF_DSI_ERR_RXFRDER_BITWIDTH          1
// SynTo bitfiled (RO) Reset=0
#define DISPIF_DSI_ERR_SYNTO_MASK                0x80
#define DISPIF_DSI_ERR_SYNTO_SHIFT               7 
#define DISPIF_DSI_ERR_SYNTO_BIT                 0x1
#define DISPIF_DSI_ERR_SYNTO_BITWIDTH            1
// WCEr bitfiled (RO) Reset=0
#define DISPIF_DSI_ERR_WCER_MASK                 0x100
#define DISPIF_DSI_ERR_WCER_SHIFT                8 
#define DISPIF_DSI_ERR_WCER_BIT                  0x1
#define DISPIF_DSI_ERR_WCER_BITWIDTH             1
// LTxBrk bitfiled (RO) Reset=0
#define DISPIF_DSI_ERR_LTXBRK_MASK               0x200
#define DISPIF_DSI_ERR_LTXBRK_SHIFT              9 
#define DISPIF_DSI_ERR_LTXBRK_BIT                0x1
#define DISPIF_DSI_ERR_LTXBRK_BITWIDTH           1
// LPWrEr bitfiled (RO) Reset=0
#define DISPIF_DSI_ERR_LPWRER_MASK               0x400
#define DISPIF_DSI_ERR_LPWRER_SHIFT              10 
#define DISPIF_DSI_ERR_LPWRER_BIT                0x1
#define DISPIF_DSI_ERR_LPWRER_BITWIDTH           1
// reserved bitfiled (RO) Reset=0
#define DISPIF_DSI_ERR_RESERVED_MASK             0xFFFFF800
#define DISPIF_DSI_ERR_RESERVED_SHIFT            11 
#define DISPIF_DSI_ERR_RESERVED_BIT              0x1FFFFF
#define DISPIF_DSI_ERR_RESERVED_BITWIDTH         21
// DSI_ERR_INTENA Register
#define DISPIF_DSI_ERR_INTENA_OFS                0x00000450
// IEnCntn bitfiled (RW) Reset=1
#define DISPIF_DSI_ERR_INTENA_IENCNTN_MASK       0x1
#define DISPIF_DSI_ERR_INTENA_IENCNTN_SHIFT      0 
#define DISPIF_DSI_ERR_INTENA_IENCNTN_BIT        0x1
#define DISPIF_DSI_ERR_INTENA_IENCNTN_BITWIDTH   1
// IEnHTxBrk bitfiled (RW) Reset=1
#define DISPIF_DSI_ERR_INTENA_IENHTXBRK_MASK     0x2
#define DISPIF_DSI_ERR_INTENA_IENHTXBRK_SHIFT    1 
#define DISPIF_DSI_ERR_INTENA_IENHTXBRK_BIT      0x1
#define DISPIF_DSI_ERR_INTENA_IENHTXBRK_BITWIDTH 1
// IEnHTxTo bitfiled (RW) Reset=1
#define DISPIF_DSI_ERR_INTENA_IENHTXTO_MASK      0x4
#define DISPIF_DSI_ERR_INTENA_IENHTXTO_SHIFT     2 
#define DISPIF_DSI_ERR_INTENA_IENHTXTO_BIT       0x1
#define DISPIF_DSI_ERR_INTENA_IENHTXTO_BITWIDTH  1
// IEnQWEr bitfiled (RW) Reset=1
#define DISPIF_DSI_ERR_INTENA_IENQWER_MASK       0x8
#define DISPIF_DSI_ERR_INTENA_IENQWER_SHIFT      3 
#define DISPIF_DSI_ERR_INTENA_IENQWER_BIT        0x1
#define DISPIF_DSI_ERR_INTENA_IENQWER_BITWIDTH   1
// IEnQUnk bitfiled (RW) Reset=1
#define DISPIF_DSI_ERR_INTENA_IENQUNK_MASK       0x10
#define DISPIF_DSI_ERR_INTENA_IENQUNK_SHIFT      4 
#define DISPIF_DSI_ERR_INTENA_IENQUNK_BIT        0x1
#define DISPIF_DSI_ERR_INTENA_IENQUNK_BITWIDTH   1
// IEnTeEr bitfiled (RW) Reset=1
#define DISPIF_DSI_ERR_INTENA_IENTEER_MASK       0x20
#define DISPIF_DSI_ERR_INTENA_IENTEER_SHIFT      5 
#define DISPIF_DSI_ERR_INTENA_IENTEER_BIT        0x1
#define DISPIF_DSI_ERR_INTENA_IENTEER_BITWIDTH   1
// IEnRxFRdEr bitfiled (RW) Reset=0
#define DISPIF_DSI_ERR_INTENA_IENRXFRDER_MASK    0x40
#define DISPIF_DSI_ERR_INTENA_IENRXFRDER_SHIFT   6 
#define DISPIF_DSI_ERR_INTENA_IENRXFRDER_BIT     0x1
#define DISPIF_DSI_ERR_INTENA_IENRXFRDER_BITWIDTH 1
// IEnSynTo bitfiled (RW) Reset=1
#define DISPIF_DSI_ERR_INTENA_IENSYNTO_MASK      0x80
#define DISPIF_DSI_ERR_INTENA_IENSYNTO_SHIFT     7 
#define DISPIF_DSI_ERR_INTENA_IENSYNTO_BIT       0x1
#define DISPIF_DSI_ERR_INTENA_IENSYNTO_BITWIDTH  1
// IEnWCEr bitfiled (RW) Reset=0
#define DISPIF_DSI_ERR_INTENA_IENWCER_MASK       0x100
#define DISPIF_DSI_ERR_INTENA_IENWCER_SHIFT      8 
#define DISPIF_DSI_ERR_INTENA_IENWCER_BIT        0x1
#define DISPIF_DSI_ERR_INTENA_IENWCER_BITWIDTH   1
// IEnLTxBrk bitfiled (RW) Reset=0
#define DISPIF_DSI_ERR_INTENA_IENLTXBRK_MASK     0x200
#define DISPIF_DSI_ERR_INTENA_IENLTXBRK_SHIFT    9 
#define DISPIF_DSI_ERR_INTENA_IENLTXBRK_BIT      0x1
#define DISPIF_DSI_ERR_INTENA_IENLTXBRK_BITWIDTH 1
// IEnLPWrEr bitfiled (RW) Reset=0
#define DISPIF_DSI_ERR_INTENA_IENLPWRER_MASK     0x400
#define DISPIF_DSI_ERR_INTENA_IENLPWRER_SHIFT    10 
#define DISPIF_DSI_ERR_INTENA_IENLPWRER_BIT      0x1
#define DISPIF_DSI_ERR_INTENA_IENLPWRER_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define DISPIF_DSI_ERR_INTENA_RESERVED_MASK      0xFFFFF800
#define DISPIF_DSI_ERR_INTENA_RESERVED_SHIFT     11 
#define DISPIF_DSI_ERR_INTENA_RESERVED_BIT       0x1FFFFF
#define DISPIF_DSI_ERR_INTENA_RESERVED_BITWIDTH  21
// DSI_ERR_HALT Register
#define DISPIF_DSI_ERR_HALT_OFS                  0x00000454
// HltCntn bitfiled (RW) Reset=1
#define DISPIF_DSI_ERR_HALT_HLTCNTN_MASK         0x1
#define DISPIF_DSI_ERR_HALT_HLTCNTN_SHIFT        0 
#define DISPIF_DSI_ERR_HALT_HLTCNTN_BIT          0x1
#define DISPIF_DSI_ERR_HALT_HLTCNTN_BITWIDTH     1
// HltHTxBrk bitfiled (RW) Reset=1
#define DISPIF_DSI_ERR_HALT_HLTHTXBRK_MASK       0x2
#define DISPIF_DSI_ERR_HALT_HLTHTXBRK_SHIFT      1 
#define DISPIF_DSI_ERR_HALT_HLTHTXBRK_BIT        0x1
#define DISPIF_DSI_ERR_HALT_HLTHTXBRK_BITWIDTH   1
// HltHTxTo bitfiled (RW) Reset=1
#define DISPIF_DSI_ERR_HALT_HLTHTXTO_MASK        0x4
#define DISPIF_DSI_ERR_HALT_HLTHTXTO_SHIFT       2 
#define DISPIF_DSI_ERR_HALT_HLTHTXTO_BIT         0x1
#define DISPIF_DSI_ERR_HALT_HLTHTXTO_BITWIDTH    1
// HltQWEr bitfiled (RW) Reset=1
#define DISPIF_DSI_ERR_HALT_HLTQWER_MASK         0x8
#define DISPIF_DSI_ERR_HALT_HLTQWER_SHIFT        3 
#define DISPIF_DSI_ERR_HALT_HLTQWER_BIT          0x1
#define DISPIF_DSI_ERR_HALT_HLTQWER_BITWIDTH     1
// HltQUnk bitfiled (RW) Reset=1
#define DISPIF_DSI_ERR_HALT_HLTQUNK_MASK         0x10
#define DISPIF_DSI_ERR_HALT_HLTQUNK_SHIFT        4 
#define DISPIF_DSI_ERR_HALT_HLTQUNK_BIT          0x1
#define DISPIF_DSI_ERR_HALT_HLTQUNK_BITWIDTH     1
// HltTeEr bitfiled (RW) Reset=1
#define DISPIF_DSI_ERR_HALT_HLTTEER_MASK         0x20
#define DISPIF_DSI_ERR_HALT_HLTTEER_SHIFT        5 
#define DISPIF_DSI_ERR_HALT_HLTTEER_BIT          0x1
#define DISPIF_DSI_ERR_HALT_HLTTEER_BITWIDTH     1
// HltRxFRdEr bitfiled (RW) Reset=0
#define DISPIF_DSI_ERR_HALT_HLTRXFRDER_MASK      0x40
#define DISPIF_DSI_ERR_HALT_HLTRXFRDER_SHIFT     6 
#define DISPIF_DSI_ERR_HALT_HLTRXFRDER_BIT       0x1
#define DISPIF_DSI_ERR_HALT_HLTRXFRDER_BITWIDTH  1
// HltSynTo bitfiled (RW) Reset=1
#define DISPIF_DSI_ERR_HALT_HLTSYNTO_MASK        0x80
#define DISPIF_DSI_ERR_HALT_HLTSYNTO_SHIFT       7 
#define DISPIF_DSI_ERR_HALT_HLTSYNTO_BIT         0x1
#define DISPIF_DSI_ERR_HALT_HLTSYNTO_BITWIDTH    1
// HltWCEr bitfiled (RW) Reset=0
#define DISPIF_DSI_ERR_HALT_HLTWCER_MASK         0x100
#define DISPIF_DSI_ERR_HALT_HLTWCER_SHIFT        8 
#define DISPIF_DSI_ERR_HALT_HLTWCER_BIT          0x1
#define DISPIF_DSI_ERR_HALT_HLTWCER_BITWIDTH     1
// HltLTxBrk bitfiled (RW) Reset=0
#define DISPIF_DSI_ERR_HALT_HLTLTXBRK_MASK       0x200
#define DISPIF_DSI_ERR_HALT_HLTLTXBRK_SHIFT      9 
#define DISPIF_DSI_ERR_HALT_HLTLTXBRK_BIT        0x1
#define DISPIF_DSI_ERR_HALT_HLTLTXBRK_BITWIDTH   1
// HltLPWEr bitfiled (RW) Reset=0
#define DISPIF_DSI_ERR_HALT_HLTLPWER_MASK        0x400
#define DISPIF_DSI_ERR_HALT_HLTLPWER_SHIFT       10 
#define DISPIF_DSI_ERR_HALT_HLTLPWER_BIT         0x1
#define DISPIF_DSI_ERR_HALT_HLTLPWER_BITWIDTH    1
// reserved bitfiled (RO) Reset=0
#define DISPIF_DSI_ERR_HALT_RESERVED_MASK        0xFFFFF800
#define DISPIF_DSI_ERR_HALT_RESERVED_SHIFT       11 
#define DISPIF_DSI_ERR_HALT_RESERVED_BIT         0x1FFFFF
#define DISPIF_DSI_ERR_HALT_RESERVED_BITWIDTH    21
// DSI_CQ0 Register
#define DISPIF_DSI_CQ0_OFS                       0x00000500
// COMMAND0 bitfiled (RW) Reset=0
#define DISPIF_DSI_CQ0_COMMAND0_MASK             0xFFFFFFFF
#define DISPIF_DSI_CQ0_COMMAND0_SHIFT            0 
#define DISPIF_DSI_CQ0_COMMAND0_BIT              0xFFFFFFFF
#define DISPIF_DSI_CQ0_COMMAND0_BITWIDTH         32
// DSI_RESET Register
#define DISPIF_DSI_RESET_OFS                     0x00000504
// reserved2 bitfiled (RO) Reset=0
#define DISPIF_DSI_RESET_RESERVED2_MASK          0x1
#define DISPIF_DSI_RESET_RESERVED2_SHIFT         0 
#define DISPIF_DSI_RESET_RESERVED2_BIT           0x1
#define DISPIF_DSI_RESET_RESERVED2_BITWIDTH      1
// RstCnf bitfiled (RW) Reset=0
#define DISPIF_DSI_RESET_RSTCNF_MASK             0x2
#define DISPIF_DSI_RESET_RSTCNF_SHIFT            1 
#define DISPIF_DSI_RESET_RSTCNF_BIT              0x1
#define DISPIF_DSI_RESET_RSTCNF_BITWIDTH         1
// RstQ0 bitfiled (RW) Reset=0
#define DISPIF_DSI_RESET_RSTQ0_MASK              0x4
#define DISPIF_DSI_RESET_RSTQ0_SHIFT             2 
#define DISPIF_DSI_RESET_RSTQ0_BIT               0x1
#define DISPIF_DSI_RESET_RSTQ0_BITWIDTH          1
// RstQ1 bitfiled (RW) Reset=0
#define DISPIF_DSI_RESET_RSTQ1_MASK              0x8
#define DISPIF_DSI_RESET_RSTQ1_SHIFT             3 
#define DISPIF_DSI_RESET_RSTQ1_BIT               0x1
#define DISPIF_DSI_RESET_RSTQ1_BITWIDTH          1
// RstRxF bitfiled (RW) Reset=0
#define DISPIF_DSI_RESET_RSTRXF_MASK             0x10
#define DISPIF_DSI_RESET_RSTRXF_SHIFT            4 
#define DISPIF_DSI_RESET_RSTRXF_BIT              0x1
#define DISPIF_DSI_RESET_RSTRXF_BITWIDTH         1
// RstLPF bitfiled (RW) Reset=0
#define DISPIF_DSI_RESET_RSTLPF_MASK             0x20
#define DISPIF_DSI_RESET_RSTLPF_SHIFT            5 
#define DISPIF_DSI_RESET_RSTLPF_BIT              0x1
#define DISPIF_DSI_RESET_RSTLPF_BITWIDTH         1
// reserved bitfiled (RO) Reset=0
#define DISPIF_DSI_RESET_RESERVED_MASK           0xFFFFFFC0
#define DISPIF_DSI_RESET_RESERVED_SHIFT          6 
#define DISPIF_DSI_RESET_RESERVED_BIT            0x3FFFFFF
#define DISPIF_DSI_RESET_RESERVED_BITWIDTH       26
// DSI_CONTINUE Register
#define DISPIF_DSI_CONTINUE_OFS                  0x00000508
// CONTINUE bitfiled (RW) Reset=0
#define DISPIF_DSI_CONTINUE_CONTINUE_MASK        0xFFFFFFFF
#define DISPIF_DSI_CONTINUE_CONTINUE_SHIFT       0 
#define DISPIF_DSI_CONTINUE_CONTINUE_BIT         0xFFFFFFFF
#define DISPIF_DSI_CONTINUE_CONTINUE_BITWIDTH    32
// DSI_INT_CLR Register
#define DISPIF_DSI_INT_CLR_OFS                   0x0000050C
// ICrAkEr bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_CLR_ICRAKER_MASK          0x1
#define DISPIF_DSI_INT_CLR_ICRAKER_SHIFT         0 
#define DISPIF_DSI_INT_CLR_ICRAKER_BIT           0x1
#define DISPIF_DSI_INT_CLR_ICRAKER_BITWIDTH      1
// ICrRxEr bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_CLR_ICRRXER_MASK          0x2
#define DISPIF_DSI_INT_CLR_ICRRXER_SHIFT         1 
#define DISPIF_DSI_INT_CLR_ICRRXER_BIT           0x1
#define DISPIF_DSI_INT_CLR_ICRRXER_BITWIDTH      1
// ICrEr bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_CLR_ICRER_MASK            0x4
#define DISPIF_DSI_INT_CLR_ICRER_SHIFT           2 
#define DISPIF_DSI_INT_CLR_ICRER_BIT             0x1
#define DISPIF_DSI_INT_CLR_ICRER_BITWIDTH        1
// ICrHlt bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_CLR_ICRHLT_MASK           0x8
#define DISPIF_DSI_INT_CLR_ICRHLT_SHIFT          3 
#define DISPIF_DSI_INT_CLR_ICRHLT_BIT            0x1
#define DISPIF_DSI_INT_CLR_ICRHLT_BITWIDTH       1
// ICrQ0Em bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_CLR_ICRQ0EM_MASK          0x10
#define DISPIF_DSI_INT_CLR_ICRQ0EM_SHIFT         4 
#define DISPIF_DSI_INT_CLR_ICRQ0EM_BIT           0x1
#define DISPIF_DSI_INT_CLR_ICRQ0EM_BITWIDTH      1
// ICrQ0AE bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_CLR_ICRQ0AE_MASK          0x20
#define DISPIF_DSI_INT_CLR_ICRQ0AE_SHIFT         5 
#define DISPIF_DSI_INT_CLR_ICRQ0AE_BIT           0x1
#define DISPIF_DSI_INT_CLR_ICRQ0AE_BITWIDTH      1
// ICrQ0AF bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_CLR_ICRQ0AF_MASK          0x40
#define DISPIF_DSI_INT_CLR_ICRQ0AF_SHIFT         6 
#define DISPIF_DSI_INT_CLR_ICRQ0AF_BIT           0x1
#define DISPIF_DSI_INT_CLR_ICRQ0AF_BITWIDTH      1
// ICrQ0Fl bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_CLR_ICRQ0FL_MASK          0x80
#define DISPIF_DSI_INT_CLR_ICRQ0FL_SHIFT         7 
#define DISPIF_DSI_INT_CLR_ICRQ0FL_BIT           0x1
#define DISPIF_DSI_INT_CLR_ICRQ0FL_BITWIDTH      1
// ICrRxEm bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_CLR_ICRRXEM_MASK          0x100
#define DISPIF_DSI_INT_CLR_ICRRXEM_SHIFT         8 
#define DISPIF_DSI_INT_CLR_ICRRXEM_BIT           0x1
#define DISPIF_DSI_INT_CLR_ICRRXEM_BITWIDTH      1
// ICrRxAE bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_CLR_ICRRXAE_MASK          0x200
#define DISPIF_DSI_INT_CLR_ICRRXAE_SHIFT         9 
#define DISPIF_DSI_INT_CLR_ICRRXAE_BIT           0x1
#define DISPIF_DSI_INT_CLR_ICRRXAE_BITWIDTH      1
// ICrRxAF bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_CLR_ICRRXAF_MASK          0x400
#define DISPIF_DSI_INT_CLR_ICRRXAF_SHIFT         10 
#define DISPIF_DSI_INT_CLR_ICRRXAF_BIT           0x1
#define DISPIF_DSI_INT_CLR_ICRRXAF_BITWIDTH      1
// ICrTE bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_CLR_ICRTE_MASK            0x800
#define DISPIF_DSI_INT_CLR_ICRTE_SHIFT           11 
#define DISPIF_DSI_INT_CLR_ICRTE_BIT             0x1
#define DISPIF_DSI_INT_CLR_ICRTE_BITWIDTH        1
// ICrRxEd bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_CLR_ICRRXED_MASK          0x1000
#define DISPIF_DSI_INT_CLR_ICRRXED_SHIFT         12 
#define DISPIF_DSI_INT_CLR_ICRRXED_BIT           0x1
#define DISPIF_DSI_INT_CLR_ICRRXED_BITWIDTH      1
// reserved2 bitfiled (RO) Reset=0
#define DISPIF_DSI_INT_CLR_RESERVED2_MASK        0x2000
#define DISPIF_DSI_INT_CLR_RESERVED2_SHIFT       13 
#define DISPIF_DSI_INT_CLR_RESERVED2_BIT         0x1
#define DISPIF_DSI_INT_CLR_RESERVED2_BITWIDTH    1
// ICrQ1Em bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_CLR_ICRQ1EM_MASK          0x4000
#define DISPIF_DSI_INT_CLR_ICRQ1EM_SHIFT         14 
#define DISPIF_DSI_INT_CLR_ICRQ1EM_BIT           0x1
#define DISPIF_DSI_INT_CLR_ICRQ1EM_BITWIDTH      1
// ICrQ1AE bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_CLR_ICRQ1AE_MASK          0x8000
#define DISPIF_DSI_INT_CLR_ICRQ1AE_SHIFT         15 
#define DISPIF_DSI_INT_CLR_ICRQ1AE_BIT           0x1
#define DISPIF_DSI_INT_CLR_ICRQ1AE_BITWIDTH      1
// ICrQ1AF bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_CLR_ICRQ1AF_MASK          0x10000
#define DISPIF_DSI_INT_CLR_ICRQ1AF_SHIFT         16 
#define DISPIF_DSI_INT_CLR_ICRQ1AF_BIT           0x1
#define DISPIF_DSI_INT_CLR_ICRQ1AF_BITWIDTH      1
// ICrQ1Fl bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_CLR_ICRQ1FL_MASK          0x20000
#define DISPIF_DSI_INT_CLR_ICRQ1FL_SHIFT         17 
#define DISPIF_DSI_INT_CLR_ICRQ1FL_BIT           0x1
#define DISPIF_DSI_INT_CLR_ICRQ1FL_BITWIDTH      1
// ICrAk bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_CLR_ICRAK_MASK            0x40000
#define DISPIF_DSI_INT_CLR_ICRAK_SHIFT           18 
#define DISPIF_DSI_INT_CLR_ICRAK_BIT             0x1
#define DISPIF_DSI_INT_CLR_ICRAK_BITWIDTH        1
// reserved bitfiled (RO) Reset=0
#define DISPIF_DSI_INT_CLR_RESERVED_MASK         0x80000
#define DISPIF_DSI_INT_CLR_RESERVED_SHIFT        19 
#define DISPIF_DSI_INT_CLR_RESERVED_BIT          0x1
#define DISPIF_DSI_INT_CLR_RESERVED_BITWIDTH     1
// ICrLPEm bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_CLR_ICRLPEM_MASK          0x100000
#define DISPIF_DSI_INT_CLR_ICRLPEM_SHIFT         20 
#define DISPIF_DSI_INT_CLR_ICRLPEM_BIT           0x1
#define DISPIF_DSI_INT_CLR_ICRLPEM_BITWIDTH      1
// ICrLPAE bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_CLR_ICRLPAE_MASK          0x200000
#define DISPIF_DSI_INT_CLR_ICRLPAE_SHIFT         21 
#define DISPIF_DSI_INT_CLR_ICRLPAE_BIT           0x1
#define DISPIF_DSI_INT_CLR_ICRLPAE_BITWIDTH      1
// ICrLPAF bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_CLR_ICRLPAF_MASK          0x400000
#define DISPIF_DSI_INT_CLR_ICRLPAF_SHIFT         22 
#define DISPIF_DSI_INT_CLR_ICRLPAF_BIT           0x1
#define DISPIF_DSI_INT_CLR_ICRLPAF_BITWIDTH      1
// ICrLPFl bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_CLR_ICRLPFL_MASK          0x800000
#define DISPIF_DSI_INT_CLR_ICRLPFL_SHIFT         23 
#define DISPIF_DSI_INT_CLR_ICRLPFL_BIT           0x1
#define DISPIF_DSI_INT_CLR_ICRLPFL_BITWIDTH      1
// ICrSw0 bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_CLR_ICRSW0_MASK           0x1000000
#define DISPIF_DSI_INT_CLR_ICRSW0_SHIFT          24 
#define DISPIF_DSI_INT_CLR_ICRSW0_BIT            0x1
#define DISPIF_DSI_INT_CLR_ICRSW0_BITWIDTH       1
// ICrSw1 bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_CLR_ICRSW1_MASK           0x2000000
#define DISPIF_DSI_INT_CLR_ICRSW1_SHIFT          25 
#define DISPIF_DSI_INT_CLR_ICRSW1_BIT            0x1
#define DISPIF_DSI_INT_CLR_ICRSW1_BITWIDTH       1
// ICrSw2 bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_CLR_ICRSW2_MASK           0x4000000
#define DISPIF_DSI_INT_CLR_ICRSW2_SHIFT          26 
#define DISPIF_DSI_INT_CLR_ICRSW2_BIT            0x1
#define DISPIF_DSI_INT_CLR_ICRSW2_BITWIDTH       1
// ICrSw3 bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_CLR_ICRSW3_MASK           0x8000000
#define DISPIF_DSI_INT_CLR_ICRSW3_SHIFT          27 
#define DISPIF_DSI_INT_CLR_ICRSW3_BIT            0x1
#define DISPIF_DSI_INT_CLR_ICRSW3_BITWIDTH       1
// ICrSw4 bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_CLR_ICRSW4_MASK           0x10000000
#define DISPIF_DSI_INT_CLR_ICRSW4_SHIFT          28 
#define DISPIF_DSI_INT_CLR_ICRSW4_BIT            0x1
#define DISPIF_DSI_INT_CLR_ICRSW4_BITWIDTH       1
// ICrSw5 bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_CLR_ICRSW5_MASK           0x20000000
#define DISPIF_DSI_INT_CLR_ICRSW5_SHIFT          29 
#define DISPIF_DSI_INT_CLR_ICRSW5_BIT            0x1
#define DISPIF_DSI_INT_CLR_ICRSW5_BITWIDTH       1
// ICrSw6 bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_CLR_ICRSW6_MASK           0x40000000
#define DISPIF_DSI_INT_CLR_ICRSW6_SHIFT          30 
#define DISPIF_DSI_INT_CLR_ICRSW6_BIT            0x1
#define DISPIF_DSI_INT_CLR_ICRSW6_BITWIDTH       1
// ICrSw7 bitfiled (RW) Reset=0
#define DISPIF_DSI_INT_CLR_ICRSW7_MASK           0x80000000
#define DISPIF_DSI_INT_CLR_ICRSW7_SHIFT          31 
#define DISPIF_DSI_INT_CLR_ICRSW7_BIT            0x1
#define DISPIF_DSI_INT_CLR_ICRSW7_BITWIDTH       1
// DSI_CQ1 Register
#define DISPIF_DSI_CQ1_OFS                       0x00000510
// COMMAND1 bitfiled (RW) Reset=0
#define DISPIF_DSI_CQ1_COMMAND1_MASK             0xFFFFFFFF
#define DISPIF_DSI_CQ1_COMMAND1_SHIFT            0 
#define DISPIF_DSI_CQ1_COMMAND1_BIT              0xFFFFFFFF
#define DISPIF_DSI_CQ1_COMMAND1_BITWIDTH         32
// DSI_PAUSE Register
#define DISPIF_DSI_PAUSE_OFS                     0x00000514
// PAUSE bitfiled (RW) Reset=0
#define DISPIF_DSI_PAUSE_PAUSE_MASK              0xFFFFFFFF
#define DISPIF_DSI_PAUSE_PAUSE_SHIFT             0 
#define DISPIF_DSI_PAUSE_PAUSE_BIT               0xFFFFFFFF
#define DISPIF_DSI_PAUSE_PAUSE_BITWIDTH          32
// DSI_START Register
#define DISPIF_DSI_START_OFS                     0x00000518
// Strt bitfiled (RW) Reset=0
#define DISPIF_DSI_START_STRT_MASK               0x1
#define DISPIF_DSI_START_STRT_SHIFT              0 
#define DISPIF_DSI_START_STRT_BIT                0x1
#define DISPIF_DSI_START_STRT_BITWIDTH           1
// reserved bitfiled (RO) Reset=0
#define DISPIF_DSI_START_RESERVED_MASK           0xFFFFFFFE
#define DISPIF_DSI_START_RESERVED_SHIFT          1 
#define DISPIF_DSI_START_RESERVED_BIT            0x7FFFFFFF
#define DISPIF_DSI_START_RESERVED_BITWIDTH       31
// CQ1SKIP Register
#define DISPIF_CQ1SKIP_OFS                       0x0000051C
// SKIP bitfiled (RW) Reset=0
#define DISPIF_CQ1SKIP_SKIP_MASK                 0x1
#define DISPIF_CQ1SKIP_SKIP_SHIFT                0 
#define DISPIF_CQ1SKIP_SKIP_BIT                  0x1
#define DISPIF_CQ1SKIP_SKIP_BITWIDTH             1
// reserved bitfiled (RO) Reset=0
#define DISPIF_CQ1SKIP_RESERVED_MASK             0xFFFFFFFE
#define DISPIF_CQ1SKIP_RESERVED_SHIFT            1 
#define DISPIF_CQ1SKIP_RESERVED_BIT              0x7FFFFFFF
#define DISPIF_CQ1SKIP_RESERVED_BITWIDTH         31
// LPFIFO Register
#define DISPIF_LPFIFO_OFS                        0x00000520
// LPFIFO bitfiled (RW) Reset=0
#define DISPIF_LPFIFO_LPFIFO_MASK                0xFFFFFFFF
#define DISPIF_LPFIFO_LPFIFO_SHIFT               0 
#define DISPIF_LPFIFO_LPFIFO_BIT                 0xFFFFFFFF
#define DISPIF_LPFIFO_LPFIFO_BITWIDTH            32
// DSI_DPHY_CLW_DPHYCONTTX Register
#define DISPIF_DSI_DPHY_CLW_DPHYCONTTX_OFS       0x00000800
// CLW_LPTXCURREN bitfiled (RW) Reset=0
#define DISPIF_DSI_DPHY_CLW_DPHYCONTTX_CLW_LPTXCURREN_MASK 0x3
#define DISPIF_DSI_DPHY_CLW_DPHYCONTTX_CLW_LPTXCURREN_SHIFT 0 
#define DISPIF_DSI_DPHY_CLW_DPHYCONTTX_CLW_LPTXCURREN_BIT 0x3
#define DISPIF_DSI_DPHY_CLW_DPHYCONTTX_CLW_LPTXCURREN_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define DISPIF_DSI_DPHY_CLW_DPHYCONTTX_RESERVED2_MASK 0xC
#define DISPIF_DSI_DPHY_CLW_DPHYCONTTX_RESERVED2_SHIFT 2 
#define DISPIF_DSI_DPHY_CLW_DPHYCONTTX_RESERVED2_BIT 0x3
#define DISPIF_DSI_DPHY_CLW_DPHYCONTTX_RESERVED2_BITWIDTH 2
// CL_DLYCNTRL bitfiled (RW) Reset=0
#define DISPIF_DSI_DPHY_CLW_DPHYCONTTX_CL_DLYCNTRL_MASK 0xF0
#define DISPIF_DSI_DPHY_CLW_DPHYCONTTX_CL_DLYCNTRL_SHIFT 4 
#define DISPIF_DSI_DPHY_CLW_DPHYCONTTX_CL_DLYCNTRL_BIT 0xF
#define DISPIF_DSI_DPHY_CLW_DPHYCONTTX_CL_DLYCNTRL_BITWIDTH 4
// CLW_CAP bitfiled (RW) Reset=10
#define DISPIF_DSI_DPHY_CLW_DPHYCONTTX_CLW_CAP_MASK 0x300
#define DISPIF_DSI_DPHY_CLW_DPHYCONTTX_CLW_CAP_SHIFT 8 
#define DISPIF_DSI_DPHY_CLW_DPHYCONTTX_CLW_CAP_BIT 0x3
#define DISPIF_DSI_DPHY_CLW_DPHYCONTTX_CLW_CAP_BITWIDTH 2
// reserved bitfiled (RO) Reset=0
#define DISPIF_DSI_DPHY_CLW_DPHYCONTTX_RESERVED_MASK 0xFFFFFC00
#define DISPIF_DSI_DPHY_CLW_DPHYCONTTX_RESERVED_SHIFT 10 
#define DISPIF_DSI_DPHY_CLW_DPHYCONTTX_RESERVED_BIT 0x3FFFFF
#define DISPIF_DSI_DPHY_CLW_DPHYCONTTX_RESERVED_BITWIDTH 22
// DSI_DPHY_D0W_DPHYCONTTX Register
#define DISPIF_DSI_DPHY_D0W_DPHYCONTTX_OFS       0x00000804
// D0W_LPTXCURREN bitfiled (RW) Reset=0
#define DISPIF_DSI_DPHY_D0W_DPHYCONTTX_D0W_LPTXCURREN_MASK 0x3
#define DISPIF_DSI_DPHY_D0W_DPHYCONTTX_D0W_LPTXCURREN_SHIFT 0 
#define DISPIF_DSI_DPHY_D0W_DPHYCONTTX_D0W_LPTXCURREN_BIT 0x3
#define DISPIF_DSI_DPHY_D0W_DPHYCONTTX_D0W_LPTXCURREN_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define DISPIF_DSI_DPHY_D0W_DPHYCONTTX_RESERVED2_MASK 0xC
#define DISPIF_DSI_DPHY_D0W_DPHYCONTTX_RESERVED2_SHIFT 2 
#define DISPIF_DSI_DPHY_D0W_DPHYCONTTX_RESERVED2_BIT 0x3
#define DISPIF_DSI_DPHY_D0W_DPHYCONTTX_RESERVED2_BITWIDTH 2
// D0_DLYCNTRL bitfiled (RW) Reset=0
#define DISPIF_DSI_DPHY_D0W_DPHYCONTTX_D0_DLYCNTRL_MASK 0xF0
#define DISPIF_DSI_DPHY_D0W_DPHYCONTTX_D0_DLYCNTRL_SHIFT 4 
#define DISPIF_DSI_DPHY_D0W_DPHYCONTTX_D0_DLYCNTRL_BIT 0xF
#define DISPIF_DSI_DPHY_D0W_DPHYCONTTX_D0_DLYCNTRL_BITWIDTH 4
// D0W_CAP bitfiled (RW) Reset=10
#define DISPIF_DSI_DPHY_D0W_DPHYCONTTX_D0W_CAP_MASK 0x300
#define DISPIF_DSI_DPHY_D0W_DPHYCONTTX_D0W_CAP_SHIFT 8 
#define DISPIF_DSI_DPHY_D0W_DPHYCONTTX_D0W_CAP_BIT 0x3
#define DISPIF_DSI_DPHY_D0W_DPHYCONTTX_D0W_CAP_BITWIDTH 2
// reserved bitfiled (RO) Reset=0
#define DISPIF_DSI_DPHY_D0W_DPHYCONTTX_RESERVED_MASK 0xFFFFFC00
#define DISPIF_DSI_DPHY_D0W_DPHYCONTTX_RESERVED_SHIFT 10 
#define DISPIF_DSI_DPHY_D0W_DPHYCONTTX_RESERVED_BIT 0x3FFFFF
#define DISPIF_DSI_DPHY_D0W_DPHYCONTTX_RESERVED_BITWIDTH 22
// DSI_DPHY_D1W_DPHYCONTTX Register
#define DISPIF_DSI_DPHY_D1W_DPHYCONTTX_OFS       0x00000808
// D1W_LPTXCURREN bitfiled (RW) Reset=0
#define DISPIF_DSI_DPHY_D1W_DPHYCONTTX_D1W_LPTXCURREN_MASK 0x3
#define DISPIF_DSI_DPHY_D1W_DPHYCONTTX_D1W_LPTXCURREN_SHIFT 0 
#define DISPIF_DSI_DPHY_D1W_DPHYCONTTX_D1W_LPTXCURREN_BIT 0x3
#define DISPIF_DSI_DPHY_D1W_DPHYCONTTX_D1W_LPTXCURREN_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define DISPIF_DSI_DPHY_D1W_DPHYCONTTX_RESERVED2_MASK 0xC
#define DISPIF_DSI_DPHY_D1W_DPHYCONTTX_RESERVED2_SHIFT 2 
#define DISPIF_DSI_DPHY_D1W_DPHYCONTTX_RESERVED2_BIT 0x3
#define DISPIF_DSI_DPHY_D1W_DPHYCONTTX_RESERVED2_BITWIDTH 2
// D1_DLYCNTRL bitfiled (RW) Reset=0
#define DISPIF_DSI_DPHY_D1W_DPHYCONTTX_D1_DLYCNTRL_MASK 0xF0
#define DISPIF_DSI_DPHY_D1W_DPHYCONTTX_D1_DLYCNTRL_SHIFT 4 
#define DISPIF_DSI_DPHY_D1W_DPHYCONTTX_D1_DLYCNTRL_BIT 0xF
#define DISPIF_DSI_DPHY_D1W_DPHYCONTTX_D1_DLYCNTRL_BITWIDTH 4
// D1W_CAP bitfiled (RW) Reset=10
#define DISPIF_DSI_DPHY_D1W_DPHYCONTTX_D1W_CAP_MASK 0x300
#define DISPIF_DSI_DPHY_D1W_DPHYCONTTX_D1W_CAP_SHIFT 8 
#define DISPIF_DSI_DPHY_D1W_DPHYCONTTX_D1W_CAP_BIT 0x3
#define DISPIF_DSI_DPHY_D1W_DPHYCONTTX_D1W_CAP_BITWIDTH 2
// reserved bitfiled (RO) Reset=0
#define DISPIF_DSI_DPHY_D1W_DPHYCONTTX_RESERVED_MASK 0xFFFFFC00
#define DISPIF_DSI_DPHY_D1W_DPHYCONTTX_RESERVED_SHIFT 10 
#define DISPIF_DSI_DPHY_D1W_DPHYCONTTX_RESERVED_BIT 0x3FFFFF
#define DISPIF_DSI_DPHY_D1W_DPHYCONTTX_RESERVED_BITWIDTH 22
// DSI_DPHY_D2W_DPHYCONTTX Register
#define DISPIF_DSI_DPHY_D2W_DPHYCONTTX_OFS       0x0000080C
// D2W_LPTXCURREN bitfiled (RW) Reset=0
#define DISPIF_DSI_DPHY_D2W_DPHYCONTTX_D2W_LPTXCURREN_MASK 0x3
#define DISPIF_DSI_DPHY_D2W_DPHYCONTTX_D2W_LPTXCURREN_SHIFT 0 
#define DISPIF_DSI_DPHY_D2W_DPHYCONTTX_D2W_LPTXCURREN_BIT 0x3
#define DISPIF_DSI_DPHY_D2W_DPHYCONTTX_D2W_LPTXCURREN_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define DISPIF_DSI_DPHY_D2W_DPHYCONTTX_RESERVED2_MASK 0xC
#define DISPIF_DSI_DPHY_D2W_DPHYCONTTX_RESERVED2_SHIFT 2 
#define DISPIF_DSI_DPHY_D2W_DPHYCONTTX_RESERVED2_BIT 0x3
#define DISPIF_DSI_DPHY_D2W_DPHYCONTTX_RESERVED2_BITWIDTH 2
// D2_DLYCNTRL bitfiled (RW) Reset=0
#define DISPIF_DSI_DPHY_D2W_DPHYCONTTX_D2_DLYCNTRL_MASK 0xF0
#define DISPIF_DSI_DPHY_D2W_DPHYCONTTX_D2_DLYCNTRL_SHIFT 4 
#define DISPIF_DSI_DPHY_D2W_DPHYCONTTX_D2_DLYCNTRL_BIT 0xF
#define DISPIF_DSI_DPHY_D2W_DPHYCONTTX_D2_DLYCNTRL_BITWIDTH 4
// D2W_CAP bitfiled (RW) Reset=10
#define DISPIF_DSI_DPHY_D2W_DPHYCONTTX_D2W_CAP_MASK 0x300
#define DISPIF_DSI_DPHY_D2W_DPHYCONTTX_D2W_CAP_SHIFT 8 
#define DISPIF_DSI_DPHY_D2W_DPHYCONTTX_D2W_CAP_BIT 0x3
#define DISPIF_DSI_DPHY_D2W_DPHYCONTTX_D2W_CAP_BITWIDTH 2
// reserved bitfiled (RO) Reset=0
#define DISPIF_DSI_DPHY_D2W_DPHYCONTTX_RESERVED_MASK 0xFFFFFC00
#define DISPIF_DSI_DPHY_D2W_DPHYCONTTX_RESERVED_SHIFT 10 
#define DISPIF_DSI_DPHY_D2W_DPHYCONTTX_RESERVED_BIT 0x3FFFFF
#define DISPIF_DSI_DPHY_D2W_DPHYCONTTX_RESERVED_BITWIDTH 22
// DSI_DPHY_D3W_DPHYCONTTX Register
#define DISPIF_DSI_DPHY_D3W_DPHYCONTTX_OFS       0x00000810
// D3W_LPTXCURREN bitfiled (RW) Reset=0
#define DISPIF_DSI_DPHY_D3W_DPHYCONTTX_D3W_LPTXCURREN_MASK 0x3
#define DISPIF_DSI_DPHY_D3W_DPHYCONTTX_D3W_LPTXCURREN_SHIFT 0 
#define DISPIF_DSI_DPHY_D3W_DPHYCONTTX_D3W_LPTXCURREN_BIT 0x3
#define DISPIF_DSI_DPHY_D3W_DPHYCONTTX_D3W_LPTXCURREN_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define DISPIF_DSI_DPHY_D3W_DPHYCONTTX_RESERVED2_MASK 0xC
#define DISPIF_DSI_DPHY_D3W_DPHYCONTTX_RESERVED2_SHIFT 2 
#define DISPIF_DSI_DPHY_D3W_DPHYCONTTX_RESERVED2_BIT 0x3
#define DISPIF_DSI_DPHY_D3W_DPHYCONTTX_RESERVED2_BITWIDTH 2
// D3_DLYCNTRL bitfiled (RW) Reset=0
#define DISPIF_DSI_DPHY_D3W_DPHYCONTTX_D3_DLYCNTRL_MASK 0xF0
#define DISPIF_DSI_DPHY_D3W_DPHYCONTTX_D3_DLYCNTRL_SHIFT 4 
#define DISPIF_DSI_DPHY_D3W_DPHYCONTTX_D3_DLYCNTRL_BIT 0xF
#define DISPIF_DSI_DPHY_D3W_DPHYCONTTX_D3_DLYCNTRL_BITWIDTH 4
// D3W_CAP bitfiled (RW) Reset=10
#define DISPIF_DSI_DPHY_D3W_DPHYCONTTX_D3W_CAP_MASK 0x300
#define DISPIF_DSI_DPHY_D3W_DPHYCONTTX_D3W_CAP_SHIFT 8 
#define DISPIF_DSI_DPHY_D3W_DPHYCONTTX_D3W_CAP_BIT 0x3
#define DISPIF_DSI_DPHY_D3W_DPHYCONTTX_D3W_CAP_BITWIDTH 2
// reserved bitfiled (RO) Reset=0
#define DISPIF_DSI_DPHY_D3W_DPHYCONTTX_RESERVED_MASK 0xFFFFFC00
#define DISPIF_DSI_DPHY_D3W_DPHYCONTTX_RESERVED_SHIFT 10 
#define DISPIF_DSI_DPHY_D3W_DPHYCONTTX_RESERVED_BIT 0x3FFFFF
#define DISPIF_DSI_DPHY_D3W_DPHYCONTTX_RESERVED_BITWIDTH 22
// DSI_DPHY_CLWCNTRL Register
#define DISPIF_DSI_DPHY_CLWCNTRL_OFS             0x00000840
// CLM_EN bitfiled (RW) Reset=0
#define DISPIF_DSI_DPHY_CLWCNTRL_CLM_EN_MASK     0x1
#define DISPIF_DSI_DPHY_CLWCNTRL_CLM_EN_SHIFT    0 
#define DISPIF_DSI_DPHY_CLWCNTRL_CLM_EN_BIT      0x1
#define DISPIF_DSI_DPHY_CLWCNTRL_CLM_EN_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define DISPIF_DSI_DPHY_CLWCNTRL_RESERVED2_MASK  0xFE
#define DISPIF_DSI_DPHY_CLWCNTRL_RESERVED2_SHIFT 1 
#define DISPIF_DSI_DPHY_CLWCNTRL_RESERVED2_BIT   0x7F
#define DISPIF_DSI_DPHY_CLWCNTRL_RESERVED2_BITWIDTH 7
// CLM_CNTRL bitfiled (RW) Reset=0
#define DISPIF_DSI_DPHY_CLWCNTRL_CLM_CNTRL_MASK  0x300
#define DISPIF_DSI_DPHY_CLWCNTRL_CLM_CNTRL_SHIFT 8 
#define DISPIF_DSI_DPHY_CLWCNTRL_CLM_CNTRL_BIT   0x3
#define DISPIF_DSI_DPHY_CLWCNTRL_CLM_CNTRL_BITWIDTH 2
// reserved bitfiled (RO) Reset=0
#define DISPIF_DSI_DPHY_CLWCNTRL_RESERVED_MASK   0xFFFFFC00
#define DISPIF_DSI_DPHY_CLWCNTRL_RESERVED_SHIFT  10 
#define DISPIF_DSI_DPHY_CLWCNTRL_RESERVED_BIT    0x3FFFFF
#define DISPIF_DSI_DPHY_CLWCNTRL_RESERVED_BITWIDTH 22
// DSI_DPHY_D0WCNTRL Register
#define DISPIF_DSI_DPHY_D0WCNTRL_OFS             0x00000844
// D0M_EN bitfiled (RW) Reset=0
#define DISPIF_DSI_DPHY_D0WCNTRL_D0M_EN_MASK     0x1
#define DISPIF_DSI_DPHY_D0WCNTRL_D0M_EN_SHIFT    0 
#define DISPIF_DSI_DPHY_D0WCNTRL_D0M_EN_BIT      0x1
#define DISPIF_DSI_DPHY_D0WCNTRL_D0M_EN_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define DISPIF_DSI_DPHY_D0WCNTRL_RESERVED2_MASK  0xFE
#define DISPIF_DSI_DPHY_D0WCNTRL_RESERVED2_SHIFT 1 
#define DISPIF_DSI_DPHY_D0WCNTRL_RESERVED2_BIT   0x7F
#define DISPIF_DSI_DPHY_D0WCNTRL_RESERVED2_BITWIDTH 7
// D0M_CNTRL bitfiled (RW) Reset=0
#define DISPIF_DSI_DPHY_D0WCNTRL_D0M_CNTRL_MASK  0x300
#define DISPIF_DSI_DPHY_D0WCNTRL_D0M_CNTRL_SHIFT 8 
#define DISPIF_DSI_DPHY_D0WCNTRL_D0M_CNTRL_BIT   0x3
#define DISPIF_DSI_DPHY_D0WCNTRL_D0M_CNTRL_BITWIDTH 2
// reserved bitfiled (RO) Reset=0
#define DISPIF_DSI_DPHY_D0WCNTRL_RESERVED_MASK   0xFFFFFC00
#define DISPIF_DSI_DPHY_D0WCNTRL_RESERVED_SHIFT  10 
#define DISPIF_DSI_DPHY_D0WCNTRL_RESERVED_BIT    0x3FFFFF
#define DISPIF_DSI_DPHY_D0WCNTRL_RESERVED_BITWIDTH 22
// DSI_DPHY_D1WCNTRL Register
#define DISPIF_DSI_DPHY_D1WCNTRL_OFS             0x00000848
// D1M_EN bitfiled (RW) Reset=0
#define DISPIF_DSI_DPHY_D1WCNTRL_D1M_EN_MASK     0x1
#define DISPIF_DSI_DPHY_D1WCNTRL_D1M_EN_SHIFT    0 
#define DISPIF_DSI_DPHY_D1WCNTRL_D1M_EN_BIT      0x1
#define DISPIF_DSI_DPHY_D1WCNTRL_D1M_EN_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define DISPIF_DSI_DPHY_D1WCNTRL_RESERVED2_MASK  0xFE
#define DISPIF_DSI_DPHY_D1WCNTRL_RESERVED2_SHIFT 1 
#define DISPIF_DSI_DPHY_D1WCNTRL_RESERVED2_BIT   0x7F
#define DISPIF_DSI_DPHY_D1WCNTRL_RESERVED2_BITWIDTH 7
// D1M_CNTRL bitfiled (RW) Reset=0
#define DISPIF_DSI_DPHY_D1WCNTRL_D1M_CNTRL_MASK  0x300
#define DISPIF_DSI_DPHY_D1WCNTRL_D1M_CNTRL_SHIFT 8 
#define DISPIF_DSI_DPHY_D1WCNTRL_D1M_CNTRL_BIT   0x3
#define DISPIF_DSI_DPHY_D1WCNTRL_D1M_CNTRL_BITWIDTH 2
// reserved bitfiled (RO) Reset=0
#define DISPIF_DSI_DPHY_D1WCNTRL_RESERVED_MASK   0xFFFFFC00
#define DISPIF_DSI_DPHY_D1WCNTRL_RESERVED_SHIFT  10 
#define DISPIF_DSI_DPHY_D1WCNTRL_RESERVED_BIT    0x3FFFFF
#define DISPIF_DSI_DPHY_D1WCNTRL_RESERVED_BITWIDTH 22
// DSI_DPHY_D2WCNTRL Register
#define DISPIF_DSI_DPHY_D2WCNTRL_OFS             0x0000084C
// D2M_EN bitfiled (RW) Reset=0
#define DISPIF_DSI_DPHY_D2WCNTRL_D2M_EN_MASK     0x1
#define DISPIF_DSI_DPHY_D2WCNTRL_D2M_EN_SHIFT    0 
#define DISPIF_DSI_DPHY_D2WCNTRL_D2M_EN_BIT      0x1
#define DISPIF_DSI_DPHY_D2WCNTRL_D2M_EN_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define DISPIF_DSI_DPHY_D2WCNTRL_RESERVED2_MASK  0xFE
#define DISPIF_DSI_DPHY_D2WCNTRL_RESERVED2_SHIFT 1 
#define DISPIF_DSI_DPHY_D2WCNTRL_RESERVED2_BIT   0x7F
#define DISPIF_DSI_DPHY_D2WCNTRL_RESERVED2_BITWIDTH 7
// D2M_CNTRL bitfiled (RW) Reset=0
#define DISPIF_DSI_DPHY_D2WCNTRL_D2M_CNTRL_MASK  0x300
#define DISPIF_DSI_DPHY_D2WCNTRL_D2M_CNTRL_SHIFT 8 
#define DISPIF_DSI_DPHY_D2WCNTRL_D2M_CNTRL_BIT   0x3
#define DISPIF_DSI_DPHY_D2WCNTRL_D2M_CNTRL_BITWIDTH 2
// reserved bitfiled (RO) Reset=0
#define DISPIF_DSI_DPHY_D2WCNTRL_RESERVED_MASK   0xFFFFFC00
#define DISPIF_DSI_DPHY_D2WCNTRL_RESERVED_SHIFT  10 
#define DISPIF_DSI_DPHY_D2WCNTRL_RESERVED_BIT    0x3FFFFF
#define DISPIF_DSI_DPHY_D2WCNTRL_RESERVED_BITWIDTH 22
// DSI_DPHY_D3WCNTRL Register
#define DISPIF_DSI_DPHY_D3WCNTRL_OFS             0x00000850
// D3M_EN bitfiled (RW) Reset=0
#define DISPIF_DSI_DPHY_D3WCNTRL_D3M_EN_MASK     0x1
#define DISPIF_DSI_DPHY_D3WCNTRL_D3M_EN_SHIFT    0 
#define DISPIF_DSI_DPHY_D3WCNTRL_D3M_EN_BIT      0x1
#define DISPIF_DSI_DPHY_D3WCNTRL_D3M_EN_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define DISPIF_DSI_DPHY_D3WCNTRL_RESERVED2_MASK  0xFE
#define DISPIF_DSI_DPHY_D3WCNTRL_RESERVED2_SHIFT 1 
#define DISPIF_DSI_DPHY_D3WCNTRL_RESERVED2_BIT   0x7F
#define DISPIF_DSI_DPHY_D3WCNTRL_RESERVED2_BITWIDTH 7
// D3M_CNTRL bitfiled (RW) Reset=0
#define DISPIF_DSI_DPHY_D3WCNTRL_D3M_CNTRL_MASK  0x300
#define DISPIF_DSI_DPHY_D3WCNTRL_D3M_CNTRL_SHIFT 8 
#define DISPIF_DSI_DPHY_D3WCNTRL_D3M_CNTRL_BIT   0x3
#define DISPIF_DSI_DPHY_D3WCNTRL_D3M_CNTRL_BITWIDTH 2
// reserved bitfiled (RO) Reset=0
#define DISPIF_DSI_DPHY_D3WCNTRL_RESERVED_MASK   0xFFFFFC00
#define DISPIF_DSI_DPHY_D3WCNTRL_RESERVED_SHIFT  10 
#define DISPIF_DSI_DPHY_D3WCNTRL_RESERVED_BIT    0x3FFFFF
#define DISPIF_DSI_DPHY_D3WCNTRL_RESERVED_BITWIDTH 22
// BYPCKEN Register
#define DISPIF_BYPCKEN_OFS                       0x00000900
// bypcken bitfiled (RW) Reset=0
#define DISPIF_BYPCKEN_BYPCKEN_MASK              0x1
#define DISPIF_BYPCKEN_BYPCKEN_SHIFT             0 
#define DISPIF_BYPCKEN_BYPCKEN_BIT               0x1
#define DISPIF_BYPCKEN_BYPCKEN_BITWIDTH          1
// reserved bitfiled (RO) Reset=0
#define DISPIF_BYPCKEN_RESERVED_MASK             0xFFFFFFFE
#define DISPIF_BYPCKEN_RESERVED_SHIFT            1 
#define DISPIF_BYPCKEN_RESERVED_BIT              0x7FFFFFFF
#define DISPIF_BYPCKEN_RESERVED_BITWIDTH         31
// CKEN Register
#define DISPIF_CKEN_OFS                          0x00000904
// cken bitfiled (RW) Reset=0
#define DISPIF_CKEN_CKEN_MASK                    0x1
#define DISPIF_CKEN_CKEN_SHIFT                   0 
#define DISPIF_CKEN_CKEN_BIT                     0x1
#define DISPIF_CKEN_CKEN_BITWIDTH                1
// reserved bitfiled (RO) Reset=0
#define DISPIF_CKEN_RESERVED_MASK                0xFFFFFFFE
#define DISPIF_CKEN_RESERVED_SHIFT               1 
#define DISPIF_CKEN_RESERVED_BIT                 0x7FFFFFFF
#define DISPIF_CKEN_RESERVED_BITWIDTH            31
// CKTRISTATE Register
#define DISPIF_CKTRISTATE_OFS                    0x00000908
// cktristate bitfiled (RW) Reset=0
#define DISPIF_CKTRISTATE_CKTRISTATE_MASK        0x1
#define DISPIF_CKTRISTATE_CKTRISTATE_SHIFT       0 
#define DISPIF_CKTRISTATE_CKTRISTATE_BIT         0x1
#define DISPIF_CKTRISTATE_CKTRISTATE_BITWIDTH    1
// reserved bitfiled (RO) Reset=0
#define DISPIF_CKTRISTATE_RESERVED_MASK          0xFFFFFFFE
#define DISPIF_CKTRISTATE_RESERVED_SHIFT         1 
#define DISPIF_CKTRISTATE_RESERVED_BIT           0x7FFFFFFF
#define DISPIF_CKTRISTATE_RESERVED_BITWIDTH      31
// ENABLE Register
#define DISPIF_ENABLE_OFS                        0x0000090C
// pllenable bitfiled (RW) Reset=0
#define DISPIF_ENABLE_PLLENABLE_MASK             0x1
#define DISPIF_ENABLE_PLLENABLE_SHIFT            0 
#define DISPIF_ENABLE_PLLENABLE_BIT              0x1
#define DISPIF_ENABLE_PLLENABLE_BITWIDTH         1
// reserved bitfiled (RO) Reset=0
#define DISPIF_ENABLE_RESERVED_MASK              0xFFFFFFFE
#define DISPIF_ENABLE_RESERVED_SHIFT             1 
#define DISPIF_ENABLE_RESERVED_BIT               0x7FFFFFFF
#define DISPIF_ENABLE_RESERVED_BITWIDTH          31
// EXTFBEN Register
#define DISPIF_EXTFBEN_OFS                       0x00000910
// extfben bitfiled (RW) Reset=0
#define DISPIF_EXTFBEN_EXTFBEN_MASK              0x1
#define DISPIF_EXTFBEN_EXTFBEN_SHIFT             0 
#define DISPIF_EXTFBEN_EXTFBEN_BIT               0x1
#define DISPIF_EXTFBEN_EXTFBEN_BITWIDTH          1
// reserved bitfiled (RO) Reset=0
#define DISPIF_EXTFBEN_RESERVED_MASK             0xFFFFFFFE
#define DISPIF_EXTFBEN_RESERVED_SHIFT            1 
#define DISPIF_EXTFBEN_RESERVED_BIT              0x7FFFFFFF
#define DISPIF_EXTFBEN_RESERVED_BITWIDTH         31
// FBD Register
#define DISPIF_FBD_OFS                           0x00000914
// fbd bitfiled (RW) Reset=0
#define DISPIF_FBD_FBD_MASK                      0x1FF
#define DISPIF_FBD_FBD_SHIFT                     0 
#define DISPIF_FBD_FBD_BIT                       0x1FF
#define DISPIF_FBD_FBD_BITWIDTH                  9
// reserved bitfiled (RO) Reset=0
#define DISPIF_FBD_RESERVED_MASK                 0xFFFFFE00
#define DISPIF_FBD_RESERVED_SHIFT                9 
#define DISPIF_FBD_RESERVED_BIT                  0x7FFFFF
#define DISPIF_FBD_RESERVED_BITWIDTH             23
// FRS Register
#define DISPIF_FRS_OFS                           0x00000918
// frs bitfiled (RW) Reset=0
#define DISPIF_FRS_FRS_MASK                      0x3
#define DISPIF_FRS_FRS_SHIFT                     0 
#define DISPIF_FRS_FRS_BIT                       0x3
#define DISPIF_FRS_FRS_BITWIDTH                  2
// reserved bitfiled (RO) Reset=0
#define DISPIF_FRS_RESERVED_MASK                 0xFFFFFFFC
#define DISPIF_FRS_RESERVED_SHIFT                2 
#define DISPIF_FRS_RESERVED_BIT                  0x3FFFFFFF
#define DISPIF_FRS_RESERVED_BITWIDTH             30
// LBWS Register
#define DISPIF_LBWS_OFS                          0x0000091C
// lbws bitfiled (RW) Reset=10
#define DISPIF_LBWS_LBWS_MASK                    0x3
#define DISPIF_LBWS_LBWS_SHIFT                   0 
#define DISPIF_LBWS_LBWS_BIT                     0x3
#define DISPIF_LBWS_LBWS_BITWIDTH                2
// reserved bitfiled (RO) Reset=0
#define DISPIF_LBWS_RESERVED_MASK                0xFFFFFFFC
#define DISPIF_LBWS_RESERVED_SHIFT               2 
#define DISPIF_LBWS_RESERVED_BIT                 0x3FFFFFFF
#define DISPIF_LBWS_RESERVED_BITWIDTH            30
// LFBREN Register
#define DISPIF_LFBREN_OFS                        0x00000920
// lfbren bitfiled (RW) Reset=0
#define DISPIF_LFBREN_LFBREN_MASK                0x1
#define DISPIF_LFBREN_LFBREN_SHIFT               0 
#define DISPIF_LFBREN_LFBREN_BIT                 0x1
#define DISPIF_LFBREN_LFBREN_BITWIDTH            1
// reserved bitfiled (RO) Reset=0
#define DISPIF_LFBREN_RESERVED_MASK              0xFFFFFFFE
#define DISPIF_LFBREN_RESERVED_SHIFT             1 
#define DISPIF_LFBREN_RESERVED_BIT               0x7FFFFFFF
#define DISPIF_LFBREN_RESERVED_BITWIDTH          31
// PRD Register
#define DISPIF_PRD_OFS                           0x00000924
// prd bitfiled (RW) Reset=0
#define DISPIF_PRD_PRD_MASK                      0xF
#define DISPIF_PRD_PRD_SHIFT                     0 
#define DISPIF_PRD_PRD_BIT                       0xF
#define DISPIF_PRD_PRD_BITWIDTH                  4
// reserved bitfiled (RO) Reset=0
#define DISPIF_PRD_RESERVED_MASK                 0xFFFFFFF0
#define DISPIF_PRD_RESERVED_SHIFT                4 
#define DISPIF_PRD_RESERVED_BIT                  0xFFFFFFF
#define DISPIF_PRD_RESERVED_BITWIDTH             28
// TEST Register
#define DISPIF_TEST_OFS                          0x00000930
// plltesten bitfiled (RW) Reset=0
#define DISPIF_TEST_PLLTESTEN_MASK               0x1
#define DISPIF_TEST_PLLTESTEN_SHIFT              0 
#define DISPIF_TEST_PLLTESTEN_BIT                0x1
#define DISPIF_TEST_PLLTESTEN_BITWIDTH           1
// reserved3 bitfiled (RO) Reset=0
#define DISPIF_TEST_RESERVED3_MASK               0xE
#define DISPIF_TEST_RESERVED3_SHIFT              1 
#define DISPIF_TEST_RESERVED3_BIT                0x7
#define DISPIF_TEST_RESERVED3_BITWIDTH           3
// tcks bitfiled (RW) Reset=0
#define DISPIF_TEST_TCKS_MASK                    0x10
#define DISPIF_TEST_TCKS_SHIFT                   4 
#define DISPIF_TEST_TCKS_BIT                     0x1
#define DISPIF_TEST_TCKS_BITWIDTH                1
// reserved2 bitfiled (RO) Reset=0
#define DISPIF_TEST_RESERVED2_MASK               0xE0
#define DISPIF_TEST_RESERVED2_SHIFT              5 
#define DISPIF_TEST_RESERVED2_BIT                0x7
#define DISPIF_TEST_RESERVED2_BITWIDTH           3
// tcken bitfiled (RW) Reset=0
#define DISPIF_TEST_TCKEN_MASK                   0x100
#define DISPIF_TEST_TCKEN_SHIFT                  8 
#define DISPIF_TEST_TCKEN_BIT                    0x1
#define DISPIF_TEST_TCKEN_BITWIDTH               1
// reserved bitfiled (RO) Reset=0
#define DISPIF_TEST_RESERVED_MASK                0xFFFFFE00
#define DISPIF_TEST_RESERVED_SHIFT               9 
#define DISPIF_TEST_RESERVED_BIT                 0x7FFFFF
#define DISPIF_TEST_RESERVED_BITWIDTH            23
// DISPIF_CGATE Register
#define DISPIF_DISPIF_CGATE_OFS                  0x00000980
// DSITX_HSbytelken bitfiled (RW) Reset=0
#define DISPIF_DISPIF_CGATE_DSITX_HSBYTELKEN_MASK 0x1
#define DISPIF_DISPIF_CGATE_DSITX_HSBYTELKEN_SHIFT 0 
#define DISPIF_DISPIF_CGATE_DSITX_HSBYTELKEN_BIT 0x1
#define DISPIF_DISPIF_CGATE_DSITX_HSBYTELKEN_BITWIDTH 1
// DSITX_videoclken bitfiled (RW) Reset=0
#define DISPIF_DISPIF_CGATE_DSITX_VIDEOCLKEN_MASK 0x2
#define DISPIF_DISPIF_CGATE_DSITX_VIDEOCLKEN_SHIFT 1 
#define DISPIF_DISPIF_CGATE_DSITX_VIDEOCLKEN_BIT 0x1
#define DISPIF_DISPIF_CGATE_DSITX_VIDEOCLKEN_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define DISPIF_DISPIF_CGATE_RESERVED3_MASK       0xC
#define DISPIF_DISPIF_CGATE_RESERVED3_SHIFT      2 
#define DISPIF_DISPIF_CGATE_RESERVED3_BIT        0x3
#define DISPIF_DISPIF_CGATE_RESERVED3_BITWIDTH   2
// DTG_videoclken bitfiled (RW) Reset=0
#define DISPIF_DISPIF_CGATE_DTG_VIDEOCLKEN_MASK  0x10
#define DISPIF_DISPIF_CGATE_DTG_VIDEOCLKEN_SHIFT 4 
#define DISPIF_DISPIF_CGATE_DTG_VIDEOCLKEN_BIT   0x1
#define DISPIF_DISPIF_CGATE_DTG_VIDEOCLKEN_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define DISPIF_DISPIF_CGATE_RESERVED2_MASK       0xE0
#define DISPIF_DISPIF_CGATE_RESERVED2_SHIFT      5 
#define DISPIF_DISPIF_CGATE_RESERVED2_BIT        0x7
#define DISPIF_DISPIF_CGATE_RESERVED2_BITWIDTH   3
// MDI_videoclken bitfiled (RW) Reset=0
#define DISPIF_DISPIF_CGATE_MDI_VIDEOCLKEN_MASK  0x100
#define DISPIF_DISPIF_CGATE_MDI_VIDEOCLKEN_SHIFT 8 
#define DISPIF_DISPIF_CGATE_MDI_VIDEOCLKEN_BIT   0x1
#define DISPIF_DISPIF_CGATE_MDI_VIDEOCLKEN_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define DISPIF_DISPIF_CGATE_RESERVED_MASK        0xFFFFFE00
#define DISPIF_DISPIF_CGATE_RESERVED_SHIFT       9 
#define DISPIF_DISPIF_CGATE_RESERVED_BIT         0x7FFFFF
#define DISPIF_DISPIF_CGATE_RESERVED_BITWIDTH    23
// DISPIF_IRQMOD Register
#define DISPIF_DISPIF_IRQMOD_OFS                 0x00000984
// IRQ_MOD bitfiled (RO) Reset=0
#define DISPIF_DISPIF_IRQMOD_IRQ_MOD_MASK        0x1
#define DISPIF_DISPIF_IRQMOD_IRQ_MOD_SHIFT       0 
#define DISPIF_DISPIF_IRQMOD_IRQ_MOD_BIT         0x1
#define DISPIF_DISPIF_IRQMOD_IRQ_MOD_BITWIDTH    1
// reserved bitfiled (RO) Reset=0
#define DISPIF_DISPIF_IRQMOD_RESERVED_MASK       0xFFFFFFFE
#define DISPIF_DISPIF_IRQMOD_RESERVED_SHIFT      1 
#define DISPIF_DISPIF_IRQMOD_RESERVED_BIT        0x7FFFFFFF
#define DISPIF_DISPIF_IRQMOD_RESERVED_BITWIDTH   31
// DISPIF_IRQSEL Register
#define DISPIF_DISPIF_IRQSEL_OFS                 0x00000988
// DISPIF_HBlankInInt3_sel bitfiled (RW) Reset=0
#define DISPIF_DISPIF_IRQSEL_DISPIF_HBLANKININT3_SEL_MASK 0xF
#define DISPIF_DISPIF_IRQSEL_DISPIF_HBLANKININT3_SEL_SHIFT 0 
#define DISPIF_DISPIF_IRQSEL_DISPIF_HBLANKININT3_SEL_BIT 0xF
#define DISPIF_DISPIF_IRQSEL_DISPIF_HBLANKININT3_SEL_BITWIDTH 4
// DISPIF_HBlankInInt2_sel bitfiled (RW) Reset=0
#define DISPIF_DISPIF_IRQSEL_DISPIF_HBLANKININT2_SEL_MASK 0xF0
#define DISPIF_DISPIF_IRQSEL_DISPIF_HBLANKININT2_SEL_SHIFT 4 
#define DISPIF_DISPIF_IRQSEL_DISPIF_HBLANKININT2_SEL_BIT 0xF
#define DISPIF_DISPIF_IRQSEL_DISPIF_HBLANKININT2_SEL_BITWIDTH 4
// DISPIF_VBlankOutInt_sel bitfiled (RW) Reset=0
#define DISPIF_DISPIF_IRQSEL_DISPIF_VBLANKOUTINT_SEL_MASK 0xF00
#define DISPIF_DISPIF_IRQSEL_DISPIF_VBLANKOUTINT_SEL_SHIFT 8 
#define DISPIF_DISPIF_IRQSEL_DISPIF_VBLANKOUTINT_SEL_BIT 0xF
#define DISPIF_DISPIF_IRQSEL_DISPIF_VBLANKOUTINT_SEL_BITWIDTH 4
// DISPIF_VBlankInInt_sel bitfiled (RW) Reset=0
#define DISPIF_DISPIF_IRQSEL_DISPIF_VBLANKININT_SEL_MASK 0xF000
#define DISPIF_DISPIF_IRQSEL_DISPIF_VBLANKININT_SEL_SHIFT 12 
#define DISPIF_DISPIF_IRQSEL_DISPIF_VBLANKININT_SEL_BIT 0xF
#define DISPIF_DISPIF_IRQSEL_DISPIF_VBLANKININT_SEL_BITWIDTH 4
// DISPIF_HBlankInInt_sel bitfiled (RW) Reset=0
#define DISPIF_DISPIF_IRQSEL_DISPIF_HBLANKININT_SEL_MASK 0xF0000
#define DISPIF_DISPIF_IRQSEL_DISPIF_HBLANKININT_SEL_SHIFT 16 
#define DISPIF_DISPIF_IRQSEL_DISPIF_HBLANKININT_SEL_BIT 0xF
#define DISPIF_DISPIF_IRQSEL_DISPIF_HBLANKININT_SEL_BITWIDTH 4
// DISPIF_DSIInt_sel bitfiled (RW) Reset=0
#define DISPIF_DISPIF_IRQSEL_DISPIF_DSIINT_SEL_MASK 0xF00000
#define DISPIF_DISPIF_IRQSEL_DISPIF_DSIINT_SEL_SHIFT 20 
#define DISPIF_DISPIF_IRQSEL_DISPIF_DSIINT_SEL_BIT 0xF
#define DISPIF_DISPIF_IRQSEL_DISPIF_DSIINT_SEL_BITWIDTH 4
// DISPIF_IntErr_sel bitfiled (RW) Reset=0
#define DISPIF_DISPIF_IRQSEL_DISPIF_INTERR_SEL_MASK 0xF000000
#define DISPIF_DISPIF_IRQSEL_DISPIF_INTERR_SEL_SHIFT 24 
#define DISPIF_DISPIF_IRQSEL_DISPIF_INTERR_SEL_BIT 0xF
#define DISPIF_DISPIF_IRQSEL_DISPIF_INTERR_SEL_BITWIDTH 4
// DISPIF_IntFrame_sel bitfiled (RW) Reset=0
#define DISPIF_DISPIF_IRQSEL_DISPIF_INTFRAME_SEL_MASK 0xF0000000
#define DISPIF_DISPIF_IRQSEL_DISPIF_INTFRAME_SEL_SHIFT 28 
#define DISPIF_DISPIF_IRQSEL_DISPIF_INTFRAME_SEL_BIT 0xF
#define DISPIF_DISPIF_IRQSEL_DISPIF_INTFRAME_SEL_BITWIDTH 4
// FCONVA_START Register
#define DISPIF_FCONVA_START_OFS                  0x00001000
// START bitfiled (RW) Reset=0
#define DISPIF_FCONVA_START_START_MASK           0x1
#define DISPIF_FCONVA_START_START_SHIFT          0 
#define DISPIF_FCONVA_START_START_BIT            0x1
#define DISPIF_FCONVA_START_START_BITWIDTH       1
// CHANNEL bitfiled (RW) Reset=0
#define DISPIF_FCONVA_START_CHANNEL_MASK         0x2
#define DISPIF_FCONVA_START_CHANNEL_SHIFT        1 
#define DISPIF_FCONVA_START_CHANNEL_BIT          0x1
#define DISPIF_FCONVA_START_CHANNEL_BITWIDTH     1
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_START_RESERVED_MASK        0xFFFFFFFC
#define DISPIF_FCONVA_START_RESERVED_SHIFT       2 
#define DISPIF_FCONVA_START_RESERVED_BIT         0x3FFFFFFF
#define DISPIF_FCONVA_START_RESERVED_BITWIDTH    30
// FCONVA_ABORT Register
#define DISPIF_FCONVA_ABORT_OFS                  0x00001004
// ABORT bitfiled (RW) Reset=0
#define DISPIF_FCONVA_ABORT_ABORT_MASK           0x1
#define DISPIF_FCONVA_ABORT_ABORT_SHIFT          0 
#define DISPIF_FCONVA_ABORT_ABORT_BIT            0x1
#define DISPIF_FCONVA_ABORT_ABORT_BITWIDTH       1
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_ABORT_RESERVED_MASK        0xFFFFFFFE
#define DISPIF_FCONVA_ABORT_RESERVED_SHIFT       1 
#define DISPIF_FCONVA_ABORT_RESERVED_BIT         0x7FFFFFFF
#define DISPIF_FCONVA_ABORT_RESERVED_BITWIDTH    31
// FCONVA_SET_DUMMY_READ Register
#define DISPIF_FCONVA_SET_DUMMY_READ_OFS         0x00001010
// DUMMY_READ bitfiled (RW) Reset=1
#define DISPIF_FCONVA_SET_DUMMY_READ_DUMMY_READ_MASK 0xF
#define DISPIF_FCONVA_SET_DUMMY_READ_DUMMY_READ_SHIFT 0 
#define DISPIF_FCONVA_SET_DUMMY_READ_DUMMY_READ_BIT 0xF
#define DISPIF_FCONVA_SET_DUMMY_READ_DUMMY_READ_BITWIDTH 4
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_DUMMY_READ_RESERVED_MASK 0xFFFFFFF0
#define DISPIF_FCONVA_SET_DUMMY_READ_RESERVED_SHIFT 4 
#define DISPIF_FCONVA_SET_DUMMY_READ_RESERVED_BIT 0xFFFFFFF
#define DISPIF_FCONVA_SET_DUMMY_READ_RESERVED_BITWIDTH 28
// FCONVA_SET_BUSIF Register
#define DISPIF_FCONVA_SET_BUSIF_OFS              0x00001014
// OUTSTAND_CMD bitfiled (RW) Reset=1000
#define DISPIF_FCONVA_SET_BUSIF_OUTSTAND_CMD_MASK 0xF
#define DISPIF_FCONVA_SET_BUSIF_OUTSTAND_CMD_SHIFT 0 
#define DISPIF_FCONVA_SET_BUSIF_OUTSTAND_CMD_BIT 0xF
#define DISPIF_FCONVA_SET_BUSIF_OUTSTAND_CMD_BITWIDTH 4
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_BUSIF_RESERVED_MASK    0xFFFFFFF0
#define DISPIF_FCONVA_SET_BUSIF_RESERVED_SHIFT   4 
#define DISPIF_FCONVA_SET_BUSIF_RESERVED_BIT     0xFFFFFFF
#define DISPIF_FCONVA_SET_BUSIF_RESERVED_BITWIDTH 28
// FCONVA_SET_SEL_ALPHA Register
#define DISPIF_FCONVA_SET_SEL_ALPHA_OFS          0x00001018
// SEL_ALPHA bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_SEL_ALPHA_SEL_ALPHA_MASK 0x1
#define DISPIF_FCONVA_SET_SEL_ALPHA_SEL_ALPHA_SHIFT 0 
#define DISPIF_FCONVA_SET_SEL_ALPHA_SEL_ALPHA_BIT 0x1
#define DISPIF_FCONVA_SET_SEL_ALPHA_SEL_ALPHA_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_SEL_ALPHA_RESERVED_MASK 0xFFFFFFFE
#define DISPIF_FCONVA_SET_SEL_ALPHA_RESERVED_SHIFT 1 
#define DISPIF_FCONVA_SET_SEL_ALPHA_RESERVED_BIT 0x7FFFFFFF
#define DISPIF_FCONVA_SET_SEL_ALPHA_RESERVED_BITWIDTH 31
// FCONVA_IRQ Register
#define DISPIF_FCONVA_IRQ_OFS                    0x00001020
// FRAME_END_IRQ bitfiled (RW) Reset=0
#define DISPIF_FCONVA_IRQ_FRAME_END_IRQ_MASK     0x1
#define DISPIF_FCONVA_IRQ_FRAME_END_IRQ_SHIFT    0 
#define DISPIF_FCONVA_IRQ_FRAME_END_IRQ_BIT      0x1
#define DISPIF_FCONVA_IRQ_FRAME_END_IRQ_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_IRQ_RESERVED_MASK          0xE
#define DISPIF_FCONVA_IRQ_RESERVED_SHIFT         1 
#define DISPIF_FCONVA_IRQ_RESERVED_BIT           0x7
#define DISPIF_FCONVA_IRQ_RESERVED_BITWIDTH      3
// START_ERROR_IRQ bitfiled (RW) Reset=0
#define DISPIF_FCONVA_IRQ_START_ERROR_IRQ_MASK   0x10
#define DISPIF_FCONVA_IRQ_START_ERROR_IRQ_SHIFT  4 
#define DISPIF_FCONVA_IRQ_START_ERROR_IRQ_BIT    0x1
#define DISPIF_FCONVA_IRQ_START_ERROR_IRQ_BITWIDTH 1
// REG_ERROR_IRQ bitfiled (RW) Reset=0
#define DISPIF_FCONVA_IRQ_REG_ERROR_IRQ_MASK     0x20
#define DISPIF_FCONVA_IRQ_REG_ERROR_IRQ_SHIFT    5 
#define DISPIF_FCONVA_IRQ_REG_ERROR_IRQ_BIT      0x1
#define DISPIF_FCONVA_IRQ_REG_ERROR_IRQ_BITWIDTH 1
// DISP_ERROR_IRQ bitfiled (RW) Reset=0
#define DISPIF_FCONVA_IRQ_DISP_ERROR_IRQ_MASK    0x40
#define DISPIF_FCONVA_IRQ_DISP_ERROR_IRQ_SHIFT   6 
#define DISPIF_FCONVA_IRQ_DISP_ERROR_IRQ_BIT     0x1
#define DISPIF_FCONVA_IRQ_DISP_ERROR_IRQ_BITWIDTH 1
// MERGE_ERROR_IRQ bitfiled (RW) Reset=0
#define DISPIF_FCONVA_IRQ_MERGE_ERROR_IRQ_MASK   0x80
#define DISPIF_FCONVA_IRQ_MERGE_ERROR_IRQ_SHIFT  7 
#define DISPIF_FCONVA_IRQ_MERGE_ERROR_IRQ_BIT    0x1
#define DISPIF_FCONVA_IRQ_MERGE_ERROR_IRQ_BITWIDTH 1
// Reserved2 bitfiled (RO) Reset=0
#define DISPIF_FCONVA_IRQ_RESERVED2_MASK         0xFFFFFF00
#define DISPIF_FCONVA_IRQ_RESERVED2_SHIFT        8 
#define DISPIF_FCONVA_IRQ_RESERVED2_BIT          0xFFFFFF
#define DISPIF_FCONVA_IRQ_RESERVED2_BITWIDTH     24
// FCONVA_SET_IRQ_MASK Register
#define DISPIF_FCONVA_SET_IRQ_MASK_OFS           0x00001024
// FRAME_END_MASK bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_IRQ_MASK_FRAME_END_MASK_MASK 0x1
#define DISPIF_FCONVA_SET_IRQ_MASK_FRAME_END_MASK_SHIFT 0 
#define DISPIF_FCONVA_SET_IRQ_MASK_FRAME_END_MASK_BIT 0x1
#define DISPIF_FCONVA_SET_IRQ_MASK_FRAME_END_MASK_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_IRQ_MASK_RESERVED_MASK 0xE
#define DISPIF_FCONVA_SET_IRQ_MASK_RESERVED_SHIFT 1 
#define DISPIF_FCONVA_SET_IRQ_MASK_RESERVED_BIT  0x7
#define DISPIF_FCONVA_SET_IRQ_MASK_RESERVED_BITWIDTH 3
// START_ERROR_MASK bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_IRQ_MASK_START_ERROR_MASK_MASK 0x10
#define DISPIF_FCONVA_SET_IRQ_MASK_START_ERROR_MASK_SHIFT 4 
#define DISPIF_FCONVA_SET_IRQ_MASK_START_ERROR_MASK_BIT 0x1
#define DISPIF_FCONVA_SET_IRQ_MASK_START_ERROR_MASK_BITWIDTH 1
// REG_ERROR_MASK bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_IRQ_MASK_REG_ERROR_MASK_MASK 0x20
#define DISPIF_FCONVA_SET_IRQ_MASK_REG_ERROR_MASK_SHIFT 5 
#define DISPIF_FCONVA_SET_IRQ_MASK_REG_ERROR_MASK_BIT 0x1
#define DISPIF_FCONVA_SET_IRQ_MASK_REG_ERROR_MASK_BITWIDTH 1
// DISP_ERROR_MASK bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_IRQ_MASK_DISP_ERROR_MASK_MASK 0x40
#define DISPIF_FCONVA_SET_IRQ_MASK_DISP_ERROR_MASK_SHIFT 6 
#define DISPIF_FCONVA_SET_IRQ_MASK_DISP_ERROR_MASK_BIT 0x1
#define DISPIF_FCONVA_SET_IRQ_MASK_DISP_ERROR_MASK_BITWIDTH 1
// MERGE_ERROR_MASK bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_IRQ_MASK_MERGE_ERROR_MASK_MASK 0x80
#define DISPIF_FCONVA_SET_IRQ_MASK_MERGE_ERROR_MASK_SHIFT 7 
#define DISPIF_FCONVA_SET_IRQ_MASK_MERGE_ERROR_MASK_BIT 0x1
#define DISPIF_FCONVA_SET_IRQ_MASK_MERGE_ERROR_MASK_BITWIDTH 1
// Reserved2 bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_IRQ_MASK_RESERVED2_MASK 0xFFFFFF00
#define DISPIF_FCONVA_SET_IRQ_MASK_RESERVED2_SHIFT 8 
#define DISPIF_FCONVA_SET_IRQ_MASK_RESERVED2_BIT 0xFFFFFF
#define DISPIF_FCONVA_SET_IRQ_MASK_RESERVED2_BITWIDTH 24
// FCONVA_SET_Y2RMTX_OFFSET Register
#define DISPIF_FCONVA_SET_Y2RMTX_OFFSET_OFS      0x00001040
// Y2R_YOFFSET bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_Y2RMTX_OFFSET_Y2R_YOFFSET_MASK 0xFF
#define DISPIF_FCONVA_SET_Y2RMTX_OFFSET_Y2R_YOFFSET_SHIFT 0 
#define DISPIF_FCONVA_SET_Y2RMTX_OFFSET_Y2R_YOFFSET_BIT 0xFF
#define DISPIF_FCONVA_SET_Y2RMTX_OFFSET_Y2R_YOFFSET_BITWIDTH 8
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_Y2RMTX_OFFSET_RESERVED_MASK 0xFF00
#define DISPIF_FCONVA_SET_Y2RMTX_OFFSET_RESERVED_SHIFT 8 
#define DISPIF_FCONVA_SET_Y2RMTX_OFFSET_RESERVED_BIT 0xFF
#define DISPIF_FCONVA_SET_Y2RMTX_OFFSET_RESERVED_BITWIDTH 8
// Y2R_COFFSET bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_Y2RMTX_OFFSET_Y2R_COFFSET_MASK 0xFF0000
#define DISPIF_FCONVA_SET_Y2RMTX_OFFSET_Y2R_COFFSET_SHIFT 16 
#define DISPIF_FCONVA_SET_Y2RMTX_OFFSET_Y2R_COFFSET_BIT 0xFF
#define DISPIF_FCONVA_SET_Y2RMTX_OFFSET_Y2R_COFFSET_BITWIDTH 8
// Reserved2 bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_Y2RMTX_OFFSET_RESERVED2_MASK 0xFF000000
#define DISPIF_FCONVA_SET_Y2RMTX_OFFSET_RESERVED2_SHIFT 24 
#define DISPIF_FCONVA_SET_Y2RMTX_OFFSET_RESERVED2_BIT 0xFF
#define DISPIF_FCONVA_SET_Y2RMTX_OFFSET_RESERVED2_BITWIDTH 8
// FCONVA_SET_Y2RMTX_COEF00 Register
#define DISPIF_FCONVA_SET_Y2RMTX_COEF00_OFS      0x00001044
// Y2R_COEF00 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_Y2RMTX_COEF00_Y2R_COEF00_MASK 0x3FF
#define DISPIF_FCONVA_SET_Y2RMTX_COEF00_Y2R_COEF00_SHIFT 0 
#define DISPIF_FCONVA_SET_Y2RMTX_COEF00_Y2R_COEF00_BIT 0x3FF
#define DISPIF_FCONVA_SET_Y2RMTX_COEF00_Y2R_COEF00_BITWIDTH 10
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_Y2RMTX_COEF00_RESERVED_MASK 0xFFFFFC00
#define DISPIF_FCONVA_SET_Y2RMTX_COEF00_RESERVED_SHIFT 10 
#define DISPIF_FCONVA_SET_Y2RMTX_COEF00_RESERVED_BIT 0x3FFFFF
#define DISPIF_FCONVA_SET_Y2RMTX_COEF00_RESERVED_BITWIDTH 22
// FCONVA_SET_Y2RMTX_COEF01 Register
#define DISPIF_FCONVA_SET_Y2RMTX_COEF01_OFS      0x00001048
// Y2R_COEF01 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_Y2RMTX_COEF01_Y2R_COEF01_MASK 0x3FF
#define DISPIF_FCONVA_SET_Y2RMTX_COEF01_Y2R_COEF01_SHIFT 0 
#define DISPIF_FCONVA_SET_Y2RMTX_COEF01_Y2R_COEF01_BIT 0x3FF
#define DISPIF_FCONVA_SET_Y2RMTX_COEF01_Y2R_COEF01_BITWIDTH 10
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_Y2RMTX_COEF01_RESERVED_MASK 0xFFFFFC00
#define DISPIF_FCONVA_SET_Y2RMTX_COEF01_RESERVED_SHIFT 10 
#define DISPIF_FCONVA_SET_Y2RMTX_COEF01_RESERVED_BIT 0x3FFFFF
#define DISPIF_FCONVA_SET_Y2RMTX_COEF01_RESERVED_BITWIDTH 22
// FCONVA_SET_Y2RMTX_COEF02 Register
#define DISPIF_FCONVA_SET_Y2RMTX_COEF02_OFS      0x0000104C
// Y2R_COEF02 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_Y2RMTX_COEF02_Y2R_COEF02_MASK 0x3FF
#define DISPIF_FCONVA_SET_Y2RMTX_COEF02_Y2R_COEF02_SHIFT 0 
#define DISPIF_FCONVA_SET_Y2RMTX_COEF02_Y2R_COEF02_BIT 0x3FF
#define DISPIF_FCONVA_SET_Y2RMTX_COEF02_Y2R_COEF02_BITWIDTH 10
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_Y2RMTX_COEF02_RESERVED_MASK 0xFFFFFC00
#define DISPIF_FCONVA_SET_Y2RMTX_COEF02_RESERVED_SHIFT 10 
#define DISPIF_FCONVA_SET_Y2RMTX_COEF02_RESERVED_BIT 0x3FFFFF
#define DISPIF_FCONVA_SET_Y2RMTX_COEF02_RESERVED_BITWIDTH 22
// FCONVA_SET_Y2RMTX_COEF10 Register
#define DISPIF_FCONVA_SET_Y2RMTX_COEF10_OFS      0x00001050
// Y2R_COEF10 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_Y2RMTX_COEF10_Y2R_COEF10_MASK 0x3FF
#define DISPIF_FCONVA_SET_Y2RMTX_COEF10_Y2R_COEF10_SHIFT 0 
#define DISPIF_FCONVA_SET_Y2RMTX_COEF10_Y2R_COEF10_BIT 0x3FF
#define DISPIF_FCONVA_SET_Y2RMTX_COEF10_Y2R_COEF10_BITWIDTH 10
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_Y2RMTX_COEF10_RESERVED_MASK 0xFFFFFC00
#define DISPIF_FCONVA_SET_Y2RMTX_COEF10_RESERVED_SHIFT 10 
#define DISPIF_FCONVA_SET_Y2RMTX_COEF10_RESERVED_BIT 0x3FFFFF
#define DISPIF_FCONVA_SET_Y2RMTX_COEF10_RESERVED_BITWIDTH 22
// FCONVA_SET_Y2RMTX_COEF11 Register
#define DISPIF_FCONVA_SET_Y2RMTX_COEF11_OFS      0x00001054
// Y2R_COEF11 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_Y2RMTX_COEF11_Y2R_COEF11_MASK 0x3FF
#define DISPIF_FCONVA_SET_Y2RMTX_COEF11_Y2R_COEF11_SHIFT 0 
#define DISPIF_FCONVA_SET_Y2RMTX_COEF11_Y2R_COEF11_BIT 0x3FF
#define DISPIF_FCONVA_SET_Y2RMTX_COEF11_Y2R_COEF11_BITWIDTH 10
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_Y2RMTX_COEF11_RESERVED_MASK 0xFFFFFC00
#define DISPIF_FCONVA_SET_Y2RMTX_COEF11_RESERVED_SHIFT 10 
#define DISPIF_FCONVA_SET_Y2RMTX_COEF11_RESERVED_BIT 0x3FFFFF
#define DISPIF_FCONVA_SET_Y2RMTX_COEF11_RESERVED_BITWIDTH 22
// FCONVA_SET_Y2RMTX_COEF12 Register
#define DISPIF_FCONVA_SET_Y2RMTX_COEF12_OFS      0x00001058
// Y2R_COEF12 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_Y2RMTX_COEF12_Y2R_COEF12_MASK 0x3FF
#define DISPIF_FCONVA_SET_Y2RMTX_COEF12_Y2R_COEF12_SHIFT 0 
#define DISPIF_FCONVA_SET_Y2RMTX_COEF12_Y2R_COEF12_BIT 0x3FF
#define DISPIF_FCONVA_SET_Y2RMTX_COEF12_Y2R_COEF12_BITWIDTH 10
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_Y2RMTX_COEF12_RESERVED_MASK 0xFFFFFC00
#define DISPIF_FCONVA_SET_Y2RMTX_COEF12_RESERVED_SHIFT 10 
#define DISPIF_FCONVA_SET_Y2RMTX_COEF12_RESERVED_BIT 0x3FFFFF
#define DISPIF_FCONVA_SET_Y2RMTX_COEF12_RESERVED_BITWIDTH 22
// FCONVA_SET_Y2RMTX_COEF20 Register
#define DISPIF_FCONVA_SET_Y2RMTX_COEF20_OFS      0x0000105C
// Y2R_COEF20 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_Y2RMTX_COEF20_Y2R_COEF20_MASK 0x3FF
#define DISPIF_FCONVA_SET_Y2RMTX_COEF20_Y2R_COEF20_SHIFT 0 
#define DISPIF_FCONVA_SET_Y2RMTX_COEF20_Y2R_COEF20_BIT 0x3FF
#define DISPIF_FCONVA_SET_Y2RMTX_COEF20_Y2R_COEF20_BITWIDTH 10
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_Y2RMTX_COEF20_RESERVED_MASK 0xFFFFFC00
#define DISPIF_FCONVA_SET_Y2RMTX_COEF20_RESERVED_SHIFT 10 
#define DISPIF_FCONVA_SET_Y2RMTX_COEF20_RESERVED_BIT 0x3FFFFF
#define DISPIF_FCONVA_SET_Y2RMTX_COEF20_RESERVED_BITWIDTH 22
// FCONVA_SET_Y2RMTX_COEF21 Register
#define DISPIF_FCONVA_SET_Y2RMTX_COEF21_OFS      0x00001060
// Y2R_COEF21 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_Y2RMTX_COEF21_Y2R_COEF21_MASK 0x3FF
#define DISPIF_FCONVA_SET_Y2RMTX_COEF21_Y2R_COEF21_SHIFT 0 
#define DISPIF_FCONVA_SET_Y2RMTX_COEF21_Y2R_COEF21_BIT 0x3FF
#define DISPIF_FCONVA_SET_Y2RMTX_COEF21_Y2R_COEF21_BITWIDTH 10
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_Y2RMTX_COEF21_RESERVED_MASK 0xFFFFFC00
#define DISPIF_FCONVA_SET_Y2RMTX_COEF21_RESERVED_SHIFT 10 
#define DISPIF_FCONVA_SET_Y2RMTX_COEF21_RESERVED_BIT 0x3FFFFF
#define DISPIF_FCONVA_SET_Y2RMTX_COEF21_RESERVED_BITWIDTH 22
// FCONVA_SET_Y2RMTX_COEF22 Register
#define DISPIF_FCONVA_SET_Y2RMTX_COEF22_OFS      0x00001064
// Y2R_COEF22 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_Y2RMTX_COEF22_Y2R_COEF22_MASK 0x3FF
#define DISPIF_FCONVA_SET_Y2RMTX_COEF22_Y2R_COEF22_SHIFT 0 
#define DISPIF_FCONVA_SET_Y2RMTX_COEF22_Y2R_COEF22_BIT 0x3FF
#define DISPIF_FCONVA_SET_Y2RMTX_COEF22_Y2R_COEF22_BITWIDTH 10
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_Y2RMTX_COEF22_RESERVED_MASK 0xFFFFFC00
#define DISPIF_FCONVA_SET_Y2RMTX_COEF22_RESERVED_SHIFT 10 
#define DISPIF_FCONVA_SET_Y2RMTX_COEF22_RESERVED_BIT 0x3FFFFF
#define DISPIF_FCONVA_SET_Y2RMTX_COEF22_RESERVED_BITWIDTH 22
// FCONVA_SET_RGBLIMIT Register
#define DISPIF_FCONVA_SET_RGBLIMIT_OFS           0x00001068
// Y2R_RGBMAX_LIMIT bitfiled (RW) Reset=11111111
#define DISPIF_FCONVA_SET_RGBLIMIT_Y2R_RGBMAX_LIMIT_MASK 0xFF
#define DISPIF_FCONVA_SET_RGBLIMIT_Y2R_RGBMAX_LIMIT_SHIFT 0 
#define DISPIF_FCONVA_SET_RGBLIMIT_Y2R_RGBMAX_LIMIT_BIT 0xFF
#define DISPIF_FCONVA_SET_RGBLIMIT_Y2R_RGBMAX_LIMIT_BITWIDTH 8
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_RGBLIMIT_RESERVED_MASK 0xFF00
#define DISPIF_FCONVA_SET_RGBLIMIT_RESERVED_SHIFT 8 
#define DISPIF_FCONVA_SET_RGBLIMIT_RESERVED_BIT  0xFF
#define DISPIF_FCONVA_SET_RGBLIMIT_RESERVED_BITWIDTH 8
// Y2R_RGBMIN_LIMIT bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_RGBLIMIT_Y2R_RGBMIN_LIMIT_MASK 0xFF0000
#define DISPIF_FCONVA_SET_RGBLIMIT_Y2R_RGBMIN_LIMIT_SHIFT 16 
#define DISPIF_FCONVA_SET_RGBLIMIT_Y2R_RGBMIN_LIMIT_BIT 0xFF
#define DISPIF_FCONVA_SET_RGBLIMIT_Y2R_RGBMIN_LIMIT_BITWIDTH 8
// Reserved2 bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_RGBLIMIT_RESERVED2_MASK 0xFF000000
#define DISPIF_FCONVA_SET_RGBLIMIT_RESERVED2_SHIFT 24 
#define DISPIF_FCONVA_SET_RGBLIMIT_RESERVED2_BIT 0xFF
#define DISPIF_FCONVA_SET_RGBLIMIT_RESERVED2_BITWIDTH 8
// FCONVA_SET_R2YMTX_OFFSET Register
#define DISPIF_FCONVA_SET_R2YMTX_OFFSET_OFS      0x00001080
// R2Y_YOFFSET bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_R2YMTX_OFFSET_R2Y_YOFFSET_MASK 0xFF
#define DISPIF_FCONVA_SET_R2YMTX_OFFSET_R2Y_YOFFSET_SHIFT 0 
#define DISPIF_FCONVA_SET_R2YMTX_OFFSET_R2Y_YOFFSET_BIT 0xFF
#define DISPIF_FCONVA_SET_R2YMTX_OFFSET_R2Y_YOFFSET_BITWIDTH 8
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_R2YMTX_OFFSET_RESERVED_MASK 0xFF00
#define DISPIF_FCONVA_SET_R2YMTX_OFFSET_RESERVED_SHIFT 8 
#define DISPIF_FCONVA_SET_R2YMTX_OFFSET_RESERVED_BIT 0xFF
#define DISPIF_FCONVA_SET_R2YMTX_OFFSET_RESERVED_BITWIDTH 8
// R2Y_COFFSET bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_R2YMTX_OFFSET_R2Y_COFFSET_MASK 0xFF0000
#define DISPIF_FCONVA_SET_R2YMTX_OFFSET_R2Y_COFFSET_SHIFT 16 
#define DISPIF_FCONVA_SET_R2YMTX_OFFSET_R2Y_COFFSET_BIT 0xFF
#define DISPIF_FCONVA_SET_R2YMTX_OFFSET_R2Y_COFFSET_BITWIDTH 8
// Reserved2 bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_R2YMTX_OFFSET_RESERVED2_MASK 0xFF000000
#define DISPIF_FCONVA_SET_R2YMTX_OFFSET_RESERVED2_SHIFT 24 
#define DISPIF_FCONVA_SET_R2YMTX_OFFSET_RESERVED2_BIT 0xFF
#define DISPIF_FCONVA_SET_R2YMTX_OFFSET_RESERVED2_BITWIDTH 8
// FCONVA_SET_R2YMTX_COEF00 Register
#define DISPIF_FCONVA_SET_R2YMTX_COEF00_OFS      0x00001084
// R2Y_COEF00 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_R2YMTX_COEF00_R2Y_COEF00_MASK 0x3FF
#define DISPIF_FCONVA_SET_R2YMTX_COEF00_R2Y_COEF00_SHIFT 0 
#define DISPIF_FCONVA_SET_R2YMTX_COEF00_R2Y_COEF00_BIT 0x3FF
#define DISPIF_FCONVA_SET_R2YMTX_COEF00_R2Y_COEF00_BITWIDTH 10
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_R2YMTX_COEF00_RESERVED_MASK 0xFFFFFC00
#define DISPIF_FCONVA_SET_R2YMTX_COEF00_RESERVED_SHIFT 10 
#define DISPIF_FCONVA_SET_R2YMTX_COEF00_RESERVED_BIT 0x3FFFFF
#define DISPIF_FCONVA_SET_R2YMTX_COEF00_RESERVED_BITWIDTH 22
// FCONVA_SET_R2YMTX_COEF01 Register
#define DISPIF_FCONVA_SET_R2YMTX_COEF01_OFS      0x00001088
// R2Y_COEF01 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_R2YMTX_COEF01_R2Y_COEF01_MASK 0x3FF
#define DISPIF_FCONVA_SET_R2YMTX_COEF01_R2Y_COEF01_SHIFT 0 
#define DISPIF_FCONVA_SET_R2YMTX_COEF01_R2Y_COEF01_BIT 0x3FF
#define DISPIF_FCONVA_SET_R2YMTX_COEF01_R2Y_COEF01_BITWIDTH 10
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_R2YMTX_COEF01_RESERVED_MASK 0xFFFFFC00
#define DISPIF_FCONVA_SET_R2YMTX_COEF01_RESERVED_SHIFT 10 
#define DISPIF_FCONVA_SET_R2YMTX_COEF01_RESERVED_BIT 0x3FFFFF
#define DISPIF_FCONVA_SET_R2YMTX_COEF01_RESERVED_BITWIDTH 22
// FCONVA_SET_R2YMTX_COEF02 Register
#define DISPIF_FCONVA_SET_R2YMTX_COEF02_OFS      0x0000108C
// R2Y_COEF02 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_R2YMTX_COEF02_R2Y_COEF02_MASK 0x3FF
#define DISPIF_FCONVA_SET_R2YMTX_COEF02_R2Y_COEF02_SHIFT 0 
#define DISPIF_FCONVA_SET_R2YMTX_COEF02_R2Y_COEF02_BIT 0x3FF
#define DISPIF_FCONVA_SET_R2YMTX_COEF02_R2Y_COEF02_BITWIDTH 10
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_R2YMTX_COEF02_RESERVED_MASK 0xFFFFFC00
#define DISPIF_FCONVA_SET_R2YMTX_COEF02_RESERVED_SHIFT 10 
#define DISPIF_FCONVA_SET_R2YMTX_COEF02_RESERVED_BIT 0x3FFFFF
#define DISPIF_FCONVA_SET_R2YMTX_COEF02_RESERVED_BITWIDTH 22
// FCONVA_SET_R2YMTX_COEF10 Register
#define DISPIF_FCONVA_SET_R2YMTX_COEF10_OFS      0x00001090
// R2Y_COEF10 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_R2YMTX_COEF10_R2Y_COEF10_MASK 0x3FF
#define DISPIF_FCONVA_SET_R2YMTX_COEF10_R2Y_COEF10_SHIFT 0 
#define DISPIF_FCONVA_SET_R2YMTX_COEF10_R2Y_COEF10_BIT 0x3FF
#define DISPIF_FCONVA_SET_R2YMTX_COEF10_R2Y_COEF10_BITWIDTH 10
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_R2YMTX_COEF10_RESERVED_MASK 0xFFFFFC00
#define DISPIF_FCONVA_SET_R2YMTX_COEF10_RESERVED_SHIFT 10 
#define DISPIF_FCONVA_SET_R2YMTX_COEF10_RESERVED_BIT 0x3FFFFF
#define DISPIF_FCONVA_SET_R2YMTX_COEF10_RESERVED_BITWIDTH 22
// FCONVA_SET_R2YMTX_COEF11 Register
#define DISPIF_FCONVA_SET_R2YMTX_COEF11_OFS      0x00001094
// R2Y_COEF11 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_R2YMTX_COEF11_R2Y_COEF11_MASK 0x3FF
#define DISPIF_FCONVA_SET_R2YMTX_COEF11_R2Y_COEF11_SHIFT 0 
#define DISPIF_FCONVA_SET_R2YMTX_COEF11_R2Y_COEF11_BIT 0x3FF
#define DISPIF_FCONVA_SET_R2YMTX_COEF11_R2Y_COEF11_BITWIDTH 10
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_R2YMTX_COEF11_RESERVED_MASK 0xFFFFFC00
#define DISPIF_FCONVA_SET_R2YMTX_COEF11_RESERVED_SHIFT 10 
#define DISPIF_FCONVA_SET_R2YMTX_COEF11_RESERVED_BIT 0x3FFFFF
#define DISPIF_FCONVA_SET_R2YMTX_COEF11_RESERVED_BITWIDTH 22
// FCONVA_SET_R2YMTX_COEF12 Register
#define DISPIF_FCONVA_SET_R2YMTX_COEF12_OFS      0x00001098
// R2Y_COEF12 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_R2YMTX_COEF12_R2Y_COEF12_MASK 0x3FF
#define DISPIF_FCONVA_SET_R2YMTX_COEF12_R2Y_COEF12_SHIFT 0 
#define DISPIF_FCONVA_SET_R2YMTX_COEF12_R2Y_COEF12_BIT 0x3FF
#define DISPIF_FCONVA_SET_R2YMTX_COEF12_R2Y_COEF12_BITWIDTH 10
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_R2YMTX_COEF12_RESERVED_MASK 0xFFFFFC00
#define DISPIF_FCONVA_SET_R2YMTX_COEF12_RESERVED_SHIFT 10 
#define DISPIF_FCONVA_SET_R2YMTX_COEF12_RESERVED_BIT 0x3FFFFF
#define DISPIF_FCONVA_SET_R2YMTX_COEF12_RESERVED_BITWIDTH 22
// FCONVA_SET_R2YMTX_COEF20 Register
#define DISPIF_FCONVA_SET_R2YMTX_COEF20_OFS      0x0000109C
// R2Y_COEF20 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_R2YMTX_COEF20_R2Y_COEF20_MASK 0x3FF
#define DISPIF_FCONVA_SET_R2YMTX_COEF20_R2Y_COEF20_SHIFT 0 
#define DISPIF_FCONVA_SET_R2YMTX_COEF20_R2Y_COEF20_BIT 0x3FF
#define DISPIF_FCONVA_SET_R2YMTX_COEF20_R2Y_COEF20_BITWIDTH 10
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_R2YMTX_COEF20_RESERVED_MASK 0xFFFFFC00
#define DISPIF_FCONVA_SET_R2YMTX_COEF20_RESERVED_SHIFT 10 
#define DISPIF_FCONVA_SET_R2YMTX_COEF20_RESERVED_BIT 0x3FFFFF
#define DISPIF_FCONVA_SET_R2YMTX_COEF20_RESERVED_BITWIDTH 22
// FCONVA_SET_R2YMTX_COEF21 Register
#define DISPIF_FCONVA_SET_R2YMTX_COEF21_OFS      0x000010A0
// R2Y_COEF21 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_R2YMTX_COEF21_R2Y_COEF21_MASK 0x3FF
#define DISPIF_FCONVA_SET_R2YMTX_COEF21_R2Y_COEF21_SHIFT 0 
#define DISPIF_FCONVA_SET_R2YMTX_COEF21_R2Y_COEF21_BIT 0x3FF
#define DISPIF_FCONVA_SET_R2YMTX_COEF21_R2Y_COEF21_BITWIDTH 10
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_R2YMTX_COEF21_RESERVED_MASK 0xFFFFFC00
#define DISPIF_FCONVA_SET_R2YMTX_COEF21_RESERVED_SHIFT 10 
#define DISPIF_FCONVA_SET_R2YMTX_COEF21_RESERVED_BIT 0x3FFFFF
#define DISPIF_FCONVA_SET_R2YMTX_COEF21_RESERVED_BITWIDTH 22
// FCONVA_SET_R2YMTX_COEF22 Register
#define DISPIF_FCONVA_SET_R2YMTX_COEF22_OFS      0x000010A4
// R2Y_COEF22 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_R2YMTX_COEF22_R2Y_COEF22_MASK 0x3FF
#define DISPIF_FCONVA_SET_R2YMTX_COEF22_R2Y_COEF22_SHIFT 0 
#define DISPIF_FCONVA_SET_R2YMTX_COEF22_R2Y_COEF22_BIT 0x3FF
#define DISPIF_FCONVA_SET_R2YMTX_COEF22_R2Y_COEF22_BITWIDTH 10
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_R2YMTX_COEF22_RESERVED_MASK 0xFFFFFC00
#define DISPIF_FCONVA_SET_R2YMTX_COEF22_RESERVED_SHIFT 10 
#define DISPIF_FCONVA_SET_R2YMTX_COEF22_RESERVED_BIT 0x3FFFFF
#define DISPIF_FCONVA_SET_R2YMTX_COEF22_RESERVED_BITWIDTH 22
// FCONVA_SET_YLIMIT Register
#define DISPIF_FCONVA_SET_YLIMIT_OFS             0x000010A8
// R2Y_YMAX_LIMIT bitfiled (RW) Reset=11111111
#define DISPIF_FCONVA_SET_YLIMIT_R2Y_YMAX_LIMIT_MASK 0xFF
#define DISPIF_FCONVA_SET_YLIMIT_R2Y_YMAX_LIMIT_SHIFT 0 
#define DISPIF_FCONVA_SET_YLIMIT_R2Y_YMAX_LIMIT_BIT 0xFF
#define DISPIF_FCONVA_SET_YLIMIT_R2Y_YMAX_LIMIT_BITWIDTH 8
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_YLIMIT_RESERVED_MASK   0xFF00
#define DISPIF_FCONVA_SET_YLIMIT_RESERVED_SHIFT  8 
#define DISPIF_FCONVA_SET_YLIMIT_RESERVED_BIT    0xFF
#define DISPIF_FCONVA_SET_YLIMIT_RESERVED_BITWIDTH 8
// R2Y_YMIN_LIMIT bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_YLIMIT_R2Y_YMIN_LIMIT_MASK 0xFF0000
#define DISPIF_FCONVA_SET_YLIMIT_R2Y_YMIN_LIMIT_SHIFT 16 
#define DISPIF_FCONVA_SET_YLIMIT_R2Y_YMIN_LIMIT_BIT 0xFF
#define DISPIF_FCONVA_SET_YLIMIT_R2Y_YMIN_LIMIT_BITWIDTH 8
// Reserved2 bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_YLIMIT_RESERVED2_MASK  0xFF000000
#define DISPIF_FCONVA_SET_YLIMIT_RESERVED2_SHIFT 24 
#define DISPIF_FCONVA_SET_YLIMIT_RESERVED2_BIT   0xFF
#define DISPIF_FCONVA_SET_YLIMIT_RESERVED2_BITWIDTH 8
// FCONVA_SET_CLIMIT Register
#define DISPIF_FCONVA_SET_CLIMIT_OFS             0x000010AC
// R2Y_CMAX_LIMIT bitfiled (RW) Reset=11111111
#define DISPIF_FCONVA_SET_CLIMIT_R2Y_CMAX_LIMIT_MASK 0xFF
#define DISPIF_FCONVA_SET_CLIMIT_R2Y_CMAX_LIMIT_SHIFT 0 
#define DISPIF_FCONVA_SET_CLIMIT_R2Y_CMAX_LIMIT_BIT 0xFF
#define DISPIF_FCONVA_SET_CLIMIT_R2Y_CMAX_LIMIT_BITWIDTH 8
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_CLIMIT_RESERVED_MASK   0xFF00
#define DISPIF_FCONVA_SET_CLIMIT_RESERVED_SHIFT  8 
#define DISPIF_FCONVA_SET_CLIMIT_RESERVED_BIT    0xFF
#define DISPIF_FCONVA_SET_CLIMIT_RESERVED_BITWIDTH 8
// R2Y_CMIN_LIMIT bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_CLIMIT_R2Y_CMIN_LIMIT_MASK 0xFF0000
#define DISPIF_FCONVA_SET_CLIMIT_R2Y_CMIN_LIMIT_SHIFT 16 
#define DISPIF_FCONVA_SET_CLIMIT_R2Y_CMIN_LIMIT_BIT 0xFF
#define DISPIF_FCONVA_SET_CLIMIT_R2Y_CMIN_LIMIT_BITWIDTH 8
// Reserved2 bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_CLIMIT_RESERVED2_MASK  0xFF000000
#define DISPIF_FCONVA_SET_CLIMIT_RESERVED2_SHIFT 24 
#define DISPIF_FCONVA_SET_CLIMIT_RESERVED2_BIT   0xFF
#define DISPIF_FCONVA_SET_CLIMIT_RESERVED2_BITWIDTH 8
// FCONVA_TRANS_IN_FORMAT Register
#define DISPIF_FCONVA_TRANS_IN_FORMAT_OFS        0x00001100
// IN_COLORFORMAT bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_IN_FORMAT_IN_COLORFORMAT_MASK 0x3
#define DISPIF_FCONVA_TRANS_IN_FORMAT_IN_COLORFORMAT_SHIFT 0 
#define DISPIF_FCONVA_TRANS_IN_FORMAT_IN_COLORFORMAT_BIT 0x3
#define DISPIF_FCONVA_TRANS_IN_FORMAT_IN_COLORFORMAT_BITWIDTH 2
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_IN_FORMAT_RESERVED_MASK 0xC
#define DISPIF_FCONVA_TRANS_IN_FORMAT_RESERVED_SHIFT 2 
#define DISPIF_FCONVA_TRANS_IN_FORMAT_RESERVED_BIT 0x3
#define DISPIF_FCONVA_TRANS_IN_FORMAT_RESERVED_BITWIDTH 2
// IN_PLANE bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_IN_FORMAT_IN_PLANE_MASK 0x30
#define DISPIF_FCONVA_TRANS_IN_FORMAT_IN_PLANE_SHIFT 4 
#define DISPIF_FCONVA_TRANS_IN_FORMAT_IN_PLANE_BIT 0x3
#define DISPIF_FCONVA_TRANS_IN_FORMAT_IN_PLANE_BITWIDTH 2
// Reserved2 bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_IN_FORMAT_RESERVED2_MASK 0xC0
#define DISPIF_FCONVA_TRANS_IN_FORMAT_RESERVED2_SHIFT 6 
#define DISPIF_FCONVA_TRANS_IN_FORMAT_RESERVED2_BIT 0x3
#define DISPIF_FCONVA_TRANS_IN_FORMAT_RESERVED2_BITWIDTH 2
// IN_SCAN bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_IN_FORMAT_IN_SCAN_MASK 0x100
#define DISPIF_FCONVA_TRANS_IN_FORMAT_IN_SCAN_SHIFT 8 
#define DISPIF_FCONVA_TRANS_IN_FORMAT_IN_SCAN_BIT 0x1
#define DISPIF_FCONVA_TRANS_IN_FORMAT_IN_SCAN_BITWIDTH 1
// Reserved3 bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_IN_FORMAT_RESERVED3_MASK 0xFE00
#define DISPIF_FCONVA_TRANS_IN_FORMAT_RESERVED3_SHIFT 9 
#define DISPIF_FCONVA_TRANS_IN_FORMAT_RESERVED3_BIT 0x7F
#define DISPIF_FCONVA_TRANS_IN_FORMAT_RESERVED3_BITWIDTH 7
// IN_FORMATID bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_IN_FORMAT_IN_FORMATID_MASK 0xFF0000
#define DISPIF_FCONVA_TRANS_IN_FORMAT_IN_FORMATID_SHIFT 16 
#define DISPIF_FCONVA_TRANS_IN_FORMAT_IN_FORMATID_BIT 0xFF
#define DISPIF_FCONVA_TRANS_IN_FORMAT_IN_FORMATID_BITWIDTH 8
// Reserved4 bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_IN_FORMAT_RESERVED4_MASK 0xFF000000
#define DISPIF_FCONVA_TRANS_IN_FORMAT_RESERVED4_SHIFT 24 
#define DISPIF_FCONVA_TRANS_IN_FORMAT_RESERVED4_BIT 0xFF
#define DISPIF_FCONVA_TRANS_IN_FORMAT_RESERVED4_BITWIDTH 8
// FCONVA_TRANS_IN_HSIZE Register
#define DISPIF_FCONVA_TRANS_IN_HSIZE_OFS         0x00001104
// IN_HSIZE bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_IN_HSIZE_IN_HSIZE_MASK 0x7FF
#define DISPIF_FCONVA_TRANS_IN_HSIZE_IN_HSIZE_SHIFT 0 
#define DISPIF_FCONVA_TRANS_IN_HSIZE_IN_HSIZE_BIT 0x7FF
#define DISPIF_FCONVA_TRANS_IN_HSIZE_IN_HSIZE_BITWIDTH 11
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_IN_HSIZE_RESERVED_MASK 0xFFFFF800
#define DISPIF_FCONVA_TRANS_IN_HSIZE_RESERVED_SHIFT 11 
#define DISPIF_FCONVA_TRANS_IN_HSIZE_RESERVED_BIT 0x1FFFFF
#define DISPIF_FCONVA_TRANS_IN_HSIZE_RESERVED_BITWIDTH 21
// FCONVA_TRANS_IN_VSIZE Register
#define DISPIF_FCONVA_TRANS_IN_VSIZE_OFS         0x00001108
// IN_VSIZE bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_IN_VSIZE_IN_VSIZE_MASK 0x3FF
#define DISPIF_FCONVA_TRANS_IN_VSIZE_IN_VSIZE_SHIFT 0 
#define DISPIF_FCONVA_TRANS_IN_VSIZE_IN_VSIZE_BIT 0x3FF
#define DISPIF_FCONVA_TRANS_IN_VSIZE_IN_VSIZE_BITWIDTH 10
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_IN_VSIZE_RESERVED_MASK 0xFFFFFC00
#define DISPIF_FCONVA_TRANS_IN_VSIZE_RESERVED_SHIFT 10 
#define DISPIF_FCONVA_TRANS_IN_VSIZE_RESERVED_BIT 0x3FFFFF
#define DISPIF_FCONVA_TRANS_IN_VSIZE_RESERVED_BITWIDTH 22
// FCONVA_TRANS_IN_BASEADDR_GY Register
#define DISPIF_FCONVA_TRANS_IN_BASEADDR_GY_OFS   0x00001110
// IN_BADDR_GY bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_IN_BASEADDR_GY_IN_BADDR_GY_MASK 0xFFFFFFFF
#define DISPIF_FCONVA_TRANS_IN_BASEADDR_GY_IN_BADDR_GY_SHIFT 0 
#define DISPIF_FCONVA_TRANS_IN_BASEADDR_GY_IN_BADDR_GY_BIT 0xFFFFFFFF
#define DISPIF_FCONVA_TRANS_IN_BASEADDR_GY_IN_BADDR_GY_BITWIDTH 32
// FCONVA_TRANS_IN_BASEADDR_BCB Register
#define DISPIF_FCONVA_TRANS_IN_BASEADDR_BCB_OFS  0x00001114
// IN_BADDR_BCB bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_IN_BASEADDR_BCB_IN_BADDR_BCB_MASK 0xFFFFFFFF
#define DISPIF_FCONVA_TRANS_IN_BASEADDR_BCB_IN_BADDR_BCB_SHIFT 0 
#define DISPIF_FCONVA_TRANS_IN_BASEADDR_BCB_IN_BADDR_BCB_BIT 0xFFFFFFFF
#define DISPIF_FCONVA_TRANS_IN_BASEADDR_BCB_IN_BADDR_BCB_BITWIDTH 32
// FCONVA_TRANS_IN_BASEADDR_RCR Register
#define DISPIF_FCONVA_TRANS_IN_BASEADDR_RCR_OFS  0x00001118
// IN_BADDR_RCR bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_IN_BASEADDR_RCR_IN_BADDR_RCR_MASK 0xFFFFFFFF
#define DISPIF_FCONVA_TRANS_IN_BASEADDR_RCR_IN_BADDR_RCR_SHIFT 0 
#define DISPIF_FCONVA_TRANS_IN_BASEADDR_RCR_IN_BADDR_RCR_BIT 0xFFFFFFFF
#define DISPIF_FCONVA_TRANS_IN_BASEADDR_RCR_IN_BADDR_RCR_BITWIDTH 32
// FCONVA_TRANS_IN_PITCH_GY Register
#define DISPIF_FCONVA_TRANS_IN_PITCH_GY_OFS      0x0000111C
// IN_PITCH_GY bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_IN_PITCH_GY_IN_PITCH_GY_MASK 0xFFF
#define DISPIF_FCONVA_TRANS_IN_PITCH_GY_IN_PITCH_GY_SHIFT 0 
#define DISPIF_FCONVA_TRANS_IN_PITCH_GY_IN_PITCH_GY_BIT 0xFFF
#define DISPIF_FCONVA_TRANS_IN_PITCH_GY_IN_PITCH_GY_BITWIDTH 12
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_IN_PITCH_GY_RESERVED_MASK 0xFFFFF000
#define DISPIF_FCONVA_TRANS_IN_PITCH_GY_RESERVED_SHIFT 12 
#define DISPIF_FCONVA_TRANS_IN_PITCH_GY_RESERVED_BIT 0xFFFFF
#define DISPIF_FCONVA_TRANS_IN_PITCH_GY_RESERVED_BITWIDTH 20
// FCONVA_TRANS_IN_PITCH_BCB Register
#define DISPIF_FCONVA_TRANS_IN_PITCH_BCB_OFS     0x00001120
// IN_PITCH_BCB bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_IN_PITCH_BCB_IN_PITCH_BCB_MASK 0xFFF
#define DISPIF_FCONVA_TRANS_IN_PITCH_BCB_IN_PITCH_BCB_SHIFT 0 
#define DISPIF_FCONVA_TRANS_IN_PITCH_BCB_IN_PITCH_BCB_BIT 0xFFF
#define DISPIF_FCONVA_TRANS_IN_PITCH_BCB_IN_PITCH_BCB_BITWIDTH 12
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_IN_PITCH_BCB_RESERVED_MASK 0xFFFFF000
#define DISPIF_FCONVA_TRANS_IN_PITCH_BCB_RESERVED_SHIFT 12 
#define DISPIF_FCONVA_TRANS_IN_PITCH_BCB_RESERVED_BIT 0xFFFFF
#define DISPIF_FCONVA_TRANS_IN_PITCH_BCB_RESERVED_BITWIDTH 20
// FCONVA_TRANS_IN_PITCH_RCR Register
#define DISPIF_FCONVA_TRANS_IN_PITCH_RCR_OFS     0x00001124
// IN_PITCH_RCR bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_IN_PITCH_RCR_IN_PITCH_RCR_MASK 0xFFF
#define DISPIF_FCONVA_TRANS_IN_PITCH_RCR_IN_PITCH_RCR_SHIFT 0 
#define DISPIF_FCONVA_TRANS_IN_PITCH_RCR_IN_PITCH_RCR_BIT 0xFFF
#define DISPIF_FCONVA_TRANS_IN_PITCH_RCR_IN_PITCH_RCR_BITWIDTH 12
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_IN_PITCH_RCR_RESERVED_MASK 0xFFFFF000
#define DISPIF_FCONVA_TRANS_IN_PITCH_RCR_RESERVED_SHIFT 12 
#define DISPIF_FCONVA_TRANS_IN_PITCH_RCR_RESERVED_BIT 0xFFFFF
#define DISPIF_FCONVA_TRANS_IN_PITCH_RCR_RESERVED_BITWIDTH 20
// FCONVA_TRANS_OUT_FORMAT Register
#define DISPIF_FCONVA_TRANS_OUT_FORMAT_OFS       0x00001140
// OUT_COLORFORMAT bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_OUT_FORMAT_OUT_COLORFORMAT_MASK 0x3
#define DISPIF_FCONVA_TRANS_OUT_FORMAT_OUT_COLORFORMAT_SHIFT 0 
#define DISPIF_FCONVA_TRANS_OUT_FORMAT_OUT_COLORFORMAT_BIT 0x3
#define DISPIF_FCONVA_TRANS_OUT_FORMAT_OUT_COLORFORMAT_BITWIDTH 2
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_OUT_FORMAT_RESERVED_MASK 0xC
#define DISPIF_FCONVA_TRANS_OUT_FORMAT_RESERVED_SHIFT 2 
#define DISPIF_FCONVA_TRANS_OUT_FORMAT_RESERVED_BIT 0x3
#define DISPIF_FCONVA_TRANS_OUT_FORMAT_RESERVED_BITWIDTH 2
// OUT_PLANE bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_OUT_FORMAT_OUT_PLANE_MASK 0x30
#define DISPIF_FCONVA_TRANS_OUT_FORMAT_OUT_PLANE_SHIFT 4 
#define DISPIF_FCONVA_TRANS_OUT_FORMAT_OUT_PLANE_BIT 0x3
#define DISPIF_FCONVA_TRANS_OUT_FORMAT_OUT_PLANE_BITWIDTH 2
// Reserved2 bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_OUT_FORMAT_RESERVED2_MASK 0xC0
#define DISPIF_FCONVA_TRANS_OUT_FORMAT_RESERVED2_SHIFT 6 
#define DISPIF_FCONVA_TRANS_OUT_FORMAT_RESERVED2_BIT 0x3
#define DISPIF_FCONVA_TRANS_OUT_FORMAT_RESERVED2_BITWIDTH 2
// OUT_SCAN bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_OUT_FORMAT_OUT_SCAN_MASK 0x100
#define DISPIF_FCONVA_TRANS_OUT_FORMAT_OUT_SCAN_SHIFT 8 
#define DISPIF_FCONVA_TRANS_OUT_FORMAT_OUT_SCAN_BIT 0x1
#define DISPIF_FCONVA_TRANS_OUT_FORMAT_OUT_SCAN_BITWIDTH 1
// Reserved3 bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_OUT_FORMAT_RESERVED3_MASK 0xFE00
#define DISPIF_FCONVA_TRANS_OUT_FORMAT_RESERVED3_SHIFT 9 
#define DISPIF_FCONVA_TRANS_OUT_FORMAT_RESERVED3_BIT 0x7F
#define DISPIF_FCONVA_TRANS_OUT_FORMAT_RESERVED3_BITWIDTH 7
// OUT_FORMATID bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_OUT_FORMAT_OUT_FORMATID_MASK 0xFF0000
#define DISPIF_FCONVA_TRANS_OUT_FORMAT_OUT_FORMATID_SHIFT 16 
#define DISPIF_FCONVA_TRANS_OUT_FORMAT_OUT_FORMATID_BIT 0xFF
#define DISPIF_FCONVA_TRANS_OUT_FORMAT_OUT_FORMATID_BITWIDTH 8
// Reserved4 bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_OUT_FORMAT_RESERVED4_MASK 0xFF000000
#define DISPIF_FCONVA_TRANS_OUT_FORMAT_RESERVED4_SHIFT 24 
#define DISPIF_FCONVA_TRANS_OUT_FORMAT_RESERVED4_BIT 0xFF
#define DISPIF_FCONVA_TRANS_OUT_FORMAT_RESERVED4_BITWIDTH 8
// FCONVA_TRANS_OUT_HSIZE Register
#define DISPIF_FCONVA_TRANS_OUT_HSIZE_OFS        0x00001144
// OUT_HSIZE bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_OUT_HSIZE_OUT_HSIZE_MASK 0x7FF
#define DISPIF_FCONVA_TRANS_OUT_HSIZE_OUT_HSIZE_SHIFT 0 
#define DISPIF_FCONVA_TRANS_OUT_HSIZE_OUT_HSIZE_BIT 0x7FF
#define DISPIF_FCONVA_TRANS_OUT_HSIZE_OUT_HSIZE_BITWIDTH 11
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_OUT_HSIZE_RESERVED_MASK 0xFFFFF800
#define DISPIF_FCONVA_TRANS_OUT_HSIZE_RESERVED_SHIFT 11 
#define DISPIF_FCONVA_TRANS_OUT_HSIZE_RESERVED_BIT 0x1FFFFF
#define DISPIF_FCONVA_TRANS_OUT_HSIZE_RESERVED_BITWIDTH 21
// FCONVA_TRANS_OUT_VSIZE Register
#define DISPIF_FCONVA_TRANS_OUT_VSIZE_OFS        0x00001148
// OUT_VSIZE bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_OUT_VSIZE_OUT_VSIZE_MASK 0x3FF
#define DISPIF_FCONVA_TRANS_OUT_VSIZE_OUT_VSIZE_SHIFT 0 
#define DISPIF_FCONVA_TRANS_OUT_VSIZE_OUT_VSIZE_BIT 0x3FF
#define DISPIF_FCONVA_TRANS_OUT_VSIZE_OUT_VSIZE_BITWIDTH 10
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_OUT_VSIZE_RESERVED_MASK 0xFFFFFC00
#define DISPIF_FCONVA_TRANS_OUT_VSIZE_RESERVED_SHIFT 10 
#define DISPIF_FCONVA_TRANS_OUT_VSIZE_RESERVED_BIT 0x3FFFFF
#define DISPIF_FCONVA_TRANS_OUT_VSIZE_RESERVED_BITWIDTH 22
// FCONVA_TRANS_OUT_BASEADDR_GY Register
#define DISPIF_FCONVA_TRANS_OUT_BASEADDR_GY_OFS  0x00001150
// OUT_BADDR_GY bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_OUT_BASEADDR_GY_OUT_BADDR_GY_MASK 0xFFFFFFFF
#define DISPIF_FCONVA_TRANS_OUT_BASEADDR_GY_OUT_BADDR_GY_SHIFT 0 
#define DISPIF_FCONVA_TRANS_OUT_BASEADDR_GY_OUT_BADDR_GY_BIT 0xFFFFFFFF
#define DISPIF_FCONVA_TRANS_OUT_BASEADDR_GY_OUT_BADDR_GY_BITWIDTH 32
// FCONVA_TRANS_OUT_BASEADDR_BCB Register
#define DISPIF_FCONVA_TRANS_OUT_BASEADDR_BCB_OFS 0x00001154
// OUT_BADDR_BCB bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_OUT_BASEADDR_BCB_OUT_BADDR_BCB_MASK 0xFFFFFFFF
#define DISPIF_FCONVA_TRANS_OUT_BASEADDR_BCB_OUT_BADDR_BCB_SHIFT 0 
#define DISPIF_FCONVA_TRANS_OUT_BASEADDR_BCB_OUT_BADDR_BCB_BIT 0xFFFFFFFF
#define DISPIF_FCONVA_TRANS_OUT_BASEADDR_BCB_OUT_BADDR_BCB_BITWIDTH 32
// FCONVA_TRANS_OUT_BASEADDR_RCR Register
#define DISPIF_FCONVA_TRANS_OUT_BASEADDR_RCR_OFS 0x00001158
// OUT_BADDR_RCR bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_OUT_BASEADDR_RCR_OUT_BADDR_RCR_MASK 0xFFFFFFFF
#define DISPIF_FCONVA_TRANS_OUT_BASEADDR_RCR_OUT_BADDR_RCR_SHIFT 0 
#define DISPIF_FCONVA_TRANS_OUT_BASEADDR_RCR_OUT_BADDR_RCR_BIT 0xFFFFFFFF
#define DISPIF_FCONVA_TRANS_OUT_BASEADDR_RCR_OUT_BADDR_RCR_BITWIDTH 32
// FCONVA_TRANS_OUT_PITCH_GY Register
#define DISPIF_FCONVA_TRANS_OUT_PITCH_GY_OFS     0x0000115C
// OUT_PITCH_GY bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_OUT_PITCH_GY_OUT_PITCH_GY_MASK 0xFFF
#define DISPIF_FCONVA_TRANS_OUT_PITCH_GY_OUT_PITCH_GY_SHIFT 0 
#define DISPIF_FCONVA_TRANS_OUT_PITCH_GY_OUT_PITCH_GY_BIT 0xFFF
#define DISPIF_FCONVA_TRANS_OUT_PITCH_GY_OUT_PITCH_GY_BITWIDTH 12
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_OUT_PITCH_GY_RESERVED_MASK 0xFFFFF000
#define DISPIF_FCONVA_TRANS_OUT_PITCH_GY_RESERVED_SHIFT 12 
#define DISPIF_FCONVA_TRANS_OUT_PITCH_GY_RESERVED_BIT 0xFFFFF
#define DISPIF_FCONVA_TRANS_OUT_PITCH_GY_RESERVED_BITWIDTH 20
// FCONVA_TRANS_OUT_PITCH_BCB Register
#define DISPIF_FCONVA_TRANS_OUT_PITCH_BCB_OFS    0x00001160
// OUT_PITCH_BCB bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_OUT_PITCH_BCB_OUT_PITCH_BCB_MASK 0xFFF
#define DISPIF_FCONVA_TRANS_OUT_PITCH_BCB_OUT_PITCH_BCB_SHIFT 0 
#define DISPIF_FCONVA_TRANS_OUT_PITCH_BCB_OUT_PITCH_BCB_BIT 0xFFF
#define DISPIF_FCONVA_TRANS_OUT_PITCH_BCB_OUT_PITCH_BCB_BITWIDTH 12
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_OUT_PITCH_BCB_RESERVED_MASK 0xFFFFF000
#define DISPIF_FCONVA_TRANS_OUT_PITCH_BCB_RESERVED_SHIFT 12 
#define DISPIF_FCONVA_TRANS_OUT_PITCH_BCB_RESERVED_BIT 0xFFFFF
#define DISPIF_FCONVA_TRANS_OUT_PITCH_BCB_RESERVED_BITWIDTH 20
// FCONVA_TRANS_OUT_PITCH_RCR Register
#define DISPIF_FCONVA_TRANS_OUT_PITCH_RCR_OFS    0x00001164
// OUT_PITCH_RCR bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_OUT_PITCH_RCR_OUT_PITCH_RCR_MASK 0xFFF
#define DISPIF_FCONVA_TRANS_OUT_PITCH_RCR_OUT_PITCH_RCR_SHIFT 0 
#define DISPIF_FCONVA_TRANS_OUT_PITCH_RCR_OUT_PITCH_RCR_BIT 0xFFF
#define DISPIF_FCONVA_TRANS_OUT_PITCH_RCR_OUT_PITCH_RCR_BITWIDTH 12
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_OUT_PITCH_RCR_RESERVED_MASK 0xFFFFF000
#define DISPIF_FCONVA_TRANS_OUT_PITCH_RCR_RESERVED_SHIFT 12 
#define DISPIF_FCONVA_TRANS_OUT_PITCH_RCR_RESERVED_BIT 0xFFFFF
#define DISPIF_FCONVA_TRANS_OUT_PITCH_RCR_RESERVED_BITWIDTH 20
// FCONVA_TRANS_FORCE_MODE Register
#define DISPIF_FCONVA_TRANS_FORCE_MODE_OFS       0x00001180
// FORCE_MODE bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_FORCE_MODE_FORCE_MODE_MASK 0x1
#define DISPIF_FCONVA_TRANS_FORCE_MODE_FORCE_MODE_SHIFT 0 
#define DISPIF_FCONVA_TRANS_FORCE_MODE_FORCE_MODE_BIT 0x1
#define DISPIF_FCONVA_TRANS_FORCE_MODE_FORCE_MODE_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_FORCE_MODE_RESERVED_MASK 0xFFFFFFFE
#define DISPIF_FCONVA_TRANS_FORCE_MODE_RESERVED_SHIFT 1 
#define DISPIF_FCONVA_TRANS_FORCE_MODE_RESERVED_BIT 0x7FFFFFFF
#define DISPIF_FCONVA_TRANS_FORCE_MODE_RESERVED_BITWIDTH 31
// FCONVA_CH_FORCE_GY Register
#define DISPIF_FCONVA_CH_FORCE_GY_OFS            0x00001184
// FORCE_GY bitfiled (RO) Reset=0
#define DISPIF_FCONVA_CH_FORCE_GY_FORCE_GY_MASK  0xFF
#define DISPIF_FCONVA_CH_FORCE_GY_FORCE_GY_SHIFT 0 
#define DISPIF_FCONVA_CH_FORCE_GY_FORCE_GY_BIT   0xFF
#define DISPIF_FCONVA_CH_FORCE_GY_FORCE_GY_BITWIDTH 8
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_CH_FORCE_GY_RESERVED_MASK  0xFFFFFF00
#define DISPIF_FCONVA_CH_FORCE_GY_RESERVED_SHIFT 8 
#define DISPIF_FCONVA_CH_FORCE_GY_RESERVED_BIT   0xFFFFFF
#define DISPIF_FCONVA_CH_FORCE_GY_RESERVED_BITWIDTH 24
// FCONVA_CH_FORCE_BCB Register
#define DISPIF_FCONVA_CH_FORCE_BCB_OFS           0x00001188
// FORCE_BCB bitfiled (RO) Reset=0
#define DISPIF_FCONVA_CH_FORCE_BCB_FORCE_BCB_MASK 0xFF
#define DISPIF_FCONVA_CH_FORCE_BCB_FORCE_BCB_SHIFT 0 
#define DISPIF_FCONVA_CH_FORCE_BCB_FORCE_BCB_BIT 0xFF
#define DISPIF_FCONVA_CH_FORCE_BCB_FORCE_BCB_BITWIDTH 8
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_CH_FORCE_BCB_RESERVED_MASK 0xFFFFFF00
#define DISPIF_FCONVA_CH_FORCE_BCB_RESERVED_SHIFT 8 
#define DISPIF_FCONVA_CH_FORCE_BCB_RESERVED_BIT  0xFFFFFF
#define DISPIF_FCONVA_CH_FORCE_BCB_RESERVED_BITWIDTH 24
// FCONVA_CH_FORCE_R Register
#define DISPIF_FCONVA_CH_FORCE_R_OFS             0x0000118C
// FORCE_RCR bitfiled (RO) Reset=0
#define DISPIF_FCONVA_CH_FORCE_R_FORCE_RCR_MASK  0xFF
#define DISPIF_FCONVA_CH_FORCE_R_FORCE_RCR_SHIFT 0 
#define DISPIF_FCONVA_CH_FORCE_R_FORCE_RCR_BIT   0xFF
#define DISPIF_FCONVA_CH_FORCE_R_FORCE_RCR_BITWIDTH 8
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_CH_FORCE_R_RESERVED_MASK   0xFFFFFF00
#define DISPIF_FCONVA_CH_FORCE_R_RESERVED_SHIFT  8 
#define DISPIF_FCONVA_CH_FORCE_R_RESERVED_BIT    0xFFFFFF
#define DISPIF_FCONVA_CH_FORCE_R_RESERVED_BITWIDTH 24
// FCONVA_CH_FORCE_A Register
#define DISPIF_FCONVA_CH_FORCE_A_OFS             0x00001190
// FORCE_ALPHA bitfiled (RO) Reset=0
#define DISPIF_FCONVA_CH_FORCE_A_FORCE_ALPHA_MASK 0xFF
#define DISPIF_FCONVA_CH_FORCE_A_FORCE_ALPHA_SHIFT 0 
#define DISPIF_FCONVA_CH_FORCE_A_FORCE_ALPHA_BIT 0xFF
#define DISPIF_FCONVA_CH_FORCE_A_FORCE_ALPHA_BITWIDTH 8
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_CH_FORCE_A_RESERVED_MASK   0xFFFFFF00
#define DISPIF_FCONVA_CH_FORCE_A_RESERVED_SHIFT  8 
#define DISPIF_FCONVA_CH_FORCE_A_RESERVED_BIT    0xFFFFFF
#define DISPIF_FCONVA_CH_FORCE_A_RESERVED_BITWIDTH 24
// FCONVA_TRANS_CROP Register
#define DISPIF_FCONVA_TRANS_CROP_OFS             0x000011B0
// CROP_UPPER bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_CROP_CROP_UPPER_MASK 0xF
#define DISPIF_FCONVA_TRANS_CROP_CROP_UPPER_SHIFT 0 
#define DISPIF_FCONVA_TRANS_CROP_CROP_UPPER_BIT  0xF
#define DISPIF_FCONVA_TRANS_CROP_CROP_UPPER_BITWIDTH 4
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_CROP_RESERVED_MASK   0xF0
#define DISPIF_FCONVA_TRANS_CROP_RESERVED_SHIFT  4 
#define DISPIF_FCONVA_TRANS_CROP_RESERVED_BIT    0xF
#define DISPIF_FCONVA_TRANS_CROP_RESERVED_BITWIDTH 4
// CROP_LOWER bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_CROP_CROP_LOWER_MASK 0xF00
#define DISPIF_FCONVA_TRANS_CROP_CROP_LOWER_SHIFT 8 
#define DISPIF_FCONVA_TRANS_CROP_CROP_LOWER_BIT  0xF
#define DISPIF_FCONVA_TRANS_CROP_CROP_LOWER_BITWIDTH 4
// Reserved2 bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_CROP_RESERVED2_MASK  0xF000
#define DISPIF_FCONVA_TRANS_CROP_RESERVED2_SHIFT 12 
#define DISPIF_FCONVA_TRANS_CROP_RESERVED2_BIT   0xF
#define DISPIF_FCONVA_TRANS_CROP_RESERVED2_BITWIDTH 4
// CROP_LEFT bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_CROP_CROP_LEFT_MASK  0xF0000
#define DISPIF_FCONVA_TRANS_CROP_CROP_LEFT_SHIFT 16 
#define DISPIF_FCONVA_TRANS_CROP_CROP_LEFT_BIT   0xF
#define DISPIF_FCONVA_TRANS_CROP_CROP_LEFT_BITWIDTH 4
// Reserved3 bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_CROP_RESERVED3_MASK  0xF00000
#define DISPIF_FCONVA_TRANS_CROP_RESERVED3_SHIFT 20 
#define DISPIF_FCONVA_TRANS_CROP_RESERVED3_BIT   0xF
#define DISPIF_FCONVA_TRANS_CROP_RESERVED3_BITWIDTH 4
// CROP_RIGHT bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_CROP_CROP_RIGHT_MASK 0xF000000
#define DISPIF_FCONVA_TRANS_CROP_CROP_RIGHT_SHIFT 24 
#define DISPIF_FCONVA_TRANS_CROP_CROP_RIGHT_BIT  0xF
#define DISPIF_FCONVA_TRANS_CROP_CROP_RIGHT_BITWIDTH 4
// Reserved4 bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_CROP_RESERVED4_MASK  0xF0000000
#define DISPIF_FCONVA_TRANS_CROP_RESERVED4_SHIFT 28 
#define DISPIF_FCONVA_TRANS_CROP_RESERVED4_BIT   0xF
#define DISPIF_FCONVA_TRANS_CROP_RESERVED4_BITWIDTH 4
// FCONVA_TRANS_STATUS Register
#define DISPIF_FCONVA_TRANS_STATUS_OFS           0x000011D0
// TRUNS_STATUS bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_STATUS_TRUNS_STATUS_MASK 0x1
#define DISPIF_FCONVA_TRANS_STATUS_TRUNS_STATUS_SHIFT 0 
#define DISPIF_FCONVA_TRANS_STATUS_TRUNS_STATUS_BIT 0x1
#define DISPIF_FCONVA_TRANS_STATUS_TRUNS_STATUS_BITWIDTH 1
// TRANS_CHANNEL bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_STATUS_TRANS_CHANNEL_MASK 0x2
#define DISPIF_FCONVA_TRANS_STATUS_TRANS_CHANNEL_SHIFT 1 
#define DISPIF_FCONVA_TRANS_STATUS_TRANS_CHANNEL_BIT 0x1
#define DISPIF_FCONVA_TRANS_STATUS_TRANS_CHANNEL_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_STATUS_RESERVED_MASK 0xFC
#define DISPIF_FCONVA_TRANS_STATUS_RESERVED_SHIFT 2 
#define DISPIF_FCONVA_TRANS_STATUS_RESERVED_BIT  0x3F
#define DISPIF_FCONVA_TRANS_STATUS_RESERVED_BITWIDTH 6
// MERGE_STATUS bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_STATUS_MERGE_STATUS_MASK 0x100
#define DISPIF_FCONVA_TRANS_STATUS_MERGE_STATUS_SHIFT 8 
#define DISPIF_FCONVA_TRANS_STATUS_MERGE_STATUS_BIT 0x1
#define DISPIF_FCONVA_TRANS_STATUS_MERGE_STATUS_BITWIDTH 1
// Reserved2 bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_STATUS_RESERVED2_MASK 0xFFFFFE00
#define DISPIF_FCONVA_TRANS_STATUS_RESERVED2_SHIFT 9 
#define DISPIF_FCONVA_TRANS_STATUS_RESERVED2_BIT 0x7FFFFF
#define DISPIF_FCONVA_TRANS_STATUS_RESERVED2_BITWIDTH 23
// FCONVA_TRANS_LINE Register
#define DISPIF_FCONVA_TRANS_LINE_OFS             0x000011D4
// INPUT_LINE bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_LINE_INPUT_LINE_MASK 0x7FF
#define DISPIF_FCONVA_TRANS_LINE_INPUT_LINE_SHIFT 0 
#define DISPIF_FCONVA_TRANS_LINE_INPUT_LINE_BIT  0x7FF
#define DISPIF_FCONVA_TRANS_LINE_INPUT_LINE_BITWIDTH 11
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_LINE_RESERVED_MASK   0xF800
#define DISPIF_FCONVA_TRANS_LINE_RESERVED_SHIFT  11 
#define DISPIF_FCONVA_TRANS_LINE_RESERVED_BIT    0x1F
#define DISPIF_FCONVA_TRANS_LINE_RESERVED_BITWIDTH 5
// OUTPUT_LINE bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_LINE_OUTPUT_LINE_MASK 0x7FF0000
#define DISPIF_FCONVA_TRANS_LINE_OUTPUT_LINE_SHIFT 16 
#define DISPIF_FCONVA_TRANS_LINE_OUTPUT_LINE_BIT 0x7FF
#define DISPIF_FCONVA_TRANS_LINE_OUTPUT_LINE_BITWIDTH 11
// Reserved2 bitfiled (RO) Reset=0
#define DISPIF_FCONVA_TRANS_LINE_RESERVED2_MASK  0xF8000000
#define DISPIF_FCONVA_TRANS_LINE_RESERVED2_SHIFT 27 
#define DISPIF_FCONVA_TRANS_LINE_RESERVED2_BIT   0x1F
#define DISPIF_FCONVA_TRANS_LINE_RESERVED2_BITWIDTH 5
// FCONVA_SET_IN_FORMAT0 Register
#define DISPIF_FCONVA_SET_IN_FORMAT0_OFS         0x00001200
// IN_COLORFORMAT0 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_IN_FORMAT0_IN_COLORFORMAT0_MASK 0x3
#define DISPIF_FCONVA_SET_IN_FORMAT0_IN_COLORFORMAT0_SHIFT 0 
#define DISPIF_FCONVA_SET_IN_FORMAT0_IN_COLORFORMAT0_BIT 0x3
#define DISPIF_FCONVA_SET_IN_FORMAT0_IN_COLORFORMAT0_BITWIDTH 2
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_IN_FORMAT0_RESERVED_MASK 0xC
#define DISPIF_FCONVA_SET_IN_FORMAT0_RESERVED_SHIFT 2 
#define DISPIF_FCONVA_SET_IN_FORMAT0_RESERVED_BIT 0x3
#define DISPIF_FCONVA_SET_IN_FORMAT0_RESERVED_BITWIDTH 2
// IN_PLANE0 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_IN_FORMAT0_IN_PLANE0_MASK 0x30
#define DISPIF_FCONVA_SET_IN_FORMAT0_IN_PLANE0_SHIFT 4 
#define DISPIF_FCONVA_SET_IN_FORMAT0_IN_PLANE0_BIT 0x3
#define DISPIF_FCONVA_SET_IN_FORMAT0_IN_PLANE0_BITWIDTH 2
// Reserved2 bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_IN_FORMAT0_RESERVED2_MASK 0xC0
#define DISPIF_FCONVA_SET_IN_FORMAT0_RESERVED2_SHIFT 6 
#define DISPIF_FCONVA_SET_IN_FORMAT0_RESERVED2_BIT 0x3
#define DISPIF_FCONVA_SET_IN_FORMAT0_RESERVED2_BITWIDTH 2
// IN_SCAN0 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_IN_FORMAT0_IN_SCAN0_MASK 0x100
#define DISPIF_FCONVA_SET_IN_FORMAT0_IN_SCAN0_SHIFT 8 
#define DISPIF_FCONVA_SET_IN_FORMAT0_IN_SCAN0_BIT 0x1
#define DISPIF_FCONVA_SET_IN_FORMAT0_IN_SCAN0_BITWIDTH 1
// Reserved3 bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_IN_FORMAT0_RESERVED3_MASK 0xFE00
#define DISPIF_FCONVA_SET_IN_FORMAT0_RESERVED3_SHIFT 9 
#define DISPIF_FCONVA_SET_IN_FORMAT0_RESERVED3_BIT 0x7F
#define DISPIF_FCONVA_SET_IN_FORMAT0_RESERVED3_BITWIDTH 7
// IN_FORMATID0 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_IN_FORMAT0_IN_FORMATID0_MASK 0xFF0000
#define DISPIF_FCONVA_SET_IN_FORMAT0_IN_FORMATID0_SHIFT 16 
#define DISPIF_FCONVA_SET_IN_FORMAT0_IN_FORMATID0_BIT 0xFF
#define DISPIF_FCONVA_SET_IN_FORMAT0_IN_FORMATID0_BITWIDTH 8
// Reserved4 bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_IN_FORMAT0_RESERVED4_MASK 0xFF000000
#define DISPIF_FCONVA_SET_IN_FORMAT0_RESERVED4_SHIFT 24 
#define DISPIF_FCONVA_SET_IN_FORMAT0_RESERVED4_BIT 0xFF
#define DISPIF_FCONVA_SET_IN_FORMAT0_RESERVED4_BITWIDTH 8
// FCONVA_SET_IN_HSIZE0 Register
#define DISPIF_FCONVA_SET_IN_HSIZE0_OFS          0x00001204
// IN_HSIZE0 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_IN_HSIZE0_IN_HSIZE0_MASK 0x7FF
#define DISPIF_FCONVA_SET_IN_HSIZE0_IN_HSIZE0_SHIFT 0 
#define DISPIF_FCONVA_SET_IN_HSIZE0_IN_HSIZE0_BIT 0x7FF
#define DISPIF_FCONVA_SET_IN_HSIZE0_IN_HSIZE0_BITWIDTH 11
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_IN_HSIZE0_RESERVED_MASK 0xFFFFF800
#define DISPIF_FCONVA_SET_IN_HSIZE0_RESERVED_SHIFT 11 
#define DISPIF_FCONVA_SET_IN_HSIZE0_RESERVED_BIT 0x1FFFFF
#define DISPIF_FCONVA_SET_IN_HSIZE0_RESERVED_BITWIDTH 21
// FCONVA_SET_IN_VSIZE0 Register
#define DISPIF_FCONVA_SET_IN_VSIZE0_OFS          0x00001208
// IN_VSIZE0 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_IN_VSIZE0_IN_VSIZE0_MASK 0x3FF
#define DISPIF_FCONVA_SET_IN_VSIZE0_IN_VSIZE0_SHIFT 0 
#define DISPIF_FCONVA_SET_IN_VSIZE0_IN_VSIZE0_BIT 0x3FF
#define DISPIF_FCONVA_SET_IN_VSIZE0_IN_VSIZE0_BITWIDTH 10
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_IN_VSIZE0_RESERVED_MASK 0xFFFFFC00
#define DISPIF_FCONVA_SET_IN_VSIZE0_RESERVED_SHIFT 10 
#define DISPIF_FCONVA_SET_IN_VSIZE0_RESERVED_BIT 0x3FFFFF
#define DISPIF_FCONVA_SET_IN_VSIZE0_RESERVED_BITWIDTH 22
// FCONVA_SET_IN_BASEADDR_GY0 Register
#define DISPIF_FCONVA_SET_IN_BASEADDR_GY0_OFS    0x00001210
// IN_BADDR_GY0 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_IN_BASEADDR_GY0_IN_BADDR_GY0_MASK 0xFFFFFFFF
#define DISPIF_FCONVA_SET_IN_BASEADDR_GY0_IN_BADDR_GY0_SHIFT 0 
#define DISPIF_FCONVA_SET_IN_BASEADDR_GY0_IN_BADDR_GY0_BIT 0xFFFFFFFF
#define DISPIF_FCONVA_SET_IN_BASEADDR_GY0_IN_BADDR_GY0_BITWIDTH 32
// FCONVA_SET_IN_BASEADDR_BCB0 Register
#define DISPIF_FCONVA_SET_IN_BASEADDR_BCB0_OFS   0x00001214
// IN_BADDR_BCB0 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_IN_BASEADDR_BCB0_IN_BADDR_BCB0_MASK 0xFFFFFFFF
#define DISPIF_FCONVA_SET_IN_BASEADDR_BCB0_IN_BADDR_BCB0_SHIFT 0 
#define DISPIF_FCONVA_SET_IN_BASEADDR_BCB0_IN_BADDR_BCB0_BIT 0xFFFFFFFF
#define DISPIF_FCONVA_SET_IN_BASEADDR_BCB0_IN_BADDR_BCB0_BITWIDTH 32
// FCONVA_SET_IN_BASEADDR_RCR0 Register
#define DISPIF_FCONVA_SET_IN_BASEADDR_RCR0_OFS   0x00001218
// IN_BADDR_RCR0 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_IN_BASEADDR_RCR0_IN_BADDR_RCR0_MASK 0xFFFFFFFF
#define DISPIF_FCONVA_SET_IN_BASEADDR_RCR0_IN_BADDR_RCR0_SHIFT 0 
#define DISPIF_FCONVA_SET_IN_BASEADDR_RCR0_IN_BADDR_RCR0_BIT 0xFFFFFFFF
#define DISPIF_FCONVA_SET_IN_BASEADDR_RCR0_IN_BADDR_RCR0_BITWIDTH 32
// FCONVA_SET_IN_PITCH_GY0 Register
#define DISPIF_FCONVA_SET_IN_PITCH_GY0_OFS       0x0000121C
// IN_PITCH_GY0 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_IN_PITCH_GY0_IN_PITCH_GY0_MASK 0xFFF
#define DISPIF_FCONVA_SET_IN_PITCH_GY0_IN_PITCH_GY0_SHIFT 0 
#define DISPIF_FCONVA_SET_IN_PITCH_GY0_IN_PITCH_GY0_BIT 0xFFF
#define DISPIF_FCONVA_SET_IN_PITCH_GY0_IN_PITCH_GY0_BITWIDTH 12
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_IN_PITCH_GY0_RESERVED_MASK 0xFFFFF000
#define DISPIF_FCONVA_SET_IN_PITCH_GY0_RESERVED_SHIFT 12 
#define DISPIF_FCONVA_SET_IN_PITCH_GY0_RESERVED_BIT 0xFFFFF
#define DISPIF_FCONVA_SET_IN_PITCH_GY0_RESERVED_BITWIDTH 20
// FCONVA_SET_IN_PITCH_BCB0 Register
#define DISPIF_FCONVA_SET_IN_PITCH_BCB0_OFS      0x00001220
// IN_PITCH_BCB0 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_IN_PITCH_BCB0_IN_PITCH_BCB0_MASK 0xFFF
#define DISPIF_FCONVA_SET_IN_PITCH_BCB0_IN_PITCH_BCB0_SHIFT 0 
#define DISPIF_FCONVA_SET_IN_PITCH_BCB0_IN_PITCH_BCB0_BIT 0xFFF
#define DISPIF_FCONVA_SET_IN_PITCH_BCB0_IN_PITCH_BCB0_BITWIDTH 12
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_IN_PITCH_BCB0_RESERVED_MASK 0xFFFFF000
#define DISPIF_FCONVA_SET_IN_PITCH_BCB0_RESERVED_SHIFT 12 
#define DISPIF_FCONVA_SET_IN_PITCH_BCB0_RESERVED_BIT 0xFFFFF
#define DISPIF_FCONVA_SET_IN_PITCH_BCB0_RESERVED_BITWIDTH 20
// FCONVA_SET_IN_PITCH_RCR0 Register
#define DISPIF_FCONVA_SET_IN_PITCH_RCR0_OFS      0x00001224
// IN_PITCH_RCR0 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_IN_PITCH_RCR0_IN_PITCH_RCR0_MASK 0xFFF
#define DISPIF_FCONVA_SET_IN_PITCH_RCR0_IN_PITCH_RCR0_SHIFT 0 
#define DISPIF_FCONVA_SET_IN_PITCH_RCR0_IN_PITCH_RCR0_BIT 0xFFF
#define DISPIF_FCONVA_SET_IN_PITCH_RCR0_IN_PITCH_RCR0_BITWIDTH 12
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_IN_PITCH_RCR0_RESERVED_MASK 0xFFFFF000
#define DISPIF_FCONVA_SET_IN_PITCH_RCR0_RESERVED_SHIFT 12 
#define DISPIF_FCONVA_SET_IN_PITCH_RCR0_RESERVED_BIT 0xFFFFF
#define DISPIF_FCONVA_SET_IN_PITCH_RCR0_RESERVED_BITWIDTH 20
// FCONVA_SET_OUT_FORMAT0 Register
#define DISPIF_FCONVA_SET_OUT_FORMAT0_OFS        0x00001240
// OUT_COLORFORMAT0 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_OUT_FORMAT0_OUT_COLORFORMAT0_MASK 0x3
#define DISPIF_FCONVA_SET_OUT_FORMAT0_OUT_COLORFORMAT0_SHIFT 0 
#define DISPIF_FCONVA_SET_OUT_FORMAT0_OUT_COLORFORMAT0_BIT 0x3
#define DISPIF_FCONVA_SET_OUT_FORMAT0_OUT_COLORFORMAT0_BITWIDTH 2
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_OUT_FORMAT0_RESERVED_MASK 0xC
#define DISPIF_FCONVA_SET_OUT_FORMAT0_RESERVED_SHIFT 2 
#define DISPIF_FCONVA_SET_OUT_FORMAT0_RESERVED_BIT 0x3
#define DISPIF_FCONVA_SET_OUT_FORMAT0_RESERVED_BITWIDTH 2
// OUT_PLANE0 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_OUT_FORMAT0_OUT_PLANE0_MASK 0x30
#define DISPIF_FCONVA_SET_OUT_FORMAT0_OUT_PLANE0_SHIFT 4 
#define DISPIF_FCONVA_SET_OUT_FORMAT0_OUT_PLANE0_BIT 0x3
#define DISPIF_FCONVA_SET_OUT_FORMAT0_OUT_PLANE0_BITWIDTH 2
// Reserved2 bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_OUT_FORMAT0_RESERVED2_MASK 0xC0
#define DISPIF_FCONVA_SET_OUT_FORMAT0_RESERVED2_SHIFT 6 
#define DISPIF_FCONVA_SET_OUT_FORMAT0_RESERVED2_BIT 0x3
#define DISPIF_FCONVA_SET_OUT_FORMAT0_RESERVED2_BITWIDTH 2
// OUT_SCAN0 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_OUT_FORMAT0_OUT_SCAN0_MASK 0x100
#define DISPIF_FCONVA_SET_OUT_FORMAT0_OUT_SCAN0_SHIFT 8 
#define DISPIF_FCONVA_SET_OUT_FORMAT0_OUT_SCAN0_BIT 0x1
#define DISPIF_FCONVA_SET_OUT_FORMAT0_OUT_SCAN0_BITWIDTH 1
// Reserved3 bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_OUT_FORMAT0_RESERVED3_MASK 0xFE00
#define DISPIF_FCONVA_SET_OUT_FORMAT0_RESERVED3_SHIFT 9 
#define DISPIF_FCONVA_SET_OUT_FORMAT0_RESERVED3_BIT 0x7F
#define DISPIF_FCONVA_SET_OUT_FORMAT0_RESERVED3_BITWIDTH 7
// OUT_FORMATID0 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_OUT_FORMAT0_OUT_FORMATID0_MASK 0x10000
#define DISPIF_FCONVA_SET_OUT_FORMAT0_OUT_FORMATID0_SHIFT 16 
#define DISPIF_FCONVA_SET_OUT_FORMAT0_OUT_FORMATID0_BIT 0x1
#define DISPIF_FCONVA_SET_OUT_FORMAT0_OUT_FORMATID0_BITWIDTH 1
// Reserved4 bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_OUT_FORMAT0_RESERVED4_MASK 0xFFFE0000
#define DISPIF_FCONVA_SET_OUT_FORMAT0_RESERVED4_SHIFT 17 
#define DISPIF_FCONVA_SET_OUT_FORMAT0_RESERVED4_BIT 0x7FFF
#define DISPIF_FCONVA_SET_OUT_FORMAT0_RESERVED4_BITWIDTH 15
// FCONVA_SET_OUT_HSIZE0 Register
#define DISPIF_FCONVA_SET_OUT_HSIZE0_OFS         0x00001244
// OUT_HSIZE0 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_OUT_HSIZE0_OUT_HSIZE0_MASK 0x7FF
#define DISPIF_FCONVA_SET_OUT_HSIZE0_OUT_HSIZE0_SHIFT 0 
#define DISPIF_FCONVA_SET_OUT_HSIZE0_OUT_HSIZE0_BIT 0x7FF
#define DISPIF_FCONVA_SET_OUT_HSIZE0_OUT_HSIZE0_BITWIDTH 11
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_OUT_HSIZE0_RESERVED_MASK 0xFFFFF800
#define DISPIF_FCONVA_SET_OUT_HSIZE0_RESERVED_SHIFT 11 
#define DISPIF_FCONVA_SET_OUT_HSIZE0_RESERVED_BIT 0x1FFFFF
#define DISPIF_FCONVA_SET_OUT_HSIZE0_RESERVED_BITWIDTH 21
// FCONVA_SET_OUT_VSIZE0 Register
#define DISPIF_FCONVA_SET_OUT_VSIZE0_OFS         0x00001248
// OUT_VSIZE0 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_OUT_VSIZE0_OUT_VSIZE0_MASK 0x3FF
#define DISPIF_FCONVA_SET_OUT_VSIZE0_OUT_VSIZE0_SHIFT 0 
#define DISPIF_FCONVA_SET_OUT_VSIZE0_OUT_VSIZE0_BIT 0x3FF
#define DISPIF_FCONVA_SET_OUT_VSIZE0_OUT_VSIZE0_BITWIDTH 10
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_OUT_VSIZE0_RESERVED_MASK 0xFFFFFC00
#define DISPIF_FCONVA_SET_OUT_VSIZE0_RESERVED_SHIFT 10 
#define DISPIF_FCONVA_SET_OUT_VSIZE0_RESERVED_BIT 0x3FFFFF
#define DISPIF_FCONVA_SET_OUT_VSIZE0_RESERVED_BITWIDTH 22
// FCONVA_SET_OUT_BASEADDR_GY0 Register
#define DISPIF_FCONVA_SET_OUT_BASEADDR_GY0_OFS   0x00001250
// OUT_BADDR_GY0 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_OUT_BASEADDR_GY0_OUT_BADDR_GY0_MASK 0xFFFFFFFF
#define DISPIF_FCONVA_SET_OUT_BASEADDR_GY0_OUT_BADDR_GY0_SHIFT 0 
#define DISPIF_FCONVA_SET_OUT_BASEADDR_GY0_OUT_BADDR_GY0_BIT 0xFFFFFFFF
#define DISPIF_FCONVA_SET_OUT_BASEADDR_GY0_OUT_BADDR_GY0_BITWIDTH 32
// FCONVA_SET_OUT_BASEADDR_BCB0 Register
#define DISPIF_FCONVA_SET_OUT_BASEADDR_BCB0_OFS  0x00001254
// OUT_BADDR_BCB0 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_OUT_BASEADDR_BCB0_OUT_BADDR_BCB0_MASK 0xFFFFFFFF
#define DISPIF_FCONVA_SET_OUT_BASEADDR_BCB0_OUT_BADDR_BCB0_SHIFT 0 
#define DISPIF_FCONVA_SET_OUT_BASEADDR_BCB0_OUT_BADDR_BCB0_BIT 0xFFFFFFFF
#define DISPIF_FCONVA_SET_OUT_BASEADDR_BCB0_OUT_BADDR_BCB0_BITWIDTH 32
// FCONVA_SET_OUT_BASEADDR_RCR0 Register
#define DISPIF_FCONVA_SET_OUT_BASEADDR_RCR0_OFS  0x00001258
// OUT_BADDR_RCR0 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_OUT_BASEADDR_RCR0_OUT_BADDR_RCR0_MASK 0xFFFFFFFF
#define DISPIF_FCONVA_SET_OUT_BASEADDR_RCR0_OUT_BADDR_RCR0_SHIFT 0 
#define DISPIF_FCONVA_SET_OUT_BASEADDR_RCR0_OUT_BADDR_RCR0_BIT 0xFFFFFFFF
#define DISPIF_FCONVA_SET_OUT_BASEADDR_RCR0_OUT_BADDR_RCR0_BITWIDTH 32
// FCONVA_SET_OUT_PITCH_GY0 Register
#define DISPIF_FCONVA_SET_OUT_PITCH_GY0_OFS      0x0000125C
// OUT_PITCH_GY0 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_OUT_PITCH_GY0_OUT_PITCH_GY0_MASK 0xFFF
#define DISPIF_FCONVA_SET_OUT_PITCH_GY0_OUT_PITCH_GY0_SHIFT 0 
#define DISPIF_FCONVA_SET_OUT_PITCH_GY0_OUT_PITCH_GY0_BIT 0xFFF
#define DISPIF_FCONVA_SET_OUT_PITCH_GY0_OUT_PITCH_GY0_BITWIDTH 12
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_OUT_PITCH_GY0_RESERVED_MASK 0xFFFFF000
#define DISPIF_FCONVA_SET_OUT_PITCH_GY0_RESERVED_SHIFT 12 
#define DISPIF_FCONVA_SET_OUT_PITCH_GY0_RESERVED_BIT 0xFFFFF
#define DISPIF_FCONVA_SET_OUT_PITCH_GY0_RESERVED_BITWIDTH 20
// FCONVA_SET_OUT_PITCH_BCB0 Register
#define DISPIF_FCONVA_SET_OUT_PITCH_BCB0_OFS     0x00001260
// OUT_PITCH_BCB0 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_OUT_PITCH_BCB0_OUT_PITCH_BCB0_MASK 0xFFF
#define DISPIF_FCONVA_SET_OUT_PITCH_BCB0_OUT_PITCH_BCB0_SHIFT 0 
#define DISPIF_FCONVA_SET_OUT_PITCH_BCB0_OUT_PITCH_BCB0_BIT 0xFFF
#define DISPIF_FCONVA_SET_OUT_PITCH_BCB0_OUT_PITCH_BCB0_BITWIDTH 12
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_OUT_PITCH_BCB0_RESERVED_MASK 0xFFFFF000
#define DISPIF_FCONVA_SET_OUT_PITCH_BCB0_RESERVED_SHIFT 12 
#define DISPIF_FCONVA_SET_OUT_PITCH_BCB0_RESERVED_BIT 0xFFFFF
#define DISPIF_FCONVA_SET_OUT_PITCH_BCB0_RESERVED_BITWIDTH 20
// FCONVA_SET_OUT_PITCH_RCR0 Register
#define DISPIF_FCONVA_SET_OUT_PITCH_RCR0_OFS     0x00001264
// OUT_PITCH_RCR0 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_OUT_PITCH_RCR0_OUT_PITCH_RCR0_MASK 0xFFF
#define DISPIF_FCONVA_SET_OUT_PITCH_RCR0_OUT_PITCH_RCR0_SHIFT 0 
#define DISPIF_FCONVA_SET_OUT_PITCH_RCR0_OUT_PITCH_RCR0_BIT 0xFFF
#define DISPIF_FCONVA_SET_OUT_PITCH_RCR0_OUT_PITCH_RCR0_BITWIDTH 12
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_OUT_PITCH_RCR0_RESERVED_MASK 0xFFFFF000
#define DISPIF_FCONVA_SET_OUT_PITCH_RCR0_RESERVED_SHIFT 12 
#define DISPIF_FCONVA_SET_OUT_PITCH_RCR0_RESERVED_BIT 0xFFFFF
#define DISPIF_FCONVA_SET_OUT_PITCH_RCR0_RESERVED_BITWIDTH 20
// FCONVA_SET_FORCE_MODE0 Register
#define DISPIF_FCONVA_SET_FORCE_MODE0_OFS        0x00001280
// FORCE_MODE0 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_FORCE_MODE0_FORCE_MODE0_MASK 0x1
#define DISPIF_FCONVA_SET_FORCE_MODE0_FORCE_MODE0_SHIFT 0 
#define DISPIF_FCONVA_SET_FORCE_MODE0_FORCE_MODE0_BIT 0x1
#define DISPIF_FCONVA_SET_FORCE_MODE0_FORCE_MODE0_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_FORCE_MODE0_RESERVED_MASK 0xFFFFFFFE
#define DISPIF_FCONVA_SET_FORCE_MODE0_RESERVED_SHIFT 1 
#define DISPIF_FCONVA_SET_FORCE_MODE0_RESERVED_BIT 0x7FFFFFFF
#define DISPIF_FCONVA_SET_FORCE_MODE0_RESERVED_BITWIDTH 31
// FCONVA_SET_FORCE_GY0 Register
#define DISPIF_FCONVA_SET_FORCE_GY0_OFS          0x00001284
// FORCE_GY0 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_FORCE_GY0_FORCE_GY0_MASK 0xFF
#define DISPIF_FCONVA_SET_FORCE_GY0_FORCE_GY0_SHIFT 0 
#define DISPIF_FCONVA_SET_FORCE_GY0_FORCE_GY0_BIT 0xFF
#define DISPIF_FCONVA_SET_FORCE_GY0_FORCE_GY0_BITWIDTH 8
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_FORCE_GY0_RESERVED_MASK 0xFFFFFF00
#define DISPIF_FCONVA_SET_FORCE_GY0_RESERVED_SHIFT 8 
#define DISPIF_FCONVA_SET_FORCE_GY0_RESERVED_BIT 0xFFFFFF
#define DISPIF_FCONVA_SET_FORCE_GY0_RESERVED_BITWIDTH 24
// FCONVA_SET_FORCE_BCB0 Register
#define DISPIF_FCONVA_SET_FORCE_BCB0_OFS         0x00001288
// FORCE_BCB0 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_FORCE_BCB0_FORCE_BCB0_MASK 0xFF
#define DISPIF_FCONVA_SET_FORCE_BCB0_FORCE_BCB0_SHIFT 0 
#define DISPIF_FCONVA_SET_FORCE_BCB0_FORCE_BCB0_BIT 0xFF
#define DISPIF_FCONVA_SET_FORCE_BCB0_FORCE_BCB0_BITWIDTH 8
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_FORCE_BCB0_RESERVED_MASK 0xFFFFFF00
#define DISPIF_FCONVA_SET_FORCE_BCB0_RESERVED_SHIFT 8 
#define DISPIF_FCONVA_SET_FORCE_BCB0_RESERVED_BIT 0xFFFFFF
#define DISPIF_FCONVA_SET_FORCE_BCB0_RESERVED_BITWIDTH 24
// FCONVA_SET_FORCE_RCR0 Register
#define DISPIF_FCONVA_SET_FORCE_RCR0_OFS         0x0000128C
// FORCE_RCR0 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_FORCE_RCR0_FORCE_RCR0_MASK 0xFF
#define DISPIF_FCONVA_SET_FORCE_RCR0_FORCE_RCR0_SHIFT 0 
#define DISPIF_FCONVA_SET_FORCE_RCR0_FORCE_RCR0_BIT 0xFF
#define DISPIF_FCONVA_SET_FORCE_RCR0_FORCE_RCR0_BITWIDTH 8
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_FORCE_RCR0_RESERVED_MASK 0xFFFFFF00
#define DISPIF_FCONVA_SET_FORCE_RCR0_RESERVED_SHIFT 8 
#define DISPIF_FCONVA_SET_FORCE_RCR0_RESERVED_BIT 0xFFFFFF
#define DISPIF_FCONVA_SET_FORCE_RCR0_RESERVED_BITWIDTH 24
// FCONVA_SET_FORCE_A0 Register
#define DISPIF_FCONVA_SET_FORCE_A0_OFS           0x00001290
// FORCE_ALPHA0 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_FORCE_A0_FORCE_ALPHA0_MASK 0xFF
#define DISPIF_FCONVA_SET_FORCE_A0_FORCE_ALPHA0_SHIFT 0 
#define DISPIF_FCONVA_SET_FORCE_A0_FORCE_ALPHA0_BIT 0xFF
#define DISPIF_FCONVA_SET_FORCE_A0_FORCE_ALPHA0_BITWIDTH 8
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_FORCE_A0_RESERVED_MASK 0xFFFFFF00
#define DISPIF_FCONVA_SET_FORCE_A0_RESERVED_SHIFT 8 
#define DISPIF_FCONVA_SET_FORCE_A0_RESERVED_BIT  0xFFFFFF
#define DISPIF_FCONVA_SET_FORCE_A0_RESERVED_BITWIDTH 24
// FCONVA_SET_CROP0 Register
#define DISPIF_FCONVA_SET_CROP0_OFS              0x000012B0
// CROP_UPPER0 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_CROP0_CROP_UPPER0_MASK 0xF
#define DISPIF_FCONVA_SET_CROP0_CROP_UPPER0_SHIFT 0 
#define DISPIF_FCONVA_SET_CROP0_CROP_UPPER0_BIT  0xF
#define DISPIF_FCONVA_SET_CROP0_CROP_UPPER0_BITWIDTH 4
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_CROP0_RESERVED_MASK    0xF0
#define DISPIF_FCONVA_SET_CROP0_RESERVED_SHIFT   4 
#define DISPIF_FCONVA_SET_CROP0_RESERVED_BIT     0xF
#define DISPIF_FCONVA_SET_CROP0_RESERVED_BITWIDTH 4
// CROP_LOWER0 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_CROP0_CROP_LOWER0_MASK 0xF00
#define DISPIF_FCONVA_SET_CROP0_CROP_LOWER0_SHIFT 8 
#define DISPIF_FCONVA_SET_CROP0_CROP_LOWER0_BIT  0xF
#define DISPIF_FCONVA_SET_CROP0_CROP_LOWER0_BITWIDTH 4
// Reserved2 bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_CROP0_RESERVED2_MASK   0xF000
#define DISPIF_FCONVA_SET_CROP0_RESERVED2_SHIFT  12 
#define DISPIF_FCONVA_SET_CROP0_RESERVED2_BIT    0xF
#define DISPIF_FCONVA_SET_CROP0_RESERVED2_BITWIDTH 4
// CROP_LEFT0 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_CROP0_CROP_LEFT0_MASK  0xF0000
#define DISPIF_FCONVA_SET_CROP0_CROP_LEFT0_SHIFT 16 
#define DISPIF_FCONVA_SET_CROP0_CROP_LEFT0_BIT   0xF
#define DISPIF_FCONVA_SET_CROP0_CROP_LEFT0_BITWIDTH 4
// Reserved3 bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_CROP0_RESERVED3_MASK   0xF00000
#define DISPIF_FCONVA_SET_CROP0_RESERVED3_SHIFT  20 
#define DISPIF_FCONVA_SET_CROP0_RESERVED3_BIT    0xF
#define DISPIF_FCONVA_SET_CROP0_RESERVED3_BITWIDTH 4
// CROP_RIGHT0 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_CROP0_CROP_RIGHT0_MASK 0xF000000
#define DISPIF_FCONVA_SET_CROP0_CROP_RIGHT0_SHIFT 24 
#define DISPIF_FCONVA_SET_CROP0_CROP_RIGHT0_BIT  0xF
#define DISPIF_FCONVA_SET_CROP0_CROP_RIGHT0_BITWIDTH 4
// Reserved4 bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_CROP0_RESERVED4_MASK   0xF0000000
#define DISPIF_FCONVA_SET_CROP0_RESERVED4_SHIFT  28 
#define DISPIF_FCONVA_SET_CROP0_RESERVED4_BIT    0xF
#define DISPIF_FCONVA_SET_CROP0_RESERVED4_BITWIDTH 4
// FCONVA_SET_IN_FORMAT1 Register
#define DISPIF_FCONVA_SET_IN_FORMAT1_OFS         0x00001300
// IN_COLORFORMAT1 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_IN_FORMAT1_IN_COLORFORMAT1_MASK 0x3
#define DISPIF_FCONVA_SET_IN_FORMAT1_IN_COLORFORMAT1_SHIFT 0 
#define DISPIF_FCONVA_SET_IN_FORMAT1_IN_COLORFORMAT1_BIT 0x3
#define DISPIF_FCONVA_SET_IN_FORMAT1_IN_COLORFORMAT1_BITWIDTH 2
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_IN_FORMAT1_RESERVED_MASK 0xC
#define DISPIF_FCONVA_SET_IN_FORMAT1_RESERVED_SHIFT 2 
#define DISPIF_FCONVA_SET_IN_FORMAT1_RESERVED_BIT 0x3
#define DISPIF_FCONVA_SET_IN_FORMAT1_RESERVED_BITWIDTH 2
// IN_PLANE1 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_IN_FORMAT1_IN_PLANE1_MASK 0x30
#define DISPIF_FCONVA_SET_IN_FORMAT1_IN_PLANE1_SHIFT 4 
#define DISPIF_FCONVA_SET_IN_FORMAT1_IN_PLANE1_BIT 0x3
#define DISPIF_FCONVA_SET_IN_FORMAT1_IN_PLANE1_BITWIDTH 2
// Reserved2 bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_IN_FORMAT1_RESERVED2_MASK 0xC0
#define DISPIF_FCONVA_SET_IN_FORMAT1_RESERVED2_SHIFT 6 
#define DISPIF_FCONVA_SET_IN_FORMAT1_RESERVED2_BIT 0x3
#define DISPIF_FCONVA_SET_IN_FORMAT1_RESERVED2_BITWIDTH 2
// IN_SCAN1 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_IN_FORMAT1_IN_SCAN1_MASK 0x100
#define DISPIF_FCONVA_SET_IN_FORMAT1_IN_SCAN1_SHIFT 8 
#define DISPIF_FCONVA_SET_IN_FORMAT1_IN_SCAN1_BIT 0x1
#define DISPIF_FCONVA_SET_IN_FORMAT1_IN_SCAN1_BITWIDTH 1
// Reserved3 bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_IN_FORMAT1_RESERVED3_MASK 0xFE00
#define DISPIF_FCONVA_SET_IN_FORMAT1_RESERVED3_SHIFT 9 
#define DISPIF_FCONVA_SET_IN_FORMAT1_RESERVED3_BIT 0x7F
#define DISPIF_FCONVA_SET_IN_FORMAT1_RESERVED3_BITWIDTH 7
// IN_FORMATID1 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_IN_FORMAT1_IN_FORMATID1_MASK 0xFF0000
#define DISPIF_FCONVA_SET_IN_FORMAT1_IN_FORMATID1_SHIFT 16 
#define DISPIF_FCONVA_SET_IN_FORMAT1_IN_FORMATID1_BIT 0xFF
#define DISPIF_FCONVA_SET_IN_FORMAT1_IN_FORMATID1_BITWIDTH 8
// Reserved4 bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_IN_FORMAT1_RESERVED4_MASK 0xFF000000
#define DISPIF_FCONVA_SET_IN_FORMAT1_RESERVED4_SHIFT 24 
#define DISPIF_FCONVA_SET_IN_FORMAT1_RESERVED4_BIT 0xFF
#define DISPIF_FCONVA_SET_IN_FORMAT1_RESERVED4_BITWIDTH 8
// FCONVA_SET_IN_HSIZE1 Register
#define DISPIF_FCONVA_SET_IN_HSIZE1_OFS          0x00001304
// IN_HSIZE1 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_IN_HSIZE1_IN_HSIZE1_MASK 0x7FF
#define DISPIF_FCONVA_SET_IN_HSIZE1_IN_HSIZE1_SHIFT 0 
#define DISPIF_FCONVA_SET_IN_HSIZE1_IN_HSIZE1_BIT 0x7FF
#define DISPIF_FCONVA_SET_IN_HSIZE1_IN_HSIZE1_BITWIDTH 11
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_IN_HSIZE1_RESERVED_MASK 0xFFFFF800
#define DISPIF_FCONVA_SET_IN_HSIZE1_RESERVED_SHIFT 11 
#define DISPIF_FCONVA_SET_IN_HSIZE1_RESERVED_BIT 0x1FFFFF
#define DISPIF_FCONVA_SET_IN_HSIZE1_RESERVED_BITWIDTH 21
// FCONVA_SET_IN_VSIZE1 Register
#define DISPIF_FCONVA_SET_IN_VSIZE1_OFS          0x00001308
// IN_VSIZE1 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_IN_VSIZE1_IN_VSIZE1_MASK 0x3FF
#define DISPIF_FCONVA_SET_IN_VSIZE1_IN_VSIZE1_SHIFT 0 
#define DISPIF_FCONVA_SET_IN_VSIZE1_IN_VSIZE1_BIT 0x3FF
#define DISPIF_FCONVA_SET_IN_VSIZE1_IN_VSIZE1_BITWIDTH 10
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_IN_VSIZE1_RESERVED_MASK 0xFFFFFC00
#define DISPIF_FCONVA_SET_IN_VSIZE1_RESERVED_SHIFT 10 
#define DISPIF_FCONVA_SET_IN_VSIZE1_RESERVED_BIT 0x3FFFFF
#define DISPIF_FCONVA_SET_IN_VSIZE1_RESERVED_BITWIDTH 22
// FCONVA_SET_IN_BASEADDR_GY1 Register
#define DISPIF_FCONVA_SET_IN_BASEADDR_GY1_OFS    0x00001310
// IN_BADDR_GY1 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_IN_BASEADDR_GY1_IN_BADDR_GY1_MASK 0xFFFFFFFF
#define DISPIF_FCONVA_SET_IN_BASEADDR_GY1_IN_BADDR_GY1_SHIFT 0 
#define DISPIF_FCONVA_SET_IN_BASEADDR_GY1_IN_BADDR_GY1_BIT 0xFFFFFFFF
#define DISPIF_FCONVA_SET_IN_BASEADDR_GY1_IN_BADDR_GY1_BITWIDTH 32
// FCONVA_SET_IN_BASEADDR_BCB1 Register
#define DISPIF_FCONVA_SET_IN_BASEADDR_BCB1_OFS   0x00001314
// IN_BADDR_BCB1 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_IN_BASEADDR_BCB1_IN_BADDR_BCB1_MASK 0xFFFFFFFF
#define DISPIF_FCONVA_SET_IN_BASEADDR_BCB1_IN_BADDR_BCB1_SHIFT 0 
#define DISPIF_FCONVA_SET_IN_BASEADDR_BCB1_IN_BADDR_BCB1_BIT 0xFFFFFFFF
#define DISPIF_FCONVA_SET_IN_BASEADDR_BCB1_IN_BADDR_BCB1_BITWIDTH 32
// FCONVA_SET_IN_BASEADDR_RCR1 Register
#define DISPIF_FCONVA_SET_IN_BASEADDR_RCR1_OFS   0x00001318
// IN_BADDR_RCR1 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_IN_BASEADDR_RCR1_IN_BADDR_RCR1_MASK 0xFFFFFFFF
#define DISPIF_FCONVA_SET_IN_BASEADDR_RCR1_IN_BADDR_RCR1_SHIFT 0 
#define DISPIF_FCONVA_SET_IN_BASEADDR_RCR1_IN_BADDR_RCR1_BIT 0xFFFFFFFF
#define DISPIF_FCONVA_SET_IN_BASEADDR_RCR1_IN_BADDR_RCR1_BITWIDTH 32
// FCONVA_SET_IN_PITCH_GY1 Register
#define DISPIF_FCONVA_SET_IN_PITCH_GY1_OFS       0x0000131C
// IN_PITCH_GY1 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_IN_PITCH_GY1_IN_PITCH_GY1_MASK 0xFFF
#define DISPIF_FCONVA_SET_IN_PITCH_GY1_IN_PITCH_GY1_SHIFT 0 
#define DISPIF_FCONVA_SET_IN_PITCH_GY1_IN_PITCH_GY1_BIT 0xFFF
#define DISPIF_FCONVA_SET_IN_PITCH_GY1_IN_PITCH_GY1_BITWIDTH 12
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_IN_PITCH_GY1_RESERVED_MASK 0xFFFFF000
#define DISPIF_FCONVA_SET_IN_PITCH_GY1_RESERVED_SHIFT 12 
#define DISPIF_FCONVA_SET_IN_PITCH_GY1_RESERVED_BIT 0xFFFFF
#define DISPIF_FCONVA_SET_IN_PITCH_GY1_RESERVED_BITWIDTH 20
// FCONVA_SET_IN_PITCH_BCB1 Register
#define DISPIF_FCONVA_SET_IN_PITCH_BCB1_OFS      0x00001320
// IN_PITCH_BCB1 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_IN_PITCH_BCB1_IN_PITCH_BCB1_MASK 0xFFF
#define DISPIF_FCONVA_SET_IN_PITCH_BCB1_IN_PITCH_BCB1_SHIFT 0 
#define DISPIF_FCONVA_SET_IN_PITCH_BCB1_IN_PITCH_BCB1_BIT 0xFFF
#define DISPIF_FCONVA_SET_IN_PITCH_BCB1_IN_PITCH_BCB1_BITWIDTH 12
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_IN_PITCH_BCB1_RESERVED_MASK 0xFFFFF000
#define DISPIF_FCONVA_SET_IN_PITCH_BCB1_RESERVED_SHIFT 12 
#define DISPIF_FCONVA_SET_IN_PITCH_BCB1_RESERVED_BIT 0xFFFFF
#define DISPIF_FCONVA_SET_IN_PITCH_BCB1_RESERVED_BITWIDTH 20
// FCONVA_SET_IN_PITCH_RCR1 Register
#define DISPIF_FCONVA_SET_IN_PITCH_RCR1_OFS      0x00001324
// IN_PITCH_RCR1 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_IN_PITCH_RCR1_IN_PITCH_RCR1_MASK 0xFFF
#define DISPIF_FCONVA_SET_IN_PITCH_RCR1_IN_PITCH_RCR1_SHIFT 0 
#define DISPIF_FCONVA_SET_IN_PITCH_RCR1_IN_PITCH_RCR1_BIT 0xFFF
#define DISPIF_FCONVA_SET_IN_PITCH_RCR1_IN_PITCH_RCR1_BITWIDTH 12
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_IN_PITCH_RCR1_RESERVED_MASK 0xFFFFF000
#define DISPIF_FCONVA_SET_IN_PITCH_RCR1_RESERVED_SHIFT 12 
#define DISPIF_FCONVA_SET_IN_PITCH_RCR1_RESERVED_BIT 0xFFFFF
#define DISPIF_FCONVA_SET_IN_PITCH_RCR1_RESERVED_BITWIDTH 20
// FCONVA_SET_OUT_FORMAT1 Register
#define DISPIF_FCONVA_SET_OUT_FORMAT1_OFS        0x00001340
// OUT_COLORFORMAT1 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_OUT_FORMAT1_OUT_COLORFORMAT1_MASK 0x3
#define DISPIF_FCONVA_SET_OUT_FORMAT1_OUT_COLORFORMAT1_SHIFT 0 
#define DISPIF_FCONVA_SET_OUT_FORMAT1_OUT_COLORFORMAT1_BIT 0x3
#define DISPIF_FCONVA_SET_OUT_FORMAT1_OUT_COLORFORMAT1_BITWIDTH 2
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_OUT_FORMAT1_RESERVED_MASK 0xC
#define DISPIF_FCONVA_SET_OUT_FORMAT1_RESERVED_SHIFT 2 
#define DISPIF_FCONVA_SET_OUT_FORMAT1_RESERVED_BIT 0x3
#define DISPIF_FCONVA_SET_OUT_FORMAT1_RESERVED_BITWIDTH 2
// OUT_PLANE1 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_OUT_FORMAT1_OUT_PLANE1_MASK 0x30
#define DISPIF_FCONVA_SET_OUT_FORMAT1_OUT_PLANE1_SHIFT 4 
#define DISPIF_FCONVA_SET_OUT_FORMAT1_OUT_PLANE1_BIT 0x3
#define DISPIF_FCONVA_SET_OUT_FORMAT1_OUT_PLANE1_BITWIDTH 2
// Reserved2 bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_OUT_FORMAT1_RESERVED2_MASK 0xC0
#define DISPIF_FCONVA_SET_OUT_FORMAT1_RESERVED2_SHIFT 6 
#define DISPIF_FCONVA_SET_OUT_FORMAT1_RESERVED2_BIT 0x3
#define DISPIF_FCONVA_SET_OUT_FORMAT1_RESERVED2_BITWIDTH 2
// OUT_SCAN1 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_OUT_FORMAT1_OUT_SCAN1_MASK 0x100
#define DISPIF_FCONVA_SET_OUT_FORMAT1_OUT_SCAN1_SHIFT 8 
#define DISPIF_FCONVA_SET_OUT_FORMAT1_OUT_SCAN1_BIT 0x1
#define DISPIF_FCONVA_SET_OUT_FORMAT1_OUT_SCAN1_BITWIDTH 1
// Reserved3 bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_OUT_FORMAT1_RESERVED3_MASK 0xFE00
#define DISPIF_FCONVA_SET_OUT_FORMAT1_RESERVED3_SHIFT 9 
#define DISPIF_FCONVA_SET_OUT_FORMAT1_RESERVED3_BIT 0x7F
#define DISPIF_FCONVA_SET_OUT_FORMAT1_RESERVED3_BITWIDTH 7
// OUT_FORMATID1 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_OUT_FORMAT1_OUT_FORMATID1_MASK 0xFF0000
#define DISPIF_FCONVA_SET_OUT_FORMAT1_OUT_FORMATID1_SHIFT 16 
#define DISPIF_FCONVA_SET_OUT_FORMAT1_OUT_FORMATID1_BIT 0xFF
#define DISPIF_FCONVA_SET_OUT_FORMAT1_OUT_FORMATID1_BITWIDTH 8
// Reserved4 bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_OUT_FORMAT1_RESERVED4_MASK 0xFF000000
#define DISPIF_FCONVA_SET_OUT_FORMAT1_RESERVED4_SHIFT 24 
#define DISPIF_FCONVA_SET_OUT_FORMAT1_RESERVED4_BIT 0xFF
#define DISPIF_FCONVA_SET_OUT_FORMAT1_RESERVED4_BITWIDTH 8
// FCONVA_SET_OUT_HSIZE1 Register
#define DISPIF_FCONVA_SET_OUT_HSIZE1_OFS         0x00001344
// OUT_HSIZE1 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_OUT_HSIZE1_OUT_HSIZE1_MASK 0x7FF
#define DISPIF_FCONVA_SET_OUT_HSIZE1_OUT_HSIZE1_SHIFT 0 
#define DISPIF_FCONVA_SET_OUT_HSIZE1_OUT_HSIZE1_BIT 0x7FF
#define DISPIF_FCONVA_SET_OUT_HSIZE1_OUT_HSIZE1_BITWIDTH 11
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_OUT_HSIZE1_RESERVED_MASK 0xFFFFF800
#define DISPIF_FCONVA_SET_OUT_HSIZE1_RESERVED_SHIFT 11 
#define DISPIF_FCONVA_SET_OUT_HSIZE1_RESERVED_BIT 0x1FFFFF
#define DISPIF_FCONVA_SET_OUT_HSIZE1_RESERVED_BITWIDTH 21
// FCONVA_SET_OUT_VSIZE1 Register
#define DISPIF_FCONVA_SET_OUT_VSIZE1_OFS         0x00001348
// OUT_VSIZE1 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_OUT_VSIZE1_OUT_VSIZE1_MASK 0x3FF
#define DISPIF_FCONVA_SET_OUT_VSIZE1_OUT_VSIZE1_SHIFT 0 
#define DISPIF_FCONVA_SET_OUT_VSIZE1_OUT_VSIZE1_BIT 0x3FF
#define DISPIF_FCONVA_SET_OUT_VSIZE1_OUT_VSIZE1_BITWIDTH 10
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_OUT_VSIZE1_RESERVED_MASK 0xFFFFFC00
#define DISPIF_FCONVA_SET_OUT_VSIZE1_RESERVED_SHIFT 10 
#define DISPIF_FCONVA_SET_OUT_VSIZE1_RESERVED_BIT 0x3FFFFF
#define DISPIF_FCONVA_SET_OUT_VSIZE1_RESERVED_BITWIDTH 22
// FCONVA_SET_OUT_BASEADDR_GY1 Register
#define DISPIF_FCONVA_SET_OUT_BASEADDR_GY1_OFS   0x00001350
// OUT_BADDR_GY1 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_OUT_BASEADDR_GY1_OUT_BADDR_GY1_MASK 0xFFFFFFFF
#define DISPIF_FCONVA_SET_OUT_BASEADDR_GY1_OUT_BADDR_GY1_SHIFT 0 
#define DISPIF_FCONVA_SET_OUT_BASEADDR_GY1_OUT_BADDR_GY1_BIT 0xFFFFFFFF
#define DISPIF_FCONVA_SET_OUT_BASEADDR_GY1_OUT_BADDR_GY1_BITWIDTH 32
// FCONVA_SET_OUT_BASEADDR_BCB1 Register
#define DISPIF_FCONVA_SET_OUT_BASEADDR_BCB1_OFS  0x00001354
// OUT_BADDR_BCB1 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_OUT_BASEADDR_BCB1_OUT_BADDR_BCB1_MASK 0xFFFFFFFF
#define DISPIF_FCONVA_SET_OUT_BASEADDR_BCB1_OUT_BADDR_BCB1_SHIFT 0 
#define DISPIF_FCONVA_SET_OUT_BASEADDR_BCB1_OUT_BADDR_BCB1_BIT 0xFFFFFFFF
#define DISPIF_FCONVA_SET_OUT_BASEADDR_BCB1_OUT_BADDR_BCB1_BITWIDTH 32
// FCONVA_SET_OUT_BASEADDR_RCR1 Register
#define DISPIF_FCONVA_SET_OUT_BASEADDR_RCR1_OFS  0x00001358
// OUT_BADDR_RCR1 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_OUT_BASEADDR_RCR1_OUT_BADDR_RCR1_MASK 0xFFFFFFFF
#define DISPIF_FCONVA_SET_OUT_BASEADDR_RCR1_OUT_BADDR_RCR1_SHIFT 0 
#define DISPIF_FCONVA_SET_OUT_BASEADDR_RCR1_OUT_BADDR_RCR1_BIT 0xFFFFFFFF
#define DISPIF_FCONVA_SET_OUT_BASEADDR_RCR1_OUT_BADDR_RCR1_BITWIDTH 32
// FCONVA_SET_OUT_PITCH_GY1 Register
#define DISPIF_FCONVA_SET_OUT_PITCH_GY1_OFS      0x0000135C
// OUT_PITCH_GY1 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_OUT_PITCH_GY1_OUT_PITCH_GY1_MASK 0xFFF
#define DISPIF_FCONVA_SET_OUT_PITCH_GY1_OUT_PITCH_GY1_SHIFT 0 
#define DISPIF_FCONVA_SET_OUT_PITCH_GY1_OUT_PITCH_GY1_BIT 0xFFF
#define DISPIF_FCONVA_SET_OUT_PITCH_GY1_OUT_PITCH_GY1_BITWIDTH 12
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_OUT_PITCH_GY1_RESERVED_MASK 0xFFFFF000
#define DISPIF_FCONVA_SET_OUT_PITCH_GY1_RESERVED_SHIFT 12 
#define DISPIF_FCONVA_SET_OUT_PITCH_GY1_RESERVED_BIT 0xFFFFF
#define DISPIF_FCONVA_SET_OUT_PITCH_GY1_RESERVED_BITWIDTH 20
// FCONVA_SET_OUT_PITCH_BCB1 Register
#define DISPIF_FCONVA_SET_OUT_PITCH_BCB1_OFS     0x00001360
// OUT_PITCH_BCB1 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_OUT_PITCH_BCB1_OUT_PITCH_BCB1_MASK 0xFFF
#define DISPIF_FCONVA_SET_OUT_PITCH_BCB1_OUT_PITCH_BCB1_SHIFT 0 
#define DISPIF_FCONVA_SET_OUT_PITCH_BCB1_OUT_PITCH_BCB1_BIT 0xFFF
#define DISPIF_FCONVA_SET_OUT_PITCH_BCB1_OUT_PITCH_BCB1_BITWIDTH 12
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_OUT_PITCH_BCB1_RESERVED_MASK 0xFFFFF000
#define DISPIF_FCONVA_SET_OUT_PITCH_BCB1_RESERVED_SHIFT 12 
#define DISPIF_FCONVA_SET_OUT_PITCH_BCB1_RESERVED_BIT 0xFFFFF
#define DISPIF_FCONVA_SET_OUT_PITCH_BCB1_RESERVED_BITWIDTH 20
// FCONVA_SET_OUT_PITCH_RCR1 Register
#define DISPIF_FCONVA_SET_OUT_PITCH_RCR1_OFS     0x00001364
// OUT_PITCH_RCR1 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_OUT_PITCH_RCR1_OUT_PITCH_RCR1_MASK 0xFFF
#define DISPIF_FCONVA_SET_OUT_PITCH_RCR1_OUT_PITCH_RCR1_SHIFT 0 
#define DISPIF_FCONVA_SET_OUT_PITCH_RCR1_OUT_PITCH_RCR1_BIT 0xFFF
#define DISPIF_FCONVA_SET_OUT_PITCH_RCR1_OUT_PITCH_RCR1_BITWIDTH 12
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_OUT_PITCH_RCR1_RESERVED_MASK 0xFFFFF000
#define DISPIF_FCONVA_SET_OUT_PITCH_RCR1_RESERVED_SHIFT 12 
#define DISPIF_FCONVA_SET_OUT_PITCH_RCR1_RESERVED_BIT 0xFFFFF
#define DISPIF_FCONVA_SET_OUT_PITCH_RCR1_RESERVED_BITWIDTH 20
// FCONVA_SET_FORCE_MODE1 Register
#define DISPIF_FCONVA_SET_FORCE_MODE1_OFS        0x00001380
// FORCE_MODE1 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_FORCE_MODE1_FORCE_MODE1_MASK 0x1
#define DISPIF_FCONVA_SET_FORCE_MODE1_FORCE_MODE1_SHIFT 0 
#define DISPIF_FCONVA_SET_FORCE_MODE1_FORCE_MODE1_BIT 0x1
#define DISPIF_FCONVA_SET_FORCE_MODE1_FORCE_MODE1_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_FORCE_MODE1_RESERVED_MASK 0xFFFFFFFE
#define DISPIF_FCONVA_SET_FORCE_MODE1_RESERVED_SHIFT 1 
#define DISPIF_FCONVA_SET_FORCE_MODE1_RESERVED_BIT 0x7FFFFFFF
#define DISPIF_FCONVA_SET_FORCE_MODE1_RESERVED_BITWIDTH 31
// FCONVA_SET_FORCE_GY1 Register
#define DISPIF_FCONVA_SET_FORCE_GY1_OFS          0x00001384
// FORCE_GY1 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_FORCE_GY1_FORCE_GY1_MASK 0xFF
#define DISPIF_FCONVA_SET_FORCE_GY1_FORCE_GY1_SHIFT 0 
#define DISPIF_FCONVA_SET_FORCE_GY1_FORCE_GY1_BIT 0xFF
#define DISPIF_FCONVA_SET_FORCE_GY1_FORCE_GY1_BITWIDTH 8
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_FORCE_GY1_RESERVED_MASK 0xFFFFFF00
#define DISPIF_FCONVA_SET_FORCE_GY1_RESERVED_SHIFT 8 
#define DISPIF_FCONVA_SET_FORCE_GY1_RESERVED_BIT 0xFFFFFF
#define DISPIF_FCONVA_SET_FORCE_GY1_RESERVED_BITWIDTH 24
// FCONVA_SET_FORCE_BCB1 Register
#define DISPIF_FCONVA_SET_FORCE_BCB1_OFS         0x00001388
// FORCE_BCB1 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_FORCE_BCB1_FORCE_BCB1_MASK 0xFF
#define DISPIF_FCONVA_SET_FORCE_BCB1_FORCE_BCB1_SHIFT 0 
#define DISPIF_FCONVA_SET_FORCE_BCB1_FORCE_BCB1_BIT 0xFF
#define DISPIF_FCONVA_SET_FORCE_BCB1_FORCE_BCB1_BITWIDTH 8
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_FORCE_BCB1_RESERVED_MASK 0xFFFFFF00
#define DISPIF_FCONVA_SET_FORCE_BCB1_RESERVED_SHIFT 8 
#define DISPIF_FCONVA_SET_FORCE_BCB1_RESERVED_BIT 0xFFFFFF
#define DISPIF_FCONVA_SET_FORCE_BCB1_RESERVED_BITWIDTH 24
// FCONVA_SET_FORCE_RCR1 Register
#define DISPIF_FCONVA_SET_FORCE_RCR1_OFS         0x0000138C
// FORCE_RCR1 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_FORCE_RCR1_FORCE_RCR1_MASK 0xFF
#define DISPIF_FCONVA_SET_FORCE_RCR1_FORCE_RCR1_SHIFT 0 
#define DISPIF_FCONVA_SET_FORCE_RCR1_FORCE_RCR1_BIT 0xFF
#define DISPIF_FCONVA_SET_FORCE_RCR1_FORCE_RCR1_BITWIDTH 8
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_FORCE_RCR1_RESERVED_MASK 0xFFFFFF00
#define DISPIF_FCONVA_SET_FORCE_RCR1_RESERVED_SHIFT 8 
#define DISPIF_FCONVA_SET_FORCE_RCR1_RESERVED_BIT 0xFFFFFF
#define DISPIF_FCONVA_SET_FORCE_RCR1_RESERVED_BITWIDTH 24
// FCONVA_SET_FORCE_A1 Register
#define DISPIF_FCONVA_SET_FORCE_A1_OFS           0x00001390
// FORCE_ALPHA1 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_FORCE_A1_FORCE_ALPHA1_MASK 0xFF
#define DISPIF_FCONVA_SET_FORCE_A1_FORCE_ALPHA1_SHIFT 0 
#define DISPIF_FCONVA_SET_FORCE_A1_FORCE_ALPHA1_BIT 0xFF
#define DISPIF_FCONVA_SET_FORCE_A1_FORCE_ALPHA1_BITWIDTH 8
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_FORCE_A1_RESERVED_MASK 0xFFFFFF00
#define DISPIF_FCONVA_SET_FORCE_A1_RESERVED_SHIFT 8 
#define DISPIF_FCONVA_SET_FORCE_A1_RESERVED_BIT  0xFFFFFF
#define DISPIF_FCONVA_SET_FORCE_A1_RESERVED_BITWIDTH 24
// FCONVA_SET_CROP1 Register
#define DISPIF_FCONVA_SET_CROP1_OFS              0x000013B0
// CROP_UPPER1 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_CROP1_CROP_UPPER1_MASK 0xF
#define DISPIF_FCONVA_SET_CROP1_CROP_UPPER1_SHIFT 0 
#define DISPIF_FCONVA_SET_CROP1_CROP_UPPER1_BIT  0xF
#define DISPIF_FCONVA_SET_CROP1_CROP_UPPER1_BITWIDTH 4
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_CROP1_RESERVED_MASK    0xF0
#define DISPIF_FCONVA_SET_CROP1_RESERVED_SHIFT   4 
#define DISPIF_FCONVA_SET_CROP1_RESERVED_BIT     0xF
#define DISPIF_FCONVA_SET_CROP1_RESERVED_BITWIDTH 4
// CROP_LOWER1 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_CROP1_CROP_LOWER1_MASK 0xF00
#define DISPIF_FCONVA_SET_CROP1_CROP_LOWER1_SHIFT 8 
#define DISPIF_FCONVA_SET_CROP1_CROP_LOWER1_BIT  0xF
#define DISPIF_FCONVA_SET_CROP1_CROP_LOWER1_BITWIDTH 4
// Reserved2 bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_CROP1_RESERVED2_MASK   0xF000
#define DISPIF_FCONVA_SET_CROP1_RESERVED2_SHIFT  12 
#define DISPIF_FCONVA_SET_CROP1_RESERVED2_BIT    0xF
#define DISPIF_FCONVA_SET_CROP1_RESERVED2_BITWIDTH 4
// CROP_LEFT1 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_CROP1_CROP_LEFT1_MASK  0xF0000
#define DISPIF_FCONVA_SET_CROP1_CROP_LEFT1_SHIFT 16 
#define DISPIF_FCONVA_SET_CROP1_CROP_LEFT1_BIT   0xF
#define DISPIF_FCONVA_SET_CROP1_CROP_LEFT1_BITWIDTH 4
// Reserved3 bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_CROP1_RESERVED3_MASK   0xF00000
#define DISPIF_FCONVA_SET_CROP1_RESERVED3_SHIFT  20 
#define DISPIF_FCONVA_SET_CROP1_RESERVED3_BIT    0xF
#define DISPIF_FCONVA_SET_CROP1_RESERVED3_BITWIDTH 4
// CROP_RIGHT1 bitfiled (RW) Reset=0
#define DISPIF_FCONVA_SET_CROP1_CROP_RIGHT1_MASK 0xF000000
#define DISPIF_FCONVA_SET_CROP1_CROP_RIGHT1_SHIFT 24 
#define DISPIF_FCONVA_SET_CROP1_CROP_RIGHT1_BIT  0xF
#define DISPIF_FCONVA_SET_CROP1_CROP_RIGHT1_BITWIDTH 4
// Reserved4 bitfiled (RO) Reset=0
#define DISPIF_FCONVA_SET_CROP1_RESERVED4_MASK   0xF0000000
#define DISPIF_FCONVA_SET_CROP1_RESERVED4_SHIFT  28 
#define DISPIF_FCONVA_SET_CROP1_RESERVED4_BIT    0xF
#define DISPIF_FCONVA_SET_CROP1_RESERVED4_BITWIDTH 4
// FCONVB_START Register
#define DISPIF_FCONVB_START_OFS                  0x00002000
// START bitfiled (RW) Reset=0
#define DISPIF_FCONVB_START_START_MASK           0x1
#define DISPIF_FCONVB_START_START_SHIFT          0 
#define DISPIF_FCONVB_START_START_BIT            0x1
#define DISPIF_FCONVB_START_START_BITWIDTH       1
// CHANNEL bitfiled (RW) Reset=0
#define DISPIF_FCONVB_START_CHANNEL_MASK         0x2
#define DISPIF_FCONVB_START_CHANNEL_SHIFT        1 
#define DISPIF_FCONVB_START_CHANNEL_BIT          0x1
#define DISPIF_FCONVB_START_CHANNEL_BITWIDTH     1
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_START_RESERVED_MASK        0xFFFFFFFC
#define DISPIF_FCONVB_START_RESERVED_SHIFT       2 
#define DISPIF_FCONVB_START_RESERVED_BIT         0x3FFFFFFF
#define DISPIF_FCONVB_START_RESERVED_BITWIDTH    30
// FCONVB_ABORT Register
#define DISPIF_FCONVB_ABORT_OFS                  0x00002004
// ABORT bitfiled (RW) Reset=0
#define DISPIF_FCONVB_ABORT_ABORT_MASK           0x1
#define DISPIF_FCONVB_ABORT_ABORT_SHIFT          0 
#define DISPIF_FCONVB_ABORT_ABORT_BIT            0x1
#define DISPIF_FCONVB_ABORT_ABORT_BITWIDTH       1
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_ABORT_RESERVED_MASK        0xFFFFFFFE
#define DISPIF_FCONVB_ABORT_RESERVED_SHIFT       1 
#define DISPIF_FCONVB_ABORT_RESERVED_BIT         0x7FFFFFFF
#define DISPIF_FCONVB_ABORT_RESERVED_BITWIDTH    31
// FCONVB_SET_DUMMY_READ Register
#define DISPIF_FCONVB_SET_DUMMY_READ_OFS         0x00002010
// DUMMY_READ bitfiled (RW) Reset=1
#define DISPIF_FCONVB_SET_DUMMY_READ_DUMMY_READ_MASK 0xF
#define DISPIF_FCONVB_SET_DUMMY_READ_DUMMY_READ_SHIFT 0 
#define DISPIF_FCONVB_SET_DUMMY_READ_DUMMY_READ_BIT 0xF
#define DISPIF_FCONVB_SET_DUMMY_READ_DUMMY_READ_BITWIDTH 4
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_DUMMY_READ_RESERVED_MASK 0xFFFFFFF0
#define DISPIF_FCONVB_SET_DUMMY_READ_RESERVED_SHIFT 4 
#define DISPIF_FCONVB_SET_DUMMY_READ_RESERVED_BIT 0xFFFFFFF
#define DISPIF_FCONVB_SET_DUMMY_READ_RESERVED_BITWIDTH 28
// FCONVB_SET_BUSIF Register
#define DISPIF_FCONVB_SET_BUSIF_OFS              0x00002014
// OUTSTAND_CMD bitfiled (RW) Reset=1000
#define DISPIF_FCONVB_SET_BUSIF_OUTSTAND_CMD_MASK 0xF
#define DISPIF_FCONVB_SET_BUSIF_OUTSTAND_CMD_SHIFT 0 
#define DISPIF_FCONVB_SET_BUSIF_OUTSTAND_CMD_BIT 0xF
#define DISPIF_FCONVB_SET_BUSIF_OUTSTAND_CMD_BITWIDTH 4
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_BUSIF_RESERVED_MASK    0xFFFFFFF0
#define DISPIF_FCONVB_SET_BUSIF_RESERVED_SHIFT   4 
#define DISPIF_FCONVB_SET_BUSIF_RESERVED_BIT     0xFFFFFFF
#define DISPIF_FCONVB_SET_BUSIF_RESERVED_BITWIDTH 28
// FCONVB_SET_SEL_ALPHA Register
#define DISPIF_FCONVB_SET_SEL_ALPHA_OFS          0x00002018
// SEL_ALPHA bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_SEL_ALPHA_SEL_ALPHA_MASK 0x1
#define DISPIF_FCONVB_SET_SEL_ALPHA_SEL_ALPHA_SHIFT 0 
#define DISPIF_FCONVB_SET_SEL_ALPHA_SEL_ALPHA_BIT 0x1
#define DISPIF_FCONVB_SET_SEL_ALPHA_SEL_ALPHA_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_SEL_ALPHA_RESERVED_MASK 0xFFFFFFFE
#define DISPIF_FCONVB_SET_SEL_ALPHA_RESERVED_SHIFT 1 
#define DISPIF_FCONVB_SET_SEL_ALPHA_RESERVED_BIT 0x7FFFFFFF
#define DISPIF_FCONVB_SET_SEL_ALPHA_RESERVED_BITWIDTH 31
// FCONVB_IRQ Register
#define DISPIF_FCONVB_IRQ_OFS                    0x00002020
// FRAME_END_IRQ bitfiled (RW) Reset=0
#define DISPIF_FCONVB_IRQ_FRAME_END_IRQ_MASK     0x1
#define DISPIF_FCONVB_IRQ_FRAME_END_IRQ_SHIFT    0 
#define DISPIF_FCONVB_IRQ_FRAME_END_IRQ_BIT      0x1
#define DISPIF_FCONVB_IRQ_FRAME_END_IRQ_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_IRQ_RESERVED_MASK          0xE
#define DISPIF_FCONVB_IRQ_RESERVED_SHIFT         1 
#define DISPIF_FCONVB_IRQ_RESERVED_BIT           0x7
#define DISPIF_FCONVB_IRQ_RESERVED_BITWIDTH      3
// START_ERROR_IRQ bitfiled (RW) Reset=0
#define DISPIF_FCONVB_IRQ_START_ERROR_IRQ_MASK   0x10
#define DISPIF_FCONVB_IRQ_START_ERROR_IRQ_SHIFT  4 
#define DISPIF_FCONVB_IRQ_START_ERROR_IRQ_BIT    0x1
#define DISPIF_FCONVB_IRQ_START_ERROR_IRQ_BITWIDTH 1
// REG_ERROR_IRQ bitfiled (RW) Reset=0
#define DISPIF_FCONVB_IRQ_REG_ERROR_IRQ_MASK     0x20
#define DISPIF_FCONVB_IRQ_REG_ERROR_IRQ_SHIFT    5 
#define DISPIF_FCONVB_IRQ_REG_ERROR_IRQ_BIT      0x1
#define DISPIF_FCONVB_IRQ_REG_ERROR_IRQ_BITWIDTH 1
// DISP_ERROR_IRQ bitfiled (RW) Reset=0
#define DISPIF_FCONVB_IRQ_DISP_ERROR_IRQ_MASK    0x40
#define DISPIF_FCONVB_IRQ_DISP_ERROR_IRQ_SHIFT   6 
#define DISPIF_FCONVB_IRQ_DISP_ERROR_IRQ_BIT     0x1
#define DISPIF_FCONVB_IRQ_DISP_ERROR_IRQ_BITWIDTH 1
// MERGE_ERROR_IRQ bitfiled (RW) Reset=0
#define DISPIF_FCONVB_IRQ_MERGE_ERROR_IRQ_MASK   0x80
#define DISPIF_FCONVB_IRQ_MERGE_ERROR_IRQ_SHIFT  7 
#define DISPIF_FCONVB_IRQ_MERGE_ERROR_IRQ_BIT    0x1
#define DISPIF_FCONVB_IRQ_MERGE_ERROR_IRQ_BITWIDTH 1
// Reserved2 bitfiled (RO) Reset=0
#define DISPIF_FCONVB_IRQ_RESERVED2_MASK         0xFFFFFF00
#define DISPIF_FCONVB_IRQ_RESERVED2_SHIFT        8 
#define DISPIF_FCONVB_IRQ_RESERVED2_BIT          0xFFFFFF
#define DISPIF_FCONVB_IRQ_RESERVED2_BITWIDTH     24
// FCONVB_SET_IRQ_MASK Register
#define DISPIF_FCONVB_SET_IRQ_MASK_OFS           0x00002024
// FRAME_END_MASK bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_IRQ_MASK_FRAME_END_MASK_MASK 0x1
#define DISPIF_FCONVB_SET_IRQ_MASK_FRAME_END_MASK_SHIFT 0 
#define DISPIF_FCONVB_SET_IRQ_MASK_FRAME_END_MASK_BIT 0x1
#define DISPIF_FCONVB_SET_IRQ_MASK_FRAME_END_MASK_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_IRQ_MASK_RESERVED_MASK 0xE
#define DISPIF_FCONVB_SET_IRQ_MASK_RESERVED_SHIFT 1 
#define DISPIF_FCONVB_SET_IRQ_MASK_RESERVED_BIT  0x7
#define DISPIF_FCONVB_SET_IRQ_MASK_RESERVED_BITWIDTH 3
// START_ERROR_MASK bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_IRQ_MASK_START_ERROR_MASK_MASK 0x10
#define DISPIF_FCONVB_SET_IRQ_MASK_START_ERROR_MASK_SHIFT 4 
#define DISPIF_FCONVB_SET_IRQ_MASK_START_ERROR_MASK_BIT 0x1
#define DISPIF_FCONVB_SET_IRQ_MASK_START_ERROR_MASK_BITWIDTH 1
// REG_ERROR_MASK bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_IRQ_MASK_REG_ERROR_MASK_MASK 0x20
#define DISPIF_FCONVB_SET_IRQ_MASK_REG_ERROR_MASK_SHIFT 5 
#define DISPIF_FCONVB_SET_IRQ_MASK_REG_ERROR_MASK_BIT 0x1
#define DISPIF_FCONVB_SET_IRQ_MASK_REG_ERROR_MASK_BITWIDTH 1
// DISP_ERROR_MASK bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_IRQ_MASK_DISP_ERROR_MASK_MASK 0x40
#define DISPIF_FCONVB_SET_IRQ_MASK_DISP_ERROR_MASK_SHIFT 6 
#define DISPIF_FCONVB_SET_IRQ_MASK_DISP_ERROR_MASK_BIT 0x1
#define DISPIF_FCONVB_SET_IRQ_MASK_DISP_ERROR_MASK_BITWIDTH 1
// MERGE_ERROR_MASK bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_IRQ_MASK_MERGE_ERROR_MASK_MASK 0x80
#define DISPIF_FCONVB_SET_IRQ_MASK_MERGE_ERROR_MASK_SHIFT 7 
#define DISPIF_FCONVB_SET_IRQ_MASK_MERGE_ERROR_MASK_BIT 0x1
#define DISPIF_FCONVB_SET_IRQ_MASK_MERGE_ERROR_MASK_BITWIDTH 1
// Reserved2 bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_IRQ_MASK_RESERVED2_MASK 0xFFFFFF00
#define DISPIF_FCONVB_SET_IRQ_MASK_RESERVED2_SHIFT 8 
#define DISPIF_FCONVB_SET_IRQ_MASK_RESERVED2_BIT 0xFFFFFF
#define DISPIF_FCONVB_SET_IRQ_MASK_RESERVED2_BITWIDTH 24
// FCONVB_SET_Y2RMTX_OFFSET Register
#define DISPIF_FCONVB_SET_Y2RMTX_OFFSET_OFS      0x00002040
// Y2R_YOFFSET bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_Y2RMTX_OFFSET_Y2R_YOFFSET_MASK 0xFF
#define DISPIF_FCONVB_SET_Y2RMTX_OFFSET_Y2R_YOFFSET_SHIFT 0 
#define DISPIF_FCONVB_SET_Y2RMTX_OFFSET_Y2R_YOFFSET_BIT 0xFF
#define DISPIF_FCONVB_SET_Y2RMTX_OFFSET_Y2R_YOFFSET_BITWIDTH 8
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_Y2RMTX_OFFSET_RESERVED_MASK 0xFF00
#define DISPIF_FCONVB_SET_Y2RMTX_OFFSET_RESERVED_SHIFT 8 
#define DISPIF_FCONVB_SET_Y2RMTX_OFFSET_RESERVED_BIT 0xFF
#define DISPIF_FCONVB_SET_Y2RMTX_OFFSET_RESERVED_BITWIDTH 8
// Y2R_COFFSET bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_Y2RMTX_OFFSET_Y2R_COFFSET_MASK 0xFF0000
#define DISPIF_FCONVB_SET_Y2RMTX_OFFSET_Y2R_COFFSET_SHIFT 16 
#define DISPIF_FCONVB_SET_Y2RMTX_OFFSET_Y2R_COFFSET_BIT 0xFF
#define DISPIF_FCONVB_SET_Y2RMTX_OFFSET_Y2R_COFFSET_BITWIDTH 8
// Reserved2 bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_Y2RMTX_OFFSET_RESERVED2_MASK 0xFF000000
#define DISPIF_FCONVB_SET_Y2RMTX_OFFSET_RESERVED2_SHIFT 24 
#define DISPIF_FCONVB_SET_Y2RMTX_OFFSET_RESERVED2_BIT 0xFF
#define DISPIF_FCONVB_SET_Y2RMTX_OFFSET_RESERVED2_BITWIDTH 8
// FCONVB_SET_Y2RMTX_COEF00 Register
#define DISPIF_FCONVB_SET_Y2RMTX_COEF00_OFS      0x00002044
// Y2R_COEF00 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_Y2RMTX_COEF00_Y2R_COEF00_MASK 0x3FF
#define DISPIF_FCONVB_SET_Y2RMTX_COEF00_Y2R_COEF00_SHIFT 0 
#define DISPIF_FCONVB_SET_Y2RMTX_COEF00_Y2R_COEF00_BIT 0x3FF
#define DISPIF_FCONVB_SET_Y2RMTX_COEF00_Y2R_COEF00_BITWIDTH 10
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_Y2RMTX_COEF00_RESERVED_MASK 0xFFFFFC00
#define DISPIF_FCONVB_SET_Y2RMTX_COEF00_RESERVED_SHIFT 10 
#define DISPIF_FCONVB_SET_Y2RMTX_COEF00_RESERVED_BIT 0x3FFFFF
#define DISPIF_FCONVB_SET_Y2RMTX_COEF00_RESERVED_BITWIDTH 22
// FCONVB_SET_Y2RMTX_COEF01 Register
#define DISPIF_FCONVB_SET_Y2RMTX_COEF01_OFS      0x00002048
// Y2R_COEF01 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_Y2RMTX_COEF01_Y2R_COEF01_MASK 0x3FF
#define DISPIF_FCONVB_SET_Y2RMTX_COEF01_Y2R_COEF01_SHIFT 0 
#define DISPIF_FCONVB_SET_Y2RMTX_COEF01_Y2R_COEF01_BIT 0x3FF
#define DISPIF_FCONVB_SET_Y2RMTX_COEF01_Y2R_COEF01_BITWIDTH 10
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_Y2RMTX_COEF01_RESERVED_MASK 0xFFFFFC00
#define DISPIF_FCONVB_SET_Y2RMTX_COEF01_RESERVED_SHIFT 10 
#define DISPIF_FCONVB_SET_Y2RMTX_COEF01_RESERVED_BIT 0x3FFFFF
#define DISPIF_FCONVB_SET_Y2RMTX_COEF01_RESERVED_BITWIDTH 22
// FCONVB_SET_Y2RMTX_COEF02 Register
#define DISPIF_FCONVB_SET_Y2RMTX_COEF02_OFS      0x0000204C
// Y2R_COEF02 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_Y2RMTX_COEF02_Y2R_COEF02_MASK 0x3FF
#define DISPIF_FCONVB_SET_Y2RMTX_COEF02_Y2R_COEF02_SHIFT 0 
#define DISPIF_FCONVB_SET_Y2RMTX_COEF02_Y2R_COEF02_BIT 0x3FF
#define DISPIF_FCONVB_SET_Y2RMTX_COEF02_Y2R_COEF02_BITWIDTH 10
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_Y2RMTX_COEF02_RESERVED_MASK 0xFFFFFC00
#define DISPIF_FCONVB_SET_Y2RMTX_COEF02_RESERVED_SHIFT 10 
#define DISPIF_FCONVB_SET_Y2RMTX_COEF02_RESERVED_BIT 0x3FFFFF
#define DISPIF_FCONVB_SET_Y2RMTX_COEF02_RESERVED_BITWIDTH 22
// FCONVB_SET_Y2RMTX_COEF10 Register
#define DISPIF_FCONVB_SET_Y2RMTX_COEF10_OFS      0x00002050
// Y2R_COEF10 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_Y2RMTX_COEF10_Y2R_COEF10_MASK 0x3FF
#define DISPIF_FCONVB_SET_Y2RMTX_COEF10_Y2R_COEF10_SHIFT 0 
#define DISPIF_FCONVB_SET_Y2RMTX_COEF10_Y2R_COEF10_BIT 0x3FF
#define DISPIF_FCONVB_SET_Y2RMTX_COEF10_Y2R_COEF10_BITWIDTH 10
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_Y2RMTX_COEF10_RESERVED_MASK 0xFFFFFC00
#define DISPIF_FCONVB_SET_Y2RMTX_COEF10_RESERVED_SHIFT 10 
#define DISPIF_FCONVB_SET_Y2RMTX_COEF10_RESERVED_BIT 0x3FFFFF
#define DISPIF_FCONVB_SET_Y2RMTX_COEF10_RESERVED_BITWIDTH 22
// FCONVB_SET_Y2RMTX_COEF11 Register
#define DISPIF_FCONVB_SET_Y2RMTX_COEF11_OFS      0x00002054
// Y2R_COEF11 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_Y2RMTX_COEF11_Y2R_COEF11_MASK 0x3FF
#define DISPIF_FCONVB_SET_Y2RMTX_COEF11_Y2R_COEF11_SHIFT 0 
#define DISPIF_FCONVB_SET_Y2RMTX_COEF11_Y2R_COEF11_BIT 0x3FF
#define DISPIF_FCONVB_SET_Y2RMTX_COEF11_Y2R_COEF11_BITWIDTH 10
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_Y2RMTX_COEF11_RESERVED_MASK 0xFFFFFC00
#define DISPIF_FCONVB_SET_Y2RMTX_COEF11_RESERVED_SHIFT 10 
#define DISPIF_FCONVB_SET_Y2RMTX_COEF11_RESERVED_BIT 0x3FFFFF
#define DISPIF_FCONVB_SET_Y2RMTX_COEF11_RESERVED_BITWIDTH 22
// FCONVB_SET_Y2RMTX_COEF12 Register
#define DISPIF_FCONVB_SET_Y2RMTX_COEF12_OFS      0x00002058
// Y2R_COEF12 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_Y2RMTX_COEF12_Y2R_COEF12_MASK 0x3FF
#define DISPIF_FCONVB_SET_Y2RMTX_COEF12_Y2R_COEF12_SHIFT 0 
#define DISPIF_FCONVB_SET_Y2RMTX_COEF12_Y2R_COEF12_BIT 0x3FF
#define DISPIF_FCONVB_SET_Y2RMTX_COEF12_Y2R_COEF12_BITWIDTH 10
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_Y2RMTX_COEF12_RESERVED_MASK 0xFFFFFC00
#define DISPIF_FCONVB_SET_Y2RMTX_COEF12_RESERVED_SHIFT 10 
#define DISPIF_FCONVB_SET_Y2RMTX_COEF12_RESERVED_BIT 0x3FFFFF
#define DISPIF_FCONVB_SET_Y2RMTX_COEF12_RESERVED_BITWIDTH 22
// FCONVB_SET_Y2RMTX_COEF20 Register
#define DISPIF_FCONVB_SET_Y2RMTX_COEF20_OFS      0x0000205C
// Y2R_COEF20 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_Y2RMTX_COEF20_Y2R_COEF20_MASK 0x3FF
#define DISPIF_FCONVB_SET_Y2RMTX_COEF20_Y2R_COEF20_SHIFT 0 
#define DISPIF_FCONVB_SET_Y2RMTX_COEF20_Y2R_COEF20_BIT 0x3FF
#define DISPIF_FCONVB_SET_Y2RMTX_COEF20_Y2R_COEF20_BITWIDTH 10
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_Y2RMTX_COEF20_RESERVED_MASK 0xFFFFFC00
#define DISPIF_FCONVB_SET_Y2RMTX_COEF20_RESERVED_SHIFT 10 
#define DISPIF_FCONVB_SET_Y2RMTX_COEF20_RESERVED_BIT 0x3FFFFF
#define DISPIF_FCONVB_SET_Y2RMTX_COEF20_RESERVED_BITWIDTH 22
// FCONVB_SET_Y2RMTX_COEF21 Register
#define DISPIF_FCONVB_SET_Y2RMTX_COEF21_OFS      0x00002060
// Y2R_COEF21 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_Y2RMTX_COEF21_Y2R_COEF21_MASK 0x3FF
#define DISPIF_FCONVB_SET_Y2RMTX_COEF21_Y2R_COEF21_SHIFT 0 
#define DISPIF_FCONVB_SET_Y2RMTX_COEF21_Y2R_COEF21_BIT 0x3FF
#define DISPIF_FCONVB_SET_Y2RMTX_COEF21_Y2R_COEF21_BITWIDTH 10
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_Y2RMTX_COEF21_RESERVED_MASK 0xFFFFFC00
#define DISPIF_FCONVB_SET_Y2RMTX_COEF21_RESERVED_SHIFT 10 
#define DISPIF_FCONVB_SET_Y2RMTX_COEF21_RESERVED_BIT 0x3FFFFF
#define DISPIF_FCONVB_SET_Y2RMTX_COEF21_RESERVED_BITWIDTH 22
// FCONVB_SET_Y2RMTX_COEF22 Register
#define DISPIF_FCONVB_SET_Y2RMTX_COEF22_OFS      0x00002064
// Y2R_COEF22 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_Y2RMTX_COEF22_Y2R_COEF22_MASK 0x3FF
#define DISPIF_FCONVB_SET_Y2RMTX_COEF22_Y2R_COEF22_SHIFT 0 
#define DISPIF_FCONVB_SET_Y2RMTX_COEF22_Y2R_COEF22_BIT 0x3FF
#define DISPIF_FCONVB_SET_Y2RMTX_COEF22_Y2R_COEF22_BITWIDTH 10
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_Y2RMTX_COEF22_RESERVED_MASK 0xFFFFFC00
#define DISPIF_FCONVB_SET_Y2RMTX_COEF22_RESERVED_SHIFT 10 
#define DISPIF_FCONVB_SET_Y2RMTX_COEF22_RESERVED_BIT 0x3FFFFF
#define DISPIF_FCONVB_SET_Y2RMTX_COEF22_RESERVED_BITWIDTH 22
// FCONVB_SET_RGBLIMIT Register
#define DISPIF_FCONVB_SET_RGBLIMIT_OFS           0x00002068
// Y2R_RGBMAX_LIMIT bitfiled (RW) Reset=11111111
#define DISPIF_FCONVB_SET_RGBLIMIT_Y2R_RGBMAX_LIMIT_MASK 0xFF
#define DISPIF_FCONVB_SET_RGBLIMIT_Y2R_RGBMAX_LIMIT_SHIFT 0 
#define DISPIF_FCONVB_SET_RGBLIMIT_Y2R_RGBMAX_LIMIT_BIT 0xFF
#define DISPIF_FCONVB_SET_RGBLIMIT_Y2R_RGBMAX_LIMIT_BITWIDTH 8
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_RGBLIMIT_RESERVED_MASK 0xFF00
#define DISPIF_FCONVB_SET_RGBLIMIT_RESERVED_SHIFT 8 
#define DISPIF_FCONVB_SET_RGBLIMIT_RESERVED_BIT  0xFF
#define DISPIF_FCONVB_SET_RGBLIMIT_RESERVED_BITWIDTH 8
// Y2R_RGBMIN_LIMIT bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_RGBLIMIT_Y2R_RGBMIN_LIMIT_MASK 0xFF0000
#define DISPIF_FCONVB_SET_RGBLIMIT_Y2R_RGBMIN_LIMIT_SHIFT 16 
#define DISPIF_FCONVB_SET_RGBLIMIT_Y2R_RGBMIN_LIMIT_BIT 0xFF
#define DISPIF_FCONVB_SET_RGBLIMIT_Y2R_RGBMIN_LIMIT_BITWIDTH 8
// Reserved2 bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_RGBLIMIT_RESERVED2_MASK 0xFF000000
#define DISPIF_FCONVB_SET_RGBLIMIT_RESERVED2_SHIFT 24 
#define DISPIF_FCONVB_SET_RGBLIMIT_RESERVED2_BIT 0xFF
#define DISPIF_FCONVB_SET_RGBLIMIT_RESERVED2_BITWIDTH 8
// FCONVB_SET_R2YMTX_OFFSET Register
#define DISPIF_FCONVB_SET_R2YMTX_OFFSET_OFS      0x00002080
// R2Y_YOFFSET bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_R2YMTX_OFFSET_R2Y_YOFFSET_MASK 0xFF
#define DISPIF_FCONVB_SET_R2YMTX_OFFSET_R2Y_YOFFSET_SHIFT 0 
#define DISPIF_FCONVB_SET_R2YMTX_OFFSET_R2Y_YOFFSET_BIT 0xFF
#define DISPIF_FCONVB_SET_R2YMTX_OFFSET_R2Y_YOFFSET_BITWIDTH 8
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_R2YMTX_OFFSET_RESERVED_MASK 0xFF00
#define DISPIF_FCONVB_SET_R2YMTX_OFFSET_RESERVED_SHIFT 8 
#define DISPIF_FCONVB_SET_R2YMTX_OFFSET_RESERVED_BIT 0xFF
#define DISPIF_FCONVB_SET_R2YMTX_OFFSET_RESERVED_BITWIDTH 8
// R2Y_COFFSET bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_R2YMTX_OFFSET_R2Y_COFFSET_MASK 0xFF0000
#define DISPIF_FCONVB_SET_R2YMTX_OFFSET_R2Y_COFFSET_SHIFT 16 
#define DISPIF_FCONVB_SET_R2YMTX_OFFSET_R2Y_COFFSET_BIT 0xFF
#define DISPIF_FCONVB_SET_R2YMTX_OFFSET_R2Y_COFFSET_BITWIDTH 8
// Reserved2 bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_R2YMTX_OFFSET_RESERVED2_MASK 0xFF000000
#define DISPIF_FCONVB_SET_R2YMTX_OFFSET_RESERVED2_SHIFT 24 
#define DISPIF_FCONVB_SET_R2YMTX_OFFSET_RESERVED2_BIT 0xFF
#define DISPIF_FCONVB_SET_R2YMTX_OFFSET_RESERVED2_BITWIDTH 8
// FCONVB_SET_R2YMTX_COEF00 Register
#define DISPIF_FCONVB_SET_R2YMTX_COEF00_OFS      0x00002084
// R2Y_COEF00 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_R2YMTX_COEF00_R2Y_COEF00_MASK 0x3FF
#define DISPIF_FCONVB_SET_R2YMTX_COEF00_R2Y_COEF00_SHIFT 0 
#define DISPIF_FCONVB_SET_R2YMTX_COEF00_R2Y_COEF00_BIT 0x3FF
#define DISPIF_FCONVB_SET_R2YMTX_COEF00_R2Y_COEF00_BITWIDTH 10
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_R2YMTX_COEF00_RESERVED_MASK 0xFFFFFC00
#define DISPIF_FCONVB_SET_R2YMTX_COEF00_RESERVED_SHIFT 10 
#define DISPIF_FCONVB_SET_R2YMTX_COEF00_RESERVED_BIT 0x3FFFFF
#define DISPIF_FCONVB_SET_R2YMTX_COEF00_RESERVED_BITWIDTH 22
// FCONVB_SET_R2YMTX_COEF01 Register
#define DISPIF_FCONVB_SET_R2YMTX_COEF01_OFS      0x00002088
// R2Y_COEF01 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_R2YMTX_COEF01_R2Y_COEF01_MASK 0x3FF
#define DISPIF_FCONVB_SET_R2YMTX_COEF01_R2Y_COEF01_SHIFT 0 
#define DISPIF_FCONVB_SET_R2YMTX_COEF01_R2Y_COEF01_BIT 0x3FF
#define DISPIF_FCONVB_SET_R2YMTX_COEF01_R2Y_COEF01_BITWIDTH 10
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_R2YMTX_COEF01_RESERVED_MASK 0xFFFFFC00
#define DISPIF_FCONVB_SET_R2YMTX_COEF01_RESERVED_SHIFT 10 
#define DISPIF_FCONVB_SET_R2YMTX_COEF01_RESERVED_BIT 0x3FFFFF
#define DISPIF_FCONVB_SET_R2YMTX_COEF01_RESERVED_BITWIDTH 22
// FCONVB_SET_R2YMTX_COEF02 Register
#define DISPIF_FCONVB_SET_R2YMTX_COEF02_OFS      0x0000208C
// R2Y_COEF02 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_R2YMTX_COEF02_R2Y_COEF02_MASK 0x3FF
#define DISPIF_FCONVB_SET_R2YMTX_COEF02_R2Y_COEF02_SHIFT 0 
#define DISPIF_FCONVB_SET_R2YMTX_COEF02_R2Y_COEF02_BIT 0x3FF
#define DISPIF_FCONVB_SET_R2YMTX_COEF02_R2Y_COEF02_BITWIDTH 10
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_R2YMTX_COEF02_RESERVED_MASK 0xFFFFFC00
#define DISPIF_FCONVB_SET_R2YMTX_COEF02_RESERVED_SHIFT 10 
#define DISPIF_FCONVB_SET_R2YMTX_COEF02_RESERVED_BIT 0x3FFFFF
#define DISPIF_FCONVB_SET_R2YMTX_COEF02_RESERVED_BITWIDTH 22
// FCONVB_SET_R2YMTX_COEF10 Register
#define DISPIF_FCONVB_SET_R2YMTX_COEF10_OFS      0x00002090
// R2Y_COEF10 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_R2YMTX_COEF10_R2Y_COEF10_MASK 0x3FF
#define DISPIF_FCONVB_SET_R2YMTX_COEF10_R2Y_COEF10_SHIFT 0 
#define DISPIF_FCONVB_SET_R2YMTX_COEF10_R2Y_COEF10_BIT 0x3FF
#define DISPIF_FCONVB_SET_R2YMTX_COEF10_R2Y_COEF10_BITWIDTH 10
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_R2YMTX_COEF10_RESERVED_MASK 0xFFFFFC00
#define DISPIF_FCONVB_SET_R2YMTX_COEF10_RESERVED_SHIFT 10 
#define DISPIF_FCONVB_SET_R2YMTX_COEF10_RESERVED_BIT 0x3FFFFF
#define DISPIF_FCONVB_SET_R2YMTX_COEF10_RESERVED_BITWIDTH 22
// FCONVB_SET_R2YMTX_COEF11 Register
#define DISPIF_FCONVB_SET_R2YMTX_COEF11_OFS      0x00002094
// R2Y_COEF11 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_R2YMTX_COEF11_R2Y_COEF11_MASK 0x3FF
#define DISPIF_FCONVB_SET_R2YMTX_COEF11_R2Y_COEF11_SHIFT 0 
#define DISPIF_FCONVB_SET_R2YMTX_COEF11_R2Y_COEF11_BIT 0x3FF
#define DISPIF_FCONVB_SET_R2YMTX_COEF11_R2Y_COEF11_BITWIDTH 10
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_R2YMTX_COEF11_RESERVED_MASK 0xFFFFFC00
#define DISPIF_FCONVB_SET_R2YMTX_COEF11_RESERVED_SHIFT 10 
#define DISPIF_FCONVB_SET_R2YMTX_COEF11_RESERVED_BIT 0x3FFFFF
#define DISPIF_FCONVB_SET_R2YMTX_COEF11_RESERVED_BITWIDTH 22
// FCONVB_SET_R2YMTX_COEF12 Register
#define DISPIF_FCONVB_SET_R2YMTX_COEF12_OFS      0x00002098
// R2Y_COEF12 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_R2YMTX_COEF12_R2Y_COEF12_MASK 0x3FF
#define DISPIF_FCONVB_SET_R2YMTX_COEF12_R2Y_COEF12_SHIFT 0 
#define DISPIF_FCONVB_SET_R2YMTX_COEF12_R2Y_COEF12_BIT 0x3FF
#define DISPIF_FCONVB_SET_R2YMTX_COEF12_R2Y_COEF12_BITWIDTH 10
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_R2YMTX_COEF12_RESERVED_MASK 0xFFFFFC00
#define DISPIF_FCONVB_SET_R2YMTX_COEF12_RESERVED_SHIFT 10 
#define DISPIF_FCONVB_SET_R2YMTX_COEF12_RESERVED_BIT 0x3FFFFF
#define DISPIF_FCONVB_SET_R2YMTX_COEF12_RESERVED_BITWIDTH 22
// FCONVB_SET_R2YMTX_COEF20 Register
#define DISPIF_FCONVB_SET_R2YMTX_COEF20_OFS      0x0000209C
// R2Y_COEF20 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_R2YMTX_COEF20_R2Y_COEF20_MASK 0x3FF
#define DISPIF_FCONVB_SET_R2YMTX_COEF20_R2Y_COEF20_SHIFT 0 
#define DISPIF_FCONVB_SET_R2YMTX_COEF20_R2Y_COEF20_BIT 0x3FF
#define DISPIF_FCONVB_SET_R2YMTX_COEF20_R2Y_COEF20_BITWIDTH 10
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_R2YMTX_COEF20_RESERVED_MASK 0xFFFFFC00
#define DISPIF_FCONVB_SET_R2YMTX_COEF20_RESERVED_SHIFT 10 
#define DISPIF_FCONVB_SET_R2YMTX_COEF20_RESERVED_BIT 0x3FFFFF
#define DISPIF_FCONVB_SET_R2YMTX_COEF20_RESERVED_BITWIDTH 22
// FCONVB_SET_R2YMTX_COEF21 Register
#define DISPIF_FCONVB_SET_R2YMTX_COEF21_OFS      0x000020A0
// R2Y_COEF21 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_R2YMTX_COEF21_R2Y_COEF21_MASK 0x3FF
#define DISPIF_FCONVB_SET_R2YMTX_COEF21_R2Y_COEF21_SHIFT 0 
#define DISPIF_FCONVB_SET_R2YMTX_COEF21_R2Y_COEF21_BIT 0x3FF
#define DISPIF_FCONVB_SET_R2YMTX_COEF21_R2Y_COEF21_BITWIDTH 10
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_R2YMTX_COEF21_RESERVED_MASK 0xFFFFFC00
#define DISPIF_FCONVB_SET_R2YMTX_COEF21_RESERVED_SHIFT 10 
#define DISPIF_FCONVB_SET_R2YMTX_COEF21_RESERVED_BIT 0x3FFFFF
#define DISPIF_FCONVB_SET_R2YMTX_COEF21_RESERVED_BITWIDTH 22
// FCONVB_SET_R2YMTX_COEF22 Register
#define DISPIF_FCONVB_SET_R2YMTX_COEF22_OFS      0x000020A4
// R2Y_COEF22 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_R2YMTX_COEF22_R2Y_COEF22_MASK 0x3FF
#define DISPIF_FCONVB_SET_R2YMTX_COEF22_R2Y_COEF22_SHIFT 0 
#define DISPIF_FCONVB_SET_R2YMTX_COEF22_R2Y_COEF22_BIT 0x3FF
#define DISPIF_FCONVB_SET_R2YMTX_COEF22_R2Y_COEF22_BITWIDTH 10
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_R2YMTX_COEF22_RESERVED_MASK 0xFFFFFC00
#define DISPIF_FCONVB_SET_R2YMTX_COEF22_RESERVED_SHIFT 10 
#define DISPIF_FCONVB_SET_R2YMTX_COEF22_RESERVED_BIT 0x3FFFFF
#define DISPIF_FCONVB_SET_R2YMTX_COEF22_RESERVED_BITWIDTH 22
// FCONVB_SET_YLIMIT Register
#define DISPIF_FCONVB_SET_YLIMIT_OFS             0x000020A8
// R2Y_YMAX_LIMIT bitfiled (RW) Reset=11111111
#define DISPIF_FCONVB_SET_YLIMIT_R2Y_YMAX_LIMIT_MASK 0xFF
#define DISPIF_FCONVB_SET_YLIMIT_R2Y_YMAX_LIMIT_SHIFT 0 
#define DISPIF_FCONVB_SET_YLIMIT_R2Y_YMAX_LIMIT_BIT 0xFF
#define DISPIF_FCONVB_SET_YLIMIT_R2Y_YMAX_LIMIT_BITWIDTH 8
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_YLIMIT_RESERVED_MASK   0xFF00
#define DISPIF_FCONVB_SET_YLIMIT_RESERVED_SHIFT  8 
#define DISPIF_FCONVB_SET_YLIMIT_RESERVED_BIT    0xFF
#define DISPIF_FCONVB_SET_YLIMIT_RESERVED_BITWIDTH 8
// R2Y_YMIN_LIMIT bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_YLIMIT_R2Y_YMIN_LIMIT_MASK 0xFF0000
#define DISPIF_FCONVB_SET_YLIMIT_R2Y_YMIN_LIMIT_SHIFT 16 
#define DISPIF_FCONVB_SET_YLIMIT_R2Y_YMIN_LIMIT_BIT 0xFF
#define DISPIF_FCONVB_SET_YLIMIT_R2Y_YMIN_LIMIT_BITWIDTH 8
// Reserved2 bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_YLIMIT_RESERVED2_MASK  0xFF000000
#define DISPIF_FCONVB_SET_YLIMIT_RESERVED2_SHIFT 24 
#define DISPIF_FCONVB_SET_YLIMIT_RESERVED2_BIT   0xFF
#define DISPIF_FCONVB_SET_YLIMIT_RESERVED2_BITWIDTH 8
// FCONVB_SET_CLIMIT Register
#define DISPIF_FCONVB_SET_CLIMIT_OFS             0x000020AC
// R2Y_CMAX_LIMIT bitfiled (RW) Reset=11111111
#define DISPIF_FCONVB_SET_CLIMIT_R2Y_CMAX_LIMIT_MASK 0xFF
#define DISPIF_FCONVB_SET_CLIMIT_R2Y_CMAX_LIMIT_SHIFT 0 
#define DISPIF_FCONVB_SET_CLIMIT_R2Y_CMAX_LIMIT_BIT 0xFF
#define DISPIF_FCONVB_SET_CLIMIT_R2Y_CMAX_LIMIT_BITWIDTH 8
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_CLIMIT_RESERVED_MASK   0xFF00
#define DISPIF_FCONVB_SET_CLIMIT_RESERVED_SHIFT  8 
#define DISPIF_FCONVB_SET_CLIMIT_RESERVED_BIT    0xFF
#define DISPIF_FCONVB_SET_CLIMIT_RESERVED_BITWIDTH 8
// R2Y_CMIN_LIMIT bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_CLIMIT_R2Y_CMIN_LIMIT_MASK 0xFF0000
#define DISPIF_FCONVB_SET_CLIMIT_R2Y_CMIN_LIMIT_SHIFT 16 
#define DISPIF_FCONVB_SET_CLIMIT_R2Y_CMIN_LIMIT_BIT 0xFF
#define DISPIF_FCONVB_SET_CLIMIT_R2Y_CMIN_LIMIT_BITWIDTH 8
// Reserved2 bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_CLIMIT_RESERVED2_MASK  0xFF000000
#define DISPIF_FCONVB_SET_CLIMIT_RESERVED2_SHIFT 24 
#define DISPIF_FCONVB_SET_CLIMIT_RESERVED2_BIT   0xFF
#define DISPIF_FCONVB_SET_CLIMIT_RESERVED2_BITWIDTH 8
// FCONVB_TRANS_IN_FORMAT Register
#define DISPIF_FCONVB_TRANS_IN_FORMAT_OFS        0x00002100
// IN_COLORFORMAT bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_IN_FORMAT_IN_COLORFORMAT_MASK 0x3
#define DISPIF_FCONVB_TRANS_IN_FORMAT_IN_COLORFORMAT_SHIFT 0 
#define DISPIF_FCONVB_TRANS_IN_FORMAT_IN_COLORFORMAT_BIT 0x3
#define DISPIF_FCONVB_TRANS_IN_FORMAT_IN_COLORFORMAT_BITWIDTH 2
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_IN_FORMAT_RESERVED_MASK 0xC
#define DISPIF_FCONVB_TRANS_IN_FORMAT_RESERVED_SHIFT 2 
#define DISPIF_FCONVB_TRANS_IN_FORMAT_RESERVED_BIT 0x3
#define DISPIF_FCONVB_TRANS_IN_FORMAT_RESERVED_BITWIDTH 2
// IN_PLANE bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_IN_FORMAT_IN_PLANE_MASK 0x30
#define DISPIF_FCONVB_TRANS_IN_FORMAT_IN_PLANE_SHIFT 4 
#define DISPIF_FCONVB_TRANS_IN_FORMAT_IN_PLANE_BIT 0x3
#define DISPIF_FCONVB_TRANS_IN_FORMAT_IN_PLANE_BITWIDTH 2
// Reserved2 bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_IN_FORMAT_RESERVED2_MASK 0xC0
#define DISPIF_FCONVB_TRANS_IN_FORMAT_RESERVED2_SHIFT 6 
#define DISPIF_FCONVB_TRANS_IN_FORMAT_RESERVED2_BIT 0x3
#define DISPIF_FCONVB_TRANS_IN_FORMAT_RESERVED2_BITWIDTH 2
// IN_SCAN bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_IN_FORMAT_IN_SCAN_MASK 0x100
#define DISPIF_FCONVB_TRANS_IN_FORMAT_IN_SCAN_SHIFT 8 
#define DISPIF_FCONVB_TRANS_IN_FORMAT_IN_SCAN_BIT 0x1
#define DISPIF_FCONVB_TRANS_IN_FORMAT_IN_SCAN_BITWIDTH 1
// Reserved3 bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_IN_FORMAT_RESERVED3_MASK 0xFE00
#define DISPIF_FCONVB_TRANS_IN_FORMAT_RESERVED3_SHIFT 9 
#define DISPIF_FCONVB_TRANS_IN_FORMAT_RESERVED3_BIT 0x7F
#define DISPIF_FCONVB_TRANS_IN_FORMAT_RESERVED3_BITWIDTH 7
// IN_FORMATID bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_IN_FORMAT_IN_FORMATID_MASK 0xFF0000
#define DISPIF_FCONVB_TRANS_IN_FORMAT_IN_FORMATID_SHIFT 16 
#define DISPIF_FCONVB_TRANS_IN_FORMAT_IN_FORMATID_BIT 0xFF
#define DISPIF_FCONVB_TRANS_IN_FORMAT_IN_FORMATID_BITWIDTH 8
// Reserved4 bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_IN_FORMAT_RESERVED4_MASK 0xFF000000
#define DISPIF_FCONVB_TRANS_IN_FORMAT_RESERVED4_SHIFT 24 
#define DISPIF_FCONVB_TRANS_IN_FORMAT_RESERVED4_BIT 0xFF
#define DISPIF_FCONVB_TRANS_IN_FORMAT_RESERVED4_BITWIDTH 8
// FCONVB_TRANS_IN_HSIZE Register
#define DISPIF_FCONVB_TRANS_IN_HSIZE_OFS         0x00002104
// IN_HSIZE bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_IN_HSIZE_IN_HSIZE_MASK 0x7FF
#define DISPIF_FCONVB_TRANS_IN_HSIZE_IN_HSIZE_SHIFT 0 
#define DISPIF_FCONVB_TRANS_IN_HSIZE_IN_HSIZE_BIT 0x7FF
#define DISPIF_FCONVB_TRANS_IN_HSIZE_IN_HSIZE_BITWIDTH 11
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_IN_HSIZE_RESERVED_MASK 0xFFFFF800
#define DISPIF_FCONVB_TRANS_IN_HSIZE_RESERVED_SHIFT 11 
#define DISPIF_FCONVB_TRANS_IN_HSIZE_RESERVED_BIT 0x1FFFFF
#define DISPIF_FCONVB_TRANS_IN_HSIZE_RESERVED_BITWIDTH 21
// FCONVB_TRANS_IN_VSIZE Register
#define DISPIF_FCONVB_TRANS_IN_VSIZE_OFS         0x00002108
// IN_VSIZE bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_IN_VSIZE_IN_VSIZE_MASK 0x3FF
#define DISPIF_FCONVB_TRANS_IN_VSIZE_IN_VSIZE_SHIFT 0 
#define DISPIF_FCONVB_TRANS_IN_VSIZE_IN_VSIZE_BIT 0x3FF
#define DISPIF_FCONVB_TRANS_IN_VSIZE_IN_VSIZE_BITWIDTH 10
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_IN_VSIZE_RESERVED_MASK 0xFFFFFC00
#define DISPIF_FCONVB_TRANS_IN_VSIZE_RESERVED_SHIFT 10 
#define DISPIF_FCONVB_TRANS_IN_VSIZE_RESERVED_BIT 0x3FFFFF
#define DISPIF_FCONVB_TRANS_IN_VSIZE_RESERVED_BITWIDTH 22
// FCONVB_TRANS_IN_BASEADDR_GY Register
#define DISPIF_FCONVB_TRANS_IN_BASEADDR_GY_OFS   0x00002110
// IN_BADDR_GY bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_IN_BASEADDR_GY_IN_BADDR_GY_MASK 0xFFFFFFFF
#define DISPIF_FCONVB_TRANS_IN_BASEADDR_GY_IN_BADDR_GY_SHIFT 0 
#define DISPIF_FCONVB_TRANS_IN_BASEADDR_GY_IN_BADDR_GY_BIT 0xFFFFFFFF
#define DISPIF_FCONVB_TRANS_IN_BASEADDR_GY_IN_BADDR_GY_BITWIDTH 32
// FCONVB_TRANS_IN_BASEADDR_BCB Register
#define DISPIF_FCONVB_TRANS_IN_BASEADDR_BCB_OFS  0x00002114
// IN_BADDR_BCB bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_IN_BASEADDR_BCB_IN_BADDR_BCB_MASK 0xFFFFFFFF
#define DISPIF_FCONVB_TRANS_IN_BASEADDR_BCB_IN_BADDR_BCB_SHIFT 0 
#define DISPIF_FCONVB_TRANS_IN_BASEADDR_BCB_IN_BADDR_BCB_BIT 0xFFFFFFFF
#define DISPIF_FCONVB_TRANS_IN_BASEADDR_BCB_IN_BADDR_BCB_BITWIDTH 32
// FCONVB_TRANS_IN_BASEADDR_RCR Register
#define DISPIF_FCONVB_TRANS_IN_BASEADDR_RCR_OFS  0x00002118
// IN_BADDR_RCR bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_IN_BASEADDR_RCR_IN_BADDR_RCR_MASK 0xFFFFFFFF
#define DISPIF_FCONVB_TRANS_IN_BASEADDR_RCR_IN_BADDR_RCR_SHIFT 0 
#define DISPIF_FCONVB_TRANS_IN_BASEADDR_RCR_IN_BADDR_RCR_BIT 0xFFFFFFFF
#define DISPIF_FCONVB_TRANS_IN_BASEADDR_RCR_IN_BADDR_RCR_BITWIDTH 32
// FCONVB_TRANS_IN_PITCH_GY Register
#define DISPIF_FCONVB_TRANS_IN_PITCH_GY_OFS      0x0000211C
// IN_PITCH_GY bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_IN_PITCH_GY_IN_PITCH_GY_MASK 0xFFF
#define DISPIF_FCONVB_TRANS_IN_PITCH_GY_IN_PITCH_GY_SHIFT 0 
#define DISPIF_FCONVB_TRANS_IN_PITCH_GY_IN_PITCH_GY_BIT 0xFFF
#define DISPIF_FCONVB_TRANS_IN_PITCH_GY_IN_PITCH_GY_BITWIDTH 12
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_IN_PITCH_GY_RESERVED_MASK 0xFFFFF000
#define DISPIF_FCONVB_TRANS_IN_PITCH_GY_RESERVED_SHIFT 12 
#define DISPIF_FCONVB_TRANS_IN_PITCH_GY_RESERVED_BIT 0xFFFFF
#define DISPIF_FCONVB_TRANS_IN_PITCH_GY_RESERVED_BITWIDTH 20
// FCONVB_TRANS_IN_PITCH_BCB Register
#define DISPIF_FCONVB_TRANS_IN_PITCH_BCB_OFS     0x00002120
// IN_PITCH_BCB bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_IN_PITCH_BCB_IN_PITCH_BCB_MASK 0xFFF
#define DISPIF_FCONVB_TRANS_IN_PITCH_BCB_IN_PITCH_BCB_SHIFT 0 
#define DISPIF_FCONVB_TRANS_IN_PITCH_BCB_IN_PITCH_BCB_BIT 0xFFF
#define DISPIF_FCONVB_TRANS_IN_PITCH_BCB_IN_PITCH_BCB_BITWIDTH 12
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_IN_PITCH_BCB_RESERVED_MASK 0xFFFFF000
#define DISPIF_FCONVB_TRANS_IN_PITCH_BCB_RESERVED_SHIFT 12 
#define DISPIF_FCONVB_TRANS_IN_PITCH_BCB_RESERVED_BIT 0xFFFFF
#define DISPIF_FCONVB_TRANS_IN_PITCH_BCB_RESERVED_BITWIDTH 20
// FCONVB_TRANS_IN_PITCH_RCR Register
#define DISPIF_FCONVB_TRANS_IN_PITCH_RCR_OFS     0x00002124
// IN_PITCH_RCR bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_IN_PITCH_RCR_IN_PITCH_RCR_MASK 0xFFF
#define DISPIF_FCONVB_TRANS_IN_PITCH_RCR_IN_PITCH_RCR_SHIFT 0 
#define DISPIF_FCONVB_TRANS_IN_PITCH_RCR_IN_PITCH_RCR_BIT 0xFFF
#define DISPIF_FCONVB_TRANS_IN_PITCH_RCR_IN_PITCH_RCR_BITWIDTH 12
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_IN_PITCH_RCR_RESERVED_MASK 0xFFFFF000
#define DISPIF_FCONVB_TRANS_IN_PITCH_RCR_RESERVED_SHIFT 12 
#define DISPIF_FCONVB_TRANS_IN_PITCH_RCR_RESERVED_BIT 0xFFFFF
#define DISPIF_FCONVB_TRANS_IN_PITCH_RCR_RESERVED_BITWIDTH 20
// FCONVB_TRANS_OUT_FORMAT Register
#define DISPIF_FCONVB_TRANS_OUT_FORMAT_OFS       0x00002140
// OUT_COLORFORMAT bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_OUT_FORMAT_OUT_COLORFORMAT_MASK 0x3
#define DISPIF_FCONVB_TRANS_OUT_FORMAT_OUT_COLORFORMAT_SHIFT 0 
#define DISPIF_FCONVB_TRANS_OUT_FORMAT_OUT_COLORFORMAT_BIT 0x3
#define DISPIF_FCONVB_TRANS_OUT_FORMAT_OUT_COLORFORMAT_BITWIDTH 2
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_OUT_FORMAT_RESERVED_MASK 0xC
#define DISPIF_FCONVB_TRANS_OUT_FORMAT_RESERVED_SHIFT 2 
#define DISPIF_FCONVB_TRANS_OUT_FORMAT_RESERVED_BIT 0x3
#define DISPIF_FCONVB_TRANS_OUT_FORMAT_RESERVED_BITWIDTH 2
// OUT_PLANE bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_OUT_FORMAT_OUT_PLANE_MASK 0x30
#define DISPIF_FCONVB_TRANS_OUT_FORMAT_OUT_PLANE_SHIFT 4 
#define DISPIF_FCONVB_TRANS_OUT_FORMAT_OUT_PLANE_BIT 0x3
#define DISPIF_FCONVB_TRANS_OUT_FORMAT_OUT_PLANE_BITWIDTH 2
// Reserved2 bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_OUT_FORMAT_RESERVED2_MASK 0xC0
#define DISPIF_FCONVB_TRANS_OUT_FORMAT_RESERVED2_SHIFT 6 
#define DISPIF_FCONVB_TRANS_OUT_FORMAT_RESERVED2_BIT 0x3
#define DISPIF_FCONVB_TRANS_OUT_FORMAT_RESERVED2_BITWIDTH 2
// OUT_SCAN bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_OUT_FORMAT_OUT_SCAN_MASK 0x100
#define DISPIF_FCONVB_TRANS_OUT_FORMAT_OUT_SCAN_SHIFT 8 
#define DISPIF_FCONVB_TRANS_OUT_FORMAT_OUT_SCAN_BIT 0x1
#define DISPIF_FCONVB_TRANS_OUT_FORMAT_OUT_SCAN_BITWIDTH 1
// Reserved3 bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_OUT_FORMAT_RESERVED3_MASK 0xFE00
#define DISPIF_FCONVB_TRANS_OUT_FORMAT_RESERVED3_SHIFT 9 
#define DISPIF_FCONVB_TRANS_OUT_FORMAT_RESERVED3_BIT 0x7F
#define DISPIF_FCONVB_TRANS_OUT_FORMAT_RESERVED3_BITWIDTH 7
// OUT_FORMATID bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_OUT_FORMAT_OUT_FORMATID_MASK 0xFF0000
#define DISPIF_FCONVB_TRANS_OUT_FORMAT_OUT_FORMATID_SHIFT 16 
#define DISPIF_FCONVB_TRANS_OUT_FORMAT_OUT_FORMATID_BIT 0xFF
#define DISPIF_FCONVB_TRANS_OUT_FORMAT_OUT_FORMATID_BITWIDTH 8
// Reserved4 bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_OUT_FORMAT_RESERVED4_MASK 0xFF000000
#define DISPIF_FCONVB_TRANS_OUT_FORMAT_RESERVED4_SHIFT 24 
#define DISPIF_FCONVB_TRANS_OUT_FORMAT_RESERVED4_BIT 0xFF
#define DISPIF_FCONVB_TRANS_OUT_FORMAT_RESERVED4_BITWIDTH 8
// FCONVB_TRANS_OUT_HSIZE Register
#define DISPIF_FCONVB_TRANS_OUT_HSIZE_OFS        0x00002144
// OUT_HSIZE bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_OUT_HSIZE_OUT_HSIZE_MASK 0x7FF
#define DISPIF_FCONVB_TRANS_OUT_HSIZE_OUT_HSIZE_SHIFT 0 
#define DISPIF_FCONVB_TRANS_OUT_HSIZE_OUT_HSIZE_BIT 0x7FF
#define DISPIF_FCONVB_TRANS_OUT_HSIZE_OUT_HSIZE_BITWIDTH 11
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_OUT_HSIZE_RESERVED_MASK 0xFFFFF800
#define DISPIF_FCONVB_TRANS_OUT_HSIZE_RESERVED_SHIFT 11 
#define DISPIF_FCONVB_TRANS_OUT_HSIZE_RESERVED_BIT 0x1FFFFF
#define DISPIF_FCONVB_TRANS_OUT_HSIZE_RESERVED_BITWIDTH 21
// FCONVB_TRANS_OUT_VSIZE Register
#define DISPIF_FCONVB_TRANS_OUT_VSIZE_OFS        0x00002148
// OUT_VSIZE bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_OUT_VSIZE_OUT_VSIZE_MASK 0x3FF
#define DISPIF_FCONVB_TRANS_OUT_VSIZE_OUT_VSIZE_SHIFT 0 
#define DISPIF_FCONVB_TRANS_OUT_VSIZE_OUT_VSIZE_BIT 0x3FF
#define DISPIF_FCONVB_TRANS_OUT_VSIZE_OUT_VSIZE_BITWIDTH 10
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_OUT_VSIZE_RESERVED_MASK 0xFFFFFC00
#define DISPIF_FCONVB_TRANS_OUT_VSIZE_RESERVED_SHIFT 10 
#define DISPIF_FCONVB_TRANS_OUT_VSIZE_RESERVED_BIT 0x3FFFFF
#define DISPIF_FCONVB_TRANS_OUT_VSIZE_RESERVED_BITWIDTH 22
// FCONVB_TRANS_OUT_BASEADDR_GY Register
#define DISPIF_FCONVB_TRANS_OUT_BASEADDR_GY_OFS  0x00002150
// OUT_BADDR_GY bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_OUT_BASEADDR_GY_OUT_BADDR_GY_MASK 0xFFFFFFFF
#define DISPIF_FCONVB_TRANS_OUT_BASEADDR_GY_OUT_BADDR_GY_SHIFT 0 
#define DISPIF_FCONVB_TRANS_OUT_BASEADDR_GY_OUT_BADDR_GY_BIT 0xFFFFFFFF
#define DISPIF_FCONVB_TRANS_OUT_BASEADDR_GY_OUT_BADDR_GY_BITWIDTH 32
// FCONVB_TRANS_OUT_BASEADDR_BCB Register
#define DISPIF_FCONVB_TRANS_OUT_BASEADDR_BCB_OFS 0x00002154
// OUT_BADDR_BCB bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_OUT_BASEADDR_BCB_OUT_BADDR_BCB_MASK 0xFFFFFFFF
#define DISPIF_FCONVB_TRANS_OUT_BASEADDR_BCB_OUT_BADDR_BCB_SHIFT 0 
#define DISPIF_FCONVB_TRANS_OUT_BASEADDR_BCB_OUT_BADDR_BCB_BIT 0xFFFFFFFF
#define DISPIF_FCONVB_TRANS_OUT_BASEADDR_BCB_OUT_BADDR_BCB_BITWIDTH 32
// FCONVB_TRANS_OUT_BASEADDR_RCR Register
#define DISPIF_FCONVB_TRANS_OUT_BASEADDR_RCR_OFS 0x00002158
// OUT_BADDR_RCR bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_OUT_BASEADDR_RCR_OUT_BADDR_RCR_MASK 0xFFFFFFFF
#define DISPIF_FCONVB_TRANS_OUT_BASEADDR_RCR_OUT_BADDR_RCR_SHIFT 0 
#define DISPIF_FCONVB_TRANS_OUT_BASEADDR_RCR_OUT_BADDR_RCR_BIT 0xFFFFFFFF
#define DISPIF_FCONVB_TRANS_OUT_BASEADDR_RCR_OUT_BADDR_RCR_BITWIDTH 32
// FCONVB_TRANS_OUT_PITCH_GY Register
#define DISPIF_FCONVB_TRANS_OUT_PITCH_GY_OFS     0x0000215C
// OUT_PITCH_GY bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_OUT_PITCH_GY_OUT_PITCH_GY_MASK 0xFFF
#define DISPIF_FCONVB_TRANS_OUT_PITCH_GY_OUT_PITCH_GY_SHIFT 0 
#define DISPIF_FCONVB_TRANS_OUT_PITCH_GY_OUT_PITCH_GY_BIT 0xFFF
#define DISPIF_FCONVB_TRANS_OUT_PITCH_GY_OUT_PITCH_GY_BITWIDTH 12
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_OUT_PITCH_GY_RESERVED_MASK 0xFFFFF000
#define DISPIF_FCONVB_TRANS_OUT_PITCH_GY_RESERVED_SHIFT 12 
#define DISPIF_FCONVB_TRANS_OUT_PITCH_GY_RESERVED_BIT 0xFFFFF
#define DISPIF_FCONVB_TRANS_OUT_PITCH_GY_RESERVED_BITWIDTH 20
// FCONVB_TRANS_OUT_PITCH_BCB Register
#define DISPIF_FCONVB_TRANS_OUT_PITCH_BCB_OFS    0x00002160
// OUT_PITCH_BCB bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_OUT_PITCH_BCB_OUT_PITCH_BCB_MASK 0xFFF
#define DISPIF_FCONVB_TRANS_OUT_PITCH_BCB_OUT_PITCH_BCB_SHIFT 0 
#define DISPIF_FCONVB_TRANS_OUT_PITCH_BCB_OUT_PITCH_BCB_BIT 0xFFF
#define DISPIF_FCONVB_TRANS_OUT_PITCH_BCB_OUT_PITCH_BCB_BITWIDTH 12
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_OUT_PITCH_BCB_RESERVED_MASK 0xFFFFF000
#define DISPIF_FCONVB_TRANS_OUT_PITCH_BCB_RESERVED_SHIFT 12 
#define DISPIF_FCONVB_TRANS_OUT_PITCH_BCB_RESERVED_BIT 0xFFFFF
#define DISPIF_FCONVB_TRANS_OUT_PITCH_BCB_RESERVED_BITWIDTH 20
// FCONVB_TRANS_OUT_PITCH_RCR Register
#define DISPIF_FCONVB_TRANS_OUT_PITCH_RCR_OFS    0x00002164
// OUT_PITCH_RCR bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_OUT_PITCH_RCR_OUT_PITCH_RCR_MASK 0xFFF
#define DISPIF_FCONVB_TRANS_OUT_PITCH_RCR_OUT_PITCH_RCR_SHIFT 0 
#define DISPIF_FCONVB_TRANS_OUT_PITCH_RCR_OUT_PITCH_RCR_BIT 0xFFF
#define DISPIF_FCONVB_TRANS_OUT_PITCH_RCR_OUT_PITCH_RCR_BITWIDTH 12
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_OUT_PITCH_RCR_RESERVED_MASK 0xFFFFF000
#define DISPIF_FCONVB_TRANS_OUT_PITCH_RCR_RESERVED_SHIFT 12 
#define DISPIF_FCONVB_TRANS_OUT_PITCH_RCR_RESERVED_BIT 0xFFFFF
#define DISPIF_FCONVB_TRANS_OUT_PITCH_RCR_RESERVED_BITWIDTH 20
// FCONVB_TRANS_FORCE_MODE Register
#define DISPIF_FCONVB_TRANS_FORCE_MODE_OFS       0x00002180
// FORCE_MODE bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_FORCE_MODE_FORCE_MODE_MASK 0x1
#define DISPIF_FCONVB_TRANS_FORCE_MODE_FORCE_MODE_SHIFT 0 
#define DISPIF_FCONVB_TRANS_FORCE_MODE_FORCE_MODE_BIT 0x1
#define DISPIF_FCONVB_TRANS_FORCE_MODE_FORCE_MODE_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_FORCE_MODE_RESERVED_MASK 0xFFFFFFFE
#define DISPIF_FCONVB_TRANS_FORCE_MODE_RESERVED_SHIFT 1 
#define DISPIF_FCONVB_TRANS_FORCE_MODE_RESERVED_BIT 0x7FFFFFFF
#define DISPIF_FCONVB_TRANS_FORCE_MODE_RESERVED_BITWIDTH 31
// FCONVB_CH_FORCE_GY Register
#define DISPIF_FCONVB_CH_FORCE_GY_OFS            0x00002184
// FORCE_GY bitfiled (RO) Reset=0
#define DISPIF_FCONVB_CH_FORCE_GY_FORCE_GY_MASK  0xFF
#define DISPIF_FCONVB_CH_FORCE_GY_FORCE_GY_SHIFT 0 
#define DISPIF_FCONVB_CH_FORCE_GY_FORCE_GY_BIT   0xFF
#define DISPIF_FCONVB_CH_FORCE_GY_FORCE_GY_BITWIDTH 8
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_CH_FORCE_GY_RESERVED_MASK  0xFFFFFF00
#define DISPIF_FCONVB_CH_FORCE_GY_RESERVED_SHIFT 8 
#define DISPIF_FCONVB_CH_FORCE_GY_RESERVED_BIT   0xFFFFFF
#define DISPIF_FCONVB_CH_FORCE_GY_RESERVED_BITWIDTH 24
// FCONVB_CH_FORCE_BCB Register
#define DISPIF_FCONVB_CH_FORCE_BCB_OFS           0x00002188
// FORCE_BCB bitfiled (RO) Reset=0
#define DISPIF_FCONVB_CH_FORCE_BCB_FORCE_BCB_MASK 0xFF
#define DISPIF_FCONVB_CH_FORCE_BCB_FORCE_BCB_SHIFT 0 
#define DISPIF_FCONVB_CH_FORCE_BCB_FORCE_BCB_BIT 0xFF
#define DISPIF_FCONVB_CH_FORCE_BCB_FORCE_BCB_BITWIDTH 8
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_CH_FORCE_BCB_RESERVED_MASK 0xFFFFFF00
#define DISPIF_FCONVB_CH_FORCE_BCB_RESERVED_SHIFT 8 
#define DISPIF_FCONVB_CH_FORCE_BCB_RESERVED_BIT  0xFFFFFF
#define DISPIF_FCONVB_CH_FORCE_BCB_RESERVED_BITWIDTH 24
// FCONVB_CH_FORCE_R Register
#define DISPIF_FCONVB_CH_FORCE_R_OFS             0x0000218C
// FORCE_RCR bitfiled (RO) Reset=0
#define DISPIF_FCONVB_CH_FORCE_R_FORCE_RCR_MASK  0xFF
#define DISPIF_FCONVB_CH_FORCE_R_FORCE_RCR_SHIFT 0 
#define DISPIF_FCONVB_CH_FORCE_R_FORCE_RCR_BIT   0xFF
#define DISPIF_FCONVB_CH_FORCE_R_FORCE_RCR_BITWIDTH 8
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_CH_FORCE_R_RESERVED_MASK   0xFFFFFF00
#define DISPIF_FCONVB_CH_FORCE_R_RESERVED_SHIFT  8 
#define DISPIF_FCONVB_CH_FORCE_R_RESERVED_BIT    0xFFFFFF
#define DISPIF_FCONVB_CH_FORCE_R_RESERVED_BITWIDTH 24
// FCONVB_CH_FORCE_A Register
#define DISPIF_FCONVB_CH_FORCE_A_OFS             0x00002190
// FORCE_ALPHA bitfiled (RO) Reset=0
#define DISPIF_FCONVB_CH_FORCE_A_FORCE_ALPHA_MASK 0xFF
#define DISPIF_FCONVB_CH_FORCE_A_FORCE_ALPHA_SHIFT 0 
#define DISPIF_FCONVB_CH_FORCE_A_FORCE_ALPHA_BIT 0xFF
#define DISPIF_FCONVB_CH_FORCE_A_FORCE_ALPHA_BITWIDTH 8
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_CH_FORCE_A_RESERVED_MASK   0xFFFFFF00
#define DISPIF_FCONVB_CH_FORCE_A_RESERVED_SHIFT  8 
#define DISPIF_FCONVB_CH_FORCE_A_RESERVED_BIT    0xFFFFFF
#define DISPIF_FCONVB_CH_FORCE_A_RESERVED_BITWIDTH 24
// FCONVB_TRANS_CROP Register
#define DISPIF_FCONVB_TRANS_CROP_OFS             0x000021B0
// CROP_UPPER bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_CROP_CROP_UPPER_MASK 0xF
#define DISPIF_FCONVB_TRANS_CROP_CROP_UPPER_SHIFT 0 
#define DISPIF_FCONVB_TRANS_CROP_CROP_UPPER_BIT  0xF
#define DISPIF_FCONVB_TRANS_CROP_CROP_UPPER_BITWIDTH 4
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_CROP_RESERVED_MASK   0xF0
#define DISPIF_FCONVB_TRANS_CROP_RESERVED_SHIFT  4 
#define DISPIF_FCONVB_TRANS_CROP_RESERVED_BIT    0xF
#define DISPIF_FCONVB_TRANS_CROP_RESERVED_BITWIDTH 4
// CROP_LOWER bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_CROP_CROP_LOWER_MASK 0xF00
#define DISPIF_FCONVB_TRANS_CROP_CROP_LOWER_SHIFT 8 
#define DISPIF_FCONVB_TRANS_CROP_CROP_LOWER_BIT  0xF
#define DISPIF_FCONVB_TRANS_CROP_CROP_LOWER_BITWIDTH 4
// Reserved2 bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_CROP_RESERVED2_MASK  0xF000
#define DISPIF_FCONVB_TRANS_CROP_RESERVED2_SHIFT 12 
#define DISPIF_FCONVB_TRANS_CROP_RESERVED2_BIT   0xF
#define DISPIF_FCONVB_TRANS_CROP_RESERVED2_BITWIDTH 4
// CROP_LEFT bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_CROP_CROP_LEFT_MASK  0xF0000
#define DISPIF_FCONVB_TRANS_CROP_CROP_LEFT_SHIFT 16 
#define DISPIF_FCONVB_TRANS_CROP_CROP_LEFT_BIT   0xF
#define DISPIF_FCONVB_TRANS_CROP_CROP_LEFT_BITWIDTH 4
// Reserved3 bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_CROP_RESERVED3_MASK  0xF00000
#define DISPIF_FCONVB_TRANS_CROP_RESERVED3_SHIFT 20 
#define DISPIF_FCONVB_TRANS_CROP_RESERVED3_BIT   0xF
#define DISPIF_FCONVB_TRANS_CROP_RESERVED3_BITWIDTH 4
// CROP_RIGHT bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_CROP_CROP_RIGHT_MASK 0xF000000
#define DISPIF_FCONVB_TRANS_CROP_CROP_RIGHT_SHIFT 24 
#define DISPIF_FCONVB_TRANS_CROP_CROP_RIGHT_BIT  0xF
#define DISPIF_FCONVB_TRANS_CROP_CROP_RIGHT_BITWIDTH 4
// Reserved4 bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_CROP_RESERVED4_MASK  0xF0000000
#define DISPIF_FCONVB_TRANS_CROP_RESERVED4_SHIFT 28 
#define DISPIF_FCONVB_TRANS_CROP_RESERVED4_BIT   0xF
#define DISPIF_FCONVB_TRANS_CROP_RESERVED4_BITWIDTH 4
// FCONVB_TRANS_STATUS Register
#define DISPIF_FCONVB_TRANS_STATUS_OFS           0x000021D0
// TRUNS_STATUS bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_STATUS_TRUNS_STATUS_MASK 0x1
#define DISPIF_FCONVB_TRANS_STATUS_TRUNS_STATUS_SHIFT 0 
#define DISPIF_FCONVB_TRANS_STATUS_TRUNS_STATUS_BIT 0x1
#define DISPIF_FCONVB_TRANS_STATUS_TRUNS_STATUS_BITWIDTH 1
// TRANS_CHANNEL bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_STATUS_TRANS_CHANNEL_MASK 0x2
#define DISPIF_FCONVB_TRANS_STATUS_TRANS_CHANNEL_SHIFT 1 
#define DISPIF_FCONVB_TRANS_STATUS_TRANS_CHANNEL_BIT 0x1
#define DISPIF_FCONVB_TRANS_STATUS_TRANS_CHANNEL_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_STATUS_RESERVED_MASK 0xFC
#define DISPIF_FCONVB_TRANS_STATUS_RESERVED_SHIFT 2 
#define DISPIF_FCONVB_TRANS_STATUS_RESERVED_BIT  0x3F
#define DISPIF_FCONVB_TRANS_STATUS_RESERVED_BITWIDTH 6
// MERGE_STATUS bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_STATUS_MERGE_STATUS_MASK 0x100
#define DISPIF_FCONVB_TRANS_STATUS_MERGE_STATUS_SHIFT 8 
#define DISPIF_FCONVB_TRANS_STATUS_MERGE_STATUS_BIT 0x1
#define DISPIF_FCONVB_TRANS_STATUS_MERGE_STATUS_BITWIDTH 1
// Reserved2 bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_STATUS_RESERVED2_MASK 0xFFFFFE00
#define DISPIF_FCONVB_TRANS_STATUS_RESERVED2_SHIFT 9 
#define DISPIF_FCONVB_TRANS_STATUS_RESERVED2_BIT 0x7FFFFF
#define DISPIF_FCONVB_TRANS_STATUS_RESERVED2_BITWIDTH 23
// FCONVB_TRANS_LINE Register
#define DISPIF_FCONVB_TRANS_LINE_OFS             0x000021D4
// INPUT_LINE bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_LINE_INPUT_LINE_MASK 0x7FF
#define DISPIF_FCONVB_TRANS_LINE_INPUT_LINE_SHIFT 0 
#define DISPIF_FCONVB_TRANS_LINE_INPUT_LINE_BIT  0x7FF
#define DISPIF_FCONVB_TRANS_LINE_INPUT_LINE_BITWIDTH 11
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_LINE_RESERVED_MASK   0xF800
#define DISPIF_FCONVB_TRANS_LINE_RESERVED_SHIFT  11 
#define DISPIF_FCONVB_TRANS_LINE_RESERVED_BIT    0x1F
#define DISPIF_FCONVB_TRANS_LINE_RESERVED_BITWIDTH 5
// OUTPUT_LINE bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_LINE_OUTPUT_LINE_MASK 0x7FF0000
#define DISPIF_FCONVB_TRANS_LINE_OUTPUT_LINE_SHIFT 16 
#define DISPIF_FCONVB_TRANS_LINE_OUTPUT_LINE_BIT 0x7FF
#define DISPIF_FCONVB_TRANS_LINE_OUTPUT_LINE_BITWIDTH 11
// Reserved2 bitfiled (RO) Reset=0
#define DISPIF_FCONVB_TRANS_LINE_RESERVED2_MASK  0xF8000000
#define DISPIF_FCONVB_TRANS_LINE_RESERVED2_SHIFT 27 
#define DISPIF_FCONVB_TRANS_LINE_RESERVED2_BIT   0x1F
#define DISPIF_FCONVB_TRANS_LINE_RESERVED2_BITWIDTH 5
// FCONVB_SET_IN_FORMAT0 Register
#define DISPIF_FCONVB_SET_IN_FORMAT0_OFS         0x00002200
// IN_COLORFORMAT0 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_IN_FORMAT0_IN_COLORFORMAT0_MASK 0x3
#define DISPIF_FCONVB_SET_IN_FORMAT0_IN_COLORFORMAT0_SHIFT 0 
#define DISPIF_FCONVB_SET_IN_FORMAT0_IN_COLORFORMAT0_BIT 0x3
#define DISPIF_FCONVB_SET_IN_FORMAT0_IN_COLORFORMAT0_BITWIDTH 2
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_IN_FORMAT0_RESERVED_MASK 0xC
#define DISPIF_FCONVB_SET_IN_FORMAT0_RESERVED_SHIFT 2 
#define DISPIF_FCONVB_SET_IN_FORMAT0_RESERVED_BIT 0x3
#define DISPIF_FCONVB_SET_IN_FORMAT0_RESERVED_BITWIDTH 2
// IN_PLANE0 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_IN_FORMAT0_IN_PLANE0_MASK 0x30
#define DISPIF_FCONVB_SET_IN_FORMAT0_IN_PLANE0_SHIFT 4 
#define DISPIF_FCONVB_SET_IN_FORMAT0_IN_PLANE0_BIT 0x3
#define DISPIF_FCONVB_SET_IN_FORMAT0_IN_PLANE0_BITWIDTH 2
// Reserved2 bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_IN_FORMAT0_RESERVED2_MASK 0xC0
#define DISPIF_FCONVB_SET_IN_FORMAT0_RESERVED2_SHIFT 6 
#define DISPIF_FCONVB_SET_IN_FORMAT0_RESERVED2_BIT 0x3
#define DISPIF_FCONVB_SET_IN_FORMAT0_RESERVED2_BITWIDTH 2
// IN_SCAN0 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_IN_FORMAT0_IN_SCAN0_MASK 0x100
#define DISPIF_FCONVB_SET_IN_FORMAT0_IN_SCAN0_SHIFT 8 
#define DISPIF_FCONVB_SET_IN_FORMAT0_IN_SCAN0_BIT 0x1
#define DISPIF_FCONVB_SET_IN_FORMAT0_IN_SCAN0_BITWIDTH 1
// Reserved3 bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_IN_FORMAT0_RESERVED3_MASK 0xFE00
#define DISPIF_FCONVB_SET_IN_FORMAT0_RESERVED3_SHIFT 9 
#define DISPIF_FCONVB_SET_IN_FORMAT0_RESERVED3_BIT 0x7F
#define DISPIF_FCONVB_SET_IN_FORMAT0_RESERVED3_BITWIDTH 7
// IN_FORMATID0 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_IN_FORMAT0_IN_FORMATID0_MASK 0xFF0000
#define DISPIF_FCONVB_SET_IN_FORMAT0_IN_FORMATID0_SHIFT 16 
#define DISPIF_FCONVB_SET_IN_FORMAT0_IN_FORMATID0_BIT 0xFF
#define DISPIF_FCONVB_SET_IN_FORMAT0_IN_FORMATID0_BITWIDTH 8
// Reserved4 bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_IN_FORMAT0_RESERVED4_MASK 0xFF000000
#define DISPIF_FCONVB_SET_IN_FORMAT0_RESERVED4_SHIFT 24 
#define DISPIF_FCONVB_SET_IN_FORMAT0_RESERVED4_BIT 0xFF
#define DISPIF_FCONVB_SET_IN_FORMAT0_RESERVED4_BITWIDTH 8
// FCONVB_SET_IN_HSIZE0 Register
#define DISPIF_FCONVB_SET_IN_HSIZE0_OFS          0x00002204
// IN_HSIZE0 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_IN_HSIZE0_IN_HSIZE0_MASK 0x7FF
#define DISPIF_FCONVB_SET_IN_HSIZE0_IN_HSIZE0_SHIFT 0 
#define DISPIF_FCONVB_SET_IN_HSIZE0_IN_HSIZE0_BIT 0x7FF
#define DISPIF_FCONVB_SET_IN_HSIZE0_IN_HSIZE0_BITWIDTH 11
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_IN_HSIZE0_RESERVED_MASK 0xFFFFF800
#define DISPIF_FCONVB_SET_IN_HSIZE0_RESERVED_SHIFT 11 
#define DISPIF_FCONVB_SET_IN_HSIZE0_RESERVED_BIT 0x1FFFFF
#define DISPIF_FCONVB_SET_IN_HSIZE0_RESERVED_BITWIDTH 21
// FCONVB_SET_IN_VSIZE0 Register
#define DISPIF_FCONVB_SET_IN_VSIZE0_OFS          0x00002208
// IN_VSIZE0 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_IN_VSIZE0_IN_VSIZE0_MASK 0x3FF
#define DISPIF_FCONVB_SET_IN_VSIZE0_IN_VSIZE0_SHIFT 0 
#define DISPIF_FCONVB_SET_IN_VSIZE0_IN_VSIZE0_BIT 0x3FF
#define DISPIF_FCONVB_SET_IN_VSIZE0_IN_VSIZE0_BITWIDTH 10
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_IN_VSIZE0_RESERVED_MASK 0xFFFFFC00
#define DISPIF_FCONVB_SET_IN_VSIZE0_RESERVED_SHIFT 10 
#define DISPIF_FCONVB_SET_IN_VSIZE0_RESERVED_BIT 0x3FFFFF
#define DISPIF_FCONVB_SET_IN_VSIZE0_RESERVED_BITWIDTH 22
// FCONVB_SET_IN_BASEADDR_GY0 Register
#define DISPIF_FCONVB_SET_IN_BASEADDR_GY0_OFS    0x00002210
// IN_BADDR_GY0 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_IN_BASEADDR_GY0_IN_BADDR_GY0_MASK 0xFFFFFFFF
#define DISPIF_FCONVB_SET_IN_BASEADDR_GY0_IN_BADDR_GY0_SHIFT 0 
#define DISPIF_FCONVB_SET_IN_BASEADDR_GY0_IN_BADDR_GY0_BIT 0xFFFFFFFF
#define DISPIF_FCONVB_SET_IN_BASEADDR_GY0_IN_BADDR_GY0_BITWIDTH 32
// FCONVB_SET_IN_BASEADDR_BCB0 Register
#define DISPIF_FCONVB_SET_IN_BASEADDR_BCB0_OFS   0x00002214
// IN_BADDR_BCB0 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_IN_BASEADDR_BCB0_IN_BADDR_BCB0_MASK 0xFFFFFFFF
#define DISPIF_FCONVB_SET_IN_BASEADDR_BCB0_IN_BADDR_BCB0_SHIFT 0 
#define DISPIF_FCONVB_SET_IN_BASEADDR_BCB0_IN_BADDR_BCB0_BIT 0xFFFFFFFF
#define DISPIF_FCONVB_SET_IN_BASEADDR_BCB0_IN_BADDR_BCB0_BITWIDTH 32
// FCONVB_SET_IN_BASEADDR_RCR0 Register
#define DISPIF_FCONVB_SET_IN_BASEADDR_RCR0_OFS   0x00002218
// IN_BADDR_RCR0 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_IN_BASEADDR_RCR0_IN_BADDR_RCR0_MASK 0xFFFFFFFF
#define DISPIF_FCONVB_SET_IN_BASEADDR_RCR0_IN_BADDR_RCR0_SHIFT 0 
#define DISPIF_FCONVB_SET_IN_BASEADDR_RCR0_IN_BADDR_RCR0_BIT 0xFFFFFFFF
#define DISPIF_FCONVB_SET_IN_BASEADDR_RCR0_IN_BADDR_RCR0_BITWIDTH 32
// FCONVB_SET_IN_PITCH_GY0 Register
#define DISPIF_FCONVB_SET_IN_PITCH_GY0_OFS       0x0000221C
// IN_PITCH_GY0 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_IN_PITCH_GY0_IN_PITCH_GY0_MASK 0xFFF
#define DISPIF_FCONVB_SET_IN_PITCH_GY0_IN_PITCH_GY0_SHIFT 0 
#define DISPIF_FCONVB_SET_IN_PITCH_GY0_IN_PITCH_GY0_BIT 0xFFF
#define DISPIF_FCONVB_SET_IN_PITCH_GY0_IN_PITCH_GY0_BITWIDTH 12
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_IN_PITCH_GY0_RESERVED_MASK 0xFFFFF000
#define DISPIF_FCONVB_SET_IN_PITCH_GY0_RESERVED_SHIFT 12 
#define DISPIF_FCONVB_SET_IN_PITCH_GY0_RESERVED_BIT 0xFFFFF
#define DISPIF_FCONVB_SET_IN_PITCH_GY0_RESERVED_BITWIDTH 20
// FCONVB_SET_IN_PITCH_BCB0 Register
#define DISPIF_FCONVB_SET_IN_PITCH_BCB0_OFS      0x00002220
// IN_PITCH_BCB0 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_IN_PITCH_BCB0_IN_PITCH_BCB0_MASK 0xFFF
#define DISPIF_FCONVB_SET_IN_PITCH_BCB0_IN_PITCH_BCB0_SHIFT 0 
#define DISPIF_FCONVB_SET_IN_PITCH_BCB0_IN_PITCH_BCB0_BIT 0xFFF
#define DISPIF_FCONVB_SET_IN_PITCH_BCB0_IN_PITCH_BCB0_BITWIDTH 12
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_IN_PITCH_BCB0_RESERVED_MASK 0xFFFFF000
#define DISPIF_FCONVB_SET_IN_PITCH_BCB0_RESERVED_SHIFT 12 
#define DISPIF_FCONVB_SET_IN_PITCH_BCB0_RESERVED_BIT 0xFFFFF
#define DISPIF_FCONVB_SET_IN_PITCH_BCB0_RESERVED_BITWIDTH 20
// FCONVB_SET_IN_PITCH_RCR0 Register
#define DISPIF_FCONVB_SET_IN_PITCH_RCR0_OFS      0x00002224
// IN_PITCH_RCR0 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_IN_PITCH_RCR0_IN_PITCH_RCR0_MASK 0xFFF
#define DISPIF_FCONVB_SET_IN_PITCH_RCR0_IN_PITCH_RCR0_SHIFT 0 
#define DISPIF_FCONVB_SET_IN_PITCH_RCR0_IN_PITCH_RCR0_BIT 0xFFF
#define DISPIF_FCONVB_SET_IN_PITCH_RCR0_IN_PITCH_RCR0_BITWIDTH 12
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_IN_PITCH_RCR0_RESERVED_MASK 0xFFFFF000
#define DISPIF_FCONVB_SET_IN_PITCH_RCR0_RESERVED_SHIFT 12 
#define DISPIF_FCONVB_SET_IN_PITCH_RCR0_RESERVED_BIT 0xFFFFF
#define DISPIF_FCONVB_SET_IN_PITCH_RCR0_RESERVED_BITWIDTH 20
// FCONVB_SET_OUT_FORMAT0 Register
#define DISPIF_FCONVB_SET_OUT_FORMAT0_OFS        0x00002240
// OUT_COLORFORMAT0 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_OUT_FORMAT0_OUT_COLORFORMAT0_MASK 0x3
#define DISPIF_FCONVB_SET_OUT_FORMAT0_OUT_COLORFORMAT0_SHIFT 0 
#define DISPIF_FCONVB_SET_OUT_FORMAT0_OUT_COLORFORMAT0_BIT 0x3
#define DISPIF_FCONVB_SET_OUT_FORMAT0_OUT_COLORFORMAT0_BITWIDTH 2
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_OUT_FORMAT0_RESERVED_MASK 0xC
#define DISPIF_FCONVB_SET_OUT_FORMAT0_RESERVED_SHIFT 2 
#define DISPIF_FCONVB_SET_OUT_FORMAT0_RESERVED_BIT 0x3
#define DISPIF_FCONVB_SET_OUT_FORMAT0_RESERVED_BITWIDTH 2
// OUT_PLANE0 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_OUT_FORMAT0_OUT_PLANE0_MASK 0x30
#define DISPIF_FCONVB_SET_OUT_FORMAT0_OUT_PLANE0_SHIFT 4 
#define DISPIF_FCONVB_SET_OUT_FORMAT0_OUT_PLANE0_BIT 0x3
#define DISPIF_FCONVB_SET_OUT_FORMAT0_OUT_PLANE0_BITWIDTH 2
// Reserved2 bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_OUT_FORMAT0_RESERVED2_MASK 0xC0
#define DISPIF_FCONVB_SET_OUT_FORMAT0_RESERVED2_SHIFT 6 
#define DISPIF_FCONVB_SET_OUT_FORMAT0_RESERVED2_BIT 0x3
#define DISPIF_FCONVB_SET_OUT_FORMAT0_RESERVED2_BITWIDTH 2
// OUT_SCAN0 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_OUT_FORMAT0_OUT_SCAN0_MASK 0x100
#define DISPIF_FCONVB_SET_OUT_FORMAT0_OUT_SCAN0_SHIFT 8 
#define DISPIF_FCONVB_SET_OUT_FORMAT0_OUT_SCAN0_BIT 0x1
#define DISPIF_FCONVB_SET_OUT_FORMAT0_OUT_SCAN0_BITWIDTH 1
// Reserved3 bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_OUT_FORMAT0_RESERVED3_MASK 0xFE00
#define DISPIF_FCONVB_SET_OUT_FORMAT0_RESERVED3_SHIFT 9 
#define DISPIF_FCONVB_SET_OUT_FORMAT0_RESERVED3_BIT 0x7F
#define DISPIF_FCONVB_SET_OUT_FORMAT0_RESERVED3_BITWIDTH 7
// OUT_FORMATID0 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_OUT_FORMAT0_OUT_FORMATID0_MASK 0x10000
#define DISPIF_FCONVB_SET_OUT_FORMAT0_OUT_FORMATID0_SHIFT 16 
#define DISPIF_FCONVB_SET_OUT_FORMAT0_OUT_FORMATID0_BIT 0x1
#define DISPIF_FCONVB_SET_OUT_FORMAT0_OUT_FORMATID0_BITWIDTH 1
// Reserved4 bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_OUT_FORMAT0_RESERVED4_MASK 0xFFFE0000
#define DISPIF_FCONVB_SET_OUT_FORMAT0_RESERVED4_SHIFT 17 
#define DISPIF_FCONVB_SET_OUT_FORMAT0_RESERVED4_BIT 0x7FFF
#define DISPIF_FCONVB_SET_OUT_FORMAT0_RESERVED4_BITWIDTH 15
// FCONVB_SET_OUT_HSIZE0 Register
#define DISPIF_FCONVB_SET_OUT_HSIZE0_OFS         0x00002244
// OUT_HSIZE0 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_OUT_HSIZE0_OUT_HSIZE0_MASK 0x7FF
#define DISPIF_FCONVB_SET_OUT_HSIZE0_OUT_HSIZE0_SHIFT 0 
#define DISPIF_FCONVB_SET_OUT_HSIZE0_OUT_HSIZE0_BIT 0x7FF
#define DISPIF_FCONVB_SET_OUT_HSIZE0_OUT_HSIZE0_BITWIDTH 11
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_OUT_HSIZE0_RESERVED_MASK 0xFFFFF800
#define DISPIF_FCONVB_SET_OUT_HSIZE0_RESERVED_SHIFT 11 
#define DISPIF_FCONVB_SET_OUT_HSIZE0_RESERVED_BIT 0x1FFFFF
#define DISPIF_FCONVB_SET_OUT_HSIZE0_RESERVED_BITWIDTH 21
// FCONVB_SET_OUT_VSIZE0 Register
#define DISPIF_FCONVB_SET_OUT_VSIZE0_OFS         0x00002248
// OUT_VSIZE0 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_OUT_VSIZE0_OUT_VSIZE0_MASK 0x3FF
#define DISPIF_FCONVB_SET_OUT_VSIZE0_OUT_VSIZE0_SHIFT 0 
#define DISPIF_FCONVB_SET_OUT_VSIZE0_OUT_VSIZE0_BIT 0x3FF
#define DISPIF_FCONVB_SET_OUT_VSIZE0_OUT_VSIZE0_BITWIDTH 10
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_OUT_VSIZE0_RESERVED_MASK 0xFFFFFC00
#define DISPIF_FCONVB_SET_OUT_VSIZE0_RESERVED_SHIFT 10 
#define DISPIF_FCONVB_SET_OUT_VSIZE0_RESERVED_BIT 0x3FFFFF
#define DISPIF_FCONVB_SET_OUT_VSIZE0_RESERVED_BITWIDTH 22
// FCONVB_SET_OUT_BASEADDR_GY0 Register
#define DISPIF_FCONVB_SET_OUT_BASEADDR_GY0_OFS   0x00002250
// OUT_BADDR_GY0 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_OUT_BASEADDR_GY0_OUT_BADDR_GY0_MASK 0xFFFFFFFF
#define DISPIF_FCONVB_SET_OUT_BASEADDR_GY0_OUT_BADDR_GY0_SHIFT 0 
#define DISPIF_FCONVB_SET_OUT_BASEADDR_GY0_OUT_BADDR_GY0_BIT 0xFFFFFFFF
#define DISPIF_FCONVB_SET_OUT_BASEADDR_GY0_OUT_BADDR_GY0_BITWIDTH 32
// FCONVB_SET_OUT_BASEADDR_BCB0 Register
#define DISPIF_FCONVB_SET_OUT_BASEADDR_BCB0_OFS  0x00002254
// OUT_BADDR_BCB0 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_OUT_BASEADDR_BCB0_OUT_BADDR_BCB0_MASK 0xFFFFFFFF
#define DISPIF_FCONVB_SET_OUT_BASEADDR_BCB0_OUT_BADDR_BCB0_SHIFT 0 
#define DISPIF_FCONVB_SET_OUT_BASEADDR_BCB0_OUT_BADDR_BCB0_BIT 0xFFFFFFFF
#define DISPIF_FCONVB_SET_OUT_BASEADDR_BCB0_OUT_BADDR_BCB0_BITWIDTH 32
// FCONVB_SET_OUT_BASEADDR_RCR0 Register
#define DISPIF_FCONVB_SET_OUT_BASEADDR_RCR0_OFS  0x00002258
// OUT_BADDR_RCR0 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_OUT_BASEADDR_RCR0_OUT_BADDR_RCR0_MASK 0xFFFFFFFF
#define DISPIF_FCONVB_SET_OUT_BASEADDR_RCR0_OUT_BADDR_RCR0_SHIFT 0 
#define DISPIF_FCONVB_SET_OUT_BASEADDR_RCR0_OUT_BADDR_RCR0_BIT 0xFFFFFFFF
#define DISPIF_FCONVB_SET_OUT_BASEADDR_RCR0_OUT_BADDR_RCR0_BITWIDTH 32
// FCONVB_SET_OUT_PITCH_GY0 Register
#define DISPIF_FCONVB_SET_OUT_PITCH_GY0_OFS      0x0000225C
// OUT_PITCH_GY0 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_OUT_PITCH_GY0_OUT_PITCH_GY0_MASK 0xFFF
#define DISPIF_FCONVB_SET_OUT_PITCH_GY0_OUT_PITCH_GY0_SHIFT 0 
#define DISPIF_FCONVB_SET_OUT_PITCH_GY0_OUT_PITCH_GY0_BIT 0xFFF
#define DISPIF_FCONVB_SET_OUT_PITCH_GY0_OUT_PITCH_GY0_BITWIDTH 12
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_OUT_PITCH_GY0_RESERVED_MASK 0xFFFFF000
#define DISPIF_FCONVB_SET_OUT_PITCH_GY0_RESERVED_SHIFT 12 
#define DISPIF_FCONVB_SET_OUT_PITCH_GY0_RESERVED_BIT 0xFFFFF
#define DISPIF_FCONVB_SET_OUT_PITCH_GY0_RESERVED_BITWIDTH 20
// FCONVB_SET_OUT_PITCH_BCB0 Register
#define DISPIF_FCONVB_SET_OUT_PITCH_BCB0_OFS     0x00002260
// OUT_PITCH_BCB0 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_OUT_PITCH_BCB0_OUT_PITCH_BCB0_MASK 0xFFF
#define DISPIF_FCONVB_SET_OUT_PITCH_BCB0_OUT_PITCH_BCB0_SHIFT 0 
#define DISPIF_FCONVB_SET_OUT_PITCH_BCB0_OUT_PITCH_BCB0_BIT 0xFFF
#define DISPIF_FCONVB_SET_OUT_PITCH_BCB0_OUT_PITCH_BCB0_BITWIDTH 12
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_OUT_PITCH_BCB0_RESERVED_MASK 0xFFFFF000
#define DISPIF_FCONVB_SET_OUT_PITCH_BCB0_RESERVED_SHIFT 12 
#define DISPIF_FCONVB_SET_OUT_PITCH_BCB0_RESERVED_BIT 0xFFFFF
#define DISPIF_FCONVB_SET_OUT_PITCH_BCB0_RESERVED_BITWIDTH 20
// FCONVB_SET_OUT_PITCH_RCR0 Register
#define DISPIF_FCONVB_SET_OUT_PITCH_RCR0_OFS     0x00002264
// OUT_PITCH_RCR0 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_OUT_PITCH_RCR0_OUT_PITCH_RCR0_MASK 0xFFF
#define DISPIF_FCONVB_SET_OUT_PITCH_RCR0_OUT_PITCH_RCR0_SHIFT 0 
#define DISPIF_FCONVB_SET_OUT_PITCH_RCR0_OUT_PITCH_RCR0_BIT 0xFFF
#define DISPIF_FCONVB_SET_OUT_PITCH_RCR0_OUT_PITCH_RCR0_BITWIDTH 12
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_OUT_PITCH_RCR0_RESERVED_MASK 0xFFFFF000
#define DISPIF_FCONVB_SET_OUT_PITCH_RCR0_RESERVED_SHIFT 12 
#define DISPIF_FCONVB_SET_OUT_PITCH_RCR0_RESERVED_BIT 0xFFFFF
#define DISPIF_FCONVB_SET_OUT_PITCH_RCR0_RESERVED_BITWIDTH 20
// FCONVB_SET_FORCE_MODE0 Register
#define DISPIF_FCONVB_SET_FORCE_MODE0_OFS        0x00002280
// FORCE_MODE0 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_FORCE_MODE0_FORCE_MODE0_MASK 0x1
#define DISPIF_FCONVB_SET_FORCE_MODE0_FORCE_MODE0_SHIFT 0 
#define DISPIF_FCONVB_SET_FORCE_MODE0_FORCE_MODE0_BIT 0x1
#define DISPIF_FCONVB_SET_FORCE_MODE0_FORCE_MODE0_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_FORCE_MODE0_RESERVED_MASK 0xFFFFFFFE
#define DISPIF_FCONVB_SET_FORCE_MODE0_RESERVED_SHIFT 1 
#define DISPIF_FCONVB_SET_FORCE_MODE0_RESERVED_BIT 0x7FFFFFFF
#define DISPIF_FCONVB_SET_FORCE_MODE0_RESERVED_BITWIDTH 31
// FCONVB_SET_FORCE_GY0 Register
#define DISPIF_FCONVB_SET_FORCE_GY0_OFS          0x00002284
// FORCE_GY0 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_FORCE_GY0_FORCE_GY0_MASK 0xFF
#define DISPIF_FCONVB_SET_FORCE_GY0_FORCE_GY0_SHIFT 0 
#define DISPIF_FCONVB_SET_FORCE_GY0_FORCE_GY0_BIT 0xFF
#define DISPIF_FCONVB_SET_FORCE_GY0_FORCE_GY0_BITWIDTH 8
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_FORCE_GY0_RESERVED_MASK 0xFFFFFF00
#define DISPIF_FCONVB_SET_FORCE_GY0_RESERVED_SHIFT 8 
#define DISPIF_FCONVB_SET_FORCE_GY0_RESERVED_BIT 0xFFFFFF
#define DISPIF_FCONVB_SET_FORCE_GY0_RESERVED_BITWIDTH 24
// FCONVB_SET_FORCE_BCB0 Register
#define DISPIF_FCONVB_SET_FORCE_BCB0_OFS         0x00002288
// FORCE_BCB0 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_FORCE_BCB0_FORCE_BCB0_MASK 0xFF
#define DISPIF_FCONVB_SET_FORCE_BCB0_FORCE_BCB0_SHIFT 0 
#define DISPIF_FCONVB_SET_FORCE_BCB0_FORCE_BCB0_BIT 0xFF
#define DISPIF_FCONVB_SET_FORCE_BCB0_FORCE_BCB0_BITWIDTH 8
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_FORCE_BCB0_RESERVED_MASK 0xFFFFFF00
#define DISPIF_FCONVB_SET_FORCE_BCB0_RESERVED_SHIFT 8 
#define DISPIF_FCONVB_SET_FORCE_BCB0_RESERVED_BIT 0xFFFFFF
#define DISPIF_FCONVB_SET_FORCE_BCB0_RESERVED_BITWIDTH 24
// FCONVB_SET_FORCE_RCR0 Register
#define DISPIF_FCONVB_SET_FORCE_RCR0_OFS         0x0000228C
// FORCE_RCR0 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_FORCE_RCR0_FORCE_RCR0_MASK 0xFF
#define DISPIF_FCONVB_SET_FORCE_RCR0_FORCE_RCR0_SHIFT 0 
#define DISPIF_FCONVB_SET_FORCE_RCR0_FORCE_RCR0_BIT 0xFF
#define DISPIF_FCONVB_SET_FORCE_RCR0_FORCE_RCR0_BITWIDTH 8
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_FORCE_RCR0_RESERVED_MASK 0xFFFFFF00
#define DISPIF_FCONVB_SET_FORCE_RCR0_RESERVED_SHIFT 8 
#define DISPIF_FCONVB_SET_FORCE_RCR0_RESERVED_BIT 0xFFFFFF
#define DISPIF_FCONVB_SET_FORCE_RCR0_RESERVED_BITWIDTH 24
// FCONVB_SET_FORCE_A0 Register
#define DISPIF_FCONVB_SET_FORCE_A0_OFS           0x00002290
// FORCE_ALPHA0 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_FORCE_A0_FORCE_ALPHA0_MASK 0xFF
#define DISPIF_FCONVB_SET_FORCE_A0_FORCE_ALPHA0_SHIFT 0 
#define DISPIF_FCONVB_SET_FORCE_A0_FORCE_ALPHA0_BIT 0xFF
#define DISPIF_FCONVB_SET_FORCE_A0_FORCE_ALPHA0_BITWIDTH 8
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_FORCE_A0_RESERVED_MASK 0xFFFFFF00
#define DISPIF_FCONVB_SET_FORCE_A0_RESERVED_SHIFT 8 
#define DISPIF_FCONVB_SET_FORCE_A0_RESERVED_BIT  0xFFFFFF
#define DISPIF_FCONVB_SET_FORCE_A0_RESERVED_BITWIDTH 24
// FCONVB_SET_CROP0 Register
#define DISPIF_FCONVB_SET_CROP0_OFS              0x000022B0
// CROP_UPPER0 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_CROP0_CROP_UPPER0_MASK 0xF
#define DISPIF_FCONVB_SET_CROP0_CROP_UPPER0_SHIFT 0 
#define DISPIF_FCONVB_SET_CROP0_CROP_UPPER0_BIT  0xF
#define DISPIF_FCONVB_SET_CROP0_CROP_UPPER0_BITWIDTH 4
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_CROP0_RESERVED_MASK    0xF0
#define DISPIF_FCONVB_SET_CROP0_RESERVED_SHIFT   4 
#define DISPIF_FCONVB_SET_CROP0_RESERVED_BIT     0xF
#define DISPIF_FCONVB_SET_CROP0_RESERVED_BITWIDTH 4
// CROP_LOWER0 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_CROP0_CROP_LOWER0_MASK 0xF00
#define DISPIF_FCONVB_SET_CROP0_CROP_LOWER0_SHIFT 8 
#define DISPIF_FCONVB_SET_CROP0_CROP_LOWER0_BIT  0xF
#define DISPIF_FCONVB_SET_CROP0_CROP_LOWER0_BITWIDTH 4
// Reserved2 bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_CROP0_RESERVED2_MASK   0xF000
#define DISPIF_FCONVB_SET_CROP0_RESERVED2_SHIFT  12 
#define DISPIF_FCONVB_SET_CROP0_RESERVED2_BIT    0xF
#define DISPIF_FCONVB_SET_CROP0_RESERVED2_BITWIDTH 4
// CROP_LEFT0 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_CROP0_CROP_LEFT0_MASK  0xF0000
#define DISPIF_FCONVB_SET_CROP0_CROP_LEFT0_SHIFT 16 
#define DISPIF_FCONVB_SET_CROP0_CROP_LEFT0_BIT   0xF
#define DISPIF_FCONVB_SET_CROP0_CROP_LEFT0_BITWIDTH 4
// Reserved3 bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_CROP0_RESERVED3_MASK   0xF00000
#define DISPIF_FCONVB_SET_CROP0_RESERVED3_SHIFT  20 
#define DISPIF_FCONVB_SET_CROP0_RESERVED3_BIT    0xF
#define DISPIF_FCONVB_SET_CROP0_RESERVED3_BITWIDTH 4
// CROP_RIGHT0 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_CROP0_CROP_RIGHT0_MASK 0xF000000
#define DISPIF_FCONVB_SET_CROP0_CROP_RIGHT0_SHIFT 24 
#define DISPIF_FCONVB_SET_CROP0_CROP_RIGHT0_BIT  0xF
#define DISPIF_FCONVB_SET_CROP0_CROP_RIGHT0_BITWIDTH 4
// Reserved4 bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_CROP0_RESERVED4_MASK   0xF0000000
#define DISPIF_FCONVB_SET_CROP0_RESERVED4_SHIFT  28 
#define DISPIF_FCONVB_SET_CROP0_RESERVED4_BIT    0xF
#define DISPIF_FCONVB_SET_CROP0_RESERVED4_BITWIDTH 4
// FCONVB_SET_IN_FORMAT1 Register
#define DISPIF_FCONVB_SET_IN_FORMAT1_OFS         0x00002300
// IN_COLORFORMAT1 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_IN_FORMAT1_IN_COLORFORMAT1_MASK 0x3
#define DISPIF_FCONVB_SET_IN_FORMAT1_IN_COLORFORMAT1_SHIFT 0 
#define DISPIF_FCONVB_SET_IN_FORMAT1_IN_COLORFORMAT1_BIT 0x3
#define DISPIF_FCONVB_SET_IN_FORMAT1_IN_COLORFORMAT1_BITWIDTH 2
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_IN_FORMAT1_RESERVED_MASK 0xC
#define DISPIF_FCONVB_SET_IN_FORMAT1_RESERVED_SHIFT 2 
#define DISPIF_FCONVB_SET_IN_FORMAT1_RESERVED_BIT 0x3
#define DISPIF_FCONVB_SET_IN_FORMAT1_RESERVED_BITWIDTH 2
// IN_PLANE1 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_IN_FORMAT1_IN_PLANE1_MASK 0x30
#define DISPIF_FCONVB_SET_IN_FORMAT1_IN_PLANE1_SHIFT 4 
#define DISPIF_FCONVB_SET_IN_FORMAT1_IN_PLANE1_BIT 0x3
#define DISPIF_FCONVB_SET_IN_FORMAT1_IN_PLANE1_BITWIDTH 2
// Reserved2 bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_IN_FORMAT1_RESERVED2_MASK 0xC0
#define DISPIF_FCONVB_SET_IN_FORMAT1_RESERVED2_SHIFT 6 
#define DISPIF_FCONVB_SET_IN_FORMAT1_RESERVED2_BIT 0x3
#define DISPIF_FCONVB_SET_IN_FORMAT1_RESERVED2_BITWIDTH 2
// IN_SCAN1 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_IN_FORMAT1_IN_SCAN1_MASK 0x100
#define DISPIF_FCONVB_SET_IN_FORMAT1_IN_SCAN1_SHIFT 8 
#define DISPIF_FCONVB_SET_IN_FORMAT1_IN_SCAN1_BIT 0x1
#define DISPIF_FCONVB_SET_IN_FORMAT1_IN_SCAN1_BITWIDTH 1
// Reserved3 bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_IN_FORMAT1_RESERVED3_MASK 0xFE00
#define DISPIF_FCONVB_SET_IN_FORMAT1_RESERVED3_SHIFT 9 
#define DISPIF_FCONVB_SET_IN_FORMAT1_RESERVED3_BIT 0x7F
#define DISPIF_FCONVB_SET_IN_FORMAT1_RESERVED3_BITWIDTH 7
// IN_FORMATID1 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_IN_FORMAT1_IN_FORMATID1_MASK 0xFF0000
#define DISPIF_FCONVB_SET_IN_FORMAT1_IN_FORMATID1_SHIFT 16 
#define DISPIF_FCONVB_SET_IN_FORMAT1_IN_FORMATID1_BIT 0xFF
#define DISPIF_FCONVB_SET_IN_FORMAT1_IN_FORMATID1_BITWIDTH 8
// Reserved4 bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_IN_FORMAT1_RESERVED4_MASK 0xFF000000
#define DISPIF_FCONVB_SET_IN_FORMAT1_RESERVED4_SHIFT 24 
#define DISPIF_FCONVB_SET_IN_FORMAT1_RESERVED4_BIT 0xFF
#define DISPIF_FCONVB_SET_IN_FORMAT1_RESERVED4_BITWIDTH 8
// FCONVB_SET_IN_HSIZE1 Register
#define DISPIF_FCONVB_SET_IN_HSIZE1_OFS          0x00002304
// IN_HSIZE1 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_IN_HSIZE1_IN_HSIZE1_MASK 0x7FF
#define DISPIF_FCONVB_SET_IN_HSIZE1_IN_HSIZE1_SHIFT 0 
#define DISPIF_FCONVB_SET_IN_HSIZE1_IN_HSIZE1_BIT 0x7FF
#define DISPIF_FCONVB_SET_IN_HSIZE1_IN_HSIZE1_BITWIDTH 11
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_IN_HSIZE1_RESERVED_MASK 0xFFFFF800
#define DISPIF_FCONVB_SET_IN_HSIZE1_RESERVED_SHIFT 11 
#define DISPIF_FCONVB_SET_IN_HSIZE1_RESERVED_BIT 0x1FFFFF
#define DISPIF_FCONVB_SET_IN_HSIZE1_RESERVED_BITWIDTH 21
// FCONVB_SET_IN_VSIZE1 Register
#define DISPIF_FCONVB_SET_IN_VSIZE1_OFS          0x00002308
// IN_VSIZE1 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_IN_VSIZE1_IN_VSIZE1_MASK 0x3FF
#define DISPIF_FCONVB_SET_IN_VSIZE1_IN_VSIZE1_SHIFT 0 
#define DISPIF_FCONVB_SET_IN_VSIZE1_IN_VSIZE1_BIT 0x3FF
#define DISPIF_FCONVB_SET_IN_VSIZE1_IN_VSIZE1_BITWIDTH 10
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_IN_VSIZE1_RESERVED_MASK 0xFFFFFC00
#define DISPIF_FCONVB_SET_IN_VSIZE1_RESERVED_SHIFT 10 
#define DISPIF_FCONVB_SET_IN_VSIZE1_RESERVED_BIT 0x3FFFFF
#define DISPIF_FCONVB_SET_IN_VSIZE1_RESERVED_BITWIDTH 22
// FCONVB_SET_IN_BASEADDR_GY1 Register
#define DISPIF_FCONVB_SET_IN_BASEADDR_GY1_OFS    0x00002310
// IN_BADDR_GY1 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_IN_BASEADDR_GY1_IN_BADDR_GY1_MASK 0xFFFFFFFF
#define DISPIF_FCONVB_SET_IN_BASEADDR_GY1_IN_BADDR_GY1_SHIFT 0 
#define DISPIF_FCONVB_SET_IN_BASEADDR_GY1_IN_BADDR_GY1_BIT 0xFFFFFFFF
#define DISPIF_FCONVB_SET_IN_BASEADDR_GY1_IN_BADDR_GY1_BITWIDTH 32
// FCONVB_SET_IN_BASEADDR_BCB1 Register
#define DISPIF_FCONVB_SET_IN_BASEADDR_BCB1_OFS   0x00002314
// IN_BADDR_BCB1 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_IN_BASEADDR_BCB1_IN_BADDR_BCB1_MASK 0xFFFFFFFF
#define DISPIF_FCONVB_SET_IN_BASEADDR_BCB1_IN_BADDR_BCB1_SHIFT 0 
#define DISPIF_FCONVB_SET_IN_BASEADDR_BCB1_IN_BADDR_BCB1_BIT 0xFFFFFFFF
#define DISPIF_FCONVB_SET_IN_BASEADDR_BCB1_IN_BADDR_BCB1_BITWIDTH 32
// FCONVB_SET_IN_BASEADDR_RCR1 Register
#define DISPIF_FCONVB_SET_IN_BASEADDR_RCR1_OFS   0x00002318
// IN_BADDR_RCR1 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_IN_BASEADDR_RCR1_IN_BADDR_RCR1_MASK 0xFFFFFFFF
#define DISPIF_FCONVB_SET_IN_BASEADDR_RCR1_IN_BADDR_RCR1_SHIFT 0 
#define DISPIF_FCONVB_SET_IN_BASEADDR_RCR1_IN_BADDR_RCR1_BIT 0xFFFFFFFF
#define DISPIF_FCONVB_SET_IN_BASEADDR_RCR1_IN_BADDR_RCR1_BITWIDTH 32
// FCONVB_SET_IN_PITCH_GY1 Register
#define DISPIF_FCONVB_SET_IN_PITCH_GY1_OFS       0x0000231C
// IN_PITCH_GY1 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_IN_PITCH_GY1_IN_PITCH_GY1_MASK 0xFFF
#define DISPIF_FCONVB_SET_IN_PITCH_GY1_IN_PITCH_GY1_SHIFT 0 
#define DISPIF_FCONVB_SET_IN_PITCH_GY1_IN_PITCH_GY1_BIT 0xFFF
#define DISPIF_FCONVB_SET_IN_PITCH_GY1_IN_PITCH_GY1_BITWIDTH 12
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_IN_PITCH_GY1_RESERVED_MASK 0xFFFFF000
#define DISPIF_FCONVB_SET_IN_PITCH_GY1_RESERVED_SHIFT 12 
#define DISPIF_FCONVB_SET_IN_PITCH_GY1_RESERVED_BIT 0xFFFFF
#define DISPIF_FCONVB_SET_IN_PITCH_GY1_RESERVED_BITWIDTH 20
// FCONVB_SET_IN_PITCH_BCB1 Register
#define DISPIF_FCONVB_SET_IN_PITCH_BCB1_OFS      0x00002320
// IN_PITCH_BCB1 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_IN_PITCH_BCB1_IN_PITCH_BCB1_MASK 0xFFF
#define DISPIF_FCONVB_SET_IN_PITCH_BCB1_IN_PITCH_BCB1_SHIFT 0 
#define DISPIF_FCONVB_SET_IN_PITCH_BCB1_IN_PITCH_BCB1_BIT 0xFFF
#define DISPIF_FCONVB_SET_IN_PITCH_BCB1_IN_PITCH_BCB1_BITWIDTH 12
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_IN_PITCH_BCB1_RESERVED_MASK 0xFFFFF000
#define DISPIF_FCONVB_SET_IN_PITCH_BCB1_RESERVED_SHIFT 12 
#define DISPIF_FCONVB_SET_IN_PITCH_BCB1_RESERVED_BIT 0xFFFFF
#define DISPIF_FCONVB_SET_IN_PITCH_BCB1_RESERVED_BITWIDTH 20
// FCONVB_SET_IN_PITCH_RCR1 Register
#define DISPIF_FCONVB_SET_IN_PITCH_RCR1_OFS      0x00002324
// IN_PITCH_RCR1 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_IN_PITCH_RCR1_IN_PITCH_RCR1_MASK 0xFFF
#define DISPIF_FCONVB_SET_IN_PITCH_RCR1_IN_PITCH_RCR1_SHIFT 0 
#define DISPIF_FCONVB_SET_IN_PITCH_RCR1_IN_PITCH_RCR1_BIT 0xFFF
#define DISPIF_FCONVB_SET_IN_PITCH_RCR1_IN_PITCH_RCR1_BITWIDTH 12
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_IN_PITCH_RCR1_RESERVED_MASK 0xFFFFF000
#define DISPIF_FCONVB_SET_IN_PITCH_RCR1_RESERVED_SHIFT 12 
#define DISPIF_FCONVB_SET_IN_PITCH_RCR1_RESERVED_BIT 0xFFFFF
#define DISPIF_FCONVB_SET_IN_PITCH_RCR1_RESERVED_BITWIDTH 20
// FCONVB_SET_OUT_FORMAT1 Register
#define DISPIF_FCONVB_SET_OUT_FORMAT1_OFS        0x00002340
// OUT_COLORFORMAT1 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_OUT_FORMAT1_OUT_COLORFORMAT1_MASK 0x3
#define DISPIF_FCONVB_SET_OUT_FORMAT1_OUT_COLORFORMAT1_SHIFT 0 
#define DISPIF_FCONVB_SET_OUT_FORMAT1_OUT_COLORFORMAT1_BIT 0x3
#define DISPIF_FCONVB_SET_OUT_FORMAT1_OUT_COLORFORMAT1_BITWIDTH 2
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_OUT_FORMAT1_RESERVED_MASK 0xC
#define DISPIF_FCONVB_SET_OUT_FORMAT1_RESERVED_SHIFT 2 
#define DISPIF_FCONVB_SET_OUT_FORMAT1_RESERVED_BIT 0x3
#define DISPIF_FCONVB_SET_OUT_FORMAT1_RESERVED_BITWIDTH 2
// OUT_PLANE1 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_OUT_FORMAT1_OUT_PLANE1_MASK 0x30
#define DISPIF_FCONVB_SET_OUT_FORMAT1_OUT_PLANE1_SHIFT 4 
#define DISPIF_FCONVB_SET_OUT_FORMAT1_OUT_PLANE1_BIT 0x3
#define DISPIF_FCONVB_SET_OUT_FORMAT1_OUT_PLANE1_BITWIDTH 2
// Reserved2 bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_OUT_FORMAT1_RESERVED2_MASK 0xC0
#define DISPIF_FCONVB_SET_OUT_FORMAT1_RESERVED2_SHIFT 6 
#define DISPIF_FCONVB_SET_OUT_FORMAT1_RESERVED2_BIT 0x3
#define DISPIF_FCONVB_SET_OUT_FORMAT1_RESERVED2_BITWIDTH 2
// OUT_SCAN1 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_OUT_FORMAT1_OUT_SCAN1_MASK 0x100
#define DISPIF_FCONVB_SET_OUT_FORMAT1_OUT_SCAN1_SHIFT 8 
#define DISPIF_FCONVB_SET_OUT_FORMAT1_OUT_SCAN1_BIT 0x1
#define DISPIF_FCONVB_SET_OUT_FORMAT1_OUT_SCAN1_BITWIDTH 1
// Reserved3 bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_OUT_FORMAT1_RESERVED3_MASK 0xFE00
#define DISPIF_FCONVB_SET_OUT_FORMAT1_RESERVED3_SHIFT 9 
#define DISPIF_FCONVB_SET_OUT_FORMAT1_RESERVED3_BIT 0x7F
#define DISPIF_FCONVB_SET_OUT_FORMAT1_RESERVED3_BITWIDTH 7
// OUT_FORMATID1 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_OUT_FORMAT1_OUT_FORMATID1_MASK 0xFF0000
#define DISPIF_FCONVB_SET_OUT_FORMAT1_OUT_FORMATID1_SHIFT 16 
#define DISPIF_FCONVB_SET_OUT_FORMAT1_OUT_FORMATID1_BIT 0xFF
#define DISPIF_FCONVB_SET_OUT_FORMAT1_OUT_FORMATID1_BITWIDTH 8
// Reserved4 bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_OUT_FORMAT1_RESERVED4_MASK 0xFF000000
#define DISPIF_FCONVB_SET_OUT_FORMAT1_RESERVED4_SHIFT 24 
#define DISPIF_FCONVB_SET_OUT_FORMAT1_RESERVED4_BIT 0xFF
#define DISPIF_FCONVB_SET_OUT_FORMAT1_RESERVED4_BITWIDTH 8
// FCONVB_SET_OUT_HSIZE1 Register
#define DISPIF_FCONVB_SET_OUT_HSIZE1_OFS         0x00002344
// OUT_HSIZE1 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_OUT_HSIZE1_OUT_HSIZE1_MASK 0x7FF
#define DISPIF_FCONVB_SET_OUT_HSIZE1_OUT_HSIZE1_SHIFT 0 
#define DISPIF_FCONVB_SET_OUT_HSIZE1_OUT_HSIZE1_BIT 0x7FF
#define DISPIF_FCONVB_SET_OUT_HSIZE1_OUT_HSIZE1_BITWIDTH 11
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_OUT_HSIZE1_RESERVED_MASK 0xFFFFF800
#define DISPIF_FCONVB_SET_OUT_HSIZE1_RESERVED_SHIFT 11 
#define DISPIF_FCONVB_SET_OUT_HSIZE1_RESERVED_BIT 0x1FFFFF
#define DISPIF_FCONVB_SET_OUT_HSIZE1_RESERVED_BITWIDTH 21
// FCONVB_SET_OUT_VSIZE1 Register
#define DISPIF_FCONVB_SET_OUT_VSIZE1_OFS         0x00002348
// OUT_VSIZE1 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_OUT_VSIZE1_OUT_VSIZE1_MASK 0x3FF
#define DISPIF_FCONVB_SET_OUT_VSIZE1_OUT_VSIZE1_SHIFT 0 
#define DISPIF_FCONVB_SET_OUT_VSIZE1_OUT_VSIZE1_BIT 0x3FF
#define DISPIF_FCONVB_SET_OUT_VSIZE1_OUT_VSIZE1_BITWIDTH 10
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_OUT_VSIZE1_RESERVED_MASK 0xFFFFFC00
#define DISPIF_FCONVB_SET_OUT_VSIZE1_RESERVED_SHIFT 10 
#define DISPIF_FCONVB_SET_OUT_VSIZE1_RESERVED_BIT 0x3FFFFF
#define DISPIF_FCONVB_SET_OUT_VSIZE1_RESERVED_BITWIDTH 22
// FCONVB_SET_OUT_BASEADDR_GY1 Register
#define DISPIF_FCONVB_SET_OUT_BASEADDR_GY1_OFS   0x00002350
// OUT_BADDR_GY1 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_OUT_BASEADDR_GY1_OUT_BADDR_GY1_MASK 0xFFFFFFFF
#define DISPIF_FCONVB_SET_OUT_BASEADDR_GY1_OUT_BADDR_GY1_SHIFT 0 
#define DISPIF_FCONVB_SET_OUT_BASEADDR_GY1_OUT_BADDR_GY1_BIT 0xFFFFFFFF
#define DISPIF_FCONVB_SET_OUT_BASEADDR_GY1_OUT_BADDR_GY1_BITWIDTH 32
// FCONVB_SET_OUT_BASEADDR_BCB1 Register
#define DISPIF_FCONVB_SET_OUT_BASEADDR_BCB1_OFS  0x00002354
// OUT_BADDR_BCB1 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_OUT_BASEADDR_BCB1_OUT_BADDR_BCB1_MASK 0xFFFFFFFF
#define DISPIF_FCONVB_SET_OUT_BASEADDR_BCB1_OUT_BADDR_BCB1_SHIFT 0 
#define DISPIF_FCONVB_SET_OUT_BASEADDR_BCB1_OUT_BADDR_BCB1_BIT 0xFFFFFFFF
#define DISPIF_FCONVB_SET_OUT_BASEADDR_BCB1_OUT_BADDR_BCB1_BITWIDTH 32
// FCONVB_SET_OUT_BASEADDR_RCR1 Register
#define DISPIF_FCONVB_SET_OUT_BASEADDR_RCR1_OFS  0x00002358
// OUT_BADDR_RCR1 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_OUT_BASEADDR_RCR1_OUT_BADDR_RCR1_MASK 0xFFFFFFFF
#define DISPIF_FCONVB_SET_OUT_BASEADDR_RCR1_OUT_BADDR_RCR1_SHIFT 0 
#define DISPIF_FCONVB_SET_OUT_BASEADDR_RCR1_OUT_BADDR_RCR1_BIT 0xFFFFFFFF
#define DISPIF_FCONVB_SET_OUT_BASEADDR_RCR1_OUT_BADDR_RCR1_BITWIDTH 32
// FCONVB_SET_OUT_PITCH_GY1 Register
#define DISPIF_FCONVB_SET_OUT_PITCH_GY1_OFS      0x0000235C
// OUT_PITCH_GY1 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_OUT_PITCH_GY1_OUT_PITCH_GY1_MASK 0xFFF
#define DISPIF_FCONVB_SET_OUT_PITCH_GY1_OUT_PITCH_GY1_SHIFT 0 
#define DISPIF_FCONVB_SET_OUT_PITCH_GY1_OUT_PITCH_GY1_BIT 0xFFF
#define DISPIF_FCONVB_SET_OUT_PITCH_GY1_OUT_PITCH_GY1_BITWIDTH 12
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_OUT_PITCH_GY1_RESERVED_MASK 0xFFFFF000
#define DISPIF_FCONVB_SET_OUT_PITCH_GY1_RESERVED_SHIFT 12 
#define DISPIF_FCONVB_SET_OUT_PITCH_GY1_RESERVED_BIT 0xFFFFF
#define DISPIF_FCONVB_SET_OUT_PITCH_GY1_RESERVED_BITWIDTH 20
// FCONVB_SET_OUT_PITCH_BCB1 Register
#define DISPIF_FCONVB_SET_OUT_PITCH_BCB1_OFS     0x00002360
// OUT_PITCH_BCB1 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_OUT_PITCH_BCB1_OUT_PITCH_BCB1_MASK 0xFFF
#define DISPIF_FCONVB_SET_OUT_PITCH_BCB1_OUT_PITCH_BCB1_SHIFT 0 
#define DISPIF_FCONVB_SET_OUT_PITCH_BCB1_OUT_PITCH_BCB1_BIT 0xFFF
#define DISPIF_FCONVB_SET_OUT_PITCH_BCB1_OUT_PITCH_BCB1_BITWIDTH 12
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_OUT_PITCH_BCB1_RESERVED_MASK 0xFFFFF000
#define DISPIF_FCONVB_SET_OUT_PITCH_BCB1_RESERVED_SHIFT 12 
#define DISPIF_FCONVB_SET_OUT_PITCH_BCB1_RESERVED_BIT 0xFFFFF
#define DISPIF_FCONVB_SET_OUT_PITCH_BCB1_RESERVED_BITWIDTH 20
// FCONVB_SET_OUT_PITCH_RCR1 Register
#define DISPIF_FCONVB_SET_OUT_PITCH_RCR1_OFS     0x00002364
// OUT_PITCH_RCR1 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_OUT_PITCH_RCR1_OUT_PITCH_RCR1_MASK 0xFFF
#define DISPIF_FCONVB_SET_OUT_PITCH_RCR1_OUT_PITCH_RCR1_SHIFT 0 
#define DISPIF_FCONVB_SET_OUT_PITCH_RCR1_OUT_PITCH_RCR1_BIT 0xFFF
#define DISPIF_FCONVB_SET_OUT_PITCH_RCR1_OUT_PITCH_RCR1_BITWIDTH 12
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_OUT_PITCH_RCR1_RESERVED_MASK 0xFFFFF000
#define DISPIF_FCONVB_SET_OUT_PITCH_RCR1_RESERVED_SHIFT 12 
#define DISPIF_FCONVB_SET_OUT_PITCH_RCR1_RESERVED_BIT 0xFFFFF
#define DISPIF_FCONVB_SET_OUT_PITCH_RCR1_RESERVED_BITWIDTH 20
// FCONVB_SET_FORCE_MODE1 Register
#define DISPIF_FCONVB_SET_FORCE_MODE1_OFS        0x00002380
// FORCE_MODE1 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_FORCE_MODE1_FORCE_MODE1_MASK 0x1
#define DISPIF_FCONVB_SET_FORCE_MODE1_FORCE_MODE1_SHIFT 0 
#define DISPIF_FCONVB_SET_FORCE_MODE1_FORCE_MODE1_BIT 0x1
#define DISPIF_FCONVB_SET_FORCE_MODE1_FORCE_MODE1_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_FORCE_MODE1_RESERVED_MASK 0xFFFFFFFE
#define DISPIF_FCONVB_SET_FORCE_MODE1_RESERVED_SHIFT 1 
#define DISPIF_FCONVB_SET_FORCE_MODE1_RESERVED_BIT 0x7FFFFFFF
#define DISPIF_FCONVB_SET_FORCE_MODE1_RESERVED_BITWIDTH 31
// FCONVB_SET_FORCE_GY1 Register
#define DISPIF_FCONVB_SET_FORCE_GY1_OFS          0x00002384
// FORCE_GY1 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_FORCE_GY1_FORCE_GY1_MASK 0xFF
#define DISPIF_FCONVB_SET_FORCE_GY1_FORCE_GY1_SHIFT 0 
#define DISPIF_FCONVB_SET_FORCE_GY1_FORCE_GY1_BIT 0xFF
#define DISPIF_FCONVB_SET_FORCE_GY1_FORCE_GY1_BITWIDTH 8
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_FORCE_GY1_RESERVED_MASK 0xFFFFFF00
#define DISPIF_FCONVB_SET_FORCE_GY1_RESERVED_SHIFT 8 
#define DISPIF_FCONVB_SET_FORCE_GY1_RESERVED_BIT 0xFFFFFF
#define DISPIF_FCONVB_SET_FORCE_GY1_RESERVED_BITWIDTH 24
// FCONVB_SET_FORCE_BCB1 Register
#define DISPIF_FCONVB_SET_FORCE_BCB1_OFS         0x00002388
// FORCE_BCB1 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_FORCE_BCB1_FORCE_BCB1_MASK 0xFF
#define DISPIF_FCONVB_SET_FORCE_BCB1_FORCE_BCB1_SHIFT 0 
#define DISPIF_FCONVB_SET_FORCE_BCB1_FORCE_BCB1_BIT 0xFF
#define DISPIF_FCONVB_SET_FORCE_BCB1_FORCE_BCB1_BITWIDTH 8
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_FORCE_BCB1_RESERVED_MASK 0xFFFFFF00
#define DISPIF_FCONVB_SET_FORCE_BCB1_RESERVED_SHIFT 8 
#define DISPIF_FCONVB_SET_FORCE_BCB1_RESERVED_BIT 0xFFFFFF
#define DISPIF_FCONVB_SET_FORCE_BCB1_RESERVED_BITWIDTH 24
// FCONVB_SET_FORCE_RCR1 Register
#define DISPIF_FCONVB_SET_FORCE_RCR1_OFS         0x0000238C
// FORCE_RCR1 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_FORCE_RCR1_FORCE_RCR1_MASK 0xFF
#define DISPIF_FCONVB_SET_FORCE_RCR1_FORCE_RCR1_SHIFT 0 
#define DISPIF_FCONVB_SET_FORCE_RCR1_FORCE_RCR1_BIT 0xFF
#define DISPIF_FCONVB_SET_FORCE_RCR1_FORCE_RCR1_BITWIDTH 8
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_FORCE_RCR1_RESERVED_MASK 0xFFFFFF00
#define DISPIF_FCONVB_SET_FORCE_RCR1_RESERVED_SHIFT 8 
#define DISPIF_FCONVB_SET_FORCE_RCR1_RESERVED_BIT 0xFFFFFF
#define DISPIF_FCONVB_SET_FORCE_RCR1_RESERVED_BITWIDTH 24
// FCONVB_SET_FORCE_A1 Register
#define DISPIF_FCONVB_SET_FORCE_A1_OFS           0x00002390
// FORCE_ALPHA1 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_FORCE_A1_FORCE_ALPHA1_MASK 0xFF
#define DISPIF_FCONVB_SET_FORCE_A1_FORCE_ALPHA1_SHIFT 0 
#define DISPIF_FCONVB_SET_FORCE_A1_FORCE_ALPHA1_BIT 0xFF
#define DISPIF_FCONVB_SET_FORCE_A1_FORCE_ALPHA1_BITWIDTH 8
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_FORCE_A1_RESERVED_MASK 0xFFFFFF00
#define DISPIF_FCONVB_SET_FORCE_A1_RESERVED_SHIFT 8 
#define DISPIF_FCONVB_SET_FORCE_A1_RESERVED_BIT  0xFFFFFF
#define DISPIF_FCONVB_SET_FORCE_A1_RESERVED_BITWIDTH 24
// FCONVB_SET_CROP1 Register
#define DISPIF_FCONVB_SET_CROP1_OFS              0x000023B0
// CROP_UPPER1 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_CROP1_CROP_UPPER1_MASK 0xF
#define DISPIF_FCONVB_SET_CROP1_CROP_UPPER1_SHIFT 0 
#define DISPIF_FCONVB_SET_CROP1_CROP_UPPER1_BIT  0xF
#define DISPIF_FCONVB_SET_CROP1_CROP_UPPER1_BITWIDTH 4
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_CROP1_RESERVED_MASK    0xF0
#define DISPIF_FCONVB_SET_CROP1_RESERVED_SHIFT   4 
#define DISPIF_FCONVB_SET_CROP1_RESERVED_BIT     0xF
#define DISPIF_FCONVB_SET_CROP1_RESERVED_BITWIDTH 4
// CROP_LOWER1 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_CROP1_CROP_LOWER1_MASK 0xF00
#define DISPIF_FCONVB_SET_CROP1_CROP_LOWER1_SHIFT 8 
#define DISPIF_FCONVB_SET_CROP1_CROP_LOWER1_BIT  0xF
#define DISPIF_FCONVB_SET_CROP1_CROP_LOWER1_BITWIDTH 4
// Reserved2 bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_CROP1_RESERVED2_MASK   0xF000
#define DISPIF_FCONVB_SET_CROP1_RESERVED2_SHIFT  12 
#define DISPIF_FCONVB_SET_CROP1_RESERVED2_BIT    0xF
#define DISPIF_FCONVB_SET_CROP1_RESERVED2_BITWIDTH 4
// CROP_LEFT1 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_CROP1_CROP_LEFT1_MASK  0xF0000
#define DISPIF_FCONVB_SET_CROP1_CROP_LEFT1_SHIFT 16 
#define DISPIF_FCONVB_SET_CROP1_CROP_LEFT1_BIT   0xF
#define DISPIF_FCONVB_SET_CROP1_CROP_LEFT1_BITWIDTH 4
// Reserved3 bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_CROP1_RESERVED3_MASK   0xF00000
#define DISPIF_FCONVB_SET_CROP1_RESERVED3_SHIFT  20 
#define DISPIF_FCONVB_SET_CROP1_RESERVED3_BIT    0xF
#define DISPIF_FCONVB_SET_CROP1_RESERVED3_BITWIDTH 4
// CROP_RIGHT1 bitfiled (RW) Reset=0
#define DISPIF_FCONVB_SET_CROP1_CROP_RIGHT1_MASK 0xF000000
#define DISPIF_FCONVB_SET_CROP1_CROP_RIGHT1_SHIFT 24 
#define DISPIF_FCONVB_SET_CROP1_CROP_RIGHT1_BIT  0xF
#define DISPIF_FCONVB_SET_CROP1_CROP_RIGHT1_BITWIDTH 4
// Reserved4 bitfiled (RO) Reset=0
#define DISPIF_FCONVB_SET_CROP1_RESERVED4_MASK   0xF0000000
#define DISPIF_FCONVB_SET_CROP1_RESERVED4_SHIFT  28 
#define DISPIF_FCONVB_SET_CROP1_RESERVED4_BIT    0xF
#define DISPIF_FCONVB_SET_CROP1_RESERVED4_BITWIDTH 4
// FCONVC_ACT Register
#define DISPIF_FCONVC_ACT_OFS                    0x00003000
// SeqAct bitfiled (RW) Reset=0
#define DISPIF_FCONVC_ACT_SEQACT_MASK            0x1
#define DISPIF_FCONVC_ACT_SEQACT_SHIFT           0 
#define DISPIF_FCONVC_ACT_SEQACT_BIT             0x1
#define DISPIF_FCONVC_ACT_SEQACT_BITWIDTH        1
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVC_ACT_RESERVED_MASK          0xFFFFFFFE
#define DISPIF_FCONVC_ACT_RESERVED_SHIFT         1 
#define DISPIF_FCONVC_ACT_RESERVED_BIT           0x7FFFFFFF
#define DISPIF_FCONVC_ACT_RESERVED_BITWIDTH      31
// FCONVC_SETTING Register
#define DISPIF_FCONVC_SETTING_OFS                0x00003004
// MergeK bitfiled (RW) Reset=0
#define DISPIF_FCONVC_SETTING_MERGEK_MASK        0x1
#define DISPIF_FCONVC_SETTING_MERGEK_SHIFT       0 
#define DISPIF_FCONVC_SETTING_MERGEK_BIT         0x1
#define DISPIF_FCONVC_SETTING_MERGEK_BITWIDTH    1
// Toggle_A bitfiled (RW) Reset=0
#define DISPIF_FCONVC_SETTING_TOGGLE_A_MASK      0x2
#define DISPIF_FCONVC_SETTING_TOGGLE_A_SHIFT     1 
#define DISPIF_FCONVC_SETTING_TOGGLE_A_BIT       0x1
#define DISPIF_FCONVC_SETTING_TOGGLE_A_BITWIDTH  1
// Interlace_A bitfiled (RW) Reset=0
#define DISPIF_FCONVC_SETTING_INTERLACE_A_MASK   0x4
#define DISPIF_FCONVC_SETTING_INTERLACE_A_SHIFT  2 
#define DISPIF_FCONVC_SETTING_INTERLACE_A_BIT    0x1
#define DISPIF_FCONVC_SETTING_INTERLACE_A_BITWIDTH 1
// Toggle_B bitfiled (RW) Reset=0
#define DISPIF_FCONVC_SETTING_TOGGLE_B_MASK      0x8
#define DISPIF_FCONVC_SETTING_TOGGLE_B_SHIFT     3 
#define DISPIF_FCONVC_SETTING_TOGGLE_B_BIT       0x1
#define DISPIF_FCONVC_SETTING_TOGGLE_B_BITWIDTH  1
// Interlace_B bitfiled (RW) Reset=0
#define DISPIF_FCONVC_SETTING_INTERLACE_B_MASK   0x10
#define DISPIF_FCONVC_SETTING_INTERLACE_B_SHIFT  4 
#define DISPIF_FCONVC_SETTING_INTERLACE_B_BIT    0x1
#define DISPIF_FCONVC_SETTING_INTERLACE_B_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVC_SETTING_RESERVED_MASK      0xE0
#define DISPIF_FCONVC_SETTING_RESERVED_SHIFT     5 
#define DISPIF_FCONVC_SETTING_RESERVED_BIT       0x7
#define DISPIF_FCONVC_SETTING_RESERVED_BITWIDTH  3
// PixelRep bitfiled (RW) Reset=0
#define DISPIF_FCONVC_SETTING_PIXELREP_MASK      0x100
#define DISPIF_FCONVC_SETTING_PIXELREP_SHIFT     8 
#define DISPIF_FCONVC_SETTING_PIXELREP_BIT       0x1
#define DISPIF_FCONVC_SETTING_PIXELREP_BITWIDTH  1
// Reserved2 bitfiled (RO) Reset=0
#define DISPIF_FCONVC_SETTING_RESERVED2_MASK     0x1E00
#define DISPIF_FCONVC_SETTING_RESERVED2_SHIFT    9 
#define DISPIF_FCONVC_SETTING_RESERVED2_BIT      0xF
#define DISPIF_FCONVC_SETTING_RESERVED2_BITWIDTH 4
// Reserved3 bitfiled (RO) Reset=0
#define DISPIF_FCONVC_SETTING_RESERVED3_MASK     0xFFFFE000
#define DISPIF_FCONVC_SETTING_RESERVED3_SHIFT    13 
#define DISPIF_FCONVC_SETTING_RESERVED3_BIT      0x7FFFF
#define DISPIF_FCONVC_SETTING_RESERVED3_BITWIDTH 19
// FCONVC_KICKA_CHANNEL Register
#define DISPIF_FCONVC_KICKA_CHANNEL_OFS          0x00003010
// Channel bitfiled (RW) Reset=0
#define DISPIF_FCONVC_KICKA_CHANNEL_CHANNEL_MASK 0x1
#define DISPIF_FCONVC_KICKA_CHANNEL_CHANNEL_SHIFT 0 
#define DISPIF_FCONVC_KICKA_CHANNEL_CHANNEL_BIT  0x1
#define DISPIF_FCONVC_KICKA_CHANNEL_CHANNEL_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVC_KICKA_CHANNEL_RESERVED_MASK 0xFFFFFFFE
#define DISPIF_FCONVC_KICKA_CHANNEL_RESERVED_SHIFT 1 
#define DISPIF_FCONVC_KICKA_CHANNEL_RESERVED_BIT 0x7FFFFFFF
#define DISPIF_FCONVC_KICKA_CHANNEL_RESERVED_BITWIDTH 31
// FCONVC_KICKA_TB Register
#define DISPIF_FCONVC_KICKA_TB_OFS               0x00003014
// Field bitfiled (RW) Reset=0
#define DISPIF_FCONVC_KICKA_TB_FIELD_MASK        0x1
#define DISPIF_FCONVC_KICKA_TB_FIELD_SHIFT       0 
#define DISPIF_FCONVC_KICKA_TB_FIELD_BIT         0x1
#define DISPIF_FCONVC_KICKA_TB_FIELD_BITWIDTH    1
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVC_KICKA_TB_RESERVED_MASK     0xFFFFFFFE
#define DISPIF_FCONVC_KICKA_TB_RESERVED_SHIFT    1 
#define DISPIF_FCONVC_KICKA_TB_RESERVED_BIT      0x7FFFFFFF
#define DISPIF_FCONVC_KICKA_TB_RESERVED_BITWIDTH 31
// FCONVC_KICKB_CHANNEL Register
#define DISPIF_FCONVC_KICKB_CHANNEL_OFS          0x00003018
// Channel bitfiled (RW) Reset=0
#define DISPIF_FCONVC_KICKB_CHANNEL_CHANNEL_MASK 0x1
#define DISPIF_FCONVC_KICKB_CHANNEL_CHANNEL_SHIFT 0 
#define DISPIF_FCONVC_KICKB_CHANNEL_CHANNEL_BIT  0x1
#define DISPIF_FCONVC_KICKB_CHANNEL_CHANNEL_BITWIDTH 1
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVC_KICKB_CHANNEL_RESERVED_MASK 0xFFFFFFFE
#define DISPIF_FCONVC_KICKB_CHANNEL_RESERVED_SHIFT 1 
#define DISPIF_FCONVC_KICKB_CHANNEL_RESERVED_BIT 0x7FFFFFFF
#define DISPIF_FCONVC_KICKB_CHANNEL_RESERVED_BITWIDTH 31
// FCONVC_KICKB_TB Register
#define DISPIF_FCONVC_KICKB_TB_OFS               0x0000301C
// Field bitfiled (RW) Reset=0
#define DISPIF_FCONVC_KICKB_TB_FIELD_MASK        0x1
#define DISPIF_FCONVC_KICKB_TB_FIELD_SHIFT       0 
#define DISPIF_FCONVC_KICKB_TB_FIELD_BIT         0x1
#define DISPIF_FCONVC_KICKB_TB_FIELD_BITWIDTH    1
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVC_KICKB_TB_RESERVED_MASK     0xFFFFFFFE
#define DISPIF_FCONVC_KICKB_TB_RESERVED_SHIFT    1 
#define DISPIF_FCONVC_KICKB_TB_RESERVED_BIT      0x7FFFFFFF
#define DISPIF_FCONVC_KICKB_TB_RESERVED_BITWIDTH 31
// FCONVC_MGSETTING Register
#define DISPIF_FCONVC_MGSETTING_OFS              0x00003020
// AlphaModeB bitfiled (RW) Reset=0
#define DISPIF_FCONVC_MGSETTING_ALPHAMODEB_MASK  0x3
#define DISPIF_FCONVC_MGSETTING_ALPHAMODEB_SHIFT 0 
#define DISPIF_FCONVC_MGSETTING_ALPHAMODEB_BIT   0x3
#define DISPIF_FCONVC_MGSETTING_ALPHAMODEB_BITWIDTH 2
// AlphaModeA bitfiled (RW) Reset=0
#define DISPIF_FCONVC_MGSETTING_ALPHAMODEA_MASK  0xC
#define DISPIF_FCONVC_MGSETTING_ALPHAMODEA_SHIFT 2 
#define DISPIF_FCONVC_MGSETTING_ALPHAMODEA_BIT   0x3
#define DISPIF_FCONVC_MGSETTING_ALPHAMODEA_BITWIDTH 2
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVC_MGSETTING_RESERVED_MASK    0xFFFFFFF0
#define DISPIF_FCONVC_MGSETTING_RESERVED_SHIFT   4 
#define DISPIF_FCONVC_MGSETTING_RESERVED_BIT     0xFFFFFFF
#define DISPIF_FCONVC_MGSETTING_RESERVED_BITWIDTH 28
// FCONVC_DSIERRFIXVAL Register
#define DISPIF_FCONVC_DSIERRFIXVAL_OFS           0x00003024
// FixDataB bitfiled (RW) Reset=0
#define DISPIF_FCONVC_DSIERRFIXVAL_FIXDATAB_MASK 0x3FF
#define DISPIF_FCONVC_DSIERRFIXVAL_FIXDATAB_SHIFT 0 
#define DISPIF_FCONVC_DSIERRFIXVAL_FIXDATAB_BIT  0x3FF
#define DISPIF_FCONVC_DSIERRFIXVAL_FIXDATAB_BITWIDTH 10
// FixDataG bitfiled (RW) Reset=0
#define DISPIF_FCONVC_DSIERRFIXVAL_FIXDATAG_MASK 0xFFC00
#define DISPIF_FCONVC_DSIERRFIXVAL_FIXDATAG_SHIFT 10 
#define DISPIF_FCONVC_DSIERRFIXVAL_FIXDATAG_BIT  0x3FF
#define DISPIF_FCONVC_DSIERRFIXVAL_FIXDATAG_BITWIDTH 10
// FixDataR bitfiled (RW) Reset=0
#define DISPIF_FCONVC_DSIERRFIXVAL_FIXDATAR_MASK 0x3FF00000
#define DISPIF_FCONVC_DSIERRFIXVAL_FIXDATAR_SHIFT 20 
#define DISPIF_FCONVC_DSIERRFIXVAL_FIXDATAR_BIT  0x3FF
#define DISPIF_FCONVC_DSIERRFIXVAL_FIXDATAR_BITWIDTH 10
// Reserved bitfiled (RO) Reset=0
#define DISPIF_FCONVC_DSIERRFIXVAL_RESERVED_MASK 0xC0000000
#define DISPIF_FCONVC_DSIERRFIXVAL_RESERVED_SHIFT 30 
#define DISPIF_FCONVC_DSIERRFIXVAL_RESERVED_BIT  0x3
#define DISPIF_FCONVC_DSIERRFIXVAL_RESERVED_BITWIDTH 2

#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif /* _DISPIF_REG_DEF_H */
