// Seed: 103400908
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_8 = ~id_7 && 1;
  assign id_6 = 1 ^ 1 || id_7;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = id_3;
  module_0(
      id_3, id_3, id_3, id_1, id_3, id_3, id_3, id_3, id_3
  );
endmodule
