synthesis:  version Diamond (64-bit) 3.8.0.115.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Tue Dec 11 17:56:03 2018


Command Line:  synthesis -f top_impl1_lattice.synproj -gui -msgset E:/fpgaproject/stepmxo2/workshop/lab7/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is CSBGA132.
The -d option is LCMXO2-4000HC.
Using package CSBGA132.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000HC

### Package : CSBGA132

### Speed   : 4

##########################################################

                                                          

Optimization goal = Balanced
Top-level module name = top.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p E:/fpgaproject/stepmxo2/workshop/lab7 (searchpath added)
-p E:/Iscc/diamond/3.8_x64/ispfpga/xo2c00/data (searchpath added)
-p E:/fpgaproject/stepmxo2/workshop/lab7/impl1 (searchpath added)
-p E:/fpgaproject/stepmxo2/workshop/lab7 (searchpath added)
Verilog design file = E:/fpgaproject/stepmxo2/workshop/lab7/top.v
Verilog design file = E:/fpgaproject/stepmxo2/workshop/lab7/debounce.v
NGD file = top_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file E:/Iscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file e:/fpgaproject/stepmxo2/workshop/lab7/top.v. VERI-1482
Analyzing Verilog file e:/fpgaproject/stepmxo2/workshop/lab7/debounce.v. VERI-1482
Analyzing Verilog file E:/Iscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): top
INFO - synthesis: e:/fpgaproject/stepmxo2/workshop/lab7/top.v(18): compiling module top. VERI-1018
INFO - synthesis: e:/fpgaproject/stepmxo2/workshop/lab7/debounce.v(18): compiling module debounce. VERI-1018
Loading NGL library 'E:/Iscc/diamond/3.8_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'E:/Iscc/diamond/3.8_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'E:/Iscc/diamond/3.8_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'E:/Iscc/diamond/3.8_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: E:/Iscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = top.



GSR instance connected to net rst_c.
Applying 1.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in top_drc.log.
Loading NGL library 'E:/Iscc/diamond/3.8_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'E:/Iscc/diamond/3.8_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'E:/Iscc/diamond/3.8_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'E:/Iscc/diamond/3.8_x64/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file top_impl1.ngd.

################### Begin Area Report (top)######################
Number of register bits => 23 of 4635 (0 % )
CCU2D => 10
FD1P3AY => 1
FD1S3AY => 4
FD1S3IX => 18
GSR => 1
IB => 3
LUT4 => 9
OB => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk_c, loads : 23
Clock Enable Nets
Number of Clock Enables: 1
Top 1 highest fanout Clock Enables:
  Net : u1/clk_c_enable_1, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : u1/key_edge_0, loads : 18
  Net : key_c_0, loads : 2
  Net : led_c, loads : 2
  Net : u1/key_rst_0, loads : 2
  Net : u1/cnt_7, loads : 2
  Net : u1/cnt_12, loads : 2
  Net : u1/cnt_0, loads : 2
  Net : u1/cnt_17, loads : 2
  Net : u1/cnt_15, loads : 2
  Net : u1/cnt_16, loads : 2
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_c]                   |    1.000 MHz|  160.539 MHz|     4  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 54.773  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.516  secs
--------------------------------------------------------------
