

================================================================
== Synthesis Summary Report of 'conv_acc2t'
================================================================
+ General Information: 
    * Date:           Tue Mar  2 21:55:46 2021
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        conv_acc
    * Solution:       solution2 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvc1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+-----------+-------------+----------------+---------------+-----+
    |                       Modules                       |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |           |             |                |               |     |
    |                       & Loops                       |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM    |     DSP     |       FF       |      LUT      | URAM|
    +-----------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+-----------+-------------+----------------+---------------+-----+
    |+ conv_acc2t                                         |  Timing|   0.00|     8141|  8.141e+04|         -|     8142|     -|        no|  158 (25%)|  8049 (465%)|  1310161 (284%)|  936467 (406%)|    -|
    | o OUTPUT_CHANNEL_TILING                             |       -|  -7.30|     8140|  8.140e+04|      4070|        -|     2|        no|          -|            -|               -|              -|    -|
    |  o INPUT_CHANNEL_TILING                             |       -|  -7.30|     3276|  3.276e+04|      1638|        -|     2|        no|          -|            -|               -|              -|    -|
    |   o INDATA_LOAD_VITIS_LOOP_52_1_VITIS_LOOP_54_2     |       -|  -7.30|     1025|  1.025e+04|         3|        1|  1024|       yes|          -|            -|               -|              -|    -|
    |   o WDATA_LOAD_VITIS_LOOP_65_4_VITIS_LOOP_67_5      |       -|  -7.30|      257|  2.570e+03|         3|        1|   256|       yes|          -|            -|               -|              -|    -|
    |   o Output_row                                      |      II|  -7.30|      331|  3.310e+03|       293|        3|    14|       yes|          -|            -|               -|              -|    -|
    |  o OUTDATA_WRITE_VITIS_LOOP_108_6_VITIS_LOOP_110_7  |       -|  -7.30|      785|  7.850e+03|         3|        1|   784|       yes|          -|            -|               -|              -|    -|
    +-----------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+-----------+-------------+----------------+---------------+-----+

