
\sectionTitle{Skills}{\faTasks}

\begin{skills}
    \skillsentry{Programming Languages}{\textbf{C++} (10,000 lines).    \
        \textbf{C} (10,000 lines).      \
        \textbf{Python} (9,000 lines).  \
        \textbf{Bash}.                  \
        \textbf{C\#}.                   \
        \textbf{Java}
    }

    \skillsentry{Software Development}{\textbf{Revision Control} (Git, P4).\
        \textbf{Agile Development} (JIRA).\
        %\textbf{Documentation} (Doxygen, Confluence).\newline\
        \textbf{CI/CD} (Jenkins, Travis, Docker).\newline
        \textbf{Backend and REST} (Django, Flask).\newline
        \textbf{Communication systems design} (TCP/UDP, UART, BL, ANT)
    }
    \skillsentry{Cloud and Software Operations}{\textbf{Infrastructure as Code} (Ansible).\
        \textbf{Cloud} (Azure).
    }
    \skillsentry{Validation / Testing}{\textbf{Performance Profiling} (Perf, Likwid, Dinamite).\
        \textbf{Debugging} (GDB, Valgrind).\newline\
        \textbf{Testing} (JUint, unittest). \textbf{Test framework development}.\
    }
    \skillsentry{Embedded}{\textbf{Assembly} (ARM, x86, RISC-V).\
        \textbf{Embedded debugging} (JTAG, UART, Logic Analyzers).\newline\
        \textbf{Real time operating systems} (FreeRTOS, MicroC).\newline\
        \textbf{Switching ASIC programming} (Broadcom StrataXGS).
    }
% TODO MIcroservices PSQL ETC...
\end{skills}
    \iffalse

    \skillsentry{Hardware}
    {\textbf{Verilog, VHDL} (Quartus).\
        \textbf{Digital design and debugging} (ModelSim).\newline\
        \textbf{Hardware Timing analysis and domain synchronization}
    }
    \skillsentry{Personal}{\textbf{Leadership}. \textbf{Proactive}. \textbf{Analytical thinking}.\
                           \textbf{Strong communication skills}}
    \fi
