

================================================================
== Vitis HLS Report for 'Self_attention'
================================================================
* Date:           Sun Sep  3 07:04:25 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    51913|    51913|  0.519 ms|  0.519 ms|  51913|  51913|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                            |                                                 |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                          Instance                          |                      Module                     |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_Self_attention_Pipeline_l_mh_separate_i20_l_j20_fu_164  |Self_attention_Pipeline_l_mh_separate_i20_l_j20  |      771|      771|   7.710 us|   7.710 us|   771|   771|       no|
        |grp_Self_attention_Pipeline_VITIS_LOOP_264_1_fu_178         |Self_attention_Pipeline_VITIS_LOOP_264_1         |       14|       14|   0.140 us|   0.140 us|    14|    14|       no|
        |grp_Attention_layer_fu_183                                  |Attention_layer                                  |      487|      487|   4.870 us|   4.870 us|   487|   487|       no|
        |grp_Self_attention_Pipeline_l_exp_sum_i12_fu_201            |Self_attention_Pipeline_l_exp_sum_i12            |       85|       85|   0.850 us|   0.850 us|    85|    85|       no|
        |grp_Self_attention_Pipeline_l_update_i13_fu_218             |Self_attention_Pipeline_l_update_i13             |       31|       31|   0.310 us|   0.310 us|    31|    31|       no|
        |grp_Context_layer_fu_247                                    |Context_layer                                    |     2169|     2169|  21.690 us|  21.690 us|  2169|  2169|       no|
        |grp_Self_attention_Pipeline_l_mh_merge_i21_l_j21_fu_265     |Self_attention_Pipeline_l_mh_merge_i21_l_j21     |      771|      771|   7.710 us|   7.710 us|   771|   771|       no|
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_h_0_h  |    51912|    51912|      4326|          -|          -|    12|        no|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 14 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.32ns)   --->   "%inp_sumRow = alloca i64 1" [kernel.cpp:263]   --->   Operation 15 'alloca' 'inp_sumRow' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 16 [1/1] (3.25ns)   --->   "%Q_h = alloca i64 1" [kernel.cpp:415]   --->   Operation 16 'alloca' 'Q_h' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 17 [1/1] (3.25ns)   --->   "%K_h = alloca i64 1" [kernel.cpp:416]   --->   Operation 17 'alloca' 'K_h' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 18 [1/1] (3.25ns)   --->   "%V_h = alloca i64 1" [kernel.cpp:417]   --->   Operation 18 'alloca' 'V_h' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 19 [1/1] (2.32ns)   --->   "%v254_0 = alloca i64 1" [kernel.cpp:428]   --->   Operation 19 'alloca' 'v254_0' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 20 [1/1] (2.32ns)   --->   "%v254_1 = alloca i64 1" [kernel.cpp:428]   --->   Operation 20 'alloca' 'v254_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 21 [1/1] (2.32ns)   --->   "%v254_2 = alloca i64 1" [kernel.cpp:428]   --->   Operation 21 'alloca' 'v254_2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 22 [1/1] (2.32ns)   --->   "%v254_3 = alloca i64 1" [kernel.cpp:428]   --->   Operation 22 'alloca' 'v254_3' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 23 [1/1] (2.32ns)   --->   "%v254_4 = alloca i64 1" [kernel.cpp:428]   --->   Operation 23 'alloca' 'v254_4' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 24 [1/1] (2.32ns)   --->   "%v254_5 = alloca i64 1" [kernel.cpp:428]   --->   Operation 24 'alloca' 'v254_5' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 25 [1/1] (2.32ns)   --->   "%v254_6 = alloca i64 1" [kernel.cpp:428]   --->   Operation 25 'alloca' 'v254_6' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 26 [1/1] (2.32ns)   --->   "%v254_7 = alloca i64 1" [kernel.cpp:428]   --->   Operation 26 'alloca' 'v254_7' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 27 [1/1] (2.32ns)   --->   "%v254_8 = alloca i64 1" [kernel.cpp:428]   --->   Operation 27 'alloca' 'v254_8' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 28 [1/1] (2.32ns)   --->   "%v254_9 = alloca i64 1" [kernel.cpp:428]   --->   Operation 28 'alloca' 'v254_9' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 29 [1/1] (2.32ns)   --->   "%v254_10 = alloca i64 1" [kernel.cpp:428]   --->   Operation 29 'alloca' 'v254_10' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 30 [1/1] (2.32ns)   --->   "%v254_11 = alloca i64 1" [kernel.cpp:428]   --->   Operation 30 'alloca' 'v254_11' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 31 [1/1] (2.32ns)   --->   "%v255_0 = alloca i64 1" [kernel.cpp:430]   --->   Operation 31 'alloca' 'v255_0' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 32 [1/1] (2.32ns)   --->   "%v255_1 = alloca i64 1" [kernel.cpp:430]   --->   Operation 32 'alloca' 'v255_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 33 [1/1] (2.32ns)   --->   "%v255_2 = alloca i64 1" [kernel.cpp:430]   --->   Operation 33 'alloca' 'v255_2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 34 [1/1] (2.32ns)   --->   "%v255_3 = alloca i64 1" [kernel.cpp:430]   --->   Operation 34 'alloca' 'v255_3' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 35 [1/1] (2.32ns)   --->   "%v255_4 = alloca i64 1" [kernel.cpp:430]   --->   Operation 35 'alloca' 'v255_4' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 36 [1/1] (2.32ns)   --->   "%v255_5 = alloca i64 1" [kernel.cpp:430]   --->   Operation 36 'alloca' 'v255_5' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 37 [1/1] (2.32ns)   --->   "%v255_6 = alloca i64 1" [kernel.cpp:430]   --->   Operation 37 'alloca' 'v255_6' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 38 [1/1] (2.32ns)   --->   "%v255_7 = alloca i64 1" [kernel.cpp:430]   --->   Operation 38 'alloca' 'v255_7' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 39 [1/1] (2.32ns)   --->   "%v255_8 = alloca i64 1" [kernel.cpp:430]   --->   Operation 39 'alloca' 'v255_8' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 40 [1/1] (2.32ns)   --->   "%v255_9 = alloca i64 1" [kernel.cpp:430]   --->   Operation 40 'alloca' 'v255_9' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 41 [1/1] (2.32ns)   --->   "%v255_10 = alloca i64 1" [kernel.cpp:430]   --->   Operation 41 'alloca' 'v255_10' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 42 [1/1] (2.32ns)   --->   "%v255_11 = alloca i64 1" [kernel.cpp:430]   --->   Operation 42 'alloca' 'v255_11' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 43 [1/1] (3.25ns)   --->   "%v256 = alloca i64 1"   --->   Operation 43 'alloca' 'v256' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln414 = store i4 0, i4 %h" [kernel.cpp:414]   --->   Operation 44 'store' 'store_ln414' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln414 = br void %l_mh_separate_i20" [kernel.cpp:414]   --->   Operation 45 'br' 'br_ln414' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.32>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%h_1 = load i4 %h" [kernel.cpp:414]   --->   Operation 46 'load' 'h_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.30ns)   --->   "%icmp_ln414 = icmp_eq  i4 %h_1, i4 12" [kernel.cpp:414]   --->   Operation 47 'icmp' 'icmp_ln414' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 48 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.73ns)   --->   "%add_ln414 = add i4 %h_1, i4 1" [kernel.cpp:414]   --->   Operation 49 'add' 'add_ln414' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln414 = br i1 %icmp_ln414, void %l_mh_separate_i20.split, void %for.end71" [kernel.cpp:414]   --->   Operation 50 'br' 'br_ln414' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %h_1, i6 0" [kernel.cpp:414]   --->   Operation 51 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (1.73ns)   --->   "%call_ln414 = call void @Self_attention_Pipeline_l_mh_separate_i20_l_j20, i32 %Q_h, i32 %K_h, i32 %V_h, i10 %tmp, i32 %v241, i32 %v242, i32 %v243" [kernel.cpp:414]   --->   Operation 52 'call' 'call_ln414' <Predicate = (!icmp_ln414)> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 53 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_264_1, i32 %inp_sumRow"   --->   Operation 53 'call' 'call_ln0' <Predicate = (!icmp_ln414)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln414 = store i4 %add_ln414, i4 %h" [kernel.cpp:414]   --->   Operation 54 'store' 'store_ln414' <Predicate = (!icmp_ln414)> <Delay = 1.58>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln441 = ret" [kernel.cpp:441]   --->   Operation 55 'ret' 'ret_ln441' <Predicate = (icmp_ln414)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln414 = call void @Self_attention_Pipeline_l_mh_separate_i20_l_j20, i32 %Q_h, i32 %K_h, i32 %V_h, i10 %tmp, i32 %v241, i32 %v242, i32 %v243" [kernel.cpp:414]   --->   Operation 56 'call' 'call_ln414' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_264_1, i32 %inp_sumRow"   --->   Operation 57 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 58 [2/2] (0.00ns)   --->   "%call_ln429 = call void @Attention_layer, i32 %Q_h, i32 %K_h, i32 %v254_0, i32 %v254_1, i32 %v254_2, i32 %v254_3, i32 %v254_4, i32 %v254_5, i32 %v254_6, i32 %v254_7, i32 %v254_8, i32 %v254_9, i32 %v254_10, i32 %v254_11" [kernel.cpp:429]   --->   Operation 58 'call' 'call_ln429' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 59 [1/2] (0.00ns)   --->   "%call_ln429 = call void @Attention_layer, i32 %Q_h, i32 %K_h, i32 %v254_0, i32 %v254_1, i32 %v254_2, i32 %v254_3, i32 %v254_4, i32 %v254_5, i32 %v254_6, i32 %v254_7, i32 %v254_8, i32 %v254_9, i32 %v254_10, i32 %v254_11" [kernel.cpp:429]   --->   Operation 59 'call' 'call_ln429' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 60 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_exp_sum_i12, i32 %inp_sumRow, i32 %v254_0, i32 %v254_1, i32 %v254_2, i32 %v254_3, i32 %v254_4, i32 %v254_5, i32 %v254_6, i32 %v254_7, i32 %v254_8, i32 %v254_9, i32 %v254_10, i32 %v254_11"   --->   Operation 60 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_exp_sum_i12, i32 %inp_sumRow, i32 %v254_0, i32 %v254_1, i32 %v254_2, i32 %v254_3, i32 %v254_4, i32 %v254_5, i32 %v254_6, i32 %v254_7, i32 %v254_8, i32 %v254_9, i32 %v254_10, i32 %v254_11"   --->   Operation 61 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 62 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_update_i13, i32 %inp_sumRow, i32 %v254_0, i32 %v255_0, i32 %v254_1, i32 %v255_1, i32 %v254_2, i32 %v255_2, i32 %v254_3, i32 %v255_3, i32 %v254_4, i32 %v255_4, i32 %v254_5, i32 %v255_5, i32 %v254_6, i32 %v255_6, i32 %v254_7, i32 %v255_7, i32 %v254_8, i32 %v255_8, i32 %v254_9, i32 %v255_9, i32 %v254_10, i32 %v255_10, i32 %v254_11, i32 %v255_11"   --->   Operation 62 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 63 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_update_i13, i32 %inp_sumRow, i32 %v254_0, i32 %v255_0, i32 %v254_1, i32 %v255_1, i32 %v254_2, i32 %v255_2, i32 %v254_3, i32 %v255_3, i32 %v254_4, i32 %v255_4, i32 %v254_5, i32 %v255_5, i32 %v254_6, i32 %v255_6, i32 %v254_7, i32 %v255_7, i32 %v254_8, i32 %v255_8, i32 %v254_9, i32 %v255_9, i32 %v254_10, i32 %v255_10, i32 %v254_11, i32 %v255_11"   --->   Operation 63 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 64 [2/2] (0.00ns)   --->   "%call_ln433 = call void @Context_layer, i32 %v255_0, i32 %v255_1, i32 %v255_2, i32 %v255_3, i32 %v255_4, i32 %v255_5, i32 %v255_6, i32 %v255_7, i32 %v255_8, i32 %v255_9, i32 %v255_10, i32 %v255_11, i32 %V_h, i32 %v256" [kernel.cpp:433]   --->   Operation 64 'call' 'call_ln433' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 65 [1/2] (0.00ns)   --->   "%call_ln433 = call void @Context_layer, i32 %v255_0, i32 %v255_1, i32 %v255_2, i32 %v255_3, i32 %v255_4, i32 %v255_5, i32 %v255_6, i32 %v255_7, i32 %v255_8, i32 %v255_9, i32 %v255_10, i32 %v255_11, i32 %V_h, i32 %v256" [kernel.cpp:433]   --->   Operation 65 'call' 'call_ln433' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 66 [2/2] (0.00ns)   --->   "%call_ln414 = call void @Self_attention_Pipeline_l_mh_merge_i21_l_j21, i32 %v256, i10 %tmp, i32 %v244" [kernel.cpp:414]   --->   Operation 66 'call' 'call_ln414' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln415 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [kernel.cpp:415]   --->   Operation 67 'specloopname' 'specloopname_ln415' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 68 [1/2] (0.00ns)   --->   "%call_ln414 = call void @Self_attention_Pipeline_l_mh_merge_i21_l_j21, i32 %v256, i10 %tmp, i32 %v244" [kernel.cpp:414]   --->   Operation 68 'call' 'call_ln414' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln414 = br void %l_mh_separate_i20" [kernel.cpp:414]   --->   Operation 69 'br' 'br_ln414' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v241]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v242]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v243]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v244]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
h                  (alloca           ) [ 01111111111111]
inp_sumRow         (alloca           ) [ 00111111111111]
Q_h                (alloca           ) [ 00111111111111]
K_h                (alloca           ) [ 00111111111111]
V_h                (alloca           ) [ 00111111111111]
v254_0             (alloca           ) [ 00111111111111]
v254_1             (alloca           ) [ 00111111111111]
v254_2             (alloca           ) [ 00111111111111]
v254_3             (alloca           ) [ 00111111111111]
v254_4             (alloca           ) [ 00111111111111]
v254_5             (alloca           ) [ 00111111111111]
v254_6             (alloca           ) [ 00111111111111]
v254_7             (alloca           ) [ 00111111111111]
v254_8             (alloca           ) [ 00111111111111]
v254_9             (alloca           ) [ 00111111111111]
v254_10            (alloca           ) [ 00111111111111]
v254_11            (alloca           ) [ 00111111111111]
v255_0             (alloca           ) [ 00111111111111]
v255_1             (alloca           ) [ 00111111111111]
v255_2             (alloca           ) [ 00111111111111]
v255_3             (alloca           ) [ 00111111111111]
v255_4             (alloca           ) [ 00111111111111]
v255_5             (alloca           ) [ 00111111111111]
v255_6             (alloca           ) [ 00111111111111]
v255_7             (alloca           ) [ 00111111111111]
v255_8             (alloca           ) [ 00111111111111]
v255_9             (alloca           ) [ 00111111111111]
v255_10            (alloca           ) [ 00111111111111]
v255_11            (alloca           ) [ 00111111111111]
v256               (alloca           ) [ 00111111111111]
store_ln414        (store            ) [ 00000000000000]
br_ln414           (br               ) [ 00000000000000]
h_1                (load             ) [ 00000000000000]
icmp_ln414         (icmp             ) [ 00111111111111]
empty              (speclooptripcount) [ 00000000000000]
add_ln414          (add              ) [ 00000000000000]
br_ln414           (br               ) [ 00000000000000]
tmp                (bitconcatenate   ) [ 00011111111111]
store_ln414        (store            ) [ 00000000000000]
ret_ln441          (ret              ) [ 00000000000000]
call_ln414         (call             ) [ 00000000000000]
call_ln0           (call             ) [ 00000000000000]
call_ln429         (call             ) [ 00000000000000]
call_ln0           (call             ) [ 00000000000000]
call_ln0           (call             ) [ 00000000000000]
call_ln433         (call             ) [ 00000000000000]
specloopname_ln415 (specloopname     ) [ 00000000000000]
call_ln414         (call             ) [ 00000000000000]
br_ln414           (br               ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v241">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v241"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v242">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v242"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v243">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v243"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v244">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v244"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_l_mh_separate_i20_l_j20"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_VITIS_LOOP_264_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Attention_layer"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_l_exp_sum_i12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_l_update_i13"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Context_layer"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_l_mh_merge_i21_l_j21"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="h_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="inp_sumRow_alloca_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_sumRow/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="Q_h_alloca_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Q_h/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="K_h_alloca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="K_h/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="V_h_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="V_h/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="v254_0_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v254_0/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="v254_1_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v254_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="v254_2_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v254_2/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="v254_3_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v254_3/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="v254_4_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v254_4/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="v254_5_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v254_5/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="v254_6_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v254_6/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="v254_7_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v254_7/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="v254_8_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v254_8/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="v254_9_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v254_9/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="v254_10_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v254_10/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="v254_11_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v254_11/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="v255_0_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v255_0/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="v255_1_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v255_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="v255_2_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v255_2/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="v255_3_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v255_3/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="v255_4_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v255_4/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="v255_5_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v255_5/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="v255_6_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v255_6/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="v255_7_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v255_7/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="v255_8_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v255_8/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="v255_9_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v255_9/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="v255_10_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v255_10/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="v255_11_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v255_11/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="v256_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v256/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_Self_attention_Pipeline_l_mh_separate_i20_l_j20_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="168" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="169" dir="0" index="4" bw="10" slack="0"/>
<pin id="170" dir="0" index="5" bw="32" slack="0"/>
<pin id="171" dir="0" index="6" bw="32" slack="0"/>
<pin id="172" dir="0" index="7" bw="32" slack="0"/>
<pin id="173" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln414/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_Self_attention_Pipeline_VITIS_LOOP_264_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_Attention_layer_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="0" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="187" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="188" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="189" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="190" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="191" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="192" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="193" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="194" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="195" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="196" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="197" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="198" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="199" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln429/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_Self_attention_Pipeline_l_exp_sum_i12_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="0" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="205" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="206" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="207" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="208" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="209" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="210" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="211" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="212" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="213" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="214" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="215" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="216" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_Self_attention_Pipeline_l_update_i13_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="0" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="222" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="223" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="224" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="225" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="226" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="227" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="228" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="229" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="230" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="231" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="232" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="233" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="234" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="235" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="236" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="237" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="238" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="239" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="240" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="241" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="242" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="243" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="244" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="245" dir="1" index="26" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/8 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_Context_layer_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="0" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="251" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="252" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="253" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="254" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="255" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="256" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="257" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="258" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="259" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="260" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="261" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="262" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="263" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln433/10 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_Self_attention_Pipeline_l_mh_merge_i21_l_j21_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="0" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="10" slack="10"/>
<pin id="269" dir="0" index="3" bw="32" slack="0"/>
<pin id="270" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln414/12 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln414_store_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="4" slack="0"/>
<pin id="276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln414/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="h_1_load_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="1"/>
<pin id="280" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_1/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="icmp_ln414_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="0"/>
<pin id="283" dir="0" index="1" bw="3" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="add_ln414_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln414/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="10" slack="0"/>
<pin id="295" dir="0" index="1" bw="4" slack="0"/>
<pin id="296" dir="0" index="2" bw="1" slack="0"/>
<pin id="297" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln414_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="0"/>
<pin id="304" dir="0" index="1" bw="4" slack="1"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln414/2 "/>
</bind>
</comp>

<comp id="307" class="1005" name="h_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="0"/>
<pin id="309" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="317" class="1005" name="tmp_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="10" slack="1"/>
<pin id="319" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="10" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="174"><net_src comp="26" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="164" pin=5"/></net>

<net id="176"><net_src comp="2" pin="0"/><net_sink comp="164" pin=6"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="164" pin=7"/></net>

<net id="182"><net_src comp="28" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="200"><net_src comp="30" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="217"><net_src comp="32" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="246"><net_src comp="34" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="264"><net_src comp="36" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="271"><net_src comp="38" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="6" pin="0"/><net_sink comp="265" pin=3"/></net>

<net id="277"><net_src comp="12" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="285"><net_src comp="278" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="14" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="278" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="20" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="298"><net_src comp="22" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="278" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="24" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="301"><net_src comp="293" pin="3"/><net_sink comp="164" pin=4"/></net>

<net id="306"><net_src comp="287" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="44" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="312"><net_src comp="307" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="313"><net_src comp="307" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="320"><net_src comp="293" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="164" pin=4"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="265" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v244 | {12 13 }
 - Input state : 
	Port: Self_attention : v241 | {2 3 }
	Port: Self_attention : v242 | {2 3 }
	Port: Self_attention : v243 | {2 3 }
  - Chain level:
	State 1
		store_ln414 : 1
	State 2
		icmp_ln414 : 1
		add_ln414 : 1
		br_ln414 : 2
		tmp : 1
		call_ln414 : 2
		store_ln414 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                       Functional Unit                      |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          | grp_Self_attention_Pipeline_l_mh_separate_i20_l_j20_fu_164 |    0    |    0    |  4.764  |    98   |   153   |    0    |
|          |     grp_Self_attention_Pipeline_VITIS_LOOP_264_1_fu_178    |    0    |    0    |    0    |    4    |    22   |    0    |
|          |                 grp_Attention_layer_fu_183                 |    22   |   232   | 1058.36 |  62460  |  91673  |    0    |
|   call   |      grp_Self_attention_Pipeline_l_exp_sum_i12_fu_201      |    0    |   108   |  19.056 |   7505  |  15826  |    0    |
|          |       grp_Self_attention_Pipeline_l_update_i13_fu_218      |    0    |    0    |  20.644 |   921   |   139   |    0    |
|          |                  grp_Context_layer_fu_247                  |    4    |    96   | 324.446 |  26562  |  24761  |    0    |
|          |   grp_Self_attention_Pipeline_l_mh_merge_i21_l_j21_fu_265  |    0    |    0    |  1.588  |    67   |   135   |    0    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|    add   |                      add_ln414_fu_287                      |    0    |    0    |    0    |    0    |    13   |    0    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   icmp   |                      icmp_ln414_fu_281                     |    0    |    0    |    0    |    0    |    9    |    0    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|bitconcatenate|                         tmp_fu_293                         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                            |    26   |   436   | 1428.85 |  97617  |  132731 |    0    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
|    K_h   |   30   |    0   |    0   |    0   |
|    Q_h   |   30   |    0   |    0   |    0   |
|    V_h   |   22   |    0   |    0   |    0   |
|inp_sumRow|    0   |   64   |    6   |    0   |
|  v254_0  |    0   |   64   |    6   |    0   |
|  v254_1  |    0   |   64   |    6   |    0   |
|  v254_10 |    0   |   64   |    6   |    0   |
|  v254_11 |    0   |   64   |    6   |    0   |
|  v254_2  |    0   |   64   |    6   |    0   |
|  v254_3  |    0   |   64   |    6   |    0   |
|  v254_4  |    0   |   64   |    6   |    0   |
|  v254_5  |    0   |   64   |    6   |    0   |
|  v254_6  |    0   |   64   |    6   |    0   |
|  v254_7  |    0   |   64   |    6   |    0   |
|  v254_8  |    0   |   64   |    6   |    0   |
|  v254_9  |    0   |   64   |    6   |    0   |
|  v255_0  |    0   |   32   |    6   |    0   |
|  v255_1  |    0   |   32   |    6   |    0   |
|  v255_10 |    0   |   32   |    6   |    0   |
|  v255_11 |    0   |   32   |    6   |    0   |
|  v255_2  |    0   |   32   |    6   |    0   |
|  v255_3  |    0   |   32   |    6   |    0   |
|  v255_4  |    0   |   32   |    6   |    0   |
|  v255_5  |    0   |   32   |    6   |    0   |
|  v255_6  |    0   |   32   |    6   |    0   |
|  v255_7  |    0   |   32   |    6   |    0   |
|  v255_8  |    0   |   32   |    6   |    0   |
|  v255_9  |    0   |   32   |    6   |    0   |
|   v256   |    2   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |   84   |  1216  |   150  |    0   |
+----------+--------+--------+--------+--------+

* Register list:
+-----------+--------+
|           |   FF   |
+-----------+--------+
| h_reg_307 |    4   |
|tmp_reg_317|   10   |
+-----------+--------+
|   Total   |   14   |
+-----------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------------|------|------|------|--------||---------||---------|
|                            Comp                            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_Self_attention_Pipeline_l_mh_separate_i20_l_j20_fu_164 |  p4  |   2  |  10  |   20   ||    9    |
|------------------------------------------------------------|------|------|------|--------||---------||---------|
|                            Total                           |      |      |      |   20   ||  1.588  ||    9    |
|------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   26   |   436  |  1428  |  97617 | 132731 |    0   |
|   Memory  |   84   |    -   |    -   |  1216  |   150  |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |    9   |    -   |
|  Register |    -   |    -   |    -   |   14   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   110  |   436  |  1430  |  98847 | 132890 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
