#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-612-ga9388a89)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000913490 .scope module, "And" "And" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 1 "zero";
    .port_info 2 /OUTPUT 1 "saiAnd";
o0000000000927f68 .functor BUFZ 1, C4<z>; HiZ drive
o0000000000927fc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000000912d80 .functor AND 1, o0000000000927f68, o0000000000927fc8, C4<1>, C4<1>;
v000000000091e760_0 .net "branch", 0 0, o0000000000927f68;  0 drivers
v000000000091e8a0_0 .net "saiAnd", 0 0, L_0000000000912d80;  1 drivers
v000000000091e3a0_0 .net "zero", 0 0, o0000000000927fc8;  0 drivers
S_0000000000927b40 .scope module, "mips" "mips" 3 22;
 .timescale 0 0;
P_0000000000917730 .param/l "w" 0 3 24, +C4<00000000000000000000000000011111>;
L_0000000000980e90 .functor AND 1, v000000000091db80_0, L_00000000028a85f0, C4<1>, C4<1>;
v000000000097e120_0 .net "ALUop", 1 0, L_0000000000912bc0;  1 drivers
v000000000097e760_0 .net "branch", 0 0, v000000000091db80_0;  1 drivers
v000000000097e8a0_0 .var "clk", 0 0;
v000000000097f840_0 .net "controle", 3 0, L_0000000000912ca0;  1 drivers
v000000000097f160_0 .net "dadosEscrita", 31 0, L_00000000008ef610;  1 drivers
v000000000097f8e0_0 .net "dadosLeitura1", 31 0, L_0000000000912e60;  1 drivers
v000000000097e800_0 .net "dadosLeitura2", 31 0, L_0000000000912ed0;  1 drivers
v000000000097f2a0_0 .net "deslocamento", 31 0, L_00000000009809c0;  1 drivers
v000000000097ea80_0 .net "endALU", 31 0, L_0000000000912140;  1 drivers
v000000000097e1c0_0 .net "endEntrada", 31 0, L_0000000000980790;  1 drivers
v000000000097fb60_0 .net "endSaida", 31 0, v000000000097f0c0_0;  1 drivers
v000000000097fca0_0 .net "escreveMem", 0 0, L_0000000000912220;  1 drivers
v000000000097e940_0 .net "escreveReg", 0 0, L_0000000000912990;  1 drivers
v000000000097f340_0 .net "extSinal", 31 0, L_0000000000912fb0;  1 drivers
v000000000097fac0_0 .net "instrucao", 31 0, L_00000000009121b0;  1 drivers
v000000000097fa20_0 .net "leMem", 0 0, L_00000000009126f0;  1 drivers
v000000000097e9e0_0 .net "leituraDados", 31 0, L_00000000008ef450;  1 drivers
v000000000097e3a0_0 .net "mALU", 31 0, L_00000000009120d0;  1 drivers
v000000000097e620_0 .net "memparaReg", 0 0, L_0000000000912f40;  1 drivers
v000000000097fc00_0 .net "origALU", 0 0, L_0000000000912df0;  1 drivers
v000000000097e260_0 .net "proxEndereco", 31 0, L_000000000097eee0;  1 drivers
v000000000097f3e0_0 .net "regDst", 0 0, L_0000000000912680;  1 drivers
v000000000097e4e0_0 .net "regEscrita", 4 0, L_0000000000912a00;  1 drivers
v000000000097ed00_0 .net "resultadoSoma", 31 0, L_0000000000980560;  1 drivers
v000000000097fde0_0 .net "saidaAND", 0 0, L_0000000000980e90;  1 drivers
v000000000097e300_0 .net "zero", 0 0, L_00000000028a85f0;  1 drivers
L_000000000097eda0 .part L_00000000009121b0, 26, 6;
L_000000000097ee40 .part L_00000000009121b0, 16, 5;
L_000000000097f480 .part L_00000000009121b0, 11, 5;
L_00000000028a9d10 .part L_00000000009121b0, 0, 6;
L_00000000028a9c70 .part L_00000000009121b0, 21, 5;
L_00000000028a8870 .part L_00000000009121b0, 16, 5;
L_00000000028a8230 .part L_00000000009121b0, 0, 16;
S_00000000008e5130 .scope module, "ALU" "ALU" 3 126, 4 1 0, S_0000000000927b40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dadosLe1";
    .port_info 1 /INPUT 32 "muxOut";
    .port_info 2 /INPUT 4 "controlOut";
    .port_info 3 /OUTPUT 32 "aluOut";
    .port_info 4 /OUTPUT 1 "zr";
L_0000000000912140 .functor BUFZ 32, v000000000091d220_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000002850118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000091ed00_0 .net/2u *"_s2", 31 0, L_0000000002850118;  1 drivers
v000000000091d900_0 .net "aluOut", 31 0, L_0000000000912140;  alias, 1 drivers
v000000000091d4a0_0 .net "controlOut", 3 0, L_0000000000912ca0;  alias, 1 drivers
v000000000091d540_0 .net "dadosLe1", 31 0, L_0000000000912e60;  alias, 1 drivers
v000000000091d220_0 .var "eA", 31 0;
v000000000091e440_0 .net "muxOut", 31 0, L_00000000009120d0;  alias, 1 drivers
v000000000091da40_0 .net "zr", 0 0, L_00000000028a85f0;  alias, 1 drivers
E_0000000000916970 .event edge, v000000000091d4a0_0;
L_00000000028a85f0 .cmp/eq 32, v000000000091d220_0, L_0000000002850118;
S_00000000008e52c0 .scope module, "adiciona" "adiciona" 3 155, 5 1 0, S_0000000000927b40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "proxEnd";
    .port_info 1 /INPUT 32 "desl";
    .port_info 2 /OUTPUT 32 "result";
L_0000000000980560 .functor BUFZ 32, v000000000091d5e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000091ee40_0 .net "desl", 31 0, L_00000000009809c0;  alias, 1 drivers
v000000000091e1c0_0 .net "proxEnd", 31 0, L_000000000097eee0;  alias, 1 drivers
v000000000091d5e0_0 .var "res", 31 0;
v000000000091ea80_0 .net "result", 31 0, L_0000000000980560;  alias, 1 drivers
E_00000000009177b0 .event edge, v000000000091ee40_0, v000000000091e1c0_0;
S_00000000008d6d70 .scope module, "control" "controle" 3 79, 6 1 0, S_0000000000927b40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "inst";
    .port_info 1 /OUTPUT 1 "regD";
    .port_info 2 /OUTPUT 1 "oriALU";
    .port_info 3 /OUTPUT 1 "memReg";
    .port_info 4 /OUTPUT 1 "escReg";
    .port_info 5 /OUTPUT 1 "lMem";
    .port_info 6 /OUTPUT 1 "escMem";
    .port_info 7 /OUTPUT 1 "br";
    .port_info 8 /OUTPUT 2 "ALUo";
L_0000000000912680 .functor BUFZ 1, v000000000097c960_0, C4<0>, C4<0>, C4<0>;
L_0000000000912df0 .functor BUFZ 1, v000000000097b9c0_0, C4<0>, C4<0>, C4<0>;
L_0000000000912f40 .functor BUFZ 1, v000000000097cdc0_0, C4<0>, C4<0>, C4<0>;
L_0000000000912990 .functor BUFZ 1, v000000000091d400_0, C4<0>, C4<0>, C4<0>;
L_00000000009126f0 .functor BUFZ 1, v000000000091de00_0, C4<0>, C4<0>, C4<0>;
L_0000000000912220 .functor BUFZ 1, v000000000091d360_0, C4<0>, C4<0>, C4<0>;
L_0000000000912bc0 .functor BUFZ 2, v000000000091d0e0_0, C4<00>, C4<00>, C4<00>;
v000000000091eee0_0 .net "ALUo", 1 0, L_0000000000912bc0;  alias, 1 drivers
v000000000091d0e0_0 .var "aO", 1 0;
v000000000091db80_0 .var "b", 0 0;
v000000000091d2c0_0 .net "br", 0 0, v000000000091db80_0;  alias, 1 drivers
v000000000091d360_0 .var "eM", 0 0;
v000000000091d400_0 .var "eR", 0 0;
v000000000091d7c0_0 .net "escMem", 0 0, L_0000000000912220;  alias, 1 drivers
v000000000091dc20_0 .net "escReg", 0 0, L_0000000000912990;  alias, 1 drivers
v000000000091dcc0_0 .net "inst", 5 0, L_000000000097eda0;  1 drivers
v000000000091de00_0 .var "lM", 0 0;
v00000000008f3820_0 .net "lMem", 0 0, L_00000000009126f0;  alias, 1 drivers
v000000000097cdc0_0 .var "mR", 0 0;
v000000000097bb00_0 .net "memReg", 0 0, L_0000000000912f40;  alias, 1 drivers
v000000000097b9c0_0 .var "oA", 0 0;
v000000000097cf00_0 .var "opcode", 5 0;
v000000000097cb40_0 .net "oriALU", 0 0, L_0000000000912df0;  alias, 1 drivers
v000000000097c960_0 .var "rD", 0 0;
v000000000097b7e0_0 .net "regD", 0 0, L_0000000000912680;  alias, 1 drivers
E_0000000000916ff0 .event edge, v000000000091dcc0_0;
S_00000000008d6f00 .scope module, "controleALU" "aluControl" 3 98, 7 1 0, S_0000000000927b40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "inst";
    .port_info 1 /INPUT 2 "ALUO";
    .port_info 2 /OUTPUT 4 "controlOut";
L_0000000000912ca0 .functor BUFZ 4, v000000000097c5a0_0, C4<0000>, C4<0000>, C4<0000>;
v000000000097b4c0_0 .net "ALUO", 1 0, L_0000000000912bc0;  alias, 1 drivers
v000000000097c5a0_0 .var "c", 3 0;
v000000000097b240_0 .net "controlOut", 3 0, L_0000000000912ca0;  alias, 1 drivers
v000000000097ca00_0 .net "inst", 5 0, L_00000000028a9d10;  1 drivers
E_0000000000917070 .event edge, v000000000097ca00_0, v000000000091eee0_0;
S_00000000008d4cf0 .scope module, "deslocaEsquerda" "deslocamentEsq" 3 150, 8 1 0, S_0000000000927b40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "sinalExt";
    .port_info 1 /OUTPUT 32 "desl";
L_00000000009809c0 .functor BUFZ 32, v000000000097c640_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000097c640_0 .var "d", 31 0;
v000000000097bce0_0 .net "desl", 31 0, L_00000000009809c0;  alias, 1 drivers
v000000000097b380_0 .net "sinalExt", 31 0, L_0000000000912fb0;  alias, 1 drivers
E_0000000000917430 .event edge, v000000000097b380_0;
S_00000000008d4e80 .scope module, "extensaoSinal" "extensorSinal" 3 114, 9 1 0, S_0000000000927b40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "inst";
    .port_info 1 /OUTPUT 32 "sinalExt";
L_0000000000912fb0 .functor BUFZ 32, v000000000097b600_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000097b600_0 .var "e", 31 0;
v000000000097cd20_0 .net "inst", 15 0, L_00000000028a8230;  1 drivers
v000000000097bf60_0 .net "sinalExt", 31 0, L_0000000000912fb0;  alias, 1 drivers
E_0000000000916a70 .event edge, v000000000097cd20_0;
S_00000000008f6690 .scope module, "instructionMen" "instructionMem" 3 74, 10 1 0, S_0000000000927b40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "endereco";
    .port_info 1 /OUTPUT 32 "instrucaoOut";
L_00000000009121b0 .functor BUFZ 32, L_000000000097eb20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000097caa0_0 .net *"_s0", 31 0, L_000000000097eb20;  1 drivers
L_00000000028500d0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000000000097ce60_0 .net/2u *"_s2", 31 0, L_00000000028500d0;  1 drivers
v000000000097bba0_0 .net *"_s4", 31 0, L_000000000097ebc0;  1 drivers
v000000000097b880_0 .net "endereco", 31 0, v000000000097f0c0_0;  alias, 1 drivers
v000000000097b560 .array "instrucao", 25 0, 31 0;
v000000000097c1e0_0 .net "instrucaoOut", 31 0, L_00000000009121b0;  alias, 1 drivers
L_000000000097eb20 .array/port v000000000097b560, L_000000000097ebc0;
L_000000000097ebc0 .arith/div 32, v000000000097f0c0_0, L_00000000028500d0;
S_00000000008f6820 .scope module, "memoriaDados" "dataMem" 3 134, 11 1 0, S_0000000000927b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "lMem";
    .port_info 2 /INPUT 1 "escMem";
    .port_info 3 /INPUT 32 "aluOut";
    .port_info 4 /INPUT 32 "dadosLe2";
    .port_info 5 /OUTPUT 32 "leDados";
L_00000000008ef450 .functor BUFZ 32, v000000000097bc40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000097b100_0 .net "aluOut", 31 0, L_0000000000912140;  alias, 1 drivers
v000000000097c320_0 .net "clock", 0 0, v000000000097e8a0_0;  1 drivers
v000000000097c8c0 .array "dados", 31 0, 31 0;
v000000000097b6a0_0 .net "dadosLe2", 31 0, L_0000000000912ed0;  alias, 1 drivers
v000000000097b420_0 .net "escMem", 0 0, L_0000000000912220;  alias, 1 drivers
v000000000097bc40_0 .var "lD", 31 0;
v000000000097b1a0_0 .net "lMem", 0 0, L_00000000009126f0;  alias, 1 drivers
v000000000097c500_0 .net "leDados", 31 0, L_00000000008ef450;  alias, 1 drivers
E_0000000000916b30 .event posedge, v000000000097c320_0;
S_00000000008eedb0 .scope module, "muxALU" "muxALU" 3 119, 12 1 0, S_0000000000927b40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dadosLe2";
    .port_info 1 /INPUT 32 "sinalExt";
    .port_info 2 /INPUT 1 "ALUScr";
    .port_info 3 /OUTPUT 32 "muxOut";
L_00000000009120d0 .functor BUFZ 32, v000000000097be20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000097c000_0 .net "ALUScr", 0 0, L_0000000000912df0;  alias, 1 drivers
v000000000097bd80_0 .net "dadosLe2", 31 0, L_0000000000912ed0;  alias, 1 drivers
v000000000097b2e0_0 .net "muxOut", 31 0, L_00000000009120d0;  alias, 1 drivers
v000000000097b060_0 .net "sinalExt", 31 0, L_0000000000912fb0;  alias, 1 drivers
v000000000097be20_0 .var "x", 31 0;
E_0000000000916c30 .event edge, v000000000097b380_0, v000000000097b6a0_0, v000000000097cb40_0;
S_00000000008eef40 .scope module, "muxDados" "muxData" 3 143, 13 1 0, S_0000000000927b40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "leDados";
    .port_info 1 /INPUT 32 "aluOut";
    .port_info 2 /INPUT 1 "memtoReg";
    .port_info 3 /OUTPUT 32 "dadosEsc";
L_00000000008ef610 .functor BUFZ 32, v000000000097b920_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000097cbe0_0 .net "aluOut", 31 0, L_0000000000912140;  alias, 1 drivers
v000000000097b920_0 .var "dE", 31 0;
v000000000097b740_0 .net "dadosEsc", 31 0, L_00000000008ef610;  alias, 1 drivers
v000000000097ba60_0 .net "leDados", 31 0, L_00000000008ef450;  alias, 1 drivers
v000000000097bec0_0 .net "memtoReg", 0 0, L_0000000000912f40;  alias, 1 drivers
E_00000000009170b0 .event edge, v000000000091d900_0, v000000000097c500_0, v000000000097bb00_0;
S_00000000008ffc80 .scope module, "muxEndereco" "muxEndereco" 3 169, 14 1 0, S_0000000000927b40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "proxEnd";
    .port_info 1 /INPUT 32 "result";
    .port_info 2 /INPUT 1 "saiAND";
    .port_info 3 /OUTPUT 32 "endEnt";
L_0000000000980790 .functor BUFZ 32, v000000000097c140_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000097c0a0_0 .net "endEnt", 31 0, L_0000000000980790;  alias, 1 drivers
v000000000097c140_0 .var "endereco", 31 0;
v000000000097c280_0 .net "proxEnd", 31 0, L_000000000097eee0;  alias, 1 drivers
v000000000097c3c0_0 .net "result", 31 0, L_0000000000980560;  alias, 1 drivers
v000000000097c460_0 .net "saiAND", 0 0, L_0000000000980e90;  alias, 1 drivers
E_00000000009177f0 .event edge, v000000000091ea80_0, v000000000091e1c0_0, v000000000097c460_0;
S_00000000008ffe10 .scope module, "muxRegistrador" "muxReg" 3 91, 15 1 0, S_0000000000927b40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "inst1";
    .port_info 1 /INPUT 5 "inst2";
    .port_info 2 /INPUT 1 "regD";
    .port_info 3 /OUTPUT 5 "regEsc";
L_0000000000912a00 .functor BUFZ 5, v000000000097c6e0_0, C4<00000>, C4<00000>, C4<00000>;
v000000000097c6e0_0 .var "escrita", 4 0;
v000000000097c780_0 .net "inst1", 4 0, L_000000000097ee40;  1 drivers
v000000000097c820_0 .net "inst2", 4 0, L_000000000097f480;  1 drivers
v000000000097cc80_0 .net "regD", 0 0, L_0000000000912680;  alias, 1 drivers
v000000000097ff20_0 .net "regEsc", 4 0, L_0000000000912a00;  alias, 1 drivers
E_0000000000916cb0 .event edge, v000000000097c820_0, v000000000097c780_0, v000000000097b7e0_0;
S_000000000123d500 .scope module, "pc" "contadorPrograma" 3 63, 16 1 0, S_0000000000927b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 32 "endIn";
    .port_info 2 /OUTPUT 32 "endOut";
v000000000097f520_0 .net "clock", 0 0, v000000000097e8a0_0;  alias, 1 drivers
v000000000097e6c0_0 .net "endIn", 31 0, L_0000000000980790;  alias, 1 drivers
v000000000097fe80_0 .net "endOut", 31 0, v000000000097f0c0_0;  alias, 1 drivers
v000000000097f0c0_0 .var "endereco", 31 0;
S_000000000123d690 .scope module, "registradores" "registradores" 3 104, 17 1 0, S_0000000000927b40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "regLe1";
    .port_info 1 /INPUT 5 "regLe2";
    .port_info 2 /INPUT 5 "regEsc";
    .port_info 3 /INPUT 32 "dadosEsc";
    .port_info 4 /INPUT 1 "escReg";
    .port_info 5 /OUTPUT 32 "dadosLe1";
    .port_info 6 /OUTPUT 32 "dadosLe2";
L_0000000000912e60 .functor BUFZ 32, v000000000097f5c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000000912ed0 .functor BUFZ 32, v000000000097e080_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000097e580_0 .net "dadosEsc", 31 0, L_00000000008ef610;  alias, 1 drivers
v000000000097f660_0 .net "dadosLe1", 31 0, L_0000000000912e60;  alias, 1 drivers
v000000000097f200_0 .net "dadosLe2", 31 0, L_0000000000912ed0;  alias, 1 drivers
v000000000097f020_0 .net "escReg", 0 0, L_0000000000912990;  alias, 1 drivers
v000000000097f700_0 .net "regEsc", 4 0, L_0000000000912a00;  alias, 1 drivers
v000000000097f5c0_0 .var "regL1", 31 0;
v000000000097e080_0 .var "regL2", 31 0;
v000000000097e440_0 .net "regLe1", 4 0, L_00000000028a9c70;  1 drivers
v000000000097f7a0_0 .net "regLe2", 4 0, L_00000000028a8870;  1 drivers
v000000000097ec60 .array "registrador", 31 0, 31 0;
E_00000000009184b0 .event edge, v000000000097f7a0_0, v000000000097e440_0;
S_00000000008e90e0 .scope module, "soma" "soma" 3 69, 18 1 0, S_0000000000927b40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "endSai";
    .port_info 1 /OUTPUT 32 "proxEnd";
L_0000000002850088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000000000097f980_0 .net/2u *"_s0", 31 0, L_0000000002850088;  1 drivers
v000000000097ef80_0 .net "endSai", 31 0, v000000000097f0c0_0;  alias, 1 drivers
v000000000097fd40_0 .net "proxEnd", 31 0, L_000000000097eee0;  alias, 1 drivers
L_000000000097eee0 .arith/sum 32, v000000000097f0c0_0, L_0000000002850088;
    .scope S_000000000123d500;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000097f0c0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_000000000123d500;
T_1 ;
    %wait E_0000000000916b30;
    %load/vec4 v000000000097e6c0_0;
    %store/vec4 v000000000097f0c0_0, 0, 32;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000008f6690;
T_2 ;
    %vpi_call 10 5 "$readmemb", "instrucoes.bin", v000000000097b560 {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000000008d6d70;
T_3 ;
    %wait E_0000000000916ff0;
    %load/vec4 v000000000091dcc0_0;
    %store/vec4 v000000000097cf00_0, 0, 6;
    %load/vec4 v000000000097cf00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000097c960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000097b9c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000097cdc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000091d400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000091de00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000091d360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000091db80_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000000000091d0e0_0, 0;
    %jmp T_3.4;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000097c960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000097b9c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000097cdc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000091d400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000091de00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000091d360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000091db80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000091d0e0_0, 0;
    %jmp T_3.4;
T_3.2 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000097c960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000097b9c0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000097cdc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000091d400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000091de00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000091d360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000091db80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000091d0e0_0, 0;
    %jmp T_3.4;
T_3.3 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000097c960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000097b9c0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000097cdc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000091d400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000091de00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000091d360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000091db80_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000000000091d0e0_0, 0;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000000008ffe10;
T_4 ;
    %wait E_0000000000916cb0;
    %load/vec4 v000000000097cc80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000097c6e0_0, 0;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v000000000097c780_0;
    %assign/vec4 v000000000097c6e0_0, 0;
    %jmp T_4.3;
T_4.1 ;
    %load/vec4 v000000000097c820_0;
    %assign/vec4 v000000000097c6e0_0, 0;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000000008d6f00;
T_5 ;
    %wait E_0000000000917070;
    %load/vec4 v000000000097b4c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000000000097c5a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000000000097b4c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000000000097c5a0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v000000000097ca00_0;
    %pushi/vec4 32, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000097b4c0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000000000097c5a0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v000000000097ca00_0;
    %pushi/vec4 34, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000097b4c0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000000000097c5a0_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v000000000097ca00_0;
    %pushi/vec4 36, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000097b4c0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000097c5a0_0, 0;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v000000000097ca00_0;
    %pushi/vec4 37, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000097b4c0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000000000097c5a0_0, 0;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v000000000097ca00_0;
    %pushi/vec4 42, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000097b4c0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000000000097c5a0_0, 0;
T_5.12 ;
T_5.11 ;
T_5.9 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000000000123d690;
T_6 ;
    %vpi_call 17 8 "$readmemb", "registradores.bin", v000000000097ec60 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000000000123d690;
T_7 ;
    %wait E_00000000009184b0;
    %load/vec4 v000000000097e440_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000097ec60, 4;
    %assign/vec4 v000000000097f5c0_0, 0;
    %load/vec4 v000000000097f7a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000097ec60, 4;
    %assign/vec4 v000000000097e080_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000000000123d690;
T_8 ;
    %load/vec4 v000000000097e580_0;
    %load/vec4 v000000000097f700_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000097ec60, 0, 4;
    %end;
    .thread T_8;
    .scope S_00000000008d4e80;
T_9 ;
    %wait E_0000000000916a70;
    %load/vec4 v000000000097cd20_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v000000000097cd20_0;
    %pad/u 32;
    %store/vec4 v000000000097b600_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v000000000097cd20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000097b600_0, 0, 32;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000000008eedb0;
T_10 ;
    %wait E_0000000000916c30;
    %load/vec4 v000000000097c000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000097be20_0, 0;
    %jmp T_10.3;
T_10.0 ;
    %load/vec4 v000000000097bd80_0;
    %assign/vec4 v000000000097be20_0, 0;
    %jmp T_10.3;
T_10.1 ;
    %load/vec4 v000000000097b060_0;
    %assign/vec4 v000000000097be20_0, 0;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000000008e5130;
T_11 ;
    %wait E_0000000000916970;
    %load/vec4 v000000000091d4a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000091d220_0, 0;
    %jmp T_11.7;
T_11.0 ;
    %load/vec4 v000000000091d540_0;
    %load/vec4 v000000000091e440_0;
    %and;
    %assign/vec4 v000000000091d220_0, 0;
    %jmp T_11.7;
T_11.1 ;
    %load/vec4 v000000000091d540_0;
    %load/vec4 v000000000091e440_0;
    %or;
    %assign/vec4 v000000000091d220_0, 0;
    %jmp T_11.7;
T_11.2 ;
    %load/vec4 v000000000091d540_0;
    %load/vec4 v000000000091e440_0;
    %add;
    %assign/vec4 v000000000091d220_0, 0;
    %jmp T_11.7;
T_11.3 ;
    %load/vec4 v000000000091d540_0;
    %load/vec4 v000000000091e440_0;
    %sub;
    %assign/vec4 v000000000091d220_0, 0;
    %jmp T_11.7;
T_11.4 ;
    %load/vec4 v000000000091d540_0;
    %load/vec4 v000000000091e440_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_11.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.9, 8;
T_11.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.9, 8;
 ; End of false expr.
    %blend;
T_11.9;
    %assign/vec4 v000000000091d220_0, 0;
    %jmp T_11.7;
T_11.5 ;
    %load/vec4 v000000000091d540_0;
    %load/vec4 v000000000091e440_0;
    %or;
    %inv;
    %assign/vec4 v000000000091d220_0, 0;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000000008f6820;
T_12 ;
    %wait E_0000000000916b30;
    %load/vec4 v000000000097b420_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v000000000097b6a0_0;
    %ix/getv 3, v000000000097b100_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000097c8c0, 0, 4;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000000000097b1a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.2, 4;
    %ix/getv 4, v000000000097b100_0;
    %load/vec4a v000000000097c8c0, 4;
    %store/vec4 v000000000097bc40_0, 0, 32;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000000008eef40;
T_13 ;
    %wait E_00000000009170b0;
    %load/vec4 v000000000097bec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000097b920_0, 0;
    %jmp T_13.3;
T_13.0 ;
    %load/vec4 v000000000097ba60_0;
    %assign/vec4 v000000000097b920_0, 0;
    %jmp T_13.3;
T_13.1 ;
    %load/vec4 v000000000097cbe0_0;
    %assign/vec4 v000000000097b920_0, 0;
    %jmp T_13.3;
T_13.3 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000000008d4cf0;
T_14 ;
    %wait E_0000000000917430;
    %load/vec4 v000000000097b380_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000000000097c640_0, 0;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000000008e52c0;
T_15 ;
    %wait E_00000000009177b0;
    %load/vec4 v000000000091e1c0_0;
    %load/vec4 v000000000091ee40_0;
    %add;
    %assign/vec4 v000000000091d5e0_0, 0;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000000008ffc80;
T_16 ;
    %wait E_00000000009177f0;
    %load/vec4 v000000000097c460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000097c140_0, 0;
    %jmp T_16.3;
T_16.0 ;
    %load/vec4 v000000000097c280_0;
    %assign/vec4 v000000000097c140_0, 0;
    %jmp T_16.3;
T_16.1 ;
    %load/vec4 v000000000097c3c0_0;
    %assign/vec4 v000000000097c140_0, 0;
    %jmp T_16.3;
T_16.3 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000000000927b40;
T_17 ;
    %delay 1, 0;
    %load/vec4 v000000000097e8a0_0;
    %inv;
    %assign/vec4 v000000000097e8a0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0000000000927b40;
T_18 ;
    %vpi_call 3 182 "$monitor", "Instrucao: %b \012", v000000000097fac0_0 {0 0 0};
    %vpi_call 3 183 "$monitor", "Saida PC: %b \012", v000000000097fb60_0 {0 0 0};
    %vpi_call 3 184 "$monitor", "Saida ALU2: %b \012", v000000000097ea80_0 {0 0 0};
    %vpi_call 3 186 "$dumpfile", "mips.vcd" {0 0 0};
    %vpi_call 3 187 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000097e8a0_0, 0, 1;
    %delay 16, 0;
    %vpi_call 3 191 "$finish" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "./and.v";
    "mips.v";
    "./ALU.v";
    "./adiciona.v";
    "./controle.v";
    "./aluControl.v";
    "./deslocamentEsq.v";
    "./extensorSinal.v";
    "./instructionMem.v";
    "./dataMem.v";
    "./muxALU.v";
    "./muxData.v";
    "./muxEndereco.v";
    "./muxReg.v";
    "./contadorPrograma.v";
    "./registradores.v";
    "./soma.v";
