// Seed: 83250832
module module_0 (
    input tri id_0,
    input tri id_1,
    input supply1 id_2,
    input supply1 id_3,
    output wand id_4,
    input tri0 id_5,
    output wand id_6
);
  assign id_4 = id_5 !=? 1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    output wor   id_1,
    output wire  id_2
);
  assign id_1 = 1;
  generate
    assign id_1 = 1;
    assign id_1 = 1;
  endgenerate
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  generate
    wire id_14;
  endgenerate
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  xnor primCall (id_5, id_3, id_6, id_8, id_7, id_11);
  module_2 modCall_1 (
      id_5,
      id_11,
      id_3,
      id_5,
      id_6,
      id_5,
      id_5,
      id_9,
      id_6,
      id_5,
      id_3,
      id_6,
      id_5
  );
endmodule
