; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_9(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, ptr addrspace(1) %7, ptr addrspace(1) %8, ptr addrspace(1) %9, ptr addrspace(1) %10, ptr addrspace(1) %11, ptr addrspace(1) %12, i32 %13) local_unnamed_addr !dbg !7 {
  %15 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %16 = shl i32 %15, 9, !dbg !11
  %17 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %18 = shl i32 %17, 1, !dbg !12
  %19 = and i32 %18, 510, !dbg !12
  %20 = or disjoint i32 %16, %19, !dbg !13
  %.frozen = freeze i32 %20, !dbg !14
  %21 = sdiv i32 %.frozen, 256, !dbg !14
  %22 = srem i32 %21, 256, !dbg !15
  %23 = mul i32 %21, 256, !dbg !16
  %.decomposed = sub i32 %.frozen, %23, !dbg !16
  %.frozen17 = freeze i32 %20, !dbg !17
  %24 = sdiv i32 %.frozen17, 65536, !dbg !17
  %25 = sext i32 %22 to i64, !dbg !18
  %26 = getelementptr float, ptr addrspace(1) %7, i64 %25, !dbg !18
  %27 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %26, i1 true) #3, !dbg !19
  %28 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %26, i1 true) #3, !dbg !19
  %29 = getelementptr float, ptr addrspace(1) %8, i64 %25, !dbg !20
  %30 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %29, i1 true) #3, !dbg !21
  %31 = bitcast i32 %30 to float, !dbg !21
  %32 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %29, i1 true) #3, !dbg !21
  %33 = bitcast i32 %32 to float, !dbg !21
  %34 = getelementptr float, ptr addrspace(1) %9, i64 %25, !dbg !22
  %35 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %34, i1 true) #3, !dbg !23
  %36 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %34, i1 true) #3, !dbg !23
  %37 = getelementptr float, ptr addrspace(1) %10, i64 %25, !dbg !24
  %38 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %37, i1 true) #3, !dbg !25
  %39 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %37, i1 true) #3, !dbg !25
  %40 = icmp slt i32 %22, 64, !dbg !26
  %41 = mul i32 %24, 65536, !dbg !27
  %srem.decomposed = sub i32 %.frozen17, %41, !dbg !27
  %42 = mul nsw i32 %24, 24576, !dbg !28
  %43 = add nsw i32 %42, %srem.decomposed, !dbg !29
  %44 = sext i32 %43 to i64, !dbg !30
  %45 = getelementptr float, ptr addrspace(1) %0, i64 %44, !dbg !30
  %46 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %45, i1 %40, i32 0, i1 %40, i32 0, i1 %40) #3, !dbg !31
  %47 = and i32 %22, -32, !dbg !32
  %48 = icmp eq i32 %47, 64, !dbg !32
  %49 = shl nsw i32 %22, 8, !dbg !33
  %50 = shl nsw i32 %24, 13, !dbg !34
  %51 = add nsw i32 %50, %.decomposed, !dbg !33
  %52 = add nsw i32 %51, -16384, !dbg !35
  %53 = add nsw i32 %52, %49, !dbg !36
  %54 = sext i32 %53 to i64, !dbg !37
  %55 = getelementptr float, ptr addrspace(1) %1, i64 %54, !dbg !37
  %56 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %55, i1 %48, i32 0, i1 %48, i32 0, i1 %48) #3, !dbg !38
  %57 = icmp eq i32 %47, 96, !dbg !39
  %58 = add nsw i32 %51, -24576, !dbg !40
  %59 = add nsw i32 %58, %49, !dbg !41
  %60 = sext i32 %59 to i64, !dbg !42
  %61 = getelementptr float, ptr addrspace(1) %2, i64 %60, !dbg !42
  %62 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %61, i1 %57, i32 0, i1 %57, i32 0, i1 %57) #3, !dbg !43
  %63 = icmp eq i32 %47, 128, !dbg !44
  %64 = add nsw i32 %51, -32768, !dbg !45
  %65 = add nsw i32 %64, %49, !dbg !46
  %66 = sext i32 %65 to i64, !dbg !47
  %67 = getelementptr float, ptr addrspace(1) %3, i64 %66, !dbg !47
  %68 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %67, i1 %63, i32 0, i1 %63, i32 0, i1 %63) #3, !dbg !48
  %69 = icmp eq i32 %47, 160, !dbg !49
  %70 = add nsw i32 %51, -40960, !dbg !50
  %71 = add nsw i32 %70, %49, !dbg !51
  %72 = sext i32 %71 to i64, !dbg !52
  %73 = getelementptr float, ptr addrspace(1) %4, i64 %72, !dbg !52
  %74 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %73, i1 %69, i32 0, i1 %69, i32 0, i1 %69) #3, !dbg !53
  %75 = icmp eq i32 %47, 192, !dbg !54
  %76 = add nsw i32 %51, -49152, !dbg !55
  %77 = add nsw i32 %76, %49, !dbg !56
  %78 = sext i32 %77 to i64, !dbg !57
  %79 = getelementptr float, ptr addrspace(1) %5, i64 %78, !dbg !57
  %80 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %79, i1 %75, i32 0, i1 %75, i32 0, i1 %75) #3, !dbg !58
  %81 = icmp sgt i32 %22, 223, !dbg !59
  %82 = add nsw i32 %51, -57344, !dbg !60
  %83 = add nsw i32 %82, %49, !dbg !61
  %84 = sext i32 %83 to i64, !dbg !62
  %85 = getelementptr float, ptr addrspace(1) %6, i64 %84, !dbg !62
  %86 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %85, i1 %81, i32 0, i1 %81, i32 0, i1 %81) #3, !dbg !63
  %87 = fadd float %31, 0x3EE4F8B580000000, !dbg !64
  %88 = fadd float %33, 0x3EE4F8B580000000, !dbg !64
  %89 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !65
  %.not.i = icmp eq i32 %89, 0, !dbg !65
  %90 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !65
  %.not1.i = icmp eq i32 %90, 0, !dbg !65
  br i1 %.not.i, label %96, label %91, !dbg !65

91:                                               ; preds = %14
  br i1 %.not1.i, label %94, label %92, !dbg !65

92:                                               ; preds = %91
  %93 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %87) #3, !dbg !65
  br label %__nv_sqrtf.exit, !dbg !65

94:                                               ; preds = %91
  %95 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %87) #3, !dbg !65
  br label %__nv_sqrtf.exit, !dbg !65

96:                                               ; preds = %14
  br i1 %.not1.i, label %99, label %97, !dbg !65

97:                                               ; preds = %96
  %98 = tail call float @llvm.nvvm.sqrt.rn.f(float %87) #3, !dbg !65
  br label %__nv_sqrtf.exit, !dbg !65

99:                                               ; preds = %96
  %100 = tail call float @llvm.nvvm.sqrt.approx.f(float %87) #3, !dbg !65
  br label %__nv_sqrtf.exit, !dbg !65

__nv_sqrtf.exit:                                  ; preds = %92, %94, %97, %99
  %.0.i = phi float [ %93, %92 ], [ %95, %94 ], [ %98, %97 ], [ %100, %99 ], !dbg !65
  %101 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !65
  %.not.i12 = icmp eq i32 %101, 0, !dbg !65
  %102 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !65
  %.not1.i15 = icmp eq i32 %102, 0, !dbg !65
  br i1 %.not.i12, label %108, label %103, !dbg !65

103:                                              ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i15, label %106, label %104, !dbg !65

104:                                              ; preds = %103
  %105 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %88) #3, !dbg !65
  br label %__nv_sqrtf.exit16, !dbg !65

106:                                              ; preds = %103
  %107 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %88) #3, !dbg !65
  br label %__nv_sqrtf.exit16, !dbg !65

108:                                              ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i15, label %111, label %109, !dbg !65

109:                                              ; preds = %108
  %110 = tail call float @llvm.nvvm.sqrt.rn.f(float %88) #3, !dbg !65
  br label %__nv_sqrtf.exit16, !dbg !65

111:                                              ; preds = %108
  %112 = tail call float @llvm.nvvm.sqrt.approx.f(float %88) #3, !dbg !65
  br label %__nv_sqrtf.exit16, !dbg !65

__nv_sqrtf.exit16:                                ; preds = %104, %106, %109, %111
  %.0.i14 = phi float [ %105, %104 ], [ %107, %106 ], [ %110, %109 ], [ %112, %111 ], !dbg !65
  %113 = extractvalue { i32, i32 } %46, 1, !dbg !31
  %114 = extractvalue { i32, i32 } %56, 1, !dbg !38
  %115 = extractvalue { i32, i32 } %62, 1, !dbg !43
  %116 = extractvalue { i32, i32 } %68, 1, !dbg !48
  %117 = extractvalue { i32, i32 } %74, 1, !dbg !53
  %118 = extractvalue { i32, i32 } %80, 1, !dbg !58
  %119 = extractvalue { i32, i32 } %86, 1, !dbg !63
  %.v1 = select i1 %75, i32 %118, i32 %119, !dbg !66
  %.v3 = select i1 %69, i32 %117, i32 %.v1, !dbg !67
  %.v5 = select i1 %63, i32 %116, i32 %.v3, !dbg !68
  %.v7 = select i1 %57, i32 %115, i32 %.v5, !dbg !69
  %.v9 = select i1 %48, i32 %114, i32 %.v7, !dbg !70
  %.v11 = select i1 %40, i32 %113, i32 %.v9, !dbg !71
  %120 = bitcast i32 %.v11 to float, !dbg !71
  %121 = bitcast i32 %28 to float, !dbg !19
  %122 = fsub float %120, %121, !dbg !72
  %123 = extractvalue { i32, i32 } %46, 0, !dbg !31
  %124 = extractvalue { i32, i32 } %56, 0, !dbg !38
  %125 = extractvalue { i32, i32 } %62, 0, !dbg !43
  %126 = extractvalue { i32, i32 } %68, 0, !dbg !48
  %127 = extractvalue { i32, i32 } %74, 0, !dbg !53
  %128 = extractvalue { i32, i32 } %80, 0, !dbg !58
  %129 = extractvalue { i32, i32 } %86, 0, !dbg !63
  %.v = select i1 %75, i32 %128, i32 %129, !dbg !66
  %.v2 = select i1 %69, i32 %127, i32 %.v, !dbg !67
  %.v4 = select i1 %63, i32 %126, i32 %.v2, !dbg !68
  %.v6 = select i1 %57, i32 %125, i32 %.v4, !dbg !69
  %.v8 = select i1 %48, i32 %124, i32 %.v6, !dbg !70
  %.v10 = select i1 %40, i32 %123, i32 %.v8, !dbg !71
  %130 = bitcast i32 %.v10 to float, !dbg !71
  %131 = bitcast i32 %27 to float, !dbg !19
  %132 = fsub float %130, %131, !dbg !72
  %133 = bitcast i32 %39 to float, !dbg !25
  %134 = bitcast i32 %38 to float, !dbg !25
  %135 = bitcast i32 %36 to float, !dbg !23
  %136 = bitcast i32 %35 to float, !dbg !23
  %137 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #3, !dbg !73
  %138 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i14) #3, !dbg !73
  %139 = fmul float %132, %137, !dbg !74
  %140 = fmul float %122, %138, !dbg !74
  %141 = fmul float %139, %136, !dbg !75
  %142 = fmul float %140, %135, !dbg !75
  %143 = fadd float %141, %134, !dbg !76
  %144 = fadd float %142, %133, !dbg !76
  %145 = fcmp olt float %143, 0.000000e+00, !dbg !77
  %146 = fcmp olt float %144, 0.000000e+00, !dbg !77
  %147 = select i1 %145, float 0.000000e+00, float %143, !dbg !81
  %148 = select i1 %146, float 0.000000e+00, float %144, !dbg !81
  %149 = sext i32 %20 to i64, !dbg !82
  %150 = getelementptr float, ptr addrspace(1) %11, i64 %149, !dbg !82
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %.v10, i32 %.v11, ptr addrspace(1) %150, i1 true) #3, !dbg !83
  %151 = getelementptr float, ptr addrspace(1) %12, i64 %149, !dbg !84
  %152 = bitcast float %147 to i32, !dbg !85
  %153 = bitcast float %148 to i32, !dbg !85
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %152, i32 %153, ptr addrspace(1) %151, i1 true) #3, !dbg !85
  ret void, !dbg !86
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cdzfiascqoqrmdrnoy3px3lxwfevpqj4qwiun3ywt2msafyfabsb.py", directory: "inductor_cache/dz")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_9, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_9, !"reqntidx", i32 256}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_9", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_9", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 24, column: 28, scope: !7)
!16 = !DILocation(line: 25, column: 19, scope: !7)
!17 = !DILocation(line: 26, column: 19, scope: !7)
!18 = !DILocation(line: 28, column: 31, scope: !7)
!19 = !DILocation(line: 28, column: 36, scope: !7)
!20 = !DILocation(line: 29, column: 31, scope: !7)
!21 = !DILocation(line: 29, column: 36, scope: !7)
!22 = !DILocation(line: 30, column: 31, scope: !7)
!23 = !DILocation(line: 30, column: 36, scope: !7)
!24 = !DILocation(line: 31, column: 32, scope: !7)
!25 = !DILocation(line: 31, column: 37, scope: !7)
!26 = !DILocation(line: 36, column: 18, scope: !7)
!27 = !DILocation(line: 37, column: 35, scope: !7)
!28 = !DILocation(line: 37, column: 52, scope: !7)
!29 = !DILocation(line: 37, column: 46, scope: !7)
!30 = !DILocation(line: 37, column: 30, scope: !7)
!31 = !DILocation(line: 37, column: 57, scope: !7)
!32 = !DILocation(line: 41, column: 18, scope: !7)
!33 = !DILocation(line: 42, column: 41, scope: !7)
!34 = !DILocation(line: 42, column: 60, scope: !7)
!35 = !DILocation(line: 42, column: 36, scope: !7)
!36 = !DILocation(line: 42, column: 55, scope: !7)
!37 = !DILocation(line: 42, column: 31, scope: !7)
!38 = !DILocation(line: 42, column: 65, scope: !7)
!39 = !DILocation(line: 46, column: 20, scope: !7)
!40 = !DILocation(line: 47, column: 36, scope: !7)
!41 = !DILocation(line: 47, column: 55, scope: !7)
!42 = !DILocation(line: 47, column: 31, scope: !7)
!43 = !DILocation(line: 47, column: 65, scope: !7)
!44 = !DILocation(line: 51, column: 20, scope: !7)
!45 = !DILocation(line: 52, column: 36, scope: !7)
!46 = !DILocation(line: 52, column: 56, scope: !7)
!47 = !DILocation(line: 52, column: 31, scope: !7)
!48 = !DILocation(line: 52, column: 66, scope: !7)
!49 = !DILocation(line: 56, column: 20, scope: !7)
!50 = !DILocation(line: 57, column: 36, scope: !7)
!51 = !DILocation(line: 57, column: 56, scope: !7)
!52 = !DILocation(line: 57, column: 31, scope: !7)
!53 = !DILocation(line: 57, column: 66, scope: !7)
!54 = !DILocation(line: 61, column: 20, scope: !7)
!55 = !DILocation(line: 62, column: 36, scope: !7)
!56 = !DILocation(line: 62, column: 56, scope: !7)
!57 = !DILocation(line: 62, column: 31, scope: !7)
!58 = !DILocation(line: 62, column: 66, scope: !7)
!59 = !DILocation(line: 63, column: 20, scope: !7)
!60 = !DILocation(line: 66, column: 36, scope: !7)
!61 = !DILocation(line: 66, column: 56, scope: !7)
!62 = !DILocation(line: 66, column: 31, scope: !7)
!63 = !DILocation(line: 66, column: 66, scope: !7)
!64 = !DILocation(line: 75, column: 20, scope: !7)
!65 = !DILocation(line: 76, column: 27, scope: !7)
!66 = !DILocation(line: 67, column: 35, scope: !7)
!67 = !DILocation(line: 68, column: 35, scope: !7)
!68 = !DILocation(line: 69, column: 35, scope: !7)
!69 = !DILocation(line: 70, column: 35, scope: !7)
!70 = !DILocation(line: 71, column: 34, scope: !7)
!71 = !DILocation(line: 72, column: 33, scope: !7)
!72 = !DILocation(line: 73, column: 20, scope: !7)
!73 = !DILocation(line: 78, column: 20, scope: !7)
!74 = !DILocation(line: 81, column: 20, scope: !7)
!75 = !DILocation(line: 82, column: 20, scope: !7)
!76 = !DILocation(line: 83, column: 20, scope: !7)
!77 = !DILocation(line: 118, column: 15, scope: !78, inlinedAt: !80)
!78 = distinct !DILexicalBlockFile(scope: !7, file: !79, discriminator: 0)
!79 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!80 = !DILocation(line: 85, column: 42, scope: !7)
!81 = !DILocation(line: 121, column: 29, scope: !78, inlinedAt: !80)
!82 = !DILocation(line: 86, column: 25, scope: !7)
!83 = !DILocation(line: 86, column: 37, scope: !7)
!84 = !DILocation(line: 87, column: 25, scope: !7)
!85 = !DILocation(line: 87, column: 37, scope: !7)
!86 = !DILocation(line: 87, column: 4, scope: !7)
