module Register_File (
    input clk,RegWrite,
    input [4:0]A1,
    input [4:0]A2,
    input [4:0]A3,
    input [31:0]WD3,
    output reg [31:0]RD1,
    output reg [31:0]RD2
);
    reg [31:0]RegFile[0:31];
    integer i;
	initial
	begin
	for(i=0;i<32;i=i+1)
		RegFile[i]=0;	
	end 	
    always @(posedge clk or A1 or A2) begin
        if(RegWrite)
        RegFile[A3]<=WD3;
	
	RD1<=RegFile[A1];
        RD2<=RegFile[A2];
    end

endmodule