
joystick_test.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000004  00800100  000003aa  0000043e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000003aa  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000014  00800104  00800104  00000442  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000442  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000474  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000080  00000000  00000000  000004b4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000cfb  00000000  00000000  00000534  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000a0c  00000000  00000000  0000122f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000569  00000000  00000000  00001c3b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000124  00000000  00000000  000021a4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000057e  00000000  00000000  000022c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000004ce  00000000  00000000  00002846  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000070  00000000  00000000  00002d14  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	45 c0       	rjmp	.+138    	; 0x8c <__ctors_end>
   2:	00 00       	nop
   4:	60 c0       	rjmp	.+192    	; 0xc6 <__bad_interrupt>
   6:	00 00       	nop
   8:	5e c0       	rjmp	.+188    	; 0xc6 <__bad_interrupt>
   a:	00 00       	nop
   c:	5c c0       	rjmp	.+184    	; 0xc6 <__bad_interrupt>
   e:	00 00       	nop
  10:	5a c0       	rjmp	.+180    	; 0xc6 <__bad_interrupt>
  12:	00 00       	nop
  14:	58 c0       	rjmp	.+176    	; 0xc6 <__bad_interrupt>
  16:	00 00       	nop
  18:	56 c0       	rjmp	.+172    	; 0xc6 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	54 c0       	rjmp	.+168    	; 0xc6 <__bad_interrupt>
  1e:	00 00       	nop
  20:	52 c0       	rjmp	.+164    	; 0xc6 <__bad_interrupt>
  22:	00 00       	nop
  24:	50 c0       	rjmp	.+160    	; 0xc6 <__bad_interrupt>
  26:	00 00       	nop
  28:	4e c0       	rjmp	.+156    	; 0xc6 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	4c c0       	rjmp	.+152    	; 0xc6 <__bad_interrupt>
  2e:	00 00       	nop
  30:	4a c0       	rjmp	.+148    	; 0xc6 <__bad_interrupt>
  32:	00 00       	nop
  34:	7e c0       	rjmp	.+252    	; 0x132 <__vector_13>
  36:	00 00       	nop
  38:	46 c0       	rjmp	.+140    	; 0xc6 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	44 c0       	rjmp	.+136    	; 0xc6 <__bad_interrupt>
  3e:	00 00       	nop
  40:	42 c0       	rjmp	.+132    	; 0xc6 <__bad_interrupt>
  42:	00 00       	nop
  44:	40 c0       	rjmp	.+128    	; 0xc6 <__bad_interrupt>
  46:	00 00       	nop
  48:	3e c0       	rjmp	.+124    	; 0xc6 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	3c c0       	rjmp	.+120    	; 0xc6 <__bad_interrupt>
  4e:	00 00       	nop
  50:	3a c0       	rjmp	.+116    	; 0xc6 <__bad_interrupt>
  52:	00 00       	nop
  54:	38 c0       	rjmp	.+112    	; 0xc6 <__bad_interrupt>
  56:	00 00       	nop
  58:	36 c0       	rjmp	.+108    	; 0xc6 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	34 c0       	rjmp	.+104    	; 0xc6 <__bad_interrupt>
  5e:	00 00       	nop
  60:	32 c0       	rjmp	.+100    	; 0xc6 <__bad_interrupt>
  62:	00 00       	nop
  64:	30 c0       	rjmp	.+96     	; 0xc6 <__bad_interrupt>
  66:	00 00       	nop
  68:	2e c0       	rjmp	.+92     	; 0xc6 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	2c c0       	rjmp	.+88     	; 0xc6 <__bad_interrupt>
  6e:	00 00       	nop
  70:	2a c0       	rjmp	.+84     	; 0xc6 <__bad_interrupt>
  72:	00 00       	nop
  74:	28 c0       	rjmp	.+80     	; 0xc6 <__bad_interrupt>
  76:	00 00       	nop
  78:	26 c0       	rjmp	.+76     	; 0xc6 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	24 c0       	rjmp	.+72     	; 0xc6 <__bad_interrupt>
  7e:	00 00       	nop
  80:	22 c0       	rjmp	.+68     	; 0xc6 <__bad_interrupt>
  82:	00 00       	nop
  84:	20 c0       	rjmp	.+64     	; 0xc6 <__bad_interrupt>
  86:	00 00       	nop
  88:	1e c0       	rjmp	.+60     	; 0xc6 <__bad_interrupt>
	...

0000008c <__ctors_end>:
  8c:	11 24       	eor	r1, r1
  8e:	1f be       	out	0x3f, r1	; 63
  90:	cf ef       	ldi	r28, 0xFF	; 255
  92:	d0 e4       	ldi	r29, 0x40	; 64
  94:	de bf       	out	0x3e, r29	; 62
  96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
  98:	11 e0       	ldi	r17, 0x01	; 1
  9a:	a0 e0       	ldi	r26, 0x00	; 0
  9c:	b1 e0       	ldi	r27, 0x01	; 1
  9e:	ea ea       	ldi	r30, 0xAA	; 170
  a0:	f3 e0       	ldi	r31, 0x03	; 3
  a2:	00 e0       	ldi	r16, 0x00	; 0
  a4:	0b bf       	out	0x3b, r16	; 59
  a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
  a8:	07 90       	elpm	r0, Z+
  aa:	0d 92       	st	X+, r0
  ac:	a4 30       	cpi	r26, 0x04	; 4
  ae:	b1 07       	cpc	r27, r17
  b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
  b2:	21 e0       	ldi	r18, 0x01	; 1
  b4:	a4 e0       	ldi	r26, 0x04	; 4
  b6:	b1 e0       	ldi	r27, 0x01	; 1
  b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
  ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
  bc:	a8 31       	cpi	r26, 0x18	; 24
  be:	b2 07       	cpc	r27, r18
  c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
  c2:	dd d0       	rcall	.+442    	; 0x27e <main>
  c4:	70 c1       	rjmp	.+736    	; 0x3a6 <_exit>

000000c6 <__bad_interrupt>:
  c6:	9c cf       	rjmp	.-200    	; 0x0 <__vectors>

000000c8 <TimerSet>:
        if(c==0){return b;}
        a = b;
b = c;
    }
    return 0;
}
  c8:	60 93 00 01 	sts	0x0100, r22	; 0x800100 <__data_start>
  cc:	70 93 01 01 	sts	0x0101, r23	; 0x800101 <__data_start+0x1>
  d0:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <__data_start+0x2>
  d4:	90 93 03 01 	sts	0x0103, r25	; 0x800103 <__data_start+0x3>
  d8:	60 93 13 01 	sts	0x0113, r22	; 0x800113 <_avr_timer_cntcurr>
  dc:	70 93 14 01 	sts	0x0114, r23	; 0x800114 <_avr_timer_cntcurr+0x1>
  e0:	80 93 15 01 	sts	0x0115, r24	; 0x800115 <_avr_timer_cntcurr+0x2>
  e4:	90 93 16 01 	sts	0x0116, r25	; 0x800116 <_avr_timer_cntcurr+0x3>
  e8:	08 95       	ret

000000ea <TimerOn>:
  ea:	8b e0       	ldi	r24, 0x0B	; 11
  ec:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>
  f0:	8d e7       	ldi	r24, 0x7D	; 125
  f2:	90 e0       	ldi	r25, 0x00	; 0
  f4:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7e0089>
  f8:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7e0088>
  fc:	82 e0       	ldi	r24, 0x02	; 2
  fe:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <__TEXT_REGION_LENGTH__+0x7e006f>
 102:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
 106:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
 10a:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
 10e:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <__data_start+0x1>
 112:	a0 91 02 01 	lds	r26, 0x0102	; 0x800102 <__data_start+0x2>
 116:	b0 91 03 01 	lds	r27, 0x0103	; 0x800103 <__data_start+0x3>
 11a:	80 93 13 01 	sts	0x0113, r24	; 0x800113 <_avr_timer_cntcurr>
 11e:	90 93 14 01 	sts	0x0114, r25	; 0x800114 <_avr_timer_cntcurr+0x1>
 122:	a0 93 15 01 	sts	0x0115, r26	; 0x800115 <_avr_timer_cntcurr+0x2>
 126:	b0 93 16 01 	sts	0x0116, r27	; 0x800116 <_avr_timer_cntcurr+0x3>
 12a:	8f b7       	in	r24, 0x3f	; 63
 12c:	80 68       	ori	r24, 0x80	; 128
 12e:	8f bf       	out	0x3f, r24	; 63
 130:	08 95       	ret

00000132 <__vector_13>:
 132:	1f 92       	push	r1
 134:	0f 92       	push	r0
 136:	0f b6       	in	r0, 0x3f	; 63
 138:	0f 92       	push	r0
 13a:	11 24       	eor	r1, r1
 13c:	8f 93       	push	r24
 13e:	9f 93       	push	r25
 140:	af 93       	push	r26
 142:	bf 93       	push	r27
 144:	80 91 13 01 	lds	r24, 0x0113	; 0x800113 <_avr_timer_cntcurr>
 148:	90 91 14 01 	lds	r25, 0x0114	; 0x800114 <_avr_timer_cntcurr+0x1>
 14c:	a0 91 15 01 	lds	r26, 0x0115	; 0x800115 <_avr_timer_cntcurr+0x2>
 150:	b0 91 16 01 	lds	r27, 0x0116	; 0x800116 <_avr_timer_cntcurr+0x3>
 154:	01 97       	sbiw	r24, 0x01	; 1
 156:	a1 09       	sbc	r26, r1
 158:	b1 09       	sbc	r27, r1
 15a:	80 93 13 01 	sts	0x0113, r24	; 0x800113 <_avr_timer_cntcurr>
 15e:	90 93 14 01 	sts	0x0114, r25	; 0x800114 <_avr_timer_cntcurr+0x1>
 162:	a0 93 15 01 	sts	0x0115, r26	; 0x800115 <_avr_timer_cntcurr+0x2>
 166:	b0 93 16 01 	sts	0x0116, r27	; 0x800116 <_avr_timer_cntcurr+0x3>
 16a:	89 2b       	or	r24, r25
 16c:	8a 2b       	or	r24, r26
 16e:	8b 2b       	or	r24, r27
 170:	99 f4       	brne	.+38     	; 0x198 <__vector_13+0x66>
 172:	81 e0       	ldi	r24, 0x01	; 1
 174:	80 93 17 01 	sts	0x0117, r24	; 0x800117 <TimerFlag>
 178:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
 17c:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <__data_start+0x1>
 180:	a0 91 02 01 	lds	r26, 0x0102	; 0x800102 <__data_start+0x2>
 184:	b0 91 03 01 	lds	r27, 0x0103	; 0x800103 <__data_start+0x3>
 188:	80 93 13 01 	sts	0x0113, r24	; 0x800113 <_avr_timer_cntcurr>
 18c:	90 93 14 01 	sts	0x0114, r25	; 0x800114 <_avr_timer_cntcurr+0x1>
 190:	a0 93 15 01 	sts	0x0115, r26	; 0x800115 <_avr_timer_cntcurr+0x2>
 194:	b0 93 16 01 	sts	0x0116, r27	; 0x800116 <_avr_timer_cntcurr+0x3>
 198:	bf 91       	pop	r27
 19a:	af 91       	pop	r26
 19c:	9f 91       	pop	r25
 19e:	8f 91       	pop	r24
 1a0:	0f 90       	pop	r0
 1a2:	0f be       	out	0x3f, r0	; 63
 1a4:	0f 90       	pop	r0
 1a6:	1f 90       	pop	r1
 1a8:	18 95       	reti

000001aa <ADC_init>:

//--------End Shared Variables------------------------------------------------
void ADC_init() {
	//ADCSRA |= (1 << ADEN) | (1 << ADSC) | (1 << ADATE);
	// AREF = AVcc
	ADMUX = (1<<REFS0);
 1aa:	80 e4       	ldi	r24, 0x40	; 64
 1ac:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
	
	// ADC Enable and prescaler of 128
	// 16000000/128 = 125000
	ADCSRA = (1<<ADEN)|(1<<ADPS2)|(1<<ADPS1)|(1<<ADPS0);
 1b0:	87 e8       	ldi	r24, 0x87	; 135
 1b2:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <__TEXT_REGION_LENGTH__+0x7e007a>
 1b6:	08 95       	ret

000001b8 <ADC_read>:
{
	// select the corresponding channel 0~7
	// ANDing with ’7? will always keep the value
	// of ‘ch’ between 0 and 7
	ch &= 0b00000111;  // AND operation with 7
	ADMUX = (ADMUX & 0xF8)|ch; // clears the bottom 3 bits before ORing
 1b8:	ec e7       	ldi	r30, 0x7C	; 124
 1ba:	f0 e0       	ldi	r31, 0x00	; 0
 1bc:	90 81       	ld	r25, Z
 1be:	98 7f       	andi	r25, 0xF8	; 248
 1c0:	87 70       	andi	r24, 0x07	; 7
 1c2:	89 2b       	or	r24, r25
 1c4:	80 83       	st	Z, r24
	
	// start single conversion
	// write ’1? to ADSC
	ADCSRA |= (1<<ADSC);
 1c6:	ea e7       	ldi	r30, 0x7A	; 122
 1c8:	f0 e0       	ldi	r31, 0x00	; 0
 1ca:	80 81       	ld	r24, Z
 1cc:	80 64       	ori	r24, 0x40	; 64
 1ce:	80 83       	st	Z, r24
	
	// wait for conversion to complete
	// ADSC becomes ’0? again
	// till then, run loop continuously
	while(ADCSRA & (1<<ADSC));
 1d0:	80 81       	ld	r24, Z
 1d2:	86 fd       	sbrc	r24, 6
 1d4:	fd cf       	rjmp	.-6      	; 0x1d0 <ADC_read+0x18>
	
	return (ADC);
 1d6:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
 1da:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
}
 1de:	08 95       	ret

000001e0 <SM1Tick1>:
}

//--------User defined FSMs---------------------------------------------------
enum SM1_States{Wait, Act} state1;

int SM1Tick1(int state1){
 1e0:	cf 93       	push	r28
 1e2:	df 93       	push	r29
 1e4:	ec 01       	movw	r28, r24
	x_axis = ADC_read(0);
 1e6:	80 e0       	ldi	r24, 0x00	; 0
 1e8:	e7 df       	rcall	.-50     	; 0x1b8 <ADC_read>
 1ea:	90 93 12 01 	sts	0x0112, r25	; 0x800112 <x_axis+0x1>
 1ee:	80 93 11 01 	sts	0x0111, r24	; 0x800111 <x_axis>
	y_axis = ADC_read(1);
 1f2:	81 e0       	ldi	r24, 0x01	; 1
 1f4:	e1 df       	rcall	.-62     	; 0x1b8 <ADC_read>
 1f6:	90 93 10 01 	sts	0x0110, r25	; 0x800110 <y_axis+0x1>
 1fa:	80 93 0f 01 	sts	0x010F, r24	; 0x80010f <y_axis>
	
	switch(state1){
 1fe:	22 97       	sbiw	r28, 0x02	; 2
 200:	70 f5       	brcc	.+92     	; 0x25e <SM1Tick1+0x7e>
	}
	switch(state1){
		case Wait:
			break;
		case Act:
			if(x_axis >= 950){//up
 202:	80 91 11 01 	lds	r24, 0x0111	; 0x800111 <x_axis>
 206:	90 91 12 01 	lds	r25, 0x0112	; 0x800112 <x_axis+0x1>
 20a:	86 3b       	cpi	r24, 0xB6	; 182
 20c:	23 e0       	ldi	r18, 0x03	; 3
 20e:	92 07       	cpc	r25, r18
 210:	90 f0       	brcs	.+36     	; 0x236 <SM1Tick1+0x56>
				//PORTB = 0x02; 
				if (OCR0A > 0)
 212:	87 b5       	in	r24, 0x27	; 39
 214:	88 23       	and	r24, r24
 216:	31 f0       	breq	.+12     	; 0x224 <SM1Tick1+0x44>
				{
					OCR0A--;
 218:	87 b5       	in	r24, 0x27	; 39
 21a:	81 50       	subi	r24, 0x01	; 1
 21c:	87 bd       	out	0x27, r24	; 39
					OCR0B--;
 21e:	88 b5       	in	r24, 0x28	; 40
 220:	81 50       	subi	r24, 0x01	; 1
 222:	88 bd       	out	0x28, r24	; 40
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 224:	83 ed       	ldi	r24, 0xD3	; 211
 226:	90 e3       	ldi	r25, 0x30	; 48
 228:	01 97       	sbiw	r24, 0x01	; 1
 22a:	f1 f7       	brne	.-4      	; 0x228 <SM1Tick1+0x48>
 22c:	00 c0       	rjmp	.+0      	; 0x22e <SM1Tick1+0x4e>
 22e:	00 00       	nop
	x_axis = ADC_read(0);
	y_axis = ADC_read(1);
	
	switch(state1){
		case Wait:
			state1 = Act;
 230:	81 e0       	ldi	r24, 0x01	; 1
 232:	90 e0       	ldi	r25, 0x00	; 0
 234:	19 c0       	rjmp	.+50     	; 0x268 <SM1Tick1+0x88>
					OCR0A--;
					OCR0B--;
				}
				_delay_ms(50);
			}
			else if(x_axis <= 50){ //down
 236:	c3 97       	sbiw	r24, 0x33	; 51
 238:	a8 f4       	brcc	.+42     	; 0x264 <SM1Tick1+0x84>
				//PORTB = 0x04;
				if (OCR0A < 255)
 23a:	87 b5       	in	r24, 0x27	; 39
 23c:	8f 3f       	cpi	r24, 0xFF	; 255
 23e:	31 f0       	breq	.+12     	; 0x24c <SM1Tick1+0x6c>
				{
					OCR0A++;
 240:	87 b5       	in	r24, 0x27	; 39
 242:	8f 5f       	subi	r24, 0xFF	; 255
 244:	87 bd       	out	0x27, r24	; 39
					OCR0B++;
 246:	88 b5       	in	r24, 0x28	; 40
 248:	8f 5f       	subi	r24, 0xFF	; 255
 24a:	88 bd       	out	0x28, r24	; 40
 24c:	83 ed       	ldi	r24, 0xD3	; 211
 24e:	90 e3       	ldi	r25, 0x30	; 48
 250:	01 97       	sbiw	r24, 0x01	; 1
 252:	f1 f7       	brne	.-4      	; 0x250 <SM1Tick1+0x70>
 254:	00 c0       	rjmp	.+0      	; 0x256 <SM1Tick1+0x76>
 256:	00 00       	nop
	x_axis = ADC_read(0);
	y_axis = ADC_read(1);
	
	switch(state1){
		case Wait:
			state1 = Act;
 258:	81 e0       	ldi	r24, 0x01	; 1
 25a:	90 e0       	ldi	r25, 0x00	; 0
 25c:	05 c0       	rjmp	.+10     	; 0x268 <SM1Tick1+0x88>
			break;
		case Act:
			state1 = Act;
			break;
		default:
			state1 = Wait;
 25e:	80 e0       	ldi	r24, 0x00	; 0
 260:	90 e0       	ldi	r25, 0x00	; 0
 262:	02 c0       	rjmp	.+4      	; 0x268 <SM1Tick1+0x88>
	x_axis = ADC_read(0);
	y_axis = ADC_read(1);
	
	switch(state1){
		case Wait:
			state1 = Act;
 264:	81 e0       	ldi	r24, 0x01	; 1
 266:	90 e0       	ldi	r25, 0x00	; 0
			break;
		default:
			break;
	}
	return state1;
}
 268:	df 91       	pop	r29
 26a:	cf 91       	pop	r28
 26c:	08 95       	ret

0000026e <pwm_init>:
	
	return (ADC);
}

void pwm_init(){
	 	TCCR0A = (1<<COM0A1)|(1<<COM0A0)|(1<<COM0B1)|(1<<COM0B0)|(1<<WGM01)|(1<<WGM00);
 26e:	83 ef       	ldi	r24, 0xF3	; 243
 270:	84 bd       	out	0x24, r24	; 36
	 	TCCR0B = (1<<CS00);
 272:	81 e0       	ldi	r24, 0x01	; 1
 274:	85 bd       	out	0x25, r24	; 37
	 	OCR0A = 128;
 276:	80 e8       	ldi	r24, 0x80	; 128
 278:	87 bd       	out	0x27, r24	; 39
		OCR0B = 128;
 27a:	88 bd       	out	0x28, r24	; 40
 27c:	08 95       	ret

0000027e <main>:
// --------END User defined FSMs-----------------------------------------------

// Implement scheduler code from PES.
int main()
{
DDRA = 0x00; PORTA = 0xFF;
 27e:	11 b8       	out	0x01, r1	; 1
 280:	8f ef       	ldi	r24, 0xFF	; 255
 282:	82 b9       	out	0x02, r24	; 2
DDRB = 0xFF; PORTB = 0x00;
 284:	84 b9       	out	0x04, r24	; 4
 286:	15 b8       	out	0x05, r1	; 5
 288:	02 e3       	ldi	r16, 0x32	; 50
 28a:	10 e0       	ldi	r17, 0x00	; 0
 28c:	d0 e0       	ldi	r29, 0x00	; 0
 28e:	c0 e0       	ldi	r28, 0x00	; 0
 290:	51 e0       	ldi	r21, 0x01	; 1
 292:	40 e0       	ldi	r20, 0x00	; 0
 294:	30 e0       	ldi	r19, 0x00	; 0
 296:	20 e0       	ldi	r18, 0x00	; 0
 298:	04 c0       	rjmp	.+8      	; 0x2a2 <main+0x24>
    unsigned long int c;
    while(1){
        c = a%b;
        if(c==0){return b;}
        a = b;
b = c;
 29a:	06 2f       	mov	r16, r22
 29c:	17 2f       	mov	r17, r23
 29e:	d8 2f       	mov	r29, r24
 2a0:	c9 2f       	mov	r28, r25
//--------Find GCD function --------------------------------------------------
unsigned long int findGCD(unsigned long int a, unsigned long int b)
{
    unsigned long int c;
    while(1){
        c = a%b;
 2a2:	65 2f       	mov	r22, r21
 2a4:	74 2f       	mov	r23, r20
 2a6:	83 2f       	mov	r24, r19
 2a8:	92 2f       	mov	r25, r18
 2aa:	20 2f       	mov	r18, r16
 2ac:	31 2f       	mov	r19, r17
 2ae:	4d 2f       	mov	r20, r29
 2b0:	5c 2f       	mov	r21, r28
 2b2:	57 d0       	rcall	.+174    	; 0x362 <__udivmodsi4>
 2b4:	50 2f       	mov	r21, r16
 2b6:	41 2f       	mov	r20, r17
 2b8:	3d 2f       	mov	r19, r29
 2ba:	2c 2f       	mov	r18, r28
        if(c==0){return b;}
 2bc:	61 15       	cp	r22, r1
 2be:	71 05       	cpc	r23, r1
 2c0:	81 05       	cpc	r24, r1
 2c2:	91 05       	cpc	r25, r1
 2c4:	51 f7       	brne	.-44     	; 0x29a <main+0x1c>

//Greatest common divisor for all tasks or smallest time unit for tasks.
unsigned long int GCD = tmpGCD;

//Recalculate GCD periods for scheduler
unsigned long int SMTick1_period = SMTick1_calc/GCD;
 2c6:	62 e3       	ldi	r22, 0x32	; 50
 2c8:	70 e0       	ldi	r23, 0x00	; 0
 2ca:	80 e0       	ldi	r24, 0x00	; 0
 2cc:	90 e0       	ldi	r25, 0x00	; 0
 2ce:	20 2f       	mov	r18, r16
 2d0:	31 2f       	mov	r19, r17
 2d2:	4d 2f       	mov	r20, r29
 2d4:	5c 2f       	mov	r21, r28
 2d6:	45 d0       	rcall	.+138    	; 0x362 <__udivmodsi4>
static task task1;
task *tasks[] = {&task1};
const unsigned short numTasks = sizeof(tasks)/sizeof(task*);

// Task 1
task1.state = -1;//Task initial state.
 2d8:	e4 e0       	ldi	r30, 0x04	; 4
 2da:	f1 e0       	ldi	r31, 0x01	; 1
 2dc:	8f ef       	ldi	r24, 0xFF	; 255
 2de:	80 83       	st	Z, r24
task1.period = SMTick1_period;//Task Period.
 2e0:	21 83       	std	Z+1, r18	; 0x01
 2e2:	32 83       	std	Z+2, r19	; 0x02
 2e4:	43 83       	std	Z+3, r20	; 0x03
 2e6:	54 83       	std	Z+4, r21	; 0x04
task1.elapsedTime = SMTick1_period;//Task current elapsed time.
 2e8:	25 83       	std	Z+5, r18	; 0x05
 2ea:	36 83       	std	Z+6, r19	; 0x06
 2ec:	47 83       	std	Z+7, r20	; 0x07
 2ee:	50 87       	std	Z+8, r21	; 0x08
task1.TickFct = &SM1Tick1;//Function pointer for the tick.
 2f0:	80 ef       	ldi	r24, 0xF0	; 240
 2f2:	90 e0       	ldi	r25, 0x00	; 0
 2f4:	92 87       	std	Z+10, r25	; 0x0a
 2f6:	81 87       	std	Z+9, r24	; 0x09

// Set the timer and turn it on
TimerSet(GCD);
 2f8:	60 2f       	mov	r22, r16
 2fa:	71 2f       	mov	r23, r17
 2fc:	8d 2f       	mov	r24, r29
 2fe:	9c 2f       	mov	r25, r28
TimerOn();
 300:	e3 de       	rcall	.-570    	; 0xc8 <TimerSet>
 302:	f3 de       	rcall	.-538    	; 0xea <TimerOn>
ADC_init();
 304:	52 df       	rcall	.-348    	; 0x1aa <ADC_init>
 306:	b3 df       	rcall	.-154    	; 0x26e <pwm_init>
pwm_init();
 308:	c4 e0       	ldi	r28, 0x04	; 4
 30a:	d1 e0       	ldi	r29, 0x01	; 1
unsigned short i; // Scheduler for-loop iterator
while(1) {
    // Scheduler code
    for ( i = 0; i < numTasks; i++ ) {
        // Task is ready to tick
        if ( tasks[i]->elapsedTime == tasks[i]->period ) {
 30c:	4d 81       	ldd	r20, Y+5	; 0x05
 30e:	5e 81       	ldd	r21, Y+6	; 0x06
 310:	6f 81       	ldd	r22, Y+7	; 0x07
 312:	78 85       	ldd	r23, Y+8	; 0x08
 314:	89 81       	ldd	r24, Y+1	; 0x01
 316:	9a 81       	ldd	r25, Y+2	; 0x02
 318:	ab 81       	ldd	r26, Y+3	; 0x03
 31a:	bc 81       	ldd	r27, Y+4	; 0x04
 31c:	48 17       	cp	r20, r24
 31e:	59 07       	cpc	r21, r25
 320:	6a 07       	cpc	r22, r26
 322:	7b 07       	cpc	r23, r27
 324:	61 f4       	brne	.+24     	; 0x33e <main+0xc0>
 326:	88 81       	ld	r24, Y
 328:	e9 85       	ldd	r30, Y+9	; 0x09
            // Setting next state for task
            tasks[i]->state = tasks[i]->TickFct(tasks[i]->state);
 32a:	fa 85       	ldd	r31, Y+10	; 0x0a
 32c:	08 2e       	mov	r0, r24
 32e:	00 0c       	add	r0, r0
 330:	99 0b       	sbc	r25, r25
 332:	09 95       	icall
 334:	88 83       	st	Y, r24
 336:	1d 82       	std	Y+5, r1	; 0x05
 338:	1e 82       	std	Y+6, r1	; 0x06
            // Reset the elapsed time for next tick.
            tasks[i]->elapsedTime = 0;
 33a:	1f 82       	std	Y+7, r1	; 0x07
 33c:	18 86       	std	Y+8, r1	; 0x08
 33e:	8d 81       	ldd	r24, Y+5	; 0x05
 340:	9e 81       	ldd	r25, Y+6	; 0x06
        }
        tasks[i]->elapsedTime += 1;
 342:	af 81       	ldd	r26, Y+7	; 0x07
 344:	b8 85       	ldd	r27, Y+8	; 0x08
 346:	01 96       	adiw	r24, 0x01	; 1
 348:	a1 1d       	adc	r26, r1
 34a:	b1 1d       	adc	r27, r1
 34c:	8d 83       	std	Y+5, r24	; 0x05
 34e:	9e 83       	std	Y+6, r25	; 0x06
 350:	af 83       	std	Y+7, r26	; 0x07
 352:	b8 87       	std	Y+8, r27	; 0x08
 354:	80 91 17 01 	lds	r24, 0x0117	; 0x800117 <TimerFlag>
    }
	while(!TimerFlag);
 358:	88 23       	and	r24, r24
 35a:	e1 f3       	breq	.-8      	; 0x354 <main+0xd6>
 35c:	10 92 17 01 	sts	0x0117, r1	; 0x800117 <TimerFlag>
	TimerFlag = 0;
 360:	d5 cf       	rjmp	.-86     	; 0x30c <main+0x8e>

00000362 <__udivmodsi4>:
 362:	a1 e2       	ldi	r26, 0x21	; 33
}
 364:	1a 2e       	mov	r1, r26
 366:	aa 1b       	sub	r26, r26
 368:	bb 1b       	sub	r27, r27
 36a:	fd 01       	movw	r30, r26
 36c:	0d c0       	rjmp	.+26     	; 0x388 <__udivmodsi4_ep>

0000036e <__udivmodsi4_loop>:
 36e:	aa 1f       	adc	r26, r26
 370:	bb 1f       	adc	r27, r27
 372:	ee 1f       	adc	r30, r30
 374:	ff 1f       	adc	r31, r31
 376:	a2 17       	cp	r26, r18
 378:	b3 07       	cpc	r27, r19
 37a:	e4 07       	cpc	r30, r20
 37c:	f5 07       	cpc	r31, r21
 37e:	20 f0       	brcs	.+8      	; 0x388 <__udivmodsi4_ep>
 380:	a2 1b       	sub	r26, r18
 382:	b3 0b       	sbc	r27, r19
 384:	e4 0b       	sbc	r30, r20
 386:	f5 0b       	sbc	r31, r21

00000388 <__udivmodsi4_ep>:
 388:	66 1f       	adc	r22, r22
 38a:	77 1f       	adc	r23, r23
 38c:	88 1f       	adc	r24, r24
 38e:	99 1f       	adc	r25, r25
 390:	1a 94       	dec	r1
 392:	69 f7       	brne	.-38     	; 0x36e <__udivmodsi4_loop>
 394:	60 95       	com	r22
 396:	70 95       	com	r23
 398:	80 95       	com	r24
 39a:	90 95       	com	r25
 39c:	9b 01       	movw	r18, r22
 39e:	ac 01       	movw	r20, r24
 3a0:	bd 01       	movw	r22, r26
 3a2:	cf 01       	movw	r24, r30
 3a4:	08 95       	ret

000003a6 <_exit>:
 3a6:	f8 94       	cli

000003a8 <__stop_program>:
 3a8:	ff cf       	rjmp	.-2      	; 0x3a8 <__stop_program>
