Warning (10268): Verilog HDL information at detector.sv(31): always construct contains both blocking and non-blocking assignments File: C:/Users/adria/Documents/Feina/coincidence_detector/rtl/detector.sv Line: 31
