Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Aug  7 13:39:16 2025
| Host         : afiflaptop running 64-bit major release  (build 9200)
| Command      : report_drc -file top_module_drc_routed.rpt -pb top_module_drc_routed.pb -rpx top_module_drc_routed.rpx
| Design       : top_module
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 2
+-------------+----------+-------------------------------------------------------------+--------+
| Rule        | Severity | Description                                                 | Checks |
+-------------+----------+-------------------------------------------------------------+--------+
| PDRC-153    | Warning  | Gated clock check                                           | 1      |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1      |
+-------------+----------+-------------------------------------------------------------+--------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net seg_clk/counter_reg[15]_0 is a gated clock net sourced by a combinational pin seg_clk/dig_sel[1]_i_2/O, cell seg_clk/dig_sel[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT seg_clk/dig_sel[1]_i_2 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
score_dsp/dig_sel_reg[0], score_dsp/dig_sel_reg[1]
Related violations: <none>


