
<html><head><title>Introduction</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="shubh" />
<meta name="CreateDate" content="2022-04-18" />
<meta name="CreateTime" content="1650345138" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="This book contains overview information about VHDL-AMS for AMS Designer." />
<meta name="DocTitle" content="Cadence VHDL-AMS Overview" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Introduction" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-3.3.1" />
<meta name="Keyword" content="vhdlamsov" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2022-04-18" />
<meta name="ModifiedTime" content="1650345138" />
<meta name="NextFile" content="chap2.html" />
<meta name="Group" content="Analog Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification" />
<meta name="PrevFile" content="preface.html" />
<meta name="c_product" content="Xcelium" />
<meta name="Product" content="Xcelium" />
<meta name="ProductFamily" content="Xcelium" />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2022 Cadence Design Systems Inc." />
<meta name="Title" content="Cadence VHDL-AMS Overview -- Introduction" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="22.09" />
<meta name="SpaceKey" content="vhdlamsov2209" />
<meta name="webflare-version" content="2.2" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vhdlamsovTOC.html">Contents</a></li><li><a class="prev" href="preface.html" title="Preface">Preface</a></li><li style="float: right;"><a class="viewPrint" href="vhdlamsov.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap2.html" title="VHDL-AMS Modeling Styles">VHDL-AMS Modeling Styles</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Cadence VHDL-AMS Overview<br />Product Version 22.09, April 2022</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<h1>1
<a id="pgfId-1032955"></a></h1>
<h1>
<a id="pgfId-1033512"></a><hr />
Introduction<hr />
</h1>
<h2>
<a id="pgfId-1033616"></a>What is VHDL-AMS?</h2>

<p>
<a id="pgfId-1034693"></a>The VHDL language has been extended to support analog and mixed-signal design. This extension is referred to as VHDL-AMS and is defined in the IEEE 1076.1 standard. The extensions to the core IEEE 1076 standard support analog behavioral modeling. These extensions support both conservative system and signal flow system semantics.</p>
<p>
<a id="pgfId-1036770"></a>When you use the Cadence AMS Designer environment, you can directly instantiate textual VHDL-AMS views &#8212; along with VHDL (digital), Verilog-A, Verilog-AMS, Verilog (digital), and Spectre primitive views &#8212; from within the Virtuoso schematic composer tool.</p>

<h2>
<a id="pgfId-1033825"></a>Extensions to VHDL</h2>

<p>
<a id="pgfId-1034826"></a>Since VHDL first became a standard, a number of extensions have been added to the language. These extensions allow the language to be used for digital synthesis, gate level simulation, and now analog and mixed-signal modeling and simulation.</p>
<p>
<a id="pgfId-1036441"></a>The Cadence solution currently supports the following extensions: </p>
<ul><li>
<a id="pgfId-1034827"></a><em>ANSI/IEEE Std 1076-1993, IEEE standard VHDL Language Reference Manual</em></li><li>
<a id="pgfId-1034828"></a><em>IEEE Std 1076-1987 IEEE, standard VHDL Language Reference Manual</em></li><li>
<a id="pgfId-1034831"></a><em>IEEE Std 1076.1-1999 IEEE, standard VHDL Analog and Mixed-signal Extensions</em></li><li>
<a id="pgfId-1034832"></a><em>IEEE Std 1076.2-1996 IEEE, Standard VHDL Mathematical Packages</em></li><li>
<a id="pgfId-1034833"></a><em>IEEE Std 1076.3-1997 IEEE, Standard VHDL Synthesis Packages</em></li><li>
<a id="pgfId-1034835"></a><em>IEEE Std 1076.4-2000, IEEE standard for VITAL ASIC (application specific integrated circuit) Modeling Specification</em></li><li>
<a id="pgfId-1034836"></a><em>IEEE Std 1076.6-1999, IEEE Standard for VHDL Register Transfer Level (RTL) Synthesis</em></li></ul>






<p>
<a id="pgfId-1034009"></a>If you plan to use VHDL for digital synthesis, be aware that digital synthesis tools support only the subset of the language specified by the 1076.6-1999 and 1076.3-1997 extensions.</p>

<h2>
<a id="pgfId-1033829"></a>Benefits of VHDL-AMS</h2>
<p>
<a id="pgfId-1036613"></a>VHDL-AMS provides many benefits, including:</p>

<ul><li>
<a id="pgfId-1036616"></a>The ability to model discrete and continuous time systems at various levels of abstraction. Most of the constructs required for modeling are built into the language; others are provided by standardized packages.</li><li>
<a id="pgfId-1036755"></a>Support for a variety of modeling styles, including dataflow modeling, modeling conservative systems, and creating structural designs. The support that VHDL-AMS provides for simulation, description, and digital synthesis means the language is useful throughout the design cycle. The ability to describe designs at the data flow and analog behavioral levels allows you to concentrate on the concept of the design rather than on low level details.</li><li>
<a id="pgfId-1036758"></a>Support for analog behavioral models, which allow for significantly faster simulations at the system level.</li><li>
<a id="pgfId-1035903"></a>The ability to access libraries of predefined components.</li><li>
<a id="pgfId-1036633"></a>Support for packages, which facilitates sharing a group of design data, types, functions, and procedures under a single name.</li><li>
<a id="pgfId-1036584"></a>Support for hierarchies, so that design entities can be instantiated within other design entities as components. The process of binding design entities to the component references in hierarchical descriptions supports an iterative, fluid approach to development.</li><li>
<a id="pgfId-1036646"></a>Support for binding components with entity architecture pairs under the control of configurations. Both Cadence configurations and VHDL configurations are supported.</li><li>
<a id="pgfId-1035404"></a>Wide support and portability to other design environments. The fact that VHDL-AMS is non-proprietary means that there is a large selection of VHDL and VHDL-AMS models available.</li><li>
<a id="pgfId-1036747"></a>The ability, when using the AMS Designer environment, to incorporate and simulate two standard, public languages (VHDL-AMS and Verilog-AMS) in the same design.</li><li>
<a id="pgfId-1036749"></a>Support for bottom-up verification, which allows for faster full chip verification.</li></ul>










<h2>
<a id="pgfId-1033924"></a>Implications of Using VHDL-AMS</h2>
<p>
<a id="pgfId-1035921"></a>The potential lifetime of a design is extended beyond the lifetime of the underlying hardware technology, protecting against technology changes. A shorter development time is also likely due to the ability to verify design concepts before deciding on hardware.</p>

<p>
<a id="pgfId-1035473"></a>Textual descriptions augment schematics by allowing definition of the behavior of a cell rather than just selecting predefined cells from a library.</p>

<p>
<a id="pgfId-1035915"></a>VHDL-AMS promotes the use of more simulation during the development phase, allowing designers to explore a wider set of alternative solutions to a given problem.</p>

<p>
<a id="pgfId-1035983"></a>Adopting a consistent style of coding with the ability to make modifications quickly encourages designers to share their models and designs thus increasing IP reuse. Further advantages are also found as you consider digital synthesis, design for test, and characterization solutions.</p>

<h2>
<a id="pgfId-1036181"></a>References to the VHDL-AMS Language Reference</h2>

<p>
<a id="pgfId-1036187"></a>This document refers frequently to the <em>IEEE Standard VHDL Analog and Mixed-Signal Extensions Language Reference</em>, using a notation like, &#8220;See LRM 3.2,&#8221; where the numbers indicate the relevant section and subsection in the reference.</p>

<h2>
<a id="pgfId-1036830"></a>Using VHDL-AMS with Other Languages</h2>

<p>
<a id="pgfId-1036831"></a>For more information about using VHDL-AMS with other languages in a mixed-signal design, see chapter 4, &#8220;Preparing the Design: Using Mixed Languages,&#8221; in <em>Virtuoso AMS Designer Simulator User Guide</em>.</p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="preface.html" id="prev" title="Preface">Preface</a></em></b><b><em><a href="chap2.html" id="nex" title="VHDL-AMS Modeling Styles">VHDL-AMS Modeling Styles</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2022, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;⠀ </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>