#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x1608e3440 .scope module, "tb_ren_conv_top_wrapper" "tb_ren_conv_top_wrapper" 2 3;
 .timescale 0 0;
P_0x16093d640 .param/l "COL_WIDTH" 0 2 6, +C4<00000000000000000000000000001000>;
P_0x16093d680 .param/l "IMG_ADDR_WIDTH" 0 2 8, +C4<00000000000000000000000000000110>;
P_0x16093d6c0 .param/l "IMG_BASE_ADDR" 0 2 78, C4<00110000000000000000000100000000>;
P_0x16093d700 .param/l "KERN_BASE_ADDR" 0 2 79, C4<00110000000000000000001000000000>;
P_0x16093d740 .param/l "KERN_CNT_WIDTH" 0 2 7, +C4<00000000000000000000000000000011>;
P_0x16093d780 .param/l "KERN_COL_WIDTH" 0 2 5, +C4<00000000000000000000000000000011>;
P_0x16093d7c0 .param/l "NO_OF_INSTS" 0 2 4, +C4<00000000000000000000000000000100>;
P_0x16093d800 .param/l "REG_BASE_ADDR" 0 2 77, C4<00110000000000000000000000000000>;
P_0x16093d840 .param/l "RES_BASE_ADDR" 0 2 80, C4<00110000000000000000001100000000>;
P_0x16093d880 .param/l "RSLT_ADDR_WIDTH" 0 2 9, +C4<00000000000000000000000000000110>;
P_0x16093d8c0 .param/l "VERBOSE" 0 2 81, +C4<00000000000000000000000000000010>;
v0x160975b60_0 .var "clk", 0 0;
v0x160975c10_0 .var "cols", 7 0;
v0x160975cc0_0 .var "en_max_pool", 0 0;
v0x160975d70_0 .var/i "i", 31 0;
v0x160975e20 .array "image", 31 0, 23 0;
v0x160975f00_0 .var/i "iter", 31 0;
v0x160975fb0_0 .var "kern_addr_mode", 0 0;
v0x160976050_0 .var "kern_cols", 2 0;
v0x160976100 .array "kernels", 31 0, 23 0;
v0x160976210_0 .var "kerns", 2 0;
v0x1609762b0_0 .var "mask", 2 0;
v0x160976360_0 .var "reset", 0 0;
v0x160976400 .array "result", 31 0, 7 0;
v0x1609764a0_0 .var "result_cols", 7 0;
v0x160976550 .array "result_sim", 31 0, 7 0;
v0x1609765f0_0 .var "shift", 3 0;
v0x1609766a0_0 .var "stride", 7 0;
v0x160976830_0 .var "wb_clk_i", 0 0;
v0x1609768c0_0 .var "wb_rst_i", 0 0;
v0x160976950_0 .net "wbs_ack_o", 0 0, L_0x160976fb0;  1 drivers
v0x1609769e0_0 .var "wbs_adr_i", 31 0;
v0x160976a70_0 .var "wbs_cyc_i", 0 0;
v0x160976b00_0 .var "wbs_dat_i", 31 0;
v0x160976b90_0 .net "wbs_dat_o", 31 0, v0x160974970_0;  1 drivers
v0x160976c20_0 .var "wbs_sel_i", 3 0;
v0x160976cb0_0 .var "wbs_stb_i", 0 0;
v0x160976d40_0 .var "wbs_we_i", 0 0;
E_0x1608d3b70 .event anyedge, v0x160976360_0;
E_0x1608c6570 .event anyedge, v0x160975b60_0;
S_0x1608ee950 .scope task, "calculate_results" "calculate_results" 2 261, 2 261 0, S_0x1608e3440;
 .timescale 0 0;
v0x1608fb940_0 .var/i "c", 31 0;
v0x1608c5e50 .array "conv_result", 31 0, 20 0;
v0x1608c5b10_0 .var/i "kc", 31 0;
v0x1608ba380_0 .var/i "ks", 31 0;
TD_tb_ren_conv_top_wrapper.calculate_results ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1608ba380_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x1608ba380_0;
    %load/vec4 v0x160976210_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1608fb940_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x1608fb940_0;
    %load/vec4 v0x160975c10_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 21;
    %load/vec4 v0x1608fb940_0;
    %load/vec4 v0x1608ba380_0;
    %load/vec4 v0x160975c10_0;
    %pad/u 32;
    %mul;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x1608c5e50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1608c5b10_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x1608c5b10_0;
    %load/vec4 v0x160976050_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.5, 5;
    %load/vec4 v0x1608fb940_0;
    %load/vec4 v0x1608ba380_0;
    %load/vec4 v0x160975c10_0;
    %pad/u 32;
    %mul;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1608c5e50, 4;
    %load/vec4 v0x1609762b0_0;
    %parti/s 1, 0, 2;
    %pad/u 21;
    %load/vec4 v0x1608fb940_0;
    %load/vec4 v0x1608c5b10_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x160975e20, 4;
    %parti/s 8, 0, 2;
    %pad/u 21;
    %load/vec4 v0x1608ba380_0;
    %pushi/vec4 4, 0, 32;
    %ix/getv 5, v0x160975fb0_0;
    %shiftl 5;
    %mul;
    %load/vec4 v0x1608c5b10_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x160976100, 4;
    %parti/s 8, 0, 2;
    %pad/u 21;
    %mul;
    %mul;
    %add;
    %load/vec4 v0x1609762b0_0;
    %parti/s 1, 1, 2;
    %pad/u 21;
    %load/vec4 v0x1608fb940_0;
    %load/vec4 v0x1608c5b10_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x160975e20, 4;
    %parti/s 8, 8, 5;
    %pad/u 21;
    %load/vec4 v0x1608ba380_0;
    %pushi/vec4 4, 0, 32;
    %ix/getv 5, v0x160975fb0_0;
    %shiftl 5;
    %mul;
    %load/vec4 v0x1608c5b10_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x160976100, 4;
    %parti/s 8, 8, 5;
    %pad/u 21;
    %mul;
    %mul;
    %add;
    %load/vec4 v0x1609762b0_0;
    %parti/s 1, 2, 3;
    %pad/u 21;
    %load/vec4 v0x1608fb940_0;
    %load/vec4 v0x1608c5b10_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x160975e20, 4;
    %parti/s 8, 16, 6;
    %pad/u 21;
    %load/vec4 v0x1608ba380_0;
    %pushi/vec4 4, 0, 32;
    %ix/getv 5, v0x160975fb0_0;
    %shiftl 5;
    %mul;
    %load/vec4 v0x1608c5b10_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x160976100, 4;
    %parti/s 8, 16, 6;
    %pad/u 21;
    %mul;
    %mul;
    %add;
    %load/vec4 v0x1608fb940_0;
    %load/vec4 v0x1608ba380_0;
    %load/vec4 v0x160975c10_0;
    %pad/u 32;
    %mul;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x1608c5e50, 4, 0;
    %load/vec4 v0x1608c5b10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1608c5b10_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0x1608fb940_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1608fb940_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0x1608ba380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1608ba380_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x160975cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1608ba380_0, 0, 32;
T_0.8 ;
    %load/vec4 v0x1608ba380_0;
    %load/vec4 v0x160976210_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.9, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1608fb940_0, 0, 32;
T_0.10 ;
    %load/vec4 v0x1608fb940_0;
    %load/vec4 v0x160975c10_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.11, 5;
    %load/vec4 v0x1608ba380_0;
    %load/vec4 v0x160975c10_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x1608fb940_0;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x1608c5e50, 4;
    %load/vec4 v0x1608ba380_0;
    %load/vec4 v0x160975c10_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x1608fb940_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1608c5e50, 4;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.12, 8;
    %load/vec4 v0x1608ba380_0;
    %load/vec4 v0x160975c10_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x1608fb940_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1608c5e50, 4;
    %jmp/1 T_0.13, 8;
T_0.12 ; End of true expr.
    %load/vec4 v0x1608ba380_0;
    %load/vec4 v0x160975c10_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x1608fb940_0;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x1608c5e50, 4;
    %jmp/0 T_0.13, 8;
 ; End of false expr.
    %blend;
T_0.13;
    %pad/u 8;
    %load/vec4 v0x1608ba380_0;
    %load/vec4 v0x160975c10_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %load/vec4 v0x1608fb940_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x160976550, 4, 0;
    %load/vec4 v0x1608ba380_0;
    %load/vec4 v0x160975c10_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %load/vec4 v0x1608fb940_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %add;
    %load/vec4 v0x1608ba380_0;
    %load/vec4 v0x160975c10_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %load/vec4 v0x1608fb940_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x160976550, 4;
    %vpi_call 2 291 "$display", "result_sim[%0d] = %0d", S<1,vec4,u32>, S<0,vec4,u8> {2 0 0};
    %load/vec4 v0x1608fb940_0;
    %addi 2, 0, 32;
    %store/vec4 v0x1608fb940_0, 0, 32;
    %jmp T_0.10;
T_0.11 ;
    %load/vec4 v0x1608ba380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1608ba380_0, 0, 32;
    %jmp T_0.8;
T_0.9 ;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1608fb940_0, 0, 32;
T_0.14 ;
    %load/vec4 v0x1608fb940_0;
    %load/vec4 v0x1609764a0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.15, 5;
    %ix/getv/s 4, v0x1608fb940_0;
    %load/vec4a v0x1608c5e50, 4;
    %pad/u 8;
    %ix/getv/s 4, v0x1608fb940_0;
    %store/vec4a v0x160976550, 4, 0;
    %vpi_call 2 298 "$display", "result_sim[%0d] = %0d", v0x1608fb940_0, &A<v0x160976550, v0x1608fb940_0 > {0 0 0};
    %load/vec4 v0x1608fb940_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1608fb940_0, 0, 32;
    %jmp T_0.14;
T_0.15 ;
T_0.7 ;
    %end;
S_0x1608f2e20 .scope task, "compare_results" "compare_results" 2 232, 2 232 0, S_0x1608e3440;
 .timescale 0 0;
v0x1608b9390_0 .var/i "error_cnt", 31 0;
TD_tb_ren_conv_top_wrapper.compare_results ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1608b9390_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x160975d70_0, 0, 32;
T_1.16 ;
    %load/vec4 v0x160975d70_0;
    %load/vec4 v0x1609764a0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_1.17, 5;
    %ix/getv/s 4, v0x160975d70_0;
    %load/vec4a v0x160976400, 4;
    %ix/getv/s 4, v0x160975d70_0;
    %load/vec4a v0x160976550, 4;
    %cmp/ne;
    %jmp/0xz  T_1.18, 6;
    %load/vec4 v0x1608b9390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1608b9390_0, 0, 32;
    %vpi_call 2 241 "$display", "MISMATCH: Actual = %d != Simulated = %d at index %d, ERROR_CNT %d", &A<v0x160976400, v0x160975d70_0 >, &A<v0x160976550, v0x160975d70_0 >, v0x160975d70_0, v0x1608b9390_0 {0 0 0};
    %jmp T_1.19;
T_1.18 ;
    %vpi_call 2 245 "$display", "   MATCH: Actual = %d == Simulated = %d at index %d", &A<v0x160976400, v0x160975d70_0 >, &A<v0x160976550, v0x160975d70_0 >, v0x160975d70_0 {0 0 0};
T_1.19 ;
    %load/vec4 v0x160975d70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x160975d70_0, 0, 32;
    %jmp T_1.16;
T_1.17 ;
    %load/vec4 v0x1608b9390_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.20, 4;
    %vpi_call 2 249 "$display", "STATUS: No errors found" {0 0 0};
T_1.20 ;
    %end;
S_0x1608f2010 .scope task, "config_hw" "config_hw" 2 339, 2 339 0, S_0x1608e3440;
 .timescale 0 0;
v0x1608b85f0_0 .var "cols_in", 7 0;
v0x1608b83a0_0 .var "en_max_pool_in", 0 0;
v0x1608b78c0_0 .var "inst_no", 7 0;
v0x1608b75b0_0 .var "kern_addr_mode_in", 0 0;
v0x1608b7150_0 .var "kern_cols_in", 2 0;
v0x1608a4770_0 .var "kerns_in", 2 0;
v0x1608ad590_0 .var "mask_in", 2 0;
v0x1608acd80_0 .var "result_cols_in", 7 0;
v0x1608ac2e0_0 .var "shift_in", 3 0;
v0x1608ad8a0_0 .var "stride_in", 7 0;
TD_tb_ren_conv_top_wrapper.config_hw ;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x1608b78c0_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %addi 4, 0, 32;
    %store/vec4 v0x160975520_0, 0, 32;
    %load/vec4 v0x1608b7150_0;
    %pad/u 32;
    %load/vec4 v0x1608b85f0_0;
    %pad/u 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x1608a4770_0;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x1608ad8a0_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x1609755b0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x160975360;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x1608b78c0_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %addi 8, 0, 32;
    %store/vec4 v0x160975520_0, 0, 32;
    %load/vec4 v0x1608acd80_0;
    %pad/u 32;
    %load/vec4 v0x1608ac2e0_0;
    %pad/u 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x1608b75b0_0;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x1608b83a0_0;
    %pad/u 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x1608ad590_0;
    %pad/u 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x1609755b0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x160975360;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x1608b78c0_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x160975520_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x1609755b0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x160975360;
    %join;
    %end;
S_0x1608ef800 .scope task, "config_test" "config_test" 2 143, 2 143 0, S_0x1608e3440;
 .timescale 0 0;
v0x1608abfd0_0 .var "test_no", 31 0;
TD_tb_ren_conv_top_wrapper.config_test ;
    %load/vec4 v0x1608abfd0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.22, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x160976050_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x160975c10_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x160976210_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x1609766a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x160975fb0_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x1609765f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x160975cc0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x1609762b0_0, 0, 3;
    %load/vec4 v0x160975cc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.24, 8;
    %load/vec4 v0x160975c10_0;
    %pad/u 32;
    %load/vec4 v0x160976210_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.25, 8;
T_3.24 ; End of true expr.
    %load/vec4 v0x160975c10_0;
    %pad/u 32;
    %load/vec4 v0x160976210_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.25, 8;
 ; End of false expr.
    %blend;
T_3.25;
    %pad/u 8;
    %store/vec4 v0x1609764a0_0, 0, 8;
    %jmp T_3.23;
T_3.22 ;
    %load/vec4 v0x1608abfd0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.26, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x160976050_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x160975c10_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x160976210_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x1609766a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x160975fb0_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x1609765f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x160975cc0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x1609762b0_0, 0, 3;
    %load/vec4 v0x160975cc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.28, 8;
    %load/vec4 v0x160975c10_0;
    %pad/u 32;
    %load/vec4 v0x160976210_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.29, 8;
T_3.28 ; End of true expr.
    %load/vec4 v0x160975c10_0;
    %pad/u 32;
    %load/vec4 v0x160976210_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.29, 8;
 ; End of false expr.
    %blend;
T_3.29;
    %pad/u 8;
    %store/vec4 v0x1609764a0_0, 0, 8;
    %jmp T_3.27;
T_3.26 ;
    %load/vec4 v0x1608abfd0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_3.30, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x160976050_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x160975c10_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x160976210_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x1609766a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x160975fb0_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x1609765f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x160975cc0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x1609762b0_0, 0, 3;
    %load/vec4 v0x160975cc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.32, 8;
    %load/vec4 v0x160975c10_0;
    %pad/u 32;
    %load/vec4 v0x160976210_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.33, 8;
T_3.32 ; End of true expr.
    %load/vec4 v0x160975c10_0;
    %pad/u 32;
    %load/vec4 v0x160976210_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.33, 8;
 ; End of false expr.
    %blend;
T_3.33;
    %pad/u 8;
    %store/vec4 v0x1609764a0_0, 0, 8;
    %jmp T_3.31;
T_3.30 ;
    %load/vec4 v0x1608abfd0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.34, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x160976050_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x160975c10_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x160976210_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x1609766a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x160975fb0_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x1609765f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x160975cc0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x1609762b0_0, 0, 3;
    %load/vec4 v0x160975cc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.36, 8;
    %load/vec4 v0x160975c10_0;
    %pad/u 32;
    %load/vec4 v0x160976210_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.37, 8;
T_3.36 ; End of true expr.
    %load/vec4 v0x160975c10_0;
    %pad/u 32;
    %load/vec4 v0x160976210_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.37, 8;
 ; End of false expr.
    %blend;
T_3.37;
    %pad/u 8;
    %store/vec4 v0x1609764a0_0, 0, 8;
T_3.34 ;
T_3.31 ;
T_3.27 ;
T_3.23 ;
    %vpi_call 2 195 "$display", "-----------SIMLULATION PARAMS------------" {0 0 0};
    %vpi_call 2 196 "$display", "kern_cols        = %0d", v0x160976050_0 {0 0 0};
    %vpi_call 2 197 "$display", "cols             = %0d", v0x160975c10_0 {0 0 0};
    %vpi_call 2 198 "$display", "kerns            = %0d", v0x160976210_0 {0 0 0};
    %vpi_call 2 199 "$display", "stride           = %0d", v0x1609766a0_0 {0 0 0};
    %vpi_call 2 200 "$display", "kern_addr_mode   = %0d", v0x160975fb0_0 {0 0 0};
    %vpi_call 2 201 "$display", "shift            = %0d", v0x1609765f0_0 {0 0 0};
    %vpi_call 2 202 "$display", "en_max_pool      = %0d", v0x160975cc0_0 {0 0 0};
    %vpi_call 2 203 "$display", "mask             = %0d", v0x1609762b0_0 {0 0 0};
    %vpi_call 2 204 "$display", "result_cols      = %0d", v0x1609764a0_0 {0 0 0};
    %vpi_call 2 205 "$display", "-----------------------------------------" {0 0 0};
    %end;
S_0x1608c6c60 .scope task, "load_data" "load_data" 2 304, 2 304 0, S_0x1608e3440;
 .timescale 0 0;
TD_tb_ren_conv_top_wrapper.load_data ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x160975d70_0, 0, 32;
T_4.38 ;
    %load/vec4 v0x160975d70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.39, 5;
    %load/vec4 v0x160975d70_0;
    %load/vec4 v0x160975d70_0;
    %addi 1, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x160975d70_0;
    %addi 2, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %pad/s 24;
    %ix/getv/s 4, v0x160975d70_0;
    %store/vec4a v0x160975e20, 4, 0;
    %load/vec4 v0x160975d70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x160975d70_0, 0, 32;
    %jmp T_4.38;
T_4.39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x160975d70_0, 0, 32;
T_4.40 ;
    %load/vec4 v0x160975d70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.41, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x160975d70_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x160975d70_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %muli 256, 0, 32;
    %add;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x160975d70_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %muli 65536, 0, 32;
    %add;
    %pad/u 24;
    %ix/getv/s 4, v0x160975d70_0;
    %store/vec4a v0x160976100, 4, 0;
    %load/vec4 v0x160975d70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x160975d70_0, 0, 32;
    %jmp T_4.40;
T_4.41 ;
    %end;
S_0x1608ca320 .scope task, "poll_done" "poll_done" 2 209, 2 209 0, S_0x1608e3440;
 .timescale 0 0;
v0x16089f210_0 .var/i "cnt", 31 0;
v0x1608a38b0_0 .var "data_", 31 0;
v0x1608a3150_0 .var "inst_no", 7 0;
E_0x1608ad620 .event posedge, v0x160975b60_0;
TD_tb_ren_conv_top_wrapper.poll_done ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1608a38b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x16089f210_0, 0, 32;
T_5.42 ;
    %load/vec4 v0x1608a38b0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_5.43, 8;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x1608a3150_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x160975240_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_read, S_0x160975050;
    %join;
    %load/vec4 v0x1609752d0_0;
    %store/vec4 v0x1608a38b0_0, 0, 32;
    %load/vec4 v0x16089f210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x16089f210_0, 0, 32;
    %load/vec4 v0x16089f210_0;
    %cmpi/s 100, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.44, 5;
    %vpi_call 2 224 "$display", "Stuck in polling for done... Finishing" {0 0 0};
    %vpi_call 2 225 "$finish" {0 0 0};
T_5.44 ;
    %pushi/vec4 10, 0, 32;
T_5.46 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.47, 5;
    %jmp/1 T_5.47, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1608ad620;
    %jmp T_5.46;
T_5.47 ;
    %pop/vec4 1;
    %jmp T_5.42;
T_5.43 ;
    %end;
S_0x1608c7b10 .scope task, "readback_results" "readback_results" 2 253, 2 253 0, S_0x1608e3440;
 .timescale 0 0;
v0x16089e640_0 .var "inst_no", 7 0;
TD_tb_ren_conv_top_wrapper.readback_results ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x160975d70_0, 0, 32;
T_6.48 ;
    %load/vec4 v0x160975d70_0;
    %load/vec4 v0x1609764a0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_6.49, 5;
    %pushi/vec4 805307136, 0, 32;
    %load/vec4 v0x16089e640_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x160975d70_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x160975240_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_read, S_0x160975050;
    %join;
    %load/vec4 v0x1609752d0_0;
    %pad/u 8;
    %ix/getv/s 4, v0x160975d70_0;
    %store/vec4a v0x160976400, 4, 0;
    %load/vec4 v0x160975d70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x160975d70_0, 0, 32;
    %jmp T_6.48;
T_6.49 ;
    %end;
S_0x16089ee70 .scope module, "ren_conv_top_wrapper_inst" "ren_conv_top_wrapper" 2 53, 3 3 0, S_0x1608e3440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x1608f0590 .param/l "COL_WIDTH" 0 3 7, +C4<00000000000000000000000000001000>;
P_0x1608f05d0 .param/l "IMG_ADDR_WIDTH" 0 3 9, +C4<00000000000000000000000000000110>;
P_0x1608f0610 .param/l "KERN_CNT_WIDTH" 0 3 8, +C4<00000000000000000000000000000011>;
P_0x1608f0650 .param/l "KERN_COL_WIDTH" 0 3 6, +C4<00000000000000000000000000000011>;
P_0x1608f0690 .param/l "NO_OF_INSTS" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x1608f06d0 .param/l "RSLT_ADDR_WIDTH" 0 3 10, +C4<00000000000000000000000000000110>;
L_0x160976dd0 .functor OR 1, v0x16093f070_0, v0x1609505b0_0, C4<0>, C4<0>;
L_0x160976ec0 .functor OR 1, L_0x160976dd0, v0x160961aa0_0, C4<0>, C4<0>;
L_0x160976fb0 .functor OR 1, L_0x160976ec0, v0x160973070_0, C4<0>, C4<0>;
v0x160973f80_0 .net *"_ivl_0", 0 0, L_0x160976dd0;  1 drivers
v0x160974020_0 .net *"_ivl_2", 0 0, L_0x160976ec0;  1 drivers
v0x1609740c0_0 .var "addr_r", 1 0;
v0x160974150_0 .net "wb_clk_i", 0 0, v0x160976830_0;  1 drivers
v0x160974260_0 .net "wb_rst_i", 0 0, v0x1609768c0_0;  1 drivers
v0x160974370_0 .net "wbs_ack_o", 0 0, L_0x160976fb0;  alias, 1 drivers
v0x160974400_0 .net "wbs_ack_out_0", 0 0, v0x16093f070_0;  1 drivers
v0x160974490_0 .net "wbs_ack_out_1", 0 0, v0x1609505b0_0;  1 drivers
v0x160974520_0 .net "wbs_ack_out_2", 0 0, v0x160961aa0_0;  1 drivers
v0x160974630_0 .net "wbs_ack_out_3", 0 0, v0x160973070_0;  1 drivers
v0x1609746c0_0 .net "wbs_adr_i", 31 0, v0x1609769e0_0;  1 drivers
v0x1609747d0_0 .net "wbs_cyc_i", 0 0, v0x160976a70_0;  1 drivers
v0x1609748e0_0 .net "wbs_dat_i", 31 0, v0x160976b00_0;  1 drivers
v0x160974970_0 .var "wbs_dat_o", 31 0;
v0x160974a00_0 .net "wbs_dat_out_0", 31 0, L_0x1609776d0;  1 drivers
v0x160974a90_0 .net "wbs_dat_out_1", 31 0, L_0x16097b150;  1 drivers
v0x160974b20_0 .net "wbs_dat_out_2", 31 0, L_0x16097efc0;  1 drivers
v0x160974cb0_0 .net "wbs_dat_out_3", 31 0, L_0x160982790;  1 drivers
v0x160974d40_0 .net "wbs_sel_i", 3 0, v0x160976c20_0;  1 drivers
v0x160974dd0_0 .net "wbs_stb_i", 0 0, v0x160976cb0_0;  1 drivers
v0x160974ee0_0 .net "wbs_we_i", 0 0, v0x160976d40_0;  1 drivers
E_0x1608c5ba0/0 .event anyedge, v0x1609740c0_0, v0x16093fbf0_0, v0x160951110_0, v0x1609627a0_0;
E_0x1608c5ba0/1 .event anyedge, v0x160973bb0_0;
E_0x1608c5ba0 .event/or E_0x1608c5ba0/0, E_0x1608c5ba0/1;
E_0x16089fb50 .event posedge, v0x16093f850_0;
S_0x1608a2530 .scope module, "ren_conv_top_inst_0" "ren_conv_top" 3 67, 4 6 0, S_0x16089ee70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x160871880 .param/l "COL_WIDTH" 0 4 12, +C4<00000000000000000000000000001000>;
P_0x1608718c0 .param/l "IMG_ADDR_WIDTH" 0 4 14, +C4<00000000000000000000000000000110>;
P_0x160871900 .param/l "KERN_CNT_WIDTH" 0 4 13, +C4<00000000000000000000000000000011>;
P_0x160871940 .param/l "KERN_COL_WIDTH" 0 4 11, +C4<00000000000000000000000000000011>;
P_0x160871980 .param/l "MY_ADDR" 0 4 8, C4<000000000000000000000000000110000>;
P_0x1608719c0 .param/l "MY_ADDR_LSB" 0 4 10, +C4<00000000000000000000000000011000>;
P_0x160871a00 .param/l "MY_ADDR_MSB" 0 4 9, +C4<00000000000000000000000000100000>;
P_0x160871a40 .param/l "RSLT_ADDR_WIDTH" 0 4 15, +C4<00000000000000000000000000000110>;
L_0x1609770e0 .functor BUFZ 1, v0x160976830_0, C4<0>, C4<0>, C4<0>;
L_0x160977150 .functor BUFZ 1, v0x1609768c0_0, C4<0>, C4<0>, C4<0>;
L_0x160977510 .functor AND 1, L_0x1609773f0, v0x160976a70_0, C4<1>, C4<1>;
L_0x1609775e0 .functor AND 1, L_0x160977510, v0x160976cb0_0, C4<1>, C4<1>;
L_0x1609776d0 .functor BUFZ 32, v0x16093efc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x160977b90 .functor AND 1, L_0x160977a50, L_0x1609775e0, C4<1>, C4<1>;
L_0x160977cc0 .functor AND 1, L_0x160977b90, v0x160976d40_0, C4<1>, C4<1>;
L_0x1609781a0 .functor AND 1, L_0x160978030, L_0x1609775e0, C4<1>, C4<1>;
L_0x160978260 .functor AND 1, L_0x1609781a0, v0x160976d40_0, C4<1>, C4<1>;
L_0x160978610 .functor AND 1, L_0x160978530, L_0x1609775e0, C4<1>, C4<1>;
L_0x1609787a0 .functor AND 1, L_0x160978610, v0x160976d40_0, C4<1>, C4<1>;
L_0x160978bf0 .functor AND 1, L_0x160978b10, L_0x1609775e0, C4<1>, C4<1>;
L_0x160978d10 .functor AND 1, L_0x160978bf0, v0x160976d40_0, C4<1>, C4<1>;
L_0x16097a380 .functor OR 1, L_0x160977150, L_0x1609790a0, C4<0>, C4<0>;
L_0x160978ca0 .functor NOT 1, v0x16091c180_0, C4<0>, C4<0>, C4<0>;
L_0x16097a610 .functor AND 1, v0x1608eb810_0, L_0x160978ca0, C4<1>, C4<1>;
L_0x148040058 .functor BUFT 1, C4<000000000000000000000000000110000>, C4<0>, C4<0>, C4<0>;
v0x1608cbf10_0 .net/2u *"_ivl_10", 32 0, L_0x148040058;  1 drivers
v0x1608cbfa0_0 .net *"_ivl_12", 0 0, L_0x1609773f0;  1 drivers
v0x1608a4120_0 .net *"_ivl_14", 0 0, L_0x160977510;  1 drivers
v0x1608a41b0_0 .net *"_ivl_23", 1 0, L_0x160977820;  1 drivers
v0x16091f970_0 .net *"_ivl_24", 31 0, L_0x1609778c0;  1 drivers
L_0x1480400a0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x16091fa00_0 .net *"_ivl_27", 29 0, L_0x1480400a0;  1 drivers
L_0x1480400e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1608bb950_0 .net/2u *"_ivl_28", 31 0, L_0x1480400e8;  1 drivers
v0x1608bb9e0_0 .net *"_ivl_30", 0 0, L_0x160977a50;  1 drivers
v0x1608bba70_0 .net *"_ivl_32", 0 0, L_0x160977b90;  1 drivers
v0x160893b60_0 .net *"_ivl_37", 1 0, L_0x160977d70;  1 drivers
v0x160893bf0_0 .net *"_ivl_38", 31 0, L_0x160977f50;  1 drivers
L_0x148040130 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x160893c80_0 .net *"_ivl_41", 29 0, L_0x148040130;  1 drivers
L_0x148040178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x160829850_0 .net/2u *"_ivl_42", 31 0, L_0x148040178;  1 drivers
v0x1608298e0_0 .net *"_ivl_44", 0 0, L_0x160978030;  1 drivers
v0x160829970_0 .net *"_ivl_46", 0 0, L_0x1609781a0;  1 drivers
v0x16093db40_0 .net *"_ivl_5", 7 0, L_0x1609771c0;  1 drivers
v0x16093dbd0_0 .net *"_ivl_51", 1 0, L_0x160978310;  1 drivers
v0x16093dd60_0 .net *"_ivl_52", 31 0, L_0x1609783b0;  1 drivers
L_0x1480401c0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x16093ddf0_0 .net *"_ivl_55", 29 0, L_0x1480401c0;  1 drivers
L_0x148040208 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x16093de80_0 .net/2u *"_ivl_56", 31 0, L_0x148040208;  1 drivers
v0x16093df10_0 .net *"_ivl_58", 0 0, L_0x160978530;  1 drivers
v0x16093dfa0_0 .net *"_ivl_6", 32 0, L_0x160977260;  1 drivers
v0x16093e030_0 .net *"_ivl_60", 0 0, L_0x160978610;  1 drivers
v0x16093e0c0_0 .net *"_ivl_65", 1 0, L_0x160978910;  1 drivers
v0x16093e150_0 .net *"_ivl_66", 31 0, L_0x1609789b0;  1 drivers
L_0x148040250 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x16093e1e0_0 .net *"_ivl_69", 29 0, L_0x148040250;  1 drivers
L_0x148040298 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x16093e270_0 .net/2u *"_ivl_70", 31 0, L_0x148040298;  1 drivers
v0x16093e300_0 .net *"_ivl_72", 0 0, L_0x160978b10;  1 drivers
v0x16093e390_0 .net *"_ivl_74", 0 0, L_0x160978bf0;  1 drivers
L_0x148040010 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x16093e420_0 .net *"_ivl_9", 24 0, L_0x148040010;  1 drivers
v0x16093e4d0_0 .net *"_ivl_94", 0 0, L_0x160978ca0;  1 drivers
v0x16093e580_0 .net "accum_ovrflow", 0 0, v0x1609144b0_0;  1 drivers
v0x16093e610_0 .net "clk", 0 0, L_0x1609770e0;  1 drivers
v0x16093dc60_0 .net "cols", 7 0, L_0x1609792e0;  1 drivers
v0x16093e8a0_0 .net "data_out_regs", 31 0, v0x1609290e0_0;  1 drivers
v0x16093e930_0 .net "data_out_result", 7 0, v0x1608f2730_0;  1 drivers
v0x16093e9c0_0 .net "done", 0 0, v0x16091c180_0;  1 drivers
v0x16093ea50_0 .net "en_max_pool", 0 0, L_0x1609799d0;  1 drivers
v0x16093eae0_0 .net "img_addr", 5 0, v0x16083fa70_0;  1 drivers
v0x16093eb70_0 .net "img_data", 23 0, v0x1609348f0_0;  1 drivers
v0x16093ec10_0 .net "kern_addr", 5 0, v0x1608cbd90_0;  1 drivers
v0x16093ecb0_0 .net "kern_addr_mode", 0 0, L_0x160979850;  1 drivers
v0x16093ed40_0 .net "kern_cols", 2 0, L_0x1609791c0;  1 drivers
v0x16093ede0_0 .net "kern_data", 23 0, v0x1608f0410_0;  1 drivers
v0x16093ee80_0 .net "kerns", 2 0, L_0x160979480;  1 drivers
v0x16093ef20_0 .net "mask", 2 0, L_0x160979a70;  1 drivers
v0x16093efc0_0 .var "rdata", 31 0;
v0x16093f070_0 .var "ready", 0 0;
v0x16093f110_0 .net "reset", 0 0, L_0x160977150;  1 drivers
v0x16093f1a0_0 .net "result_addr", 5 0, v0x1608c9460_0;  1 drivers
v0x16093f240_0 .net "result_cols", 7 0, L_0x160979640;  1 drivers
v0x16093f2e0_0 .net "result_data", 7 0, v0x16091ce30_0;  1 drivers
v0x16093f3f0_0 .net "result_valid", 0 0, v0x1608eb810_0;  1 drivers
v0x16093f500_0 .net "shift", 3 0, L_0x160979730;  1 drivers
v0x16093f610_0 .net "soft_reset", 0 0, L_0x1609790a0;  1 drivers
v0x16093f6a0_0 .net "start", 0 0, L_0x160979000;  1 drivers
v0x16093f730_0 .net "stride", 7 0, L_0x1609795a0;  1 drivers
v0x16093f7c0_0 .net "valid", 0 0, L_0x1609775e0;  1 drivers
v0x16093f850_0 .net "wb_clk_i", 0 0, v0x160976830_0;  alias, 1 drivers
v0x16093f8e0_0 .net "wb_rst_i", 0 0, v0x1609768c0_0;  alias, 1 drivers
v0x16093f970_0 .net "wbs_ack_o", 0 0, v0x16093f070_0;  alias, 1 drivers
v0x16093fa00_0 .net "wbs_adr_i", 31 0, v0x1609769e0_0;  alias, 1 drivers
v0x16093fa90_0 .net "wbs_cyc_i", 0 0, v0x160976a70_0;  alias, 1 drivers
v0x16093fb20_0 .net "wbs_dat_i", 31 0, v0x160976b00_0;  alias, 1 drivers
v0x16093fbf0_0 .net "wbs_dat_o", 31 0, L_0x1609776d0;  alias, 1 drivers
v0x16093e6c0_0 .net "wbs_sel_i", 3 0, v0x160976c20_0;  alias, 1 drivers
v0x16093e770_0 .net "wbs_stb_i", 0 0, v0x160976cb0_0;  alias, 1 drivers
v0x16093e810_0 .net "wbs_we_i", 0 0, v0x160976d40_0;  alias, 1 drivers
v0x16093fc90_0 .net "we_img_ram", 0 0, L_0x160978260;  1 drivers
v0x16093fd20_0 .net "we_kern_ram", 0 0, L_0x1609787a0;  1 drivers
v0x16093fdd0_0 .net "we_regs", 0 0, L_0x160977cc0;  1 drivers
v0x16093fea0_0 .net "we_res_ram", 0 0, L_0x160978d10;  1 drivers
L_0x1609771c0 .part v0x1609769e0_0, 24, 8;
L_0x160977260 .concat [ 8 25 0 0], L_0x1609771c0, L_0x148040010;
L_0x1609773f0 .cmp/eq 33, L_0x160977260, L_0x148040058;
L_0x160977820 .part v0x1609769e0_0, 8, 2;
L_0x1609778c0 .concat [ 2 30 0 0], L_0x160977820, L_0x1480400a0;
L_0x160977a50 .cmp/eq 32, L_0x1609778c0, L_0x1480400e8;
L_0x160977d70 .part v0x1609769e0_0, 8, 2;
L_0x160977f50 .concat [ 2 30 0 0], L_0x160977d70, L_0x148040130;
L_0x160978030 .cmp/eq 32, L_0x160977f50, L_0x148040178;
L_0x160978310 .part v0x1609769e0_0, 8, 2;
L_0x1609783b0 .concat [ 2 30 0 0], L_0x160978310, L_0x1480401c0;
L_0x160978530 .cmp/eq 32, L_0x1609783b0, L_0x148040208;
L_0x160978910 .part v0x1609769e0_0, 8, 2;
L_0x1609789b0 .concat [ 2 30 0 0], L_0x160978910, L_0x148040250;
L_0x160978b10 .cmp/eq 32, L_0x1609789b0, L_0x148040298;
L_0x160979c00 .part v0x1609769e0_0, 2, 2;
L_0x16097a570 .part L_0x1609795a0, 0, 6;
L_0x16097a6a0 .part L_0x160979640, 0, 6;
L_0x16097a740 .part v0x160976b00_0, 0, 24;
L_0x16097a880 .part v0x1609769e0_0, 2, 6;
L_0x16097a920 .part v0x160976b00_0, 0, 24;
L_0x16097a7e0 .part v0x1609769e0_0, 2, 6;
L_0x16097ab00 .part v0x1609769e0_0, 2, 6;
S_0x16089fd20 .scope module, "cfg_regs_inst" "regs" 4 89, 5 3 0, S_0x1608a2530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x160935bd0 .param/l "DWIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x16091b3a0_0 .net *"_ivl_6", 29 0, L_0x160978d80;  1 drivers
v0x16091afd0_0 .net "accum_ovrflow", 0 0, v0x1609144b0_0;  alias, 1 drivers
v0x16091ad00_0 .net "addr", 1 0, L_0x160979c00;  1 drivers
v0x160919880_0 .net "clk", 0 0, L_0x1609770e0;  alias, 1 drivers
v0x160919570_0 .net "cols", 7 0, L_0x1609792e0;  alias, 1 drivers
v0x16090df20_0 .net "data_in", 31 0, v0x160976b00_0;  alias, 1 drivers
v0x16090cf00_0 .net "data_out", 31 0, v0x1609290e0_0;  alias, 1 drivers
v0x16090ccb0_0 .net "done", 0 0, v0x16091c180_0;  alias, 1 drivers
v0x16090c180_0 .net "en_max_pool", 0 0, L_0x1609799d0;  alias, 1 drivers
v0x16090beb0_0 .net "kern_addr_mode", 0 0, L_0x160979850;  alias, 1 drivers
v0x16090b150_0 .net "kern_cols", 2 0, L_0x1609791c0;  alias, 1 drivers
v0x16090acb0_0 .net "kerns", 2 0, L_0x160979480;  alias, 1 drivers
v0x1608fc580_0 .net "mask", 2 0, L_0x160979a70;  alias, 1 drivers
v0x1608fc610 .array "regs", 4 0;
v0x1608fc610_0 .net v0x1608fc610 0, 31 0, v0x160932e00_0; 1 drivers
v0x1608fc610_1 .net v0x1608fc610 1, 31 0, v0x1609329a0_0; 1 drivers
v0x1608fc610_2 .net v0x1608fc610 2, 31 0, v0x1609285c0_0; 1 drivers
v0x1608fc610_3 .net v0x1608fc610 3, 31 0, v0x160928330_0; 1 drivers
o0x148008a00 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1608fc610_4 .net v0x1608fc610 4, 31 0, o0x148008a00; 0 drivers
v0x1608d4890_0 .net "reset", 0 0, L_0x160977150;  alias, 1 drivers
v0x1608d4920_0 .net "result_cols", 7 0, L_0x160979640;  alias, 1 drivers
v0x1608acaa0_0 .net "shift", 3 0, L_0x160979730;  alias, 1 drivers
v0x1608acb30_0 .net "soft_reset", 0 0, L_0x1609790a0;  alias, 1 drivers
v0x1608ede00_0 .net "start", 0 0, L_0x160979000;  alias, 1 drivers
v0x1608ede90_0 .net "stride", 7 0, L_0x1609795a0;  alias, 1 drivers
v0x1608e0e90_0 .net "wr_en", 0 0, L_0x160977cc0;  alias, 1 drivers
L_0x160978d80 .part v0x160932e00_0, 2, 30;
L_0x160978e60 .concat [ 1 1 30 0], v0x16091c180_0, v0x1609144b0_0, L_0x160978d80;
L_0x160979000 .part v0x160932e00_0, 2, 1;
L_0x1609790a0 .part v0x160932e00_0, 3, 1;
L_0x1609791c0 .part v0x1609329a0_0, 0, 3;
L_0x1609792e0 .part v0x1609329a0_0, 8, 8;
L_0x160979480 .part v0x1609329a0_0, 16, 3;
L_0x1609795a0 .part v0x1609329a0_0, 24, 8;
L_0x160979640 .part v0x1609285c0_0, 0, 8;
L_0x160979730 .part v0x1609285c0_0, 8, 4;
L_0x160979850 .part v0x1609285c0_0, 16, 1;
L_0x1609799d0 .part v0x1609285c0_0, 17, 1;
L_0x160979a70 .part v0x1609285c0_0, 18, 3;
S_0x16090f230 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 5 42, 6 15 0, S_0x16089fd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x160935c50 .param/l "DWIDTH" 0 6 17, +C4<00000000000000000000000000100000>;
v0x160933c30_0 .net "addr", 1 0, L_0x160979c00;  alias, 1 drivers
v0x160933110_0 .net "clk", 0 0, L_0x1609770e0;  alias, 1 drivers
v0x160932e00_0 .var "ctrl0", 31 0;
v0x1609329a0_0 .var "ctrl1", 31 0;
v0x1609285c0_0 .var "ctrl2", 31 0;
v0x160928330_0 .var "ctrl3", 31 0;
v0x160927b20_0 .net "data_in", 31 0, v0x160976b00_0;  alias, 1 drivers
v0x1609290e0_0 .var "data_out", 31 0;
v0x160927810_0 .net "reset", 0 0, L_0x160977150;  alias, 1 drivers
v0x16091aa60_0 .net "status0", 31 0, L_0x160978e60;  1 drivers
v0x16091f100_0 .net "status1", 31 0, v0x1609329a0_0;  alias, 1 drivers
v0x16091e9a0_0 .net "status2", 31 0, v0x1609285c0_0;  alias, 1 drivers
v0x160919e90_0 .net "status3", 31 0, v0x160928330_0;  alias, 1 drivers
v0x16091ba60_0 .net "wr_en", 0 0, L_0x160977cc0;  alias, 1 drivers
E_0x160933eb0/0 .event anyedge, v0x160933c30_0, v0x16091aa60_0, v0x1609329a0_0, v0x1609285c0_0;
E_0x160933eb0/1 .event anyedge, v0x160928330_0;
E_0x160933eb0 .event/or E_0x160933eb0/0, E_0x160933eb0/1;
E_0x160933bf0 .event posedge, v0x160933110_0;
S_0x16091a6c0 .scope module, "img_dffram" "dffram" 4 151, 7 1 0, S_0x1608a2530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x16090dfb0 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x16090dff0 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x160934be0_0 .net "adr_r", 5 0, v0x16083fa70_0;  alias, 1 drivers
v0x1608b90a0_0 .net "adr_w", 5 0, L_0x16097a880;  1 drivers
v0x1608b9130_0 .net "clk", 0 0, L_0x1609770e0;  alias, 1 drivers
v0x16089e320_0 .net "dat_i", 23 0, L_0x16097a740;  1 drivers
v0x16089e3b0_0 .var "dat_o", 23 0;
v0x1609348f0_0 .var "dat_o2", 23 0;
v0x160934980 .array "r", 63 0, 23 0;
v0x160919b70_0 .net "we", 0 0, L_0x160978260;  alias, 1 drivers
S_0x16091eb90 .scope module, "kerns_dffram" "dffram" 4 167, 7 1 0, S_0x1608a2530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x16091aaf0 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x16091ab30 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x1608f1ea0_0 .net "adr_r", 5 0, v0x1608cbd90_0;  alias, 1 drivers
v0x160919c00_0 .net "adr_w", 5 0, L_0x16097a7e0;  1 drivers
v0x1608f0a20_0 .net "clk", 0 0, L_0x1609770e0;  alias, 1 drivers
v0x1608f0ab0_0 .net "dat_i", 23 0, L_0x16097a920;  1 drivers
v0x1608f0380_0 .var "dat_o", 23 0;
v0x1608f0410_0 .var "dat_o2", 23 0;
v0x1608e1ca0 .array "r", 63 0, 23 0;
v0x1608e1d30_0 .net "we", 0 0, L_0x1609787a0;  alias, 1 drivers
S_0x16091dd80 .scope module, "ren_conv_inst" "ren_conv" 4 121, 8 4 0, S_0x1608a2530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 6 "img_addr";
    .port_info 17 /OUTPUT 6 "result_addr";
    .port_info 18 /OUTPUT 8 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x16093d900 .param/l "COL_WIDTH" 0 8 7, +C4<00000000000000000000000000001000>;
P_0x16093d940 .param/l "IMG_ADDR_WIDTH" 0 8 9, +C4<00000000000000000000000000000110>;
P_0x16093d980 .param/l "IMG_DWIDTH" 0 8 12, +C4<00000000000000000000000000011000>;
P_0x16093d9c0 .param/l "KERN_CNT_WIDTH" 0 8 8, +C4<00000000000000000000000000000011>;
P_0x16093da00 .param/l "KERN_COL_WIDTH" 0 8 6, +C4<00000000000000000000000000000011>;
P_0x16093da40 .param/l "KERN_DWIDTH" 0 8 13, +C4<00000000000000000000000000011000>;
P_0x16093da80 .param/l "RESULT_DWIDTH" 0 8 14, +C4<00000000000000000000000000001000>;
P_0x16093dac0 .param/l "RSLT_ADDR_WIDTH" 0 8 10, +C4<00000000000000000000000000000110>;
P_0x16093db00 .param/l "SHFT_WIDTH" 0 8 11, +C4<00000000000000000000000000000100>;
v0x1608cb1c0_0 .net "accum_ovrflow", 0 0, v0x1609144b0_0;  alias, 1 drivers
v0x1608bd940_0 .net "clk", 0 0, L_0x1609770e0;  alias, 1 drivers
v0x1608bd9d0_0 .net "clr_col_cnt", 0 0, v0x16091dbf0_0;  1 drivers
v0x1608bd5e0_0 .net "clr_k_col_cnt", 0 0, v0x16091c0f0_0;  1 drivers
v0x1608bd670_0 .net "cols", 7 0, L_0x1609792e0;  alias, 1 drivers
v0x1608c8f30_0 .net "done", 0 0, v0x16091c180_0;  alias, 1 drivers
v0x1608c8fc0_0 .net "en_max_pool", 0 0, L_0x1609799d0;  alias, 1 drivers
v0x1608c81f0_0 .net "img_addr", 5 0, v0x16083fa70_0;  alias, 1 drivers
v0x1608c8280_0 .net "img_data", 23 0, v0x1609348f0_0;  alias, 1 drivers
v0x1608a2bc0_0 .net "kern_addr", 5 0, v0x1608cbd90_0;  alias, 1 drivers
v0x1608a2c50_0 .net "kern_addr_mode", 0 0, L_0x160979850;  alias, 1 drivers
v0x1608a3340_0 .net "kern_cols", 2 0, L_0x1609791c0;  alias, 1 drivers
v0x1608a33d0_0 .net "kern_data", 23 0, v0x1608f0410_0;  alias, 1 drivers
v0x160895b50_0 .net "kerns", 2 0, L_0x160979480;  alias, 1 drivers
v0x160895be0_0 .net "mask", 2 0, L_0x160979a70;  alias, 1 drivers
v0x1608957f0_0 .net "reset", 0 0, L_0x16097a380;  1 drivers
v0x160895880_0 .net "result_addr", 5 0, v0x1608c9460_0;  alias, 1 drivers
v0x160893930_0 .net "result_cols", 5 0, L_0x16097a6a0;  1 drivers
v0x1608a1140_0 .net "result_data", 7 0, v0x16091ce30_0;  alias, 1 drivers
v0x1608a11d0_0 .net "result_valid", 0 0, v0x1608eb810_0;  alias, 1 drivers
v0x1608a0400_0 .net "shift", 3 0, L_0x160979730;  alias, 1 drivers
v0x1608a0490_0 .net "start", 0 0, L_0x160979000;  alias, 1 drivers
v0x16091e410_0 .net "stride", 5 0, L_0x16097a570;  1 drivers
S_0x16091c300 .scope module, "agu_inst" "agu" 8 59, 9 26 0, S_0x16091dd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 6 "img_addr";
    .port_info 12 /OUTPUT 6 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x1608b9eb0 .param/l "COL_WIDTH" 0 9 29, +C4<00000000000000000000000000001000>;
P_0x1608b9ef0 .param/l "IMG_ADDR_WIDTH" 0 9 31, +C4<00000000000000000000000000000110>;
P_0x1608b9f30 .param/l "KERN_CNT_WIDTH" 0 9 30, +C4<00000000000000000000000000000011>;
P_0x1608b9f70 .param/l "KERN_COL_WIDTH" 0 9 28, +C4<00000000000000000000000000000011>;
P_0x1608b9fb0 .param/l "RSLT_ADDR_WIDTH" 0 9 32, +C4<00000000000000000000000000000110>;
v0x16091db60_0 .net "clk", 0 0, L_0x1609770e0;  alias, 1 drivers
v0x16091dbf0_0 .var "clr_col_cnt", 0 0;
v0x16091c790_0 .var "clr_img_addr", 0 0;
v0x16091c820_0 .var "clr_img_st", 0 0;
v0x16091c0f0_0 .var "clr_k_col_cnt", 0 0;
v0x16090da50_0 .var "clr_kerns_cnt", 0 0;
v0x16090dae0_0 .net "clr_kerns_cnt_d", 7 0, v0x160920050_0;  1 drivers
v0x160857a80_0 .var "clr_result_addr", 0 0;
v0x160857b10_0 .var "col_cnt", 7 0;
v0x1608f3a70_0 .net "cols", 7 0, L_0x1609792e0;  alias, 1 drivers
v0x16091c180_0 .var "done", 0 0;
v0x1608f2490_0 .var "en_col_cnt", 0 0;
v0x1608f2520_0 .var "en_img_addr", 0 0;
v0x1608f1760_0 .var "en_img_st", 0 0;
v0x1608f17f0_0 .var "en_k_col_cnt", 0 0;
v0x1608f10c0_0 .var "en_kerns_cnt", 0 0;
v0x1608f1150_0 .net "en_result_addr", 0 0, v0x1608eb810_0;  alias, 1 drivers
v0x16083fa70_0 .var "img_addr", 5 0;
v0x16083fb00_0 .var "img_st", 5 0;
v0x1608cbd00_0 .var "k_col_cnt", 2 0;
v0x1608cbd90_0 .var "kern_addr", 5 0;
v0x1608ca7a0_0 .net "kern_addr_mode", 0 0, L_0x160979850;  alias, 1 drivers
v0x1608ca830_0 .net "kern_cols", 2 0, L_0x1609791c0;  alias, 1 drivers
v0x1608c9a70_0 .net "kerns", 2 0, L_0x160979480;  alias, 1 drivers
v0x1608c9b00_0 .var "kerns_cnt", 2 0;
v0x1608c93d0_0 .net "reset", 0 0, L_0x16097a380;  alias, 1 drivers
v0x1608c9460_0 .var "result_addr", 5 0;
v0x1608b1620_0 .net "result_cols", 5 0, L_0x16097a6a0;  alias, 1 drivers
v0x1608b16b0_0 .net "start", 0 0, L_0x160979000;  alias, 1 drivers
v0x160827a60_0 .var "start_d", 0 0;
v0x160827af0_0 .var "start_pedge", 0 0;
v0x1608a3f10_0 .net "stride", 5 0, L_0x16097a570;  alias, 1 drivers
E_0x1608a23d0 .event anyedge, v0x1608c9460_0, v0x1608b1620_0, v0x1608f1150_0;
E_0x1608a0f40 .event anyedge, v0x1608ede00_0, v0x160827a60_0;
E_0x1608a0f80 .event anyedge, v0x16090beb0_0, v0x1608c9b00_0, v0x1608cbd00_0;
E_0x1608a0fe0 .event anyedge, v0x1608ede00_0;
E_0x1608a1020 .event anyedge, v0x16091c0f0_0;
E_0x1608a08d0 .event anyedge, v0x16091dbf0_0;
E_0x1608a0910 .event anyedge, v0x1608c9b00_0, v0x16090acb0_0, v0x1608f10c0_0;
E_0x1608a0990 .event anyedge, v0x160857b10_0, v0x160919570_0, v0x1608f2490_0;
E_0x16090b3e0 .event anyedge, v0x1608cbd00_0, v0x16090b150_0, v0x1608ede00_0;
S_0x16091b570 .scope module, "ser_shift_done" "serial_shift" 9 149, 10 1 0, S_0x16091c300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x1608a0950 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x16091ffc0_0 .net "clk", 0 0, L_0x1609770e0;  alias, 1 drivers
v0x160920050_0 .var "par_out", 7 0;
v0x16090f4f0_0 .net "reset", 0 0, L_0x16097a380;  alias, 1 drivers
v0x16090f580_0 .net "ser_in", 0 0, v0x16090da50_0;  1 drivers
S_0x1608f3560 .scope module, "datapath_inst" "datapath" 8 87, 11 6 0, S_0x16091dd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 8 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x160841860 .param/l "CLR_DLY" 1 11 167, +C4<00000000000000000000000000000010>;
P_0x1608418a0 .param/l "CLR_DLY_WIDTH" 1 11 168, +C4<00000000000000000000000000000011>;
P_0x1608418e0 .param/l "DLY_WIDTH" 1 11 151, +C4<00000000000000000000000000010000>;
P_0x160841920 .param/l "IMG_DWIDTH" 0 11 8, +C4<00000000000000000000000000011000>;
P_0x160841960 .param/l "KERN_DWIDTH" 0 11 9, +C4<00000000000000000000000000011000>;
P_0x1608419a0 .param/l "RESULT_DWIDTH" 0 11 10, +C4<00000000000000000000000000001000>;
P_0x1608419e0 .param/l "SHFT_WIDTH" 0 11 11, +C4<00000000000000000000000000000100>;
L_0x16097a200 .functor OR 1, L_0x16097a380, L_0x16097a160, C4<0>, C4<0>;
L_0x16097a310 .functor AND 1, v0x16092d600_0, L_0x16097a270, C4<1>, C4<1>;
v0x160915d60_0 .net *"_ivl_13", 0 0, L_0x16097a160;  1 drivers
v0x160914420_0 .net *"_ivl_17", 0 0, L_0x16097a270;  1 drivers
v0x1609144b0_0 .var "accum_ovrflow", 0 0;
v0x160912b50_0 .net "clk", 0 0, L_0x1609770e0;  alias, 1 drivers
v0x160912be0_0 .net "clr_col_cnt", 0 0, v0x16091dbf0_0;  alias, 1 drivers
v0x160910c00_0 .net "clr_col_cnt_d", 7 0, v0x160845230_0;  1 drivers
v0x160910c90_0 .net "clr_k_col_cnt", 0 0, v0x16091c0f0_0;  alias, 1 drivers
v0x16092d570_0 .net "clr_k_col_cnt_d", 2 0, v0x1608c68f0_0;  1 drivers
v0x16092d600_0 .var "clr_mult_accum", 0 0;
v0x16091a300_0 .net "en_max_pool", 0 0, L_0x1609799d0;  alias, 1 drivers
v0x160905840_0 .net "img_data", 23 0, v0x1609348f0_0;  alias, 1 drivers
v0x1609058d0_0 .net "kern_data", 23 0, v0x1608f0410_0;  alias, 1 drivers
v0x1608a1e90_0 .net "mask", 2 0, L_0x160979a70;  alias, 1 drivers
v0x1608a1f20_0 .var "mult_accum", 19 0;
v0x1608a17f0_0 .var "mult_accum_mux", 20 0;
v0x1608a1880_0 .var "mult_accum_r", 20 0;
v0x16091f2d0_0 .net "mult_out0", 15 0, v0x1608e6e70_0;  1 drivers
v0x16091f360_0 .var "mult_out0_r", 15 0;
v0x16091d040_0 .net "mult_out1", 15 0, v0x1608c3b20_0;  1 drivers
v0x16091d0d0_0 .var "mult_out1_r", 15 0;
v0x1608e5630_0 .net "mult_out2", 15 0, v0x1608bf180_0;  1 drivers
v0x1608e56c0_0 .var "mult_out2_r", 15 0;
v0x1608e52d0_0 .net "reset", 0 0, L_0x16097a380;  alias, 1 drivers
v0x1608e5360_0 .net "result_data", 7 0, v0x16091ce30_0;  alias, 1 drivers
v0x1608efee0_0 .net "result_valid", 0 0, v0x1608eb810_0;  alias, 1 drivers
v0x1608eff70_0 .net "shift", 3 0, L_0x160979730;  alias, 1 drivers
v0x1608ca9b0_0 .net "shift_out", 7 0, v0x160917630_0;  1 drivers
v0x1608caa40_0 .net "start", 0 0, L_0x160979000;  alias, 1 drivers
v0x1608cb130_0 .net "start_d", 15 0, v0x160895400_0;  1 drivers
E_0x1608a1d80 .event anyedge, v0x1608c68f0_0, v0x160895400_0;
E_0x1608a1650 .event anyedge, v0x1608a1880_0;
E_0x1608a1690 .event anyedge, v0x16092d600_0, v0x1608a1880_0;
L_0x160979ca0 .part v0x1609348f0_0, 0, 8;
L_0x160979dc0 .part v0x1608f0410_0, 0, 8;
L_0x160979ee0 .part v0x1609348f0_0, 8, 8;
L_0x160979f80 .part v0x1608f0410_0, 8, 8;
L_0x16097a020 .part v0x1609348f0_0, 16, 8;
L_0x16097a0c0 .part v0x1608f0410_0, 16, 8;
L_0x16097a160 .part v0x160845230_0, 3, 1;
L_0x16097a270 .part v0x160895400_0, 2, 1;
S_0x1608f1970 .scope module, "max_pool_inst" "max_pool" 11 140, 12 12 0, S_0x1608f3560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x1608a16f0 .param/l "DWIDTH" 0 12 14, +C4<00000000000000000000000000001000>;
v0x16091d4d0_0 .net "clk", 0 0, L_0x1609770e0;  alias, 1 drivers
v0x16091d560_0 .net "data_in", 7 0, v0x160917630_0;  alias, 1 drivers
v0x16091ce30_0 .var "data_out", 7 0;
v0x16091cec0_0 .var "data_r", 7 0;
v0x160905180_0 .net "en_maxpool", 0 0, L_0x1609799d0;  alias, 1 drivers
v0x160905210_0 .var "max_pool_out", 7 0;
v0x160893370_0 .var "max_pool_valid", 0 0;
v0x160893400_0 .net "reset", 0 0, L_0x16097a200;  1 drivers
v0x160875250_0 .var "toggle", 0 0;
v0x1608752e0_0 .net "valid_in", 0 0, L_0x16097a310;  1 drivers
v0x1608eb810_0 .var "valid_out", 0 0;
E_0x16091f860 .event anyedge, v0x160875250_0, v0x1608752e0_0;
E_0x16091e2b0 .event anyedge, v0x16091cec0_0, v0x16091d560_0;
S_0x1608f12d0 .scope module, "mult_inst0" "mult" 11 58, 13 1 0, S_0x1608f3560;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x1608e9f60 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x1608e9fa0 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x1608e8740_0 .net/s "a", 7 0, L_0x160979ca0;  1 drivers
v0x1608e6de0_0 .net/s "b", 7 0, L_0x160979dc0;  1 drivers
v0x1608e6e70_0 .var/s "out", 15 0;
E_0x1608e8700 .event anyedge, v0x1608e8740_0, v0x1608e6de0_0;
S_0x1608c88a0 .scope module, "mult_inst1" "mult" 11 70, 13 1 0, S_0x1608f3560;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x1608e4e50 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x1608e4e90 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x1608ee510_0 .net/s "a", 7 0, L_0x160979ee0;  1 drivers
v0x1608ee5a0_0 .net/s "b", 7 0, L_0x160979f80;  1 drivers
v0x1608c3b20_0 .var/s "out", 15 0;
E_0x16085d310 .event anyedge, v0x1608ee510_0, v0x1608ee5a0_0;
S_0x1608cb870 .scope module, "mult_inst2" "mult" 11 82, 13 1 0, S_0x1608f3560;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x1608c3c00 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x1608c3c40 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x1608c0a00_0 .net/s "a", 7 0, L_0x16097a020;  1 drivers
v0x1608bf0f0_0 .net/s "b", 7 0, L_0x16097a0c0;  1 drivers
v0x1608bf180_0 .var/s "out", 15 0;
E_0x1608c09c0 .event anyedge, v0x1608c0a00_0, v0x1608bf0f0_0;
S_0x1608c9c80 .scope module, "ser_shift_clr_col" "serial_shift" 11 191, 10 1 0, S_0x1608f3560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x1608bd1a0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x1608d9b30_0 .net "clk", 0 0, L_0x1609770e0;  alias, 1 drivers
v0x160845230_0 .var "par_out", 7 0;
v0x1608452c0_0 .net "reset", 0 0, L_0x16097a380;  alias, 1 drivers
v0x1608c6820_0 .net "ser_in", 0 0, v0x16091dbf0_0;  alias, 1 drivers
S_0x1608c95e0 .scope module, "ser_shift_clr_k_col" "serial_shift" 11 175, 10 1 0, S_0x1608f3560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x1608d9bf0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000000011>;
v0x16089bd90_0 .net "clk", 0 0, L_0x1609770e0;  alias, 1 drivers
v0x1608c68f0_0 .var "par_out", 2 0;
v0x160898bd0_0 .net "reset", 0 0, L_0x16097a380;  alias, 1 drivers
v0x160898c60_0 .net "ser_in", 0 0, v0x16091c0f0_0;  alias, 1 drivers
S_0x1608a0ab0 .scope module, "ser_shift_start" "serial_shift" 11 158, 10 1 0, S_0x1608f3560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x160935700 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000010000>;
v0x160895370_0 .net "clk", 0 0, L_0x1609770e0;  alias, 1 drivers
v0x160895400_0 .var "par_out", 15 0;
v0x1608b1ce0_0 .net "reset", 0 0, L_0x16097a380;  alias, 1 drivers
v0x1608b1d70_0 .net "ser_in", 0 0, L_0x160979000;  alias, 1 drivers
S_0x1608a3a80 .scope module, "shifter_inst" "shifter" 11 128, 14 1 0, S_0x1608f3560;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 8 "out";
P_0x16082d220 .param/l "IN_WIDTH" 0 14 3, +C4<00000000000000000000000000010100>;
P_0x16082d260 .param/l "OUT_WIDTH" 0 14 5, +C4<00000000000000000000000000001000>;
P_0x16082d2a0 .param/l "SHFT_WIDTH" 0 14 4, +C4<00000000000000000000000000000100>;
v0x160917580_0 .net "in", 19 0, v0x1608a1f20_0;  1 drivers
v0x160917630_0 .var "out", 7 0;
v0x160915cd0_0 .net "shift", 3 0, L_0x160979730;  alias, 1 drivers
E_0x16089eb40 .event anyedge, v0x1608acaa0_0, v0x160917580_0;
S_0x1609113a0 .scope module, "results_dffram" "dffram" 4 183, 7 1 0, S_0x1608a2530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 8 "dat_o";
    .port_info 3 /OUTPUT 8 "dat_o2";
    .port_info 4 /INPUT 8 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x16091d7e0 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x16091d820 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000001000>;
v0x1609110f0_0 .net "adr_r", 5 0, L_0x16097ab00;  1 drivers
v0x16091bc50_0 .net "adr_w", 5 0, v0x1608c9460_0;  alias, 1 drivers
v0x1608c8d90_0 .net "clk", 0 0, L_0x1609770e0;  alias, 1 drivers
v0x16091bce0_0 .net "dat_i", 7 0, v0x16091ce30_0;  alias, 1 drivers
v0x1608f26a0_0 .var "dat_o", 7 0;
v0x1608f2730_0 .var "dat_o2", 7 0;
v0x1608f0c20 .array "r", 63 0, 7 0;
v0x1608f0cb0_0 .net "we", 0 0, L_0x16097a610;  1 drivers
S_0x160940010 .scope module, "ren_conv_top_inst_1" "ren_conv_top" 3 93, 4 6 0, S_0x16089ee70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x160940180 .param/l "COL_WIDTH" 0 4 12, +C4<00000000000000000000000000001000>;
P_0x1609401c0 .param/l "IMG_ADDR_WIDTH" 0 4 14, +C4<00000000000000000000000000000110>;
P_0x160940200 .param/l "KERN_CNT_WIDTH" 0 4 13, +C4<00000000000000000000000000000011>;
P_0x160940240 .param/l "KERN_COL_WIDTH" 0 4 11, +C4<00000000000000000000000000000011>;
P_0x160940280 .param/l "MY_ADDR" 0 4 8, C4<000000000000000000000000000110001>;
P_0x1609402c0 .param/l "MY_ADDR_LSB" 0 4 10, +C4<00000000000000000000000000011000>;
P_0x160940300 .param/l "MY_ADDR_MSB" 0 4 9, +C4<00000000000000000000000000100000>;
P_0x160940340 .param/l "RSLT_ADDR_WIDTH" 0 4 15, +C4<00000000000000000000000000000110>;
L_0x16097a4f0 .functor BUFZ 1, v0x160976830_0, C4<0>, C4<0>, C4<0>;
L_0x16097ac60 .functor BUFZ 1, v0x1609768c0_0, C4<0>, C4<0>, C4<0>;
L_0x16097af90 .functor AND 1, L_0x16097ae50, v0x160976a70_0, C4<1>, C4<1>;
L_0x16097b060 .functor AND 1, L_0x16097af90, v0x160976cb0_0, C4<1>, C4<1>;
L_0x16097b150 .functor BUFZ 32, v0x160950500_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x16097b710 .functor AND 1, L_0x16097b5f0, L_0x16097b060, C4<1>, C4<1>;
L_0x16097b840 .functor AND 1, L_0x16097b710, v0x160976d40_0, C4<1>, C4<1>;
L_0x16097bc60 .functor AND 1, L_0x16097baf0, L_0x16097b060, C4<1>, C4<1>;
L_0x16097bd20 .functor AND 1, L_0x16097bc60, v0x160976d40_0, C4<1>, C4<1>;
L_0x16097c190 .functor AND 1, L_0x16097c0f0, L_0x16097b060, C4<1>, C4<1>;
L_0x16097c2e0 .functor AND 1, L_0x16097c190, v0x160976d40_0, C4<1>, C4<1>;
L_0x16097c3f0 .functor AND 1, L_0x16097c560, L_0x16097b060, C4<1>, C4<1>;
L_0x16097c7b0 .functor AND 1, L_0x16097c3f0, v0x160976d40_0, C4<1>, C4<1>;
L_0x16097de40 .functor OR 1, L_0x16097ac60, L_0x16097cb60, C4<0>, C4<0>;
L_0x16097c740 .functor NOT 1, v0x1609462d0_0, C4<0>, C4<0>, C4<0>;
L_0x16097c680 .functor AND 1, v0x160948680_0, L_0x16097c740, C4<1>, C4<1>;
L_0x148040328 .functor BUFT 1, C4<000000000000000000000000000110001>, C4<0>, C4<0>, C4<0>;
v0x16094e4a0_0 .net/2u *"_ivl_10", 32 0, L_0x148040328;  1 drivers
v0x16094e540_0 .net *"_ivl_12", 0 0, L_0x16097ae50;  1 drivers
v0x16094e5e0_0 .net *"_ivl_14", 0 0, L_0x16097af90;  1 drivers
v0x16094e670_0 .net *"_ivl_23", 1 0, L_0x16097b2a0;  1 drivers
v0x16094e710_0 .net *"_ivl_24", 31 0, L_0x160977e10;  1 drivers
L_0x148040370 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x16094e800_0 .net *"_ivl_27", 29 0, L_0x148040370;  1 drivers
L_0x1480403b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x16094e8b0_0 .net/2u *"_ivl_28", 31 0, L_0x1480403b8;  1 drivers
v0x16094e960_0 .net *"_ivl_30", 0 0, L_0x16097b5f0;  1 drivers
v0x16094ea00_0 .net *"_ivl_32", 0 0, L_0x16097b710;  1 drivers
v0x16094eb10_0 .net *"_ivl_37", 1 0, L_0x16097b8f0;  1 drivers
v0x16094ebc0_0 .net *"_ivl_38", 31 0, L_0x16097b9d0;  1 drivers
L_0x148040400 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x16094ec70_0 .net *"_ivl_41", 29 0, L_0x148040400;  1 drivers
L_0x148040448 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x16094ed20_0 .net/2u *"_ivl_42", 31 0, L_0x148040448;  1 drivers
v0x16094edd0_0 .net *"_ivl_44", 0 0, L_0x16097baf0;  1 drivers
v0x16094ee70_0 .net *"_ivl_46", 0 0, L_0x16097bc60;  1 drivers
v0x16094ef20_0 .net *"_ivl_5", 7 0, L_0x16097acd0;  1 drivers
v0x16094efd0_0 .net *"_ivl_51", 1 0, L_0x16097bdd0;  1 drivers
v0x16094f160_0 .net *"_ivl_52", 31 0, L_0x16097be70;  1 drivers
L_0x148040490 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x16094f1f0_0 .net *"_ivl_55", 29 0, L_0x148040490;  1 drivers
L_0x1480404d8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x16094f2a0_0 .net/2u *"_ivl_56", 31 0, L_0x1480404d8;  1 drivers
v0x16094f350_0 .net *"_ivl_58", 0 0, L_0x16097c0f0;  1 drivers
v0x16094f3f0_0 .net *"_ivl_6", 32 0, L_0x16097a9c0;  1 drivers
v0x16094f4a0_0 .net *"_ivl_60", 0 0, L_0x16097c190;  1 drivers
v0x16094f550_0 .net *"_ivl_65", 1 0, L_0x16097c350;  1 drivers
v0x16094f600_0 .net *"_ivl_66", 31 0, L_0x16097c460;  1 drivers
L_0x148040520 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x16094f6b0_0 .net *"_ivl_69", 29 0, L_0x148040520;  1 drivers
L_0x148040568 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x16094f760_0 .net/2u *"_ivl_70", 31 0, L_0x148040568;  1 drivers
v0x16094f810_0 .net *"_ivl_72", 0 0, L_0x16097c560;  1 drivers
v0x16094f8b0_0 .net *"_ivl_74", 0 0, L_0x16097c3f0;  1 drivers
L_0x1480402e0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x16094f960_0 .net *"_ivl_9", 24 0, L_0x1480402e0;  1 drivers
v0x16094fa10_0 .net *"_ivl_94", 0 0, L_0x16097c740;  1 drivers
v0x16094fac0_0 .net "accum_ovrflow", 0 0, v0x16094b460_0;  1 drivers
v0x16094fb50_0 .net "clk", 0 0, L_0x16097a4f0;  1 drivers
v0x16094f060_0 .net "cols", 7 0, L_0x16097cda0;  1 drivers
v0x16094fde0_0 .net "data_out_regs", 31 0, v0x1609416a0_0;  1 drivers
v0x16094fe70_0 .net "data_out_result", 7 0, v0x16094e200_0;  1 drivers
v0x16094ff00_0 .net "done", 0 0, v0x1609462d0_0;  1 drivers
v0x16094ff90_0 .net "en_max_pool", 0 0, L_0x16097d490;  1 drivers
v0x160950020_0 .net "img_addr", 5 0, v0x1609467e0_0;  1 drivers
v0x1609500b0_0 .net "img_data", 23 0, v0x1609434f0_0;  1 drivers
v0x160950150_0 .net "kern_addr", 5 0, v0x1609469c0_0;  1 drivers
v0x1609501f0_0 .net "kern_addr_mode", 0 0, L_0x16097d310;  1 drivers
v0x160950280_0 .net "kern_cols", 2 0, L_0x16097cc80;  1 drivers
v0x160950320_0 .net "kern_data", 23 0, v0x160943ee0_0;  1 drivers
v0x1609503c0_0 .net "kerns", 2 0, L_0x16097cf40;  1 drivers
v0x160950460_0 .net "mask", 2 0, L_0x16097d530;  1 drivers
v0x160950500_0 .var "rdata", 31 0;
v0x1609505b0_0 .var "ready", 0 0;
v0x160950650_0 .net "reset", 0 0, L_0x16097ac60;  1 drivers
v0x1609506e0_0 .net "result_addr", 5 0, v0x160946d80_0;  1 drivers
v0x160950780_0 .net "result_cols", 7 0, L_0x16097d100;  1 drivers
v0x160950820_0 .net "result_data", 7 0, v0x160948110_0;  1 drivers
v0x160950930_0 .net "result_valid", 0 0, v0x160948680_0;  1 drivers
v0x160950a40_0 .net "shift", 3 0, L_0x16097d1f0;  1 drivers
v0x160950b50_0 .net "soft_reset", 0 0, L_0x16097cb60;  1 drivers
v0x160950be0_0 .net "start", 0 0, L_0x16097cac0;  1 drivers
v0x160950c70_0 .net "stride", 7 0, L_0x16097d060;  1 drivers
v0x160950d00_0 .net "valid", 0 0, L_0x16097b060;  1 drivers
v0x160950d90_0 .net "wb_clk_i", 0 0, v0x160976830_0;  alias, 1 drivers
v0x160950e20_0 .net "wb_rst_i", 0 0, v0x1609768c0_0;  alias, 1 drivers
v0x160950eb0_0 .net "wbs_ack_o", 0 0, v0x1609505b0_0;  alias, 1 drivers
v0x160950f40_0 .net "wbs_adr_i", 31 0, v0x1609769e0_0;  alias, 1 drivers
v0x160950fd0_0 .net "wbs_cyc_i", 0 0, v0x160976a70_0;  alias, 1 drivers
v0x160951080_0 .net "wbs_dat_i", 31 0, v0x160976b00_0;  alias, 1 drivers
v0x160951110_0 .net "wbs_dat_o", 31 0, L_0x16097b150;  alias, 1 drivers
v0x16094fbe0_0 .net "wbs_sel_i", 3 0, v0x160976c20_0;  alias, 1 drivers
v0x16094fca0_0 .net "wbs_stb_i", 0 0, v0x160976cb0_0;  alias, 1 drivers
v0x16094fd50_0 .net "wbs_we_i", 0 0, v0x160976d40_0;  alias, 1 drivers
v0x1609511c0_0 .net "we_img_ram", 0 0, L_0x16097bd20;  1 drivers
v0x160951270_0 .net "we_kern_ram", 0 0, L_0x16097c2e0;  1 drivers
v0x160951320_0 .net "we_regs", 0 0, L_0x16097b840;  1 drivers
v0x1609513f0_0 .net "we_res_ram", 0 0, L_0x16097c7b0;  1 drivers
L_0x16097acd0 .part v0x1609769e0_0, 24, 8;
L_0x16097a9c0 .concat [ 8 25 0 0], L_0x16097acd0, L_0x1480402e0;
L_0x16097ae50 .cmp/eq 33, L_0x16097a9c0, L_0x148040328;
L_0x16097b2a0 .part v0x1609769e0_0, 8, 2;
L_0x160977e10 .concat [ 2 30 0 0], L_0x16097b2a0, L_0x148040370;
L_0x16097b5f0 .cmp/eq 32, L_0x160977e10, L_0x1480403b8;
L_0x16097b8f0 .part v0x1609769e0_0, 8, 2;
L_0x16097b9d0 .concat [ 2 30 0 0], L_0x16097b8f0, L_0x148040400;
L_0x16097baf0 .cmp/eq 32, L_0x16097b9d0, L_0x148040448;
L_0x16097bdd0 .part v0x1609769e0_0, 8, 2;
L_0x16097be70 .concat [ 2 30 0 0], L_0x16097bdd0, L_0x148040490;
L_0x16097c0f0 .cmp/eq 32, L_0x16097be70, L_0x1480404d8;
L_0x16097c350 .part v0x1609769e0_0, 8, 2;
L_0x16097c460 .concat [ 2 30 0 0], L_0x16097c350, L_0x148040520;
L_0x16097c560 .cmp/eq 32, L_0x16097c460, L_0x148040568;
L_0x16097d6c0 .part v0x1609769e0_0, 2, 2;
L_0x16097e030 .part L_0x16097d060, 0, 6;
L_0x16097e160 .part L_0x16097d100, 0, 6;
L_0x16097e200 .part v0x160976b00_0, 0, 24;
L_0x16097e4a0 .part v0x1609769e0_0, 2, 6;
L_0x16097e540 .part v0x160976b00_0, 0, 24;
L_0x16097e5e0 .part v0x1609769e0_0, 2, 6;
L_0x16097e710 .part v0x1609769e0_0, 2, 6;
S_0x160940860 .scope module, "cfg_regs_inst" "regs" 4 89, 5 3 0, S_0x160940010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x160940a20 .param/l "DWIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x160941cc0_0 .net *"_ivl_6", 29 0, L_0x16097c840;  1 drivers
v0x160941d80_0 .net "accum_ovrflow", 0 0, v0x16094b460_0;  alias, 1 drivers
v0x160941e20_0 .net "addr", 1 0, L_0x16097d6c0;  1 drivers
v0x160941eb0_0 .net "clk", 0 0, L_0x16097a4f0;  alias, 1 drivers
v0x160941f40_0 .net "cols", 7 0, L_0x16097cda0;  alias, 1 drivers
v0x160942010_0 .net "data_in", 31 0, v0x160976b00_0;  alias, 1 drivers
v0x160942120_0 .net "data_out", 31 0, v0x1609416a0_0;  alias, 1 drivers
v0x1609421d0_0 .net "done", 0 0, v0x1609462d0_0;  alias, 1 drivers
v0x160942260_0 .net "en_max_pool", 0 0, L_0x16097d490;  alias, 1 drivers
v0x160942370_0 .net "kern_addr_mode", 0 0, L_0x16097d310;  alias, 1 drivers
v0x160942400_0 .net "kern_cols", 2 0, L_0x16097cc80;  alias, 1 drivers
v0x160942490_0 .net "kerns", 2 0, L_0x16097cf40;  alias, 1 drivers
v0x160942530_0 .net "mask", 2 0, L_0x16097d530;  alias, 1 drivers
v0x1609425e0 .array "regs", 4 0;
v0x1609425e0_0 .net v0x1609425e0 0, 31 0, v0x160941370_0; 1 drivers
v0x1609425e0_1 .net v0x1609425e0 1, 31 0, v0x160941400_0; 1 drivers
v0x1609425e0_2 .net v0x1609425e0 2, 31 0, v0x160941490_0; 1 drivers
v0x1609425e0_3 .net v0x1609425e0 3, 31 0, v0x160941560_0; 1 drivers
o0x14800bfa0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1609425e0_4 .net v0x1609425e0 4, 31 0, o0x14800bfa0; 0 drivers
v0x160942750_0 .net "reset", 0 0, L_0x16097ac60;  alias, 1 drivers
v0x1609427e0_0 .net "result_cols", 7 0, L_0x16097d100;  alias, 1 drivers
v0x160942870_0 .net "shift", 3 0, L_0x16097d1f0;  alias, 1 drivers
v0x160942a00_0 .net "soft_reset", 0 0, L_0x16097cb60;  alias, 1 drivers
v0x160942a90_0 .net "start", 0 0, L_0x16097cac0;  alias, 1 drivers
v0x160942b30_0 .net "stride", 7 0, L_0x16097d060;  alias, 1 drivers
v0x160942be0_0 .net "wr_en", 0 0, L_0x16097b840;  alias, 1 drivers
L_0x16097c840 .part v0x160941370_0, 2, 30;
L_0x16097c920 .concat [ 1 1 30 0], v0x1609462d0_0, v0x16094b460_0, L_0x16097c840;
L_0x16097cac0 .part v0x160941370_0, 2, 1;
L_0x16097cb60 .part v0x160941370_0, 3, 1;
L_0x16097cc80 .part v0x160941400_0, 0, 3;
L_0x16097cda0 .part v0x160941400_0, 8, 8;
L_0x16097cf40 .part v0x160941400_0, 16, 3;
L_0x16097d060 .part v0x160941400_0, 24, 8;
L_0x16097d100 .part v0x160941490_0, 0, 8;
L_0x16097d1f0 .part v0x160941490_0, 8, 4;
L_0x16097d310 .part v0x160941490_0, 16, 1;
L_0x16097d490 .part v0x160941490_0, 17, 1;
L_0x16097d530 .part v0x160941490_0, 18, 3;
S_0x160940d30 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 5 42, 6 15 0, S_0x160940860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x160940ef0 .param/l "DWIDTH" 0 6 17, +C4<00000000000000000000000000100000>;
v0x160941210_0 .net "addr", 1 0, L_0x16097d6c0;  alias, 1 drivers
v0x1609412d0_0 .net "clk", 0 0, L_0x16097a4f0;  alias, 1 drivers
v0x160941370_0 .var "ctrl0", 31 0;
v0x160941400_0 .var "ctrl1", 31 0;
v0x160941490_0 .var "ctrl2", 31 0;
v0x160941560_0 .var "ctrl3", 31 0;
v0x160941600_0 .net "data_in", 31 0, v0x160976b00_0;  alias, 1 drivers
v0x1609416a0_0 .var "data_out", 31 0;
v0x160941750_0 .net "reset", 0 0, L_0x16097ac60;  alias, 1 drivers
v0x160941860_0 .net "status0", 31 0, L_0x16097c920;  1 drivers
v0x160941900_0 .net "status1", 31 0, v0x160941400_0;  alias, 1 drivers
v0x1609419c0_0 .net "status2", 31 0, v0x160941490_0;  alias, 1 drivers
v0x160941a50_0 .net "status3", 31 0, v0x160941560_0;  alias, 1 drivers
v0x160941ae0_0 .net "wr_en", 0 0, L_0x16097b840;  alias, 1 drivers
E_0x160941150/0 .event anyedge, v0x160941210_0, v0x160941860_0, v0x160941400_0, v0x160941490_0;
E_0x160941150/1 .event anyedge, v0x160941560_0;
E_0x160941150 .event/or E_0x160941150/0, E_0x160941150/1;
E_0x1609411c0 .event posedge, v0x1609412d0_0;
S_0x160942dd0 .scope module, "img_dffram" "dffram" 4 151, 7 1 0, S_0x160940010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x160940ac0 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x160940b00 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x1609431b0_0 .net "adr_r", 5 0, v0x1609467e0_0;  alias, 1 drivers
v0x160943260_0 .net "adr_w", 5 0, L_0x16097e4a0;  1 drivers
v0x160943300_0 .net "clk", 0 0, L_0x16097a4f0;  alias, 1 drivers
v0x160943390_0 .net "dat_i", 23 0, L_0x16097e200;  1 drivers
v0x160943420_0 .var "dat_o", 23 0;
v0x1609434f0_0 .var "dat_o2", 23 0;
v0x1609435a0 .array "r", 63 0, 23 0;
v0x160943640_0 .net "we", 0 0, L_0x16097bd20;  alias, 1 drivers
S_0x160943790 .scope module, "kerns_dffram" "dffram" 4 167, 7 1 0, S_0x160940010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x160943950 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x160943990 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x160943bc0_0 .net "adr_r", 5 0, v0x1609469c0_0;  alias, 1 drivers
v0x160943c70_0 .net "adr_w", 5 0, L_0x16097e5e0;  1 drivers
v0x160943d10_0 .net "clk", 0 0, L_0x16097a4f0;  alias, 1 drivers
v0x160943da0_0 .net "dat_i", 23 0, L_0x16097e540;  1 drivers
v0x160943e30_0 .var "dat_o", 23 0;
v0x160943ee0_0 .var "dat_o2", 23 0;
v0x160943f90 .array "r", 63 0, 23 0;
v0x160944030_0 .net "we", 0 0, L_0x16097c2e0;  alias, 1 drivers
S_0x160944180 .scope module, "ren_conv_inst" "ren_conv" 4 121, 8 4 0, S_0x160940010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 6 "img_addr";
    .port_info 17 /OUTPUT 6 "result_addr";
    .port_info 18 /OUTPUT 8 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x160944340 .param/l "COL_WIDTH" 0 8 7, +C4<00000000000000000000000000001000>;
P_0x160944380 .param/l "IMG_ADDR_WIDTH" 0 8 9, +C4<00000000000000000000000000000110>;
P_0x1609443c0 .param/l "IMG_DWIDTH" 0 8 12, +C4<00000000000000000000000000011000>;
P_0x160944400 .param/l "KERN_CNT_WIDTH" 0 8 8, +C4<00000000000000000000000000000011>;
P_0x160944440 .param/l "KERN_COL_WIDTH" 0 8 6, +C4<00000000000000000000000000000011>;
P_0x160944480 .param/l "KERN_DWIDTH" 0 8 13, +C4<00000000000000000000000000011000>;
P_0x1609444c0 .param/l "RESULT_DWIDTH" 0 8 14, +C4<00000000000000000000000000001000>;
P_0x160944500 .param/l "RSLT_ADDR_WIDTH" 0 8 10, +C4<00000000000000000000000000000110>;
P_0x160944540 .param/l "SHFT_WIDTH" 0 8 11, +C4<00000000000000000000000000000100>;
v0x16094c8b0_0 .net "accum_ovrflow", 0 0, v0x16094b460_0;  alias, 1 drivers
v0x16094c990_0 .net "clk", 0 0, L_0x16097a4f0;  alias, 1 drivers
v0x16094ca20_0 .net "clr_col_cnt", 0 0, v0x160945c60_0;  1 drivers
v0x16094cab0_0 .net "clr_k_col_cnt", 0 0, v0x160945e30_0;  1 drivers
v0x16094cb40_0 .net "cols", 7 0, L_0x16097cda0;  alias, 1 drivers
v0x16094cc10_0 .net "done", 0 0, v0x1609462d0_0;  alias, 1 drivers
v0x16094cce0_0 .net "en_max_pool", 0 0, L_0x16097d490;  alias, 1 drivers
v0x16094cd70_0 .net "img_addr", 5 0, v0x1609467e0_0;  alias, 1 drivers
v0x16094ce40_0 .net "img_data", 23 0, v0x1609434f0_0;  alias, 1 drivers
v0x16094cf50_0 .net "kern_addr", 5 0, v0x1609469c0_0;  alias, 1 drivers
v0x16094d020_0 .net "kern_addr_mode", 0 0, L_0x16097d310;  alias, 1 drivers
v0x16094d0f0_0 .net "kern_cols", 2 0, L_0x16097cc80;  alias, 1 drivers
v0x16094d1c0_0 .net "kern_data", 23 0, v0x160943ee0_0;  alias, 1 drivers
v0x16094d290_0 .net "kerns", 2 0, L_0x16097cf40;  alias, 1 drivers
v0x16094d360_0 .net "mask", 2 0, L_0x16097d530;  alias, 1 drivers
v0x16094d3f0_0 .net "reset", 0 0, L_0x16097de40;  1 drivers
v0x16094d480_0 .net "result_addr", 5 0, v0x160946d80_0;  alias, 1 drivers
v0x16094d610_0 .net "result_cols", 5 0, L_0x16097e160;  1 drivers
v0x16094d6a0_0 .net "result_data", 7 0, v0x160948110_0;  alias, 1 drivers
v0x16094d730_0 .net "result_valid", 0 0, v0x160948680_0;  alias, 1 drivers
v0x16094d7c0_0 .net "shift", 3 0, L_0x16097d1f0;  alias, 1 drivers
v0x16094d850_0 .net "start", 0 0, L_0x16097cac0;  alias, 1 drivers
v0x16094d960_0 .net "stride", 5 0, L_0x16097e030;  1 drivers
S_0x160944bb0 .scope module, "agu_inst" "agu" 8 59, 9 26 0, S_0x160944180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 6 "img_addr";
    .port_info 12 /OUTPUT 6 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x160944d80 .param/l "COL_WIDTH" 0 9 29, +C4<00000000000000000000000000001000>;
P_0x160944dc0 .param/l "IMG_ADDR_WIDTH" 0 9 31, +C4<00000000000000000000000000000110>;
P_0x160944e00 .param/l "KERN_CNT_WIDTH" 0 9 30, +C4<00000000000000000000000000000011>;
P_0x160944e40 .param/l "KERN_COL_WIDTH" 0 9 28, +C4<00000000000000000000000000000011>;
P_0x160944e80 .param/l "RSLT_ADDR_WIDTH" 0 9 32, +C4<00000000000000000000000000000110>;
v0x160945bc0_0 .net "clk", 0 0, L_0x16097a4f0;  alias, 1 drivers
v0x160945c60_0 .var "clr_col_cnt", 0 0;
v0x160945d00_0 .var "clr_img_addr", 0 0;
v0x160945d90_0 .var "clr_img_st", 0 0;
v0x160945e30_0 .var "clr_k_col_cnt", 0 0;
v0x160945f10_0 .var "clr_kerns_cnt", 0 0;
v0x160945fa0_0 .net "clr_kerns_cnt_d", 7 0, v0x1609459a0_0;  1 drivers
v0x160946050_0 .var "clr_result_addr", 0 0;
v0x1609460e0_0 .var "col_cnt", 7 0;
v0x160946210_0 .net "cols", 7 0, L_0x16097cda0;  alias, 1 drivers
v0x1609462d0_0 .var "done", 0 0;
v0x160946360_0 .var "en_col_cnt", 0 0;
v0x1609463f0_0 .var "en_img_addr", 0 0;
v0x160946480_0 .var "en_img_st", 0 0;
v0x160946510_0 .var "en_k_col_cnt", 0 0;
v0x1609465a0_0 .var "en_kerns_cnt", 0 0;
v0x160946640_0 .net "en_result_addr", 0 0, v0x160948680_0;  alias, 1 drivers
v0x1609467e0_0 .var "img_addr", 5 0;
v0x1609468a0_0 .var "img_st", 5 0;
v0x160946930_0 .var "k_col_cnt", 2 0;
v0x1609469c0_0 .var "kern_addr", 5 0;
v0x160946a50_0 .net "kern_addr_mode", 0 0, L_0x16097d310;  alias, 1 drivers
v0x160946ae0_0 .net "kern_cols", 2 0, L_0x16097cc80;  alias, 1 drivers
v0x160946b90_0 .net "kerns", 2 0, L_0x16097cf40;  alias, 1 drivers
v0x160946c40_0 .var "kerns_cnt", 2 0;
v0x160946cd0_0 .net "reset", 0 0, L_0x16097de40;  alias, 1 drivers
v0x160946d80_0 .var "result_addr", 5 0;
v0x160946e20_0 .net "result_cols", 5 0, L_0x16097e160;  alias, 1 drivers
v0x160946ed0_0 .net "start", 0 0, L_0x16097cac0;  alias, 1 drivers
v0x160946f80_0 .var "start_d", 0 0;
v0x160947010_0 .var "start_pedge", 0 0;
v0x1609470b0_0 .net "stride", 5 0, L_0x16097e030;  alias, 1 drivers
E_0x160945220 .event anyedge, v0x160946d80_0, v0x160946e20_0, v0x160946640_0;
E_0x160945290 .event anyedge, v0x160942a90_0, v0x160946f80_0;
E_0x1609452e0 .event anyedge, v0x160942370_0, v0x160946c40_0, v0x160946930_0;
E_0x160945360 .event anyedge, v0x160942a90_0;
E_0x1609453a0 .event anyedge, v0x160945e30_0;
E_0x160945420 .event anyedge, v0x160945c60_0;
E_0x160945470 .event anyedge, v0x160946c40_0, v0x160942490_0, v0x1609465a0_0;
E_0x1609454f0 .event anyedge, v0x1609460e0_0, v0x160941f40_0, v0x160946360_0;
E_0x160945550 .event anyedge, v0x160946930_0, v0x160942400_0, v0x160942a90_0;
S_0x1609455e0 .scope module, "ser_shift_done" "serial_shift" 9 149, 10 1 0, S_0x160944bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x1609454b0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x160945900_0 .net "clk", 0 0, L_0x16097a4f0;  alias, 1 drivers
v0x1609459a0_0 .var "par_out", 7 0;
v0x160945a40_0 .net "reset", 0 0, L_0x16097de40;  alias, 1 drivers
v0x160945ad0_0 .net "ser_in", 0 0, v0x160945f10_0;  1 drivers
S_0x1609472e0 .scope module, "datapath_inst" "datapath" 8 87, 11 6 0, S_0x160944180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 8 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x1609474b0 .param/l "CLR_DLY" 1 11 167, +C4<00000000000000000000000000000010>;
P_0x1609474f0 .param/l "CLR_DLY_WIDTH" 1 11 168, +C4<00000000000000000000000000000011>;
P_0x160947530 .param/l "DLY_WIDTH" 1 11 151, +C4<00000000000000000000000000010000>;
P_0x160947570 .param/l "IMG_DWIDTH" 0 11 8, +C4<00000000000000000000000000011000>;
P_0x1609475b0 .param/l "KERN_DWIDTH" 0 11 9, +C4<00000000000000000000000000011000>;
P_0x1609475f0 .param/l "RESULT_DWIDTH" 0 11 10, +C4<00000000000000000000000000001000>;
P_0x160947630 .param/l "SHFT_WIDTH" 0 11 11, +C4<00000000000000000000000000000100>;
L_0x16097dcc0 .functor OR 1, L_0x16097de40, L_0x16097dc20, C4<0>, C4<0>;
L_0x16097ddd0 .functor AND 1, v0x16094b8c0_0, L_0x16097dd30, C4<1>, C4<1>;
v0x16094b300_0 .net *"_ivl_13", 0 0, L_0x16097dc20;  1 drivers
v0x16094b3c0_0 .net *"_ivl_17", 0 0, L_0x16097dd30;  1 drivers
v0x16094b460_0 .var "accum_ovrflow", 0 0;
v0x16094b530_0 .net "clk", 0 0, L_0x16097a4f0;  alias, 1 drivers
v0x16094b5c0_0 .net "clr_col_cnt", 0 0, v0x160945c60_0;  alias, 1 drivers
v0x16094b6d0_0 .net "clr_col_cnt_d", 7 0, v0x160949e10_0;  1 drivers
v0x16094b760_0 .net "clr_k_col_cnt", 0 0, v0x160945e30_0;  alias, 1 drivers
v0x16094b830_0 .net "clr_k_col_cnt_d", 2 0, v0x16094a4e0_0;  1 drivers
v0x16094b8c0_0 .var "clr_mult_accum", 0 0;
v0x16094b9d0_0 .net "en_max_pool", 0 0, L_0x16097d490;  alias, 1 drivers
v0x16094ba60_0 .net "img_data", 23 0, v0x1609434f0_0;  alias, 1 drivers
v0x16094baf0_0 .net "kern_data", 23 0, v0x160943ee0_0;  alias, 1 drivers
v0x16094bb80_0 .net "mask", 2 0, L_0x16097d530;  alias, 1 drivers
v0x16094bc30_0 .var "mult_accum", 19 0;
v0x16094bce0_0 .var "mult_accum_mux", 20 0;
v0x16094bd70_0 .var "mult_accum_r", 20 0;
v0x16094be20_0 .net "mult_out0", 15 0, v0x160948d00_0;  1 drivers
v0x16094bfe0_0 .var "mult_out0_r", 15 0;
v0x16094c070_0 .net "mult_out1", 15 0, v0x160949340_0;  1 drivers
v0x16094c100_0 .var "mult_out1_r", 15 0;
v0x16094c190_0 .net "mult_out2", 15 0, v0x160949970_0;  1 drivers
v0x16094c220_0 .var "mult_out2_r", 15 0;
v0x16094c2c0_0 .net "reset", 0 0, L_0x16097de40;  alias, 1 drivers
v0x16094c350_0 .net "result_data", 7 0, v0x160948110_0;  alias, 1 drivers
v0x16094c410_0 .net "result_valid", 0 0, v0x160948680_0;  alias, 1 drivers
v0x16094c4e0_0 .net "shift", 3 0, L_0x16097d1f0;  alias, 1 drivers
v0x16094c5b0_0 .net "shift_out", 7 0, v0x16094b1c0_0;  1 drivers
v0x16094c680_0 .net "start", 0 0, L_0x16097cac0;  alias, 1 drivers
v0x16094c710_0 .net "start_d", 15 0, v0x16094aa10_0;  1 drivers
E_0x160947ac0 .event anyedge, v0x16094a4e0_0, v0x16094aa10_0;
E_0x160947b10 .event anyedge, v0x16094bd70_0;
E_0x160947b60 .event anyedge, v0x16094b8c0_0, v0x16094bd70_0;
L_0x16097d760 .part v0x1609434f0_0, 0, 8;
L_0x16097d880 .part v0x160943ee0_0, 0, 8;
L_0x16097d9a0 .part v0x1609434f0_0, 8, 8;
L_0x16097da40 .part v0x160943ee0_0, 8, 8;
L_0x16097dae0 .part v0x1609434f0_0, 16, 8;
L_0x16097db80 .part v0x160943ee0_0, 16, 8;
L_0x16097dc20 .part v0x160949e10_0, 3, 1;
L_0x16097dd30 .part v0x16094aa10_0, 2, 1;
S_0x160947bc0 .scope module, "max_pool_inst" "max_pool" 11 140, 12 12 0, S_0x1609472e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x160947d30 .param/l "DWIDTH" 0 12 14, +C4<00000000000000000000000000001000>;
v0x160947fd0_0 .net "clk", 0 0, L_0x16097a4f0;  alias, 1 drivers
v0x160948070_0 .net "data_in", 7 0, v0x16094b1c0_0;  alias, 1 drivers
v0x160948110_0 .var "data_out", 7 0;
v0x1609481a0_0 .var "data_r", 7 0;
v0x160948230_0 .net "en_maxpool", 0 0, L_0x16097d490;  alias, 1 drivers
v0x160948300_0 .var "max_pool_out", 7 0;
v0x160948390_0 .var "max_pool_valid", 0 0;
v0x160948420_0 .net "reset", 0 0, L_0x16097dcc0;  1 drivers
v0x1609484c0_0 .var "toggle", 0 0;
v0x1609485e0_0 .net "valid_in", 0 0, L_0x16097ddd0;  1 drivers
v0x160948680_0 .var "valid_out", 0 0;
E_0x160947f20 .event anyedge, v0x1609484c0_0, v0x1609485e0_0;
E_0x160947f80 .event anyedge, v0x1609481a0_0, v0x160948070_0;
S_0x160948790 .scope module, "mult_inst0" "mult" 11 58, 13 1 0, S_0x1609472e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x160948960 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x1609489a0 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x160948ba0_0 .net/s "a", 7 0, L_0x16097d760;  1 drivers
v0x160948c60_0 .net/s "b", 7 0, L_0x16097d880;  1 drivers
v0x160948d00_0 .var/s "out", 15 0;
E_0x160948b50 .event anyedge, v0x160948ba0_0, v0x160948c60_0;
S_0x160948da0 .scope module, "mult_inst1" "mult" 11 70, 13 1 0, S_0x1609472e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x160948f60 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x160948fa0 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x1609491e0_0 .net/s "a", 7 0, L_0x16097d9a0;  1 drivers
v0x1609492a0_0 .net/s "b", 7 0, L_0x16097da40;  1 drivers
v0x160949340_0 .var/s "out", 15 0;
E_0x160949190 .event anyedge, v0x1609491e0_0, v0x1609492a0_0;
S_0x1609493e0 .scope module, "mult_inst2" "mult" 11 82, 13 1 0, S_0x1609472e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x1609495a0 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x1609495e0 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x160949810_0 .net/s "a", 7 0, L_0x16097dae0;  1 drivers
v0x1609498d0_0 .net/s "b", 7 0, L_0x16097db80;  1 drivers
v0x160949970_0 .var/s "out", 15 0;
E_0x1609497b0 .event anyedge, v0x160949810_0, v0x1609498d0_0;
S_0x160949a10 .scope module, "ser_shift_clr_col" "serial_shift" 11 191, 10 1 0, S_0x1609472e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x160949c10 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x160949d70_0 .net "clk", 0 0, L_0x16097a4f0;  alias, 1 drivers
v0x160949e10_0 .var "par_out", 7 0;
v0x160949eb0_0 .net "reset", 0 0, L_0x16097de40;  alias, 1 drivers
v0x160949f40_0 .net "ser_in", 0 0, v0x160945c60_0;  alias, 1 drivers
S_0x16094a000 .scope module, "ser_shift_clr_k_col" "serial_shift" 11 175, 10 1 0, S_0x1609472e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x16094a1c0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000000011>;
v0x16094a340_0 .net "clk", 0 0, L_0x16097a4f0;  alias, 1 drivers
v0x16094a4e0_0 .var "par_out", 2 0;
v0x16094a570_0 .net "reset", 0 0, L_0x16097de40;  alias, 1 drivers
v0x16094a600_0 .net "ser_in", 0 0, v0x160945e30_0;  alias, 1 drivers
S_0x16094a690 .scope module, "ser_shift_start" "serial_shift" 11 158, 10 1 0, S_0x1609472e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x16094a800 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000010000>;
v0x16094a980_0 .net "clk", 0 0, L_0x16097a4f0;  alias, 1 drivers
v0x16094aa10_0 .var "par_out", 15 0;
v0x16094aab0_0 .net "reset", 0 0, L_0x16097de40;  alias, 1 drivers
v0x16094abc0_0 .net "ser_in", 0 0, L_0x16097cac0;  alias, 1 drivers
S_0x16094ac50 .scope module, "shifter_inst" "shifter" 11 128, 14 1 0, S_0x1609472e0;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 8 "out";
P_0x16094ae10 .param/l "IN_WIDTH" 0 14 3, +C4<00000000000000000000000000010100>;
P_0x16094ae50 .param/l "OUT_WIDTH" 0 14 5, +C4<00000000000000000000000000001000>;
P_0x16094ae90 .param/l "SHFT_WIDTH" 0 14 4, +C4<00000000000000000000000000000100>;
v0x16094b100_0 .net "in", 19 0, v0x16094bc30_0;  1 drivers
v0x16094b1c0_0 .var "out", 7 0;
v0x16094b260_0 .net "shift", 3 0, L_0x16097d1f0;  alias, 1 drivers
E_0x16094b0a0 .event anyedge, v0x160942870_0, v0x16094b100_0;
S_0x16094daf0 .scope module, "results_dffram" "dffram" 4 183, 7 1 0, S_0x160940010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 8 "dat_o";
    .port_info 3 /OUTPUT 8 "dat_o2";
    .port_info 4 /INPUT 8 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x160944900 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x160944940 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000001000>;
v0x16094dee0_0 .net "adr_r", 5 0, L_0x16097e710;  1 drivers
v0x16094df90_0 .net "adr_w", 5 0, v0x160946d80_0;  alias, 1 drivers
v0x16094e030_0 .net "clk", 0 0, L_0x16097a4f0;  alias, 1 drivers
v0x16094e0c0_0 .net "dat_i", 7 0, v0x160948110_0;  alias, 1 drivers
v0x16094e150_0 .var "dat_o", 7 0;
v0x16094e200_0 .var "dat_o2", 7 0;
v0x16094e2b0 .array "r", 63 0, 7 0;
v0x16094e350_0 .net "we", 0 0, L_0x16097c680;  1 drivers
S_0x160951530 .scope module, "ren_conv_top_inst_2" "ren_conv_top" 3 119, 4 6 0, S_0x16089ee70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x1609516a0 .param/l "COL_WIDTH" 0 4 12, +C4<00000000000000000000000000001000>;
P_0x1609516e0 .param/l "IMG_ADDR_WIDTH" 0 4 14, +C4<00000000000000000000000000000110>;
P_0x160951720 .param/l "KERN_CNT_WIDTH" 0 4 13, +C4<00000000000000000000000000000011>;
P_0x160951760 .param/l "KERN_COL_WIDTH" 0 4 11, +C4<00000000000000000000000000000011>;
P_0x1609517a0 .param/l "MY_ADDR" 0 4 8, C4<000000000000000000000000000110010>;
P_0x1609517e0 .param/l "MY_ADDR_LSB" 0 4 10, +C4<00000000000000000000000000011000>;
P_0x160951820 .param/l "MY_ADDR_MSB" 0 4 9, +C4<00000000000000000000000000100000>;
P_0x160951860 .param/l "RSLT_ADDR_WIDTH" 0 4 15, +C4<00000000000000000000000000000110>;
L_0x16097dfb0 .functor BUFZ 1, v0x160976830_0, C4<0>, C4<0>, C4<0>;
L_0x1609626a0 .functor BUFZ 1, v0x1609768c0_0, C4<0>, C4<0>, C4<0>;
L_0x16097ec90 .functor AND 1, L_0x16097ebb0, v0x160976a70_0, C4<1>, C4<1>;
L_0x160974860 .functor AND 1, L_0x16097ec90, v0x160976cb0_0, C4<1>, C4<1>;
L_0x16097efc0 .functor BUFZ 32, v0x1609619f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x16097f3e0 .functor AND 1, L_0x16097f2a0, L_0x160974860, C4<1>, C4<1>;
L_0x16097f510 .functor AND 1, L_0x16097f3e0, v0x160976d40_0, C4<1>, C4<1>;
L_0x16097f930 .functor AND 1, L_0x16097f7c0, L_0x160974860, C4<1>, C4<1>;
L_0x16097f9f0 .functor AND 1, L_0x16097f930, v0x160976d40_0, C4<1>, C4<1>;
L_0x16097fde0 .functor AND 1, L_0x16097fcc0, L_0x160974860, C4<1>, C4<1>;
L_0x16097ff70 .functor AND 1, L_0x16097fde0, v0x160976d40_0, C4<1>, C4<1>;
L_0x1609801e0 .functor AND 1, L_0x1609802f0, L_0x160974860, C4<1>, C4<1>;
L_0x160980540 .functor AND 1, L_0x1609801e0, v0x160976d40_0, C4<1>, C4<1>;
L_0x160981bb0 .functor OR 1, L_0x1609626a0, L_0x1609808d0, C4<0>, C4<0>;
L_0x1609804d0 .functor NOT 1, v0x1609577c0_0, C4<0>, C4<0>, C4<0>;
L_0x160981e40 .functor AND 1, v0x160959b70_0, L_0x1609804d0, C4<1>, C4<1>;
L_0x1480405f8 .functor BUFT 1, C4<000000000000000000000000000110010>, C4<0>, C4<0>, C4<0>;
v0x16095f990_0 .net/2u *"_ivl_10", 32 0, L_0x1480405f8;  1 drivers
v0x16095fa30_0 .net *"_ivl_12", 0 0, L_0x16097ebb0;  1 drivers
v0x16095fad0_0 .net *"_ivl_14", 0 0, L_0x16097ec90;  1 drivers
v0x16095fb60_0 .net *"_ivl_23", 1 0, L_0x16097f0e0;  1 drivers
v0x16095fc00_0 .net *"_ivl_24", 31 0, L_0x16097f180;  1 drivers
L_0x148040640 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x16095fcf0_0 .net *"_ivl_27", 29 0, L_0x148040640;  1 drivers
L_0x148040688 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x16095fda0_0 .net/2u *"_ivl_28", 31 0, L_0x148040688;  1 drivers
v0x16095fe50_0 .net *"_ivl_30", 0 0, L_0x16097f2a0;  1 drivers
v0x16095fef0_0 .net *"_ivl_32", 0 0, L_0x16097f3e0;  1 drivers
v0x160960000_0 .net *"_ivl_37", 1 0, L_0x16097f5c0;  1 drivers
v0x1609600b0_0 .net *"_ivl_38", 31 0, L_0x16097f6a0;  1 drivers
L_0x1480406d0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x160960160_0 .net *"_ivl_41", 29 0, L_0x1480406d0;  1 drivers
L_0x148040718 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x160960210_0 .net/2u *"_ivl_42", 31 0, L_0x148040718;  1 drivers
v0x1609602c0_0 .net *"_ivl_44", 0 0, L_0x16097f7c0;  1 drivers
v0x160960360_0 .net *"_ivl_46", 0 0, L_0x16097f930;  1 drivers
v0x160960410_0 .net *"_ivl_5", 7 0, L_0x16097ea70;  1 drivers
v0x1609604c0_0 .net *"_ivl_51", 1 0, L_0x16097faa0;  1 drivers
v0x160960650_0 .net *"_ivl_52", 31 0, L_0x16097fb40;  1 drivers
L_0x148040760 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1609606e0_0 .net *"_ivl_55", 29 0, L_0x148040760;  1 drivers
L_0x1480407a8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x160960790_0 .net/2u *"_ivl_56", 31 0, L_0x1480407a8;  1 drivers
v0x160960840_0 .net *"_ivl_58", 0 0, L_0x16097fcc0;  1 drivers
v0x1609608e0_0 .net *"_ivl_6", 32 0, L_0x16097eb10;  1 drivers
v0x160960990_0 .net *"_ivl_60", 0 0, L_0x16097fde0;  1 drivers
v0x160960a40_0 .net *"_ivl_65", 1 0, L_0x160978810;  1 drivers
v0x160960af0_0 .net *"_ivl_66", 31 0, L_0x160980250;  1 drivers
L_0x1480407f0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x160960ba0_0 .net *"_ivl_69", 29 0, L_0x1480407f0;  1 drivers
L_0x148040838 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x160960c50_0 .net/2u *"_ivl_70", 31 0, L_0x148040838;  1 drivers
v0x160960d00_0 .net *"_ivl_72", 0 0, L_0x1609802f0;  1 drivers
v0x160960da0_0 .net *"_ivl_74", 0 0, L_0x1609801e0;  1 drivers
L_0x1480405b0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x160960e50_0 .net *"_ivl_9", 24 0, L_0x1480405b0;  1 drivers
v0x160960f00_0 .net *"_ivl_94", 0 0, L_0x1609804d0;  1 drivers
v0x160960fb0_0 .net "accum_ovrflow", 0 0, v0x16095c950_0;  1 drivers
v0x160961040_0 .net "clk", 0 0, L_0x16097dfb0;  1 drivers
v0x160960550_0 .net "cols", 7 0, L_0x160980b10;  1 drivers
v0x1609612d0_0 .net "data_out_regs", 31 0, v0x160952bd0_0;  1 drivers
v0x160961360_0 .net "data_out_result", 7 0, v0x16095f6f0_0;  1 drivers
v0x1609613f0_0 .net "done", 0 0, v0x1609577c0_0;  1 drivers
v0x160961480_0 .net "en_max_pool", 0 0, L_0x160981200;  1 drivers
v0x160961510_0 .net "img_addr", 5 0, v0x160957cd0_0;  1 drivers
v0x1609615a0_0 .net "img_data", 23 0, v0x1609549e0_0;  1 drivers
v0x160961640_0 .net "kern_addr", 5 0, v0x160957eb0_0;  1 drivers
v0x1609616e0_0 .net "kern_addr_mode", 0 0, L_0x160981080;  1 drivers
v0x160961770_0 .net "kern_cols", 2 0, L_0x1609809f0;  1 drivers
v0x160961810_0 .net "kern_data", 23 0, v0x1609553d0_0;  1 drivers
v0x1609618b0_0 .net "kerns", 2 0, L_0x160980cb0;  1 drivers
v0x160961950_0 .net "mask", 2 0, L_0x1609812a0;  1 drivers
v0x1609619f0_0 .var "rdata", 31 0;
v0x160961aa0_0 .var "ready", 0 0;
v0x160961b40_0 .net "reset", 0 0, L_0x1609626a0;  1 drivers
v0x160961bd0_0 .net "result_addr", 5 0, v0x160958270_0;  1 drivers
v0x160961c70_0 .net "result_cols", 7 0, L_0x160980e70;  1 drivers
v0x160961d10_0 .net "result_data", 7 0, v0x160959600_0;  1 drivers
v0x160961e20_0 .net "result_valid", 0 0, v0x160959b70_0;  1 drivers
v0x160961f30_0 .net "shift", 3 0, L_0x160980f60;  1 drivers
v0x160962040_0 .net "soft_reset", 0 0, L_0x1609808d0;  1 drivers
v0x1609620d0_0 .net "start", 0 0, L_0x160980830;  1 drivers
v0x160962160_0 .net "stride", 7 0, L_0x160980dd0;  1 drivers
v0x1609621f0_0 .net "valid", 0 0, L_0x160974860;  1 drivers
v0x160962280_0 .net "wb_clk_i", 0 0, v0x160976830_0;  alias, 1 drivers
v0x160962310_0 .net "wb_rst_i", 0 0, v0x1609768c0_0;  alias, 1 drivers
v0x1609623e0_0 .net "wbs_ack_o", 0 0, v0x160961aa0_0;  alias, 1 drivers
v0x160962470_0 .net "wbs_adr_i", 31 0, v0x1609769e0_0;  alias, 1 drivers
v0x160962540_0 .net "wbs_cyc_i", 0 0, v0x160976a70_0;  alias, 1 drivers
v0x160962610_0 .net "wbs_dat_i", 31 0, v0x160976b00_0;  alias, 1 drivers
v0x1609627a0_0 .net "wbs_dat_o", 31 0, L_0x16097efc0;  alias, 1 drivers
v0x1609610d0_0 .net "wbs_sel_i", 3 0, v0x160976c20_0;  alias, 1 drivers
v0x160961160_0 .net "wbs_stb_i", 0 0, v0x160976cb0_0;  alias, 1 drivers
v0x1609611f0_0 .net "wbs_we_i", 0 0, v0x160976d40_0;  alias, 1 drivers
v0x160962830_0 .net "we_img_ram", 0 0, L_0x16097f9f0;  1 drivers
v0x1609628c0_0 .net "we_kern_ram", 0 0, L_0x16097ff70;  1 drivers
v0x160962950_0 .net "we_regs", 0 0, L_0x16097f510;  1 drivers
v0x1609629e0_0 .net "we_res_ram", 0 0, L_0x160980540;  1 drivers
L_0x16097ea70 .part v0x1609769e0_0, 24, 8;
L_0x16097eb10 .concat [ 8 25 0 0], L_0x16097ea70, L_0x1480405b0;
L_0x16097ebb0 .cmp/eq 33, L_0x16097eb10, L_0x1480405f8;
L_0x16097f0e0 .part v0x1609769e0_0, 8, 2;
L_0x16097f180 .concat [ 2 30 0 0], L_0x16097f0e0, L_0x148040640;
L_0x16097f2a0 .cmp/eq 32, L_0x16097f180, L_0x148040688;
L_0x16097f5c0 .part v0x1609769e0_0, 8, 2;
L_0x16097f6a0 .concat [ 2 30 0 0], L_0x16097f5c0, L_0x1480406d0;
L_0x16097f7c0 .cmp/eq 32, L_0x16097f6a0, L_0x148040718;
L_0x16097faa0 .part v0x1609769e0_0, 8, 2;
L_0x16097fb40 .concat [ 2 30 0 0], L_0x16097faa0, L_0x148040760;
L_0x16097fcc0 .cmp/eq 32, L_0x16097fb40, L_0x1480407a8;
L_0x160978810 .part v0x1609769e0_0, 8, 2;
L_0x160980250 .concat [ 2 30 0 0], L_0x160978810, L_0x1480407f0;
L_0x1609802f0 .cmp/eq 32, L_0x160980250, L_0x148040838;
L_0x160981430 .part v0x1609769e0_0, 2, 2;
L_0x160981da0 .part L_0x160980dd0, 0, 6;
L_0x160981ed0 .part L_0x160980e70, 0, 6;
L_0x160981f70 .part v0x160976b00_0, 0, 24;
L_0x1609820b0 .part v0x1609769e0_0, 2, 6;
L_0x160982150 .part v0x160976b00_0, 0, 24;
L_0x160982010 .part v0x1609769e0_0, 2, 6;
L_0x160982330 .part v0x1609769e0_0, 2, 6;
S_0x160951d80 .scope module, "cfg_regs_inst" "regs" 4 89, 5 3 0, S_0x160951530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x160951f40 .param/l "DWIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x1609531f0_0 .net *"_ivl_6", 29 0, L_0x1609805b0;  1 drivers
v0x1609532b0_0 .net "accum_ovrflow", 0 0, v0x16095c950_0;  alias, 1 drivers
v0x160953350_0 .net "addr", 1 0, L_0x160981430;  1 drivers
v0x1609533e0_0 .net "clk", 0 0, L_0x16097dfb0;  alias, 1 drivers
v0x160953470_0 .net "cols", 7 0, L_0x160980b10;  alias, 1 drivers
v0x160953540_0 .net "data_in", 31 0, v0x160976b00_0;  alias, 1 drivers
v0x1609535d0_0 .net "data_out", 31 0, v0x160952bd0_0;  alias, 1 drivers
v0x160953670_0 .net "done", 0 0, v0x1609577c0_0;  alias, 1 drivers
v0x160953700_0 .net "en_max_pool", 0 0, L_0x160981200;  alias, 1 drivers
v0x160953820_0 .net "kern_addr_mode", 0 0, L_0x160981080;  alias, 1 drivers
v0x1609538c0_0 .net "kern_cols", 2 0, L_0x1609809f0;  alias, 1 drivers
v0x160953970_0 .net "kerns", 2 0, L_0x160980cb0;  alias, 1 drivers
v0x160953a20_0 .net "mask", 2 0, L_0x1609812a0;  alias, 1 drivers
v0x160953ad0 .array "regs", 4 0;
v0x160953ad0_0 .net v0x160953ad0 0, 31 0, v0x1609528a0_0; 1 drivers
v0x160953ad0_1 .net v0x160953ad0 1, 31 0, v0x160952930_0; 1 drivers
v0x160953ad0_2 .net v0x160953ad0 2, 31 0, v0x1609529c0_0; 1 drivers
v0x160953ad0_3 .net v0x160953ad0 3, 31 0, v0x160952a90_0; 1 drivers
o0x14800f3f0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x160953ad0_4 .net v0x160953ad0 4, 31 0, o0x14800f3f0; 0 drivers
v0x160953c40_0 .net "reset", 0 0, L_0x1609626a0;  alias, 1 drivers
v0x160953cd0_0 .net "result_cols", 7 0, L_0x160980e70;  alias, 1 drivers
v0x160953d60_0 .net "shift", 3 0, L_0x160980f60;  alias, 1 drivers
v0x160953ef0_0 .net "soft_reset", 0 0, L_0x1609808d0;  alias, 1 drivers
v0x160953f80_0 .net "start", 0 0, L_0x160980830;  alias, 1 drivers
v0x160954020_0 .net "stride", 7 0, L_0x160980dd0;  alias, 1 drivers
v0x1609540d0_0 .net "wr_en", 0 0, L_0x16097f510;  alias, 1 drivers
L_0x1609805b0 .part v0x1609528a0_0, 2, 30;
L_0x160980690 .concat [ 1 1 30 0], v0x1609577c0_0, v0x16095c950_0, L_0x1609805b0;
L_0x160980830 .part v0x1609528a0_0, 2, 1;
L_0x1609808d0 .part v0x1609528a0_0, 3, 1;
L_0x1609809f0 .part v0x160952930_0, 0, 3;
L_0x160980b10 .part v0x160952930_0, 8, 8;
L_0x160980cb0 .part v0x160952930_0, 16, 3;
L_0x160980dd0 .part v0x160952930_0, 24, 8;
L_0x160980e70 .part v0x1609529c0_0, 0, 8;
L_0x160980f60 .part v0x1609529c0_0, 8, 4;
L_0x160981080 .part v0x1609529c0_0, 16, 1;
L_0x160981200 .part v0x1609529c0_0, 17, 1;
L_0x1609812a0 .part v0x1609529c0_0, 18, 3;
S_0x160952250 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 5 42, 6 15 0, S_0x160951d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x160952410 .param/l "DWIDTH" 0 6 17, +C4<00000000000000000000000000100000>;
v0x160952740_0 .net "addr", 1 0, L_0x160981430;  alias, 1 drivers
v0x160952800_0 .net "clk", 0 0, L_0x16097dfb0;  alias, 1 drivers
v0x1609528a0_0 .var "ctrl0", 31 0;
v0x160952930_0 .var "ctrl1", 31 0;
v0x1609529c0_0 .var "ctrl2", 31 0;
v0x160952a90_0 .var "ctrl3", 31 0;
v0x160952b30_0 .net "data_in", 31 0, v0x160976b00_0;  alias, 1 drivers
v0x160952bd0_0 .var "data_out", 31 0;
v0x160952c80_0 .net "reset", 0 0, L_0x1609626a0;  alias, 1 drivers
v0x160952d90_0 .net "status0", 31 0, L_0x160980690;  1 drivers
v0x160952e30_0 .net "status1", 31 0, v0x160952930_0;  alias, 1 drivers
v0x160952ef0_0 .net "status2", 31 0, v0x1609529c0_0;  alias, 1 drivers
v0x160952f80_0 .net "status3", 31 0, v0x160952a90_0;  alias, 1 drivers
v0x160953010_0 .net "wr_en", 0 0, L_0x16097f510;  alias, 1 drivers
E_0x160952670/0 .event anyedge, v0x160952740_0, v0x160952d90_0, v0x160952930_0, v0x1609529c0_0;
E_0x160952670/1 .event anyedge, v0x160952a90_0;
E_0x160952670 .event/or E_0x160952670/0, E_0x160952670/1;
E_0x1609526f0 .event posedge, v0x160952800_0;
S_0x1609542c0 .scope module, "img_dffram" "dffram" 4 151, 7 1 0, S_0x160951530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x160951fe0 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x160952020 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x1609546a0_0 .net "adr_r", 5 0, v0x160957cd0_0;  alias, 1 drivers
v0x160954750_0 .net "adr_w", 5 0, L_0x1609820b0;  1 drivers
v0x1609547f0_0 .net "clk", 0 0, L_0x16097dfb0;  alias, 1 drivers
v0x160954880_0 .net "dat_i", 23 0, L_0x160981f70;  1 drivers
v0x160954910_0 .var "dat_o", 23 0;
v0x1609549e0_0 .var "dat_o2", 23 0;
v0x160954a90 .array "r", 63 0, 23 0;
v0x160954b30_0 .net "we", 0 0, L_0x16097f9f0;  alias, 1 drivers
S_0x160954c80 .scope module, "kerns_dffram" "dffram" 4 167, 7 1 0, S_0x160951530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x160954e40 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x160954e80 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x1609550b0_0 .net "adr_r", 5 0, v0x160957eb0_0;  alias, 1 drivers
v0x160955160_0 .net "adr_w", 5 0, L_0x160982010;  1 drivers
v0x160955200_0 .net "clk", 0 0, L_0x16097dfb0;  alias, 1 drivers
v0x160955290_0 .net "dat_i", 23 0, L_0x160982150;  1 drivers
v0x160955320_0 .var "dat_o", 23 0;
v0x1609553d0_0 .var "dat_o2", 23 0;
v0x160955480 .array "r", 63 0, 23 0;
v0x160955520_0 .net "we", 0 0, L_0x16097ff70;  alias, 1 drivers
S_0x160955670 .scope module, "ren_conv_inst" "ren_conv" 4 121, 8 4 0, S_0x160951530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 6 "img_addr";
    .port_info 17 /OUTPUT 6 "result_addr";
    .port_info 18 /OUTPUT 8 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x160955830 .param/l "COL_WIDTH" 0 8 7, +C4<00000000000000000000000000001000>;
P_0x160955870 .param/l "IMG_ADDR_WIDTH" 0 8 9, +C4<00000000000000000000000000000110>;
P_0x1609558b0 .param/l "IMG_DWIDTH" 0 8 12, +C4<00000000000000000000000000011000>;
P_0x1609558f0 .param/l "KERN_CNT_WIDTH" 0 8 8, +C4<00000000000000000000000000000011>;
P_0x160955930 .param/l "KERN_COL_WIDTH" 0 8 6, +C4<00000000000000000000000000000011>;
P_0x160955970 .param/l "KERN_DWIDTH" 0 8 13, +C4<00000000000000000000000000011000>;
P_0x1609559b0 .param/l "RESULT_DWIDTH" 0 8 14, +C4<00000000000000000000000000001000>;
P_0x1609559f0 .param/l "RSLT_ADDR_WIDTH" 0 8 10, +C4<00000000000000000000000000000110>;
P_0x160955a30 .param/l "SHFT_WIDTH" 0 8 11, +C4<00000000000000000000000000000100>;
v0x16095dda0_0 .net "accum_ovrflow", 0 0, v0x16095c950_0;  alias, 1 drivers
v0x16095de80_0 .net "clk", 0 0, L_0x16097dfb0;  alias, 1 drivers
v0x16095df10_0 .net "clr_col_cnt", 0 0, v0x160957150_0;  1 drivers
v0x16095dfa0_0 .net "clr_k_col_cnt", 0 0, v0x160957320_0;  1 drivers
v0x16095e030_0 .net "cols", 7 0, L_0x160980b10;  alias, 1 drivers
v0x16095e100_0 .net "done", 0 0, v0x1609577c0_0;  alias, 1 drivers
v0x16095e1d0_0 .net "en_max_pool", 0 0, L_0x160981200;  alias, 1 drivers
v0x16095e260_0 .net "img_addr", 5 0, v0x160957cd0_0;  alias, 1 drivers
v0x16095e330_0 .net "img_data", 23 0, v0x1609549e0_0;  alias, 1 drivers
v0x16095e440_0 .net "kern_addr", 5 0, v0x160957eb0_0;  alias, 1 drivers
v0x16095e510_0 .net "kern_addr_mode", 0 0, L_0x160981080;  alias, 1 drivers
v0x16095e5e0_0 .net "kern_cols", 2 0, L_0x1609809f0;  alias, 1 drivers
v0x16095e6b0_0 .net "kern_data", 23 0, v0x1609553d0_0;  alias, 1 drivers
v0x16095e780_0 .net "kerns", 2 0, L_0x160980cb0;  alias, 1 drivers
v0x16095e850_0 .net "mask", 2 0, L_0x1609812a0;  alias, 1 drivers
v0x16095e8e0_0 .net "reset", 0 0, L_0x160981bb0;  1 drivers
v0x16095e970_0 .net "result_addr", 5 0, v0x160958270_0;  alias, 1 drivers
v0x16095eb00_0 .net "result_cols", 5 0, L_0x160981ed0;  1 drivers
v0x16095eb90_0 .net "result_data", 7 0, v0x160959600_0;  alias, 1 drivers
v0x16095ec20_0 .net "result_valid", 0 0, v0x160959b70_0;  alias, 1 drivers
v0x16095ecb0_0 .net "shift", 3 0, L_0x160980f60;  alias, 1 drivers
v0x16095ed40_0 .net "start", 0 0, L_0x160980830;  alias, 1 drivers
v0x16095ee50_0 .net "stride", 5 0, L_0x160981da0;  1 drivers
S_0x1609560a0 .scope module, "agu_inst" "agu" 8 59, 9 26 0, S_0x160955670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 6 "img_addr";
    .port_info 12 /OUTPUT 6 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x160956270 .param/l "COL_WIDTH" 0 9 29, +C4<00000000000000000000000000001000>;
P_0x1609562b0 .param/l "IMG_ADDR_WIDTH" 0 9 31, +C4<00000000000000000000000000000110>;
P_0x1609562f0 .param/l "KERN_CNT_WIDTH" 0 9 30, +C4<00000000000000000000000000000011>;
P_0x160956330 .param/l "KERN_COL_WIDTH" 0 9 28, +C4<00000000000000000000000000000011>;
P_0x160956370 .param/l "RSLT_ADDR_WIDTH" 0 9 32, +C4<00000000000000000000000000000110>;
v0x1609570b0_0 .net "clk", 0 0, L_0x16097dfb0;  alias, 1 drivers
v0x160957150_0 .var "clr_col_cnt", 0 0;
v0x1609571f0_0 .var "clr_img_addr", 0 0;
v0x160957280_0 .var "clr_img_st", 0 0;
v0x160957320_0 .var "clr_k_col_cnt", 0 0;
v0x160957400_0 .var "clr_kerns_cnt", 0 0;
v0x160957490_0 .net "clr_kerns_cnt_d", 7 0, v0x160956e90_0;  1 drivers
v0x160957540_0 .var "clr_result_addr", 0 0;
v0x1609575d0_0 .var "col_cnt", 7 0;
v0x160957700_0 .net "cols", 7 0, L_0x160980b10;  alias, 1 drivers
v0x1609577c0_0 .var "done", 0 0;
v0x160957850_0 .var "en_col_cnt", 0 0;
v0x1609578e0_0 .var "en_img_addr", 0 0;
v0x160957970_0 .var "en_img_st", 0 0;
v0x160957a00_0 .var "en_k_col_cnt", 0 0;
v0x160957a90_0 .var "en_kerns_cnt", 0 0;
v0x160957b30_0 .net "en_result_addr", 0 0, v0x160959b70_0;  alias, 1 drivers
v0x160957cd0_0 .var "img_addr", 5 0;
v0x160957d90_0 .var "img_st", 5 0;
v0x160957e20_0 .var "k_col_cnt", 2 0;
v0x160957eb0_0 .var "kern_addr", 5 0;
v0x160957f40_0 .net "kern_addr_mode", 0 0, L_0x160981080;  alias, 1 drivers
v0x160957fd0_0 .net "kern_cols", 2 0, L_0x1609809f0;  alias, 1 drivers
v0x160958080_0 .net "kerns", 2 0, L_0x160980cb0;  alias, 1 drivers
v0x160958130_0 .var "kerns_cnt", 2 0;
v0x1609581c0_0 .net "reset", 0 0, L_0x160981bb0;  alias, 1 drivers
v0x160958270_0 .var "result_addr", 5 0;
v0x160958310_0 .net "result_cols", 5 0, L_0x160981ed0;  alias, 1 drivers
v0x1609583c0_0 .net "start", 0 0, L_0x160980830;  alias, 1 drivers
v0x160958470_0 .var "start_d", 0 0;
v0x160958500_0 .var "start_pedge", 0 0;
v0x1609585a0_0 .net "stride", 5 0, L_0x160981da0;  alias, 1 drivers
E_0x160956710 .event anyedge, v0x160958270_0, v0x160958310_0, v0x160957b30_0;
E_0x160956780 .event anyedge, v0x160953f80_0, v0x160958470_0;
E_0x1609567d0 .event anyedge, v0x160953820_0, v0x160958130_0, v0x160957e20_0;
E_0x160956850 .event anyedge, v0x160953f80_0;
E_0x160956890 .event anyedge, v0x160957320_0;
E_0x160956910 .event anyedge, v0x160957150_0;
E_0x160956960 .event anyedge, v0x160958130_0, v0x160953970_0, v0x160957a90_0;
E_0x1609569e0 .event anyedge, v0x1609575d0_0, v0x160953470_0, v0x160957850_0;
E_0x160956a40 .event anyedge, v0x160957e20_0, v0x1609538c0_0, v0x160953f80_0;
S_0x160956ad0 .scope module, "ser_shift_done" "serial_shift" 9 149, 10 1 0, S_0x1609560a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x1609569a0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x160956df0_0 .net "clk", 0 0, L_0x16097dfb0;  alias, 1 drivers
v0x160956e90_0 .var "par_out", 7 0;
v0x160956f30_0 .net "reset", 0 0, L_0x160981bb0;  alias, 1 drivers
v0x160956fc0_0 .net "ser_in", 0 0, v0x160957400_0;  1 drivers
S_0x1609587d0 .scope module, "datapath_inst" "datapath" 8 87, 11 6 0, S_0x160955670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 8 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x1609589a0 .param/l "CLR_DLY" 1 11 167, +C4<00000000000000000000000000000010>;
P_0x1609589e0 .param/l "CLR_DLY_WIDTH" 1 11 168, +C4<00000000000000000000000000000011>;
P_0x160958a20 .param/l "DLY_WIDTH" 1 11 151, +C4<00000000000000000000000000010000>;
P_0x160958a60 .param/l "IMG_DWIDTH" 0 11 8, +C4<00000000000000000000000000011000>;
P_0x160958aa0 .param/l "KERN_DWIDTH" 0 11 9, +C4<00000000000000000000000000011000>;
P_0x160958ae0 .param/l "RESULT_DWIDTH" 0 11 10, +C4<00000000000000000000000000001000>;
P_0x160958b20 .param/l "SHFT_WIDTH" 0 11 11, +C4<00000000000000000000000000000100>;
L_0x160981a30 .functor OR 1, L_0x160981bb0, L_0x160981990, C4<0>, C4<0>;
L_0x160981b40 .functor AND 1, v0x16095cdb0_0, L_0x160981aa0, C4<1>, C4<1>;
v0x16095c7f0_0 .net *"_ivl_13", 0 0, L_0x160981990;  1 drivers
v0x16095c8b0_0 .net *"_ivl_17", 0 0, L_0x160981aa0;  1 drivers
v0x16095c950_0 .var "accum_ovrflow", 0 0;
v0x16095ca20_0 .net "clk", 0 0, L_0x16097dfb0;  alias, 1 drivers
v0x16095cab0_0 .net "clr_col_cnt", 0 0, v0x160957150_0;  alias, 1 drivers
v0x16095cbc0_0 .net "clr_col_cnt_d", 7 0, v0x16095b300_0;  1 drivers
v0x16095cc50_0 .net "clr_k_col_cnt", 0 0, v0x160957320_0;  alias, 1 drivers
v0x16095cd20_0 .net "clr_k_col_cnt_d", 2 0, v0x16095b9d0_0;  1 drivers
v0x16095cdb0_0 .var "clr_mult_accum", 0 0;
v0x16095cec0_0 .net "en_max_pool", 0 0, L_0x160981200;  alias, 1 drivers
v0x16095cf50_0 .net "img_data", 23 0, v0x1609549e0_0;  alias, 1 drivers
v0x16095cfe0_0 .net "kern_data", 23 0, v0x1609553d0_0;  alias, 1 drivers
v0x16095d070_0 .net "mask", 2 0, L_0x1609812a0;  alias, 1 drivers
v0x16095d120_0 .var "mult_accum", 19 0;
v0x16095d1d0_0 .var "mult_accum_mux", 20 0;
v0x16095d260_0 .var "mult_accum_r", 20 0;
v0x16095d310_0 .net "mult_out0", 15 0, v0x16095a1f0_0;  1 drivers
v0x16095d4d0_0 .var "mult_out0_r", 15 0;
v0x16095d560_0 .net "mult_out1", 15 0, v0x16095a830_0;  1 drivers
v0x16095d5f0_0 .var "mult_out1_r", 15 0;
v0x16095d680_0 .net "mult_out2", 15 0, v0x16095ae60_0;  1 drivers
v0x16095d710_0 .var "mult_out2_r", 15 0;
v0x16095d7b0_0 .net "reset", 0 0, L_0x160981bb0;  alias, 1 drivers
v0x16095d840_0 .net "result_data", 7 0, v0x160959600_0;  alias, 1 drivers
v0x16095d900_0 .net "result_valid", 0 0, v0x160959b70_0;  alias, 1 drivers
v0x16095d9d0_0 .net "shift", 3 0, L_0x160980f60;  alias, 1 drivers
v0x16095daa0_0 .net "shift_out", 7 0, v0x16095c6b0_0;  1 drivers
v0x16095db70_0 .net "start", 0 0, L_0x160980830;  alias, 1 drivers
v0x16095dc00_0 .net "start_d", 15 0, v0x16095bf00_0;  1 drivers
E_0x160958fb0 .event anyedge, v0x16095b9d0_0, v0x16095bf00_0;
E_0x160959000 .event anyedge, v0x16095d260_0;
E_0x160959050 .event anyedge, v0x16095cdb0_0, v0x16095d260_0;
L_0x1609814d0 .part v0x1609549e0_0, 0, 8;
L_0x1609815f0 .part v0x1609553d0_0, 0, 8;
L_0x160981710 .part v0x1609549e0_0, 8, 8;
L_0x1609817b0 .part v0x1609553d0_0, 8, 8;
L_0x160981850 .part v0x1609549e0_0, 16, 8;
L_0x1609818f0 .part v0x1609553d0_0, 16, 8;
L_0x160981990 .part v0x16095b300_0, 3, 1;
L_0x160981aa0 .part v0x16095bf00_0, 2, 1;
S_0x1609590b0 .scope module, "max_pool_inst" "max_pool" 11 140, 12 12 0, S_0x1609587d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x160959220 .param/l "DWIDTH" 0 12 14, +C4<00000000000000000000000000001000>;
v0x1609594c0_0 .net "clk", 0 0, L_0x16097dfb0;  alias, 1 drivers
v0x160959560_0 .net "data_in", 7 0, v0x16095c6b0_0;  alias, 1 drivers
v0x160959600_0 .var "data_out", 7 0;
v0x160959690_0 .var "data_r", 7 0;
v0x160959720_0 .net "en_maxpool", 0 0, L_0x160981200;  alias, 1 drivers
v0x1609597f0_0 .var "max_pool_out", 7 0;
v0x160959880_0 .var "max_pool_valid", 0 0;
v0x160959910_0 .net "reset", 0 0, L_0x160981a30;  1 drivers
v0x1609599b0_0 .var "toggle", 0 0;
v0x160959ad0_0 .net "valid_in", 0 0, L_0x160981b40;  1 drivers
v0x160959b70_0 .var "valid_out", 0 0;
E_0x160959410 .event anyedge, v0x1609599b0_0, v0x160959ad0_0;
E_0x160959470 .event anyedge, v0x160959690_0, v0x160959560_0;
S_0x160959c80 .scope module, "mult_inst0" "mult" 11 58, 13 1 0, S_0x1609587d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x160959e50 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x160959e90 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x16095a090_0 .net/s "a", 7 0, L_0x1609814d0;  1 drivers
v0x16095a150_0 .net/s "b", 7 0, L_0x1609815f0;  1 drivers
v0x16095a1f0_0 .var/s "out", 15 0;
E_0x16095a040 .event anyedge, v0x16095a090_0, v0x16095a150_0;
S_0x16095a290 .scope module, "mult_inst1" "mult" 11 70, 13 1 0, S_0x1609587d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x16095a450 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x16095a490 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x16095a6d0_0 .net/s "a", 7 0, L_0x160981710;  1 drivers
v0x16095a790_0 .net/s "b", 7 0, L_0x1609817b0;  1 drivers
v0x16095a830_0 .var/s "out", 15 0;
E_0x16095a680 .event anyedge, v0x16095a6d0_0, v0x16095a790_0;
S_0x16095a8d0 .scope module, "mult_inst2" "mult" 11 82, 13 1 0, S_0x1609587d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x16095aa90 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x16095aad0 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x16095ad00_0 .net/s "a", 7 0, L_0x160981850;  1 drivers
v0x16095adc0_0 .net/s "b", 7 0, L_0x1609818f0;  1 drivers
v0x16095ae60_0 .var/s "out", 15 0;
E_0x16095aca0 .event anyedge, v0x16095ad00_0, v0x16095adc0_0;
S_0x16095af00 .scope module, "ser_shift_clr_col" "serial_shift" 11 191, 10 1 0, S_0x1609587d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x16095b100 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x16095b260_0 .net "clk", 0 0, L_0x16097dfb0;  alias, 1 drivers
v0x16095b300_0 .var "par_out", 7 0;
v0x16095b3a0_0 .net "reset", 0 0, L_0x160981bb0;  alias, 1 drivers
v0x16095b430_0 .net "ser_in", 0 0, v0x160957150_0;  alias, 1 drivers
S_0x16095b4f0 .scope module, "ser_shift_clr_k_col" "serial_shift" 11 175, 10 1 0, S_0x1609587d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x16095b6b0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000000011>;
v0x16095b830_0 .net "clk", 0 0, L_0x16097dfb0;  alias, 1 drivers
v0x16095b9d0_0 .var "par_out", 2 0;
v0x16095ba60_0 .net "reset", 0 0, L_0x160981bb0;  alias, 1 drivers
v0x16095baf0_0 .net "ser_in", 0 0, v0x160957320_0;  alias, 1 drivers
S_0x16095bb80 .scope module, "ser_shift_start" "serial_shift" 11 158, 10 1 0, S_0x1609587d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x16095bcf0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000010000>;
v0x16095be70_0 .net "clk", 0 0, L_0x16097dfb0;  alias, 1 drivers
v0x16095bf00_0 .var "par_out", 15 0;
v0x16095bfa0_0 .net "reset", 0 0, L_0x160981bb0;  alias, 1 drivers
v0x16095c0b0_0 .net "ser_in", 0 0, L_0x160980830;  alias, 1 drivers
S_0x16095c140 .scope module, "shifter_inst" "shifter" 11 128, 14 1 0, S_0x1609587d0;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 8 "out";
P_0x16095c300 .param/l "IN_WIDTH" 0 14 3, +C4<00000000000000000000000000010100>;
P_0x16095c340 .param/l "OUT_WIDTH" 0 14 5, +C4<00000000000000000000000000001000>;
P_0x16095c380 .param/l "SHFT_WIDTH" 0 14 4, +C4<00000000000000000000000000000100>;
v0x16095c5f0_0 .net "in", 19 0, v0x16095d120_0;  1 drivers
v0x16095c6b0_0 .var "out", 7 0;
v0x16095c750_0 .net "shift", 3 0, L_0x160980f60;  alias, 1 drivers
E_0x16095c590 .event anyedge, v0x160953d60_0, v0x16095c5f0_0;
S_0x16095efe0 .scope module, "results_dffram" "dffram" 4 183, 7 1 0, S_0x160951530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 8 "dat_o";
    .port_info 3 /OUTPUT 8 "dat_o2";
    .port_info 4 /INPUT 8 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x160955df0 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x160955e30 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000001000>;
v0x16095f3d0_0 .net "adr_r", 5 0, L_0x160982330;  1 drivers
v0x16095f480_0 .net "adr_w", 5 0, v0x160958270_0;  alias, 1 drivers
v0x16095f520_0 .net "clk", 0 0, L_0x16097dfb0;  alias, 1 drivers
v0x16095f5b0_0 .net "dat_i", 7 0, v0x160959600_0;  alias, 1 drivers
v0x16095f640_0 .var "dat_o", 7 0;
v0x16095f6f0_0 .var "dat_o2", 7 0;
v0x16095f7a0 .array "r", 63 0, 7 0;
v0x16095f840_0 .net "we", 0 0, L_0x160981e40;  1 drivers
S_0x160962b10 .scope module, "ren_conv_top_inst_3" "ren_conv_top" 3 145, 4 6 0, S_0x16089ee70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x160962c80 .param/l "COL_WIDTH" 0 4 12, +C4<00000000000000000000000000001000>;
P_0x160962cc0 .param/l "IMG_ADDR_WIDTH" 0 4 14, +C4<00000000000000000000000000000110>;
P_0x160962d00 .param/l "KERN_CNT_WIDTH" 0 4 13, +C4<00000000000000000000000000000011>;
P_0x160962d40 .param/l "KERN_COL_WIDTH" 0 4 11, +C4<00000000000000000000000000000011>;
P_0x160962d80 .param/l "MY_ADDR" 0 4 8, C4<000000000000000000000000000110011>;
P_0x160962dc0 .param/l "MY_ADDR_LSB" 0 4 10, +C4<00000000000000000000000000011000>;
P_0x160962e00 .param/l "MY_ADDR_MSB" 0 4 9, +C4<00000000000000000000000000100000>;
P_0x160962e40 .param/l "RSLT_ADDR_WIDTH" 0 4 15, +C4<00000000000000000000000000000110>;
L_0x160981d20 .functor BUFZ 1, v0x160976830_0, C4<0>, C4<0>, C4<0>;
L_0x16097b400 .functor BUFZ 1, v0x1609768c0_0, C4<0>, C4<0>, C4<0>;
L_0x1609825d0 .functor AND 1, L_0x160982490, v0x160976a70_0, C4<1>, C4<1>;
L_0x1609826a0 .functor AND 1, L_0x1609825d0, v0x160976cb0_0, C4<1>, C4<1>;
L_0x160982790 .functor BUFZ 32, v0x160972fc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x160982d20 .functor AND 1, L_0x16097bff0, L_0x1609826a0, C4<1>, C4<1>;
L_0x160982e50 .functor AND 1, L_0x160982d20, v0x160976d40_0, C4<1>, C4<1>;
L_0x160983270 .functor AND 1, L_0x160983100, L_0x1609826a0, C4<1>, C4<1>;
L_0x160983330 .functor AND 1, L_0x160983270, v0x160976d40_0, C4<1>, C4<1>;
L_0x160983720 .functor AND 1, L_0x160983600, L_0x1609826a0, C4<1>, C4<1>;
L_0x1609838b0 .functor AND 1, L_0x160983720, v0x160976d40_0, C4<1>, C4<1>;
L_0x1609839c0 .functor AND 1, L_0x160983b10, L_0x1609826a0, C4<1>, C4<1>;
L_0x160983d60 .functor AND 1, L_0x1609839c0, v0x160976d40_0, C4<1>, C4<1>;
L_0x1609853f0 .functor OR 1, L_0x16097b400, L_0x160984110, C4<0>, C4<0>;
L_0x160983cf0 .functor NOT 1, v0x160968d90_0, C4<0>, C4<0>, C4<0>;
L_0x160985680 .functor AND 1, v0x16096b140_0, L_0x160983cf0, C4<1>, C4<1>;
L_0x1480408c8 .functor BUFT 1, C4<000000000000000000000000000110011>, C4<0>, C4<0>, C4<0>;
v0x160970f60_0 .net/2u *"_ivl_10", 32 0, L_0x1480408c8;  1 drivers
v0x160971000_0 .net *"_ivl_12", 0 0, L_0x160982490;  1 drivers
v0x1609710a0_0 .net *"_ivl_14", 0 0, L_0x1609825d0;  1 drivers
v0x160971130_0 .net *"_ivl_23", 1 0, L_0x1609828e0;  1 drivers
v0x1609711d0_0 .net *"_ivl_24", 31 0, L_0x160982980;  1 drivers
L_0x148040910 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1609712c0_0 .net *"_ivl_27", 29 0, L_0x148040910;  1 drivers
L_0x148040958 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x160971370_0 .net/2u *"_ivl_28", 31 0, L_0x148040958;  1 drivers
v0x160971420_0 .net *"_ivl_30", 0 0, L_0x16097bff0;  1 drivers
v0x1609714c0_0 .net *"_ivl_32", 0 0, L_0x160982d20;  1 drivers
v0x1609715d0_0 .net *"_ivl_37", 1 0, L_0x160982f00;  1 drivers
v0x160971680_0 .net *"_ivl_38", 31 0, L_0x160982fe0;  1 drivers
L_0x1480409a0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x160971730_0 .net *"_ivl_41", 29 0, L_0x1480409a0;  1 drivers
L_0x1480409e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1609717e0_0 .net/2u *"_ivl_42", 31 0, L_0x1480409e8;  1 drivers
v0x160971890_0 .net *"_ivl_44", 0 0, L_0x160983100;  1 drivers
v0x160971930_0 .net *"_ivl_46", 0 0, L_0x160983270;  1 drivers
v0x1609719e0_0 .net *"_ivl_5", 7 0, L_0x16097b470;  1 drivers
v0x160971a90_0 .net *"_ivl_51", 1 0, L_0x1609833e0;  1 drivers
v0x160971c20_0 .net *"_ivl_52", 31 0, L_0x160983480;  1 drivers
L_0x148040a30 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x160971cb0_0 .net *"_ivl_55", 29 0, L_0x148040a30;  1 drivers
L_0x148040a78 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x160971d60_0 .net/2u *"_ivl_56", 31 0, L_0x148040a78;  1 drivers
v0x160971e10_0 .net *"_ivl_58", 0 0, L_0x160983600;  1 drivers
v0x160971eb0_0 .net *"_ivl_6", 32 0, L_0x1609821f0;  1 drivers
v0x160971f60_0 .net *"_ivl_60", 0 0, L_0x160983720;  1 drivers
v0x160972010_0 .net *"_ivl_65", 1 0, L_0x160983920;  1 drivers
v0x1609720c0_0 .net *"_ivl_66", 31 0, L_0x160983a30;  1 drivers
L_0x148040ac0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x160972170_0 .net *"_ivl_69", 29 0, L_0x148040ac0;  1 drivers
L_0x148040b08 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x160972220_0 .net/2u *"_ivl_70", 31 0, L_0x148040b08;  1 drivers
v0x1609722d0_0 .net *"_ivl_72", 0 0, L_0x160983b10;  1 drivers
v0x160972370_0 .net *"_ivl_74", 0 0, L_0x1609839c0;  1 drivers
L_0x148040880 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x160972420_0 .net *"_ivl_9", 24 0, L_0x148040880;  1 drivers
v0x1609724d0_0 .net *"_ivl_94", 0 0, L_0x160983cf0;  1 drivers
v0x160972580_0 .net "accum_ovrflow", 0 0, v0x16096df20_0;  1 drivers
v0x160972610_0 .net "clk", 0 0, L_0x160981d20;  1 drivers
v0x160971b20_0 .net "cols", 7 0, L_0x160984350;  1 drivers
v0x1609728a0_0 .net "data_out_regs", 31 0, v0x1609641a0_0;  1 drivers
v0x160972930_0 .net "data_out_result", 7 0, v0x160970cc0_0;  1 drivers
v0x1609729c0_0 .net "done", 0 0, v0x160968d90_0;  1 drivers
v0x160972a50_0 .net "en_max_pool", 0 0, L_0x160984a40;  1 drivers
v0x160972ae0_0 .net "img_addr", 5 0, v0x1609692a0_0;  1 drivers
v0x160972b70_0 .net "img_data", 23 0, v0x160965fb0_0;  1 drivers
v0x160972c10_0 .net "kern_addr", 5 0, v0x160969480_0;  1 drivers
v0x160972cb0_0 .net "kern_addr_mode", 0 0, L_0x1609848c0;  1 drivers
v0x160972d40_0 .net "kern_cols", 2 0, L_0x160984230;  1 drivers
v0x160972de0_0 .net "kern_data", 23 0, v0x1609669a0_0;  1 drivers
v0x160972e80_0 .net "kerns", 2 0, L_0x1609844f0;  1 drivers
v0x160972f20_0 .net "mask", 2 0, L_0x160984ae0;  1 drivers
v0x160972fc0_0 .var "rdata", 31 0;
v0x160973070_0 .var "ready", 0 0;
v0x160973110_0 .net "reset", 0 0, L_0x16097b400;  1 drivers
v0x1609731a0_0 .net "result_addr", 5 0, v0x160969840_0;  1 drivers
v0x160973240_0 .net "result_cols", 7 0, L_0x1609846b0;  1 drivers
v0x1609732e0_0 .net "result_data", 7 0, v0x16096abd0_0;  1 drivers
v0x1609733f0_0 .net "result_valid", 0 0, v0x16096b140_0;  1 drivers
v0x160973500_0 .net "shift", 3 0, L_0x1609847a0;  1 drivers
v0x160973610_0 .net "soft_reset", 0 0, L_0x160984110;  1 drivers
v0x1609736a0_0 .net "start", 0 0, L_0x160984070;  1 drivers
v0x160973730_0 .net "stride", 7 0, L_0x160984610;  1 drivers
v0x1609737c0_0 .net "valid", 0 0, L_0x1609826a0;  1 drivers
v0x160973850_0 .net "wb_clk_i", 0 0, v0x160976830_0;  alias, 1 drivers
v0x1609738e0_0 .net "wb_rst_i", 0 0, v0x1609768c0_0;  alias, 1 drivers
v0x160973970_0 .net "wbs_ack_o", 0 0, v0x160973070_0;  alias, 1 drivers
v0x160973a00_0 .net "wbs_adr_i", 31 0, v0x1609769e0_0;  alias, 1 drivers
v0x160973a90_0 .net "wbs_cyc_i", 0 0, v0x160976a70_0;  alias, 1 drivers
v0x160973b20_0 .net "wbs_dat_i", 31 0, v0x160976b00_0;  alias, 1 drivers
v0x160973bb0_0 .net "wbs_dat_o", 31 0, L_0x160982790;  alias, 1 drivers
v0x1609726a0_0 .net "wbs_sel_i", 3 0, v0x160976c20_0;  alias, 1 drivers
v0x160972730_0 .net "wbs_stb_i", 0 0, v0x160976cb0_0;  alias, 1 drivers
v0x1609727c0_0 .net "wbs_we_i", 0 0, v0x160976d40_0;  alias, 1 drivers
v0x160973c40_0 .net "we_img_ram", 0 0, L_0x160983330;  1 drivers
v0x160973cd0_0 .net "we_kern_ram", 0 0, L_0x1609838b0;  1 drivers
v0x160973d60_0 .net "we_regs", 0 0, L_0x160982e50;  1 drivers
v0x160973e30_0 .net "we_res_ram", 0 0, L_0x160983d60;  1 drivers
L_0x16097b470 .part v0x1609769e0_0, 24, 8;
L_0x1609821f0 .concat [ 8 25 0 0], L_0x16097b470, L_0x148040880;
L_0x160982490 .cmp/eq 33, L_0x1609821f0, L_0x1480408c8;
L_0x1609828e0 .part v0x1609769e0_0, 8, 2;
L_0x160982980 .concat [ 2 30 0 0], L_0x1609828e0, L_0x148040910;
L_0x16097bff0 .cmp/eq 32, L_0x160982980, L_0x148040958;
L_0x160982f00 .part v0x1609769e0_0, 8, 2;
L_0x160982fe0 .concat [ 2 30 0 0], L_0x160982f00, L_0x1480409a0;
L_0x160983100 .cmp/eq 32, L_0x160982fe0, L_0x1480409e8;
L_0x1609833e0 .part v0x1609769e0_0, 8, 2;
L_0x160983480 .concat [ 2 30 0 0], L_0x1609833e0, L_0x148040a30;
L_0x160983600 .cmp/eq 32, L_0x160983480, L_0x148040a78;
L_0x160983920 .part v0x1609769e0_0, 8, 2;
L_0x160983a30 .concat [ 2 30 0 0], L_0x160983920, L_0x148040ac0;
L_0x160983b10 .cmp/eq 32, L_0x160983a30, L_0x148040b08;
L_0x160984c70 .part v0x1609769e0_0, 2, 2;
L_0x1609855e0 .part L_0x160984610, 0, 6;
L_0x160985710 .part L_0x1609846b0, 0, 6;
L_0x1609857b0 .part v0x160976b00_0, 0, 24;
L_0x1609858f0 .part v0x1609769e0_0, 2, 6;
L_0x160985990 .part v0x160976b00_0, 0, 24;
L_0x160985850 .part v0x1609769e0_0, 2, 6;
L_0x160985b70 .part v0x1609769e0_0, 2, 6;
S_0x160963340 .scope module, "cfg_regs_inst" "regs" 4 89, 5 3 0, S_0x160962b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x160963500 .param/l "DWIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x1609647c0_0 .net *"_ivl_6", 29 0, L_0x160983df0;  1 drivers
v0x160964880_0 .net "accum_ovrflow", 0 0, v0x16096df20_0;  alias, 1 drivers
v0x160964920_0 .net "addr", 1 0, L_0x160984c70;  1 drivers
v0x1609649b0_0 .net "clk", 0 0, L_0x160981d20;  alias, 1 drivers
v0x160964a40_0 .net "cols", 7 0, L_0x160984350;  alias, 1 drivers
v0x160964b10_0 .net "data_in", 31 0, v0x160976b00_0;  alias, 1 drivers
v0x160964ba0_0 .net "data_out", 31 0, v0x1609641a0_0;  alias, 1 drivers
v0x160964c40_0 .net "done", 0 0, v0x160968d90_0;  alias, 1 drivers
v0x160964cd0_0 .net "en_max_pool", 0 0, L_0x160984a40;  alias, 1 drivers
v0x160964df0_0 .net "kern_addr_mode", 0 0, L_0x1609848c0;  alias, 1 drivers
v0x160964e90_0 .net "kern_cols", 2 0, L_0x160984230;  alias, 1 drivers
v0x160964f40_0 .net "kerns", 2 0, L_0x1609844f0;  alias, 1 drivers
v0x160964ff0_0 .net "mask", 2 0, L_0x160984ae0;  alias, 1 drivers
v0x1609650a0 .array "regs", 4 0;
v0x1609650a0_0 .net v0x1609650a0 0, 31 0, v0x160963e70_0; 1 drivers
v0x1609650a0_1 .net v0x1609650a0 1, 31 0, v0x160963f00_0; 1 drivers
v0x1609650a0_2 .net v0x1609650a0 2, 31 0, v0x160963f90_0; 1 drivers
v0x1609650a0_3 .net v0x1609650a0 3, 31 0, v0x160964060_0; 1 drivers
o0x148012840 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1609650a0_4 .net v0x1609650a0 4, 31 0, o0x148012840; 0 drivers
v0x160965210_0 .net "reset", 0 0, L_0x16097b400;  alias, 1 drivers
v0x1609652a0_0 .net "result_cols", 7 0, L_0x1609846b0;  alias, 1 drivers
v0x160965330_0 .net "shift", 3 0, L_0x1609847a0;  alias, 1 drivers
v0x1609654c0_0 .net "soft_reset", 0 0, L_0x160984110;  alias, 1 drivers
v0x160965550_0 .net "start", 0 0, L_0x160984070;  alias, 1 drivers
v0x1609655f0_0 .net "stride", 7 0, L_0x160984610;  alias, 1 drivers
v0x1609656a0_0 .net "wr_en", 0 0, L_0x160982e50;  alias, 1 drivers
L_0x160983df0 .part v0x160963e70_0, 2, 30;
L_0x160983ed0 .concat [ 1 1 30 0], v0x160968d90_0, v0x16096df20_0, L_0x160983df0;
L_0x160984070 .part v0x160963e70_0, 2, 1;
L_0x160984110 .part v0x160963e70_0, 3, 1;
L_0x160984230 .part v0x160963f00_0, 0, 3;
L_0x160984350 .part v0x160963f00_0, 8, 8;
L_0x1609844f0 .part v0x160963f00_0, 16, 3;
L_0x160984610 .part v0x160963f00_0, 24, 8;
L_0x1609846b0 .part v0x160963f90_0, 0, 8;
L_0x1609847a0 .part v0x160963f90_0, 8, 4;
L_0x1609848c0 .part v0x160963f90_0, 16, 1;
L_0x160984a40 .part v0x160963f90_0, 17, 1;
L_0x160984ae0 .part v0x160963f90_0, 18, 3;
S_0x160963810 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 5 42, 6 15 0, S_0x160963340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x1609639e0 .param/l "DWIDTH" 0 6 17, +C4<00000000000000000000000000100000>;
v0x160963d10_0 .net "addr", 1 0, L_0x160984c70;  alias, 1 drivers
v0x160963dd0_0 .net "clk", 0 0, L_0x160981d20;  alias, 1 drivers
v0x160963e70_0 .var "ctrl0", 31 0;
v0x160963f00_0 .var "ctrl1", 31 0;
v0x160963f90_0 .var "ctrl2", 31 0;
v0x160964060_0 .var "ctrl3", 31 0;
v0x160964100_0 .net "data_in", 31 0, v0x160976b00_0;  alias, 1 drivers
v0x1609641a0_0 .var "data_out", 31 0;
v0x160964250_0 .net "reset", 0 0, L_0x16097b400;  alias, 1 drivers
v0x160964360_0 .net "status0", 31 0, L_0x160983ed0;  1 drivers
v0x160964400_0 .net "status1", 31 0, v0x160963f00_0;  alias, 1 drivers
v0x1609644c0_0 .net "status2", 31 0, v0x160963f90_0;  alias, 1 drivers
v0x160964550_0 .net "status3", 31 0, v0x160964060_0;  alias, 1 drivers
v0x1609645e0_0 .net "wr_en", 0 0, L_0x160982e50;  alias, 1 drivers
E_0x160963c40/0 .event anyedge, v0x160963d10_0, v0x160964360_0, v0x160963f00_0, v0x160963f90_0;
E_0x160963c40/1 .event anyedge, v0x160964060_0;
E_0x160963c40 .event/or E_0x160963c40/0, E_0x160963c40/1;
E_0x160963cc0 .event posedge, v0x160963dd0_0;
S_0x160965890 .scope module, "img_dffram" "dffram" 4 151, 7 1 0, S_0x160962b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x1609635a0 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x1609635e0 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x160965c70_0 .net "adr_r", 5 0, v0x1609692a0_0;  alias, 1 drivers
v0x160965d20_0 .net "adr_w", 5 0, L_0x1609858f0;  1 drivers
v0x160965dc0_0 .net "clk", 0 0, L_0x160981d20;  alias, 1 drivers
v0x160965e50_0 .net "dat_i", 23 0, L_0x1609857b0;  1 drivers
v0x160965ee0_0 .var "dat_o", 23 0;
v0x160965fb0_0 .var "dat_o2", 23 0;
v0x160966060 .array "r", 63 0, 23 0;
v0x160966100_0 .net "we", 0 0, L_0x160983330;  alias, 1 drivers
S_0x160966250 .scope module, "kerns_dffram" "dffram" 4 167, 7 1 0, S_0x160962b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x160966410 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x160966450 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x160966680_0 .net "adr_r", 5 0, v0x160969480_0;  alias, 1 drivers
v0x160966730_0 .net "adr_w", 5 0, L_0x160985850;  1 drivers
v0x1609667d0_0 .net "clk", 0 0, L_0x160981d20;  alias, 1 drivers
v0x160966860_0 .net "dat_i", 23 0, L_0x160985990;  1 drivers
v0x1609668f0_0 .var "dat_o", 23 0;
v0x1609669a0_0 .var "dat_o2", 23 0;
v0x160966a50 .array "r", 63 0, 23 0;
v0x160966af0_0 .net "we", 0 0, L_0x1609838b0;  alias, 1 drivers
S_0x160966c40 .scope module, "ren_conv_inst" "ren_conv" 4 121, 8 4 0, S_0x160962b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 6 "img_addr";
    .port_info 17 /OUTPUT 6 "result_addr";
    .port_info 18 /OUTPUT 8 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x160966e00 .param/l "COL_WIDTH" 0 8 7, +C4<00000000000000000000000000001000>;
P_0x160966e40 .param/l "IMG_ADDR_WIDTH" 0 8 9, +C4<00000000000000000000000000000110>;
P_0x160966e80 .param/l "IMG_DWIDTH" 0 8 12, +C4<00000000000000000000000000011000>;
P_0x160966ec0 .param/l "KERN_CNT_WIDTH" 0 8 8, +C4<00000000000000000000000000000011>;
P_0x160966f00 .param/l "KERN_COL_WIDTH" 0 8 6, +C4<00000000000000000000000000000011>;
P_0x160966f40 .param/l "KERN_DWIDTH" 0 8 13, +C4<00000000000000000000000000011000>;
P_0x160966f80 .param/l "RESULT_DWIDTH" 0 8 14, +C4<00000000000000000000000000001000>;
P_0x160966fc0 .param/l "RSLT_ADDR_WIDTH" 0 8 10, +C4<00000000000000000000000000000110>;
P_0x160967000 .param/l "SHFT_WIDTH" 0 8 11, +C4<00000000000000000000000000000100>;
v0x16096f370_0 .net "accum_ovrflow", 0 0, v0x16096df20_0;  alias, 1 drivers
v0x16096f450_0 .net "clk", 0 0, L_0x160981d20;  alias, 1 drivers
v0x16096f4e0_0 .net "clr_col_cnt", 0 0, v0x160968720_0;  1 drivers
v0x16096f570_0 .net "clr_k_col_cnt", 0 0, v0x1609688f0_0;  1 drivers
v0x16096f600_0 .net "cols", 7 0, L_0x160984350;  alias, 1 drivers
v0x16096f6d0_0 .net "done", 0 0, v0x160968d90_0;  alias, 1 drivers
v0x16096f7a0_0 .net "en_max_pool", 0 0, L_0x160984a40;  alias, 1 drivers
v0x16096f830_0 .net "img_addr", 5 0, v0x1609692a0_0;  alias, 1 drivers
v0x16096f900_0 .net "img_data", 23 0, v0x160965fb0_0;  alias, 1 drivers
v0x16096fa10_0 .net "kern_addr", 5 0, v0x160969480_0;  alias, 1 drivers
v0x16096fae0_0 .net "kern_addr_mode", 0 0, L_0x1609848c0;  alias, 1 drivers
v0x16096fbb0_0 .net "kern_cols", 2 0, L_0x160984230;  alias, 1 drivers
v0x16096fc80_0 .net "kern_data", 23 0, v0x1609669a0_0;  alias, 1 drivers
v0x16096fd50_0 .net "kerns", 2 0, L_0x1609844f0;  alias, 1 drivers
v0x16096fe20_0 .net "mask", 2 0, L_0x160984ae0;  alias, 1 drivers
v0x16096feb0_0 .net "reset", 0 0, L_0x1609853f0;  1 drivers
v0x16096ff40_0 .net "result_addr", 5 0, v0x160969840_0;  alias, 1 drivers
v0x1609700d0_0 .net "result_cols", 5 0, L_0x160985710;  1 drivers
v0x160970160_0 .net "result_data", 7 0, v0x16096abd0_0;  alias, 1 drivers
v0x1609701f0_0 .net "result_valid", 0 0, v0x16096b140_0;  alias, 1 drivers
v0x160970280_0 .net "shift", 3 0, L_0x1609847a0;  alias, 1 drivers
v0x160970310_0 .net "start", 0 0, L_0x160984070;  alias, 1 drivers
v0x160970420_0 .net "stride", 5 0, L_0x1609855e0;  1 drivers
S_0x160967670 .scope module, "agu_inst" "agu" 8 59, 9 26 0, S_0x160966c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 6 "img_addr";
    .port_info 12 /OUTPUT 6 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x160967840 .param/l "COL_WIDTH" 0 9 29, +C4<00000000000000000000000000001000>;
P_0x160967880 .param/l "IMG_ADDR_WIDTH" 0 9 31, +C4<00000000000000000000000000000110>;
P_0x1609678c0 .param/l "KERN_CNT_WIDTH" 0 9 30, +C4<00000000000000000000000000000011>;
P_0x160967900 .param/l "KERN_COL_WIDTH" 0 9 28, +C4<00000000000000000000000000000011>;
P_0x160967940 .param/l "RSLT_ADDR_WIDTH" 0 9 32, +C4<00000000000000000000000000000110>;
v0x160968680_0 .net "clk", 0 0, L_0x160981d20;  alias, 1 drivers
v0x160968720_0 .var "clr_col_cnt", 0 0;
v0x1609687c0_0 .var "clr_img_addr", 0 0;
v0x160968850_0 .var "clr_img_st", 0 0;
v0x1609688f0_0 .var "clr_k_col_cnt", 0 0;
v0x1609689d0_0 .var "clr_kerns_cnt", 0 0;
v0x160968a60_0 .net "clr_kerns_cnt_d", 7 0, v0x160968460_0;  1 drivers
v0x160968b10_0 .var "clr_result_addr", 0 0;
v0x160968ba0_0 .var "col_cnt", 7 0;
v0x160968cd0_0 .net "cols", 7 0, L_0x160984350;  alias, 1 drivers
v0x160968d90_0 .var "done", 0 0;
v0x160968e20_0 .var "en_col_cnt", 0 0;
v0x160968eb0_0 .var "en_img_addr", 0 0;
v0x160968f40_0 .var "en_img_st", 0 0;
v0x160968fd0_0 .var "en_k_col_cnt", 0 0;
v0x160969060_0 .var "en_kerns_cnt", 0 0;
v0x160969100_0 .net "en_result_addr", 0 0, v0x16096b140_0;  alias, 1 drivers
v0x1609692a0_0 .var "img_addr", 5 0;
v0x160969360_0 .var "img_st", 5 0;
v0x1609693f0_0 .var "k_col_cnt", 2 0;
v0x160969480_0 .var "kern_addr", 5 0;
v0x160969510_0 .net "kern_addr_mode", 0 0, L_0x1609848c0;  alias, 1 drivers
v0x1609695a0_0 .net "kern_cols", 2 0, L_0x160984230;  alias, 1 drivers
v0x160969650_0 .net "kerns", 2 0, L_0x1609844f0;  alias, 1 drivers
v0x160969700_0 .var "kerns_cnt", 2 0;
v0x160969790_0 .net "reset", 0 0, L_0x1609853f0;  alias, 1 drivers
v0x160969840_0 .var "result_addr", 5 0;
v0x1609698e0_0 .net "result_cols", 5 0, L_0x160985710;  alias, 1 drivers
v0x160969990_0 .net "start", 0 0, L_0x160984070;  alias, 1 drivers
v0x160969a40_0 .var "start_d", 0 0;
v0x160969ad0_0 .var "start_pedge", 0 0;
v0x160969b70_0 .net "stride", 5 0, L_0x1609855e0;  alias, 1 drivers
E_0x160967ce0 .event anyedge, v0x160969840_0, v0x1609698e0_0, v0x160969100_0;
E_0x160967d50 .event anyedge, v0x160965550_0, v0x160969a40_0;
E_0x160967da0 .event anyedge, v0x160964df0_0, v0x160969700_0, v0x1609693f0_0;
E_0x160967e20 .event anyedge, v0x160965550_0;
E_0x160967e60 .event anyedge, v0x1609688f0_0;
E_0x160967ee0 .event anyedge, v0x160968720_0;
E_0x160967f30 .event anyedge, v0x160969700_0, v0x160964f40_0, v0x160969060_0;
E_0x160967fb0 .event anyedge, v0x160968ba0_0, v0x160964a40_0, v0x160968e20_0;
E_0x160968010 .event anyedge, v0x1609693f0_0, v0x160964e90_0, v0x160965550_0;
S_0x1609680a0 .scope module, "ser_shift_done" "serial_shift" 9 149, 10 1 0, S_0x160967670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x160967f70 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x1609683c0_0 .net "clk", 0 0, L_0x160981d20;  alias, 1 drivers
v0x160968460_0 .var "par_out", 7 0;
v0x160968500_0 .net "reset", 0 0, L_0x1609853f0;  alias, 1 drivers
v0x160968590_0 .net "ser_in", 0 0, v0x1609689d0_0;  1 drivers
S_0x160969da0 .scope module, "datapath_inst" "datapath" 8 87, 11 6 0, S_0x160966c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 8 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x160969f70 .param/l "CLR_DLY" 1 11 167, +C4<00000000000000000000000000000010>;
P_0x160969fb0 .param/l "CLR_DLY_WIDTH" 1 11 168, +C4<00000000000000000000000000000011>;
P_0x160969ff0 .param/l "DLY_WIDTH" 1 11 151, +C4<00000000000000000000000000010000>;
P_0x16096a030 .param/l "IMG_DWIDTH" 0 11 8, +C4<00000000000000000000000000011000>;
P_0x16096a070 .param/l "KERN_DWIDTH" 0 11 9, +C4<00000000000000000000000000011000>;
P_0x16096a0b0 .param/l "RESULT_DWIDTH" 0 11 10, +C4<00000000000000000000000000001000>;
P_0x16096a0f0 .param/l "SHFT_WIDTH" 0 11 11, +C4<00000000000000000000000000000100>;
L_0x160985270 .functor OR 1, L_0x1609853f0, L_0x1609851d0, C4<0>, C4<0>;
L_0x160985380 .functor AND 1, v0x16096e380_0, L_0x1609852e0, C4<1>, C4<1>;
v0x16096ddc0_0 .net *"_ivl_13", 0 0, L_0x1609851d0;  1 drivers
v0x16096de80_0 .net *"_ivl_17", 0 0, L_0x1609852e0;  1 drivers
v0x16096df20_0 .var "accum_ovrflow", 0 0;
v0x16096dff0_0 .net "clk", 0 0, L_0x160981d20;  alias, 1 drivers
v0x16096e080_0 .net "clr_col_cnt", 0 0, v0x160968720_0;  alias, 1 drivers
v0x16096e190_0 .net "clr_col_cnt_d", 7 0, v0x16096c8d0_0;  1 drivers
v0x16096e220_0 .net "clr_k_col_cnt", 0 0, v0x1609688f0_0;  alias, 1 drivers
v0x16096e2f0_0 .net "clr_k_col_cnt_d", 2 0, v0x16096cfa0_0;  1 drivers
v0x16096e380_0 .var "clr_mult_accum", 0 0;
v0x16096e490_0 .net "en_max_pool", 0 0, L_0x160984a40;  alias, 1 drivers
v0x16096e520_0 .net "img_data", 23 0, v0x160965fb0_0;  alias, 1 drivers
v0x16096e5b0_0 .net "kern_data", 23 0, v0x1609669a0_0;  alias, 1 drivers
v0x16096e640_0 .net "mask", 2 0, L_0x160984ae0;  alias, 1 drivers
v0x16096e6f0_0 .var "mult_accum", 19 0;
v0x16096e7a0_0 .var "mult_accum_mux", 20 0;
v0x16096e830_0 .var "mult_accum_r", 20 0;
v0x16096e8e0_0 .net "mult_out0", 15 0, v0x16096b7c0_0;  1 drivers
v0x16096eaa0_0 .var "mult_out0_r", 15 0;
v0x16096eb30_0 .net "mult_out1", 15 0, v0x16096be00_0;  1 drivers
v0x16096ebc0_0 .var "mult_out1_r", 15 0;
v0x16096ec50_0 .net "mult_out2", 15 0, v0x16096c430_0;  1 drivers
v0x16096ece0_0 .var "mult_out2_r", 15 0;
v0x16096ed80_0 .net "reset", 0 0, L_0x1609853f0;  alias, 1 drivers
v0x16096ee10_0 .net "result_data", 7 0, v0x16096abd0_0;  alias, 1 drivers
v0x16096eed0_0 .net "result_valid", 0 0, v0x16096b140_0;  alias, 1 drivers
v0x16096efa0_0 .net "shift", 3 0, L_0x1609847a0;  alias, 1 drivers
v0x16096f070_0 .net "shift_out", 7 0, v0x16096dc80_0;  1 drivers
v0x16096f140_0 .net "start", 0 0, L_0x160984070;  alias, 1 drivers
v0x16096f1d0_0 .net "start_d", 15 0, v0x16096d4d0_0;  1 drivers
E_0x16096a580 .event anyedge, v0x16096cfa0_0, v0x16096d4d0_0;
E_0x16096a5d0 .event anyedge, v0x16096e830_0;
E_0x16096a620 .event anyedge, v0x16096e380_0, v0x16096e830_0;
L_0x160984d10 .part v0x160965fb0_0, 0, 8;
L_0x160984e30 .part v0x1609669a0_0, 0, 8;
L_0x160984f50 .part v0x160965fb0_0, 8, 8;
L_0x160984ff0 .part v0x1609669a0_0, 8, 8;
L_0x160985090 .part v0x160965fb0_0, 16, 8;
L_0x160985130 .part v0x1609669a0_0, 16, 8;
L_0x1609851d0 .part v0x16096c8d0_0, 3, 1;
L_0x1609852e0 .part v0x16096d4d0_0, 2, 1;
S_0x16096a680 .scope module, "max_pool_inst" "max_pool" 11 140, 12 12 0, S_0x160969da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x16096a7f0 .param/l "DWIDTH" 0 12 14, +C4<00000000000000000000000000001000>;
v0x16096aa90_0 .net "clk", 0 0, L_0x160981d20;  alias, 1 drivers
v0x16096ab30_0 .net "data_in", 7 0, v0x16096dc80_0;  alias, 1 drivers
v0x16096abd0_0 .var "data_out", 7 0;
v0x16096ac60_0 .var "data_r", 7 0;
v0x16096acf0_0 .net "en_maxpool", 0 0, L_0x160984a40;  alias, 1 drivers
v0x16096adc0_0 .var "max_pool_out", 7 0;
v0x16096ae50_0 .var "max_pool_valid", 0 0;
v0x16096aee0_0 .net "reset", 0 0, L_0x160985270;  1 drivers
v0x16096af80_0 .var "toggle", 0 0;
v0x16096b0a0_0 .net "valid_in", 0 0, L_0x160985380;  1 drivers
v0x16096b140_0 .var "valid_out", 0 0;
E_0x16096a9e0 .event anyedge, v0x16096af80_0, v0x16096b0a0_0;
E_0x16096aa40 .event anyedge, v0x16096ac60_0, v0x16096ab30_0;
S_0x16096b250 .scope module, "mult_inst0" "mult" 11 58, 13 1 0, S_0x160969da0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x16096b420 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x16096b460 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x16096b660_0 .net/s "a", 7 0, L_0x160984d10;  1 drivers
v0x16096b720_0 .net/s "b", 7 0, L_0x160984e30;  1 drivers
v0x16096b7c0_0 .var/s "out", 15 0;
E_0x16096b610 .event anyedge, v0x16096b660_0, v0x16096b720_0;
S_0x16096b860 .scope module, "mult_inst1" "mult" 11 70, 13 1 0, S_0x160969da0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x16096ba20 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x16096ba60 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x16096bca0_0 .net/s "a", 7 0, L_0x160984f50;  1 drivers
v0x16096bd60_0 .net/s "b", 7 0, L_0x160984ff0;  1 drivers
v0x16096be00_0 .var/s "out", 15 0;
E_0x16096bc50 .event anyedge, v0x16096bca0_0, v0x16096bd60_0;
S_0x16096bea0 .scope module, "mult_inst2" "mult" 11 82, 13 1 0, S_0x160969da0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x16096c060 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x16096c0a0 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x16096c2d0_0 .net/s "a", 7 0, L_0x160985090;  1 drivers
v0x16096c390_0 .net/s "b", 7 0, L_0x160985130;  1 drivers
v0x16096c430_0 .var/s "out", 15 0;
E_0x16096c270 .event anyedge, v0x16096c2d0_0, v0x16096c390_0;
S_0x16096c4d0 .scope module, "ser_shift_clr_col" "serial_shift" 11 191, 10 1 0, S_0x160969da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x16096c6d0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x16096c830_0 .net "clk", 0 0, L_0x160981d20;  alias, 1 drivers
v0x16096c8d0_0 .var "par_out", 7 0;
v0x16096c970_0 .net "reset", 0 0, L_0x1609853f0;  alias, 1 drivers
v0x16096ca00_0 .net "ser_in", 0 0, v0x160968720_0;  alias, 1 drivers
S_0x16096cac0 .scope module, "ser_shift_clr_k_col" "serial_shift" 11 175, 10 1 0, S_0x160969da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x16096cc80 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000000011>;
v0x16096ce00_0 .net "clk", 0 0, L_0x160981d20;  alias, 1 drivers
v0x16096cfa0_0 .var "par_out", 2 0;
v0x16096d030_0 .net "reset", 0 0, L_0x1609853f0;  alias, 1 drivers
v0x16096d0c0_0 .net "ser_in", 0 0, v0x1609688f0_0;  alias, 1 drivers
S_0x16096d150 .scope module, "ser_shift_start" "serial_shift" 11 158, 10 1 0, S_0x160969da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x16096d2c0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000010000>;
v0x16096d440_0 .net "clk", 0 0, L_0x160981d20;  alias, 1 drivers
v0x16096d4d0_0 .var "par_out", 15 0;
v0x16096d570_0 .net "reset", 0 0, L_0x1609853f0;  alias, 1 drivers
v0x16096d680_0 .net "ser_in", 0 0, L_0x160984070;  alias, 1 drivers
S_0x16096d710 .scope module, "shifter_inst" "shifter" 11 128, 14 1 0, S_0x160969da0;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 8 "out";
P_0x16096d8d0 .param/l "IN_WIDTH" 0 14 3, +C4<00000000000000000000000000010100>;
P_0x16096d910 .param/l "OUT_WIDTH" 0 14 5, +C4<00000000000000000000000000001000>;
P_0x16096d950 .param/l "SHFT_WIDTH" 0 14 4, +C4<00000000000000000000000000000100>;
v0x16096dbc0_0 .net "in", 19 0, v0x16096e6f0_0;  1 drivers
v0x16096dc80_0 .var "out", 7 0;
v0x16096dd20_0 .net "shift", 3 0, L_0x1609847a0;  alias, 1 drivers
E_0x16096db60 .event anyedge, v0x160965330_0, v0x16096dbc0_0;
S_0x1609705b0 .scope module, "results_dffram" "dffram" 4 183, 7 1 0, S_0x160962b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 8 "dat_o";
    .port_info 3 /OUTPUT 8 "dat_o2";
    .port_info 4 /INPUT 8 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x1609673c0 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x160967400 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000001000>;
v0x1609709a0_0 .net "adr_r", 5 0, L_0x160985b70;  1 drivers
v0x160970a50_0 .net "adr_w", 5 0, v0x160969840_0;  alias, 1 drivers
v0x160970af0_0 .net "clk", 0 0, L_0x160981d20;  alias, 1 drivers
v0x160970b80_0 .net "dat_i", 7 0, v0x16096abd0_0;  alias, 1 drivers
v0x160970c10_0 .var "dat_o", 7 0;
v0x160970cc0_0 .var "dat_o2", 7 0;
v0x160970d70 .array "r", 63 0, 7 0;
v0x160970e10_0 .net "we", 0 0, L_0x160985680;  1 drivers
S_0x160975050 .scope task, "wb_read" "wb_read" 2 406, 2 406 0, S_0x1608e3440;
 .timescale 0 0;
v0x160975240_0 .var "addr", 31 0;
v0x1609752d0_0 .var "data", 31 0;
TD_tb_ren_conv_top_wrapper.wb_read ;
    %wait E_0x1608ad620;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x160976cb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x160976a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x160976d40_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x160976c20_0, 0, 4;
    %load/vec4 v0x160975240_0;
    %store/vec4 v0x1609769e0_0, 0, 32;
    %wait E_0x1608ad620;
T_7.50 ;
    %load/vec4 v0x160976950_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_7.51, 8;
    %wait E_0x1608ad620;
    %jmp T_7.50;
T_7.51 ;
    %delay 1, 0;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x160976cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x160976a70_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x160976d40_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x160976c20_0, 0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x1609769e0_0, 0, 32;
    %load/vec4 v0x160976b90_0;
    %store/vec4 v0x1609752d0_0, 0, 32;
    %end;
S_0x160975360 .scope task, "wb_write" "wb_write" 2 379, 2 379 0, S_0x1608e3440;
 .timescale 0 0;
v0x160975520_0 .var "addr", 31 0;
v0x1609755b0_0 .var "data", 31 0;
TD_tb_ren_conv_top_wrapper.wb_write ;
    %wait E_0x1608ad620;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x160976cb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x160976a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x160976d40_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x160976c20_0, 0, 4;
    %load/vec4 v0x1609755b0_0;
    %store/vec4 v0x160976b00_0, 0, 32;
    %load/vec4 v0x160975520_0;
    %store/vec4 v0x1609769e0_0, 0, 32;
    %wait E_0x1608ad620;
T_8.52 ;
    %load/vec4 v0x160976950_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_8.53, 8;
    %wait E_0x1608ad620;
    %jmp T_8.52;
T_8.53 ;
    %delay 1, 0;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x160976cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x160976a70_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x160976d40_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x160976c20_0, 0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x160976b00_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x1609769e0_0, 0, 32;
    %end;
S_0x160975660 .scope task, "write_image" "write_image" 2 321, 2 321 0, S_0x1608e3440;
 .timescale 0 0;
v0x160975820_0 .var "inst_no", 7 0;
TD_tb_ren_conv_top_wrapper.write_image ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x160975d70_0, 0, 32;
T_9.54 ;
    %load/vec4 v0x160975d70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_9.55, 5;
    %pushi/vec4 805306624, 0, 32;
    %load/vec4 v0x160975820_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x160975d70_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x160975520_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x160975d70_0;
    %load/vec4a v0x160975e20, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1609755b0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x160975360;
    %join;
    %load/vec4 v0x160975d70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x160975d70_0, 0, 32;
    %jmp T_9.54;
T_9.55 ;
    %end;
S_0x1609758e0 .scope task, "write_kernel" "write_kernel" 2 331, 2 331 0, S_0x1608e3440;
 .timescale 0 0;
v0x160975aa0_0 .var "inst_no", 7 0;
TD_tb_ren_conv_top_wrapper.write_kernel ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x160975d70_0, 0, 32;
T_10.56 ;
    %load/vec4 v0x160975d70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.57, 5;
    %pushi/vec4 805306880, 0, 32;
    %load/vec4 v0x160975aa0_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x160975d70_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x160975520_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x160975d70_0;
    %load/vec4a v0x160976100, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1609755b0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x160975360;
    %join;
    %load/vec4 v0x160975d70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x160975d70_0, 0, 32;
    %jmp T_10.56;
T_10.57 ;
    %end;
    .scope S_0x16090f230;
T_11 ;
    %wait E_0x160933bf0;
    %load/vec4 v0x160927810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x160932e00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1609329a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1609285c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x160928330_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x16091ba60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x160933c30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %jmp T_11.8;
T_11.4 ;
    %load/vec4 v0x160927b20_0;
    %assign/vec4 v0x160932e00_0, 0;
    %jmp T_11.8;
T_11.5 ;
    %load/vec4 v0x160927b20_0;
    %assign/vec4 v0x1609329a0_0, 0;
    %jmp T_11.8;
T_11.6 ;
    %load/vec4 v0x160927b20_0;
    %assign/vec4 v0x1609285c0_0, 0;
    %jmp T_11.8;
T_11.7 ;
    %load/vec4 v0x160927b20_0;
    %assign/vec4 v0x160928330_0, 0;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x16090f230;
T_12 ;
    %wait E_0x160933eb0;
    %load/vec4 v0x160933c30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x16091aa60_0;
    %store/vec4 v0x1609290e0_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x16091f100_0;
    %store/vec4 v0x1609290e0_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x16091e9a0_0;
    %store/vec4 v0x1609290e0_0, 0, 32;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v0x160919e90_0;
    %store/vec4 v0x1609290e0_0, 0, 32;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x16091b570;
T_13 ;
    %wait E_0x160933bf0;
    %load/vec4 v0x16090f4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x160920050_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x160920050_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x16090f580_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x160920050_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x16091c300;
T_14 ;
    %wait E_0x160933bf0;
    %load/vec4 v0x1608c93d0_0;
    %load/vec4 v0x16091c0f0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1608cbd00_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x1608f17f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x1608cbd00_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1608cbd00_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x16091c300;
T_15 ;
    %wait E_0x16090b3e0;
    %load/vec4 v0x1608cbd00_0;
    %load/vec4 v0x1608ca830_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1608b16b0_0;
    %and;
    %store/vec4 v0x16091c0f0_0, 0, 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x16091c300;
T_16 ;
    %wait E_0x1608a0fe0;
    %load/vec4 v0x1608b16b0_0;
    %store/vec4 v0x1608f17f0_0, 0, 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x16091c300;
T_17 ;
    %wait E_0x160933bf0;
    %load/vec4 v0x1608c93d0_0;
    %load/vec4 v0x16091dbf0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x160857b10_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x1608f2490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x160857b10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x160857b10_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x16091c300;
T_18 ;
    %wait E_0x1608a0990;
    %load/vec4 v0x160857b10_0;
    %load/vec4 v0x1608f3a70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1608f2490_0;
    %and;
    %store/vec4 v0x16091dbf0_0, 0, 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x16091c300;
T_19 ;
    %wait E_0x1608a1020;
    %load/vec4 v0x16091c0f0_0;
    %store/vec4 v0x1608f2490_0, 0, 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x16091c300;
T_20 ;
    %wait E_0x160933bf0;
    %load/vec4 v0x1608c93d0_0;
    %load/vec4 v0x16090da50_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1608c9b00_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x1608f10c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x1608c9b00_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1608c9b00_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x16091c300;
T_21 ;
    %wait E_0x1608a0910;
    %load/vec4 v0x1608c9b00_0;
    %load/vec4 v0x1608c9a70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1608f10c0_0;
    %and;
    %store/vec4 v0x16090da50_0, 0, 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x16091c300;
T_22 ;
    %wait E_0x1608a08d0;
    %load/vec4 v0x16091dbf0_0;
    %store/vec4 v0x1608f10c0_0, 0, 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x16091c300;
T_23 ;
    %wait E_0x160933bf0;
    %load/vec4 v0x1608c93d0_0;
    %load/vec4 v0x16091c820_0;
    %or;
    %load/vec4 v0x160827af0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x1608a3f10_0;
    %assign/vec4 v0x16083fb00_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x1608f1760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x16083fb00_0;
    %load/vec4 v0x1608a3f10_0;
    %add;
    %assign/vec4 v0x16083fb00_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x16091c300;
T_24 ;
    %wait E_0x1608a08d0;
    %load/vec4 v0x16091dbf0_0;
    %store/vec4 v0x16091c820_0, 0, 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x16091c300;
T_25 ;
    %wait E_0x1608a1020;
    %load/vec4 v0x16091c0f0_0;
    %store/vec4 v0x1608f1760_0, 0, 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x16091c300;
T_26 ;
    %wait E_0x160933bf0;
    %load/vec4 v0x1608c93d0_0;
    %load/vec4 v0x16091c820_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x16083fa70_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x16091c790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x16083fb00_0;
    %assign/vec4 v0x16083fa70_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x1608f2520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v0x16083fa70_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x16083fa70_0, 0;
T_26.4 ;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x16091c300;
T_27 ;
    %wait E_0x1608a1020;
    %load/vec4 v0x16091c0f0_0;
    %store/vec4 v0x16091c790_0, 0, 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x16091c300;
T_28 ;
    %wait E_0x1608a0fe0;
    %load/vec4 v0x1608b16b0_0;
    %store/vec4 v0x1608f2520_0, 0, 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x16091c300;
T_29 ;
    %wait E_0x1608a0f80;
    %load/vec4 v0x1608ca7a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.0, 8;
    %load/vec4 v0x1608c9b00_0;
    %load/vec4 v0x1608cbd00_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_29.1, 8;
T_29.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x1608c9b00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1608cbd00_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_29.1, 8;
 ; End of false expr.
    %blend;
T_29.1;
    %store/vec4 v0x1608cbd90_0, 0, 6;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x16091c300;
T_30 ;
    %wait E_0x160933bf0;
    %load/vec4 v0x1608c93d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x160827a60_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x1608b16b0_0;
    %assign/vec4 v0x160827a60_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x16091c300;
T_31 ;
    %wait E_0x1608a0f40;
    %load/vec4 v0x1608b16b0_0;
    %load/vec4 v0x160827a60_0;
    %inv;
    %and;
    %store/vec4 v0x160827af0_0, 0, 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x16091c300;
T_32 ;
    %wait E_0x160933bf0;
    %load/vec4 v0x1608c93d0_0;
    %load/vec4 v0x160857a80_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1608c9460_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x1608f1150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x1608c9460_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x1608c9460_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x16091c300;
T_33 ;
    %wait E_0x1608a23d0;
    %load/vec4 v0x1608c9460_0;
    %load/vec4 v0x1608b1620_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1608f1150_0;
    %and;
    %store/vec4 v0x160857a80_0, 0, 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x16091c300;
T_34 ;
    %wait E_0x160933bf0;
    %load/vec4 v0x1608c93d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16091c180_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x16090dae0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16091c180_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x1608f12d0;
T_35 ;
    %wait E_0x1608e8700;
    %load/vec4 v0x1608e8740_0;
    %pad/s 16;
    %load/vec4 v0x1608e6de0_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x1608e6e70_0, 0, 16;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x1608c88a0;
T_36 ;
    %wait E_0x16085d310;
    %load/vec4 v0x1608ee510_0;
    %pad/s 16;
    %load/vec4 v0x1608ee5a0_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x1608c3b20_0, 0, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x1608cb870;
T_37 ;
    %wait E_0x1608c09c0;
    %load/vec4 v0x1608c0a00_0;
    %pad/s 16;
    %load/vec4 v0x1608bf0f0_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x1608bf180_0, 0, 16;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x1608a3a80;
T_38 ;
    %wait E_0x16089eb40;
    %load/vec4 v0x160915cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_38.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_38.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_38.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_38.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_38.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_38.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_38.12, 6;
    %jmp T_38.13;
T_38.0 ;
    %load/vec4 v0x160917580_0;
    %parti/s 8, 12, 5;
    %store/vec4 v0x160917630_0, 0, 8;
    %jmp T_38.13;
T_38.1 ;
    %load/vec4 v0x160917580_0;
    %parti/s 8, 11, 5;
    %store/vec4 v0x160917630_0, 0, 8;
    %jmp T_38.13;
T_38.2 ;
    %load/vec4 v0x160917580_0;
    %parti/s 8, 10, 5;
    %store/vec4 v0x160917630_0, 0, 8;
    %jmp T_38.13;
T_38.3 ;
    %load/vec4 v0x160917580_0;
    %parti/s 8, 9, 5;
    %store/vec4 v0x160917630_0, 0, 8;
    %jmp T_38.13;
T_38.4 ;
    %load/vec4 v0x160917580_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x160917630_0, 0, 8;
    %jmp T_38.13;
T_38.5 ;
    %load/vec4 v0x160917580_0;
    %parti/s 8, 7, 4;
    %store/vec4 v0x160917630_0, 0, 8;
    %jmp T_38.13;
T_38.6 ;
    %load/vec4 v0x160917580_0;
    %parti/s 8, 6, 4;
    %store/vec4 v0x160917630_0, 0, 8;
    %jmp T_38.13;
T_38.7 ;
    %load/vec4 v0x160917580_0;
    %parti/s 8, 5, 4;
    %store/vec4 v0x160917630_0, 0, 8;
    %jmp T_38.13;
T_38.8 ;
    %load/vec4 v0x160917580_0;
    %parti/s 8, 4, 4;
    %store/vec4 v0x160917630_0, 0, 8;
    %jmp T_38.13;
T_38.9 ;
    %load/vec4 v0x160917580_0;
    %parti/s 8, 3, 3;
    %store/vec4 v0x160917630_0, 0, 8;
    %jmp T_38.13;
T_38.10 ;
    %load/vec4 v0x160917580_0;
    %parti/s 8, 2, 3;
    %store/vec4 v0x160917630_0, 0, 8;
    %jmp T_38.13;
T_38.11 ;
    %load/vec4 v0x160917580_0;
    %parti/s 8, 1, 2;
    %store/vec4 v0x160917630_0, 0, 8;
    %jmp T_38.13;
T_38.12 ;
    %load/vec4 v0x160917580_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x160917630_0, 0, 8;
    %jmp T_38.13;
T_38.13 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x1608f1970;
T_39 ;
    %wait E_0x160933bf0;
    %load/vec4 v0x160893400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x16091cec0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x1608752e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x16091d560_0;
    %assign/vec4 v0x16091cec0_0, 0;
T_39.2 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x1608f1970;
T_40 ;
    %wait E_0x16091e2b0;
    %load/vec4 v0x16091d560_0;
    %load/vec4 v0x16091cec0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_40.0, 8;
    %load/vec4 v0x16091cec0_0;
    %jmp/1 T_40.1, 8;
T_40.0 ; End of true expr.
    %load/vec4 v0x16091d560_0;
    %jmp/0 T_40.1, 8;
 ; End of false expr.
    %blend;
T_40.1;
    %assign/vec4 v0x160905210_0, 0;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x1608f1970;
T_41 ;
    %wait E_0x160933bf0;
    %load/vec4 v0x160893400_0;
    %load/vec4 v0x160905180_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x160875250_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x1608752e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x160875250_0;
    %inv;
    %assign/vec4 v0x160875250_0, 0;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x1608f1970;
T_42 ;
    %wait E_0x16091f860;
    %load/vec4 v0x160875250_0;
    %load/vec4 v0x1608752e0_0;
    %and;
    %assign/vec4 v0x160893370_0, 0;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x1608f1970;
T_43 ;
    %wait E_0x160933bf0;
    %load/vec4 v0x160893400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x16091ce30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1608eb810_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x160905180_0;
    %flag_set/vec4 8;
    %jmp/0 T_43.2, 8;
    %load/vec4 v0x160905210_0;
    %jmp/1 T_43.3, 8;
T_43.2 ; End of true expr.
    %load/vec4 v0x16091d560_0;
    %jmp/0 T_43.3, 8;
 ; End of false expr.
    %blend;
T_43.3;
    %assign/vec4 v0x16091ce30_0, 0;
    %load/vec4 v0x160905180_0;
    %flag_set/vec4 8;
    %jmp/0 T_43.4, 8;
    %load/vec4 v0x160893370_0;
    %jmp/1 T_43.5, 8;
T_43.4 ; End of true expr.
    %load/vec4 v0x1608752e0_0;
    %jmp/0 T_43.5, 8;
 ; End of false expr.
    %blend;
T_43.5;
    %assign/vec4 v0x1608eb810_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x1608a0ab0;
T_44 ;
    %wait E_0x160933bf0;
    %load/vec4 v0x1608b1ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x160895400_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x160895400_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x1608b1d70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x160895400_0, 0;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x1608c95e0;
T_45 ;
    %wait E_0x160933bf0;
    %load/vec4 v0x160898bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1608c68f0_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x1608c68f0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x160898c60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1608c68f0_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x1608c9c80;
T_46 ;
    %wait E_0x160933bf0;
    %load/vec4 v0x1608452c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x160845230_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x160845230_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x1608c6820_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x160845230_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x1608f3560;
T_47 ;
    %wait E_0x160933bf0;
    %load/vec4 v0x1608e52d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x16091f360_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x16091d0d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1608e56c0_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x1608a1e90_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x16091f2d0_0;
    %and;
    %assign/vec4 v0x16091f360_0, 0;
    %load/vec4 v0x1608a1e90_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x16091d040_0;
    %and;
    %assign/vec4 v0x16091d0d0_0, 0;
    %load/vec4 v0x1608a1e90_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x1608e5630_0;
    %and;
    %assign/vec4 v0x1608e56c0_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x1608f3560;
T_48 ;
    %wait E_0x160933bf0;
    %load/vec4 v0x1608e52d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x1608a1880_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x1608a17f0_0;
    %load/vec4 v0x16091f360_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x16091f360_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x16091d0d0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x16091d0d0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x1608e56c0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x1608e56c0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x1608a1880_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x1608f3560;
T_49 ;
    %wait E_0x1608a1690;
    %load/vec4 v0x16092d600_0;
    %flag_set/vec4 8;
    %jmp/0 T_49.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_49.1, 8;
T_49.0 ; End of true expr.
    %load/vec4 v0x1608a1880_0;
    %jmp/0 T_49.1, 8;
 ; End of false expr.
    %blend;
T_49.1;
    %store/vec4 v0x1608a17f0_0, 0, 21;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x1608f3560;
T_50 ;
    %wait E_0x1608a1650;
    %load/vec4 v0x1608a1880_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x1608a1f20_0, 0, 20;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x1608f3560;
T_51 ;
    %wait E_0x160933bf0;
    %load/vec4 v0x1608e52d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1609144b0_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x1608a1880_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x1608a1880_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x1608cb130_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1609144b0_0, 0;
T_51.2 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x1608f3560;
T_52 ;
    %wait E_0x1608a1d80;
    %load/vec4 v0x16092d570_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x1608cb130_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x16092d600_0, 0, 1;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x16091a6c0;
T_53 ;
    %wait E_0x160933bf0;
    %load/vec4 v0x160919b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0x16089e320_0;
    %load/vec4 v0x1608b90a0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x160934980, 0, 4;
T_53.0 ;
    %load/vec4 v0x1608b90a0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x160934980, 4;
    %assign/vec4 v0x16089e3b0_0, 0;
    %load/vec4 v0x160934be0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x160934980, 4;
    %assign/vec4 v0x1609348f0_0, 0;
    %jmp T_53;
    .thread T_53;
    .scope S_0x16091eb90;
T_54 ;
    %wait E_0x160933bf0;
    %load/vec4 v0x1608e1d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0x1608f0ab0_0;
    %load/vec4 v0x160919c00_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1608e1ca0, 0, 4;
T_54.0 ;
    %load/vec4 v0x160919c00_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1608e1ca0, 4;
    %assign/vec4 v0x1608f0380_0, 0;
    %load/vec4 v0x1608f1ea0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1608e1ca0, 4;
    %assign/vec4 v0x1608f0410_0, 0;
    %jmp T_54;
    .thread T_54;
    .scope S_0x1609113a0;
T_55 ;
    %wait E_0x160933bf0;
    %load/vec4 v0x1608f0cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0x16091bce0_0;
    %load/vec4 v0x16091bc50_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1608f0c20, 0, 4;
T_55.0 ;
    %load/vec4 v0x16091bc50_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1608f0c20, 4;
    %assign/vec4 v0x1608f26a0_0, 0;
    %load/vec4 v0x1609110f0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1608f0c20, 4;
    %assign/vec4 v0x1608f2730_0, 0;
    %jmp T_55;
    .thread T_55;
    .scope S_0x1608a2530;
T_56 ;
    %wait E_0x160933bf0;
    %load/vec4 v0x16093f110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x16093efc0_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x16093fa00_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_56.2, 4;
    %load/vec4 v0x16093e8a0_0;
    %assign/vec4 v0x16093efc0_0, 0;
    %jmp T_56.3;
T_56.2 ;
    %load/vec4 v0x16093fa00_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_56.4, 4;
    %load/vec4 v0x16093e930_0;
    %pad/u 32;
    %assign/vec4 v0x16093efc0_0, 0;
T_56.4 ;
T_56.3 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x1608a2530;
T_57 ;
    %wait E_0x160933bf0;
    %load/vec4 v0x16093f110_0;
    %load/vec4 v0x16093f070_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16093f070_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x16093f7c0_0;
    %load/vec4 v0x16093f070_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16093f070_0, 0;
T_57.2 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x160940d30;
T_58 ;
    %wait E_0x1609411c0;
    %load/vec4 v0x160941750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x160941370_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x160941400_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x160941490_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x160941560_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x160941ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v0x160941210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_58.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_58.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_58.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_58.7, 6;
    %jmp T_58.8;
T_58.4 ;
    %load/vec4 v0x160941600_0;
    %assign/vec4 v0x160941370_0, 0;
    %jmp T_58.8;
T_58.5 ;
    %load/vec4 v0x160941600_0;
    %assign/vec4 v0x160941400_0, 0;
    %jmp T_58.8;
T_58.6 ;
    %load/vec4 v0x160941600_0;
    %assign/vec4 v0x160941490_0, 0;
    %jmp T_58.8;
T_58.7 ;
    %load/vec4 v0x160941600_0;
    %assign/vec4 v0x160941560_0, 0;
    %jmp T_58.8;
T_58.8 ;
    %pop/vec4 1;
T_58.2 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x160940d30;
T_59 ;
    %wait E_0x160941150;
    %load/vec4 v0x160941210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %jmp T_59.4;
T_59.0 ;
    %load/vec4 v0x160941860_0;
    %store/vec4 v0x1609416a0_0, 0, 32;
    %jmp T_59.4;
T_59.1 ;
    %load/vec4 v0x160941900_0;
    %store/vec4 v0x1609416a0_0, 0, 32;
    %jmp T_59.4;
T_59.2 ;
    %load/vec4 v0x1609419c0_0;
    %store/vec4 v0x1609416a0_0, 0, 32;
    %jmp T_59.4;
T_59.3 ;
    %load/vec4 v0x160941a50_0;
    %store/vec4 v0x1609416a0_0, 0, 32;
    %jmp T_59.4;
T_59.4 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x1609455e0;
T_60 ;
    %wait E_0x1609411c0;
    %load/vec4 v0x160945a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1609459a0_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x1609459a0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x160945ad0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1609459a0_0, 0;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x160944bb0;
T_61 ;
    %wait E_0x1609411c0;
    %load/vec4 v0x160946cd0_0;
    %load/vec4 v0x160945e30_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x160946930_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x160946510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %load/vec4 v0x160946930_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x160946930_0, 0;
T_61.2 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x160944bb0;
T_62 ;
    %wait E_0x160945550;
    %load/vec4 v0x160946930_0;
    %load/vec4 v0x160946ae0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x160946ed0_0;
    %and;
    %store/vec4 v0x160945e30_0, 0, 1;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x160944bb0;
T_63 ;
    %wait E_0x160945360;
    %load/vec4 v0x160946ed0_0;
    %store/vec4 v0x160946510_0, 0, 1;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x160944bb0;
T_64 ;
    %wait E_0x1609411c0;
    %load/vec4 v0x160946cd0_0;
    %load/vec4 v0x160945c60_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1609460e0_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x160946360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x1609460e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x1609460e0_0, 0;
T_64.2 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x160944bb0;
T_65 ;
    %wait E_0x1609454f0;
    %load/vec4 v0x1609460e0_0;
    %load/vec4 v0x160946210_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x160946360_0;
    %and;
    %store/vec4 v0x160945c60_0, 0, 1;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x160944bb0;
T_66 ;
    %wait E_0x1609453a0;
    %load/vec4 v0x160945e30_0;
    %store/vec4 v0x160946360_0, 0, 1;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x160944bb0;
T_67 ;
    %wait E_0x1609411c0;
    %load/vec4 v0x160946cd0_0;
    %load/vec4 v0x160945f10_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x160946c40_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x1609465a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %load/vec4 v0x160946c40_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x160946c40_0, 0;
T_67.2 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x160944bb0;
T_68 ;
    %wait E_0x160945470;
    %load/vec4 v0x160946c40_0;
    %load/vec4 v0x160946b90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1609465a0_0;
    %and;
    %store/vec4 v0x160945f10_0, 0, 1;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0x160944bb0;
T_69 ;
    %wait E_0x160945420;
    %load/vec4 v0x160945c60_0;
    %store/vec4 v0x1609465a0_0, 0, 1;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x160944bb0;
T_70 ;
    %wait E_0x1609411c0;
    %load/vec4 v0x160946cd0_0;
    %load/vec4 v0x160945d90_0;
    %or;
    %load/vec4 v0x160947010_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x1609470b0_0;
    %assign/vec4 v0x1609468a0_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0x160946480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x1609468a0_0;
    %load/vec4 v0x1609470b0_0;
    %add;
    %assign/vec4 v0x1609468a0_0, 0;
T_70.2 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x160944bb0;
T_71 ;
    %wait E_0x160945420;
    %load/vec4 v0x160945c60_0;
    %store/vec4 v0x160945d90_0, 0, 1;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0x160944bb0;
T_72 ;
    %wait E_0x1609453a0;
    %load/vec4 v0x160945e30_0;
    %store/vec4 v0x160946480_0, 0, 1;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x160944bb0;
T_73 ;
    %wait E_0x1609411c0;
    %load/vec4 v0x160946cd0_0;
    %load/vec4 v0x160945d90_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1609467e0_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x160945d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %load/vec4 v0x1609468a0_0;
    %assign/vec4 v0x1609467e0_0, 0;
    %jmp T_73.3;
T_73.2 ;
    %load/vec4 v0x1609463f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.4, 8;
    %load/vec4 v0x1609467e0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x1609467e0_0, 0;
T_73.4 ;
T_73.3 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x160944bb0;
T_74 ;
    %wait E_0x1609453a0;
    %load/vec4 v0x160945e30_0;
    %store/vec4 v0x160945d00_0, 0, 1;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x160944bb0;
T_75 ;
    %wait E_0x160945360;
    %load/vec4 v0x160946ed0_0;
    %store/vec4 v0x1609463f0_0, 0, 1;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x160944bb0;
T_76 ;
    %wait E_0x1609452e0;
    %load/vec4 v0x160946a50_0;
    %flag_set/vec4 8;
    %jmp/0 T_76.0, 8;
    %load/vec4 v0x160946c40_0;
    %load/vec4 v0x160946930_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_76.1, 8;
T_76.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x160946c40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x160946930_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_76.1, 8;
 ; End of false expr.
    %blend;
T_76.1;
    %store/vec4 v0x1609469c0_0, 0, 6;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x160944bb0;
T_77 ;
    %wait E_0x1609411c0;
    %load/vec4 v0x160946cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x160946f80_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0x160946ed0_0;
    %assign/vec4 v0x160946f80_0, 0;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x160944bb0;
T_78 ;
    %wait E_0x160945290;
    %load/vec4 v0x160946ed0_0;
    %load/vec4 v0x160946f80_0;
    %inv;
    %and;
    %store/vec4 v0x160947010_0, 0, 1;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x160944bb0;
T_79 ;
    %wait E_0x1609411c0;
    %load/vec4 v0x160946cd0_0;
    %load/vec4 v0x160946050_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x160946d80_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0x160946640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x160946d80_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x160946d80_0, 0;
T_79.2 ;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x160944bb0;
T_80 ;
    %wait E_0x160945220;
    %load/vec4 v0x160946d80_0;
    %load/vec4 v0x160946e20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x160946640_0;
    %and;
    %store/vec4 v0x160946050_0, 0, 1;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0x160944bb0;
T_81 ;
    %wait E_0x1609411c0;
    %load/vec4 v0x160946cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1609462d0_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0x160945fa0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1609462d0_0, 0;
T_81.2 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x160948790;
T_82 ;
    %wait E_0x160948b50;
    %load/vec4 v0x160948ba0_0;
    %pad/s 16;
    %load/vec4 v0x160948c60_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x160948d00_0, 0, 16;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_0x160948da0;
T_83 ;
    %wait E_0x160949190;
    %load/vec4 v0x1609491e0_0;
    %pad/s 16;
    %load/vec4 v0x1609492a0_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x160949340_0, 0, 16;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_0x1609493e0;
T_84 ;
    %wait E_0x1609497b0;
    %load/vec4 v0x160949810_0;
    %pad/s 16;
    %load/vec4 v0x1609498d0_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x160949970_0, 0, 16;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_0x16094ac50;
T_85 ;
    %wait E_0x16094b0a0;
    %load/vec4 v0x16094b260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_85.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_85.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_85.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_85.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_85.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_85.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_85.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_85.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_85.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_85.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_85.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_85.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_85.12, 6;
    %jmp T_85.13;
T_85.0 ;
    %load/vec4 v0x16094b100_0;
    %parti/s 8, 12, 5;
    %store/vec4 v0x16094b1c0_0, 0, 8;
    %jmp T_85.13;
T_85.1 ;
    %load/vec4 v0x16094b100_0;
    %parti/s 8, 11, 5;
    %store/vec4 v0x16094b1c0_0, 0, 8;
    %jmp T_85.13;
T_85.2 ;
    %load/vec4 v0x16094b100_0;
    %parti/s 8, 10, 5;
    %store/vec4 v0x16094b1c0_0, 0, 8;
    %jmp T_85.13;
T_85.3 ;
    %load/vec4 v0x16094b100_0;
    %parti/s 8, 9, 5;
    %store/vec4 v0x16094b1c0_0, 0, 8;
    %jmp T_85.13;
T_85.4 ;
    %load/vec4 v0x16094b100_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x16094b1c0_0, 0, 8;
    %jmp T_85.13;
T_85.5 ;
    %load/vec4 v0x16094b100_0;
    %parti/s 8, 7, 4;
    %store/vec4 v0x16094b1c0_0, 0, 8;
    %jmp T_85.13;
T_85.6 ;
    %load/vec4 v0x16094b100_0;
    %parti/s 8, 6, 4;
    %store/vec4 v0x16094b1c0_0, 0, 8;
    %jmp T_85.13;
T_85.7 ;
    %load/vec4 v0x16094b100_0;
    %parti/s 8, 5, 4;
    %store/vec4 v0x16094b1c0_0, 0, 8;
    %jmp T_85.13;
T_85.8 ;
    %load/vec4 v0x16094b100_0;
    %parti/s 8, 4, 4;
    %store/vec4 v0x16094b1c0_0, 0, 8;
    %jmp T_85.13;
T_85.9 ;
    %load/vec4 v0x16094b100_0;
    %parti/s 8, 3, 3;
    %store/vec4 v0x16094b1c0_0, 0, 8;
    %jmp T_85.13;
T_85.10 ;
    %load/vec4 v0x16094b100_0;
    %parti/s 8, 2, 3;
    %store/vec4 v0x16094b1c0_0, 0, 8;
    %jmp T_85.13;
T_85.11 ;
    %load/vec4 v0x16094b100_0;
    %parti/s 8, 1, 2;
    %store/vec4 v0x16094b1c0_0, 0, 8;
    %jmp T_85.13;
T_85.12 ;
    %load/vec4 v0x16094b100_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x16094b1c0_0, 0, 8;
    %jmp T_85.13;
T_85.13 ;
    %pop/vec4 1;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_0x160947bc0;
T_86 ;
    %wait E_0x1609411c0;
    %load/vec4 v0x160948420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1609481a0_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0x1609485e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.2, 8;
    %load/vec4 v0x160948070_0;
    %assign/vec4 v0x1609481a0_0, 0;
T_86.2 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x160947bc0;
T_87 ;
    %wait E_0x160947f80;
    %load/vec4 v0x160948070_0;
    %load/vec4 v0x1609481a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_87.0, 8;
    %load/vec4 v0x1609481a0_0;
    %jmp/1 T_87.1, 8;
T_87.0 ; End of true expr.
    %load/vec4 v0x160948070_0;
    %jmp/0 T_87.1, 8;
 ; End of false expr.
    %blend;
T_87.1;
    %assign/vec4 v0x160948300_0, 0;
    %jmp T_87;
    .thread T_87, $push;
    .scope S_0x160947bc0;
T_88 ;
    %wait E_0x1609411c0;
    %load/vec4 v0x160948420_0;
    %load/vec4 v0x160948230_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1609484c0_0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0x1609485e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.2, 8;
    %load/vec4 v0x1609484c0_0;
    %inv;
    %assign/vec4 v0x1609484c0_0, 0;
T_88.2 ;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x160947bc0;
T_89 ;
    %wait E_0x160947f20;
    %load/vec4 v0x1609484c0_0;
    %load/vec4 v0x1609485e0_0;
    %and;
    %assign/vec4 v0x160948390_0, 0;
    %jmp T_89;
    .thread T_89, $push;
    .scope S_0x160947bc0;
T_90 ;
    %wait E_0x1609411c0;
    %load/vec4 v0x160948420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x160948110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x160948680_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0x160948230_0;
    %flag_set/vec4 8;
    %jmp/0 T_90.2, 8;
    %load/vec4 v0x160948300_0;
    %jmp/1 T_90.3, 8;
T_90.2 ; End of true expr.
    %load/vec4 v0x160948070_0;
    %jmp/0 T_90.3, 8;
 ; End of false expr.
    %blend;
T_90.3;
    %assign/vec4 v0x160948110_0, 0;
    %load/vec4 v0x160948230_0;
    %flag_set/vec4 8;
    %jmp/0 T_90.4, 8;
    %load/vec4 v0x160948390_0;
    %jmp/1 T_90.5, 8;
T_90.4 ; End of true expr.
    %load/vec4 v0x1609485e0_0;
    %jmp/0 T_90.5, 8;
 ; End of false expr.
    %blend;
T_90.5;
    %assign/vec4 v0x160948680_0, 0;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0x16094a690;
T_91 ;
    %wait E_0x1609411c0;
    %load/vec4 v0x16094aab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x16094aa10_0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v0x16094aa10_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x16094abc0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x16094aa10_0, 0;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x16094a000;
T_92 ;
    %wait E_0x1609411c0;
    %load/vec4 v0x16094a570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x16094a4e0_0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v0x16094a4e0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x16094a600_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x16094a4e0_0, 0;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x160949a10;
T_93 ;
    %wait E_0x1609411c0;
    %load/vec4 v0x160949eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x160949e10_0, 0;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0x160949e10_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x160949f40_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x160949e10_0, 0;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0x1609472e0;
T_94 ;
    %wait E_0x1609411c0;
    %load/vec4 v0x16094c2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x16094bfe0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x16094c100_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x16094c220_0, 0;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v0x16094bb80_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x16094be20_0;
    %and;
    %assign/vec4 v0x16094bfe0_0, 0;
    %load/vec4 v0x16094bb80_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x16094c070_0;
    %and;
    %assign/vec4 v0x16094c100_0, 0;
    %load/vec4 v0x16094bb80_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x16094c190_0;
    %and;
    %assign/vec4 v0x16094c220_0, 0;
T_94.1 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0x1609472e0;
T_95 ;
    %wait E_0x1609411c0;
    %load/vec4 v0x16094c2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x16094bd70_0, 0;
    %jmp T_95.1;
T_95.0 ;
    %load/vec4 v0x16094bce0_0;
    %load/vec4 v0x16094bfe0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x16094bfe0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x16094c100_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x16094c100_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x16094c220_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x16094c220_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x16094bd70_0, 0;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0x1609472e0;
T_96 ;
    %wait E_0x160947b60;
    %load/vec4 v0x16094b8c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_96.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_96.1, 8;
T_96.0 ; End of true expr.
    %load/vec4 v0x16094bd70_0;
    %jmp/0 T_96.1, 8;
 ; End of false expr.
    %blend;
T_96.1;
    %store/vec4 v0x16094bce0_0, 0, 21;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_0x1609472e0;
T_97 ;
    %wait E_0x160947b10;
    %load/vec4 v0x16094bd70_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x16094bc30_0, 0, 20;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_0x1609472e0;
T_98 ;
    %wait E_0x1609411c0;
    %load/vec4 v0x16094c2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16094b460_0, 0;
    %jmp T_98.1;
T_98.0 ;
    %load/vec4 v0x16094bd70_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x16094bd70_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x16094c710_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16094b460_0, 0;
T_98.2 ;
T_98.1 ;
    %jmp T_98;
    .thread T_98;
    .scope S_0x1609472e0;
T_99 ;
    %wait E_0x160947ac0;
    %load/vec4 v0x16094b830_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x16094c710_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x16094b8c0_0, 0, 1;
    %jmp T_99;
    .thread T_99, $push;
    .scope S_0x160942dd0;
T_100 ;
    %wait E_0x1609411c0;
    %load/vec4 v0x160943640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %load/vec4 v0x160943390_0;
    %load/vec4 v0x160943260_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1609435a0, 0, 4;
T_100.0 ;
    %load/vec4 v0x160943260_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1609435a0, 4;
    %assign/vec4 v0x160943420_0, 0;
    %load/vec4 v0x1609431b0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1609435a0, 4;
    %assign/vec4 v0x1609434f0_0, 0;
    %jmp T_100;
    .thread T_100;
    .scope S_0x160943790;
T_101 ;
    %wait E_0x1609411c0;
    %load/vec4 v0x160944030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.0, 8;
    %load/vec4 v0x160943da0_0;
    %load/vec4 v0x160943c70_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x160943f90, 0, 4;
T_101.0 ;
    %load/vec4 v0x160943c70_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x160943f90, 4;
    %assign/vec4 v0x160943e30_0, 0;
    %load/vec4 v0x160943bc0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x160943f90, 4;
    %assign/vec4 v0x160943ee0_0, 0;
    %jmp T_101;
    .thread T_101;
    .scope S_0x16094daf0;
T_102 ;
    %wait E_0x1609411c0;
    %load/vec4 v0x16094e350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %load/vec4 v0x16094e0c0_0;
    %load/vec4 v0x16094df90_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x16094e2b0, 0, 4;
T_102.0 ;
    %load/vec4 v0x16094df90_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x16094e2b0, 4;
    %assign/vec4 v0x16094e150_0, 0;
    %load/vec4 v0x16094dee0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x16094e2b0, 4;
    %assign/vec4 v0x16094e200_0, 0;
    %jmp T_102;
    .thread T_102;
    .scope S_0x160940010;
T_103 ;
    %wait E_0x1609411c0;
    %load/vec4 v0x160950650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x160950500_0, 0;
    %jmp T_103.1;
T_103.0 ;
    %load/vec4 v0x160950f40_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_103.2, 4;
    %load/vec4 v0x16094fde0_0;
    %assign/vec4 v0x160950500_0, 0;
    %jmp T_103.3;
T_103.2 ;
    %load/vec4 v0x160950f40_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_103.4, 4;
    %load/vec4 v0x16094fe70_0;
    %pad/u 32;
    %assign/vec4 v0x160950500_0, 0;
T_103.4 ;
T_103.3 ;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_0x160940010;
T_104 ;
    %wait E_0x1609411c0;
    %load/vec4 v0x160950650_0;
    %load/vec4 v0x1609505b0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1609505b0_0, 0;
    %jmp T_104.1;
T_104.0 ;
    %load/vec4 v0x160950d00_0;
    %load/vec4 v0x1609505b0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1609505b0_0, 0;
T_104.2 ;
T_104.1 ;
    %jmp T_104;
    .thread T_104;
    .scope S_0x160952250;
T_105 ;
    %wait E_0x1609526f0;
    %load/vec4 v0x160952c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1609528a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x160952930_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1609529c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x160952a90_0, 0;
    %jmp T_105.1;
T_105.0 ;
    %load/vec4 v0x160953010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.2, 8;
    %load/vec4 v0x160952740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_105.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_105.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_105.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_105.7, 6;
    %jmp T_105.8;
T_105.4 ;
    %load/vec4 v0x160952b30_0;
    %assign/vec4 v0x1609528a0_0, 0;
    %jmp T_105.8;
T_105.5 ;
    %load/vec4 v0x160952b30_0;
    %assign/vec4 v0x160952930_0, 0;
    %jmp T_105.8;
T_105.6 ;
    %load/vec4 v0x160952b30_0;
    %assign/vec4 v0x1609529c0_0, 0;
    %jmp T_105.8;
T_105.7 ;
    %load/vec4 v0x160952b30_0;
    %assign/vec4 v0x160952a90_0, 0;
    %jmp T_105.8;
T_105.8 ;
    %pop/vec4 1;
T_105.2 ;
T_105.1 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0x160952250;
T_106 ;
    %wait E_0x160952670;
    %load/vec4 v0x160952740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_106.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_106.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_106.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_106.3, 6;
    %jmp T_106.4;
T_106.0 ;
    %load/vec4 v0x160952d90_0;
    %store/vec4 v0x160952bd0_0, 0, 32;
    %jmp T_106.4;
T_106.1 ;
    %load/vec4 v0x160952e30_0;
    %store/vec4 v0x160952bd0_0, 0, 32;
    %jmp T_106.4;
T_106.2 ;
    %load/vec4 v0x160952ef0_0;
    %store/vec4 v0x160952bd0_0, 0, 32;
    %jmp T_106.4;
T_106.3 ;
    %load/vec4 v0x160952f80_0;
    %store/vec4 v0x160952bd0_0, 0, 32;
    %jmp T_106.4;
T_106.4 ;
    %pop/vec4 1;
    %jmp T_106;
    .thread T_106, $push;
    .scope S_0x160956ad0;
T_107 ;
    %wait E_0x1609526f0;
    %load/vec4 v0x160956f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x160956e90_0, 0;
    %jmp T_107.1;
T_107.0 ;
    %load/vec4 v0x160956e90_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x160956fc0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x160956e90_0, 0;
T_107.1 ;
    %jmp T_107;
    .thread T_107;
    .scope S_0x1609560a0;
T_108 ;
    %wait E_0x1609526f0;
    %load/vec4 v0x1609581c0_0;
    %load/vec4 v0x160957320_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x160957e20_0, 0;
    %jmp T_108.1;
T_108.0 ;
    %load/vec4 v0x160957a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.2, 8;
    %load/vec4 v0x160957e20_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x160957e20_0, 0;
T_108.2 ;
T_108.1 ;
    %jmp T_108;
    .thread T_108;
    .scope S_0x1609560a0;
T_109 ;
    %wait E_0x160956a40;
    %load/vec4 v0x160957e20_0;
    %load/vec4 v0x160957fd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1609583c0_0;
    %and;
    %store/vec4 v0x160957320_0, 0, 1;
    %jmp T_109;
    .thread T_109, $push;
    .scope S_0x1609560a0;
T_110 ;
    %wait E_0x160956850;
    %load/vec4 v0x1609583c0_0;
    %store/vec4 v0x160957a00_0, 0, 1;
    %jmp T_110;
    .thread T_110, $push;
    .scope S_0x1609560a0;
T_111 ;
    %wait E_0x1609526f0;
    %load/vec4 v0x1609581c0_0;
    %load/vec4 v0x160957150_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1609575d0_0, 0;
    %jmp T_111.1;
T_111.0 ;
    %load/vec4 v0x160957850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.2, 8;
    %load/vec4 v0x1609575d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x1609575d0_0, 0;
T_111.2 ;
T_111.1 ;
    %jmp T_111;
    .thread T_111;
    .scope S_0x1609560a0;
T_112 ;
    %wait E_0x1609569e0;
    %load/vec4 v0x1609575d0_0;
    %load/vec4 v0x160957700_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x160957850_0;
    %and;
    %store/vec4 v0x160957150_0, 0, 1;
    %jmp T_112;
    .thread T_112, $push;
    .scope S_0x1609560a0;
T_113 ;
    %wait E_0x160956890;
    %load/vec4 v0x160957320_0;
    %store/vec4 v0x160957850_0, 0, 1;
    %jmp T_113;
    .thread T_113, $push;
    .scope S_0x1609560a0;
T_114 ;
    %wait E_0x1609526f0;
    %load/vec4 v0x1609581c0_0;
    %load/vec4 v0x160957400_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x160958130_0, 0;
    %jmp T_114.1;
T_114.0 ;
    %load/vec4 v0x160957a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.2, 8;
    %load/vec4 v0x160958130_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x160958130_0, 0;
T_114.2 ;
T_114.1 ;
    %jmp T_114;
    .thread T_114;
    .scope S_0x1609560a0;
T_115 ;
    %wait E_0x160956960;
    %load/vec4 v0x160958130_0;
    %load/vec4 v0x160958080_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x160957a90_0;
    %and;
    %store/vec4 v0x160957400_0, 0, 1;
    %jmp T_115;
    .thread T_115, $push;
    .scope S_0x1609560a0;
T_116 ;
    %wait E_0x160956910;
    %load/vec4 v0x160957150_0;
    %store/vec4 v0x160957a90_0, 0, 1;
    %jmp T_116;
    .thread T_116, $push;
    .scope S_0x1609560a0;
T_117 ;
    %wait E_0x1609526f0;
    %load/vec4 v0x1609581c0_0;
    %load/vec4 v0x160957280_0;
    %or;
    %load/vec4 v0x160958500_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.0, 8;
    %load/vec4 v0x1609585a0_0;
    %assign/vec4 v0x160957d90_0, 0;
    %jmp T_117.1;
T_117.0 ;
    %load/vec4 v0x160957970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.2, 8;
    %load/vec4 v0x160957d90_0;
    %load/vec4 v0x1609585a0_0;
    %add;
    %assign/vec4 v0x160957d90_0, 0;
T_117.2 ;
T_117.1 ;
    %jmp T_117;
    .thread T_117;
    .scope S_0x1609560a0;
T_118 ;
    %wait E_0x160956910;
    %load/vec4 v0x160957150_0;
    %store/vec4 v0x160957280_0, 0, 1;
    %jmp T_118;
    .thread T_118, $push;
    .scope S_0x1609560a0;
T_119 ;
    %wait E_0x160956890;
    %load/vec4 v0x160957320_0;
    %store/vec4 v0x160957970_0, 0, 1;
    %jmp T_119;
    .thread T_119, $push;
    .scope S_0x1609560a0;
T_120 ;
    %wait E_0x1609526f0;
    %load/vec4 v0x1609581c0_0;
    %load/vec4 v0x160957280_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x160957cd0_0, 0;
    %jmp T_120.1;
T_120.0 ;
    %load/vec4 v0x1609571f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.2, 8;
    %load/vec4 v0x160957d90_0;
    %assign/vec4 v0x160957cd0_0, 0;
    %jmp T_120.3;
T_120.2 ;
    %load/vec4 v0x1609578e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.4, 8;
    %load/vec4 v0x160957cd0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x160957cd0_0, 0;
T_120.4 ;
T_120.3 ;
T_120.1 ;
    %jmp T_120;
    .thread T_120;
    .scope S_0x1609560a0;
T_121 ;
    %wait E_0x160956890;
    %load/vec4 v0x160957320_0;
    %store/vec4 v0x1609571f0_0, 0, 1;
    %jmp T_121;
    .thread T_121, $push;
    .scope S_0x1609560a0;
T_122 ;
    %wait E_0x160956850;
    %load/vec4 v0x1609583c0_0;
    %store/vec4 v0x1609578e0_0, 0, 1;
    %jmp T_122;
    .thread T_122, $push;
    .scope S_0x1609560a0;
T_123 ;
    %wait E_0x1609567d0;
    %load/vec4 v0x160957f40_0;
    %flag_set/vec4 8;
    %jmp/0 T_123.0, 8;
    %load/vec4 v0x160958130_0;
    %load/vec4 v0x160957e20_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_123.1, 8;
T_123.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x160958130_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x160957e20_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_123.1, 8;
 ; End of false expr.
    %blend;
T_123.1;
    %store/vec4 v0x160957eb0_0, 0, 6;
    %jmp T_123;
    .thread T_123, $push;
    .scope S_0x1609560a0;
T_124 ;
    %wait E_0x1609526f0;
    %load/vec4 v0x1609581c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x160958470_0, 0;
    %jmp T_124.1;
T_124.0 ;
    %load/vec4 v0x1609583c0_0;
    %assign/vec4 v0x160958470_0, 0;
T_124.1 ;
    %jmp T_124;
    .thread T_124;
    .scope S_0x1609560a0;
T_125 ;
    %wait E_0x160956780;
    %load/vec4 v0x1609583c0_0;
    %load/vec4 v0x160958470_0;
    %inv;
    %and;
    %store/vec4 v0x160958500_0, 0, 1;
    %jmp T_125;
    .thread T_125, $push;
    .scope S_0x1609560a0;
T_126 ;
    %wait E_0x1609526f0;
    %load/vec4 v0x1609581c0_0;
    %load/vec4 v0x160957540_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x160958270_0, 0;
    %jmp T_126.1;
T_126.0 ;
    %load/vec4 v0x160957b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.2, 8;
    %load/vec4 v0x160958270_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x160958270_0, 0;
T_126.2 ;
T_126.1 ;
    %jmp T_126;
    .thread T_126;
    .scope S_0x1609560a0;
T_127 ;
    %wait E_0x160956710;
    %load/vec4 v0x160958270_0;
    %load/vec4 v0x160958310_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x160957b30_0;
    %and;
    %store/vec4 v0x160957540_0, 0, 1;
    %jmp T_127;
    .thread T_127, $push;
    .scope S_0x1609560a0;
T_128 ;
    %wait E_0x1609526f0;
    %load/vec4 v0x1609581c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1609577c0_0, 0;
    %jmp T_128.1;
T_128.0 ;
    %load/vec4 v0x160957490_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1609577c0_0, 0;
T_128.2 ;
T_128.1 ;
    %jmp T_128;
    .thread T_128;
    .scope S_0x160959c80;
T_129 ;
    %wait E_0x16095a040;
    %load/vec4 v0x16095a090_0;
    %pad/s 16;
    %load/vec4 v0x16095a150_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x16095a1f0_0, 0, 16;
    %jmp T_129;
    .thread T_129, $push;
    .scope S_0x16095a290;
T_130 ;
    %wait E_0x16095a680;
    %load/vec4 v0x16095a6d0_0;
    %pad/s 16;
    %load/vec4 v0x16095a790_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x16095a830_0, 0, 16;
    %jmp T_130;
    .thread T_130, $push;
    .scope S_0x16095a8d0;
T_131 ;
    %wait E_0x16095aca0;
    %load/vec4 v0x16095ad00_0;
    %pad/s 16;
    %load/vec4 v0x16095adc0_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x16095ae60_0, 0, 16;
    %jmp T_131;
    .thread T_131, $push;
    .scope S_0x16095c140;
T_132 ;
    %wait E_0x16095c590;
    %load/vec4 v0x16095c750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_132.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_132.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_132.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_132.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_132.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_132.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_132.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_132.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_132.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_132.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_132.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_132.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_132.12, 6;
    %jmp T_132.13;
T_132.0 ;
    %load/vec4 v0x16095c5f0_0;
    %parti/s 8, 12, 5;
    %store/vec4 v0x16095c6b0_0, 0, 8;
    %jmp T_132.13;
T_132.1 ;
    %load/vec4 v0x16095c5f0_0;
    %parti/s 8, 11, 5;
    %store/vec4 v0x16095c6b0_0, 0, 8;
    %jmp T_132.13;
T_132.2 ;
    %load/vec4 v0x16095c5f0_0;
    %parti/s 8, 10, 5;
    %store/vec4 v0x16095c6b0_0, 0, 8;
    %jmp T_132.13;
T_132.3 ;
    %load/vec4 v0x16095c5f0_0;
    %parti/s 8, 9, 5;
    %store/vec4 v0x16095c6b0_0, 0, 8;
    %jmp T_132.13;
T_132.4 ;
    %load/vec4 v0x16095c5f0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x16095c6b0_0, 0, 8;
    %jmp T_132.13;
T_132.5 ;
    %load/vec4 v0x16095c5f0_0;
    %parti/s 8, 7, 4;
    %store/vec4 v0x16095c6b0_0, 0, 8;
    %jmp T_132.13;
T_132.6 ;
    %load/vec4 v0x16095c5f0_0;
    %parti/s 8, 6, 4;
    %store/vec4 v0x16095c6b0_0, 0, 8;
    %jmp T_132.13;
T_132.7 ;
    %load/vec4 v0x16095c5f0_0;
    %parti/s 8, 5, 4;
    %store/vec4 v0x16095c6b0_0, 0, 8;
    %jmp T_132.13;
T_132.8 ;
    %load/vec4 v0x16095c5f0_0;
    %parti/s 8, 4, 4;
    %store/vec4 v0x16095c6b0_0, 0, 8;
    %jmp T_132.13;
T_132.9 ;
    %load/vec4 v0x16095c5f0_0;
    %parti/s 8, 3, 3;
    %store/vec4 v0x16095c6b0_0, 0, 8;
    %jmp T_132.13;
T_132.10 ;
    %load/vec4 v0x16095c5f0_0;
    %parti/s 8, 2, 3;
    %store/vec4 v0x16095c6b0_0, 0, 8;
    %jmp T_132.13;
T_132.11 ;
    %load/vec4 v0x16095c5f0_0;
    %parti/s 8, 1, 2;
    %store/vec4 v0x16095c6b0_0, 0, 8;
    %jmp T_132.13;
T_132.12 ;
    %load/vec4 v0x16095c5f0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x16095c6b0_0, 0, 8;
    %jmp T_132.13;
T_132.13 ;
    %pop/vec4 1;
    %jmp T_132;
    .thread T_132, $push;
    .scope S_0x1609590b0;
T_133 ;
    %wait E_0x1609526f0;
    %load/vec4 v0x160959910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x160959690_0, 0;
    %jmp T_133.1;
T_133.0 ;
    %load/vec4 v0x160959ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.2, 8;
    %load/vec4 v0x160959560_0;
    %assign/vec4 v0x160959690_0, 0;
T_133.2 ;
T_133.1 ;
    %jmp T_133;
    .thread T_133;
    .scope S_0x1609590b0;
T_134 ;
    %wait E_0x160959470;
    %load/vec4 v0x160959560_0;
    %load/vec4 v0x160959690_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_134.0, 8;
    %load/vec4 v0x160959690_0;
    %jmp/1 T_134.1, 8;
T_134.0 ; End of true expr.
    %load/vec4 v0x160959560_0;
    %jmp/0 T_134.1, 8;
 ; End of false expr.
    %blend;
T_134.1;
    %assign/vec4 v0x1609597f0_0, 0;
    %jmp T_134;
    .thread T_134, $push;
    .scope S_0x1609590b0;
T_135 ;
    %wait E_0x1609526f0;
    %load/vec4 v0x160959910_0;
    %load/vec4 v0x160959720_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1609599b0_0, 0;
    %jmp T_135.1;
T_135.0 ;
    %load/vec4 v0x160959ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.2, 8;
    %load/vec4 v0x1609599b0_0;
    %inv;
    %assign/vec4 v0x1609599b0_0, 0;
T_135.2 ;
T_135.1 ;
    %jmp T_135;
    .thread T_135;
    .scope S_0x1609590b0;
T_136 ;
    %wait E_0x160959410;
    %load/vec4 v0x1609599b0_0;
    %load/vec4 v0x160959ad0_0;
    %and;
    %assign/vec4 v0x160959880_0, 0;
    %jmp T_136;
    .thread T_136, $push;
    .scope S_0x1609590b0;
T_137 ;
    %wait E_0x1609526f0;
    %load/vec4 v0x160959910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x160959600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x160959b70_0, 0;
    %jmp T_137.1;
T_137.0 ;
    %load/vec4 v0x160959720_0;
    %flag_set/vec4 8;
    %jmp/0 T_137.2, 8;
    %load/vec4 v0x1609597f0_0;
    %jmp/1 T_137.3, 8;
T_137.2 ; End of true expr.
    %load/vec4 v0x160959560_0;
    %jmp/0 T_137.3, 8;
 ; End of false expr.
    %blend;
T_137.3;
    %assign/vec4 v0x160959600_0, 0;
    %load/vec4 v0x160959720_0;
    %flag_set/vec4 8;
    %jmp/0 T_137.4, 8;
    %load/vec4 v0x160959880_0;
    %jmp/1 T_137.5, 8;
T_137.4 ; End of true expr.
    %load/vec4 v0x160959ad0_0;
    %jmp/0 T_137.5, 8;
 ; End of false expr.
    %blend;
T_137.5;
    %assign/vec4 v0x160959b70_0, 0;
T_137.1 ;
    %jmp T_137;
    .thread T_137;
    .scope S_0x16095bb80;
T_138 ;
    %wait E_0x1609526f0;
    %load/vec4 v0x16095bfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x16095bf00_0, 0;
    %jmp T_138.1;
T_138.0 ;
    %load/vec4 v0x16095bf00_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x16095c0b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x16095bf00_0, 0;
T_138.1 ;
    %jmp T_138;
    .thread T_138;
    .scope S_0x16095b4f0;
T_139 ;
    %wait E_0x1609526f0;
    %load/vec4 v0x16095ba60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x16095b9d0_0, 0;
    %jmp T_139.1;
T_139.0 ;
    %load/vec4 v0x16095b9d0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x16095baf0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x16095b9d0_0, 0;
T_139.1 ;
    %jmp T_139;
    .thread T_139;
    .scope S_0x16095af00;
T_140 ;
    %wait E_0x1609526f0;
    %load/vec4 v0x16095b3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x16095b300_0, 0;
    %jmp T_140.1;
T_140.0 ;
    %load/vec4 v0x16095b300_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x16095b430_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x16095b300_0, 0;
T_140.1 ;
    %jmp T_140;
    .thread T_140;
    .scope S_0x1609587d0;
T_141 ;
    %wait E_0x1609526f0;
    %load/vec4 v0x16095d7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x16095d4d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x16095d5f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x16095d710_0, 0;
    %jmp T_141.1;
T_141.0 ;
    %load/vec4 v0x16095d070_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x16095d310_0;
    %and;
    %assign/vec4 v0x16095d4d0_0, 0;
    %load/vec4 v0x16095d070_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x16095d560_0;
    %and;
    %assign/vec4 v0x16095d5f0_0, 0;
    %load/vec4 v0x16095d070_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x16095d680_0;
    %and;
    %assign/vec4 v0x16095d710_0, 0;
T_141.1 ;
    %jmp T_141;
    .thread T_141;
    .scope S_0x1609587d0;
T_142 ;
    %wait E_0x1609526f0;
    %load/vec4 v0x16095d7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x16095d260_0, 0;
    %jmp T_142.1;
T_142.0 ;
    %load/vec4 v0x16095d1d0_0;
    %load/vec4 v0x16095d4d0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x16095d4d0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x16095d5f0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x16095d5f0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x16095d710_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x16095d710_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x16095d260_0, 0;
T_142.1 ;
    %jmp T_142;
    .thread T_142;
    .scope S_0x1609587d0;
T_143 ;
    %wait E_0x160959050;
    %load/vec4 v0x16095cdb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_143.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_143.1, 8;
T_143.0 ; End of true expr.
    %load/vec4 v0x16095d260_0;
    %jmp/0 T_143.1, 8;
 ; End of false expr.
    %blend;
T_143.1;
    %store/vec4 v0x16095d1d0_0, 0, 21;
    %jmp T_143;
    .thread T_143, $push;
    .scope S_0x1609587d0;
T_144 ;
    %wait E_0x160959000;
    %load/vec4 v0x16095d260_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x16095d120_0, 0, 20;
    %jmp T_144;
    .thread T_144, $push;
    .scope S_0x1609587d0;
T_145 ;
    %wait E_0x1609526f0;
    %load/vec4 v0x16095d7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16095c950_0, 0;
    %jmp T_145.1;
T_145.0 ;
    %load/vec4 v0x16095d260_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x16095d260_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x16095dc00_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16095c950_0, 0;
T_145.2 ;
T_145.1 ;
    %jmp T_145;
    .thread T_145;
    .scope S_0x1609587d0;
T_146 ;
    %wait E_0x160958fb0;
    %load/vec4 v0x16095cd20_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x16095dc00_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x16095cdb0_0, 0, 1;
    %jmp T_146;
    .thread T_146, $push;
    .scope S_0x1609542c0;
T_147 ;
    %wait E_0x1609526f0;
    %load/vec4 v0x160954b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.0, 8;
    %load/vec4 v0x160954880_0;
    %load/vec4 v0x160954750_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x160954a90, 0, 4;
T_147.0 ;
    %load/vec4 v0x160954750_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x160954a90, 4;
    %assign/vec4 v0x160954910_0, 0;
    %load/vec4 v0x1609546a0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x160954a90, 4;
    %assign/vec4 v0x1609549e0_0, 0;
    %jmp T_147;
    .thread T_147;
    .scope S_0x160954c80;
T_148 ;
    %wait E_0x1609526f0;
    %load/vec4 v0x160955520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.0, 8;
    %load/vec4 v0x160955290_0;
    %load/vec4 v0x160955160_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x160955480, 0, 4;
T_148.0 ;
    %load/vec4 v0x160955160_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x160955480, 4;
    %assign/vec4 v0x160955320_0, 0;
    %load/vec4 v0x1609550b0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x160955480, 4;
    %assign/vec4 v0x1609553d0_0, 0;
    %jmp T_148;
    .thread T_148;
    .scope S_0x16095efe0;
T_149 ;
    %wait E_0x1609526f0;
    %load/vec4 v0x16095f840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.0, 8;
    %load/vec4 v0x16095f5b0_0;
    %load/vec4 v0x16095f480_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x16095f7a0, 0, 4;
T_149.0 ;
    %load/vec4 v0x16095f480_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x16095f7a0, 4;
    %assign/vec4 v0x16095f640_0, 0;
    %load/vec4 v0x16095f3d0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x16095f7a0, 4;
    %assign/vec4 v0x16095f6f0_0, 0;
    %jmp T_149;
    .thread T_149;
    .scope S_0x160951530;
T_150 ;
    %wait E_0x1609526f0;
    %load/vec4 v0x160961b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1609619f0_0, 0;
    %jmp T_150.1;
T_150.0 ;
    %load/vec4 v0x160962470_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_150.2, 4;
    %load/vec4 v0x1609612d0_0;
    %assign/vec4 v0x1609619f0_0, 0;
    %jmp T_150.3;
T_150.2 ;
    %load/vec4 v0x160962470_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_150.4, 4;
    %load/vec4 v0x160961360_0;
    %pad/u 32;
    %assign/vec4 v0x1609619f0_0, 0;
T_150.4 ;
T_150.3 ;
T_150.1 ;
    %jmp T_150;
    .thread T_150;
    .scope S_0x160951530;
T_151 ;
    %wait E_0x1609526f0;
    %load/vec4 v0x160961b40_0;
    %load/vec4 v0x160961aa0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x160961aa0_0, 0;
    %jmp T_151.1;
T_151.0 ;
    %load/vec4 v0x1609621f0_0;
    %load/vec4 v0x160961aa0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x160961aa0_0, 0;
T_151.2 ;
T_151.1 ;
    %jmp T_151;
    .thread T_151;
    .scope S_0x160963810;
T_152 ;
    %wait E_0x160963cc0;
    %load/vec4 v0x160964250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x160963e70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x160963f00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x160963f90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x160964060_0, 0;
    %jmp T_152.1;
T_152.0 ;
    %load/vec4 v0x1609645e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.2, 8;
    %load/vec4 v0x160963d10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_152.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_152.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_152.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_152.7, 6;
    %jmp T_152.8;
T_152.4 ;
    %load/vec4 v0x160964100_0;
    %assign/vec4 v0x160963e70_0, 0;
    %jmp T_152.8;
T_152.5 ;
    %load/vec4 v0x160964100_0;
    %assign/vec4 v0x160963f00_0, 0;
    %jmp T_152.8;
T_152.6 ;
    %load/vec4 v0x160964100_0;
    %assign/vec4 v0x160963f90_0, 0;
    %jmp T_152.8;
T_152.7 ;
    %load/vec4 v0x160964100_0;
    %assign/vec4 v0x160964060_0, 0;
    %jmp T_152.8;
T_152.8 ;
    %pop/vec4 1;
T_152.2 ;
T_152.1 ;
    %jmp T_152;
    .thread T_152;
    .scope S_0x160963810;
T_153 ;
    %wait E_0x160963c40;
    %load/vec4 v0x160963d10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_153.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_153.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_153.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_153.3, 6;
    %jmp T_153.4;
T_153.0 ;
    %load/vec4 v0x160964360_0;
    %store/vec4 v0x1609641a0_0, 0, 32;
    %jmp T_153.4;
T_153.1 ;
    %load/vec4 v0x160964400_0;
    %store/vec4 v0x1609641a0_0, 0, 32;
    %jmp T_153.4;
T_153.2 ;
    %load/vec4 v0x1609644c0_0;
    %store/vec4 v0x1609641a0_0, 0, 32;
    %jmp T_153.4;
T_153.3 ;
    %load/vec4 v0x160964550_0;
    %store/vec4 v0x1609641a0_0, 0, 32;
    %jmp T_153.4;
T_153.4 ;
    %pop/vec4 1;
    %jmp T_153;
    .thread T_153, $push;
    .scope S_0x1609680a0;
T_154 ;
    %wait E_0x160963cc0;
    %load/vec4 v0x160968500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x160968460_0, 0;
    %jmp T_154.1;
T_154.0 ;
    %load/vec4 v0x160968460_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x160968590_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x160968460_0, 0;
T_154.1 ;
    %jmp T_154;
    .thread T_154;
    .scope S_0x160967670;
T_155 ;
    %wait E_0x160963cc0;
    %load/vec4 v0x160969790_0;
    %load/vec4 v0x1609688f0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1609693f0_0, 0;
    %jmp T_155.1;
T_155.0 ;
    %load/vec4 v0x160968fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.2, 8;
    %load/vec4 v0x1609693f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1609693f0_0, 0;
T_155.2 ;
T_155.1 ;
    %jmp T_155;
    .thread T_155;
    .scope S_0x160967670;
T_156 ;
    %wait E_0x160968010;
    %load/vec4 v0x1609693f0_0;
    %load/vec4 v0x1609695a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x160969990_0;
    %and;
    %store/vec4 v0x1609688f0_0, 0, 1;
    %jmp T_156;
    .thread T_156, $push;
    .scope S_0x160967670;
T_157 ;
    %wait E_0x160967e20;
    %load/vec4 v0x160969990_0;
    %store/vec4 v0x160968fd0_0, 0, 1;
    %jmp T_157;
    .thread T_157, $push;
    .scope S_0x160967670;
T_158 ;
    %wait E_0x160963cc0;
    %load/vec4 v0x160969790_0;
    %load/vec4 v0x160968720_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x160968ba0_0, 0;
    %jmp T_158.1;
T_158.0 ;
    %load/vec4 v0x160968e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.2, 8;
    %load/vec4 v0x160968ba0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x160968ba0_0, 0;
T_158.2 ;
T_158.1 ;
    %jmp T_158;
    .thread T_158;
    .scope S_0x160967670;
T_159 ;
    %wait E_0x160967fb0;
    %load/vec4 v0x160968ba0_0;
    %load/vec4 v0x160968cd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x160968e20_0;
    %and;
    %store/vec4 v0x160968720_0, 0, 1;
    %jmp T_159;
    .thread T_159, $push;
    .scope S_0x160967670;
T_160 ;
    %wait E_0x160967e60;
    %load/vec4 v0x1609688f0_0;
    %store/vec4 v0x160968e20_0, 0, 1;
    %jmp T_160;
    .thread T_160, $push;
    .scope S_0x160967670;
T_161 ;
    %wait E_0x160963cc0;
    %load/vec4 v0x160969790_0;
    %load/vec4 v0x1609689d0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x160969700_0, 0;
    %jmp T_161.1;
T_161.0 ;
    %load/vec4 v0x160969060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.2, 8;
    %load/vec4 v0x160969700_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x160969700_0, 0;
T_161.2 ;
T_161.1 ;
    %jmp T_161;
    .thread T_161;
    .scope S_0x160967670;
T_162 ;
    %wait E_0x160967f30;
    %load/vec4 v0x160969700_0;
    %load/vec4 v0x160969650_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x160969060_0;
    %and;
    %store/vec4 v0x1609689d0_0, 0, 1;
    %jmp T_162;
    .thread T_162, $push;
    .scope S_0x160967670;
T_163 ;
    %wait E_0x160967ee0;
    %load/vec4 v0x160968720_0;
    %store/vec4 v0x160969060_0, 0, 1;
    %jmp T_163;
    .thread T_163, $push;
    .scope S_0x160967670;
T_164 ;
    %wait E_0x160963cc0;
    %load/vec4 v0x160969790_0;
    %load/vec4 v0x160968850_0;
    %or;
    %load/vec4 v0x160969ad0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.0, 8;
    %load/vec4 v0x160969b70_0;
    %assign/vec4 v0x160969360_0, 0;
    %jmp T_164.1;
T_164.0 ;
    %load/vec4 v0x160968f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.2, 8;
    %load/vec4 v0x160969360_0;
    %load/vec4 v0x160969b70_0;
    %add;
    %assign/vec4 v0x160969360_0, 0;
T_164.2 ;
T_164.1 ;
    %jmp T_164;
    .thread T_164;
    .scope S_0x160967670;
T_165 ;
    %wait E_0x160967ee0;
    %load/vec4 v0x160968720_0;
    %store/vec4 v0x160968850_0, 0, 1;
    %jmp T_165;
    .thread T_165, $push;
    .scope S_0x160967670;
T_166 ;
    %wait E_0x160967e60;
    %load/vec4 v0x1609688f0_0;
    %store/vec4 v0x160968f40_0, 0, 1;
    %jmp T_166;
    .thread T_166, $push;
    .scope S_0x160967670;
T_167 ;
    %wait E_0x160963cc0;
    %load/vec4 v0x160969790_0;
    %load/vec4 v0x160968850_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1609692a0_0, 0;
    %jmp T_167.1;
T_167.0 ;
    %load/vec4 v0x1609687c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.2, 8;
    %load/vec4 v0x160969360_0;
    %assign/vec4 v0x1609692a0_0, 0;
    %jmp T_167.3;
T_167.2 ;
    %load/vec4 v0x160968eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.4, 8;
    %load/vec4 v0x1609692a0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x1609692a0_0, 0;
T_167.4 ;
T_167.3 ;
T_167.1 ;
    %jmp T_167;
    .thread T_167;
    .scope S_0x160967670;
T_168 ;
    %wait E_0x160967e60;
    %load/vec4 v0x1609688f0_0;
    %store/vec4 v0x1609687c0_0, 0, 1;
    %jmp T_168;
    .thread T_168, $push;
    .scope S_0x160967670;
T_169 ;
    %wait E_0x160967e20;
    %load/vec4 v0x160969990_0;
    %store/vec4 v0x160968eb0_0, 0, 1;
    %jmp T_169;
    .thread T_169, $push;
    .scope S_0x160967670;
T_170 ;
    %wait E_0x160967da0;
    %load/vec4 v0x160969510_0;
    %flag_set/vec4 8;
    %jmp/0 T_170.0, 8;
    %load/vec4 v0x160969700_0;
    %load/vec4 v0x1609693f0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_170.1, 8;
T_170.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x160969700_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1609693f0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_170.1, 8;
 ; End of false expr.
    %blend;
T_170.1;
    %store/vec4 v0x160969480_0, 0, 6;
    %jmp T_170;
    .thread T_170, $push;
    .scope S_0x160967670;
T_171 ;
    %wait E_0x160963cc0;
    %load/vec4 v0x160969790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x160969a40_0, 0;
    %jmp T_171.1;
T_171.0 ;
    %load/vec4 v0x160969990_0;
    %assign/vec4 v0x160969a40_0, 0;
T_171.1 ;
    %jmp T_171;
    .thread T_171;
    .scope S_0x160967670;
T_172 ;
    %wait E_0x160967d50;
    %load/vec4 v0x160969990_0;
    %load/vec4 v0x160969a40_0;
    %inv;
    %and;
    %store/vec4 v0x160969ad0_0, 0, 1;
    %jmp T_172;
    .thread T_172, $push;
    .scope S_0x160967670;
T_173 ;
    %wait E_0x160963cc0;
    %load/vec4 v0x160969790_0;
    %load/vec4 v0x160968b10_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_173.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x160969840_0, 0;
    %jmp T_173.1;
T_173.0 ;
    %load/vec4 v0x160969100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_173.2, 8;
    %load/vec4 v0x160969840_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x160969840_0, 0;
T_173.2 ;
T_173.1 ;
    %jmp T_173;
    .thread T_173;
    .scope S_0x160967670;
T_174 ;
    %wait E_0x160967ce0;
    %load/vec4 v0x160969840_0;
    %load/vec4 v0x1609698e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x160969100_0;
    %and;
    %store/vec4 v0x160968b10_0, 0, 1;
    %jmp T_174;
    .thread T_174, $push;
    .scope S_0x160967670;
T_175 ;
    %wait E_0x160963cc0;
    %load/vec4 v0x160969790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x160968d90_0, 0;
    %jmp T_175.1;
T_175.0 ;
    %load/vec4 v0x160968a60_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x160968d90_0, 0;
T_175.2 ;
T_175.1 ;
    %jmp T_175;
    .thread T_175;
    .scope S_0x16096b250;
T_176 ;
    %wait E_0x16096b610;
    %load/vec4 v0x16096b660_0;
    %pad/s 16;
    %load/vec4 v0x16096b720_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x16096b7c0_0, 0, 16;
    %jmp T_176;
    .thread T_176, $push;
    .scope S_0x16096b860;
T_177 ;
    %wait E_0x16096bc50;
    %load/vec4 v0x16096bca0_0;
    %pad/s 16;
    %load/vec4 v0x16096bd60_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x16096be00_0, 0, 16;
    %jmp T_177;
    .thread T_177, $push;
    .scope S_0x16096bea0;
T_178 ;
    %wait E_0x16096c270;
    %load/vec4 v0x16096c2d0_0;
    %pad/s 16;
    %load/vec4 v0x16096c390_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x16096c430_0, 0, 16;
    %jmp T_178;
    .thread T_178, $push;
    .scope S_0x16096d710;
T_179 ;
    %wait E_0x16096db60;
    %load/vec4 v0x16096dd20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_179.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_179.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_179.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_179.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_179.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_179.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_179.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_179.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_179.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_179.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_179.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_179.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_179.12, 6;
    %jmp T_179.13;
T_179.0 ;
    %load/vec4 v0x16096dbc0_0;
    %parti/s 8, 12, 5;
    %store/vec4 v0x16096dc80_0, 0, 8;
    %jmp T_179.13;
T_179.1 ;
    %load/vec4 v0x16096dbc0_0;
    %parti/s 8, 11, 5;
    %store/vec4 v0x16096dc80_0, 0, 8;
    %jmp T_179.13;
T_179.2 ;
    %load/vec4 v0x16096dbc0_0;
    %parti/s 8, 10, 5;
    %store/vec4 v0x16096dc80_0, 0, 8;
    %jmp T_179.13;
T_179.3 ;
    %load/vec4 v0x16096dbc0_0;
    %parti/s 8, 9, 5;
    %store/vec4 v0x16096dc80_0, 0, 8;
    %jmp T_179.13;
T_179.4 ;
    %load/vec4 v0x16096dbc0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x16096dc80_0, 0, 8;
    %jmp T_179.13;
T_179.5 ;
    %load/vec4 v0x16096dbc0_0;
    %parti/s 8, 7, 4;
    %store/vec4 v0x16096dc80_0, 0, 8;
    %jmp T_179.13;
T_179.6 ;
    %load/vec4 v0x16096dbc0_0;
    %parti/s 8, 6, 4;
    %store/vec4 v0x16096dc80_0, 0, 8;
    %jmp T_179.13;
T_179.7 ;
    %load/vec4 v0x16096dbc0_0;
    %parti/s 8, 5, 4;
    %store/vec4 v0x16096dc80_0, 0, 8;
    %jmp T_179.13;
T_179.8 ;
    %load/vec4 v0x16096dbc0_0;
    %parti/s 8, 4, 4;
    %store/vec4 v0x16096dc80_0, 0, 8;
    %jmp T_179.13;
T_179.9 ;
    %load/vec4 v0x16096dbc0_0;
    %parti/s 8, 3, 3;
    %store/vec4 v0x16096dc80_0, 0, 8;
    %jmp T_179.13;
T_179.10 ;
    %load/vec4 v0x16096dbc0_0;
    %parti/s 8, 2, 3;
    %store/vec4 v0x16096dc80_0, 0, 8;
    %jmp T_179.13;
T_179.11 ;
    %load/vec4 v0x16096dbc0_0;
    %parti/s 8, 1, 2;
    %store/vec4 v0x16096dc80_0, 0, 8;
    %jmp T_179.13;
T_179.12 ;
    %load/vec4 v0x16096dbc0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x16096dc80_0, 0, 8;
    %jmp T_179.13;
T_179.13 ;
    %pop/vec4 1;
    %jmp T_179;
    .thread T_179, $push;
    .scope S_0x16096a680;
T_180 ;
    %wait E_0x160963cc0;
    %load/vec4 v0x16096aee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x16096ac60_0, 0;
    %jmp T_180.1;
T_180.0 ;
    %load/vec4 v0x16096b0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.2, 8;
    %load/vec4 v0x16096ab30_0;
    %assign/vec4 v0x16096ac60_0, 0;
T_180.2 ;
T_180.1 ;
    %jmp T_180;
    .thread T_180;
    .scope S_0x16096a680;
T_181 ;
    %wait E_0x16096aa40;
    %load/vec4 v0x16096ab30_0;
    %load/vec4 v0x16096ac60_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_181.0, 8;
    %load/vec4 v0x16096ac60_0;
    %jmp/1 T_181.1, 8;
T_181.0 ; End of true expr.
    %load/vec4 v0x16096ab30_0;
    %jmp/0 T_181.1, 8;
 ; End of false expr.
    %blend;
T_181.1;
    %assign/vec4 v0x16096adc0_0, 0;
    %jmp T_181;
    .thread T_181, $push;
    .scope S_0x16096a680;
T_182 ;
    %wait E_0x160963cc0;
    %load/vec4 v0x16096aee0_0;
    %load/vec4 v0x16096acf0_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16096af80_0, 0;
    %jmp T_182.1;
T_182.0 ;
    %load/vec4 v0x16096b0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.2, 8;
    %load/vec4 v0x16096af80_0;
    %inv;
    %assign/vec4 v0x16096af80_0, 0;
T_182.2 ;
T_182.1 ;
    %jmp T_182;
    .thread T_182;
    .scope S_0x16096a680;
T_183 ;
    %wait E_0x16096a9e0;
    %load/vec4 v0x16096af80_0;
    %load/vec4 v0x16096b0a0_0;
    %and;
    %assign/vec4 v0x16096ae50_0, 0;
    %jmp T_183;
    .thread T_183, $push;
    .scope S_0x16096a680;
T_184 ;
    %wait E_0x160963cc0;
    %load/vec4 v0x16096aee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x16096abd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16096b140_0, 0;
    %jmp T_184.1;
T_184.0 ;
    %load/vec4 v0x16096acf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_184.2, 8;
    %load/vec4 v0x16096adc0_0;
    %jmp/1 T_184.3, 8;
T_184.2 ; End of true expr.
    %load/vec4 v0x16096ab30_0;
    %jmp/0 T_184.3, 8;
 ; End of false expr.
    %blend;
T_184.3;
    %assign/vec4 v0x16096abd0_0, 0;
    %load/vec4 v0x16096acf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_184.4, 8;
    %load/vec4 v0x16096ae50_0;
    %jmp/1 T_184.5, 8;
T_184.4 ; End of true expr.
    %load/vec4 v0x16096b0a0_0;
    %jmp/0 T_184.5, 8;
 ; End of false expr.
    %blend;
T_184.5;
    %assign/vec4 v0x16096b140_0, 0;
T_184.1 ;
    %jmp T_184;
    .thread T_184;
    .scope S_0x16096d150;
T_185 ;
    %wait E_0x160963cc0;
    %load/vec4 v0x16096d570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x16096d4d0_0, 0;
    %jmp T_185.1;
T_185.0 ;
    %load/vec4 v0x16096d4d0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x16096d680_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x16096d4d0_0, 0;
T_185.1 ;
    %jmp T_185;
    .thread T_185;
    .scope S_0x16096cac0;
T_186 ;
    %wait E_0x160963cc0;
    %load/vec4 v0x16096d030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x16096cfa0_0, 0;
    %jmp T_186.1;
T_186.0 ;
    %load/vec4 v0x16096cfa0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x16096d0c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x16096cfa0_0, 0;
T_186.1 ;
    %jmp T_186;
    .thread T_186;
    .scope S_0x16096c4d0;
T_187 ;
    %wait E_0x160963cc0;
    %load/vec4 v0x16096c970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x16096c8d0_0, 0;
    %jmp T_187.1;
T_187.0 ;
    %load/vec4 v0x16096c8d0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x16096ca00_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x16096c8d0_0, 0;
T_187.1 ;
    %jmp T_187;
    .thread T_187;
    .scope S_0x160969da0;
T_188 ;
    %wait E_0x160963cc0;
    %load/vec4 v0x16096ed80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x16096eaa0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x16096ebc0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x16096ece0_0, 0;
    %jmp T_188.1;
T_188.0 ;
    %load/vec4 v0x16096e640_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x16096e8e0_0;
    %and;
    %assign/vec4 v0x16096eaa0_0, 0;
    %load/vec4 v0x16096e640_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x16096eb30_0;
    %and;
    %assign/vec4 v0x16096ebc0_0, 0;
    %load/vec4 v0x16096e640_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x16096ec50_0;
    %and;
    %assign/vec4 v0x16096ece0_0, 0;
T_188.1 ;
    %jmp T_188;
    .thread T_188;
    .scope S_0x160969da0;
T_189 ;
    %wait E_0x160963cc0;
    %load/vec4 v0x16096ed80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x16096e830_0, 0;
    %jmp T_189.1;
T_189.0 ;
    %load/vec4 v0x16096e7a0_0;
    %load/vec4 v0x16096eaa0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x16096eaa0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x16096ebc0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x16096ebc0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x16096ece0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x16096ece0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x16096e830_0, 0;
T_189.1 ;
    %jmp T_189;
    .thread T_189;
    .scope S_0x160969da0;
T_190 ;
    %wait E_0x16096a620;
    %load/vec4 v0x16096e380_0;
    %flag_set/vec4 8;
    %jmp/0 T_190.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_190.1, 8;
T_190.0 ; End of true expr.
    %load/vec4 v0x16096e830_0;
    %jmp/0 T_190.1, 8;
 ; End of false expr.
    %blend;
T_190.1;
    %store/vec4 v0x16096e7a0_0, 0, 21;
    %jmp T_190;
    .thread T_190, $push;
    .scope S_0x160969da0;
T_191 ;
    %wait E_0x16096a5d0;
    %load/vec4 v0x16096e830_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x16096e6f0_0, 0, 20;
    %jmp T_191;
    .thread T_191, $push;
    .scope S_0x160969da0;
T_192 ;
    %wait E_0x160963cc0;
    %load/vec4 v0x16096ed80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16096df20_0, 0;
    %jmp T_192.1;
T_192.0 ;
    %load/vec4 v0x16096e830_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x16096e830_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x16096f1d0_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16096df20_0, 0;
T_192.2 ;
T_192.1 ;
    %jmp T_192;
    .thread T_192;
    .scope S_0x160969da0;
T_193 ;
    %wait E_0x16096a580;
    %load/vec4 v0x16096e2f0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x16096f1d0_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x16096e380_0, 0, 1;
    %jmp T_193;
    .thread T_193, $push;
    .scope S_0x160965890;
T_194 ;
    %wait E_0x160963cc0;
    %load/vec4 v0x160966100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_194.0, 8;
    %load/vec4 v0x160965e50_0;
    %load/vec4 v0x160965d20_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x160966060, 0, 4;
T_194.0 ;
    %load/vec4 v0x160965d20_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x160966060, 4;
    %assign/vec4 v0x160965ee0_0, 0;
    %load/vec4 v0x160965c70_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x160966060, 4;
    %assign/vec4 v0x160965fb0_0, 0;
    %jmp T_194;
    .thread T_194;
    .scope S_0x160966250;
T_195 ;
    %wait E_0x160963cc0;
    %load/vec4 v0x160966af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_195.0, 8;
    %load/vec4 v0x160966860_0;
    %load/vec4 v0x160966730_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x160966a50, 0, 4;
T_195.0 ;
    %load/vec4 v0x160966730_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x160966a50, 4;
    %assign/vec4 v0x1609668f0_0, 0;
    %load/vec4 v0x160966680_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x160966a50, 4;
    %assign/vec4 v0x1609669a0_0, 0;
    %jmp T_195;
    .thread T_195;
    .scope S_0x1609705b0;
T_196 ;
    %wait E_0x160963cc0;
    %load/vec4 v0x160970e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_196.0, 8;
    %load/vec4 v0x160970b80_0;
    %load/vec4 v0x160970a50_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x160970d70, 0, 4;
T_196.0 ;
    %load/vec4 v0x160970a50_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x160970d70, 4;
    %assign/vec4 v0x160970c10_0, 0;
    %load/vec4 v0x1609709a0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x160970d70, 4;
    %assign/vec4 v0x160970cc0_0, 0;
    %jmp T_196;
    .thread T_196;
    .scope S_0x160962b10;
T_197 ;
    %wait E_0x160963cc0;
    %load/vec4 v0x160973110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_197.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x160972fc0_0, 0;
    %jmp T_197.1;
T_197.0 ;
    %load/vec4 v0x160973a00_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_197.2, 4;
    %load/vec4 v0x1609728a0_0;
    %assign/vec4 v0x160972fc0_0, 0;
    %jmp T_197.3;
T_197.2 ;
    %load/vec4 v0x160973a00_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_197.4, 4;
    %load/vec4 v0x160972930_0;
    %pad/u 32;
    %assign/vec4 v0x160972fc0_0, 0;
T_197.4 ;
T_197.3 ;
T_197.1 ;
    %jmp T_197;
    .thread T_197;
    .scope S_0x160962b10;
T_198 ;
    %wait E_0x160963cc0;
    %load/vec4 v0x160973110_0;
    %load/vec4 v0x160973070_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x160973070_0, 0;
    %jmp T_198.1;
T_198.0 ;
    %load/vec4 v0x1609737c0_0;
    %load/vec4 v0x160973070_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x160973070_0, 0;
T_198.2 ;
T_198.1 ;
    %jmp T_198;
    .thread T_198;
    .scope S_0x16089ee70;
T_199 ;
    %wait E_0x16089fb50;
    %load/vec4 v0x1609746c0_0;
    %parti/s 2, 24, 6;
    %assign/vec4 v0x1609740c0_0, 0;
    %jmp T_199;
    .thread T_199;
    .scope S_0x16089ee70;
T_200 ;
    %wait E_0x1608c5ba0;
    %load/vec4 v0x1609740c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_200.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_200.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_200.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_200.3, 6;
    %jmp T_200.4;
T_200.0 ;
    %load/vec4 v0x160974a00_0;
    %store/vec4 v0x160974970_0, 0, 32;
    %jmp T_200.4;
T_200.1 ;
    %load/vec4 v0x160974a90_0;
    %store/vec4 v0x160974970_0, 0, 32;
    %jmp T_200.4;
T_200.2 ;
    %load/vec4 v0x160974b20_0;
    %store/vec4 v0x160974970_0, 0, 32;
    %jmp T_200.4;
T_200.3 ;
    %load/vec4 v0x160974cb0_0;
    %store/vec4 v0x160974970_0, 0, 32;
    %jmp T_200.4;
T_200.4 ;
    %pop/vec4 1;
    %jmp T_200;
    .thread T_200, $push;
    .scope S_0x1608e3440;
T_201 ;
    %wait E_0x1608c6570;
    %load/vec4 v0x160975b60_0;
    %store/vec4 v0x160976830_0, 0, 1;
    %jmp T_201;
    .thread T_201, $push;
    .scope S_0x1608e3440;
T_202 ;
    %wait E_0x1608d3b70;
    %load/vec4 v0x160976360_0;
    %store/vec4 v0x1609768c0_0, 0, 1;
    %jmp T_202;
    .thread T_202, $push;
    .scope S_0x1608e3440;
T_203 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x160975b60_0, 0, 1;
T_203.0 ;
    %delay 5, 0;
    %load/vec4 v0x160975b60_0;
    %inv;
    %store/vec4 v0x160975b60_0, 0, 1;
    %jmp T_203.0;
    %end;
    .thread T_203;
    .scope S_0x1608e3440;
T_204 ;
    %vpi_call 2 87 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 88 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1608e3440 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x160976830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x160976cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x160976a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x160976d40_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x160976c20_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x160976b00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1609769e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x160976360_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_204.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.1, 5;
    %jmp/1 T_204.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1608ad620;
    %jmp T_204.0;
T_204.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x160976360_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_204.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.3, 5;
    %jmp/1 T_204.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1608ad620;
    %jmp T_204.2;
T_204.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x160976360_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_204.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.5, 5;
    %jmp/1 T_204.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1608ad620;
    %jmp T_204.4;
T_204.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1608abfd0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.config_test, S_0x1608ef800;
    %join;
    %fork TD_tb_ren_conv_top_wrapper.load_data, S_0x1608c6c60;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x160975f00_0, 0, 32;
    %pushi/vec4 4, 0, 32;
T_204.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.7, 5;
    %jmp/1 T_204.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x160975f00_0;
    %pad/s 8;
    %store/vec4 v0x160975820_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.write_image, S_0x160975660;
    %join;
    %load/vec4 v0x160975f00_0;
    %pad/s 8;
    %store/vec4 v0x160975aa0_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.write_kernel, S_0x1609758e0;
    %join;
    %vpi_call 2 117 "$display", "-------- iteration %0d ----------", v0x160975f00_0 {0 0 0};
    %fork TD_tb_ren_conv_top_wrapper.calculate_results, S_0x1608ee950;
    %join;
    %load/vec4 v0x160975f00_0;
    %pad/s 8;
    %store/vec4 v0x1608b78c0_0, 0, 8;
    %load/vec4 v0x160976050_0;
    %subi 1, 0, 3;
    %store/vec4 v0x1608b7150_0, 0, 3;
    %load/vec4 v0x160975c10_0;
    %subi 1, 0, 8;
    %store/vec4 v0x1608b85f0_0, 0, 8;
    %load/vec4 v0x160976210_0;
    %subi 1, 0, 3;
    %store/vec4 v0x1608a4770_0, 0, 3;
    %load/vec4 v0x1609766a0_0;
    %store/vec4 v0x1608ad8a0_0, 0, 8;
    %load/vec4 v0x160975fb0_0;
    %store/vec4 v0x1608b75b0_0, 0, 1;
    %load/vec4 v0x1609764a0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x1608acd80_0, 0, 8;
    %load/vec4 v0x1609765f0_0;
    %store/vec4 v0x1608ac2e0_0, 0, 4;
    %load/vec4 v0x160975cc0_0;
    %store/vec4 v0x1608b83a0_0, 0, 1;
    %load/vec4 v0x1609762b0_0;
    %store/vec4 v0x1608ad590_0, 0, 3;
    %fork TD_tb_ren_conv_top_wrapper.config_hw, S_0x1608f2010;
    %join;
    %load/vec4 v0x160975f00_0;
    %pad/s 8;
    %store/vec4 v0x1608a3150_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.poll_done, S_0x1608ca320;
    %join;
    %pushi/vec4 10, 0, 32;
T_204.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.9, 5;
    %jmp/1 T_204.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1608ad620;
    %jmp T_204.8;
T_204.9 ;
    %pop/vec4 1;
    %load/vec4 v0x160975f00_0;
    %pad/s 8;
    %store/vec4 v0x16089e640_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.readback_results, S_0x1608c7b10;
    %join;
    %pushi/vec4 10, 0, 32;
T_204.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.11, 5;
    %jmp/1 T_204.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1608ad620;
    %jmp T_204.10;
T_204.11 ;
    %pop/vec4 1;
    %fork TD_tb_ren_conv_top_wrapper.compare_results, S_0x1608f2e20;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x160975f00_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x160975520_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1609755b0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x160975360;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x160975f00_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x160975520_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x1609755b0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x160975360;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x160975d70_0, 0, 32;
T_204.12 ;
    %load/vec4 v0x160975d70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_204.13, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x160975d70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x160976550, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x160975d70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x160976400, 0, 4;
    %load/vec4 v0x160975d70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x160975d70_0, 0, 32;
    %jmp T_204.12;
T_204.13 ;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x160975f00_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x160975520_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1609755b0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x160975360;
    %join;
    %load/vec4 v0x160975f00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x160975f00_0, 0, 32;
    %jmp T_204.6;
T_204.7 ;
    %pop/vec4 1;
    %vpi_call 2 138 "$display", "STATUS: Simulation complete" {0 0 0};
    %vpi_call 2 140 "$finish" {0 0 0};
    %end;
    .thread T_204;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "tb_ren_conv_top_wrapper.v";
    "../verilog/ren_conv_top_wrapper.v";
    "../verilog/ren_conv_top.v";
    "../verilog/regs.v";
    "../verilog/ctrl_status_regs_4.v";
    "../verilog/dffram.v";
    "../verilog/ren_conv.v";
    "../verilog/agu.v";
    "../verilog/serial_shift.v";
    "../verilog/datapath.v";
    "../verilog/max_pool.v";
    "../verilog/mult.v";
    "../verilog/shifter.v";
