// Seed: 325667750
module module_0 (
    output tri  id_0,
    output wand id_1,
    input  wire id_2
);
  wire id_4;
endmodule
module module_1 (
    input supply1 id_0
    , id_21, id_22,
    input tri0 id_1,
    output uwire id_2,
    input wire id_3,
    input tri0 id_4
    , id_23,
    input wand id_5,
    output wor id_6,
    input wire id_7,
    output wand id_8,
    input wand id_9,
    input tri id_10,
    input wand id_11,
    output wand id_12,
    output tri0 id_13,
    output logic id_14,
    input wire id_15,
    output supply1 id_16,
    input wor id_17,
    output wire id_18,
    input supply1 id_19
);
  logic [7:0] id_24;
  assign id_23 = -1 + id_21;
  always @(posedge id_24[1'h0 :-1] or posedge 1) id_14 = id_15;
  module_0 modCall_1 (
      id_2,
      id_18,
      id_17
  );
  assign modCall_1.id_1 = 0;
  always_latch disable id_25;
  assign id_24[1] = id_0;
endmodule
