{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734017622540 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734017622541 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 12:33:42 2024 " "Processing started: Thu Dec 12 12:33:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734017622541 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734017622541 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off elevador -c elevador " "Command: quartus_map --read_settings_files=on --write_settings_files=off elevador -c elevador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734017622541 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734017622796 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734017622796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3to7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_3to7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_3to7seg " "Found entity 1: decoder_3to7seg" {  } { { "decoder_3to7seg.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/decoder_3to7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734017629755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734017629755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2to7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2to7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2to7seg " "Found entity 1: decoder_2to7seg" {  } { { "decoder_2to7seg.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/decoder_2to7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734017629757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734017629757 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Display.v(22) " "Verilog HDL Module Instantiation warning at Display.v(22): ignored dangling comma in List of Port Connections" {  } { { "Display.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/Display.v" 22 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1734017629758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/Display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734017629758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734017629758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_lvl_ppl.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1_lvl_ppl.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_lvl_ppl " "Found entity 1: mux_2x1_lvl_ppl" {  } { { "mux_2x1_lvl_ppl.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/mux_2x1_lvl_ppl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734017629760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734017629760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdivider1.v 1 1 " "Found 1 design units, including 1 entities, in source file clkdivider1.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdivider1 " "Found entity 1: clkdivider1" {  } { { "clkdivider1.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/clkdivider1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734017629761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734017629761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdivider96.v 1 1 " "Found 1 design units, including 1 entities, in source file clkdivider96.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdivider96 " "Found entity 1: clkdivider96" {  } { { "clkdivider96.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/clkdivider96.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734017629762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734017629762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3callsto2.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_3callsto2.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_3callsto2 " "Found entity 1: decoder_3callsto2" {  } { { "decoder_3callsto2.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/decoder_3callsto2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734017629763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734017629763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef_people.v 1 1 " "Found 1 design units, including 1 entities, in source file mef_people.v" { { "Info" "ISGN_ENTITY_NAME" "1 mef_people " "Found entity 1: mef_people" {  } { { "mef_people.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/mef_people.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734017629764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734017629764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef_elevator.v 1 1 " "Found 1 design units, including 1 entities, in source file mef_elevator.v" { { "Info" "ISGN_ENTITY_NAME" "1 mef_elevator " "Found entity 1: mef_elevator" {  } { { "mef_elevator.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/mef_elevator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734017629765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734017629765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef_door.v 1 1 " "Found 1 design units, including 1 entities, in source file mef_door.v" { { "Info" "ISGN_ENTITY_NAME" "1 mef_door " "Found entity 1: mef_door" {  } { { "mef_door.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/mef_door.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734017629767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734017629767 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "var system.v(57) " "Verilog HDL Declaration warning at system.v(57): \"var\" is SystemVerilog-2005 keyword" {  } { { "system.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/system.v" 57 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1734017629768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system.v 1 1 " "Found 1 design units, including 1 entities, in source file system.v" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "system.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/system.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734017629768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734017629768 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "var door_var.v(4) " "Verilog HDL Declaration warning at door_var.v(4): \"var\" is SystemVerilog-2005 keyword" {  } { { "door_var.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/door_var.v" 4 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1734017629769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "door_var.v 1 1 " "Found 1 design units, including 1 entities, in source file door_var.v" { { "Info" "ISGN_ENTITY_NAME" "1 door_var " "Found entity 1: door_var" {  } { { "door_var.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/door_var.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734017629769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734017629769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "engine_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file engine_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 engine_counter " "Found entity 1: engine_counter" {  } { { "engine_counter.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/engine_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734017629770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734017629770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdivider7.v 1 1 " "Found 1 design units, including 1 entities, in source file clkdivider7.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdivider7 " "Found entity 1: clkdivider7" {  } { { "clkdivider7.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/clkdivider7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734017629771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734017629771 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system " "Elaborating entity \"system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734017629798 ""}
{ "Error" "EVRFX_VERI_OPPOSITE_DIRECTION" "system.v(138) " "Verilog HDL error at system.v(138): part-select direction is opposite from prefix index direction" {  } { { "system.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/system.v" 138 0 0 } }  } 0 10198 "Verilog HDL error at %1!s!: part-select direction is opposite from prefix index direction" 0 0 "Analysis & Synthesis" 0 -1 1734017629799 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "LEDS system.v(138) " "HDL info at system.v(138): see declaration for object \"LEDS\"" {  } { { "system.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/system.v" 138 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734017629800 "|system"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734017629800 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734017629827 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 12 12:33:49 2024 " "Processing ended: Thu Dec 12 12:33:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734017629827 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734017629827 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734017629827 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734017629827 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734017630423 ""}
