Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date              : Tue Jul 27 11:12:03 2021
| Host              : DESKTOP-C3F5G4E running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file led_timing_summary_routed.rpt -rpx led_timing_summary_routed.rpx -warn_on_violation
| Design            : led
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.24 11-02-2017
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.998        0.000                      0                   40        0.062        0.000                      0                   40        2.225        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
sys_clk_p  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p           2.998        0.000                      0                   40        0.062        0.000                      0                   40        2.225        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        2.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.998ns  (required time - arrival time)
  Source:                 timer_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.853ns  (logic 0.490ns (26.444%)  route 1.363ns (73.556%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 8.242 - 5.000 ) 
    Source Clock Delay      (SCD):    3.796ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.365ns (routing 1.089ns, distribution 1.276ns)
  Clock Net Delay (Destination): 2.110ns (routing 1.004ns, distribution 1.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=36, routed)          2.365     3.796    sys_clk_BUFG
    SLICE_X49Y112        FDCE                                         r  timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.910 r  timer_reg[13]/Q
                         net (fo=36, routed)          0.600     4.510    timer_reg_n_0_[13]
    SLICE_X51Y113        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.132     4.642 f  led[3]_i_11/O
                         net (fo=1, routed)           0.306     4.948    led[3]_i_11_n_0
    SLICE_X51Y113        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174     5.122 f  led[3]_i_5/O
                         net (fo=1, routed)           0.061     5.183    led[3]_i_5_n_0
    SLICE_X51Y113        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.070     5.253 r  led[3]_i_1/O
                         net (fo=4, routed)           0.396     5.649    led[3]_i_1_n_0
    SLICE_X49Y114        FDCE                                         r  led_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.057    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.132 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=36, routed)          2.110     8.242    sys_clk_BUFG
    SLICE_X49Y114        FDCE                                         r  led_reg[1]/C
                         clock pessimism              0.490     8.732    
                         clock uncertainty           -0.035     8.697    
    SLICE_X49Y114        FDCE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050     8.647    led_reg[1]
  -------------------------------------------------------------------
                         required time                          8.647    
                         arrival time                          -5.649    
  -------------------------------------------------------------------
                         slack                                  2.998    

Slack (MET) :             2.998ns  (required time - arrival time)
  Source:                 timer_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.853ns  (logic 0.490ns (26.444%)  route 1.363ns (73.556%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 8.242 - 5.000 ) 
    Source Clock Delay      (SCD):    3.796ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.365ns (routing 1.089ns, distribution 1.276ns)
  Clock Net Delay (Destination): 2.110ns (routing 1.004ns, distribution 1.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=36, routed)          2.365     3.796    sys_clk_BUFG
    SLICE_X49Y112        FDCE                                         r  timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.910 r  timer_reg[13]/Q
                         net (fo=36, routed)          0.600     4.510    timer_reg_n_0_[13]
    SLICE_X51Y113        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.132     4.642 f  led[3]_i_11/O
                         net (fo=1, routed)           0.306     4.948    led[3]_i_11_n_0
    SLICE_X51Y113        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174     5.122 f  led[3]_i_5/O
                         net (fo=1, routed)           0.061     5.183    led[3]_i_5_n_0
    SLICE_X51Y113        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.070     5.253 r  led[3]_i_1/O
                         net (fo=4, routed)           0.396     5.649    led[3]_i_1_n_0
    SLICE_X49Y114        FDCE                                         r  led_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.057    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.132 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=36, routed)          2.110     8.242    sys_clk_BUFG
    SLICE_X49Y114        FDCE                                         r  led_reg[3]/C
                         clock pessimism              0.490     8.732    
                         clock uncertainty           -0.035     8.697    
    SLICE_X49Y114        FDCE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.050     8.647    led_reg[3]
  -------------------------------------------------------------------
                         required time                          8.647    
                         arrival time                          -5.649    
  -------------------------------------------------------------------
                         slack                                  2.998    

Slack (MET) :             3.005ns  (required time - arrival time)
  Source:                 timer_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.490ns (26.501%)  route 1.359ns (73.499%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 8.242 - 5.000 ) 
    Source Clock Delay      (SCD):    3.796ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.365ns (routing 1.089ns, distribution 1.276ns)
  Clock Net Delay (Destination): 2.110ns (routing 1.004ns, distribution 1.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=36, routed)          2.365     3.796    sys_clk_BUFG
    SLICE_X49Y112        FDCE                                         r  timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.910 r  timer_reg[13]/Q
                         net (fo=36, routed)          0.600     4.510    timer_reg_n_0_[13]
    SLICE_X51Y113        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.132     4.642 f  led[3]_i_11/O
                         net (fo=1, routed)           0.306     4.948    led[3]_i_11_n_0
    SLICE_X51Y113        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174     5.122 f  led[3]_i_5/O
                         net (fo=1, routed)           0.061     5.183    led[3]_i_5_n_0
    SLICE_X51Y113        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.070     5.253 r  led[3]_i_1/O
                         net (fo=4, routed)           0.392     5.645    led[3]_i_1_n_0
    SLICE_X49Y114        FDCE                                         r  led_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.057    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.132 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=36, routed)          2.110     8.242    sys_clk_BUFG
    SLICE_X49Y114        FDCE                                         r  led_reg[0]/C
                         clock pessimism              0.490     8.732    
                         clock uncertainty           -0.035     8.697    
    SLICE_X49Y114        FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047     8.650    led_reg[0]
  -------------------------------------------------------------------
                         required time                          8.650    
                         arrival time                          -5.645    
  -------------------------------------------------------------------
                         slack                                  3.005    

Slack (MET) :             3.005ns  (required time - arrival time)
  Source:                 timer_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.490ns (26.501%)  route 1.359ns (73.499%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 8.242 - 5.000 ) 
    Source Clock Delay      (SCD):    3.796ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.365ns (routing 1.089ns, distribution 1.276ns)
  Clock Net Delay (Destination): 2.110ns (routing 1.004ns, distribution 1.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=36, routed)          2.365     3.796    sys_clk_BUFG
    SLICE_X49Y112        FDCE                                         r  timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.910 r  timer_reg[13]/Q
                         net (fo=36, routed)          0.600     4.510    timer_reg_n_0_[13]
    SLICE_X51Y113        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.132     4.642 f  led[3]_i_11/O
                         net (fo=1, routed)           0.306     4.948    led[3]_i_11_n_0
    SLICE_X51Y113        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174     5.122 f  led[3]_i_5/O
                         net (fo=1, routed)           0.061     5.183    led[3]_i_5_n_0
    SLICE_X51Y113        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.070     5.253 r  led[3]_i_1/O
                         net (fo=4, routed)           0.392     5.645    led[3]_i_1_n_0
    SLICE_X49Y114        FDCE                                         r  led_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.057    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.132 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=36, routed)          2.110     8.242    sys_clk_BUFG
    SLICE_X49Y114        FDCE                                         r  led_reg[2]/C
                         clock pessimism              0.490     8.732    
                         clock uncertainty           -0.035     8.697    
    SLICE_X49Y114        FDCE (Setup_GFF_SLICEL_C_CE)
                                                     -0.047     8.650    led_reg[2]
  -------------------------------------------------------------------
                         required time                          8.650    
                         arrival time                          -5.645    
  -------------------------------------------------------------------
                         slack                                  3.005    

Slack (MET) :             3.052ns  (required time - arrival time)
  Source:                 timer_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.622ns (33.694%)  route 1.224ns (66.306%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.244ns = ( 8.244 - 5.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.366ns (routing 1.089ns, distribution 1.277ns)
  Clock Net Delay (Destination): 2.112ns (routing 1.004ns, distribution 1.108ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=36, routed)          2.366     3.797    sys_clk_BUFG
    SLICE_X49Y113        FDCE                                         r  timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y113        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.911 r  timer_reg[11]/Q
                         net (fo=3, routed)           0.306     4.217    timer_reg_n_0_[11]
    SLICE_X49Y113        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.185     4.402 r  timer[31]_i_8/O
                         net (fo=3, routed)           0.272     4.674    timer[31]_i_8_n_0
    SLICE_X52Y113        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.191     4.865 r  timer[31]_i_4/O
                         net (fo=32, routed)          0.619     5.484    timer[31]_i_4_n_0
    SLICE_X51Y115        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.132     5.616 r  timer[17]_i_1/O
                         net (fo=1, routed)           0.027     5.643    timer[17]
    SLICE_X51Y115        FDCE                                         r  timer_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.057    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.132 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=36, routed)          2.112     8.244    sys_clk_BUFG
    SLICE_X51Y115        FDCE                                         r  timer_reg[17]/C
                         clock pessimism              0.427     8.671    
                         clock uncertainty           -0.035     8.636    
    SLICE_X51Y115        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059     8.695    timer_reg[17]
  -------------------------------------------------------------------
                         required time                          8.695    
                         arrival time                          -5.643    
  -------------------------------------------------------------------
                         slack                                  3.052    

Slack (MET) :             3.053ns  (required time - arrival time)
  Source:                 timer_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.620ns (33.604%)  route 1.225ns (66.396%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.244ns = ( 8.244 - 5.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.366ns (routing 1.089ns, distribution 1.277ns)
  Clock Net Delay (Destination): 2.112ns (routing 1.004ns, distribution 1.108ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=36, routed)          2.366     3.797    sys_clk_BUFG
    SLICE_X49Y113        FDCE                                         r  timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y113        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.911 r  timer_reg[11]/Q
                         net (fo=3, routed)           0.306     4.217    timer_reg_n_0_[11]
    SLICE_X49Y113        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.185     4.402 r  timer[31]_i_8/O
                         net (fo=3, routed)           0.272     4.674    timer[31]_i_8_n_0
    SLICE_X52Y113        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.191     4.865 r  timer[31]_i_4/O
                         net (fo=32, routed)          0.618     5.483    timer[31]_i_4_n_0
    SLICE_X51Y115        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.130     5.613 r  timer[29]_i_1/O
                         net (fo=1, routed)           0.029     5.642    timer[29]
    SLICE_X51Y115        FDCE                                         r  timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.057    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.132 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=36, routed)          2.112     8.244    sys_clk_BUFG
    SLICE_X51Y115        FDCE                                         r  timer_reg[29]/C
                         clock pessimism              0.427     8.671    
                         clock uncertainty           -0.035     8.636    
    SLICE_X51Y115        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059     8.695    timer_reg[29]
  -------------------------------------------------------------------
                         required time                          8.695    
                         arrival time                          -5.642    
  -------------------------------------------------------------------
                         slack                                  3.053    

Slack (MET) :             3.085ns  (required time - arrival time)
  Source:                 timer_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.677ns (37.362%)  route 1.135ns (62.638%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.244ns = ( 8.244 - 5.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.366ns (routing 1.089ns, distribution 1.277ns)
  Clock Net Delay (Destination): 2.112ns (routing 1.004ns, distribution 1.108ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=36, routed)          2.366     3.797    sys_clk_BUFG
    SLICE_X49Y113        FDCE                                         r  timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y113        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.911 r  timer_reg[11]/Q
                         net (fo=3, routed)           0.306     4.217    timer_reg_n_0_[11]
    SLICE_X49Y113        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.185     4.402 r  timer[31]_i_8/O
                         net (fo=3, routed)           0.272     4.674    timer[31]_i_8_n_0
    SLICE_X52Y113        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.191     4.865 r  timer[31]_i_4/O
                         net (fo=32, routed)          0.531     5.396    timer[31]_i_4_n_0
    SLICE_X51Y115        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.187     5.583 r  timer[30]_i_1/O
                         net (fo=1, routed)           0.026     5.609    timer[30]
    SLICE_X51Y115        FDCE                                         r  timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.057    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.132 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=36, routed)          2.112     8.244    sys_clk_BUFG
    SLICE_X51Y115        FDCE                                         r  timer_reg[30]/C
                         clock pessimism              0.427     8.671    
                         clock uncertainty           -0.035     8.636    
    SLICE_X51Y115        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.058     8.694    timer_reg[30]
  -------------------------------------------------------------------
                         required time                          8.694    
                         arrival time                          -5.609    
  -------------------------------------------------------------------
                         slack                                  3.085    

Slack (MET) :             3.093ns  (required time - arrival time)
  Source:                 timer_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.675ns (37.396%)  route 1.130ns (62.604%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.244ns = ( 8.244 - 5.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.366ns (routing 1.089ns, distribution 1.277ns)
  Clock Net Delay (Destination): 2.112ns (routing 1.004ns, distribution 1.108ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=36, routed)          2.366     3.797    sys_clk_BUFG
    SLICE_X49Y113        FDCE                                         r  timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y113        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.911 r  timer_reg[11]/Q
                         net (fo=3, routed)           0.306     4.217    timer_reg_n_0_[11]
    SLICE_X49Y113        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.185     4.402 r  timer[31]_i_8/O
                         net (fo=3, routed)           0.272     4.674    timer[31]_i_8_n_0
    SLICE_X52Y113        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.191     4.865 r  timer[31]_i_4/O
                         net (fo=32, routed)          0.529     5.394    timer[31]_i_4_n_0
    SLICE_X51Y115        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.185     5.579 r  timer[31]_i_1/O
                         net (fo=1, routed)           0.023     5.602    timer[31]
    SLICE_X51Y115        FDCE                                         r  timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.057    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.132 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=36, routed)          2.112     8.244    sys_clk_BUFG
    SLICE_X51Y115        FDCE                                         r  timer_reg[31]/C
                         clock pessimism              0.427     8.671    
                         clock uncertainty           -0.035     8.636    
    SLICE_X51Y115        FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.059     8.695    timer_reg[31]
  -------------------------------------------------------------------
                         required time                          8.695    
                         arrival time                          -5.602    
  -------------------------------------------------------------------
                         slack                                  3.093    

Slack (MET) :             3.156ns  (required time - arrival time)
  Source:                 timer_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.741ns  (logic 0.530ns (30.442%)  route 1.211ns (69.558%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 8.242 - 5.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.366ns (routing 1.089ns, distribution 1.277ns)
  Clock Net Delay (Destination): 2.110ns (routing 1.004ns, distribution 1.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=36, routed)          2.366     3.797    sys_clk_BUFG
    SLICE_X49Y113        FDCE                                         r  timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y113        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.911 r  timer_reg[11]/Q
                         net (fo=3, routed)           0.306     4.217    timer_reg_n_0_[11]
    SLICE_X49Y113        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.185     4.402 r  timer[31]_i_8/O
                         net (fo=3, routed)           0.272     4.674    timer[31]_i_8_n_0
    SLICE_X52Y113        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.191     4.865 r  timer[31]_i_4/O
                         net (fo=32, routed)          0.606     5.471    timer[31]_i_4_n_0
    SLICE_X51Y115        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.511 r  timer[21]_i_1/O
                         net (fo=1, routed)           0.027     5.538    timer[21]
    SLICE_X51Y115        FDCE                                         r  timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.057    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.132 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=36, routed)          2.110     8.242    sys_clk_BUFG
    SLICE_X51Y115        FDCE                                         r  timer_reg[21]/C
                         clock pessimism              0.427     8.669    
                         clock uncertainty           -0.035     8.634    
    SLICE_X51Y115        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060     8.694    timer_reg[21]
  -------------------------------------------------------------------
                         required time                          8.694    
                         arrival time                          -5.538    
  -------------------------------------------------------------------
                         slack                                  3.156    

Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 timer_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.720ns  (logic 0.533ns (30.988%)  route 1.187ns (69.012%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.237ns = ( 8.237 - 5.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.366ns (routing 1.089ns, distribution 1.277ns)
  Clock Net Delay (Destination): 2.105ns (routing 1.004ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=36, routed)          2.366     3.797    sys_clk_BUFG
    SLICE_X49Y113        FDCE                                         r  timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y113        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.911 r  timer_reg[11]/Q
                         net (fo=3, routed)           0.306     4.217    timer_reg_n_0_[11]
    SLICE_X49Y113        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.185     4.402 r  timer[31]_i_8/O
                         net (fo=3, routed)           0.272     4.674    timer[31]_i_8_n_0
    SLICE_X52Y113        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.191     4.865 r  timer[31]_i_4/O
                         net (fo=32, routed)          0.582     5.447    timer[31]_i_4_n_0
    SLICE_X50Y116        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.043     5.490 r  timer[27]_i_1/O
                         net (fo=1, routed)           0.027     5.517    timer[27]
    SLICE_X50Y116        FDCE                                         r  timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.057    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.132 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=36, routed)          2.105     8.237    sys_clk_BUFG
    SLICE_X50Y116        FDCE                                         r  timer_reg[27]/C
                         clock pessimism              0.427     8.664    
                         clock uncertainty           -0.035     8.629    
    SLICE_X50Y116        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059     8.688    timer_reg[27]
  -------------------------------------------------------------------
                         required time                          8.688    
                         arrival time                          -5.517    
  -------------------------------------------------------------------
                         slack                                  3.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 timer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.094ns (48.454%)  route 0.100ns (51.546%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Net Delay (Source):      1.063ns (routing 0.542ns, distribution 0.521ns)
  Clock Net Delay (Destination): 1.242ns (routing 0.601ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=36, routed)          1.063     1.712    sys_clk_BUFG
    SLICE_X49Y112        FDCE                                         r  timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.761 r  timer_reg[12]/Q
                         net (fo=36, routed)          0.085     1.846    timer_reg_n_0_[12]
    SLICE_X51Y112        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.045     1.891 r  timer[6]_i_1/O
                         net (fo=1, routed)           0.015     1.906    timer[6]
    SLICE_X51Y112        FDCE                                         r  timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=36, routed)          1.242     2.158    sys_clk_BUFG
    SLICE_X51Y112        FDCE                                         r  timer_reg[6]/C
                         clock pessimism             -0.370     1.788    
    SLICE_X51Y112        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.844    timer_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 timer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.078ns (59.542%)  route 0.053ns (40.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Net Delay (Source):      1.061ns (routing 0.542ns, distribution 0.519ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.601ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=36, routed)          1.061     1.710    sys_clk_BUFG
    SLICE_X51Y112        FDCE                                         r  timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y112        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.758 f  timer_reg[0]/Q
                         net (fo=4, routed)           0.039     1.797    timer_reg_n_0_[0]
    SLICE_X51Y112        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.030     1.827 r  timer[0]_i_1/O
                         net (fo=1, routed)           0.014     1.841    timer[0]
    SLICE_X51Y112        FDCE                                         r  timer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=36, routed)          1.239     2.155    sys_clk_BUFG
    SLICE_X51Y112        FDCE                                         r  timer_reg[0]/C
                         clock pessimism             -0.440     1.714    
    SLICE_X51Y112        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.770    timer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 timer_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.063ns (30.000%)  route 0.147ns (70.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Net Delay (Source):      1.063ns (routing 0.542ns, distribution 0.521ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.601ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=36, routed)          1.063     1.712    sys_clk_BUFG
    SLICE_X49Y112        FDCE                                         r  timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.760 r  timer_reg[13]/Q
                         net (fo=36, routed)          0.131     1.891    timer_reg_n_0_[13]
    SLICE_X51Y112        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     1.906 r  timer[4]_i_1/O
                         net (fo=1, routed)           0.016     1.922    timer[4]
    SLICE_X51Y112        FDCE                                         r  timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=36, routed)          1.239     2.155    sys_clk_BUFG
    SLICE_X51Y112        FDCE                                         r  timer_reg[4]/C
                         clock pessimism             -0.370     1.785    
    SLICE_X51Y112        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.841    timer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 timer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.120ns (52.402%)  route 0.109ns (47.598%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Net Delay (Source):      1.063ns (routing 0.542ns, distribution 0.521ns)
  Clock Net Delay (Destination): 1.242ns (routing 0.601ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=36, routed)          1.063     1.712    sys_clk_BUFG
    SLICE_X49Y112        FDCE                                         r  timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.761 r  timer_reg[12]/Q
                         net (fo=36, routed)          0.093     1.854    timer_reg_n_0_[12]
    SLICE_X51Y112        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.071     1.925 r  timer[1]_i_1/O
                         net (fo=1, routed)           0.016     1.941    timer[1]
    SLICE_X51Y112        FDCE                                         r  timer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=36, routed)          1.242     2.158    sys_clk_BUFG
    SLICE_X51Y112        FDCE                                         r  timer_reg[1]/C
                         clock pessimism             -0.370     1.788    
    SLICE_X51Y112        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.844    timer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 timer_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.063ns (25.610%)  route 0.183ns (74.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Net Delay (Source):      1.063ns (routing 0.542ns, distribution 0.521ns)
  Clock Net Delay (Destination): 1.242ns (routing 0.601ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=36, routed)          1.063     1.712    sys_clk_BUFG
    SLICE_X49Y112        FDCE                                         r  timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.760 r  timer_reg[13]/Q
                         net (fo=36, routed)          0.167     1.927    timer_reg_n_0_[13]
    SLICE_X51Y115        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.015     1.942 r  timer[29]_i_1/O
                         net (fo=1, routed)           0.016     1.958    timer[29]
    SLICE_X51Y115        FDCE                                         r  timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=36, routed)          1.242     2.158    sys_clk_BUFG
    SLICE_X51Y115        FDCE                                         r  timer_reg[29]/C
                         clock pessimism             -0.370     1.788    
    SLICE_X51Y115        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.844    timer_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 timer_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.078ns (37.143%)  route 0.132ns (62.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Net Delay (Source):      1.063ns (routing 0.542ns, distribution 0.521ns)
  Clock Net Delay (Destination): 1.234ns (routing 0.601ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=36, routed)          1.063     1.712    sys_clk_BUFG
    SLICE_X49Y112        FDCE                                         r  timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.760 r  timer_reg[13]/Q
                         net (fo=36, routed)          0.116     1.876    timer_reg_n_0_[13]
    SLICE_X49Y115        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.030     1.906 r  timer[25]_i_1/O
                         net (fo=1, routed)           0.016     1.922    timer[25]
    SLICE_X49Y115        FDCE                                         r  timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=36, routed)          1.234     2.150    sys_clk_BUFG
    SLICE_X49Y115        FDCE                                         r  timer_reg[25]/C
                         clock pessimism             -0.401     1.749    
    SLICE_X49Y115        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.805    timer_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 timer_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.078ns (36.967%)  route 0.133ns (63.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Net Delay (Source):      1.063ns (routing 0.542ns, distribution 0.521ns)
  Clock Net Delay (Destination): 1.234ns (routing 0.601ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=36, routed)          1.063     1.712    sys_clk_BUFG
    SLICE_X49Y112        FDCE                                         r  timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.760 r  timer_reg[13]/Q
                         net (fo=36, routed)          0.117     1.877    timer_reg_n_0_[13]
    SLICE_X49Y115        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.030     1.907 r  timer[26]_i_1/O
                         net (fo=1, routed)           0.016     1.923    timer[26]
    SLICE_X49Y115        FDCE                                         r  timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=36, routed)          1.234     2.150    sys_clk_BUFG
    SLICE_X49Y115        FDCE                                         r  timer_reg[26]/C
                         clock pessimism             -0.401     1.749    
    SLICE_X49Y115        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.805    timer_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 timer_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.841%)  route 0.151ns (60.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Net Delay (Source):      1.063ns (routing 0.542ns, distribution 0.521ns)
  Clock Net Delay (Destination): 1.242ns (routing 0.601ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=36, routed)          1.063     1.712    sys_clk_BUFG
    SLICE_X49Y112        FDCE                                         r  timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.760 r  timer_reg[13]/Q
                         net (fo=36, routed)          0.135     1.895    timer_reg_n_0_[13]
    SLICE_X51Y112        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.052     1.947 r  timer[3]_i_1/O
                         net (fo=1, routed)           0.016     1.963    timer[3]
    SLICE_X51Y112        FDCE                                         r  timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=36, routed)          1.242     2.158    sys_clk_BUFG
    SLICE_X51Y112        FDCE                                         r  timer_reg[3]/C
                         clock pessimism             -0.370     1.788    
    SLICE_X51Y112        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.844    timer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 timer_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.119ns (53.604%)  route 0.103ns (46.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Net Delay (Source):      1.063ns (routing 0.542ns, distribution 0.521ns)
  Clock Net Delay (Destination): 1.242ns (routing 0.601ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=36, routed)          1.063     1.712    sys_clk_BUFG
    SLICE_X49Y112        FDCE                                         r  timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.760 r  timer_reg[13]/Q
                         net (fo=36, routed)          0.087     1.847    timer_reg_n_0_[13]
    SLICE_X49Y114        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.071     1.918 r  timer[18]_i_1/O
                         net (fo=1, routed)           0.016     1.934    timer[18]
    SLICE_X49Y114        FDCE                                         r  timer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=36, routed)          1.242     2.158    sys_clk_BUFG
    SLICE_X49Y114        FDCE                                         r  timer_reg[18]/C
                         clock pessimism             -0.400     1.757    
    SLICE_X49Y114        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.813    timer_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 timer_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.124ns (59.615%)  route 0.084ns (40.385%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Net Delay (Source):      1.064ns (routing 0.542ns, distribution 0.522ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.601ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=36, routed)          1.064     1.713    sys_clk_BUFG
    SLICE_X49Y114        FDCE                                         r  timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y114        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.762 f  timer_reg[18]/Q
                         net (fo=6, routed)           0.037     1.799    timer_reg_n_0_[18]
    SLICE_X49Y114        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.045     1.844 f  led[3]_i_8/O
                         net (fo=4, routed)           0.033     1.877    led[3]_i_8_n_0
    SLICE_X49Y114        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.030     1.907 r  led[2]_i_1/O
                         net (fo=1, routed)           0.014     1.921    led[2]_i_1_n_0
    SLICE_X49Y114        FDCE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    IBUFDS_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=36, routed)          1.239     2.155    sys_clk_BUFG
    SLICE_X49Y114        FDCE                                         r  led_reg[2]/C
                         clock pessimism             -0.413     1.742    
    SLICE_X49Y114        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.798    led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.379         5.000       3.621      BUFGCE_X0Y26   sys_clk_BUFG_inst/I
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X49Y114  led_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X49Y114  led_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X49Y114  led_reg[2]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X49Y114  led_reg[3]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X51Y112  timer_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X49Y113  timer_reg[10]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X49Y113  timer_reg[11]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X49Y112  timer_reg[12]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X49Y112  timer_reg[13]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X51Y112  timer_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X49Y113  timer_reg[10]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X49Y113  timer_reg[11]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X49Y112  timer_reg[12]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X49Y112  timer_reg[13]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X49Y113  timer_reg[14]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X51Y115  timer_reg[21]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X51Y114  timer_reg[24]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X49Y115  timer_reg[25]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X49Y115  timer_reg[26]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X49Y114  led_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X49Y114  led_reg[1]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X49Y114  led_reg[2]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X49Y114  led_reg[3]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X49Y113  timer_reg[15]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X49Y113  timer_reg[16]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X51Y112  timer_reg[1]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X49Y115  timer_reg[25]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X49Y115  timer_reg[26]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X50Y116  timer_reg[27]/C



