git clone --depth 1 --no-tags https://github.com/Omarhatab/Full_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192235021
git clone --depth 1 --no-tags https://github.com/LubaTovbin/Verilog_cmpe240_proj_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191837328
git clone --depth 1 --no-tags https://github.com/ls89757/VerilogBegin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192030327
git clone --depth 1 --no-tags https://github.com/JihadElhofy/UART_transmitter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196817913
git clone --depth 1 --no-tags https://github.com/gerrywang/vlang.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195239789
git clone --depth 1 --no-tags https://github.com/irahulmalik/3bitvedicmultiplier-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194979929
git clone --depth 1 --no-tags https://github.com/ukalla1/NNA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194984493
git clone --depth 1 --no-tags https://github.com/jerrybananas/Encryption-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194134190
git clone --depth 1 --no-tags https://github.com/spytheman/vbreakout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194211399
git clone --depth 1 --no-tags https://github.com/smaharjan-web/Verilog-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194597539
git clone --depth 1 --no-tags https://github.com/guimilan/final_embarcados.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194318997
git clone --depth 1 --no-tags https://github.com/tangnicholas/Verilog-Compositions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196472467
git clone --depth 1 --no-tags https://github.com/Sumeetk96/FPGA_interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196330029
git clone --depth 1 --no-tags https://github.com/mohmah9/Customized_mips_pipeline_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196628515
git clone --depth 1 --no-tags https://github.com/alitoufighi/network-on-chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195371419
git clone --depth 1 --no-tags https://github.com/LadonAl/LEA-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192913899
git clone --depth 1 --no-tags https://github.com/Aniket025/RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192974757
git clone --depth 1 --no-tags https://github.com/hfuttcy/VerilogHDL_Examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194409888
git clone --depth 1 --no-tags https://github.com/AndreFK/SimonSays-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193392056
git clone --depth 1 --no-tags https://github.com/sndNoodle/myTD4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195860504
git clone --depth 1 --no-tags https://github.com/LYRCB/CO-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195332393
git clone --depth 1 --no-tags https://github.com/LubaTovbin/Verilog_cmpe240_proj_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191832601
git clone --depth 1 --no-tags https://github.com/kilinlili/processer_making.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192504399
git clone --depth 1 --no-tags https://github.com/FaleHuang/CM_Acquisition_V00.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192724200
git clone --depth 1 --no-tags https://github.com/longfangsong/my-riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192698351
git clone --depth 1 --no-tags https://github.com/DanilaEremenko/DataTransmitter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193265677
git clone --depth 1 --no-tags https://github.com/WoodenMars/riscv-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195184813
git clone --depth 1 --no-tags https://github.com/s8dragon/Verilog_Study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195355533
git clone --depth 1 --no-tags https://github.com/Sciencethebird/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195512975
git clone --depth 1 --no-tags https://github.com/gzpyunduan/CS145-Vivado-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194762836
git clone --depth 1 --no-tags https://github.com/Yarila682/elv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194750942
git clone --depth 1 --no-tags https://github.com/nakano57/ichimatu_moyou.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194513907
git clone --depth 1 --no-tags https://github.com/SunLibo33/CPNoteRecord.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194344139
git clone --depth 1 --no-tags https://github.com/Rishita-Kar/VGA-Piece-Animator-Beta.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194355618
git clone --depth 1 --no-tags https://github.com/Yan826/FlappyBird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196222697
git clone --depth 1 --no-tags https://github.com/Nanoblender/ICEshooter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193220378
git clone --depth 1 --no-tags https://github.com/lcbm/Verilog-32bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193759799
git clone --depth 1 --no-tags https://github.com/Honey-Be/help-me-verilog-plz.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193684932
git clone --depth 1 --no-tags https://github.com/lnsru/MAX1000_memtest_small.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193344525
git clone --depth 1 --no-tags https://github.com/stanfordee108/lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191612922
git clone --depth 1 --no-tags https://github.com/ezetl/WSDumbo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192751720
git clone --depth 1 --no-tags https://github.com/jhpark1013/serial_peripheral_interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192803721
git clone --depth 1 --no-tags https://github.com/Pek20180909/riscv-e200.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196714854
git clone --depth 1 --no-tags https://github.com/floatyun/MIPS36.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196851857
git clone --depth 1 --no-tags https://github.com/Teeerry/MUSIC_PLAY_CIRCUIT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193530477
git clone --depth 1 --no-tags https://github.com/aarenchu/DODGE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195893073
git clone --depth 1 --no-tags https://github.com/jasonconte999/B58-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196036370
git clone --depth 1 --no-tags https://github.com/rmcbarreto/Real-Time-Sobel-Edge-Detector-in-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196585894
git clone --depth 1 --no-tags https://github.com/Ckunzou/ECE354.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196450818
git clone --depth 1 --no-tags https://github.com/DogsAreCoolerThanHumans/Practica-3---AC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195955875
git clone --depth 1 --no-tags https://github.com/yalcinbalcioglu/picosoc_ext_irq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195962758
git clone --depth 1 --no-tags https://github.com/cpvp20/MIPS_pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195873163
git clone --depth 1 --no-tags https://github.com/bornhorst/RojoBotWorld.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192991837
git clone --depth 1 --no-tags https://github.com/mkorzeniowska/Verilog_Vending_Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192508092
git clone --depth 1 --no-tags https://github.com/Madhu-Raag-215567274/EECS2021-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192759721
git clone --depth 1 --no-tags https://github.com/saiton03/sudoku_solver_on_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192477012
git clone --depth 1 --no-tags https://github.com/NuclearMissile/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192317831
git clone --depth 1 --no-tags https://github.com/AndreFK/ProyectoDiseno.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191660781
git clone --depth 1 --no-tags https://github.com/lisazevedo/50mhz-para-1hz-em-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193931247
git clone --depth 1 --no-tags https://github.com/sot-k/ce232_mips_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193769359
git clone --depth 1 --no-tags https://github.com/tq-z/MPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194792338
git clone --depth 1 --no-tags https://github.com/Asfagus/Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194405383
git clone --depth 1 --no-tags https://github.com/ENDIHENNY/Verilog_hdlbits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194977137
git clone --depth 1 --no-tags https://github.com/R4hu1M5/Traffic_Light_Controller-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194989000
git clone --depth 1 --no-tags https://github.com/HannoKishi/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195196459
git clone --depth 1 --no-tags https://github.com/guiaguiar27/MIPS_DataPath_WithoutPipelining.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191857673
git clone --depth 1 --no-tags https://github.com/w-haibara/fpga_ips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194680577
git clone --depth 1 --no-tags https://github.com/xmralla/uart_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193656107
git clone --depth 1 --no-tags https://github.com/sumanthumesh/AES_128.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193753641
git clone --depth 1 --no-tags https://github.com/zlewe/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193609939
git clone --depth 1 --no-tags https://github.com/sot-k/ce435-embedded-systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193762484
git clone --depth 1 --no-tags https://github.com/zand-amir/CPU-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196062994
git clone --depth 1 --no-tags https://github.com/lianggaoquan/tinycpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195227255
git clone --depth 1 --no-tags https://github.com/niharika77/single-cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195292034
git clone --depth 1 --no-tags https://github.com/zhouzaixin/riscv_e203.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196358552
git clone --depth 1 --no-tags https://github.com/salidotir/Multi_Cycle_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191567881
git clone --depth 1 --no-tags https://github.com/stanfordee108/lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191455799
git clone --depth 1 --no-tags https://github.com/saiaditya577/fsm-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191307862
git clone --depth 1 --no-tags https://github.com/AbuelKasem/FPGA-CPU-IP-Core-Verilog-Programming.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192630365
git clone --depth 1 --no-tags https://github.com/hungwei123/CO_lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192041593
git clone --depth 1 --no-tags https://github.com/JorisPellereau/Intel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192926164
git clone --depth 1 --no-tags https://github.com/sparkersdigital/Asynchronous_Method_UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196828472
git clone --depth 1 --no-tags https://github.com/randgun/FPGA_Design_Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193302206
git clone --depth 1 --no-tags https://github.com/cpvp20/MIPS_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192958559
git clone --depth 1 --no-tags https://github.com/Agronault/LAOC1_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194406733
git clone --depth 1 --no-tags https://github.com/averyfe/VE370_proj2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194230737
git clone --depth 1 --no-tags https://github.com/lyuyangly/OpenRISC_SOPC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196747639
git clone --depth 1 --no-tags https://github.com/vjtagaltera/btblz-de0nano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196920688
git clone --depth 1 --no-tags https://github.com/sparkersdigital/Synchrounous_Method_UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196826345
git clone --depth 1 --no-tags https://github.com/PHarshit/CSCB58ProjectSnakesAndLadders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196884457
git clone --depth 1 --no-tags https://github.com/wonderge/B58FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196115995
git clone --depth 1 --no-tags https://github.com/niharika77/hdlbits-solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195337983
git clone --depth 1 --no-tags https://github.com/Jaic1/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195653097
git clone --depth 1 --no-tags https://github.com/Amrie15/Traffic-Light-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195428144
git clone --depth 1 --no-tags https://github.com/owlinux1000/vlang_playground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193291626
git clone --depth 1 --no-tags https://github.com/bornhorst/PID_Controlled_Motor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192990179
