0.4
2016.2
D:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv,1465086321,verilog,,,,,,,,,,,
D:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv,1465086322,verilog,,,,,,,,,,,
D:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv,1465086322,verilog,,,,,,,,,,,
D:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv,1465086322,verilog,,,,,,,,,,,
D:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv,1465086322,verilog,,,,,,,,,,,
D:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv,1465086322,verilog,,,,,,,,,,,
D:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv,1465086322,verilog,,,,,,,,,,,
E:/Documents/OneDrive/MSUStudy/Courses/2016Fall_Digital System Design/lab10/lab10_zg143/lab10_zg143.sim/sim_1/behav/glbl.v,1464879896,verilog,,,,,,,,,,,
E:/Documents/OneDrive/MSUStudy/Courses/2016Fall_Digital System Design/lab10/lab10_zg143/lab10_zg143.srcs/sim_1/imports/uart_rx_files/tb_uart_rx.v,1477961891,verilog,,,,,,,,,,,
E:/Documents/OneDrive/MSUStudy/Courses/2016Fall_Digital System Design/lab10/lab10_zg143/lab10_zg143.srcs/sources_1/imports/lab8_fifo/fifo.v,1477888830,verilog,,,,,,,,,,,
E:/Documents/OneDrive/MSUStudy/Courses/2016Fall_Digital System Design/lab10/lab10_zg143/lab10_zg143.srcs/sources_1/imports/new/Bit_timer.v,1477805852,verilog,,,,,,,,,,,
E:/Documents/OneDrive/MSUStudy/Courses/2016Fall_Digital System Design/lab10/lab10_zg143/lab10_zg143.srcs/sources_1/imports/new/FSM_CTL.v,1477889271,verilog,,,,,,,,,,,
E:/Documents/OneDrive/MSUStudy/Courses/2016Fall_Digital System Design/lab10/lab10_zg143/lab10_zg143.srcs/sources_1/imports/new/ShiftReg.v,1477887405,verilog,,,,,,,,,,,
E:/Documents/OneDrive/MSUStudy/Courses/2016Fall_Digital System Design/lab10/lab10_zg143/lab10_zg143.srcs/sources_1/imports/new/baud_gen.v,1477800884,verilog,,,,,,,,,,,
E:/Documents/OneDrive/MSUStudy/Courses/2016Fall_Digital System Design/lab10/lab10_zg143/lab10_zg143.srcs/sources_1/imports/uart_rx_files/uart_rx.v,1477962525,verilog,,,,,,,,,,,
E:/Documents/OneDrive/MSUStudy/Courses/2016Fall_Digital System Design/lab10/lab10_zg143/lab10_zg143.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1477889063,verilog,,,,,,,,,,,
