{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1699212137198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699212137207 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 05 13:22:17 2023 " "Processing started: Sun Nov 05 13:22:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699212137207 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1699212137207 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8Bit_computer_diagram -c 8Bit_computer_diagram " "Command: quartus_map --read_settings_files=on --write_settings_files=off 8Bit_computer_diagram -c 8Bit_computer_diagram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1699212137207 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1699212137731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bit_computer_diagram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 8bit_computer_diagram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8Bit_computer_diagram " "Found entity 1: 8Bit_computer_diagram" {  } { { "8Bit_computer_diagram.bdf" "" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/8Bit_computer_diagram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699212137790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699212137790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.bdf" "" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/Adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699212137790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699212137790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699212137790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699212137790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocked_sr_flipflop.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clocked_sr_flipflop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Clocked_SR_FlipFlop " "Found entity 1: Clocked_SR_FlipFlop" {  } { { "Clocked_SR_FlipFlop.bdf" "" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/Clocked_SR_FlipFlop.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699212137790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699212137790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.bdf 1 1 " "Found 1 design units, including 1 entities, in source file d_flipflop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 D_FlipFlop " "Found entity 1: D_FlipFlop" {  } { { "D_FlipFlop.bdf" "" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/D_FlipFlop.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699212137799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699212137799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_tri_d_flipflop.bdf 1 1 " "Found 1 design units, including 1 entities, in source file edge_tri_d_flipflop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Edge_Tri_D_FlipFlop " "Found entity 1: Edge_Tri_D_FlipFlop" {  } { { "Edge_Tri_D_FlipFlop.bdf" "" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/Edge_Tri_D_FlipFlop.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699212137802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699212137802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ms_d_flipflop.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ms_d_flipflop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MS_D_FlipFlop " "Found entity 1: MS_D_FlipFlop" {  } { { "MS_D_FlipFlop.bdf" "" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/MS_D_FlipFlop.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699212137802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699212137802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.bdf" "" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/Register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699212137802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699212137802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_latch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sr_latch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SR_Latch " "Found entity 1: SR_Latch" {  } { { "SR_Latch.bdf" "" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/SR_Latch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699212137802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699212137802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bcd_4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_4bit " "Found entity 1: BCD_4bit" {  } { { "BCD_4bit.bdf" "" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/BCD_4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699212137809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699212137809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7_seg_drivert.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 7_seg_drivert.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 7_seg_drivert " "Found entity 1: 7_seg_drivert" {  } { { "7_seg_drivert.bdf" "" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/7_seg_drivert.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699212137809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699212137809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7_seg_driver.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 7_seg_driver.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 7_seg_driver " "Found entity 1: 7_seg_driver" {  } { { "7_seg_driver.bdf" "" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/7_seg_driver.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699212137809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699212137809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dabble.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dabble.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Dabble " "Found entity 1: Dabble" {  } { { "Dabble.bdf" "" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/Dabble.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699212137809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699212137809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "double_dabble.bdf 1 1 " "Found 1 design units, including 1 entities, in source file double_dabble.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Double_Dabble " "Found entity 1: Double_Dabble" {  } { { "Double_Dabble.bdf" "" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/Double_Dabble.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699212137809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699212137809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3_7segments_bcd_display.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 3_7segments_bcd_display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 3_7segments_BCD_Display " "Found entity 1: 3_7segments_BCD_Display" {  } { { "3_7segments_BCD_Display.bdf" "" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/3_7segments_BCD_Display.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699212137809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699212137809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doubledabble_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file doubledabble_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 doubleDabble_test " "Found entity 1: doubleDabble_test" {  } { { "doubleDabble_test.bdf" "" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/doubleDabble_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699212137819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699212137819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "garbage_bin.bdf 1 1 " "Found 1 design units, including 1 entities, in source file garbage_bin.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Garbage_bin " "Found entity 1: Garbage_bin" {  } { { "Garbage_bin.bdf" "" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/Garbage_bin.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699212137819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699212137819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bit_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4bit_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4bit_Adder " "Found entity 1: 4bit_Adder" {  } { { "4bit_Adder.bdf" "" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/4bit_Adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699212137819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699212137819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate.bdf 1 1 " "Found 1 design units, including 1 entities, in source file negate.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Negate " "Found entity 1: Negate" {  } { { "Negate.bdf" "" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/Negate.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699212137819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699212137819 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RAM_Cell.bdf " "Can't analyze file -- file RAM_Cell.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1699212137829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.bdf" "" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/RAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699212137829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699212137829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_cells.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ram_cells.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_Cells " "Found entity 1: RAM_Cells" {  } { { "RAM_Cells.bdf" "" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/RAM_Cells.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699212137829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699212137829 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RAM_MegaF.bdf " "Can't analyze file -- file RAM_MegaF.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1699212137829 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RAM_7489.bdf " "Can't analyze file -- file RAM_7489.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1699212137839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_7489_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ram_7489_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_7489_TEST " "Found entity 1: RAM_7489_TEST" {  } { { "RAM_7489_TEST.bdf" "" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/RAM_7489_TEST.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699212137839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699212137839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microinstructioncounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file microinstructioncounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MicroInstructionCounter " "Found entity 1: MicroInstructionCounter" {  } { { "MicroInstructionCounter.bdf" "" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/MicroInstructionCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699212137839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699212137839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.bdf" "" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/ProgramCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699212137839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699212137839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.bdf" "" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/ControlUnit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699212137839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699212137839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op_code.bdf 1 1 " "Found 1 design units, including 1 entities, in source file op_code.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Op_Code " "Found entity 1: Op_Code" {  } { { "Op_Code.bdf" "" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/Op_Code.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699212137849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699212137849 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "NOT.bdf " "Can't analyze file -- file NOT.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1699212137851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverse_bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file inverse_bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Inverse_Bits " "Found entity 1: Inverse_Bits" {  } { { "Inverse_Bits.bdf" "" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/Inverse_Bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699212137851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699212137851 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "8Bit_computer_diagram " "Elaborating entity \"8Bit_computer_diagram\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1699212139444 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "VCC inst35 " "Block or symbol \"VCC\" of instance \"inst35\" overlaps another block or symbol" {  } { { "8Bit_computer_diagram.bdf" "" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/8Bit_computer_diagram.bdf" { { 568 704 736 584 "inst35" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1699212139444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:RegisterA " "Elaborating entity \"Register\" for hierarchy \"Register:RegisterA\"" {  } { { "8Bit_computer_diagram.bdf" "RegisterA" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/8Bit_computer_diagram.bdf" { { 16 1328 1464 272 "RegisterA" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699212139444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Edge_Tri_D_FlipFlop Register:RegisterA\|Edge_Tri_D_FlipFlop:inst " "Elaborating entity \"Edge_Tri_D_FlipFlop\" for hierarchy \"Register:RegisterA\|Edge_Tri_D_FlipFlop:inst\"" {  } { { "Register.bdf" "inst" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/Register.bdf" { { 1384 768 864 1512 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699212139444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:inst31 " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:inst31\"" {  } { { "8Bit_computer_diagram.bdf" "inst31" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/8Bit_computer_diagram.bdf" { { 624 1600 1872 1008 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699212139464 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst8 " "Primitive \"NOT\" of instance \"inst8\" not used" {  } { { "ControlUnit.bdf" "" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/ControlUnit.bdf" { { -224 928 960 -176 "inst8" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1699212139464 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst9 " "Primitive \"NOT\" of instance \"inst9\" not used" {  } { { "ControlUnit.bdf" "" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/ControlUnit.bdf" { { -224 992 1024 -176 "inst9" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1699212139464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Op_Code ControlUnit:inst31\|Op_Code:inst85 " "Elaborating entity \"Op_Code\" for hierarchy \"ControlUnit:inst31\|Op_Code:inst85\"" {  } { { "ControlUnit.bdf" "inst85" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/ControlUnit.bdf" { { -344 656 848 -176 "inst85" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699212139464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:inst5 " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:inst5\"" {  } { { "8Bit_computer_diagram.bdf" "inst5" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/8Bit_computer_diagram.bdf" { { 24 3224 3384 216 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699212139474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst\"" {  } { { "8Bit_computer_diagram.bdf" "inst" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/8Bit_computer_diagram.bdf" { { 200 1976 2328 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699212139494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder ALU:inst\|Adder:inst " "Elaborating entity \"Adder\" for hierarchy \"ALU:inst\|Adder:inst\"" {  } { { "ALU.bdf" "inst" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/ALU.bdf" { { 56 864 976 152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699212139494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:inst2 " "Elaborating entity \"RAM\" for hierarchy \"RAM:inst2\"" {  } { { "8Bit_computer_diagram.bdf" "inst2" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/8Bit_computer_diagram.bdf" { { 32 896 1008 352 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699212139504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_Cells RAM:inst2\|RAM_Cells:inst " "Elaborating entity \"RAM_Cells\" for hierarchy \"RAM:inst2\|RAM_Cells:inst\"" {  } { { "RAM.bdf" "inst" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/RAM.bdf" { { -8 112 208 728 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699212139504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MicroInstructionCounter MicroInstructionCounter:inst30 " "Elaborating entity \"MicroInstructionCounter\" for hierarchy \"MicroInstructionCounter:inst30\"" {  } { { "8Bit_computer_diagram.bdf" "inst30" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/8Bit_computer_diagram.bdf" { { 504 1344 1440 632 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699212139684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "3_7segments_BCD_Display 3_7segments_BCD_Display:inst4 " "Elaborating entity \"3_7segments_BCD_Display\" for hierarchy \"3_7segments_BCD_Display:inst4\"" {  } { { "8Bit_computer_diagram.bdf" "inst4" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/8Bit_computer_diagram.bdf" { { 520 2840 2992 904 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699212139704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7_seg_driver 3_7segments_BCD_Display:inst4\|7_seg_driver:inst18 " "Elaborating entity \"7_seg_driver\" for hierarchy \"3_7segments_BCD_Display:inst4\|7_seg_driver:inst18\"" {  } { { "3_7segments_BCD_Display.bdf" "inst18" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/3_7segments_BCD_Display.bdf" { { 16 512 784 208 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699212139704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Double_Dabble 3_7segments_BCD_Display:inst4\|Double_Dabble:inst " "Elaborating entity \"Double_Dabble\" for hierarchy \"3_7segments_BCD_Display:inst4\|Double_Dabble:inst\"" {  } { { "3_7segments_BCD_Display.bdf" "inst" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/3_7segments_BCD_Display.bdf" { { 200 288 424 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699212139714 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Hundreds_3 " "Pin \"Hundreds_3\" is missing source" {  } { { "Double_Dabble.bdf" "" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/Double_Dabble.bdf" { { -56 984 1160 -40 "Hundreds_3" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1699212139714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dabble 3_7segments_BCD_Display:inst4\|Double_Dabble:inst\|Dabble:inst9 " "Elaborating entity \"Dabble\" for hierarchy \"3_7segments_BCD_Display:inst4\|Double_Dabble:inst\|Dabble:inst9\"" {  } { { "Double_Dabble.bdf" "inst9" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/Double_Dabble.bdf" { { 168 792 888 296 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699212139714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6t14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6t14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6t14 " "Found entity 1: altsyncram_6t14" {  } { { "db/altsyncram_6t14.tdf" "" { Text "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/db/altsyncram_6t14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699212141459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699212141459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aoc " "Found entity 1: mux_aoc" {  } { { "db/mux_aoc.tdf" "" { Text "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/db/mux_aoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699212141639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699212141639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699212141709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699212141709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ndi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ndi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ndi " "Found entity 1: cntr_ndi" {  } { { "db/cntr_ndi.tdf" "" { Text "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/db/cntr_ndi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699212141860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699212141860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_dcc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_dcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_dcc " "Found entity 1: cmpr_dcc" {  } { { "db/cmpr_dcc.tdf" "" { Text "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/db/cmpr_dcc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699212141910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699212141910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_02j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_02j " "Found entity 1: cntr_02j" {  } { { "db/cntr_02j.tdf" "" { Text "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/db/cntr_02j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699212142040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699212142040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sbi " "Found entity 1: cntr_sbi" {  } { { "db/cntr_sbi.tdf" "" { Text "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/db/cntr_sbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699212142160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699212142160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699212142209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699212142209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699212142310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699212142310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699212142360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699212142360 ""}
{ "Error" "ESGN_AE_COMP_AS_DEST" "sld_signaltap:auto_signaltap_0 acq_trigger_in\[132\] \|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst " "SignalTap II or debug node instance \"sld_signaltap:auto_signaltap_0\" cannot connect output port \"acq_trigger_in\[132\]\" with macrofunction \"\|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\"" {  } { { "RAM.bdf" "inst" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/RAM.bdf" { { -8 112 208 728 "inst" "" } } } }  } 0 12044 "SignalTap II or debug node instance \"%1!s!\" cannot connect output port \"%2!s!\" with macrofunction \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699212142601 ""}
{ "Error" "ESGN_AE_COMP_AS_DEST" "sld_signaltap:auto_signaltap_0 acq_data_in\[132\] \|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst " "SignalTap II or debug node instance \"sld_signaltap:auto_signaltap_0\" cannot connect output port \"acq_data_in\[132\]\" with macrofunction \"\|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\"" {  } { { "RAM.bdf" "inst" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/RAM.bdf" { { -8 112 208 728 "inst" "" } } } }  } 0 12044 "SignalTap II or debug node instance \"%1!s!\" cannot connect output port \"%2!s!\" with macrofunction \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699212142601 ""}
{ "Error" "ESGN_AE_COMP_AS_DEST" "sld_signaltap:auto_signaltap_0 acq_trigger_in\[167\] \|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst " "SignalTap II or debug node instance \"sld_signaltap:auto_signaltap_0\" cannot connect output port \"acq_trigger_in\[167\]\" with macrofunction \"\|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst\"" {  } { { "RAM_Cells.bdf" "inst" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/RAM_Cells.bdf" { { 88 192 328 344 "inst" "" } } } }  } 0 12044 "SignalTap II or debug node instance \"%1!s!\" cannot connect output port \"%2!s!\" with macrofunction \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699212142601 ""}
{ "Error" "ESGN_AE_COMP_AS_DEST" "sld_signaltap:auto_signaltap_0 acq_data_in\[167\] \|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst " "SignalTap II or debug node instance \"sld_signaltap:auto_signaltap_0\" cannot connect output port \"acq_data_in\[167\]\" with macrofunction \"\|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst\"" {  } { { "RAM_Cells.bdf" "inst" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/RAM_Cells.bdf" { { 88 192 328 344 "inst" "" } } } }  } 0 12044 "SignalTap II or debug node instance \"%1!s!\" cannot connect output port \"%2!s!\" with macrofunction \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699212142601 ""}
{ "Error" "ESGN_AE_COMP_AS_DEST" "sld_signaltap:auto_signaltap_0 acq_trigger_in\[168\] \|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst1 " "SignalTap II or debug node instance \"sld_signaltap:auto_signaltap_0\" cannot connect output port \"acq_trigger_in\[168\]\" with macrofunction \"\|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst1\"" {  } { { "RAM_Cells.bdf" "inst1" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/RAM_Cells.bdf" { { 376 192 328 632 "inst1" "" } } } }  } 0 12044 "SignalTap II or debug node instance \"%1!s!\" cannot connect output port \"%2!s!\" with macrofunction \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699212142601 ""}
{ "Error" "ESGN_AE_COMP_AS_DEST" "sld_signaltap:auto_signaltap_0 acq_data_in\[168\] \|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst1 " "SignalTap II or debug node instance \"sld_signaltap:auto_signaltap_0\" cannot connect output port \"acq_data_in\[168\]\" with macrofunction \"\|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst1\"" {  } { { "RAM_Cells.bdf" "inst1" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/RAM_Cells.bdf" { { 376 192 328 632 "inst1" "" } } } }  } 0 12044 "SignalTap II or debug node instance \"%1!s!\" cannot connect output port \"%2!s!\" with macrofunction \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699212142601 ""}
{ "Error" "ESGN_AE_COMP_AS_DEST" "sld_signaltap:auto_signaltap_0 acq_trigger_in\[169\] \|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst10 " "SignalTap II or debug node instance \"sld_signaltap:auto_signaltap_0\" cannot connect output port \"acq_trigger_in\[169\]\" with macrofunction \"\|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst10\"" {  } { { "RAM_Cells.bdf" "inst10" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/RAM_Cells.bdf" { { 2952 192 328 3208 "inst10" "" } } } }  } 0 12044 "SignalTap II or debug node instance \"%1!s!\" cannot connect output port \"%2!s!\" with macrofunction \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699212142601 ""}
{ "Error" "ESGN_AE_COMP_AS_DEST" "sld_signaltap:auto_signaltap_0 acq_data_in\[169\] \|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst10 " "SignalTap II or debug node instance \"sld_signaltap:auto_signaltap_0\" cannot connect output port \"acq_data_in\[169\]\" with macrofunction \"\|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst10\"" {  } { { "RAM_Cells.bdf" "inst10" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/RAM_Cells.bdf" { { 2952 192 328 3208 "inst10" "" } } } }  } 0 12044 "SignalTap II or debug node instance \"%1!s!\" cannot connect output port \"%2!s!\" with macrofunction \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699212142601 ""}
{ "Error" "ESGN_AE_COMP_AS_DEST" "sld_signaltap:auto_signaltap_0 acq_trigger_in\[170\] \|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst11 " "SignalTap II or debug node instance \"sld_signaltap:auto_signaltap_0\" cannot connect output port \"acq_trigger_in\[170\]\" with macrofunction \"\|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst11\"" {  } { { "RAM_Cells.bdf" "inst11" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/RAM_Cells.bdf" { { 3240 192 328 3496 "inst11" "" } } } }  } 0 12044 "SignalTap II or debug node instance \"%1!s!\" cannot connect output port \"%2!s!\" with macrofunction \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699212142601 ""}
{ "Error" "ESGN_AE_COMP_AS_DEST" "sld_signaltap:auto_signaltap_0 acq_data_in\[170\] \|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst11 " "SignalTap II or debug node instance \"sld_signaltap:auto_signaltap_0\" cannot connect output port \"acq_data_in\[170\]\" with macrofunction \"\|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst11\"" {  } { { "RAM_Cells.bdf" "inst11" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/RAM_Cells.bdf" { { 3240 192 328 3496 "inst11" "" } } } }  } 0 12044 "SignalTap II or debug node instance \"%1!s!\" cannot connect output port \"%2!s!\" with macrofunction \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699212142601 ""}
{ "Error" "ESGN_AE_COMP_AS_DEST" "sld_signaltap:auto_signaltap_0 acq_trigger_in\[171\] \|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst12 " "SignalTap II or debug node instance \"sld_signaltap:auto_signaltap_0\" cannot connect output port \"acq_trigger_in\[171\]\" with macrofunction \"\|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst12\"" {  } { { "RAM_Cells.bdf" "inst12" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/RAM_Cells.bdf" { { 3528 192 328 3784 "inst12" "" } } } }  } 0 12044 "SignalTap II or debug node instance \"%1!s!\" cannot connect output port \"%2!s!\" with macrofunction \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699212142601 ""}
{ "Error" "ESGN_AE_COMP_AS_DEST" "sld_signaltap:auto_signaltap_0 acq_data_in\[171\] \|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst12 " "SignalTap II or debug node instance \"sld_signaltap:auto_signaltap_0\" cannot connect output port \"acq_data_in\[171\]\" with macrofunction \"\|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst12\"" {  } { { "RAM_Cells.bdf" "inst12" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/RAM_Cells.bdf" { { 3528 192 328 3784 "inst12" "" } } } }  } 0 12044 "SignalTap II or debug node instance \"%1!s!\" cannot connect output port \"%2!s!\" with macrofunction \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699212142601 ""}
{ "Error" "ESGN_AE_COMP_AS_DEST" "sld_signaltap:auto_signaltap_0 acq_trigger_in\[172\] \|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst13 " "SignalTap II or debug node instance \"sld_signaltap:auto_signaltap_0\" cannot connect output port \"acq_trigger_in\[172\]\" with macrofunction \"\|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst13\"" {  } { { "RAM_Cells.bdf" "inst13" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/RAM_Cells.bdf" { { 3816 192 328 4072 "inst13" "" } } } }  } 0 12044 "SignalTap II or debug node instance \"%1!s!\" cannot connect output port \"%2!s!\" with macrofunction \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699212142601 ""}
{ "Error" "ESGN_AE_COMP_AS_DEST" "sld_signaltap:auto_signaltap_0 acq_data_in\[172\] \|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst13 " "SignalTap II or debug node instance \"sld_signaltap:auto_signaltap_0\" cannot connect output port \"acq_data_in\[172\]\" with macrofunction \"\|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst13\"" {  } { { "RAM_Cells.bdf" "inst13" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/RAM_Cells.bdf" { { 3816 192 328 4072 "inst13" "" } } } }  } 0 12044 "SignalTap II or debug node instance \"%1!s!\" cannot connect output port \"%2!s!\" with macrofunction \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699212142601 ""}
{ "Error" "ESGN_AE_COMP_AS_DEST" "sld_signaltap:auto_signaltap_0 acq_trigger_in\[173\] \|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst14 " "SignalTap II or debug node instance \"sld_signaltap:auto_signaltap_0\" cannot connect output port \"acq_trigger_in\[173\]\" with macrofunction \"\|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst14\"" {  } { { "RAM_Cells.bdf" "inst14" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/RAM_Cells.bdf" { { 4096 192 328 4352 "inst14" "" } } } }  } 0 12044 "SignalTap II or debug node instance \"%1!s!\" cannot connect output port \"%2!s!\" with macrofunction \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699212142601 ""}
{ "Error" "ESGN_AE_COMP_AS_DEST" "sld_signaltap:auto_signaltap_0 acq_data_in\[173\] \|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst14 " "SignalTap II or debug node instance \"sld_signaltap:auto_signaltap_0\" cannot connect output port \"acq_data_in\[173\]\" with macrofunction \"\|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst14\"" {  } { { "RAM_Cells.bdf" "inst14" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/RAM_Cells.bdf" { { 4096 192 328 4352 "inst14" "" } } } }  } 0 12044 "SignalTap II or debug node instance \"%1!s!\" cannot connect output port \"%2!s!\" with macrofunction \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699212142601 ""}
{ "Error" "ESGN_AE_COMP_AS_DEST" "sld_signaltap:auto_signaltap_0 acq_trigger_in\[174\] \|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst15 " "SignalTap II or debug node instance \"sld_signaltap:auto_signaltap_0\" cannot connect output port \"acq_trigger_in\[174\]\" with macrofunction \"\|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst15\"" {  } { { "RAM_Cells.bdf" "inst15" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/RAM_Cells.bdf" { { 4384 192 328 4640 "inst15" "" } } } }  } 0 12044 "SignalTap II or debug node instance \"%1!s!\" cannot connect output port \"%2!s!\" with macrofunction \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699212142601 ""}
{ "Error" "ESGN_AE_COMP_AS_DEST" "sld_signaltap:auto_signaltap_0 acq_data_in\[174\] \|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst15 " "SignalTap II or debug node instance \"sld_signaltap:auto_signaltap_0\" cannot connect output port \"acq_data_in\[174\]\" with macrofunction \"\|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst15\"" {  } { { "RAM_Cells.bdf" "inst15" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/RAM_Cells.bdf" { { 4384 192 328 4640 "inst15" "" } } } }  } 0 12044 "SignalTap II or debug node instance \"%1!s!\" cannot connect output port \"%2!s!\" with macrofunction \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699212142601 ""}
{ "Error" "ESGN_AE_COMP_AS_DEST" "sld_signaltap:auto_signaltap_0 acq_trigger_in\[175\] \|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst2 " "SignalTap II or debug node instance \"sld_signaltap:auto_signaltap_0\" cannot connect output port \"acq_trigger_in\[175\]\" with macrofunction \"\|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst2\"" {  } { { "RAM_Cells.bdf" "inst2" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/RAM_Cells.bdf" { { 656 192 328 912 "inst2" "" } } } }  } 0 12044 "SignalTap II or debug node instance \"%1!s!\" cannot connect output port \"%2!s!\" with macrofunction \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699212142601 ""}
{ "Error" "ESGN_AE_COMP_AS_DEST" "sld_signaltap:auto_signaltap_0 acq_data_in\[175\] \|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst2 " "SignalTap II or debug node instance \"sld_signaltap:auto_signaltap_0\" cannot connect output port \"acq_data_in\[175\]\" with macrofunction \"\|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst2\"" {  } { { "RAM_Cells.bdf" "inst2" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/RAM_Cells.bdf" { { 656 192 328 912 "inst2" "" } } } }  } 0 12044 "SignalTap II or debug node instance \"%1!s!\" cannot connect output port \"%2!s!\" with macrofunction \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699212142601 ""}
{ "Error" "ESGN_AE_COMP_AS_DEST" "sld_signaltap:auto_signaltap_0 acq_trigger_in\[176\] \|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst3 " "SignalTap II or debug node instance \"sld_signaltap:auto_signaltap_0\" cannot connect output port \"acq_trigger_in\[176\]\" with macrofunction \"\|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst3\"" {  } { { "RAM_Cells.bdf" "inst3" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/RAM_Cells.bdf" { { 944 192 328 1200 "inst3" "" } } } }  } 0 12044 "SignalTap II or debug node instance \"%1!s!\" cannot connect output port \"%2!s!\" with macrofunction \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699212142601 ""}
{ "Error" "ESGN_AE_COMP_AS_DEST" "sld_signaltap:auto_signaltap_0 acq_data_in\[176\] \|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst3 " "SignalTap II or debug node instance \"sld_signaltap:auto_signaltap_0\" cannot connect output port \"acq_data_in\[176\]\" with macrofunction \"\|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst3\"" {  } { { "RAM_Cells.bdf" "inst3" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/RAM_Cells.bdf" { { 944 192 328 1200 "inst3" "" } } } }  } 0 12044 "SignalTap II or debug node instance \"%1!s!\" cannot connect output port \"%2!s!\" with macrofunction \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699212142601 ""}
{ "Error" "ESGN_AE_COMP_AS_DEST" "sld_signaltap:auto_signaltap_0 acq_trigger_in\[177\] \|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst4 " "SignalTap II or debug node instance \"sld_signaltap:auto_signaltap_0\" cannot connect output port \"acq_trigger_in\[177\]\" with macrofunction \"\|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst4\"" {  } { { "RAM_Cells.bdf" "inst4" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/RAM_Cells.bdf" { { 1232 192 328 1488 "inst4" "" } } } }  } 0 12044 "SignalTap II or debug node instance \"%1!s!\" cannot connect output port \"%2!s!\" with macrofunction \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699212142601 ""}
{ "Error" "ESGN_AE_COMP_AS_DEST" "sld_signaltap:auto_signaltap_0 acq_data_in\[177\] \|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst4 " "SignalTap II or debug node instance \"sld_signaltap:auto_signaltap_0\" cannot connect output port \"acq_data_in\[177\]\" with macrofunction \"\|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst4\"" {  } { { "RAM_Cells.bdf" "inst4" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/RAM_Cells.bdf" { { 1232 192 328 1488 "inst4" "" } } } }  } 0 12044 "SignalTap II or debug node instance \"%1!s!\" cannot connect output port \"%2!s!\" with macrofunction \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699212142601 ""}
{ "Error" "ESGN_AE_COMP_AS_DEST" "sld_signaltap:auto_signaltap_0 acq_trigger_in\[178\] \|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst5 " "SignalTap II or debug node instance \"sld_signaltap:auto_signaltap_0\" cannot connect output port \"acq_trigger_in\[178\]\" with macrofunction \"\|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst5\"" {  } { { "RAM_Cells.bdf" "inst5" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/RAM_Cells.bdf" { { 1520 192 328 1776 "inst5" "" } } } }  } 0 12044 "SignalTap II or debug node instance \"%1!s!\" cannot connect output port \"%2!s!\" with macrofunction \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699212142601 ""}
{ "Error" "ESGN_AE_COMP_AS_DEST" "sld_signaltap:auto_signaltap_0 acq_data_in\[178\] \|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst5 " "SignalTap II or debug node instance \"sld_signaltap:auto_signaltap_0\" cannot connect output port \"acq_data_in\[178\]\" with macrofunction \"\|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst5\"" {  } { { "RAM_Cells.bdf" "inst5" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/RAM_Cells.bdf" { { 1520 192 328 1776 "inst5" "" } } } }  } 0 12044 "SignalTap II or debug node instance \"%1!s!\" cannot connect output port \"%2!s!\" with macrofunction \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699212142601 ""}
{ "Error" "ESGN_AE_COMP_AS_DEST" "sld_signaltap:auto_signaltap_0 acq_trigger_in\[179\] \|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst6 " "SignalTap II or debug node instance \"sld_signaltap:auto_signaltap_0\" cannot connect output port \"acq_trigger_in\[179\]\" with macrofunction \"\|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst6\"" {  } { { "RAM_Cells.bdf" "inst6" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/RAM_Cells.bdf" { { 1800 192 328 2056 "inst6" "" } } } }  } 0 12044 "SignalTap II or debug node instance \"%1!s!\" cannot connect output port \"%2!s!\" with macrofunction \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699212142601 ""}
{ "Error" "ESGN_AE_COMP_AS_DEST" "sld_signaltap:auto_signaltap_0 acq_data_in\[179\] \|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst6 " "SignalTap II or debug node instance \"sld_signaltap:auto_signaltap_0\" cannot connect output port \"acq_data_in\[179\]\" with macrofunction \"\|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst6\"" {  } { { "RAM_Cells.bdf" "inst6" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/RAM_Cells.bdf" { { 1800 192 328 2056 "inst6" "" } } } }  } 0 12044 "SignalTap II or debug node instance \"%1!s!\" cannot connect output port \"%2!s!\" with macrofunction \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699212142601 ""}
{ "Error" "ESGN_AE_COMP_AS_DEST" "sld_signaltap:auto_signaltap_0 acq_trigger_in\[180\] \|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst7 " "SignalTap II or debug node instance \"sld_signaltap:auto_signaltap_0\" cannot connect output port \"acq_trigger_in\[180\]\" with macrofunction \"\|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst7\"" {  } { { "RAM_Cells.bdf" "inst7" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/RAM_Cells.bdf" { { 2088 192 328 2344 "inst7" "" } } } }  } 0 12044 "SignalTap II or debug node instance \"%1!s!\" cannot connect output port \"%2!s!\" with macrofunction \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699212142601 ""}
{ "Error" "ESGN_AE_COMP_AS_DEST" "sld_signaltap:auto_signaltap_0 acq_data_in\[180\] \|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst7 " "SignalTap II or debug node instance \"sld_signaltap:auto_signaltap_0\" cannot connect output port \"acq_data_in\[180\]\" with macrofunction \"\|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst7\"" {  } { { "RAM_Cells.bdf" "inst7" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/RAM_Cells.bdf" { { 2088 192 328 2344 "inst7" "" } } } }  } 0 12044 "SignalTap II or debug node instance \"%1!s!\" cannot connect output port \"%2!s!\" with macrofunction \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699212142601 ""}
{ "Error" "ESGN_AE_COMP_AS_DEST" "sld_signaltap:auto_signaltap_0 acq_trigger_in\[181\] \|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst8 " "SignalTap II or debug node instance \"sld_signaltap:auto_signaltap_0\" cannot connect output port \"acq_trigger_in\[181\]\" with macrofunction \"\|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst8\"" {  } { { "RAM_Cells.bdf" "inst8" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/RAM_Cells.bdf" { { 2384 192 328 2640 "inst8" "" } } } }  } 0 12044 "SignalTap II or debug node instance \"%1!s!\" cannot connect output port \"%2!s!\" with macrofunction \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699212142601 ""}
{ "Error" "ESGN_AE_COMP_AS_DEST" "sld_signaltap:auto_signaltap_0 acq_data_in\[181\] \|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst8 " "SignalTap II or debug node instance \"sld_signaltap:auto_signaltap_0\" cannot connect output port \"acq_data_in\[181\]\" with macrofunction \"\|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst8\"" {  } { { "RAM_Cells.bdf" "inst8" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/RAM_Cells.bdf" { { 2384 192 328 2640 "inst8" "" } } } }  } 0 12044 "SignalTap II or debug node instance \"%1!s!\" cannot connect output port \"%2!s!\" with macrofunction \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699212142601 ""}
{ "Error" "ESGN_AE_COMP_AS_DEST" "sld_signaltap:auto_signaltap_0 acq_trigger_in\[182\] \|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst9 " "SignalTap II or debug node instance \"sld_signaltap:auto_signaltap_0\" cannot connect output port \"acq_trigger_in\[182\]\" with macrofunction \"\|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst9\"" {  } { { "RAM_Cells.bdf" "inst9" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/RAM_Cells.bdf" { { 2672 192 328 2928 "inst9" "" } } } }  } 0 12044 "SignalTap II or debug node instance \"%1!s!\" cannot connect output port \"%2!s!\" with macrofunction \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699212142601 ""}
{ "Error" "ESGN_AE_COMP_AS_DEST" "sld_signaltap:auto_signaltap_0 acq_data_in\[182\] \|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst9 " "SignalTap II or debug node instance \"sld_signaltap:auto_signaltap_0\" cannot connect output port \"acq_data_in\[182\]\" with macrofunction \"\|8Bit_computer_diagram\|RAM:inst2\|RAM_Cells:inst\|Register:inst9\"" {  } { { "RAM_Cells.bdf" "inst9" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/RAM_Cells.bdf" { { 2672 192 328 2928 "inst9" "" } } } }  } 0 12044 "SignalTap II or debug node instance \"%1!s!\" cannot connect output port \"%2!s!\" with macrofunction \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699212142601 ""}
{ "Error" "ESGN_AE_COMP_AS_DEST" "sld_signaltap:auto_signaltap_0 acq_trigger_in\[288\] \|8Bit_computer_diagram\|Register:InstructionRegister " "SignalTap II or debug node instance \"sld_signaltap:auto_signaltap_0\" cannot connect output port \"acq_trigger_in\[288\]\" with macrofunction \"\|8Bit_computer_diagram\|Register:InstructionRegister\"" {  } { { "8Bit_computer_diagram.bdf" "InstructionRegister" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/8Bit_computer_diagram.bdf" { { 560 728 864 816 "InstructionRegister" "" } } } }  } 0 12044 "SignalTap II or debug node instance \"%1!s!\" cannot connect output port \"%2!s!\" with macrofunction \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699212142601 ""}
{ "Error" "ESGN_AE_COMP_AS_DEST" "sld_signaltap:auto_signaltap_0 acq_data_in\[288\] \|8Bit_computer_diagram\|Register:InstructionRegister " "SignalTap II or debug node instance \"sld_signaltap:auto_signaltap_0\" cannot connect output port \"acq_data_in\[288\]\" with macrofunction \"\|8Bit_computer_diagram\|Register:InstructionRegister\"" {  } { { "8Bit_computer_diagram.bdf" "InstructionRegister" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/8Bit_computer_diagram.bdf" { { 560 728 864 816 "InstructionRegister" "" } } } }  } 0 12044 "SignalTap II or debug node instance \"%1!s!\" cannot connect output port \"%2!s!\" with macrofunction \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699212142601 ""}
{ "Error" "ESGN_AE_COMP_AS_DEST" "sld_signaltap:auto_signaltap_0 acq_trigger_in\[289\] \|8Bit_computer_diagram\|Register:MAR " "SignalTap II or debug node instance \"sld_signaltap:auto_signaltap_0\" cannot connect output port \"acq_trigger_in\[289\]\" with macrofunction \"\|8Bit_computer_diagram\|Register:MAR\"" {  } { { "8Bit_computer_diagram.bdf" "MAR" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/8Bit_computer_diagram.bdf" { { -152 560 696 104 "MAR" "" } } } }  } 0 12044 "SignalTap II or debug node instance \"%1!s!\" cannot connect output port \"%2!s!\" with macrofunction \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699212142601 ""}
{ "Error" "ESGN_AE_COMP_AS_DEST" "sld_signaltap:auto_signaltap_0 acq_data_in\[289\] \|8Bit_computer_diagram\|Register:MAR " "SignalTap II or debug node instance \"sld_signaltap:auto_signaltap_0\" cannot connect output port \"acq_data_in\[289\]\" with macrofunction \"\|8Bit_computer_diagram\|Register:MAR\"" {  } { { "8Bit_computer_diagram.bdf" "MAR" { Schematic "C:/Users/zongr/Downloads/programming/Honor Project/8Bit_computer/8Bit_computer_diagram.bdf" { { -152 560 696 104 "MAR" "" } } } }  } 0 12044 "SignalTap II or debug node instance \"%1!s!\" cannot connect output port \"%2!s!\" with macrofunction \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699212142601 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 38 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 38 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699212143572 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 05 13:22:23 2023 " "Processing ended: Sun Nov 05 13:22:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699212143572 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699212143572 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699212143572 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699212143572 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 40 s 8 s " "Quartus II Full Compilation was unsuccessful. 40 errors, 8 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699212144216 ""}
