{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712088614448 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712088614448 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr  2 16:10:14 2024 " "Processing started: Tue Apr  2 16:10:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712088614448 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088614448 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SerDes_Sys -c SerDes_Sys " "Command: quartus_map --read_settings_files=on --write_settings_files=off SerDes_Sys -c SerDes_Sys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088614448 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712088615620 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712088615620 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "prbs_checker.v(15) " "Verilog HDL information at prbs_checker.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/Tx_sim/prbs_checker.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/Tx_sim/prbs_checker.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1712088626936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tx_sim/prbs_checker.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tx_sim/prbs_checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 prbs31_checker " "Found entity 1: prbs31_checker" {  } { { "rtl/Tx_sim/prbs_checker.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/Tx_sim/prbs_checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088626942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088626942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/noise/noise_mem_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/noise/noise_mem_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 noise_128_wrapper_mem " "Found entity 1: noise_128_wrapper_mem" {  } { { "rtl/noise/noise_mem_wrapper.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_mem_wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088626951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088626951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/noise/noise_mem_128.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/noise/noise_mem_128.sv" { { "Info" "ISGN_ENTITY_NAME" "1 noise_128_mem " "Found entity 1: noise_128_mem" {  } { { "rtl/noise/noise_mem_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_mem_128.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088626957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088626957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rx_sim/rx_prl_ocm.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rx_sim/rx_prl_ocm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DFE_prl " "Found entity 1: DFE_prl" {  } { { "rtl/Rx_sim/Rx_prl_ocm.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/Rx_sim/Rx_prl_ocm.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088626966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088626966 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decision_maker_prl.sv(78) " "Verilog HDL information at decision_maker_prl.sv(78): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/Rx_sim/decision_maker_prl.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/Rx_sim/decision_maker_prl.sv" 78 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1712088626974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rx_sim/decision_maker_prl.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rx_sim/decision_maker_prl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decision_maker_prl " "Found entity 1: decision_maker_prl" {  } { { "rtl/Rx_sim/decision_maker_prl.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/Rx_sim/decision_maker_prl.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088626974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088626974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/channel_sim/channel_model_ocm.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/channel_sim/channel_model_ocm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISI_channel_ocm " "Found entity 1: ISI_channel_ocm" {  } { { "rtl/channel_sim/channel_model_ocm.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/channel_sim/channel_model_ocm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088626986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088626986 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "noise_128.sv(64) " "Verilog HDL information at noise_128.sv(64): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 64 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1712088626987 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "noise_128.sv(87) " "Verilog HDL information at noise_128.sv(87): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1712088626988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/noise/noise_128.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/noise/noise_128.sv" { { "Info" "ISGN_ENTITY_NAME" "1 noise_128 " "Found entity 1: noise_128" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088626988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088626988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/nios_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/nios_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART " "Found entity 1: NIOS_UART" {  } { { "qsys/NIOS_UART/synthesis/NIOS_UART.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/NIOS_UART.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_irq_mapper " "Found entity 1: NIOS_UART_irq_mapper" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_irq_mapper.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_mm_interconnect_0 " "Found entity 1: NIOS_UART_mm_interconnect_0" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_mm_interconnect_0_avalon_st_adapter " "Found entity 1: NIOS_UART_mm_interconnect_0_avalon_st_adapter" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_mm_interconnect_0_rsp_mux " "Found entity 1: NIOS_UART_mm_interconnect_0_rsp_mux" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/nios_uart/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627079 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_mm_interconnect_0_rsp_demux " "Found entity 1: NIOS_UART_mm_interconnect_0_rsp_demux" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_mm_interconnect_0_cmd_mux " "Found entity 1: NIOS_UART_mm_interconnect_0_cmd_mux" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_mm_interconnect_0_cmd_demux " "Found entity 1: NIOS_UART_mm_interconnect_0_cmd_demux" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627103 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS_UART_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at NIOS_UART_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712088627113 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS_UART_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at NIOS_UART_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712088627114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_mm_interconnect_0_router_002_default_decode " "Found entity 1: NIOS_UART_mm_interconnect_0_router_002_default_decode" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627114 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_UART_mm_interconnect_0_router_002 " "Found entity 2: NIOS_UART_mm_interconnect_0_router_002" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627114 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS_UART_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at NIOS_UART_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712088627124 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS_UART_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at NIOS_UART_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712088627124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_mm_interconnect_0_router_default_decode " "Found entity 1: NIOS_UART_mm_interconnect_0_router_default_decode" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627125 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_UART_mm_interconnect_0_router " "Found entity 2: NIOS_UART_mm_interconnect_0_router" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_uart_0_tx " "Found entity 1: NIOS_UART_uart_0_tx" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627196 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_UART_uart_0_rx_stimulus_source " "Found entity 2: NIOS_UART_uart_0_rx_stimulus_source" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627196 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOS_UART_uart_0_rx " "Found entity 3: NIOS_UART_uart_0_rx" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627196 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOS_UART_uart_0_regs " "Found entity 4: NIOS_UART_uart_0_regs" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627196 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOS_UART_uart_0 " "Found entity 5: NIOS_UART_uart_0" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_on_chip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_on_chip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_on_chip_mem " "Found entity 1: NIOS_UART_on_chip_mem" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_nios2_gen2_0 " "Found entity 1: NIOS_UART_nios2_gen2_0" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627227 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627227 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627227 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627227 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 601 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627227 ""} { "Info" "ISGN_ENTITY_NAME" "6 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 808 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627227 ""} { "Info" "ISGN_ENTITY_NAME" "7 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627227 ""} { "Info" "ISGN_ENTITY_NAME" "8 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 1136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627227 ""} { "Info" "ISGN_ENTITY_NAME" "9 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 1204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627227 ""} { "Info" "ISGN_ENTITY_NAME" "10 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627227 ""} { "Info" "ISGN_ENTITY_NAME" "11 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 1358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627227 ""} { "Info" "ISGN_ENTITY_NAME" "12 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 1401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627227 ""} { "Info" "ISGN_ENTITY_NAME" "13 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 1448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627227 ""} { "Info" "ISGN_ENTITY_NAME" "14 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 1934 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627227 ""} { "Info" "ISGN_ENTITY_NAME" "15 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627227 ""} { "Info" "ISGN_ENTITY_NAME" "16 NIOS_UART_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: NIOS_UART_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627227 ""} { "Info" "ISGN_ENTITY_NAME" "17 NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2044 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627227 ""} { "Info" "ISGN_ENTITY_NAME" "18 NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627227 ""} { "Info" "ISGN_ENTITY_NAME" "19 NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627227 ""} { "Info" "ISGN_ENTITY_NAME" "20 NIOS_UART_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: NIOS_UART_nios2_gen2_0_cpu_nios2_oci" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627227 ""} { "Info" "ISGN_ENTITY_NAME" "21 NIOS_UART_nios2_gen2_0_cpu " "Found entity 21: NIOS_UART_nios2_gen2_0_cpu" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_nios2_gen2_0_cpu_test_bench " "Found entity 1: NIOS_UART_nios2_gen2_0_cpu_test_bench" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627263 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "urng_64.sv(34) " "Verilog HDL information at urng_64.sv(34): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/noise/urng_64.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/urng_64.sv" 34 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1712088627264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/noise/urng_64.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/noise/urng_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 urng_64 " "Found entity 1: urng_64" {  } { { "rtl/noise/urng_64.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/urng_64.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/noise/noise_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/noise/noise_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 noise_128_wrapper " "Found entity 1: noise_128_wrapper" {  } { { "rtl/noise/noise_wrapper.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/noise/noise.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/noise/noise.sv" { { "Info" "ISGN_ENTITY_NAME" "1 noise " "Found entity 1: noise" {  } { { "rtl/noise/noise.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/rx/synthesis/rx.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 RX " "Found entity 1: RX" {  } { { "qsys/RX/synthesis/RX.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/RX/synthesis/RX.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/rx/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsys/RX/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/RX/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/rx/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsys/RX/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/RX/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/rx/synthesis/submodules/pam_4_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/submodules/pam_4_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pam_4_decode " "Found entity 1: pam_4_decode" {  } { { "qsys/RX/synthesis/submodules/PAM_4_decoder.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/RX/synthesis/submodules/PAM_4_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/rx/synthesis/submodules/gray_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/submodules/gray_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 grey_decode " "Found entity 1: grey_decode" {  } { { "qsys/RX/synthesis/submodules/gray_decoder.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/RX/synthesis/submodules/gray_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/channel/synthesis/channel.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/channel/synthesis/channel.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel " "Found entity 1: channel" {  } { { "qsys/channel/synthesis/channel.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/channel/synthesis/channel.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/channel/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/channel/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsys/channel/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/channel/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/channel/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/channel/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsys/channel/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/channel/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/channel/synthesis/submodules/channel_model.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/channel/synthesis/submodules/channel_model.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISI_channel " "Found entity 1: ISI_channel" {  } { { "qsys/channel/synthesis/submodules/channel_model.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/channel/synthesis/submodules/channel_model.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/tx/synthesis/tx.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 TX " "Found entity 1: TX" {  } { { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/TX/synthesis/TX.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/tx/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsys/TX/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/TX/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/tx/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsys/TX/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/TX/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627378 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "prbs.v(13) " "Verilog HDL information at prbs.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "qsys/TX/synthesis/submodules/prbs.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/TX/synthesis/submodules/prbs.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1712088627379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/tx/synthesis/submodules/prbs.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/prbs.v" { { "Info" "ISGN_ENTITY_NAME" "1 prbs31 " "Found entity 1: prbs31" {  } { { "qsys/TX/synthesis/submodules/prbs.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/TX/synthesis/submodules/prbs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/tx/synthesis/submodules/gray_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/gray_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 grey_encode " "Found entity 1: grey_encode" {  } { { "qsys/TX/synthesis/submodules/gray_encoder.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/TX/synthesis/submodules/gray_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/tx/synthesis/submodules/pam_4_encoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/pam_4_encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pam_4_encode " "Found entity 1: pam_4_encode" {  } { { "qsys/TX/synthesis/submodules/PAM_4_encoder.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/TX/synthesis/submodules/PAM_4_encoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627382 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SerDes_Sys.sv(279) " "Verilog HDL information at SerDes_Sys.sv(279): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 279 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1712088627383 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SerDes_Sys.sv(418) " "Verilog HDL information at SerDes_Sys.sv(418): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 418 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1712088627383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/serdes_sys.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/serdes_sys.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SerDes_Sys " "Found entity 1: SerDes_Sys" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ips/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ips/pll.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/ips/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file ips/pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "ips/pll/pll_0002.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/ips/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tx_sim/hexdisplay.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tx_sim/hexdisplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexDisplay " "Found entity 1: hexDisplay" {  } { { "rtl/Tx_sim/hexDisplay.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/Tx_sim/hexDisplay.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088627401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627401 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SerDes_Sys " "Elaborating entity \"SerDes_Sys\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712088627516 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "channel_enable SerDes_Sys.sv(124) " "Verilog HDL or VHDL warning at SerDes_Sys.sv(124): object \"channel_enable\" assigned a value but never read" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712088627519 "|SerDes_Sys"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "channel_in_valid SerDes_Sys.sv(125) " "Verilog HDL or VHDL warning at SerDes_Sys.sv(125): object \"channel_in_valid\" assigned a value but never read" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712088627520 "|SerDes_Sys"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "noise_enable SerDes_Sys.sv(259) " "Verilog HDL or VHDL warning at SerDes_Sys.sv(259): object \"noise_enable\" assigned a value but never read" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 259 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712088627520 "|SerDes_Sys"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "71 64 SerDes_Sys.sv(241) " "Verilog HDL assignment warning at SerDes_Sys.sv(241): truncated value with size 71 to match size of target (64)" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712088627522 "|SerDes_Sys"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 SerDes_Sys.sv(245) " "Verilog HDL assignment warning at SerDes_Sys.sv(245): truncated value with size 32 to match size of target (14)" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712088627522 "|SerDes_Sys"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..7\] SerDes_Sys.sv(18) " "Output port \"LEDR\[9..7\]\" at SerDes_Sys.sv(18) has no driver" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1712088627526 "|SerDes_Sys"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[5..1\] SerDes_Sys.sv(18) " "Output port \"LEDR\[5..1\]\" at SerDes_Sys.sv(18) has no driver" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1712088627526 "|SerDes_Sys"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:G100MHz " "Elaborating entity \"pll\" for hierarchy \"pll:G100MHz\"" {  } { { "rtl/SerDes_Sys.sv" "G100MHz" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088627569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 pll:G100MHz\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"pll:G100MHz\|pll_0002:pll_inst\"" {  } { { "ips/pll.v" "pll_inst" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/ips/pll.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088627575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "ips/pll/pll_0002.v" "altera_pll_i" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/ips/pll/pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088627619 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1712088627629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "ips/pll/pll_0002.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/ips/pll/pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088627643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088627644 ""}  } { { "ips/pll/pll_0002.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/ips/pll/pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712088627644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX TX:transmitter " "Elaborating entity \"TX\" for hierarchy \"TX:transmitter\"" {  } { { "rtl/SerDes_Sys.sv" "transmitter" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088627647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pam_4_encode TX:transmitter\|pam_4_encode:pam_encoder_0 " "Elaborating entity \"pam_4_encode\" for hierarchy \"TX:transmitter\|pam_4_encode:pam_encoder_0\"" {  } { { "qsys/TX/synthesis/TX.v" "pam_encoder_0" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/TX/synthesis/TX.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088627653 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PAM_4_encoder.sv(17) " "Verilog HDL assignment warning at PAM_4_encoder.sv(17): truncated value with size 32 to match size of target (8)" {  } { { "qsys/TX/synthesis/submodules/PAM_4_encoder.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/TX/synthesis/submodules/PAM_4_encoder.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712088627654 "|SerDes_Sys|TX:transmitter|pam_4_encode:pam_encoder_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PAM_4_encoder.sv(18) " "Verilog HDL assignment warning at PAM_4_encoder.sv(18): truncated value with size 32 to match size of target (8)" {  } { { "qsys/TX/synthesis/submodules/PAM_4_encoder.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/TX/synthesis/submodules/PAM_4_encoder.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712088627654 "|SerDes_Sys|TX:transmitter|pam_4_encode:pam_encoder_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grey_encode TX:transmitter\|grey_encode:gray_encoder_0 " "Elaborating entity \"grey_encode\" for hierarchy \"TX:transmitter\|grey_encode:gray_encoder_0\"" {  } { { "qsys/TX/synthesis/TX.v" "gray_encoder_0" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/TX/synthesis/TX.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088627660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prbs31 TX:transmitter\|prbs31:prbs_0 " "Elaborating entity \"prbs31\" for hierarchy \"TX:transmitter\|prbs31:prbs_0\"" {  } { { "qsys/TX/synthesis/TX.v" "prbs_0" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/TX/synthesis/TX.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088627667 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 prbs.v(8) " "Verilog HDL assignment warning at prbs.v(8): truncated value with size 33 to match size of target (31)" {  } { { "qsys/TX/synthesis/submodules/prbs.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/TX/synthesis/submodules/prbs.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712088627667 "|SerDes_Sys|TX:transmitter|prbs31:prbs_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 prbs.v(15) " "Verilog HDL assignment warning at prbs.v(15): truncated value with size 33 to match size of target (31)" {  } { { "qsys/TX/synthesis/submodules/prbs.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/TX/synthesis/submodules/prbs.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712088627667 "|SerDes_Sys|TX:transmitter|prbs31:prbs_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller TX:transmitter\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"TX:transmitter\|altera_reset_controller:rst_controller\"" {  } { { "qsys/TX/synthesis/TX.v" "rst_controller" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/TX/synthesis/TX.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088627674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer TX:transmitter\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"TX:transmitter\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "qsys/TX/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/TX/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088627682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer TX:transmitter\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"TX:transmitter\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "qsys/TX/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/TX/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088627689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISI_channel_ocm ISI_channel_ocm:channel " "Elaborating entity \"ISI_channel_ocm\" for hierarchy \"ISI_channel_ocm:channel\"" {  } { { "rtl/SerDes_Sys.sv" "channel" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088627695 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 8 channel_model_ocm.sv(78) " "Verilog HDL assignment warning at channel_model_ocm.sv(78): truncated value with size 17 to match size of target (8)" {  } { { "rtl/channel_sim/channel_model_ocm.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/channel_sim/channel_model_ocm.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712088627698 "|SerDes_Sys|ISI_channel_ocm:channel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "noise_128_wrapper noise_128_wrapper:noise_wrapper_noise " "Elaborating entity \"noise_128_wrapper\" for hierarchy \"noise_128_wrapper:noise_wrapper_noise\"" {  } { { "rtl/SerDes_Sys.sv" "noise_wrapper_noise" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088627711 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp noise_wrapper.sv(18) " "Verilog HDL or VHDL warning at noise_wrapper.sv(18): object \"temp\" assigned a value but never read" {  } { { "rtl/noise/noise_wrapper.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_wrapper.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712088627712 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "noise_128 noise_128_wrapper:noise_wrapper_noise\|noise_128:noise_128 " "Elaborating entity \"noise_128\" for hierarchy \"noise_128_wrapper:noise_wrapper_noise\|noise_128:noise_128\"" {  } { { "rtl/noise/noise_wrapper.sv" "noise_128" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_wrapper.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088627718 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sel_debug noise_128.sv(37) " "Verilog HDL or VHDL warning at noise_128.sv(37): object \"sel_debug\" assigned a value but never read" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712088627722 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 noise_128.sv(57) " "Verilog HDL assignment warning at noise_128.sv(57): truncated value with size 8 to match size of target (7)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712088627723 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 noise_128.sv(58) " "Verilog HDL assignment warning at noise_128.sv(58): truncated value with size 8 to match size of target (7)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712088627723 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 noise_128.sv(59) " "Verilog HDL assignment warning at noise_128.sv(59): truncated value with size 8 to match size of target (7)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712088627723 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 noise_128.sv(60) " "Verilog HDL assignment warning at noise_128.sv(60): truncated value with size 8 to match size of target (7)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712088627723 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 noise_128.sv(61) " "Verilog HDL assignment warning at noise_128.sv(61): truncated value with size 8 to match size of target (7)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712088627723 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 noise_128.sv(62) " "Verilog HDL assignment warning at noise_128.sv(62): truncated value with size 8 to match size of target (7)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712088627723 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 noise_128.sv(63) " "Verilog HDL assignment warning at noise_128.sv(63): truncated value with size 8 to match size of target (7)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712088627723 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 noise_128.sv(76) " "Verilog HDL assignment warning at noise_128.sv(76): truncated value with size 32 to match size of target (8)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712088627731 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 noise_128.sv(94) " "Verilog HDL assignment warning at noise_128.sv(94): truncated value with size 32 to match size of target (8)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712088627780 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[0\]\[0\] noise_128.sv(87) " "Inferred latch for \"level\[0\]\[0\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627937 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[0\]\[1\] noise_128.sv(87) " "Inferred latch for \"level\[0\]\[1\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627937 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[0\]\[2\] noise_128.sv(87) " "Inferred latch for \"level\[0\]\[2\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627937 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[0\]\[3\] noise_128.sv(87) " "Inferred latch for \"level\[0\]\[3\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627937 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[0\]\[4\] noise_128.sv(87) " "Inferred latch for \"level\[0\]\[4\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627937 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[0\]\[5\] noise_128.sv(87) " "Inferred latch for \"level\[0\]\[5\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627937 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[0\]\[6\] noise_128.sv(87) " "Inferred latch for \"level\[0\]\[6\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627937 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[1\]\[0\] noise_128.sv(87) " "Inferred latch for \"level\[1\]\[0\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627937 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[1\]\[1\] noise_128.sv(87) " "Inferred latch for \"level\[1\]\[1\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627937 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[1\]\[2\] noise_128.sv(87) " "Inferred latch for \"level\[1\]\[2\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627937 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[1\]\[3\] noise_128.sv(87) " "Inferred latch for \"level\[1\]\[3\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627938 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[1\]\[4\] noise_128.sv(87) " "Inferred latch for \"level\[1\]\[4\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627938 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[1\]\[5\] noise_128.sv(87) " "Inferred latch for \"level\[1\]\[5\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627938 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[1\]\[6\] noise_128.sv(87) " "Inferred latch for \"level\[1\]\[6\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627938 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[2\]\[0\] noise_128.sv(87) " "Inferred latch for \"level\[2\]\[0\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627938 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[2\]\[1\] noise_128.sv(87) " "Inferred latch for \"level\[2\]\[1\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627938 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[2\]\[2\] noise_128.sv(87) " "Inferred latch for \"level\[2\]\[2\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627938 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[2\]\[3\] noise_128.sv(87) " "Inferred latch for \"level\[2\]\[3\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627938 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[2\]\[4\] noise_128.sv(87) " "Inferred latch for \"level\[2\]\[4\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627938 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[2\]\[5\] noise_128.sv(87) " "Inferred latch for \"level\[2\]\[5\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627938 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[2\]\[6\] noise_128.sv(87) " "Inferred latch for \"level\[2\]\[6\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627938 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[3\]\[0\] noise_128.sv(87) " "Inferred latch for \"level\[3\]\[0\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627938 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[3\]\[1\] noise_128.sv(87) " "Inferred latch for \"level\[3\]\[1\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627938 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[3\]\[2\] noise_128.sv(87) " "Inferred latch for \"level\[3\]\[2\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627938 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[3\]\[3\] noise_128.sv(87) " "Inferred latch for \"level\[3\]\[3\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627938 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[3\]\[4\] noise_128.sv(87) " "Inferred latch for \"level\[3\]\[4\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627938 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[3\]\[5\] noise_128.sv(87) " "Inferred latch for \"level\[3\]\[5\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627939 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[3\]\[6\] noise_128.sv(87) " "Inferred latch for \"level\[3\]\[6\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627939 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[4\]\[0\] noise_128.sv(87) " "Inferred latch for \"level\[4\]\[0\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627939 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[4\]\[1\] noise_128.sv(87) " "Inferred latch for \"level\[4\]\[1\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627939 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[4\]\[2\] noise_128.sv(87) " "Inferred latch for \"level\[4\]\[2\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627939 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[4\]\[3\] noise_128.sv(87) " "Inferred latch for \"level\[4\]\[3\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627939 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[4\]\[4\] noise_128.sv(87) " "Inferred latch for \"level\[4\]\[4\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627939 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[4\]\[5\] noise_128.sv(87) " "Inferred latch for \"level\[4\]\[5\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627939 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[4\]\[6\] noise_128.sv(87) " "Inferred latch for \"level\[4\]\[6\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627939 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[5\]\[0\] noise_128.sv(87) " "Inferred latch for \"level\[5\]\[0\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627939 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[5\]\[1\] noise_128.sv(87) " "Inferred latch for \"level\[5\]\[1\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627939 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[5\]\[2\] noise_128.sv(87) " "Inferred latch for \"level\[5\]\[2\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627939 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[5\]\[3\] noise_128.sv(87) " "Inferred latch for \"level\[5\]\[3\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627939 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[5\]\[4\] noise_128.sv(87) " "Inferred latch for \"level\[5\]\[4\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627939 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[5\]\[5\] noise_128.sv(87) " "Inferred latch for \"level\[5\]\[5\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627939 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[5\]\[6\] noise_128.sv(87) " "Inferred latch for \"level\[5\]\[6\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627939 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[0\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[0\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627940 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[0\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[0\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627940 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[0\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[0\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627940 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[0\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[0\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627940 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[0\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[0\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627940 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[0\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[0\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627940 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[0\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[0\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627940 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[0\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[0\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627940 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[1\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[1\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627940 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[1\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[1\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627940 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[1\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[1\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627940 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[1\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[1\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627941 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[1\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[1\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627941 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[1\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[1\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627941 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[1\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[1\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627941 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[1\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[1\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627941 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[2\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[2\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627941 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[2\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[2\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627941 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[2\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[2\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627941 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[2\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[2\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627941 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[2\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[2\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627941 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[2\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[2\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627941 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[2\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[2\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627941 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[2\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[2\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627941 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[3\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[3\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627941 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[3\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[3\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627942 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[3\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[3\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627942 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[3\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[3\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627942 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[3\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[3\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627942 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[3\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[3\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627942 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[3\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[3\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627942 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[3\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[3\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627942 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[4\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[4\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627942 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[4\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[4\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627942 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[4\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[4\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627942 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[4\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[4\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627942 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[4\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[4\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627942 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[4\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[4\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627942 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[4\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[4\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627942 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[4\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[4\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627942 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[5\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[5\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627942 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[5\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[5\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627943 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[5\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[5\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627943 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[5\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[5\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627943 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[5\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[5\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627943 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[5\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[5\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627943 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[5\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[5\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627943 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[5\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[5\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627943 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[6\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[6\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627943 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[6\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[6\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627943 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[6\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[6\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627943 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[6\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[6\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627943 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[6\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[6\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627943 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[6\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[6\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627943 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[6\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[6\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627943 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[6\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[6\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627943 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[7\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[7\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627944 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[7\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[7\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627944 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[7\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[7\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627944 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[7\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[7\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627944 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[7\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[7\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627944 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[7\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[7\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627944 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[7\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[7\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627944 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[7\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[7\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627944 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[8\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[8\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627944 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[8\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[8\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627944 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[8\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[8\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627944 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[8\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[8\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627944 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[8\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[8\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627944 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[8\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[8\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627944 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[8\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[8\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627944 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[8\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[8\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627944 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[9\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[9\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627945 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[9\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[9\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627945 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[9\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[9\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627945 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[9\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[9\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627945 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[9\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[9\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627945 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[9\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[9\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627945 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[9\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[9\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627945 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[9\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[9\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627945 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[10\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[10\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627945 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[10\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[10\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627945 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[10\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[10\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627945 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[10\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[10\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627945 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[10\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[10\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627945 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[10\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[10\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627945 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[10\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[10\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627945 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[10\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[10\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627945 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[11\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[11\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627946 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[11\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[11\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627946 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[11\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[11\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627946 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[11\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[11\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627946 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[11\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[11\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627946 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[11\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[11\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627946 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[11\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[11\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627946 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[11\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[11\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627946 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[12\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[12\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627946 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[12\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[12\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627946 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[12\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[12\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627946 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[12\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[12\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627946 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[12\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[12\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627946 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[12\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[12\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627946 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[12\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[12\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627946 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[12\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[12\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627947 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[13\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[13\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627947 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[13\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[13\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627947 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[13\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[13\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627947 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[13\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[13\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627947 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[13\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[13\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627947 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[13\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[13\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627947 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[13\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[13\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627947 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[13\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[13\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627947 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[14\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[14\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627947 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[14\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[14\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627947 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[14\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[14\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627947 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[14\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[14\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627947 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[14\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[14\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627947 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[14\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[14\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627947 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[14\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[14\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627947 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[14\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[14\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627948 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[15\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[15\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627948 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[15\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[15\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627948 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[15\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[15\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627948 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[15\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[15\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627948 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[15\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[15\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627948 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[15\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[15\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627948 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[15\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[15\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627948 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[15\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[15\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627948 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[16\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[16\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627948 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[16\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[16\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627948 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[16\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[16\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627948 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[16\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[16\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627948 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[16\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[16\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627948 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[16\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[16\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627948 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[16\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[16\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627948 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[16\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[16\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627949 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[17\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[17\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627949 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[17\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[17\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627949 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[17\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[17\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627949 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[17\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[17\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627949 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[17\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[17\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627949 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[17\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[17\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627949 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[17\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[17\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627949 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[17\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[17\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627949 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[18\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[18\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627949 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[18\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[18\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627949 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[18\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[18\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627949 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[18\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[18\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627949 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[18\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[18\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627949 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[18\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[18\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627949 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[18\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[18\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627949 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[18\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[18\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627950 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[19\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[19\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627950 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[19\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[19\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627950 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[19\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[19\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627950 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[19\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[19\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627950 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[19\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[19\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627950 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[19\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[19\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627950 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[19\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[19\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627950 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[19\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[19\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627950 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[20\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[20\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627950 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[20\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[20\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627950 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[20\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[20\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627950 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[20\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[20\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627950 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[20\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[20\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627950 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[20\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[20\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627950 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[20\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[20\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627951 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[20\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[20\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627951 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[21\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[21\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627951 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[21\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[21\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627951 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[21\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[21\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627951 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[21\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[21\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627951 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[21\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[21\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627951 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[21\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[21\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627951 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[21\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[21\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627951 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[21\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[21\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627951 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[22\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[22\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627951 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[22\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[22\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627951 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[22\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[22\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627951 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[22\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[22\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627951 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[22\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[22\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627951 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[22\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[22\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627951 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[22\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[22\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627952 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[22\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[22\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627952 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[23\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[23\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627952 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[23\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[23\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627952 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[23\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[23\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627952 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[23\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[23\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627952 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[23\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[23\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627952 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[23\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[23\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627952 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[23\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[23\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627954 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[23\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[23\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627954 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[24\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[24\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627955 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[24\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[24\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627955 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[24\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[24\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627955 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[24\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[24\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627955 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[24\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[24\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627955 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[24\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[24\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627955 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[24\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[24\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627955 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[24\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[24\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627955 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[25\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[25\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627955 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[25\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[25\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627955 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[25\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[25\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627955 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[25\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[25\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627955 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[25\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[25\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627955 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[25\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[25\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627955 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[25\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[25\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627956 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[25\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[25\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627956 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[26\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[26\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627956 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[26\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[26\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627956 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[26\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[26\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627956 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[26\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[26\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627956 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[26\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[26\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627956 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[26\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[26\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627956 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[26\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[26\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627956 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[26\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[26\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627956 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[27\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[27\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627956 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[27\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[27\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627956 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[27\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[27\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627956 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[27\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[27\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627956 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[27\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[27\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627956 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[27\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[27\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627957 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[27\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[27\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627957 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[27\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[27\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627957 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[28\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[28\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627957 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[28\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[28\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627957 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[28\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[28\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627957 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[28\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[28\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627957 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[28\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[28\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627957 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[28\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[28\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627957 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[28\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[28\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627957 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[28\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[28\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627957 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[29\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[29\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627957 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[29\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[29\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627957 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[29\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[29\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627957 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[29\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[29\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627958 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[29\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[29\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627958 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[29\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[29\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627958 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[29\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[29\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627958 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[29\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[29\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627958 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[30\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[30\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627958 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[30\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[30\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627958 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[30\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[30\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627958 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[30\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[30\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627958 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[30\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[30\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627958 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[30\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[30\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627958 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[30\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[30\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627958 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[30\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[30\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627958 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[31\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[31\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627958 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[31\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[31\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627959 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[31\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[31\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627959 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[31\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[31\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627959 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[31\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[31\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627959 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[31\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[31\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627959 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[31\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[31\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627959 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[31\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[31\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627959 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[32\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[32\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627959 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[32\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[32\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627959 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[32\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[32\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627959 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[32\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[32\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627959 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[32\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[32\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627959 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[32\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[32\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627959 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[32\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[32\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627959 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[32\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[32\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627959 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[33\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[33\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627959 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[33\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[33\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627960 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[33\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[33\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627960 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[33\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[33\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627960 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[33\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[33\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627960 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[33\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[33\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627960 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[33\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[33\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627960 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[33\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[33\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627960 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[34\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[34\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627960 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[34\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[34\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627960 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[34\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[34\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627960 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[34\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[34\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627960 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[34\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[34\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627960 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[34\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[34\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627960 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[34\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[34\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627960 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[34\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[34\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627961 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[35\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[35\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627961 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[35\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[35\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627961 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[35\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[35\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627961 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[35\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[35\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627961 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[35\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[35\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627961 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[35\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[35\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627961 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[35\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[35\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627961 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[35\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[35\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627961 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[36\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[36\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627961 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[36\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[36\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627961 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[36\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[36\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627961 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[36\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[36\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627962 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[36\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[36\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627962 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[36\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[36\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627962 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[36\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[36\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627962 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[36\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[36\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627962 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[37\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[37\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627962 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[37\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[37\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627962 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[37\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[37\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627962 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[37\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[37\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627962 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[37\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[37\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627962 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[37\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[37\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627962 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[37\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[37\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627962 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[37\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[37\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627962 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[38\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[38\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627962 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[38\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[38\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627962 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[38\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[38\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627963 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[38\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[38\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627963 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[38\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[38\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627963 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[38\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[38\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627963 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[38\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[38\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627963 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[38\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[38\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627963 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[39\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[39\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627963 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[39\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[39\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627963 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[39\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[39\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627963 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[39\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[39\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627963 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[39\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[39\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627963 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[39\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[39\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627963 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[39\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[39\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627963 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[39\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[39\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627963 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[40\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[40\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627963 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[40\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[40\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627964 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[40\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[40\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627964 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[40\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[40\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627964 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[40\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[40\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627964 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[40\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[40\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627964 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[40\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[40\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627964 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[40\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[40\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627964 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[41\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[41\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627964 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[41\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[41\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627964 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[41\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[41\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627964 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[41\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[41\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627964 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[41\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[41\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627964 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[41\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[41\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627964 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[41\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[41\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627964 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[41\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[41\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627965 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[42\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[42\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627965 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[42\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[42\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627965 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[42\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[42\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627965 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[42\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[42\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627965 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[42\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[42\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627965 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[42\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[42\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627965 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[42\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[42\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627965 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[42\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[42\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627965 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[43\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[43\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627965 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[43\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[43\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627965 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[43\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[43\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627965 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[43\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[43\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627965 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[43\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[43\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627965 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[43\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[43\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627965 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[43\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[43\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627966 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[43\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[43\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627966 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[44\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[44\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627966 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[44\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[44\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627966 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[44\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[44\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627966 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[44\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[44\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627966 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[44\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[44\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627966 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[44\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[44\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627966 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[44\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[44\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627966 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[44\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[44\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627966 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[45\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[45\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627966 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[45\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[45\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627966 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[45\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[45\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627966 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[45\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[45\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627966 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[45\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[45\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627967 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[45\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[45\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627967 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[45\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[45\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627967 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[45\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[45\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627967 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[46\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[46\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627967 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[46\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[46\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627967 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[46\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[46\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627967 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[46\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[46\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627967 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[46\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[46\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627967 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[46\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[46\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627967 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[46\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[46\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627967 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[46\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[46\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627967 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[47\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[47\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627967 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[47\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[47\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627967 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[47\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[47\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627968 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[47\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[47\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627968 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[47\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[47\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627968 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[47\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[47\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627968 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[47\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[47\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627968 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[47\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[47\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627969 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[48\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[48\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627969 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[48\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[48\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627970 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[48\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[48\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627970 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[48\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[48\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627970 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[48\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[48\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627970 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[48\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[48\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627970 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[48\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[48\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627970 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[48\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[48\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627970 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[49\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[49\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627970 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[49\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[49\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627970 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[49\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[49\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627970 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[49\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[49\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627970 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[49\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[49\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627970 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[49\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[49\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627970 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[49\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[49\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627971 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[49\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[49\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627971 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[50\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[50\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627971 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[50\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[50\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627971 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[50\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[50\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627971 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[50\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[50\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627971 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[50\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[50\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627971 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[50\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[50\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627971 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[50\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[50\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627971 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[50\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[50\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627971 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[51\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[51\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627971 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[51\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[51\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627971 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[51\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[51\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627971 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[51\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[51\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627972 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[51\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[51\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627972 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[51\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[51\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627972 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[51\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[51\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627972 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[51\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[51\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627972 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[52\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[52\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627972 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[52\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[52\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627972 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[52\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[52\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627972 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[52\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[52\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627972 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[52\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[52\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627972 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[52\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[52\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627972 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[52\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[52\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627972 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[52\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[52\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627972 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[53\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[53\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627973 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[53\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[53\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627973 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[53\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[53\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627973 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[53\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[53\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627973 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[53\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[53\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627973 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[53\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[53\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627973 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[53\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[53\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627973 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[53\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[53\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627973 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[54\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[54\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627973 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[54\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[54\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627973 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[54\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[54\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627973 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[54\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[54\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627974 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[54\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[54\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627974 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[54\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[54\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627974 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[54\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[54\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627974 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[54\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[54\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627974 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[55\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[55\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627974 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[55\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[55\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627974 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[55\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[55\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627974 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[55\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[55\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627974 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[55\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[55\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627974 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[55\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[55\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627974 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[55\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[55\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627974 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[55\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[55\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627974 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[56\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[56\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627975 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[56\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[56\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627975 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[56\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[56\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627975 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[56\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[56\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627975 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[56\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[56\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627975 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[56\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[56\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627975 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[56\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[56\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627975 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[56\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[56\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627975 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[57\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[57\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627975 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[57\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[57\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627975 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[57\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[57\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627975 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[57\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[57\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627975 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[57\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[57\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627975 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[57\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[57\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627976 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[57\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[57\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627976 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[57\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[57\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627976 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[58\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[58\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627976 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[58\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[58\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627976 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[58\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[58\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627976 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[58\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[58\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627976 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[58\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[58\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627976 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[58\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[58\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627976 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[58\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[58\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627976 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[58\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[58\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627976 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[59\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[59\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627976 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[59\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[59\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627976 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[59\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[59\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627977 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[59\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[59\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627977 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[59\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[59\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627977 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[59\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[59\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627977 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[59\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[59\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627977 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[59\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[59\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627977 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[60\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[60\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627977 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[60\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[60\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627977 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[60\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[60\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627977 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[60\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[60\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627977 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[60\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[60\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627977 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[60\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[60\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627978 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[60\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[60\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627978 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[60\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[60\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627978 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[61\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[61\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627978 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[61\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[61\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627978 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[61\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[61\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627978 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[61\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[61\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627978 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[61\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[61\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627978 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[61\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[61\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627978 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[61\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[61\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627978 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[61\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[61\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627978 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[62\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[62\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627978 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[62\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[62\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627978 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[62\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[62\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627979 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[62\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[62\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627979 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[62\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[62\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627979 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[62\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[62\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627979 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[62\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[62\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627979 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[62\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[62\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627979 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[63\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[63\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627979 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[63\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[63\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627979 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[63\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[63\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627979 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[63\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[63\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627979 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[63\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[63\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627979 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[63\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[63\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627979 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[63\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[63\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627979 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[63\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[63\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627980 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[64\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[64\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627980 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[64\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[64\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627980 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[64\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[64\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627980 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[64\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[64\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627980 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[64\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[64\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627980 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[64\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[64\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627980 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[64\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[64\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627980 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[64\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[64\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627980 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[65\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[65\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627980 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[65\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[65\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627980 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[65\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[65\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627980 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[65\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[65\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627980 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[65\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[65\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627981 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[65\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[65\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627981 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[65\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[65\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627981 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[65\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[65\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627981 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[66\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[66\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627981 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[66\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[66\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627981 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[66\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[66\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627981 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[66\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[66\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627981 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[66\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[66\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627981 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[66\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[66\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627981 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[66\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[66\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627981 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[66\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[66\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627981 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[67\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[67\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627981 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[67\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[67\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627982 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[67\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[67\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627982 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[67\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[67\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627982 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[67\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[67\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627982 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[67\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[67\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627982 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[67\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[67\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627982 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[67\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[67\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627982 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[68\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[68\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627982 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[68\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[68\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627982 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[68\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[68\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627982 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[68\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[68\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627982 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[68\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[68\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627982 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[68\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[68\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627982 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[68\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[68\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627983 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[68\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[68\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627983 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[69\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[69\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627983 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[69\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[69\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627983 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[69\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[69\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627983 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[69\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[69\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627983 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[69\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[69\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627983 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[69\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[69\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627983 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[69\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[69\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627983 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[69\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[69\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627983 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[70\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[70\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627983 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[70\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[70\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627983 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[70\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[70\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627984 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[70\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[70\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627984 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[70\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[70\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627984 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[70\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[70\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627984 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[70\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[70\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627984 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[70\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[70\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627984 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[71\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[71\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627984 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[71\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[71\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627984 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[71\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[71\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627984 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[71\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[71\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627984 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[71\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[71\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627984 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[71\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[71\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627984 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[71\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[71\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627984 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[71\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[71\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627985 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[72\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[72\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627985 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[72\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[72\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627985 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[72\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[72\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627985 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[72\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[72\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627985 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[72\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[72\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627985 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[72\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[72\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627985 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[72\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[72\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627985 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[72\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[72\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627985 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[73\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[73\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627985 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[73\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[73\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627985 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[73\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[73\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627986 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[73\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[73\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627986 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[73\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[73\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627986 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[73\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[73\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627986 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[73\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[73\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627986 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[73\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[73\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627986 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[74\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[74\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627986 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[74\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[74\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627986 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[74\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[74\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627986 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[74\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[74\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627986 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[74\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[74\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627986 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[74\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[74\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627986 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[74\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[74\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627986 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[74\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[74\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627987 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[75\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[75\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627987 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[75\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[75\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627987 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[75\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[75\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627987 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[75\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[75\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627987 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[75\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[75\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627987 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[75\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[75\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627987 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[75\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[75\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627987 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[75\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[75\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627987 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[76\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[76\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627987 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[76\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[76\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627987 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[76\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[76\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627987 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[76\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[76\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627987 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[76\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[76\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627988 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[76\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[76\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627988 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[76\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[76\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627988 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[76\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[76\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627988 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[77\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[77\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627988 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[77\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[77\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627988 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[77\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[77\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627988 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[77\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[77\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627988 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[77\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[77\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627988 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[77\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[77\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627988 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[77\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[77\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627988 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[77\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[77\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627989 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[78\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[78\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627989 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[78\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[78\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627989 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[78\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[78\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627989 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[78\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[78\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627989 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[78\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[78\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627989 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[78\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[78\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627989 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[78\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[78\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627989 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[78\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[78\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627989 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[79\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[79\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627989 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[79\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[79\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627989 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[79\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[79\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627989 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[79\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[79\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627990 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[79\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[79\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627990 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[79\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[79\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627990 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[79\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[79\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627990 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[79\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[79\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627990 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[80\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[80\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627990 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[80\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[80\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627990 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[80\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[80\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627990 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[80\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[80\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627990 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[80\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[80\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627990 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[80\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[80\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627990 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[80\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[80\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627990 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[80\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[80\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627990 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[81\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[81\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627991 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[81\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[81\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627991 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[81\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[81\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627991 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[81\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[81\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627991 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[81\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[81\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627991 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[81\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[81\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627991 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[81\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[81\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627991 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[81\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[81\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627991 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[82\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[82\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627991 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[82\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[82\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627991 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[82\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[82\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627991 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[82\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[82\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627991 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[82\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[82\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627992 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[82\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[82\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627992 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[82\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[82\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627992 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[82\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[82\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627992 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[83\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[83\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627992 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[83\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[83\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627992 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[83\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[83\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627992 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[83\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[83\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627992 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[83\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[83\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627992 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[83\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[83\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627992 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[83\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[83\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627992 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[83\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[83\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627992 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[84\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[84\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627993 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[84\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[84\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627993 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[84\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[84\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627993 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[84\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[84\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627993 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[84\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[84\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627993 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[84\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[84\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627993 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[84\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[84\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627993 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[84\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[84\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627993 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[85\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[85\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627993 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[85\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[85\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627993 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[85\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[85\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627993 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[85\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[85\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627993 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[85\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[85\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627994 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[85\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[85\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627994 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[85\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[85\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627994 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[85\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[85\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627994 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[86\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[86\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627994 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[86\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[86\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627994 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[86\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[86\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627994 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[86\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[86\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627994 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[86\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[86\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627994 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[86\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[86\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627994 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[86\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[86\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627994 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[86\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[86\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627994 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[87\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[87\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627995 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[87\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[87\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627995 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[87\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[87\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627995 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[87\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[87\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627995 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[87\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[87\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627995 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[87\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[87\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627995 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[87\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[87\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627995 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[87\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[87\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627995 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[88\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[88\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627995 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[88\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[88\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627995 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[88\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[88\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627995 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[88\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[88\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627995 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[88\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[88\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627996 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[88\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[88\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627996 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[88\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[88\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627996 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[88\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[88\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627996 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[89\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[89\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627996 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[89\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[89\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627996 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[89\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[89\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627996 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[89\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[89\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627996 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[89\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[89\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627996 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[89\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[89\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627996 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[89\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[89\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627996 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[89\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[89\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627996 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[90\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[90\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627997 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[90\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[90\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627997 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[90\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[90\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627997 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[90\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[90\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627997 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[90\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[90\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627997 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[90\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[90\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627997 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[90\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[90\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627997 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[90\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[90\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627997 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[91\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[91\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627997 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[91\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[91\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627997 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[91\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[91\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627997 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[91\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[91\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627997 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[91\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[91\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627997 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[91\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[91\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627998 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[91\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[91\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627998 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[91\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[91\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627998 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[92\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[92\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627998 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[92\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[92\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627998 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[92\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[92\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627998 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[92\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[92\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627998 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[92\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[92\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627998 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[92\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[92\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627998 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[92\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[92\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627998 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[92\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[92\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627998 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[93\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[93\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627999 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[93\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[93\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627999 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[93\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[93\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627999 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[93\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[93\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627999 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[93\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[93\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627999 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[93\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[93\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627999 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[93\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[93\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627999 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[93\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[93\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627999 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[94\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[94\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627999 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[94\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[94\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627999 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[94\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[94\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627999 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[94\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[94\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627999 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[94\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[94\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088627999 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[94\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[94\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628000 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[94\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[94\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628000 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[94\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[94\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628000 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[95\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[95\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628000 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[95\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[95\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628000 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[95\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[95\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628000 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[95\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[95\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628000 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[95\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[95\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628000 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[95\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[95\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628000 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[95\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[95\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628000 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[95\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[95\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628000 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[96\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[96\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628000 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[96\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[96\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628001 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[96\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[96\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628001 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[96\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[96\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628001 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[96\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[96\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628001 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[96\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[96\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628001 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[96\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[96\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628001 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[96\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[96\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628001 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[97\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[97\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628001 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[97\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[97\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628001 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[97\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[97\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628001 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[97\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[97\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628001 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[97\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[97\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628001 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[97\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[97\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628001 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[97\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[97\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628001 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[97\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[97\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628002 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[98\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[98\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628002 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[98\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[98\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628002 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[98\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[98\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628002 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[98\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[98\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628002 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[98\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[98\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628002 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[98\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[98\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628002 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[98\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[98\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628002 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[98\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[98\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628002 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[99\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[99\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628002 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[99\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[99\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628002 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[99\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[99\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628002 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[99\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[99\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628003 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[99\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[99\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628003 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[99\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[99\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628003 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[99\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[99\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628003 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[99\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[99\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628003 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[100\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[100\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628003 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[100\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[100\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628003 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[100\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[100\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628003 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[100\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[100\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628003 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[100\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[100\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628003 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[100\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[100\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628003 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[100\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[100\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628003 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[100\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[100\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628003 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[101\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[101\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628004 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[101\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[101\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628004 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[101\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[101\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628004 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[101\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[101\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628004 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[101\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[101\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628004 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[101\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[101\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628004 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[101\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[101\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628004 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[101\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[101\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628004 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[102\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[102\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628004 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[102\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[102\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628004 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[102\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[102\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628004 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[102\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[102\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628005 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[102\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[102\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628005 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[102\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[102\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628005 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[102\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[102\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628005 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[102\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[102\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628005 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[103\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[103\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628005 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[103\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[103\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628005 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[103\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[103\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628005 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[103\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[103\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628005 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[103\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[103\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628005 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[103\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[103\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628005 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[103\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[103\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628005 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[103\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[103\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628006 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[104\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[104\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628006 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[104\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[104\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628006 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[104\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[104\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628006 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[104\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[104\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628006 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[104\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[104\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628006 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[104\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[104\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628006 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[104\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[104\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628006 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[104\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[104\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628006 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[105\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[105\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628006 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[105\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[105\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628006 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[105\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[105\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628006 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[105\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[105\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628006 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[105\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[105\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628007 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[105\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[105\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628007 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[105\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[105\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628007 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[105\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[105\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628007 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[106\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[106\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628007 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[106\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[106\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628007 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[106\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[106\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628007 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[106\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[106\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628007 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[106\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[106\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628007 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[106\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[106\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628007 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[106\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[106\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628007 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[106\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[106\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628007 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[107\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[107\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628007 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[107\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[107\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628008 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[107\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[107\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628008 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[107\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[107\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628008 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[107\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[107\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628008 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[107\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[107\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628008 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[107\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[107\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628008 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[107\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[107\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628008 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[108\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[108\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628008 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[108\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[108\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628008 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[108\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[108\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628008 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[108\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[108\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628008 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[108\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[108\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628008 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[108\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[108\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628008 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[108\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[108\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628009 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[108\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[108\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628009 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[109\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[109\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628009 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[109\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[109\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628009 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[109\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[109\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628009 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[109\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[109\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628009 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[109\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[109\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628009 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[109\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[109\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628009 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[109\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[109\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628009 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[109\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[109\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628009 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[110\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[110\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628009 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[110\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[110\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628009 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[110\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[110\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628009 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[110\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[110\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628010 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[110\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[110\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628010 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[110\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[110\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628010 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[110\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[110\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628010 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[110\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[110\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628010 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[111\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[111\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628010 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[111\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[111\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628010 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[111\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[111\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628010 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[111\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[111\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628010 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[111\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[111\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628010 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[111\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[111\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628010 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[111\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[111\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628010 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[111\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[111\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628011 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[112\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[112\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628011 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[112\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[112\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628011 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[112\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[112\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628011 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[112\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[112\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628011 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[112\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[112\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628011 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[112\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[112\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628011 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[112\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[112\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628011 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[112\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[112\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628011 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[113\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[113\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628011 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[113\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[113\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628011 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[113\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[113\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628011 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[113\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[113\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628011 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[113\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[113\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628012 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[113\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[113\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628012 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[113\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[113\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628012 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[113\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[113\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628012 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[114\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[114\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628012 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[114\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[114\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628012 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[114\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[114\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628012 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[114\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[114\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628012 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[114\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[114\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628012 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[114\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[114\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628012 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[114\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[114\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628012 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[114\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[114\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628012 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[115\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[115\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628012 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[115\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[115\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628013 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[115\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[115\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628013 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[115\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[115\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628013 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[115\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[115\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628013 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[115\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[115\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628013 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[115\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[115\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628013 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[115\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[115\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628013 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[116\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[116\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628013 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[116\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[116\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628013 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[116\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[116\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628013 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[116\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[116\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628013 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[116\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[116\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628013 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[116\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[116\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628013 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[116\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[116\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628014 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[116\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[116\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628014 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[117\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[117\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628014 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[117\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[117\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628014 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[117\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[117\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628014 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[117\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[117\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628014 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[117\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[117\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628014 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[117\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[117\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628014 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[117\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[117\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628014 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[117\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[117\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628014 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[118\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[118\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628014 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[118\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[118\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628014 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[118\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[118\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628015 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[118\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[118\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628015 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[118\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[118\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628015 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[118\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[118\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628015 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[118\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[118\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628015 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[118\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[118\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628015 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[119\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[119\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628015 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[119\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[119\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628015 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[119\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[119\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628015 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[119\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[119\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628015 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[119\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[119\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628015 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[119\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[119\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628015 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[119\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[119\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628016 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[119\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[119\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628016 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[120\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[120\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628016 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[120\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[120\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628016 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[120\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[120\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628016 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[120\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[120\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628016 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[120\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[120\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628016 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[120\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[120\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628016 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[120\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[120\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628016 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[120\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[120\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628016 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[121\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[121\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628016 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[121\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[121\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628016 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[121\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[121\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628016 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[121\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[121\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628017 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[121\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[121\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628017 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[121\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[121\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628017 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[121\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[121\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628017 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[121\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[121\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628017 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[122\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[122\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628017 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[122\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[122\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628017 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[122\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[122\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628017 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[122\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[122\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628017 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[122\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[122\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628017 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[122\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[122\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628017 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[122\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[122\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628017 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[122\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[122\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628018 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[123\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[123\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628018 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[123\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[123\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628018 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[123\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[123\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628018 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[123\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[123\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628018 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[123\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[123\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628018 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[123\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[123\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628018 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[123\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[123\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628018 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[123\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[123\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628018 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[124\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[124\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628018 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[124\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[124\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628018 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[124\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[124\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628019 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[124\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[124\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628019 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[124\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[124\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628019 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[124\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[124\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628019 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[124\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[124\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628019 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[124\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[124\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628019 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[125\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[125\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628019 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[125\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[125\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628019 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[125\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[125\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628019 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[125\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[125\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628019 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[125\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[125\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628019 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[125\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[125\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628020 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[125\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[125\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628020 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[125\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[125\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628020 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[126\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[126\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628020 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[126\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[126\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628020 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[126\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[126\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628020 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[126\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[126\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628020 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[126\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[126\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628020 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[126\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[126\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628020 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[126\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[126\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628020 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[126\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[126\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628020 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[127\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[127\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628020 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[127\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[127\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628020 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[127\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[127\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628020 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[127\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[127\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628020 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[127\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[127\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628020 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[127\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[127\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628021 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[127\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[127\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628021 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[127\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[127\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088628021 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "urng_64 noise_128_wrapper:noise_wrapper_noise\|noise_128:noise_128\|urng_64:dut " "Elaborating entity \"urng_64\" for hierarchy \"noise_128_wrapper:noise_wrapper_noise\|noise_128:noise_128\|urng_64:dut\"" {  } { { "rtl/noise/noise_128.sv" "dut" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088628901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFE_prl DFE_prl:DFE " "Elaborating entity \"DFE_prl\" for hierarchy \"DFE_prl:DFE\"" {  } { { "rtl/SerDes_Sys.sv" "DFE" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088628921 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 Rx_prl_ocm.sv(71) " "Verilog HDL assignment warning at Rx_prl_ocm.sv(71): truncated value with size 17 to match size of target (16)" {  } { { "rtl/Rx_sim/Rx_prl_ocm.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/Rx_sim/Rx_prl_ocm.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712088628923 "|SerDes_Sys|DFE_prl:DFE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decision_maker_prl DFE_prl:DFE\|decision_maker_prl:DM " "Elaborating entity \"decision_maker_prl\" for hierarchy \"DFE_prl:DFE\|decision_maker_prl:DM\"" {  } { { "rtl/Rx_sim/Rx_prl_ocm.sv" "DM" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/Rx_sim/Rx_prl_ocm.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088628938 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 decision_maker_prl.sv(23) " "Verilog HDL assignment warning at decision_maker_prl.sv(23): truncated value with size 32 to match size of target (16)" {  } { { "rtl/Rx_sim/decision_maker_prl.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/Rx_sim/decision_maker_prl.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712088628938 "|SerDes_Sys|DFE_prl:DFE|decision_maker_prl:DM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 decision_maker_prl.sv(24) " "Verilog HDL assignment warning at decision_maker_prl.sv(24): truncated value with size 32 to match size of target (16)" {  } { { "rtl/Rx_sim/decision_maker_prl.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/Rx_sim/decision_maker_prl.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712088628938 "|SerDes_Sys|DFE_prl:DFE|decision_maker_prl:DM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 decision_maker_prl.sv(25) " "Verilog HDL assignment warning at decision_maker_prl.sv(25): truncated value with size 32 to match size of target (16)" {  } { { "rtl/Rx_sim/decision_maker_prl.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/Rx_sim/decision_maker_prl.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712088628938 "|SerDes_Sys|DFE_prl:DFE|decision_maker_prl:DM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 decision_maker_prl.sv(26) " "Verilog HDL assignment warning at decision_maker_prl.sv(26): truncated value with size 32 to match size of target (16)" {  } { { "rtl/Rx_sim/decision_maker_prl.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/Rx_sim/decision_maker_prl.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712088628939 "|SerDes_Sys|DFE_prl:DFE|decision_maker_prl:DM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pam_4_decode pam_4_decode:pd " "Elaborating entity \"pam_4_decode\" for hierarchy \"pam_4_decode:pd\"" {  } { { "rtl/SerDes_Sys.sv" "pd" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088628946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grey_decode grey_decode:gd " "Elaborating entity \"grey_decode\" for hierarchy \"grey_decode:gd\"" {  } { { "rtl/SerDes_Sys.sv" "gd" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088628953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART NIOS_UART:u0 " "Elaborating entity \"NIOS_UART\" for hierarchy \"NIOS_UART:u0\"" {  } { { "rtl/SerDes_Sys.sv" "u0" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088628959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0 NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"NIOS_UART_nios2_gen2_0\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\"" {  } { { "qsys/NIOS_UART/synthesis/NIOS_UART.v" "nios2_gen2_0" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/NIOS_UART.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088628975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0.v" "cpu" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088628984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_test_bench NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_test_bench:the_NIOS_UART_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_test_bench\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_test_bench:the_NIOS_UART_nios2_gen2_0_cpu_test_bench\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_test_bench" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 3566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088629083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "NIOS_UART_nios2_gen2_0_cpu_register_bank_a" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 4082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088629098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088629209 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088629218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088629218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088629218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088629218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088629218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088629218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088629218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088629218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088629218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088629218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088629218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088629218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088629218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088629218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088629218 ""}  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712088629218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088629288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088629288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088629288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "NIOS_UART_nios2_gen2_0_cpu_register_bank_b" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 4100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088629307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_nios2_oci NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 4596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088629344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088629365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088629390 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 222 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088629396 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088629396 ""}  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 222 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712088629396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088629400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088629418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088629426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088629435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088629444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_td_mode NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_td_mode:NIOS_UART_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_td_mode:NIOS_UART_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 1254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088629457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088629463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 1567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088629487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 1576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088629493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 1585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088629500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088629508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088629515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088629522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088629533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088629553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088629569 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2177 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088629578 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088629579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088629579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088629579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088629579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088629579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088629579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088629579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088629579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088629579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088629579 ""}  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2177 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712088629579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088629618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088629618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088629618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088629630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088629639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088629657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v" "NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088629693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088629697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088629697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088629697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088629697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088629697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088629697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088629697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088629697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088629697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088629697 ""}  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712088629697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088629699 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088629705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088630486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088630574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_on_chip_mem NIOS_UART:u0\|NIOS_UART_on_chip_mem:on_chip_mem " "Elaborating entity \"NIOS_UART_on_chip_mem\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_on_chip_mem:on_chip_mem\"" {  } { { "qsys/NIOS_UART/synthesis/NIOS_UART.v" "on_chip_mem" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/NIOS_UART.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088630607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS_UART:u0\|NIOS_UART_on_chip_mem:on_chip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_on_chip_mem:on_chip_mem\|altsyncram:the_altsyncram\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v" "the_altsyncram" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088630628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_UART:u0\|NIOS_UART_on_chip_mem:on_chip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOS_UART:u0\|NIOS_UART_on_chip_mem:on_chip_mem\|altsyncram:the_altsyncram\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088630640 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_UART:u0\|NIOS_UART_on_chip_mem:on_chip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOS_UART:u0\|NIOS_UART_on_chip_mem:on_chip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088630640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088630640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088630640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088630640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rtl/mem_prob/uart_test_1_2_sigma6.hex " "Parameter \"init_file\" = \"rtl/mem_prob/uart_test_1_2_sigma6.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088630640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088630640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 17920 " "Parameter \"maximum_depth\" = \"17920\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088630640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 17920 " "Parameter \"numwords_a\" = \"17920\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088630640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8960 " "Parameter \"numwords_b\" = \"8960\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088630640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088630640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088630640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088630640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088630640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088630640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088630640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088630640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088630640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 8 " "Parameter \"width_byteena_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088630640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088630640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088630640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712088630640 ""}  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712088630640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lia2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lia2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lia2 " "Found entity 1: altsyncram_lia2" {  } { { "db/altsyncram_lia2.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/altsyncram_lia2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088630793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088630793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lia2 NIOS_UART:u0\|NIOS_UART_on_chip_mem:on_chip_mem\|altsyncram:the_altsyncram\|altsyncram_lia2:auto_generated " "Elaborating entity \"altsyncram_lia2\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_on_chip_mem:on_chip_mem\|altsyncram:the_altsyncram\|altsyncram_lia2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088630794 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "uart_test_1_2_sigma6.hex 364 10 " "Width of data items in \"uart_test_1_2_sigma6.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 364 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "1 uart_test_1_2_sigma6.hex " "Data at line (1) of memory initialization file \"uart_test_1_2_sigma6.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/mem_prob/uart_test_1_2_sigma6.hex" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/mem_prob/uart_test_1_2_sigma6.hex" 1 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1712088630839 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 uart_test_1_2_sigma6.hex " "Data at line (2) of memory initialization file \"uart_test_1_2_sigma6.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/mem_prob/uart_test_1_2_sigma6.hex" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/mem_prob/uart_test_1_2_sigma6.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1712088630839 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 uart_test_1_2_sigma6.hex " "Data at line (3) of memory initialization file \"uart_test_1_2_sigma6.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/mem_prob/uart_test_1_2_sigma6.hex" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/mem_prob/uart_test_1_2_sigma6.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1712088630839 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 uart_test_1_2_sigma6.hex " "Data at line (4) of memory initialization file \"uart_test_1_2_sigma6.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/mem_prob/uart_test_1_2_sigma6.hex" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/mem_prob/uart_test_1_2_sigma6.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1712088630839 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 uart_test_1_2_sigma6.hex " "Data at line (5) of memory initialization file \"uart_test_1_2_sigma6.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/mem_prob/uart_test_1_2_sigma6.hex" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/mem_prob/uart_test_1_2_sigma6.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1712088630839 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 uart_test_1_2_sigma6.hex " "Data at line (6) of memory initialization file \"uart_test_1_2_sigma6.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/mem_prob/uart_test_1_2_sigma6.hex" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/mem_prob/uart_test_1_2_sigma6.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1712088630839 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 uart_test_1_2_sigma6.hex " "Data at line (7) of memory initialization file \"uart_test_1_2_sigma6.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/mem_prob/uart_test_1_2_sigma6.hex" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/mem_prob/uart_test_1_2_sigma6.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1712088630839 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 uart_test_1_2_sigma6.hex " "Data at line (8) of memory initialization file \"uart_test_1_2_sigma6.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/mem_prob/uart_test_1_2_sigma6.hex" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/mem_prob/uart_test_1_2_sigma6.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1712088630839 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 uart_test_1_2_sigma6.hex " "Data at line (9) of memory initialization file \"uart_test_1_2_sigma6.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/mem_prob/uart_test_1_2_sigma6.hex" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/mem_prob/uart_test_1_2_sigma6.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1712088630839 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 uart_test_1_2_sigma6.hex " "Data at line (10) of memory initialization file \"uart_test_1_2_sigma6.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/mem_prob/uart_test_1_2_sigma6.hex" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/mem_prob/uart_test_1_2_sigma6.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1712088630839 ""}  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/mem_prob/uart_test_1_2_sigma6.hex" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/mem_prob/uart_test_1_2_sigma6.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1712088630839 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "17920 1454 C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/mem_prob/uart_test_1_2_sigma6.hex " "Memory depth (17920) in the design file differs from memory depth (1454) in the Memory Initialization File \"C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/mem_prob/uart_test_1_2_sigma6.hex\" -- setting initial value for remaining addresses to 0" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v" 101 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1712088630842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_0na.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_0na.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_0na " "Found entity 1: decode_0na" {  } { { "db/decode_0na.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/decode_0na.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088631154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088631154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_0na NIOS_UART:u0\|NIOS_UART_on_chip_mem:on_chip_mem\|altsyncram:the_altsyncram\|altsyncram_lia2:auto_generated\|decode_0na:decode2 " "Elaborating entity \"decode_0na\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_on_chip_mem:on_chip_mem\|altsyncram:the_altsyncram\|altsyncram_lia2:auto_generated\|decode_0na:decode2\"" {  } { { "db/altsyncram_lia2.tdf" "decode2" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/altsyncram_lia2.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088631155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tib " "Found entity 1: mux_tib" {  } { { "db/mux_tib.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/mux_tib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088631225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088631225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tib NIOS_UART:u0\|NIOS_UART_on_chip_mem:on_chip_mem\|altsyncram:the_altsyncram\|altsyncram_lia2:auto_generated\|mux_tib:mux4 " "Elaborating entity \"mux_tib\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_on_chip_mem:on_chip_mem\|altsyncram:the_altsyncram\|altsyncram_lia2:auto_generated\|mux_tib:mux4\"" {  } { { "db/altsyncram_lia2.tdf" "mux4" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/altsyncram_lia2.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088631226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2jb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2jb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2jb " "Found entity 1: mux_2jb" {  } { { "db/mux_2jb.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/mux_2jb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088631337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088631337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2jb NIOS_UART:u0\|NIOS_UART_on_chip_mem:on_chip_mem\|altsyncram:the_altsyncram\|altsyncram_lia2:auto_generated\|mux_2jb:mux5 " "Elaborating entity \"mux_2jb\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_on_chip_mem:on_chip_mem\|altsyncram:the_altsyncram\|altsyncram_lia2:auto_generated\|mux_2jb:mux5\"" {  } { { "db/altsyncram_lia2.tdf" "mux5" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/altsyncram_lia2.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088631338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_uart_0 NIOS_UART:u0\|NIOS_UART_uart_0:uart_0 " "Elaborating entity \"NIOS_UART_uart_0\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_uart_0:uart_0\"" {  } { { "qsys/NIOS_UART/synthesis/NIOS_UART.v" "uart_0" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/NIOS_UART.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088631434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_uart_0_tx NIOS_UART:u0\|NIOS_UART_uart_0:uart_0\|NIOS_UART_uart_0_tx:the_NIOS_UART_uart_0_tx " "Elaborating entity \"NIOS_UART_uart_0_tx\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_uart_0:uart_0\|NIOS_UART_uart_0_tx:the_NIOS_UART_uart_0_tx\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" "the_NIOS_UART_uart_0_tx" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088631440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_uart_0_rx NIOS_UART:u0\|NIOS_UART_uart_0:uart_0\|NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx " "Elaborating entity \"NIOS_UART_uart_0_rx\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_uart_0:uart_0\|NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" "the_NIOS_UART_uart_0_rx" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088631449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_uart_0_rx_stimulus_source NIOS_UART:u0\|NIOS_UART_uart_0:uart_0\|NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx\|NIOS_UART_uart_0_rx_stimulus_source:the_NIOS_UART_uart_0_rx_stimulus_source " "Elaborating entity \"NIOS_UART_uart_0_rx_stimulus_source\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_uart_0:uart_0\|NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx\|NIOS_UART_uart_0_rx_stimulus_source:the_NIOS_UART_uart_0_rx_stimulus_source\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" "the_NIOS_UART_uart_0_rx_stimulus_source" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088631460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_uart_0_regs NIOS_UART:u0\|NIOS_UART_uart_0:uart_0\|NIOS_UART_uart_0_regs:the_NIOS_UART_uart_0_regs " "Elaborating entity \"NIOS_UART_uart_0_regs\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_uart_0:uart_0\|NIOS_UART_uart_0_regs:the_NIOS_UART_uart_0_regs\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" "the_NIOS_UART_uart_0_regs" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088631466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_mm_interconnect_0 NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"NIOS_UART_mm_interconnect_0\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\"" {  } { { "qsys/NIOS_UART/synthesis/NIOS_UART.v" "mm_interconnect_0" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/NIOS_UART.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088631475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088631559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088631571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088631585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:on_chip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:on_chip_mem_s1_translator\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "on_chip_mem_s1_translator" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088631601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "uart_0_s1_translator" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088631616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088631634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088631646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088631658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088631674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088631689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_mm_interconnect_0_router NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_router:router " "Elaborating entity \"NIOS_UART_mm_interconnect_0_router\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_router:router\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "router" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 1176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088631719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_mm_interconnect_0_router_default_decode NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_router:router\|NIOS_UART_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"NIOS_UART_mm_interconnect_0_router_default_decode\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_router:router\|NIOS_UART_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088631734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_mm_interconnect_0_router_002 NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"NIOS_UART_mm_interconnect_0_router_002\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_router_002:router_002\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "router_002" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 1208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088631743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_mm_interconnect_0_router_002_default_decode NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_router_002:router_002\|NIOS_UART_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"NIOS_UART_mm_interconnect_0_router_002_default_decode\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_router_002:router_002\|NIOS_UART_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088631753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_mm_interconnect_0_cmd_demux NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"NIOS_UART_mm_interconnect_0_cmd_demux\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "cmd_demux" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 1269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088631764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_mm_interconnect_0_cmd_mux NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"NIOS_UART_mm_interconnect_0_cmd_mux\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "cmd_mux" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 1321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088631775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088631790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088631798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_mm_interconnect_0_rsp_demux NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"NIOS_UART_mm_interconnect_0_rsp_demux\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "rsp_demux" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 1390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088631812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_mm_interconnect_0_rsp_mux NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"NIOS_UART_mm_interconnect_0_rsp_mux\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "rsp_mux" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 1465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088631823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088631836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088631843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_mm_interconnect_0_avalon_st_adapter NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"NIOS_UART_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 1523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088631853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0 NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088631860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_irq_mapper NIOS_UART:u0\|NIOS_UART_irq_mapper:irq_mapper " "Elaborating entity \"NIOS_UART_irq_mapper\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_irq_mapper:irq_mapper\"" {  } { { "qsys/NIOS_UART/synthesis/NIOS_UART.v" "irq_mapper" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/NIOS_UART.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088631874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NIOS_UART:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NIOS_UART:u0\|altera_reset_controller:rst_controller\"" {  } { { "qsys/NIOS_UART/synthesis/NIOS_UART.v" "rst_controller" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/NIOS_UART.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088631881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NIOS_UART:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NIOS_UART:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088631891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NIOS_UART:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NIOS_UART:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088631897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NIOS_UART:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NIOS_UART:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "qsys/NIOS_UART/synthesis/NIOS_UART.v" "rst_controller_001" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/NIOS_UART.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088631905 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1712088633347 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.04.02.16:10:35 Progress: Loading sldebe3d027/alt_sld_fab_wrapper_hw.tcl " "2024.04.02.16:10:35 Progress: Loading sldebe3d027/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088635643 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088637363 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088637440 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088639505 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088639556 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088639620 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088639682 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088639693 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088639693 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1712088640374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldebe3d027/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldebe3d027/alt_sld_fab.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/ip/sldebe3d027/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088640530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088640530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088640578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088640578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088640588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088640588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088640631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088640631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088640684 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088640684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088640684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712088640720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088640720 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RX 19 " "Ignored 19 assignments for entity \"RX\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 9 1712088647107 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "channel 19 " "Ignored 19 assignments for entity \"channel\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 9 1712088647107 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RX 19 " "Ignored 19 assignments for entity \"RX\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 7 1712088647123 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "channel 19 " "Ignored 19 assignments for entity \"channel\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 7 1712088647123 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RX 19 " "Ignored 19 assignments for entity \"RX\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 10 1712088647136 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "channel 19 " "Ignored 19 assignments for entity \"channel\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 10 1712088647136 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RX 19 " "Ignored 19 assignments for entity \"RX\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1712088647143 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "channel 19 " "Ignored 19 assignments for entity \"channel\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1712088647144 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RX 19 " "Ignored 19 assignments for entity \"RX\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 6 1712088647218 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "channel 19 " "Ignored 19 assignments for entity \"channel\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 6 1712088647218 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "de1soc_top 24 " "Ignored 24 assignments for entity \"de1soc_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1712088647108 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1712088647108 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1712088647108 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1712088647108 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1712088647108 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1712088647108 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1712088647108 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1712088647108 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1712088647108 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1712088647108 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1712088647108 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1712088647108 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1712088647108 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1712088647108 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1712088647108 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1712088647108 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1712088647108 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1712088647108 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1712088647108 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1712088647108 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1712088647108 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1712088647108 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1712088647108 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1712088647108 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 9 1712088647108 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "de1soc_top 24 " "Ignored 24 assignments for entity \"de1soc_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1712088647137 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1712088647137 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1712088647137 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1712088647137 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1712088647137 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1712088647137 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1712088647137 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1712088647137 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1712088647137 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1712088647137 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1712088647137 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1712088647137 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1712088647137 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1712088647137 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1712088647137 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1712088647137 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1712088647137 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1712088647137 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1712088647137 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1712088647137 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1712088647137 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1712088647137 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1712088647137 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1712088647137 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 10 1712088647137 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "de1soc_top 24 " "Ignored 24 assignments for entity \"de1soc_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1712088647123 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1712088647123 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1712088647123 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1712088647123 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1712088647123 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1712088647123 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1712088647123 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1712088647123 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1712088647123 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1712088647123 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1712088647123 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1712088647123 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1712088647123 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1712088647123 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1712088647123 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1712088647123 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1712088647123 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1712088647123 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1712088647123 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1712088647123 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1712088647123 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1712088647123 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1712088647123 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1712088647123 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 7 1712088647123 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "de1soc_top 24 " "Ignored 24 assignments for entity \"de1soc_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1712088647144 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1712088647144 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1712088647144 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1712088647144 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1712088647144 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1712088647144 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1712088647144 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1712088647144 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1712088647144 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1712088647144 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1712088647144 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1712088647144 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1712088647144 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1712088647144 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1712088647144 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1712088647144 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1712088647144 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1712088647144 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1712088647144 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1712088647144 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1712088647144 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1712088647144 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1712088647144 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1712088647144 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1712088647144 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RX 19 " "Ignored 19 assignments for entity \"RX\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 15 1712088647317 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "channel 19 " "Ignored 19 assignments for entity \"channel\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 15 1712088647317 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RX 19 " "Ignored 19 assignments for entity \"RX\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 12 1712088647346 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "channel 19 " "Ignored 19 assignments for entity \"channel\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 12 1712088647346 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RX 19 " "Ignored 19 assignments for entity \"RX\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1712088647369 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "channel 19 " "Ignored 19 assignments for entity \"channel\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1712088647369 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RX 19 " "Ignored 19 assignments for entity \"RX\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 8 1712088647368 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "channel 19 " "Ignored 19 assignments for entity \"channel\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 8 1712088647368 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RX 19 " "Ignored 19 assignments for entity \"RX\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 13 1712088647377 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "channel 19 " "Ignored 19 assignments for entity \"channel\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 13 1712088647377 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RX 19 " "Ignored 19 assignments for entity \"RX\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 11 1712088647408 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "channel 19 " "Ignored 19 assignments for entity \"channel\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 11 1712088647408 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "de1soc_top 24 " "Ignored 24 assignments for entity \"de1soc_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1712088647219 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1712088647219 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1712088647219 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1712088647219 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1712088647219 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1712088647219 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1712088647219 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1712088647219 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1712088647219 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1712088647219 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1712088647219 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1712088647219 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1712088647219 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1712088647219 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1712088647219 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1712088647219 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1712088647219 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1712088647219 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1712088647219 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1712088647219 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1712088647219 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1712088647219 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1712088647219 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1712088647219 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 6 1712088647219 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "de1soc_top 24 " "Ignored 24 assignments for entity \"de1soc_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 12 1712088647346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 12 1712088647346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 12 1712088647346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 12 1712088647346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 12 1712088647346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 12 1712088647346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 12 1712088647346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 12 1712088647346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 12 1712088647346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 12 1712088647346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 12 1712088647346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 12 1712088647346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 12 1712088647346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 12 1712088647346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 12 1712088647346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 12 1712088647346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 12 1712088647346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 12 1712088647346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 12 1712088647346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 12 1712088647346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 12 1712088647346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 12 1712088647346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 12 1712088647346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 12 1712088647346 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 12 1712088647346 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "de1soc_top 24 " "Ignored 24 assignments for entity \"de1soc_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1712088647370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1712088647370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1712088647370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1712088647370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1712088647370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1712088647370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1712088647370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1712088647370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1712088647370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1712088647370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1712088647370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1712088647370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1712088647370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1712088647370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1712088647370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1712088647370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1712088647370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1712088647370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1712088647370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1712088647370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1712088647370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1712088647370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1712088647370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1712088647370 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1712088647370 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "de1soc_top 24 " "Ignored 24 assignments for entity \"de1soc_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1712088647368 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1712088647368 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1712088647368 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1712088647368 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1712088647368 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1712088647368 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1712088647368 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1712088647368 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1712088647368 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1712088647368 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1712088647368 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1712088647368 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1712088647368 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1712088647368 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1712088647368 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1712088647368 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1712088647368 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1712088647368 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1712088647368 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1712088647368 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1712088647368 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1712088647368 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1712088647368 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1712088647368 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 8 1712088647368 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "de1soc_top 24 " "Ignored 24 assignments for entity \"de1soc_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 13 1712088647378 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 13 1712088647378 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 13 1712088647378 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 13 1712088647378 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 13 1712088647378 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 13 1712088647378 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 13 1712088647378 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 13 1712088647378 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 13 1712088647378 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 13 1712088647378 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 13 1712088647378 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 13 1712088647378 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 13 1712088647378 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 13 1712088647378 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 13 1712088647378 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 13 1712088647378 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 13 1712088647378 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 13 1712088647378 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 13 1712088647378 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 13 1712088647378 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 13 1712088647378 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 13 1712088647378 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 13 1712088647378 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 13 1712088647378 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 13 1712088647378 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RX 19 " "Ignored 19 assignments for entity \"RX\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1712088647556 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "channel 19 " "Ignored 19 assignments for entity \"channel\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1712088647556 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "de1soc_top 24 " "Ignored 24 assignments for entity \"de1soc_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1712088647409 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1712088647409 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1712088647409 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1712088647409 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1712088647409 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1712088647409 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1712088647409 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1712088647409 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1712088647409 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1712088647409 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1712088647409 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1712088647409 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1712088647409 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1712088647409 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1712088647409 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1712088647409 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1712088647409 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1712088647409 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1712088647409 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1712088647409 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1712088647409 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1712088647409 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1712088647409 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1712088647409 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 11 1712088647409 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "de1soc_top 24 " "Ignored 24 assignments for entity \"de1soc_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 15 1712088647317 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 15 1712088647317 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 15 1712088647317 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 15 1712088647317 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 15 1712088647317 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 15 1712088647317 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 15 1712088647317 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 15 1712088647317 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 15 1712088647317 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 15 1712088647317 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 15 1712088647317 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 15 1712088647317 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 15 1712088647317 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 15 1712088647317 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 15 1712088647317 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 15 1712088647317 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 15 1712088647317 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 15 1712088647317 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 15 1712088647317 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 15 1712088647317 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 15 1712088647317 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 15 1712088647317 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 15 1712088647317 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 15 1712088647317 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 15 1712088647317 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RX 19 " "Ignored 19 assignments for entity \"RX\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 14 1712088647733 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "channel 19 " "Ignored 19 assignments for entity \"channel\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 14 1712088647733 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "de1soc_top 24 " "Ignored 24 assignments for entity \"de1soc_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1712088647556 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1712088647556 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1712088647556 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1712088647556 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1712088647556 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1712088647556 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1712088647556 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1712088647556 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1712088647556 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1712088647556 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1712088647556 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1712088647556 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1712088647556 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1712088647556 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1712088647556 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1712088647556 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1712088647556 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1712088647556 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1712088647556 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1712088647556 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1712088647556 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1712088647556 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1712088647556 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1712088647556 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1712088647556 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RX 19 " "Ignored 19 assignments for entity \"RX\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1712088647855 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "channel 19 " "Ignored 19 assignments for entity \"channel\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1712088647855 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "de1soc_top 24 " "Ignored 24 assignments for entity \"de1soc_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 14 1712088647733 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 14 1712088647733 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 14 1712088647733 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 14 1712088647733 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 14 1712088647733 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 14 1712088647733 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 14 1712088647733 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 14 1712088647733 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 14 1712088647733 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 14 1712088647733 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 14 1712088647733 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 14 1712088647733 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 14 1712088647733 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 14 1712088647733 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 14 1712088647733 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 14 1712088647733 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 14 1712088647733 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 14 1712088647733 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 14 1712088647733 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 14 1712088647733 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 14 1712088647733 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 14 1712088647733 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 14 1712088647733 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 14 1712088647733 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 14 1712088647733 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "de1soc_top 24 " "Ignored 24 assignments for entity \"de1soc_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1712088647856 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1712088647856 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1712088647856 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1712088647856 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1712088647856 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1712088647856 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1712088647856 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1712088647856 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1712088647856 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1712088647856 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1712088647856 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1712088647856 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1712088647856 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1712088647856 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1712088647856 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1712088647856 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1712088647856 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1712088647856 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1712088647856 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1712088647856 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1712088647856 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1712088647856 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1712088647856 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1712088647856 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1712088647856 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RX 19 " "Ignored 19 assignments for entity \"RX\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1712088648212 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "channel 19 " "Ignored 19 assignments for entity \"channel\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1712088648212 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RX 19 " "Ignored 19 assignments for entity \"RX\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1712088648322 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "channel 19 " "Ignored 19 assignments for entity \"channel\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1712088648322 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "de1soc_top 24 " "Ignored 24 assignments for entity \"de1soc_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1712088648212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1712088648212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1712088648212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1712088648212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1712088648212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1712088648212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1712088648212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1712088648212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1712088648212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1712088648212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1712088648212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1712088648212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1712088648212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1712088648212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1712088648212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1712088648212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1712088648212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1712088648212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1712088648212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1712088648212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1712088648212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1712088648212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1712088648212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1712088648212 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1712088648212 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "de1soc_top 24 " "Ignored 24 assignments for entity \"de1soc_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1712088648322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1712088648322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1712088648322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1712088648322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1712088648322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1712088648322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1712088648322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1712088648322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1712088648322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1712088648322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1712088648322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1712088648322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1712088648322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1712088648322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1712088648322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1712088648322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1712088648322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1712088648322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1712088648322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1712088648322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1712088648322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1712088648322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1712088648322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1712088648322 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1712088648322 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1712088649453 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712088654216 "|SerDes_Sys|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712088654216 "|SerDes_Sys|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712088654216 "|SerDes_Sys|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712088654216 "|SerDes_Sys|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712088654216 "|SerDes_Sys|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712088654216 "|SerDes_Sys|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712088654216 "|SerDes_Sys|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712088654216 "|SerDes_Sys|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1712088654216 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088654823 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "91 " "91 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712088658236 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RX 19 " "Ignored 19 assignments for entity \"RX\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1712088658735 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "channel 19 " "Ignored 19 assignments for entity \"channel\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1712088658736 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "de1soc_top 24 " "Ignored 24 assignments for entity \"de1soc_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712088658736 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712088658736 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712088658736 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712088658736 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712088658736 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712088658736 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712088658736 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712088658736 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712088658736 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712088658736 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712088658736 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712088658736 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712088658736 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712088658736 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712088658736 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712088658736 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712088658736 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712088658736 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712088658736 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712088658736 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712088658736 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712088658736 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712088658736 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712088658736 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1712088658736 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/output_files/SerDes_Sys.map.smsg " "Generated suppressed messages file C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/output_files/SerDes_Sys.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088659028 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "12 0 1 0 0 " "Adding 12 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712088662046 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712088662046 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1712088662601 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1712088662601 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712088663188 "|SerDes_Sys|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712088663188 "|SerDes_Sys|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712088663188 "|SerDes_Sys|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712088663188 "|SerDes_Sys|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712088663188 "|SerDes_Sys|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712088663188 "|SerDes_Sys|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712088663188 "|SerDes_Sys|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712088663188 "|SerDes_Sys|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712088663188 "|SerDes_Sys|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712088663188 "|SerDes_Sys|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712088663188 "|SerDes_Sys|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712088663188 "|SerDes_Sys|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712088663188 "|SerDes_Sys|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1712088663188 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15882 " "Implemented 15882 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712088663223 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712088663223 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15174 " "Implemented 15174 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712088663223 ""} { "Info" "ICUT_CUT_TM_RAMS" "672 " "Implemented 672 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1712088663223 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1712088663223 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1712088663223 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712088663223 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 525 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 525 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5191 " "Peak virtual memory: 5191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712088663353 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr  2 16:11:03 2024 " "Processing ended: Tue Apr  2 16:11:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712088663353 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712088663353 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712088663353 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712088663353 ""}
