

<!DOCTYPE html>
<html lang="en">

<head>

  <meta charset="utf-8" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  <meta name="generator" content="HelpNDoc Personal Edition 9.0.0.156">
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <link rel="icon" href="favicon.ico"/>

  <title>Clearing field after sw write</title>
  <meta name="description" content="Complete documentation of IDesignSpec suite of products" /> 
  <meta name="keywords" content="Advanced Topics">



  
  

  <!-- Twitter Card data -->
  <meta name="twitter:card" content="summary">
  <meta name="twitter:title" content="Clearing field after sw write">
  <meta name="twitter:description" content="Complete documentation of IDesignSpec suite of products">

  <!-- Open Graph data -->
  <meta property="og:title" content="Clearing field after sw write" />
  <meta property="og:type" content="article" />
  <meta property="og:description" content="Complete documentation of IDesignSpec suite of products" />
  <meta property="og:site_name" content="IDesignSpec&trade;" /> 

  <!-- Bootstrap core CSS -->
  <link href="vendors/bootstrap-3.4.1/css/bootstrap.min.css" rel="stylesheet"/>

  <!-- IE10 viewport hack for Surface/desktop Windows 8 bug -->
  <link href="vendors/bootstrap-3.4.1/css/ie10-viewport-bug-workaround.css" rel="stylesheet"/>

  <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
  <!--[if lt IE 9]>
      <script src="vendors/html5shiv-3.7.3/html5shiv.min.js"></script>
      <script src="vendors/respond-1.4.2/respond.min.js"></script>
    <![endif]-->

  <!-- JsTree styles -->
  <link href="vendors/jstree-3.3.10/themes/default/style.min.css" rel="stylesheet"/>

  <!-- Hnd styles -->
  <link href="css/layout.min.css" rel="stylesheet" />
  <link href="css/effects.min.css" rel="stylesheet" />
  <link href="css/theme-light-blue.min.css" rel="stylesheet" />
  <link href="css/print.min.css" rel="stylesheet" media="print" />
  <style type="text/css">nav { width: 350px} @media screen and (min-width:769px) { body.md-nav-expanded div#main { margin-left: 350px} body.md-nav-expanded header { padding-left: 364px} }</style>
  <style type="text/css">.navigation #inline-toc { width: auto !important}</style>

  <!-- Content style -->
  <link href="css/hnd.content.css" rel="stylesheet" />

  



</head>

<body class="md-nav-expanded">



  

  <div id="skip-link">
    <a href="#main-content" class="element-invisible">Skip to main content</a>
  </div>

  <header class="headroom">
    <button class="hnd-toggle btn btn-default">
      <span class="sr-only">Toggle navigation</span>
      <span class="icon-bar"></span><span class="icon-bar"></span><span class="icon-bar"></span>        
    </button>
    <h1>IDesignSpec&trade;</h1>
    
  </header>

  <nav id="panel-left" class="md-nav-expanded">
    <!-- Nav tabs -->
    <ul class="tab-tabs nav nav-tabs" role="tablist">
      <li id="nav-close" role="presentation"> 
        <button class="hnd-toggle btn btn-default" aria-label="close">
          <span class="glyphicon glyphicon-remove" aria-hidden="true"></span>
        </button>
      </li>
      
	  
        <li role="presentation" class="tab active">
            <a href="#contents" id="tab-contents" aria-controls="contents" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-list"></i>
                Contents
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#index" id="tab-index" aria-controls="index" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-asterisk"></i>
                Index
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#search" id="tab-search" aria-controls="search" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-search"></i>
                Search
            </a>
        </li>
      
    </ul>  <!-- /Nav tabs -->

    <!-- Tab panes -->
    <div class="tab-content">
	  
      <div role="tabpanel" class="tab-pane active" id="contents">
        <div id="toc" class="tree-container unselectable"
            data-url="_toc.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /contents-->
      
      <div role="tabpanel" class="tab-pane" id="index">
        <div id="keywords" class="tree-container unselectable"
            data-url="_keywords.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /index-->
      
      <div role="tabpanel" class="tab-pane" id="search">
        <div class="search-content">
          <div class="search-input">
            <form id="search-form">
              <div class="form-group">
                <div class="input-group">
                  <input type="text" class="form-control" id="input-search" name="input-search" placeholder="Search..." aria-label="Search..." />
                  <span class="input-group-btn">
                    <button class="btn btn-default" type="submit" aria-label="Search...">
                      <span class="glyphicon glyphicon-search" aria-hidden="true"></span>
                    </button>
                  </span>
                </div>
              </div>
            </form>
          </div>  <!-- /search-input -->
          <div class="search-result">
            <div id="search-info"></div>
            <div class="tree-container unselectable" id="search-tree"></div>
          </div>  <!-- /search-result -->
        </div>  <!-- /search-content -->
      </div>  <!-- /search-->
      
    </div>  <!-- /Tab panes -->

  </nav>

  <div id="main">

    <article>
        <div id="topic-content" class="container-fluid" 
		  data-hnd-id="Clearingfieldafterswwrite"
		  data-hnd-context="431"
		  data-hnd-title="Clearing field after sw write"
		>
            
                <div class="navigation">
                    <ol class="breadcrumb">
                        <li><a href="AdvancedTopics.html">Advanced Topics</a></li><li><a href="AdvancedRTL.html">Advanced RTL</a></li>
                    </ol>
                    <div class="nav-arrows">
                        <div class="btn-group btn-group" role="group"><a class="btn btn-default" href="AdvancedRTL.html" title="Advanced RTL" role="button"><span class="glyphicon glyphicon-menu-up" aria-hidden="true"></span></a><a class="btn btn-default" href="FieldParameterization.html" title="Field Parameterization" role="button"><span class="glyphicon glyphicon-menu-left" aria-hidden="true"></span></a><a class="btn btn-default" href="sv_guard_band.html" title="sv_guard_band" role="button"><span class="glyphicon glyphicon-menu-right" aria-hidden="true"></span></a></div>
                    </div>
                </div> 
            

            <a id="main-content"></a>

            <h2>Clearing field after sw write</h2>

            <div class="main-content">
                
<p class="rvps2"><a name="rtl.sw_write"></a><span class="rvts198"><br/></span></p>
<p class="rvps12"><span class="rvts34">“rtl.sw_write=clear” clears the register field location one cycle after the sw or hw write occurs on it. So when“1” is written on the field then it gets set for 1 cycle and then gets cleared in the next cycle.&nbsp; The sw read value from this register field can be then assumed to be zero always (it can be non-zero in case of pipelined transactions, where wr_stb and rd_stb come in consecutive cycles).&nbsp;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps12"><span class="rvts128">Note: It is supported in Verilog (v.6.12.20.0 onwards) and UVM (v7.8.0.0 onwards)</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts126">IDS-Word</span></p>
<p class="rvps2"><span class="rvts126"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem3719.png"></p>
<p class="rvps3"><span class="rvts126"><br/></span></p>
<p class="rvps3"><span class="rvts126"><br/></span></p>
<p class="rvps3"><span class="rvts198"><br/></span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts126">IDS-Excel</span></p>
<p class="rvps2"><span class="rvts483"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem3721.png"></p>
<p class="rvps2"><span class="rvts126">SystemRDL</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps14"><span class="rvts370">property rtl_sw_write {type = string ; component = reg;};</span></p>
<p class="rvps14"><span class="rvts370">addrmap Block1 {</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;reg reg1 {</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">rtl_sw_write = "clear";</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}f1[0:0] = 1'h0 ;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;};</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;reg1 reg1;</span></p>
<p class="rvps14"><span class="rvts370">};</span></p>
<p class="rvps14"><span class="rvts29">&nbsp;</span></p>
<p class="rvps14"><span class="rvts126">Generated RTL (Verilog)</span></p>
<p class="rvps14"><span class="rvts29">&nbsp;</span></p>
<p class="rvps14"><span class="rvts370">always @(posedge clk)</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp; begin</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp; if (!reset_l)</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; begin</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; reg1_f1_q&nbsp; &lt;=32'b00000000000000000000000000000000;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; end</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp; else</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; begin</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; if (reg1_f1_in_enb) &nbsp; // F1 : HW Write</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; begin</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; reg1_f1_q &lt;= reg1_f1_in;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; end</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; else</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; begin &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; if (reg1_wr_valid) &nbsp; // F1 : SW Write</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; begin</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; reg1_f1_q &lt;=&nbsp; ( wr_data[31 : 0] &amp; reg_enb[31 : 0] ) | (reg1_f1_q &amp; (~reg_enb[31 : 0]));</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; end &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><span class="rvts373">else</span></p>
<p class="rvps14"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; begin</span></p>
<p class="rvps14"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; reg1_f1_q &lt;= 32'h0;</span></p>
<p class="rvps14"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; end</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; end&nbsp; // sw_write_close</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; end</span></p>
<p class="rvps14"><span class="rvts370">end // always clk</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps12"><span class="rvts175">Generated UVM</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps12"><span class="rvts34">When this property is used, “agni_wr_clear_cb”, is attached with all writable fields</span><span class="rvts128">.</span><span class="rvts34"> The callback updates the field’s mirror value to 0 in case of the write transaction during post_predict stage. This allows both 0 and 1 write transaction values to get sampled but at the end of the transaction the mirror value is 0. In UVM RAL, the mirror value is the value that the model predicts DUT to be holding. The&nbsp; callback, thus, allows the UVM_CHECK mirror sequence to pass, as on read both DUT and UVM model mirror values are 0.</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps12"><span class="rvts34">The “agni_wr_clear_cb” callback also disables the UVM_CHECK feature of the mirror transaction on UVM_BACKDOOR reads, to avoid mismatch error in the uncertainty window (when DUT is still 1 while model mirror value updates to 0). In a sequence “sw write = 1 and backdoor read”, the DUT clears after one cycle so the backdoor read value is 1, but the model value would be 0 (mirror gets updated at the end of write = 1 transaction), causing a mismatch. Thus one cycle after a write transaction is the uncertainty window that DUT takes to clear out.</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps149"><span class="rvts370">class agni_wr_clear_cb extends uvm_reg_cbs;</span></p>
<p class="rvps149"><span class="rvts370">. . .</span></p>
<p class="rvps153"><span class="rvts370">virtual function void post_predict(input uvm_reg_field&nbsp; fld,</span></p>
<p class="rvps149"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;input uvm_reg_data_t previous,</span></p>
<p class="rvps149"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;inout uvm_reg_data_t value,</span></p>
<p class="rvps149"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;input uvm_predict_e&nbsp; kind,</span></p>
<p class="rvps149"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;input uvm_path_e &nbsp; &nbsp; path,</span></p>
<p class="rvps149"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;input uvm_reg_map&nbsp; &nbsp; map);</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps149"><span class="rvts370">if (kind == UVM_PREDICT_WRITE) begin&nbsp;</span></p>
<p class="rvps149"><span class="rvts370">value = 0;</span></p>
<p class="rvps149"><span class="rvts370">end&nbsp;</span></p>
<p class="rvps149"><span class="rvts370">if ((kind == UVM_PREDICT_READ) &amp;&amp; (path == UVM_BACKDOOR)) begin&nbsp;</span></p>
<p class="rvps149"><span class="rvts370">// Disable UVM CHECK to avoid uncertainty window (as DUT clear out after one clock cycle)</span></p>
<p class="rvps149"><span class="rvts370">fld.set_compare(UVM_NO_CHECK);</span></p>
<p class="rvps149"><span class="rvts370">end&nbsp;</span></p>
<p class="rvps149"><span class="rvts370">endfunction</span></p>
<p class="rvps149"><span class="rvts370">endclass</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps12"><span class="rvts128">Note:</span><span class="rvts62"> </span><span class="rvts128">While creating this UVM model, an assumption is made that the SW read back value from the RTL of the register is always zero. This is mostly true (except for pipelined transactions on IDS target which support one cycle read) and matches the design intent.&nbsp;</span></p>
<h3 class="rvps543"><span class="rvts0"><span class="rvts126">Coverage</span></span></h3>
<p class="rvps2"><span class="rvts34">For a field having sw access “rw” and “rtl.sw_write=clear”:</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<div class="rvps2">
<table width="624" cellpadding="6" style="border-width: 0px; border-collapse: collapse;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #000000; border-style: solid; vertical-align: top;">
   <p class="rvps2"><span class="rvts34">Bus Transaction&nbsp;</span></p>
  </td>
  <td style="border-width : 1px; border-color: #000000; border-style: solid; vertical-align: top;">
   <p class="rvps2"><span class="rvts34">Coverpoint Values</span></p>
  </td>
  <td style="border-width : 1px; border-color: #000000; border-style: solid; vertical-align: top;">
   <p class="rvps2"><span class="rvts29"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #000000; border-style: solid; vertical-align: top;">
   <p class="rvps2"><span class="rvts34">Write&nbsp;</span></p>
  </td>
  <td style="border-width : 1px; border-color: #000000; border-style: solid; vertical-align: top;">
   <p class="rvps2"><span class="rvts34">0 and 1</span></p>
  </td>
  <td style="border-width : 1px; border-color: #000000; border-style: solid; vertical-align: top;">
   <p class="rvps2"><span class="rvts34">Both write value=1 and write value=0 must be sampled</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #000000; border-style: solid; vertical-align: top;">
   <p class="rvps2"><span class="rvts34">Read</span></p>
  </td>
  <td style="border-width : 1px; border-color: #000000; border-style: solid; vertical-align: top;">
   <p class="rvps2"><span class="rvts34">0</span></p>
  </td>
  <td style="border-width : 1px; border-color: #000000; border-style: solid; vertical-align: top;">
   <p class="rvps2"><span class="rvts34">Only read value=0 must be sample&nbsp;</span></p>
   <p class="rvps2"><span class="rvts128">Note: read value=1 is illegal</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<p class="rvps2"><span class="rvts16">Property rtl.write=swc</span><a name="swclear"></a><span class="rvts16">lear</span></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<p class="rvps2"><span class="rvts392">Example:</span><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts21">IDS-NG</span><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts21">IDS-Word</span><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts21">IDS-Excel</span><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts21">SystemRDL</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">The power and HW write clear problem can be avoided by flopping the SW write signal ‘Reg1_wr_valid’ and with the help of this flopped signal ‘Reg1_wr_valid_delay’, register’s value can be cleared. So, this way IDS can reduce the power and will clear only SW write.</span></p>
<p class="rvps2"><span class="rvts14">For doing this we have introduced a property ‘rtl.write’. The value of this &nbsp;property would be ‘swclear’ i.e., </span><span class="rvts15">{rtl.write=swclear}</span><span class="rvts14">.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 674px; height : 206px; padding : 1px;" src="lib/NewItem4852.png"></p>
<p class="rvps3"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Spreadsheet View</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 796px; height : 124px; padding : 1px;" src="lib/NewItem4853.png"></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts483"><br/></span></p>
<p class="rvps2"><span class="rvts349">SystemRDL</span></p>
<p class="rvps2"><span class="rvts349"><br/></span></p>
<p class="rvps2"><span class="rvts483">property rtl_write {type = string ; component = reg;};</span></p>
<p class="rvps2"><span class="rvts483">addrmap Block1 {&nbsp;</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; reg Reg1 {</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; rtl_write = "swclear";</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; field {</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp; hw = rw;</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp; sw = rw;&nbsp;</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; }F1[31:0] = 32'h2 ; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; };</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; Reg1 Reg1;</span></p>
<p class="rvps2"><span class="rvts483">};</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">Generated RTL Output:</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356">&nbsp; always @(posedge clk)</span></p>
<p class="rvps2"><span class="rvts356"></span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;if (!reset_l)</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;begin</span></p>
<p class="rvps2"><span class="rvts356"></span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; Reg1_wr_valid_delay &lt;= 1'b0;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;end</span></p>
<p class="rvps2"><span class="rvts356"></span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">else&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_wr_valid_delay &lt;= Reg1_wr_valid ;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;end</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end // always clk</span></p>
<p class="rvps2"><span class="rvts356">&nbsp;always @(posedge clk)</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;if (!reset_l)</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Reg1_F1_q &nbsp;&lt;= 32'd2;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;else</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (Reg1_F1_in_enb) &nbsp; // F1 : HW Write</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Reg1_F1_q &lt;= Reg1_F1_in;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;end</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (Reg1_wr_valid) &nbsp; // F1 : SW Write</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Reg1_F1_q &lt;= &nbsp;( wr_data[31 : 0] &amp; reg_enb[31 : 0] ) | &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; (Reg1_F1_q &amp; (~reg_enb[31 : 0])); &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;end</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;else if(Reg1_wr_valid_delay)</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_F1_q &lt;= 32'h0;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;end</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;end &nbsp;// sw_write_close</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; end // always clk</span><span class="rvts6"></span></p>
<p class="rvps5" style="clear: both;"><span class="rvts12">Created with the Personal Edition of HelpNDoc: </span><a class="rvts13" href="https://www.helpndoc.com/feature-tour/create-help-files-for-the-qt-help-framework">Qt Help documentation made easy</a></p>

            </div>
            
            <div id="topic_footer"><div id="topic_footer_content">&copy; 2007 - 2023 Agnisys&reg; Inc. All Rights Reserved.                                         https://www.agnisys.com/submit-feedback/                 </div></div>
        </div>  <!-- /#topic-content -->
    </article>

    <footer></footer>

  </div>  <!-- /#main -->

  <div class="mask" data-toggle="sm-nav-expanded"></div>
  
  <!-- Modal -->
  <div class="modal fade" id="hndModal" tabindex="-1" role="dialog" aria-labelledby="hndModalLabel">
    <div class="modal-dialog" role="document">
      <div class="modal-content">
        <div class="modal-header">
          <button type="button" class="close" data-dismiss="modal" aria-label="Close"><span aria-hidden="true">&times;</span></button>
          <h4 class="modal-title" id="hndModalLabel"></h4>
        </div>
        <div class="modal-body">
        </div>
        <div class="modal-footer">
          <button type="button" class="btn btn-primary modal-btn-close" data-dismiss="modal">Close</button>
        </div>
      </div>
    </div>
  </div>

  <!-- Splitter -->
  <div id="hnd-splitter" style="left: 350px"></div>  

  <!-- Scripts -->
  <script src="vendors/jquery-3.5.1/jquery.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/bootstrap.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/ie10-viewport-bug-workaround.js"></script>
  <script src="vendors/markjs-8.11.1/jquery.mark.min.js"></script>
  <script src="vendors/uri-1.19.11/uri.min.js"></script>
  <script src="vendors/imageMapResizer-1.0.10/imageMapResizer.min.js"></script>
  <script src="vendors/headroom-0.11.0/headroom.min.js"></script>
  <script src="vendors/jstree-3.3.10/jstree.min.js"></script>  
  <script src="vendors/interactjs-1.9.22/interact.min.js"></script>  

  <!-- HelpNDoc scripts -->
  <script src="js/polyfill.object.min.js"></script>
  <script src="_translations.js"></script>
  <script src="js/hndsd.min.js"></script>
  <script src="js/hndse.min.js"></script>
  <script src="js/app.min.js"></script>

  <!-- Init script -->
  <script>
    $(function() {
      // Create the app
      var app = new Hnd.App({
        searchEngineMinChars: 3
      });
      // Update translations
      hnd_ut(app);
	  // Instanciate imageMapResizer
	  imageMapResize();
	  // Custom JS
	  
      // Boot the app
      app.Boot();
    });
  </script>



</body>

</html>

