// Seed: 1025563356
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_9, id_10;
endmodule
module module_1 (
    input  logic id_0,
    input  tri0  id_1,
    input  uwire id_2,
    input  uwire id_3,
    input  wire  id_4,
    output wand  id_5
);
  supply1 id_7;
  wire id_8;
  module_0(
      id_8, id_7, id_7, id_8, id_7, id_7, id_8, id_7
  );
  assign id_7 = 1 * id_3 - (1);
  reg id_9;
  assign id_5 = 1;
  always_ff @(id_7) id_9 <= id_0;
endmodule
