// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Block_proc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        bh_dout,
        bh_empty_n,
        bh_read,
        hist_hthr,
        hist_hthr_ap_vld,
        bl_dout,
        bl_empty_n,
        bl_read,
        hist_lthr,
        hist_lthr_ap_vld
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [7:0] bh_dout;
input   bh_empty_n;
output   bh_read;
output  [7:0] hist_hthr;
output   hist_hthr_ap_vld;
input  [7:0] bl_dout;
input   bl_empty_n;
output   bl_read;
output  [7:0] hist_lthr;
output   hist_lthr_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg bh_read;
reg[7:0] hist_hthr;
reg hist_hthr_ap_vld;
reg bl_read;
reg[7:0] hist_lthr;
reg hist_lthr_ap_vld;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    bh_blk_n;
reg    bl_blk_n;
reg    ap_block_state1;
reg   [7:0] hist_hthr_preg;
reg   [7:0] hist_lthr_preg;
reg   [0:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 hist_hthr_preg = 8'd0;
#0 hist_lthr_preg = 8'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((ap_start == 1'b0) | (bl_empty_n == 1'b0) | (bh_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        hist_hthr_preg <= 8'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (bl_empty_n == 1'b0) | (bh_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            hist_hthr_preg <= bh_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        hist_lthr_preg <= 8'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (bl_empty_n == 1'b0) | (bh_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            hist_lthr_preg <= bl_dout;
        end
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (bl_empty_n == 1'b0) | (bh_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (bl_empty_n == 1'b0) | (bh_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        bh_blk_n = bh_empty_n;
    end else begin
        bh_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (bl_empty_n == 1'b0) | (bh_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        bh_read = 1'b1;
    end else begin
        bh_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        bl_blk_n = bl_empty_n;
    end else begin
        bl_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (bl_empty_n == 1'b0) | (bh_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        bl_read = 1'b1;
    end else begin
        bl_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (bl_empty_n == 1'b0) | (bh_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        hist_hthr = bh_dout;
    end else begin
        hist_hthr = hist_hthr_preg;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (bl_empty_n == 1'b0) | (bh_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        hist_hthr_ap_vld = 1'b1;
    end else begin
        hist_hthr_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (bl_empty_n == 1'b0) | (bh_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        hist_lthr = bl_dout;
    end else begin
        hist_lthr = hist_lthr_preg;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (bl_empty_n == 1'b0) | (bh_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        hist_lthr_ap_vld = 1'b1;
    end else begin
        hist_lthr_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (bl_empty_n == 1'b0) | (bh_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

endmodule //Block_proc
