// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module CSR(	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7
  input         clock,	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7
                reset,	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7
                io_in_valid,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
  input  [63:0] io_in_bits_src1,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_in_bits_src2,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
  input  [6:0]  io_in_bits_func,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
  output        io_out_valid,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
  output [63:0] io_out_bits,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
  input  [63:0] io_cfIn_instr,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
  input  [38:0] io_cfIn_pc,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
  input         io_cfIn_exceptionVec_0,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_exceptionVec_1,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_exceptionVec_2,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_exceptionVec_3,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_exceptionVec_4,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_exceptionVec_5,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_exceptionVec_6,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_exceptionVec_7,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_exceptionVec_8,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_exceptionVec_9,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_exceptionVec_10,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_exceptionVec_11,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_exceptionVec_12,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_exceptionVec_13,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_exceptionVec_14,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_exceptionVec_15,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_intrVec_0,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_intrVec_1,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_intrVec_2,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_intrVec_3,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_intrVec_4,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_intrVec_5,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_intrVec_6,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_intrVec_7,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_intrVec_8,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_intrVec_9,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_intrVec_10,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_intrVec_11,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_crossPageIPFFix,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
  output [38:0] io_redirect_target,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
  output        io_redirect_valid,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
  input         io_instrValid,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
  output [63:0] io_intrNO,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
  output [1:0]  io_imemMMU_privilegeMode,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_dmemMMU_privilegeMode,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
  output        io_dmemMMU_status_sum,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_dmemMMU_status_mxr,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
  input         io_dmemMMU_loadPF,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_dmemMMU_storePF,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
  input  [38:0] io_dmemMMU_addr,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
  output        io_wenFix,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
  input         perfCntCond_50__bore,
  output [63:0] lrAddr__bore,
  input         perfCntCond_30__bore,
                perfCntCond_8__bore,
  output [63:0] satp__bore,
                satp__bore_0,
  input         perfCntCond_31__bore,
  input  [63:0] setLrAddr__bore,
  output        lr__bore,
  input         perfCntCond_53__bore,
                perfCntCond_52__bore,
                perfCntCond_23__bore,
  output [11:0] _WIRE__bore,
                _WIRE__bore_0,
  input         perfCntCond_29__bore,
                perfCntCond_32__bore,
                mtip__bore,
                perfCntCond_3__bore,
                perfCntCond_28__bore,
                perfCntCond_18__bore,
                msip__bore,
                perfCntCond_14__bore,
                meip__bore,
                perfCntCond_9__bore,
                perfCntCond_15__bore,
                perfCntCond_7__bore,
                perfCntCond_16__bore,
                perfCntCond_49__bore,
                perfCntCond_27__bore,
                perfCntCond_19__bore,
                perfCntCond_5__bore,
                perfCntCond_17__bore,
  input  [63:0] lsuAddr__bore,
  input         perfCntCond_26__bore,
                perfCntCond_6__bore,
                nutcoretrap__bore,
                perfCntCond_4__bore,
                setLr__bore,
                perfCntCond_2__bore,
                perfCntCond_20__bore,
                perfCntCond_25__bore,
  output [63:0] perfCnts_0__bore,
  input         perfCntCond_10__bore,
                perfCntCond_21__bore,
  output [63:0] perfCnts_2__bore,
  input         setLrVal__bore,
                perfCntCond_22__bore,
                perfCntCond_51__bore
);

  wire [38:0] retTarget;	// src/main/scala/nutcore/backend/fu/CSR.scala:695:26, :708:26, :716:15
  wire [38:0] _trapTarget_T;	// src/main/scala/nutcore/backend/fu/CSR.scala:677:20
  wire [63:0] _rdata_T_646;	// src/main/scala/chisel3/util/Mux.scala:30:73
  wire [63:0] _LogPerfHelper_timer;	// difftest/src/main/scala/common/LogPerfControl.scala:60:79
  wire        _LogPerfHelper_logEnable;	// difftest/src/main/scala/common/LogPerfControl.scala:60:79
  wire        _GEN = 1'h1;	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14, :494:88, :876:33
  reg  [63:0] mtvec;	// src/main/scala/nutcore/backend/fu/CSR.scala:252:22
  reg  [63:0] mcounteren;	// src/main/scala/nutcore/backend/fu/CSR.scala:253:27
  reg  [63:0] mcause;	// src/main/scala/nutcore/backend/fu/CSR.scala:254:23
  reg  [63:0] mtval;	// src/main/scala/nutcore/backend/fu/CSR.scala:255:22
  reg  [63:0] mepc;	// src/main/scala/nutcore/backend/fu/CSR.scala:256:21
  reg  [63:0] mie;	// src/main/scala/nutcore/backend/fu/CSR.scala:258:20
  reg  [63:0] mipReg;	// src/main/scala/nutcore/backend/fu/CSR.scala:260:24
  wire [11:0] _mip_T_4 =
    {meip__bore, 3'h0, mtip__bore, 3'h0, msip__bore, 3'h0} | mipReg[11:0];	// src/main/scala/nutcore/backend/fu/CSR.scala:260:24, :262:29, :631:69
  reg  [63:0] misa;	// src/main/scala/nutcore/backend/fu/CSR.scala:270:21
  reg  [63:0] mstatus;	// src/main/scala/nutcore/backend/fu/CSR.scala:278:24
  reg  [63:0] medeleg;	// src/main/scala/nutcore/backend/fu/CSR.scala:321:24
  reg  [63:0] mideleg;	// src/main/scala/nutcore/backend/fu/CSR.scala:322:24
  reg  [63:0] mscratch;	// src/main/scala/nutcore/backend/fu/CSR.scala:323:25
  reg  [63:0] pmpcfg0;	// src/main/scala/nutcore/backend/fu/CSR.scala:325:24
  reg  [63:0] pmpcfg1;	// src/main/scala/nutcore/backend/fu/CSR.scala:326:24
  reg  [63:0] pmpcfg2;	// src/main/scala/nutcore/backend/fu/CSR.scala:327:24
  reg  [63:0] pmpcfg3;	// src/main/scala/nutcore/backend/fu/CSR.scala:328:24
  reg  [63:0] pmpaddr0;	// src/main/scala/nutcore/backend/fu/CSR.scala:329:25
  reg  [63:0] pmpaddr1;	// src/main/scala/nutcore/backend/fu/CSR.scala:330:25
  reg  [63:0] pmpaddr2;	// src/main/scala/nutcore/backend/fu/CSR.scala:331:25
  reg  [63:0] pmpaddr3;	// src/main/scala/nutcore/backend/fu/CSR.scala:332:25
  reg  [63:0] stvec;	// src/main/scala/nutcore/backend/fu/CSR.scala:354:22
  wire [63:0] sieMask = mideleg & 64'h222;	// src/main/scala/nutcore/backend/fu/CSR.scala:322:24, :356:32
  reg  [63:0] satp;	// src/main/scala/nutcore/backend/fu/CSR.scala:359:21
  reg  [63:0] sepc;	// src/main/scala/nutcore/backend/fu/CSR.scala:360:21
  reg  [63:0] scause;	// src/main/scala/nutcore/backend/fu/CSR.scala:361:23
  reg  [63:0] stval;	// src/main/scala/nutcore/backend/fu/CSR.scala:362:18
  reg  [63:0] sscratch;	// src/main/scala/nutcore/backend/fu/CSR.scala:363:25
  reg  [63:0] scounteren;	// src/main/scala/nutcore/backend/fu/CSR.scala:364:27
  reg         lr;	// src/main/scala/nutcore/backend/fu/CSR.scala:377:19
  reg  [63:0] lrAddr;	// src/main/scala/nutcore/backend/fu/CSR.scala:378:23
  reg  [1:0]  privilegeMode;	// src/main/scala/nutcore/backend/fu/CSR.scala:391:30
  reg  [63:0] perfCnts_0;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_1;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_2;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_3;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_4;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_5;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_6;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_7;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_8;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_9;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_10;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_11;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_12;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_13;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_14;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_15;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_16;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_17;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_18;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_19;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_20;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_21;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_22;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_23;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_24;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_25;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_26;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_27;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_28;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_29;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_30;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_31;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_32;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_33;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_34;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_35;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_36;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_37;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_38;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_39;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_40;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_41;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_42;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_43;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_44;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_45;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_46;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_47;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_48;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_49;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_50;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_51;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_52;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_53;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_54;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_55;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_56;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_57;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_58;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_59;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_60;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_61;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_62;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_63;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_64;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_65;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_66;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_67;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_68;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_69;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_70;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_71;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_72;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_73;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_74;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_75;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_76;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_77;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_78;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_79;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_80;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_81;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_82;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_83;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_84;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_85;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_86;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_87;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_88;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_89;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_90;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_91;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_92;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_93;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_94;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_95;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_96;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_97;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_98;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_101;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_102;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_103;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_104;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_105;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_106;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_107;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_108;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_109;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_110;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_111;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_112;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_113;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_114;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_115;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_116;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_117;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_118;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_119;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_120;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_121;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_122;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_123;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_124;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_125;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_126;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_127;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  wire [63:0] csri = {59'h0, io_cfIn_instr[19:15]};	// src/main/scala/nutcore/backend/fu/CSR.scala:480:35, src/main/scala/utils/BitUtils.scala:49:41
  wire [63:0] wdata =
    (io_in_bits_func == 7'h1 ? io_in_bits_src1 : 64'h0)
    | (io_in_bits_func == 7'h2 ? _rdata_T_646 | io_in_bits_src1 : 64'h0)
    | (io_in_bits_func == 7'h3 ? _rdata_T_646 & ~io_in_bits_src1 : 64'h0)
    | (io_in_bits_func == 7'h5 ? csri : 64'h0)
    | (io_in_bits_func == 7'h6 ? _rdata_T_646 | csri : 64'h0)
    | (io_in_bits_func == 7'h7
         ? _rdata_T_646 & {59'h7FFFFFFFFFFFFFF, ~(io_cfIn_instr[19:15])}
         : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:480:35, :483:30, :484:{30,32}, :486:30, :487:{30,32}, src/main/scala/utils/BitUtils.scala:49:41, src/main/scala/utils/LookupTree.scala:24:34
  wire        _wen_T_4 =
    io_in_valid & (|io_in_bits_func)
    & (io_in_bits_src2[11:0] != 12'h180 | wdata[63:60] == 4'h0 | wdata[63:60] == 4'h8);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :491:{38,60,87,109}, :494:{28,47,56,67}, :631:69
  wire        isIllegalAccess =
    privilegeMode < io_in_bits_src2[9:8] | _wen_T_4 & (&(io_in_bits_src2[11:10]))
    & ~((io_in_bits_func == 7'h2 | io_in_bits_func == 7'h6) & io_in_bits_src1 == 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:391:30, :478:18, :494:47, :495:{38,44}, :496:{24,42,50,70,78}, :497:{36,45,58,61}, :498:39, src/main/scala/utils/LookupTree.scala:24:34
  wire [63:0] _rdata_T_54 = mstatus & 64'h80000003000DE122;	// src/main/scala/nutcore/backend/fu/CSR.scala:278:24, :352:35, src/main/scala/utils/RegMap.scala:48:84
  wire        _isIllegalAddr_illegalAddr_T = io_in_bits_src2[11:0] == 12'hB06;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_2 = io_in_bits_src2[11:0] == 12'hB49;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_4 = io_in_bits_src2[11:0] == 12'hB3C;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_6 = io_in_bits_src2[11:0] == 12'hB69;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_8 = io_in_bits_src2[11:0] == 12'hB7C;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_12 = io_in_bits_src2[11:0] == 12'hB5C;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_14 = io_in_bits_src2[11:0] == 12'hB15;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_16 = io_in_bits_src2[11:0] == 12'hB26;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_18 = io_in_bits_src2[11:0] == 12'h180;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :494:56, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_20 = io_in_bits_src2[11:0] == 12'hB66;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_22 = io_in_bits_src2[11:0] == 12'hB75;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_24 = io_in_bits_src2[11:0] == 12'hB1C;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_26 = io_in_bits_src2[11:0] == 12'h3A2;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_28 = io_in_bits_src2[11:0] == 12'hB55;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_30 = io_in_bits_src2[11:0] == 12'h3B1;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_32 = io_in_bits_src2[11:0] == 12'hB46;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_34 = io_in_bits_src2[11:0] == 12'h140;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_36 = io_in_bits_src2[11:0] == 12'hB09;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_38 = io_in_bits_src2[11:0] == 12'hB03;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_40 = io_in_bits_src2[11:0] == 12'hB35;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_44 = io_in_bits_src2[11:0] == 12'hB51;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_46 = io_in_bits_src2[11:0] == 12'hB29;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_48 = io_in_bits_src2[11:0] == 12'h302;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_50 = io_in_bits_src2[11:0] == 12'hB71;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_52 = io_in_bits_src2[11:0] == 12'hB24;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_54 = io_in_bits_src2[11:0] == 12'h105;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_56 = io_in_bits_src2[11:0] == 12'hB0D;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_58 = io_in_bits_src2[11:0] == 12'hB6D;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_60 = io_in_bits_src2[11:0] == 12'hB4D;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_62 = io_in_bits_src2[11:0] == 12'h141;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_64 = io_in_bits_src2[11:0] == 12'hB40;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_66 = io_in_bits_src2[11:0] == 12'h342;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_68 = io_in_bits_src2[11:0] == 12'hB11;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_70 = io_in_bits_src2[11:0] == 12'hB2D;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_72 = io_in_bits_src2[11:0] == 12'h306;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_74 = io_in_bits_src2[11:0] == 12'hB44;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_76 = io_in_bits_src2[11:0] == 12'hB6A;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_80 = io_in_bits_src2[11:0] == 12'hB5E;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_82 = io_in_bits_src2[11:0] == 12'hB59;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_84 = io_in_bits_src2[11:0] == 12'h104;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_86 = io_in_bits_src2[11:0] == 12'hB79;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_88 = io_in_bits_src2[11:0] == 12'hB4A;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_90 = io_in_bits_src2[11:0] == 12'hB39;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_92 = io_in_bits_src2[11:0] == 12'hB38;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _rdataDummy_T_3 = io_in_bits_src2[11:0] == 12'h144;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_96 = io_in_bits_src2[11:0] == 12'hB0A;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_98 = io_in_bits_src2[11:0] == 12'hB04;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_100 = io_in_bits_src2[11:0] == 12'hB18;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_102 = io_in_bits_src2[11:0] == 12'hB4F;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_104 = io_in_bits_src2[11:0] == 12'hB19;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_106 = io_in_bits_src2[11:0] == 12'hB2A;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_108 = io_in_bits_src2[11:0] == 12'h100;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_110 = io_in_bits_src2[11:0] == 12'hB3D;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_112 = io_in_bits_src2[11:0] == 12'hB0E;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_114 = io_in_bits_src2[11:0] == 12'hB34;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_116 = io_in_bits_src2[11:0] == 12'hB74;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_118 = io_in_bits_src2[11:0] == 12'hB14;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_120 = io_in_bits_src2[11:0] == 12'hB1D;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_122 = io_in_bits_src2[11:0] == 12'hB54;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_124 = io_in_bits_src2[11:0] == 12'hB23;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_126 = io_in_bits_src2[11:0] == 12'hB2E;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_128 = io_in_bits_src2[11:0] == 12'hB6E;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_130 = io_in_bits_src2[11:0] == 12'hB43;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_134 = io_in_bits_src2[11:0] == 12'h305;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_136 = io_in_bits_src2[11:0] == 12'hB5D;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_138 = io_in_bits_src2[11:0] == 12'hB78;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_140 = io_in_bits_src2[11:0] == 12'hB58;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_142 = io_in_bits_src2[11:0] == 12'hB7D;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_144 = io_in_bits_src2[11:0] == 12'hB4E;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_146 = io_in_bits_src2[11:0] == 12'hB21;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_148 = io_in_bits_src2[11:0] == 12'h304;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_150 = io_in_bits_src2[11:0] == 12'hB01;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_152 = io_in_bits_src2[11:0] == 12'hB0B;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_154 = io_in_bits_src2[11:0] == 12'hB2B;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_156 = io_in_bits_src2[11:0] == 12'hB7A;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_158 = io_in_bits_src2[11:0] == 12'hB4B;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_160 = io_in_bits_src2[11:0] == 12'hB77;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_162 = io_in_bits_src2[11:0] == 12'h3B3;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_164 = io_in_bits_src2[11:0] == 12'hB5A;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_166 = io_in_bits_src2[11:0] == 12'hB17;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_168 = io_in_bits_src2[11:0] == 12'hB7F;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_170 = io_in_bits_src2[11:0] == 12'hB28;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_172 = io_in_bits_src2[11:0] == 12'hB50;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_174 = io_in_bits_src2[11:0] == 12'hB37;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_176 = io_in_bits_src2[11:0] == 12'hB08;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_178 = io_in_bits_src2[11:0] == 12'h143;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_180 = io_in_bits_src2[11:0] == 12'hB6B;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_182 = io_in_bits_src2[11:0] == 12'hB3A;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_184 = io_in_bits_src2[11:0] == 12'h301;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_186 = io_in_bits_src2[11:0] == 12'hB70;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_188 = io_in_bits_src2[11:0] == 12'hB1A;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_190 = io_in_bits_src2[11:0] == 12'hB5F;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_192 = io_in_bits_src2[11:0] == 12'hB73;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_194 = io_in_bits_src2[11:0] == 12'hB33;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_196 = io_in_bits_src2[11:0] == 12'h300;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_198 = io_in_bits_src2[11:0] == 12'hB13;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_200 = io_in_bits_src2[11:0] == 12'h3B0;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_202 = io_in_bits_src2[11:0] == 12'hB3E;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_204 = io_in_bits_src2[11:0] == 12'hB6F;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_206 = io_in_bits_src2[11:0] == 12'hB1E;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_208 = io_in_bits_src2[11:0] == 12'hB53;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _rdataDummy_T_2 = io_in_bits_src2[11:0] == 12'h344;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_212 = io_in_bits_src2[11:0] == 12'hB62;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_214 = io_in_bits_src2[11:0] == 12'hB00;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_216 = io_in_bits_src2[11:0] == 12'hB7E;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_218 = io_in_bits_src2[11:0] == 12'hB2F;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_220 = io_in_bits_src2[11:0] == 12'hB05;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_222 = io_in_bits_src2[11:0] == 12'hB22;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_224 = io_in_bits_src2[11:0] == 12'hB48;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_226 = io_in_bits_src2[11:0] == 12'hB42;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_228 = io_in_bits_src2[11:0] == 12'hB0F;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_230 = io_in_bits_src2[11:0] == 12'hB68;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_232 = io_in_bits_src2[11:0] == 12'hB57;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_234 = io_in_bits_src2[11:0] == 12'hB16;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_236 = io_in_bits_src2[11:0] == 12'hB1B;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_238 = io_in_bits_src2[11:0] == 12'hB2C;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_240 = io_in_bits_src2[11:0] == 12'hB7B;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_242 = io_in_bits_src2[11:0] == 12'hB4C;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_244 = io_in_bits_src2[11:0] == 12'hB20;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_246 = io_in_bits_src2[11:0] == 12'hB6C;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_248 = io_in_bits_src2[11:0] == 12'hB02;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_250 = io_in_bits_src2[11:0] == 12'hB67;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_252 = io_in_bits_src2[11:0] == 12'hB31;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_254 = io_in_bits_src2[11:0] == 12'hB3B;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_256 = io_in_bits_src2[11:0] == 12'h3A3;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_258 = io_in_bits_src2[11:0] == 12'hB45;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_260 = io_in_bits_src2[11:0] == 12'hB36;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_262 = io_in_bits_src2[11:0] == 12'hB0C;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_264 = io_in_bits_src2[11:0] == 12'h303;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_266 = io_in_bits_src2[11:0] == 12'hB5B;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_268 = io_in_bits_src2[11:0] == 12'hB27;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_270 = io_in_bits_src2[11:0] == 12'hB25;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_272 = io_in_bits_src2[11:0] == 12'h3B2;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_274 = io_in_bits_src2[11:0] == 12'hB07;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_278 = io_in_bits_src2[11:0] == 12'hB76;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_280 = io_in_bits_src2[11:0] == 12'hB60;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_282 = io_in_bits_src2[11:0] == 12'h3A1;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_284 = io_in_bits_src2[11:0] == 12'hB56;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_286 = io_in_bits_src2[11:0] == 12'h340;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_288 = io_in_bits_src2[11:0] == 12'hB65;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_290 = io_in_bits_src2[11:0] == 12'hB72;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_294 = io_in_bits_src2[11:0] == 12'h341;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_296 = io_in_bits_src2[11:0] == 12'h343;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_298 = io_in_bits_src2[11:0] == 12'h106;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_300 = io_in_bits_src2[11:0] == 12'hB61;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_302 = io_in_bits_src2[11:0] == 12'h3A0;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_304 = io_in_bits_src2[11:0] == 12'hB1F;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_306 = io_in_bits_src2[11:0] == 12'hB52;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_308 = io_in_bits_src2[11:0] == 12'hB30;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_310 = io_in_bits_src2[11:0] == 12'h142;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_312 = io_in_bits_src2[11:0] == 12'hB3F;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_314 = io_in_bits_src2[11:0] == 12'hB41;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_316 = io_in_bits_src2[11:0] == 12'hB47;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_318 = io_in_bits_src2[11:0] == 12'hB12;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_320 = io_in_bits_src2[11:0] == 12'hB32;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_322 = io_in_bits_src2[11:0] == 12'hB10;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  assign _rdata_T_646 =
    (_isIllegalAddr_illegalAddr_T ? perfCnts_6 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_2 ? perfCnts_73 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_4 ? perfCnts_60 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_6 ? perfCnts_105 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_8 ? perfCnts_124 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_12 ? perfCnts_92 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_14 ? perfCnts_21 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_16 ? perfCnts_38 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_18 ? satp : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_20 ? perfCnts_102 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_22 ? perfCnts_117 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_24 ? perfCnts_28 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_26 ? pmpcfg2 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_28 ? perfCnts_85 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_30 ? pmpaddr1 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_32 ? perfCnts_70 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_34 ? sscratch : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_36 ? perfCnts_9 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_38 ? perfCnts_3 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_40 ? perfCnts_53 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_44 ? perfCnts_81 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_46 ? perfCnts_41 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_48 ? medeleg : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_50 ? perfCnts_113 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_52 ? perfCnts_36 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_54 ? stvec : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_56 ? perfCnts_13 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_58 ? perfCnts_109 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_60 ? perfCnts_77 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_62 ? sepc : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_64 ? perfCnts_64 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_66 ? mcause : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_68 ? perfCnts_17 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_70 ? perfCnts_45 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_72 ? mcounteren : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_74 ? perfCnts_68 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_76 ? perfCnts_106 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_80 ? perfCnts_94 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_82 ? perfCnts_89 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_84 ? mie & sieMask : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_86 ? perfCnts_121 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_88 ? perfCnts_74 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_90 ? perfCnts_57 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_92 ? perfCnts_56 : 64'h0)
    | (_rdataDummy_T_3 ? {52'h0, {2'h0, mideleg[9:1] & 9'h111, 1'h0} & _mip_T_4} : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_96 ? perfCnts_10 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_98 ? perfCnts_4 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_100 ? perfCnts_24 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_102 ? perfCnts_79 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_104 ? perfCnts_25 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_106 ? perfCnts_42 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_108 ? _rdata_T_54 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_110 ? perfCnts_61 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_112 ? perfCnts_14 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_114 ? perfCnts_52 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_116 ? perfCnts_116 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_118 ? perfCnts_20 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_120 ? perfCnts_29 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_122 ? perfCnts_84 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_124 ? perfCnts_35 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_126 ? perfCnts_46 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_128 ? perfCnts_110 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_130 ? perfCnts_67 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_134 ? mtvec : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_136 ? perfCnts_93 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_138 ? perfCnts_120 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_140 ? perfCnts_88 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_142 ? perfCnts_125 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_144 ? perfCnts_78 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_146 ? perfCnts_33 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_148 ? mie : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_150 ? perfCnts_1 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_152 ? perfCnts_11 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_154 ? perfCnts_43 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_156 ? perfCnts_122 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_158 ? perfCnts_75 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_160 ? perfCnts_119 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_162 ? pmpaddr3 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_164 ? perfCnts_90 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_166 ? perfCnts_23 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_168 ? perfCnts_127 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_170 ? perfCnts_40 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_172 ? perfCnts_80 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_174 ? perfCnts_55 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_176 ? perfCnts_8 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_178 ? stval : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_180 ? perfCnts_107 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_182 ? perfCnts_58 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_184 ? misa : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_186 ? perfCnts_112 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_188 ? perfCnts_26 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_190 ? perfCnts_95 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_192 ? perfCnts_115 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_194 ? perfCnts_51 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_196 ? mstatus : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_198 ? perfCnts_19 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_200 ? pmpaddr0 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_202 ? perfCnts_62 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_204 ? perfCnts_111 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_206 ? perfCnts_30 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_208 ? perfCnts_83 : 64'h0)
    | (_rdataDummy_T_2 ? {52'h0, _mip_T_4} : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_212 ? perfCnts_98 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_214 ? perfCnts_0 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_216 ? perfCnts_126 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_218 ? perfCnts_47 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_220 ? perfCnts_5 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_222 ? perfCnts_34 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_224 ? perfCnts_72 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_226 ? perfCnts_66 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_228 ? perfCnts_15 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_230 ? perfCnts_104 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_232 ? perfCnts_87 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_234 ? perfCnts_22 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_236 ? perfCnts_27 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_238 ? perfCnts_44 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_240 ? perfCnts_123 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_242 ? perfCnts_76 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_244 ? perfCnts_32 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_246 ? perfCnts_108 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_248 ? perfCnts_2 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_250 ? perfCnts_103 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_252 ? perfCnts_49 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_254 ? perfCnts_59 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_256 ? pmpcfg3 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_258 ? perfCnts_69 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_260 ? perfCnts_54 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_262 ? perfCnts_12 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_264 ? mideleg : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_266 ? perfCnts_91 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_268 ? perfCnts_39 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_270 ? perfCnts_37 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_272 ? pmpaddr2 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_274 ? perfCnts_7 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_278 ? perfCnts_118 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_280 ? perfCnts_96 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_282 ? pmpcfg1 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_284 ? perfCnts_86 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_286 ? mscratch : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_288 ? perfCnts_101 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_290 ? perfCnts_114 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_294 ? mepc : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_296 ? mtval : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_298 ? scounteren : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_300 ? perfCnts_97 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_302 ? pmpcfg0 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_304 ? perfCnts_31 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_306 ? perfCnts_82 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_308 ? perfCnts_48 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_310 ? scause : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_312 ? perfCnts_63 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_314 ? perfCnts_65 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_316 ? perfCnts_71 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_318 ? perfCnts_18 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_320 ? perfCnts_50 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_322 ? perfCnts_16 : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :193:14, :252:22, :253:27, :254:23, :255:22, :256:21, :258:20, :262:29, :270:21, :278:24, :300:59, :321:24, :322:24, :323:25, :325:24, :326:24, :327:24, :328:24, :329:25, :330:25, :331:25, :332:25, :354:22, :356:32, :359:21, :360:21, :361:23, :362:18, :363:25, :364:27, :396:47, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:48:84
  wire        _resetSatp_T = io_in_bits_src2[11:0] == 12'h180;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :494:56, src/main/scala/utils/RegMap.scala:50:65
  wire        resetSatp = _resetSatp_T & _wen_T_4;	// src/main/scala/nutcore/backend/fu/CSR.scala:494:47, :502:35, src/main/scala/utils/RegMap.scala:50:65
  wire        _io_redirect_valid_T = io_in_bits_func == 7'h0;	// src/main/scala/nutcore/backend/fu/CSR.scala:494:28, :515:46
  wire        _isEcall_T_2 = io_in_bits_src2[11:0] == 12'h0 & _io_redirect_valid_T;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :515:46, :516:{22,36}
  reg  [63:0] c;	// src/main/scala/utils/GTimer.scala:24:20
  wire        hasInstrPageFault = io_cfIn_exceptionVec_12 & io_in_valid;	// src/main/scala/nutcore/backend/fu/CSR.scala:576:63
  wire        _tvalWen_T = hasInstrPageFault | io_dmemMMU_loadPF;	// src/main/scala/nutcore/backend/fu/CSR.scala:576:63, :585:26
  wire        _GEN_0 = _tvalWen_T | io_dmemMMU_storePF;	// src/main/scala/nutcore/backend/fu/CSR.scala:585:{26,46}
  wire [38:0] _tval_T = io_cfIn_pc + 39'h2;	// src/main/scala/nutcore/backend/fu/CSR.scala:586:88
  wire [63:0] tval =
    hasInstrPageFault
      ? (io_cfIn_crossPageIPFFix
           ? {{25{_tval_T[38]}}, _tval_T}
           : {{25{io_cfIn_pc[38]}}, io_cfIn_pc})
      : {{25{io_dmemMMU_addr[38]}}, io_dmemMMU_addr};	// src/main/scala/nutcore/backend/fu/CSR.scala:576:63, :586:{19,42,88}, src/main/scala/utils/BitUtils.scala:41:20, :42:{41,46}
  reg  [63:0] c_1;	// src/main/scala/utils/GTimer.scala:24:20
  wire        _GEN_1 = io_cfIn_exceptionVec_4 | io_cfIn_exceptionVec_6;	// src/main/scala/nutcore/backend/fu/CSR.scala:595:30
  reg  [63:0] c_2;	// src/main/scala/utils/GTimer.scala:24:20
  wire        mipRaiseIntr_e_s = _mip_T_4[9] | meip__bore;	// src/main/scala/nutcore/backend/fu/CSR.scala:262:{29,47}, :619:31
  wire [11:0] _GEN_2 = mideleg[11:0] & {_mip_T_4[11:10], mipRaiseIntr_e_s, _mip_T_4[8:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:262:29, :322:24, :356:32, :619:31, :621:{26,41}, src/main/scala/utils/RegMap.scala:48:84
  wire        _csrExceptionVec_9_T = privilegeMode == 2'h1;	// src/main/scala/nutcore/backend/fu/CSR.scala:391:30, :622:70, :729:21
  wire        _intrVecEnable_11_T_2 = privilegeMode == 2'h0;	// src/main/scala/nutcore/backend/fu/CSR.scala:300:59, :391:30, :622:122
  wire        _delegS_T_3 = privilegeMode != 2'h3;	// src/main/scala/nutcore/backend/fu/CSR.scala:300:59, :391:30, :623:104
  wire [11:0] _GEN_3 =
    mie[11:0] & {_mip_T_4[11:10], mipRaiseIntr_e_s, _mip_T_4[8:0]}
    & {_GEN_2[11]
         ? _csrExceptionVec_9_T & mstatus[1] | _intrVecEnable_11_T_2
         : (&privilegeMode) & mstatus[3] | _delegS_T_3,
       _GEN_2[10]
         ? _csrExceptionVec_9_T & mstatus[1] | _intrVecEnable_11_T_2
         : (&privilegeMode) & mstatus[3] | _delegS_T_3,
       _GEN_2[9]
         ? _csrExceptionVec_9_T & mstatus[1] | _intrVecEnable_11_T_2
         : (&privilegeMode) & mstatus[3] | _delegS_T_3,
       _GEN_2[8]
         ? _csrExceptionVec_9_T & mstatus[1] | _intrVecEnable_11_T_2
         : (&privilegeMode) & mstatus[3] | _delegS_T_3,
       _GEN_2[7]
         ? _csrExceptionVec_9_T & mstatus[1] | _intrVecEnable_11_T_2
         : (&privilegeMode) & mstatus[3] | _delegS_T_3,
       _GEN_2[6]
         ? _csrExceptionVec_9_T & mstatus[1] | _intrVecEnable_11_T_2
         : (&privilegeMode) & mstatus[3] | _delegS_T_3,
       _GEN_2[5]
         ? _csrExceptionVec_9_T & mstatus[1] | _intrVecEnable_11_T_2
         : (&privilegeMode) & mstatus[3] | _delegS_T_3,
       _GEN_2[4]
         ? _csrExceptionVec_9_T & mstatus[1] | _intrVecEnable_11_T_2
         : (&privilegeMode) & mstatus[3] | _delegS_T_3,
       _GEN_2[3]
         ? _csrExceptionVec_9_T & mstatus[1] | _intrVecEnable_11_T_2
         : (&privilegeMode) & mstatus[3] | _delegS_T_3,
       _GEN_2[2]
         ? _csrExceptionVec_9_T & mstatus[1] | _intrVecEnable_11_T_2
         : (&privilegeMode) & mstatus[3] | _delegS_T_3,
       _GEN_2[1]
         ? _csrExceptionVec_9_T & mstatus[1] | _intrVecEnable_11_T_2
         : (&privilegeMode) & mstatus[3] | _delegS_T_3,
       _GEN_2[0]
         ? _csrExceptionVec_9_T & mstatus[1] | _intrVecEnable_11_T_2
         : (&privilegeMode) & mstatus[3] | _delegS_T_3};	// src/main/scala/nutcore/backend/fu/CSR.scala:258:20, :262:29, :278:24, :314:39, :391:30, :619:31, :621:{26,41}, :622:{50,70,81,104,122}, :623:{52,63,86,104}, :626:28, :627:{20,42,49,65}, :628:33
  wire [3:0]  intrNO =
    io_cfIn_intrVec_3
      ? 4'h3
      : io_cfIn_intrVec_11
          ? 4'hB
          : io_cfIn_intrVec_7
              ? 4'h7
              : io_cfIn_intrVec_1
                  ? 4'h1
                  : io_cfIn_intrVec_9
                      ? 4'h9
                      : io_cfIn_intrVec_5
                          ? 4'h5
                          : io_cfIn_intrVec_0
                              ? 4'h0
                              : io_cfIn_intrVec_8
                                  ? 4'h8
                                  : {1'h0, io_cfIn_intrVec_4, 2'h0};	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14, :300:59, :491:109, :631:69
  wire [11:0] _raiseIntr_T =
    {io_cfIn_intrVec_11,
     io_cfIn_intrVec_10,
     io_cfIn_intrVec_9,
     io_cfIn_intrVec_8,
     io_cfIn_intrVec_7,
     io_cfIn_intrVec_6,
     io_cfIn_intrVec_5,
     io_cfIn_intrVec_4,
     io_cfIn_intrVec_3,
     io_cfIn_intrVec_2,
     io_cfIn_intrVec_1,
     io_cfIn_intrVec_0};	// src/main/scala/nutcore/backend/fu/CSR.scala:633:35
  wire        csrExceptionVec_3 =
    io_in_valid & io_in_bits_src2[11:0] == 12'h1 & _io_redirect_valid_T;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :515:{23,46}, :640:46
  wire        csrExceptionVec_11 = (&privilegeMode) & io_in_valid & _isEcall_T_2;	// src/main/scala/nutcore/backend/fu/CSR.scala:391:30, :516:36, :623:52, :641:69
  wire        csrExceptionVec_9 = _csrExceptionVec_9_T & io_in_valid & _isEcall_T_2;	// src/main/scala/nutcore/backend/fu/CSR.scala:516:36, :622:70, :642:69
  wire        csrExceptionVec_8 = privilegeMode == 2'h0 & io_in_valid & _isEcall_T_2;	// src/main/scala/nutcore/backend/fu/CSR.scala:300:59, :391:30, :516:36, :643:{44,69}
  wire        csrExceptionVec_2 =
    (~(_isIllegalAddr_illegalAddr_T_322 | _isIllegalAddr_illegalAddr_T_320
       | _isIllegalAddr_illegalAddr_T_318 | _isIllegalAddr_illegalAddr_T_316
       | _isIllegalAddr_illegalAddr_T_314 | _isIllegalAddr_illegalAddr_T_312
       | _isIllegalAddr_illegalAddr_T_310 | _isIllegalAddr_illegalAddr_T_308
       | _isIllegalAddr_illegalAddr_T_306 | _isIllegalAddr_illegalAddr_T_304
       | _isIllegalAddr_illegalAddr_T_302 | _isIllegalAddr_illegalAddr_T_300
       | _isIllegalAddr_illegalAddr_T_298 | _isIllegalAddr_illegalAddr_T_296
       | _isIllegalAddr_illegalAddr_T_294 | io_in_bits_src2[11:0] == 12'hF14
       | _isIllegalAddr_illegalAddr_T_290 | _isIllegalAddr_illegalAddr_T_288
       | _isIllegalAddr_illegalAddr_T_286 | _isIllegalAddr_illegalAddr_T_284
       | _isIllegalAddr_illegalAddr_T_282 | _isIllegalAddr_illegalAddr_T_280
       | _isIllegalAddr_illegalAddr_T_278 | io_in_bits_src2[11:0] == 12'hF13
       | _isIllegalAddr_illegalAddr_T_274 | _isIllegalAddr_illegalAddr_T_272
       | _isIllegalAddr_illegalAddr_T_270 | _isIllegalAddr_illegalAddr_T_268
       | _isIllegalAddr_illegalAddr_T_266 | _isIllegalAddr_illegalAddr_T_264
       | _isIllegalAddr_illegalAddr_T_262 | _isIllegalAddr_illegalAddr_T_260
       | _isIllegalAddr_illegalAddr_T_258 | _isIllegalAddr_illegalAddr_T_256
       | _isIllegalAddr_illegalAddr_T_254 | _isIllegalAddr_illegalAddr_T_252
       | _isIllegalAddr_illegalAddr_T_250 | _isIllegalAddr_illegalAddr_T_248
       | _isIllegalAddr_illegalAddr_T_246 | _isIllegalAddr_illegalAddr_T_244
       | _isIllegalAddr_illegalAddr_T_242 | _isIllegalAddr_illegalAddr_T_240
       | _isIllegalAddr_illegalAddr_T_238 | _isIllegalAddr_illegalAddr_T_236
       | _isIllegalAddr_illegalAddr_T_234 | _isIllegalAddr_illegalAddr_T_232
       | _isIllegalAddr_illegalAddr_T_230 | _isIllegalAddr_illegalAddr_T_228
       | _isIllegalAddr_illegalAddr_T_226 | _isIllegalAddr_illegalAddr_T_224
       | _isIllegalAddr_illegalAddr_T_222 | _isIllegalAddr_illegalAddr_T_220
       | _isIllegalAddr_illegalAddr_T_218 | _isIllegalAddr_illegalAddr_T_216
       | _isIllegalAddr_illegalAddr_T_214 | _isIllegalAddr_illegalAddr_T_212
       | _rdataDummy_T_2 | _isIllegalAddr_illegalAddr_T_208
       | _isIllegalAddr_illegalAddr_T_206 | _isIllegalAddr_illegalAddr_T_204
       | _isIllegalAddr_illegalAddr_T_202 | _isIllegalAddr_illegalAddr_T_200
       | _isIllegalAddr_illegalAddr_T_198 | _isIllegalAddr_illegalAddr_T_196
       | _isIllegalAddr_illegalAddr_T_194 | _isIllegalAddr_illegalAddr_T_192
       | _isIllegalAddr_illegalAddr_T_190 | _isIllegalAddr_illegalAddr_T_188
       | _isIllegalAddr_illegalAddr_T_186 | _isIllegalAddr_illegalAddr_T_184
       | _isIllegalAddr_illegalAddr_T_182 | _isIllegalAddr_illegalAddr_T_180
       | _isIllegalAddr_illegalAddr_T_178 | _isIllegalAddr_illegalAddr_T_176
       | _isIllegalAddr_illegalAddr_T_174 | _isIllegalAddr_illegalAddr_T_172
       | _isIllegalAddr_illegalAddr_T_170 | _isIllegalAddr_illegalAddr_T_168
       | _isIllegalAddr_illegalAddr_T_166 | _isIllegalAddr_illegalAddr_T_164
       | _isIllegalAddr_illegalAddr_T_162 | _isIllegalAddr_illegalAddr_T_160
       | _isIllegalAddr_illegalAddr_T_158 | _isIllegalAddr_illegalAddr_T_156
       | _isIllegalAddr_illegalAddr_T_154 | _isIllegalAddr_illegalAddr_T_152
       | _isIllegalAddr_illegalAddr_T_150 | _isIllegalAddr_illegalAddr_T_148
       | _isIllegalAddr_illegalAddr_T_146 | _isIllegalAddr_illegalAddr_T_144
       | _isIllegalAddr_illegalAddr_T_142 | _isIllegalAddr_illegalAddr_T_140
       | _isIllegalAddr_illegalAddr_T_138 | _isIllegalAddr_illegalAddr_T_136
       | _isIllegalAddr_illegalAddr_T_134 | io_in_bits_src2[11:0] == 12'hB63
       | _isIllegalAddr_illegalAddr_T_130 | _isIllegalAddr_illegalAddr_T_128
       | _isIllegalAddr_illegalAddr_T_126 | _isIllegalAddr_illegalAddr_T_124
       | _isIllegalAddr_illegalAddr_T_122 | _isIllegalAddr_illegalAddr_T_120
       | _isIllegalAddr_illegalAddr_T_118 | _isIllegalAddr_illegalAddr_T_116
       | _isIllegalAddr_illegalAddr_T_114 | _isIllegalAddr_illegalAddr_T_112
       | _isIllegalAddr_illegalAddr_T_110 | _isIllegalAddr_illegalAddr_T_108
       | _isIllegalAddr_illegalAddr_T_106 | _isIllegalAddr_illegalAddr_T_104
       | _isIllegalAddr_illegalAddr_T_102 | _isIllegalAddr_illegalAddr_T_100
       | _isIllegalAddr_illegalAddr_T_98 | _isIllegalAddr_illegalAddr_T_96
       | _rdataDummy_T_3 | _isIllegalAddr_illegalAddr_T_92
       | _isIllegalAddr_illegalAddr_T_90 | _isIllegalAddr_illegalAddr_T_88
       | _isIllegalAddr_illegalAddr_T_86 | _isIllegalAddr_illegalAddr_T_84
       | _isIllegalAddr_illegalAddr_T_82 | _isIllegalAddr_illegalAddr_T_80
       | io_in_bits_src2[11:0] == 12'hF11 | _isIllegalAddr_illegalAddr_T_76
       | _isIllegalAddr_illegalAddr_T_74 | _isIllegalAddr_illegalAddr_T_72
       | _isIllegalAddr_illegalAddr_T_70 | _isIllegalAddr_illegalAddr_T_68
       | _isIllegalAddr_illegalAddr_T_66 | _isIllegalAddr_illegalAddr_T_64
       | _isIllegalAddr_illegalAddr_T_62 | _isIllegalAddr_illegalAddr_T_60
       | _isIllegalAddr_illegalAddr_T_58 | _isIllegalAddr_illegalAddr_T_56
       | _isIllegalAddr_illegalAddr_T_54 | _isIllegalAddr_illegalAddr_T_52
       | _isIllegalAddr_illegalAddr_T_50 | _isIllegalAddr_illegalAddr_T_48
       | _isIllegalAddr_illegalAddr_T_46 | _isIllegalAddr_illegalAddr_T_44
       | io_in_bits_src2[11:0] == 12'hB64 | _isIllegalAddr_illegalAddr_T_40
       | _isIllegalAddr_illegalAddr_T_38 | _isIllegalAddr_illegalAddr_T_36
       | _isIllegalAddr_illegalAddr_T_34 | _isIllegalAddr_illegalAddr_T_32
       | _isIllegalAddr_illegalAddr_T_30 | _isIllegalAddr_illegalAddr_T_28
       | _isIllegalAddr_illegalAddr_T_26 | _isIllegalAddr_illegalAddr_T_24
       | _isIllegalAddr_illegalAddr_T_22 | _isIllegalAddr_illegalAddr_T_20
       | _isIllegalAddr_illegalAddr_T_18 | _isIllegalAddr_illegalAddr_T_16
       | _isIllegalAddr_illegalAddr_T_14 | _isIllegalAddr_illegalAddr_T_12
       | io_in_bits_src2[11:0] == 12'hF12 | _isIllegalAddr_illegalAddr_T_8
       | _isIllegalAddr_illegalAddr_T_6 | _isIllegalAddr_illegalAddr_T_4
       | _isIllegalAddr_illegalAddr_T_2) & ~_isIllegalAddr_illegalAddr_T
     | isIllegalAccess) & _wen_T_4;	// src/main/scala/nutcore/backend/fu/CSR.scala:213:34, :265:42, :478:18, :494:47, :498:39, :644:{51,71}, src/main/scala/utils/LookupTree.scala:24:34, :29:28
  wire        _exceptionNO_T_6 = io_dmemMMU_storePF | io_cfIn_exceptionVec_15;	// src/main/scala/nutcore/backend/fu/CSR.scala:648:50
  wire        _exceptionNO_T_4 = io_dmemMMU_loadPF | io_cfIn_exceptionVec_13;	// src/main/scala/nutcore/backend/fu/CSR.scala:648:50
  wire        _exceptionNO_T_16 = csrExceptionVec_11 | io_cfIn_exceptionVec_11;	// src/main/scala/nutcore/backend/fu/CSR.scala:641:69, :648:50
  wire        _exceptionNO_T_14 = csrExceptionVec_9 | io_cfIn_exceptionVec_9;	// src/main/scala/nutcore/backend/fu/CSR.scala:642:69, :648:50
  wire        _exceptionNO_T_12 = csrExceptionVec_8 | io_cfIn_exceptionVec_8;	// src/main/scala/nutcore/backend/fu/CSR.scala:643:69, :648:50
  wire        _exceptionNO_T_26 = csrExceptionVec_3 | io_cfIn_exceptionVec_3;	// src/main/scala/nutcore/backend/fu/CSR.scala:640:46, :648:50
  wire        _exceptionNO_T_20 = csrExceptionVec_2 | io_cfIn_exceptionVec_2;	// src/main/scala/nutcore/backend/fu/CSR.scala:644:71, :648:50
  wire [15:0] _GEN_4 =
    {_exceptionNO_T_6,
     io_cfIn_exceptionVec_14,
     _exceptionNO_T_4,
     io_cfIn_exceptionVec_12,
     _exceptionNO_T_16,
     io_cfIn_exceptionVec_10,
     _exceptionNO_T_14,
     _exceptionNO_T_12,
     io_cfIn_exceptionVec_7,
     io_cfIn_exceptionVec_6,
     io_cfIn_exceptionVec_5,
     io_cfIn_exceptionVec_4,
     _exceptionNO_T_26,
     _exceptionNO_T_20,
     io_cfIn_exceptionVec_1,
     io_cfIn_exceptionVec_0};	// src/main/scala/nutcore/backend/fu/CSR.scala:648:50
  wire [3:0]  exceptionNO =
    _exceptionNO_T_26
      ? 4'h3
      : io_cfIn_exceptionVec_12
          ? 4'hC
          : io_cfIn_exceptionVec_1
              ? 4'h1
              : _exceptionNO_T_20
                  ? 4'h2
                  : io_cfIn_exceptionVec_0
                      ? 4'h0
                      : _exceptionNO_T_16
                          ? 4'hB
                          : _exceptionNO_T_14
                              ? 4'h9
                              : _exceptionNO_T_12
                                  ? 4'h8
                                  : io_cfIn_exceptionVec_6
                                      ? 4'h6
                                      : io_cfIn_exceptionVec_4
                                          ? 4'h4
                                          : _exceptionNO_T_6
                                              ? 4'hF
                                              : _exceptionNO_T_4
                                                  ? 4'hD
                                                  : {1'h0,
                                                     io_cfIn_exceptionVec_7
                                                       ? 3'h7
                                                       : io_cfIn_exceptionVec_5
                                                           ? 3'h5
                                                           : 3'h0};	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14, :300:59, :491:109, :631:69, :648:50, :650:74, src/main/scala/utils/LookupTree.scala:24:34
  wire [3:0]  _causeNO_T_1 = (|_raiseIntr_T) ? intrNO : exceptionNO;	// src/main/scala/nutcore/backend/fu/CSR.scala:631:69, :633:{35,42}, :650:74, :653:46
  wire [63:0] causeNO = {|_raiseIntr_T, 59'h0, _causeNO_T_1};	// src/main/scala/nutcore/backend/fu/CSR.scala:633:{35,42}, :653:{41,46}, src/main/scala/utils/BitUtils.scala:49:41
  wire        raiseExceptionIntr = ((|_GEN_4) | (|_raiseIntr_T)) & io_instrValid;	// src/main/scala/nutcore/backend/fu/CSR.scala:633:{35,42}, :648:50, :649:42, :656:{44,58}
  wire        io_redirect_valid_0 =
    io_in_valid & _io_redirect_valid_T | raiseExceptionIntr | resetSatp;	// src/main/scala/nutcore/backend/fu/CSR.scala:502:35, :515:46, :656:58, :659:{31,80}
  wire [38:0] io_redirect_target_0 =
    resetSatp ? io_cfIn_pc + 39'h4 : raiseExceptionIntr ? _trapTarget_T : retTarget;	// src/main/scala/nutcore/backend/fu/CSR.scala:502:35, :656:58, :661:{28,51,61}, :677:20, :695:26, :708:26, :716:15
  reg  [63:0] c_3;	// src/main/scala/utils/GTimer.scala:24:20
  wire [63:0] _delegS_T_1 = ((|_raiseIntr_T) ? mideleg : medeleg) >> _causeNO_T_1;	// src/main/scala/nutcore/backend/fu/CSR.scala:321:24, :322:24, :633:{35,42}, :653:46, :671:18, :673:22
  wire        delegS = _delegS_T_1[0] & _delegS_T_3;	// src/main/scala/nutcore/backend/fu/CSR.scala:623:104, :673:{22,38}
  assign _trapTarget_T = delegS ? stvec[38:0] : mtvec[38:0];	// src/main/scala/nutcore/backend/fu/CSR.scala:252:22, :354:22, :673:38, :677:20
  wire        _GEN_5 =
    io_in_valid & io_in_bits_src2[11:0] == 12'h102 & _io_redirect_valid_T;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :515:46, :518:21, :695:15
  wire        _GEN_6 =
    io_in_valid & io_in_bits_src2[11:0] == 12'h2 & _io_redirect_valid_T;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :515:46, :519:21, :708:15
  assign retTarget = _GEN_6 ? 39'h0 : _GEN_5 ? sepc[38:0] : mepc[38:0];	// src/main/scala/nutcore/backend/fu/CSR.scala:256:21, :360:21, :682:26, :692:22, :695:{15,26}, :705:{15,22}, :708:{15,26}, :716:{15,22}
  `ifndef SYNTHESIS	// src/main/scala/utils/Debug.scala:49:26
    always @(posedge clock) begin	// src/main/scala/utils/Debug.scala:49:26
      if ((`PRINTF_COND_) & _wen_T_4 & _LogPerfHelper_logEnable & ~reset) begin	// difftest/src/main/scala/common/LogPerfControl.scala:60:79, src/main/scala/nutcore/backend/fu/CSR.scala:494:47, src/main/scala/utils/Debug.scala:49:26, :50:15
        $fwrite(32'h80000002, "[%d] CSR: ", _LogPerfHelper_timer);	// difftest/src/main/scala/common/LogPerfControl.scala:60:79, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "csr write: pc %x addr %x rdata %x wdata %x func %x\n",
                io_cfIn_pc, io_in_bits_src2[11:0], _rdata_T_646, wdata, io_in_bits_func);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/Debug.scala:49:26, :50:15
        $fwrite(32'h80000002, "[%d] CSR: ", _LogPerfHelper_timer);	// difftest/src/main/scala/common/LogPerfControl.scala:60:79, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002,
                "[MST] time %d pc %x mstatus %x mideleg %x medeleg %x mode %x\n", c,
                io_cfIn_pc, mstatus, mideleg, medeleg, privilegeMode);	// src/main/scala/nutcore/backend/fu/CSR.scala:278:24, :321:24, :322:24, :391:30, src/main/scala/utils/Debug.scala:49:26, :50:15, src/main/scala/utils/GTimer.scala:24:20
      end
      if ((`PRINTF_COND_) & _GEN_0 & _LogPerfHelper_logEnable & ~reset) begin	// difftest/src/main/scala/common/LogPerfControl.scala:60:79, src/main/scala/nutcore/backend/fu/CSR.scala:585:46, src/main/scala/utils/Debug.scala:49:26, :50:15
        $fwrite(32'h80000002, "[%d] CSR: ", _LogPerfHelper_timer);	// difftest/src/main/scala/common/LogPerfControl.scala:60:79, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002,
                "[PF] %d: ipf %b tval %x := addr %x pc %x privilegeMode %x\n", c_1,
                hasInstrPageFault, tval, {{25{io_dmemMMU_addr[38]}}, io_dmemMMU_addr},
                io_cfIn_pc, privilegeMode);	// src/main/scala/nutcore/backend/fu/CSR.scala:391:30, :576:63, :586:19, src/main/scala/utils/BitUtils.scala:41:20, :42:{41,46}, src/main/scala/utils/Debug.scala:49:26, :50:15, src/main/scala/utils/GTimer.scala:24:20
      end
      if ((`PRINTF_COND_) & _GEN_1 & _LogPerfHelper_logEnable & ~reset) begin	// difftest/src/main/scala/common/LogPerfControl.scala:60:79, src/main/scala/nutcore/backend/fu/CSR.scala:595:30, src/main/scala/utils/Debug.scala:49:26, :50:15
        $fwrite(32'h80000002, "[%d] CSR: ", _LogPerfHelper_timer);	// difftest/src/main/scala/common/LogPerfControl.scala:60:79, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "[ML] %d: addr %x pc %x privilegeMode %x\n", c_2,
                {{25{lsuAddr__bore[38]}}, lsuAddr__bore[38:0]}, io_cfIn_pc,
                privilegeMode);	// src/main/scala/nutcore/backend/fu/CSR.scala:391:30, :582:28, src/main/scala/utils/BitUtils.scala:41:20, :42:{41,46}, src/main/scala/utils/Debug.scala:49:26, :50:15, src/main/scala/utils/GTimer.scala:24:20
      end
      if ((`PRINTF_COND_) & raiseExceptionIntr & _LogPerfHelper_logEnable & ~reset) begin	// difftest/src/main/scala/common/LogPerfControl.scala:60:79, src/main/scala/nutcore/backend/fu/CSR.scala:656:58, src/main/scala/utils/Debug.scala:49:26, :50:15
        $fwrite(32'h80000002, "[%d] CSR: ", _LogPerfHelper_timer);	// difftest/src/main/scala/common/LogPerfControl.scala:60:79, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "excin %b excgen %b",
                {io_dmemMMU_storePF,
                 1'h0,
                 io_dmemMMU_loadPF,
                 1'h0,
                 csrExceptionVec_11,
                 1'h0,
                 csrExceptionVec_9,
                 csrExceptionVec_8,
                 4'h0,
                 csrExceptionVec_3,
                 csrExceptionVec_2,
                 2'h0},
                {io_cfIn_exceptionVec_15,
                 io_cfIn_exceptionVec_14,
                 io_cfIn_exceptionVec_13,
                 io_cfIn_exceptionVec_12,
                 io_cfIn_exceptionVec_11,
                 io_cfIn_exceptionVec_10,
                 io_cfIn_exceptionVec_9,
                 io_cfIn_exceptionVec_8,
                 io_cfIn_exceptionVec_7,
                 io_cfIn_exceptionVec_6,
                 io_cfIn_exceptionVec_5,
                 io_cfIn_exceptionVec_4,
                 io_cfIn_exceptionVec_3,
                 io_cfIn_exceptionVec_2,
                 io_cfIn_exceptionVec_1,
                 io_cfIn_exceptionVec_0});	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14, :300:59, :631:69, :640:46, :641:69, :642:69, :643:69, :644:71, :663:{67,91}, src/main/scala/utils/Debug.scala:49:26, :50:15
        $fwrite(32'h80000002, "[%d] CSR: ", _LogPerfHelper_timer);	// difftest/src/main/scala/common/LogPerfControl.scala:60:79, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "int/exc: pc %x int (%d):%x exc: (%d):%x\n", io_cfIn_pc,
                intrNO,
                {io_cfIn_intrVec_11,
                 io_cfIn_intrVec_10,
                 io_cfIn_intrVec_9,
                 io_cfIn_intrVec_8,
                 io_cfIn_intrVec_7,
                 io_cfIn_intrVec_6,
                 io_cfIn_intrVec_5,
                 io_cfIn_intrVec_4,
                 io_cfIn_intrVec_3,
                 io_cfIn_intrVec_2,
                 io_cfIn_intrVec_1,
                 io_cfIn_intrVec_0}, exceptionNO, _GEN_4);	// src/main/scala/nutcore/backend/fu/CSR.scala:631:69, :648:50, :650:74, :664:109, src/main/scala/utils/Debug.scala:49:26, :50:15
        $fwrite(32'h80000002, "[%d] CSR: ", _LogPerfHelper_timer);	// difftest/src/main/scala/common/LogPerfControl.scala:60:79, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002,
                "[MST] time %d pc %x mstatus %x mideleg %x medeleg %x mode %x\n", c_3,
                io_cfIn_pc, mstatus, mideleg, medeleg, privilegeMode);	// src/main/scala/nutcore/backend/fu/CSR.scala:278:24, :321:24, :322:24, :391:30, src/main/scala/utils/Debug.scala:49:26, :50:15, src/main/scala/utils/GTimer.scala:24:20
      end
      if ((`PRINTF_COND_) & io_redirect_valid_0 & _LogPerfHelper_logEnable & ~reset) begin	// difftest/src/main/scala/common/LogPerfControl.scala:60:79, src/main/scala/nutcore/backend/fu/CSR.scala:659:80, src/main/scala/utils/Debug.scala:49:26, :50:15
        $fwrite(32'h80000002, "[%d] CSR: ", _LogPerfHelper_timer);	// difftest/src/main/scala/common/LogPerfControl.scala:60:79, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "redirect to %x\n", io_redirect_target_0);	// src/main/scala/nutcore/backend/fu/CSR.scala:661:28, src/main/scala/utils/Debug.scala:49:26, :50:15
      end
      if ((`PRINTF_COND_) & resetSatp & _LogPerfHelper_logEnable & ~reset) begin	// difftest/src/main/scala/common/LogPerfControl.scala:60:79, src/main/scala/nutcore/backend/fu/CSR.scala:502:35, src/main/scala/utils/Debug.scala:49:26, :50:15
        $fwrite(32'h80000002, "[%d] CSR: ", _LogPerfHelper_timer);	// difftest/src/main/scala/common/LogPerfControl.scala:60:79, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "satp reset\n");	// src/main/scala/utils/Debug.scala:49:26, :50:15
      end
      if ((`PRINTF_COND_) & nutcoretrap__bore & ~reset) begin	// src/main/scala/nutcore/backend/fu/CSR.scala:904:15, :914:15, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "======== PerfCnt =========\n");	// src/main/scala/nutcore/backend/fu/CSR.scala:904:15, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d <- Mcycle\n", perfCnts_0);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :906:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d <- Minstret\n", perfCnts_2);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :906:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d <- MultiCommit\n", perfCnts_3);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :906:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d <- MimemStall\n", perfCnts_4);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :906:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d <- MaluInstr\n", perfCnts_5);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :906:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d <- MbruInstr\n", perfCnts_6);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :906:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d <- MlsuInstr\n", perfCnts_7);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :906:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d <- MmduInstr\n", perfCnts_8);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :906:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d <- McsrInstr\n", perfCnts_9);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :906:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d <- MloadInstr\n", perfCnts_10);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :906:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d <- MmmioInstr\n", perfCnts_11);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :906:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d <- MmulInstr\n", perfCnts_14);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :906:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d <- MifuFlush\n", perfCnts_15);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :906:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d <- MbpBRight\n", perfCnts_16);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :906:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d <- MbpBWrong\n", perfCnts_17);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :906:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d <- MbpJRight\n", perfCnts_18);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :906:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d <- MbpJWrong\n", perfCnts_19);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :906:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d <- MbpIRight\n", perfCnts_20);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :906:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d <- MbpIWrong\n", perfCnts_21);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :906:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d <- MbpRRight\n", perfCnts_22);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :906:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d <- MbpRWrong\n", perfCnts_23);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :906:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d <- Custom1\n", perfCnts_25);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :906:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d <- Custom2\n", perfCnts_26);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :906:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d <- Custom3\n", perfCnts_27);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :906:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d <- Custom4\n", perfCnts_28);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :906:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d <- Custom5\n", perfCnts_29);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :906:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d <- Custom6\n", perfCnts_30);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :906:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d <- Custom7\n", perfCnts_31);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :906:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d <- Custom8\n", perfCnts_32);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :906:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d <- MrawStall\n", perfCnts_49);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :906:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d <- MexuBusy\n", perfCnts_50);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :906:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d <- MloadStall\n", perfCnts_51);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :906:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d <- MstoreStall\n", perfCnts_52);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :906:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d <- ISUIssue\n", perfCnts_53);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :906:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "======== PerfCntCSV =========\n\n");	// src/main/scala/nutcore/backend/fu/CSR.scala:908:15, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "Mcycle, ");	// src/main/scala/nutcore/backend/fu/CSR.scala:910:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "Minstret, ");	// src/main/scala/nutcore/backend/fu/CSR.scala:910:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "MultiCommit, ");	// src/main/scala/nutcore/backend/fu/CSR.scala:910:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "MimemStall, ");	// src/main/scala/nutcore/backend/fu/CSR.scala:910:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "MaluInstr, ");	// src/main/scala/nutcore/backend/fu/CSR.scala:910:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "MbruInstr, ");	// src/main/scala/nutcore/backend/fu/CSR.scala:910:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "MlsuInstr, ");	// src/main/scala/nutcore/backend/fu/CSR.scala:910:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "MmduInstr, ");	// src/main/scala/nutcore/backend/fu/CSR.scala:910:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "McsrInstr, ");	// src/main/scala/nutcore/backend/fu/CSR.scala:910:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "MloadInstr, ");	// src/main/scala/nutcore/backend/fu/CSR.scala:910:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "MmmioInstr, ");	// src/main/scala/nutcore/backend/fu/CSR.scala:910:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "MmulInstr, ");	// src/main/scala/nutcore/backend/fu/CSR.scala:910:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "MifuFlush, ");	// src/main/scala/nutcore/backend/fu/CSR.scala:910:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "MbpBRight, ");	// src/main/scala/nutcore/backend/fu/CSR.scala:910:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "MbpBWrong, ");	// src/main/scala/nutcore/backend/fu/CSR.scala:910:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "MbpJRight, ");	// src/main/scala/nutcore/backend/fu/CSR.scala:910:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "MbpJWrong, ");	// src/main/scala/nutcore/backend/fu/CSR.scala:910:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "MbpIRight, ");	// src/main/scala/nutcore/backend/fu/CSR.scala:910:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "MbpIWrong, ");	// src/main/scala/nutcore/backend/fu/CSR.scala:910:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "MbpRRight, ");	// src/main/scala/nutcore/backend/fu/CSR.scala:910:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "MbpRWrong, ");	// src/main/scala/nutcore/backend/fu/CSR.scala:910:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "Custom1, ");	// src/main/scala/nutcore/backend/fu/CSR.scala:910:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "Custom2, ");	// src/main/scala/nutcore/backend/fu/CSR.scala:910:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "Custom3, ");	// src/main/scala/nutcore/backend/fu/CSR.scala:910:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "Custom4, ");	// src/main/scala/nutcore/backend/fu/CSR.scala:910:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "Custom5, ");	// src/main/scala/nutcore/backend/fu/CSR.scala:910:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "Custom6, ");	// src/main/scala/nutcore/backend/fu/CSR.scala:910:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "Custom7, ");	// src/main/scala/nutcore/backend/fu/CSR.scala:910:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "Custom8, ");	// src/main/scala/nutcore/backend/fu/CSR.scala:910:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "MrawStall, ");	// src/main/scala/nutcore/backend/fu/CSR.scala:910:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "MexuBusy, ");	// src/main/scala/nutcore/backend/fu/CSR.scala:910:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "MloadStall, ");	// src/main/scala/nutcore/backend/fu/CSR.scala:910:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "MstoreStall, ");	// src/main/scala/nutcore/backend/fu/CSR.scala:910:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "ISUIssue, ");	// src/main/scala/nutcore/backend/fu/CSR.scala:910:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "\n\n\n");	// src/main/scala/nutcore/backend/fu/CSR.scala:911:15, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d, ", perfCnts_0);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :913:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d, ", perfCnts_2);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :913:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d, ", perfCnts_3);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :913:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d, ", perfCnts_4);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :913:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d, ", perfCnts_5);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :913:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d, ", perfCnts_6);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :913:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d, ", perfCnts_7);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :913:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d, ", perfCnts_8);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :913:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d, ", perfCnts_9);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :913:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d, ", perfCnts_10);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :913:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d, ", perfCnts_11);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :913:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d, ", perfCnts_14);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :913:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d, ", perfCnts_15);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :913:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d, ", perfCnts_16);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :913:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d, ", perfCnts_17);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :913:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d, ", perfCnts_18);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :913:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d, ", perfCnts_19);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :913:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d, ", perfCnts_20);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :913:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d, ", perfCnts_21);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :913:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d, ", perfCnts_22);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :913:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d, ", perfCnts_23);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :913:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d, ", perfCnts_25);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :913:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d, ", perfCnts_26);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :913:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d, ", perfCnts_27);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :913:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d, ", perfCnts_28);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :913:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d, ", perfCnts_29);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :913:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d, ", perfCnts_30);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :913:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d, ", perfCnts_31);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :913:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d, ", perfCnts_32);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :913:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d, ", perfCnts_49);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :913:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d, ", perfCnts_50);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :913:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d, ", perfCnts_51);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :913:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d, ", perfCnts_52);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :913:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "%d, ", perfCnts_53);	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :913:17, src/main/scala/utils/Debug.scala:49:26
        $fwrite(32'h80000002, "\n\n\n");	// src/main/scala/nutcore/backend/fu/CSR.scala:914:15, src/main/scala/utils/Debug.scala:49:26
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  always @(posedge clock) begin	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7
    automatic logic _GEN_7;	// src/main/scala/nutcore/backend/fu/CSR.scala:500:51
    automatic logic tvalWen;	// src/main/scala/nutcore/backend/fu/CSR.scala:674:130
    _GEN_7 = _wen_T_4 & ~isIllegalAccess;	// src/main/scala/nutcore/backend/fu/CSR.scala:494:47, :498:39, :500:{51,54}
    tvalWen =
      ~(_tvalWen_T | io_dmemMMU_storePF | io_cfIn_exceptionVec_4 | io_cfIn_exceptionVec_6)
      | (|_raiseIntr_T);	// src/main/scala/nutcore/backend/fu/CSR.scala:585:26, :633:{35,42}, :674:{17,103,130}
    if (reset) begin	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7
      mtvec <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:252:22
      mcounteren <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:253:27
      mcause <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:254:23
      mtval <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:255:22
      mepc <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:256:21
      mie <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:258:20
      mipReg <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:260:24
      misa <= 64'h8000000000141105;	// src/main/scala/nutcore/backend/fu/CSR.scala:269:35, :270:21
      mstatus <= 64'hA00001800;	// src/main/scala/nutcore/backend/fu/CSR.scala:278:24
      medeleg <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:321:24
      mideleg <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:322:24
      mscratch <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:323:25
      pmpcfg0 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:325:24
      pmpcfg1 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:326:24
      pmpcfg2 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:327:24
      pmpcfg3 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:328:24
      pmpaddr0 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:329:25
      pmpaddr1 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:330:25
      pmpaddr2 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:331:25
      pmpaddr3 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:332:25
      stvec <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:354:22
      satp <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:359:21
      sepc <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:360:21
      scause <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:361:23
      sscratch <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:363:25
      scounteren <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:364:27
      lr <= 1'h0;	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14, :377:19
      lrAddr <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:378:23
      privilegeMode <= 2'h3;	// src/main/scala/nutcore/backend/fu/CSR.scala:300:59, :391:30
      perfCnts_0 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_1 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_2 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_3 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_4 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_5 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_6 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_7 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_8 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_9 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_10 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_11 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_12 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_13 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_14 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_15 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_16 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_17 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_18 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_19 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_20 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_21 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_22 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_23 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_24 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_25 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_26 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_27 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_28 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_29 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_30 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_31 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_32 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_33 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_34 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_35 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_36 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_37 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_38 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_39 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_40 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_41 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_42 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_43 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_44 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_45 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_46 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_47 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_48 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_49 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_50 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_51 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_52 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_53 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_54 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_55 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_56 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_57 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_58 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_59 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_60 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_61 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_62 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_63 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_64 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_65 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_66 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_67 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_68 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_69 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_70 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_71 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_72 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_73 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_74 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_75 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_76 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_77 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_78 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_79 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_80 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_81 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_82 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_83 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_84 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_85 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_86 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_87 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_88 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_89 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_90 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_91 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_92 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_93 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_94 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_95 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_96 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_97 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_98 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_101 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_102 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_103 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_104 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_105 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_106 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_107 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_108 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_109 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_110 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_111 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_112 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_113 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_114 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_115 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_116 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_117 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_118 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_119 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_120 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_121 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_122 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_123 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_124 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_125 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_126 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_127 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      c <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/utils/GTimer.scala:24:20
      c_1 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/utils/GTimer.scala:24:20
      c_2 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/utils/GTimer.scala:24:20
      c_3 <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/utils/GTimer.scala:24:20
    end
    else begin	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7
      automatic logic _isMret_T = io_in_bits_src2[11:0] == 12'h302;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:65
      automatic logic _GEN_8;	// src/main/scala/nutcore/backend/fu/CSR.scala:682:15
      automatic logic _GEN_9 = ~raiseExceptionIntr | delegS;	// src/main/scala/nutcore/backend/fu/CSR.scala:656:58, :673:38, :719:29, :723:19, src/main/scala/utils/RegMap.scala:50:72
      _GEN_8 = io_in_valid & _isMret_T & _io_redirect_valid_T;	// src/main/scala/nutcore/backend/fu/CSR.scala:515:46, :682:15, src/main/scala/utils/RegMap.scala:50:65
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'h305)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        mtvec <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:252:22
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'h306)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        mcounteren <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:253:27
      if (_GEN_9) begin	// src/main/scala/nutcore/backend/fu/CSR.scala:719:29, :723:19, src/main/scala/utils/RegMap.scala:50:72
        if (_GEN_7 & io_in_bits_src2[11:0] == 12'h342)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
          mcause <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:254:23
      end
      else	// src/main/scala/nutcore/backend/fu/CSR.scala:719:29, :723:19, src/main/scala/utils/RegMap.scala:50:72
        mcause <= causeNO;	// src/main/scala/nutcore/backend/fu/CSR.scala:254:23, :653:41
      if (~raiseExceptionIntr | delegS | ~tvalWen) begin	// src/main/scala/nutcore/backend/fu/CSR.scala:596:3, :656:58, :673:38, :674:130, :719:29, :723:19, :740:20, src/main/scala/utils/RegMap.scala:50:72
        if (_GEN_1)	// src/main/scala/nutcore/backend/fu/CSR.scala:595:30
          mtval <= {{25{lsuAddr__bore[38]}}, lsuAddr__bore[38:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:255:22, :582:28, src/main/scala/utils/BitUtils.scala:41:20, :42:{41,46}
        else if (_GEN_0 & (&privilegeMode))	// src/main/scala/nutcore/backend/fu/CSR.scala:391:30, :585:{46,67}, :587:{24,34}, :588:13, src/main/scala/utils/RegMap.scala:50:72
          mtval <= tval;	// src/main/scala/nutcore/backend/fu/CSR.scala:255:22, :586:19
        else if (_GEN_7 & io_in_bits_src2[11:0] == 12'h343)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
          mtval <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:255:22
      end
      else	// src/main/scala/nutcore/backend/fu/CSR.scala:596:3, :719:29, :723:19
        mtval <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:255:22
      if (_GEN_9) begin	// src/main/scala/nutcore/backend/fu/CSR.scala:719:29, :723:19, src/main/scala/utils/RegMap.scala:50:72
        if (_GEN_7 & io_in_bits_src2[11:0] == 12'h341)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
          mepc <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:256:21
      end
      else	// src/main/scala/nutcore/backend/fu/CSR.scala:719:29, :723:19, src/main/scala/utils/RegMap.scala:50:72
        mepc <= {{25{io_cfIn_pc[38]}}, io_cfIn_pc};	// src/main/scala/nutcore/backend/fu/CSR.scala:256:21, src/main/scala/utils/BitUtils.scala:41:20, :42:{41,46}
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'h304)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        mie <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:258:20
      else if (_GEN_7 & io_in_bits_src2[11:0] == 12'h104)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        mie <= wdata & sieMask | mie & ~sieMask;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:258:20, :356:32, src/main/scala/utils/BitUtils.scala:34:{14,26,37,39}
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'h144)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        mipReg <= wdata & sieMask | mipReg & ~sieMask;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:260:24, :356:32, src/main/scala/utils/BitUtils.scala:34:{14,26,37,39}
      else if (_GEN_7 & io_in_bits_src2[11:0] == 12'h344)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        mipReg <= wdata & 64'h77F | mipReg & 64'hFFFFFFFFFFFFF880;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:260:24, src/main/scala/utils/BitUtils.scala:34:{14,26,37,39}
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'h301)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        misa <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:270:21
      if (raiseExceptionIntr) begin	// src/main/scala/nutcore/backend/fu/CSR.scala:656:58
        mstatus <=
          {mstatus[63:13],
           delegS ? mstatus[12:11] : privilegeMode,
           mstatus[10:9],
           delegS ? privilegeMode[0] : mstatus[8],
           delegS ? mstatus[7] : mstatus[3],
           mstatus[6],
           delegS ? mstatus[1] : mstatus[5],
           mstatus[4],
           delegS & mstatus[3],
           mstatus[2],
           ~delegS & mstatus[1],
           mstatus[0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:278:24, :391:30, :673:38, :690:27, :720:47, :721:{30,47}, :723:19, :726:22, :727:24, :728:23, :736:22, :737:24, :738:23, :750:27
        privilegeMode <= {~delegS, 1'h1};	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14, :391:30, :494:88, :673:38, :721:30, :723:19, :728:23, :729:21, :739:21
      end
      else if (_GEN_6) begin	// src/main/scala/nutcore/backend/fu/CSR.scala:708:15
        mstatus <= {mstatus[63:5], 1'h1, mstatus[3:1], mstatus[4]};	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14, :278:24, :494:88, :709:47, :715:27
        privilegeMode <= 2'h0;	// src/main/scala/nutcore/backend/fu/CSR.scala:300:59, :391:30
      end
      else if (_GEN_5) begin	// src/main/scala/nutcore/backend/fu/CSR.scala:695:15
        mstatus <=
          {mstatus[63:9], 1'h0, mstatus[7:6], 1'h1, mstatus[4:2], mstatus[5], mstatus[0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14, :278:24, :494:88, :696:47, :697:47, :703:27
        privilegeMode <= {1'h0, mstatus[8]};	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14, :278:24, :391:30, :696:47, :700:25
      end
      else if (_GEN_8) begin	// src/main/scala/nutcore/backend/fu/CSR.scala:682:15
        mstatus <=
          {mstatus[63:13],
           2'h0,
           mstatus[10:8],
           1'h1,
           mstatus[6:4],
           mstatus[7],
           mstatus[2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14, :278:24, :300:59, :494:88, :683:47, :690:27
        privilegeMode <= mstatus[12:11];	// src/main/scala/nutcore/backend/fu/CSR.scala:278:24, :391:30, :683:47
      end
      else if (_GEN_7 & io_in_bits_src2[11:0] == 12'h300) begin	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        automatic logic [62:0] _mstatus_T_7;	// src/main/scala/utils/BitUtils.scala:34:26
        _mstatus_T_7 =
          {40'h0, wdata[22:1] & 22'h3F3FD5, 1'h0} | mstatus[62:0] & 63'h7FFFFFFFFF818055;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:193:14, :278:24, :301:23, src/main/scala/utils/BitUtils.scala:34:{14,26,37,39}
        mstatus <= {&(_mstatus_T_7[14:13]), _mstatus_T_7};	// src/main/scala/nutcore/backend/fu/CSR.scala:278:24, :316:47, :317:{25,40}, src/main/scala/utils/BitUtils.scala:34:26
      end
      else if (_GEN_7 & io_in_bits_src2[11:0] == 12'h100) begin	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        automatic logic [62:0] _mstatus_T_3;	// src/main/scala/utils/BitUtils.scala:34:26
        _mstatus_T_3 =
          {43'h0, wdata[19:1] & 19'h63091, 1'h0} | mstatus[62:0] & 63'h7FFFFFFFFFF39EDD;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:193:14, :278:24, :338:23, src/main/scala/utils/BitUtils.scala:34:{14,26,37,39}
        mstatus <= {&(_mstatus_T_3[14:13]), _mstatus_T_3};	// src/main/scala/nutcore/backend/fu/CSR.scala:278:24, :316:47, :317:{25,40}, src/main/scala/utils/BitUtils.scala:34:26
      end
      if (_GEN_7 & _isMret_T)	// src/main/scala/nutcore/backend/fu/CSR.scala:500:51, src/main/scala/utils/RegMap.scala:50:{56,65}
        medeleg <= wdata & 64'hBBFF | medeleg & 64'hFFFFFFFFFFFF4400;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:321:24, src/main/scala/utils/BitUtils.scala:34:{14,26,37,39}
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'h303)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        mideleg <= wdata & 64'h222 | mideleg & 64'hFFFFFFFFFFFFFDDD;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:322:24, :356:32, src/main/scala/utils/BitUtils.scala:34:{14,26,37,39}
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'h340)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        mscratch <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:323:25
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'h3A0)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        pmpcfg0 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:325:24
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'h3A1)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        pmpcfg1 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:326:24
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'h3A2)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        pmpcfg2 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:327:24
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'h3A3)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        pmpcfg3 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:328:24
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'h3B0)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        pmpaddr0 <= wdata & 64'h3FFFFFFF | pmpaddr0 & 64'hFFFFFFFFC0000000;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:329:25, src/main/scala/utils/BitUtils.scala:34:{14,26,37,39}
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'h3B1)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        pmpaddr1 <= wdata & 64'h3FFFFFFF | pmpaddr1 & 64'hFFFFFFFFC0000000;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:330:25, src/main/scala/utils/BitUtils.scala:34:{14,26,37,39}
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'h3B2)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        pmpaddr2 <= wdata & 64'h3FFFFFFF | pmpaddr2 & 64'hFFFFFFFFC0000000;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:331:25, src/main/scala/utils/BitUtils.scala:34:{14,26,37,39}
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'h3B3)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        pmpaddr3 <= wdata & 64'h3FFFFFFF | pmpaddr3 & 64'hFFFFFFFFC0000000;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:332:25, src/main/scala/utils/BitUtils.scala:34:{14,26,37,39}
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'h105)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        stvec <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:354:22
      if (_GEN_7 & _resetSatp_T)	// src/main/scala/nutcore/backend/fu/CSR.scala:500:51, src/main/scala/utils/RegMap.scala:50:{56,65}
        satp <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:359:21
      if (raiseExceptionIntr & delegS) begin	// src/main/scala/nutcore/backend/fu/CSR.scala:656:58, :673:38, :719:29, :723:19, :724:14, src/main/scala/utils/RegMap.scala:50:72
        sepc <= {{25{io_cfIn_pc[38]}}, io_cfIn_pc};	// src/main/scala/nutcore/backend/fu/CSR.scala:360:21, src/main/scala/utils/BitUtils.scala:41:20, :42:{41,46}
        scause <= causeNO;	// src/main/scala/nutcore/backend/fu/CSR.scala:361:23, :653:41
      end
      else begin	// src/main/scala/nutcore/backend/fu/CSR.scala:719:29, :723:19, :724:14, src/main/scala/utils/RegMap.scala:50:72
        if (_GEN_7 & io_in_bits_src2[11:0] == 12'h141)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
          sepc <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:360:21
        if (_GEN_7 & io_in_bits_src2[11:0] == 12'h142)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
          scause <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:361:23
      end
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'h140)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        sscratch <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:363:25
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'h106)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        scounteren <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:364:27
      lr <= ~(_GEN_5 | _GEN_8) & (setLr__bore ? setLrVal__bore : lr);	// src/main/scala/nutcore/backend/fu/CSR.scala:377:19, :385:14, :386:8, :682:{15,26}, :691:8, :695:{15,26}, :704:8
      if (setLr__bore)
        lrAddr <= setLrAddr__bore;	// src/main/scala/nutcore/backend/fu/CSR.scala:378:23
      if (_GEN)	// src/main/scala/nutcore/backend/fu/CSR.scala:876:33
        perfCnts_0 <= perfCnts_0 + 64'h1;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :859:71, src/main/scala/utils/GTimer.scala:25:12
      else if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB00)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_0 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB01)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_1 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (perfCntCond_3__bore) begin
        perfCnts_2 <= perfCnts_2 + 64'h2;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :869:86
        perfCnts_3 <= perfCnts_3 + 64'h1;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :859:71, src/main/scala/utils/GTimer.scala:25:12
      end
      else begin
        if (perfCntCond_2__bore)
          perfCnts_2 <= perfCnts_2 + 64'h1;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :859:71, src/main/scala/utils/GTimer.scala:25:12
        else if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB02)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
          perfCnts_2 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
        if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB03)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
          perfCnts_3 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      end
      if (perfCntCond_4__bore)
        perfCnts_4 <= perfCnts_4 + 64'h1;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :859:71, src/main/scala/utils/GTimer.scala:25:12
      else if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB04)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_4 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (perfCntCond_5__bore)
        perfCnts_5 <= perfCnts_5 + 64'h1;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :859:71, src/main/scala/utils/GTimer.scala:25:12
      else if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB05)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_5 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (perfCntCond_6__bore)
        perfCnts_6 <= perfCnts_6 + 64'h1;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :859:71, src/main/scala/utils/GTimer.scala:25:12
      else if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB06)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_6 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (perfCntCond_7__bore)
        perfCnts_7 <= perfCnts_7 + 64'h1;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :859:71, src/main/scala/utils/GTimer.scala:25:12
      else if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB07)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_7 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (perfCntCond_8__bore)
        perfCnts_8 <= perfCnts_8 + 64'h1;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :859:71, src/main/scala/utils/GTimer.scala:25:12
      else if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB08)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_8 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (perfCntCond_9__bore)
        perfCnts_9 <= perfCnts_9 + 64'h1;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :859:71, src/main/scala/utils/GTimer.scala:25:12
      else if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB09)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_9 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (perfCntCond_10__bore)
        perfCnts_10 <= perfCnts_10 + 64'h1;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :859:71, src/main/scala/utils/GTimer.scala:25:12
      else if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB0A)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_10 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB0B)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_11 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB0C)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_12 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB0D)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_13 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (perfCntCond_14__bore)
        perfCnts_14 <= perfCnts_14 + 64'h1;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :859:71, src/main/scala/utils/GTimer.scala:25:12
      else if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB0E)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_14 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (perfCntCond_15__bore)
        perfCnts_15 <= perfCnts_15 + 64'h1;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :859:71, src/main/scala/utils/GTimer.scala:25:12
      else if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB0F)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_15 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (perfCntCond_16__bore)
        perfCnts_16 <= perfCnts_16 + 64'h1;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :859:71, src/main/scala/utils/GTimer.scala:25:12
      else if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB10)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_16 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (perfCntCond_17__bore)
        perfCnts_17 <= perfCnts_17 + 64'h1;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :859:71, src/main/scala/utils/GTimer.scala:25:12
      else if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB11)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_17 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (perfCntCond_18__bore)
        perfCnts_18 <= perfCnts_18 + 64'h1;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :859:71, src/main/scala/utils/GTimer.scala:25:12
      else if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB12)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_18 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (perfCntCond_19__bore)
        perfCnts_19 <= perfCnts_19 + 64'h1;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :859:71, src/main/scala/utils/GTimer.scala:25:12
      else if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB13)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_19 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (perfCntCond_20__bore)
        perfCnts_20 <= perfCnts_20 + 64'h1;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :859:71, src/main/scala/utils/GTimer.scala:25:12
      else if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB14)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_20 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (perfCntCond_21__bore)
        perfCnts_21 <= perfCnts_21 + 64'h1;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :859:71, src/main/scala/utils/GTimer.scala:25:12
      else if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB15)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_21 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (perfCntCond_22__bore)
        perfCnts_22 <= perfCnts_22 + 64'h1;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :859:71, src/main/scala/utils/GTimer.scala:25:12
      else if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB16)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_22 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (perfCntCond_23__bore)
        perfCnts_23 <= perfCnts_23 + 64'h1;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :859:71, src/main/scala/utils/GTimer.scala:25:12
      else if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB17)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_23 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB18)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_24 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (perfCntCond_25__bore)
        perfCnts_25 <= perfCnts_25 + 64'h1;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :859:71, src/main/scala/utils/GTimer.scala:25:12
      else if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB19)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_25 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (perfCntCond_26__bore)
        perfCnts_26 <= perfCnts_26 + 64'h1;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :859:71, src/main/scala/utils/GTimer.scala:25:12
      else if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB1A)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_26 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (perfCntCond_27__bore)
        perfCnts_27 <= perfCnts_27 + 64'h1;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :859:71, src/main/scala/utils/GTimer.scala:25:12
      else if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB1B)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_27 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (perfCntCond_28__bore)
        perfCnts_28 <= perfCnts_28 + 64'h1;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :859:71, src/main/scala/utils/GTimer.scala:25:12
      else if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB1C)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_28 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (perfCntCond_29__bore)
        perfCnts_29 <= perfCnts_29 + 64'h1;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :859:71, src/main/scala/utils/GTimer.scala:25:12
      else if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB1D)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_29 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (perfCntCond_30__bore)
        perfCnts_30 <= perfCnts_30 + 64'h1;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :859:71, src/main/scala/utils/GTimer.scala:25:12
      else if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB1E)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_30 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (perfCntCond_31__bore)
        perfCnts_31 <= perfCnts_31 + 64'h1;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :859:71, src/main/scala/utils/GTimer.scala:25:12
      else if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB1F)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_31 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (perfCntCond_32__bore)
        perfCnts_32 <= perfCnts_32 + 64'h1;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :859:71, src/main/scala/utils/GTimer.scala:25:12
      else if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB20)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_32 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB21)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_33 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB22)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_34 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB23)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_35 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB24)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_36 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB25)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_37 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB26)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_38 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB27)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_39 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB28)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_40 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB29)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_41 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB2A)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_42 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB2B)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_43 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB2C)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_44 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB2D)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_45 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB2E)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_46 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB2F)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_47 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB30)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_48 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (perfCntCond_49__bore)
        perfCnts_49 <= perfCnts_49 + 64'h1;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :859:71, src/main/scala/utils/GTimer.scala:25:12
      else if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB31)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_49 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (perfCntCond_50__bore)
        perfCnts_50 <= perfCnts_50 + 64'h1;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :859:71, src/main/scala/utils/GTimer.scala:25:12
      else if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB32)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_50 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (perfCntCond_51__bore)
        perfCnts_51 <= perfCnts_51 + 64'h1;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :859:71, src/main/scala/utils/GTimer.scala:25:12
      else if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB33)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_51 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (perfCntCond_52__bore)
        perfCnts_52 <= perfCnts_52 + 64'h1;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :859:71, src/main/scala/utils/GTimer.scala:25:12
      else if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB34)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_52 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (perfCntCond_53__bore)
        perfCnts_53 <= perfCnts_53 + 64'h1;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :859:71, src/main/scala/utils/GTimer.scala:25:12
      else if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB35)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_53 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB36)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_54 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB37)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_55 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB38)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_56 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB39)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_57 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB3A)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_58 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB3B)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_59 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB3C)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_60 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB3D)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_61 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB3E)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_62 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB3F)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_63 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB40)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_64 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB41)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_65 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB42)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_66 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB43)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_67 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB44)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_68 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB45)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_69 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB46)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_70 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB47)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_71 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB48)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_72 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB49)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_73 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB4A)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_74 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB4B)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_75 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB4C)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_76 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB4D)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_77 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB4E)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_78 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB4F)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_79 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB50)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_80 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB51)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_81 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB52)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_82 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB53)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_83 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB54)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_84 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB55)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_85 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB56)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_86 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB57)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_87 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB58)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_88 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB59)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_89 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB5A)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_90 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB5B)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_91 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB5C)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_92 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB5D)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_93 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB5E)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_94 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB5F)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_95 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB60)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_96 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB61)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_97 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB62)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_98 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      perfCnts_101 <= perfCnts_102;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB66)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_102 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB67)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_103 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB68)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_104 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB69)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_105 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB6A)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_106 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB6B)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_107 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB6C)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_108 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB6D)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_109 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB6E)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_110 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB6F)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_111 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB70)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_112 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB71)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_113 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB72)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_114 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB73)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_115 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB74)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_116 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB75)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_117 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB76)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_118 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB77)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_119 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB78)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_120 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB79)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_121 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB7A)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_122 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB7B)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_123 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB7C)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_124 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB7D)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_125 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB7E)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_126 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'hB7F)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_127 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      c <= c + 64'h1;	// src/main/scala/utils/GTimer.scala:24:20, :25:12
      c_1 <= c_1 + 64'h1;	// src/main/scala/utils/GTimer.scala:24:20, :25:12
      c_2 <= c_2 + 64'h1;	// src/main/scala/utils/GTimer.scala:24:20, :25:12
      c_3 <= c_3 + 64'h1;	// src/main/scala/utils/GTimer.scala:24:20, :25:12
    end
    if (raiseExceptionIntr & delegS & tvalWen)	// src/main/scala/nutcore/backend/fu/CSR.scala:585:67, :656:58, :673:38, :674:130, :719:29, :723:19, :730:{20,27}
      stval <= 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:362:18
    else if (~_GEN_0 | (&privilegeMode)) begin	// src/main/scala/nutcore/backend/fu/CSR.scala:391:30, :585:{46,67}, :587:{24,34}, src/main/scala/utils/RegMap.scala:50:72
      if (_GEN_7 & io_in_bits_src2[11:0] == 12'h143)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        stval <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:362:18
    end
    else	// src/main/scala/nutcore/backend/fu/CSR.scala:585:67, :587:34, src/main/scala/utils/RegMap.scala:50:72
      stval <= tval;	// src/main/scala/nutcore/backend/fu/CSR.scala:362:18, :586:19
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7
      automatic logic [31:0] _RANDOM[0:332];	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7
        for (logic [8:0] i = 9'h0; i < 9'h14D; i += 9'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7
        end	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7
        mtvec = {_RANDOM[9'h2], _RANDOM[9'h3]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :252:22
        mcounteren = {_RANDOM[9'h4], _RANDOM[9'h5]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :253:27
        mcause = {_RANDOM[9'h6], _RANDOM[9'h7]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :254:23
        mtval = {_RANDOM[9'h8], _RANDOM[9'h9]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :255:22
        mepc = {_RANDOM[9'hA], _RANDOM[9'hB]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :256:21
        mie = {_RANDOM[9'hC], _RANDOM[9'hD]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :258:20
        mipReg = {_RANDOM[9'hE], _RANDOM[9'hF]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :260:24
        misa = {_RANDOM[9'h10], _RANDOM[9'h11]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :270:21
        mstatus = {_RANDOM[9'h1A], _RANDOM[9'h1B]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :278:24
        medeleg = {_RANDOM[9'h1C], _RANDOM[9'h1D]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :321:24
        mideleg = {_RANDOM[9'h1E], _RANDOM[9'h1F]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :322:24
        mscratch = {_RANDOM[9'h20], _RANDOM[9'h21]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :323:25
        pmpcfg0 = {_RANDOM[9'h22], _RANDOM[9'h23]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :325:24
        pmpcfg1 = {_RANDOM[9'h24], _RANDOM[9'h25]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :326:24
        pmpcfg2 = {_RANDOM[9'h26], _RANDOM[9'h27]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :327:24
        pmpcfg3 = {_RANDOM[9'h28], _RANDOM[9'h29]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :328:24
        pmpaddr0 = {_RANDOM[9'h2A], _RANDOM[9'h2B]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :329:25
        pmpaddr1 = {_RANDOM[9'h2C], _RANDOM[9'h2D]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :330:25
        pmpaddr2 = {_RANDOM[9'h2E], _RANDOM[9'h2F]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :331:25
        pmpaddr3 = {_RANDOM[9'h30], _RANDOM[9'h31]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :332:25
        stvec = {_RANDOM[9'h32], _RANDOM[9'h33]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :354:22
        satp = {_RANDOM[9'h34], _RANDOM[9'h35]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :359:21
        sepc = {_RANDOM[9'h36], _RANDOM[9'h37]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :360:21
        scause = {_RANDOM[9'h38], _RANDOM[9'h39]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :361:23
        stval = {_RANDOM[9'h3A], _RANDOM[9'h3B]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :362:18
        sscratch = {_RANDOM[9'h3C], _RANDOM[9'h3D]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :363:25
        scounteren = {_RANDOM[9'h3E], _RANDOM[9'h3F]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :364:27
        lr = _RANDOM[9'h42][0];	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :377:19
        lrAddr = {_RANDOM[9'h42][31:1], _RANDOM[9'h43], _RANDOM[9'h44][0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :377:19, :378:23
        privilegeMode = _RANDOM[9'h44][2:1];	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :378:23, :391:30
        perfCnts_0 = {_RANDOM[9'h44][31:3], _RANDOM[9'h45], _RANDOM[9'h46][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :378:23, :396:47
        perfCnts_1 = {_RANDOM[9'h46][31:3], _RANDOM[9'h47], _RANDOM[9'h48][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_2 = {_RANDOM[9'h48][31:3], _RANDOM[9'h49], _RANDOM[9'h4A][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_3 = {_RANDOM[9'h4A][31:3], _RANDOM[9'h4B], _RANDOM[9'h4C][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_4 = {_RANDOM[9'h4C][31:3], _RANDOM[9'h4D], _RANDOM[9'h4E][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_5 = {_RANDOM[9'h4E][31:3], _RANDOM[9'h4F], _RANDOM[9'h50][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_6 = {_RANDOM[9'h50][31:3], _RANDOM[9'h51], _RANDOM[9'h52][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_7 = {_RANDOM[9'h52][31:3], _RANDOM[9'h53], _RANDOM[9'h54][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_8 = {_RANDOM[9'h54][31:3], _RANDOM[9'h55], _RANDOM[9'h56][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_9 = {_RANDOM[9'h56][31:3], _RANDOM[9'h57], _RANDOM[9'h58][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_10 = {_RANDOM[9'h58][31:3], _RANDOM[9'h59], _RANDOM[9'h5A][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_11 = {_RANDOM[9'h5A][31:3], _RANDOM[9'h5B], _RANDOM[9'h5C][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_12 = {_RANDOM[9'h5C][31:3], _RANDOM[9'h5D], _RANDOM[9'h5E][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_13 = {_RANDOM[9'h5E][31:3], _RANDOM[9'h5F], _RANDOM[9'h60][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_14 = {_RANDOM[9'h60][31:3], _RANDOM[9'h61], _RANDOM[9'h62][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_15 = {_RANDOM[9'h62][31:3], _RANDOM[9'h63], _RANDOM[9'h64][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_16 = {_RANDOM[9'h64][31:3], _RANDOM[9'h65], _RANDOM[9'h66][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_17 = {_RANDOM[9'h66][31:3], _RANDOM[9'h67], _RANDOM[9'h68][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_18 = {_RANDOM[9'h68][31:3], _RANDOM[9'h69], _RANDOM[9'h6A][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_19 = {_RANDOM[9'h6A][31:3], _RANDOM[9'h6B], _RANDOM[9'h6C][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_20 = {_RANDOM[9'h6C][31:3], _RANDOM[9'h6D], _RANDOM[9'h6E][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_21 = {_RANDOM[9'h6E][31:3], _RANDOM[9'h6F], _RANDOM[9'h70][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_22 = {_RANDOM[9'h70][31:3], _RANDOM[9'h71], _RANDOM[9'h72][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_23 = {_RANDOM[9'h72][31:3], _RANDOM[9'h73], _RANDOM[9'h74][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_24 = {_RANDOM[9'h74][31:3], _RANDOM[9'h75], _RANDOM[9'h76][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_25 = {_RANDOM[9'h76][31:3], _RANDOM[9'h77], _RANDOM[9'h78][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_26 = {_RANDOM[9'h78][31:3], _RANDOM[9'h79], _RANDOM[9'h7A][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_27 = {_RANDOM[9'h7A][31:3], _RANDOM[9'h7B], _RANDOM[9'h7C][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_28 = {_RANDOM[9'h7C][31:3], _RANDOM[9'h7D], _RANDOM[9'h7E][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_29 = {_RANDOM[9'h7E][31:3], _RANDOM[9'h7F], _RANDOM[9'h80][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_30 = {_RANDOM[9'h80][31:3], _RANDOM[9'h81], _RANDOM[9'h82][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_31 = {_RANDOM[9'h82][31:3], _RANDOM[9'h83], _RANDOM[9'h84][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_32 = {_RANDOM[9'h84][31:3], _RANDOM[9'h85], _RANDOM[9'h86][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_33 = {_RANDOM[9'h86][31:3], _RANDOM[9'h87], _RANDOM[9'h88][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_34 = {_RANDOM[9'h88][31:3], _RANDOM[9'h89], _RANDOM[9'h8A][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_35 = {_RANDOM[9'h8A][31:3], _RANDOM[9'h8B], _RANDOM[9'h8C][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_36 = {_RANDOM[9'h8C][31:3], _RANDOM[9'h8D], _RANDOM[9'h8E][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_37 = {_RANDOM[9'h8E][31:3], _RANDOM[9'h8F], _RANDOM[9'h90][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_38 = {_RANDOM[9'h90][31:3], _RANDOM[9'h91], _RANDOM[9'h92][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_39 = {_RANDOM[9'h92][31:3], _RANDOM[9'h93], _RANDOM[9'h94][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_40 = {_RANDOM[9'h94][31:3], _RANDOM[9'h95], _RANDOM[9'h96][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_41 = {_RANDOM[9'h96][31:3], _RANDOM[9'h97], _RANDOM[9'h98][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_42 = {_RANDOM[9'h98][31:3], _RANDOM[9'h99], _RANDOM[9'h9A][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_43 = {_RANDOM[9'h9A][31:3], _RANDOM[9'h9B], _RANDOM[9'h9C][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_44 = {_RANDOM[9'h9C][31:3], _RANDOM[9'h9D], _RANDOM[9'h9E][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_45 = {_RANDOM[9'h9E][31:3], _RANDOM[9'h9F], _RANDOM[9'hA0][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_46 = {_RANDOM[9'hA0][31:3], _RANDOM[9'hA1], _RANDOM[9'hA2][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_47 = {_RANDOM[9'hA2][31:3], _RANDOM[9'hA3], _RANDOM[9'hA4][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_48 = {_RANDOM[9'hA4][31:3], _RANDOM[9'hA5], _RANDOM[9'hA6][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_49 = {_RANDOM[9'hA6][31:3], _RANDOM[9'hA7], _RANDOM[9'hA8][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_50 = {_RANDOM[9'hA8][31:3], _RANDOM[9'hA9], _RANDOM[9'hAA][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_51 = {_RANDOM[9'hAA][31:3], _RANDOM[9'hAB], _RANDOM[9'hAC][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_52 = {_RANDOM[9'hAC][31:3], _RANDOM[9'hAD], _RANDOM[9'hAE][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_53 = {_RANDOM[9'hAE][31:3], _RANDOM[9'hAF], _RANDOM[9'hB0][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_54 = {_RANDOM[9'hB0][31:3], _RANDOM[9'hB1], _RANDOM[9'hB2][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_55 = {_RANDOM[9'hB2][31:3], _RANDOM[9'hB3], _RANDOM[9'hB4][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_56 = {_RANDOM[9'hB4][31:3], _RANDOM[9'hB5], _RANDOM[9'hB6][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_57 = {_RANDOM[9'hB6][31:3], _RANDOM[9'hB7], _RANDOM[9'hB8][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_58 = {_RANDOM[9'hB8][31:3], _RANDOM[9'hB9], _RANDOM[9'hBA][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_59 = {_RANDOM[9'hBA][31:3], _RANDOM[9'hBB], _RANDOM[9'hBC][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_60 = {_RANDOM[9'hBC][31:3], _RANDOM[9'hBD], _RANDOM[9'hBE][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_61 = {_RANDOM[9'hBE][31:3], _RANDOM[9'hBF], _RANDOM[9'hC0][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_62 = {_RANDOM[9'hC0][31:3], _RANDOM[9'hC1], _RANDOM[9'hC2][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_63 = {_RANDOM[9'hC2][31:3], _RANDOM[9'hC3], _RANDOM[9'hC4][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_64 = {_RANDOM[9'hC4][31:3], _RANDOM[9'hC5], _RANDOM[9'hC6][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_65 = {_RANDOM[9'hC6][31:3], _RANDOM[9'hC7], _RANDOM[9'hC8][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_66 = {_RANDOM[9'hC8][31:3], _RANDOM[9'hC9], _RANDOM[9'hCA][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_67 = {_RANDOM[9'hCA][31:3], _RANDOM[9'hCB], _RANDOM[9'hCC][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_68 = {_RANDOM[9'hCC][31:3], _RANDOM[9'hCD], _RANDOM[9'hCE][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_69 = {_RANDOM[9'hCE][31:3], _RANDOM[9'hCF], _RANDOM[9'hD0][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_70 = {_RANDOM[9'hD0][31:3], _RANDOM[9'hD1], _RANDOM[9'hD2][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_71 = {_RANDOM[9'hD2][31:3], _RANDOM[9'hD3], _RANDOM[9'hD4][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_72 = {_RANDOM[9'hD4][31:3], _RANDOM[9'hD5], _RANDOM[9'hD6][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_73 = {_RANDOM[9'hD6][31:3], _RANDOM[9'hD7], _RANDOM[9'hD8][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_74 = {_RANDOM[9'hD8][31:3], _RANDOM[9'hD9], _RANDOM[9'hDA][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_75 = {_RANDOM[9'hDA][31:3], _RANDOM[9'hDB], _RANDOM[9'hDC][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_76 = {_RANDOM[9'hDC][31:3], _RANDOM[9'hDD], _RANDOM[9'hDE][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_77 = {_RANDOM[9'hDE][31:3], _RANDOM[9'hDF], _RANDOM[9'hE0][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_78 = {_RANDOM[9'hE0][31:3], _RANDOM[9'hE1], _RANDOM[9'hE2][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_79 = {_RANDOM[9'hE2][31:3], _RANDOM[9'hE3], _RANDOM[9'hE4][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_80 = {_RANDOM[9'hE4][31:3], _RANDOM[9'hE5], _RANDOM[9'hE6][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_81 = {_RANDOM[9'hE6][31:3], _RANDOM[9'hE7], _RANDOM[9'hE8][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_82 = {_RANDOM[9'hE8][31:3], _RANDOM[9'hE9], _RANDOM[9'hEA][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_83 = {_RANDOM[9'hEA][31:3], _RANDOM[9'hEB], _RANDOM[9'hEC][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_84 = {_RANDOM[9'hEC][31:3], _RANDOM[9'hED], _RANDOM[9'hEE][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_85 = {_RANDOM[9'hEE][31:3], _RANDOM[9'hEF], _RANDOM[9'hF0][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_86 = {_RANDOM[9'hF0][31:3], _RANDOM[9'hF1], _RANDOM[9'hF2][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_87 = {_RANDOM[9'hF2][31:3], _RANDOM[9'hF3], _RANDOM[9'hF4][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_88 = {_RANDOM[9'hF4][31:3], _RANDOM[9'hF5], _RANDOM[9'hF6][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_89 = {_RANDOM[9'hF6][31:3], _RANDOM[9'hF7], _RANDOM[9'hF8][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_90 = {_RANDOM[9'hF8][31:3], _RANDOM[9'hF9], _RANDOM[9'hFA][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_91 = {_RANDOM[9'hFA][31:3], _RANDOM[9'hFB], _RANDOM[9'hFC][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_92 = {_RANDOM[9'hFC][31:3], _RANDOM[9'hFD], _RANDOM[9'hFE][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_93 = {_RANDOM[9'hFE][31:3], _RANDOM[9'hFF], _RANDOM[9'h100][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_94 = {_RANDOM[9'h100][31:3], _RANDOM[9'h101], _RANDOM[9'h102][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_95 = {_RANDOM[9'h102][31:3], _RANDOM[9'h103], _RANDOM[9'h104][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_96 = {_RANDOM[9'h104][31:3], _RANDOM[9'h105], _RANDOM[9'h106][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_97 = {_RANDOM[9'h106][31:3], _RANDOM[9'h107], _RANDOM[9'h108][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_98 = {_RANDOM[9'h108][31:3], _RANDOM[9'h109], _RANDOM[9'h10A][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_101 = {_RANDOM[9'h10E][31:3], _RANDOM[9'h10F], _RANDOM[9'h110][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_102 = {_RANDOM[9'h110][31:3], _RANDOM[9'h111], _RANDOM[9'h112][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_103 = {_RANDOM[9'h112][31:3], _RANDOM[9'h113], _RANDOM[9'h114][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_104 = {_RANDOM[9'h114][31:3], _RANDOM[9'h115], _RANDOM[9'h116][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_105 = {_RANDOM[9'h116][31:3], _RANDOM[9'h117], _RANDOM[9'h118][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_106 = {_RANDOM[9'h118][31:3], _RANDOM[9'h119], _RANDOM[9'h11A][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_107 = {_RANDOM[9'h11A][31:3], _RANDOM[9'h11B], _RANDOM[9'h11C][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_108 = {_RANDOM[9'h11C][31:3], _RANDOM[9'h11D], _RANDOM[9'h11E][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_109 = {_RANDOM[9'h11E][31:3], _RANDOM[9'h11F], _RANDOM[9'h120][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_110 = {_RANDOM[9'h120][31:3], _RANDOM[9'h121], _RANDOM[9'h122][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_111 = {_RANDOM[9'h122][31:3], _RANDOM[9'h123], _RANDOM[9'h124][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_112 = {_RANDOM[9'h124][31:3], _RANDOM[9'h125], _RANDOM[9'h126][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_113 = {_RANDOM[9'h126][31:3], _RANDOM[9'h127], _RANDOM[9'h128][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_114 = {_RANDOM[9'h128][31:3], _RANDOM[9'h129], _RANDOM[9'h12A][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_115 = {_RANDOM[9'h12A][31:3], _RANDOM[9'h12B], _RANDOM[9'h12C][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_116 = {_RANDOM[9'h12C][31:3], _RANDOM[9'h12D], _RANDOM[9'h12E][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_117 = {_RANDOM[9'h12E][31:3], _RANDOM[9'h12F], _RANDOM[9'h130][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_118 = {_RANDOM[9'h130][31:3], _RANDOM[9'h131], _RANDOM[9'h132][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_119 = {_RANDOM[9'h132][31:3], _RANDOM[9'h133], _RANDOM[9'h134][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_120 = {_RANDOM[9'h134][31:3], _RANDOM[9'h135], _RANDOM[9'h136][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_121 = {_RANDOM[9'h136][31:3], _RANDOM[9'h137], _RANDOM[9'h138][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_122 = {_RANDOM[9'h138][31:3], _RANDOM[9'h139], _RANDOM[9'h13A][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_123 = {_RANDOM[9'h13A][31:3], _RANDOM[9'h13B], _RANDOM[9'h13C][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_124 = {_RANDOM[9'h13C][31:3], _RANDOM[9'h13D], _RANDOM[9'h13E][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_125 = {_RANDOM[9'h13E][31:3], _RANDOM[9'h13F], _RANDOM[9'h140][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_126 = {_RANDOM[9'h140][31:3], _RANDOM[9'h141], _RANDOM[9'h142][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_127 = {_RANDOM[9'h142][31:3], _RANDOM[9'h143], _RANDOM[9'h144][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        c = {_RANDOM[9'h144][31:3], _RANDOM[9'h145], _RANDOM[9'h146][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47, src/main/scala/utils/GTimer.scala:24:20
        c_1 = {_RANDOM[9'h146][31:3], _RANDOM[9'h147], _RANDOM[9'h148][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, src/main/scala/utils/GTimer.scala:24:20
        c_2 = {_RANDOM[9'h148][31:3], _RANDOM[9'h149], _RANDOM[9'h14A][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, src/main/scala/utils/GTimer.scala:24:20
        c_3 = {_RANDOM[9'h14A][31:3], _RANDOM[9'h14B], _RANDOM[9'h14C][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, src/main/scala/utils/GTimer.scala:24:20
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  LogPerfHelper LogPerfHelper (	// difftest/src/main/scala/common/LogPerfControl.scala:60:79
    .timer     (_LogPerfHelper_timer),
    .logEnable (_LogPerfHelper_logEnable),
    .clean     (/* unused */),
    .dump      (/* unused */)
  );
  CSRDiffWrapper CSRDiffWrapper (	// src/main/scala/nutcore/backend/fu/CSR.scala:935:29
    .clock                      (clock),
    .io_csrState_privilegeMode  ({62'h0, privilegeMode}),	// src/main/scala/nutcore/backend/fu/CSR.scala:391:30, :939:28
    .io_csrState_mstatus        (mstatus),	// src/main/scala/nutcore/backend/fu/CSR.scala:278:24
    .io_csrState_sstatus        (_rdata_T_54),	// src/main/scala/utils/RegMap.scala:48:84
    .io_csrState_mepc           (mepc),	// src/main/scala/nutcore/backend/fu/CSR.scala:256:21
    .io_csrState_sepc           (sepc),	// src/main/scala/nutcore/backend/fu/CSR.scala:360:21
    .io_csrState_mtval          (mtval),	// src/main/scala/nutcore/backend/fu/CSR.scala:255:22
    .io_csrState_stval          (stval),	// src/main/scala/nutcore/backend/fu/CSR.scala:362:18
    .io_csrState_mtvec          (mtvec),	// src/main/scala/nutcore/backend/fu/CSR.scala:252:22
    .io_csrState_stvec          (stvec),	// src/main/scala/nutcore/backend/fu/CSR.scala:354:22
    .io_csrState_mcause         (mcause),	// src/main/scala/nutcore/backend/fu/CSR.scala:254:23
    .io_csrState_scause         (scause),	// src/main/scala/nutcore/backend/fu/CSR.scala:361:23
    .io_csrState_satp           (satp),	// src/main/scala/nutcore/backend/fu/CSR.scala:359:21
    .io_csrState_mip            (mipReg),	// src/main/scala/nutcore/backend/fu/CSR.scala:260:24
    .io_csrState_mie            (mie),	// src/main/scala/nutcore/backend/fu/CSR.scala:258:20
    .io_csrState_mscratch       (mscratch),	// src/main/scala/nutcore/backend/fu/CSR.scala:323:25
    .io_csrState_sscratch       (sscratch),	// src/main/scala/nutcore/backend/fu/CSR.scala:363:25
    .io_csrState_mideleg        (mideleg),	// src/main/scala/nutcore/backend/fu/CSR.scala:322:24
    .io_csrState_medeleg        (medeleg),	// src/main/scala/nutcore/backend/fu/CSR.scala:321:24
    .io_archEvent_valid         (raiseExceptionIntr),	// src/main/scala/nutcore/backend/fu/CSR.scala:656:58
    .io_archEvent_interrupt
      ({28'h0, (|_raiseIntr_T) & io_instrValid ? intrNO : 4'h0}),	// src/main/scala/nutcore/backend/fu/CSR.scala:278:24, :631:69, :633:{35,42}, :960:{37,43,54}
    .io_archEvent_exception     ({28'h0, (|_GEN_4) & io_instrValid ? exceptionNO : 4'h0}),	// src/main/scala/nutcore/backend/fu/CSR.scala:278:24, :631:69, :648:50, :649:42, :650:74, :961:{37,43,59}
    .io_archEvent_exceptionPC   ({{25{io_cfIn_pc[38]}}, io_cfIn_pc}),	// src/main/scala/utils/BitUtils.scala:41:20, :42:{41,46}
    .io_archEvent_exceptionInst (io_cfIn_instr[31:0])	// src/main/scala/nutcore/backend/fu/CSR.scala:963:37
  );
  assign io_out_valid = io_in_valid;	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7
  assign io_out_bits = _rdata_T_646;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:192:7
  assign io_redirect_target = io_redirect_target_0;	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :661:28
  assign io_redirect_valid = io_redirect_valid_0;	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :659:80
  assign io_intrNO = (|_raiseIntr_T) ? causeNO : 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :633:{35,42}, :653:41, :654:19
  assign io_imemMMU_privilegeMode = privilegeMode;	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :391:30
  assign io_dmemMMU_privilegeMode = mstatus[17] ? mstatus[12:11] : privilegeMode;	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :278:24, :314:39, :391:30, :551:34
  assign io_dmemMMU_status_sum = mstatus[18];	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :278:24, :314:39
  assign io_dmemMMU_status_mxr = mstatus[19];	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :278:24, :314:39
  assign io_wenFix = |_GEN_4;	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :648:50, :649:42
  assign lrAddr__bore = lrAddr;	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :378:23
  assign satp__bore = satp;	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :359:21
  assign satp__bore_0 = satp;	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :359:21
  assign lr__bore = lr;	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :377:19
  assign _WIRE__bore = _GEN_3;	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :628:33
  assign _WIRE__bore_0 = _GEN_3;	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :628:33
  assign perfCnts_0__bore = perfCnts_0;	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
  assign perfCnts_2__bore = perfCnts_2;	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
endmodule

