<<<
//[#insns-store-16bit-Zcb,reftext="Store (C.CSH, C.CSB, C.SH, C.SB), 16-bit encodings"]

[#C_CSH,reftext="C.CSH"]
==== C.CSH
See <<C.SB>>.

[#C_CSB,reftext="C.CSB"]
==== C.CSB
See <<C.SB>>.

[#C_SH,reftext="C.SH"]
==== C.SH
See <<C.SB>>.

<<<

[#C_SB,reftext="C.SB"]
==== C.CSH, C.CSB, C.SH, C.SB

Synopsis::
Stores (C.CSH, C.CSB, C.SH, C.SB), 16-bit encodings

Capability Mode Mnemonics::
`c.csh/c.csb rs2', offset(cs1')`

Capability Mode Expansions::
`csh/csb rs2', offset(cs1')`

Legacy Mode Mnemonics::
`c.sh/c.sb rs2', offset(rs1')`

Legacy Mode Expansions::
`sh/sb rs2', offset(rs1')`

Encoding::
include::wavedrom/reg-based-str-Zcb.adoc[]

Capability Mode Description::
Subword store instructions, authorised by the capability in `cs1`.

Legacy Mode Description::
Subword store instructions, authorised by the capability in <<ddc>>.

include::store_exceptions.adoc[]

Prerequisites for C.CSH, C.CSB::
{c_cheri_base_ext_names}, and Zcb

Prerequisites for C.SH, C.SB::
{c_cheri_legacy_ext_names}, and Zcb

Operation (after expansion to 32-bit encodings)::
 See <<CSH>>, <<CSB>>, <<SH>>, <<SB>>
