{"vcs1":{"timestamp_begin":1731175927.512284735, "rt":3.26, "ut":1.86, "st":0.20}}
{"vcselab":{"timestamp_begin":1731175930.836676328, "rt":1.12, "ut":0.25, "st":0.12}}
{"link":{"timestamp_begin":1731175932.023750560, "rt":0.32, "ut":0.13, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731175926.915482316}
{"VCS_COMP_START_TIME": 1731175926.915482316}
{"VCS_COMP_END_TIME": 1731175936.822278761}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 336724}}
{"stitch_vcselab": {"peak_mem": 231628}}
