/**
  ******************************************************************************
  * @file    bl808_tzc_sec.h
  * @version V1.0
  * @date
  * @brief   This file is the standard driver header file
  ******************************************************************************
  * @attention
  *
  * <h2><center>&copy; COPYRIGHT(c) 2020 Bouffalo Lab</center></h2>
  *
  * Redistribution and use in source and binary forms, with or without modification,
  * are permitted provided that the following conditions are met:
  *   1. Redistributions of source code must retain the above copyright notice,
  *      this list of conditions and the following disclaimer.
  *   2. Redistributions in binary form must reproduce the above copyright notice,
  *      this list of conditions and the following disclaimer in the documentation
  *      and/or other materials provided with the distribution.
  *   3. Neither the name of Bouffalo Lab nor the names of its contributors
  *      may be used to endorse or promote products derived from this software
  *      without specific prior written permission.
  *
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  *
  ******************************************************************************
  */
#ifndef __BL808_TZC_SEC_H__
#define __BL808_TZC_SEC_H__

#include "tzc_sec_reg.h"
#include "bl808_common.h"

#ifdef __cplusplus
extern "C" {
#endif

/** @addtogroup  BL808_Peripheral_Driver
 *  @{
 */

/** @addtogroup  TZC_SEC
 *  @{
 */

/** @defgroup  TZC_SEC_Public_Types
 *  @{
 */

/**
 *  @brief TZC_SEC master type definition
 */
typedef enum {
    TZC_SEC_MASTER_LP,     /*!< TZC Master:LP CPU */
    TZC_SEC_MASTER_MM_BUS, /*!< TZC Master:MM Bus */
    TZC_SEC_MASTER_USB,    /*!< TZC Master:USB */
    TZC_SEC_MASTER_WIFI,   /*!< TZC Master:WIFI */
    TZC_SEC_MASTER_CCI,    /*!< TZC Master:CCI */
    TZC_SEC_MASTER_SDH,    /*!< TZC Master:SDH */
    TZC_SEC_MASTER_EMAC,   /*!< TZC Master:EMAC */
    TZC_SEC_MASTER_M0,     /*!< TZC Master:M0 CPU */
    TZC_SEC_MASTER_DMA0,   /*!< TZC Master:DMA0 */
    TZC_SEC_MASTER_DMA1,   /*!< TZC Master:DMA1 */
    TZC_SEC_MASTER_LZ4,    /*!< TZC Master:LZ4 */
    TZC_SEC_MASTER_D0,     /*!< TZC Master:D0 */
    TZC_SEC_MASTER_BLAI,   /*!< TZC Master:BLAI */
    TZC_SEC_MASTER_CODEC,  /*!< TZC Master:CODEC */
    TZC_SEC_MASTER_ISP,    /*!< TZC Master:ISP */
    TZC_SEC_MASTER_2DDMA,  /*!< TZC Master:2D DMA */
    TZC_SEC_MASTER_DMA2,   /*!< TZC Master:DMA2 */
    TZC_SEC_MASTER_MAX,    /*!< TZC Master max */
} TZC_SEC_Master_Type;

/**
 *  @brief TZC_SEC slave type definition
 */
typedef enum {
    TZC_SEC_SLAVE_GLB = 0,       /*!< TZC Slave:GLB */
    TZC_SEC_SLAVE_MIX,           /*!< TZC Slave:MIX */
    TZC_SEC_SLAVE_GPIP,          /*!< TZC Slave:GPIP */
    TZC_SEC_SLAVE_DBG,           /*!< TZC Slave:DBG */
    TZC_SEC_SLAVE_RSVD,          /*!< TZC Slave:Reserved */
    TZC_SEC_SLAVE_TZC1,          /*!< TZC Slave:TZC1 */
    TZC_SEC_SLAVE_TZC2,          /*!< TZC Slave:TZC2 */
    TZC_SEC_SLAVE_RSVD2,         /*!< TZC Slave:Reserved */
    TZC_SEC_SLAVE_CCI,           /*!< TZC Slave:CCI */
    TZC_SEC_SLAVE_MCU_MISC,      /*!< TZC Slave:MCU_MISC */
    TZC_SEC_SLAVE_PERIPHERAL,    /*!< TZC Slave:Peripheral */
    TZC_SEC_SLAVE_EMI_MISC = 16, /*!< TZC Slave:emi misc */
    TZC_SEC_SLAVE_PSRAMA,        /*!< TZC Slave:PSRAMA */
    TZC_SEC_SLAVE_PSRAMB,        /*!< TZC Slave:PSRAMB */
    TZC_SEC_SLAVE_USB,           /*!< TZC Slave:USB */
    TZC_SEC_SLAVE_RF2,           /*!< TZC Slave:RF2 */
    TZC_SEC_SLAVE_AUDIO,         /*!< TZC Slave:Audio */
    TZC_SEC_SLAVE_EF_CTRL,       /*!< TZC Slave:efuse control*/

    TZC_SEC_SLAVE_MM = 32, /*!< TZC Slave:MM */
    TZC_SEC_SLAVE_DMA0,    /*!< TZC Slave:DMA0 */
    TZC_SEC_SLAVE_DMA1,    /*!< TZC Slave:DMA1 */
    TZC_SEC_SLAVE_PWR,     /*!< TZC Slave:Power */

    TZC_SEC_SLAVE_MAX, /*!< TZC slave max*/
} TZC_SEC_Slave_Type;

/**
 *  @brief TZC_SEC MM slave type definition
 */
typedef enum {
    TZC_SEC_MM_SLAVE_MISC,      /*!< TZC MM Slave:MISC */
    TZC_SEC_MM_SLAVE_DMA,       /*!< TZC MM Slave:DMA */
    TZC_SEC_MM_SLAVE_UART,      /*!< TZC MM Slave:UART */
    TZC_SEC_MM_SLAVE_I2C0,      /*!< TZC MM Slave:I2C0 */
    TZC_SEC_MM_SLAVE_I2C1,      /*!< TZC MM Slave:I2C1 */
    TZC_SEC_MM_SLAVE_IPC,       /*!< TZC MM Slave:IPC */
    TZC_SEC_MM_SLAVE_2DDMA,     /*!< TZC MM Slave:2DDMA */
    TZC_SEC_MM_SLAVE_CLKRST,    /*!< TZC MM Slave:Clock and reset */
    TZC_SEC_MM_SLAVE_SPI,       /*!< TZC MM Slave:SPI */
    TZC_SEC_MM_SLAVE_TIMER,     /*!< TZC MM Slave:Timer */
    TZC_SEC_MM_SLAVE_RSVD1,     /*!< TZC MM Slave:reserved1 */
    TZC_SEC_MM_SLAVE_RSVD2,     /*!< TZC MM Slave:reserved2 */
    TZC_SEC_MM_SLAVE_RSVD3,     /*!< TZC MM Slave:reserved3 */
    TZC_SEC_MM_SLAVE_RSVD4,     /*!< TZC MM Slave:reserved4 */
    TZC_SEC_MM_SLAVE_RSVD5,     /*!< TZC MM Slave:reserved5 */
    TZC_SEC_MM_SLAVE_UHS_PSRAM, /*!< TZC MM Slave:uhs psram */

    TZC_SEC_MM_SLAVE_ISP_MISC = 16, /*!< TZC MM Slave:ISP MISC */
    TZC_SEC_MM_SLAVE_ISP_TOP,       /*!< TZC MM Slave:ISP TOP */
    TZC_SEC_MM_SLAVE_DVP_MISC,      /*!< TZC MM Slave:DVP MISC */
    TZC_SEC_MM_SLAVE_OSD_A,         /*!< TZC MM Slave:OSD_A */
    TZC_SEC_MM_SLAVE_OSD_B,         /*!< TZC MM Slave:OSD_B */
    TZC_SEC_MM_SLAVE_OSD_DP,        /*!< TZC MM Slave:OSD_DP */
    TZC_SEC_MM_SLAVE_AWB3_CORE,     /*!< TZC MM Slave:AWB3 core */
    TZC_SEC_MM_SLAVE_AWB3_SRAM,     /*!< TZC MM Slave:AWB3 SRAM */
    TZC_SEC_MM_SLAVE_RSVD6,         /*!< TZC MM Slave:Reserved */
    TZC_SEC_MM_SLAVE_ISP_AE_SRAM,   /*!< TZC MM Slave:ISP AE SRAM */
    TZC_SEC_MM_SLAVE_MIPI,          /*!< TZC MM Slave:MIPI(DSI & CSI )*/
    TZC_SEC_MM_SLAVE_DBI,           /*!< TZC MM Slave:DBI */
    TZC_SEC_MM_SLAVE_ISP_AWB_SRAM,  /*!< TZC MM Slave:ISP AWB SRAM */

    TZC_SEC_MM_SLAVE_CODEC_MISC = 32, /*!< TZC MM Slave:Codec misc */
    TZC_SEC_MM_SLAVE_MJPEG,           /*!< TZC MM Slave:MJPEG */
    TZC_SEC_MM_SLAVE_VIDEO,           /*!< TZC MM Slave:Video */
    TZC_SEC_MM_SLAVE_MJPEG_DEC,       /*!< TZC MM Slave:MJPEG Decoder */
    TZC_SEC_MM_SLAVE_BLAI,            /*!< TZC MM Slave:BLAI */

    TZC_SEC_MM_SLAVE_MAX, /*!< TZC MM slave max*/
} TZC_SEC_MM_Slave_Type;

/**
 *  @brief TZC_SEC GLB Ctrl type definition
 */
typedef enum {
    TZC_SEC_GLB_CTRL_POR_RESET,  /*!< TZC GLB Ctrl: Power on reset */
    TZC_SEC_GLB_CTRL_CPU_RESET,  /*!< TZC GLB Ctrl: CPU reset */
    TZC_SEC_GLB_CTRL_SYS_RESET,  /*!< TZC GLB Ctrl: System reset */
    TZC_SEC_GLB_CTRL_CCPU_RESET, /*!< TZC GLB Ctrl: Coupled CPU reset */
    TZC_SEC_GLB_CTRL_MISC,       /*!< TZC GLB Ctrl: MISC */
    TZC_SEC_GLB_CTRL_SRAM,       /*!< TZC GLB Ctrl: SRAM */
    TZC_SEC_GLB_CTRL_SWRESET,    /*!< TZC GLB Ctrl: Software reset */
    TZC_SEC_GLB_CTRL_BMX,        /*!< TZC GLB Ctrl: BMX */
    TZC_SEC_GLB_CTRL_DBG,        /*!< TZC GLB Ctrl: DBG */
    TZC_SEC_GLB_CTRL_MBIST,      /*!< TZC GLB Ctrl: MBIST */
    TZC_SEC_GLB_CTRL_CLK,        /*!< TZC GLB Ctrl: CLK */
    TZC_SEC_GLB_CTRL_INT,        /*!< TZC GLB Ctrl: Interrupt */
    TZC_SEC_GLB_CTRL_PWR,        /*!< TZC GLB Ctrl: Power */
    TZC_SEC_GLB_CTRL_MAX,
} TZC_SEC_GLB_Ctrl_Type;

/**
 *  @brief TZC_SEC MM GLB Ctrl type definition
 */
typedef enum {
    TZC_SEC_MM_GLB_CTRL_POR_RESET,  /*!< TZC MM GLB Ctrl: Power on reset */
    TZC_SEC_MM_GLB_CTRL_CPU_RESET,  /*!< TZC MM GLB Ctrl: CPU reset */
    TZC_SEC_MM_GLB_CTRL_SYS_RESET,  /*!< TZC MM GLB Ctrl: System reset */
    TZC_SEC_MM_GLB_CTRL_CCPU_RESET, /*!< TZC MM GLB Ctrl: Coupled CPU reset */
    TZC_SEC_MM_GLB_CTRL_RSVD1,      /*!< TZC MM GLB Ctrl: Reserved */
    TZC_SEC_MM_GLB_CTRL_SRAM,       /*!< TZC MM GLB Ctrl: SRAM */
    TZC_SEC_MM_GLB_CTRL_SWRESET,    /*!< TZC MM GLB Ctrl: Software reset */
    TZC_SEC_MM_GLB_CTRL_RSVD2,      /*!< TZC MM GLB Ctrl: Reserved */
    TZC_SEC_MM_GLB_CTRL_RSVD3,      /*!< TZC MM GLB Ctrl: Reserved */
    TZC_SEC_MM_GLB_CTRL_RSVD4,      /*!< TZC MM GLB Ctrl: Reserved */
    TZC_SEC_MM_GLB_CTRL_CLK,        /*!< TZC MM GLB Ctrl: CLK */
    TZC_SEC_MM_GLB_CTRL_MAX,
} TZC_SEC_MM_GLB_Ctrl_Type;

/**
 *  @brief TZC_SEC SE Ctrl type definition
 */
typedef enum {
    TZC_SEC_SE_CTRL_SHA,  /*!< TZC SE Ctrl: SHA */
    TZC_SEC_SE_CTRL_AES,  /*!< TZC SE Ctrl: AES */
    TZC_SEC_SE_CTRL_TRNG, /*!< TZC SE Ctrl: TRNG */
    TZC_SEC_SE_CTRL_PKA,  /*!< TZC SE Ctrl: PKA */
    TZC_SEC_SE_CTRL_CDET, /*!< TZC SE Ctrl: CEDT */
    TZC_SEC_SE_CTRL_GMAC, /*!< TZC SE Ctrl: GMAC */
    TZC_SEC_SE_CTRL_MAX,
} TZC_SEC_SE_Ctrl_Type;

/**
 *  @brief TZC_SEC SF Ctrl type definition
 */
typedef enum {
    TZC_SEC_SF_CTRL_CR,  /*!< TZC SF Ctrl: control register */
    TZC_SEC_SF_CTRL_SEC, /*!< TZC SF Ctrl: security register */
    TZC_SEC_SF_CTRL_MAX,
} TZC_SEC_SF_Ctrl_Type;

/**
 *  @brief TZC_SEC SE Ctrl mode definition
 */
typedef enum {
    TZC_SEC_SE_MODE_ARB, /*!< TZC SE Ctrl mode: cpus arbitrate */
    TZC_SEC_SE_MODE_TZC, /*!< TZC SE Ctrl: TZC control as group */
} TZC_SEC_SE_Ctrl_Mode;

/**
 *  @brief TZC_SEC SF Ctrl mode definition
 */
typedef enum {
    TZC_SEC_SF_MODE_ARB, /*!< TZC SF Ctrl mode: cpus arbitrate */
    TZC_SEC_SF_MODE_TZC, /*!< TZC SF Ctrl: TZC control as group */
} TZC_SEC_SF_Ctrl_Mode;

/**
 *  @brief TZC_SEC Auth group
 */
typedef enum {
    TZC_SEC_AUTH_GRP_0, /*!< TZC auth group 0 */
    TZC_SEC_AUTH_GRP_1, /*!< TZC auth group 1 */
} TZC_SEC_Auth_Group;

/**
 *  @brief TZC_SEC Advance Auth group
 */
typedef enum {
    TZC_SEC_ADV_AUTH_GRP_0_IBUS = 0x01, /*!< TZC advance auth group 0 IBUS */
    TZC_SEC_ADV_AUTH_GRP_0_DBUS = 0x02, /*!< TZC advance auth group 0 DBUS */
    TZC_SEC_ADV_AUTH_GRP_1_IBUS = 0x04, /*!< TZC advance auth group 1 IBUS */
    TZC_SEC_ADV_AUTH_GRP_1_DBUS = 0x08, /*!< TZC advance auth group 1 DBUS */
} TZC_SEC_Advance_Auth_Group;

/*@} end of group TZC_SEC_Public_Types */

/** @defgroup  TZC_SEC_Public_Constants
 *  @{
 */

/*@} end of group TZC_SEC_Public_Constants */

/** @defgroup  TZC_SEC_Public_Macros
 *  @{
 */

#define TZC_SEC_MAX_AUTH_GRP 3
/*@} end of group TZC_SEC_Public_Macros */

/** @defgroup  TZC_SEC_Public_Functions
 *  @{
 */
void Tzc_Sec_Set_Sboot_Done(void);
void Tzc_Sec_Set_Master_Group(TZC_SEC_Master_Type masterType, uint8_t group);
void Tzc_Sec_Set_CPU_Group(uint8_t cpu, uint8_t group);
void Tzc_Sec_Set_Slave_Group(TZC_SEC_Slave_Type slaveType, uint8_t group);
void Tzc_Sec_Set_Glb_Ctrl_Group(TZC_SEC_GLB_Ctrl_Type slaveType, uint8_t group);
void Tzc_Sec_ROM_Access_Set(uint8_t region, uint32_t startAddr, uint32_t length, uint8_t group);
void Tzc_Sec_OCRAM_Access_Set_Advance(uint8_t region, uint32_t startAddr, uint32_t length, uint8_t group);
void Tzc_Sec_OCRAM_Access_Set_Regionx(uint8_t group);
void Tzc_Sec_WRAM_Access_Set_Advance(uint8_t region, uint32_t startAddr, uint32_t length, uint8_t group);
void Tzc_Sec_WRAM_Access_Set_Regionx(uint8_t group);
void Tzc_Sec_Flash_Access_Set_Advance(uint8_t region, uint32_t startAddr, uint32_t length, uint8_t group);
void Tzc_Sec_Flash_Access_Set_Regionx(uint8_t group);
void Tzc_Sec_L2SRAM_Access_Set(uint8_t region, uint32_t startAddr, uint32_t length, uint8_t group);
void Tzc_Sec_VRAM_Access_Set(uint8_t region, uint32_t startAddr, uint32_t length, uint8_t group);
void Tzc_Sec_PSRAMA_Access_Set(uint8_t region, uint32_t startAddr, uint32_t length, uint8_t group);
void Tzc_Sec_PSRAMA_Access_Release(void);
void Tzc_Sec_PSRAMB_Access_Set(uint8_t region, uint32_t startAddr, uint32_t length, uint8_t group);
void Tzc_Sec_PSRAMB_Access_Release(void);
void Tzc_Sec_XRAM_Access_Set(uint8_t region, uint32_t startAddr, uint32_t length, uint8_t group);
void Tzc_Sec_Set_Se_Ctrl_Mode(TZC_SEC_SE_Ctrl_Mode mode);
void Tzc_Sec_Set_Sf_Ctrl_Mode(TZC_SEC_SE_Ctrl_Mode mode);
void Tzc_Sec_Set_Se_Group(TZC_SEC_SE_Ctrl_Type slaveType, uint8_t group);
void Tzc_Sec_Set_Sf_Group(TZC_SEC_SF_Ctrl_Type slaveType, uint8_t group);
void Tzc_Sec_Set_WTD_Rst_Delay(uint16_t delayValue);
/*@} end of group TZC_SEC_Public_Functions */

/*@} end of group TZC_SEC */

/*@} end of group BL808_Peripheral_Driver */

#ifdef __cplusplus
}
#endif

#endif /* __BL808_TZC_SEC_H__ */
