.Module DLdot05
Input Clock Output : DLdot05
.Signals
I Input
I Clock
O Output
.Logic
reg State;
always @(posedge Clock, negedge Clock)
	State=Input;
assign Output=State;
.End