// Seed: 527673579
module module_0 (
    output id_0,
    inout id_1,
    input logic id_2,
    input id_3,
    output id_4,
    input logic id_5,
    output id_6
);
  logic id_7;
  logic id_8;
  always @(1'b0) id_0 <= 1;
endmodule
module module_1;
  defparam id_7.id_8 = 1'b0; type_10(
      1'd0, id_6
  );
  logic id_9;
  assign id_4 = id_5;
  assign id_8 = 1;
  assign id_4 = "" ? id_3 : 1'b0 ? id_9 : id_1;
endmodule
