{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 11 22:18:40 2018 " "Info: Processing started: Tue Sep 11 22:18:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off zcontroller -c zcontroller " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off zcontroller -c zcontroller" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zcontroller.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file zcontroller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 zcontroller " "Info: Found entity 1: zcontroller" {  } { { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_kbg.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file register_kbg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_kbg " "Info: Found entity 1: register_kbg" {  } { { "register_kbg.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/register_kbg.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_addr.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file decoder_addr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_addr " "Info: Found entity 1: decoder_addr" {  } { { "decoder_addr.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/decoder_addr.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_pic.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter_pic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter_pic " "Info: Found entity 1: counter_pic" {  } { { "counter_pic.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/counter_pic.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "zcontroller " "Info: Elaborating entity \"zcontroller\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "WR " "Warning: Pin \"WR\" not connected" {  } { { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { 200 -264 -96 216 "WR" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "SDTAKT " "Warning: Pin \"SDTAKT\" not connected" {  } { { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { 432 -264 -96 448 "SDTAKT" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "SDDET " "Warning: Pin \"SDDET\" not connected" {  } { { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { 448 -264 -96 464 "SDDET" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "SDRO " "Warning: Pin \"SDRO\" not connected" {  } { { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { 464 -264 -96 480 "SDRO" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "SDIN " "Warning: Pin \"SDIN\" not connected" {  } { { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { 480 -264 -96 496 "SDIN" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "SDCS " "Warning: Pin \"SDCS\" not connected" {  } { { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { 496 -264 -96 512 "SDCS" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "RES " "Warning: Pin \"RES\" not connected" {  } { { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { 592 -264 -96 608 "RES" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "NMI " "Warning: Pin \"NMI\" not connected" {  } { { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { 608 -264 -96 624 "NMI" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "IO3D " "Warning: Pin \"IO3D\" not connected" {  } { { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { 768 -264 -96 784 "IO3D" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOR2 inst18 " "Warning: Primitive \"NOR2\" of instance \"inst18\" not used" {  } { { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { 280 32 96 328 "inst18" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_kbg register_kbg:inst13 " "Info: Elaborating entity \"register_kbg\" for hierarchy \"register_kbg:inst13\"" {  } { { "zcontroller.bdf" "inst13" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { -1056 512 608 -336 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_pic counter_pic:inst1 " "Info: Elaborating entity \"counter_pic\" for hierarchy \"counter_pic:inst1\"" {  } { { "zcontroller.bdf" "inst1" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { -904 360 456 -600 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_addr decoder_addr:inst " "Info: Elaborating entity \"decoder_addr\" for hierarchy \"decoder_addr:inst\"" {  } { { "zcontroller.bdf" "inst" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { -656 -24 144 -328 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "WRH GND " "Warning (13410): Pin \"WRH\" is stuck at GND" {  } { { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { 328 -264 -88 344 "WRH" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "IOW VCC " "Warning (13410): Pin \"IOW\" is stuck at VCC" {  } { { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { 344 -264 -88 360 "IOW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RDH VCC " "Warning (13410): Pin \"RDH\" is stuck at VCC" {  } { { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { 360 -264 -88 376 "RDH" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "IOR GND " "Warning (13410): Pin \"IOR\" is stuck at GND" {  } { { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { 376 -264 -88 392 "IOR" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EBL VCC " "Warning (13410): Pin \"EBL\" is stuck at VCC" {  } { { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { 392 -264 -88 408 "EBL" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SDDO GND " "Warning (13410): Pin \"SDDO\" is stuck at GND" {  } { { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { 544 -264 -88 560 "SDDO" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SC GND " "Warning (13410): Pin \"SC\" is stuck at GND" {  } { { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { 560 -264 -88 576 "SC" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "IO0 GND " "Warning (13410): Pin \"IO0\" is stuck at GND" {  } { { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { 640 -264 -88 656 "IO0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "IO1 GND " "Warning (13410): Pin \"IO1\" is stuck at GND" {  } { { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { 656 -264 -88 672 "IO1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "IO2 GND " "Warning (13410): Pin \"IO2\" is stuck at GND" {  } { { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { 672 -264 -88 688 "IO2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "IO3 GND " "Warning (13410): Pin \"IO3\" is stuck at GND" {  } { { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { 688 -264 -88 704 "IO3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "IO4 GND " "Warning (13410): Pin \"IO4\" is stuck at GND" {  } { { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { 704 -264 -88 720 "IO4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "IO5 GND " "Warning (13410): Pin \"IO5\" is stuck at GND" {  } { { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { 720 -264 -88 736 "IO5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "IO6 GND " "Warning (13410): Pin \"IO6\" is stuck at GND" {  } { { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { 736 -264 -88 752 "IO6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "IO7 GND " "Warning (13410): Pin \"IO7\" is stuck at GND" {  } { { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { 752 -264 -88 768 "IO7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IMTM_MTM_PROMOTE_GLOBAL" "" "Info: Promoted pin-driven signal(s) to global signal" { { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLOCK" "STROBE " "Info: Promoted clock signal driven by pin \"STROBE\" to global clock signal" {  } {  } 0 0 "Promoted clock signal driven by pin \"%1!s!\" to global clock signal" 0 0 "" 0 -1}  } {  } 0 0 "Promoted pin-driven signal(s) to global signal" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Warning: Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WR " "Warning (15610): No output dependent on input pin \"WR\"" {  } { { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { 200 -264 -96 216 "WR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDTAKT " "Warning (15610): No output dependent on input pin \"SDTAKT\"" {  } { { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { 432 -264 -96 448 "SDTAKT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDDET " "Warning (15610): No output dependent on input pin \"SDDET\"" {  } { { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { 448 -264 -96 464 "SDDET" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDRO " "Warning (15610): No output dependent on input pin \"SDRO\"" {  } { { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { 464 -264 -96 480 "SDRO" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDIN " "Warning (15610): No output dependent on input pin \"SDIN\"" {  } { { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { 480 -264 -96 496 "SDIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDCS " "Warning (15610): No output dependent on input pin \"SDCS\"" {  } { { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { 496 -264 -96 512 "SDCS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RES " "Warning (15610): No output dependent on input pin \"RES\"" {  } { { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { 592 -264 -96 608 "RES" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NMI " "Warning (15610): No output dependent on input pin \"NMI\"" {  } { { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { 608 -264 -96 624 "NMI" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IO3D " "Warning (15610): No output dependent on input pin \"IO3D\"" {  } { { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { 768 -264 -96 784 "IO3D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "181 " "Info: Implemented 181 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "39 " "Info: Implemented 39 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "9 " "Info: Implemented 9 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_MCELLS" "99 " "Info: Implemented 99 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_SEXPS" "18 " "Info: Implemented 18 shareable expanders" {  } {  } 0 0 "Implemented %1!d! shareable expanders" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 11 22:18:41 2018 " "Info: Processing ended: Tue Sep 11 22:18:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 11 22:18:41 2018 " "Info: Processing started: Tue Sep 11 22:18:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off zcontroller -c zcontroller " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off zcontroller -c zcontroller" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "zcontroller EPM7128SLC84-15 " "Info: Selected device EPM7128SLC84-15 for design \"zcontroller\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Warning: Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Warning: Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Warning: Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TMS " "Warning: Node \"TMS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TMS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "224 " "Info: Peak virtual memory: 224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 11 22:18:41 2018 " "Info: Processing ended: Tue Sep 11 22:18:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 11 22:18:42 2018 " "Info: Processing started: Tue Sep 11 22:18:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off zcontroller -c zcontroller " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off zcontroller -c zcontroller" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Info: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 11 22:18:42 2018 " "Info: Processing ended: Tue Sep 11 22:18:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 11 22:18:43 2018 " "Info: Processing started: Tue Sep 11 22:18:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off zcontroller -c zcontroller " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off zcontroller -c zcontroller" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "STROBE " "Info: Assuming node \"STROBE\" is an undefined clock" {  } { { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { -768 136 304 -752 "STROBE" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "STROBE" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "counter_pic:inst1\|7 " "Info: Detected ripple clock \"counter_pic:inst1\|7\" as buffer" {  } { { "counter_pic.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/counter_pic.bdf" { { 336 1432 1496 416 "7" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_pic:inst1\|7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter_pic:inst1\|12 " "Info: Detected ripple clock \"counter_pic:inst1\|12\" as buffer" {  } { { "counter_pic.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/counter_pic.bdf" { { 560 1432 1496 640 "12" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_pic:inst1\|12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter_pic:inst1\|14 " "Info: Detected ripple clock \"counter_pic:inst1\|14\" as buffer" {  } { { "counter_pic.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/counter_pic.bdf" { { 784 1432 1496 864 "14" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_pic:inst1\|14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter_pic:inst1\|19 " "Info: Detected ripple clock \"counter_pic:inst1\|19\" as buffer" {  } { { "counter_pic.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/counter_pic.bdf" { { 1008 1432 1496 1088 "19" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_pic:inst1\|19" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "STROBE register counter_pic:inst1\|19 register counter_pic:inst1\|19 76.92 MHz 13.0 ns Internal " "Info: Clock \"STROBE\" has Internal fmax of 76.92 MHz between source register \"counter_pic:inst1\|19\" and destination register \"counter_pic:inst1\|19\" (period= 13.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.000 ns + Longest register register " "Info: + Longest register to register delay is 8.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_pic:inst1\|19 1 REG LC109 60 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC109; Fanout = 60; REG Node = 'counter_pic:inst1\|19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_pic:inst1|19 } "NODE_NAME" } } { "counter_pic.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/counter_pic.bdf" { { 1008 1432 1496 1088 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(8.000 ns) 8.000 ns counter_pic:inst1\|19 2 REG LC109 60 " "Info: 2: + IC(0.000 ns) + CELL(8.000 ns) = 8.000 ns; Loc. = LC109; Fanout = 60; REG Node = 'counter_pic:inst1\|19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { counter_pic:inst1|19 counter_pic:inst1|19 } "NODE_NAME" } } { "counter_pic.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/counter_pic.bdf" { { 1008 1432 1496 1088 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 100.00 % ) " "Info: Total cell delay = 8.000 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { counter_pic:inst1|19 counter_pic:inst1|19 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { counter_pic:inst1|19 {} counter_pic:inst1|19 {} } { 0.000ns 0.000ns } { 0.000ns 8.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STROBE destination 30.000 ns + Shortest register " "Info: + Shortest clock path from clock \"STROBE\" to destination register is 30.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.000 ns) 3.000 ns STROBE 1 CLK PIN_83 60 " "Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_83; Fanout = 60; CLK Node = 'STROBE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { STROBE } "NODE_NAME" } } { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { -768 136 304 -752 "STROBE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 4.000 ns counter_pic:inst1\|7 2 REG LC103 61 " "Info: 2: + IC(0.000 ns) + CELL(1.000 ns) = 4.000 ns; Loc. = LC103; Fanout = 61; REG Node = 'counter_pic:inst1\|7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { STROBE counter_pic:inst1|7 } "NODE_NAME" } } { "counter_pic.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/counter_pic.bdf" { { 336 1432 1496 416 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 13.000 ns counter_pic:inst1\|12 3 REG LC40 61 " "Info: 3: + IC(2.000 ns) + CELL(7.000 ns) = 13.000 ns; Loc. = LC40; Fanout = 61; REG Node = 'counter_pic:inst1\|12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { counter_pic:inst1|7 counter_pic:inst1|12 } "NODE_NAME" } } { "counter_pic.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/counter_pic.bdf" { { 560 1432 1496 640 "12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 22.000 ns counter_pic:inst1\|14 4 REG LC34 61 " "Info: 4: + IC(2.000 ns) + CELL(7.000 ns) = 22.000 ns; Loc. = LC34; Fanout = 61; REG Node = 'counter_pic:inst1\|14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { counter_pic:inst1|12 counter_pic:inst1|14 } "NODE_NAME" } } { "counter_pic.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/counter_pic.bdf" { { 784 1432 1496 864 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 30.000 ns counter_pic:inst1\|19 5 REG LC109 60 " "Info: 5: + IC(2.000 ns) + CELL(6.000 ns) = 30.000 ns; Loc. = LC109; Fanout = 60; REG Node = 'counter_pic:inst1\|19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { counter_pic:inst1|14 counter_pic:inst1|19 } "NODE_NAME" } } { "counter_pic.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/counter_pic.bdf" { { 1008 1432 1496 1088 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "24.000 ns ( 80.00 % ) " "Info: Total cell delay = 24.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 6.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "30.000 ns" { STROBE counter_pic:inst1|7 counter_pic:inst1|12 counter_pic:inst1|14 counter_pic:inst1|19 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "30.000 ns" { STROBE {} STROBE~out {} counter_pic:inst1|7 {} counter_pic:inst1|12 {} counter_pic:inst1|14 {} counter_pic:inst1|19 {} } { 0.000ns 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns } { 0.000ns 3.000ns 1.000ns 7.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STROBE source 30.000 ns - Longest register " "Info: - Longest clock path from clock \"STROBE\" to source register is 30.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.000 ns) 3.000 ns STROBE 1 CLK PIN_83 60 " "Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_83; Fanout = 60; CLK Node = 'STROBE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { STROBE } "NODE_NAME" } } { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { -768 136 304 -752 "STROBE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 4.000 ns counter_pic:inst1\|7 2 REG LC103 61 " "Info: 2: + IC(0.000 ns) + CELL(1.000 ns) = 4.000 ns; Loc. = LC103; Fanout = 61; REG Node = 'counter_pic:inst1\|7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { STROBE counter_pic:inst1|7 } "NODE_NAME" } } { "counter_pic.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/counter_pic.bdf" { { 336 1432 1496 416 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 13.000 ns counter_pic:inst1\|12 3 REG LC40 61 " "Info: 3: + IC(2.000 ns) + CELL(7.000 ns) = 13.000 ns; Loc. = LC40; Fanout = 61; REG Node = 'counter_pic:inst1\|12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { counter_pic:inst1|7 counter_pic:inst1|12 } "NODE_NAME" } } { "counter_pic.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/counter_pic.bdf" { { 560 1432 1496 640 "12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 22.000 ns counter_pic:inst1\|14 4 REG LC34 61 " "Info: 4: + IC(2.000 ns) + CELL(7.000 ns) = 22.000 ns; Loc. = LC34; Fanout = 61; REG Node = 'counter_pic:inst1\|14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { counter_pic:inst1|12 counter_pic:inst1|14 } "NODE_NAME" } } { "counter_pic.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/counter_pic.bdf" { { 784 1432 1496 864 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 30.000 ns counter_pic:inst1\|19 5 REG LC109 60 " "Info: 5: + IC(2.000 ns) + CELL(6.000 ns) = 30.000 ns; Loc. = LC109; Fanout = 60; REG Node = 'counter_pic:inst1\|19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { counter_pic:inst1|14 counter_pic:inst1|19 } "NODE_NAME" } } { "counter_pic.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/counter_pic.bdf" { { 1008 1432 1496 1088 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "24.000 ns ( 80.00 % ) " "Info: Total cell delay = 24.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 6.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "30.000 ns" { STROBE counter_pic:inst1|7 counter_pic:inst1|12 counter_pic:inst1|14 counter_pic:inst1|19 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "30.000 ns" { STROBE {} STROBE~out {} counter_pic:inst1|7 {} counter_pic:inst1|12 {} counter_pic:inst1|14 {} counter_pic:inst1|19 {} } { 0.000ns 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns } { 0.000ns 3.000ns 1.000ns 7.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "30.000 ns" { STROBE counter_pic:inst1|7 counter_pic:inst1|12 counter_pic:inst1|14 counter_pic:inst1|19 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "30.000 ns" { STROBE {} STROBE~out {} counter_pic:inst1|7 {} counter_pic:inst1|12 {} counter_pic:inst1|14 {} counter_pic:inst1|19 {} } { 0.000ns 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns } { 0.000ns 3.000ns 1.000ns 7.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "counter_pic.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/counter_pic.bdf" { { 1008 1432 1496 1088 "19" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "counter_pic.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/counter_pic.bdf" { { 1008 1432 1496 1088 "19" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { counter_pic:inst1|19 counter_pic:inst1|19 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { counter_pic:inst1|19 {} counter_pic:inst1|19 {} } { 0.000ns 0.000ns } { 0.000ns 8.000ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "30.000 ns" { STROBE counter_pic:inst1|7 counter_pic:inst1|12 counter_pic:inst1|14 counter_pic:inst1|19 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "30.000 ns" { STROBE {} STROBE~out {} counter_pic:inst1|7 {} counter_pic:inst1|12 {} counter_pic:inst1|14 {} counter_pic:inst1|19 {} } { 0.000ns 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns } { 0.000ns 3.000ns 1.000ns 7.000ns 7.000ns 6.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "register_kbg:inst13\|23 PB\[0\] STROBE 4.000 ns register " "Info: tsu for register \"register_kbg:inst13\|23\" (data pin = \"PB\[0\]\", clock pin = \"STROBE\") is 4.000 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.000 ns + Longest pin register " "Info: + Longest pin to register delay is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns PB\[0\] 1 PIN PIN_56 11 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_56; Fanout = 11; PIN Node = 'PB\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PB[0] } "NODE_NAME" } } { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { -1032 216 384 -1016 "PB\[0\]" "" } { -1016 216 384 -1000 "PB\[1\]" "" } { -1000 216 384 -984 "PB\[2\]" "" } { -984 216 384 -968 "PB\[3\]" "" } { -968 216 384 -952 "PB\[4\]" "" } { -952 216 384 -936 "PB\[5\]" "" } { -936 216 384 -920 "PB\[6\]" "" } { -920 216 384 -904 "PB\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns register_kbg:inst13\|23 2 REG LC78 1 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC78; Fanout = 1; REG Node = 'register_kbg:inst13\|23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { PB[0] register_kbg:inst13|23 } "NODE_NAME" } } { "register_kbg.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/register_kbg.bdf" { { 160 3008 3072 240 "23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { PB[0] register_kbg:inst13|23 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { PB[0] {} PB[0]~out {} register_kbg:inst13|23 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "register_kbg.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/register_kbg.bdf" { { 160 3008 3072 240 "23" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STROBE destination 10.000 ns - Shortest register " "Info: - Shortest clock path from clock \"STROBE\" to destination register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.000 ns) 3.000 ns STROBE 1 CLK PIN_83 60 " "Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_83; Fanout = 60; CLK Node = 'STROBE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { STROBE } "NODE_NAME" } } { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { -768 136 304 -752 "STROBE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(6.000 ns) 10.000 ns register_kbg:inst13\|23 2 REG LC78 1 " "Info: 2: + IC(1.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC78; Fanout = 1; REG Node = 'register_kbg:inst13\|23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { STROBE register_kbg:inst13|23 } "NODE_NAME" } } { "register_kbg.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/register_kbg.bdf" { { 160 3008 3072 240 "23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.000 ns ( 90.00 % ) " "Info: Total cell delay = 9.000 ns ( 90.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 10.00 % ) " "Info: Total interconnect delay = 1.000 ns ( 10.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { STROBE register_kbg:inst13|23 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { STROBE {} STROBE~out {} register_kbg:inst13|23 {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 3.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { PB[0] register_kbg:inst13|23 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { PB[0] {} PB[0]~out {} register_kbg:inst13|23 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { STROBE register_kbg:inst13|23 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { STROBE {} STROBE~out {} register_kbg:inst13|23 {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 3.000ns 6.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "STROBE D\[0\] register_kbg:inst13\|19 70.000 ns register " "Info: tco from clock \"STROBE\" to destination pin \"D\[0\]\" through register \"register_kbg:inst13\|19\" is 70.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STROBE source 39.000 ns + Longest register " "Info: + Longest clock path from clock \"STROBE\" to source register is 39.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.000 ns) 3.000 ns STROBE 1 CLK PIN_83 60 " "Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_83; Fanout = 60; CLK Node = 'STROBE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { STROBE } "NODE_NAME" } } { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { -768 136 304 -752 "STROBE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 4.000 ns counter_pic:inst1\|7 2 REG LC103 61 " "Info: 2: + IC(0.000 ns) + CELL(1.000 ns) = 4.000 ns; Loc. = LC103; Fanout = 61; REG Node = 'counter_pic:inst1\|7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { STROBE counter_pic:inst1|7 } "NODE_NAME" } } { "counter_pic.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/counter_pic.bdf" { { 336 1432 1496 416 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 13.000 ns counter_pic:inst1\|12 3 REG LC40 61 " "Info: 3: + IC(2.000 ns) + CELL(7.000 ns) = 13.000 ns; Loc. = LC40; Fanout = 61; REG Node = 'counter_pic:inst1\|12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { counter_pic:inst1|7 counter_pic:inst1|12 } "NODE_NAME" } } { "counter_pic.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/counter_pic.bdf" { { 560 1432 1496 640 "12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 22.000 ns counter_pic:inst1\|14 4 REG LC34 61 " "Info: 4: + IC(2.000 ns) + CELL(7.000 ns) = 22.000 ns; Loc. = LC34; Fanout = 61; REG Node = 'counter_pic:inst1\|14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { counter_pic:inst1|12 counter_pic:inst1|14 } "NODE_NAME" } } { "counter_pic.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/counter_pic.bdf" { { 784 1432 1496 864 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 31.000 ns counter_pic:inst1\|19 5 REG LC109 60 " "Info: 5: + IC(2.000 ns) + CELL(7.000 ns) = 31.000 ns; Loc. = LC109; Fanout = 60; REG Node = 'counter_pic:inst1\|19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { counter_pic:inst1|14 counter_pic:inst1|19 } "NODE_NAME" } } { "counter_pic.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/counter_pic.bdf" { { 1008 1432 1496 1088 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 39.000 ns register_kbg:inst13\|19 6 REG LC51 2 " "Info: 6: + IC(2.000 ns) + CELL(6.000 ns) = 39.000 ns; Loc. = LC51; Fanout = 2; REG Node = 'register_kbg:inst13\|19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { counter_pic:inst1|19 register_kbg:inst13|19 } "NODE_NAME" } } { "register_kbg.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/register_kbg.bdf" { { 160 1248 1312 240 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "31.000 ns ( 79.49 % ) " "Info: Total cell delay = 31.000 ns ( 79.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.000 ns ( 20.51 % ) " "Info: Total interconnect delay = 8.000 ns ( 20.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "39.000 ns" { STROBE counter_pic:inst1|7 counter_pic:inst1|12 counter_pic:inst1|14 counter_pic:inst1|19 register_kbg:inst13|19 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "39.000 ns" { STROBE {} STROBE~out {} counter_pic:inst1|7 {} counter_pic:inst1|12 {} counter_pic:inst1|14 {} counter_pic:inst1|19 {} register_kbg:inst13|19 {} } { 0.000ns 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns 2.000ns } { 0.000ns 3.000ns 1.000ns 7.000ns 7.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "register_kbg.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/register_kbg.bdf" { { 160 1248 1312 240 "19" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "30.000 ns + Longest register pin " "Info: + Longest register to pin delay is 30.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_kbg:inst13\|19 1 REG LC51 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC51; Fanout = 2; REG Node = 'register_kbg:inst13\|19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_kbg:inst13|19 } "NODE_NAME" } } { "register_kbg.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/register_kbg.bdf" { { 160 1248 1312 240 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 10.000 ns register_kbg:inst13\|inst153~12sexp1 2 COMB SEXP33 1 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 10.000 ns; Loc. = SEXP33; Fanout = 1; COMB Node = 'register_kbg:inst13\|inst153~12sexp1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { register_kbg:inst13|19 register_kbg:inst13|inst153~12sexp1 } "NODE_NAME" } } { "register_kbg.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/register_kbg.bdf" { { -16 3488 3552 64 "inst153" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.000 ns) 17.000 ns register_kbg:inst13\|inst153~9bal 3 COMB LC35 1 " "Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 17.000 ns; Loc. = LC35; Fanout = 1; COMB Node = 'register_kbg:inst13\|inst153~9bal'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { register_kbg:inst13|inst153~12sexp1 register_kbg:inst13|inst153~9bal } "NODE_NAME" } } { "register_kbg.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/register_kbg.bdf" { { -16 3488 3552 64 "inst153" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 26.000 ns register_kbg:inst13\|inst153~24 4 COMB LC125 1 " "Info: 4: + IC(2.000 ns) + CELL(7.000 ns) = 26.000 ns; Loc. = LC125; Fanout = 1; COMB Node = 'register_kbg:inst13\|inst153~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { register_kbg:inst13|inst153~9bal register_kbg:inst13|inst153~24 } "NODE_NAME" } } { "register_kbg.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/register_kbg.bdf" { { -16 3488 3552 64 "inst153" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.000 ns) 30.000 ns D\[0\] 5 PIN PIN_79 0 " "Info: 5: + IC(0.000 ns) + CELL(4.000 ns) = 30.000 ns; Loc. = PIN_79; Fanout = 0; PIN Node = 'D\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { register_kbg:inst13|inst153~24 D[0] } "NODE_NAME" } } { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { -1032 712 888 -1016 "D\[0\]" "" } { -1016 712 888 -1000 "D\[1\]" "" } { -984 712 888 -968 "D\[3\]" "" } { -968 712 888 -952 "D\[4\]" "" } { -952 712 888 -936 "D\[5\]" "" } { -936 712 888 -920 "D\[6\]" "" } { -920 712 888 -904 "D\[7\]" "" } { -1000 712 888 -984 "D\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "26.000 ns ( 86.67 % ) " "Info: Total cell delay = 26.000 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 13.33 % ) " "Info: Total interconnect delay = 4.000 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "30.000 ns" { register_kbg:inst13|19 register_kbg:inst13|inst153~12sexp1 register_kbg:inst13|inst153~9bal register_kbg:inst13|inst153~24 D[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "30.000 ns" { register_kbg:inst13|19 {} register_kbg:inst13|inst153~12sexp1 {} register_kbg:inst13|inst153~9bal {} register_kbg:inst13|inst153~24 {} D[0] {} } { 0.000ns 2.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 8.000ns 7.000ns 7.000ns 4.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "39.000 ns" { STROBE counter_pic:inst1|7 counter_pic:inst1|12 counter_pic:inst1|14 counter_pic:inst1|19 register_kbg:inst13|19 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "39.000 ns" { STROBE {} STROBE~out {} counter_pic:inst1|7 {} counter_pic:inst1|12 {} counter_pic:inst1|14 {} counter_pic:inst1|19 {} register_kbg:inst13|19 {} } { 0.000ns 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns 2.000ns } { 0.000ns 3.000ns 1.000ns 7.000ns 7.000ns 7.000ns 6.000ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "30.000 ns" { register_kbg:inst13|19 register_kbg:inst13|inst153~12sexp1 register_kbg:inst13|inst153~9bal register_kbg:inst13|inst153~24 D[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "30.000 ns" { register_kbg:inst13|19 {} register_kbg:inst13|inst153~12sexp1 {} register_kbg:inst13|inst153~9bal {} register_kbg:inst13|inst153~24 {} D[0] {} } { 0.000ns 2.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 8.000ns 7.000ns 7.000ns 4.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "A\[2\] D\[0\] 32.000 ns Longest " "Info: Longest tpd from source pin \"A\[2\]\" to destination pin \"D\[0\]\" is 32.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns A\[2\] 1 PIN PIN_5 28 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_5; Fanout = 28; PIN Node = 'A\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { -632 -264 -96 -616 "A\[0\]" "" } { -616 -264 -96 -600 "A\[1\]" "" } { -600 -264 -96 -584 "A\[2\]" "" } { -584 -264 -96 -568 "A\[3\]" "" } { -568 -264 -96 -552 "A\[4\]" "" } { -552 -264 -96 -536 "A\[5\]" "" } { -536 -264 -96 -520 "A\[6\]" "" } { -520 -264 -96 -504 "A\[7\]" "" } { -504 -264 -96 -488 "A\[8\]" "" } { -488 -264 -96 -472 "A\[9\]" "" } { -472 -264 -96 -456 "A\[10\]" "" } { -456 -264 -96 -440 "A\[11\]" "" } { -440 -264 -96 -424 "A\[12\]" "" } { -424 -264 -96 -408 "A\[13\]" "" } { -408 -264 -96 -392 "A\[14\]" "" } { -392 -264 -96 -376 "A\[15\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 12.000 ns register_kbg:inst13\|inst153~16sexp1 2 COMB SEXP35 1 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP35; Fanout = 1; COMB Node = 'register_kbg:inst13\|inst153~16sexp1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { A[2] register_kbg:inst13|inst153~16sexp1 } "NODE_NAME" } } { "register_kbg.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/register_kbg.bdf" { { -16 3488 3552 64 "inst153" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.000 ns) 19.000 ns register_kbg:inst13\|inst153~9bal 3 COMB LC35 1 " "Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 19.000 ns; Loc. = LC35; Fanout = 1; COMB Node = 'register_kbg:inst13\|inst153~9bal'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { register_kbg:inst13|inst153~16sexp1 register_kbg:inst13|inst153~9bal } "NODE_NAME" } } { "register_kbg.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/register_kbg.bdf" { { -16 3488 3552 64 "inst153" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 28.000 ns register_kbg:inst13\|inst153~24 4 COMB LC125 1 " "Info: 4: + IC(2.000 ns) + CELL(7.000 ns) = 28.000 ns; Loc. = LC125; Fanout = 1; COMB Node = 'register_kbg:inst13\|inst153~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { register_kbg:inst13|inst153~9bal register_kbg:inst13|inst153~24 } "NODE_NAME" } } { "register_kbg.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/register_kbg.bdf" { { -16 3488 3552 64 "inst153" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.000 ns) 32.000 ns D\[0\] 5 PIN PIN_79 0 " "Info: 5: + IC(0.000 ns) + CELL(4.000 ns) = 32.000 ns; Loc. = PIN_79; Fanout = 0; PIN Node = 'D\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { register_kbg:inst13|inst153~24 D[0] } "NODE_NAME" } } { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { -1032 712 888 -1016 "D\[0\]" "" } { -1016 712 888 -1000 "D\[1\]" "" } { -984 712 888 -968 "D\[3\]" "" } { -968 712 888 -952 "D\[4\]" "" } { -952 712 888 -936 "D\[5\]" "" } { -936 712 888 -920 "D\[6\]" "" } { -920 712 888 -904 "D\[7\]" "" } { -1000 712 888 -984 "D\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "28.000 ns ( 87.50 % ) " "Info: Total cell delay = 28.000 ns ( 87.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 12.50 % ) " "Info: Total interconnect delay = 4.000 ns ( 12.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "32.000 ns" { A[2] register_kbg:inst13|inst153~16sexp1 register_kbg:inst13|inst153~9bal register_kbg:inst13|inst153~24 D[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "32.000 ns" { A[2] {} A[2]~out {} register_kbg:inst13|inst153~16sexp1 {} register_kbg:inst13|inst153~9bal {} register_kbg:inst13|inst153~24 {} D[0] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 7.000ns 7.000ns 4.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "register_kbg:inst13\|23 PB\[0\] STROBE 33.000 ns register " "Info: th for register \"register_kbg:inst13\|23\" (data pin = \"PB\[0\]\", clock pin = \"STROBE\") is 33.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STROBE destination 39.000 ns + Longest register " "Info: + Longest clock path from clock \"STROBE\" to destination register is 39.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.000 ns) 3.000 ns STROBE 1 CLK PIN_83 60 " "Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_83; Fanout = 60; CLK Node = 'STROBE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { STROBE } "NODE_NAME" } } { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { -768 136 304 -752 "STROBE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 4.000 ns counter_pic:inst1\|7 2 REG LC103 61 " "Info: 2: + IC(0.000 ns) + CELL(1.000 ns) = 4.000 ns; Loc. = LC103; Fanout = 61; REG Node = 'counter_pic:inst1\|7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { STROBE counter_pic:inst1|7 } "NODE_NAME" } } { "counter_pic.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/counter_pic.bdf" { { 336 1432 1496 416 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 13.000 ns counter_pic:inst1\|12 3 REG LC40 61 " "Info: 3: + IC(2.000 ns) + CELL(7.000 ns) = 13.000 ns; Loc. = LC40; Fanout = 61; REG Node = 'counter_pic:inst1\|12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { counter_pic:inst1|7 counter_pic:inst1|12 } "NODE_NAME" } } { "counter_pic.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/counter_pic.bdf" { { 560 1432 1496 640 "12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 22.000 ns counter_pic:inst1\|14 4 REG LC34 61 " "Info: 4: + IC(2.000 ns) + CELL(7.000 ns) = 22.000 ns; Loc. = LC34; Fanout = 61; REG Node = 'counter_pic:inst1\|14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { counter_pic:inst1|12 counter_pic:inst1|14 } "NODE_NAME" } } { "counter_pic.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/counter_pic.bdf" { { 784 1432 1496 864 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 31.000 ns counter_pic:inst1\|19 5 REG LC109 60 " "Info: 5: + IC(2.000 ns) + CELL(7.000 ns) = 31.000 ns; Loc. = LC109; Fanout = 60; REG Node = 'counter_pic:inst1\|19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { counter_pic:inst1|14 counter_pic:inst1|19 } "NODE_NAME" } } { "counter_pic.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/counter_pic.bdf" { { 1008 1432 1496 1088 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 39.000 ns register_kbg:inst13\|23 6 REG LC78 1 " "Info: 6: + IC(2.000 ns) + CELL(6.000 ns) = 39.000 ns; Loc. = LC78; Fanout = 1; REG Node = 'register_kbg:inst13\|23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { counter_pic:inst1|19 register_kbg:inst13|23 } "NODE_NAME" } } { "register_kbg.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/register_kbg.bdf" { { 160 3008 3072 240 "23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "31.000 ns ( 79.49 % ) " "Info: Total cell delay = 31.000 ns ( 79.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.000 ns ( 20.51 % ) " "Info: Total interconnect delay = 8.000 ns ( 20.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "39.000 ns" { STROBE counter_pic:inst1|7 counter_pic:inst1|12 counter_pic:inst1|14 counter_pic:inst1|19 register_kbg:inst13|23 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "39.000 ns" { STROBE {} STROBE~out {} counter_pic:inst1|7 {} counter_pic:inst1|12 {} counter_pic:inst1|14 {} counter_pic:inst1|19 {} register_kbg:inst13|23 {} } { 0.000ns 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns 2.000ns } { 0.000ns 3.000ns 1.000ns 7.000ns 7.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "4.000 ns + " "Info: + Micro hold delay of destination is 4.000 ns" {  } { { "register_kbg.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/register_kbg.bdf" { { 160 3008 3072 240 "23" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.000 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns PB\[0\] 1 PIN PIN_56 11 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_56; Fanout = 11; PIN Node = 'PB\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PB[0] } "NODE_NAME" } } { "zcontroller.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/zcontroller.bdf" { { -1032 216 384 -1016 "PB\[0\]" "" } { -1016 216 384 -1000 "PB\[1\]" "" } { -1000 216 384 -984 "PB\[2\]" "" } { -984 216 384 -968 "PB\[3\]" "" } { -968 216 384 -952 "PB\[4\]" "" } { -952 216 384 -936 "PB\[5\]" "" } { -936 216 384 -920 "PB\[6\]" "" } { -920 216 384 -904 "PB\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns register_kbg:inst13\|23 2 REG LC78 1 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC78; Fanout = 1; REG Node = 'register_kbg:inst13\|23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { PB[0] register_kbg:inst13|23 } "NODE_NAME" } } { "register_kbg.bdf" "" { Schematic "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84bdf/register_kbg.bdf" { { 160 3008 3072 240 "23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { PB[0] register_kbg:inst13|23 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { PB[0] {} PB[0]~out {} register_kbg:inst13|23 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "39.000 ns" { STROBE counter_pic:inst1|7 counter_pic:inst1|12 counter_pic:inst1|14 counter_pic:inst1|19 register_kbg:inst13|23 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "39.000 ns" { STROBE {} STROBE~out {} counter_pic:inst1|7 {} counter_pic:inst1|12 {} counter_pic:inst1|14 {} counter_pic:inst1|19 {} register_kbg:inst13|23 {} } { 0.000ns 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns 2.000ns } { 0.000ns 3.000ns 1.000ns 7.000ns 7.000ns 7.000ns 6.000ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { PB[0] register_kbg:inst13|23 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { PB[0] {} PB[0]~out {} register_kbg:inst13|23 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 11 22:18:43 2018 " "Info: Processing ended: Tue Sep 11 22:18:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 44 s " "Info: Quartus II Full Compilation was successful. 0 errors, 44 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
