#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7ff0bac04720 .scope module, "tb" "tb" 2 9;
 .timescale -9 -9;
v0x7ff0bac2c7c0_0 .var "clock", 0 0;
v0x7ff0bac2c860_0 .net "cntr_rstN", 0 0, v0x7ff0bac2bc50_0;  1 drivers
v0x7ff0bac2c900_0 .net "data_rdy", 0 0, v0x7ff0bac2bd00_0;  1 drivers
v0x7ff0bac2c9d0_0 .var/i "idx", 31 0;
v0x7ff0bac2ca60_0 .var "rstN", 0 0;
v0x7ff0bac2cb70_0 .var "serial", 0 0;
v0x7ff0bac2cc40_0 .net "shift_en", 0 0, v0x7ff0bac2c070_0;  1 drivers
S_0x7ff0bac04890 .scope module, "DUT" "total" 2 19, 2 68 0, S_0x7ff0bac04720;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "shift_en";
    .port_info 1 /OUTPUT 1 "data_rdy";
    .port_info 2 /OUTPUT 1 "cntr_rstN";
    .port_info 3 /INPUT 1 "serial";
    .port_info 4 /INPUT 1 "rstN";
    .port_info 5 /INPUT 1 "clock";
v0x7ff0bac2c290_0 .net "clock", 0 0, v0x7ff0bac2c7c0_0;  1 drivers
v0x7ff0bac2c330_0 .net "cntr_rstN", 0 0, v0x7ff0bac2bc50_0;  alias, 1 drivers
v0x7ff0bac2c410_0 .net "count_trans", 2 0, v0x7ff0bac2b510_0;  1 drivers
v0x7ff0bac2c4e0_0 .net "data_rdy", 0 0, v0x7ff0bac2bd00_0;  alias, 1 drivers
v0x7ff0bac2c570_0 .net "rstN", 0 0, v0x7ff0bac2ca60_0;  1 drivers
v0x7ff0bac2c640_0 .net "serial", 0 0, v0x7ff0bac2cb70_0;  1 drivers
v0x7ff0bac2c6d0_0 .net "shift_en", 0 0, v0x7ff0bac2c070_0;  alias, 1 drivers
S_0x7ff0bac11240 .scope module, "inst_counter" "counter" 2 89, 2 176 0, S_0x7ff0bac04890;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 3 "count";
    .port_info 1 /INPUT 1 "rstN";
    .port_info 2 /INPUT 1 "clock";
P_0x7ff0bac11bb0 .param/l "clear" 0 2 182, C4<111>;
v0x7ff0bac0ba20_0 .net "clock", 0 0, v0x7ff0bac2c7c0_0;  alias, 1 drivers
v0x7ff0bac2b510_0 .var "count", 2 0;
v0x7ff0bac2b5c0_0 .net "rstN", 0 0, v0x7ff0bac2bc50_0;  alias, 1 drivers
E_0x7ff0bac0a2a0 .event posedge, v0x7ff0bac0ba20_0;
S_0x7ff0bac2b6c0 .scope module, "inst_fsm" "fsm" 2 79, 2 98 0, S_0x7ff0bac04890;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "shift_en";
    .port_info 1 /OUTPUT 1 "data_rdy";
    .port_info 2 /OUTPUT 1 "cntr_rstN";
    .port_info 3 /INPUT 3 "downCount";
    .port_info 4 /INPUT 1 "serial";
    .port_info 5 /INPUT 1 "rstN";
    .port_info 6 /INPUT 1 "clock";
P_0x7ff0bac2b890 .param/l "load" 0 2 110, C4<10>;
P_0x7ff0bac2b8d0 .param/l "ready" 0 2 111, C4<11>;
P_0x7ff0bac2b910 .param/l "reset" 0 2 108, C4<00>;
P_0x7ff0bac2b950 .param/l "waite" 0 2 109, C4<01>;
v0x7ff0bac2bba0_0 .net "clock", 0 0, v0x7ff0bac2c7c0_0;  alias, 1 drivers
v0x7ff0bac2bc50_0 .var "cntr_rstN", 0 0;
v0x7ff0bac2bd00_0 .var "data_rdy", 0 0;
v0x7ff0bac2bdb0_0 .net "downCount", 2 0, v0x7ff0bac2b510_0;  alias, 1 drivers
v0x7ff0bac2be60_0 .var "n_state", 1 0;
v0x7ff0bac2bf30_0 .net "rstN", 0 0, v0x7ff0bac2ca60_0;  alias, 1 drivers
v0x7ff0bac2bfd0_0 .net "serial", 0 0, v0x7ff0bac2cb70_0;  alias, 1 drivers
v0x7ff0bac2c070_0 .var "shift_en", 0 0;
v0x7ff0bac2c110_0 .var "state", 1 0;
    .scope S_0x7ff0bac2b6c0;
T_0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff0bac2c110_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff0bac2be60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff0bac2c070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff0bac2bd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff0bac2bc50_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7ff0bac2b6c0;
T_1 ;
    %wait E_0x7ff0bac0a2a0;
    %load/vec4 v0x7ff0bac2bf30_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff0bac2c110_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff0bac2be60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff0bac2c070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff0bac2bd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff0bac2bc50_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 132 "$write", "  %1b     %1b     %1b    %3b   |  %2b   %2b  |     %1b     %1b       %1b\012", v0x7ff0bac2bba0_0, v0x7ff0bac2bf30_0, v0x7ff0bac2bfd0_0, v0x7ff0bac2bdb0_0, v0x7ff0bac2c110_0, v0x7ff0bac2be60_0, v0x7ff0bac2c070_0, v0x7ff0bac2bc50_0, v0x7ff0bac2bd00_0 {0 0 0};
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7ff0bac2c110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff0bac2c070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff0bac2bc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff0bac2bd00_0, 0, 1;
    %load/vec4 v0x7ff0bac2bf30_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_1.7, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_1.8, 8;
T_1.7 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_1.8, 8;
 ; End of false expr.
    %blend;
T_1.8;
    %store/vec4 v0x7ff0bac2be60_0, 0, 2;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff0bac2c070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff0bac2bc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff0bac2bd00_0, 0, 1;
    %load/vec4 v0x7ff0bac2bfd0_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_1.9, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_1.10, 8;
T_1.9 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_1.10, 8;
 ; End of false expr.
    %blend;
T_1.10;
    %store/vec4 v0x7ff0bac2be60_0, 0, 2;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff0bac2c070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff0bac2bc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff0bac2bd00_0, 0, 1;
    %load/vec4 v0x7ff0bac2bdb0_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_1.11, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_1.12, 8;
T_1.11 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_1.12, 8;
 ; End of false expr.
    %blend;
T_1.12;
    %store/vec4 v0x7ff0bac2be60_0, 0, 2;
    %jmp T_1.6;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff0bac2c070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff0bac2bc50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff0bac2bd00_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7ff0bac2be60_0, 0, 2;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call 2 167 "$write", "  %1b     %1b     %1b    %3b   |  %2b   %2b  |     %1b     %1b       %1b\012", v0x7ff0bac2bba0_0, v0x7ff0bac2bf30_0, v0x7ff0bac2bfd0_0, v0x7ff0bac2bdb0_0, v0x7ff0bac2c110_0, v0x7ff0bac2be60_0, v0x7ff0bac2c070_0, v0x7ff0bac2bc50_0, v0x7ff0bac2bd00_0 {0 0 0};
    %load/vec4 v0x7ff0bac2be60_0;
    %store/vec4 v0x7ff0bac2c110_0, 0, 2;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7ff0bac11240;
T_2 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7ff0bac2b510_0, 0, 3;
    %end;
    .thread T_2;
    .scope S_0x7ff0bac11240;
T_3 ;
    %wait E_0x7ff0bac0a2a0;
    %load/vec4 v0x7ff0bac2b5c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7ff0bac2b510_0, 0, 3;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7ff0bac2b510_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x7ff0bac2b510_0;
    %subi 1, 0, 3;
    %store/vec4 v0x7ff0bac2b510_0, 0, 3;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7ff0bac04720;
T_4 ;
    %delay 5, 0;
    %load/vec4 v0x7ff0bac2c7c0_0;
    %inv;
    %store/vec4 v0x7ff0bac2c7c0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7ff0bac04720;
T_5 ;
    %vpi_call 2 34 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7ff0bac04720 {0 0 0};
    %vpi_call 2 36 "$write", "\012 test the FSM, reset{00}, waite{01}, load{10}, ready{11}\012\012" {0 0 0};
    %vpi_call 2 37 "$write", " clk  rstN  serl  count  |  st  nst  |  sh_en  cntrRn  data\012" {0 0 0};
    %vpi_call 2 38 "$write", " ----------------------------------------------------------\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff0bac2cb70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff0bac2ca60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff0bac2c7c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff0bac2c9d0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x7ff0bac2c9d0_0;
    %cmpi/s 11, 0, 32;
    %jmp/0xz T_5.1, 5;
    %delay 10, 0;
    %load/vec4 v0x7ff0bac2c9d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff0bac2c9d0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %vpi_call 2 46 "$write", " ----------------------------------------------------------\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff0bac2cb70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff0bac2c9d0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x7ff0bac2c9d0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_5.3, 5;
    %delay 10, 0;
    %load/vec4 v0x7ff0bac2c9d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff0bac2c9d0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %vpi_call 2 52 "$write", " ----------------------------------------------------------\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff0bac2cb70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff0bac2ca60_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff0bac2c9d0_0, 0, 32;
T_5.4 ;
    %load/vec4 v0x7ff0bac2c9d0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_5.5, 5;
    %delay 10, 0;
    %load/vec4 v0x7ff0bac2c9d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff0bac2c9d0_0, 0, 32;
    %jmp T_5.4;
T_5.5 ;
    %vpi_call 2 59 "$write", " ----------------------------------------------------------\012" {0 0 0};
    %vpi_call 2 61 "$write", "\012\012\011\011 ~ ~ ~ TEST COMPLETE ~ ~ ~\012\012" {0 0 0};
    %vpi_call 2 62 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "fsm.v";
