#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Apr 26 20:24:02 2021
# Process ID: 17692
# Current directory: C:/Dominik/Digital-electronics-1/Labs/project/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5468 C:\Dominik\Digital-electronics-1\Labs\project\project\project.xpr
# Log file: C:/Dominik/Digital-electronics-1/Labs/project/project/vivado.log
# Journal file: C:/Dominik/Digital-electronics-1/Labs/project/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Dominik/Digital-electronics-1/Labs/project/project/project.xpr
update_compile_order -fileset sources_1
close [ open C:/Dominik/Digital-electronics-1/Labs/project/project/project.srcs/sources_1/new/tb_hall.vhd w ]
add_files C:/Dominik/Digital-electronics-1/Labs/project/project/project.srcs/sources_1/new/tb_hall.vhd
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_hall [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_driver_7seg_4digits [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source tb_driver_7seg_4digits.tcl
current_wave_config {Untitled 1}
add_wave {{/tb_driver_7seg_4digits/uut_driver_7seg_4digits/buff}} 
relaunch_sim
close_sim
