
map -i "CAMOverUART_impl_1_syn.udb" -pdc "F:/MyTemporary/Github/GLPP2024/CAMOverUART/source/PhysicalIO.pdc" -o "CAMOverUART_impl_1_map.udb" -mp "CAMOverUART_impl_1.mrp" -hierrpt     
map:  version Radiant Software (64-bit) 2023.1.1.200.1

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Command line:   map -i CAMOverUART_impl_1_syn.udb -pdc F:/MyTemporary/Github/GLPP2024/CAMOverUART/source/PhysicalIO.pdc -o CAMOverUART_impl_1_map.udb -mp CAMOverUART_impl_1.mrp -hierrpt -gui 

Loading device for application GENERIC from file 'itpa08.nph' in environment: F:/MySoftware/Lattice/radiant/ispfpga.
Package Status:                     Preliminary    Version 1.5.



WARNING <1026001> - F:/MyTemporary/Github/GLPP2024/CAMOverUART/source/PhysicalIO.pdc (40) : No port matched &apos;iIR_Data[13]&apos;.
WARNING <1026001> - F:/MyTemporary/Github/GLPP2024/CAMOverUART/source/PhysicalIO.pdc (41) : No port matched &apos;iIR_Data[12]&apos;.
WARNING <1026001> - F:/MyTemporary/Github/GLPP2024/CAMOverUART/source/PhysicalIO.pdc (42) : No port matched &apos;iIR_Data[8]&apos;.
WARNING <1026001> - F:/MyTemporary/Github/GLPP2024/CAMOverUART/source/PhysicalIO.pdc (43) : No port matched &apos;iIR_Data[11]&apos;.
WARNING <1026001> - F:/MyTemporary/Github/GLPP2024/CAMOverUART/source/PhysicalIO.pdc (44) : No port matched &apos;iIR_Data[9]&apos;.
WARNING <1026001> - F:/MyTemporary/Github/GLPP2024/CAMOverUART/source/PhysicalIO.pdc (45) : No port matched &apos;iIR_Data[10]&apos;.
WARNING <1026001> - F:/MyTemporary/Github/GLPP2024/CAMOverUART/source/PhysicalIO.pdc (46) : No port matched &apos;iIR_Data[7]&apos;.
WARNING <1026001> - F:/MyTemporary/Github/GLPP2024/CAMOverUART/source/PhysicalIO.pdc (47) : No port matched &apos;iIR_Data[6]&apos;.
WARNING <1026001> - F:/MyTemporary/Github/GLPP2024/CAMOverUART/source/PhysicalIO.pdc (48) : No port matched &apos;iIR_Data[5]&apos;.
WARNING <1026001> - F:/MyTemporary/Github/GLPP2024/CAMOverUART/source/PhysicalIO.pdc (49) : No port matched &apos;iIR_Data[4]&apos;.
WARNING <1026001> - F:/MyTemporary/Github/GLPP2024/CAMOverUART/source/PhysicalIO.pdc (50) : No port matched &apos;iIR_Data[3]&apos;.
WARNING <1026001> - F:/MyTemporary/Github/GLPP2024/CAMOverUART/source/PhysicalIO.pdc (51) : No port matched &apos;iIR_Data[2]&apos;.
WARNING <1026001> - F:/MyTemporary/Github/GLPP2024/CAMOverUART/source/PhysicalIO.pdc (52) : No port matched &apos;iIR_Data[1]&apos;.
WARNING <1026001> - F:/MyTemporary/Github/GLPP2024/CAMOverUART/source/PhysicalIO.pdc (53) : No port matched &apos;iIR_Data[0]&apos;.
WARNING <1027013> - No port matched 'iIR_Data[13]'.
WARNING <1014301> - Can't resolve object 'iIR_Data[13]' in constraint 'ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=NA} [get_ports {iIR_Data[13]}]'.
WARNING <1027013> - No port matched 'iIR_Data[12]'.
WARNING <1014301> - Can't resolve object 'iIR_Data[12]' in constraint 'ldc_set_port -iobuf {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[12]}]'.
WARNING <1027013> - No port matched 'iIR_Data[8]'.
WARNING <1014301> - Can't resolve object 'iIR_Data[8]' in constraint 'ldc_set_port -iobuf {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[8]}]'.
WARNING <1027013> - No port matched 'iIR_Data[11]'.
WARNING <1014301> - Can't resolve object 'iIR_Data[11]' in constraint 'ldc_set_port -iobuf {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[11]}]'.
WARNING <1027013> - No port matched 'iIR_Data[9]'.
WARNING <1014301> - Can't resolve object 'iIR_Data[9]' in constraint 'ldc_set_port -iobuf {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[9]}]'.
WARNING <1027013> - No port matched 'iIR_Data[10]'.
WARNING <1014301> - Can't resolve object 'iIR_Data[10]' in constraint 'ldc_set_port -iobuf {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[10]}]'.
WARNING <1027013> - No port matched 'iIR_Data[7]'.
WARNING <1014301> - Can't resolve object 'iIR_Data[7]' in constraint 'ldc_set_port -iobuf {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[7]}]'.
WARNING <1027013> - No port matched 'iIR_Data[6]'.
WARNING <1014301> - Can't resolve object 'iIR_Data[6]' in constraint 'ldc_set_port -iobuf {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[6]}]'.
WARNING <1027013> - No port matched 'iIR_Data[5]'.
WARNING <1014301> - Can't resolve object 'iIR_Data[5]' in constraint 'ldc_set_port -iobuf {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[5]}]'.
WARNING <1027013> - No port matched 'iIR_Data[4]'.
WARNING <1014301> - Can't resolve object 'iIR_Data[4]' in constraint 'ldc_set_port -iobuf {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[4]}]'.
WARNING <1027013> - No port matched 'iIR_Data[3]'.
WARNING <1014301> - Can't resolve object 'iIR_Data[3]' in constraint 'ldc_set_port -iobuf {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[3]}]'.
WARNING <1027013> - No port matched 'iIR_Data[2]'.
WARNING <1014301> - Can't resolve object 'iIR_Data[2]' in constraint 'ldc_set_port -iobuf {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[2]}]'.
WARNING <1027013> - No port matched 'iIR_Data[1]'.
WARNING <1014301> - Can't resolve object 'iIR_Data[1]' in constraint 'ldc_set_port -iobuf {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[1]}]'.
WARNING <1027013> - No port matched 'iIR_Data[0]'.
WARNING <1014301> - Can't resolve object 'iIR_Data[0]' in constraint 'ldc_set_port -iobuf {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[0]}]'.
WARNING <1011001> - Remove invalid constraint 'ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=NA} [get_ports {iIR_Data[13]}]'.
WARNING <1011001> - Remove invalid constraint 'ldc_set_port -iobuf {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[12]}]'.
WARNING <1011001> - Remove invalid constraint 'ldc_set_port -iobuf {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[8]}]'.
WARNING <1011001> - Remove invalid constraint 'ldc_set_port -iobuf {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[11]}]'.
WARNING <1011001> - Remove invalid constraint 'ldc_set_port -iobuf {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[9]}]'.
WARNING <1011001> - Remove invalid constraint 'ldc_set_port -iobuf {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[10]}]'.
WARNING <1011001> - Remove invalid constraint 'ldc_set_port -iobuf {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[7]}]'.
WARNING <1011001> - Remove invalid constraint 'ldc_set_port -iobuf {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[6]}]'.
WARNING <1011001> - Remove invalid constraint 'ldc_set_port -iobuf {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[5]}]'.
WARNING <1011001> - Remove invalid constraint 'ldc_set_port -iobuf {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[4]}]'.
WARNING <1011001> - Remove invalid constraint 'ldc_set_port -iobuf {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[3]}]'.
WARNING <1011001> - Remove invalid constraint 'ldc_set_port -iobuf {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[2]}]'.
WARNING <1011001> - Remove invalid constraint 'ldc_set_port -iobuf {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[1]}]'.
WARNING <1011001> - Remove invalid constraint 'ldc_set_port -iobuf {IO_TYPE=LVCMOS18} [get_ports {iIR_Data[0]}]'.
   Remove unused logic

   Do not produce over sized UDBs.

Design:  ZIRCAMOverUART
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

INFO <52291017> - Port 'oLED_Configuring' is located on BB_OD pad '39'. Its IO buffer is mapped to BB_OD accordingly. Please notice PULLMODE is not applicable to BB_OD.
INFO <52291017> - Port 'oLED_Capturing' is located on BB_OD pad '40'. Its IO buffer is mapped to BB_OD accordingly. Please notice PULLMODE is not applicable to BB_OD.
INFO <52291017> - Port 'oLED_Uploading' is located on BB_OD pad '41'. Its IO buffer is mapped to BB_OD accordingly. Please notice PULLMODE is not applicable to BB_OD.
Running general design DRC...

WARNING <71003020> - Top module port 'iDBG_UART_Rx' does not connect to anything.
Removing unused logic...

Optimizing...




Design Summary:
   Number of slice registers:  12 out of  5280 (<1%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:            47 out of  5280 (1%)
      Number of logic LUT4s:              34
      Number of inserted feedthru LUT4s:   1
      Number of ripple logic:              6 (12 LUT4s)
   Number of IO sites used:   38 out of 39 (97%)
      Number of IO sites used for general PIO: 35
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 35 out of 36 (97%)
      Number of IO sites used for OD+RGB IO buffers: 3 out of 3 (100%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 38 out of 39 (97%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  2
      Net clk_main: 12 loads, 12 rising, 0 falling (Driver: Pin my_PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL)
      Net clk_48MHz: 1 loads, 1 rising, 0 falling (Driver: Pin my_HSOSC/CLKHF)
   Number of Clock Enables:  4
      Net taskSchedule.OutFlag_ioIR_Data3_UPLD_Done_N_63: 1 loads, 1 SLICEs
      Net VCC_net: 1 loads, 0 SLICEs
      Net taskSchedule.oIR_Shutdown_c_N_61: 1 loads, 1 SLICEs
      Net taskSchedule.step_i_0__N_47: 10 loads, 10 SLICEs
   Number of LSRs:  2
      Net taskSchedule.OutFlag_ioIR_Data3_UPLD_Done_N_64: 1 loads, 1 SLICEs
      Net taskSchedule.cfgEn1_N_66: 11 loads, 11 SLICEs
   Top 10 highest fanout non-clock nets:
      Net VCC_net: 15 loads
      Net taskSchedule.cfgEn1_N_66: 11 loads
      Net taskSchedule.n307: 10 loads
      Net taskSchedule.step_i_0__N_47: 10 loads
      Net step_i[1]: 8 loads
      Net taskSchedule.step_i[2]_2: 8 loads
      Net step_i[0]: 6 loads
      Net taskSchedule.step_i[3]_2: 6 loads
      Net taskSchedule.step_i[4]_2: 6 loads
      Net taskSchedule.step_i[8]_2: 4 loads
Running physical design DRC...

WARNING <71003020> - Top module port 'iDBG_UART_Rx' does not connect to anything.
 

   Number of warnings:  58
   Number of errors:    0

Constraint Summary:
   Total number of constraints: 94
   Total number of constraints dropped: 14


Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 58 MB

