Analysis & Synthesis report for gameplay
Wed Dec 06 19:36:03 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |gameplay|keyboard_press_driver:keyboard|count
 11. State Machine - |gameplay|gameplay_FSM:game0|current_state
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ogm1:auto_generated
 16. Source assignments for datapath:d0|ramNEW_GAME:ram0|altsyncram:altsyncram_component|altsyncram_uno1:auto_generated
 17. Source assignments for datapath:d0|ramREADY:ram2|altsyncram:altsyncram_component|altsyncram_geo1:auto_generated
 18. Source assignments for datapath:d0|ramSTEADY:ram4|altsyncram:altsyncram_component|altsyncram_5io1:auto_generated
 19. Source assignments for datapath:d0|ramSHOOT:ram23|altsyncram:altsyncram_component|altsyncram_8fo1:auto_generated
 20. Source assignments for datapath:d0|ramP1_EARLY:ram7|altsyncram:altsyncram_component|altsyncram_omo1:auto_generated
 21. Source assignments for datapath:d0|ramP1_EARLY_2:ram8|altsyncram:altsyncram_component|altsyncram_9ro1:auto_generated
 22. Source assignments for datapath:d0|ramP1_EARLY_3:ram9|altsyncram:altsyncram_component|altsyncram_aro1:auto_generated
 23. Source assignments for datapath:d0|ramP1_EARLY_4:ram10|altsyncram:altsyncram_component|altsyncram_bro1:auto_generated
 24. Source assignments for datapath:d0|ramP1_EARLY_5:ram11|altsyncram:altsyncram_component|altsyncram_cro1:auto_generated
 25. Source assignments for datapath:d0|ramP1_EARLY_6:ram12|altsyncram:altsyncram_component|altsyncram_dro1:auto_generated
 26. Source assignments for datapath:d0|ramP1_EARLY_7:ram13|altsyncram:altsyncram_component|altsyncram_ero1:auto_generated
 27. Source assignments for datapath:d0|ramP1_EARLY_8:ram14|altsyncram:altsyncram_component|altsyncram_fro1:auto_generated
 28. Source assignments for datapath:d0|ramP2_EARLY:ram15|altsyncram:altsyncram_component|altsyncram_pmo1:auto_generated
 29. Source assignments for datapath:d0|ramP2_EARLY_2:ram16|altsyncram:altsyncram_component|altsyncram_gro1:auto_generated
 30. Source assignments for datapath:d0|ramP2_EARLY_3:ram17|altsyncram:altsyncram_component|altsyncram_hro1:auto_generated
 31. Source assignments for datapath:d0|ramP2_EARLY_4:ram18|altsyncram:altsyncram_component|altsyncram_iro1:auto_generated
 32. Source assignments for datapath:d0|ramP2_EARLY_5:ram19|altsyncram:altsyncram_component|altsyncram_jro1:auto_generated
 33. Source assignments for datapath:d0|ramP2_EARLY_6:ram20|altsyncram:altsyncram_component|altsyncram_kro1:auto_generated
 34. Source assignments for datapath:d0|ramP2_EARLY_7:ram21|altsyncram:altsyncram_component|altsyncram_lro1:auto_generated
 35. Source assignments for datapath:d0|ramP2_EARLY_8:ram22|altsyncram:altsyncram_component|altsyncram_mro1:auto_generated
 36. Source assignments for datapath:d0|ramP1_WIN:ram24|altsyncram:altsyncram_component|altsyncram_9go1:auto_generated
 37. Source assignments for datapath:d0|ramP1_WIN_2:ram25|altsyncram:altsyncram_component|altsyncram_qko1:auto_generated
 38. Source assignments for datapath:d0|ramP1_WIN_3:ram26|altsyncram:altsyncram_component|altsyncram_rko1:auto_generated
 39. Source assignments for datapath:d0|ramP1_WIN_4:ram27|altsyncram:altsyncram_component|altsyncram_sko1:auto_generated
 40. Source assignments for datapath:d0|ramP1_WIN_5:ram28|altsyncram:altsyncram_component|altsyncram_tko1:auto_generated
 41. Source assignments for datapath:d0|ramP1_WIN_6:ram29|altsyncram:altsyncram_component|altsyncram_uko1:auto_generated
 42. Source assignments for datapath:d0|ramP1_WIN_7:ram30|altsyncram:altsyncram_component|altsyncram_vko1:auto_generated
 43. Source assignments for datapath:d0|ramP1_WIN_8:ram31|altsyncram:altsyncram_component|altsyncram_0lo1:auto_generated
 44. Source assignments for datapath:d0|ramP2_WIN:ram32|altsyncram:altsyncram_component|altsyncram_ago1:auto_generated
 45. Source assignments for datapath:d0|ramP2_WIN_2:ram33|altsyncram:altsyncram_component|altsyncram_1lo1:auto_generated
 46. Source assignments for datapath:d0|ramP2_WIN_3:ram34|altsyncram:altsyncram_component|altsyncram_2lo1:auto_generated
 47. Source assignments for datapath:d0|ramP2_WIN_4:ram35|altsyncram:altsyncram_component|altsyncram_3lo1:auto_generated
 48. Source assignments for datapath:d0|ramP2_WIN_5:ram36|altsyncram:altsyncram_component|altsyncram_4lo1:auto_generated
 49. Source assignments for datapath:d0|ramP2_WIN_6:ram37|altsyncram:altsyncram_component|altsyncram_5lo1:auto_generated
 50. Source assignments for datapath:d0|ramP2_WIN_7:ram38|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated
 51. Source assignments for datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated
 52. Parameter Settings for User Entity Instance: vga_adapter:VGA
 53. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 54. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 55. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 56. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 57. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 58. Parameter Settings for User Entity Instance: datapath:d0|ramNEW_GAME:ram0|altsyncram:altsyncram_component
 59. Parameter Settings for User Entity Instance: datapath:d0|ramREADY:ram2|altsyncram:altsyncram_component
 60. Parameter Settings for User Entity Instance: datapath:d0|ramSTEADY:ram4|altsyncram:altsyncram_component
 61. Parameter Settings for User Entity Instance: datapath:d0|ramSHOOT:ram23|altsyncram:altsyncram_component
 62. Parameter Settings for User Entity Instance: datapath:d0|ramP1_EARLY:ram7|altsyncram:altsyncram_component
 63. Parameter Settings for User Entity Instance: datapath:d0|ramP1_EARLY_2:ram8|altsyncram:altsyncram_component
 64. Parameter Settings for User Entity Instance: datapath:d0|ramP1_EARLY_3:ram9|altsyncram:altsyncram_component
 65. Parameter Settings for User Entity Instance: datapath:d0|ramP1_EARLY_4:ram10|altsyncram:altsyncram_component
 66. Parameter Settings for User Entity Instance: datapath:d0|ramP1_EARLY_5:ram11|altsyncram:altsyncram_component
 67. Parameter Settings for User Entity Instance: datapath:d0|ramP1_EARLY_6:ram12|altsyncram:altsyncram_component
 68. Parameter Settings for User Entity Instance: datapath:d0|ramP1_EARLY_7:ram13|altsyncram:altsyncram_component
 69. Parameter Settings for User Entity Instance: datapath:d0|ramP1_EARLY_8:ram14|altsyncram:altsyncram_component
 70. Parameter Settings for User Entity Instance: datapath:d0|ramP2_EARLY:ram15|altsyncram:altsyncram_component
 71. Parameter Settings for User Entity Instance: datapath:d0|ramP2_EARLY_2:ram16|altsyncram:altsyncram_component
 72. Parameter Settings for User Entity Instance: datapath:d0|ramP2_EARLY_3:ram17|altsyncram:altsyncram_component
 73. Parameter Settings for User Entity Instance: datapath:d0|ramP2_EARLY_4:ram18|altsyncram:altsyncram_component
 74. Parameter Settings for User Entity Instance: datapath:d0|ramP2_EARLY_5:ram19|altsyncram:altsyncram_component
 75. Parameter Settings for User Entity Instance: datapath:d0|ramP2_EARLY_6:ram20|altsyncram:altsyncram_component
 76. Parameter Settings for User Entity Instance: datapath:d0|ramP2_EARLY_7:ram21|altsyncram:altsyncram_component
 77. Parameter Settings for User Entity Instance: datapath:d0|ramP2_EARLY_8:ram22|altsyncram:altsyncram_component
 78. Parameter Settings for User Entity Instance: datapath:d0|ramP1_WIN:ram24|altsyncram:altsyncram_component
 79. Parameter Settings for User Entity Instance: datapath:d0|ramP1_WIN_2:ram25|altsyncram:altsyncram_component
 80. Parameter Settings for User Entity Instance: datapath:d0|ramP1_WIN_3:ram26|altsyncram:altsyncram_component
 81. Parameter Settings for User Entity Instance: datapath:d0|ramP1_WIN_4:ram27|altsyncram:altsyncram_component
 82. Parameter Settings for User Entity Instance: datapath:d0|ramP1_WIN_5:ram28|altsyncram:altsyncram_component
 83. Parameter Settings for User Entity Instance: datapath:d0|ramP1_WIN_6:ram29|altsyncram:altsyncram_component
 84. Parameter Settings for User Entity Instance: datapath:d0|ramP1_WIN_7:ram30|altsyncram:altsyncram_component
 85. Parameter Settings for User Entity Instance: datapath:d0|ramP1_WIN_8:ram31|altsyncram:altsyncram_component
 86. Parameter Settings for User Entity Instance: datapath:d0|ramP2_WIN:ram32|altsyncram:altsyncram_component
 87. Parameter Settings for User Entity Instance: datapath:d0|ramP2_WIN_2:ram33|altsyncram:altsyncram_component
 88. Parameter Settings for User Entity Instance: datapath:d0|ramP2_WIN_3:ram34|altsyncram:altsyncram_component
 89. Parameter Settings for User Entity Instance: datapath:d0|ramP2_WIN_4:ram35|altsyncram:altsyncram_component
 90. Parameter Settings for User Entity Instance: datapath:d0|ramP2_WIN_5:ram36|altsyncram:altsyncram_component
 91. Parameter Settings for User Entity Instance: datapath:d0|ramP2_WIN_6:ram37|altsyncram:altsyncram_component
 92. Parameter Settings for User Entity Instance: datapath:d0|ramP2_WIN_7:ram38|altsyncram:altsyncram_component
 93. Parameter Settings for User Entity Instance: datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component
 94. Parameter Settings for User Entity Instance: keyboard_press_driver:keyboard
 95. altsyncram Parameter Settings by Entity Instance
 96. altpll Parameter Settings by Entity Instance
 97. Port Connectivity Checks: "datapath:d0|ramP2_WIN_8:ram39"
 98. Port Connectivity Checks: "datapath:d0|ramP2_WIN_7:ram38"
 99. Port Connectivity Checks: "datapath:d0|ramP2_WIN_6:ram37"
100. Port Connectivity Checks: "datapath:d0|ramP2_WIN_5:ram36"
101. Port Connectivity Checks: "datapath:d0|ramP2_WIN_4:ram35"
102. Port Connectivity Checks: "datapath:d0|ramP2_WIN_3:ram34"
103. Port Connectivity Checks: "datapath:d0|ramP2_WIN_2:ram33"
104. Port Connectivity Checks: "datapath:d0|ramP2_WIN:ram32"
105. Port Connectivity Checks: "datapath:d0|ramP1_WIN_8:ram31"
106. Port Connectivity Checks: "datapath:d0|ramP1_WIN_7:ram30"
107. Port Connectivity Checks: "datapath:d0|ramP1_WIN_6:ram29"
108. Port Connectivity Checks: "datapath:d0|ramP1_WIN_5:ram28"
109. Port Connectivity Checks: "datapath:d0|ramP1_WIN_4:ram27"
110. Port Connectivity Checks: "datapath:d0|ramP1_WIN_3:ram26"
111. Port Connectivity Checks: "datapath:d0|ramP1_WIN_2:ram25"
112. Port Connectivity Checks: "datapath:d0|ramP1_WIN:ram24"
113. Port Connectivity Checks: "datapath:d0|ramP2_EARLY_8:ram22"
114. Port Connectivity Checks: "datapath:d0|ramP2_EARLY_7:ram21"
115. Port Connectivity Checks: "datapath:d0|ramP2_EARLY_6:ram20"
116. Port Connectivity Checks: "datapath:d0|ramP2_EARLY_5:ram19"
117. Port Connectivity Checks: "datapath:d0|ramP2_EARLY_4:ram18"
118. Port Connectivity Checks: "datapath:d0|ramP2_EARLY_3:ram17"
119. Port Connectivity Checks: "datapath:d0|ramP2_EARLY_2:ram16"
120. Port Connectivity Checks: "datapath:d0|ramP2_EARLY:ram15"
121. Port Connectivity Checks: "datapath:d0|ramP1_EARLY_8:ram14"
122. Port Connectivity Checks: "datapath:d0|ramP1_EARLY_7:ram13"
123. Port Connectivity Checks: "datapath:d0|ramP1_EARLY_6:ram12"
124. Port Connectivity Checks: "datapath:d0|ramP1_EARLY_5:ram11"
125. Port Connectivity Checks: "datapath:d0|ramP1_EARLY_4:ram10"
126. Port Connectivity Checks: "datapath:d0|ramP1_EARLY_3:ram9"
127. Port Connectivity Checks: "datapath:d0|ramP1_EARLY_2:ram8"
128. Port Connectivity Checks: "datapath:d0|ramP1_EARLY:ram7"
129. Port Connectivity Checks: "datapath:d0|ramSHOOT:ram23"
130. Port Connectivity Checks: "datapath:d0|ramSTEADY:ram4"
131. Port Connectivity Checks: "datapath:d0|ramREADY:ram2"
132. Port Connectivity Checks: "datapath:d0|ramNEW_GAME:ram0"
133. Post-Synthesis Netlist Statistics for Top Partition
134. Elapsed Time Per Partition
135. Analysis & Synthesis Messages
136. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Dec 06 19:36:01 2017           ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Revision Name                   ; gameplay                                        ;
; Top-level Entity Name           ; gameplay                                        ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 266                                             ;
; Total pins                      ; 58                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 710,400                                         ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; gameplay           ; gameplay           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                      ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                        ; Library ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------+---------+
; vga_pll.v                        ; yes             ; User Wizard-Generated File             ; D:/Milestone 3/gameplay/vga_pll.v                                   ;         ;
; vga_controller.v                 ; yes             ; User Verilog HDL File                  ; D:/Milestone 3/gameplay/vga_controller.v                            ;         ;
; vga_address_translator.v         ; yes             ; User Verilog HDL File                  ; D:/Milestone 3/gameplay/vga_address_translator.v                    ;         ;
; vga_adapter.v                    ; yes             ; User Verilog HDL File                  ; D:/Milestone 3/gameplay/vga_adapter.v                               ;         ;
; ramSTEADY.v                      ; yes             ; User Wizard-Generated File             ; D:/Milestone 3/gameplay/ramSTEADY.v                                 ;         ;
; ramSHOOT.v                       ; yes             ; User Wizard-Generated File             ; D:/Milestone 3/gameplay/ramSHOOT.v                                  ;         ;
; ramREADY.v                       ; yes             ; User Wizard-Generated File             ; D:/Milestone 3/gameplay/ramREADY.v                                  ;         ;
; ramP2_WIN_8.v                    ; yes             ; User Wizard-Generated File             ; D:/Milestone 3/gameplay/ramP2_WIN_8.v                               ;         ;
; ramP2_WIN_7.v                    ; yes             ; User Wizard-Generated File             ; D:/Milestone 3/gameplay/ramP2_WIN_7.v                               ;         ;
; ramP2_WIN_6.v                    ; yes             ; User Wizard-Generated File             ; D:/Milestone 3/gameplay/ramP2_WIN_6.v                               ;         ;
; ramP2_WIN_5.v                    ; yes             ; User Wizard-Generated File             ; D:/Milestone 3/gameplay/ramP2_WIN_5.v                               ;         ;
; ramP2_WIN_4.v                    ; yes             ; User Wizard-Generated File             ; D:/Milestone 3/gameplay/ramP2_WIN_4.v                               ;         ;
; ramP2_WIN_3.v                    ; yes             ; User Wizard-Generated File             ; D:/Milestone 3/gameplay/ramP2_WIN_3.v                               ;         ;
; ramP2_WIN_2.v                    ; yes             ; User Wizard-Generated File             ; D:/Milestone 3/gameplay/ramP2_WIN_2.v                               ;         ;
; ramP2_WIN.v                      ; yes             ; User Wizard-Generated File             ; D:/Milestone 3/gameplay/ramP2_WIN.v                                 ;         ;
; ramP2_EARLY_8.v                  ; yes             ; User Wizard-Generated File             ; D:/Milestone 3/gameplay/ramP2_EARLY_8.v                             ;         ;
; ramP2_EARLY_7.v                  ; yes             ; User Wizard-Generated File             ; D:/Milestone 3/gameplay/ramP2_EARLY_7.v                             ;         ;
; ramP2_EARLY_6.v                  ; yes             ; User Wizard-Generated File             ; D:/Milestone 3/gameplay/ramP2_EARLY_6.v                             ;         ;
; ramP2_EARLY_5.v                  ; yes             ; User Wizard-Generated File             ; D:/Milestone 3/gameplay/ramP2_EARLY_5.v                             ;         ;
; ramP2_EARLY_4.v                  ; yes             ; User Wizard-Generated File             ; D:/Milestone 3/gameplay/ramP2_EARLY_4.v                             ;         ;
; ramP2_EARLY_3.v                  ; yes             ; User Wizard-Generated File             ; D:/Milestone 3/gameplay/ramP2_EARLY_3.v                             ;         ;
; ramP2_EARLY_2.v                  ; yes             ; User Wizard-Generated File             ; D:/Milestone 3/gameplay/ramP2_EARLY_2.v                             ;         ;
; ramP2_EARLY.v                    ; yes             ; User Wizard-Generated File             ; D:/Milestone 3/gameplay/ramP2_EARLY.v                               ;         ;
; ramP1_WIN_8.v                    ; yes             ; User Wizard-Generated File             ; D:/Milestone 3/gameplay/ramP1_WIN_8.v                               ;         ;
; ramP1_WIN_7.v                    ; yes             ; User Wizard-Generated File             ; D:/Milestone 3/gameplay/ramP1_WIN_7.v                               ;         ;
; ramP1_WIN_6.v                    ; yes             ; User Wizard-Generated File             ; D:/Milestone 3/gameplay/ramP1_WIN_6.v                               ;         ;
; ramP1_WIN_5.v                    ; yes             ; User Wizard-Generated File             ; D:/Milestone 3/gameplay/ramP1_WIN_5.v                               ;         ;
; ramP1_WIN_4.v                    ; yes             ; User Wizard-Generated File             ; D:/Milestone 3/gameplay/ramP1_WIN_4.v                               ;         ;
; ramP1_WIN_3.v                    ; yes             ; User Wizard-Generated File             ; D:/Milestone 3/gameplay/ramP1_WIN_3.v                               ;         ;
; ramP1_WIN_2.v                    ; yes             ; User Wizard-Generated File             ; D:/Milestone 3/gameplay/ramP1_WIN_2.v                               ;         ;
; ramP1_WIN.v                      ; yes             ; User Wizard-Generated File             ; D:/Milestone 3/gameplay/ramP1_WIN.v                                 ;         ;
; ramP1_EARLY_8.v                  ; yes             ; User Wizard-Generated File             ; D:/Milestone 3/gameplay/ramP1_EARLY_8.v                             ;         ;
; ramP1_EARLY_7.v                  ; yes             ; User Wizard-Generated File             ; D:/Milestone 3/gameplay/ramP1_EARLY_7.v                             ;         ;
; ramP1_EARLY_6.v                  ; yes             ; User Wizard-Generated File             ; D:/Milestone 3/gameplay/ramP1_EARLY_6.v                             ;         ;
; ramP1_EARLY_5.v                  ; yes             ; User Wizard-Generated File             ; D:/Milestone 3/gameplay/ramP1_EARLY_5.v                             ;         ;
; ramP1_EARLY_4.v                  ; yes             ; User Wizard-Generated File             ; D:/Milestone 3/gameplay/ramP1_EARLY_4.v                             ;         ;
; ramP1_EARLY_3.v                  ; yes             ; User Wizard-Generated File             ; D:/Milestone 3/gameplay/ramP1_EARLY_3.v                             ;         ;
; ramP1_EARLY_2.v                  ; yes             ; User Wizard-Generated File             ; D:/Milestone 3/gameplay/ramP1_EARLY_2.v                             ;         ;
; ramP1_EARLY.v                    ; yes             ; User Wizard-Generated File             ; D:/Milestone 3/gameplay/ramP1_EARLY.v                               ;         ;
; ramNEW_GAME.v                    ; yes             ; User Wizard-Generated File             ; D:/Milestone 3/gameplay/ramNEW_GAME.v                               ;         ;
; keyboard_press_driver.v          ; yes             ; User Verilog HDL File                  ; D:/Milestone 3/gameplay/keyboard_press_driver.v                     ;         ;
; keyboard_inner_driver.v          ; yes             ; User Verilog HDL File                  ; D:/Milestone 3/gameplay/keyboard_inner_driver.v                     ;         ;
; gameplay.v                       ; yes             ; User Verilog HDL File                  ; D:/Milestone 3/gameplay/gameplay.v                                  ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/quartus-17/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/quartus-17/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/quartus-17/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/quartus-17/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal170.inc                   ; yes             ; Megafunction                           ; c:/quartus-17/quartus/libraries/megafunctions/aglobal170.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/quartus-17/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/quartus-17/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/quartus-17/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/quartus-17/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_ogm1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Milestone 3/gameplay/db/altsyncram_ogm1.tdf                      ;         ;
; new_game.mif                     ; yes             ; Auto-Found Memory Initialization File  ; D:/Milestone 3/gameplay/new_game.mif                                ;         ;
; db/decode_7la.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/Milestone 3/gameplay/db/decode_7la.tdf                           ;         ;
; db/decode_01a.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/Milestone 3/gameplay/db/decode_01a.tdf                           ;         ;
; db/mux_gfb.tdf                   ; yes             ; Auto-Generated Megafunction            ; D:/Milestone 3/gameplay/db/mux_gfb.tdf                              ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/quartus-17/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/quartus-17/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/quartus-17/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/quartus-17/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/altpll_80u.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/Milestone 3/gameplay/db/altpll_80u.tdf                           ;         ;
; db/altsyncram_uno1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Milestone 3/gameplay/db/altsyncram_uno1.tdf                      ;         ;
; db/altsyncram_geo1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Milestone 3/gameplay/db/altsyncram_geo1.tdf                      ;         ;
; ready.mif                        ; yes             ; Auto-Found Memory Initialization File  ; D:/Milestone 3/gameplay/ready.mif                                   ;         ;
; db/altsyncram_5io1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Milestone 3/gameplay/db/altsyncram_5io1.tdf                      ;         ;
; steady.mif                       ; yes             ; Auto-Found Memory Initialization File  ; D:/Milestone 3/gameplay/steady.mif                                  ;         ;
; db/altsyncram_8fo1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Milestone 3/gameplay/db/altsyncram_8fo1.tdf                      ;         ;
; shoot.mif                        ; yes             ; Auto-Found Memory Initialization File  ; D:/Milestone 3/gameplay/shoot.mif                                   ;         ;
; db/altsyncram_omo1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Milestone 3/gameplay/db/altsyncram_omo1.tdf                      ;         ;
; p1_early.mif                     ; yes             ; Auto-Found Memory Initialization File  ; D:/Milestone 3/gameplay/p1_early.mif                                ;         ;
; db/altsyncram_9ro1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Milestone 3/gameplay/db/altsyncram_9ro1.tdf                      ;         ;
; p1_early_2.mif                   ; yes             ; Auto-Found Memory Initialization File  ; D:/Milestone 3/gameplay/p1_early_2.mif                              ;         ;
; db/altsyncram_aro1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Milestone 3/gameplay/db/altsyncram_aro1.tdf                      ;         ;
; p1_early_3.mif                   ; yes             ; Auto-Found Memory Initialization File  ; D:/Milestone 3/gameplay/p1_early_3.mif                              ;         ;
; db/altsyncram_bro1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Milestone 3/gameplay/db/altsyncram_bro1.tdf                      ;         ;
; p1_early_4.mif                   ; yes             ; Auto-Found Memory Initialization File  ; D:/Milestone 3/gameplay/p1_early_4.mif                              ;         ;
; db/altsyncram_cro1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Milestone 3/gameplay/db/altsyncram_cro1.tdf                      ;         ;
; p1_early_5.mif                   ; yes             ; Auto-Found Memory Initialization File  ; D:/Milestone 3/gameplay/p1_early_5.mif                              ;         ;
; db/altsyncram_dro1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Milestone 3/gameplay/db/altsyncram_dro1.tdf                      ;         ;
; p1_early_6.mif                   ; yes             ; Auto-Found Memory Initialization File  ; D:/Milestone 3/gameplay/p1_early_6.mif                              ;         ;
; db/altsyncram_ero1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Milestone 3/gameplay/db/altsyncram_ero1.tdf                      ;         ;
; p1_early_7.mif                   ; yes             ; Auto-Found Memory Initialization File  ; D:/Milestone 3/gameplay/p1_early_7.mif                              ;         ;
; db/altsyncram_fro1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Milestone 3/gameplay/db/altsyncram_fro1.tdf                      ;         ;
; p1_early_8.mif                   ; yes             ; Auto-Found Memory Initialization File  ; D:/Milestone 3/gameplay/p1_early_8.mif                              ;         ;
; db/altsyncram_pmo1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Milestone 3/gameplay/db/altsyncram_pmo1.tdf                      ;         ;
; p2_early.mif                     ; yes             ; Auto-Found Memory Initialization File  ; D:/Milestone 3/gameplay/p2_early.mif                                ;         ;
; db/altsyncram_gro1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Milestone 3/gameplay/db/altsyncram_gro1.tdf                      ;         ;
; p2_early_2.mif                   ; yes             ; Auto-Found Memory Initialization File  ; D:/Milestone 3/gameplay/p2_early_2.mif                              ;         ;
; db/altsyncram_hro1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Milestone 3/gameplay/db/altsyncram_hro1.tdf                      ;         ;
; p2_early_3.mif                   ; yes             ; Auto-Found Memory Initialization File  ; D:/Milestone 3/gameplay/p2_early_3.mif                              ;         ;
; db/altsyncram_iro1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Milestone 3/gameplay/db/altsyncram_iro1.tdf                      ;         ;
; p2_early_4.mif                   ; yes             ; Auto-Found Memory Initialization File  ; D:/Milestone 3/gameplay/p2_early_4.mif                              ;         ;
; db/altsyncram_jro1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Milestone 3/gameplay/db/altsyncram_jro1.tdf                      ;         ;
; p2_early_5.mif                   ; yes             ; Auto-Found Memory Initialization File  ; D:/Milestone 3/gameplay/p2_early_5.mif                              ;         ;
; db/altsyncram_kro1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Milestone 3/gameplay/db/altsyncram_kro1.tdf                      ;         ;
; p2_early_6.mif                   ; yes             ; Auto-Found Memory Initialization File  ; D:/Milestone 3/gameplay/p2_early_6.mif                              ;         ;
; db/altsyncram_lro1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Milestone 3/gameplay/db/altsyncram_lro1.tdf                      ;         ;
; p2_early_7.mif                   ; yes             ; Auto-Found Memory Initialization File  ; D:/Milestone 3/gameplay/p2_early_7.mif                              ;         ;
; db/altsyncram_mro1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Milestone 3/gameplay/db/altsyncram_mro1.tdf                      ;         ;
; p2_early_8.mif                   ; yes             ; Auto-Found Memory Initialization File  ; D:/Milestone 3/gameplay/p2_early_8.mif                              ;         ;
; db/altsyncram_9go1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Milestone 3/gameplay/db/altsyncram_9go1.tdf                      ;         ;
; p1_win.mif                       ; yes             ; Auto-Found Memory Initialization File  ; D:/Milestone 3/gameplay/p1_win.mif                                  ;         ;
; db/altsyncram_qko1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Milestone 3/gameplay/db/altsyncram_qko1.tdf                      ;         ;
; p1_win_2.mif                     ; yes             ; Auto-Found Memory Initialization File  ; D:/Milestone 3/gameplay/p1_win_2.mif                                ;         ;
; db/altsyncram_rko1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Milestone 3/gameplay/db/altsyncram_rko1.tdf                      ;         ;
; p1_win_3.mif                     ; yes             ; Auto-Found Memory Initialization File  ; D:/Milestone 3/gameplay/p1_win_3.mif                                ;         ;
; db/altsyncram_sko1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Milestone 3/gameplay/db/altsyncram_sko1.tdf                      ;         ;
; p1_win_4.mif                     ; yes             ; Auto-Found Memory Initialization File  ; D:/Milestone 3/gameplay/p1_win_4.mif                                ;         ;
; db/altsyncram_tko1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Milestone 3/gameplay/db/altsyncram_tko1.tdf                      ;         ;
; p1_win_5.mif                     ; yes             ; Auto-Found Memory Initialization File  ; D:/Milestone 3/gameplay/p1_win_5.mif                                ;         ;
; db/altsyncram_uko1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Milestone 3/gameplay/db/altsyncram_uko1.tdf                      ;         ;
; p1_win_6.mif                     ; yes             ; Auto-Found Memory Initialization File  ; D:/Milestone 3/gameplay/p1_win_6.mif                                ;         ;
; db/altsyncram_vko1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Milestone 3/gameplay/db/altsyncram_vko1.tdf                      ;         ;
; p1_win_7.mif                     ; yes             ; Auto-Found Memory Initialization File  ; D:/Milestone 3/gameplay/p1_win_7.mif                                ;         ;
; db/altsyncram_0lo1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Milestone 3/gameplay/db/altsyncram_0lo1.tdf                      ;         ;
; p1_win_8.mif                     ; yes             ; Auto-Found Memory Initialization File  ; D:/Milestone 3/gameplay/p1_win_8.mif                                ;         ;
; db/altsyncram_ago1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Milestone 3/gameplay/db/altsyncram_ago1.tdf                      ;         ;
; p2_win.mif                       ; yes             ; Auto-Found Memory Initialization File  ; D:/Milestone 3/gameplay/p2_win.mif                                  ;         ;
; db/altsyncram_1lo1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Milestone 3/gameplay/db/altsyncram_1lo1.tdf                      ;         ;
; p2_win_2.mif                     ; yes             ; Auto-Found Memory Initialization File  ; D:/Milestone 3/gameplay/p2_win_2.mif                                ;         ;
; db/altsyncram_2lo1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Milestone 3/gameplay/db/altsyncram_2lo1.tdf                      ;         ;
; p2_win_3.mif                     ; yes             ; Auto-Found Memory Initialization File  ; D:/Milestone 3/gameplay/p2_win_3.mif                                ;         ;
; db/altsyncram_3lo1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Milestone 3/gameplay/db/altsyncram_3lo1.tdf                      ;         ;
; p2_win_4.mif                     ; yes             ; Auto-Found Memory Initialization File  ; D:/Milestone 3/gameplay/p2_win_4.mif                                ;         ;
; db/altsyncram_4lo1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Milestone 3/gameplay/db/altsyncram_4lo1.tdf                      ;         ;
; p2_win_5.mif                     ; yes             ; Auto-Found Memory Initialization File  ; D:/Milestone 3/gameplay/p2_win_5.mif                                ;         ;
; db/altsyncram_5lo1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Milestone 3/gameplay/db/altsyncram_5lo1.tdf                      ;         ;
; p2_win_6.mif                     ; yes             ; Auto-Found Memory Initialization File  ; D:/Milestone 3/gameplay/p2_win_6.mif                                ;         ;
; db/altsyncram_6lo1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Milestone 3/gameplay/db/altsyncram_6lo1.tdf                      ;         ;
; p2_win_7.mif                     ; yes             ; Auto-Found Memory Initialization File  ; D:/Milestone 3/gameplay/p2_win_7.mif                                ;         ;
; db/altsyncram_7lo1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Milestone 3/gameplay/db/altsyncram_7lo1.tdf                      ;         ;
; p2_win_8.mif                     ; yes             ; Auto-Found Memory Initialization File  ; D:/Milestone 3/gameplay/p2_win_8.mif                                ;         ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 306            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 491            ;
;     -- 7 input functions                    ; 2              ;
;     -- 6 input functions                    ; 112            ;
;     -- 5 input functions                    ; 75             ;
;     -- 4 input functions                    ; 56             ;
;     -- <=3 input functions                  ; 246            ;
;                                             ;                ;
; Dedicated logic registers                   ; 266            ;
;                                             ;                ;
; I/O pins                                    ; 58             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 710400         ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 313            ;
; Total fan-out                               ; 4484           ;
; Average fan-out                             ; 4.55           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                           ; Entity Name            ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |gameplay                                               ; 491 (13)            ; 266 (2)                   ; 710400            ; 0          ; 58   ; 0            ; |gameplay                                                                                                                     ; gameplay               ; work         ;
;    |datapath:d0|                                        ; 145 (104)           ; 33 (1)                    ; 691200            ; 0          ; 0    ; 0            ; |gameplay|datapath:d0                                                                                                         ; datapath               ; work         ;
;       |memoryCounter:count0|                            ; 38 (38)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|memoryCounter:count0                                                                                    ; memoryCounter          ; work         ;
;       |ramNEW_GAME:ram0|                                ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramNEW_GAME:ram0                                                                                        ; ramNEW_GAME            ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramNEW_GAME:ram0|altsyncram:altsyncram_component                                                        ; altsyncram             ; work         ;
;             |altsyncram_uno1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramNEW_GAME:ram0|altsyncram:altsyncram_component|altsyncram_uno1:auto_generated                         ; altsyncram_uno1        ; work         ;
;       |ramP1_EARLY:ram7|                                ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP1_EARLY:ram7                                                                                        ; ramP1_EARLY            ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP1_EARLY:ram7|altsyncram:altsyncram_component                                                        ; altsyncram             ; work         ;
;             |altsyncram_omo1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP1_EARLY:ram7|altsyncram:altsyncram_component|altsyncram_omo1:auto_generated                         ; altsyncram_omo1        ; work         ;
;       |ramP1_EARLY_2:ram8|                              ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP1_EARLY_2:ram8                                                                                      ; ramP1_EARLY_2          ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP1_EARLY_2:ram8|altsyncram:altsyncram_component                                                      ; altsyncram             ; work         ;
;             |altsyncram_9ro1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP1_EARLY_2:ram8|altsyncram:altsyncram_component|altsyncram_9ro1:auto_generated                       ; altsyncram_9ro1        ; work         ;
;       |ramP1_EARLY_3:ram9|                              ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP1_EARLY_3:ram9                                                                                      ; ramP1_EARLY_3          ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP1_EARLY_3:ram9|altsyncram:altsyncram_component                                                      ; altsyncram             ; work         ;
;             |altsyncram_aro1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP1_EARLY_3:ram9|altsyncram:altsyncram_component|altsyncram_aro1:auto_generated                       ; altsyncram_aro1        ; work         ;
;       |ramP1_EARLY_4:ram10|                             ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP1_EARLY_4:ram10                                                                                     ; ramP1_EARLY_4          ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP1_EARLY_4:ram10|altsyncram:altsyncram_component                                                     ; altsyncram             ; work         ;
;             |altsyncram_bro1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP1_EARLY_4:ram10|altsyncram:altsyncram_component|altsyncram_bro1:auto_generated                      ; altsyncram_bro1        ; work         ;
;       |ramP1_EARLY_5:ram11|                             ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP1_EARLY_5:ram11                                                                                     ; ramP1_EARLY_5          ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP1_EARLY_5:ram11|altsyncram:altsyncram_component                                                     ; altsyncram             ; work         ;
;             |altsyncram_cro1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP1_EARLY_5:ram11|altsyncram:altsyncram_component|altsyncram_cro1:auto_generated                      ; altsyncram_cro1        ; work         ;
;       |ramP1_EARLY_6:ram12|                             ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP1_EARLY_6:ram12                                                                                     ; ramP1_EARLY_6          ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP1_EARLY_6:ram12|altsyncram:altsyncram_component                                                     ; altsyncram             ; work         ;
;             |altsyncram_dro1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP1_EARLY_6:ram12|altsyncram:altsyncram_component|altsyncram_dro1:auto_generated                      ; altsyncram_dro1        ; work         ;
;       |ramP1_EARLY_7:ram13|                             ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP1_EARLY_7:ram13                                                                                     ; ramP1_EARLY_7          ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP1_EARLY_7:ram13|altsyncram:altsyncram_component                                                     ; altsyncram             ; work         ;
;             |altsyncram_ero1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP1_EARLY_7:ram13|altsyncram:altsyncram_component|altsyncram_ero1:auto_generated                      ; altsyncram_ero1        ; work         ;
;       |ramP1_EARLY_8:ram14|                             ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP1_EARLY_8:ram14                                                                                     ; ramP1_EARLY_8          ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP1_EARLY_8:ram14|altsyncram:altsyncram_component                                                     ; altsyncram             ; work         ;
;             |altsyncram_fro1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP1_EARLY_8:ram14|altsyncram:altsyncram_component|altsyncram_fro1:auto_generated                      ; altsyncram_fro1        ; work         ;
;       |ramP1_WIN:ram24|                                 ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP1_WIN:ram24                                                                                         ; ramP1_WIN              ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP1_WIN:ram24|altsyncram:altsyncram_component                                                         ; altsyncram             ; work         ;
;             |altsyncram_9go1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP1_WIN:ram24|altsyncram:altsyncram_component|altsyncram_9go1:auto_generated                          ; altsyncram_9go1        ; work         ;
;       |ramP1_WIN_2:ram25|                               ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP1_WIN_2:ram25                                                                                       ; ramP1_WIN_2            ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP1_WIN_2:ram25|altsyncram:altsyncram_component                                                       ; altsyncram             ; work         ;
;             |altsyncram_qko1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP1_WIN_2:ram25|altsyncram:altsyncram_component|altsyncram_qko1:auto_generated                        ; altsyncram_qko1        ; work         ;
;       |ramP1_WIN_3:ram26|                               ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP1_WIN_3:ram26                                                                                       ; ramP1_WIN_3            ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP1_WIN_3:ram26|altsyncram:altsyncram_component                                                       ; altsyncram             ; work         ;
;             |altsyncram_rko1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP1_WIN_3:ram26|altsyncram:altsyncram_component|altsyncram_rko1:auto_generated                        ; altsyncram_rko1        ; work         ;
;       |ramP1_WIN_4:ram27|                               ; 2 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP1_WIN_4:ram27                                                                                       ; ramP1_WIN_4            ; work         ;
;          |altsyncram:altsyncram_component|              ; 2 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP1_WIN_4:ram27|altsyncram:altsyncram_component                                                       ; altsyncram             ; work         ;
;             |altsyncram_sko1:auto_generated|            ; 2 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP1_WIN_4:ram27|altsyncram:altsyncram_component|altsyncram_sko1:auto_generated                        ; altsyncram_sko1        ; work         ;
;                |decode_01a:rden_decode|                 ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP1_WIN_4:ram27|altsyncram:altsyncram_component|altsyncram_sko1:auto_generated|decode_01a:rden_decode ; decode_01a             ; work         ;
;       |ramP1_WIN_5:ram28|                               ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP1_WIN_5:ram28                                                                                       ; ramP1_WIN_5            ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP1_WIN_5:ram28|altsyncram:altsyncram_component                                                       ; altsyncram             ; work         ;
;             |altsyncram_tko1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP1_WIN_5:ram28|altsyncram:altsyncram_component|altsyncram_tko1:auto_generated                        ; altsyncram_tko1        ; work         ;
;       |ramP1_WIN_6:ram29|                               ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP1_WIN_6:ram29                                                                                       ; ramP1_WIN_6            ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP1_WIN_6:ram29|altsyncram:altsyncram_component                                                       ; altsyncram             ; work         ;
;             |altsyncram_uko1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP1_WIN_6:ram29|altsyncram:altsyncram_component|altsyncram_uko1:auto_generated                        ; altsyncram_uko1        ; work         ;
;       |ramP1_WIN_7:ram30|                               ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP1_WIN_7:ram30                                                                                       ; ramP1_WIN_7            ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP1_WIN_7:ram30|altsyncram:altsyncram_component                                                       ; altsyncram             ; work         ;
;             |altsyncram_vko1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP1_WIN_7:ram30|altsyncram:altsyncram_component|altsyncram_vko1:auto_generated                        ; altsyncram_vko1        ; work         ;
;       |ramP1_WIN_8:ram31|                               ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP1_WIN_8:ram31                                                                                       ; ramP1_WIN_8            ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP1_WIN_8:ram31|altsyncram:altsyncram_component                                                       ; altsyncram             ; work         ;
;             |altsyncram_0lo1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP1_WIN_8:ram31|altsyncram:altsyncram_component|altsyncram_0lo1:auto_generated                        ; altsyncram_0lo1        ; work         ;
;       |ramP2_EARLY:ram15|                               ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP2_EARLY:ram15                                                                                       ; ramP2_EARLY            ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP2_EARLY:ram15|altsyncram:altsyncram_component                                                       ; altsyncram             ; work         ;
;             |altsyncram_pmo1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP2_EARLY:ram15|altsyncram:altsyncram_component|altsyncram_pmo1:auto_generated                        ; altsyncram_pmo1        ; work         ;
;       |ramP2_EARLY_2:ram16|                             ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP2_EARLY_2:ram16                                                                                     ; ramP2_EARLY_2          ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP2_EARLY_2:ram16|altsyncram:altsyncram_component                                                     ; altsyncram             ; work         ;
;             |altsyncram_gro1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP2_EARLY_2:ram16|altsyncram:altsyncram_component|altsyncram_gro1:auto_generated                      ; altsyncram_gro1        ; work         ;
;       |ramP2_EARLY_3:ram17|                             ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP2_EARLY_3:ram17                                                                                     ; ramP2_EARLY_3          ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP2_EARLY_3:ram17|altsyncram:altsyncram_component                                                     ; altsyncram             ; work         ;
;             |altsyncram_hro1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP2_EARLY_3:ram17|altsyncram:altsyncram_component|altsyncram_hro1:auto_generated                      ; altsyncram_hro1        ; work         ;
;       |ramP2_EARLY_4:ram18|                             ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP2_EARLY_4:ram18                                                                                     ; ramP2_EARLY_4          ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP2_EARLY_4:ram18|altsyncram:altsyncram_component                                                     ; altsyncram             ; work         ;
;             |altsyncram_iro1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP2_EARLY_4:ram18|altsyncram:altsyncram_component|altsyncram_iro1:auto_generated                      ; altsyncram_iro1        ; work         ;
;       |ramP2_EARLY_5:ram19|                             ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP2_EARLY_5:ram19                                                                                     ; ramP2_EARLY_5          ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP2_EARLY_5:ram19|altsyncram:altsyncram_component                                                     ; altsyncram             ; work         ;
;             |altsyncram_jro1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP2_EARLY_5:ram19|altsyncram:altsyncram_component|altsyncram_jro1:auto_generated                      ; altsyncram_jro1        ; work         ;
;       |ramP2_EARLY_6:ram20|                             ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP2_EARLY_6:ram20                                                                                     ; ramP2_EARLY_6          ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP2_EARLY_6:ram20|altsyncram:altsyncram_component                                                     ; altsyncram             ; work         ;
;             |altsyncram_kro1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP2_EARLY_6:ram20|altsyncram:altsyncram_component|altsyncram_kro1:auto_generated                      ; altsyncram_kro1        ; work         ;
;       |ramP2_EARLY_7:ram21|                             ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP2_EARLY_7:ram21                                                                                     ; ramP2_EARLY_7          ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP2_EARLY_7:ram21|altsyncram:altsyncram_component                                                     ; altsyncram             ; work         ;
;             |altsyncram_lro1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP2_EARLY_7:ram21|altsyncram:altsyncram_component|altsyncram_lro1:auto_generated                      ; altsyncram_lro1        ; work         ;
;       |ramP2_EARLY_8:ram22|                             ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP2_EARLY_8:ram22                                                                                     ; ramP2_EARLY_8          ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP2_EARLY_8:ram22|altsyncram:altsyncram_component                                                     ; altsyncram             ; work         ;
;             |altsyncram_mro1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP2_EARLY_8:ram22|altsyncram:altsyncram_component|altsyncram_mro1:auto_generated                      ; altsyncram_mro1        ; work         ;
;       |ramP2_WIN:ram32|                                 ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP2_WIN:ram32                                                                                         ; ramP2_WIN              ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP2_WIN:ram32|altsyncram:altsyncram_component                                                         ; altsyncram             ; work         ;
;             |altsyncram_ago1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP2_WIN:ram32|altsyncram:altsyncram_component|altsyncram_ago1:auto_generated                          ; altsyncram_ago1        ; work         ;
;       |ramP2_WIN_2:ram33|                               ; 1 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP2_WIN_2:ram33                                                                                       ; ramP2_WIN_2            ; work         ;
;          |altsyncram:altsyncram_component|              ; 1 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP2_WIN_2:ram33|altsyncram:altsyncram_component                                                       ; altsyncram             ; work         ;
;             |altsyncram_1lo1:auto_generated|            ; 1 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP2_WIN_2:ram33|altsyncram:altsyncram_component|altsyncram_1lo1:auto_generated                        ; altsyncram_1lo1        ; work         ;
;                |decode_01a:rden_decode|                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP2_WIN_2:ram33|altsyncram:altsyncram_component|altsyncram_1lo1:auto_generated|decode_01a:rden_decode ; decode_01a             ; work         ;
;       |ramP2_WIN_3:ram34|                               ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP2_WIN_3:ram34                                                                                       ; ramP2_WIN_3            ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP2_WIN_3:ram34|altsyncram:altsyncram_component                                                       ; altsyncram             ; work         ;
;             |altsyncram_2lo1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP2_WIN_3:ram34|altsyncram:altsyncram_component|altsyncram_2lo1:auto_generated                        ; altsyncram_2lo1        ; work         ;
;       |ramP2_WIN_4:ram35|                               ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP2_WIN_4:ram35                                                                                       ; ramP2_WIN_4            ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP2_WIN_4:ram35|altsyncram:altsyncram_component                                                       ; altsyncram             ; work         ;
;             |altsyncram_3lo1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP2_WIN_4:ram35|altsyncram:altsyncram_component|altsyncram_3lo1:auto_generated                        ; altsyncram_3lo1        ; work         ;
;       |ramP2_WIN_5:ram36|                               ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP2_WIN_5:ram36                                                                                       ; ramP2_WIN_5            ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP2_WIN_5:ram36|altsyncram:altsyncram_component                                                       ; altsyncram             ; work         ;
;             |altsyncram_4lo1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP2_WIN_5:ram36|altsyncram:altsyncram_component|altsyncram_4lo1:auto_generated                        ; altsyncram_4lo1        ; work         ;
;       |ramP2_WIN_6:ram37|                               ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP2_WIN_6:ram37                                                                                       ; ramP2_WIN_6            ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP2_WIN_6:ram37|altsyncram:altsyncram_component                                                       ; altsyncram             ; work         ;
;             |altsyncram_5lo1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP2_WIN_6:ram37|altsyncram:altsyncram_component|altsyncram_5lo1:auto_generated                        ; altsyncram_5lo1        ; work         ;
;       |ramP2_WIN_7:ram38|                               ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP2_WIN_7:ram38                                                                                       ; ramP2_WIN_7            ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP2_WIN_7:ram38|altsyncram:altsyncram_component                                                       ; altsyncram             ; work         ;
;             |altsyncram_6lo1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP2_WIN_7:ram38|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated                        ; altsyncram_6lo1        ; work         ;
;       |ramP2_WIN_8:ram39|                               ; 0 (0)               ; 2 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP2_WIN_8:ram39                                                                                       ; ramP2_WIN_8            ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 2 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component                                                       ; altsyncram             ; work         ;
;             |altsyncram_7lo1:auto_generated|            ; 0 (0)               ; 2 (2)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated                        ; altsyncram_7lo1        ; work         ;
;       |ramREADY:ram2|                                   ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramREADY:ram2                                                                                           ; ramREADY               ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramREADY:ram2|altsyncram:altsyncram_component                                                           ; altsyncram             ; work         ;
;             |altsyncram_geo1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramREADY:ram2|altsyncram:altsyncram_component|altsyncram_geo1:auto_generated                            ; altsyncram_geo1        ; work         ;
;       |ramSHOOT:ram23|                                  ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramSHOOT:ram23                                                                                          ; ramSHOOT               ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramSHOOT:ram23|altsyncram:altsyncram_component                                                          ; altsyncram             ; work         ;
;             |altsyncram_8fo1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramSHOOT:ram23|altsyncram:altsyncram_component|altsyncram_8fo1:auto_generated                           ; altsyncram_8fo1        ; work         ;
;       |ramSTEADY:ram4|                                  ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramSTEADY:ram4                                                                                          ; ramSTEADY              ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramSTEADY:ram4|altsyncram:altsyncram_component                                                          ; altsyncram             ; work         ;
;             |altsyncram_5io1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|datapath:d0|ramSTEADY:ram4|altsyncram:altsyncram_component|altsyncram_5io1:auto_generated                           ; altsyncram_5io1        ; work         ;
;    |gameplay_FSM:game0|                                 ; 244 (63)            ; 143 (40)                  ; 0                 ; 0          ; 0    ; 0            ; |gameplay|gameplay_FSM:game0                                                                                                  ; gameplay_FSM           ; work         ;
;       |animCounter:aTimer|                              ; 47 (47)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |gameplay|gameplay_FSM:game0|animCounter:aTimer                                                                               ; animCounter            ; work         ;
;       |oneSecond:timer0|                                ; 45 (45)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |gameplay|gameplay_FSM:game0|oneSecond:timer0                                                                                 ; oneSecond              ; work         ;
;       |randomCounter:rCount|                            ; 50 (50)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |gameplay|gameplay_FSM:game0|randomCounter:rCount                                                                             ; randomCounter          ; work         ;
;       |randomTimer:rTimer|                              ; 39 (39)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |gameplay|gameplay_FSM:game0|randomTimer:rTimer                                                                               ; randomTimer            ; work         ;
;    |keyboard_press_driver:keyboard|                     ; 28 (14)             ; 58 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |gameplay|keyboard_press_driver:keyboard                                                                                      ; keyboard_press_driver  ; work         ;
;       |keyboard_inner_driver:kbd|                       ; 14 (14)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |gameplay|keyboard_press_driver:keyboard|keyboard_inner_driver:kbd                                                            ; keyboard_inner_driver  ; work         ;
;    |vga_adapter:VGA|                                    ; 61 (2)              ; 30 (0)                    ; 19200             ; 0          ; 0    ; 0            ; |gameplay|vga_adapter:VGA                                                                                                     ; vga_adapter            ; work         ;
;       |altsyncram:VideoMemory|                          ; 7 (0)               ; 4 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|vga_adapter:VGA|altsyncram:VideoMemory                                                                              ; altsyncram             ; work         ;
;          |altsyncram_ogm1:auto_generated|               ; 7 (0)               ; 4 (4)                     ; 19200             ; 0          ; 0    ; 0            ; |gameplay|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ogm1:auto_generated                                               ; altsyncram_ogm1        ; work         ;
;             |decode_01a:rden_decode_b|                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |gameplay|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ogm1:auto_generated|decode_01a:rden_decode_b                      ; decode_01a             ; work         ;
;             |decode_7la:decode2|                        ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |gameplay|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ogm1:auto_generated|decode_7la:decode2                            ; decode_7la             ; work         ;
;             |mux_gfb:mux3|                              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |gameplay|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ogm1:auto_generated|mux_gfb:mux3                                  ; mux_gfb                ; work         ;
;       |vga_address_translator:user_input_translator|    ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |gameplay|vga_adapter:VGA|vga_address_translator:user_input_translator                                                        ; vga_address_translator ; work         ;
;       |vga_controller:controller|                       ; 42 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |gameplay|vga_adapter:VGA|vga_controller:controller                                                                           ; vga_controller         ; work         ;
;          |vga_address_translator:controller_translator| ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |gameplay|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                              ; vga_address_translator ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |gameplay|vga_adapter:VGA|vga_pll:mypll                                                                                       ; vga_pll                ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |gameplay|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                               ; altpll                 ; work         ;
;             |altpll_80u:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |gameplay|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                                     ; altpll_80u             ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------+
; Name                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF            ;
+-----------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------+
; datapath:d0|ramNEW_GAME:ram0|altsyncram:altsyncram_component|altsyncram_uno1:auto_generated|ALTSYNCRAM    ; AUTO ; Single Port      ; 19200        ; 1            ; --           ; --           ; 19200 ; NEW_GAME.mif   ;
; datapath:d0|ramP1_EARLY:ram7|altsyncram:altsyncram_component|altsyncram_omo1:auto_generated|ALTSYNCRAM    ; AUTO ; Single Port      ; 19200        ; 1            ; --           ; --           ; 19200 ; P1_EARLY.mif   ;
; datapath:d0|ramP1_EARLY_2:ram8|altsyncram:altsyncram_component|altsyncram_9ro1:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port      ; 19200        ; 1            ; --           ; --           ; 19200 ; P1_EARLY_2.mif ;
; datapath:d0|ramP1_EARLY_3:ram9|altsyncram:altsyncram_component|altsyncram_aro1:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port      ; 19200        ; 1            ; --           ; --           ; 19200 ; P1_EARLY_3.mif ;
; datapath:d0|ramP1_EARLY_4:ram10|altsyncram:altsyncram_component|altsyncram_bro1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 19200        ; 1            ; --           ; --           ; 19200 ; P1_EARLY_4.mif ;
; datapath:d0|ramP1_EARLY_5:ram11|altsyncram:altsyncram_component|altsyncram_cro1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 19200        ; 1            ; --           ; --           ; 19200 ; P1_EARLY_5.mif ;
; datapath:d0|ramP1_EARLY_6:ram12|altsyncram:altsyncram_component|altsyncram_dro1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 19200        ; 1            ; --           ; --           ; 19200 ; P1_EARLY_6.mif ;
; datapath:d0|ramP1_EARLY_7:ram13|altsyncram:altsyncram_component|altsyncram_ero1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 19200        ; 1            ; --           ; --           ; 19200 ; P1_EARLY_7.mif ;
; datapath:d0|ramP1_EARLY_8:ram14|altsyncram:altsyncram_component|altsyncram_fro1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 19200        ; 1            ; --           ; --           ; 19200 ; P1_EARLY_8.mif ;
; datapath:d0|ramP1_WIN:ram24|altsyncram:altsyncram_component|altsyncram_9go1:auto_generated|ALTSYNCRAM     ; AUTO ; Single Port      ; 19200        ; 1            ; --           ; --           ; 19200 ; P1_WIN.mif     ;
; datapath:d0|ramP1_WIN_2:ram25|altsyncram:altsyncram_component|altsyncram_qko1:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port      ; 19200        ; 1            ; --           ; --           ; 19200 ; P1_WIN_2.mif   ;
; datapath:d0|ramP1_WIN_3:ram26|altsyncram:altsyncram_component|altsyncram_rko1:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port      ; 19200        ; 1            ; --           ; --           ; 19200 ; P1_WIN_3.mif   ;
; datapath:d0|ramP1_WIN_4:ram27|altsyncram:altsyncram_component|altsyncram_sko1:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port      ; 19200        ; 1            ; --           ; --           ; 19200 ; P1_WIN_4.mif   ;
; datapath:d0|ramP1_WIN_5:ram28|altsyncram:altsyncram_component|altsyncram_tko1:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port      ; 19200        ; 1            ; --           ; --           ; 19200 ; P1_WIN_5.mif   ;
; datapath:d0|ramP1_WIN_6:ram29|altsyncram:altsyncram_component|altsyncram_uko1:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port      ; 19200        ; 1            ; --           ; --           ; 19200 ; P1_WIN_6.mif   ;
; datapath:d0|ramP1_WIN_7:ram30|altsyncram:altsyncram_component|altsyncram_vko1:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port      ; 19200        ; 1            ; --           ; --           ; 19200 ; P1_WIN_7.mif   ;
; datapath:d0|ramP1_WIN_8:ram31|altsyncram:altsyncram_component|altsyncram_0lo1:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port      ; 19200        ; 1            ; --           ; --           ; 19200 ; P1_WIN_8.mif   ;
; datapath:d0|ramP2_EARLY:ram15|altsyncram:altsyncram_component|altsyncram_pmo1:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port      ; 19200        ; 1            ; --           ; --           ; 19200 ; P2_EARLY.mif   ;
; datapath:d0|ramP2_EARLY_2:ram16|altsyncram:altsyncram_component|altsyncram_gro1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 19200        ; 1            ; --           ; --           ; 19200 ; P2_EARLY_2.mif ;
; datapath:d0|ramP2_EARLY_3:ram17|altsyncram:altsyncram_component|altsyncram_hro1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 19200        ; 1            ; --           ; --           ; 19200 ; P2_EARLY_3.mif ;
; datapath:d0|ramP2_EARLY_4:ram18|altsyncram:altsyncram_component|altsyncram_iro1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 19200        ; 1            ; --           ; --           ; 19200 ; P2_EARLY_4.mif ;
; datapath:d0|ramP2_EARLY_5:ram19|altsyncram:altsyncram_component|altsyncram_jro1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 19200        ; 1            ; --           ; --           ; 19200 ; P2_EARLY_5.mif ;
; datapath:d0|ramP2_EARLY_6:ram20|altsyncram:altsyncram_component|altsyncram_kro1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 19200        ; 1            ; --           ; --           ; 19200 ; P2_EARLY_6.mif ;
; datapath:d0|ramP2_EARLY_7:ram21|altsyncram:altsyncram_component|altsyncram_lro1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 19200        ; 1            ; --           ; --           ; 19200 ; P2_EARLY_7.mif ;
; datapath:d0|ramP2_EARLY_8:ram22|altsyncram:altsyncram_component|altsyncram_mro1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 19200        ; 1            ; --           ; --           ; 19200 ; P2_EARLY_8.mif ;
; datapath:d0|ramP2_WIN:ram32|altsyncram:altsyncram_component|altsyncram_ago1:auto_generated|ALTSYNCRAM     ; AUTO ; Single Port      ; 19200        ; 1            ; --           ; --           ; 19200 ; P2_WIN.mif     ;
; datapath:d0|ramP2_WIN_2:ram33|altsyncram:altsyncram_component|altsyncram_1lo1:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port      ; 19200        ; 1            ; --           ; --           ; 19200 ; P2_WIN_2.mif   ;
; datapath:d0|ramP2_WIN_3:ram34|altsyncram:altsyncram_component|altsyncram_2lo1:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port      ; 19200        ; 1            ; --           ; --           ; 19200 ; P2_WIN_3.mif   ;
; datapath:d0|ramP2_WIN_4:ram35|altsyncram:altsyncram_component|altsyncram_3lo1:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port      ; 19200        ; 1            ; --           ; --           ; 19200 ; P2_WIN_4.mif   ;
; datapath:d0|ramP2_WIN_5:ram36|altsyncram:altsyncram_component|altsyncram_4lo1:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port      ; 19200        ; 1            ; --           ; --           ; 19200 ; P2_WIN_5.mif   ;
; datapath:d0|ramP2_WIN_6:ram37|altsyncram:altsyncram_component|altsyncram_5lo1:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port      ; 19200        ; 1            ; --           ; --           ; 19200 ; P2_WIN_6.mif   ;
; datapath:d0|ramP2_WIN_7:ram38|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port      ; 19200        ; 1            ; --           ; --           ; 19200 ; P2_WIN_7.mif   ;
; datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port      ; 19200        ; 1            ; --           ; --           ; 19200 ; P2_WIN_8.mif   ;
; datapath:d0|ramREADY:ram2|altsyncram:altsyncram_component|altsyncram_geo1:auto_generated|ALTSYNCRAM       ; AUTO ; Single Port      ; 19200        ; 1            ; --           ; --           ; 19200 ; READY.mif      ;
; datapath:d0|ramSHOOT:ram23|altsyncram:altsyncram_component|altsyncram_8fo1:auto_generated|ALTSYNCRAM      ; AUTO ; Single Port      ; 19200        ; 1            ; --           ; --           ; 19200 ; SHOOT.mif      ;
; datapath:d0|ramSTEADY:ram4|altsyncram:altsyncram_component|altsyncram_5io1:auto_generated|ALTSYNCRAM      ; AUTO ; Single Port      ; 19200        ; 1            ; --           ; --           ; 19200 ; STEADY.mif     ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ogm1:auto_generated|ALTSYNCRAM                          ; AUTO ; Simple Dual Port ; 19200        ; 1            ; 19200        ; 1            ; 19200 ; NEW_GAME.mif   ;
+-----------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |gameplay|datapath:d0|ramNEW_GAME:ram0    ; ramNEW_GAME.v   ;
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |gameplay|datapath:d0|ramREADY:ram2       ; ramREADY.v      ;
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |gameplay|datapath:d0|ramSTEADY:ram4      ; ramSTEADY.v     ;
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |gameplay|datapath:d0|ramP1_EARLY:ram7    ; ramP1_EARLY.v   ;
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |gameplay|datapath:d0|ramP1_EARLY_2:ram8  ; ramP1_EARLY_2.v ;
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |gameplay|datapath:d0|ramP1_EARLY_3:ram9  ; ramP1_EARLY_3.v ;
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |gameplay|datapath:d0|ramP1_EARLY_4:ram10 ; ramP1_EARLY_4.v ;
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |gameplay|datapath:d0|ramP1_EARLY_5:ram11 ; ramP1_EARLY_5.v ;
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |gameplay|datapath:d0|ramP1_EARLY_6:ram12 ; ramP1_EARLY_6.v ;
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |gameplay|datapath:d0|ramP1_EARLY_7:ram13 ; ramP1_EARLY_7.v ;
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |gameplay|datapath:d0|ramP1_EARLY_8:ram14 ; ramP1_EARLY_8.v ;
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |gameplay|datapath:d0|ramP2_EARLY:ram15   ; ramP2_EARLY.v   ;
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |gameplay|datapath:d0|ramP2_EARLY_2:ram16 ; ramP2_EARLY_2.v ;
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |gameplay|datapath:d0|ramP2_EARLY_3:ram17 ; ramP2_EARLY_3.v ;
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |gameplay|datapath:d0|ramP2_EARLY_4:ram18 ; ramP2_EARLY_4.v ;
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |gameplay|datapath:d0|ramP2_EARLY_5:ram19 ; ramP2_EARLY_5.v ;
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |gameplay|datapath:d0|ramP2_EARLY_6:ram20 ; ramP2_EARLY_6.v ;
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |gameplay|datapath:d0|ramP2_EARLY_7:ram21 ; ramP2_EARLY_7.v ;
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |gameplay|datapath:d0|ramP2_EARLY_8:ram22 ; ramP2_EARLY_8.v ;
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |gameplay|datapath:d0|ramSHOOT:ram23      ; ramSHOOT.v      ;
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |gameplay|datapath:d0|ramP1_WIN:ram24     ; ramP1_WIN.v     ;
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |gameplay|datapath:d0|ramP1_WIN_2:ram25   ; ramP1_WIN_2.v   ;
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |gameplay|datapath:d0|ramP1_WIN_3:ram26   ; ramP1_WIN_3.v   ;
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |gameplay|datapath:d0|ramP1_WIN_4:ram27   ; ramP1_WIN_4.v   ;
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |gameplay|datapath:d0|ramP1_WIN_5:ram28   ; ramP1_WIN_5.v   ;
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |gameplay|datapath:d0|ramP1_WIN_6:ram29   ; ramP1_WIN_6.v   ;
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |gameplay|datapath:d0|ramP1_WIN_7:ram30   ; ramP1_WIN_7.v   ;
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |gameplay|datapath:d0|ramP1_WIN_8:ram31   ; ramP1_WIN_8.v   ;
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |gameplay|datapath:d0|ramP2_WIN:ram32     ; ramP2_WIN.v     ;
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |gameplay|datapath:d0|ramP2_WIN_2:ram33   ; ramP2_WIN_2.v   ;
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |gameplay|datapath:d0|ramP2_WIN_3:ram34   ; ramP2_WIN_3.v   ;
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |gameplay|datapath:d0|ramP2_WIN_4:ram35   ; ramP2_WIN_4.v   ;
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |gameplay|datapath:d0|ramP2_WIN_5:ram36   ; ramP2_WIN_5.v   ;
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |gameplay|datapath:d0|ramP2_WIN_6:ram37   ; ramP2_WIN_6.v   ;
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |gameplay|datapath:d0|ramP2_WIN_7:ram38   ; ramP2_WIN_7.v   ;
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |gameplay|datapath:d0|ramP2_WIN_8:ram39   ; ramP2_WIN_8.v   ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |gameplay|keyboard_press_driver:keyboard|count ;
+----------+----------+----------+----------+--------------------+
; Name     ; count.11 ; count.10 ; count.01 ; count.00           ;
+----------+----------+----------+----------+--------------------+
; count.00 ; 0        ; 0        ; 0        ; 0                  ;
; count.01 ; 0        ; 0        ; 1        ; 1                  ;
; count.10 ; 0        ; 1        ; 0        ; 1                  ;
; count.11 ; 1        ; 0        ; 0        ; 1                  ;
+----------+----------+----------+----------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |gameplay|gameplay_FSM:game0|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+------------------------+-----------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+--------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+--------------------------+----------------------------+------------------------+-----------------------------+-----------------------+----------------------------+-------------------------------+--------------------------+
; Name                          ; current_state.S_P2_WIN_8 ; current_state.S_P2_WIN_7 ; current_state.S_P2_WIN_6 ; current_state.S_P2_WIN_5 ; current_state.S_P2_WIN_4 ; current_state.S_P2_WIN_3 ; current_state.S_P2_WIN_2 ; current_state.S_P2_WIN ; current_state.S_P1_WIN_8 ; current_state.S_P1_WIN_7 ; current_state.S_P1_WIN_6 ; current_state.S_P1_WIN_5 ; current_state.S_P1_WIN_4 ; current_state.S_P1_WIN_3 ; current_state.S_P1_WIN_2 ; current_state.S_P1_WIN ; current_state.S_SHOOT ; current_state.S_P2_EARLY_8 ; current_state.S_P2_EARLY_7 ; current_state.S_P2_EARLY_6 ; current_state.S_P2_EARLY_5 ; current_state.S_P2_EARLY_4 ; current_state.S_P2_EARLY_3 ; current_state.S_P2_EARLY_2 ; current_state.S_P2_EARLY ; current_state.S_P1_EARLY_8 ; current_state.S_P1_EARLY_7 ; current_state.S_P1_EARLY_6 ; current_state.S_P1_EARLY_5 ; current_state.S_P1_EARLY_4 ; current_state.S_P1_EARLY_3 ; current_state.S_P1_EARLY_2 ; current_state.S_P1_EARLY ; current_state.S_SHOOT_WAIT ; current_state.S_STEADY ; current_state.S_STEADY_WAIT ; current_state.S_READY ; current_state.S_READY_WAIT ; current_state.S_NEW_GAME_WAIT ; current_state.S_NEW_GAME ;
+-------------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+------------------------+-----------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+--------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+--------------------------+----------------------------+------------------------+-----------------------------+-----------------------+----------------------------+-------------------------------+--------------------------+
; current_state.S_NEW_GAME      ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                     ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                      ; 0                           ; 0                     ; 0                          ; 0                             ; 0                        ;
; current_state.S_NEW_GAME_WAIT ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                     ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                      ; 0                           ; 0                     ; 0                          ; 1                             ; 1                        ;
; current_state.S_READY_WAIT    ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                     ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                      ; 0                           ; 0                     ; 1                          ; 0                             ; 1                        ;
; current_state.S_READY         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                     ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                      ; 0                           ; 1                     ; 0                          ; 0                             ; 1                        ;
; current_state.S_STEADY_WAIT   ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                     ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                      ; 1                           ; 0                     ; 0                          ; 0                             ; 1                        ;
; current_state.S_STEADY        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                     ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 1                      ; 0                           ; 0                     ; 0                          ; 0                             ; 1                        ;
; current_state.S_SHOOT_WAIT    ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                     ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 1                          ; 0                      ; 0                           ; 0                     ; 0                          ; 0                             ; 1                        ;
; current_state.S_P1_EARLY      ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                     ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ; 0                          ; 0                      ; 0                           ; 0                     ; 0                          ; 0                             ; 1                        ;
; current_state.S_P1_EARLY_2    ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                     ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                        ; 0                          ; 0                      ; 0                           ; 0                     ; 0                          ; 0                             ; 1                        ;
; current_state.S_P1_EARLY_3    ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                     ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                        ; 0                          ; 0                      ; 0                           ; 0                     ; 0                          ; 0                             ; 1                        ;
; current_state.S_P1_EARLY_4    ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                     ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                      ; 0                           ; 0                     ; 0                          ; 0                             ; 1                        ;
; current_state.S_P1_EARLY_5    ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                     ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                      ; 0                           ; 0                     ; 0                          ; 0                             ; 1                        ;
; current_state.S_P1_EARLY_6    ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                     ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                      ; 0                           ; 0                     ; 0                          ; 0                             ; 1                        ;
; current_state.S_P1_EARLY_7    ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                     ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                      ; 0                           ; 0                     ; 0                          ; 0                             ; 1                        ;
; current_state.S_P1_EARLY_8    ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                     ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                      ; 0                           ; 0                     ; 0                          ; 0                             ; 1                        ;
; current_state.S_P2_EARLY      ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                     ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                      ; 0                           ; 0                     ; 0                          ; 0                             ; 1                        ;
; current_state.S_P2_EARLY_2    ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                     ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                        ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                      ; 0                           ; 0                     ; 0                          ; 0                             ; 1                        ;
; current_state.S_P2_EARLY_3    ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                     ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                        ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                      ; 0                           ; 0                     ; 0                          ; 0                             ; 1                        ;
; current_state.S_P2_EARLY_4    ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                     ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                      ; 0                           ; 0                     ; 0                          ; 0                             ; 1                        ;
; current_state.S_P2_EARLY_5    ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                     ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                      ; 0                           ; 0                     ; 0                          ; 0                             ; 1                        ;
; current_state.S_P2_EARLY_6    ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                     ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                      ; 0                           ; 0                     ; 0                          ; 0                             ; 1                        ;
; current_state.S_P2_EARLY_7    ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                     ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                      ; 0                           ; 0                     ; 0                          ; 0                             ; 1                        ;
; current_state.S_P2_EARLY_8    ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                     ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                      ; 0                           ; 0                     ; 0                          ; 0                             ; 1                        ;
; current_state.S_SHOOT         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 1                     ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                      ; 0                           ; 0                     ; 0                          ; 0                             ; 1                        ;
; current_state.S_P1_WIN        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                      ; 0                     ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                      ; 0                           ; 0                     ; 0                          ; 0                             ; 1                        ;
; current_state.S_P1_WIN_2      ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 0                      ; 0                     ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                      ; 0                           ; 0                     ; 0                          ; 0                             ; 1                        ;
; current_state.S_P1_WIN_3      ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 0                      ; 0                     ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                      ; 0                           ; 0                     ; 0                          ; 0                             ; 1                        ;
; current_state.S_P1_WIN_4      ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 0                      ; 0                     ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                      ; 0                           ; 0                     ; 0                          ; 0                             ; 1                        ;
; current_state.S_P1_WIN_5      ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                     ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                      ; 0                           ; 0                     ; 0                          ; 0                             ; 1                        ;
; current_state.S_P1_WIN_6      ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                     ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                      ; 0                           ; 0                     ; 0                          ; 0                             ; 1                        ;
; current_state.S_P1_WIN_7      ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                     ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                      ; 0                           ; 0                     ; 0                          ; 0                             ; 1                        ;
; current_state.S_P1_WIN_8      ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                     ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                      ; 0                           ; 0                     ; 0                          ; 0                             ; 1                        ;
; current_state.S_P2_WIN        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                      ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                     ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                      ; 0                           ; 0                     ; 0                          ; 0                             ; 1                        ;
; current_state.S_P2_WIN_2      ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 0                      ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                     ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                      ; 0                           ; 0                     ; 0                          ; 0                             ; 1                        ;
; current_state.S_P2_WIN_3      ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 0                      ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                     ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                      ; 0                           ; 0                     ; 0                          ; 0                             ; 1                        ;
; current_state.S_P2_WIN_4      ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 0                      ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                     ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                      ; 0                           ; 0                     ; 0                          ; 0                             ; 1                        ;
; current_state.S_P2_WIN_5      ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                     ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                      ; 0                           ; 0                     ; 0                          ; 0                             ; 1                        ;
; current_state.S_P2_WIN_6      ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                     ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                      ; 0                           ; 0                     ; 0                          ; 0                             ; 1                        ;
; current_state.S_P2_WIN_7      ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                     ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                      ; 0                           ; 0                     ; 0                          ; 0                             ; 1                        ;
; current_state.S_P2_WIN_8      ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                     ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ; 0                          ; 0                      ; 0                           ; 0                     ; 0                          ; 0                             ; 1                        ;
+-------------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+------------------------+-----------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+--------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+--------------------------+----------------------------+------------------------+-----------------------------+-----------------------+----------------------------+-------------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                   ; Reason for Removal                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; datapath:d0|ramNEW_GAME:ram0|altsyncram:altsyncram_component|altsyncram_uno1:auto_generated|address_reg_a[1]    ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[1] ;
; datapath:d0|ramREADY:ram2|altsyncram:altsyncram_component|altsyncram_geo1:auto_generated|address_reg_a[1]       ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[1] ;
; datapath:d0|ramSTEADY:ram4|altsyncram:altsyncram_component|altsyncram_5io1:auto_generated|address_reg_a[1]      ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[1] ;
; datapath:d0|ramSHOOT:ram23|altsyncram:altsyncram_component|altsyncram_8fo1:auto_generated|address_reg_a[1]      ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[1] ;
; datapath:d0|ramP1_EARLY:ram7|altsyncram:altsyncram_component|altsyncram_omo1:auto_generated|address_reg_a[1]    ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[1] ;
; datapath:d0|ramP1_EARLY_2:ram8|altsyncram:altsyncram_component|altsyncram_9ro1:auto_generated|address_reg_a[1]  ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[1] ;
; datapath:d0|ramP1_EARLY_3:ram9|altsyncram:altsyncram_component|altsyncram_aro1:auto_generated|address_reg_a[1]  ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[1] ;
; datapath:d0|ramP1_EARLY_4:ram10|altsyncram:altsyncram_component|altsyncram_bro1:auto_generated|address_reg_a[1] ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[1] ;
; datapath:d0|ramP1_EARLY_5:ram11|altsyncram:altsyncram_component|altsyncram_cro1:auto_generated|address_reg_a[1] ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[1] ;
; datapath:d0|ramP1_EARLY_6:ram12|altsyncram:altsyncram_component|altsyncram_dro1:auto_generated|address_reg_a[1] ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[1] ;
; datapath:d0|ramP1_EARLY_7:ram13|altsyncram:altsyncram_component|altsyncram_ero1:auto_generated|address_reg_a[1] ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[1] ;
; datapath:d0|ramP1_EARLY_8:ram14|altsyncram:altsyncram_component|altsyncram_fro1:auto_generated|address_reg_a[1] ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[1] ;
; datapath:d0|ramP2_EARLY:ram15|altsyncram:altsyncram_component|altsyncram_pmo1:auto_generated|address_reg_a[1]   ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[1] ;
; datapath:d0|ramP2_EARLY_2:ram16|altsyncram:altsyncram_component|altsyncram_gro1:auto_generated|address_reg_a[1] ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[1] ;
; datapath:d0|ramP2_EARLY_3:ram17|altsyncram:altsyncram_component|altsyncram_hro1:auto_generated|address_reg_a[1] ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[1] ;
; datapath:d0|ramP2_EARLY_4:ram18|altsyncram:altsyncram_component|altsyncram_iro1:auto_generated|address_reg_a[1] ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[1] ;
; datapath:d0|ramP2_EARLY_5:ram19|altsyncram:altsyncram_component|altsyncram_jro1:auto_generated|address_reg_a[1] ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[1] ;
; datapath:d0|ramP2_EARLY_6:ram20|altsyncram:altsyncram_component|altsyncram_kro1:auto_generated|address_reg_a[1] ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[1] ;
; datapath:d0|ramP2_EARLY_7:ram21|altsyncram:altsyncram_component|altsyncram_lro1:auto_generated|address_reg_a[1] ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[1] ;
; datapath:d0|ramP2_EARLY_8:ram22|altsyncram:altsyncram_component|altsyncram_mro1:auto_generated|address_reg_a[1] ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[1] ;
; datapath:d0|ramP1_WIN:ram24|altsyncram:altsyncram_component|altsyncram_9go1:auto_generated|address_reg_a[1]     ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[1] ;
; datapath:d0|ramP1_WIN_2:ram25|altsyncram:altsyncram_component|altsyncram_qko1:auto_generated|address_reg_a[1]   ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[1] ;
; datapath:d0|ramP1_WIN_3:ram26|altsyncram:altsyncram_component|altsyncram_rko1:auto_generated|address_reg_a[1]   ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[1] ;
; datapath:d0|ramP1_WIN_4:ram27|altsyncram:altsyncram_component|altsyncram_sko1:auto_generated|address_reg_a[1]   ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[1] ;
; datapath:d0|ramP1_WIN_5:ram28|altsyncram:altsyncram_component|altsyncram_tko1:auto_generated|address_reg_a[1]   ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[1] ;
; datapath:d0|ramP1_WIN_6:ram29|altsyncram:altsyncram_component|altsyncram_uko1:auto_generated|address_reg_a[1]   ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[1] ;
; datapath:d0|ramP1_WIN_7:ram30|altsyncram:altsyncram_component|altsyncram_vko1:auto_generated|address_reg_a[1]   ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[1] ;
; datapath:d0|ramP1_WIN_8:ram31|altsyncram:altsyncram_component|altsyncram_0lo1:auto_generated|address_reg_a[1]   ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[1] ;
; datapath:d0|ramP2_WIN:ram32|altsyncram:altsyncram_component|altsyncram_ago1:auto_generated|address_reg_a[1]     ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[1] ;
; datapath:d0|ramP2_WIN_2:ram33|altsyncram:altsyncram_component|altsyncram_1lo1:auto_generated|address_reg_a[1]   ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[1] ;
; datapath:d0|ramP2_WIN_3:ram34|altsyncram:altsyncram_component|altsyncram_2lo1:auto_generated|address_reg_a[1]   ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[1] ;
; datapath:d0|ramP2_WIN_4:ram35|altsyncram:altsyncram_component|altsyncram_3lo1:auto_generated|address_reg_a[1]   ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[1] ;
; datapath:d0|ramP2_WIN_5:ram36|altsyncram:altsyncram_component|altsyncram_4lo1:auto_generated|address_reg_a[1]   ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[1] ;
; datapath:d0|ramP2_WIN_6:ram37|altsyncram:altsyncram_component|altsyncram_5lo1:auto_generated|address_reg_a[1]   ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[1] ;
; datapath:d0|ramP2_WIN_7:ram38|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|address_reg_a[1]   ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[1] ;
; datapath:d0|ramNEW_GAME:ram0|altsyncram:altsyncram_component|altsyncram_uno1:auto_generated|address_reg_a[0]    ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[0] ;
; datapath:d0|ramREADY:ram2|altsyncram:altsyncram_component|altsyncram_geo1:auto_generated|address_reg_a[0]       ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[0] ;
; datapath:d0|ramSTEADY:ram4|altsyncram:altsyncram_component|altsyncram_5io1:auto_generated|address_reg_a[0]      ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[0] ;
; datapath:d0|ramSHOOT:ram23|altsyncram:altsyncram_component|altsyncram_8fo1:auto_generated|address_reg_a[0]      ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[0] ;
; datapath:d0|ramP1_EARLY:ram7|altsyncram:altsyncram_component|altsyncram_omo1:auto_generated|address_reg_a[0]    ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[0] ;
; datapath:d0|ramP1_EARLY_2:ram8|altsyncram:altsyncram_component|altsyncram_9ro1:auto_generated|address_reg_a[0]  ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[0] ;
; datapath:d0|ramP1_EARLY_3:ram9|altsyncram:altsyncram_component|altsyncram_aro1:auto_generated|address_reg_a[0]  ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[0] ;
; datapath:d0|ramP1_EARLY_4:ram10|altsyncram:altsyncram_component|altsyncram_bro1:auto_generated|address_reg_a[0] ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[0] ;
; datapath:d0|ramP1_EARLY_5:ram11|altsyncram:altsyncram_component|altsyncram_cro1:auto_generated|address_reg_a[0] ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[0] ;
; datapath:d0|ramP1_EARLY_6:ram12|altsyncram:altsyncram_component|altsyncram_dro1:auto_generated|address_reg_a[0] ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[0] ;
; datapath:d0|ramP1_EARLY_7:ram13|altsyncram:altsyncram_component|altsyncram_ero1:auto_generated|address_reg_a[0] ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[0] ;
; datapath:d0|ramP1_EARLY_8:ram14|altsyncram:altsyncram_component|altsyncram_fro1:auto_generated|address_reg_a[0] ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[0] ;
; datapath:d0|ramP2_EARLY:ram15|altsyncram:altsyncram_component|altsyncram_pmo1:auto_generated|address_reg_a[0]   ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[0] ;
; datapath:d0|ramP2_EARLY_2:ram16|altsyncram:altsyncram_component|altsyncram_gro1:auto_generated|address_reg_a[0] ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[0] ;
; datapath:d0|ramP2_EARLY_3:ram17|altsyncram:altsyncram_component|altsyncram_hro1:auto_generated|address_reg_a[0] ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[0] ;
; datapath:d0|ramP2_EARLY_4:ram18|altsyncram:altsyncram_component|altsyncram_iro1:auto_generated|address_reg_a[0] ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[0] ;
; datapath:d0|ramP2_EARLY_5:ram19|altsyncram:altsyncram_component|altsyncram_jro1:auto_generated|address_reg_a[0] ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[0] ;
; datapath:d0|ramP2_EARLY_6:ram20|altsyncram:altsyncram_component|altsyncram_kro1:auto_generated|address_reg_a[0] ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[0] ;
; datapath:d0|ramP2_EARLY_7:ram21|altsyncram:altsyncram_component|altsyncram_lro1:auto_generated|address_reg_a[0] ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[0] ;
; datapath:d0|ramP2_EARLY_8:ram22|altsyncram:altsyncram_component|altsyncram_mro1:auto_generated|address_reg_a[0] ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[0] ;
; datapath:d0|ramP1_WIN:ram24|altsyncram:altsyncram_component|altsyncram_9go1:auto_generated|address_reg_a[0]     ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[0] ;
; datapath:d0|ramP1_WIN_2:ram25|altsyncram:altsyncram_component|altsyncram_qko1:auto_generated|address_reg_a[0]   ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[0] ;
; datapath:d0|ramP1_WIN_3:ram26|altsyncram:altsyncram_component|altsyncram_rko1:auto_generated|address_reg_a[0]   ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[0] ;
; datapath:d0|ramP1_WIN_4:ram27|altsyncram:altsyncram_component|altsyncram_sko1:auto_generated|address_reg_a[0]   ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[0] ;
; datapath:d0|ramP1_WIN_5:ram28|altsyncram:altsyncram_component|altsyncram_tko1:auto_generated|address_reg_a[0]   ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[0] ;
; datapath:d0|ramP1_WIN_6:ram29|altsyncram:altsyncram_component|altsyncram_uko1:auto_generated|address_reg_a[0]   ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[0] ;
; datapath:d0|ramP1_WIN_7:ram30|altsyncram:altsyncram_component|altsyncram_vko1:auto_generated|address_reg_a[0]   ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[0] ;
; datapath:d0|ramP1_WIN_8:ram31|altsyncram:altsyncram_component|altsyncram_0lo1:auto_generated|address_reg_a[0]   ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[0] ;
; datapath:d0|ramP2_WIN:ram32|altsyncram:altsyncram_component|altsyncram_ago1:auto_generated|address_reg_a[0]     ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[0] ;
; datapath:d0|ramP2_WIN_2:ram33|altsyncram:altsyncram_component|altsyncram_1lo1:auto_generated|address_reg_a[0]   ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[0] ;
; datapath:d0|ramP2_WIN_3:ram34|altsyncram:altsyncram_component|altsyncram_2lo1:auto_generated|address_reg_a[0]   ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[0] ;
; datapath:d0|ramP2_WIN_4:ram35|altsyncram:altsyncram_component|altsyncram_3lo1:auto_generated|address_reg_a[0]   ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[0] ;
; datapath:d0|ramP2_WIN_5:ram36|altsyncram:altsyncram_component|altsyncram_4lo1:auto_generated|address_reg_a[0]   ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[0] ;
; datapath:d0|ramP2_WIN_6:ram37|altsyncram:altsyncram_component|altsyncram_5lo1:auto_generated|address_reg_a[0]   ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[0] ;
; datapath:d0|ramP2_WIN_7:ram38|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|address_reg_a[0]   ; Merged with datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|address_reg_a[0] ;
; gameplay_FSM:game0|randomCounter:rCount|randVal[1..5]                                                           ; Merged with gameplay_FSM:game0|randomCounter:rCount|randVal[0]                                                            ;
; keyboard_press_driver:keyboard|count~6                                                                          ; Lost fanout                                                                                                               ;
; keyboard_press_driver:keyboard|count~7                                                                          ; Lost fanout                                                                                                               ;
; gameplay_FSM:game0|current_state~2                                                                              ; Lost fanout                                                                                                               ;
; gameplay_FSM:game0|current_state~3                                                                              ; Lost fanout                                                                                                               ;
; gameplay_FSM:game0|current_state~4                                                                              ; Lost fanout                                                                                                               ;
; gameplay_FSM:game0|current_state~5                                                                              ; Lost fanout                                                                                                               ;
; gameplay_FSM:game0|current_state~6                                                                              ; Lost fanout                                                                                                               ;
; gameplay_FSM:game0|current_state~7                                                                              ; Lost fanout                                                                                                               ;
; Total Number of Removed Registers = 83                                                                          ;                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 266   ;
; Number of registers using Synchronous Clear  ; 168   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 21    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 80    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |gameplay|gameplay_FSM:game0|oneSecond:timer0|q[18]                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |gameplay|gameplay_FSM:game0|oneSecond:timer0|q[19]                         ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |gameplay|gameplay_FSM:game0|randomTimer:rTimer|q[21]                       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |gameplay|gameplay_FSM:game0|animCounter:aTimer|q[23]                       ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |gameplay|gameplay_FSM:game0|animCounter:aTimer|q[9]                        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |gameplay|gameplay_FSM:game0|randomCounter:rCount|randVal[9]                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |gameplay|gameplay_FSM:game0|randomCounter:rCount|randVal[14]               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |gameplay|datapath:d0|memoryCounter:count0|y_count[6]                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |gameplay|vga_adapter:VGA|vga_controller:controller|yCounter[0]             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |gameplay|keyboard_press_driver:keyboard|filter_scan[3]                     ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |gameplay|datapath:d0|memoryCounter:count0|q[14]                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |gameplay|datapath:d0|memoryCounter:count0|x_count[4]                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |gameplay|keyboard_press_driver:keyboard|keyboard_inner_driver:kbd|incnt[2] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |gameplay|gameplay_FSM:game0|next_state                                     ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |gameplay|gameplay_FSM:game0|current_state                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ogm1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|ramNEW_GAME:ram0|altsyncram:altsyncram_component|altsyncram_uno1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|ramREADY:ram2|altsyncram:altsyncram_component|altsyncram_geo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|ramSTEADY:ram4|altsyncram:altsyncram_component|altsyncram_5io1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|ramSHOOT:ram23|altsyncram:altsyncram_component|altsyncram_8fo1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|ramP1_EARLY:ram7|altsyncram:altsyncram_component|altsyncram_omo1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|ramP1_EARLY_2:ram8|altsyncram:altsyncram_component|altsyncram_9ro1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|ramP1_EARLY_3:ram9|altsyncram:altsyncram_component|altsyncram_aro1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|ramP1_EARLY_4:ram10|altsyncram:altsyncram_component|altsyncram_bro1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|ramP1_EARLY_5:ram11|altsyncram:altsyncram_component|altsyncram_cro1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|ramP1_EARLY_6:ram12|altsyncram:altsyncram_component|altsyncram_dro1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|ramP1_EARLY_7:ram13|altsyncram:altsyncram_component|altsyncram_ero1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|ramP1_EARLY_8:ram14|altsyncram:altsyncram_component|altsyncram_fro1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|ramP2_EARLY:ram15|altsyncram:altsyncram_component|altsyncram_pmo1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|ramP2_EARLY_2:ram16|altsyncram:altsyncram_component|altsyncram_gro1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|ramP2_EARLY_3:ram17|altsyncram:altsyncram_component|altsyncram_hro1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|ramP2_EARLY_4:ram18|altsyncram:altsyncram_component|altsyncram_iro1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|ramP2_EARLY_5:ram19|altsyncram:altsyncram_component|altsyncram_jro1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|ramP2_EARLY_6:ram20|altsyncram:altsyncram_component|altsyncram_kro1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|ramP2_EARLY_7:ram21|altsyncram:altsyncram_component|altsyncram_lro1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|ramP2_EARLY_8:ram22|altsyncram:altsyncram_component|altsyncram_mro1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|ramP1_WIN:ram24|altsyncram:altsyncram_component|altsyncram_9go1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|ramP1_WIN_2:ram25|altsyncram:altsyncram_component|altsyncram_qko1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|ramP1_WIN_3:ram26|altsyncram:altsyncram_component|altsyncram_rko1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|ramP1_WIN_4:ram27|altsyncram:altsyncram_component|altsyncram_sko1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|ramP1_WIN_5:ram28|altsyncram:altsyncram_component|altsyncram_tko1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|ramP1_WIN_6:ram29|altsyncram:altsyncram_component|altsyncram_uko1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|ramP1_WIN_7:ram30|altsyncram:altsyncram_component|altsyncram_vko1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|ramP1_WIN_8:ram31|altsyncram:altsyncram_component|altsyncram_0lo1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|ramP2_WIN:ram32|altsyncram:altsyncram_component|altsyncram_ago1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|ramP2_WIN_2:ram33|altsyncram:altsyncram_component|altsyncram_1lo1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|ramP2_WIN_3:ram34|altsyncram:altsyncram_component|altsyncram_2lo1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|ramP2_WIN_4:ram35|altsyncram:altsyncram_component|altsyncram_3lo1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|ramP2_WIN_5:ram36|altsyncram:altsyncram_component|altsyncram_4lo1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|ramP2_WIN_6:ram37|altsyncram:altsyncram_component|altsyncram_5lo1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|ramP2_WIN_7:ram38|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+--------------+---------------------+
; Parameter Name          ; Value        ; Type                ;
+-------------------------+--------------+---------------------+
; BITS_PER_COLOUR_CHANNEL ; 1            ; Signed Integer      ;
; MONOCHROME              ; TRUE         ; String              ;
; RESOLUTION              ; 160x120      ; String              ;
; BACKGROUND_IMAGE        ; NEW_GAME.mif ; String              ;
+-------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 1                    ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 1                    ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; NEW_GAME.mif         ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_ogm1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; TRUE       ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|ramNEW_GAME:ram0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                       ;
; WIDTH_A                            ; 1                    ; Signed Integer                                ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; NEW_GAME.mif         ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_uno1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|ramREADY:ram2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                    ;
; WIDTH_A                            ; 1                    ; Signed Integer                             ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                             ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; READY.mif            ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_geo1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|ramSTEADY:ram4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                     ;
; WIDTH_A                            ; 1                    ; Signed Integer                              ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                              ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; STEADY.mif           ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_5io1      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|ramSHOOT:ram23|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                     ;
; WIDTH_A                            ; 1                    ; Signed Integer                              ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                              ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; SHOOT.mif            ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_8fo1      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|ramP1_EARLY:ram7|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                       ;
; WIDTH_A                            ; 1                    ; Signed Integer                                ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; P1_EARLY.mif         ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_omo1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|ramP1_EARLY_2:ram8|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                         ;
; WIDTH_A                            ; 1                    ; Signed Integer                                  ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                  ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; P1_EARLY_2.mif       ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_9ro1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|ramP1_EARLY_3:ram9|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                         ;
; WIDTH_A                            ; 1                    ; Signed Integer                                  ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                  ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; P1_EARLY_3.mif       ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_aro1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|ramP1_EARLY_4:ram10|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                          ;
; WIDTH_A                            ; 1                    ; Signed Integer                                   ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                   ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; P1_EARLY_4.mif       ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_bro1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|ramP1_EARLY_5:ram11|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                          ;
; WIDTH_A                            ; 1                    ; Signed Integer                                   ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                   ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; P1_EARLY_5.mif       ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_cro1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|ramP1_EARLY_6:ram12|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                          ;
; WIDTH_A                            ; 1                    ; Signed Integer                                   ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                   ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; P1_EARLY_6.mif       ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_dro1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|ramP1_EARLY_7:ram13|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                          ;
; WIDTH_A                            ; 1                    ; Signed Integer                                   ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                   ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; P1_EARLY_7.mif       ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_ero1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|ramP1_EARLY_8:ram14|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                          ;
; WIDTH_A                            ; 1                    ; Signed Integer                                   ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                   ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; P1_EARLY_8.mif       ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_fro1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|ramP2_EARLY:ram15|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                                 ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; P2_EARLY.mif         ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_pmo1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|ramP2_EARLY_2:ram16|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                          ;
; WIDTH_A                            ; 1                    ; Signed Integer                                   ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                   ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; P2_EARLY_2.mif       ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_gro1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|ramP2_EARLY_3:ram17|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                          ;
; WIDTH_A                            ; 1                    ; Signed Integer                                   ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                   ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; P2_EARLY_3.mif       ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_hro1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|ramP2_EARLY_4:ram18|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                          ;
; WIDTH_A                            ; 1                    ; Signed Integer                                   ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                   ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; P2_EARLY_4.mif       ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_iro1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|ramP2_EARLY_5:ram19|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                          ;
; WIDTH_A                            ; 1                    ; Signed Integer                                   ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                   ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; P2_EARLY_5.mif       ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_jro1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|ramP2_EARLY_6:ram20|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                          ;
; WIDTH_A                            ; 1                    ; Signed Integer                                   ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                   ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; P2_EARLY_6.mif       ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_kro1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|ramP2_EARLY_7:ram21|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                          ;
; WIDTH_A                            ; 1                    ; Signed Integer                                   ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                   ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; P2_EARLY_7.mif       ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_lro1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|ramP2_EARLY_8:ram22|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                          ;
; WIDTH_A                            ; 1                    ; Signed Integer                                   ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                   ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; P2_EARLY_8.mif       ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_mro1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|ramP1_WIN:ram24|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                      ;
; WIDTH_A                            ; 1                    ; Signed Integer                               ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                               ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; P1_WIN.mif           ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_9go1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|ramP1_WIN_2:ram25|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                                 ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; P1_WIN_2.mif         ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_qko1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|ramP1_WIN_3:ram26|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                                 ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; P1_WIN_3.mif         ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_rko1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|ramP1_WIN_4:ram27|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                                 ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; P1_WIN_4.mif         ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_sko1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|ramP1_WIN_5:ram28|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                                 ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; P1_WIN_5.mif         ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_tko1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|ramP1_WIN_6:ram29|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                                 ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; P1_WIN_6.mif         ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_uko1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|ramP1_WIN_7:ram30|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                                 ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; P1_WIN_7.mif         ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_vko1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|ramP1_WIN_8:ram31|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                                 ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; P1_WIN_8.mif         ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_0lo1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|ramP2_WIN:ram32|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                      ;
; WIDTH_A                            ; 1                    ; Signed Integer                               ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                               ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; P2_WIN.mif           ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_ago1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|ramP2_WIN_2:ram33|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                                 ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; P2_WIN_2.mif         ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_1lo1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|ramP2_WIN_3:ram34|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                                 ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; P2_WIN_3.mif         ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_2lo1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|ramP2_WIN_4:ram35|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                                 ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; P2_WIN_4.mif         ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_3lo1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|ramP2_WIN_5:ram36|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                                 ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; P2_WIN_5.mif         ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_4lo1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|ramP2_WIN_6:ram37|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                                 ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; P2_WIN_6.mif         ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_5lo1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|ramP2_WIN_7:ram38|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                                 ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; P2_WIN_7.mif         ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_6lo1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                                 ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; P2_WIN_8.mif         ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_7lo1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: keyboard_press_driver:keyboard ;
+----------------+----------+-------------------------------------------------+
; Parameter Name ; Value    ; Type                                            ;
+----------------+----------+-------------------------------------------------+
; FIRST          ; 0        ; Unsigned Binary                                 ;
; SEENF0         ; 1        ; Unsigned Binary                                 ;
; NULL           ; 00000000 ; Unsigned Binary                                 ;
+----------------+----------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                            ;
+-------------------------------------------+-----------------------------------------------------------------+
; Name                                      ; Value                                                           ;
+-------------------------------------------+-----------------------------------------------------------------+
; Number of entity instances                ; 37                                                              ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 1                                                               ;
;     -- NUMWORDS_A                         ; 19200                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 19200                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; datapath:d0|ramNEW_GAME:ram0|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 1                                                               ;
;     -- NUMWORDS_A                         ; 19200                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; datapath:d0|ramREADY:ram2|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 1                                                               ;
;     -- NUMWORDS_A                         ; 19200                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; datapath:d0|ramSTEADY:ram4|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 1                                                               ;
;     -- NUMWORDS_A                         ; 19200                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; datapath:d0|ramSHOOT:ram23|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 1                                                               ;
;     -- NUMWORDS_A                         ; 19200                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; datapath:d0|ramP1_EARLY:ram7|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 1                                                               ;
;     -- NUMWORDS_A                         ; 19200                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; datapath:d0|ramP1_EARLY_2:ram8|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 1                                                               ;
;     -- NUMWORDS_A                         ; 19200                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; datapath:d0|ramP1_EARLY_3:ram9|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 1                                                               ;
;     -- NUMWORDS_A                         ; 19200                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; datapath:d0|ramP1_EARLY_4:ram10|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 1                                                               ;
;     -- NUMWORDS_A                         ; 19200                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; datapath:d0|ramP1_EARLY_5:ram11|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 1                                                               ;
;     -- NUMWORDS_A                         ; 19200                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; datapath:d0|ramP1_EARLY_6:ram12|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 1                                                               ;
;     -- NUMWORDS_A                         ; 19200                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; datapath:d0|ramP1_EARLY_7:ram13|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 1                                                               ;
;     -- NUMWORDS_A                         ; 19200                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; datapath:d0|ramP1_EARLY_8:ram14|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 1                                                               ;
;     -- NUMWORDS_A                         ; 19200                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; datapath:d0|ramP2_EARLY:ram15|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 1                                                               ;
;     -- NUMWORDS_A                         ; 19200                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; datapath:d0|ramP2_EARLY_2:ram16|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 1                                                               ;
;     -- NUMWORDS_A                         ; 19200                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; datapath:d0|ramP2_EARLY_3:ram17|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 1                                                               ;
;     -- NUMWORDS_A                         ; 19200                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; datapath:d0|ramP2_EARLY_4:ram18|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 1                                                               ;
;     -- NUMWORDS_A                         ; 19200                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; datapath:d0|ramP2_EARLY_5:ram19|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 1                                                               ;
;     -- NUMWORDS_A                         ; 19200                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; datapath:d0|ramP2_EARLY_6:ram20|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 1                                                               ;
;     -- NUMWORDS_A                         ; 19200                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; datapath:d0|ramP2_EARLY_7:ram21|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 1                                                               ;
;     -- NUMWORDS_A                         ; 19200                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; datapath:d0|ramP2_EARLY_8:ram22|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 1                                                               ;
;     -- NUMWORDS_A                         ; 19200                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; datapath:d0|ramP1_WIN:ram24|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 1                                                               ;
;     -- NUMWORDS_A                         ; 19200                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; datapath:d0|ramP1_WIN_2:ram25|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 1                                                               ;
;     -- NUMWORDS_A                         ; 19200                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; datapath:d0|ramP1_WIN_3:ram26|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 1                                                               ;
;     -- NUMWORDS_A                         ; 19200                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; datapath:d0|ramP1_WIN_4:ram27|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 1                                                               ;
;     -- NUMWORDS_A                         ; 19200                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; datapath:d0|ramP1_WIN_5:ram28|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 1                                                               ;
;     -- NUMWORDS_A                         ; 19200                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; datapath:d0|ramP1_WIN_6:ram29|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 1                                                               ;
;     -- NUMWORDS_A                         ; 19200                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; datapath:d0|ramP1_WIN_7:ram30|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 1                                                               ;
;     -- NUMWORDS_A                         ; 19200                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; datapath:d0|ramP1_WIN_8:ram31|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 1                                                               ;
;     -- NUMWORDS_A                         ; 19200                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; datapath:d0|ramP2_WIN:ram32|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 1                                                               ;
;     -- NUMWORDS_A                         ; 19200                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; datapath:d0|ramP2_WIN_2:ram33|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 1                                                               ;
;     -- NUMWORDS_A                         ; 19200                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; datapath:d0|ramP2_WIN_3:ram34|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 1                                                               ;
;     -- NUMWORDS_A                         ; 19200                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; datapath:d0|ramP2_WIN_4:ram35|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 1                                                               ;
;     -- NUMWORDS_A                         ; 19200                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; datapath:d0|ramP2_WIN_5:ram36|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 1                                                               ;
;     -- NUMWORDS_A                         ; 19200                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; datapath:d0|ramP2_WIN_6:ram37|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 1                                                               ;
;     -- NUMWORDS_A                         ; 19200                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; datapath:d0|ramP2_WIN_7:ram38|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 1                                                               ;
;     -- NUMWORDS_A                         ; 19200                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 1                                                               ;
;     -- NUMWORDS_A                         ; 19200                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
+-------------------------------------------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|ramP2_WIN_8:ram39"                                                                                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|ramP2_WIN_7:ram38"                                                                                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|ramP2_WIN_6:ram37"                                                                                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|ramP2_WIN_5:ram36"                                                                                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|ramP2_WIN_4:ram35"                                                                                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|ramP2_WIN_3:ram34"                                                                                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|ramP2_WIN_2:ram33"                                                                                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|ramP2_WIN:ram32"                                                                                                                                                          ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|ramP1_WIN_8:ram31"                                                                                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|ramP1_WIN_7:ram30"                                                                                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|ramP1_WIN_6:ram29"                                                                                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|ramP1_WIN_5:ram28"                                                                                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|ramP1_WIN_4:ram27"                                                                                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|ramP1_WIN_3:ram26"                                                                                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|ramP1_WIN_2:ram25"                                                                                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|ramP1_WIN:ram24"                                                                                                                                                          ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|ramP2_EARLY_8:ram22"                                                                                                                                                      ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|ramP2_EARLY_7:ram21"                                                                                                                                                      ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|ramP2_EARLY_6:ram20"                                                                                                                                                      ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|ramP2_EARLY_5:ram19"                                                                                                                                                      ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|ramP2_EARLY_4:ram18"                                                                                                                                                      ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|ramP2_EARLY_3:ram17"                                                                                                                                                      ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|ramP2_EARLY_2:ram16"                                                                                                                                                      ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|ramP2_EARLY:ram15"                                                                                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|ramP1_EARLY_8:ram14"                                                                                                                                                      ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|ramP1_EARLY_7:ram13"                                                                                                                                                      ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|ramP1_EARLY_6:ram12"                                                                                                                                                      ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|ramP1_EARLY_5:ram11"                                                                                                                                                      ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|ramP1_EARLY_4:ram10"                                                                                                                                                      ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|ramP1_EARLY_3:ram9"                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|ramP1_EARLY_2:ram8"                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|ramP1_EARLY:ram7"                                                                                                                                                         ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|ramSHOOT:ram23"                                                                                                                                                           ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|ramSTEADY:ram4"                                                                                                                                                           ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|ramREADY:ram2"                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|ramNEW_GAME:ram0"                                                                                                                                                         ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 266                         ;
;     CLR               ; 1                           ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 32                          ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 38                          ;
;     SCLR              ; 110                         ;
;     plain             ; 65                          ;
; arriav_lcell_comb     ; 495                         ;
;     arith             ; 152                         ;
;         1 data inputs ; 152                         ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 321                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 48                          ;
;         3 data inputs ; 24                          ;
;         4 data inputs ; 56                          ;
;         5 data inputs ; 75                          ;
;         6 data inputs ; 112                         ;
;     shared            ; 20                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 12                          ;
;         3 data inputs ; 2                           ;
; boundary_port         ; 58                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 111                         ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 3.58                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Wed Dec 06 19:35:21 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off gameplay -c gameplay
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_pll.v
    Info (12023): Found entity 1: vga_pll File: D:/Milestone 3/gameplay/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: D:/Milestone 3/gameplay/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: D:/Milestone 3/gameplay/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: D:/Milestone 3/gameplay/vga_adapter.v Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file ramsteady.v
    Info (12023): Found entity 1: ramSTEADY File: D:/Milestone 3/gameplay/ramSTEADY.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ramshoot.v
    Info (12023): Found entity 1: ramSHOOT File: D:/Milestone 3/gameplay/ramSHOOT.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ramready.v
    Info (12023): Found entity 1: ramREADY File: D:/Milestone 3/gameplay/ramREADY.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ramp2_win_8.v
    Info (12023): Found entity 1: ramP2_WIN_8 File: D:/Milestone 3/gameplay/ramP2_WIN_8.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ramp2_win_7.v
    Info (12023): Found entity 1: ramP2_WIN_7 File: D:/Milestone 3/gameplay/ramP2_WIN_7.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ramp2_win_6.v
    Info (12023): Found entity 1: ramP2_WIN_6 File: D:/Milestone 3/gameplay/ramP2_WIN_6.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ramp2_win_5.v
    Info (12023): Found entity 1: ramP2_WIN_5 File: D:/Milestone 3/gameplay/ramP2_WIN_5.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ramp2_win_4.v
    Info (12023): Found entity 1: ramP2_WIN_4 File: D:/Milestone 3/gameplay/ramP2_WIN_4.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ramp2_win_3.v
    Info (12023): Found entity 1: ramP2_WIN_3 File: D:/Milestone 3/gameplay/ramP2_WIN_3.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ramp2_win_2.v
    Info (12023): Found entity 1: ramP2_WIN_2 File: D:/Milestone 3/gameplay/ramP2_WIN_2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ramp2_win.v
    Info (12023): Found entity 1: ramP2_WIN File: D:/Milestone 3/gameplay/ramP2_WIN.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ramp2_early_8.v
    Info (12023): Found entity 1: ramP2_EARLY_8 File: D:/Milestone 3/gameplay/ramP2_EARLY_8.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ramp2_early_7.v
    Info (12023): Found entity 1: ramP2_EARLY_7 File: D:/Milestone 3/gameplay/ramP2_EARLY_7.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ramp2_early_6.v
    Info (12023): Found entity 1: ramP2_EARLY_6 File: D:/Milestone 3/gameplay/ramP2_EARLY_6.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ramp2_early_5.v
    Info (12023): Found entity 1: ramP2_EARLY_5 File: D:/Milestone 3/gameplay/ramP2_EARLY_5.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ramp2_early_4.v
    Info (12023): Found entity 1: ramP2_EARLY_4 File: D:/Milestone 3/gameplay/ramP2_EARLY_4.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ramp2_early_3.v
    Info (12023): Found entity 1: ramP2_EARLY_3 File: D:/Milestone 3/gameplay/ramP2_EARLY_3.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ramp2_early_2.v
    Info (12023): Found entity 1: ramP2_EARLY_2 File: D:/Milestone 3/gameplay/ramP2_EARLY_2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ramp2_early.v
    Info (12023): Found entity 1: ramP2_EARLY File: D:/Milestone 3/gameplay/ramP2_EARLY.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ramp1_win_8.v
    Info (12023): Found entity 1: ramP1_WIN_8 File: D:/Milestone 3/gameplay/ramP1_WIN_8.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ramp1_win_7.v
    Info (12023): Found entity 1: ramP1_WIN_7 File: D:/Milestone 3/gameplay/ramP1_WIN_7.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ramp1_win_6.v
    Info (12023): Found entity 1: ramP1_WIN_6 File: D:/Milestone 3/gameplay/ramP1_WIN_6.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ramp1_win_5.v
    Info (12023): Found entity 1: ramP1_WIN_5 File: D:/Milestone 3/gameplay/ramP1_WIN_5.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ramp1_win_4.v
    Info (12023): Found entity 1: ramP1_WIN_4 File: D:/Milestone 3/gameplay/ramP1_WIN_4.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ramp1_win_3.v
    Info (12023): Found entity 1: ramP1_WIN_3 File: D:/Milestone 3/gameplay/ramP1_WIN_3.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ramp1_win_2.v
    Info (12023): Found entity 1: ramP1_WIN_2 File: D:/Milestone 3/gameplay/ramP1_WIN_2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ramp1_win.v
    Info (12023): Found entity 1: ramP1_WIN File: D:/Milestone 3/gameplay/ramP1_WIN.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ramp1_early_8.v
    Info (12023): Found entity 1: ramP1_EARLY_8 File: D:/Milestone 3/gameplay/ramP1_EARLY_8.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ramp1_early_7.v
    Info (12023): Found entity 1: ramP1_EARLY_7 File: D:/Milestone 3/gameplay/ramP1_EARLY_7.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ramp1_early_6.v
    Info (12023): Found entity 1: ramP1_EARLY_6 File: D:/Milestone 3/gameplay/ramP1_EARLY_6.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ramp1_early_5.v
    Info (12023): Found entity 1: ramP1_EARLY_5 File: D:/Milestone 3/gameplay/ramP1_EARLY_5.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ramp1_early_4.v
    Info (12023): Found entity 1: ramP1_EARLY_4 File: D:/Milestone 3/gameplay/ramP1_EARLY_4.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ramp1_early_3.v
    Info (12023): Found entity 1: ramP1_EARLY_3 File: D:/Milestone 3/gameplay/ramP1_EARLY_3.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ramp1_early_2.v
    Info (12023): Found entity 1: ramP1_EARLY_2 File: D:/Milestone 3/gameplay/ramP1_EARLY_2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ramp1_early.v
    Info (12023): Found entity 1: ramP1_EARLY File: D:/Milestone 3/gameplay/ramP1_EARLY.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ramnew_game.v
    Info (12023): Found entity 1: ramNEW_GAME File: D:/Milestone 3/gameplay/ramNEW_GAME.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file keyboard_press_driver.v
    Info (12023): Found entity 1: keyboard_press_driver File: D:/Milestone 3/gameplay/keyboard_press_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file keyboard_inner_driver.v
    Info (12023): Found entity 1: keyboard_inner_driver File: D:/Milestone 3/gameplay/keyboard_inner_driver.v Line: 1
Info (12021): Found 8 design units, including 8 entities, in source file gameplay.v
    Info (12023): Found entity 1: gameplay File: D:/Milestone 3/gameplay/gameplay.v Line: 1
    Info (12023): Found entity 2: gameplay_FSM File: D:/Milestone 3/gameplay/gameplay.v Line: 94
    Info (12023): Found entity 3: oneSecond File: D:/Milestone 3/gameplay/gameplay.v Line: 583
    Info (12023): Found entity 4: animCounter File: D:/Milestone 3/gameplay/gameplay.v Line: 604
    Info (12023): Found entity 5: randomCounter File: D:/Milestone 3/gameplay/gameplay.v Line: 626
    Info (12023): Found entity 6: randomTimer File: D:/Milestone 3/gameplay/gameplay.v Line: 643
    Info (12023): Found entity 7: datapath File: D:/Milestone 3/gameplay/gameplay.v Line: 666
    Info (12023): Found entity 8: memoryCounter File: D:/Milestone 3/gameplay/gameplay.v Line: 1060
Info (12127): Elaborating entity "gameplay" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at gameplay.v(33): truncated value with size 32 to match size of target (1) File: D:/Milestone 3/gameplay/gameplay.v Line: 33
Warning (10034): Output port "LEDR[9..6]" at gameplay.v(7) has no driver File: D:/Milestone 3/gameplay/gameplay.v Line: 7
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: D:/Milestone 3/gameplay/gameplay.v Line: 53
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: D:/Milestone 3/gameplay/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: D:/Milestone 3/gameplay/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: D:/Milestone 3/gameplay/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: D:/Milestone 3/gameplay/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "NEW_GAME.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ogm1.tdf
    Info (12023): Found entity 1: altsyncram_ogm1 File: D:/Milestone 3/gameplay/db/altsyncram_ogm1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_ogm1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ogm1:auto_generated" File: c:/quartus-17/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: D:/Milestone 3/gameplay/db/decode_7la.tdf Line: 23
Info (12128): Elaborating entity "decode_7la" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ogm1:auto_generated|decode_7la:decode2" File: D:/Milestone 3/gameplay/db/altsyncram_ogm1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: D:/Milestone 3/gameplay/db/decode_01a.tdf Line: 23
Info (12128): Elaborating entity "decode_01a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ogm1:auto_generated|decode_01a:rden_decode_b" File: D:/Milestone 3/gameplay/db/altsyncram_ogm1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_gfb.tdf
    Info (12023): Found entity 1: mux_gfb File: D:/Milestone 3/gameplay/db/mux_gfb.tdf Line: 23
Info (12128): Elaborating entity "mux_gfb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ogm1:auto_generated|mux_gfb:mux3" File: D:/Milestone 3/gameplay/db/altsyncram_ogm1.tdf Line: 50
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: D:/Milestone 3/gameplay/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: D:/Milestone 3/gameplay/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: D:/Milestone 3/gameplay/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: D:/Milestone 3/gameplay/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: D:/Milestone 3/gameplay/db/altpll_80u.tdf Line: 26
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/quartus-17/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: D:/Milestone 3/gameplay/vga_adapter.v Line: 252
Info (12128): Elaborating entity "gameplay_FSM" for hierarchy "gameplay_FSM:game0" File: D:/Milestone 3/gameplay/gameplay.v Line: 61
Info (12128): Elaborating entity "oneSecond" for hierarchy "gameplay_FSM:game0|oneSecond:timer0" File: D:/Milestone 3/gameplay/gameplay.v Line: 112
Warning (10230): Verilog HDL assignment warning at gameplay.v(600): truncated value with size 32 to match size of target (1) File: D:/Milestone 3/gameplay/gameplay.v Line: 600
Info (12128): Elaborating entity "animCounter" for hierarchy "gameplay_FSM:game0|animCounter:aTimer" File: D:/Milestone 3/gameplay/gameplay.v Line: 113
Warning (10230): Verilog HDL assignment warning at gameplay.v(621): truncated value with size 32 to match size of target (1) File: D:/Milestone 3/gameplay/gameplay.v Line: 621
Info (12128): Elaborating entity "randomCounter" for hierarchy "gameplay_FSM:game0|randomCounter:rCount" File: D:/Milestone 3/gameplay/gameplay.v Line: 114
Info (12128): Elaborating entity "randomTimer" for hierarchy "gameplay_FSM:game0|randomTimer:rTimer" File: D:/Milestone 3/gameplay/gameplay.v Line: 115
Warning (10230): Verilog HDL assignment warning at gameplay.v(661): truncated value with size 32 to match size of target (1) File: D:/Milestone 3/gameplay/gameplay.v Line: 661
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:d0" File: D:/Milestone 3/gameplay/gameplay.v Line: 72
Info (12128): Elaborating entity "memoryCounter" for hierarchy "datapath:d0|memoryCounter:count0" File: D:/Milestone 3/gameplay/gameplay.v Line: 678
Info (12128): Elaborating entity "ramNEW_GAME" for hierarchy "datapath:d0|ramNEW_GAME:ram0" File: D:/Milestone 3/gameplay/gameplay.v Line: 797
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|ramNEW_GAME:ram0|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramNEW_GAME.v Line: 86
Info (12130): Elaborated megafunction instantiation "datapath:d0|ramNEW_GAME:ram0|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramNEW_GAME.v Line: 86
Info (12133): Instantiated megafunction "datapath:d0|ramNEW_GAME:ram0|altsyncram:altsyncram_component" with the following parameter: File: D:/Milestone 3/gameplay/ramNEW_GAME.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "NEW_GAME.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uno1.tdf
    Info (12023): Found entity 1: altsyncram_uno1 File: D:/Milestone 3/gameplay/db/altsyncram_uno1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_uno1" for hierarchy "datapath:d0|ramNEW_GAME:ram0|altsyncram:altsyncram_component|altsyncram_uno1:auto_generated" File: c:/quartus-17/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ramREADY" for hierarchy "datapath:d0|ramREADY:ram2" File: D:/Milestone 3/gameplay/gameplay.v Line: 804
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|ramREADY:ram2|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramREADY.v Line: 86
Info (12130): Elaborated megafunction instantiation "datapath:d0|ramREADY:ram2|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramREADY.v Line: 86
Info (12133): Instantiated megafunction "datapath:d0|ramREADY:ram2|altsyncram:altsyncram_component" with the following parameter: File: D:/Milestone 3/gameplay/ramREADY.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "READY.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_geo1.tdf
    Info (12023): Found entity 1: altsyncram_geo1 File: D:/Milestone 3/gameplay/db/altsyncram_geo1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_geo1" for hierarchy "datapath:d0|ramREADY:ram2|altsyncram:altsyncram_component|altsyncram_geo1:auto_generated" File: c:/quartus-17/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ramSTEADY" for hierarchy "datapath:d0|ramSTEADY:ram4" File: D:/Milestone 3/gameplay/gameplay.v Line: 811
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|ramSTEADY:ram4|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramSTEADY.v Line: 86
Info (12130): Elaborated megafunction instantiation "datapath:d0|ramSTEADY:ram4|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramSTEADY.v Line: 86
Info (12133): Instantiated megafunction "datapath:d0|ramSTEADY:ram4|altsyncram:altsyncram_component" with the following parameter: File: D:/Milestone 3/gameplay/ramSTEADY.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "STEADY.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5io1.tdf
    Info (12023): Found entity 1: altsyncram_5io1 File: D:/Milestone 3/gameplay/db/altsyncram_5io1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_5io1" for hierarchy "datapath:d0|ramSTEADY:ram4|altsyncram:altsyncram_component|altsyncram_5io1:auto_generated" File: c:/quartus-17/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ramSHOOT" for hierarchy "datapath:d0|ramSHOOT:ram23" File: D:/Milestone 3/gameplay/gameplay.v Line: 818
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|ramSHOOT:ram23|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramSHOOT.v Line: 86
Info (12130): Elaborated megafunction instantiation "datapath:d0|ramSHOOT:ram23|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramSHOOT.v Line: 86
Info (12133): Instantiated megafunction "datapath:d0|ramSHOOT:ram23|altsyncram:altsyncram_component" with the following parameter: File: D:/Milestone 3/gameplay/ramSHOOT.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "SHOOT.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8fo1.tdf
    Info (12023): Found entity 1: altsyncram_8fo1 File: D:/Milestone 3/gameplay/db/altsyncram_8fo1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_8fo1" for hierarchy "datapath:d0|ramSHOOT:ram23|altsyncram:altsyncram_component|altsyncram_8fo1:auto_generated" File: c:/quartus-17/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ramP1_EARLY" for hierarchy "datapath:d0|ramP1_EARLY:ram7" File: D:/Milestone 3/gameplay/gameplay.v Line: 827
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|ramP1_EARLY:ram7|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP1_EARLY.v Line: 86
Info (12130): Elaborated megafunction instantiation "datapath:d0|ramP1_EARLY:ram7|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP1_EARLY.v Line: 86
Info (12133): Instantiated megafunction "datapath:d0|ramP1_EARLY:ram7|altsyncram:altsyncram_component" with the following parameter: File: D:/Milestone 3/gameplay/ramP1_EARLY.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "P1_EARLY.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_omo1.tdf
    Info (12023): Found entity 1: altsyncram_omo1 File: D:/Milestone 3/gameplay/db/altsyncram_omo1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_omo1" for hierarchy "datapath:d0|ramP1_EARLY:ram7|altsyncram:altsyncram_component|altsyncram_omo1:auto_generated" File: c:/quartus-17/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ramP1_EARLY_2" for hierarchy "datapath:d0|ramP1_EARLY_2:ram8" File: D:/Milestone 3/gameplay/gameplay.v Line: 834
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|ramP1_EARLY_2:ram8|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP1_EARLY_2.v Line: 86
Info (12130): Elaborated megafunction instantiation "datapath:d0|ramP1_EARLY_2:ram8|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP1_EARLY_2.v Line: 86
Info (12133): Instantiated megafunction "datapath:d0|ramP1_EARLY_2:ram8|altsyncram:altsyncram_component" with the following parameter: File: D:/Milestone 3/gameplay/ramP1_EARLY_2.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "P1_EARLY_2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9ro1.tdf
    Info (12023): Found entity 1: altsyncram_9ro1 File: D:/Milestone 3/gameplay/db/altsyncram_9ro1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_9ro1" for hierarchy "datapath:d0|ramP1_EARLY_2:ram8|altsyncram:altsyncram_component|altsyncram_9ro1:auto_generated" File: c:/quartus-17/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ramP1_EARLY_3" for hierarchy "datapath:d0|ramP1_EARLY_3:ram9" File: D:/Milestone 3/gameplay/gameplay.v Line: 841
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|ramP1_EARLY_3:ram9|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP1_EARLY_3.v Line: 86
Info (12130): Elaborated megafunction instantiation "datapath:d0|ramP1_EARLY_3:ram9|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP1_EARLY_3.v Line: 86
Info (12133): Instantiated megafunction "datapath:d0|ramP1_EARLY_3:ram9|altsyncram:altsyncram_component" with the following parameter: File: D:/Milestone 3/gameplay/ramP1_EARLY_3.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "P1_EARLY_3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aro1.tdf
    Info (12023): Found entity 1: altsyncram_aro1 File: D:/Milestone 3/gameplay/db/altsyncram_aro1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_aro1" for hierarchy "datapath:d0|ramP1_EARLY_3:ram9|altsyncram:altsyncram_component|altsyncram_aro1:auto_generated" File: c:/quartus-17/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ramP1_EARLY_4" for hierarchy "datapath:d0|ramP1_EARLY_4:ram10" File: D:/Milestone 3/gameplay/gameplay.v Line: 848
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|ramP1_EARLY_4:ram10|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP1_EARLY_4.v Line: 86
Info (12130): Elaborated megafunction instantiation "datapath:d0|ramP1_EARLY_4:ram10|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP1_EARLY_4.v Line: 86
Info (12133): Instantiated megafunction "datapath:d0|ramP1_EARLY_4:ram10|altsyncram:altsyncram_component" with the following parameter: File: D:/Milestone 3/gameplay/ramP1_EARLY_4.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "P1_EARLY_4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bro1.tdf
    Info (12023): Found entity 1: altsyncram_bro1 File: D:/Milestone 3/gameplay/db/altsyncram_bro1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_bro1" for hierarchy "datapath:d0|ramP1_EARLY_4:ram10|altsyncram:altsyncram_component|altsyncram_bro1:auto_generated" File: c:/quartus-17/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ramP1_EARLY_5" for hierarchy "datapath:d0|ramP1_EARLY_5:ram11" File: D:/Milestone 3/gameplay/gameplay.v Line: 855
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|ramP1_EARLY_5:ram11|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP1_EARLY_5.v Line: 86
Info (12130): Elaborated megafunction instantiation "datapath:d0|ramP1_EARLY_5:ram11|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP1_EARLY_5.v Line: 86
Info (12133): Instantiated megafunction "datapath:d0|ramP1_EARLY_5:ram11|altsyncram:altsyncram_component" with the following parameter: File: D:/Milestone 3/gameplay/ramP1_EARLY_5.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "P1_EARLY_5.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cro1.tdf
    Info (12023): Found entity 1: altsyncram_cro1 File: D:/Milestone 3/gameplay/db/altsyncram_cro1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_cro1" for hierarchy "datapath:d0|ramP1_EARLY_5:ram11|altsyncram:altsyncram_component|altsyncram_cro1:auto_generated" File: c:/quartus-17/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ramP1_EARLY_6" for hierarchy "datapath:d0|ramP1_EARLY_6:ram12" File: D:/Milestone 3/gameplay/gameplay.v Line: 862
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|ramP1_EARLY_6:ram12|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP1_EARLY_6.v Line: 86
Info (12130): Elaborated megafunction instantiation "datapath:d0|ramP1_EARLY_6:ram12|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP1_EARLY_6.v Line: 86
Info (12133): Instantiated megafunction "datapath:d0|ramP1_EARLY_6:ram12|altsyncram:altsyncram_component" with the following parameter: File: D:/Milestone 3/gameplay/ramP1_EARLY_6.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "P1_EARLY_6.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dro1.tdf
    Info (12023): Found entity 1: altsyncram_dro1 File: D:/Milestone 3/gameplay/db/altsyncram_dro1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_dro1" for hierarchy "datapath:d0|ramP1_EARLY_6:ram12|altsyncram:altsyncram_component|altsyncram_dro1:auto_generated" File: c:/quartus-17/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ramP1_EARLY_7" for hierarchy "datapath:d0|ramP1_EARLY_7:ram13" File: D:/Milestone 3/gameplay/gameplay.v Line: 869
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|ramP1_EARLY_7:ram13|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP1_EARLY_7.v Line: 86
Info (12130): Elaborated megafunction instantiation "datapath:d0|ramP1_EARLY_7:ram13|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP1_EARLY_7.v Line: 86
Info (12133): Instantiated megafunction "datapath:d0|ramP1_EARLY_7:ram13|altsyncram:altsyncram_component" with the following parameter: File: D:/Milestone 3/gameplay/ramP1_EARLY_7.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "P1_EARLY_7.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ero1.tdf
    Info (12023): Found entity 1: altsyncram_ero1 File: D:/Milestone 3/gameplay/db/altsyncram_ero1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_ero1" for hierarchy "datapath:d0|ramP1_EARLY_7:ram13|altsyncram:altsyncram_component|altsyncram_ero1:auto_generated" File: c:/quartus-17/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ramP1_EARLY_8" for hierarchy "datapath:d0|ramP1_EARLY_8:ram14" File: D:/Milestone 3/gameplay/gameplay.v Line: 876
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|ramP1_EARLY_8:ram14|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP1_EARLY_8.v Line: 86
Info (12130): Elaborated megafunction instantiation "datapath:d0|ramP1_EARLY_8:ram14|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP1_EARLY_8.v Line: 86
Info (12133): Instantiated megafunction "datapath:d0|ramP1_EARLY_8:ram14|altsyncram:altsyncram_component" with the following parameter: File: D:/Milestone 3/gameplay/ramP1_EARLY_8.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "P1_EARLY_8.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fro1.tdf
    Info (12023): Found entity 1: altsyncram_fro1 File: D:/Milestone 3/gameplay/db/altsyncram_fro1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_fro1" for hierarchy "datapath:d0|ramP1_EARLY_8:ram14|altsyncram:altsyncram_component|altsyncram_fro1:auto_generated" File: c:/quartus-17/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ramP2_EARLY" for hierarchy "datapath:d0|ramP2_EARLY:ram15" File: D:/Milestone 3/gameplay/gameplay.v Line: 885
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|ramP2_EARLY:ram15|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP2_EARLY.v Line: 86
Info (12130): Elaborated megafunction instantiation "datapath:d0|ramP2_EARLY:ram15|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP2_EARLY.v Line: 86
Info (12133): Instantiated megafunction "datapath:d0|ramP2_EARLY:ram15|altsyncram:altsyncram_component" with the following parameter: File: D:/Milestone 3/gameplay/ramP2_EARLY.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "P2_EARLY.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pmo1.tdf
    Info (12023): Found entity 1: altsyncram_pmo1 File: D:/Milestone 3/gameplay/db/altsyncram_pmo1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_pmo1" for hierarchy "datapath:d0|ramP2_EARLY:ram15|altsyncram:altsyncram_component|altsyncram_pmo1:auto_generated" File: c:/quartus-17/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ramP2_EARLY_2" for hierarchy "datapath:d0|ramP2_EARLY_2:ram16" File: D:/Milestone 3/gameplay/gameplay.v Line: 892
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|ramP2_EARLY_2:ram16|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP2_EARLY_2.v Line: 86
Info (12130): Elaborated megafunction instantiation "datapath:d0|ramP2_EARLY_2:ram16|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP2_EARLY_2.v Line: 86
Info (12133): Instantiated megafunction "datapath:d0|ramP2_EARLY_2:ram16|altsyncram:altsyncram_component" with the following parameter: File: D:/Milestone 3/gameplay/ramP2_EARLY_2.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "P2_EARLY_2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gro1.tdf
    Info (12023): Found entity 1: altsyncram_gro1 File: D:/Milestone 3/gameplay/db/altsyncram_gro1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_gro1" for hierarchy "datapath:d0|ramP2_EARLY_2:ram16|altsyncram:altsyncram_component|altsyncram_gro1:auto_generated" File: c:/quartus-17/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ramP2_EARLY_3" for hierarchy "datapath:d0|ramP2_EARLY_3:ram17" File: D:/Milestone 3/gameplay/gameplay.v Line: 899
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|ramP2_EARLY_3:ram17|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP2_EARLY_3.v Line: 86
Info (12130): Elaborated megafunction instantiation "datapath:d0|ramP2_EARLY_3:ram17|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP2_EARLY_3.v Line: 86
Info (12133): Instantiated megafunction "datapath:d0|ramP2_EARLY_3:ram17|altsyncram:altsyncram_component" with the following parameter: File: D:/Milestone 3/gameplay/ramP2_EARLY_3.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "P2_EARLY_3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hro1.tdf
    Info (12023): Found entity 1: altsyncram_hro1 File: D:/Milestone 3/gameplay/db/altsyncram_hro1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_hro1" for hierarchy "datapath:d0|ramP2_EARLY_3:ram17|altsyncram:altsyncram_component|altsyncram_hro1:auto_generated" File: c:/quartus-17/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ramP2_EARLY_4" for hierarchy "datapath:d0|ramP2_EARLY_4:ram18" File: D:/Milestone 3/gameplay/gameplay.v Line: 906
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|ramP2_EARLY_4:ram18|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP2_EARLY_4.v Line: 86
Info (12130): Elaborated megafunction instantiation "datapath:d0|ramP2_EARLY_4:ram18|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP2_EARLY_4.v Line: 86
Info (12133): Instantiated megafunction "datapath:d0|ramP2_EARLY_4:ram18|altsyncram:altsyncram_component" with the following parameter: File: D:/Milestone 3/gameplay/ramP2_EARLY_4.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "P2_EARLY_4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_iro1.tdf
    Info (12023): Found entity 1: altsyncram_iro1 File: D:/Milestone 3/gameplay/db/altsyncram_iro1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_iro1" for hierarchy "datapath:d0|ramP2_EARLY_4:ram18|altsyncram:altsyncram_component|altsyncram_iro1:auto_generated" File: c:/quartus-17/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ramP2_EARLY_5" for hierarchy "datapath:d0|ramP2_EARLY_5:ram19" File: D:/Milestone 3/gameplay/gameplay.v Line: 913
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|ramP2_EARLY_5:ram19|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP2_EARLY_5.v Line: 86
Info (12130): Elaborated megafunction instantiation "datapath:d0|ramP2_EARLY_5:ram19|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP2_EARLY_5.v Line: 86
Info (12133): Instantiated megafunction "datapath:d0|ramP2_EARLY_5:ram19|altsyncram:altsyncram_component" with the following parameter: File: D:/Milestone 3/gameplay/ramP2_EARLY_5.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "P2_EARLY_5.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jro1.tdf
    Info (12023): Found entity 1: altsyncram_jro1 File: D:/Milestone 3/gameplay/db/altsyncram_jro1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_jro1" for hierarchy "datapath:d0|ramP2_EARLY_5:ram19|altsyncram:altsyncram_component|altsyncram_jro1:auto_generated" File: c:/quartus-17/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ramP2_EARLY_6" for hierarchy "datapath:d0|ramP2_EARLY_6:ram20" File: D:/Milestone 3/gameplay/gameplay.v Line: 920
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|ramP2_EARLY_6:ram20|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP2_EARLY_6.v Line: 86
Info (12130): Elaborated megafunction instantiation "datapath:d0|ramP2_EARLY_6:ram20|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP2_EARLY_6.v Line: 86
Info (12133): Instantiated megafunction "datapath:d0|ramP2_EARLY_6:ram20|altsyncram:altsyncram_component" with the following parameter: File: D:/Milestone 3/gameplay/ramP2_EARLY_6.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "P2_EARLY_6.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kro1.tdf
    Info (12023): Found entity 1: altsyncram_kro1 File: D:/Milestone 3/gameplay/db/altsyncram_kro1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_kro1" for hierarchy "datapath:d0|ramP2_EARLY_6:ram20|altsyncram:altsyncram_component|altsyncram_kro1:auto_generated" File: c:/quartus-17/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ramP2_EARLY_7" for hierarchy "datapath:d0|ramP2_EARLY_7:ram21" File: D:/Milestone 3/gameplay/gameplay.v Line: 927
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|ramP2_EARLY_7:ram21|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP2_EARLY_7.v Line: 86
Info (12130): Elaborated megafunction instantiation "datapath:d0|ramP2_EARLY_7:ram21|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP2_EARLY_7.v Line: 86
Info (12133): Instantiated megafunction "datapath:d0|ramP2_EARLY_7:ram21|altsyncram:altsyncram_component" with the following parameter: File: D:/Milestone 3/gameplay/ramP2_EARLY_7.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "P2_EARLY_7.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lro1.tdf
    Info (12023): Found entity 1: altsyncram_lro1 File: D:/Milestone 3/gameplay/db/altsyncram_lro1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_lro1" for hierarchy "datapath:d0|ramP2_EARLY_7:ram21|altsyncram:altsyncram_component|altsyncram_lro1:auto_generated" File: c:/quartus-17/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ramP2_EARLY_8" for hierarchy "datapath:d0|ramP2_EARLY_8:ram22" File: D:/Milestone 3/gameplay/gameplay.v Line: 934
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|ramP2_EARLY_8:ram22|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP2_EARLY_8.v Line: 86
Info (12130): Elaborated megafunction instantiation "datapath:d0|ramP2_EARLY_8:ram22|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP2_EARLY_8.v Line: 86
Info (12133): Instantiated megafunction "datapath:d0|ramP2_EARLY_8:ram22|altsyncram:altsyncram_component" with the following parameter: File: D:/Milestone 3/gameplay/ramP2_EARLY_8.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "P2_EARLY_8.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mro1.tdf
    Info (12023): Found entity 1: altsyncram_mro1 File: D:/Milestone 3/gameplay/db/altsyncram_mro1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_mro1" for hierarchy "datapath:d0|ramP2_EARLY_8:ram22|altsyncram:altsyncram_component|altsyncram_mro1:auto_generated" File: c:/quartus-17/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ramP1_WIN" for hierarchy "datapath:d0|ramP1_WIN:ram24" File: D:/Milestone 3/gameplay/gameplay.v Line: 943
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|ramP1_WIN:ram24|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP1_WIN.v Line: 86
Info (12130): Elaborated megafunction instantiation "datapath:d0|ramP1_WIN:ram24|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP1_WIN.v Line: 86
Info (12133): Instantiated megafunction "datapath:d0|ramP1_WIN:ram24|altsyncram:altsyncram_component" with the following parameter: File: D:/Milestone 3/gameplay/ramP1_WIN.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "P1_WIN.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9go1.tdf
    Info (12023): Found entity 1: altsyncram_9go1 File: D:/Milestone 3/gameplay/db/altsyncram_9go1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_9go1" for hierarchy "datapath:d0|ramP1_WIN:ram24|altsyncram:altsyncram_component|altsyncram_9go1:auto_generated" File: c:/quartus-17/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ramP1_WIN_2" for hierarchy "datapath:d0|ramP1_WIN_2:ram25" File: D:/Milestone 3/gameplay/gameplay.v Line: 950
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|ramP1_WIN_2:ram25|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP1_WIN_2.v Line: 86
Info (12130): Elaborated megafunction instantiation "datapath:d0|ramP1_WIN_2:ram25|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP1_WIN_2.v Line: 86
Info (12133): Instantiated megafunction "datapath:d0|ramP1_WIN_2:ram25|altsyncram:altsyncram_component" with the following parameter: File: D:/Milestone 3/gameplay/ramP1_WIN_2.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "P1_WIN_2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qko1.tdf
    Info (12023): Found entity 1: altsyncram_qko1 File: D:/Milestone 3/gameplay/db/altsyncram_qko1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_qko1" for hierarchy "datapath:d0|ramP1_WIN_2:ram25|altsyncram:altsyncram_component|altsyncram_qko1:auto_generated" File: c:/quartus-17/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ramP1_WIN_3" for hierarchy "datapath:d0|ramP1_WIN_3:ram26" File: D:/Milestone 3/gameplay/gameplay.v Line: 957
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|ramP1_WIN_3:ram26|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP1_WIN_3.v Line: 86
Info (12130): Elaborated megafunction instantiation "datapath:d0|ramP1_WIN_3:ram26|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP1_WIN_3.v Line: 86
Info (12133): Instantiated megafunction "datapath:d0|ramP1_WIN_3:ram26|altsyncram:altsyncram_component" with the following parameter: File: D:/Milestone 3/gameplay/ramP1_WIN_3.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "P1_WIN_3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rko1.tdf
    Info (12023): Found entity 1: altsyncram_rko1 File: D:/Milestone 3/gameplay/db/altsyncram_rko1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_rko1" for hierarchy "datapath:d0|ramP1_WIN_3:ram26|altsyncram:altsyncram_component|altsyncram_rko1:auto_generated" File: c:/quartus-17/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ramP1_WIN_4" for hierarchy "datapath:d0|ramP1_WIN_4:ram27" File: D:/Milestone 3/gameplay/gameplay.v Line: 964
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|ramP1_WIN_4:ram27|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP1_WIN_4.v Line: 86
Info (12130): Elaborated megafunction instantiation "datapath:d0|ramP1_WIN_4:ram27|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP1_WIN_4.v Line: 86
Info (12133): Instantiated megafunction "datapath:d0|ramP1_WIN_4:ram27|altsyncram:altsyncram_component" with the following parameter: File: D:/Milestone 3/gameplay/ramP1_WIN_4.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "P1_WIN_4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sko1.tdf
    Info (12023): Found entity 1: altsyncram_sko1 File: D:/Milestone 3/gameplay/db/altsyncram_sko1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_sko1" for hierarchy "datapath:d0|ramP1_WIN_4:ram27|altsyncram:altsyncram_component|altsyncram_sko1:auto_generated" File: c:/quartus-17/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ramP1_WIN_5" for hierarchy "datapath:d0|ramP1_WIN_5:ram28" File: D:/Milestone 3/gameplay/gameplay.v Line: 971
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|ramP1_WIN_5:ram28|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP1_WIN_5.v Line: 86
Info (12130): Elaborated megafunction instantiation "datapath:d0|ramP1_WIN_5:ram28|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP1_WIN_5.v Line: 86
Info (12133): Instantiated megafunction "datapath:d0|ramP1_WIN_5:ram28|altsyncram:altsyncram_component" with the following parameter: File: D:/Milestone 3/gameplay/ramP1_WIN_5.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "P1_WIN_5.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tko1.tdf
    Info (12023): Found entity 1: altsyncram_tko1 File: D:/Milestone 3/gameplay/db/altsyncram_tko1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_tko1" for hierarchy "datapath:d0|ramP1_WIN_5:ram28|altsyncram:altsyncram_component|altsyncram_tko1:auto_generated" File: c:/quartus-17/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ramP1_WIN_6" for hierarchy "datapath:d0|ramP1_WIN_6:ram29" File: D:/Milestone 3/gameplay/gameplay.v Line: 978
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|ramP1_WIN_6:ram29|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP1_WIN_6.v Line: 86
Info (12130): Elaborated megafunction instantiation "datapath:d0|ramP1_WIN_6:ram29|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP1_WIN_6.v Line: 86
Info (12133): Instantiated megafunction "datapath:d0|ramP1_WIN_6:ram29|altsyncram:altsyncram_component" with the following parameter: File: D:/Milestone 3/gameplay/ramP1_WIN_6.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "P1_WIN_6.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uko1.tdf
    Info (12023): Found entity 1: altsyncram_uko1 File: D:/Milestone 3/gameplay/db/altsyncram_uko1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_uko1" for hierarchy "datapath:d0|ramP1_WIN_6:ram29|altsyncram:altsyncram_component|altsyncram_uko1:auto_generated" File: c:/quartus-17/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ramP1_WIN_7" for hierarchy "datapath:d0|ramP1_WIN_7:ram30" File: D:/Milestone 3/gameplay/gameplay.v Line: 985
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|ramP1_WIN_7:ram30|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP1_WIN_7.v Line: 86
Info (12130): Elaborated megafunction instantiation "datapath:d0|ramP1_WIN_7:ram30|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP1_WIN_7.v Line: 86
Info (12133): Instantiated megafunction "datapath:d0|ramP1_WIN_7:ram30|altsyncram:altsyncram_component" with the following parameter: File: D:/Milestone 3/gameplay/ramP1_WIN_7.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "P1_WIN_7.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vko1.tdf
    Info (12023): Found entity 1: altsyncram_vko1 File: D:/Milestone 3/gameplay/db/altsyncram_vko1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_vko1" for hierarchy "datapath:d0|ramP1_WIN_7:ram30|altsyncram:altsyncram_component|altsyncram_vko1:auto_generated" File: c:/quartus-17/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ramP1_WIN_8" for hierarchy "datapath:d0|ramP1_WIN_8:ram31" File: D:/Milestone 3/gameplay/gameplay.v Line: 992
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|ramP1_WIN_8:ram31|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP1_WIN_8.v Line: 86
Info (12130): Elaborated megafunction instantiation "datapath:d0|ramP1_WIN_8:ram31|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP1_WIN_8.v Line: 86
Info (12133): Instantiated megafunction "datapath:d0|ramP1_WIN_8:ram31|altsyncram:altsyncram_component" with the following parameter: File: D:/Milestone 3/gameplay/ramP1_WIN_8.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "P1_WIN_8.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0lo1.tdf
    Info (12023): Found entity 1: altsyncram_0lo1 File: D:/Milestone 3/gameplay/db/altsyncram_0lo1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_0lo1" for hierarchy "datapath:d0|ramP1_WIN_8:ram31|altsyncram:altsyncram_component|altsyncram_0lo1:auto_generated" File: c:/quartus-17/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ramP2_WIN" for hierarchy "datapath:d0|ramP2_WIN:ram32" File: D:/Milestone 3/gameplay/gameplay.v Line: 1001
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|ramP2_WIN:ram32|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP2_WIN.v Line: 86
Info (12130): Elaborated megafunction instantiation "datapath:d0|ramP2_WIN:ram32|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP2_WIN.v Line: 86
Info (12133): Instantiated megafunction "datapath:d0|ramP2_WIN:ram32|altsyncram:altsyncram_component" with the following parameter: File: D:/Milestone 3/gameplay/ramP2_WIN.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "P2_WIN.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ago1.tdf
    Info (12023): Found entity 1: altsyncram_ago1 File: D:/Milestone 3/gameplay/db/altsyncram_ago1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_ago1" for hierarchy "datapath:d0|ramP2_WIN:ram32|altsyncram:altsyncram_component|altsyncram_ago1:auto_generated" File: c:/quartus-17/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ramP2_WIN_2" for hierarchy "datapath:d0|ramP2_WIN_2:ram33" File: D:/Milestone 3/gameplay/gameplay.v Line: 1008
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|ramP2_WIN_2:ram33|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP2_WIN_2.v Line: 86
Info (12130): Elaborated megafunction instantiation "datapath:d0|ramP2_WIN_2:ram33|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP2_WIN_2.v Line: 86
Info (12133): Instantiated megafunction "datapath:d0|ramP2_WIN_2:ram33|altsyncram:altsyncram_component" with the following parameter: File: D:/Milestone 3/gameplay/ramP2_WIN_2.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "P2_WIN_2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1lo1.tdf
    Info (12023): Found entity 1: altsyncram_1lo1 File: D:/Milestone 3/gameplay/db/altsyncram_1lo1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_1lo1" for hierarchy "datapath:d0|ramP2_WIN_2:ram33|altsyncram:altsyncram_component|altsyncram_1lo1:auto_generated" File: c:/quartus-17/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ramP2_WIN_3" for hierarchy "datapath:d0|ramP2_WIN_3:ram34" File: D:/Milestone 3/gameplay/gameplay.v Line: 1015
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|ramP2_WIN_3:ram34|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP2_WIN_3.v Line: 86
Info (12130): Elaborated megafunction instantiation "datapath:d0|ramP2_WIN_3:ram34|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP2_WIN_3.v Line: 86
Info (12133): Instantiated megafunction "datapath:d0|ramP2_WIN_3:ram34|altsyncram:altsyncram_component" with the following parameter: File: D:/Milestone 3/gameplay/ramP2_WIN_3.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "P2_WIN_3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2lo1.tdf
    Info (12023): Found entity 1: altsyncram_2lo1 File: D:/Milestone 3/gameplay/db/altsyncram_2lo1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_2lo1" for hierarchy "datapath:d0|ramP2_WIN_3:ram34|altsyncram:altsyncram_component|altsyncram_2lo1:auto_generated" File: c:/quartus-17/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ramP2_WIN_4" for hierarchy "datapath:d0|ramP2_WIN_4:ram35" File: D:/Milestone 3/gameplay/gameplay.v Line: 1022
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|ramP2_WIN_4:ram35|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP2_WIN_4.v Line: 86
Info (12130): Elaborated megafunction instantiation "datapath:d0|ramP2_WIN_4:ram35|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP2_WIN_4.v Line: 86
Info (12133): Instantiated megafunction "datapath:d0|ramP2_WIN_4:ram35|altsyncram:altsyncram_component" with the following parameter: File: D:/Milestone 3/gameplay/ramP2_WIN_4.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "P2_WIN_4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3lo1.tdf
    Info (12023): Found entity 1: altsyncram_3lo1 File: D:/Milestone 3/gameplay/db/altsyncram_3lo1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_3lo1" for hierarchy "datapath:d0|ramP2_WIN_4:ram35|altsyncram:altsyncram_component|altsyncram_3lo1:auto_generated" File: c:/quartus-17/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ramP2_WIN_5" for hierarchy "datapath:d0|ramP2_WIN_5:ram36" File: D:/Milestone 3/gameplay/gameplay.v Line: 1029
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|ramP2_WIN_5:ram36|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP2_WIN_5.v Line: 86
Info (12130): Elaborated megafunction instantiation "datapath:d0|ramP2_WIN_5:ram36|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP2_WIN_5.v Line: 86
Info (12133): Instantiated megafunction "datapath:d0|ramP2_WIN_5:ram36|altsyncram:altsyncram_component" with the following parameter: File: D:/Milestone 3/gameplay/ramP2_WIN_5.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "P2_WIN_5.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4lo1.tdf
    Info (12023): Found entity 1: altsyncram_4lo1 File: D:/Milestone 3/gameplay/db/altsyncram_4lo1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_4lo1" for hierarchy "datapath:d0|ramP2_WIN_5:ram36|altsyncram:altsyncram_component|altsyncram_4lo1:auto_generated" File: c:/quartus-17/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ramP2_WIN_6" for hierarchy "datapath:d0|ramP2_WIN_6:ram37" File: D:/Milestone 3/gameplay/gameplay.v Line: 1036
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|ramP2_WIN_6:ram37|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP2_WIN_6.v Line: 86
Info (12130): Elaborated megafunction instantiation "datapath:d0|ramP2_WIN_6:ram37|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP2_WIN_6.v Line: 86
Info (12133): Instantiated megafunction "datapath:d0|ramP2_WIN_6:ram37|altsyncram:altsyncram_component" with the following parameter: File: D:/Milestone 3/gameplay/ramP2_WIN_6.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "P2_WIN_6.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5lo1.tdf
    Info (12023): Found entity 1: altsyncram_5lo1 File: D:/Milestone 3/gameplay/db/altsyncram_5lo1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_5lo1" for hierarchy "datapath:d0|ramP2_WIN_6:ram37|altsyncram:altsyncram_component|altsyncram_5lo1:auto_generated" File: c:/quartus-17/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ramP2_WIN_7" for hierarchy "datapath:d0|ramP2_WIN_7:ram38" File: D:/Milestone 3/gameplay/gameplay.v Line: 1043
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|ramP2_WIN_7:ram38|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP2_WIN_7.v Line: 86
Info (12130): Elaborated megafunction instantiation "datapath:d0|ramP2_WIN_7:ram38|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP2_WIN_7.v Line: 86
Info (12133): Instantiated megafunction "datapath:d0|ramP2_WIN_7:ram38|altsyncram:altsyncram_component" with the following parameter: File: D:/Milestone 3/gameplay/ramP2_WIN_7.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "P2_WIN_7.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6lo1.tdf
    Info (12023): Found entity 1: altsyncram_6lo1 File: D:/Milestone 3/gameplay/db/altsyncram_6lo1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_6lo1" for hierarchy "datapath:d0|ramP2_WIN_7:ram38|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated" File: c:/quartus-17/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ramP2_WIN_8" for hierarchy "datapath:d0|ramP2_WIN_8:ram39" File: D:/Milestone 3/gameplay/gameplay.v Line: 1050
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP2_WIN_8.v Line: 86
Info (12130): Elaborated megafunction instantiation "datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component" File: D:/Milestone 3/gameplay/ramP2_WIN_8.v Line: 86
Info (12133): Instantiated megafunction "datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component" with the following parameter: File: D:/Milestone 3/gameplay/ramP2_WIN_8.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "P2_WIN_8.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7lo1.tdf
    Info (12023): Found entity 1: altsyncram_7lo1 File: D:/Milestone 3/gameplay/db/altsyncram_7lo1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_7lo1" for hierarchy "datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated" File: c:/quartus-17/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "keyboard_press_driver" for hierarchy "keyboard_press_driver:keyboard" File: D:/Milestone 3/gameplay/gameplay.v Line: 82
Info (12128): Elaborating entity "keyboard_inner_driver" for hierarchy "keyboard_press_driver:keyboard|keyboard_inner_driver:kbd" File: D:/Milestone 3/gameplay/keyboard_press_driver.v Line: 38
Warning (12241): 36 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: D:/Milestone 3/gameplay/gameplay.v Line: 7
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: D:/Milestone 3/gameplay/gameplay.v Line: 7
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: D:/Milestone 3/gameplay/gameplay.v Line: 7
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: D:/Milestone 3/gameplay/gameplay.v Line: 7
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: D:/Milestone 3/gameplay/gameplay.v Line: 12
Info (286030): Timing-Driven Synthesis is running
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 385 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "1.5 V" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
Info (144001): Generated suppressed messages file D:/Milestone 3/gameplay/output_files/gameplay.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: D:/Milestone 3/gameplay/db/altpll_80u.tdf Line: 34
    Info: Must be connected
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: D:/Milestone 3/gameplay/gameplay.v Line: 5
    Warning (15610): No output dependent on input pin "SW[1]" File: D:/Milestone 3/gameplay/gameplay.v Line: 5
    Warning (15610): No output dependent on input pin "SW[2]" File: D:/Milestone 3/gameplay/gameplay.v Line: 5
    Warning (15610): No output dependent on input pin "SW[3]" File: D:/Milestone 3/gameplay/gameplay.v Line: 5
    Warning (15610): No output dependent on input pin "SW[4]" File: D:/Milestone 3/gameplay/gameplay.v Line: 5
    Warning (15610): No output dependent on input pin "SW[5]" File: D:/Milestone 3/gameplay/gameplay.v Line: 5
    Warning (15610): No output dependent on input pin "SW[6]" File: D:/Milestone 3/gameplay/gameplay.v Line: 5
    Warning (15610): No output dependent on input pin "SW[7]" File: D:/Milestone 3/gameplay/gameplay.v Line: 5
    Warning (15610): No output dependent on input pin "SW[8]" File: D:/Milestone 3/gameplay/gameplay.v Line: 5
Info (21057): Implemented 713 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 45 output pins
    Info (21061): Implemented 543 logic cells
    Info (21064): Implemented 111 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 410 warnings
    Info: Peak virtual memory: 759 megabytes
    Info: Processing ended: Wed Dec 06 19:36:06 2017
    Info: Elapsed time: 00:00:45
    Info: Total CPU time (on all processors): 00:00:25


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Milestone 3/gameplay/output_files/gameplay.map.smsg.


