pcnt1	,	V_21
pcnt2	,	V_22
REG_DSI_28nm_PHY_GLBL_TEST_CTRL	,	V_74
"DSI_PHY_REG"	,	L_8
pcnt3	,	V_23
dsi_28nm_phy_enable	,	F_11
DIV_ROUND_UP	,	F_7
dsi_28nm_phy_regulator_ctrl	,	F_9
DSI_28nm_PHY_TIMING_CTRL_4_HS_EXIT	,	F_17
pcnt0	,	V_20
s32	,	T_1
dev	,	V_78
enable	,	V_38
mult_frac	,	F_6
id	,	V_72
NSEC_PER_MSEC	,	V_25
S_DIV_ROUND_UP	,	F_2
"dsi_phy_regulator"	,	L_7
DSI_28nm_PHY_TIMING_CTRL_10_TA_GET	,	F_24
even	,	V_5
DSI_28nm_PHY_TIMING_CTRL_11_TRIG3_CMD	,	F_25
__func__	,	V_50
DSI_28nm_PHY_TIMING_CTRL_0_CLK_ZERO	,	F_13
dsi_dphy_timing	,	V_7
clk_z	,	V_12
REG_DSI_28nm_PHY_REGULATOR_CTRL_1	,	V_46
REG_DSI_28nm_PHY_REGULATOR_CTRL_0	,	V_42
pr_err	,	F_12
GFP_KERNEL	,	V_79
REG_DSI_28nm_PHY_REGULATOR_CTRL_5	,	V_43
REG_DSI_28nm_PHY_REGULATOR_CTRL_4	,	V_47
REG_DSI_28nm_PHY_REGULATOR_CTRL_3	,	V_44
REG_DSI_28nm_PHY_REGULATOR_CTRL_2	,	V_45
""	,	L_2
dsi_dphy_timing_calc_clk_zero	,	F_4
tmax	,	V_1
msm_dsi_phy_get_clk_pre_post	,	F_44
DSI_28nm_PHY_TIMING_CTRL_5_HS_ZERO	,	F_18
hs_trail	,	V_29
REG_DSI_28nm_PHY_TIMING_CTRL_11	,	V_65
REG_DSI_28nm_PHY_TIMING_CTRL_10	,	V_64
wmb	,	F_36
"dsi_phy"	,	L_4
coeff	,	V_10
REG_DSI_28nm_PHY_LN_TEST_DATAPATH	,	F_30
REG_DSI_28nm_PHY_LNCK_TEST_STR0	,	V_70
REG_DSI_28nm_PHY_LNCK_TEST_STR1	,	V_71
clk_pre	,	V_32
hs_zero	,	V_28
DSI_CLOCK_MASTER	,	V_73
tmin	,	V_2
i	,	V_49
ta_go	,	V_33
EINVAL	,	V_24
IS_ERR_OR_NULL	,	F_40
max_t	,	F_3
msm_ioremap	,	F_39
lpx	,	V_19
v	,	V_6
clk_prepare	,	V_14
disable	,	V_81
dsi_phy_write	,	F_10
platform_device	,	V_75
linear_inter	,	F_1
min_result	,	V_4
phy	,	V_37
msm_dsi_phy_type	,	V_77
REG_DSI_28nm_PHY_LN_DEBUG_SEL	,	F_31
__iomem	,	T_2
DBG	,	F_8
REG_DSI_28nm_PHY_TIMING_CTRL_9	,	V_63
dsi_dphy_timing_calc	,	F_5
DSI_28nm_PHY_TIMING_CTRL_1_CLK_TRAIL	,	F_14
REG_DSI_28nm_PHY_TIMING_CTRL_7	,	V_61
REG_DSI_28nm_PHY_TIMING_CTRL_8	,	V_62
REG_DSI_28nm_PHY_STRENGTH_0	,	V_51
REG_DSI_28nm_PHY_STRENGTH_1	,	V_68
REG_DSI_28nm_PHY_TIMING_CTRL_1	,	V_54
REG_DSI_28nm_PHY_LN_CFG_4	,	F_34
REG_DSI_28nm_PHY_TIMING_CTRL_2	,	V_55
pdev	,	V_76
REG_DSI_28nm_PHY_TIMING_CTRL_0	,	V_53
ui	,	V_9
REG_DSI_28nm_PHY_TIMING_CTRL_5	,	V_59
REG_DSI_28nm_PHY_LN_CFG_0	,	F_26
REG_DSI_28nm_PHY_TIMING_CTRL_6	,	V_60
REG_DSI_28nm_PHY_LN_CFG_1	,	F_27
u32	,	T_3
REG_DSI_28nm_PHY_TIMING_CTRL_3	,	V_56
REG_DSI_28nm_PHY_LN_CFG_2	,	F_28
REG_DSI_28nm_PHY_TIMING_CTRL_4	,	V_58
REG_DSI_28nm_PHY_LN_CFG_3	,	F_29
"%s: unsupported type, %d\n"	,	L_10
msm_dsi_phy_disable	,	F_43
clk_zero	,	V_16
"%s: failed to map phy regulator base\n"	,	L_9
hs_rqst	,	V_15
timing	,	V_8
clk_post	,	V_31
DSI_28nm_PHY_TIMING_CTRL_9_TA_SURE	,	F_23
REG_DSI_28nm_PHY_LNCK_CFG_1	,	V_69
DSI_28nm_PHY_TIMING_CTRL_7_HS_TRAIL	,	F_20
DSI_28nm_PHY_TIMING_CTRL_8_HS_RQST	,	F_21
DSI_28nm_PHY_TIMING_CTRL_9_TA_GO	,	F_22
REG_DSI_28nm_PHY_CTRL_0	,	V_67
REG_DSI_28nm_PHY_LN_TEST_STR_0	,	F_32
DSI_28nm_PHY_TIMING_CTRL_3_CLK_ZERO_8	,	V_57
REG_DSI_28nm_PHY_CTRL_1	,	V_66
REG_DSI_28nm_PHY_LN_TEST_STR_1	,	F_33
REG_DSI_28nm_PHY_REGULATOR_CAL_PWR_CFG	,	V_41
devm_kzalloc	,	F_38
"%s: D-PHY timing calculation failed\n"	,	L_3
esc_rate	,	V_18
"%s: failed to map phy base\n"	,	L_6
percent	,	V_3
pcnt	,	V_11
clk_trail	,	V_26
bit_rate	,	V_17
msm_dsi_phy_enable	,	F_42
DSI_28nm_PHY_TIMING_CTRL_6_HS_PREPARE	,	F_19
MSM_DSI_PHY_28NM	,	V_80
dsi_phy_func_init	,	F_41
reg_base	,	V_40
dsi_28nm_phy_disable	,	F_35
temp	,	V_13
BIT	,	F_16
ta_sure	,	V_34
ta_get	,	V_35
"PHY timings: %d, %d, %d, %d, %d, %d, %d, %d, %d, %d"	,	L_1
is_dual_panel	,	V_48
DSI_28nm_PHY_TIMING_CTRL_2_CLK_PREPARE	,	F_15
msm_dsi_phy	,	V_36
"DSI_PHY"	,	L_5
msm_dsi_phy_init	,	F_37
hs_prepare	,	V_27
hs_exit	,	V_30
REG_DSI_28nm_PHY_LDO_CNTRL	,	V_52
base	,	V_39
